
prueba_punteroMatriz_STM32F103C8T6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002bf8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08002d04  08002d04  00012d04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d80  08002d80  00020148  2**0
                  CONTENTS
  4 .ARM          00000000  08002d80  08002d80  00020148  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002d80  08002d80  00020148  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d80  08002d80  00012d80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002d84  08002d84  00012d84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000148  20000000  08002d88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d0  20000148  08002ed0  00020148  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000218  08002ed0  00020218  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020148  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006267  00000000  00000000  00020171  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001781  00000000  00000000  000263d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006a0  00000000  00000000  00027b60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005c8  00000000  00000000  00028200  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013cb6  00000000  00000000  000287c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007cbd  00000000  00000000  0003c47e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006a7ba  00000000  00000000  0004413b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ae8f5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001cfc  00000000  00000000  000ae948  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000148 	.word	0x20000148
 8000128:	00000000 	.word	0x00000000
 800012c:	08002cec 	.word	0x08002cec

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000014c 	.word	0x2000014c
 8000148:	08002cec 	.word	0x08002cec

0800014c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b088      	sub	sp, #32
 8000150:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000152:	f107 0310 	add.w	r3, r7, #16
 8000156:	2200      	movs	r2, #0
 8000158:	601a      	str	r2, [r3, #0]
 800015a:	605a      	str	r2, [r3, #4]
 800015c:	609a      	str	r2, [r3, #8]
 800015e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000160:	4b1e      	ldr	r3, [pc, #120]	; (80001dc <MX_GPIO_Init+0x90>)
 8000162:	699b      	ldr	r3, [r3, #24]
 8000164:	4a1d      	ldr	r2, [pc, #116]	; (80001dc <MX_GPIO_Init+0x90>)
 8000166:	f043 0310 	orr.w	r3, r3, #16
 800016a:	6193      	str	r3, [r2, #24]
 800016c:	4b1b      	ldr	r3, [pc, #108]	; (80001dc <MX_GPIO_Init+0x90>)
 800016e:	699b      	ldr	r3, [r3, #24]
 8000170:	f003 0310 	and.w	r3, r3, #16
 8000174:	60fb      	str	r3, [r7, #12]
 8000176:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000178:	4b18      	ldr	r3, [pc, #96]	; (80001dc <MX_GPIO_Init+0x90>)
 800017a:	699b      	ldr	r3, [r3, #24]
 800017c:	4a17      	ldr	r2, [pc, #92]	; (80001dc <MX_GPIO_Init+0x90>)
 800017e:	f043 0320 	orr.w	r3, r3, #32
 8000182:	6193      	str	r3, [r2, #24]
 8000184:	4b15      	ldr	r3, [pc, #84]	; (80001dc <MX_GPIO_Init+0x90>)
 8000186:	699b      	ldr	r3, [r3, #24]
 8000188:	f003 0320 	and.w	r3, r3, #32
 800018c:	60bb      	str	r3, [r7, #8]
 800018e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000190:	4b12      	ldr	r3, [pc, #72]	; (80001dc <MX_GPIO_Init+0x90>)
 8000192:	699b      	ldr	r3, [r3, #24]
 8000194:	4a11      	ldr	r2, [pc, #68]	; (80001dc <MX_GPIO_Init+0x90>)
 8000196:	f043 0304 	orr.w	r3, r3, #4
 800019a:	6193      	str	r3, [r2, #24]
 800019c:	4b0f      	ldr	r3, [pc, #60]	; (80001dc <MX_GPIO_Init+0x90>)
 800019e:	699b      	ldr	r3, [r3, #24]
 80001a0:	f003 0304 	and.w	r3, r3, #4
 80001a4:	607b      	str	r3, [r7, #4]
 80001a6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80001a8:	2200      	movs	r2, #0
 80001aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001ae:	480c      	ldr	r0, [pc, #48]	; (80001e0 <MX_GPIO_Init+0x94>)
 80001b0:	f001 f8d4 	bl	800135c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80001b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80001b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001ba:	2301      	movs	r3, #1
 80001bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001be:	2300      	movs	r3, #0
 80001c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001c2:	2302      	movs	r3, #2
 80001c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80001c6:	f107 0310 	add.w	r3, r7, #16
 80001ca:	4619      	mov	r1, r3
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <MX_GPIO_Init+0x94>)
 80001ce:	f000 ff41 	bl	8001054 <HAL_GPIO_Init>

}
 80001d2:	bf00      	nop
 80001d4:	3720      	adds	r7, #32
 80001d6:	46bd      	mov	sp, r7
 80001d8:	bd80      	pop	{r7, pc}
 80001da:	bf00      	nop
 80001dc:	40021000 	.word	0x40021000
 80001e0:	40011000 	.word	0x40011000

080001e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001e4:	b590      	push	{r4, r7, lr}
 80001e6:	b085      	sub	sp, #20
 80001e8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001ea:	f000 fd4d 	bl	8000c88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001ee:	f000 fb6d 	bl	80008cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001f2:	f7ff ffab 	bl	800014c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80001f6:	f000 fca3 	bl	8000b40 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  txtLenght = sprintf(texto, "arranca prueba de matrices:\n");
 80001fa:	49a5      	ldr	r1, [pc, #660]	; (8000490 <main+0x2ac>)
 80001fc:	48a5      	ldr	r0, [pc, #660]	; (8000494 <main+0x2b0>)
 80001fe:	f002 f9e7 	bl	80025d0 <siprintf>
 8000202:	4603      	mov	r3, r0
 8000204:	b21a      	sxth	r2, r3
 8000206:	4ba4      	ldr	r3, [pc, #656]	; (8000498 <main+0x2b4>)
 8000208:	801a      	strh	r2, [r3, #0]
  HAL_UART_Transmit_IT(&huart1, (uint8_t*)texto, txtLenght);
 800020a:	4ba3      	ldr	r3, [pc, #652]	; (8000498 <main+0x2b4>)
 800020c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000210:	b29b      	uxth	r3, r3
 8000212:	461a      	mov	r2, r3
 8000214:	499f      	ldr	r1, [pc, #636]	; (8000494 <main+0x2b0>)
 8000216:	48a1      	ldr	r0, [pc, #644]	; (800049c <main+0x2b8>)
 8000218:	f001 fd1f 	bl	8001c5a <HAL_UART_Transmit_IT>
  HAL_UART_Receive_IT(&huart1, rx, 3);
 800021c:	2203      	movs	r2, #3
 800021e:	49a0      	ldr	r1, [pc, #640]	; (80004a0 <main+0x2bc>)
 8000220:	489e      	ldr	r0, [pc, #632]	; (800049c <main+0x2b8>)
 8000222:	f001 fd5e 	bl	8001ce2 <HAL_UART_Receive_IT>


  //creacion de las matrices:
  m_pieza8 = (uint8_t **)malloc (2*sizeof(uint8_t *));
 8000226:	2008      	movs	r0, #8
 8000228:	f002 f8d6 	bl	80023d8 <malloc>
 800022c:	4603      	mov	r3, r0
 800022e:	461a      	mov	r2, r3
 8000230:	4b9c      	ldr	r3, [pc, #624]	; (80004a4 <main+0x2c0>)
 8000232:	601a      	str	r2, [r3, #0]
  for (int8_t i=0; i < 2; i++)
 8000234:	2300      	movs	r3, #0
 8000236:	73fb      	strb	r3, [r7, #15]
 8000238:	e010      	b.n	800025c <main+0x78>
	  m_pieza8[i] = (uint8_t *) malloc (2*sizeof(uint8_t));
 800023a:	4b9a      	ldr	r3, [pc, #616]	; (80004a4 <main+0x2c0>)
 800023c:	681a      	ldr	r2, [r3, #0]
 800023e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000242:	009b      	lsls	r3, r3, #2
 8000244:	18d4      	adds	r4, r2, r3
 8000246:	2002      	movs	r0, #2
 8000248:	f002 f8c6 	bl	80023d8 <malloc>
 800024c:	4603      	mov	r3, r0
 800024e:	6023      	str	r3, [r4, #0]
  for (int8_t i=0; i < 2; i++)
 8000250:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000254:	b2db      	uxtb	r3, r3
 8000256:	3301      	adds	r3, #1
 8000258:	b2db      	uxtb	r3, r3
 800025a:	73fb      	strb	r3, [r7, #15]
 800025c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000260:	2b01      	cmp	r3, #1
 8000262:	ddea      	ble.n	800023a <main+0x56>

  m_pieza27 = (uint8_t **)malloc (3*sizeof(uint8_t *));
 8000264:	200c      	movs	r0, #12
 8000266:	f002 f8b7 	bl	80023d8 <malloc>
 800026a:	4603      	mov	r3, r0
 800026c:	461a      	mov	r2, r3
 800026e:	4b8e      	ldr	r3, [pc, #568]	; (80004a8 <main+0x2c4>)
 8000270:	601a      	str	r2, [r3, #0]
  for (int8_t i=0; i < 3; i++)
 8000272:	2300      	movs	r3, #0
 8000274:	73bb      	strb	r3, [r7, #14]
 8000276:	e010      	b.n	800029a <main+0xb6>
	  m_pieza27[i] = (uint8_t *) malloc (3*sizeof(uint8_t));
 8000278:	4b8b      	ldr	r3, [pc, #556]	; (80004a8 <main+0x2c4>)
 800027a:	681a      	ldr	r2, [r3, #0]
 800027c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000280:	009b      	lsls	r3, r3, #2
 8000282:	18d4      	adds	r4, r2, r3
 8000284:	2003      	movs	r0, #3
 8000286:	f002 f8a7 	bl	80023d8 <malloc>
 800028a:	4603      	mov	r3, r0
 800028c:	6023      	str	r3, [r4, #0]
  for (int8_t i=0; i < 3; i++)
 800028e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000292:	b2db      	uxtb	r3, r3
 8000294:	3301      	adds	r3, #1
 8000296:	b2db      	uxtb	r3, r3
 8000298:	73bb      	strb	r3, [r7, #14]
 800029a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800029e:	2b02      	cmp	r3, #2
 80002a0:	ddea      	ble.n	8000278 <main+0x94>

  m_pieza64 = (uint8_t **)malloc (4*sizeof(uint8_t *));
 80002a2:	2010      	movs	r0, #16
 80002a4:	f002 f898 	bl	80023d8 <malloc>
 80002a8:	4603      	mov	r3, r0
 80002aa:	461a      	mov	r2, r3
 80002ac:	4b7f      	ldr	r3, [pc, #508]	; (80004ac <main+0x2c8>)
 80002ae:	601a      	str	r2, [r3, #0]
  for (int8_t i=0; i < 4; i++)
 80002b0:	2300      	movs	r3, #0
 80002b2:	737b      	strb	r3, [r7, #13]
 80002b4:	e010      	b.n	80002d8 <main+0xf4>
	  m_pieza64[i] = (uint8_t *) malloc (4*sizeof(uint8_t));
 80002b6:	4b7d      	ldr	r3, [pc, #500]	; (80004ac <main+0x2c8>)
 80002b8:	681a      	ldr	r2, [r3, #0]
 80002ba:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80002be:	009b      	lsls	r3, r3, #2
 80002c0:	18d4      	adds	r4, r2, r3
 80002c2:	2004      	movs	r0, #4
 80002c4:	f002 f888 	bl	80023d8 <malloc>
 80002c8:	4603      	mov	r3, r0
 80002ca:	6023      	str	r3, [r4, #0]
  for (int8_t i=0; i < 4; i++)
 80002cc:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80002d0:	b2db      	uxtb	r3, r3
 80002d2:	3301      	adds	r3, #1
 80002d4:	b2db      	uxtb	r3, r3
 80002d6:	737b      	strb	r3, [r7, #13]
 80002d8:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80002dc:	2b03      	cmp	r3, #3
 80002de:	ddea      	ble.n	80002b6 <main+0xd2>

  m_aux8 = (uint8_t **)malloc (2*sizeof(uint8_t *));
 80002e0:	2008      	movs	r0, #8
 80002e2:	f002 f879 	bl	80023d8 <malloc>
 80002e6:	4603      	mov	r3, r0
 80002e8:	461a      	mov	r2, r3
 80002ea:	4b71      	ldr	r3, [pc, #452]	; (80004b0 <main+0x2cc>)
 80002ec:	601a      	str	r2, [r3, #0]
  for (int8_t i=0; i < 2; i++)
 80002ee:	2300      	movs	r3, #0
 80002f0:	733b      	strb	r3, [r7, #12]
 80002f2:	e010      	b.n	8000316 <main+0x132>
	  m_aux8[i] = (uint8_t *) malloc (2*sizeof(uint8_t));
 80002f4:	4b6e      	ldr	r3, [pc, #440]	; (80004b0 <main+0x2cc>)
 80002f6:	681a      	ldr	r2, [r3, #0]
 80002f8:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80002fc:	009b      	lsls	r3, r3, #2
 80002fe:	18d4      	adds	r4, r2, r3
 8000300:	2002      	movs	r0, #2
 8000302:	f002 f869 	bl	80023d8 <malloc>
 8000306:	4603      	mov	r3, r0
 8000308:	6023      	str	r3, [r4, #0]
  for (int8_t i=0; i < 2; i++)
 800030a:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800030e:	b2db      	uxtb	r3, r3
 8000310:	3301      	adds	r3, #1
 8000312:	b2db      	uxtb	r3, r3
 8000314:	733b      	strb	r3, [r7, #12]
 8000316:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800031a:	2b01      	cmp	r3, #1
 800031c:	ddea      	ble.n	80002f4 <main+0x110>

  m_aux27 = (uint8_t **)malloc (3*sizeof(uint8_t *));
 800031e:	200c      	movs	r0, #12
 8000320:	f002 f85a 	bl	80023d8 <malloc>
 8000324:	4603      	mov	r3, r0
 8000326:	461a      	mov	r2, r3
 8000328:	4b62      	ldr	r3, [pc, #392]	; (80004b4 <main+0x2d0>)
 800032a:	601a      	str	r2, [r3, #0]
  for (int8_t i=0; i < 3; i++)
 800032c:	2300      	movs	r3, #0
 800032e:	72fb      	strb	r3, [r7, #11]
 8000330:	e010      	b.n	8000354 <main+0x170>
	  m_aux27[i] = (uint8_t *) malloc (3*sizeof(uint8_t));
 8000332:	4b60      	ldr	r3, [pc, #384]	; (80004b4 <main+0x2d0>)
 8000334:	681a      	ldr	r2, [r3, #0]
 8000336:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800033a:	009b      	lsls	r3, r3, #2
 800033c:	18d4      	adds	r4, r2, r3
 800033e:	2003      	movs	r0, #3
 8000340:	f002 f84a 	bl	80023d8 <malloc>
 8000344:	4603      	mov	r3, r0
 8000346:	6023      	str	r3, [r4, #0]
  for (int8_t i=0; i < 3; i++)
 8000348:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800034c:	b2db      	uxtb	r3, r3
 800034e:	3301      	adds	r3, #1
 8000350:	b2db      	uxtb	r3, r3
 8000352:	72fb      	strb	r3, [r7, #11]
 8000354:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000358:	2b02      	cmp	r3, #2
 800035a:	ddea      	ble.n	8000332 <main+0x14e>

  m_aux64 = (uint8_t **)malloc (4*sizeof(uint8_t *));
 800035c:	2010      	movs	r0, #16
 800035e:	f002 f83b 	bl	80023d8 <malloc>
 8000362:	4603      	mov	r3, r0
 8000364:	461a      	mov	r2, r3
 8000366:	4b54      	ldr	r3, [pc, #336]	; (80004b8 <main+0x2d4>)
 8000368:	601a      	str	r2, [r3, #0]
  for (int8_t i=0; i < 4; i++)
 800036a:	2300      	movs	r3, #0
 800036c:	72bb      	strb	r3, [r7, #10]
 800036e:	e010      	b.n	8000392 <main+0x1ae>
	  m_aux64[i] = (uint8_t *) malloc (4*sizeof(uint8_t));
 8000370:	4b51      	ldr	r3, [pc, #324]	; (80004b8 <main+0x2d4>)
 8000372:	681a      	ldr	r2, [r3, #0]
 8000374:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8000378:	009b      	lsls	r3, r3, #2
 800037a:	18d4      	adds	r4, r2, r3
 800037c:	2004      	movs	r0, #4
 800037e:	f002 f82b 	bl	80023d8 <malloc>
 8000382:	4603      	mov	r3, r0
 8000384:	6023      	str	r3, [r4, #0]
  for (int8_t i=0; i < 4; i++)
 8000386:	f997 300a 	ldrsb.w	r3, [r7, #10]
 800038a:	b2db      	uxtb	r3, r3
 800038c:	3301      	adds	r3, #1
 800038e:	b2db      	uxtb	r3, r3
 8000390:	72bb      	strb	r3, [r7, #10]
 8000392:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8000396:	2b03      	cmp	r3, #3
 8000398:	ddea      	ble.n	8000370 <main+0x18c>


  for (uint8_t i = 0; i < SIZE_TIPO_PIEZA; i++){
 800039a:	2300      	movs	r3, #0
 800039c:	727b      	strb	r3, [r7, #9]
 800039e:	e056      	b.n	800044e <main+0x26a>
	  switch (pieza[i].nombre){
 80003a0:	7a7b      	ldrb	r3, [r7, #9]
 80003a2:	4a46      	ldr	r2, [pc, #280]	; (80004bc <main+0x2d8>)
 80003a4:	011b      	lsls	r3, r3, #4
 80003a6:	4413      	add	r3, r2
 80003a8:	781b      	ldrb	r3, [r3, #0]
 80003aa:	3b01      	subs	r3, #1
 80003ac:	2b09      	cmp	r3, #9
 80003ae:	d84a      	bhi.n	8000446 <main+0x262>
 80003b0:	a201      	add	r2, pc, #4	; (adr r2, 80003b8 <main+0x1d4>)
 80003b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003b6:	bf00      	nop
 80003b8:	080003e1 	.word	0x080003e1
 80003bc:	08000403 	.word	0x08000403
 80003c0:	08000425 	.word	0x08000425
 80003c4:	08000403 	.word	0x08000403
 80003c8:	08000403 	.word	0x08000403
 80003cc:	08000403 	.word	0x08000403
 80003d0:	080003e1 	.word	0x080003e1
 80003d4:	080003e1 	.word	0x080003e1
 80003d8:	08000403 	.word	0x08000403
 80003dc:	08000403 	.word	0x08000403
		  case LINEA_2:
		  case ESQUINA:
		  case CUADRADO:
			  pieza[i].matriz = m_pieza8;
 80003e0:	7a7b      	ldrb	r3, [r7, #9]
 80003e2:	4a30      	ldr	r2, [pc, #192]	; (80004a4 <main+0x2c0>)
 80003e4:	6812      	ldr	r2, [r2, #0]
 80003e6:	4935      	ldr	r1, [pc, #212]	; (80004bc <main+0x2d8>)
 80003e8:	011b      	lsls	r3, r3, #4
 80003ea:	440b      	add	r3, r1
 80003ec:	3304      	adds	r3, #4
 80003ee:	601a      	str	r2, [r3, #0]
			  pieza[i].matrizAux = m_aux8;
 80003f0:	7a7b      	ldrb	r3, [r7, #9]
 80003f2:	4a2f      	ldr	r2, [pc, #188]	; (80004b0 <main+0x2cc>)
 80003f4:	6812      	ldr	r2, [r2, #0]
 80003f6:	4931      	ldr	r1, [pc, #196]	; (80004bc <main+0x2d8>)
 80003f8:	011b      	lsls	r3, r3, #4
 80003fa:	440b      	add	r3, r1
 80003fc:	3308      	adds	r3, #8
 80003fe:	601a      	str	r2, [r3, #0]
		  break;
 8000400:	e022      	b.n	8000448 <main+0x264>
		  case PIEZA_T:
		  case PIEZA_S:
		  case PIEZA_L:
		  case PIEZA_U:
		  case PIEZA_S_GRANDE:
			  pieza[i].matriz = m_pieza27;
 8000402:	7a7b      	ldrb	r3, [r7, #9]
 8000404:	4a28      	ldr	r2, [pc, #160]	; (80004a8 <main+0x2c4>)
 8000406:	6812      	ldr	r2, [r2, #0]
 8000408:	492c      	ldr	r1, [pc, #176]	; (80004bc <main+0x2d8>)
 800040a:	011b      	lsls	r3, r3, #4
 800040c:	440b      	add	r3, r1
 800040e:	3304      	adds	r3, #4
 8000410:	601a      	str	r2, [r3, #0]
			  pieza[i].matrizAux = m_aux27;
 8000412:	7a7b      	ldrb	r3, [r7, #9]
 8000414:	4a27      	ldr	r2, [pc, #156]	; (80004b4 <main+0x2d0>)
 8000416:	6812      	ldr	r2, [r2, #0]
 8000418:	4928      	ldr	r1, [pc, #160]	; (80004bc <main+0x2d8>)
 800041a:	011b      	lsls	r3, r3, #4
 800041c:	440b      	add	r3, r1
 800041e:	3308      	adds	r3, #8
 8000420:	601a      	str	r2, [r3, #0]
		  break;
 8000422:	e011      	b.n	8000448 <main+0x264>
		  case LINEA_4:
			  pieza[i].matriz = m_pieza64;
 8000424:	7a7b      	ldrb	r3, [r7, #9]
 8000426:	4a21      	ldr	r2, [pc, #132]	; (80004ac <main+0x2c8>)
 8000428:	6812      	ldr	r2, [r2, #0]
 800042a:	4924      	ldr	r1, [pc, #144]	; (80004bc <main+0x2d8>)
 800042c:	011b      	lsls	r3, r3, #4
 800042e:	440b      	add	r3, r1
 8000430:	3304      	adds	r3, #4
 8000432:	601a      	str	r2, [r3, #0]
			  pieza[i].matrizAux = m_aux64;
 8000434:	7a7b      	ldrb	r3, [r7, #9]
 8000436:	4a20      	ldr	r2, [pc, #128]	; (80004b8 <main+0x2d4>)
 8000438:	6812      	ldr	r2, [r2, #0]
 800043a:	4920      	ldr	r1, [pc, #128]	; (80004bc <main+0x2d8>)
 800043c:	011b      	lsls	r3, r3, #4
 800043e:	440b      	add	r3, r1
 8000440:	3308      	adds	r3, #8
 8000442:	601a      	str	r2, [r3, #0]
		  break;
 8000444:	e000      	b.n	8000448 <main+0x264>
		  default:
		  break;
 8000446:	bf00      	nop
  for (uint8_t i = 0; i < SIZE_TIPO_PIEZA; i++){
 8000448:	7a7b      	ldrb	r3, [r7, #9]
 800044a:	3301      	adds	r3, #1
 800044c:	727b      	strb	r3, [r7, #9]
 800044e:	7a7b      	ldrb	r3, [r7, #9]
 8000450:	2b0a      	cmp	r3, #10
 8000452:	d9a5      	bls.n	80003a0 <main+0x1bc>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (flag_uart != 0){
 8000454:	4b1a      	ldr	r3, [pc, #104]	; (80004c0 <main+0x2dc>)
 8000456:	781b      	ldrb	r3, [r3, #0]
 8000458:	2b00      	cmp	r3, #0
 800045a:	d0fb      	beq.n	8000454 <main+0x270>

		  index_pieza = rx[0] - '0';
 800045c:	4b10      	ldr	r3, [pc, #64]	; (80004a0 <main+0x2bc>)
 800045e:	781b      	ldrb	r3, [r3, #0]
 8000460:	3b30      	subs	r3, #48	; 0x30
 8000462:	b2db      	uxtb	r3, r3
 8000464:	b25a      	sxtb	r2, r3
 8000466:	4b17      	ldr	r3, [pc, #92]	; (80004c4 <main+0x2e0>)
 8000468:	701a      	strb	r2, [r3, #0]
		  rx_j = rx[1] - '0';
 800046a:	4b0d      	ldr	r3, [pc, #52]	; (80004a0 <main+0x2bc>)
 800046c:	785b      	ldrb	r3, [r3, #1]
 800046e:	3b30      	subs	r3, #48	; 0x30
 8000470:	b2da      	uxtb	r2, r3
 8000472:	4b15      	ldr	r3, [pc, #84]	; (80004c8 <main+0x2e4>)
 8000474:	701a      	strb	r2, [r3, #0]
		  rx_k = rx[2] - '0';
 8000476:	4b0a      	ldr	r3, [pc, #40]	; (80004a0 <main+0x2bc>)
 8000478:	789b      	ldrb	r3, [r3, #2]
 800047a:	3b30      	subs	r3, #48	; 0x30
 800047c:	b2da      	uxtb	r2, r3
 800047e:	4b13      	ldr	r3, [pc, #76]	; (80004cc <main+0x2e8>)
 8000480:	701a      	strb	r2, [r3, #0]


		  //crea la pieza
		  for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000482:	2300      	movs	r3, #0
 8000484:	723b      	strb	r3, [r7, #8]
 8000486:	e06f      	b.n	8000568 <main+0x384>
			  for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000488:	2300      	movs	r3, #0
 800048a:	71fb      	strb	r3, [r7, #7]
 800048c:	e05a      	b.n	8000544 <main+0x360>
 800048e:	bf00      	nop
 8000490:	08002d04 	.word	0x08002d04
 8000494:	20000168 	.word	0x20000168
 8000498:	2000019a 	.word	0x2000019a
 800049c:	200001c4 	.word	0x200001c4
 80004a0:	200001a0 	.word	0x200001a0
 80004a4:	200001a8 	.word	0x200001a8
 80004a8:	200001ac 	.word	0x200001ac
 80004ac:	200001b0 	.word	0x200001b0
 80004b0:	200001b4 	.word	0x200001b4
 80004b4:	200001b8 	.word	0x200001b8
 80004b8:	200001bc 	.word	0x200001bc
 80004bc:	20000028 	.word	0x20000028
 80004c0:	20000164 	.word	0x20000164
 80004c4:	200001a5 	.word	0x200001a5
 80004c8:	200001a3 	.word	0x200001a3
 80004cc:	200001a4 	.word	0x200001a4

				  if (k == 1){
 80004d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004d4:	2b01      	cmp	r3, #1
 80004d6:	d11d      	bne.n	8000514 <main+0x330>
					  pieza[index_pieza].matriz[j][k] = pieza[index_pieza].dibujo[j];
 80004d8:	4bb9      	ldr	r3, [pc, #740]	; (80007c0 <main+0x5dc>)
 80004da:	f993 3000 	ldrsb.w	r3, [r3]
 80004de:	4ab9      	ldr	r2, [pc, #740]	; (80007c4 <main+0x5e0>)
 80004e0:	011b      	lsls	r3, r3, #4
 80004e2:	4413      	add	r3, r2
 80004e4:	330c      	adds	r3, #12
 80004e6:	681a      	ldr	r2, [r3, #0]
 80004e8:	f997 3008 	ldrsb.w	r3, [r7, #8]
 80004ec:	441a      	add	r2, r3
 80004ee:	4bb4      	ldr	r3, [pc, #720]	; (80007c0 <main+0x5dc>)
 80004f0:	f993 3000 	ldrsb.w	r3, [r3]
 80004f4:	49b3      	ldr	r1, [pc, #716]	; (80007c4 <main+0x5e0>)
 80004f6:	011b      	lsls	r3, r3, #4
 80004f8:	440b      	add	r3, r1
 80004fa:	3304      	adds	r3, #4
 80004fc:	6819      	ldr	r1, [r3, #0]
 80004fe:	f997 3008 	ldrsb.w	r3, [r7, #8]
 8000502:	009b      	lsls	r3, r3, #2
 8000504:	440b      	add	r3, r1
 8000506:	6819      	ldr	r1, [r3, #0]
 8000508:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800050c:	440b      	add	r3, r1
 800050e:	7812      	ldrb	r2, [r2, #0]
 8000510:	701a      	strb	r2, [r3, #0]
 8000512:	e011      	b.n	8000538 <main+0x354>
				  }else{
					  pieza[index_pieza].matriz[j][k] = 0;
 8000514:	4baa      	ldr	r3, [pc, #680]	; (80007c0 <main+0x5dc>)
 8000516:	f993 3000 	ldrsb.w	r3, [r3]
 800051a:	4aaa      	ldr	r2, [pc, #680]	; (80007c4 <main+0x5e0>)
 800051c:	011b      	lsls	r3, r3, #4
 800051e:	4413      	add	r3, r2
 8000520:	3304      	adds	r3, #4
 8000522:	681a      	ldr	r2, [r3, #0]
 8000524:	f997 3008 	ldrsb.w	r3, [r7, #8]
 8000528:	009b      	lsls	r3, r3, #2
 800052a:	4413      	add	r3, r2
 800052c:	681a      	ldr	r2, [r3, #0]
 800052e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000532:	4413      	add	r3, r2
 8000534:	2200      	movs	r2, #0
 8000536:	701a      	strb	r2, [r3, #0]
			  for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000538:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800053c:	b2db      	uxtb	r3, r3
 800053e:	3301      	adds	r3, #1
 8000540:	b2db      	uxtb	r3, r3
 8000542:	71fb      	strb	r3, [r7, #7]
 8000544:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000548:	4a9d      	ldr	r2, [pc, #628]	; (80007c0 <main+0x5dc>)
 800054a:	f992 2000 	ldrsb.w	r2, [r2]
 800054e:	499d      	ldr	r1, [pc, #628]	; (80007c4 <main+0x5e0>)
 8000550:	0112      	lsls	r2, r2, #4
 8000552:	440a      	add	r2, r1
 8000554:	3201      	adds	r2, #1
 8000556:	7812      	ldrb	r2, [r2, #0]
 8000558:	4293      	cmp	r3, r2
 800055a:	dbb9      	blt.n	80004d0 <main+0x2ec>
		  for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 800055c:	f997 3008 	ldrsb.w	r3, [r7, #8]
 8000560:	b2db      	uxtb	r3, r3
 8000562:	3301      	adds	r3, #1
 8000564:	b2db      	uxtb	r3, r3
 8000566:	723b      	strb	r3, [r7, #8]
 8000568:	f997 3008 	ldrsb.w	r3, [r7, #8]
 800056c:	4a94      	ldr	r2, [pc, #592]	; (80007c0 <main+0x5dc>)
 800056e:	f992 2000 	ldrsb.w	r2, [r2]
 8000572:	4994      	ldr	r1, [pc, #592]	; (80007c4 <main+0x5e0>)
 8000574:	0112      	lsls	r2, r2, #4
 8000576:	440a      	add	r2, r1
 8000578:	3201      	adds	r2, #1
 800057a:	7812      	ldrb	r2, [r2, #0]
 800057c:	4293      	cmp	r3, r2
 800057e:	db83      	blt.n	8000488 <main+0x2a4>
			  } //end for k
		  } //end for j

		  //giro eje Z
		  // NOTA: coordenandas de la matriz: matriz[y][z] |=  (0x01 << x);
		  for (int8_t k = 0; k < pieza[index_pieza].lado; k++ ){
 8000580:	2300      	movs	r3, #0
 8000582:	71bb      	strb	r3, [r7, #6]
 8000584:	e0ba      	b.n	80006fc <main+0x518>
			  for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000586:	2300      	movs	r3, #0
 8000588:	717b      	strb	r3, [r7, #5]
 800058a:	e0a4      	b.n	80006d6 <main+0x4f2>
				  for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 800058c:	2300      	movs	r3, #0
 800058e:	713b      	strb	r3, [r7, #4]
 8000590:	e08e      	b.n	80006b0 <main+0x4cc>

					  if (pieza[index_pieza].matriz[j][k] & (0b1 << i) ){
 8000592:	4b8b      	ldr	r3, [pc, #556]	; (80007c0 <main+0x5dc>)
 8000594:	f993 3000 	ldrsb.w	r3, [r3]
 8000598:	4a8a      	ldr	r2, [pc, #552]	; (80007c4 <main+0x5e0>)
 800059a:	011b      	lsls	r3, r3, #4
 800059c:	4413      	add	r3, r2
 800059e:	3304      	adds	r3, #4
 80005a0:	681a      	ldr	r2, [r3, #0]
 80005a2:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80005a6:	009b      	lsls	r3, r3, #2
 80005a8:	4413      	add	r3, r2
 80005aa:	681a      	ldr	r2, [r3, #0]
 80005ac:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80005b0:	4413      	add	r3, r2
 80005b2:	781b      	ldrb	r3, [r3, #0]
 80005b4:	461a      	mov	r2, r3
 80005b6:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80005ba:	fa42 f303 	asr.w	r3, r2, r3
 80005be:	f003 0301 	and.w	r3, r3, #1
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d036      	beq.n	8000634 <main+0x450>
						  pieza[index_pieza].matrizAux[i][k] |= (0b1 << (pieza[index_pieza].lado- 1 - j) );
 80005c6:	4b7e      	ldr	r3, [pc, #504]	; (80007c0 <main+0x5dc>)
 80005c8:	f993 3000 	ldrsb.w	r3, [r3]
 80005cc:	4a7d      	ldr	r2, [pc, #500]	; (80007c4 <main+0x5e0>)
 80005ce:	011b      	lsls	r3, r3, #4
 80005d0:	4413      	add	r3, r2
 80005d2:	3308      	adds	r3, #8
 80005d4:	681a      	ldr	r2, [r3, #0]
 80005d6:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80005da:	009b      	lsls	r3, r3, #2
 80005dc:	4413      	add	r3, r2
 80005de:	681a      	ldr	r2, [r3, #0]
 80005e0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80005e4:	4413      	add	r3, r2
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	b25a      	sxtb	r2, r3
 80005ea:	4b75      	ldr	r3, [pc, #468]	; (80007c0 <main+0x5dc>)
 80005ec:	f993 3000 	ldrsb.w	r3, [r3]
 80005f0:	4974      	ldr	r1, [pc, #464]	; (80007c4 <main+0x5e0>)
 80005f2:	011b      	lsls	r3, r3, #4
 80005f4:	440b      	add	r3, r1
 80005f6:	3301      	adds	r3, #1
 80005f8:	781b      	ldrb	r3, [r3, #0]
 80005fa:	1e59      	subs	r1, r3, #1
 80005fc:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8000600:	1acb      	subs	r3, r1, r3
 8000602:	2101      	movs	r1, #1
 8000604:	fa01 f303 	lsl.w	r3, r1, r3
 8000608:	b25b      	sxtb	r3, r3
 800060a:	4313      	orrs	r3, r2
 800060c:	b259      	sxtb	r1, r3
 800060e:	4b6c      	ldr	r3, [pc, #432]	; (80007c0 <main+0x5dc>)
 8000610:	f993 3000 	ldrsb.w	r3, [r3]
 8000614:	4a6b      	ldr	r2, [pc, #428]	; (80007c4 <main+0x5e0>)
 8000616:	011b      	lsls	r3, r3, #4
 8000618:	4413      	add	r3, r2
 800061a:	3308      	adds	r3, #8
 800061c:	681a      	ldr	r2, [r3, #0]
 800061e:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8000622:	009b      	lsls	r3, r3, #2
 8000624:	4413      	add	r3, r2
 8000626:	681a      	ldr	r2, [r3, #0]
 8000628:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800062c:	4413      	add	r3, r2
 800062e:	b2ca      	uxtb	r2, r1
 8000630:	701a      	strb	r2, [r3, #0]
 8000632:	e037      	b.n	80006a4 <main+0x4c0>
					  }else{
						  pieza[index_pieza].matrizAux[i][k] &= ~(0b1 << (pieza[index_pieza].lado - 1 - j) ); //nunca use esta expresion para setear ceros.
 8000634:	4b62      	ldr	r3, [pc, #392]	; (80007c0 <main+0x5dc>)
 8000636:	f993 3000 	ldrsb.w	r3, [r3]
 800063a:	4a62      	ldr	r2, [pc, #392]	; (80007c4 <main+0x5e0>)
 800063c:	011b      	lsls	r3, r3, #4
 800063e:	4413      	add	r3, r2
 8000640:	3308      	adds	r3, #8
 8000642:	681a      	ldr	r2, [r3, #0]
 8000644:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8000648:	009b      	lsls	r3, r3, #2
 800064a:	4413      	add	r3, r2
 800064c:	681a      	ldr	r2, [r3, #0]
 800064e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000652:	4413      	add	r3, r2
 8000654:	781b      	ldrb	r3, [r3, #0]
 8000656:	b25a      	sxtb	r2, r3
 8000658:	4b59      	ldr	r3, [pc, #356]	; (80007c0 <main+0x5dc>)
 800065a:	f993 3000 	ldrsb.w	r3, [r3]
 800065e:	4959      	ldr	r1, [pc, #356]	; (80007c4 <main+0x5e0>)
 8000660:	011b      	lsls	r3, r3, #4
 8000662:	440b      	add	r3, r1
 8000664:	3301      	adds	r3, #1
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	1e59      	subs	r1, r3, #1
 800066a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800066e:	1acb      	subs	r3, r1, r3
 8000670:	2101      	movs	r1, #1
 8000672:	fa01 f303 	lsl.w	r3, r1, r3
 8000676:	b25b      	sxtb	r3, r3
 8000678:	43db      	mvns	r3, r3
 800067a:	b25b      	sxtb	r3, r3
 800067c:	4013      	ands	r3, r2
 800067e:	b259      	sxtb	r1, r3
 8000680:	4b4f      	ldr	r3, [pc, #316]	; (80007c0 <main+0x5dc>)
 8000682:	f993 3000 	ldrsb.w	r3, [r3]
 8000686:	4a4f      	ldr	r2, [pc, #316]	; (80007c4 <main+0x5e0>)
 8000688:	011b      	lsls	r3, r3, #4
 800068a:	4413      	add	r3, r2
 800068c:	3308      	adds	r3, #8
 800068e:	681a      	ldr	r2, [r3, #0]
 8000690:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8000694:	009b      	lsls	r3, r3, #2
 8000696:	4413      	add	r3, r2
 8000698:	681a      	ldr	r2, [r3, #0]
 800069a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800069e:	4413      	add	r3, r2
 80006a0:	b2ca      	uxtb	r2, r1
 80006a2:	701a      	strb	r2, [r3, #0]
				  for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 80006a4:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80006a8:	b2db      	uxtb	r3, r3
 80006aa:	3301      	adds	r3, #1
 80006ac:	b2db      	uxtb	r3, r3
 80006ae:	713b      	strb	r3, [r7, #4]
 80006b0:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80006b4:	4a42      	ldr	r2, [pc, #264]	; (80007c0 <main+0x5dc>)
 80006b6:	f992 2000 	ldrsb.w	r2, [r2]
 80006ba:	4942      	ldr	r1, [pc, #264]	; (80007c4 <main+0x5e0>)
 80006bc:	0112      	lsls	r2, r2, #4
 80006be:	440a      	add	r2, r1
 80006c0:	3201      	adds	r2, #1
 80006c2:	7812      	ldrb	r2, [r2, #0]
 80006c4:	4293      	cmp	r3, r2
 80006c6:	f6ff af64 	blt.w	8000592 <main+0x3ae>
			  for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 80006ca:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80006ce:	b2db      	uxtb	r3, r3
 80006d0:	3301      	adds	r3, #1
 80006d2:	b2db      	uxtb	r3, r3
 80006d4:	717b      	strb	r3, [r7, #5]
 80006d6:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80006da:	4a39      	ldr	r2, [pc, #228]	; (80007c0 <main+0x5dc>)
 80006dc:	f992 2000 	ldrsb.w	r2, [r2]
 80006e0:	4938      	ldr	r1, [pc, #224]	; (80007c4 <main+0x5e0>)
 80006e2:	0112      	lsls	r2, r2, #4
 80006e4:	440a      	add	r2, r1
 80006e6:	3201      	adds	r2, #1
 80006e8:	7812      	ldrb	r2, [r2, #0]
 80006ea:	4293      	cmp	r3, r2
 80006ec:	f6ff af4e 	blt.w	800058c <main+0x3a8>
		  for (int8_t k = 0; k < pieza[index_pieza].lado; k++ ){
 80006f0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80006f4:	b2db      	uxtb	r3, r3
 80006f6:	3301      	adds	r3, #1
 80006f8:	b2db      	uxtb	r3, r3
 80006fa:	71bb      	strb	r3, [r7, #6]
 80006fc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000700:	4a2f      	ldr	r2, [pc, #188]	; (80007c0 <main+0x5dc>)
 8000702:	f992 2000 	ldrsb.w	r2, [r2]
 8000706:	492f      	ldr	r1, [pc, #188]	; (80007c4 <main+0x5e0>)
 8000708:	0112      	lsls	r2, r2, #4
 800070a:	440a      	add	r2, r1
 800070c:	3201      	adds	r2, #1
 800070e:	7812      	ldrb	r2, [r2, #0]
 8000710:	4293      	cmp	r3, r2
 8000712:	f6ff af38 	blt.w	8000586 <main+0x3a2>
				  } //end for x
			  } //end for y
		  } //end for z

		  //reasigno matrices
		  for (int8_t k = 0; k < pieza[index_pieza].lado; k++ ){
 8000716:	2300      	movs	r3, #0
 8000718:	70fb      	strb	r3, [r7, #3]
 800071a:	e03c      	b.n	8000796 <main+0x5b2>
			  for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 800071c:	2300      	movs	r3, #0
 800071e:	70bb      	strb	r3, [r7, #2]
 8000720:	e027      	b.n	8000772 <main+0x58e>
				  pieza[index_pieza].matriz[j][k] = pieza[index_pieza].matrizAux[j][k];
 8000722:	4b27      	ldr	r3, [pc, #156]	; (80007c0 <main+0x5dc>)
 8000724:	f993 3000 	ldrsb.w	r3, [r3]
 8000728:	4a26      	ldr	r2, [pc, #152]	; (80007c4 <main+0x5e0>)
 800072a:	011b      	lsls	r3, r3, #4
 800072c:	4413      	add	r3, r2
 800072e:	3308      	adds	r3, #8
 8000730:	681a      	ldr	r2, [r3, #0]
 8000732:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8000736:	009b      	lsls	r3, r3, #2
 8000738:	4413      	add	r3, r2
 800073a:	681a      	ldr	r2, [r3, #0]
 800073c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000740:	441a      	add	r2, r3
 8000742:	4b1f      	ldr	r3, [pc, #124]	; (80007c0 <main+0x5dc>)
 8000744:	f993 3000 	ldrsb.w	r3, [r3]
 8000748:	491e      	ldr	r1, [pc, #120]	; (80007c4 <main+0x5e0>)
 800074a:	011b      	lsls	r3, r3, #4
 800074c:	440b      	add	r3, r1
 800074e:	3304      	adds	r3, #4
 8000750:	6819      	ldr	r1, [r3, #0]
 8000752:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8000756:	009b      	lsls	r3, r3, #2
 8000758:	440b      	add	r3, r1
 800075a:	6819      	ldr	r1, [r3, #0]
 800075c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000760:	440b      	add	r3, r1
 8000762:	7812      	ldrb	r2, [r2, #0]
 8000764:	701a      	strb	r2, [r3, #0]
			  for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000766:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800076a:	b2db      	uxtb	r3, r3
 800076c:	3301      	adds	r3, #1
 800076e:	b2db      	uxtb	r3, r3
 8000770:	70bb      	strb	r3, [r7, #2]
 8000772:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8000776:	4a12      	ldr	r2, [pc, #72]	; (80007c0 <main+0x5dc>)
 8000778:	f992 2000 	ldrsb.w	r2, [r2]
 800077c:	4911      	ldr	r1, [pc, #68]	; (80007c4 <main+0x5e0>)
 800077e:	0112      	lsls	r2, r2, #4
 8000780:	440a      	add	r2, r1
 8000782:	3201      	adds	r2, #1
 8000784:	7812      	ldrb	r2, [r2, #0]
 8000786:	4293      	cmp	r3, r2
 8000788:	dbcb      	blt.n	8000722 <main+0x53e>
		  for (int8_t k = 0; k < pieza[index_pieza].lado; k++ ){
 800078a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800078e:	b2db      	uxtb	r3, r3
 8000790:	3301      	adds	r3, #1
 8000792:	b2db      	uxtb	r3, r3
 8000794:	70fb      	strb	r3, [r7, #3]
 8000796:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800079a:	4a09      	ldr	r2, [pc, #36]	; (80007c0 <main+0x5dc>)
 800079c:	f992 2000 	ldrsb.w	r2, [r2]
 80007a0:	4908      	ldr	r1, [pc, #32]	; (80007c4 <main+0x5e0>)
 80007a2:	0112      	lsls	r2, r2, #4
 80007a4:	440a      	add	r2, r1
 80007a6:	3201      	adds	r2, #1
 80007a8:	7812      	ldrb	r2, [r2, #0]
 80007aa:	4293      	cmp	r3, r2
 80007ac:	dbb6      	blt.n	800071c <main+0x538>
			  } //fin for j
		  } //fin for k

		  //dibuja pieza

		  index_texto = 0;
 80007ae:	4b06      	ldr	r3, [pc, #24]	; (80007c8 <main+0x5e4>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	701a      	strb	r2, [r3, #0]
		  for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 80007b4:	2300      	movs	r3, #0
 80007b6:	707b      	strb	r3, [r7, #1]
 80007b8:	e057      	b.n	800086a <main+0x686>
			  for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 80007ba:	2300      	movs	r3, #0
 80007bc:	703b      	strb	r3, [r7, #0]
 80007be:	e036      	b.n	800082e <main+0x64a>
 80007c0:	200001a5 	.word	0x200001a5
 80007c4:	20000028 	.word	0x20000028
 80007c8:	2000019c 	.word	0x2000019c
				  if (pieza[index_pieza].matriz[j][1] & (0b1 << i) ){
 80007cc:	4b39      	ldr	r3, [pc, #228]	; (80008b4 <main+0x6d0>)
 80007ce:	f993 3000 	ldrsb.w	r3, [r3]
 80007d2:	4a39      	ldr	r2, [pc, #228]	; (80008b8 <main+0x6d4>)
 80007d4:	011b      	lsls	r3, r3, #4
 80007d6:	4413      	add	r3, r2
 80007d8:	3304      	adds	r3, #4
 80007da:	681a      	ldr	r2, [r3, #0]
 80007dc:	f997 3001 	ldrsb.w	r3, [r7, #1]
 80007e0:	009b      	lsls	r3, r3, #2
 80007e2:	4413      	add	r3, r2
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	3301      	adds	r3, #1
 80007e8:	781b      	ldrb	r3, [r3, #0]
 80007ea:	461a      	mov	r2, r3
 80007ec:	f997 3000 	ldrsb.w	r3, [r7]
 80007f0:	fa42 f303 	asr.w	r3, r2, r3
 80007f4:	f003 0301 	and.w	r3, r3, #1
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d006      	beq.n	800080a <main+0x626>
					  texto[index_texto] = '@';
 80007fc:	4b2f      	ldr	r3, [pc, #188]	; (80008bc <main+0x6d8>)
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	461a      	mov	r2, r3
 8000802:	4b2f      	ldr	r3, [pc, #188]	; (80008c0 <main+0x6dc>)
 8000804:	2140      	movs	r1, #64	; 0x40
 8000806:	5499      	strb	r1, [r3, r2]
 8000808:	e005      	b.n	8000816 <main+0x632>
				  }else{
					  texto[index_texto] = '_';
 800080a:	4b2c      	ldr	r3, [pc, #176]	; (80008bc <main+0x6d8>)
 800080c:	781b      	ldrb	r3, [r3, #0]
 800080e:	461a      	mov	r2, r3
 8000810:	4b2b      	ldr	r3, [pc, #172]	; (80008c0 <main+0x6dc>)
 8000812:	215f      	movs	r1, #95	; 0x5f
 8000814:	5499      	strb	r1, [r3, r2]
				  } //fin if
				  index_texto++;
 8000816:	4b29      	ldr	r3, [pc, #164]	; (80008bc <main+0x6d8>)
 8000818:	781b      	ldrb	r3, [r3, #0]
 800081a:	3301      	adds	r3, #1
 800081c:	b2da      	uxtb	r2, r3
 800081e:	4b27      	ldr	r3, [pc, #156]	; (80008bc <main+0x6d8>)
 8000820:	701a      	strb	r2, [r3, #0]
			  for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 8000822:	f997 3000 	ldrsb.w	r3, [r7]
 8000826:	b2db      	uxtb	r3, r3
 8000828:	3301      	adds	r3, #1
 800082a:	b2db      	uxtb	r3, r3
 800082c:	703b      	strb	r3, [r7, #0]
 800082e:	f997 3000 	ldrsb.w	r3, [r7]
 8000832:	4a20      	ldr	r2, [pc, #128]	; (80008b4 <main+0x6d0>)
 8000834:	f992 2000 	ldrsb.w	r2, [r2]
 8000838:	491f      	ldr	r1, [pc, #124]	; (80008b8 <main+0x6d4>)
 800083a:	0112      	lsls	r2, r2, #4
 800083c:	440a      	add	r2, r1
 800083e:	3201      	adds	r2, #1
 8000840:	7812      	ldrb	r2, [r2, #0]
 8000842:	4293      	cmp	r3, r2
 8000844:	dbc2      	blt.n	80007cc <main+0x5e8>
			  } //fin for i
			  texto[index_texto] = '\n';
 8000846:	4b1d      	ldr	r3, [pc, #116]	; (80008bc <main+0x6d8>)
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	461a      	mov	r2, r3
 800084c:	4b1c      	ldr	r3, [pc, #112]	; (80008c0 <main+0x6dc>)
 800084e:	210a      	movs	r1, #10
 8000850:	5499      	strb	r1, [r3, r2]
			  index_texto++;
 8000852:	4b1a      	ldr	r3, [pc, #104]	; (80008bc <main+0x6d8>)
 8000854:	781b      	ldrb	r3, [r3, #0]
 8000856:	3301      	adds	r3, #1
 8000858:	b2da      	uxtb	r2, r3
 800085a:	4b18      	ldr	r3, [pc, #96]	; (80008bc <main+0x6d8>)
 800085c:	701a      	strb	r2, [r3, #0]
		  for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 800085e:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8000862:	b2db      	uxtb	r3, r3
 8000864:	3301      	adds	r3, #1
 8000866:	b2db      	uxtb	r3, r3
 8000868:	707b      	strb	r3, [r7, #1]
 800086a:	f997 3001 	ldrsb.w	r3, [r7, #1]
 800086e:	4a11      	ldr	r2, [pc, #68]	; (80008b4 <main+0x6d0>)
 8000870:	f992 2000 	ldrsb.w	r2, [r2]
 8000874:	4910      	ldr	r1, [pc, #64]	; (80008b8 <main+0x6d4>)
 8000876:	0112      	lsls	r2, r2, #4
 8000878:	440a      	add	r2, r1
 800087a:	3201      	adds	r2, #1
 800087c:	7812      	ldrb	r2, [r2, #0]
 800087e:	4293      	cmp	r3, r2
 8000880:	db9b      	blt.n	80007ba <main+0x5d6>
		  } //fin for j

		  texto[index_texto] = '\n';
 8000882:	4b0e      	ldr	r3, [pc, #56]	; (80008bc <main+0x6d8>)
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	461a      	mov	r2, r3
 8000888:	4b0d      	ldr	r3, [pc, #52]	; (80008c0 <main+0x6dc>)
 800088a:	210a      	movs	r1, #10
 800088c:	5499      	strb	r1, [r3, r2]
		  index_texto++;
 800088e:	4b0b      	ldr	r3, [pc, #44]	; (80008bc <main+0x6d8>)
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	3301      	adds	r3, #1
 8000894:	b2da      	uxtb	r2, r3
 8000896:	4b09      	ldr	r3, [pc, #36]	; (80008bc <main+0x6d8>)
 8000898:	701a      	strb	r2, [r3, #0]

		  //txtLenght = sprintf(texto, "valor: %d\n", pieza[index_pieza].matriz[rx_j][rx_k]);
		  HAL_UART_Transmit_IT(&huart1, (uint8_t*)texto, index_texto);
 800089a:	4b08      	ldr	r3, [pc, #32]	; (80008bc <main+0x6d8>)
 800089c:	781b      	ldrb	r3, [r3, #0]
 800089e:	b29b      	uxth	r3, r3
 80008a0:	461a      	mov	r2, r3
 80008a2:	4907      	ldr	r1, [pc, #28]	; (80008c0 <main+0x6dc>)
 80008a4:	4807      	ldr	r0, [pc, #28]	; (80008c4 <main+0x6e0>)
 80008a6:	f001 f9d8 	bl	8001c5a <HAL_UART_Transmit_IT>
		  flag_uart = 0;
 80008aa:	4b07      	ldr	r3, [pc, #28]	; (80008c8 <main+0x6e4>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	701a      	strb	r2, [r3, #0]
	  if (flag_uart != 0){
 80008b0:	e5d0      	b.n	8000454 <main+0x270>
 80008b2:	bf00      	nop
 80008b4:	200001a5 	.word	0x200001a5
 80008b8:	20000028 	.word	0x20000028
 80008bc:	2000019c 	.word	0x2000019c
 80008c0:	20000168 	.word	0x20000168
 80008c4:	200001c4 	.word	0x200001c4
 80008c8:	20000164 	.word	0x20000164

080008cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b090      	sub	sp, #64	; 0x40
 80008d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008d2:	f107 0318 	add.w	r3, r7, #24
 80008d6:	2228      	movs	r2, #40	; 0x28
 80008d8:	2100      	movs	r1, #0
 80008da:	4618      	mov	r0, r3
 80008dc:	f001 fd84 	bl	80023e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008e0:	1d3b      	adds	r3, r7, #4
 80008e2:	2200      	movs	r2, #0
 80008e4:	601a      	str	r2, [r3, #0]
 80008e6:	605a      	str	r2, [r3, #4]
 80008e8:	609a      	str	r2, [r3, #8]
 80008ea:	60da      	str	r2, [r3, #12]
 80008ec:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008ee:	2301      	movs	r3, #1
 80008f0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008f2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80008f6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80008f8:	2300      	movs	r3, #0
 80008fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008fc:	2301      	movs	r3, #1
 80008fe:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000900:	2302      	movs	r3, #2
 8000902:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000904:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000908:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800090a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800090e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000910:	f107 0318 	add.w	r3, r7, #24
 8000914:	4618      	mov	r0, r3
 8000916:	f000 fd39 	bl	800138c <HAL_RCC_OscConfig>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d001      	beq.n	8000924 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000920:	f000 f83a 	bl	8000998 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000924:	230f      	movs	r3, #15
 8000926:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000928:	2302      	movs	r3, #2
 800092a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800092c:	2300      	movs	r3, #0
 800092e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000930:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000934:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000936:	2300      	movs	r3, #0
 8000938:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800093a:	1d3b      	adds	r3, r7, #4
 800093c:	2102      	movs	r1, #2
 800093e:	4618      	mov	r0, r3
 8000940:	f000 ffa6 	bl	8001890 <HAL_RCC_ClockConfig>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800094a:	f000 f825 	bl	8000998 <Error_Handler>
  }
}
 800094e:	bf00      	nop
 8000950:	3740      	adds	r7, #64	; 0x40
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
	...

08000958 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000958:	b480      	push	{r7}
 800095a:	b083      	sub	sp, #12
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
	flag_uart = 1;
 8000960:	4b03      	ldr	r3, [pc, #12]	; (8000970 <HAL_UART_RxCpltCallback+0x18>)
 8000962:	2201      	movs	r2, #1
 8000964:	701a      	strb	r2, [r3, #0]
}
 8000966:	bf00      	nop
 8000968:	370c      	adds	r7, #12
 800096a:	46bd      	mov	sp, r7
 800096c:	bc80      	pop	{r7}
 800096e:	4770      	bx	lr
 8000970:	20000164 	.word	0x20000164

08000974 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart1, rx, 3);
 800097c:	2203      	movs	r2, #3
 800097e:	4904      	ldr	r1, [pc, #16]	; (8000990 <HAL_UART_TxCpltCallback+0x1c>)
 8000980:	4804      	ldr	r0, [pc, #16]	; (8000994 <HAL_UART_TxCpltCallback+0x20>)
 8000982:	f001 f9ae 	bl	8001ce2 <HAL_UART_Receive_IT>
}
 8000986:	bf00      	nop
 8000988:	3708      	adds	r7, #8
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	200001a0 	.word	0x200001a0
 8000994:	200001c4 	.word	0x200001c4

08000998 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800099c:	b672      	cpsid	i
}
 800099e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009a0:	e7fe      	b.n	80009a0 <Error_Handler+0x8>
	...

080009a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	b085      	sub	sp, #20
 80009a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80009aa:	4b15      	ldr	r3, [pc, #84]	; (8000a00 <HAL_MspInit+0x5c>)
 80009ac:	699b      	ldr	r3, [r3, #24]
 80009ae:	4a14      	ldr	r2, [pc, #80]	; (8000a00 <HAL_MspInit+0x5c>)
 80009b0:	f043 0301 	orr.w	r3, r3, #1
 80009b4:	6193      	str	r3, [r2, #24]
 80009b6:	4b12      	ldr	r3, [pc, #72]	; (8000a00 <HAL_MspInit+0x5c>)
 80009b8:	699b      	ldr	r3, [r3, #24]
 80009ba:	f003 0301 	and.w	r3, r3, #1
 80009be:	60bb      	str	r3, [r7, #8]
 80009c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009c2:	4b0f      	ldr	r3, [pc, #60]	; (8000a00 <HAL_MspInit+0x5c>)
 80009c4:	69db      	ldr	r3, [r3, #28]
 80009c6:	4a0e      	ldr	r2, [pc, #56]	; (8000a00 <HAL_MspInit+0x5c>)
 80009c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009cc:	61d3      	str	r3, [r2, #28]
 80009ce:	4b0c      	ldr	r3, [pc, #48]	; (8000a00 <HAL_MspInit+0x5c>)
 80009d0:	69db      	ldr	r3, [r3, #28]
 80009d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009d6:	607b      	str	r3, [r7, #4]
 80009d8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80009da:	4b0a      	ldr	r3, [pc, #40]	; (8000a04 <HAL_MspInit+0x60>)
 80009dc:	685b      	ldr	r3, [r3, #4]
 80009de:	60fb      	str	r3, [r7, #12]
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80009e6:	60fb      	str	r3, [r7, #12]
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80009ee:	60fb      	str	r3, [r7, #12]
 80009f0:	4a04      	ldr	r2, [pc, #16]	; (8000a04 <HAL_MspInit+0x60>)
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009f6:	bf00      	nop
 80009f8:	3714      	adds	r7, #20
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bc80      	pop	{r7}
 80009fe:	4770      	bx	lr
 8000a00:	40021000 	.word	0x40021000
 8000a04:	40010000 	.word	0x40010000

08000a08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a0c:	e7fe      	b.n	8000a0c <NMI_Handler+0x4>

08000a0e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a0e:	b480      	push	{r7}
 8000a10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a12:	e7fe      	b.n	8000a12 <HardFault_Handler+0x4>

08000a14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a18:	e7fe      	b.n	8000a18 <MemManage_Handler+0x4>

08000a1a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a1a:	b480      	push	{r7}
 8000a1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a1e:	e7fe      	b.n	8000a1e <BusFault_Handler+0x4>

08000a20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a24:	e7fe      	b.n	8000a24 <UsageFault_Handler+0x4>

08000a26 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a26:	b480      	push	{r7}
 8000a28:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a2a:	bf00      	nop
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bc80      	pop	{r7}
 8000a30:	4770      	bx	lr

08000a32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a32:	b480      	push	{r7}
 8000a34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a36:	bf00      	nop
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bc80      	pop	{r7}
 8000a3c:	4770      	bx	lr

08000a3e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a3e:	b480      	push	{r7}
 8000a40:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a42:	bf00      	nop
 8000a44:	46bd      	mov	sp, r7
 8000a46:	bc80      	pop	{r7}
 8000a48:	4770      	bx	lr

08000a4a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a4a:	b580      	push	{r7, lr}
 8000a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a4e:	f000 f961 	bl	8000d14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a52:	bf00      	nop
 8000a54:	bd80      	pop	{r7, pc}
	...

08000a58 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000a5c:	4802      	ldr	r0, [pc, #8]	; (8000a68 <USART1_IRQHandler+0x10>)
 8000a5e:	f001 f995 	bl	8001d8c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000a62:	bf00      	nop
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	200001c4 	.word	0x200001c4

08000a6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b086      	sub	sp, #24
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a74:	4a14      	ldr	r2, [pc, #80]	; (8000ac8 <_sbrk+0x5c>)
 8000a76:	4b15      	ldr	r3, [pc, #84]	; (8000acc <_sbrk+0x60>)
 8000a78:	1ad3      	subs	r3, r2, r3
 8000a7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a7c:	697b      	ldr	r3, [r7, #20]
 8000a7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a80:	4b13      	ldr	r3, [pc, #76]	; (8000ad0 <_sbrk+0x64>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d102      	bne.n	8000a8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a88:	4b11      	ldr	r3, [pc, #68]	; (8000ad0 <_sbrk+0x64>)
 8000a8a:	4a12      	ldr	r2, [pc, #72]	; (8000ad4 <_sbrk+0x68>)
 8000a8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a8e:	4b10      	ldr	r3, [pc, #64]	; (8000ad0 <_sbrk+0x64>)
 8000a90:	681a      	ldr	r2, [r3, #0]
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	4413      	add	r3, r2
 8000a96:	693a      	ldr	r2, [r7, #16]
 8000a98:	429a      	cmp	r2, r3
 8000a9a:	d207      	bcs.n	8000aac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a9c:	f001 fc72 	bl	8002384 <__errno>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	220c      	movs	r2, #12
 8000aa4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000aa6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000aaa:	e009      	b.n	8000ac0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000aac:	4b08      	ldr	r3, [pc, #32]	; (8000ad0 <_sbrk+0x64>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ab2:	4b07      	ldr	r3, [pc, #28]	; (8000ad0 <_sbrk+0x64>)
 8000ab4:	681a      	ldr	r2, [r3, #0]
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	4413      	add	r3, r2
 8000aba:	4a05      	ldr	r2, [pc, #20]	; (8000ad0 <_sbrk+0x64>)
 8000abc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000abe:	68fb      	ldr	r3, [r7, #12]
}
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	3718      	adds	r7, #24
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	20005000 	.word	0x20005000
 8000acc:	00000400 	.word	0x00000400
 8000ad0:	200001c0 	.word	0x200001c0
 8000ad4:	20000218 	.word	0x20000218

08000ad8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000adc:	4b15      	ldr	r3, [pc, #84]	; (8000b34 <SystemInit+0x5c>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a14      	ldr	r2, [pc, #80]	; (8000b34 <SystemInit+0x5c>)
 8000ae2:	f043 0301 	orr.w	r3, r3, #1
 8000ae6:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000ae8:	4b12      	ldr	r3, [pc, #72]	; (8000b34 <SystemInit+0x5c>)
 8000aea:	685a      	ldr	r2, [r3, #4]
 8000aec:	4911      	ldr	r1, [pc, #68]	; (8000b34 <SystemInit+0x5c>)
 8000aee:	4b12      	ldr	r3, [pc, #72]	; (8000b38 <SystemInit+0x60>)
 8000af0:	4013      	ands	r3, r2
 8000af2:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000af4:	4b0f      	ldr	r3, [pc, #60]	; (8000b34 <SystemInit+0x5c>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4a0e      	ldr	r2, [pc, #56]	; (8000b34 <SystemInit+0x5c>)
 8000afa:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000afe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b02:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000b04:	4b0b      	ldr	r3, [pc, #44]	; (8000b34 <SystemInit+0x5c>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a0a      	ldr	r2, [pc, #40]	; (8000b34 <SystemInit+0x5c>)
 8000b0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b0e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000b10:	4b08      	ldr	r3, [pc, #32]	; (8000b34 <SystemInit+0x5c>)
 8000b12:	685b      	ldr	r3, [r3, #4]
 8000b14:	4a07      	ldr	r2, [pc, #28]	; (8000b34 <SystemInit+0x5c>)
 8000b16:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000b1a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000b1c:	4b05      	ldr	r3, [pc, #20]	; (8000b34 <SystemInit+0x5c>)
 8000b1e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000b22:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000b24:	4b05      	ldr	r3, [pc, #20]	; (8000b3c <SystemInit+0x64>)
 8000b26:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000b2a:	609a      	str	r2, [r3, #8]
#endif 
}
 8000b2c:	bf00      	nop
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bc80      	pop	{r7}
 8000b32:	4770      	bx	lr
 8000b34:	40021000 	.word	0x40021000
 8000b38:	f8ff0000 	.word	0xf8ff0000
 8000b3c:	e000ed00 	.word	0xe000ed00

08000b40 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b44:	4b11      	ldr	r3, [pc, #68]	; (8000b8c <MX_USART1_UART_Init+0x4c>)
 8000b46:	4a12      	ldr	r2, [pc, #72]	; (8000b90 <MX_USART1_UART_Init+0x50>)
 8000b48:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b4a:	4b10      	ldr	r3, [pc, #64]	; (8000b8c <MX_USART1_UART_Init+0x4c>)
 8000b4c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b50:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b52:	4b0e      	ldr	r3, [pc, #56]	; (8000b8c <MX_USART1_UART_Init+0x4c>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b58:	4b0c      	ldr	r3, [pc, #48]	; (8000b8c <MX_USART1_UART_Init+0x4c>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b5e:	4b0b      	ldr	r3, [pc, #44]	; (8000b8c <MX_USART1_UART_Init+0x4c>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b64:	4b09      	ldr	r3, [pc, #36]	; (8000b8c <MX_USART1_UART_Init+0x4c>)
 8000b66:	220c      	movs	r2, #12
 8000b68:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b6a:	4b08      	ldr	r3, [pc, #32]	; (8000b8c <MX_USART1_UART_Init+0x4c>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b70:	4b06      	ldr	r3, [pc, #24]	; (8000b8c <MX_USART1_UART_Init+0x4c>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b76:	4805      	ldr	r0, [pc, #20]	; (8000b8c <MX_USART1_UART_Init+0x4c>)
 8000b78:	f001 f822 	bl	8001bc0 <HAL_UART_Init>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d001      	beq.n	8000b86 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000b82:	f7ff ff09 	bl	8000998 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b86:	bf00      	nop
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	200001c4 	.word	0x200001c4
 8000b90:	40013800 	.word	0x40013800

08000b94 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b088      	sub	sp, #32
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b9c:	f107 0310 	add.w	r3, r7, #16
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	601a      	str	r2, [r3, #0]
 8000ba4:	605a      	str	r2, [r3, #4]
 8000ba6:	609a      	str	r2, [r3, #8]
 8000ba8:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	4a20      	ldr	r2, [pc, #128]	; (8000c30 <HAL_UART_MspInit+0x9c>)
 8000bb0:	4293      	cmp	r3, r2
 8000bb2:	d139      	bne.n	8000c28 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000bb4:	4b1f      	ldr	r3, [pc, #124]	; (8000c34 <HAL_UART_MspInit+0xa0>)
 8000bb6:	699b      	ldr	r3, [r3, #24]
 8000bb8:	4a1e      	ldr	r2, [pc, #120]	; (8000c34 <HAL_UART_MspInit+0xa0>)
 8000bba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bbe:	6193      	str	r3, [r2, #24]
 8000bc0:	4b1c      	ldr	r3, [pc, #112]	; (8000c34 <HAL_UART_MspInit+0xa0>)
 8000bc2:	699b      	ldr	r3, [r3, #24]
 8000bc4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bc8:	60fb      	str	r3, [r7, #12]
 8000bca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bcc:	4b19      	ldr	r3, [pc, #100]	; (8000c34 <HAL_UART_MspInit+0xa0>)
 8000bce:	699b      	ldr	r3, [r3, #24]
 8000bd0:	4a18      	ldr	r2, [pc, #96]	; (8000c34 <HAL_UART_MspInit+0xa0>)
 8000bd2:	f043 0304 	orr.w	r3, r3, #4
 8000bd6:	6193      	str	r3, [r2, #24]
 8000bd8:	4b16      	ldr	r3, [pc, #88]	; (8000c34 <HAL_UART_MspInit+0xa0>)
 8000bda:	699b      	ldr	r3, [r3, #24]
 8000bdc:	f003 0304 	and.w	r3, r3, #4
 8000be0:	60bb      	str	r3, [r7, #8]
 8000be2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000be4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000be8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bea:	2302      	movs	r3, #2
 8000bec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bee:	2303      	movs	r3, #3
 8000bf0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bf2:	f107 0310 	add.w	r3, r7, #16
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	480f      	ldr	r0, [pc, #60]	; (8000c38 <HAL_UART_MspInit+0xa4>)
 8000bfa:	f000 fa2b 	bl	8001054 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000bfe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c02:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c04:	2300      	movs	r3, #0
 8000c06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c0c:	f107 0310 	add.w	r3, r7, #16
 8000c10:	4619      	mov	r1, r3
 8000c12:	4809      	ldr	r0, [pc, #36]	; (8000c38 <HAL_UART_MspInit+0xa4>)
 8000c14:	f000 fa1e 	bl	8001054 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000c18:	2200      	movs	r2, #0
 8000c1a:	2100      	movs	r1, #0
 8000c1c:	2025      	movs	r0, #37	; 0x25
 8000c1e:	f000 f96c 	bl	8000efa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000c22:	2025      	movs	r0, #37	; 0x25
 8000c24:	f000 f985 	bl	8000f32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000c28:	bf00      	nop
 8000c2a:	3720      	adds	r7, #32
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	40013800 	.word	0x40013800
 8000c34:	40021000 	.word	0x40021000
 8000c38:	40010800 	.word	0x40010800

08000c3c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000c3c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000c3e:	e003      	b.n	8000c48 <LoopCopyDataInit>

08000c40 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000c40:	4b0b      	ldr	r3, [pc, #44]	; (8000c70 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000c42:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000c44:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000c46:	3104      	adds	r1, #4

08000c48 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000c48:	480a      	ldr	r0, [pc, #40]	; (8000c74 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000c4a:	4b0b      	ldr	r3, [pc, #44]	; (8000c78 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000c4c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000c4e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000c50:	d3f6      	bcc.n	8000c40 <CopyDataInit>
  ldr r2, =_sbss
 8000c52:	4a0a      	ldr	r2, [pc, #40]	; (8000c7c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000c54:	e002      	b.n	8000c5c <LoopFillZerobss>

08000c56 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000c56:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000c58:	f842 3b04 	str.w	r3, [r2], #4

08000c5c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000c5c:	4b08      	ldr	r3, [pc, #32]	; (8000c80 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000c5e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000c60:	d3f9      	bcc.n	8000c56 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000c62:	f7ff ff39 	bl	8000ad8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c66:	f001 fb93 	bl	8002390 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c6a:	f7ff fabb 	bl	80001e4 <main>
  bx lr
 8000c6e:	4770      	bx	lr
  ldr r3, =_sidata
 8000c70:	08002d88 	.word	0x08002d88
  ldr r0, =_sdata
 8000c74:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000c78:	20000148 	.word	0x20000148
  ldr r2, =_sbss
 8000c7c:	20000148 	.word	0x20000148
  ldr r3, = _ebss
 8000c80:	20000218 	.word	0x20000218

08000c84 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c84:	e7fe      	b.n	8000c84 <ADC1_2_IRQHandler>
	...

08000c88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c8c:	4b08      	ldr	r3, [pc, #32]	; (8000cb0 <HAL_Init+0x28>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a07      	ldr	r2, [pc, #28]	; (8000cb0 <HAL_Init+0x28>)
 8000c92:	f043 0310 	orr.w	r3, r3, #16
 8000c96:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c98:	2003      	movs	r0, #3
 8000c9a:	f000 f923 	bl	8000ee4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c9e:	200f      	movs	r0, #15
 8000ca0:	f000 f808 	bl	8000cb4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ca4:	f7ff fe7e 	bl	80009a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ca8:	2300      	movs	r3, #0
}
 8000caa:	4618      	mov	r0, r3
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	40022000 	.word	0x40022000

08000cb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b082      	sub	sp, #8
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cbc:	4b12      	ldr	r3, [pc, #72]	; (8000d08 <HAL_InitTick+0x54>)
 8000cbe:	681a      	ldr	r2, [r3, #0]
 8000cc0:	4b12      	ldr	r3, [pc, #72]	; (8000d0c <HAL_InitTick+0x58>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cca:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cce:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f000 f93b 	bl	8000f4e <HAL_SYSTICK_Config>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d001      	beq.n	8000ce2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	e00e      	b.n	8000d00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	2b0f      	cmp	r3, #15
 8000ce6:	d80a      	bhi.n	8000cfe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ce8:	2200      	movs	r2, #0
 8000cea:	6879      	ldr	r1, [r7, #4]
 8000cec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000cf0:	f000 f903 	bl	8000efa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cf4:	4a06      	ldr	r2, [pc, #24]	; (8000d10 <HAL_InitTick+0x5c>)
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	e000      	b.n	8000d00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cfe:	2301      	movs	r3, #1
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	3708      	adds	r7, #8
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	200000d8 	.word	0x200000d8
 8000d0c:	200000e0 	.word	0x200000e0
 8000d10:	200000dc 	.word	0x200000dc

08000d14 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d18:	4b05      	ldr	r3, [pc, #20]	; (8000d30 <HAL_IncTick+0x1c>)
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	4b05      	ldr	r3, [pc, #20]	; (8000d34 <HAL_IncTick+0x20>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	4413      	add	r3, r2
 8000d24:	4a03      	ldr	r2, [pc, #12]	; (8000d34 <HAL_IncTick+0x20>)
 8000d26:	6013      	str	r3, [r2, #0]
}
 8000d28:	bf00      	nop
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bc80      	pop	{r7}
 8000d2e:	4770      	bx	lr
 8000d30:	200000e0 	.word	0x200000e0
 8000d34:	20000204 	.word	0x20000204

08000d38 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d3c:	4b02      	ldr	r3, [pc, #8]	; (8000d48 <HAL_GetTick+0x10>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
}
 8000d40:	4618      	mov	r0, r3
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bc80      	pop	{r7}
 8000d46:	4770      	bx	lr
 8000d48:	20000204 	.word	0x20000204

08000d4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	b085      	sub	sp, #20
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	f003 0307 	and.w	r3, r3, #7
 8000d5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d5c:	4b0c      	ldr	r3, [pc, #48]	; (8000d90 <__NVIC_SetPriorityGrouping+0x44>)
 8000d5e:	68db      	ldr	r3, [r3, #12]
 8000d60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d62:	68ba      	ldr	r2, [r7, #8]
 8000d64:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d68:	4013      	ands	r3, r2
 8000d6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d70:	68bb      	ldr	r3, [r7, #8]
 8000d72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d74:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d7e:	4a04      	ldr	r2, [pc, #16]	; (8000d90 <__NVIC_SetPriorityGrouping+0x44>)
 8000d80:	68bb      	ldr	r3, [r7, #8]
 8000d82:	60d3      	str	r3, [r2, #12]
}
 8000d84:	bf00      	nop
 8000d86:	3714      	adds	r7, #20
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bc80      	pop	{r7}
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop
 8000d90:	e000ed00 	.word	0xe000ed00

08000d94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d98:	4b04      	ldr	r3, [pc, #16]	; (8000dac <__NVIC_GetPriorityGrouping+0x18>)
 8000d9a:	68db      	ldr	r3, [r3, #12]
 8000d9c:	0a1b      	lsrs	r3, r3, #8
 8000d9e:	f003 0307 	and.w	r3, r3, #7
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bc80      	pop	{r7}
 8000da8:	4770      	bx	lr
 8000daa:	bf00      	nop
 8000dac:	e000ed00 	.word	0xe000ed00

08000db0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b083      	sub	sp, #12
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	4603      	mov	r3, r0
 8000db8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	db0b      	blt.n	8000dda <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dc2:	79fb      	ldrb	r3, [r7, #7]
 8000dc4:	f003 021f 	and.w	r2, r3, #31
 8000dc8:	4906      	ldr	r1, [pc, #24]	; (8000de4 <__NVIC_EnableIRQ+0x34>)
 8000dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dce:	095b      	lsrs	r3, r3, #5
 8000dd0:	2001      	movs	r0, #1
 8000dd2:	fa00 f202 	lsl.w	r2, r0, r2
 8000dd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000dda:	bf00      	nop
 8000ddc:	370c      	adds	r7, #12
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bc80      	pop	{r7}
 8000de2:	4770      	bx	lr
 8000de4:	e000e100 	.word	0xe000e100

08000de8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000de8:	b480      	push	{r7}
 8000dea:	b083      	sub	sp, #12
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	4603      	mov	r3, r0
 8000df0:	6039      	str	r1, [r7, #0]
 8000df2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000df4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	db0a      	blt.n	8000e12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	b2da      	uxtb	r2, r3
 8000e00:	490c      	ldr	r1, [pc, #48]	; (8000e34 <__NVIC_SetPriority+0x4c>)
 8000e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e06:	0112      	lsls	r2, r2, #4
 8000e08:	b2d2      	uxtb	r2, r2
 8000e0a:	440b      	add	r3, r1
 8000e0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e10:	e00a      	b.n	8000e28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	b2da      	uxtb	r2, r3
 8000e16:	4908      	ldr	r1, [pc, #32]	; (8000e38 <__NVIC_SetPriority+0x50>)
 8000e18:	79fb      	ldrb	r3, [r7, #7]
 8000e1a:	f003 030f 	and.w	r3, r3, #15
 8000e1e:	3b04      	subs	r3, #4
 8000e20:	0112      	lsls	r2, r2, #4
 8000e22:	b2d2      	uxtb	r2, r2
 8000e24:	440b      	add	r3, r1
 8000e26:	761a      	strb	r2, [r3, #24]
}
 8000e28:	bf00      	nop
 8000e2a:	370c      	adds	r7, #12
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bc80      	pop	{r7}
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop
 8000e34:	e000e100 	.word	0xe000e100
 8000e38:	e000ed00 	.word	0xe000ed00

08000e3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b089      	sub	sp, #36	; 0x24
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	60f8      	str	r0, [r7, #12]
 8000e44:	60b9      	str	r1, [r7, #8]
 8000e46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	f003 0307 	and.w	r3, r3, #7
 8000e4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e50:	69fb      	ldr	r3, [r7, #28]
 8000e52:	f1c3 0307 	rsb	r3, r3, #7
 8000e56:	2b04      	cmp	r3, #4
 8000e58:	bf28      	it	cs
 8000e5a:	2304      	movcs	r3, #4
 8000e5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e5e:	69fb      	ldr	r3, [r7, #28]
 8000e60:	3304      	adds	r3, #4
 8000e62:	2b06      	cmp	r3, #6
 8000e64:	d902      	bls.n	8000e6c <NVIC_EncodePriority+0x30>
 8000e66:	69fb      	ldr	r3, [r7, #28]
 8000e68:	3b03      	subs	r3, #3
 8000e6a:	e000      	b.n	8000e6e <NVIC_EncodePriority+0x32>
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e70:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e74:	69bb      	ldr	r3, [r7, #24]
 8000e76:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7a:	43da      	mvns	r2, r3
 8000e7c:	68bb      	ldr	r3, [r7, #8]
 8000e7e:	401a      	ands	r2, r3
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e84:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e8e:	43d9      	mvns	r1, r3
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e94:	4313      	orrs	r3, r2
         );
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	3724      	adds	r7, #36	; 0x24
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bc80      	pop	{r7}
 8000e9e:	4770      	bx	lr

08000ea0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	3b01      	subs	r3, #1
 8000eac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000eb0:	d301      	bcc.n	8000eb6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	e00f      	b.n	8000ed6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000eb6:	4a0a      	ldr	r2, [pc, #40]	; (8000ee0 <SysTick_Config+0x40>)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	3b01      	subs	r3, #1
 8000ebc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ebe:	210f      	movs	r1, #15
 8000ec0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ec4:	f7ff ff90 	bl	8000de8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ec8:	4b05      	ldr	r3, [pc, #20]	; (8000ee0 <SysTick_Config+0x40>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ece:	4b04      	ldr	r3, [pc, #16]	; (8000ee0 <SysTick_Config+0x40>)
 8000ed0:	2207      	movs	r2, #7
 8000ed2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ed4:	2300      	movs	r3, #0
}
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	3708      	adds	r7, #8
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	e000e010 	.word	0xe000e010

08000ee4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000eec:	6878      	ldr	r0, [r7, #4]
 8000eee:	f7ff ff2d 	bl	8000d4c <__NVIC_SetPriorityGrouping>
}
 8000ef2:	bf00      	nop
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}

08000efa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000efa:	b580      	push	{r7, lr}
 8000efc:	b086      	sub	sp, #24
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	4603      	mov	r3, r0
 8000f02:	60b9      	str	r1, [r7, #8]
 8000f04:	607a      	str	r2, [r7, #4]
 8000f06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f0c:	f7ff ff42 	bl	8000d94 <__NVIC_GetPriorityGrouping>
 8000f10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f12:	687a      	ldr	r2, [r7, #4]
 8000f14:	68b9      	ldr	r1, [r7, #8]
 8000f16:	6978      	ldr	r0, [r7, #20]
 8000f18:	f7ff ff90 	bl	8000e3c <NVIC_EncodePriority>
 8000f1c:	4602      	mov	r2, r0
 8000f1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f22:	4611      	mov	r1, r2
 8000f24:	4618      	mov	r0, r3
 8000f26:	f7ff ff5f 	bl	8000de8 <__NVIC_SetPriority>
}
 8000f2a:	bf00      	nop
 8000f2c:	3718      	adds	r7, #24
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}

08000f32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f32:	b580      	push	{r7, lr}
 8000f34:	b082      	sub	sp, #8
 8000f36:	af00      	add	r7, sp, #0
 8000f38:	4603      	mov	r3, r0
 8000f3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f40:	4618      	mov	r0, r3
 8000f42:	f7ff ff35 	bl	8000db0 <__NVIC_EnableIRQ>
}
 8000f46:	bf00      	nop
 8000f48:	3708      	adds	r7, #8
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}

08000f4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f4e:	b580      	push	{r7, lr}
 8000f50:	b082      	sub	sp, #8
 8000f52:	af00      	add	r7, sp, #0
 8000f54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f56:	6878      	ldr	r0, [r7, #4]
 8000f58:	f7ff ffa2 	bl	8000ea0 <SysTick_Config>
 8000f5c:	4603      	mov	r3, r0
}
 8000f5e:	4618      	mov	r0, r3
 8000f60:	3708      	adds	r7, #8
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
	...

08000f68 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b084      	sub	sp, #16
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000f70:	2300      	movs	r3, #0
 8000f72:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000f7a:	2b02      	cmp	r3, #2
 8000f7c:	d005      	beq.n	8000f8a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	2204      	movs	r2, #4
 8000f82:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000f84:	2301      	movs	r3, #1
 8000f86:	73fb      	strb	r3, [r7, #15]
 8000f88:	e051      	b.n	800102e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	681a      	ldr	r2, [r3, #0]
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f022 020e 	bic.w	r2, r2, #14
 8000f98:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	681a      	ldr	r2, [r3, #0]
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f022 0201 	bic.w	r2, r2, #1
 8000fa8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	4a22      	ldr	r2, [pc, #136]	; (8001038 <HAL_DMA_Abort_IT+0xd0>)
 8000fb0:	4293      	cmp	r3, r2
 8000fb2:	d029      	beq.n	8001008 <HAL_DMA_Abort_IT+0xa0>
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a20      	ldr	r2, [pc, #128]	; (800103c <HAL_DMA_Abort_IT+0xd4>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d022      	beq.n	8001004 <HAL_DMA_Abort_IT+0x9c>
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4a1f      	ldr	r2, [pc, #124]	; (8001040 <HAL_DMA_Abort_IT+0xd8>)
 8000fc4:	4293      	cmp	r3, r2
 8000fc6:	d01a      	beq.n	8000ffe <HAL_DMA_Abort_IT+0x96>
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a1d      	ldr	r2, [pc, #116]	; (8001044 <HAL_DMA_Abort_IT+0xdc>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d012      	beq.n	8000ff8 <HAL_DMA_Abort_IT+0x90>
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	4a1c      	ldr	r2, [pc, #112]	; (8001048 <HAL_DMA_Abort_IT+0xe0>)
 8000fd8:	4293      	cmp	r3, r2
 8000fda:	d00a      	beq.n	8000ff2 <HAL_DMA_Abort_IT+0x8a>
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4a1a      	ldr	r2, [pc, #104]	; (800104c <HAL_DMA_Abort_IT+0xe4>)
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d102      	bne.n	8000fec <HAL_DMA_Abort_IT+0x84>
 8000fe6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000fea:	e00e      	b.n	800100a <HAL_DMA_Abort_IT+0xa2>
 8000fec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000ff0:	e00b      	b.n	800100a <HAL_DMA_Abort_IT+0xa2>
 8000ff2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ff6:	e008      	b.n	800100a <HAL_DMA_Abort_IT+0xa2>
 8000ff8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ffc:	e005      	b.n	800100a <HAL_DMA_Abort_IT+0xa2>
 8000ffe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001002:	e002      	b.n	800100a <HAL_DMA_Abort_IT+0xa2>
 8001004:	2310      	movs	r3, #16
 8001006:	e000      	b.n	800100a <HAL_DMA_Abort_IT+0xa2>
 8001008:	2301      	movs	r3, #1
 800100a:	4a11      	ldr	r2, [pc, #68]	; (8001050 <HAL_DMA_Abort_IT+0xe8>)
 800100c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	2201      	movs	r2, #1
 8001012:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	2200      	movs	r2, #0
 800101a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001022:	2b00      	cmp	r3, #0
 8001024:	d003      	beq.n	800102e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800102a:	6878      	ldr	r0, [r7, #4]
 800102c:	4798      	blx	r3
    } 
  }
  return status;
 800102e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001030:	4618      	mov	r0, r3
 8001032:	3710      	adds	r7, #16
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	40020008 	.word	0x40020008
 800103c:	4002001c 	.word	0x4002001c
 8001040:	40020030 	.word	0x40020030
 8001044:	40020044 	.word	0x40020044
 8001048:	40020058 	.word	0x40020058
 800104c:	4002006c 	.word	0x4002006c
 8001050:	40020000 	.word	0x40020000

08001054 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001054:	b480      	push	{r7}
 8001056:	b08b      	sub	sp, #44	; 0x2c
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
 800105c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800105e:	2300      	movs	r3, #0
 8001060:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001062:	2300      	movs	r3, #0
 8001064:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001066:	e169      	b.n	800133c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001068:	2201      	movs	r2, #1
 800106a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800106c:	fa02 f303 	lsl.w	r3, r2, r3
 8001070:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	69fa      	ldr	r2, [r7, #28]
 8001078:	4013      	ands	r3, r2
 800107a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800107c:	69ba      	ldr	r2, [r7, #24]
 800107e:	69fb      	ldr	r3, [r7, #28]
 8001080:	429a      	cmp	r2, r3
 8001082:	f040 8158 	bne.w	8001336 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	4a9a      	ldr	r2, [pc, #616]	; (80012f4 <HAL_GPIO_Init+0x2a0>)
 800108c:	4293      	cmp	r3, r2
 800108e:	d05e      	beq.n	800114e <HAL_GPIO_Init+0xfa>
 8001090:	4a98      	ldr	r2, [pc, #608]	; (80012f4 <HAL_GPIO_Init+0x2a0>)
 8001092:	4293      	cmp	r3, r2
 8001094:	d875      	bhi.n	8001182 <HAL_GPIO_Init+0x12e>
 8001096:	4a98      	ldr	r2, [pc, #608]	; (80012f8 <HAL_GPIO_Init+0x2a4>)
 8001098:	4293      	cmp	r3, r2
 800109a:	d058      	beq.n	800114e <HAL_GPIO_Init+0xfa>
 800109c:	4a96      	ldr	r2, [pc, #600]	; (80012f8 <HAL_GPIO_Init+0x2a4>)
 800109e:	4293      	cmp	r3, r2
 80010a0:	d86f      	bhi.n	8001182 <HAL_GPIO_Init+0x12e>
 80010a2:	4a96      	ldr	r2, [pc, #600]	; (80012fc <HAL_GPIO_Init+0x2a8>)
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d052      	beq.n	800114e <HAL_GPIO_Init+0xfa>
 80010a8:	4a94      	ldr	r2, [pc, #592]	; (80012fc <HAL_GPIO_Init+0x2a8>)
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d869      	bhi.n	8001182 <HAL_GPIO_Init+0x12e>
 80010ae:	4a94      	ldr	r2, [pc, #592]	; (8001300 <HAL_GPIO_Init+0x2ac>)
 80010b0:	4293      	cmp	r3, r2
 80010b2:	d04c      	beq.n	800114e <HAL_GPIO_Init+0xfa>
 80010b4:	4a92      	ldr	r2, [pc, #584]	; (8001300 <HAL_GPIO_Init+0x2ac>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d863      	bhi.n	8001182 <HAL_GPIO_Init+0x12e>
 80010ba:	4a92      	ldr	r2, [pc, #584]	; (8001304 <HAL_GPIO_Init+0x2b0>)
 80010bc:	4293      	cmp	r3, r2
 80010be:	d046      	beq.n	800114e <HAL_GPIO_Init+0xfa>
 80010c0:	4a90      	ldr	r2, [pc, #576]	; (8001304 <HAL_GPIO_Init+0x2b0>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d85d      	bhi.n	8001182 <HAL_GPIO_Init+0x12e>
 80010c6:	2b12      	cmp	r3, #18
 80010c8:	d82a      	bhi.n	8001120 <HAL_GPIO_Init+0xcc>
 80010ca:	2b12      	cmp	r3, #18
 80010cc:	d859      	bhi.n	8001182 <HAL_GPIO_Init+0x12e>
 80010ce:	a201      	add	r2, pc, #4	; (adr r2, 80010d4 <HAL_GPIO_Init+0x80>)
 80010d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010d4:	0800114f 	.word	0x0800114f
 80010d8:	08001129 	.word	0x08001129
 80010dc:	0800113b 	.word	0x0800113b
 80010e0:	0800117d 	.word	0x0800117d
 80010e4:	08001183 	.word	0x08001183
 80010e8:	08001183 	.word	0x08001183
 80010ec:	08001183 	.word	0x08001183
 80010f0:	08001183 	.word	0x08001183
 80010f4:	08001183 	.word	0x08001183
 80010f8:	08001183 	.word	0x08001183
 80010fc:	08001183 	.word	0x08001183
 8001100:	08001183 	.word	0x08001183
 8001104:	08001183 	.word	0x08001183
 8001108:	08001183 	.word	0x08001183
 800110c:	08001183 	.word	0x08001183
 8001110:	08001183 	.word	0x08001183
 8001114:	08001183 	.word	0x08001183
 8001118:	08001131 	.word	0x08001131
 800111c:	08001145 	.word	0x08001145
 8001120:	4a79      	ldr	r2, [pc, #484]	; (8001308 <HAL_GPIO_Init+0x2b4>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d013      	beq.n	800114e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001126:	e02c      	b.n	8001182 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	68db      	ldr	r3, [r3, #12]
 800112c:	623b      	str	r3, [r7, #32]
          break;
 800112e:	e029      	b.n	8001184 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	68db      	ldr	r3, [r3, #12]
 8001134:	3304      	adds	r3, #4
 8001136:	623b      	str	r3, [r7, #32]
          break;
 8001138:	e024      	b.n	8001184 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	68db      	ldr	r3, [r3, #12]
 800113e:	3308      	adds	r3, #8
 8001140:	623b      	str	r3, [r7, #32]
          break;
 8001142:	e01f      	b.n	8001184 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	68db      	ldr	r3, [r3, #12]
 8001148:	330c      	adds	r3, #12
 800114a:	623b      	str	r3, [r7, #32]
          break;
 800114c:	e01a      	b.n	8001184 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	689b      	ldr	r3, [r3, #8]
 8001152:	2b00      	cmp	r3, #0
 8001154:	d102      	bne.n	800115c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001156:	2304      	movs	r3, #4
 8001158:	623b      	str	r3, [r7, #32]
          break;
 800115a:	e013      	b.n	8001184 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	689b      	ldr	r3, [r3, #8]
 8001160:	2b01      	cmp	r3, #1
 8001162:	d105      	bne.n	8001170 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001164:	2308      	movs	r3, #8
 8001166:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	69fa      	ldr	r2, [r7, #28]
 800116c:	611a      	str	r2, [r3, #16]
          break;
 800116e:	e009      	b.n	8001184 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001170:	2308      	movs	r3, #8
 8001172:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	69fa      	ldr	r2, [r7, #28]
 8001178:	615a      	str	r2, [r3, #20]
          break;
 800117a:	e003      	b.n	8001184 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800117c:	2300      	movs	r3, #0
 800117e:	623b      	str	r3, [r7, #32]
          break;
 8001180:	e000      	b.n	8001184 <HAL_GPIO_Init+0x130>
          break;
 8001182:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001184:	69bb      	ldr	r3, [r7, #24]
 8001186:	2bff      	cmp	r3, #255	; 0xff
 8001188:	d801      	bhi.n	800118e <HAL_GPIO_Init+0x13a>
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	e001      	b.n	8001192 <HAL_GPIO_Init+0x13e>
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	3304      	adds	r3, #4
 8001192:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001194:	69bb      	ldr	r3, [r7, #24]
 8001196:	2bff      	cmp	r3, #255	; 0xff
 8001198:	d802      	bhi.n	80011a0 <HAL_GPIO_Init+0x14c>
 800119a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800119c:	009b      	lsls	r3, r3, #2
 800119e:	e002      	b.n	80011a6 <HAL_GPIO_Init+0x152>
 80011a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011a2:	3b08      	subs	r3, #8
 80011a4:	009b      	lsls	r3, r3, #2
 80011a6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80011a8:	697b      	ldr	r3, [r7, #20]
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	210f      	movs	r1, #15
 80011ae:	693b      	ldr	r3, [r7, #16]
 80011b0:	fa01 f303 	lsl.w	r3, r1, r3
 80011b4:	43db      	mvns	r3, r3
 80011b6:	401a      	ands	r2, r3
 80011b8:	6a39      	ldr	r1, [r7, #32]
 80011ba:	693b      	ldr	r3, [r7, #16]
 80011bc:	fa01 f303 	lsl.w	r3, r1, r3
 80011c0:	431a      	orrs	r2, r3
 80011c2:	697b      	ldr	r3, [r7, #20]
 80011c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	f000 80b1 	beq.w	8001336 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80011d4:	4b4d      	ldr	r3, [pc, #308]	; (800130c <HAL_GPIO_Init+0x2b8>)
 80011d6:	699b      	ldr	r3, [r3, #24]
 80011d8:	4a4c      	ldr	r2, [pc, #304]	; (800130c <HAL_GPIO_Init+0x2b8>)
 80011da:	f043 0301 	orr.w	r3, r3, #1
 80011de:	6193      	str	r3, [r2, #24]
 80011e0:	4b4a      	ldr	r3, [pc, #296]	; (800130c <HAL_GPIO_Init+0x2b8>)
 80011e2:	699b      	ldr	r3, [r3, #24]
 80011e4:	f003 0301 	and.w	r3, r3, #1
 80011e8:	60bb      	str	r3, [r7, #8]
 80011ea:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80011ec:	4a48      	ldr	r2, [pc, #288]	; (8001310 <HAL_GPIO_Init+0x2bc>)
 80011ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011f0:	089b      	lsrs	r3, r3, #2
 80011f2:	3302      	adds	r3, #2
 80011f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011f8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80011fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011fc:	f003 0303 	and.w	r3, r3, #3
 8001200:	009b      	lsls	r3, r3, #2
 8001202:	220f      	movs	r2, #15
 8001204:	fa02 f303 	lsl.w	r3, r2, r3
 8001208:	43db      	mvns	r3, r3
 800120a:	68fa      	ldr	r2, [r7, #12]
 800120c:	4013      	ands	r3, r2
 800120e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	4a40      	ldr	r2, [pc, #256]	; (8001314 <HAL_GPIO_Init+0x2c0>)
 8001214:	4293      	cmp	r3, r2
 8001216:	d013      	beq.n	8001240 <HAL_GPIO_Init+0x1ec>
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	4a3f      	ldr	r2, [pc, #252]	; (8001318 <HAL_GPIO_Init+0x2c4>)
 800121c:	4293      	cmp	r3, r2
 800121e:	d00d      	beq.n	800123c <HAL_GPIO_Init+0x1e8>
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	4a3e      	ldr	r2, [pc, #248]	; (800131c <HAL_GPIO_Init+0x2c8>)
 8001224:	4293      	cmp	r3, r2
 8001226:	d007      	beq.n	8001238 <HAL_GPIO_Init+0x1e4>
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	4a3d      	ldr	r2, [pc, #244]	; (8001320 <HAL_GPIO_Init+0x2cc>)
 800122c:	4293      	cmp	r3, r2
 800122e:	d101      	bne.n	8001234 <HAL_GPIO_Init+0x1e0>
 8001230:	2303      	movs	r3, #3
 8001232:	e006      	b.n	8001242 <HAL_GPIO_Init+0x1ee>
 8001234:	2304      	movs	r3, #4
 8001236:	e004      	b.n	8001242 <HAL_GPIO_Init+0x1ee>
 8001238:	2302      	movs	r3, #2
 800123a:	e002      	b.n	8001242 <HAL_GPIO_Init+0x1ee>
 800123c:	2301      	movs	r3, #1
 800123e:	e000      	b.n	8001242 <HAL_GPIO_Init+0x1ee>
 8001240:	2300      	movs	r3, #0
 8001242:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001244:	f002 0203 	and.w	r2, r2, #3
 8001248:	0092      	lsls	r2, r2, #2
 800124a:	4093      	lsls	r3, r2
 800124c:	68fa      	ldr	r2, [r7, #12]
 800124e:	4313      	orrs	r3, r2
 8001250:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001252:	492f      	ldr	r1, [pc, #188]	; (8001310 <HAL_GPIO_Init+0x2bc>)
 8001254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001256:	089b      	lsrs	r3, r3, #2
 8001258:	3302      	adds	r3, #2
 800125a:	68fa      	ldr	r2, [r7, #12]
 800125c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001268:	2b00      	cmp	r3, #0
 800126a:	d006      	beq.n	800127a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800126c:	4b2d      	ldr	r3, [pc, #180]	; (8001324 <HAL_GPIO_Init+0x2d0>)
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	492c      	ldr	r1, [pc, #176]	; (8001324 <HAL_GPIO_Init+0x2d0>)
 8001272:	69bb      	ldr	r3, [r7, #24]
 8001274:	4313      	orrs	r3, r2
 8001276:	600b      	str	r3, [r1, #0]
 8001278:	e006      	b.n	8001288 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800127a:	4b2a      	ldr	r3, [pc, #168]	; (8001324 <HAL_GPIO_Init+0x2d0>)
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	69bb      	ldr	r3, [r7, #24]
 8001280:	43db      	mvns	r3, r3
 8001282:	4928      	ldr	r1, [pc, #160]	; (8001324 <HAL_GPIO_Init+0x2d0>)
 8001284:	4013      	ands	r3, r2
 8001286:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001290:	2b00      	cmp	r3, #0
 8001292:	d006      	beq.n	80012a2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001294:	4b23      	ldr	r3, [pc, #140]	; (8001324 <HAL_GPIO_Init+0x2d0>)
 8001296:	685a      	ldr	r2, [r3, #4]
 8001298:	4922      	ldr	r1, [pc, #136]	; (8001324 <HAL_GPIO_Init+0x2d0>)
 800129a:	69bb      	ldr	r3, [r7, #24]
 800129c:	4313      	orrs	r3, r2
 800129e:	604b      	str	r3, [r1, #4]
 80012a0:	e006      	b.n	80012b0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80012a2:	4b20      	ldr	r3, [pc, #128]	; (8001324 <HAL_GPIO_Init+0x2d0>)
 80012a4:	685a      	ldr	r2, [r3, #4]
 80012a6:	69bb      	ldr	r3, [r7, #24]
 80012a8:	43db      	mvns	r3, r3
 80012aa:	491e      	ldr	r1, [pc, #120]	; (8001324 <HAL_GPIO_Init+0x2d0>)
 80012ac:	4013      	ands	r3, r2
 80012ae:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d006      	beq.n	80012ca <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80012bc:	4b19      	ldr	r3, [pc, #100]	; (8001324 <HAL_GPIO_Init+0x2d0>)
 80012be:	689a      	ldr	r2, [r3, #8]
 80012c0:	4918      	ldr	r1, [pc, #96]	; (8001324 <HAL_GPIO_Init+0x2d0>)
 80012c2:	69bb      	ldr	r3, [r7, #24]
 80012c4:	4313      	orrs	r3, r2
 80012c6:	608b      	str	r3, [r1, #8]
 80012c8:	e006      	b.n	80012d8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80012ca:	4b16      	ldr	r3, [pc, #88]	; (8001324 <HAL_GPIO_Init+0x2d0>)
 80012cc:	689a      	ldr	r2, [r3, #8]
 80012ce:	69bb      	ldr	r3, [r7, #24]
 80012d0:	43db      	mvns	r3, r3
 80012d2:	4914      	ldr	r1, [pc, #80]	; (8001324 <HAL_GPIO_Init+0x2d0>)
 80012d4:	4013      	ands	r3, r2
 80012d6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d021      	beq.n	8001328 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80012e4:	4b0f      	ldr	r3, [pc, #60]	; (8001324 <HAL_GPIO_Init+0x2d0>)
 80012e6:	68da      	ldr	r2, [r3, #12]
 80012e8:	490e      	ldr	r1, [pc, #56]	; (8001324 <HAL_GPIO_Init+0x2d0>)
 80012ea:	69bb      	ldr	r3, [r7, #24]
 80012ec:	4313      	orrs	r3, r2
 80012ee:	60cb      	str	r3, [r1, #12]
 80012f0:	e021      	b.n	8001336 <HAL_GPIO_Init+0x2e2>
 80012f2:	bf00      	nop
 80012f4:	10320000 	.word	0x10320000
 80012f8:	10310000 	.word	0x10310000
 80012fc:	10220000 	.word	0x10220000
 8001300:	10210000 	.word	0x10210000
 8001304:	10120000 	.word	0x10120000
 8001308:	10110000 	.word	0x10110000
 800130c:	40021000 	.word	0x40021000
 8001310:	40010000 	.word	0x40010000
 8001314:	40010800 	.word	0x40010800
 8001318:	40010c00 	.word	0x40010c00
 800131c:	40011000 	.word	0x40011000
 8001320:	40011400 	.word	0x40011400
 8001324:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001328:	4b0b      	ldr	r3, [pc, #44]	; (8001358 <HAL_GPIO_Init+0x304>)
 800132a:	68da      	ldr	r2, [r3, #12]
 800132c:	69bb      	ldr	r3, [r7, #24]
 800132e:	43db      	mvns	r3, r3
 8001330:	4909      	ldr	r1, [pc, #36]	; (8001358 <HAL_GPIO_Init+0x304>)
 8001332:	4013      	ands	r3, r2
 8001334:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001338:	3301      	adds	r3, #1
 800133a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	681a      	ldr	r2, [r3, #0]
 8001340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001342:	fa22 f303 	lsr.w	r3, r2, r3
 8001346:	2b00      	cmp	r3, #0
 8001348:	f47f ae8e 	bne.w	8001068 <HAL_GPIO_Init+0x14>
  }
}
 800134c:	bf00      	nop
 800134e:	bf00      	nop
 8001350:	372c      	adds	r7, #44	; 0x2c
 8001352:	46bd      	mov	sp, r7
 8001354:	bc80      	pop	{r7}
 8001356:	4770      	bx	lr
 8001358:	40010400 	.word	0x40010400

0800135c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800135c:	b480      	push	{r7}
 800135e:	b083      	sub	sp, #12
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
 8001364:	460b      	mov	r3, r1
 8001366:	807b      	strh	r3, [r7, #2]
 8001368:	4613      	mov	r3, r2
 800136a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800136c:	787b      	ldrb	r3, [r7, #1]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d003      	beq.n	800137a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001372:	887a      	ldrh	r2, [r7, #2]
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001378:	e003      	b.n	8001382 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800137a:	887b      	ldrh	r3, [r7, #2]
 800137c:	041a      	lsls	r2, r3, #16
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	611a      	str	r2, [r3, #16]
}
 8001382:	bf00      	nop
 8001384:	370c      	adds	r7, #12
 8001386:	46bd      	mov	sp, r7
 8001388:	bc80      	pop	{r7}
 800138a:	4770      	bx	lr

0800138c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b086      	sub	sp, #24
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d101      	bne.n	800139e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800139a:	2301      	movs	r3, #1
 800139c:	e272      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f003 0301 	and.w	r3, r3, #1
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	f000 8087 	beq.w	80014ba <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80013ac:	4b92      	ldr	r3, [pc, #584]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	f003 030c 	and.w	r3, r3, #12
 80013b4:	2b04      	cmp	r3, #4
 80013b6:	d00c      	beq.n	80013d2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80013b8:	4b8f      	ldr	r3, [pc, #572]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	f003 030c 	and.w	r3, r3, #12
 80013c0:	2b08      	cmp	r3, #8
 80013c2:	d112      	bne.n	80013ea <HAL_RCC_OscConfig+0x5e>
 80013c4:	4b8c      	ldr	r3, [pc, #560]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013d0:	d10b      	bne.n	80013ea <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013d2:	4b89      	ldr	r3, [pc, #548]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d06c      	beq.n	80014b8 <HAL_RCC_OscConfig+0x12c>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d168      	bne.n	80014b8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80013e6:	2301      	movs	r3, #1
 80013e8:	e24c      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013f2:	d106      	bne.n	8001402 <HAL_RCC_OscConfig+0x76>
 80013f4:	4b80      	ldr	r3, [pc, #512]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a7f      	ldr	r2, [pc, #508]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 80013fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013fe:	6013      	str	r3, [r2, #0]
 8001400:	e02e      	b.n	8001460 <HAL_RCC_OscConfig+0xd4>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	685b      	ldr	r3, [r3, #4]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d10c      	bne.n	8001424 <HAL_RCC_OscConfig+0x98>
 800140a:	4b7b      	ldr	r3, [pc, #492]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4a7a      	ldr	r2, [pc, #488]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 8001410:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001414:	6013      	str	r3, [r2, #0]
 8001416:	4b78      	ldr	r3, [pc, #480]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4a77      	ldr	r2, [pc, #476]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 800141c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001420:	6013      	str	r3, [r2, #0]
 8001422:	e01d      	b.n	8001460 <HAL_RCC_OscConfig+0xd4>
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800142c:	d10c      	bne.n	8001448 <HAL_RCC_OscConfig+0xbc>
 800142e:	4b72      	ldr	r3, [pc, #456]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	4a71      	ldr	r2, [pc, #452]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 8001434:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001438:	6013      	str	r3, [r2, #0]
 800143a:	4b6f      	ldr	r3, [pc, #444]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	4a6e      	ldr	r2, [pc, #440]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 8001440:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001444:	6013      	str	r3, [r2, #0]
 8001446:	e00b      	b.n	8001460 <HAL_RCC_OscConfig+0xd4>
 8001448:	4b6b      	ldr	r3, [pc, #428]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a6a      	ldr	r2, [pc, #424]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 800144e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001452:	6013      	str	r3, [r2, #0]
 8001454:	4b68      	ldr	r3, [pc, #416]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a67      	ldr	r2, [pc, #412]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 800145a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800145e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d013      	beq.n	8001490 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001468:	f7ff fc66 	bl	8000d38 <HAL_GetTick>
 800146c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800146e:	e008      	b.n	8001482 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001470:	f7ff fc62 	bl	8000d38 <HAL_GetTick>
 8001474:	4602      	mov	r2, r0
 8001476:	693b      	ldr	r3, [r7, #16]
 8001478:	1ad3      	subs	r3, r2, r3
 800147a:	2b64      	cmp	r3, #100	; 0x64
 800147c:	d901      	bls.n	8001482 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800147e:	2303      	movs	r3, #3
 8001480:	e200      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001482:	4b5d      	ldr	r3, [pc, #372]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800148a:	2b00      	cmp	r3, #0
 800148c:	d0f0      	beq.n	8001470 <HAL_RCC_OscConfig+0xe4>
 800148e:	e014      	b.n	80014ba <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001490:	f7ff fc52 	bl	8000d38 <HAL_GetTick>
 8001494:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001496:	e008      	b.n	80014aa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001498:	f7ff fc4e 	bl	8000d38 <HAL_GetTick>
 800149c:	4602      	mov	r2, r0
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	1ad3      	subs	r3, r2, r3
 80014a2:	2b64      	cmp	r3, #100	; 0x64
 80014a4:	d901      	bls.n	80014aa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80014a6:	2303      	movs	r3, #3
 80014a8:	e1ec      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014aa:	4b53      	ldr	r3, [pc, #332]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d1f0      	bne.n	8001498 <HAL_RCC_OscConfig+0x10c>
 80014b6:	e000      	b.n	80014ba <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f003 0302 	and.w	r3, r3, #2
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d063      	beq.n	800158e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80014c6:	4b4c      	ldr	r3, [pc, #304]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	f003 030c 	and.w	r3, r3, #12
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d00b      	beq.n	80014ea <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80014d2:	4b49      	ldr	r3, [pc, #292]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	f003 030c 	and.w	r3, r3, #12
 80014da:	2b08      	cmp	r3, #8
 80014dc:	d11c      	bne.n	8001518 <HAL_RCC_OscConfig+0x18c>
 80014de:	4b46      	ldr	r3, [pc, #280]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d116      	bne.n	8001518 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014ea:	4b43      	ldr	r3, [pc, #268]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f003 0302 	and.w	r3, r3, #2
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d005      	beq.n	8001502 <HAL_RCC_OscConfig+0x176>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	691b      	ldr	r3, [r3, #16]
 80014fa:	2b01      	cmp	r3, #1
 80014fc:	d001      	beq.n	8001502 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
 8001500:	e1c0      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001502:	4b3d      	ldr	r3, [pc, #244]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	695b      	ldr	r3, [r3, #20]
 800150e:	00db      	lsls	r3, r3, #3
 8001510:	4939      	ldr	r1, [pc, #228]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 8001512:	4313      	orrs	r3, r2
 8001514:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001516:	e03a      	b.n	800158e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	691b      	ldr	r3, [r3, #16]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d020      	beq.n	8001562 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001520:	4b36      	ldr	r3, [pc, #216]	; (80015fc <HAL_RCC_OscConfig+0x270>)
 8001522:	2201      	movs	r2, #1
 8001524:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001526:	f7ff fc07 	bl	8000d38 <HAL_GetTick>
 800152a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800152c:	e008      	b.n	8001540 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800152e:	f7ff fc03 	bl	8000d38 <HAL_GetTick>
 8001532:	4602      	mov	r2, r0
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	1ad3      	subs	r3, r2, r3
 8001538:	2b02      	cmp	r3, #2
 800153a:	d901      	bls.n	8001540 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800153c:	2303      	movs	r3, #3
 800153e:	e1a1      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001540:	4b2d      	ldr	r3, [pc, #180]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f003 0302 	and.w	r3, r3, #2
 8001548:	2b00      	cmp	r3, #0
 800154a:	d0f0      	beq.n	800152e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800154c:	4b2a      	ldr	r3, [pc, #168]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	695b      	ldr	r3, [r3, #20]
 8001558:	00db      	lsls	r3, r3, #3
 800155a:	4927      	ldr	r1, [pc, #156]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 800155c:	4313      	orrs	r3, r2
 800155e:	600b      	str	r3, [r1, #0]
 8001560:	e015      	b.n	800158e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001562:	4b26      	ldr	r3, [pc, #152]	; (80015fc <HAL_RCC_OscConfig+0x270>)
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001568:	f7ff fbe6 	bl	8000d38 <HAL_GetTick>
 800156c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800156e:	e008      	b.n	8001582 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001570:	f7ff fbe2 	bl	8000d38 <HAL_GetTick>
 8001574:	4602      	mov	r2, r0
 8001576:	693b      	ldr	r3, [r7, #16]
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	2b02      	cmp	r3, #2
 800157c:	d901      	bls.n	8001582 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800157e:	2303      	movs	r3, #3
 8001580:	e180      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001582:	4b1d      	ldr	r3, [pc, #116]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f003 0302 	and.w	r3, r3, #2
 800158a:	2b00      	cmp	r3, #0
 800158c:	d1f0      	bne.n	8001570 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f003 0308 	and.w	r3, r3, #8
 8001596:	2b00      	cmp	r3, #0
 8001598:	d03a      	beq.n	8001610 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	699b      	ldr	r3, [r3, #24]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d019      	beq.n	80015d6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015a2:	4b17      	ldr	r3, [pc, #92]	; (8001600 <HAL_RCC_OscConfig+0x274>)
 80015a4:	2201      	movs	r2, #1
 80015a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015a8:	f7ff fbc6 	bl	8000d38 <HAL_GetTick>
 80015ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015ae:	e008      	b.n	80015c2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015b0:	f7ff fbc2 	bl	8000d38 <HAL_GetTick>
 80015b4:	4602      	mov	r2, r0
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	1ad3      	subs	r3, r2, r3
 80015ba:	2b02      	cmp	r3, #2
 80015bc:	d901      	bls.n	80015c2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80015be:	2303      	movs	r3, #3
 80015c0:	e160      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015c2:	4b0d      	ldr	r3, [pc, #52]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 80015c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015c6:	f003 0302 	and.w	r3, r3, #2
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d0f0      	beq.n	80015b0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80015ce:	2001      	movs	r0, #1
 80015d0:	f000 fad8 	bl	8001b84 <RCC_Delay>
 80015d4:	e01c      	b.n	8001610 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015d6:	4b0a      	ldr	r3, [pc, #40]	; (8001600 <HAL_RCC_OscConfig+0x274>)
 80015d8:	2200      	movs	r2, #0
 80015da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015dc:	f7ff fbac 	bl	8000d38 <HAL_GetTick>
 80015e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015e2:	e00f      	b.n	8001604 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015e4:	f7ff fba8 	bl	8000d38 <HAL_GetTick>
 80015e8:	4602      	mov	r2, r0
 80015ea:	693b      	ldr	r3, [r7, #16]
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	2b02      	cmp	r3, #2
 80015f0:	d908      	bls.n	8001604 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80015f2:	2303      	movs	r3, #3
 80015f4:	e146      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
 80015f6:	bf00      	nop
 80015f8:	40021000 	.word	0x40021000
 80015fc:	42420000 	.word	0x42420000
 8001600:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001604:	4b92      	ldr	r3, [pc, #584]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 8001606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001608:	f003 0302 	and.w	r3, r3, #2
 800160c:	2b00      	cmp	r3, #0
 800160e:	d1e9      	bne.n	80015e4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f003 0304 	and.w	r3, r3, #4
 8001618:	2b00      	cmp	r3, #0
 800161a:	f000 80a6 	beq.w	800176a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800161e:	2300      	movs	r3, #0
 8001620:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001622:	4b8b      	ldr	r3, [pc, #556]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 8001624:	69db      	ldr	r3, [r3, #28]
 8001626:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800162a:	2b00      	cmp	r3, #0
 800162c:	d10d      	bne.n	800164a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800162e:	4b88      	ldr	r3, [pc, #544]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 8001630:	69db      	ldr	r3, [r3, #28]
 8001632:	4a87      	ldr	r2, [pc, #540]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 8001634:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001638:	61d3      	str	r3, [r2, #28]
 800163a:	4b85      	ldr	r3, [pc, #532]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 800163c:	69db      	ldr	r3, [r3, #28]
 800163e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001642:	60bb      	str	r3, [r7, #8]
 8001644:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001646:	2301      	movs	r3, #1
 8001648:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800164a:	4b82      	ldr	r3, [pc, #520]	; (8001854 <HAL_RCC_OscConfig+0x4c8>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001652:	2b00      	cmp	r3, #0
 8001654:	d118      	bne.n	8001688 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001656:	4b7f      	ldr	r3, [pc, #508]	; (8001854 <HAL_RCC_OscConfig+0x4c8>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4a7e      	ldr	r2, [pc, #504]	; (8001854 <HAL_RCC_OscConfig+0x4c8>)
 800165c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001660:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001662:	f7ff fb69 	bl	8000d38 <HAL_GetTick>
 8001666:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001668:	e008      	b.n	800167c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800166a:	f7ff fb65 	bl	8000d38 <HAL_GetTick>
 800166e:	4602      	mov	r2, r0
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	1ad3      	subs	r3, r2, r3
 8001674:	2b64      	cmp	r3, #100	; 0x64
 8001676:	d901      	bls.n	800167c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001678:	2303      	movs	r3, #3
 800167a:	e103      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800167c:	4b75      	ldr	r3, [pc, #468]	; (8001854 <HAL_RCC_OscConfig+0x4c8>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001684:	2b00      	cmp	r3, #0
 8001686:	d0f0      	beq.n	800166a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	68db      	ldr	r3, [r3, #12]
 800168c:	2b01      	cmp	r3, #1
 800168e:	d106      	bne.n	800169e <HAL_RCC_OscConfig+0x312>
 8001690:	4b6f      	ldr	r3, [pc, #444]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 8001692:	6a1b      	ldr	r3, [r3, #32]
 8001694:	4a6e      	ldr	r2, [pc, #440]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 8001696:	f043 0301 	orr.w	r3, r3, #1
 800169a:	6213      	str	r3, [r2, #32]
 800169c:	e02d      	b.n	80016fa <HAL_RCC_OscConfig+0x36e>
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	68db      	ldr	r3, [r3, #12]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d10c      	bne.n	80016c0 <HAL_RCC_OscConfig+0x334>
 80016a6:	4b6a      	ldr	r3, [pc, #424]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80016a8:	6a1b      	ldr	r3, [r3, #32]
 80016aa:	4a69      	ldr	r2, [pc, #420]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80016ac:	f023 0301 	bic.w	r3, r3, #1
 80016b0:	6213      	str	r3, [r2, #32]
 80016b2:	4b67      	ldr	r3, [pc, #412]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80016b4:	6a1b      	ldr	r3, [r3, #32]
 80016b6:	4a66      	ldr	r2, [pc, #408]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80016b8:	f023 0304 	bic.w	r3, r3, #4
 80016bc:	6213      	str	r3, [r2, #32]
 80016be:	e01c      	b.n	80016fa <HAL_RCC_OscConfig+0x36e>
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	68db      	ldr	r3, [r3, #12]
 80016c4:	2b05      	cmp	r3, #5
 80016c6:	d10c      	bne.n	80016e2 <HAL_RCC_OscConfig+0x356>
 80016c8:	4b61      	ldr	r3, [pc, #388]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80016ca:	6a1b      	ldr	r3, [r3, #32]
 80016cc:	4a60      	ldr	r2, [pc, #384]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80016ce:	f043 0304 	orr.w	r3, r3, #4
 80016d2:	6213      	str	r3, [r2, #32]
 80016d4:	4b5e      	ldr	r3, [pc, #376]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80016d6:	6a1b      	ldr	r3, [r3, #32]
 80016d8:	4a5d      	ldr	r2, [pc, #372]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80016da:	f043 0301 	orr.w	r3, r3, #1
 80016de:	6213      	str	r3, [r2, #32]
 80016e0:	e00b      	b.n	80016fa <HAL_RCC_OscConfig+0x36e>
 80016e2:	4b5b      	ldr	r3, [pc, #364]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80016e4:	6a1b      	ldr	r3, [r3, #32]
 80016e6:	4a5a      	ldr	r2, [pc, #360]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80016e8:	f023 0301 	bic.w	r3, r3, #1
 80016ec:	6213      	str	r3, [r2, #32]
 80016ee:	4b58      	ldr	r3, [pc, #352]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80016f0:	6a1b      	ldr	r3, [r3, #32]
 80016f2:	4a57      	ldr	r2, [pc, #348]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80016f4:	f023 0304 	bic.w	r3, r3, #4
 80016f8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	68db      	ldr	r3, [r3, #12]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d015      	beq.n	800172e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001702:	f7ff fb19 	bl	8000d38 <HAL_GetTick>
 8001706:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001708:	e00a      	b.n	8001720 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800170a:	f7ff fb15 	bl	8000d38 <HAL_GetTick>
 800170e:	4602      	mov	r2, r0
 8001710:	693b      	ldr	r3, [r7, #16]
 8001712:	1ad3      	subs	r3, r2, r3
 8001714:	f241 3288 	movw	r2, #5000	; 0x1388
 8001718:	4293      	cmp	r3, r2
 800171a:	d901      	bls.n	8001720 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800171c:	2303      	movs	r3, #3
 800171e:	e0b1      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001720:	4b4b      	ldr	r3, [pc, #300]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 8001722:	6a1b      	ldr	r3, [r3, #32]
 8001724:	f003 0302 	and.w	r3, r3, #2
 8001728:	2b00      	cmp	r3, #0
 800172a:	d0ee      	beq.n	800170a <HAL_RCC_OscConfig+0x37e>
 800172c:	e014      	b.n	8001758 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800172e:	f7ff fb03 	bl	8000d38 <HAL_GetTick>
 8001732:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001734:	e00a      	b.n	800174c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001736:	f7ff faff 	bl	8000d38 <HAL_GetTick>
 800173a:	4602      	mov	r2, r0
 800173c:	693b      	ldr	r3, [r7, #16]
 800173e:	1ad3      	subs	r3, r2, r3
 8001740:	f241 3288 	movw	r2, #5000	; 0x1388
 8001744:	4293      	cmp	r3, r2
 8001746:	d901      	bls.n	800174c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001748:	2303      	movs	r3, #3
 800174a:	e09b      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800174c:	4b40      	ldr	r3, [pc, #256]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 800174e:	6a1b      	ldr	r3, [r3, #32]
 8001750:	f003 0302 	and.w	r3, r3, #2
 8001754:	2b00      	cmp	r3, #0
 8001756:	d1ee      	bne.n	8001736 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001758:	7dfb      	ldrb	r3, [r7, #23]
 800175a:	2b01      	cmp	r3, #1
 800175c:	d105      	bne.n	800176a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800175e:	4b3c      	ldr	r3, [pc, #240]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 8001760:	69db      	ldr	r3, [r3, #28]
 8001762:	4a3b      	ldr	r2, [pc, #236]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 8001764:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001768:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	69db      	ldr	r3, [r3, #28]
 800176e:	2b00      	cmp	r3, #0
 8001770:	f000 8087 	beq.w	8001882 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001774:	4b36      	ldr	r3, [pc, #216]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	f003 030c 	and.w	r3, r3, #12
 800177c:	2b08      	cmp	r3, #8
 800177e:	d061      	beq.n	8001844 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	69db      	ldr	r3, [r3, #28]
 8001784:	2b02      	cmp	r3, #2
 8001786:	d146      	bne.n	8001816 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001788:	4b33      	ldr	r3, [pc, #204]	; (8001858 <HAL_RCC_OscConfig+0x4cc>)
 800178a:	2200      	movs	r2, #0
 800178c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800178e:	f7ff fad3 	bl	8000d38 <HAL_GetTick>
 8001792:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001794:	e008      	b.n	80017a8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001796:	f7ff facf 	bl	8000d38 <HAL_GetTick>
 800179a:	4602      	mov	r2, r0
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	2b02      	cmp	r3, #2
 80017a2:	d901      	bls.n	80017a8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80017a4:	2303      	movs	r3, #3
 80017a6:	e06d      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017a8:	4b29      	ldr	r3, [pc, #164]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d1f0      	bne.n	8001796 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6a1b      	ldr	r3, [r3, #32]
 80017b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017bc:	d108      	bne.n	80017d0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80017be:	4b24      	ldr	r3, [pc, #144]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	689b      	ldr	r3, [r3, #8]
 80017ca:	4921      	ldr	r1, [pc, #132]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80017cc:	4313      	orrs	r3, r2
 80017ce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80017d0:	4b1f      	ldr	r3, [pc, #124]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	6a19      	ldr	r1, [r3, #32]
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017e0:	430b      	orrs	r3, r1
 80017e2:	491b      	ldr	r1, [pc, #108]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80017e4:	4313      	orrs	r3, r2
 80017e6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017e8:	4b1b      	ldr	r3, [pc, #108]	; (8001858 <HAL_RCC_OscConfig+0x4cc>)
 80017ea:	2201      	movs	r2, #1
 80017ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017ee:	f7ff faa3 	bl	8000d38 <HAL_GetTick>
 80017f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017f4:	e008      	b.n	8001808 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017f6:	f7ff fa9f 	bl	8000d38 <HAL_GetTick>
 80017fa:	4602      	mov	r2, r0
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	1ad3      	subs	r3, r2, r3
 8001800:	2b02      	cmp	r3, #2
 8001802:	d901      	bls.n	8001808 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001804:	2303      	movs	r3, #3
 8001806:	e03d      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001808:	4b11      	ldr	r3, [pc, #68]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001810:	2b00      	cmp	r3, #0
 8001812:	d0f0      	beq.n	80017f6 <HAL_RCC_OscConfig+0x46a>
 8001814:	e035      	b.n	8001882 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001816:	4b10      	ldr	r3, [pc, #64]	; (8001858 <HAL_RCC_OscConfig+0x4cc>)
 8001818:	2200      	movs	r2, #0
 800181a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800181c:	f7ff fa8c 	bl	8000d38 <HAL_GetTick>
 8001820:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001822:	e008      	b.n	8001836 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001824:	f7ff fa88 	bl	8000d38 <HAL_GetTick>
 8001828:	4602      	mov	r2, r0
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	2b02      	cmp	r3, #2
 8001830:	d901      	bls.n	8001836 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001832:	2303      	movs	r3, #3
 8001834:	e026      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001836:	4b06      	ldr	r3, [pc, #24]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800183e:	2b00      	cmp	r3, #0
 8001840:	d1f0      	bne.n	8001824 <HAL_RCC_OscConfig+0x498>
 8001842:	e01e      	b.n	8001882 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	69db      	ldr	r3, [r3, #28]
 8001848:	2b01      	cmp	r3, #1
 800184a:	d107      	bne.n	800185c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800184c:	2301      	movs	r3, #1
 800184e:	e019      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
 8001850:	40021000 	.word	0x40021000
 8001854:	40007000 	.word	0x40007000
 8001858:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800185c:	4b0b      	ldr	r3, [pc, #44]	; (800188c <HAL_RCC_OscConfig+0x500>)
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6a1b      	ldr	r3, [r3, #32]
 800186c:	429a      	cmp	r2, r3
 800186e:	d106      	bne.n	800187e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800187a:	429a      	cmp	r2, r3
 800187c:	d001      	beq.n	8001882 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	e000      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001882:	2300      	movs	r3, #0
}
 8001884:	4618      	mov	r0, r3
 8001886:	3718      	adds	r7, #24
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	40021000 	.word	0x40021000

08001890 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b084      	sub	sp, #16
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
 8001898:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d101      	bne.n	80018a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018a0:	2301      	movs	r3, #1
 80018a2:	e0d0      	b.n	8001a46 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80018a4:	4b6a      	ldr	r3, [pc, #424]	; (8001a50 <HAL_RCC_ClockConfig+0x1c0>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f003 0307 	and.w	r3, r3, #7
 80018ac:	683a      	ldr	r2, [r7, #0]
 80018ae:	429a      	cmp	r2, r3
 80018b0:	d910      	bls.n	80018d4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018b2:	4b67      	ldr	r3, [pc, #412]	; (8001a50 <HAL_RCC_ClockConfig+0x1c0>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f023 0207 	bic.w	r2, r3, #7
 80018ba:	4965      	ldr	r1, [pc, #404]	; (8001a50 <HAL_RCC_ClockConfig+0x1c0>)
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	4313      	orrs	r3, r2
 80018c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018c2:	4b63      	ldr	r3, [pc, #396]	; (8001a50 <HAL_RCC_ClockConfig+0x1c0>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f003 0307 	and.w	r3, r3, #7
 80018ca:	683a      	ldr	r2, [r7, #0]
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d001      	beq.n	80018d4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80018d0:	2301      	movs	r3, #1
 80018d2:	e0b8      	b.n	8001a46 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f003 0302 	and.w	r3, r3, #2
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d020      	beq.n	8001922 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f003 0304 	and.w	r3, r3, #4
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d005      	beq.n	80018f8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018ec:	4b59      	ldr	r3, [pc, #356]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	4a58      	ldr	r2, [pc, #352]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 80018f2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80018f6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f003 0308 	and.w	r3, r3, #8
 8001900:	2b00      	cmp	r3, #0
 8001902:	d005      	beq.n	8001910 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001904:	4b53      	ldr	r3, [pc, #332]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	4a52      	ldr	r2, [pc, #328]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 800190a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800190e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001910:	4b50      	ldr	r3, [pc, #320]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	689b      	ldr	r3, [r3, #8]
 800191c:	494d      	ldr	r1, [pc, #308]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 800191e:	4313      	orrs	r3, r2
 8001920:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f003 0301 	and.w	r3, r3, #1
 800192a:	2b00      	cmp	r3, #0
 800192c:	d040      	beq.n	80019b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	2b01      	cmp	r3, #1
 8001934:	d107      	bne.n	8001946 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001936:	4b47      	ldr	r3, [pc, #284]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800193e:	2b00      	cmp	r3, #0
 8001940:	d115      	bne.n	800196e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001942:	2301      	movs	r3, #1
 8001944:	e07f      	b.n	8001a46 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	2b02      	cmp	r3, #2
 800194c:	d107      	bne.n	800195e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800194e:	4b41      	ldr	r3, [pc, #260]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001956:	2b00      	cmp	r3, #0
 8001958:	d109      	bne.n	800196e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	e073      	b.n	8001a46 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800195e:	4b3d      	ldr	r3, [pc, #244]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f003 0302 	and.w	r3, r3, #2
 8001966:	2b00      	cmp	r3, #0
 8001968:	d101      	bne.n	800196e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	e06b      	b.n	8001a46 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800196e:	4b39      	ldr	r3, [pc, #228]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	f023 0203 	bic.w	r2, r3, #3
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	4936      	ldr	r1, [pc, #216]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 800197c:	4313      	orrs	r3, r2
 800197e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001980:	f7ff f9da 	bl	8000d38 <HAL_GetTick>
 8001984:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001986:	e00a      	b.n	800199e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001988:	f7ff f9d6 	bl	8000d38 <HAL_GetTick>
 800198c:	4602      	mov	r2, r0
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	1ad3      	subs	r3, r2, r3
 8001992:	f241 3288 	movw	r2, #5000	; 0x1388
 8001996:	4293      	cmp	r3, r2
 8001998:	d901      	bls.n	800199e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800199a:	2303      	movs	r3, #3
 800199c:	e053      	b.n	8001a46 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800199e:	4b2d      	ldr	r3, [pc, #180]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	f003 020c 	and.w	r2, r3, #12
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d1eb      	bne.n	8001988 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80019b0:	4b27      	ldr	r3, [pc, #156]	; (8001a50 <HAL_RCC_ClockConfig+0x1c0>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f003 0307 	and.w	r3, r3, #7
 80019b8:	683a      	ldr	r2, [r7, #0]
 80019ba:	429a      	cmp	r2, r3
 80019bc:	d210      	bcs.n	80019e0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019be:	4b24      	ldr	r3, [pc, #144]	; (8001a50 <HAL_RCC_ClockConfig+0x1c0>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f023 0207 	bic.w	r2, r3, #7
 80019c6:	4922      	ldr	r1, [pc, #136]	; (8001a50 <HAL_RCC_ClockConfig+0x1c0>)
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	4313      	orrs	r3, r2
 80019cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019ce:	4b20      	ldr	r3, [pc, #128]	; (8001a50 <HAL_RCC_ClockConfig+0x1c0>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f003 0307 	and.w	r3, r3, #7
 80019d6:	683a      	ldr	r2, [r7, #0]
 80019d8:	429a      	cmp	r2, r3
 80019da:	d001      	beq.n	80019e0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80019dc:	2301      	movs	r3, #1
 80019de:	e032      	b.n	8001a46 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f003 0304 	and.w	r3, r3, #4
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d008      	beq.n	80019fe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019ec:	4b19      	ldr	r3, [pc, #100]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	68db      	ldr	r3, [r3, #12]
 80019f8:	4916      	ldr	r1, [pc, #88]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 80019fa:	4313      	orrs	r3, r2
 80019fc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f003 0308 	and.w	r3, r3, #8
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d009      	beq.n	8001a1e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001a0a:	4b12      	ldr	r3, [pc, #72]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	691b      	ldr	r3, [r3, #16]
 8001a16:	00db      	lsls	r3, r3, #3
 8001a18:	490e      	ldr	r1, [pc, #56]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001a1e:	f000 f821 	bl	8001a64 <HAL_RCC_GetSysClockFreq>
 8001a22:	4602      	mov	r2, r0
 8001a24:	4b0b      	ldr	r3, [pc, #44]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	091b      	lsrs	r3, r3, #4
 8001a2a:	f003 030f 	and.w	r3, r3, #15
 8001a2e:	490a      	ldr	r1, [pc, #40]	; (8001a58 <HAL_RCC_ClockConfig+0x1c8>)
 8001a30:	5ccb      	ldrb	r3, [r1, r3]
 8001a32:	fa22 f303 	lsr.w	r3, r2, r3
 8001a36:	4a09      	ldr	r2, [pc, #36]	; (8001a5c <HAL_RCC_ClockConfig+0x1cc>)
 8001a38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001a3a:	4b09      	ldr	r3, [pc, #36]	; (8001a60 <HAL_RCC_ClockConfig+0x1d0>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f7ff f938 	bl	8000cb4 <HAL_InitTick>

  return HAL_OK;
 8001a44:	2300      	movs	r3, #0
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	3710      	adds	r7, #16
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	40022000 	.word	0x40022000
 8001a54:	40021000 	.word	0x40021000
 8001a58:	08002d34 	.word	0x08002d34
 8001a5c:	200000d8 	.word	0x200000d8
 8001a60:	200000dc 	.word	0x200000dc

08001a64 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a64:	b490      	push	{r4, r7}
 8001a66:	b08a      	sub	sp, #40	; 0x28
 8001a68:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001a6a:	4b29      	ldr	r3, [pc, #164]	; (8001b10 <HAL_RCC_GetSysClockFreq+0xac>)
 8001a6c:	1d3c      	adds	r4, r7, #4
 8001a6e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a70:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001a74:	f240 2301 	movw	r3, #513	; 0x201
 8001a78:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	61fb      	str	r3, [r7, #28]
 8001a7e:	2300      	movs	r3, #0
 8001a80:	61bb      	str	r3, [r7, #24]
 8001a82:	2300      	movs	r3, #0
 8001a84:	627b      	str	r3, [r7, #36]	; 0x24
 8001a86:	2300      	movs	r3, #0
 8001a88:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001a8e:	4b21      	ldr	r3, [pc, #132]	; (8001b14 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001a94:	69fb      	ldr	r3, [r7, #28]
 8001a96:	f003 030c 	and.w	r3, r3, #12
 8001a9a:	2b04      	cmp	r3, #4
 8001a9c:	d002      	beq.n	8001aa4 <HAL_RCC_GetSysClockFreq+0x40>
 8001a9e:	2b08      	cmp	r3, #8
 8001aa0:	d003      	beq.n	8001aaa <HAL_RCC_GetSysClockFreq+0x46>
 8001aa2:	e02b      	b.n	8001afc <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001aa4:	4b1c      	ldr	r3, [pc, #112]	; (8001b18 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001aa6:	623b      	str	r3, [r7, #32]
      break;
 8001aa8:	e02b      	b.n	8001b02 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001aaa:	69fb      	ldr	r3, [r7, #28]
 8001aac:	0c9b      	lsrs	r3, r3, #18
 8001aae:	f003 030f 	and.w	r3, r3, #15
 8001ab2:	3328      	adds	r3, #40	; 0x28
 8001ab4:	443b      	add	r3, r7
 8001ab6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001aba:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001abc:	69fb      	ldr	r3, [r7, #28]
 8001abe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d012      	beq.n	8001aec <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001ac6:	4b13      	ldr	r3, [pc, #76]	; (8001b14 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	0c5b      	lsrs	r3, r3, #17
 8001acc:	f003 0301 	and.w	r3, r3, #1
 8001ad0:	3328      	adds	r3, #40	; 0x28
 8001ad2:	443b      	add	r3, r7
 8001ad4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001ad8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	4a0e      	ldr	r2, [pc, #56]	; (8001b18 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001ade:	fb03 f202 	mul.w	r2, r3, r2
 8001ae2:	69bb      	ldr	r3, [r7, #24]
 8001ae4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ae8:	627b      	str	r3, [r7, #36]	; 0x24
 8001aea:	e004      	b.n	8001af6 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	4a0b      	ldr	r2, [pc, #44]	; (8001b1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001af0:	fb02 f303 	mul.w	r3, r2, r3
 8001af4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af8:	623b      	str	r3, [r7, #32]
      break;
 8001afa:	e002      	b.n	8001b02 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001afc:	4b06      	ldr	r3, [pc, #24]	; (8001b18 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001afe:	623b      	str	r3, [r7, #32]
      break;
 8001b00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b02:	6a3b      	ldr	r3, [r7, #32]
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	3728      	adds	r7, #40	; 0x28
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bc90      	pop	{r4, r7}
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	08002d24 	.word	0x08002d24
 8001b14:	40021000 	.word	0x40021000
 8001b18:	007a1200 	.word	0x007a1200
 8001b1c:	003d0900 	.word	0x003d0900

08001b20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b24:	4b02      	ldr	r3, [pc, #8]	; (8001b30 <HAL_RCC_GetHCLKFreq+0x10>)
 8001b26:	681b      	ldr	r3, [r3, #0]
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bc80      	pop	{r7}
 8001b2e:	4770      	bx	lr
 8001b30:	200000d8 	.word	0x200000d8

08001b34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001b38:	f7ff fff2 	bl	8001b20 <HAL_RCC_GetHCLKFreq>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	4b05      	ldr	r3, [pc, #20]	; (8001b54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	0a1b      	lsrs	r3, r3, #8
 8001b44:	f003 0307 	and.w	r3, r3, #7
 8001b48:	4903      	ldr	r1, [pc, #12]	; (8001b58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b4a:	5ccb      	ldrb	r3, [r1, r3]
 8001b4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	40021000 	.word	0x40021000
 8001b58:	08002d44 	.word	0x08002d44

08001b5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001b60:	f7ff ffde 	bl	8001b20 <HAL_RCC_GetHCLKFreq>
 8001b64:	4602      	mov	r2, r0
 8001b66:	4b05      	ldr	r3, [pc, #20]	; (8001b7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	0adb      	lsrs	r3, r3, #11
 8001b6c:	f003 0307 	and.w	r3, r3, #7
 8001b70:	4903      	ldr	r1, [pc, #12]	; (8001b80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b72:	5ccb      	ldrb	r3, [r1, r3]
 8001b74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	40021000 	.word	0x40021000
 8001b80:	08002d44 	.word	0x08002d44

08001b84 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b085      	sub	sp, #20
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001b8c:	4b0a      	ldr	r3, [pc, #40]	; (8001bb8 <RCC_Delay+0x34>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a0a      	ldr	r2, [pc, #40]	; (8001bbc <RCC_Delay+0x38>)
 8001b92:	fba2 2303 	umull	r2, r3, r2, r3
 8001b96:	0a5b      	lsrs	r3, r3, #9
 8001b98:	687a      	ldr	r2, [r7, #4]
 8001b9a:	fb02 f303 	mul.w	r3, r2, r3
 8001b9e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001ba0:	bf00      	nop
  }
  while (Delay --);
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	1e5a      	subs	r2, r3, #1
 8001ba6:	60fa      	str	r2, [r7, #12]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d1f9      	bne.n	8001ba0 <RCC_Delay+0x1c>
}
 8001bac:	bf00      	nop
 8001bae:	bf00      	nop
 8001bb0:	3714      	adds	r7, #20
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bc80      	pop	{r7}
 8001bb6:	4770      	bx	lr
 8001bb8:	200000d8 	.word	0x200000d8
 8001bbc:	10624dd3 	.word	0x10624dd3

08001bc0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d101      	bne.n	8001bd2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	e03f      	b.n	8001c52 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001bd8:	b2db      	uxtb	r3, r3
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d106      	bne.n	8001bec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2200      	movs	r2, #0
 8001be2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	f7fe ffd4 	bl	8000b94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2224      	movs	r2, #36	; 0x24
 8001bf0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	68da      	ldr	r2, [r3, #12]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001c02:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001c04:	6878      	ldr	r0, [r7, #4]
 8001c06:	f000 fae3 	bl	80021d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	691a      	ldr	r2, [r3, #16]
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001c18:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	695a      	ldr	r2, [r3, #20]
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001c28:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	68da      	ldr	r2, [r3, #12]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001c38:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2220      	movs	r2, #32
 8001c44:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2220      	movs	r2, #32
 8001c4c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001c50:	2300      	movs	r3, #0
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	3708      	adds	r7, #8
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}

08001c5a <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001c5a:	b480      	push	{r7}
 8001c5c:	b085      	sub	sp, #20
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	60f8      	str	r0, [r7, #12]
 8001c62:	60b9      	str	r1, [r7, #8]
 8001c64:	4613      	mov	r3, r2
 8001c66:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001c6e:	b2db      	uxtb	r3, r3
 8001c70:	2b20      	cmp	r3, #32
 8001c72:	d130      	bne.n	8001cd6 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d002      	beq.n	8001c80 <HAL_UART_Transmit_IT+0x26>
 8001c7a:	88fb      	ldrh	r3, [r7, #6]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d101      	bne.n	8001c84 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8001c80:	2301      	movs	r3, #1
 8001c82:	e029      	b.n	8001cd8 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001c8a:	2b01      	cmp	r3, #1
 8001c8c:	d101      	bne.n	8001c92 <HAL_UART_Transmit_IT+0x38>
 8001c8e:	2302      	movs	r3, #2
 8001c90:	e022      	b.n	8001cd8 <HAL_UART_Transmit_IT+0x7e>
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	2201      	movs	r2, #1
 8001c96:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	68ba      	ldr	r2, [r7, #8]
 8001c9e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	88fa      	ldrh	r2, [r7, #6]
 8001ca4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	88fa      	ldrh	r2, [r7, #6]
 8001caa:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	2200      	movs	r2, #0
 8001cb0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	2221      	movs	r2, #33	; 0x21
 8001cb6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	68da      	ldr	r2, [r3, #12]
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001cd0:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	e000      	b.n	8001cd8 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8001cd6:	2302      	movs	r3, #2
  }
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	3714      	adds	r7, #20
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bc80      	pop	{r7}
 8001ce0:	4770      	bx	lr

08001ce2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001ce2:	b480      	push	{r7}
 8001ce4:	b085      	sub	sp, #20
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	60f8      	str	r0, [r7, #12]
 8001cea:	60b9      	str	r1, [r7, #8]
 8001cec:	4613      	mov	r3, r2
 8001cee:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	2b20      	cmp	r3, #32
 8001cfa:	d140      	bne.n	8001d7e <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d002      	beq.n	8001d08 <HAL_UART_Receive_IT+0x26>
 8001d02:	88fb      	ldrh	r3, [r7, #6]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d101      	bne.n	8001d0c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e039      	b.n	8001d80 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d101      	bne.n	8001d1a <HAL_UART_Receive_IT+0x38>
 8001d16:	2302      	movs	r3, #2
 8001d18:	e032      	b.n	8001d80 <HAL_UART_Receive_IT+0x9e>
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	2201      	movs	r2, #1
 8001d1e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	68ba      	ldr	r2, [r7, #8]
 8001d26:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	88fa      	ldrh	r2, [r7, #6]
 8001d2c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	88fa      	ldrh	r2, [r7, #6]
 8001d32:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	2200      	movs	r2, #0
 8001d38:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	2222      	movs	r2, #34	; 0x22
 8001d3e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	2200      	movs	r2, #0
 8001d46:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	68da      	ldr	r2, [r3, #12]
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001d58:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	695a      	ldr	r2, [r3, #20]
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f042 0201 	orr.w	r2, r2, #1
 8001d68:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	68da      	ldr	r2, [r3, #12]
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f042 0220 	orr.w	r2, r2, #32
 8001d78:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	e000      	b.n	8001d80 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8001d7e:	2302      	movs	r3, #2
  }
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	3714      	adds	r7, #20
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bc80      	pop	{r7}
 8001d88:	4770      	bx	lr
	...

08001d8c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b088      	sub	sp, #32
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	68db      	ldr	r3, [r3, #12]
 8001da2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	695b      	ldr	r3, [r3, #20]
 8001daa:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8001dac:	2300      	movs	r3, #0
 8001dae:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8001db0:	2300      	movs	r3, #0
 8001db2:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001db4:	69fb      	ldr	r3, [r7, #28]
 8001db6:	f003 030f 	and.w	r3, r3, #15
 8001dba:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8001dbc:	693b      	ldr	r3, [r7, #16]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d10d      	bne.n	8001dde <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001dc2:	69fb      	ldr	r3, [r7, #28]
 8001dc4:	f003 0320 	and.w	r3, r3, #32
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d008      	beq.n	8001dde <HAL_UART_IRQHandler+0x52>
 8001dcc:	69bb      	ldr	r3, [r7, #24]
 8001dce:	f003 0320 	and.w	r3, r3, #32
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d003      	beq.n	8001dde <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8001dd6:	6878      	ldr	r0, [r7, #4]
 8001dd8:	f000 f979 	bl	80020ce <UART_Receive_IT>
      return;
 8001ddc:	e0cb      	b.n	8001f76 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	f000 80ab 	beq.w	8001f3c <HAL_UART_IRQHandler+0x1b0>
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	f003 0301 	and.w	r3, r3, #1
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d105      	bne.n	8001dfc <HAL_UART_IRQHandler+0x70>
 8001df0:	69bb      	ldr	r3, [r7, #24]
 8001df2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	f000 80a0 	beq.w	8001f3c <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001dfc:	69fb      	ldr	r3, [r7, #28]
 8001dfe:	f003 0301 	and.w	r3, r3, #1
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d00a      	beq.n	8001e1c <HAL_UART_IRQHandler+0x90>
 8001e06:	69bb      	ldr	r3, [r7, #24]
 8001e08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d005      	beq.n	8001e1c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e14:	f043 0201 	orr.w	r2, r3, #1
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e1c:	69fb      	ldr	r3, [r7, #28]
 8001e1e:	f003 0304 	and.w	r3, r3, #4
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d00a      	beq.n	8001e3c <HAL_UART_IRQHandler+0xb0>
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	f003 0301 	and.w	r3, r3, #1
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d005      	beq.n	8001e3c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e34:	f043 0202 	orr.w	r2, r3, #2
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e3c:	69fb      	ldr	r3, [r7, #28]
 8001e3e:	f003 0302 	and.w	r3, r3, #2
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d00a      	beq.n	8001e5c <HAL_UART_IRQHandler+0xd0>
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	f003 0301 	and.w	r3, r3, #1
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d005      	beq.n	8001e5c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e54:	f043 0204 	orr.w	r2, r3, #4
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e5c:	69fb      	ldr	r3, [r7, #28]
 8001e5e:	f003 0308 	and.w	r3, r3, #8
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d00a      	beq.n	8001e7c <HAL_UART_IRQHandler+0xf0>
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	f003 0301 	and.w	r3, r3, #1
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d005      	beq.n	8001e7c <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e74:	f043 0208 	orr.w	r2, r3, #8
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d077      	beq.n	8001f74 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001e84:	69fb      	ldr	r3, [r7, #28]
 8001e86:	f003 0320 	and.w	r3, r3, #32
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d007      	beq.n	8001e9e <HAL_UART_IRQHandler+0x112>
 8001e8e:	69bb      	ldr	r3, [r7, #24]
 8001e90:	f003 0320 	and.w	r3, r3, #32
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d002      	beq.n	8001e9e <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8001e98:	6878      	ldr	r0, [r7, #4]
 8001e9a:	f000 f918 	bl	80020ce <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	695b      	ldr	r3, [r3, #20]
 8001ea4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	bf14      	ite	ne
 8001eac:	2301      	movne	r3, #1
 8001eae:	2300      	moveq	r3, #0
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001eb8:	f003 0308 	and.w	r3, r3, #8
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d102      	bne.n	8001ec6 <HAL_UART_IRQHandler+0x13a>
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d031      	beq.n	8001f2a <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001ec6:	6878      	ldr	r0, [r7, #4]
 8001ec8:	f000 f863 	bl	8001f92 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	695b      	ldr	r3, [r3, #20]
 8001ed2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d023      	beq.n	8001f22 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	695a      	ldr	r2, [r3, #20]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001ee8:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d013      	beq.n	8001f1a <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ef6:	4a21      	ldr	r2, [pc, #132]	; (8001f7c <HAL_UART_IRQHandler+0x1f0>)
 8001ef8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001efe:	4618      	mov	r0, r3
 8001f00:	f7ff f832 	bl	8000f68 <HAL_DMA_Abort_IT>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d016      	beq.n	8001f38 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f10:	687a      	ldr	r2, [r7, #4]
 8001f12:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001f14:	4610      	mov	r0, r2
 8001f16:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f18:	e00e      	b.n	8001f38 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f000 f830 	bl	8001f80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f20:	e00a      	b.n	8001f38 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f000 f82c 	bl	8001f80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f28:	e006      	b.n	8001f38 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001f2a:	6878      	ldr	r0, [r7, #4]
 8001f2c:	f000 f828 	bl	8001f80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2200      	movs	r2, #0
 8001f34:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8001f36:	e01d      	b.n	8001f74 <HAL_UART_IRQHandler+0x1e8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f38:	bf00      	nop
    return;
 8001f3a:	e01b      	b.n	8001f74 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001f3c:	69fb      	ldr	r3, [r7, #28]
 8001f3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d008      	beq.n	8001f58 <HAL_UART_IRQHandler+0x1cc>
 8001f46:	69bb      	ldr	r3, [r7, #24]
 8001f48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d003      	beq.n	8001f58 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8001f50:	6878      	ldr	r0, [r7, #4]
 8001f52:	f000 f84f 	bl	8001ff4 <UART_Transmit_IT>
    return;
 8001f56:	e00e      	b.n	8001f76 <HAL_UART_IRQHandler+0x1ea>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001f58:	69fb      	ldr	r3, [r7, #28]
 8001f5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d009      	beq.n	8001f76 <HAL_UART_IRQHandler+0x1ea>
 8001f62:	69bb      	ldr	r3, [r7, #24]
 8001f64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d004      	beq.n	8001f76 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	f000 f896 	bl	800209e <UART_EndTransmit_IT>
    return;
 8001f72:	e000      	b.n	8001f76 <HAL_UART_IRQHandler+0x1ea>
    return;
 8001f74:	bf00      	nop
  }
}
 8001f76:	3720      	adds	r7, #32
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	08001fcd 	.word	0x08001fcd

08001f80 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b083      	sub	sp, #12
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001f88:	bf00      	nop
 8001f8a:	370c      	adds	r7, #12
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bc80      	pop	{r7}
 8001f90:	4770      	bx	lr

08001f92 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001f92:	b480      	push	{r7}
 8001f94:	b083      	sub	sp, #12
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	68da      	ldr	r2, [r3, #12]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001fa8:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	695a      	ldr	r2, [r3, #20]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f022 0201 	bic.w	r2, r2, #1
 8001fb8:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2220      	movs	r2, #32
 8001fbe:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8001fc2:	bf00      	nop
 8001fc4:	370c      	adds	r7, #12
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bc80      	pop	{r7}
 8001fca:	4770      	bx	lr

08001fcc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fd8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	2200      	movs	r2, #0
 8001fde:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001fe6:	68f8      	ldr	r0, [r7, #12]
 8001fe8:	f7ff ffca 	bl	8001f80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001fec:	bf00      	nop
 8001fee:	3710      	adds	r7, #16
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}

08001ff4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b085      	sub	sp, #20
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002002:	b2db      	uxtb	r3, r3
 8002004:	2b21      	cmp	r3, #33	; 0x21
 8002006:	d144      	bne.n	8002092 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	689b      	ldr	r3, [r3, #8]
 800200c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002010:	d11a      	bne.n	8002048 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6a1b      	ldr	r3, [r3, #32]
 8002016:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	881b      	ldrh	r3, [r3, #0]
 800201c:	461a      	mov	r2, r3
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002026:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	691b      	ldr	r3, [r3, #16]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d105      	bne.n	800203c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6a1b      	ldr	r3, [r3, #32]
 8002034:	1c9a      	adds	r2, r3, #2
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	621a      	str	r2, [r3, #32]
 800203a:	e00e      	b.n	800205a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6a1b      	ldr	r3, [r3, #32]
 8002040:	1c5a      	adds	r2, r3, #1
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	621a      	str	r2, [r3, #32]
 8002046:	e008      	b.n	800205a <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6a1b      	ldr	r3, [r3, #32]
 800204c:	1c59      	adds	r1, r3, #1
 800204e:	687a      	ldr	r2, [r7, #4]
 8002050:	6211      	str	r1, [r2, #32]
 8002052:	781a      	ldrb	r2, [r3, #0]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800205e:	b29b      	uxth	r3, r3
 8002060:	3b01      	subs	r3, #1
 8002062:	b29b      	uxth	r3, r3
 8002064:	687a      	ldr	r2, [r7, #4]
 8002066:	4619      	mov	r1, r3
 8002068:	84d1      	strh	r1, [r2, #38]	; 0x26
 800206a:	2b00      	cmp	r3, #0
 800206c:	d10f      	bne.n	800208e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	68da      	ldr	r2, [r3, #12]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800207c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	68da      	ldr	r2, [r3, #12]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800208c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800208e:	2300      	movs	r3, #0
 8002090:	e000      	b.n	8002094 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8002092:	2302      	movs	r3, #2
  }
}
 8002094:	4618      	mov	r0, r3
 8002096:	3714      	adds	r7, #20
 8002098:	46bd      	mov	sp, r7
 800209a:	bc80      	pop	{r7}
 800209c:	4770      	bx	lr

0800209e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800209e:	b580      	push	{r7, lr}
 80020a0:	b082      	sub	sp, #8
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	68da      	ldr	r2, [r3, #12]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80020b4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2220      	movs	r2, #32
 80020ba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	f7fe fc58 	bl	8000974 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80020c4:	2300      	movs	r3, #0
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3708      	adds	r7, #8
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}

080020ce <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80020ce:	b580      	push	{r7, lr}
 80020d0:	b084      	sub	sp, #16
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80020dc:	b2db      	uxtb	r3, r3
 80020de:	2b22      	cmp	r3, #34	; 0x22
 80020e0:	d171      	bne.n	80021c6 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80020ea:	d123      	bne.n	8002134 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020f0:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	691b      	ldr	r3, [r3, #16]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d10e      	bne.n	8002118 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	b29b      	uxth	r3, r3
 8002102:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002106:	b29a      	uxth	r2, r3
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002110:	1c9a      	adds	r2, r3, #2
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	629a      	str	r2, [r3, #40]	; 0x28
 8002116:	e029      	b.n	800216c <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	b29b      	uxth	r3, r3
 8002120:	b2db      	uxtb	r3, r3
 8002122:	b29a      	uxth	r2, r3
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800212c:	1c5a      	adds	r2, r3, #1
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	629a      	str	r2, [r3, #40]	; 0x28
 8002132:	e01b      	b.n	800216c <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	691b      	ldr	r3, [r3, #16]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d10a      	bne.n	8002152 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	6858      	ldr	r0, [r3, #4]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002146:	1c59      	adds	r1, r3, #1
 8002148:	687a      	ldr	r2, [r7, #4]
 800214a:	6291      	str	r1, [r2, #40]	; 0x28
 800214c:	b2c2      	uxtb	r2, r0
 800214e:	701a      	strb	r2, [r3, #0]
 8002150:	e00c      	b.n	800216c <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	b2da      	uxtb	r2, r3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800215e:	1c58      	adds	r0, r3, #1
 8002160:	6879      	ldr	r1, [r7, #4]
 8002162:	6288      	str	r0, [r1, #40]	; 0x28
 8002164:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002168:	b2d2      	uxtb	r2, r2
 800216a:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002170:	b29b      	uxth	r3, r3
 8002172:	3b01      	subs	r3, #1
 8002174:	b29b      	uxth	r3, r3
 8002176:	687a      	ldr	r2, [r7, #4]
 8002178:	4619      	mov	r1, r3
 800217a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800217c:	2b00      	cmp	r3, #0
 800217e:	d120      	bne.n	80021c2 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	68da      	ldr	r2, [r3, #12]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f022 0220 	bic.w	r2, r2, #32
 800218e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	68da      	ldr	r2, [r3, #12]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800219e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	695a      	ldr	r2, [r3, #20]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f022 0201 	bic.w	r2, r2, #1
 80021ae:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2220      	movs	r2, #32
 80021b4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80021b8:	6878      	ldr	r0, [r7, #4]
 80021ba:	f7fe fbcd 	bl	8000958 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80021be:	2300      	movs	r3, #0
 80021c0:	e002      	b.n	80021c8 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80021c2:	2300      	movs	r3, #0
 80021c4:	e000      	b.n	80021c8 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80021c6:	2302      	movs	r3, #2
  }
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3710      	adds	r7, #16
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}

080021d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b084      	sub	sp, #16
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	691b      	ldr	r3, [r3, #16]
 80021de:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	68da      	ldr	r2, [r3, #12]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	430a      	orrs	r2, r1
 80021ec:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	689a      	ldr	r2, [r3, #8]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	691b      	ldr	r3, [r3, #16]
 80021f6:	431a      	orrs	r2, r3
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	695b      	ldr	r3, [r3, #20]
 80021fc:	4313      	orrs	r3, r2
 80021fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	68db      	ldr	r3, [r3, #12]
 8002206:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800220a:	f023 030c 	bic.w	r3, r3, #12
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	6812      	ldr	r2, [r2, #0]
 8002212:	68f9      	ldr	r1, [r7, #12]
 8002214:	430b      	orrs	r3, r1
 8002216:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	695b      	ldr	r3, [r3, #20]
 800221e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	699a      	ldr	r2, [r3, #24]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	430a      	orrs	r2, r1
 800222c:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a52      	ldr	r2, [pc, #328]	; (800237c <UART_SetConfig+0x1ac>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d14e      	bne.n	80022d6 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002238:	f7ff fc90 	bl	8001b5c <HAL_RCC_GetPCLK2Freq>
 800223c:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800223e:	68ba      	ldr	r2, [r7, #8]
 8002240:	4613      	mov	r3, r2
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	4413      	add	r3, r2
 8002246:	009a      	lsls	r2, r3, #2
 8002248:	441a      	add	r2, r3
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	009b      	lsls	r3, r3, #2
 8002250:	fbb2 f3f3 	udiv	r3, r2, r3
 8002254:	4a4a      	ldr	r2, [pc, #296]	; (8002380 <UART_SetConfig+0x1b0>)
 8002256:	fba2 2303 	umull	r2, r3, r2, r3
 800225a:	095b      	lsrs	r3, r3, #5
 800225c:	0119      	lsls	r1, r3, #4
 800225e:	68ba      	ldr	r2, [r7, #8]
 8002260:	4613      	mov	r3, r2
 8002262:	009b      	lsls	r3, r3, #2
 8002264:	4413      	add	r3, r2
 8002266:	009a      	lsls	r2, r3, #2
 8002268:	441a      	add	r2, r3
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	009b      	lsls	r3, r3, #2
 8002270:	fbb2 f2f3 	udiv	r2, r2, r3
 8002274:	4b42      	ldr	r3, [pc, #264]	; (8002380 <UART_SetConfig+0x1b0>)
 8002276:	fba3 0302 	umull	r0, r3, r3, r2
 800227a:	095b      	lsrs	r3, r3, #5
 800227c:	2064      	movs	r0, #100	; 0x64
 800227e:	fb00 f303 	mul.w	r3, r0, r3
 8002282:	1ad3      	subs	r3, r2, r3
 8002284:	011b      	lsls	r3, r3, #4
 8002286:	3332      	adds	r3, #50	; 0x32
 8002288:	4a3d      	ldr	r2, [pc, #244]	; (8002380 <UART_SetConfig+0x1b0>)
 800228a:	fba2 2303 	umull	r2, r3, r2, r3
 800228e:	095b      	lsrs	r3, r3, #5
 8002290:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002294:	4419      	add	r1, r3
 8002296:	68ba      	ldr	r2, [r7, #8]
 8002298:	4613      	mov	r3, r2
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	4413      	add	r3, r2
 800229e:	009a      	lsls	r2, r3, #2
 80022a0:	441a      	add	r2, r3
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80022ac:	4b34      	ldr	r3, [pc, #208]	; (8002380 <UART_SetConfig+0x1b0>)
 80022ae:	fba3 0302 	umull	r0, r3, r3, r2
 80022b2:	095b      	lsrs	r3, r3, #5
 80022b4:	2064      	movs	r0, #100	; 0x64
 80022b6:	fb00 f303 	mul.w	r3, r0, r3
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	011b      	lsls	r3, r3, #4
 80022be:	3332      	adds	r3, #50	; 0x32
 80022c0:	4a2f      	ldr	r2, [pc, #188]	; (8002380 <UART_SetConfig+0x1b0>)
 80022c2:	fba2 2303 	umull	r2, r3, r2, r3
 80022c6:	095b      	lsrs	r3, r3, #5
 80022c8:	f003 020f 	and.w	r2, r3, #15
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	440a      	add	r2, r1
 80022d2:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80022d4:	e04d      	b.n	8002372 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 80022d6:	f7ff fc2d 	bl	8001b34 <HAL_RCC_GetPCLK1Freq>
 80022da:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80022dc:	68ba      	ldr	r2, [r7, #8]
 80022de:	4613      	mov	r3, r2
 80022e0:	009b      	lsls	r3, r3, #2
 80022e2:	4413      	add	r3, r2
 80022e4:	009a      	lsls	r2, r3, #2
 80022e6:	441a      	add	r2, r3
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	009b      	lsls	r3, r3, #2
 80022ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80022f2:	4a23      	ldr	r2, [pc, #140]	; (8002380 <UART_SetConfig+0x1b0>)
 80022f4:	fba2 2303 	umull	r2, r3, r2, r3
 80022f8:	095b      	lsrs	r3, r3, #5
 80022fa:	0119      	lsls	r1, r3, #4
 80022fc:	68ba      	ldr	r2, [r7, #8]
 80022fe:	4613      	mov	r3, r2
 8002300:	009b      	lsls	r3, r3, #2
 8002302:	4413      	add	r3, r2
 8002304:	009a      	lsls	r2, r3, #2
 8002306:	441a      	add	r2, r3
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	009b      	lsls	r3, r3, #2
 800230e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002312:	4b1b      	ldr	r3, [pc, #108]	; (8002380 <UART_SetConfig+0x1b0>)
 8002314:	fba3 0302 	umull	r0, r3, r3, r2
 8002318:	095b      	lsrs	r3, r3, #5
 800231a:	2064      	movs	r0, #100	; 0x64
 800231c:	fb00 f303 	mul.w	r3, r0, r3
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	011b      	lsls	r3, r3, #4
 8002324:	3332      	adds	r3, #50	; 0x32
 8002326:	4a16      	ldr	r2, [pc, #88]	; (8002380 <UART_SetConfig+0x1b0>)
 8002328:	fba2 2303 	umull	r2, r3, r2, r3
 800232c:	095b      	lsrs	r3, r3, #5
 800232e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002332:	4419      	add	r1, r3
 8002334:	68ba      	ldr	r2, [r7, #8]
 8002336:	4613      	mov	r3, r2
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	4413      	add	r3, r2
 800233c:	009a      	lsls	r2, r3, #2
 800233e:	441a      	add	r2, r3
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	009b      	lsls	r3, r3, #2
 8002346:	fbb2 f2f3 	udiv	r2, r2, r3
 800234a:	4b0d      	ldr	r3, [pc, #52]	; (8002380 <UART_SetConfig+0x1b0>)
 800234c:	fba3 0302 	umull	r0, r3, r3, r2
 8002350:	095b      	lsrs	r3, r3, #5
 8002352:	2064      	movs	r0, #100	; 0x64
 8002354:	fb00 f303 	mul.w	r3, r0, r3
 8002358:	1ad3      	subs	r3, r2, r3
 800235a:	011b      	lsls	r3, r3, #4
 800235c:	3332      	adds	r3, #50	; 0x32
 800235e:	4a08      	ldr	r2, [pc, #32]	; (8002380 <UART_SetConfig+0x1b0>)
 8002360:	fba2 2303 	umull	r2, r3, r2, r3
 8002364:	095b      	lsrs	r3, r3, #5
 8002366:	f003 020f 	and.w	r2, r3, #15
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	440a      	add	r2, r1
 8002370:	609a      	str	r2, [r3, #8]
}
 8002372:	bf00      	nop
 8002374:	3710      	adds	r7, #16
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	40013800 	.word	0x40013800
 8002380:	51eb851f 	.word	0x51eb851f

08002384 <__errno>:
 8002384:	4b01      	ldr	r3, [pc, #4]	; (800238c <__errno+0x8>)
 8002386:	6818      	ldr	r0, [r3, #0]
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop
 800238c:	200000e4 	.word	0x200000e4

08002390 <__libc_init_array>:
 8002390:	b570      	push	{r4, r5, r6, lr}
 8002392:	2600      	movs	r6, #0
 8002394:	4d0c      	ldr	r5, [pc, #48]	; (80023c8 <__libc_init_array+0x38>)
 8002396:	4c0d      	ldr	r4, [pc, #52]	; (80023cc <__libc_init_array+0x3c>)
 8002398:	1b64      	subs	r4, r4, r5
 800239a:	10a4      	asrs	r4, r4, #2
 800239c:	42a6      	cmp	r6, r4
 800239e:	d109      	bne.n	80023b4 <__libc_init_array+0x24>
 80023a0:	f000 fca4 	bl	8002cec <_init>
 80023a4:	2600      	movs	r6, #0
 80023a6:	4d0a      	ldr	r5, [pc, #40]	; (80023d0 <__libc_init_array+0x40>)
 80023a8:	4c0a      	ldr	r4, [pc, #40]	; (80023d4 <__libc_init_array+0x44>)
 80023aa:	1b64      	subs	r4, r4, r5
 80023ac:	10a4      	asrs	r4, r4, #2
 80023ae:	42a6      	cmp	r6, r4
 80023b0:	d105      	bne.n	80023be <__libc_init_array+0x2e>
 80023b2:	bd70      	pop	{r4, r5, r6, pc}
 80023b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80023b8:	4798      	blx	r3
 80023ba:	3601      	adds	r6, #1
 80023bc:	e7ee      	b.n	800239c <__libc_init_array+0xc>
 80023be:	f855 3b04 	ldr.w	r3, [r5], #4
 80023c2:	4798      	blx	r3
 80023c4:	3601      	adds	r6, #1
 80023c6:	e7f2      	b.n	80023ae <__libc_init_array+0x1e>
 80023c8:	08002d80 	.word	0x08002d80
 80023cc:	08002d80 	.word	0x08002d80
 80023d0:	08002d80 	.word	0x08002d80
 80023d4:	08002d84 	.word	0x08002d84

080023d8 <malloc>:
 80023d8:	4b02      	ldr	r3, [pc, #8]	; (80023e4 <malloc+0xc>)
 80023da:	4601      	mov	r1, r0
 80023dc:	6818      	ldr	r0, [r3, #0]
 80023de:	f000 b873 	b.w	80024c8 <_malloc_r>
 80023e2:	bf00      	nop
 80023e4:	200000e4 	.word	0x200000e4

080023e8 <memset>:
 80023e8:	4603      	mov	r3, r0
 80023ea:	4402      	add	r2, r0
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d100      	bne.n	80023f2 <memset+0xa>
 80023f0:	4770      	bx	lr
 80023f2:	f803 1b01 	strb.w	r1, [r3], #1
 80023f6:	e7f9      	b.n	80023ec <memset+0x4>

080023f8 <_free_r>:
 80023f8:	b538      	push	{r3, r4, r5, lr}
 80023fa:	4605      	mov	r5, r0
 80023fc:	2900      	cmp	r1, #0
 80023fe:	d040      	beq.n	8002482 <_free_r+0x8a>
 8002400:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002404:	1f0c      	subs	r4, r1, #4
 8002406:	2b00      	cmp	r3, #0
 8002408:	bfb8      	it	lt
 800240a:	18e4      	addlt	r4, r4, r3
 800240c:	f000 f900 	bl	8002610 <__malloc_lock>
 8002410:	4a1c      	ldr	r2, [pc, #112]	; (8002484 <_free_r+0x8c>)
 8002412:	6813      	ldr	r3, [r2, #0]
 8002414:	b933      	cbnz	r3, 8002424 <_free_r+0x2c>
 8002416:	6063      	str	r3, [r4, #4]
 8002418:	6014      	str	r4, [r2, #0]
 800241a:	4628      	mov	r0, r5
 800241c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002420:	f000 b8fc 	b.w	800261c <__malloc_unlock>
 8002424:	42a3      	cmp	r3, r4
 8002426:	d908      	bls.n	800243a <_free_r+0x42>
 8002428:	6820      	ldr	r0, [r4, #0]
 800242a:	1821      	adds	r1, r4, r0
 800242c:	428b      	cmp	r3, r1
 800242e:	bf01      	itttt	eq
 8002430:	6819      	ldreq	r1, [r3, #0]
 8002432:	685b      	ldreq	r3, [r3, #4]
 8002434:	1809      	addeq	r1, r1, r0
 8002436:	6021      	streq	r1, [r4, #0]
 8002438:	e7ed      	b.n	8002416 <_free_r+0x1e>
 800243a:	461a      	mov	r2, r3
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	b10b      	cbz	r3, 8002444 <_free_r+0x4c>
 8002440:	42a3      	cmp	r3, r4
 8002442:	d9fa      	bls.n	800243a <_free_r+0x42>
 8002444:	6811      	ldr	r1, [r2, #0]
 8002446:	1850      	adds	r0, r2, r1
 8002448:	42a0      	cmp	r0, r4
 800244a:	d10b      	bne.n	8002464 <_free_r+0x6c>
 800244c:	6820      	ldr	r0, [r4, #0]
 800244e:	4401      	add	r1, r0
 8002450:	1850      	adds	r0, r2, r1
 8002452:	4283      	cmp	r3, r0
 8002454:	6011      	str	r1, [r2, #0]
 8002456:	d1e0      	bne.n	800241a <_free_r+0x22>
 8002458:	6818      	ldr	r0, [r3, #0]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	4401      	add	r1, r0
 800245e:	6011      	str	r1, [r2, #0]
 8002460:	6053      	str	r3, [r2, #4]
 8002462:	e7da      	b.n	800241a <_free_r+0x22>
 8002464:	d902      	bls.n	800246c <_free_r+0x74>
 8002466:	230c      	movs	r3, #12
 8002468:	602b      	str	r3, [r5, #0]
 800246a:	e7d6      	b.n	800241a <_free_r+0x22>
 800246c:	6820      	ldr	r0, [r4, #0]
 800246e:	1821      	adds	r1, r4, r0
 8002470:	428b      	cmp	r3, r1
 8002472:	bf01      	itttt	eq
 8002474:	6819      	ldreq	r1, [r3, #0]
 8002476:	685b      	ldreq	r3, [r3, #4]
 8002478:	1809      	addeq	r1, r1, r0
 800247a:	6021      	streq	r1, [r4, #0]
 800247c:	6063      	str	r3, [r4, #4]
 800247e:	6054      	str	r4, [r2, #4]
 8002480:	e7cb      	b.n	800241a <_free_r+0x22>
 8002482:	bd38      	pop	{r3, r4, r5, pc}
 8002484:	20000208 	.word	0x20000208

08002488 <sbrk_aligned>:
 8002488:	b570      	push	{r4, r5, r6, lr}
 800248a:	4e0e      	ldr	r6, [pc, #56]	; (80024c4 <sbrk_aligned+0x3c>)
 800248c:	460c      	mov	r4, r1
 800248e:	6831      	ldr	r1, [r6, #0]
 8002490:	4605      	mov	r5, r0
 8002492:	b911      	cbnz	r1, 800249a <sbrk_aligned+0x12>
 8002494:	f000 f88c 	bl	80025b0 <_sbrk_r>
 8002498:	6030      	str	r0, [r6, #0]
 800249a:	4621      	mov	r1, r4
 800249c:	4628      	mov	r0, r5
 800249e:	f000 f887 	bl	80025b0 <_sbrk_r>
 80024a2:	1c43      	adds	r3, r0, #1
 80024a4:	d00a      	beq.n	80024bc <sbrk_aligned+0x34>
 80024a6:	1cc4      	adds	r4, r0, #3
 80024a8:	f024 0403 	bic.w	r4, r4, #3
 80024ac:	42a0      	cmp	r0, r4
 80024ae:	d007      	beq.n	80024c0 <sbrk_aligned+0x38>
 80024b0:	1a21      	subs	r1, r4, r0
 80024b2:	4628      	mov	r0, r5
 80024b4:	f000 f87c 	bl	80025b0 <_sbrk_r>
 80024b8:	3001      	adds	r0, #1
 80024ba:	d101      	bne.n	80024c0 <sbrk_aligned+0x38>
 80024bc:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80024c0:	4620      	mov	r0, r4
 80024c2:	bd70      	pop	{r4, r5, r6, pc}
 80024c4:	2000020c 	.word	0x2000020c

080024c8 <_malloc_r>:
 80024c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80024cc:	1ccd      	adds	r5, r1, #3
 80024ce:	f025 0503 	bic.w	r5, r5, #3
 80024d2:	3508      	adds	r5, #8
 80024d4:	2d0c      	cmp	r5, #12
 80024d6:	bf38      	it	cc
 80024d8:	250c      	movcc	r5, #12
 80024da:	2d00      	cmp	r5, #0
 80024dc:	4607      	mov	r7, r0
 80024de:	db01      	blt.n	80024e4 <_malloc_r+0x1c>
 80024e0:	42a9      	cmp	r1, r5
 80024e2:	d905      	bls.n	80024f0 <_malloc_r+0x28>
 80024e4:	230c      	movs	r3, #12
 80024e6:	2600      	movs	r6, #0
 80024e8:	603b      	str	r3, [r7, #0]
 80024ea:	4630      	mov	r0, r6
 80024ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80024f0:	4e2e      	ldr	r6, [pc, #184]	; (80025ac <_malloc_r+0xe4>)
 80024f2:	f000 f88d 	bl	8002610 <__malloc_lock>
 80024f6:	6833      	ldr	r3, [r6, #0]
 80024f8:	461c      	mov	r4, r3
 80024fa:	bb34      	cbnz	r4, 800254a <_malloc_r+0x82>
 80024fc:	4629      	mov	r1, r5
 80024fe:	4638      	mov	r0, r7
 8002500:	f7ff ffc2 	bl	8002488 <sbrk_aligned>
 8002504:	1c43      	adds	r3, r0, #1
 8002506:	4604      	mov	r4, r0
 8002508:	d14d      	bne.n	80025a6 <_malloc_r+0xde>
 800250a:	6834      	ldr	r4, [r6, #0]
 800250c:	4626      	mov	r6, r4
 800250e:	2e00      	cmp	r6, #0
 8002510:	d140      	bne.n	8002594 <_malloc_r+0xcc>
 8002512:	6823      	ldr	r3, [r4, #0]
 8002514:	4631      	mov	r1, r6
 8002516:	4638      	mov	r0, r7
 8002518:	eb04 0803 	add.w	r8, r4, r3
 800251c:	f000 f848 	bl	80025b0 <_sbrk_r>
 8002520:	4580      	cmp	r8, r0
 8002522:	d13a      	bne.n	800259a <_malloc_r+0xd2>
 8002524:	6821      	ldr	r1, [r4, #0]
 8002526:	3503      	adds	r5, #3
 8002528:	1a6d      	subs	r5, r5, r1
 800252a:	f025 0503 	bic.w	r5, r5, #3
 800252e:	3508      	adds	r5, #8
 8002530:	2d0c      	cmp	r5, #12
 8002532:	bf38      	it	cc
 8002534:	250c      	movcc	r5, #12
 8002536:	4638      	mov	r0, r7
 8002538:	4629      	mov	r1, r5
 800253a:	f7ff ffa5 	bl	8002488 <sbrk_aligned>
 800253e:	3001      	adds	r0, #1
 8002540:	d02b      	beq.n	800259a <_malloc_r+0xd2>
 8002542:	6823      	ldr	r3, [r4, #0]
 8002544:	442b      	add	r3, r5
 8002546:	6023      	str	r3, [r4, #0]
 8002548:	e00e      	b.n	8002568 <_malloc_r+0xa0>
 800254a:	6822      	ldr	r2, [r4, #0]
 800254c:	1b52      	subs	r2, r2, r5
 800254e:	d41e      	bmi.n	800258e <_malloc_r+0xc6>
 8002550:	2a0b      	cmp	r2, #11
 8002552:	d916      	bls.n	8002582 <_malloc_r+0xba>
 8002554:	1961      	adds	r1, r4, r5
 8002556:	42a3      	cmp	r3, r4
 8002558:	6025      	str	r5, [r4, #0]
 800255a:	bf18      	it	ne
 800255c:	6059      	strne	r1, [r3, #4]
 800255e:	6863      	ldr	r3, [r4, #4]
 8002560:	bf08      	it	eq
 8002562:	6031      	streq	r1, [r6, #0]
 8002564:	5162      	str	r2, [r4, r5]
 8002566:	604b      	str	r3, [r1, #4]
 8002568:	4638      	mov	r0, r7
 800256a:	f104 060b 	add.w	r6, r4, #11
 800256e:	f000 f855 	bl	800261c <__malloc_unlock>
 8002572:	f026 0607 	bic.w	r6, r6, #7
 8002576:	1d23      	adds	r3, r4, #4
 8002578:	1af2      	subs	r2, r6, r3
 800257a:	d0b6      	beq.n	80024ea <_malloc_r+0x22>
 800257c:	1b9b      	subs	r3, r3, r6
 800257e:	50a3      	str	r3, [r4, r2]
 8002580:	e7b3      	b.n	80024ea <_malloc_r+0x22>
 8002582:	6862      	ldr	r2, [r4, #4]
 8002584:	42a3      	cmp	r3, r4
 8002586:	bf0c      	ite	eq
 8002588:	6032      	streq	r2, [r6, #0]
 800258a:	605a      	strne	r2, [r3, #4]
 800258c:	e7ec      	b.n	8002568 <_malloc_r+0xa0>
 800258e:	4623      	mov	r3, r4
 8002590:	6864      	ldr	r4, [r4, #4]
 8002592:	e7b2      	b.n	80024fa <_malloc_r+0x32>
 8002594:	4634      	mov	r4, r6
 8002596:	6876      	ldr	r6, [r6, #4]
 8002598:	e7b9      	b.n	800250e <_malloc_r+0x46>
 800259a:	230c      	movs	r3, #12
 800259c:	4638      	mov	r0, r7
 800259e:	603b      	str	r3, [r7, #0]
 80025a0:	f000 f83c 	bl	800261c <__malloc_unlock>
 80025a4:	e7a1      	b.n	80024ea <_malloc_r+0x22>
 80025a6:	6025      	str	r5, [r4, #0]
 80025a8:	e7de      	b.n	8002568 <_malloc_r+0xa0>
 80025aa:	bf00      	nop
 80025ac:	20000208 	.word	0x20000208

080025b0 <_sbrk_r>:
 80025b0:	b538      	push	{r3, r4, r5, lr}
 80025b2:	2300      	movs	r3, #0
 80025b4:	4d05      	ldr	r5, [pc, #20]	; (80025cc <_sbrk_r+0x1c>)
 80025b6:	4604      	mov	r4, r0
 80025b8:	4608      	mov	r0, r1
 80025ba:	602b      	str	r3, [r5, #0]
 80025bc:	f7fe fa56 	bl	8000a6c <_sbrk>
 80025c0:	1c43      	adds	r3, r0, #1
 80025c2:	d102      	bne.n	80025ca <_sbrk_r+0x1a>
 80025c4:	682b      	ldr	r3, [r5, #0]
 80025c6:	b103      	cbz	r3, 80025ca <_sbrk_r+0x1a>
 80025c8:	6023      	str	r3, [r4, #0]
 80025ca:	bd38      	pop	{r3, r4, r5, pc}
 80025cc:	20000210 	.word	0x20000210

080025d0 <siprintf>:
 80025d0:	b40e      	push	{r1, r2, r3}
 80025d2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80025d6:	b500      	push	{lr}
 80025d8:	b09c      	sub	sp, #112	; 0x70
 80025da:	ab1d      	add	r3, sp, #116	; 0x74
 80025dc:	9002      	str	r0, [sp, #8]
 80025de:	9006      	str	r0, [sp, #24]
 80025e0:	9107      	str	r1, [sp, #28]
 80025e2:	9104      	str	r1, [sp, #16]
 80025e4:	4808      	ldr	r0, [pc, #32]	; (8002608 <siprintf+0x38>)
 80025e6:	4909      	ldr	r1, [pc, #36]	; (800260c <siprintf+0x3c>)
 80025e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80025ec:	9105      	str	r1, [sp, #20]
 80025ee:	6800      	ldr	r0, [r0, #0]
 80025f0:	a902      	add	r1, sp, #8
 80025f2:	9301      	str	r3, [sp, #4]
 80025f4:	f000 f874 	bl	80026e0 <_svfiprintf_r>
 80025f8:	2200      	movs	r2, #0
 80025fa:	9b02      	ldr	r3, [sp, #8]
 80025fc:	701a      	strb	r2, [r3, #0]
 80025fe:	b01c      	add	sp, #112	; 0x70
 8002600:	f85d eb04 	ldr.w	lr, [sp], #4
 8002604:	b003      	add	sp, #12
 8002606:	4770      	bx	lr
 8002608:	200000e4 	.word	0x200000e4
 800260c:	ffff0208 	.word	0xffff0208

08002610 <__malloc_lock>:
 8002610:	4801      	ldr	r0, [pc, #4]	; (8002618 <__malloc_lock+0x8>)
 8002612:	f000 bafb 	b.w	8002c0c <__retarget_lock_acquire_recursive>
 8002616:	bf00      	nop
 8002618:	20000214 	.word	0x20000214

0800261c <__malloc_unlock>:
 800261c:	4801      	ldr	r0, [pc, #4]	; (8002624 <__malloc_unlock+0x8>)
 800261e:	f000 baf6 	b.w	8002c0e <__retarget_lock_release_recursive>
 8002622:	bf00      	nop
 8002624:	20000214 	.word	0x20000214

08002628 <__ssputs_r>:
 8002628:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800262c:	688e      	ldr	r6, [r1, #8]
 800262e:	4682      	mov	sl, r0
 8002630:	429e      	cmp	r6, r3
 8002632:	460c      	mov	r4, r1
 8002634:	4690      	mov	r8, r2
 8002636:	461f      	mov	r7, r3
 8002638:	d838      	bhi.n	80026ac <__ssputs_r+0x84>
 800263a:	898a      	ldrh	r2, [r1, #12]
 800263c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002640:	d032      	beq.n	80026a8 <__ssputs_r+0x80>
 8002642:	6825      	ldr	r5, [r4, #0]
 8002644:	6909      	ldr	r1, [r1, #16]
 8002646:	3301      	adds	r3, #1
 8002648:	eba5 0901 	sub.w	r9, r5, r1
 800264c:	6965      	ldr	r5, [r4, #20]
 800264e:	444b      	add	r3, r9
 8002650:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002654:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002658:	106d      	asrs	r5, r5, #1
 800265a:	429d      	cmp	r5, r3
 800265c:	bf38      	it	cc
 800265e:	461d      	movcc	r5, r3
 8002660:	0553      	lsls	r3, r2, #21
 8002662:	d531      	bpl.n	80026c8 <__ssputs_r+0xa0>
 8002664:	4629      	mov	r1, r5
 8002666:	f7ff ff2f 	bl	80024c8 <_malloc_r>
 800266a:	4606      	mov	r6, r0
 800266c:	b950      	cbnz	r0, 8002684 <__ssputs_r+0x5c>
 800266e:	230c      	movs	r3, #12
 8002670:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002674:	f8ca 3000 	str.w	r3, [sl]
 8002678:	89a3      	ldrh	r3, [r4, #12]
 800267a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800267e:	81a3      	strh	r3, [r4, #12]
 8002680:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002684:	464a      	mov	r2, r9
 8002686:	6921      	ldr	r1, [r4, #16]
 8002688:	f000 fad0 	bl	8002c2c <memcpy>
 800268c:	89a3      	ldrh	r3, [r4, #12]
 800268e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002692:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002696:	81a3      	strh	r3, [r4, #12]
 8002698:	6126      	str	r6, [r4, #16]
 800269a:	444e      	add	r6, r9
 800269c:	6026      	str	r6, [r4, #0]
 800269e:	463e      	mov	r6, r7
 80026a0:	6165      	str	r5, [r4, #20]
 80026a2:	eba5 0509 	sub.w	r5, r5, r9
 80026a6:	60a5      	str	r5, [r4, #8]
 80026a8:	42be      	cmp	r6, r7
 80026aa:	d900      	bls.n	80026ae <__ssputs_r+0x86>
 80026ac:	463e      	mov	r6, r7
 80026ae:	4632      	mov	r2, r6
 80026b0:	4641      	mov	r1, r8
 80026b2:	6820      	ldr	r0, [r4, #0]
 80026b4:	f000 fac8 	bl	8002c48 <memmove>
 80026b8:	68a3      	ldr	r3, [r4, #8]
 80026ba:	2000      	movs	r0, #0
 80026bc:	1b9b      	subs	r3, r3, r6
 80026be:	60a3      	str	r3, [r4, #8]
 80026c0:	6823      	ldr	r3, [r4, #0]
 80026c2:	4433      	add	r3, r6
 80026c4:	6023      	str	r3, [r4, #0]
 80026c6:	e7db      	b.n	8002680 <__ssputs_r+0x58>
 80026c8:	462a      	mov	r2, r5
 80026ca:	f000 fad7 	bl	8002c7c <_realloc_r>
 80026ce:	4606      	mov	r6, r0
 80026d0:	2800      	cmp	r0, #0
 80026d2:	d1e1      	bne.n	8002698 <__ssputs_r+0x70>
 80026d4:	4650      	mov	r0, sl
 80026d6:	6921      	ldr	r1, [r4, #16]
 80026d8:	f7ff fe8e 	bl	80023f8 <_free_r>
 80026dc:	e7c7      	b.n	800266e <__ssputs_r+0x46>
	...

080026e0 <_svfiprintf_r>:
 80026e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80026e4:	4698      	mov	r8, r3
 80026e6:	898b      	ldrh	r3, [r1, #12]
 80026e8:	4607      	mov	r7, r0
 80026ea:	061b      	lsls	r3, r3, #24
 80026ec:	460d      	mov	r5, r1
 80026ee:	4614      	mov	r4, r2
 80026f0:	b09d      	sub	sp, #116	; 0x74
 80026f2:	d50e      	bpl.n	8002712 <_svfiprintf_r+0x32>
 80026f4:	690b      	ldr	r3, [r1, #16]
 80026f6:	b963      	cbnz	r3, 8002712 <_svfiprintf_r+0x32>
 80026f8:	2140      	movs	r1, #64	; 0x40
 80026fa:	f7ff fee5 	bl	80024c8 <_malloc_r>
 80026fe:	6028      	str	r0, [r5, #0]
 8002700:	6128      	str	r0, [r5, #16]
 8002702:	b920      	cbnz	r0, 800270e <_svfiprintf_r+0x2e>
 8002704:	230c      	movs	r3, #12
 8002706:	603b      	str	r3, [r7, #0]
 8002708:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800270c:	e0d1      	b.n	80028b2 <_svfiprintf_r+0x1d2>
 800270e:	2340      	movs	r3, #64	; 0x40
 8002710:	616b      	str	r3, [r5, #20]
 8002712:	2300      	movs	r3, #0
 8002714:	9309      	str	r3, [sp, #36]	; 0x24
 8002716:	2320      	movs	r3, #32
 8002718:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800271c:	2330      	movs	r3, #48	; 0x30
 800271e:	f04f 0901 	mov.w	r9, #1
 8002722:	f8cd 800c 	str.w	r8, [sp, #12]
 8002726:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80028cc <_svfiprintf_r+0x1ec>
 800272a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800272e:	4623      	mov	r3, r4
 8002730:	469a      	mov	sl, r3
 8002732:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002736:	b10a      	cbz	r2, 800273c <_svfiprintf_r+0x5c>
 8002738:	2a25      	cmp	r2, #37	; 0x25
 800273a:	d1f9      	bne.n	8002730 <_svfiprintf_r+0x50>
 800273c:	ebba 0b04 	subs.w	fp, sl, r4
 8002740:	d00b      	beq.n	800275a <_svfiprintf_r+0x7a>
 8002742:	465b      	mov	r3, fp
 8002744:	4622      	mov	r2, r4
 8002746:	4629      	mov	r1, r5
 8002748:	4638      	mov	r0, r7
 800274a:	f7ff ff6d 	bl	8002628 <__ssputs_r>
 800274e:	3001      	adds	r0, #1
 8002750:	f000 80aa 	beq.w	80028a8 <_svfiprintf_r+0x1c8>
 8002754:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002756:	445a      	add	r2, fp
 8002758:	9209      	str	r2, [sp, #36]	; 0x24
 800275a:	f89a 3000 	ldrb.w	r3, [sl]
 800275e:	2b00      	cmp	r3, #0
 8002760:	f000 80a2 	beq.w	80028a8 <_svfiprintf_r+0x1c8>
 8002764:	2300      	movs	r3, #0
 8002766:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800276a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800276e:	f10a 0a01 	add.w	sl, sl, #1
 8002772:	9304      	str	r3, [sp, #16]
 8002774:	9307      	str	r3, [sp, #28]
 8002776:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800277a:	931a      	str	r3, [sp, #104]	; 0x68
 800277c:	4654      	mov	r4, sl
 800277e:	2205      	movs	r2, #5
 8002780:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002784:	4851      	ldr	r0, [pc, #324]	; (80028cc <_svfiprintf_r+0x1ec>)
 8002786:	f000 fa43 	bl	8002c10 <memchr>
 800278a:	9a04      	ldr	r2, [sp, #16]
 800278c:	b9d8      	cbnz	r0, 80027c6 <_svfiprintf_r+0xe6>
 800278e:	06d0      	lsls	r0, r2, #27
 8002790:	bf44      	itt	mi
 8002792:	2320      	movmi	r3, #32
 8002794:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002798:	0711      	lsls	r1, r2, #28
 800279a:	bf44      	itt	mi
 800279c:	232b      	movmi	r3, #43	; 0x2b
 800279e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80027a2:	f89a 3000 	ldrb.w	r3, [sl]
 80027a6:	2b2a      	cmp	r3, #42	; 0x2a
 80027a8:	d015      	beq.n	80027d6 <_svfiprintf_r+0xf6>
 80027aa:	4654      	mov	r4, sl
 80027ac:	2000      	movs	r0, #0
 80027ae:	f04f 0c0a 	mov.w	ip, #10
 80027b2:	9a07      	ldr	r2, [sp, #28]
 80027b4:	4621      	mov	r1, r4
 80027b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80027ba:	3b30      	subs	r3, #48	; 0x30
 80027bc:	2b09      	cmp	r3, #9
 80027be:	d94e      	bls.n	800285e <_svfiprintf_r+0x17e>
 80027c0:	b1b0      	cbz	r0, 80027f0 <_svfiprintf_r+0x110>
 80027c2:	9207      	str	r2, [sp, #28]
 80027c4:	e014      	b.n	80027f0 <_svfiprintf_r+0x110>
 80027c6:	eba0 0308 	sub.w	r3, r0, r8
 80027ca:	fa09 f303 	lsl.w	r3, r9, r3
 80027ce:	4313      	orrs	r3, r2
 80027d0:	46a2      	mov	sl, r4
 80027d2:	9304      	str	r3, [sp, #16]
 80027d4:	e7d2      	b.n	800277c <_svfiprintf_r+0x9c>
 80027d6:	9b03      	ldr	r3, [sp, #12]
 80027d8:	1d19      	adds	r1, r3, #4
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	9103      	str	r1, [sp, #12]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	bfbb      	ittet	lt
 80027e2:	425b      	neglt	r3, r3
 80027e4:	f042 0202 	orrlt.w	r2, r2, #2
 80027e8:	9307      	strge	r3, [sp, #28]
 80027ea:	9307      	strlt	r3, [sp, #28]
 80027ec:	bfb8      	it	lt
 80027ee:	9204      	strlt	r2, [sp, #16]
 80027f0:	7823      	ldrb	r3, [r4, #0]
 80027f2:	2b2e      	cmp	r3, #46	; 0x2e
 80027f4:	d10c      	bne.n	8002810 <_svfiprintf_r+0x130>
 80027f6:	7863      	ldrb	r3, [r4, #1]
 80027f8:	2b2a      	cmp	r3, #42	; 0x2a
 80027fa:	d135      	bne.n	8002868 <_svfiprintf_r+0x188>
 80027fc:	9b03      	ldr	r3, [sp, #12]
 80027fe:	3402      	adds	r4, #2
 8002800:	1d1a      	adds	r2, r3, #4
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	9203      	str	r2, [sp, #12]
 8002806:	2b00      	cmp	r3, #0
 8002808:	bfb8      	it	lt
 800280a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800280e:	9305      	str	r3, [sp, #20]
 8002810:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80028d0 <_svfiprintf_r+0x1f0>
 8002814:	2203      	movs	r2, #3
 8002816:	4650      	mov	r0, sl
 8002818:	7821      	ldrb	r1, [r4, #0]
 800281a:	f000 f9f9 	bl	8002c10 <memchr>
 800281e:	b140      	cbz	r0, 8002832 <_svfiprintf_r+0x152>
 8002820:	2340      	movs	r3, #64	; 0x40
 8002822:	eba0 000a 	sub.w	r0, r0, sl
 8002826:	fa03 f000 	lsl.w	r0, r3, r0
 800282a:	9b04      	ldr	r3, [sp, #16]
 800282c:	3401      	adds	r4, #1
 800282e:	4303      	orrs	r3, r0
 8002830:	9304      	str	r3, [sp, #16]
 8002832:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002836:	2206      	movs	r2, #6
 8002838:	4826      	ldr	r0, [pc, #152]	; (80028d4 <_svfiprintf_r+0x1f4>)
 800283a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800283e:	f000 f9e7 	bl	8002c10 <memchr>
 8002842:	2800      	cmp	r0, #0
 8002844:	d038      	beq.n	80028b8 <_svfiprintf_r+0x1d8>
 8002846:	4b24      	ldr	r3, [pc, #144]	; (80028d8 <_svfiprintf_r+0x1f8>)
 8002848:	bb1b      	cbnz	r3, 8002892 <_svfiprintf_r+0x1b2>
 800284a:	9b03      	ldr	r3, [sp, #12]
 800284c:	3307      	adds	r3, #7
 800284e:	f023 0307 	bic.w	r3, r3, #7
 8002852:	3308      	adds	r3, #8
 8002854:	9303      	str	r3, [sp, #12]
 8002856:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002858:	4433      	add	r3, r6
 800285a:	9309      	str	r3, [sp, #36]	; 0x24
 800285c:	e767      	b.n	800272e <_svfiprintf_r+0x4e>
 800285e:	460c      	mov	r4, r1
 8002860:	2001      	movs	r0, #1
 8002862:	fb0c 3202 	mla	r2, ip, r2, r3
 8002866:	e7a5      	b.n	80027b4 <_svfiprintf_r+0xd4>
 8002868:	2300      	movs	r3, #0
 800286a:	f04f 0c0a 	mov.w	ip, #10
 800286e:	4619      	mov	r1, r3
 8002870:	3401      	adds	r4, #1
 8002872:	9305      	str	r3, [sp, #20]
 8002874:	4620      	mov	r0, r4
 8002876:	f810 2b01 	ldrb.w	r2, [r0], #1
 800287a:	3a30      	subs	r2, #48	; 0x30
 800287c:	2a09      	cmp	r2, #9
 800287e:	d903      	bls.n	8002888 <_svfiprintf_r+0x1a8>
 8002880:	2b00      	cmp	r3, #0
 8002882:	d0c5      	beq.n	8002810 <_svfiprintf_r+0x130>
 8002884:	9105      	str	r1, [sp, #20]
 8002886:	e7c3      	b.n	8002810 <_svfiprintf_r+0x130>
 8002888:	4604      	mov	r4, r0
 800288a:	2301      	movs	r3, #1
 800288c:	fb0c 2101 	mla	r1, ip, r1, r2
 8002890:	e7f0      	b.n	8002874 <_svfiprintf_r+0x194>
 8002892:	ab03      	add	r3, sp, #12
 8002894:	9300      	str	r3, [sp, #0]
 8002896:	462a      	mov	r2, r5
 8002898:	4638      	mov	r0, r7
 800289a:	4b10      	ldr	r3, [pc, #64]	; (80028dc <_svfiprintf_r+0x1fc>)
 800289c:	a904      	add	r1, sp, #16
 800289e:	f3af 8000 	nop.w
 80028a2:	1c42      	adds	r2, r0, #1
 80028a4:	4606      	mov	r6, r0
 80028a6:	d1d6      	bne.n	8002856 <_svfiprintf_r+0x176>
 80028a8:	89ab      	ldrh	r3, [r5, #12]
 80028aa:	065b      	lsls	r3, r3, #25
 80028ac:	f53f af2c 	bmi.w	8002708 <_svfiprintf_r+0x28>
 80028b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80028b2:	b01d      	add	sp, #116	; 0x74
 80028b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028b8:	ab03      	add	r3, sp, #12
 80028ba:	9300      	str	r3, [sp, #0]
 80028bc:	462a      	mov	r2, r5
 80028be:	4638      	mov	r0, r7
 80028c0:	4b06      	ldr	r3, [pc, #24]	; (80028dc <_svfiprintf_r+0x1fc>)
 80028c2:	a904      	add	r1, sp, #16
 80028c4:	f000 f87c 	bl	80029c0 <_printf_i>
 80028c8:	e7eb      	b.n	80028a2 <_svfiprintf_r+0x1c2>
 80028ca:	bf00      	nop
 80028cc:	08002d4c 	.word	0x08002d4c
 80028d0:	08002d52 	.word	0x08002d52
 80028d4:	08002d56 	.word	0x08002d56
 80028d8:	00000000 	.word	0x00000000
 80028dc:	08002629 	.word	0x08002629

080028e0 <_printf_common>:
 80028e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80028e4:	4616      	mov	r6, r2
 80028e6:	4699      	mov	r9, r3
 80028e8:	688a      	ldr	r2, [r1, #8]
 80028ea:	690b      	ldr	r3, [r1, #16]
 80028ec:	4607      	mov	r7, r0
 80028ee:	4293      	cmp	r3, r2
 80028f0:	bfb8      	it	lt
 80028f2:	4613      	movlt	r3, r2
 80028f4:	6033      	str	r3, [r6, #0]
 80028f6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80028fa:	460c      	mov	r4, r1
 80028fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002900:	b10a      	cbz	r2, 8002906 <_printf_common+0x26>
 8002902:	3301      	adds	r3, #1
 8002904:	6033      	str	r3, [r6, #0]
 8002906:	6823      	ldr	r3, [r4, #0]
 8002908:	0699      	lsls	r1, r3, #26
 800290a:	bf42      	ittt	mi
 800290c:	6833      	ldrmi	r3, [r6, #0]
 800290e:	3302      	addmi	r3, #2
 8002910:	6033      	strmi	r3, [r6, #0]
 8002912:	6825      	ldr	r5, [r4, #0]
 8002914:	f015 0506 	ands.w	r5, r5, #6
 8002918:	d106      	bne.n	8002928 <_printf_common+0x48>
 800291a:	f104 0a19 	add.w	sl, r4, #25
 800291e:	68e3      	ldr	r3, [r4, #12]
 8002920:	6832      	ldr	r2, [r6, #0]
 8002922:	1a9b      	subs	r3, r3, r2
 8002924:	42ab      	cmp	r3, r5
 8002926:	dc28      	bgt.n	800297a <_printf_common+0x9a>
 8002928:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800292c:	1e13      	subs	r3, r2, #0
 800292e:	6822      	ldr	r2, [r4, #0]
 8002930:	bf18      	it	ne
 8002932:	2301      	movne	r3, #1
 8002934:	0692      	lsls	r2, r2, #26
 8002936:	d42d      	bmi.n	8002994 <_printf_common+0xb4>
 8002938:	4649      	mov	r1, r9
 800293a:	4638      	mov	r0, r7
 800293c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002940:	47c0      	blx	r8
 8002942:	3001      	adds	r0, #1
 8002944:	d020      	beq.n	8002988 <_printf_common+0xa8>
 8002946:	6823      	ldr	r3, [r4, #0]
 8002948:	68e5      	ldr	r5, [r4, #12]
 800294a:	f003 0306 	and.w	r3, r3, #6
 800294e:	2b04      	cmp	r3, #4
 8002950:	bf18      	it	ne
 8002952:	2500      	movne	r5, #0
 8002954:	6832      	ldr	r2, [r6, #0]
 8002956:	f04f 0600 	mov.w	r6, #0
 800295a:	68a3      	ldr	r3, [r4, #8]
 800295c:	bf08      	it	eq
 800295e:	1aad      	subeq	r5, r5, r2
 8002960:	6922      	ldr	r2, [r4, #16]
 8002962:	bf08      	it	eq
 8002964:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002968:	4293      	cmp	r3, r2
 800296a:	bfc4      	itt	gt
 800296c:	1a9b      	subgt	r3, r3, r2
 800296e:	18ed      	addgt	r5, r5, r3
 8002970:	341a      	adds	r4, #26
 8002972:	42b5      	cmp	r5, r6
 8002974:	d11a      	bne.n	80029ac <_printf_common+0xcc>
 8002976:	2000      	movs	r0, #0
 8002978:	e008      	b.n	800298c <_printf_common+0xac>
 800297a:	2301      	movs	r3, #1
 800297c:	4652      	mov	r2, sl
 800297e:	4649      	mov	r1, r9
 8002980:	4638      	mov	r0, r7
 8002982:	47c0      	blx	r8
 8002984:	3001      	adds	r0, #1
 8002986:	d103      	bne.n	8002990 <_printf_common+0xb0>
 8002988:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800298c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002990:	3501      	adds	r5, #1
 8002992:	e7c4      	b.n	800291e <_printf_common+0x3e>
 8002994:	2030      	movs	r0, #48	; 0x30
 8002996:	18e1      	adds	r1, r4, r3
 8002998:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800299c:	1c5a      	adds	r2, r3, #1
 800299e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80029a2:	4422      	add	r2, r4
 80029a4:	3302      	adds	r3, #2
 80029a6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80029aa:	e7c5      	b.n	8002938 <_printf_common+0x58>
 80029ac:	2301      	movs	r3, #1
 80029ae:	4622      	mov	r2, r4
 80029b0:	4649      	mov	r1, r9
 80029b2:	4638      	mov	r0, r7
 80029b4:	47c0      	blx	r8
 80029b6:	3001      	adds	r0, #1
 80029b8:	d0e6      	beq.n	8002988 <_printf_common+0xa8>
 80029ba:	3601      	adds	r6, #1
 80029bc:	e7d9      	b.n	8002972 <_printf_common+0x92>
	...

080029c0 <_printf_i>:
 80029c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80029c4:	7e0f      	ldrb	r7, [r1, #24]
 80029c6:	4691      	mov	r9, r2
 80029c8:	2f78      	cmp	r7, #120	; 0x78
 80029ca:	4680      	mov	r8, r0
 80029cc:	460c      	mov	r4, r1
 80029ce:	469a      	mov	sl, r3
 80029d0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80029d2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80029d6:	d807      	bhi.n	80029e8 <_printf_i+0x28>
 80029d8:	2f62      	cmp	r7, #98	; 0x62
 80029da:	d80a      	bhi.n	80029f2 <_printf_i+0x32>
 80029dc:	2f00      	cmp	r7, #0
 80029de:	f000 80d9 	beq.w	8002b94 <_printf_i+0x1d4>
 80029e2:	2f58      	cmp	r7, #88	; 0x58
 80029e4:	f000 80a4 	beq.w	8002b30 <_printf_i+0x170>
 80029e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80029ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80029f0:	e03a      	b.n	8002a68 <_printf_i+0xa8>
 80029f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80029f6:	2b15      	cmp	r3, #21
 80029f8:	d8f6      	bhi.n	80029e8 <_printf_i+0x28>
 80029fa:	a101      	add	r1, pc, #4	; (adr r1, 8002a00 <_printf_i+0x40>)
 80029fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002a00:	08002a59 	.word	0x08002a59
 8002a04:	08002a6d 	.word	0x08002a6d
 8002a08:	080029e9 	.word	0x080029e9
 8002a0c:	080029e9 	.word	0x080029e9
 8002a10:	080029e9 	.word	0x080029e9
 8002a14:	080029e9 	.word	0x080029e9
 8002a18:	08002a6d 	.word	0x08002a6d
 8002a1c:	080029e9 	.word	0x080029e9
 8002a20:	080029e9 	.word	0x080029e9
 8002a24:	080029e9 	.word	0x080029e9
 8002a28:	080029e9 	.word	0x080029e9
 8002a2c:	08002b7b 	.word	0x08002b7b
 8002a30:	08002a9d 	.word	0x08002a9d
 8002a34:	08002b5d 	.word	0x08002b5d
 8002a38:	080029e9 	.word	0x080029e9
 8002a3c:	080029e9 	.word	0x080029e9
 8002a40:	08002b9d 	.word	0x08002b9d
 8002a44:	080029e9 	.word	0x080029e9
 8002a48:	08002a9d 	.word	0x08002a9d
 8002a4c:	080029e9 	.word	0x080029e9
 8002a50:	080029e9 	.word	0x080029e9
 8002a54:	08002b65 	.word	0x08002b65
 8002a58:	682b      	ldr	r3, [r5, #0]
 8002a5a:	1d1a      	adds	r2, r3, #4
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	602a      	str	r2, [r5, #0]
 8002a60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002a64:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002a68:	2301      	movs	r3, #1
 8002a6a:	e0a4      	b.n	8002bb6 <_printf_i+0x1f6>
 8002a6c:	6820      	ldr	r0, [r4, #0]
 8002a6e:	6829      	ldr	r1, [r5, #0]
 8002a70:	0606      	lsls	r6, r0, #24
 8002a72:	f101 0304 	add.w	r3, r1, #4
 8002a76:	d50a      	bpl.n	8002a8e <_printf_i+0xce>
 8002a78:	680e      	ldr	r6, [r1, #0]
 8002a7a:	602b      	str	r3, [r5, #0]
 8002a7c:	2e00      	cmp	r6, #0
 8002a7e:	da03      	bge.n	8002a88 <_printf_i+0xc8>
 8002a80:	232d      	movs	r3, #45	; 0x2d
 8002a82:	4276      	negs	r6, r6
 8002a84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002a88:	230a      	movs	r3, #10
 8002a8a:	485e      	ldr	r0, [pc, #376]	; (8002c04 <_printf_i+0x244>)
 8002a8c:	e019      	b.n	8002ac2 <_printf_i+0x102>
 8002a8e:	680e      	ldr	r6, [r1, #0]
 8002a90:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002a94:	602b      	str	r3, [r5, #0]
 8002a96:	bf18      	it	ne
 8002a98:	b236      	sxthne	r6, r6
 8002a9a:	e7ef      	b.n	8002a7c <_printf_i+0xbc>
 8002a9c:	682b      	ldr	r3, [r5, #0]
 8002a9e:	6820      	ldr	r0, [r4, #0]
 8002aa0:	1d19      	adds	r1, r3, #4
 8002aa2:	6029      	str	r1, [r5, #0]
 8002aa4:	0601      	lsls	r1, r0, #24
 8002aa6:	d501      	bpl.n	8002aac <_printf_i+0xec>
 8002aa8:	681e      	ldr	r6, [r3, #0]
 8002aaa:	e002      	b.n	8002ab2 <_printf_i+0xf2>
 8002aac:	0646      	lsls	r6, r0, #25
 8002aae:	d5fb      	bpl.n	8002aa8 <_printf_i+0xe8>
 8002ab0:	881e      	ldrh	r6, [r3, #0]
 8002ab2:	2f6f      	cmp	r7, #111	; 0x6f
 8002ab4:	bf0c      	ite	eq
 8002ab6:	2308      	moveq	r3, #8
 8002ab8:	230a      	movne	r3, #10
 8002aba:	4852      	ldr	r0, [pc, #328]	; (8002c04 <_printf_i+0x244>)
 8002abc:	2100      	movs	r1, #0
 8002abe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002ac2:	6865      	ldr	r5, [r4, #4]
 8002ac4:	2d00      	cmp	r5, #0
 8002ac6:	bfa8      	it	ge
 8002ac8:	6821      	ldrge	r1, [r4, #0]
 8002aca:	60a5      	str	r5, [r4, #8]
 8002acc:	bfa4      	itt	ge
 8002ace:	f021 0104 	bicge.w	r1, r1, #4
 8002ad2:	6021      	strge	r1, [r4, #0]
 8002ad4:	b90e      	cbnz	r6, 8002ada <_printf_i+0x11a>
 8002ad6:	2d00      	cmp	r5, #0
 8002ad8:	d04d      	beq.n	8002b76 <_printf_i+0x1b6>
 8002ada:	4615      	mov	r5, r2
 8002adc:	fbb6 f1f3 	udiv	r1, r6, r3
 8002ae0:	fb03 6711 	mls	r7, r3, r1, r6
 8002ae4:	5dc7      	ldrb	r7, [r0, r7]
 8002ae6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002aea:	4637      	mov	r7, r6
 8002aec:	42bb      	cmp	r3, r7
 8002aee:	460e      	mov	r6, r1
 8002af0:	d9f4      	bls.n	8002adc <_printf_i+0x11c>
 8002af2:	2b08      	cmp	r3, #8
 8002af4:	d10b      	bne.n	8002b0e <_printf_i+0x14e>
 8002af6:	6823      	ldr	r3, [r4, #0]
 8002af8:	07de      	lsls	r6, r3, #31
 8002afa:	d508      	bpl.n	8002b0e <_printf_i+0x14e>
 8002afc:	6923      	ldr	r3, [r4, #16]
 8002afe:	6861      	ldr	r1, [r4, #4]
 8002b00:	4299      	cmp	r1, r3
 8002b02:	bfde      	ittt	le
 8002b04:	2330      	movle	r3, #48	; 0x30
 8002b06:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002b0a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8002b0e:	1b52      	subs	r2, r2, r5
 8002b10:	6122      	str	r2, [r4, #16]
 8002b12:	464b      	mov	r3, r9
 8002b14:	4621      	mov	r1, r4
 8002b16:	4640      	mov	r0, r8
 8002b18:	f8cd a000 	str.w	sl, [sp]
 8002b1c:	aa03      	add	r2, sp, #12
 8002b1e:	f7ff fedf 	bl	80028e0 <_printf_common>
 8002b22:	3001      	adds	r0, #1
 8002b24:	d14c      	bne.n	8002bc0 <_printf_i+0x200>
 8002b26:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002b2a:	b004      	add	sp, #16
 8002b2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b30:	4834      	ldr	r0, [pc, #208]	; (8002c04 <_printf_i+0x244>)
 8002b32:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002b36:	6829      	ldr	r1, [r5, #0]
 8002b38:	6823      	ldr	r3, [r4, #0]
 8002b3a:	f851 6b04 	ldr.w	r6, [r1], #4
 8002b3e:	6029      	str	r1, [r5, #0]
 8002b40:	061d      	lsls	r5, r3, #24
 8002b42:	d514      	bpl.n	8002b6e <_printf_i+0x1ae>
 8002b44:	07df      	lsls	r7, r3, #31
 8002b46:	bf44      	itt	mi
 8002b48:	f043 0320 	orrmi.w	r3, r3, #32
 8002b4c:	6023      	strmi	r3, [r4, #0]
 8002b4e:	b91e      	cbnz	r6, 8002b58 <_printf_i+0x198>
 8002b50:	6823      	ldr	r3, [r4, #0]
 8002b52:	f023 0320 	bic.w	r3, r3, #32
 8002b56:	6023      	str	r3, [r4, #0]
 8002b58:	2310      	movs	r3, #16
 8002b5a:	e7af      	b.n	8002abc <_printf_i+0xfc>
 8002b5c:	6823      	ldr	r3, [r4, #0]
 8002b5e:	f043 0320 	orr.w	r3, r3, #32
 8002b62:	6023      	str	r3, [r4, #0]
 8002b64:	2378      	movs	r3, #120	; 0x78
 8002b66:	4828      	ldr	r0, [pc, #160]	; (8002c08 <_printf_i+0x248>)
 8002b68:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002b6c:	e7e3      	b.n	8002b36 <_printf_i+0x176>
 8002b6e:	0659      	lsls	r1, r3, #25
 8002b70:	bf48      	it	mi
 8002b72:	b2b6      	uxthmi	r6, r6
 8002b74:	e7e6      	b.n	8002b44 <_printf_i+0x184>
 8002b76:	4615      	mov	r5, r2
 8002b78:	e7bb      	b.n	8002af2 <_printf_i+0x132>
 8002b7a:	682b      	ldr	r3, [r5, #0]
 8002b7c:	6826      	ldr	r6, [r4, #0]
 8002b7e:	1d18      	adds	r0, r3, #4
 8002b80:	6961      	ldr	r1, [r4, #20]
 8002b82:	6028      	str	r0, [r5, #0]
 8002b84:	0635      	lsls	r5, r6, #24
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	d501      	bpl.n	8002b8e <_printf_i+0x1ce>
 8002b8a:	6019      	str	r1, [r3, #0]
 8002b8c:	e002      	b.n	8002b94 <_printf_i+0x1d4>
 8002b8e:	0670      	lsls	r0, r6, #25
 8002b90:	d5fb      	bpl.n	8002b8a <_printf_i+0x1ca>
 8002b92:	8019      	strh	r1, [r3, #0]
 8002b94:	2300      	movs	r3, #0
 8002b96:	4615      	mov	r5, r2
 8002b98:	6123      	str	r3, [r4, #16]
 8002b9a:	e7ba      	b.n	8002b12 <_printf_i+0x152>
 8002b9c:	682b      	ldr	r3, [r5, #0]
 8002b9e:	2100      	movs	r1, #0
 8002ba0:	1d1a      	adds	r2, r3, #4
 8002ba2:	602a      	str	r2, [r5, #0]
 8002ba4:	681d      	ldr	r5, [r3, #0]
 8002ba6:	6862      	ldr	r2, [r4, #4]
 8002ba8:	4628      	mov	r0, r5
 8002baa:	f000 f831 	bl	8002c10 <memchr>
 8002bae:	b108      	cbz	r0, 8002bb4 <_printf_i+0x1f4>
 8002bb0:	1b40      	subs	r0, r0, r5
 8002bb2:	6060      	str	r0, [r4, #4]
 8002bb4:	6863      	ldr	r3, [r4, #4]
 8002bb6:	6123      	str	r3, [r4, #16]
 8002bb8:	2300      	movs	r3, #0
 8002bba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002bbe:	e7a8      	b.n	8002b12 <_printf_i+0x152>
 8002bc0:	462a      	mov	r2, r5
 8002bc2:	4649      	mov	r1, r9
 8002bc4:	4640      	mov	r0, r8
 8002bc6:	6923      	ldr	r3, [r4, #16]
 8002bc8:	47d0      	blx	sl
 8002bca:	3001      	adds	r0, #1
 8002bcc:	d0ab      	beq.n	8002b26 <_printf_i+0x166>
 8002bce:	6823      	ldr	r3, [r4, #0]
 8002bd0:	079b      	lsls	r3, r3, #30
 8002bd2:	d413      	bmi.n	8002bfc <_printf_i+0x23c>
 8002bd4:	68e0      	ldr	r0, [r4, #12]
 8002bd6:	9b03      	ldr	r3, [sp, #12]
 8002bd8:	4298      	cmp	r0, r3
 8002bda:	bfb8      	it	lt
 8002bdc:	4618      	movlt	r0, r3
 8002bde:	e7a4      	b.n	8002b2a <_printf_i+0x16a>
 8002be0:	2301      	movs	r3, #1
 8002be2:	4632      	mov	r2, r6
 8002be4:	4649      	mov	r1, r9
 8002be6:	4640      	mov	r0, r8
 8002be8:	47d0      	blx	sl
 8002bea:	3001      	adds	r0, #1
 8002bec:	d09b      	beq.n	8002b26 <_printf_i+0x166>
 8002bee:	3501      	adds	r5, #1
 8002bf0:	68e3      	ldr	r3, [r4, #12]
 8002bf2:	9903      	ldr	r1, [sp, #12]
 8002bf4:	1a5b      	subs	r3, r3, r1
 8002bf6:	42ab      	cmp	r3, r5
 8002bf8:	dcf2      	bgt.n	8002be0 <_printf_i+0x220>
 8002bfa:	e7eb      	b.n	8002bd4 <_printf_i+0x214>
 8002bfc:	2500      	movs	r5, #0
 8002bfe:	f104 0619 	add.w	r6, r4, #25
 8002c02:	e7f5      	b.n	8002bf0 <_printf_i+0x230>
 8002c04:	08002d5d 	.word	0x08002d5d
 8002c08:	08002d6e 	.word	0x08002d6e

08002c0c <__retarget_lock_acquire_recursive>:
 8002c0c:	4770      	bx	lr

08002c0e <__retarget_lock_release_recursive>:
 8002c0e:	4770      	bx	lr

08002c10 <memchr>:
 8002c10:	4603      	mov	r3, r0
 8002c12:	b510      	push	{r4, lr}
 8002c14:	b2c9      	uxtb	r1, r1
 8002c16:	4402      	add	r2, r0
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	d101      	bne.n	8002c22 <memchr+0x12>
 8002c1e:	2000      	movs	r0, #0
 8002c20:	e003      	b.n	8002c2a <memchr+0x1a>
 8002c22:	7804      	ldrb	r4, [r0, #0]
 8002c24:	3301      	adds	r3, #1
 8002c26:	428c      	cmp	r4, r1
 8002c28:	d1f6      	bne.n	8002c18 <memchr+0x8>
 8002c2a:	bd10      	pop	{r4, pc}

08002c2c <memcpy>:
 8002c2c:	440a      	add	r2, r1
 8002c2e:	4291      	cmp	r1, r2
 8002c30:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8002c34:	d100      	bne.n	8002c38 <memcpy+0xc>
 8002c36:	4770      	bx	lr
 8002c38:	b510      	push	{r4, lr}
 8002c3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002c3e:	4291      	cmp	r1, r2
 8002c40:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002c44:	d1f9      	bne.n	8002c3a <memcpy+0xe>
 8002c46:	bd10      	pop	{r4, pc}

08002c48 <memmove>:
 8002c48:	4288      	cmp	r0, r1
 8002c4a:	b510      	push	{r4, lr}
 8002c4c:	eb01 0402 	add.w	r4, r1, r2
 8002c50:	d902      	bls.n	8002c58 <memmove+0x10>
 8002c52:	4284      	cmp	r4, r0
 8002c54:	4623      	mov	r3, r4
 8002c56:	d807      	bhi.n	8002c68 <memmove+0x20>
 8002c58:	1e43      	subs	r3, r0, #1
 8002c5a:	42a1      	cmp	r1, r4
 8002c5c:	d008      	beq.n	8002c70 <memmove+0x28>
 8002c5e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002c62:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002c66:	e7f8      	b.n	8002c5a <memmove+0x12>
 8002c68:	4601      	mov	r1, r0
 8002c6a:	4402      	add	r2, r0
 8002c6c:	428a      	cmp	r2, r1
 8002c6e:	d100      	bne.n	8002c72 <memmove+0x2a>
 8002c70:	bd10      	pop	{r4, pc}
 8002c72:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002c76:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002c7a:	e7f7      	b.n	8002c6c <memmove+0x24>

08002c7c <_realloc_r>:
 8002c7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c80:	4680      	mov	r8, r0
 8002c82:	4614      	mov	r4, r2
 8002c84:	460e      	mov	r6, r1
 8002c86:	b921      	cbnz	r1, 8002c92 <_realloc_r+0x16>
 8002c88:	4611      	mov	r1, r2
 8002c8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002c8e:	f7ff bc1b 	b.w	80024c8 <_malloc_r>
 8002c92:	b92a      	cbnz	r2, 8002ca0 <_realloc_r+0x24>
 8002c94:	f7ff fbb0 	bl	80023f8 <_free_r>
 8002c98:	4625      	mov	r5, r4
 8002c9a:	4628      	mov	r0, r5
 8002c9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002ca0:	f000 f81b 	bl	8002cda <_malloc_usable_size_r>
 8002ca4:	4284      	cmp	r4, r0
 8002ca6:	4607      	mov	r7, r0
 8002ca8:	d802      	bhi.n	8002cb0 <_realloc_r+0x34>
 8002caa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002cae:	d812      	bhi.n	8002cd6 <_realloc_r+0x5a>
 8002cb0:	4621      	mov	r1, r4
 8002cb2:	4640      	mov	r0, r8
 8002cb4:	f7ff fc08 	bl	80024c8 <_malloc_r>
 8002cb8:	4605      	mov	r5, r0
 8002cba:	2800      	cmp	r0, #0
 8002cbc:	d0ed      	beq.n	8002c9a <_realloc_r+0x1e>
 8002cbe:	42bc      	cmp	r4, r7
 8002cc0:	4622      	mov	r2, r4
 8002cc2:	4631      	mov	r1, r6
 8002cc4:	bf28      	it	cs
 8002cc6:	463a      	movcs	r2, r7
 8002cc8:	f7ff ffb0 	bl	8002c2c <memcpy>
 8002ccc:	4631      	mov	r1, r6
 8002cce:	4640      	mov	r0, r8
 8002cd0:	f7ff fb92 	bl	80023f8 <_free_r>
 8002cd4:	e7e1      	b.n	8002c9a <_realloc_r+0x1e>
 8002cd6:	4635      	mov	r5, r6
 8002cd8:	e7df      	b.n	8002c9a <_realloc_r+0x1e>

08002cda <_malloc_usable_size_r>:
 8002cda:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002cde:	1f18      	subs	r0, r3, #4
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	bfbc      	itt	lt
 8002ce4:	580b      	ldrlt	r3, [r1, r0]
 8002ce6:	18c0      	addlt	r0, r0, r3
 8002ce8:	4770      	bx	lr
	...

08002cec <_init>:
 8002cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cee:	bf00      	nop
 8002cf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cf2:	bc08      	pop	{r3}
 8002cf4:	469e      	mov	lr, r3
 8002cf6:	4770      	bx	lr

08002cf8 <_fini>:
 8002cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cfa:	bf00      	nop
 8002cfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cfe:	bc08      	pop	{r3}
 8002d00:	469e      	mov	lr, r3
 8002d02:	4770      	bx	lr
