============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.11-s087_1
  Generated on:           Aug 20 2021  10:48:51 am
  Module:                 top_nft
  Operating conditions:   NCCOM 
  Operating conditions:   WCCOM 
  Operating conditions:   WCCOM 
  Operating conditions:   BCCOM 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1078 ps) Late External Delay Assertion at pin intr_overflow_o
           View: view_fast
          Group: I2O
     Startpoint: (F) hwdata_i[31]
          Clock: (R) clk
       Endpoint: (R) intr_overflow_o
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     722                  
             Slack:=    1078                  

Exceptions/Constraints:
  input_delay              100             tmp_sdc_view_typ.sdc_7_line_11242 
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11346 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  hwdata_i[31]                             -       -      F     (arrival)            1   3.6   200     0     100    (-,-) 
  dut_pmu_ahb/g117666/ZN                   -       B1->ZN R     INR2D1HPBWPLVT       2   7.6    91    79     179    (-,-) 
  dut_pmu_ahb/g93361/ZN                    -       A2->ZN F     NR2XD1HPBWPLVT       1   5.5    37    27     206    (-,-) 
  dut_pmu_ahb/g93357/ZN                    -       A1->ZN F     IND2D4HPBWPLVT       2  22.3    29    39     246    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95629/ZN       -       I->ZN  R     INVD12HPBWPLVT      17  75.1    27    23     268    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95628/Z        -       I->Z   R     BUFFD12HPBWPLVT     11  47.3    20    29     297    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94325/ZN       -       A1->ZN F     ND2D2HPBWPLVT        1  15.2    35    24     321    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94315/ZN       -       A2->ZN R     ND2D8HPBWPLVT       12  38.8    27    23     344    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94211/ZN       -       A1->ZN F     ND2D4HPBWPLVT        4  28.3    35    25     369    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94165/ZN       -       I->ZN  R     INVD12HPBWPLVT      28  81.2    30    25     394    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g93751/ZN       -       A2->ZN F     AOI22D1HPBWPLVT      1   3.7    52    19     413    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92987__6131/ZN -       B->ZN  R     IOA21D1HPBWPLVT      4  11.1    54    40     453    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92466__6260/Z  -       A1->Z  R     AN2XD1HPBWPLVT       1   3.8    21    31     484    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92260__1666/Z  -       A1->Z  R     AN4XD1HPBWPLVT       1   3.8    26    42     525    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92199__2346/Z  -       A1->Z  R     AN4XD1HPBWPLVT       1   3.9    26    43     568    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92166__1666/Z  -       A1->Z  R     AO21D1HPBWPLVT       3   8.5    36    38     606    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92112__8428/ZN -       A4->ZN F     NR4D0HPBWPLVT        1   3.8    34    27     633    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92080__2802/ZN -       A3->ZN R     ND3D1HPBWPLVT        1   7.1    38    29     662    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92075__1617/Z  -       A1->Z  R     AN2D8HPBWPLVT        1 502.1   232   151     813    (-,-) 
  intr_overflow_o                          -       -      R     (port)               -     -     -     9     822    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 2: MET (1118 ps) Late External Delay Assertion at pin hrdata_o[6]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     782                  
             Slack:=    1118                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11339 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT       3  27.4    29    88      88    (-,-) 
  dut_pmu_ahb/g94547/ZN                     -       A1->ZN F     ND2D8HPBWPLVT         9  55.0    37    29     117    (-,-) 
  dut_pmu_ahb/g76610/Z                      -       I->Z   F     BUFFD4HPBWPLVT       15  39.4    28    37     154    (-,-) 
  dut_pmu_ahb/g117498/ZN                    -       A1->ZN R     NR2D1HPBWPLVT        13  32.9   220   127     281    (-,-) 
  dut_pmu_ahb/g117345/Z                     -       I->Z   R     CKBD1HPBWPLVT        12  28.9   108    86     367    (-,-) 
  dut_pmu_ahb/g117344/Z                     -       I->Z   R     BUFFD2HPBWPLVT       14  35.7    67    57     424    (-,-) 
  dut_pmu_ahb/drc_buf_sp121110/Z            -       I->Z   R     BUFFD2HPBWPLVT       10  25.0    48    46     470    (-,-) 
  dut_pmu_ahb/drc_buf_sp121109/Z            -       I->Z   R     BUFFD2HPBWPLVT        9  22.1    43    42     512    (-,-) 
  dut_pmu_ahb/g116287/ZN                    -       B2->ZN F     AOI221D0HPBWPLVT      1   3.7    68    35     547    (-,-) 
  dut_pmu_ahb/g115639/ZN                    -       A4->ZN R     ND4D1HPBWPLVT         1   3.8    38    31     578    (-,-) 
  dut_pmu_ahb/g115541/Z                     -       A1->Z  R     AO31D1HPBWPLVT        1   6.5    33    43     622    (-,-) 
  dut_pmu_ahb/g115509/Z                     -       A1->Z  R     OR2D8HPBWPLVT         1 502.1   229   152     773    (-,-) 
  hrdata_o[6]                               -       -      R     (port)                -     -     -     9     782    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 3: MET (1123 ps) Late External Delay Assertion at pin hrdata_o[24]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[24]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     777                  
             Slack:=    1123                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11321 

#--------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)         2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT      3  27.4    29    88      88    (-,-) 
  dut_pmu_ahb/g94547/ZN                     -       A1->ZN F     ND2D8HPBWPLVT        9  55.0    37    29     117    (-,-) 
  dut_pmu_ahb/g76610/Z                      -       I->Z   F     BUFFD4HPBWPLVT      15  39.4    28    37     154    (-,-) 
  dut_pmu_ahb/g117498/ZN                    -       A1->ZN R     NR2D1HPBWPLVT       13  32.9   220   127     281    (-,-) 
  dut_pmu_ahb/g117345/Z                     -       I->Z   R     CKBD1HPBWPLVT       12  28.9   108    86     367    (-,-) 
  dut_pmu_ahb/g117344/Z                     -       I->Z   R     BUFFD2HPBWPLVT      14  35.7    67    57     424    (-,-) 
  dut_pmu_ahb/drc_buf_sp121110/Z            -       I->Z   R     BUFFD2HPBWPLVT      10  25.0    48    46     470    (-,-) 
  dut_pmu_ahb/drc_buf_sp121109/Z            -       I->Z   R     BUFFD2HPBWPLVT       9  22.1    43    42     512    (-,-) 
  dut_pmu_ahb/g116543/ZN                    -       B1->ZN F     AOI22D1HPBWPLVT      1   3.8    41    26     537    (-,-) 
  dut_pmu_ahb/g115821/Z                     -       A2->Z  F     AN4XD1HPBWPLVT       1   3.7    18    32     569    (-,-) 
  dut_pmu_ahb/g115534/ZN                    -       B1->ZN R     OAI22D1HPBWPLVT      1   6.5    69    42     611    (-,-) 
  dut_pmu_ahb/g115523/Z                     -       A1->Z  R     OR2D8HPBWPLVT        1 502.1   229   157     768    (-,-) 
  hrdata_o[24]                              -       -      R     (port)               -     -     -     9     777    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 4: MET (1125 ps) Late External Delay Assertion at pin hrdata_o[3]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     775                  
             Slack:=    1125                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11342 

#--------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)         2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT      3  27.4    29    88      88    (-,-) 
  dut_pmu_ahb/g94547/ZN                     -       A1->ZN F     ND2D8HPBWPLVT        9  55.0    37    29     117    (-,-) 
  dut_pmu_ahb/g76610/Z                      -       I->Z   F     BUFFD4HPBWPLVT      15  39.4    28    37     154    (-,-) 
  dut_pmu_ahb/g117498/ZN                    -       A1->ZN R     NR2D1HPBWPLVT       13  32.9   220   127     281    (-,-) 
  dut_pmu_ahb/g117345/Z                     -       I->Z   R     CKBD1HPBWPLVT       12  28.9   108    86     367    (-,-) 
  dut_pmu_ahb/g117344/Z                     -       I->Z   R     BUFFD2HPBWPLVT      14  35.7    67    57     424    (-,-) 
  dut_pmu_ahb/drc_buf_sp121110/Z            -       I->Z   R     BUFFD2HPBWPLVT      10  25.0    48    46     470    (-,-) 
  dut_pmu_ahb/drc_buf_sp121109/Z            -       I->Z   R     BUFFD2HPBWPLVT       9  22.1    43    42     512    (-,-) 
  dut_pmu_ahb/g116532/ZN                    -       B2->ZN F     AOI22D1HPBWPLVT      1   3.8    34    25     536    (-,-) 
  dut_pmu_ahb/g116032/Z                     -       A3->Z  F     AN4XD1HPBWPLVT       1   3.7    17    32     568    (-,-) 
  dut_pmu_ahb/g115635/Z                     -       A1->Z  F     AO31D1HPBWPLVT       1   3.7    21    32     600    (-,-) 
  dut_pmu_ahb/g115521/ZN                    -       A3->ZN R     ND4D8HPBWPLVT        1 502.1   232   166     766    (-,-) 
  hrdata_o[3]                               -       -      R     (port)               -     -     -     9     775    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 5: MET (1126 ps) Late External Delay Assertion at pin intr_RDC_o
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[2]/CP
          Clock: (R) clk
       Endpoint: (F) intr_RDC_o
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     774                  
             Slack:=    1126                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11352 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[2]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[2]/Q  -       CP->Q  R     DFD2HPBWPLVT           6  26.0    50    78      78    (-,-) 
  dut_pmu_ahb/g94545/ZN                     -       A2->ZN F     NR2XD2HPBWPLVT         2  14.9    31    24     102    (-,-) 
  dut_pmu_ahb/g94540/ZN                     -       I->ZN  R     INVD3HPBWPLVT          4  39.4    50    36     138    (-,-) 
  dut_pmu_ahb/g121644/ZN                    -       A3->ZN F     NR3D8HPBWPLVT         12  53.5    33    26     164    (-,-) 
  dut_pmu_ahb/g120364_dup/ZN                -       I->ZN  R     INVD4HPBWPLVT          8  24.2    27    22     186    (-,-) 
  dut_pmu_ahb/g121655/ZN                    -       A1->ZN F     ND2D1HPBWPLVT          1   8.4    40    28     215    (-,-) 
  dut_pmu_ahb/g80183/ZN                     -       B->ZN  R     OAI21D4HPBWPLVT        5  13.6    45    22     237    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95261/ZN        -       B1->ZN F     IND2D1HPBWPLVT         1   3.6    28    20     258    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94962/ZN        -       B1->ZN R     IND2D1HPBWP            1   3.9    29    22     280    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97889/ZN        -       A2->ZN R     IOA21D2HPBWPLVT        2   8.1    26    37     317    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97570/ZN        -       A1->ZN F     ND3D2HPBWPLVT          1   3.8    35    17     334    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97568/ZN        -       A2->ZN F     IOA21D2HPBWPLVT        2   6.4    20    36     370    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97173/ZN        -       A1->ZN F     IND2D2HPBWPLVT         1   5.2    32    28     398    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94395/ZN        -       A1->ZN R     ND2D2HPBWPLVT          2   6.7    22    18     416    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97171/ZN        -       A1->ZN R     INR2D2HPBWPLVT         1   5.3    28    32     448    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94366/ZN        -       B1->ZN F     INR2D2HPBWPLVT         1   5.1    14    10     458    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94337/ZN        -       A1->ZN R     NR2D2HPBWPLVT          1   5.2    27    18     476    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97906/ZN        -       A->ZN  F     MAOI222D1HPBWPLVT      1   5.0    59    35     512    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97905/CO        -       A->CO  F     FCICIND1HPBWPLVT       2   6.4    31    58     570    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92472__1617/Z   -       A1->Z  F     OR2XD1HPBWPLVT         1   6.3    23    37     607    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92273__2802/Z   -       A1->Z  F     OR4D8HPBWPLVT          2 504.2   168   161     768    (-,-) 
  intr_RDC_o                                -       -      F     (port)                 -     -     -     7     774    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 6: MET (1127 ps) Late External Delay Assertion at pin hrdata_o[18]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[18]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     773                  
             Slack:=    1127                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11327 

#--------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)         2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT      3  27.4    29    88      88    (-,-) 
  dut_pmu_ahb/g94547/ZN                     -       A1->ZN F     ND2D8HPBWPLVT        9  55.0    37    29     117    (-,-) 
  dut_pmu_ahb/g76610/Z                      -       I->Z   F     BUFFD4HPBWPLVT      15  39.4    28    37     154    (-,-) 
  dut_pmu_ahb/g117498/ZN                    -       A1->ZN R     NR2D1HPBWPLVT       13  32.9   220   127     281    (-,-) 
  dut_pmu_ahb/g117345/Z                     -       I->Z   R     CKBD1HPBWPLVT       12  28.9   108    86     367    (-,-) 
  dut_pmu_ahb/g117344/Z                     -       I->Z   R     BUFFD2HPBWPLVT      14  35.7    67    57     424    (-,-) 
  dut_pmu_ahb/g117680/ZN                    -       A1->ZN R     INR2D1HPBWPLVT       6  14.0   117    82     507    (-,-) 
  dut_pmu_ahb/g116382/Z                     -       B1->Z  R     AO221D0HPBWPLVT      1   3.2    32    53     560    (-,-) 
  dut_pmu_ahb/g115567/Z                     -       C->Z   R     AO221D0HPBWPLVT      1   6.5    51    50     609    (-,-) 
  dut_pmu_ahb/g115528/Z                     -       A1->Z  R     OR2D8HPBWPLVT        1 502.1   229   154     764    (-,-) 
  hrdata_o[18]                              -       -      R     (port)               -     -     -     9     773    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 7: MET (1130 ps) Late External Delay Assertion at pin hrdata_o[8]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[2]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     770                  
             Slack:=    1130                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11337 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[2]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[2]/QN -       CP->QN R     DFD2HPBWPLVT           4  28.3    54   103     103    (-,-) 
  dut_pmu_ahb/g94546/ZN                     -       A1->ZN F     ND2D8HPBWPLVT         13  39.7    34    27     130    (-,-) 
  dut_pmu_ahb/g117502/ZN                    -       A2->ZN R     NR2D1HPBWPLVT         13  33.3   223   131     260    (-,-) 
  dut_pmu_ahb/g117424/ZN                    -       I->ZN  F     INVD3HPBWPLVT          3   9.9    53    10     270    (-,-) 
  dut_pmu_ahb/g117413/ZN                    -       I->ZN  R     CKND1HPBWPLVT          8  19.2    72    52     322    (-,-) 
  dut_pmu_ahb/g117409/Z                     -       I->Z   R     CKBD1HPBWPLVT         14  34.8   127    89     411    (-,-) 
  dut_pmu_ahb/g117408/Z                     -       I->Z   R     CKBD1HPBWP             7  16.7    77    73     484    (-,-) 
  dut_pmu_ahb/g116444/Z                     -       A1->Z  R     AO221D0HPBWPLVT        1   3.5    35    46     530    (-,-) 
  dut_pmu_ahb/g116010/ZN                    -       C->ZN  F     AOI211XD0HPBWPLVT      1   3.7    56    26     556    (-,-) 
  dut_pmu_ahb/g115801/Z                     -       A1->Z  F     AO31D1HPBWPLVT         1   3.8    21    40     596    (-,-) 
  dut_pmu_ahb/g115489/ZN                    -       A2->ZN R     ND4D8HPBWPLVT          1 502.1   232   165     761    (-,-) 
  hrdata_o[8]                               -       -      R     (port)                 -     -     -     9     770    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 8: MET (1131 ps) Late External Delay Assertion at pin hrdata_o[19]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[19]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     769                  
             Slack:=    1131                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11326 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[5]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[5]/Q  -       CP->Q  F     DFQD4HPBWPLVT          8  47.6    38    80      80    (-,-) 
  dut_pmu_ahb/g117511/ZN                    -       I->ZN  R     INVD1HPBWPLVT          3   9.1    38    30     110    (-,-) 
  dut_pmu_ahb/g117497/ZN                    -       A2->ZN F     ND2D1HPBWPLVT          4  15.0    67    44     154    (-,-) 
  dut_pmu_ahb/g117177/ZN                    -       A1->ZN R     NR2D1HPBWPLVT          3   8.6    67    51     205    (-,-) 
  dut_pmu_ahb/g117142/Z                     -       I->Z   R     BUFFD2HPBWPLVT        15  33.6    63    54     259    (-,-) 
  dut_pmu_ahb/g117140/Z                     -       I->Z   R     BUFFD2HPBWPLVT        14  34.5    65    54     313    (-,-) 
  dut_pmu_ahb/g117124/ZN                    -       I->ZN  F     INVD2HPBWPLVT         10  25.1    41    30     343    (-,-) 
  dut_pmu_ahb/g117131/ZN                    -       I->ZN  R     INVD1HPBWPLVT         14  34.4   126    78     422    (-,-) 
  dut_pmu_ahb/g117137/Z                     -       I->Z   R     BUFFD2HPBWPLVT        15  36.3    69    58     480    (-,-) 
  dut_pmu_ahb/g117135/ZN                    -       I->ZN  F     INVD1HPBWPLVT          2   6.0    30    20     500    (-,-) 
  dut_pmu_ahb/g117134/ZN                    -       I->ZN  R     INVD1HPBWPLVT          2   6.0    27    22     522    (-,-) 
  dut_pmu_ahb/g116029/ZN                    -       A1->ZN F     AOI211XD0HPBWPLVT      1   3.7    42    31     554    (-,-) 
  dut_pmu_ahb/g115734/Z                     -       A2->Z  F     AO31D1HPBWPLVT         1   3.7    20    40     594    (-,-) 
  dut_pmu_ahb/g115490/ZN                    -       A3->ZN R     ND4D8HPBWPLVT          1 502.1   232   166     760    (-,-) 
  hrdata_o[19]                              -       -      R     (port)                 -     -     -     9     769    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 9: MET (1131 ps) Late External Delay Assertion at pin hrdata_o[27]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[27]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     769                  
             Slack:=    1131                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11318 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[5]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[5]/Q  -       CP->Q  F     DFQD4HPBWPLVT          8  47.6    38    80      80    (-,-) 
  dut_pmu_ahb/g117511/ZN                    -       I->ZN  R     INVD1HPBWPLVT          3   9.1    38    30     110    (-,-) 
  dut_pmu_ahb/g117497/ZN                    -       A2->ZN F     ND2D1HPBWPLVT          4  15.0    67    44     154    (-,-) 
  dut_pmu_ahb/g117177/ZN                    -       A1->ZN R     NR2D1HPBWPLVT          3   8.6    67    51     205    (-,-) 
  dut_pmu_ahb/g117142/Z                     -       I->Z   R     BUFFD2HPBWPLVT        15  33.6    63    54     259    (-,-) 
  dut_pmu_ahb/g117140/Z                     -       I->Z   R     BUFFD2HPBWPLVT        14  34.5    65    54     313    (-,-) 
  dut_pmu_ahb/g117124/ZN                    -       I->ZN  F     INVD2HPBWPLVT         10  25.1    41    30     343    (-,-) 
  dut_pmu_ahb/g117131/ZN                    -       I->ZN  R     INVD1HPBWPLVT         14  34.4   126    78     422    (-,-) 
  dut_pmu_ahb/g117137/Z                     -       I->Z   R     BUFFD2HPBWPLVT        15  36.3    69    58     480    (-,-) 
  dut_pmu_ahb/g117135/ZN                    -       I->ZN  F     INVD1HPBWPLVT          2   6.0    30    20     500    (-,-) 
  dut_pmu_ahb/g117134/ZN                    -       I->ZN  R     INVD1HPBWPLVT          2   6.0    27    22     522    (-,-) 
  dut_pmu_ahb/g116020/ZN                    -       A1->ZN F     AOI211XD0HPBWPLVT      1   3.7    42    31     554    (-,-) 
  dut_pmu_ahb/g115740/Z                     -       A2->Z  F     AO31D1HPBWPLVT         1   3.7    21    40     594    (-,-) 
  dut_pmu_ahb/g115501/ZN                    -       A3->ZN R     ND4D8HPBWPLVT          1 502.1   232   166     760    (-,-) 
  hrdata_o[27]                              -       -      R     (port)                 -     -     -     9     769    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 10: MET (1133 ps) Late External Delay Assertion at pin hrdata_o[21]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[21]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     767                  
             Slack:=    1133                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11324 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT        3  27.4    29    88      88    (-,-) 
  dut_pmu_ahb/g94560/ZN                     -       A1->ZN F     ND2D4HPBWPLVT         15  42.6    49    33     121    (-,-) 
  dut_pmu_ahb/g117499/ZN                    -       A1->ZN R     NR2D1HPBWPLVT         13  30.2   203   122     242    (-,-) 
  dut_pmu_ahb/g117359/Z                     -       I->Z   R     CKBD1HPBWP             9  22.3   101    91     333    (-,-) 
  dut_pmu_ahb/drc_buf_sp121191/Z            -       I->Z   R     BUFFD2HPBWPLVT        10  24.3    48    46     380    (-,-) 
  dut_pmu_ahb/drc_buf_sp121190/Z            -       I->Z   R     CKBD1HPBWPLVT         14  34.2   125    86     465    (-,-) 
  dut_pmu_ahb/g117164/Z                     -       A1->Z  R     AN2XD1HPBWPLVT         7  17.5    68    61     527    (-,-) 
  dut_pmu_ahb/g115779/Z                     -       A1->Z  R     AO222D1HPBWPLVT        1   3.5    23    34     561    (-,-) 
  dut_pmu_ahb/g115657/ZN                    -       B->ZN  F     AOI211XD0HPBWPLVT      1   3.7    52    24     585    (-,-) 
  dut_pmu_ahb/g115530/ZN                    -       A3->ZN R     ND4D8HPBWPLVT          1 502.1   232   173     758    (-,-) 
  hrdata_o[21]                              -       -      R     (port)                 -     -     -     9     767    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 11: MET (1135 ps) Late External Delay Assertion at pin hrdata_o[25]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[25]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     765                  
             Slack:=    1135                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11320 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT       3  27.4    29    88      88    (-,-) 
  dut_pmu_ahb/g94547/ZN                     -       A1->ZN F     ND2D8HPBWPLVT         9  55.0    37    29     117    (-,-) 
  dut_pmu_ahb/g76610/Z                      -       I->Z   F     BUFFD4HPBWPLVT       15  39.4    28    37     154    (-,-) 
  dut_pmu_ahb/g117498/ZN                    -       A1->ZN R     NR2D1HPBWPLVT        13  32.9   220   127     281    (-,-) 
  dut_pmu_ahb/g117345/Z                     -       I->Z   R     CKBD1HPBWPLVT        12  28.9   108    86     367    (-,-) 
  dut_pmu_ahb/g117344/Z                     -       I->Z   R     BUFFD2HPBWPLVT       14  35.7    67    57     424    (-,-) 
  dut_pmu_ahb/g117680/ZN                    -       A1->ZN R     INR2D1HPBWPLVT        6  14.0   117    82     507    (-,-) 
  dut_pmu_ahb/g115697/Z                     -       B1->Z  R     AO221D0HPBWPLVT       1   3.2    32    53     560    (-,-) 
  dut_pmu_ahb/g115607/ZN                    -       C->ZN  F     AOI221D0HPBWPLVT      1   3.7    53    24     584    (-,-) 
  dut_pmu_ahb/g115495/ZN                    -       A3->ZN R     ND4D8HPBWPLVT         1 502.1   232   173     756    (-,-) 
  hrdata_o[25]                              -       -      R     (port)                -     -     -     9     765    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 12: MET (1136 ps) Late External Delay Assertion at pin hrdata_o[13]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     764                  
             Slack:=    1136                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11332 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT       3  27.4    29    88      88    (-,-) 
  dut_pmu_ahb/g94547/ZN                     -       A1->ZN F     ND2D8HPBWPLVT         9  55.0    37    29     117    (-,-) 
  dut_pmu_ahb/g76610/Z                      -       I->Z   F     BUFFD4HPBWPLVT       15  39.4    28    37     154    (-,-) 
  dut_pmu_ahb/g117498/ZN                    -       A1->ZN R     NR2D1HPBWPLVT        13  32.9   220   127     281    (-,-) 
  dut_pmu_ahb/g117345/Z                     -       I->Z   R     CKBD1HPBWPLVT        12  28.9   108    86     367    (-,-) 
  dut_pmu_ahb/g117344/Z                     -       I->Z   R     BUFFD2HPBWPLVT       14  35.7    67    57     424    (-,-) 
  dut_pmu_ahb/drc_buf_sp121110/Z            -       I->Z   R     BUFFD2HPBWPLVT       10  25.0    48    46     470    (-,-) 
  dut_pmu_ahb/drc_buf_sp121109/Z            -       I->Z   R     BUFFD2HPBWPLVT        9  22.1    43    42     512    (-,-) 
  dut_pmu_ahb/g116009/ZN                    -       B2->ZN F     AOI221D0HPBWPLVT      1   3.7    49    35     547    (-,-) 
  dut_pmu_ahb/g115595/Z                     -       A2->Z  F     AO31D1HPBWPLVT        1   3.7    21    42     589    (-,-) 
  dut_pmu_ahb/g115496/ZN                    -       A3->ZN R     ND4D8HPBWPLVT         1 502.1   232   166     755    (-,-) 
  hrdata_o[13]                              -       -      R     (port)                -     -     -     9     764    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 13: MET (1137 ps) Late External Delay Assertion at pin hrdata_o[17]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[17]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     763                  
             Slack:=    1137                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11328 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT       3  27.4    29    88      88    (-,-) 
  dut_pmu_ahb/g94547/ZN                     -       A1->ZN F     ND2D8HPBWPLVT         9  55.0    37    29     117    (-,-) 
  dut_pmu_ahb/g76610/Z                      -       I->Z   F     BUFFD4HPBWPLVT       15  39.4    28    37     154    (-,-) 
  dut_pmu_ahb/g117498/ZN                    -       A1->ZN R     NR2D1HPBWPLVT        13  32.9   220   127     281    (-,-) 
  dut_pmu_ahb/g117345/Z                     -       I->Z   R     CKBD1HPBWPLVT        12  28.9   108    86     367    (-,-) 
  dut_pmu_ahb/g117344/Z                     -       I->Z   R     BUFFD2HPBWPLVT       14  35.7    67    57     424    (-,-) 
  dut_pmu_ahb/g117680/ZN                    -       A1->ZN R     INR2D1HPBWPLVT        6  14.0   117    82     507    (-,-) 
  dut_pmu_ahb/g116383/Z                     -       B1->Z  R     AO221D0HPBWPLVT       1   3.2    32    53     560    (-,-) 
  dut_pmu_ahb/g115571/ZN                    -       C->ZN  F     AOI221D0HPBWPLVT      1   3.8    56    24     584    (-,-) 
  dut_pmu_ahb/g115506/ZN                    -       A1->ZN R     ND4D8HPBWPLVT         1 502.1   232   171     754    (-,-) 
  hrdata_o[17]                              -       -      R     (port)                -     -     -     9     763    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 14: MET (1137 ps) Late External Delay Assertion at pin hrdata_o[22]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[22]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     763                  
             Slack:=    1137                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11323 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT       3  27.4    29    88      88    (-,-) 
  dut_pmu_ahb/g94547/ZN                     -       A1->ZN F     ND2D8HPBWPLVT         9  55.0    37    29     117    (-,-) 
  dut_pmu_ahb/g76610/Z                      -       I->Z   F     BUFFD4HPBWPLVT       15  39.4    28    37     154    (-,-) 
  dut_pmu_ahb/g117498/ZN                    -       A1->ZN R     NR2D1HPBWPLVT        13  32.9   220   127     281    (-,-) 
  dut_pmu_ahb/g117345/Z                     -       I->Z   R     CKBD1HPBWPLVT        12  28.9   108    86     367    (-,-) 
  dut_pmu_ahb/g117344/Z                     -       I->Z   R     BUFFD2HPBWPLVT       14  35.7    67    57     424    (-,-) 
  dut_pmu_ahb/g117680/ZN                    -       A1->ZN R     INR2D1HPBWPLVT        6  14.0   117    82     507    (-,-) 
  dut_pmu_ahb/g116415/Z                     -       B1->Z  R     AO221D0HPBWPLVT       1   3.2    32    53     560    (-,-) 
  dut_pmu_ahb/g115543/ZN                    -       C->ZN  F     AOI221D0HPBWPLVT      1   3.8    56    24     584    (-,-) 
  dut_pmu_ahb/g115504/ZN                    -       A1->ZN R     ND4D8HPBWPLVT         1 502.1   232   171     754    (-,-) 
  hrdata_o[22]                              -       -      R     (port)                -     -     -     9     763    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 15: MET (1137 ps) Late External Delay Assertion at pin hrdata_o[23]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[23]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     763                  
             Slack:=    1137                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11322 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT       3  27.4    29    88      88    (-,-) 
  dut_pmu_ahb/g94547/ZN                     -       A1->ZN F     ND2D8HPBWPLVT         9  55.0    37    29     117    (-,-) 
  dut_pmu_ahb/g76610/Z                      -       I->Z   F     BUFFD4HPBWPLVT       15  39.4    28    37     154    (-,-) 
  dut_pmu_ahb/g117498/ZN                    -       A1->ZN R     NR2D1HPBWPLVT        13  32.9   220   127     281    (-,-) 
  dut_pmu_ahb/g117345/Z                     -       I->Z   R     CKBD1HPBWPLVT        12  28.9   108    86     367    (-,-) 
  dut_pmu_ahb/g117344/Z                     -       I->Z   R     BUFFD2HPBWPLVT       14  35.7    67    57     424    (-,-) 
  dut_pmu_ahb/g117680/ZN                    -       A1->ZN R     INR2D1HPBWPLVT        6  14.0   117    82     507    (-,-) 
  dut_pmu_ahb/g116387/Z                     -       B1->Z  R     AO221D0HPBWPLVT       1   3.2    32    53     560    (-,-) 
  dut_pmu_ahb/g115564/ZN                    -       C->ZN  F     AOI221D0HPBWPLVT      1   3.8    56    24     584    (-,-) 
  dut_pmu_ahb/g115529/ZN                    -       A1->ZN R     ND4D8HPBWPLVT         1 502.1   232   171     754    (-,-) 
  hrdata_o[23]                              -       -      R     (port)                -     -     -     9     763    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 16: MET (1137 ps) Late External Delay Assertion at pin hrdata_o[1]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[5]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     763                  
             Slack:=    1137                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11344 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[5]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[5]/Q  -       CP->Q  F     DFQD4HPBWPLVT         8  47.6    38    80      80    (-,-) 
  dut_pmu_ahb/g117511/ZN                    -       I->ZN  R     INVD1HPBWPLVT         3   9.1    38    30     110    (-,-) 
  dut_pmu_ahb/g117497/ZN                    -       A2->ZN F     ND2D1HPBWPLVT         4  15.0    67    44     154    (-,-) 
  dut_pmu_ahb/g117329/ZN                    -       I->ZN  R     INVD3HPBWPLVT        15  38.0    53    43     197    (-,-) 
  dut_pmu_ahb/g117109/ZN                    -       A2->ZN F     ND2D1HPBWPLVT         7  18.4    79    53     250    (-,-) 
  dut_pmu_ahb/g117075/ZN                    -       I->ZN  R     INVD1HPBWPLVT         8  20.2    79    60     310    (-,-) 
  dut_pmu_ahb/g117074/Z                     -       I->Z   R     BUFFD2HPBWPLVT       13  29.3    56    50     360    (-,-) 
  dut_pmu_ahb/g117069/Z                     -       I->Z   R     CKBD1HPBWPLVT        14  33.4   122    85     445    (-,-) 
  dut_pmu_ahb/g116333/ZN                    -       C1->ZN F     AOI222D0HPBWPLVT      1   3.8    72    48     493    (-,-) 
  dut_pmu_ahb/g115624/Z                     -       A3->Z  F     AN4XD1HPBWPLVT        1   3.2    17    37     530    (-,-) 
  dut_pmu_ahb/g115542/ZN                    -       B2->ZN R     OAI221D0HPBWPLVT      1   6.5   104    63     594    (-,-) 
  dut_pmu_ahb/g115508/Z                     -       A1->Z  R     OR2D8HPBWPLVT         1 502.1   229   160     754    (-,-) 
  hrdata_o[1]                               -       -      R     (port)                -     -     -     9     763    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 17: MET (1137 ps) Late External Delay Assertion at pin hrdata_o[28]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[28]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     763                  
             Slack:=    1137                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11317 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT       3  27.4    29    88      88    (-,-) 
  dut_pmu_ahb/g94547/ZN                     -       A1->ZN F     ND2D8HPBWPLVT         9  55.0    37    29     117    (-,-) 
  dut_pmu_ahb/g76610/Z                      -       I->Z   F     BUFFD4HPBWPLVT       15  39.4    28    37     154    (-,-) 
  dut_pmu_ahb/g117498/ZN                    -       A1->ZN R     NR2D1HPBWPLVT        13  32.9   220   127     281    (-,-) 
  dut_pmu_ahb/g117345/Z                     -       I->Z   R     CKBD1HPBWPLVT        12  28.9   108    86     367    (-,-) 
  dut_pmu_ahb/g117344/Z                     -       I->Z   R     BUFFD2HPBWPLVT       14  35.7    67    57     424    (-,-) 
  dut_pmu_ahb/drc_buf_sp121110/Z            -       I->Z   R     BUFFD2HPBWPLVT       10  25.0    48    46     470    (-,-) 
  dut_pmu_ahb/drc_buf_sp121109/Z            -       I->Z   R     BUFFD2HPBWPLVT        9  22.1    43    42     512    (-,-) 
  dut_pmu_ahb/g116045/ZN                    -       B2->ZN F     AOI221D0HPBWPLVT      1   3.7    56    35     547    (-,-) 
  dut_pmu_ahb/g115545/Z                     -       A2->Z  F     AO31D1HPBWPLVT        1   3.8    22    44     590    (-,-) 
  dut_pmu_ahb/g115505/ZN                    -       A1->ZN R     ND4D8HPBWPLVT         1 502.1   232   163     754    (-,-) 
  hrdata_o[28]                              -       -      R     (port)                -     -     -     9     763    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 18: MET (1138 ps) Late External Delay Assertion at pin hrdata_o[9]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     762                  
             Slack:=    1138                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11336 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT       3  27.4    29    88      88    (-,-) 
  dut_pmu_ahb/g94547/ZN                     -       A1->ZN F     ND2D8HPBWPLVT         9  55.0    37    29     117    (-,-) 
  dut_pmu_ahb/g76610/Z                      -       I->Z   F     BUFFD4HPBWPLVT       15  39.4    28    37     154    (-,-) 
  dut_pmu_ahb/g117498/ZN                    -       A1->ZN R     NR2D1HPBWPLVT        13  32.9   220   127     281    (-,-) 
  dut_pmu_ahb/g117345/Z                     -       I->Z   R     CKBD1HPBWPLVT        12  28.9   108    86     367    (-,-) 
  dut_pmu_ahb/g117344/Z                     -       I->Z   R     BUFFD2HPBWPLVT       14  35.7    67    57     424    (-,-) 
  dut_pmu_ahb/drc_buf_sp121110/Z            -       I->Z   R     BUFFD2HPBWPLVT       10  25.0    48    46     470    (-,-) 
  dut_pmu_ahb/drc_buf_sp121109/Z            -       I->Z   R     BUFFD2HPBWPLVT        9  22.1    43    42     512    (-,-) 
  dut_pmu_ahb/g116037/ZN                    -       B1->ZN F     AOI221D0HPBWPLVT      1   3.7    57    36     548    (-,-) 
  dut_pmu_ahb/g115738/Z                     -       A1->Z  F     AO31D1HPBWPLVT        1   3.7    21    40     588    (-,-) 
  dut_pmu_ahb/g115519/ZN                    -       A3->ZN R     ND4D8HPBWPLVT         1 502.1   232   166     753    (-,-) 
  hrdata_o[9]                               -       -      R     (port)                -     -     -     9     762    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 19: MET (1138 ps) Late External Delay Assertion at pin hrdata_o[16]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[16]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     762                  
             Slack:=    1138                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11329 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT       3  27.4    29    88      88    (-,-) 
  dut_pmu_ahb/g94547/ZN                     -       A1->ZN F     ND2D8HPBWPLVT         9  55.0    37    29     117    (-,-) 
  dut_pmu_ahb/g76610/Z                      -       I->Z   F     BUFFD4HPBWPLVT       15  39.4    28    37     154    (-,-) 
  dut_pmu_ahb/g117498/ZN                    -       A1->ZN R     NR2D1HPBWPLVT        13  32.9   220   127     281    (-,-) 
  dut_pmu_ahb/g117345/Z                     -       I->Z   R     CKBD1HPBWPLVT        12  28.9   108    86     367    (-,-) 
  dut_pmu_ahb/g117344/Z                     -       I->Z   R     BUFFD2HPBWPLVT       14  35.7    67    57     424    (-,-) 
  dut_pmu_ahb/drc_buf_sp121110/Z            -       I->Z   R     BUFFD2HPBWPLVT       10  25.0    48    46     470    (-,-) 
  dut_pmu_ahb/drc_buf_sp121109/Z            -       I->Z   R     BUFFD2HPBWPLVT        9  22.1    43    42     512    (-,-) 
  dut_pmu_ahb/g116034/ZN                    -       B1->ZN F     AOI221D0HPBWPLVT      1   3.7    57    36     548    (-,-) 
  dut_pmu_ahb/g115737/Z                     -       A1->Z  F     AO31D1HPBWPLVT        1   3.7    21    40     588    (-,-) 
  dut_pmu_ahb/g115512/ZN                    -       A3->ZN R     ND4D8HPBWPLVT         1 502.1   232   166     753    (-,-) 
  hrdata_o[16]                              -       -      R     (port)                -     -     -     9     762    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 20: MET (1139 ps) Late External Delay Assertion at pin hrdata_o[31]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[2]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[31]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     761                  
             Slack:=    1139                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11314 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[2]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[2]/QN -       CP->QN R     DFD2HPBWPLVT           4  28.3    54   103     103    (-,-) 
  dut_pmu_ahb/g94546/ZN                     -       A1->ZN F     ND2D8HPBWPLVT         13  39.7    34    27     130    (-,-) 
  dut_pmu_ahb/g117502/ZN                    -       A2->ZN R     NR2D1HPBWPLVT         13  33.3   223   131     260    (-,-) 
  dut_pmu_ahb/g117424/ZN                    -       I->ZN  F     INVD3HPBWPLVT          3   9.9    53    10     270    (-,-) 
  dut_pmu_ahb/g117413/ZN                    -       I->ZN  R     CKND1HPBWPLVT          8  19.2    72    52     322    (-,-) 
  dut_pmu_ahb/g117409/Z                     -       I->Z   R     CKBD1HPBWPLVT         14  34.8   127    89     411    (-,-) 
  dut_pmu_ahb/g117408/Z                     -       I->Z   R     CKBD1HPBWP             7  16.7    77    73     484    (-,-) 
  dut_pmu_ahb/g115649/ZN                    -       A2->ZN F     AOI221D0HPBWPLVT       1   3.7    62    33     516    (-,-) 
  dut_pmu_ahb/g115540/ZN                    -       A2->ZN R     AOI31D1HPBWPLVT        1   3.5    52    38     554    (-,-) 
  dut_pmu_ahb/g115516/ZN                    -       B->ZN  F     AOI211XD0HPBWPLVT      1   3.8    50    28     583    (-,-) 
  dut_pmu_ahb/g115499/ZN                    -       A1->ZN R     ND4D8HPBWPLVT          1 502.1   232   169     752    (-,-) 
  hrdata_o[31]                              -       -      R     (port)                 -     -     -     9     761    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 21: MET (1140 ps) Late External Delay Assertion at pin hrdata_o[5]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     760                  
             Slack:=    1140                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11340 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT       3  27.4    29    88      88    (-,-) 
  dut_pmu_ahb/g94547/ZN                     -       A1->ZN F     ND2D8HPBWPLVT         9  55.0    37    29     117    (-,-) 
  dut_pmu_ahb/g76610/Z                      -       I->Z   F     BUFFD4HPBWPLVT       15  39.4    28    37     154    (-,-) 
  dut_pmu_ahb/g117498/ZN                    -       A1->ZN R     NR2D1HPBWPLVT        13  32.9   220   127     281    (-,-) 
  dut_pmu_ahb/g117345/Z                     -       I->Z   R     CKBD1HPBWPLVT        12  28.9   108    86     367    (-,-) 
  dut_pmu_ahb/g117344/Z                     -       I->Z   R     BUFFD2HPBWPLVT       14  35.7    67    57     424    (-,-) 
  dut_pmu_ahb/drc_buf_sp121110/Z            -       I->Z   R     BUFFD2HPBWPLVT       10  25.0    48    46     470    (-,-) 
  dut_pmu_ahb/drc_buf_sp121109/Z            -       I->Z   R     BUFFD2HPBWPLVT        9  22.1    43    42     512    (-,-) 
  dut_pmu_ahb/g115906/ZN                    -       B1->ZN F     AOI221D0HPBWPLVT      1   3.7    49    36     548    (-,-) 
  dut_pmu_ahb/g115739/Z                     -       A1->Z  F     AO31D1HPBWPLVT        1   3.8    21    39     586    (-,-) 
  dut_pmu_ahb/g115515/ZN                    -       A2->ZN R     ND4D8HPBWPLVT         1 502.1   232   165     751    (-,-) 
  hrdata_o[5]                               -       -      R     (port)                -     -     -     9     760    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 22: MET (1147 ps) Late External Delay Assertion at pin hrdata_o[30]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[2]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[30]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     753                  
             Slack:=    1147                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11315 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[2]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[2]/QN -       CP->QN R     DFD2HPBWPLVT           4  28.3    54   103     103    (-,-) 
  dut_pmu_ahb/g94546/ZN                     -       A1->ZN F     ND2D8HPBWPLVT         13  39.7    34    27     130    (-,-) 
  dut_pmu_ahb/g117502/ZN                    -       A2->ZN R     NR2D1HPBWPLVT         13  33.3   223   131     260    (-,-) 
  dut_pmu_ahb/g117424/ZN                    -       I->ZN  F     INVD3HPBWPLVT          3   9.9    53    10     270    (-,-) 
  dut_pmu_ahb/g117413/ZN                    -       I->ZN  R     CKND1HPBWPLVT          8  19.2    72    52     322    (-,-) 
  dut_pmu_ahb/g117409/Z                     -       I->Z   R     CKBD1HPBWPLVT         14  34.8   127    89     411    (-,-) 
  dut_pmu_ahb/g117408/Z                     -       I->Z   R     CKBD1HPBWP             7  16.7    77    73     484    (-,-) 
  dut_pmu_ahb/g115654/ZN                    -       A2->ZN F     AOI211XD0HPBWPLVT      1   3.7    48    35     519    (-,-) 
  dut_pmu_ahb/g115548/ZN                    -       A2->ZN R     ND4D1HPBWPLVT          1   3.1    36    23     542    (-,-) 
  dut_pmu_ahb/g115520/ZN                    -       A1->ZN F     AOI221D0HPBWPLVT       1   3.8    56    31     574    (-,-) 
  dut_pmu_ahb/g115500/ZN                    -       A1->ZN R     ND4D8HPBWPLVT          1 502.1   232   171     744    (-,-) 
  hrdata_o[30]                              -       -      R     (port)                 -     -     -     9     753    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 23: MET (1147 ps) Late External Delay Assertion at pin hrdata_o[15]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     753                  
             Slack:=    1147                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11330 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT        3  27.4    29    88      88    (-,-) 
  dut_pmu_ahb/g94560/ZN                     -       A1->ZN F     ND2D4HPBWPLVT         15  42.6    49    33     121    (-,-) 
  dut_pmu_ahb/g117499/ZN                    -       A1->ZN R     NR2D1HPBWPLVT         13  30.2   203   122     242    (-,-) 
  dut_pmu_ahb/g117359/Z                     -       I->Z   R     CKBD1HPBWP             9  22.3   101    91     333    (-,-) 
  dut_pmu_ahb/drc_buf_sp121191/Z            -       I->Z   R     BUFFD2HPBWPLVT        10  24.3    48    46     380    (-,-) 
  dut_pmu_ahb/drc_buf_sp121190/Z            -       I->Z   R     CKBD1HPBWPLVT         14  34.2   125    86     465    (-,-) 
  dut_pmu_ahb/g116795/Z                     -       A1->Z  R     AO22D0HPBWPLVT         1   3.5    34    45     510    (-,-) 
  dut_pmu_ahb/g116015/ZN                    -       C->ZN  F     AOI211XD0HPBWPLVT      1   3.7    48    26     536    (-,-) 
  dut_pmu_ahb/g115741/Z                     -       A2->Z  F     AO31D1HPBWPLVT         1   3.7    20    42     578    (-,-) 
  dut_pmu_ahb/g115502/ZN                    -       A3->ZN R     ND4D8HPBWPLVT          1 502.1   232   166     744    (-,-) 
  hrdata_o[15]                              -       -      R     (port)                 -     -     -     9     753    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 24: MET (1148 ps) Late External Delay Assertion at pin intr_quota_o
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[7]/CP
          Clock: (R) clk
       Endpoint: (F) intr_quota_o
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     752                  
             Slack:=    1148                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11347 

#---------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags    Arc   Edge      Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[7]/CP              -       -      R     (arrival)         2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[7]/QN              -       CP->QN R     DFKCND4HPBWPLVT      7  28.9    31    88      88    (-,-) 
  dut_pmu_ahb/g94556/ZN                                  -       A1->ZN F     ND2D4HPBWPLVT        8  31.8    40    27     116    (-,-) 
  dut_pmu_ahb/g80479/ZN                                  -       A1->ZN R     NR2XD3HPBWPLVT       3  15.7    28    22     138    (-,-) 
  dut_pmu_ahb/g80475/ZN                                  -       I->ZN  F     INVD2HPBWPLVT        2  12.3    20    16     154    (-,-) 
  dut_pmu_ahb/g80431/Z                                   -       A1->Z  F     OR2D1HPBWPLVT        2   7.3    26    35     189    (-,-) 
  dut_pmu_ahb/g117300/Z                                  -       A1->Z  F     OR2D4HPBWPLVT       12  37.4    32    44     234    (-,-) 
  dut_pmu_ahb/g117212/ZN                                 -       I->ZN  R     INVD3HPBWPLVT       13  39.8    51    36     270    (-,-) 
  dut_pmu_ahb/g117198/Z                                  -       I->Z   R     BUFFD4HPBWPLVT       9  26.6    29    32     301    (-,-) 
  dut_pmu_ahb/g117197/ZN                                 -       I->ZN  F     INVD1HPBWPLVT        3   9.6    27    22     323    (-,-) 
  dut_pmu_ahb/g116909/Z                                  -       S->Z   R     MUX2D1HPBWPLVT       3   8.4    39    52     375    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_gt_163_37_g2287/ZN -       B1->ZN F     INR2XD0HPBWPLVT      2   5.9    36    26     402    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_gt_163_37_g2257/ZN -       A1->ZN F     IND3D1HPBWPLVT       2   6.4    53    51     452    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_gt_163_37_g2240/Z  -       B->Z   F     AO211D1HPBWPLVT      2   6.4    29    54     507    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_gt_163_37_g2234/Z  -       A2->Z  F     OA221D1HPBWPLVT      1   3.8    20    37     544    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_gt_163_37_g2232/ZN -       B->ZN  R     OAI31D1HPBWPLVT      1   3.8    58    20     564    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_gt_163_37_g2231/ZN -       B1->ZN F     IIND4D1HPBWPLVT      1   6.0    70    48     612    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g29183/Z           -       A1->Z  F     OR2D8HPBWPLVT        2 504.2   159   134     746    (-,-) 
  intr_quota_o                                           -       -      F     (port)               -     -     -     7     752    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 25: MET (1151 ps) Late External Delay Assertion at pin hrdata_o[14]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (F) hrdata_o[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     749                  
             Slack:=    1151                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11331 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT        3  27.4    29    88      88    (-,-) 
  dut_pmu_ahb/g94558/ZN                     -       A1->ZN F     NR2D3HPBWPLVT          4  19.9    28    17     105    (-,-) 
  dut_pmu_ahb/g121491/ZN                    -       I->ZN  R     INVD4HPBWPLVT         15  50.7    48    34     139    (-,-) 
  dut_pmu_ahb/g117504/ZN                    -       A1->ZN F     NR2D1HPBWPLVT          4  10.8    34    26     165    (-,-) 
  dut_pmu_ahb/g117466/Z                     -       I->Z   F     CKBD1HPBWPLVT         15  36.3   148   101     266    (-,-) 
  dut_pmu_ahb/g117461/Z                     -       I->Z   F     BUFFD4HPBWPLVT        13  31.7    28    52     318    (-,-) 
  dut_pmu_ahb/g117460/Z                     -       I->Z   F     CKBD1HPBWP            13  29.2   147   102     420    (-,-) 
  dut_pmu_ahb/g115921/Z                     -       B2->Z  F     AO22D0HPBWPLVT         1   3.4    28    61     481    (-,-) 
  dut_pmu_ahb/g115755/ZN                    -       C->ZN  R     AOI211XD0HPBWPLVT      1   3.8    76    38     519    (-,-) 
  dut_pmu_ahb/g115618/ZN                    -       A1->ZN F     ND4D1HPBWPLVT          1   3.7    52    37     556    (-,-) 
  dut_pmu_ahb/g115566/ZN                    -       A1->ZN R     AOI22D1HPBWPLVT        1   3.7    34    28     585    (-,-) 
  dut_pmu_ahb/g115493/ZN                    -       A1->ZN F     ND4D8HPBWPLVT          1 502.1   154   156     740    (-,-) 
  hrdata_o[14]                              -       -      F     (port)                 -     -     -     9     749    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 26: MET (1151 ps) Late External Delay Assertion at pin hrdata_o[11]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     749                  
             Slack:=    1151                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11334 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[3]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[3]/QN -       CP->QN R     DFKCND4HPBWPLVT        3  27.4    29    88      88    (-,-) 
  dut_pmu_ahb/g94547/ZN                     -       A1->ZN F     ND2D8HPBWPLVT          9  55.0    37    29     117    (-,-) 
  dut_pmu_ahb/g76610/Z                      -       I->Z   F     BUFFD4HPBWPLVT        15  39.4    28    37     154    (-,-) 
  dut_pmu_ahb/g117500/ZN                    -       A2->ZN R     NR2D2HPBWPLVT         13  33.5   116    72     225    (-,-) 
  dut_pmu_ahb/g117383/ZN                    -       I->ZN  F     INVD1HPBWPLVT          6  17.9    64    46     271    (-,-) 
  dut_pmu_ahb/g117382/ZN                    -       I->ZN  R     INVD2HPBWPLVT         13  29.8    59    46     317    (-,-) 
  dut_pmu_ahb/g117380/Z                     -       I->Z   R     CKBD1HPBWP            15  34.9   154   107     424    (-,-) 
  dut_pmu_ahb/g117378/ZN                    -       I->ZN  F     INVD1HPBWP             1   3.7    42    24     449    (-,-) 
  dut_pmu_ahb/g117377/ZN                    -       I->ZN  R     INVD1HPBWP             2   6.6    35    31     480    (-,-) 
  dut_pmu_ahb/g116496/Z                     -       A1->Z  R     AO222D1HPBWPLVT        1   3.5    25    32     511    (-,-) 
  dut_pmu_ahb/g116002/ZN                    -       B->ZN  F     AOI211XD0HPBWPLVT      1   3.7    56    24     535    (-,-) 
  dut_pmu_ahb/g115735/Z                     -       A1->Z  F     AO31D1HPBWPLVT         1   3.8    21    40     575    (-,-) 
  dut_pmu_ahb/g115498/ZN                    -       A2->ZN R     ND4D8HPBWPLVT          1 502.1   232   165     740    (-,-) 
  hrdata_o[11]                              -       -      R     (port)                 -     -     -     9     749    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 27: MET (1151 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[36]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[31]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[36]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      27                  
     Required Time:=    1973                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     722                  
             Slack:=    1151                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11242 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[31]                                            -       -      F     (arrival)             1  3.6   200     0     100    (-,-) 
  dut_pmu_ahb/g117666/ZN                                  -       B1->ZN R     INR2D1HPBWPLVT        2  7.6    91    79     179    (-,-) 
  dut_pmu_ahb/g93361/ZN                                   -       A2->ZN F     NR2XD1HPBWPLVT        1  5.5    37    27     206    (-,-) 
  dut_pmu_ahb/g93357/ZN                                   -       A1->ZN F     IND2D4HPBWPLVT        2 22.3    29    39     246    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95629/ZN                      -       I->ZN  R     INVD12HPBWPLVT       17 75.1    27    23     268    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95628/Z                       -       I->Z   R     BUFFD12HPBWPLVT      11 47.3    20    29     297    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94324/ZN                      -       A1->ZN F     ND2D2HPBWPLVT         1 15.2    35    24     321    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94314/ZN                      -       A2->ZN R     ND2D8HPBWPLVT        12 39.9    27    23     344    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94248/ZN                      -       A1->ZN F     NR2XD2HPBWPLVT        1 13.7    29    18     362    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g104428/ZN                     -       A1->ZN R     NR2D8HPBWPLVT         2 28.6    34    26     388    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g104427/ZN                     -       I->ZN  F     INVD8HPBWPLVT         9 28.8    17    13     401    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/fopt104426/Z                   -       I->Z   F     BUFFD4HPBWPLVT        8 23.0    19    27     428    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92879__7410/ZN                -       A1->ZN F     IOA21D2HPBWPLVT       4 10.8    31    36     464    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28394/ZN           -       A1->ZN F     IOA21D1HPBWPLVT       1  3.5    24    34     498    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28314/ZN           -       A1->ZN R     NR2XD0HPBWPLVT        1  3.9    33    25     522    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28247/Z            -       A2->Z  R     AN2XD1HPBWPLVT        1  5.7    26    32     555    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28126/ZN           -       A2->ZN F     ND2D2HPBWPLVT         2  7.3    21    17     572    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1346/ZN -       A1->ZN R     NR2XD1HPBWPLVT        3 10.3    41    27     599    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97318/Z                       -       A2->Z  R     OR2D4HPBWPLVT         4 11.7    19    36     634    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1213/Z  -       A2->Z  R     OR2D1HPBWPLVT         2  6.3    29    35     669    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1197/Z  -       A1->Z  R     OR2D1HPBWPLVT         2  7.3    32    36     706    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1174/ZN -       A1->ZN F     NR2XD1HPBWP           1  6.9    30    24     730    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1108/ZN -       A2->ZN R     ND2D3HPBWPLVT         1  8.6    20    18     748    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1093/ZN -       A1->ZN F     ND2D4HPBWPLVT         4 15.4    22    17     764    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1082/ZN -       A1->ZN R     ND2D3HPBWPLVT         3 13.0    24    18     782    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1073/ZN -       A1->ZN F     NR2XD2HPBWPLVT        1  4.3    18    11     793    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1062/Z  -       A1->Z  R     CKXOR2D2HPBWPLVT      1  3.3    18    29     822    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[36]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0     822    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 28: MET (1153 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[33]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[31]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[33]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      28                  
     Required Time:=    1972                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     719                  
             Slack:=    1153                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11242 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[31]                                            -       -      F     (arrival)             1  3.6   200     0     100    (-,-) 
  dut_pmu_ahb/g117666/ZN                                  -       B1->ZN R     INR2D1HPBWPLVT        2  7.6    91    79     179    (-,-) 
  dut_pmu_ahb/g93361/ZN                                   -       A2->ZN F     NR2XD1HPBWPLVT        1  5.5    37    27     206    (-,-) 
  dut_pmu_ahb/g93357/ZN                                   -       A1->ZN F     IND2D4HPBWPLVT        2 22.3    29    39     246    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95629/ZN                      -       I->ZN  R     INVD12HPBWPLVT       17 75.1    27    23     268    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95628/Z                       -       I->Z   R     BUFFD12HPBWPLVT      11 47.3    20    29     297    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94324/ZN                      -       A1->ZN F     ND2D2HPBWPLVT         1 15.2    35    24     321    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94314/ZN                      -       A2->ZN R     ND2D8HPBWPLVT        12 39.9    27    23     344    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94248/ZN                      -       A1->ZN F     NR2XD2HPBWPLVT        1 13.7    29    18     362    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g104428/ZN                     -       A1->ZN R     NR2D8HPBWPLVT         2 28.6    34    26     388    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g104427/ZN                     -       I->ZN  F     INVD8HPBWPLVT         9 28.8    17    13     401    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/fopt104426/Z                   -       I->Z   F     BUFFD4HPBWPLVT        8 23.0    19    27     428    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92879__7410/ZN                -       A1->ZN F     IOA21D2HPBWPLVT       4 10.8    31    36     464    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28394/ZN           -       A1->ZN F     IOA21D1HPBWPLVT       1  3.5    24    34     498    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28314/ZN           -       A1->ZN R     NR2XD0HPBWPLVT        1  3.9    33    25     522    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28247/Z            -       A2->Z  R     AN2XD1HPBWPLVT        1  5.7    26    32     555    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28126/ZN           -       A2->ZN F     ND2D2HPBWPLVT         2  7.3    21    17     572    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1346/ZN -       A1->ZN R     NR2XD1HPBWPLVT        3 10.3    41    27     599    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97318/Z                       -       A2->Z  R     OR2D4HPBWPLVT         4 11.7    19    36     634    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1213/Z  -       A2->Z  R     OR2D1HPBWPLVT         2  6.3    29    35     669    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1197/Z  -       A1->Z  R     OR2D1HPBWPLVT         2  7.3    32    36     706    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1174/ZN -       A1->ZN F     NR2XD1HPBWP           1  6.9    30    24     730    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1108/ZN -       A2->ZN R     ND2D3HPBWPLVT         1  8.6    20    18     748    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1093/ZN -       A1->ZN F     ND2D4HPBWPLVT         4 15.4    22    17     764    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1083/ZN -       A1->ZN R     ND2D1HPBWPLVT         2  6.7    32    22     787    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1061/ZN -       B1->ZN R     MOAI22D1HPBWPLVT      1  3.3    34    32     819    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[33]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0     819    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 29: MET (1153 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[35]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[31]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[35]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      28                  
     Required Time:=    1972                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     719                  
             Slack:=    1153                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11242 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[31]                                            -       -      F     (arrival)             1  3.6   200     0     100    (-,-) 
  dut_pmu_ahb/g117666/ZN                                  -       B1->ZN R     INR2D1HPBWPLVT        2  7.6    91    79     179    (-,-) 
  dut_pmu_ahb/g93361/ZN                                   -       A2->ZN F     NR2XD1HPBWPLVT        1  5.5    37    27     206    (-,-) 
  dut_pmu_ahb/g93357/ZN                                   -       A1->ZN F     IND2D4HPBWPLVT        2 22.3    29    39     246    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95629/ZN                      -       I->ZN  R     INVD12HPBWPLVT       17 75.1    27    23     268    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95628/Z                       -       I->Z   R     BUFFD12HPBWPLVT      11 47.3    20    29     297    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94324/ZN                      -       A1->ZN F     ND2D2HPBWPLVT         1 15.2    35    24     321    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94314/ZN                      -       A2->ZN R     ND2D8HPBWPLVT        12 39.9    27    23     344    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94248/ZN                      -       A1->ZN F     NR2XD2HPBWPLVT        1 13.7    29    18     362    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g104428/ZN                     -       A1->ZN R     NR2D8HPBWPLVT         2 28.6    34    26     388    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g104427/ZN                     -       I->ZN  F     INVD8HPBWPLVT         9 28.8    17    13     401    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/fopt104426/Z                   -       I->Z   F     BUFFD4HPBWPLVT        8 23.0    19    27     428    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92879__7410/ZN                -       A1->ZN F     IOA21D2HPBWPLVT       4 10.8    31    36     464    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28394/ZN           -       A1->ZN F     IOA21D1HPBWPLVT       1  3.5    24    34     498    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28314/ZN           -       A1->ZN R     NR2XD0HPBWPLVT        1  3.9    33    25     522    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28247/Z            -       A2->Z  R     AN2XD1HPBWPLVT        1  5.7    26    32     555    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28126/ZN           -       A2->ZN F     ND2D2HPBWPLVT         2  7.3    21    17     572    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1346/ZN -       A1->ZN R     NR2XD1HPBWPLVT        3 10.3    41    27     599    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97318/Z                       -       A2->Z  R     OR2D4HPBWPLVT         4 11.7    19    36     634    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1213/Z  -       A2->Z  R     OR2D1HPBWPLVT         2  6.3    29    35     669    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1197/Z  -       A1->Z  R     OR2D1HPBWPLVT         2  7.3    32    36     706    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1174/ZN -       A1->ZN F     NR2XD1HPBWP           1  6.9    30    24     730    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1108/ZN -       A2->ZN R     ND2D3HPBWPLVT         1  8.6    20    18     748    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1093/ZN -       A1->ZN F     ND2D4HPBWPLVT         4 15.4    22    17     764    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1085/ZN -       A1->ZN R     ND2D1HPBWPLVT         2  6.7    32    22     787    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1063/ZN -       B1->ZN R     MOAI22D1HPBWPLVT      1  3.3    34    32     818    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[35]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0     819    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 30: MET (1153 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[24]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[31]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      27                  
     Required Time:=    1973                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     720                  
             Slack:=    1153                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11242 

#---------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[31]                                            -       -      F     (arrival)            1  3.6   200     0     100    (-,-) 
  dut_pmu_ahb/g117666/ZN                                  -       B1->ZN R     INR2D1HPBWPLVT       2  7.6    91    79     179    (-,-) 
  dut_pmu_ahb/g93361/ZN                                   -       A2->ZN F     NR2XD1HPBWPLVT       1  5.5    37    27     206    (-,-) 
  dut_pmu_ahb/g93357/ZN                                   -       A1->ZN F     IND2D4HPBWPLVT       2 22.3    29    39     246    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95629/ZN                      -       I->ZN  R     INVD12HPBWPLVT      17 75.1    27    23     268    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95628/Z                       -       I->Z   R     BUFFD12HPBWPLVT     11 47.3    20    29     297    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94310/Z                       -       A2->Z  R     AN2D4HPBWPLVT        2 22.3    27    34     332    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94243/ZN                      -       A1->ZN F     NR2XD2HPBWPLVT       1 11.7    33    16     348    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94150/ZN                      -       A1->ZN R     NR2XD4HPBWPLVT       4 24.8    29    23     371    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94062/ZN                      -       I->ZN  F     INVD2HPBWPLVT        5 18.0    25    20     391    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92513__5115/ZN                -       A1->ZN F     IOA21D2HPBWPLVT      4 11.4    32    38     430    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28843/ZN           -       A1->ZN R     ND2D1HPBWPLVT        1  3.7    24    19     448    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28573/ZN           -       B->ZN  F     IOA21D1HPBWPLVT      1  4.6    27    20     468    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28340/ZN           -       A2->ZN R     NR2XD1HPBWPLVT       1  3.8    21    19     488    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28223/Z            -       A1->Z  R     AN3XD1HPBWPLVT       1  5.7    30    40     528    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28132/ZN           -       A2->ZN F     ND2D2HPBWPLVT        2  9.7    25    20     548    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1328/Z  -       A1->Z  F     AN2D2HPBWPLVT        2 12.4    21    31     579    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1191/ZN -       A2->ZN R     NR2XD3HPBWPLVT       2 10.4    19    18     597    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1158/ZN -       A1->ZN F     NR2XD2HPBWPLVT       2  9.1    23    14     611    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1155/ZN -       A1->ZN R     ND2D3HPBWPLVT        1  8.6    20    15     626    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1154/ZN -       A1->ZN F     ND2D4HPBWPLVT        5 18.4    25    18     644    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       A1->ZN R     AOI31D4HPBWPLVT      6 23.0    63    35     679    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT       3 12.0    25    16     696    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT        1  8.6    20    15     711    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT        2 14.3    25    16     727    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   F     BUFFD12HPBWPLVT     16 46.0    17    30     758    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97849/ZN                      -       A1->ZN F     IOA21D2HPBWPLVT      1  4.0    18    28     785    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1078/Z  -       A1->Z  R     XOR2D1HPBWPLVT       1  3.3    21    34     820    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[24]/D  -       -      R     DFKCND1HPBWPLVT      1    -     -     0     820    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 31: MET (1153 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[30]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[31]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      27                  
     Required Time:=    1973                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     720                  
             Slack:=    1153                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11242 

#---------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[31]                                            -       -      F     (arrival)            1  3.6   200     0     100    (-,-) 
  dut_pmu_ahb/g117666/ZN                                  -       B1->ZN R     INR2D1HPBWPLVT       2  7.6    91    79     179    (-,-) 
  dut_pmu_ahb/g93361/ZN                                   -       A2->ZN F     NR2XD1HPBWPLVT       1  5.5    37    27     206    (-,-) 
  dut_pmu_ahb/g93357/ZN                                   -       A1->ZN F     IND2D4HPBWPLVT       2 22.3    29    39     246    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95629/ZN                      -       I->ZN  R     INVD12HPBWPLVT      17 75.1    27    23     268    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95628/Z                       -       I->Z   R     BUFFD12HPBWPLVT     11 47.3    20    29     297    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94310/Z                       -       A2->Z  R     AN2D4HPBWPLVT        2 22.3    27    34     332    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94243/ZN                      -       A1->ZN F     NR2XD2HPBWPLVT       1 11.7    33    16     348    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94150/ZN                      -       A1->ZN R     NR2XD4HPBWPLVT       4 24.8    29    23     371    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94062/ZN                      -       I->ZN  F     INVD2HPBWPLVT        5 18.0    25    20     391    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92513__5115/ZN                -       A1->ZN F     IOA21D2HPBWPLVT      4 11.4    32    38     430    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28843/ZN           -       A1->ZN R     ND2D1HPBWPLVT        1  3.7    24    19     448    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28573/ZN           -       B->ZN  F     IOA21D1HPBWPLVT      1  4.6    27    20     468    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28340/ZN           -       A2->ZN R     NR2XD1HPBWPLVT       1  3.8    21    19     488    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28223/Z            -       A1->Z  R     AN3XD1HPBWPLVT       1  5.7    30    40     528    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28132/ZN           -       A2->ZN F     ND2D2HPBWPLVT        2  9.7    25    20     548    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1328/Z  -       A1->Z  F     AN2D2HPBWPLVT        2 12.4    21    31     579    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1191/ZN -       A2->ZN R     NR2XD3HPBWPLVT       2 10.4    19    18     597    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1158/ZN -       A1->ZN F     NR2XD2HPBWPLVT       2  9.1    23    14     611    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1155/ZN -       A1->ZN R     ND2D3HPBWPLVT        1  8.6    20    15     626    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1154/ZN -       A1->ZN F     ND2D4HPBWPLVT        5 18.4    25    18     644    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       A1->ZN R     AOI31D4HPBWPLVT      6 23.0    63    35     679    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT       3 12.0    25    16     696    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT        1  8.6    20    15     711    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT        2 14.3    25    16     727    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   F     BUFFD12HPBWPLVT     16 46.0    17    30     758    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97850/ZN                      -       A1->ZN F     IOA21D2HPBWPLVT      1  4.0    17    28     785    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1068/Z  -       A1->Z  R     XOR2D1HPBWPLVT       1  3.3    21    34     820    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[30]/D  -       -      R     DFKCND1HPBWPLVT      1    -     -     0     820    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 32: MET (1153 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[29]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[31]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      27                  
     Required Time:=    1973                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     720                  
             Slack:=    1153                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11242 

#---------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[31]                                            -       -      F     (arrival)            1  3.6   200     0     100    (-,-) 
  dut_pmu_ahb/g117666/ZN                                  -       B1->ZN R     INR2D1HPBWPLVT       2  7.6    91    79     179    (-,-) 
  dut_pmu_ahb/g93361/ZN                                   -       A2->ZN F     NR2XD1HPBWPLVT       1  5.5    37    27     206    (-,-) 
  dut_pmu_ahb/g93357/ZN                                   -       A1->ZN F     IND2D4HPBWPLVT       2 22.3    29    39     246    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95629/ZN                      -       I->ZN  R     INVD12HPBWPLVT      17 75.1    27    23     268    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95628/Z                       -       I->Z   R     BUFFD12HPBWPLVT     11 47.3    20    29     297    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94310/Z                       -       A2->Z  R     AN2D4HPBWPLVT        2 22.3    27    34     332    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94243/ZN                      -       A1->ZN F     NR2XD2HPBWPLVT       1 11.7    33    16     348    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94150/ZN                      -       A1->ZN R     NR2XD4HPBWPLVT       4 24.8    29    23     371    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94062/ZN                      -       I->ZN  F     INVD2HPBWPLVT        5 18.0    25    20     391    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92513__5115/ZN                -       A1->ZN F     IOA21D2HPBWPLVT      4 11.4    32    38     430    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28843/ZN           -       A1->ZN R     ND2D1HPBWPLVT        1  3.7    24    19     448    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28573/ZN           -       B->ZN  F     IOA21D1HPBWPLVT      1  4.6    27    20     468    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28340/ZN           -       A2->ZN R     NR2XD1HPBWPLVT       1  3.8    21    19     488    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28223/Z            -       A1->Z  R     AN3XD1HPBWPLVT       1  5.7    30    40     528    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28132/ZN           -       A2->ZN F     ND2D2HPBWPLVT        2  9.7    25    20     548    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1328/Z  -       A1->Z  F     AN2D2HPBWPLVT        2 12.4    21    31     579    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1191/ZN -       A2->ZN R     NR2XD3HPBWPLVT       2 10.4    19    18     597    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1158/ZN -       A1->ZN F     NR2XD2HPBWPLVT       2  9.1    23    14     611    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1155/ZN -       A1->ZN R     ND2D3HPBWPLVT        1  8.6    20    15     626    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1154/ZN -       A1->ZN F     ND2D4HPBWPLVT        5 18.4    25    18     644    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       A1->ZN R     AOI31D4HPBWPLVT      6 23.0    63    35     679    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT       3 12.0    25    16     696    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT        1  8.6    20    15     711    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT        2 14.3    25    16     727    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   F     BUFFD12HPBWPLVT     16 46.0    17    30     758    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97854/ZN                      -       A1->ZN F     IOA21D2HPBWPLVT      1  4.0    17    28     785    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1069/Z  -       A1->Z  R     XOR2D1HPBWPLVT       1  3.3    21    34     820    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[29]/D  -       -      R     DFKCND1HPBWPLVT      1    -     -     0     820    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 33: MET (1153 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[18]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[31]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      27                  
     Required Time:=    1973                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     720                  
             Slack:=    1153                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11242 

#---------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[31]                                            -       -      F     (arrival)            1  3.6   200     0     100    (-,-) 
  dut_pmu_ahb/g117666/ZN                                  -       B1->ZN R     INR2D1HPBWPLVT       2  7.6    91    79     179    (-,-) 
  dut_pmu_ahb/g93361/ZN                                   -       A2->ZN F     NR2XD1HPBWPLVT       1  5.5    37    27     206    (-,-) 
  dut_pmu_ahb/g93357/ZN                                   -       A1->ZN F     IND2D4HPBWPLVT       2 22.3    29    39     246    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95629/ZN                      -       I->ZN  R     INVD12HPBWPLVT      17 75.1    27    23     268    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95628/Z                       -       I->Z   R     BUFFD12HPBWPLVT     11 47.3    20    29     297    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94310/Z                       -       A2->Z  R     AN2D4HPBWPLVT        2 22.3    27    34     332    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94243/ZN                      -       A1->ZN F     NR2XD2HPBWPLVT       1 11.7    33    16     348    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94150/ZN                      -       A1->ZN R     NR2XD4HPBWPLVT       4 24.8    29    23     371    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94062/ZN                      -       I->ZN  F     INVD2HPBWPLVT        5 18.0    25    20     391    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92513__5115/ZN                -       A1->ZN F     IOA21D2HPBWPLVT      4 11.4    32    38     430    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28843/ZN           -       A1->ZN R     ND2D1HPBWPLVT        1  3.7    24    19     448    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28573/ZN           -       B->ZN  F     IOA21D1HPBWPLVT      1  4.6    27    20     468    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28340/ZN           -       A2->ZN R     NR2XD1HPBWPLVT       1  3.8    21    19     488    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28223/Z            -       A1->Z  R     AN3XD1HPBWPLVT       1  5.7    30    40     528    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28132/ZN           -       A2->ZN F     ND2D2HPBWPLVT        2  9.7    25    20     548    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1328/Z  -       A1->Z  F     AN2D2HPBWPLVT        2 12.4    21    31     579    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1191/ZN -       A2->ZN R     NR2XD3HPBWPLVT       2 10.4    19    18     597    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1158/ZN -       A1->ZN F     NR2XD2HPBWPLVT       2  9.1    23    14     611    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1155/ZN -       A1->ZN R     ND2D3HPBWPLVT        1  8.6    20    15     626    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1154/ZN -       A1->ZN F     ND2D4HPBWPLVT        5 18.4    25    18     644    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       A1->ZN R     AOI31D4HPBWPLVT      6 23.0    63    35     679    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT       3 12.0    25    16     696    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT        1  8.6    20    15     711    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT        2 14.3    25    16     727    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   F     BUFFD12HPBWPLVT     16 46.0    17    30     758    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97847/ZN                      -       A1->ZN F     IOA21D2HPBWPLVT      1  4.0    17    28     785    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1079/Z  -       A1->Z  R     XOR2D1HPBWPLVT       1  3.3    21    34     820    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[18]/D  -       -      R     DFKCND1HPBWPLVT      1    -     -     0     820    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 34: MET (1153 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[28]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[31]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      27                  
     Required Time:=    1973                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     720                  
             Slack:=    1153                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11242 

#---------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[31]                                            -       -      F     (arrival)            1  3.6   200     0     100    (-,-) 
  dut_pmu_ahb/g117666/ZN                                  -       B1->ZN R     INR2D1HPBWPLVT       2  7.6    91    79     179    (-,-) 
  dut_pmu_ahb/g93361/ZN                                   -       A2->ZN F     NR2XD1HPBWPLVT       1  5.5    37    27     206    (-,-) 
  dut_pmu_ahb/g93357/ZN                                   -       A1->ZN F     IND2D4HPBWPLVT       2 22.3    29    39     246    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95629/ZN                      -       I->ZN  R     INVD12HPBWPLVT      17 75.1    27    23     268    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95628/Z                       -       I->Z   R     BUFFD12HPBWPLVT     11 47.3    20    29     297    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94310/Z                       -       A2->Z  R     AN2D4HPBWPLVT        2 22.3    27    34     332    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94243/ZN                      -       A1->ZN F     NR2XD2HPBWPLVT       1 11.7    33    16     348    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94150/ZN                      -       A1->ZN R     NR2XD4HPBWPLVT       4 24.8    29    23     371    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94062/ZN                      -       I->ZN  F     INVD2HPBWPLVT        5 18.0    25    20     391    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92513__5115/ZN                -       A1->ZN F     IOA21D2HPBWPLVT      4 11.4    32    38     430    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28843/ZN           -       A1->ZN R     ND2D1HPBWPLVT        1  3.7    24    19     448    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28573/ZN           -       B->ZN  F     IOA21D1HPBWPLVT      1  4.6    27    20     468    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28340/ZN           -       A2->ZN R     NR2XD1HPBWPLVT       1  3.8    21    19     488    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28223/Z            -       A1->Z  R     AN3XD1HPBWPLVT       1  5.7    30    40     528    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28132/ZN           -       A2->ZN F     ND2D2HPBWPLVT        2  9.7    25    20     548    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1328/Z  -       A1->Z  F     AN2D2HPBWPLVT        2 12.4    21    31     579    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1191/ZN -       A2->ZN R     NR2XD3HPBWPLVT       2 10.4    19    18     597    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1158/ZN -       A1->ZN F     NR2XD2HPBWPLVT       2  9.1    23    14     611    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1155/ZN -       A1->ZN R     ND2D3HPBWPLVT        1  8.6    20    15     626    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1154/ZN -       A1->ZN F     ND2D4HPBWPLVT        5 18.4    25    18     644    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       A1->ZN R     AOI31D4HPBWPLVT      6 23.0    63    35     679    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT       3 12.0    25    16     696    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT        1  8.6    20    15     711    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT        2 14.3    25    16     727    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   F     BUFFD12HPBWPLVT     16 46.0    17    30     758    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97853/ZN                      -       A1->ZN F     IOA21D2HPBWPLVT      1  4.0    16    28     785    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1066/Z  -       A1->Z  R     XOR2D1HPBWPLVT       1  3.3    21    34     819    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[28]/D  -       -      R     DFKCND1HPBWPLVT      1    -     -     0     820    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 35: MET (1153 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[25]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[31]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      27                  
     Required Time:=    1973                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     720                  
             Slack:=    1153                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11242 

#---------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[31]                                            -       -      F     (arrival)            1  3.6   200     0     100    (-,-) 
  dut_pmu_ahb/g117666/ZN                                  -       B1->ZN R     INR2D1HPBWPLVT       2  7.6    91    79     179    (-,-) 
  dut_pmu_ahb/g93361/ZN                                   -       A2->ZN F     NR2XD1HPBWPLVT       1  5.5    37    27     206    (-,-) 
  dut_pmu_ahb/g93357/ZN                                   -       A1->ZN F     IND2D4HPBWPLVT       2 22.3    29    39     246    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95629/ZN                      -       I->ZN  R     INVD12HPBWPLVT      17 75.1    27    23     268    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95628/Z                       -       I->Z   R     BUFFD12HPBWPLVT     11 47.3    20    29     297    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94310/Z                       -       A2->Z  R     AN2D4HPBWPLVT        2 22.3    27    34     332    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94243/ZN                      -       A1->ZN F     NR2XD2HPBWPLVT       1 11.7    33    16     348    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94150/ZN                      -       A1->ZN R     NR2XD4HPBWPLVT       4 24.8    29    23     371    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94062/ZN                      -       I->ZN  F     INVD2HPBWPLVT        5 18.0    25    20     391    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92513__5115/ZN                -       A1->ZN F     IOA21D2HPBWPLVT      4 11.4    32    38     430    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28843/ZN           -       A1->ZN R     ND2D1HPBWPLVT        1  3.7    24    19     448    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28573/ZN           -       B->ZN  F     IOA21D1HPBWPLVT      1  4.6    27    20     468    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28340/ZN           -       A2->ZN R     NR2XD1HPBWPLVT       1  3.8    21    19     488    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28223/Z            -       A1->Z  R     AN3XD1HPBWPLVT       1  5.7    30    40     528    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28132/ZN           -       A2->ZN F     ND2D2HPBWPLVT        2  9.7    25    20     548    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1328/Z  -       A1->Z  F     AN2D2HPBWPLVT        2 12.4    21    31     579    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1191/ZN -       A2->ZN R     NR2XD3HPBWPLVT       2 10.4    19    18     597    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1158/ZN -       A1->ZN F     NR2XD2HPBWPLVT       2  9.1    23    14     611    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1155/ZN -       A1->ZN R     ND2D3HPBWPLVT        1  8.6    20    15     626    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1154/ZN -       A1->ZN F     ND2D4HPBWPLVT        5 18.4    25    18     644    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       A1->ZN R     AOI31D4HPBWPLVT      6 23.0    63    35     679    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT       3 12.0    25    16     696    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT        1  8.6    20    15     711    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT        2 14.3    25    16     727    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   F     BUFFD12HPBWPLVT     16 46.0    17    30     758    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97848/ZN                      -       A1->ZN F     IOA21D2HPBWPLVT      1  4.0    16    28     785    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1070/Z  -       A1->Z  R     XOR2D1HPBWPLVT       1  3.3    21    34     819    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[25]/D  -       -      R     DFKCND1HPBWPLVT      1    -     -     0     820    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 36: MET (1153 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[21]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[31]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      27                  
     Required Time:=    1973                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     720                  
             Slack:=    1153                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11242 

#---------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[31]                                            -       -      F     (arrival)            1  3.6   200     0     100    (-,-) 
  dut_pmu_ahb/g117666/ZN                                  -       B1->ZN R     INR2D1HPBWPLVT       2  7.6    91    79     179    (-,-) 
  dut_pmu_ahb/g93361/ZN                                   -       A2->ZN F     NR2XD1HPBWPLVT       1  5.5    37    27     206    (-,-) 
  dut_pmu_ahb/g93357/ZN                                   -       A1->ZN F     IND2D4HPBWPLVT       2 22.3    29    39     246    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95629/ZN                      -       I->ZN  R     INVD12HPBWPLVT      17 75.1    27    23     268    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95628/Z                       -       I->Z   R     BUFFD12HPBWPLVT     11 47.3    20    29     297    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94310/Z                       -       A2->Z  R     AN2D4HPBWPLVT        2 22.3    27    34     332    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94243/ZN                      -       A1->ZN F     NR2XD2HPBWPLVT       1 11.7    33    16     348    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94150/ZN                      -       A1->ZN R     NR2XD4HPBWPLVT       4 24.8    29    23     371    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94062/ZN                      -       I->ZN  F     INVD2HPBWPLVT        5 18.0    25    20     391    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92513__5115/ZN                -       A1->ZN F     IOA21D2HPBWPLVT      4 11.4    32    38     430    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28843/ZN           -       A1->ZN R     ND2D1HPBWPLVT        1  3.7    24    19     448    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28573/ZN           -       B->ZN  F     IOA21D1HPBWPLVT      1  4.6    27    20     468    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28340/ZN           -       A2->ZN R     NR2XD1HPBWPLVT       1  3.8    21    19     488    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28223/Z            -       A1->Z  R     AN3XD1HPBWPLVT       1  5.7    30    40     528    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28132/ZN           -       A2->ZN F     ND2D2HPBWPLVT        2  9.7    25    20     548    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1328/Z  -       A1->Z  F     AN2D2HPBWPLVT        2 12.4    21    31     579    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1191/ZN -       A2->ZN R     NR2XD3HPBWPLVT       2 10.4    19    18     597    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1158/ZN -       A1->ZN F     NR2XD2HPBWPLVT       2  9.1    23    14     611    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1155/ZN -       A1->ZN R     ND2D3HPBWPLVT        1  8.6    20    15     626    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1154/ZN -       A1->ZN F     ND2D4HPBWPLVT        5 18.4    25    18     644    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       A1->ZN R     AOI31D4HPBWPLVT      6 23.0    63    35     679    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT       3 12.0    25    16     696    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT        1  8.6    20    15     711    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT        2 14.3    25    16     727    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   F     BUFFD12HPBWPLVT     16 46.0    17    30     758    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97846/ZN                      -       A1->ZN F     IOA21D2HPBWPLVT      1  4.0    16    28     785    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1076/Z  -       A1->Z  R     XOR2D1HPBWPLVT       1  3.3    21    34     819    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[21]/D  -       -      R     DFKCND1HPBWPLVT      1    -     -     0     820    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 37: MET (1153 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[19]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[31]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      27                  
     Required Time:=    1973                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     720                  
             Slack:=    1153                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11242 

#---------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[31]                                            -       -      F     (arrival)            1  3.6   200     0     100    (-,-) 
  dut_pmu_ahb/g117666/ZN                                  -       B1->ZN R     INR2D1HPBWPLVT       2  7.6    91    79     179    (-,-) 
  dut_pmu_ahb/g93361/ZN                                   -       A2->ZN F     NR2XD1HPBWPLVT       1  5.5    37    27     206    (-,-) 
  dut_pmu_ahb/g93357/ZN                                   -       A1->ZN F     IND2D4HPBWPLVT       2 22.3    29    39     246    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95629/ZN                      -       I->ZN  R     INVD12HPBWPLVT      17 75.1    27    23     268    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95628/Z                       -       I->Z   R     BUFFD12HPBWPLVT     11 47.3    20    29     297    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94310/Z                       -       A2->Z  R     AN2D4HPBWPLVT        2 22.3    27    34     332    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94243/ZN                      -       A1->ZN F     NR2XD2HPBWPLVT       1 11.7    33    16     348    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94150/ZN                      -       A1->ZN R     NR2XD4HPBWPLVT       4 24.8    29    23     371    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94062/ZN                      -       I->ZN  F     INVD2HPBWPLVT        5 18.0    25    20     391    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92513__5115/ZN                -       A1->ZN F     IOA21D2HPBWPLVT      4 11.4    32    38     430    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28843/ZN           -       A1->ZN R     ND2D1HPBWPLVT        1  3.7    24    19     448    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28573/ZN           -       B->ZN  F     IOA21D1HPBWPLVT      1  4.6    27    20     468    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28340/ZN           -       A2->ZN R     NR2XD1HPBWPLVT       1  3.8    21    19     488    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28223/Z            -       A1->Z  R     AN3XD1HPBWPLVT       1  5.7    30    40     528    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28132/ZN           -       A2->ZN F     ND2D2HPBWPLVT        2  9.7    25    20     548    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1328/Z  -       A1->Z  F     AN2D2HPBWPLVT        2 12.4    21    31     579    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1191/ZN -       A2->ZN R     NR2XD3HPBWPLVT       2 10.4    19    18     597    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1158/ZN -       A1->ZN F     NR2XD2HPBWPLVT       2  9.1    23    14     611    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1155/ZN -       A1->ZN R     ND2D3HPBWPLVT        1  8.6    20    15     626    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1154/ZN -       A1->ZN F     ND2D4HPBWPLVT        5 18.4    25    18     644    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       A1->ZN R     AOI31D4HPBWPLVT      6 23.0    63    35     679    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT       3 12.0    25    16     696    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT        1  8.6    20    15     711    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT        2 14.3    25    16     727    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   F     BUFFD12HPBWPLVT     16 46.0    17    30     758    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97855/ZN                      -       A1->ZN F     IOA21D2HPBWPLVT      1  4.0    16    28     785    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1074/Z  -       A1->Z  R     XOR2D1HPBWPLVT       1  3.3    21    34     819    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[19]/D  -       -      R     DFKCND1HPBWPLVT      1    -     -     0     820    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 38: MET (1153 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[17]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[31]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      27                  
     Required Time:=    1973                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     720                  
             Slack:=    1153                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11242 

#---------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[31]                                            -       -      F     (arrival)            1  3.6   200     0     100    (-,-) 
  dut_pmu_ahb/g117666/ZN                                  -       B1->ZN R     INR2D1HPBWPLVT       2  7.6    91    79     179    (-,-) 
  dut_pmu_ahb/g93361/ZN                                   -       A2->ZN F     NR2XD1HPBWPLVT       1  5.5    37    27     206    (-,-) 
  dut_pmu_ahb/g93357/ZN                                   -       A1->ZN F     IND2D4HPBWPLVT       2 22.3    29    39     246    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95629/ZN                      -       I->ZN  R     INVD12HPBWPLVT      17 75.1    27    23     268    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95628/Z                       -       I->Z   R     BUFFD12HPBWPLVT     11 47.3    20    29     297    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94310/Z                       -       A2->Z  R     AN2D4HPBWPLVT        2 22.3    27    34     332    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94243/ZN                      -       A1->ZN F     NR2XD2HPBWPLVT       1 11.7    33    16     348    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94150/ZN                      -       A1->ZN R     NR2XD4HPBWPLVT       4 24.8    29    23     371    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94062/ZN                      -       I->ZN  F     INVD2HPBWPLVT        5 18.0    25    20     391    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92513__5115/ZN                -       A1->ZN F     IOA21D2HPBWPLVT      4 11.4    32    38     430    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28843/ZN           -       A1->ZN R     ND2D1HPBWPLVT        1  3.7    24    19     448    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28573/ZN           -       B->ZN  F     IOA21D1HPBWPLVT      1  4.6    27    20     468    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28340/ZN           -       A2->ZN R     NR2XD1HPBWPLVT       1  3.8    21    19     488    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28223/Z            -       A1->Z  R     AN3XD1HPBWPLVT       1  5.7    30    40     528    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28132/ZN           -       A2->ZN F     ND2D2HPBWPLVT        2  9.7    25    20     548    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1328/Z  -       A1->Z  F     AN2D2HPBWPLVT        2 12.4    21    31     579    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1191/ZN -       A2->ZN R     NR2XD3HPBWPLVT       2 10.4    19    18     597    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1158/ZN -       A1->ZN F     NR2XD2HPBWPLVT       2  9.1    23    14     611    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1155/ZN -       A1->ZN R     ND2D3HPBWPLVT        1  8.6    20    15     626    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1154/ZN -       A1->ZN F     ND2D4HPBWPLVT        5 18.4    25    18     644    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       A1->ZN R     AOI31D4HPBWPLVT      6 23.0    63    35     679    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT       3 12.0    25    16     696    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT        1  8.6    20    15     711    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT        2 14.3    25    16     727    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   F     BUFFD12HPBWPLVT     16 46.0    17    30     758    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97844/ZN                      -       A1->ZN F     IOA21D2HPBWPLVT      1  4.0    16    28     785    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1080/Z  -       A1->Z  R     XOR2D1HPBWPLVT       1  3.3    21    34     819    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[17]/D  -       -      R     DFKCND1HPBWPLVT      1    -     -     0     820    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 39: MET (1155 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[20]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[31]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      27                  
     Required Time:=    1973                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     718                  
             Slack:=    1155                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11242 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[31]                                            -       -      F     (arrival)             1  3.6   200     0     100    (-,-) 
  dut_pmu_ahb/g117666/ZN                                  -       B1->ZN R     INR2D1HPBWPLVT        2  7.6    91    79     179    (-,-) 
  dut_pmu_ahb/g93361/ZN                                   -       A2->ZN F     NR2XD1HPBWPLVT        1  5.5    37    27     206    (-,-) 
  dut_pmu_ahb/g93357/ZN                                   -       A1->ZN F     IND2D4HPBWPLVT        2 22.3    29    39     246    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95629/ZN                      -       I->ZN  R     INVD12HPBWPLVT       17 75.1    27    23     268    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95628/Z                       -       I->Z   R     BUFFD12HPBWPLVT      11 47.3    20    29     297    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94310/Z                       -       A2->Z  R     AN2D4HPBWPLVT         2 22.3    27    34     332    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94243/ZN                      -       A1->ZN F     NR2XD2HPBWPLVT        1 11.7    33    16     348    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94150/ZN                      -       A1->ZN R     NR2XD4HPBWPLVT        4 24.8    29    23     371    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94062/ZN                      -       I->ZN  F     INVD2HPBWPLVT         5 18.0    25    20     391    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92513__5115/ZN                -       A1->ZN F     IOA21D2HPBWPLVT       4 11.4    32    38     430    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28843/ZN           -       A1->ZN R     ND2D1HPBWPLVT         1  3.7    24    19     448    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28573/ZN           -       B->ZN  F     IOA21D1HPBWPLVT       1  4.6    27    20     468    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28340/ZN           -       A2->ZN R     NR2XD1HPBWPLVT        1  3.8    21    19     488    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28223/Z            -       A1->Z  R     AN3XD1HPBWPLVT        1  5.7    30    40     528    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28132/ZN           -       A2->ZN F     ND2D2HPBWPLVT         2  9.7    25    20     548    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1328/Z  -       A1->Z  F     AN2D2HPBWPLVT         2 12.4    21    31     579    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1191/ZN -       A2->ZN R     NR2XD3HPBWPLVT        2 10.4    19    18     597    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1158/ZN -       A1->ZN F     NR2XD2HPBWPLVT        2  9.1    23    14     611    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1155/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.6    20    15     626    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1154/ZN -       A1->ZN F     ND2D4HPBWPLVT         5 18.4    25    18     644    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       A1->ZN R     AOI31D4HPBWPLVT       6 23.0    63    35     679    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT        3 12.0    25    16     696    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.6    20    15     711    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT         2 14.3    25    16     727    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   F     BUFFD12HPBWPLVT      16 46.0    17    30     758    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1090/Z  -       A1->Z  F     AO21D1HPBWPLVT        1  4.3    19    31     789    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1077/Z  -       A1->Z  R     CKXOR2D2HPBWPLVT      1  3.3    18    30     818    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[20]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0     818    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 40: MET (1155 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[32]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[31]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[32]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      46                  
     Required Time:=    1954                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     700                  
             Slack:=    1155                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11242 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[31]                                            -       -      F     (arrival)             1  3.6   200     0     100    (-,-) 
  dut_pmu_ahb/g117666/ZN                                  -       B1->ZN R     INR2D1HPBWPLVT        2  7.6    91    79     179    (-,-) 
  dut_pmu_ahb/g93361/ZN                                   -       A2->ZN F     NR2XD1HPBWPLVT        1  5.5    37    27     206    (-,-) 
  dut_pmu_ahb/g93357/ZN                                   -       A1->ZN F     IND2D4HPBWPLVT        2 22.3    29    39     246    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95629/ZN                      -       I->ZN  R     INVD12HPBWPLVT       17 75.1    27    23     268    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95628/Z                       -       I->Z   R     BUFFD12HPBWPLVT      11 47.3    20    29     297    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94324/ZN                      -       A1->ZN F     ND2D2HPBWPLVT         1 15.2    35    24     321    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94314/ZN                      -       A2->ZN R     ND2D8HPBWPLVT        12 39.9    27    23     344    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94248/ZN                      -       A1->ZN F     NR2XD2HPBWPLVT        1 13.7    29    18     362    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g104428/ZN                     -       A1->ZN R     NR2D8HPBWPLVT         2 28.6    34    26     388    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g104427/ZN                     -       I->ZN  F     INVD8HPBWPLVT         9 28.8    17    13     401    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/fopt104426/Z                   -       I->Z   F     BUFFD4HPBWPLVT        8 23.0    19    27     428    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92879__7410/ZN                -       A1->ZN F     IOA21D2HPBWPLVT       4 10.8    31    36     464    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28394/ZN           -       A1->ZN F     IOA21D1HPBWPLVT       1  3.5    24    34     498    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28314/ZN           -       A1->ZN R     NR2XD0HPBWPLVT        1  3.9    33    25     522    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28247/Z            -       A2->Z  R     AN2XD1HPBWPLVT        1  5.7    26    32     555    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28126/ZN           -       A2->ZN F     ND2D2HPBWPLVT         2  7.3    21    17     572    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1346/ZN -       A1->ZN R     NR2XD1HPBWPLVT        3 10.3    41    27     599    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97318/Z                       -       A2->Z  R     OR2D4HPBWPLVT         4 11.7    19    36     634    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1213/Z  -       A2->Z  R     OR2D1HPBWPLVT         2  6.3    29    35     669    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1197/Z  -       A1->Z  R     OR2D1HPBWPLVT         2  7.3    32    36     706    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1174/ZN -       A1->ZN F     NR2XD1HPBWP           1  6.9    30    24     730    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1108/ZN -       A2->ZN R     ND2D3HPBWPLVT         1  8.6    20    18     748    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1093/ZN -       A1->ZN F     ND2D4HPBWPLVT         4 15.4    22    17     764    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1067/Z  -       A1->Z  R     XOR2D1HPBWPLVT        1  3.2    21    35     800    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[32]/D  -       -      R     DFKCNQD1HPBWPLVT      1    -     -     0     800    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 41: MET (1155 ps) Late External Delay Assertion at pin hrdata_o[10]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[5]/CP
          Clock: (R) clk
       Endpoint: (F) hrdata_o[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     745                  
             Slack:=    1155                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11335 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[5]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[5]/Q  -       CP->Q  F     DFQD4HPBWPLVT         8  47.6    38    80      80    (-,-) 
  dut_pmu_ahb/g117511/ZN                    -       I->ZN  R     INVD1HPBWPLVT         3   9.1    38    30     110    (-,-) 
  dut_pmu_ahb/g117497/ZN                    -       A2->ZN F     ND2D1HPBWPLVT         4  15.0    67    44     154    (-,-) 
  dut_pmu_ahb/g117177/ZN                    -       A1->ZN R     NR2D1HPBWPLVT         3   8.6    67    51     205    (-,-) 
  dut_pmu_ahb/g117142/Z                     -       I->Z   R     BUFFD2HPBWPLVT       15  33.6    63    54     259    (-,-) 
  dut_pmu_ahb/g117140/Z                     -       I->Z   R     BUFFD2HPBWPLVT       14  34.5    65    54     313    (-,-) 
  dut_pmu_ahb/g117124/ZN                    -       I->ZN  F     INVD2HPBWPLVT        10  25.1    41    30     343    (-,-) 
  dut_pmu_ahb/g117131/ZN                    -       I->ZN  R     INVD1HPBWPLVT        14  34.4   126    78     422    (-,-) 
  dut_pmu_ahb/g117137/Z                     -       I->Z   R     BUFFD2HPBWPLVT       15  36.3    69    58     480    (-,-) 
  dut_pmu_ahb/g117135/ZN                    -       I->ZN  F     INVD1HPBWPLVT         2   6.0    30    20     500    (-,-) 
  dut_pmu_ahb/g116282/ZN                    -       A1->ZN R     OAI221D0HPBWPLVT      1   3.6    76    42     542    (-,-) 
  dut_pmu_ahb/g115562/Z                     -       A4->Z  R     OR4D1HPBWPLVT         1   3.8    23    36     578    (-,-) 
  dut_pmu_ahb/g115513/ZN                    -       A3->ZN F     ND4D8HPBWPLVT         1 502.1   154   158     736    (-,-) 
  hrdata_o[10]                              -       -      F     (port)                -     -     -     9     745    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 42: MET (1156 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[16]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[31]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      28                  
     Required Time:=    1972                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     716                  
             Slack:=    1156                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11242 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[31]                                            -       -      F     (arrival)             1  3.6   200     0     100    (-,-) 
  dut_pmu_ahb/g117666/ZN                                  -       B1->ZN R     INR2D1HPBWPLVT        2  7.6    91    79     179    (-,-) 
  dut_pmu_ahb/g93361/ZN                                   -       A2->ZN F     NR2XD1HPBWPLVT        1  5.5    37    27     206    (-,-) 
  dut_pmu_ahb/g93357/ZN                                   -       A1->ZN F     IND2D4HPBWPLVT        2 22.3    29    39     246    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95629/ZN                      -       I->ZN  R     INVD12HPBWPLVT       17 75.1    27    23     268    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95628/Z                       -       I->Z   R     BUFFD12HPBWPLVT      11 47.3    20    29     297    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94310/Z                       -       A2->Z  R     AN2D4HPBWPLVT         2 22.3    27    34     332    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94243/ZN                      -       A1->ZN F     NR2XD2HPBWPLVT        1 11.7    33    16     348    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94150/ZN                      -       A1->ZN R     NR2XD4HPBWPLVT        4 24.8    29    23     371    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94062/ZN                      -       I->ZN  F     INVD2HPBWPLVT         5 18.0    25    20     391    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92513__5115/ZN                -       A1->ZN F     IOA21D2HPBWPLVT       4 11.4    32    38     430    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28843/ZN           -       A1->ZN R     ND2D1HPBWPLVT         1  3.7    24    19     448    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28573/ZN           -       B->ZN  F     IOA21D1HPBWPLVT       1  4.6    27    20     468    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28340/ZN           -       A2->ZN R     NR2XD1HPBWPLVT        1  3.8    21    19     488    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28223/Z            -       A1->Z  R     AN3XD1HPBWPLVT        1  5.7    30    40     528    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28132/ZN           -       A2->ZN F     ND2D2HPBWPLVT         2  9.7    25    20     548    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1328/Z  -       A1->Z  F     AN2D2HPBWPLVT         2 12.4    21    31     579    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1191/ZN -       A2->ZN R     NR2XD3HPBWPLVT        2 10.4    19    18     597    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1158/ZN -       A1->ZN F     NR2XD2HPBWPLVT        2  9.1    23    14     611    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1155/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.6    20    15     626    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1154/ZN -       A1->ZN F     ND2D4HPBWPLVT         5 18.4    25    18     644    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       A1->ZN R     AOI31D4HPBWPLVT       6 23.0    63    35     679    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT        3 12.0    25    16     696    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.6    20    15     711    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT         2 14.3    25    16     727    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   F     BUFFD12HPBWPLVT      16 46.0    17    30     758    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1124/Z  -       I->Z   F     CKBD1HPBWPLVT         2  6.6    31    32     789    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1095/ZN -       A1->ZN R     MOAI22D1HPBWPLVT      1  3.3    34    26     816    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[16]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0     816    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 43: MET (1157 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[31]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[31]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      27                  
     Required Time:=    1973                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     716                  
             Slack:=    1157                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11242 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[31]                                            -       -      F     (arrival)             1  3.6   200     0     100    (-,-) 
  dut_pmu_ahb/g117666/ZN                                  -       B1->ZN R     INR2D1HPBWPLVT        2  7.6    91    79     179    (-,-) 
  dut_pmu_ahb/g93361/ZN                                   -       A2->ZN F     NR2XD1HPBWPLVT        1  5.5    37    27     206    (-,-) 
  dut_pmu_ahb/g93357/ZN                                   -       A1->ZN F     IND2D4HPBWPLVT        2 22.3    29    39     246    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95629/ZN                      -       I->ZN  R     INVD12HPBWPLVT       17 75.1    27    23     268    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95628/Z                       -       I->Z   R     BUFFD12HPBWPLVT      11 47.3    20    29     297    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94310/Z                       -       A2->Z  R     AN2D4HPBWPLVT         2 22.3    27    34     332    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94243/ZN                      -       A1->ZN F     NR2XD2HPBWPLVT        1 11.7    33    16     348    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94150/ZN                      -       A1->ZN R     NR2XD4HPBWPLVT        4 24.8    29    23     371    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94062/ZN                      -       I->ZN  F     INVD2HPBWPLVT         5 18.0    25    20     391    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92513__5115/ZN                -       A1->ZN F     IOA21D2HPBWPLVT       4 11.4    32    38     430    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28843/ZN           -       A1->ZN R     ND2D1HPBWPLVT         1  3.7    24    19     448    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28573/ZN           -       B->ZN  F     IOA21D1HPBWPLVT       1  4.6    27    20     468    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28340/ZN           -       A2->ZN R     NR2XD1HPBWPLVT        1  3.8    21    19     488    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28223/Z            -       A1->Z  R     AN3XD1HPBWPLVT        1  5.7    30    40     528    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28132/ZN           -       A2->ZN F     ND2D2HPBWPLVT         2  9.7    25    20     548    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1328/Z  -       A1->Z  F     AN2D2HPBWPLVT         2 12.4    21    31     579    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1191/ZN -       A2->ZN R     NR2XD3HPBWPLVT        2 10.4    19    18     597    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1158/ZN -       A1->ZN F     NR2XD2HPBWPLVT        2  9.1    23    14     611    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1155/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.6    20    15     626    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1154/ZN -       A1->ZN F     ND2D4HPBWPLVT         5 18.4    25    18     644    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       A1->ZN R     AOI31D4HPBWPLVT       6 23.0    63    35     679    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT        3 12.0    25    16     696    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.6    20    15     711    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT         2 14.3    25    16     727    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   F     BUFFD12HPBWPLVT      16 46.0    17    30     758    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97845/ZN                      -       A1->ZN F     IOA21D2HPBWPLVT       1  4.3    22    28     786    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1081/Z  -       A1->Z  R     CKXOR2D2HPBWPLVT      1  3.3    18    30     816    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[31]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0     816    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 44: MET (1157 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[27]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[31]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      27                  
     Required Time:=    1973                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     716                  
             Slack:=    1157                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11242 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[31]                                            -       -      F     (arrival)             1  3.6   200     0     100    (-,-) 
  dut_pmu_ahb/g117666/ZN                                  -       B1->ZN R     INR2D1HPBWPLVT        2  7.6    91    79     179    (-,-) 
  dut_pmu_ahb/g93361/ZN                                   -       A2->ZN F     NR2XD1HPBWPLVT        1  5.5    37    27     206    (-,-) 
  dut_pmu_ahb/g93357/ZN                                   -       A1->ZN F     IND2D4HPBWPLVT        2 22.3    29    39     246    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95629/ZN                      -       I->ZN  R     INVD12HPBWPLVT       17 75.1    27    23     268    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95628/Z                       -       I->Z   R     BUFFD12HPBWPLVT      11 47.3    20    29     297    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94310/Z                       -       A2->Z  R     AN2D4HPBWPLVT         2 22.3    27    34     332    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94243/ZN                      -       A1->ZN F     NR2XD2HPBWPLVT        1 11.7    33    16     348    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94150/ZN                      -       A1->ZN R     NR2XD4HPBWPLVT        4 24.8    29    23     371    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94062/ZN                      -       I->ZN  F     INVD2HPBWPLVT         5 18.0    25    20     391    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92513__5115/ZN                -       A1->ZN F     IOA21D2HPBWPLVT       4 11.4    32    38     430    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28843/ZN           -       A1->ZN R     ND2D1HPBWPLVT         1  3.7    24    19     448    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28573/ZN           -       B->ZN  F     IOA21D1HPBWPLVT       1  4.6    27    20     468    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28340/ZN           -       A2->ZN R     NR2XD1HPBWPLVT        1  3.8    21    19     488    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28223/Z            -       A1->Z  R     AN3XD1HPBWPLVT        1  5.7    30    40     528    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28132/ZN           -       A2->ZN F     ND2D2HPBWPLVT         2  9.7    25    20     548    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1328/Z  -       A1->Z  F     AN2D2HPBWPLVT         2 12.4    21    31     579    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1191/ZN -       A2->ZN R     NR2XD3HPBWPLVT        2 10.4    19    18     597    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1158/ZN -       A1->ZN F     NR2XD2HPBWPLVT        2  9.1    23    14     611    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1155/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.6    20    15     626    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1154/ZN -       A1->ZN F     ND2D4HPBWPLVT         5 18.4    25    18     644    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       A1->ZN R     AOI31D4HPBWPLVT       6 23.0    63    35     679    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT        3 12.0    25    16     696    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.6    20    15     711    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT         2 14.3    25    16     727    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   F     BUFFD12HPBWPLVT      16 46.0    17    30     758    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97856/ZN                      -       A1->ZN F     IOA21D2HPBWPLVT       1  4.3    22    28     786    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1071/Z  -       A1->Z  R     CKXOR2D2HPBWPLVT      1  3.3    18    30     816    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[27]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0     816    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 45: MET (1157 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[26]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[31]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      27                  
     Required Time:=    1973                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     716                  
             Slack:=    1157                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11242 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[31]                                            -       -      F     (arrival)             1  3.6   200     0     100    (-,-) 
  dut_pmu_ahb/g117666/ZN                                  -       B1->ZN R     INR2D1HPBWPLVT        2  7.6    91    79     179    (-,-) 
  dut_pmu_ahb/g93361/ZN                                   -       A2->ZN F     NR2XD1HPBWPLVT        1  5.5    37    27     206    (-,-) 
  dut_pmu_ahb/g93357/ZN                                   -       A1->ZN F     IND2D4HPBWPLVT        2 22.3    29    39     246    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95629/ZN                      -       I->ZN  R     INVD12HPBWPLVT       17 75.1    27    23     268    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95628/Z                       -       I->Z   R     BUFFD12HPBWPLVT      11 47.3    20    29     297    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94310/Z                       -       A2->Z  R     AN2D4HPBWPLVT         2 22.3    27    34     332    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94243/ZN                      -       A1->ZN F     NR2XD2HPBWPLVT        1 11.7    33    16     348    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94150/ZN                      -       A1->ZN R     NR2XD4HPBWPLVT        4 24.8    29    23     371    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94062/ZN                      -       I->ZN  F     INVD2HPBWPLVT         5 18.0    25    20     391    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92513__5115/ZN                -       A1->ZN F     IOA21D2HPBWPLVT       4 11.4    32    38     430    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28843/ZN           -       A1->ZN R     ND2D1HPBWPLVT         1  3.7    24    19     448    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28573/ZN           -       B->ZN  F     IOA21D1HPBWPLVT       1  4.6    27    20     468    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28340/ZN           -       A2->ZN R     NR2XD1HPBWPLVT        1  3.8    21    19     488    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28223/Z            -       A1->Z  R     AN3XD1HPBWPLVT        1  5.7    30    40     528    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28132/ZN           -       A2->ZN F     ND2D2HPBWPLVT         2  9.7    25    20     548    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1328/Z  -       A1->Z  F     AN2D2HPBWPLVT         2 12.4    21    31     579    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1191/ZN -       A2->ZN R     NR2XD3HPBWPLVT        2 10.4    19    18     597    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1158/ZN -       A1->ZN F     NR2XD2HPBWPLVT        2  9.1    23    14     611    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1155/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.6    20    15     626    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1154/ZN -       A1->ZN F     ND2D4HPBWPLVT         5 18.4    25    18     644    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       A1->ZN R     AOI31D4HPBWPLVT       6 23.0    63    35     679    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT        3 12.0    25    16     696    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.6    20    15     711    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT         2 14.3    25    16     727    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   F     BUFFD12HPBWPLVT      16 46.0    17    30     758    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97851/ZN                      -       A1->ZN F     IOA21D2HPBWPLVT       1  4.3    22    28     786    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1072/Z  -       A1->Z  R     CKXOR2D2HPBWPLVT      1  3.3    18    30     816    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[26]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0     816    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 46: MET (1157 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[22]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[31]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      27                  
     Required Time:=    1973                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     716                  
             Slack:=    1157                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11242 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[31]                                            -       -      F     (arrival)             1  3.6   200     0     100    (-,-) 
  dut_pmu_ahb/g117666/ZN                                  -       B1->ZN R     INR2D1HPBWPLVT        2  7.6    91    79     179    (-,-) 
  dut_pmu_ahb/g93361/ZN                                   -       A2->ZN F     NR2XD1HPBWPLVT        1  5.5    37    27     206    (-,-) 
  dut_pmu_ahb/g93357/ZN                                   -       A1->ZN F     IND2D4HPBWPLVT        2 22.3    29    39     246    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95629/ZN                      -       I->ZN  R     INVD12HPBWPLVT       17 75.1    27    23     268    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95628/Z                       -       I->Z   R     BUFFD12HPBWPLVT      11 47.3    20    29     297    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94310/Z                       -       A2->Z  R     AN2D4HPBWPLVT         2 22.3    27    34     332    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94243/ZN                      -       A1->ZN F     NR2XD2HPBWPLVT        1 11.7    33    16     348    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94150/ZN                      -       A1->ZN R     NR2XD4HPBWPLVT        4 24.8    29    23     371    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94062/ZN                      -       I->ZN  F     INVD2HPBWPLVT         5 18.0    25    20     391    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92513__5115/ZN                -       A1->ZN F     IOA21D2HPBWPLVT       4 11.4    32    38     430    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28843/ZN           -       A1->ZN R     ND2D1HPBWPLVT         1  3.7    24    19     448    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28573/ZN           -       B->ZN  F     IOA21D1HPBWPLVT       1  4.6    27    20     468    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28340/ZN           -       A2->ZN R     NR2XD1HPBWPLVT        1  3.8    21    19     488    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28223/Z            -       A1->Z  R     AN3XD1HPBWPLVT        1  5.7    30    40     528    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28132/ZN           -       A2->ZN F     ND2D2HPBWPLVT         2  9.7    25    20     548    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1328/Z  -       A1->Z  F     AN2D2HPBWPLVT         2 12.4    21    31     579    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1191/ZN -       A2->ZN R     NR2XD3HPBWPLVT        2 10.4    19    18     597    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1158/ZN -       A1->ZN F     NR2XD2HPBWPLVT        2  9.1    23    14     611    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1155/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.6    20    15     626    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1154/ZN -       A1->ZN F     ND2D4HPBWPLVT         5 18.4    25    18     644    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1140/ZN -       A1->ZN R     AOI31D4HPBWPLVT       6 23.0    63    35     679    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1135/ZN -       A1->ZN F     NR2XD3HPBWPLVT        3 12.0    25    16     696    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1127/ZN -       A1->ZN R     ND2D3HPBWPLVT         1  8.6    20    15     711    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1126/ZN -       A1->ZN F     ND2D4HPBWPLVT         2 14.3    25    16     727    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1125/Z  -       I->Z   F     BUFFD12HPBWPLVT      16 46.0    17    30     758    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97852/ZN                      -       A1->ZN F     IOA21D2HPBWPLVT       1  4.3    22    28     786    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1075/Z  -       A1->Z  R     CKXOR2D2HPBWPLVT      1  3.3    18    30     816    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[22]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0     816    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 47: MET (1158 ps) Late External Delay Assertion at pin hrdata_o[2]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[2]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     742                  
             Slack:=    1158                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11343 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[2]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[2]/QN -       CP->QN R     DFD2HPBWPLVT          4  28.3    54   103     103    (-,-) 
  dut_pmu_ahb/g94546/ZN                     -       A1->ZN F     ND2D8HPBWPLVT        13  39.7    34    27     130    (-,-) 
  dut_pmu_ahb/g117502/ZN                    -       A2->ZN R     NR2D1HPBWPLVT        13  33.3   223   131     260    (-,-) 
  dut_pmu_ahb/g117424/ZN                    -       I->ZN  F     INVD3HPBWPLVT         3   9.9    53    10     270    (-,-) 
  dut_pmu_ahb/g117413/ZN                    -       I->ZN  R     CKND1HPBWPLVT         8  19.2    72    52     322    (-,-) 
  dut_pmu_ahb/g117409/Z                     -       I->Z   R     CKBD1HPBWPLVT        14  34.8   127    89     411    (-,-) 
  dut_pmu_ahb/g117408/Z                     -       I->Z   R     CKBD1HPBWP            7  16.7    77    73     484    (-,-) 
  dut_pmu_ahb/g116262/ZN                    -       B1->ZN F     AOI221D0HPBWPLVT      1   3.7    56    40     524    (-,-) 
  dut_pmu_ahb/g115581/Z                     -       A2->Z  F     AO31D1HPBWPLVT        1   3.7    20    43     568    (-,-) 
  dut_pmu_ahb/g115511/ZN                    -       A3->ZN R     ND4D8HPBWPLVT         1 502.1   232   166     733    (-,-) 
  hrdata_o[2]                               -       -      R     (port)                -     -     -     9     742    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 48: MET (1159 ps) Setup Check with Pin dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[34]/CP->D
           View: view_fast
          Group: I2C
     Startpoint: (F) hwdata_i[31]
          Clock: (R) clk
       Endpoint: (R) dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[34]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      28                  
     Required Time:=    1972                  
      Launch Clock:-       0                  
       Input Delay:-     100                  
         Data Path:-     713                  
             Slack:=    1159                  

Exceptions/Constraints:
  input_delay             100             tmp_sdc_view_typ.sdc_7_line_11242 

#----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  hwdata_i[31]                                            -       -      F     (arrival)             1  3.6   200     0     100    (-,-) 
  dut_pmu_ahb/g117666/ZN                                  -       B1->ZN R     INR2D1HPBWPLVT        2  7.6    91    79     179    (-,-) 
  dut_pmu_ahb/g93361/ZN                                   -       A2->ZN F     NR2XD1HPBWPLVT        1  5.5    37    27     206    (-,-) 
  dut_pmu_ahb/g93357/ZN                                   -       A1->ZN F     IND2D4HPBWPLVT        2 22.3    29    39     246    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95629/ZN                      -       I->ZN  R     INVD12HPBWPLVT       17 75.1    27    23     268    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g95628/Z                       -       I->Z   R     BUFFD12HPBWPLVT      11 47.3    20    29     297    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94324/ZN                      -       A1->ZN F     ND2D2HPBWPLVT         1 15.2    35    24     321    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94314/ZN                      -       A2->ZN R     ND2D8HPBWPLVT        12 39.9    27    23     344    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g94248/ZN                      -       A1->ZN F     NR2XD2HPBWPLVT        1 13.7    29    18     362    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g104428/ZN                     -       A1->ZN R     NR2D8HPBWPLVT         2 28.6    34    26     388    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g104427/ZN                     -       I->ZN  F     INVD8HPBWPLVT         9 28.8    17    13     401    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/fopt104426/Z                   -       I->Z   F     BUFFD4HPBWPLVT        8 23.0    19    27     428    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g92879__7410/ZN                -       A1->ZN F     IOA21D2HPBWPLVT       4 10.8    31    36     464    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28394/ZN           -       A1->ZN F     IOA21D1HPBWPLVT       1  3.5    24    34     498    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28314/ZN           -       A1->ZN R     NR2XD0HPBWPLVT        1  3.9    33    25     522    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28247/Z            -       A2->Z  R     AN2XD1HPBWPLVT        1  5.7    26    32     555    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_g28126/ZN           -       A2->ZN F     ND2D2HPBWPLVT         2  7.3    21    17     572    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1346/ZN -       A1->ZN R     NR2XD1HPBWPLVT        3 10.3    41    27     599    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/g97318/Z                       -       A2->Z  R     OR2D4HPBWPLVT         4 11.7    19    36     634    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1213/Z  -       A2->Z  R     OR2D1HPBWPLVT         2  6.3    29    35     669    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1197/Z  -       A1->Z  R     OR2D1HPBWPLVT         2  7.3    32    36     706    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1174/ZN -       A1->ZN F     NR2XD1HPBWP           1  6.9    30    24     730    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1108/ZN -       A2->ZN R     ND2D3HPBWPLVT         1  8.6    20    18     748    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1093/ZN -       A1->ZN F     ND2D4HPBWPLVT         4 15.4    22    17     764    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1082/ZN -       A1->ZN R     ND2D3HPBWPLVT         3 13.0    24    18     782    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_add_141_42_g1065/ZN -       B1->ZN R     MOAI22D1HPBWPLVT      1  3.3    35    31     813    (-,-) 
  dut_pmu_ahb/inst_pmu_raw/inst_quota_suma_int_reg[34]/D  -       -      R     DFKCND1HPBWPLVT       1    -     -     0     813    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 49: MET (1161 ps) Late External Delay Assertion at pin hrdata_o[29]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[2]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[29]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     739                  
             Slack:=    1161                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11316 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell        Fanout  Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[2]/CP -       -      R     (arrival)          2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[2]/QN -       CP->QN R     DFD2HPBWPLVT          4  28.3    54   103     103    (-,-) 
  dut_pmu_ahb/g94546/ZN                     -       A1->ZN F     ND2D8HPBWPLVT        13  39.7    34    27     130    (-,-) 
  dut_pmu_ahb/g117502/ZN                    -       A2->ZN R     NR2D1HPBWPLVT        13  33.3   223   131     260    (-,-) 
  dut_pmu_ahb/g117424/ZN                    -       I->ZN  F     INVD3HPBWPLVT         3   9.9    53    10     270    (-,-) 
  dut_pmu_ahb/g117413/ZN                    -       I->ZN  R     CKND1HPBWPLVT         8  19.2    72    52     322    (-,-) 
  dut_pmu_ahb/g117409/Z                     -       I->Z   R     CKBD1HPBWPLVT        14  34.8   127    89     411    (-,-) 
  dut_pmu_ahb/g117408/Z                     -       I->Z   R     CKBD1HPBWP            7  16.7    77    73     484    (-,-) 
  dut_pmu_ahb/g115674/ZN                    -       B2->ZN F     AOI221D0HPBWPLVT      1   3.7    63    38     521    (-,-) 
  dut_pmu_ahb/g115555/Z                     -       A2->Z  F     AO31D1HPBWPLVT        1   3.8    22    45     566    (-,-) 
  dut_pmu_ahb/g115503/ZN                    -       A1->ZN R     ND4D8HPBWPLVT         1 502.1   232   163     730    (-,-) 
  hrdata_o[29]                              -       -      R     (port)                -     -     -     9     739    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 50: MET (1162 ps) Late External Delay Assertion at pin hrdata_o[12]
           View: view_fast
          Group: C2O
     Startpoint: (R) dut_pmu_ahb/genblk1.master_addr_reg[4]/CP
          Clock: (R) clk
       Endpoint: (R) hrdata_o[12]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     100                  
     Required Time:=    1900                  
      Launch Clock:-       0                  
         Data Path:-     738                  
             Slack:=    1162                  

Exceptions/Constraints:
  output_delay             100             tmp_sdc_view_typ.sdc_7_line_11333 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge       Cell         Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  dut_pmu_ahb/genblk1.master_addr_reg[4]/CP -       -      R     (arrival)           2704     -     0     -       0    (-,-) 
  dut_pmu_ahb/genblk1.master_addr_reg[4]/Q  -       CP->Q  F     DFD4HPBWPLVT          12  45.7    35    78      78    (-,-) 
  dut_pmu_ahb/g94558/ZN                     -       A2->ZN R     NR2D3HPBWPLVT          4  20.5    54    40     117    (-,-) 
  dut_pmu_ahb/g121491/ZN                    -       I->ZN  F     INVD4HPBWPLVT         15  49.3    38    28     146    (-,-) 
  dut_pmu_ahb/g117301/ZN                    -       A1->ZN R     NR2D1HPBWPLVT          9  25.4   172   103     249    (-,-) 
  dut_pmu_ahb/g117234/ZN                    -       I->ZN  F     INVD3HPBWPLVT          7  20.3    54    22     271    (-,-) 
  dut_pmu_ahb/g117220/ZN                    -       I->ZN  R     INVD1HPBWPLVT         13  32.0   118    76     347    (-,-) 
  dut_pmu_ahb/g117217/Z                     -       I->Z   R     CKBD1HPBWP            13  28.3   126    98     446    (-,-) 
  dut_pmu_ahb/g116741/Z                     -       B2->Z  R     AO22D0HPBWPLVT         1   3.5    34    50     496    (-,-) 
  dut_pmu_ahb/g116019/ZN                    -       C->ZN  F     AOI211XD0HPBWPLVT      1   3.7    48    26     522    (-,-) 
  dut_pmu_ahb/g115732/Z                     -       A2->Z  F     AO31D1HPBWPLVT         1   3.7    21    42     563    (-,-) 
  dut_pmu_ahb/g115517/ZN                    -       A3->ZN R     ND4D8HPBWPLVT          1 502.1   232   166     729    (-,-) 
  hrdata_o[12]                              -       -      R     (port)                 -     -     -     9     738    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------


