Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 15 04:35:51 2018
| Host         : DESKTOP-3BETECB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   266 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            1 |
|    16+ |          264 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            4080 |          836 |
| Yes          | No                    | Yes                    |             186 |           42 |
| Yes          | Yes                   | No                     |             128 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+----------------------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal        |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+------------------------------+----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                              |                                  |                2 |              4 |
|  clk_IBUF_BUFG | ctr_unit/state[2]_i_1_n_0    | reset_IBUF                       |                2 |              6 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[71][7][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ir_reg[7]_i_1_n_0   | reset_IBUF                       |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[87][7][0]   |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[77][7][0]   |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[90][7][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/lobyte0             |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/hibyte0             |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/timed250            |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/E[0]                |                                  |                6 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[109][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[126][0][0]  |                                  |                6 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[111][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[129][7][0]  |                                  |                1 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[119][7][0]  |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[124][7][0]  |                                  |                5 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[125][0][0]  |                                  |                1 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[10][7][0]   |                                  |                6 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[132][7][0]  |                                  |                1 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[136][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[115][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[113][7][0]  |                                  |                1 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[117][7][0]  |                                  |                1 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[120][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[116][7][0]  |                                  |                1 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[130][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[110][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[137][7][0]  |                                  |                1 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[102][7][0]  |                                  |                1 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[100][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[105][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[106][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[118][7][0]  |                                  |                1 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[11][7][0]   |                                  |                6 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[123][7][0]  |                                  |                1 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[131][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[133][7][0]  |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[134][7][0]  |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[127][7][0]  |                                  |                7 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[135][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[121][7][0]  |                                  |                1 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[107][7][0]  |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[112][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[114][7][0]  |                                  |                5 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[103][0][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[104][7][0]  |                                  |                1 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[122][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[128][7][0]  |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[12][7][0]   |                                  |                6 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[0][0]_0[0]  | reset_IBUF                       |                5 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[101][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[108][7][0]  |                                  |                1 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[152][7][0]  |                                  |                1 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[164][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[138][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[143][7][0]  |                                  |                8 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[153][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[157][7][0]  |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[163][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[14][7][0]   |                                  |                5 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[165][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[159][7][0]  |                                  |                8 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[155][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[141][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[154][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[169][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[150][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[151][0][0]  |                                  |                1 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[145][7][0]  |                                  |                1 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[140][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[142][7][0]  |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[170][7][0]  |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[167][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[171][7][0]  |                                  |                5 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[172][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[173][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[175][7][0]  |                                  |                8 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[168][7][0]  |                                  |                1 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[16][7][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[161][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[146][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[158][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[178][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[162][7][0]  |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[174][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[177][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[144][7][0]  |                                  |                5 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[179][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[17][7][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[184][7][0]  |                                  |                6 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[13][7][0]   |                                  |                7 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[15][7][0]   |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[147][7][0]  |                                  |                1 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[139][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[160][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[176][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[180][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[181][7][0]  |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[182][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[183][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[156][7][0]  |                                  |                1 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[185][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[166][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[186][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[187][7][0]  |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[149][7][0]  |                                  |                5 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[148][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[194][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[18][7][0]   |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[192][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[209][7][0]  |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[190][0][0]  |                                  |                5 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[19][7][0]   |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[188][7][0]  |                                  |                6 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[189][0][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[195][7][0]  |                                  |                1 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[197][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[198][7][0]  |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[202][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[200][7][0]  |                                  |                1 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[20][7][0]   |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[213][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[215][7][0]  |                                  |                1 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[21][7][0]   |                                  |                1 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[1][7][0]    | reset_IBUF                       |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[203][7][0]  |                                  |                5 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[220][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[221][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[196][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[201][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[225][7][0]  |                                  |                6 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[227][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[229][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[22][7][0]   |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[230][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[231][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[207][7][0]  |                                  |                8 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[211][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[214][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[204][7][0]  |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[199][7][0]  |                                  |                5 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[218][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[219][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[210][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[224][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[205][7][0]  |                                  |                5 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[216][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[223][7][0]  |                                  |                8 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[206][7][0]  |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[217][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[191][7][0]  |                                  |                6 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[193][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[226][7][0]  |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[232][7][0]  |                                  |                5 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[233][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[212][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[235][7][0]  |                                  |                6 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[222][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[234][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[236][7][0]  |                                  |                5 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[208][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[228][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[50][7][0]   |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[42][7][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[2][7][0]    | reset_IBUF                       |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[32][7][0]   |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[38][7][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[238][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[245][7][0]  |                                  |                5 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[28][7][0]   |                                  |                5 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[29][7][0]   |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[30][7][0]   |                                  |                6 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[40][7][0]   |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[43][7][0]   |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[249][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[45][0][0]   |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[247][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[46][7][0]   |                                  |                8 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[250][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[239][7][0]  |                                  |                8 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[24][7][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[34][7][0]   |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[47][7][0]   |                                  |                7 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[48][7][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[51][7][0]   |                                  |                5 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[243][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[35][7][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[44][7][0]   |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[253][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[242][7][0]  |                                  |                7 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[27][7][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[54][7][0]   |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[55][7][0]   |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[56][7][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[58][7][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[5][7][0]    |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[4][7][0]    |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[60][7][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[237][7][0]  |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[23][0][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[255][7][0]  |                                  |                8 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[57][7][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[61][7][0]   |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[39][7][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[49][7][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[53][7][0]   |                                  |                5 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[59][7][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[246][7][0]  |                                  |                5 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[248][7][0]  |                                  |                1 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[52][7][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[244][7][0]  |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[240][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[241][7][0]  |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[25][7][0]   |                                  |                5 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[26][7][0]   |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[251][7][0]  |                                  |                1 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[33][7][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[31][7][0]   |                                  |                7 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[36][7][0]   |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[37][7][0]   |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[3][0][0]    | reset_IBUF                       |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[41][7][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[254][7][0]  |                                  |                6 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[85][7][0]   |                                  |                5 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[88][7][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[78][7][0]   |                                  |                5 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[95][7][0]   |                                  |                7 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[92][7][0]   |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[96][7][0]   |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[97][7][0]   |                                  |                8 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[99][7][0]   |                                  |                7 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[9][0][0]    |                                  |                8 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[73][7][0]   |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[81][7][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[8][7][0]    |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[66][7][0]   |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[67][0][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[89][7][0]   |                                  |                1 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[72][7][0]   |                                  |                1 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[64][7][0]   |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[75][7][0]   |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[80][7][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[82][7][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[74][7][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[91][7][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[94][7][0]   |                                  |                1 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[86][7][0]   |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[98][7][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[68][7][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[6][7][0]    |                                  |                5 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[7][7][0]    |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[79][7][0]   |                                  |                8 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[93][7][0]   |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[69][7][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[84][7][0]   |                                  |                1 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[63][7][0]   |                                  |                8 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[70][7][0]   |                                  |                4 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[83][7][0]   |                                  |                3 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[65][7][0]   |                                  |                2 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[62][7]_0[0] |                                  |                5 |             16 |
|  clk_IBUF_BUFG | ctr_unit/ram_reg[76][7][0]   |                                  |                5 |             16 |
|  clk_IBUF_BUFG | ctr_unit/pc_reg[7]_i_1_n_0   | reset_IBUF                       |                6 |             26 |
|  clk_IBUF_BUFG | ctr_unit/p_0_in              | ctr_unit/frq_counter[31]_i_1_n_0 |                9 |             64 |
|  clk_IBUF_BUFG | ctr_unit/p_0_in              | ctr_unit/timed250                |                9 |             64 |
|  clk_IBUF_BUFG | ctr_unit/r_reg0              | reset_IBUF                       |               14 |             74 |
+----------------+------------------------------+----------------------------------+------------------+----------------+


