
---------- Begin Simulation Statistics ----------
final_tick                                 8804679000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 146407                       # Simulator instruction rate (inst/s)
host_mem_usage                                 751148                       # Number of bytes of host memory used
host_op_rate                                   262491                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    68.30                       # Real time elapsed on the host
host_tick_rate                              128906469                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      17928867                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008805                       # Number of seconds simulated
sim_ticks                                  8804679000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2307461                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               7125                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            198121                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2611076                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1154326                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2307461                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1153135                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2611076                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   42650                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       140498                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  13917224                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9850411                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            198228                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1768537                       # Number of branches committed
system.cpu.commit.bw_lim_events               1066360                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             713                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         5225915                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000000                       # Number of instructions committed
system.cpu.commit.committedOps               17928867                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      7846991                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.284808                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.810709                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3130110     39.89%     39.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1440693     18.36%     58.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       599670      7.64%     65.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       612956      7.81%     73.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       464639      5.92%     79.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       249719      3.18%     82.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       167973      2.14%     84.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       114871      1.46%     86.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1066360     13.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7846991                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      57052                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                23786                       # Number of function calls committed.
system.cpu.commit.int_insts                  17844939                       # Number of committed integer instructions.
system.cpu.commit.loads                       2212336                       # Number of loads committed
system.cpu.commit.membars                          80                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        70376      0.39%      0.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         14302898     79.78%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          221474      1.24%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             4403      0.02%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2272      0.01%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            880      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             262      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             392      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             378      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           4492      0.03%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            78      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd          207      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          207      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2187356     12.20%     93.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1087160      6.06%     99.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        24980      0.14%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        21052      0.12%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          17928867                       # Class of committed instruction
system.cpu.commit.refs                        3320548                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      17928867                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.880468                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.880468                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      2525860                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2525860                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61350.525510                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61350.525510                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64477.030162                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64477.030162                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      2511493                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2511493                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    881423000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    881423000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005688                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005688                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        14367                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14367                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        10057                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10057                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    277896000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    277896000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001706                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001706                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4310                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4310                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1108307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1108307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68018.974893                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68018.974893                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65917.529846                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65917.529846                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1106674                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1106674                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    111074986                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    111074986                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001473                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001473                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data         1633                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1633                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    107115986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    107115986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001466                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001466                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1625                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1625                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.585366                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               369                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs         7227                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      3634167                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3634167                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62031.124125                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62031.124125                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64871.438248                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64871.438248                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      3618167                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3618167                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data    992497986                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    992497986                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004403                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004403                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        16000                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16000                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        10065                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10065                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    385011986                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    385011986                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001633                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001633                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data         5935                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5935                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      3634167                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3634167                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62031.124125                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62031.124125                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64871.438248                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64871.438248                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      3618167                       # number of overall hits
system.cpu.dcache.overall_hits::total         3618167                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data    992497986                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    992497986                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004403                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004403                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        16000                       # number of overall misses
system.cpu.dcache.overall_misses::total         16000                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        10065                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10065                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    385011986                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    385011986                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001633                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001633                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5935                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5935                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   8804679000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                   4909                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1018                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            610.838193                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          7274267                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1013.230509                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989483                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989483                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8804679000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs              5933                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           7274267                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1013.230509                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3624103                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            244000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks         1602                       # number of writebacks
system.cpu.dcache.writebacks::total              1602                       # number of writebacks
system.cpu.decode.BlockedCycles               1009911                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               25721165                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  3475090                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   3692388                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 201466                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                253160                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2732388                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          7997                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8804679000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     1270518                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          2446                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   8804679000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   8804679000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     2611076                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   2128507                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4815759                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 74912                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       15120960                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  151                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          590                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1144                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  402932                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          2                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.branchRate                  0.296555                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            3612863                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1196976                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.717378                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            8632015                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.098604                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.495578                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4346585     50.35%     50.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   206664      2.39%     52.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   157574      1.83%     54.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   261317      3.03%     57.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   482893      5.59%     63.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   323524      3.75%     66.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   380466      4.41%     71.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   174489      2.02%     73.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2298503     26.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              8632015                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     43320                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    40363                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      2128505                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2128505                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 27776.114495                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27776.114495                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27065.378485                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27065.378485                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      2046405                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2046405                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2280419000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2280419000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.038572                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.038572                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst        82100                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         82100                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        10578                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        10578                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1935770000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1935770000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.033602                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.033602                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        71522                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        71522                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    16.791667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          403                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      2128505                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2128505                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 27776.114495                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27776.114495                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27065.378485                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27065.378485                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      2046405                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2046405                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst   2280419000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2280419000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.038572                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.038572                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst        82100                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          82100                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst        10578                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        10578                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1935770000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1935770000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.033602                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.033602                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst        71522                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        71522                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      2128505                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2128505                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 27776.114495                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27776.114495                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27065.378485                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27065.378485                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      2046405                       # number of overall hits
system.cpu.icache.overall_hits::total         2046405                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst   2280419000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2280419000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.038572                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.038572                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst        82100                       # number of overall misses
system.cpu.icache.overall_misses::total         82100                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst        10578                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        10578                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1935770000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1935770000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.033602                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.033602                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst        71522                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        71522                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   8804679000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                  71264                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          210                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             29.612245                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          4328532                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.552609                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998252                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998252                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   8804679000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs             71522                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           4328532                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.552609                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2117927                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks        71264                       # number of writebacks
system.cpu.icache.writebacks::total             71264                       # number of writebacks
system.cpu.idleCycles                          172665                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               238686                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1950230                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.364814                       # Inst execution rate
system.cpu.iew.exec_refs                      4002849                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1270354                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  620332                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3081015                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               7790                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             13014                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1525917                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            23154767                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2732495                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            457070                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              20821434                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    620                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 20315                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 201466                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 21281                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           329                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           198652                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         2345                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         4239                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          178                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       868662                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       417697                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           4239                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       190656                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          48030                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  24153094                       # num instructions consuming a value
system.cpu.iew.wb_count                      20573447                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.627082                       # average fanout of values written-back
system.cpu.iew.wb_producers                  15145963                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.336649                       # insts written-back per cycle
system.cpu.iew.wb_sent                       20673069                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 32121213                       # number of integer regfile reads
system.cpu.int_regfile_writes                17525364                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   8804679000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               1.135760                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.135760                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            127576      0.60%      0.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16727662     78.61%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               244640      1.15%     80.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  4841      0.02%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3826      0.02%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 880      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  270      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  536      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  443      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                5334      0.03%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 81      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             207      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             235      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2809194     13.20%     93.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1290643      6.07%     99.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           36977      0.17%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25165      0.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               21278510                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   79828                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              156839                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        65267                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             126738                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      417448                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019618                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  361117     86.51%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     1      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     26      0.01%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      5      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  36916      8.84%     95.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 15659      3.75%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2777      0.67%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              943      0.23%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21488554                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           51517620                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20508180                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          28257803                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   23132731                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  21278510                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               22036                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         5225846                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             67982                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          21323                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      7934550                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       8632015                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.465069                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.444344                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3090154     35.80%     35.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              776837      9.00%     44.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1042906     12.08%     56.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              761824      8.83%     65.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              790710      9.16%     74.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              858755      9.95%     84.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              701206      8.12%     92.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              410446      4.75%     97.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              199177      2.31%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8632015                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.416727                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   8804679000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     2128707                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           450                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   8804679000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   8804679000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads            261044                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           121924                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3081015                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1525917                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8168621                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    497                       # number of misc regfile writes
system.cpu.numCycles                          8804680                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON      8804679000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                  683185                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              24185618                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 164911                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  3640875                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   6739                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  9992                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              66037893                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               24905498                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            32744941                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   3762413                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 115453                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 201466                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                333415                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  8559234                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             63719                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         39503612                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          10661                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                748                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    702944                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            712                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     29935413                       # The number of ROB reads
system.cpu.rob.rob_writes                    47105745                       # The number of ROB writes
system.cpu.timesIdled                           23258                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    94                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          165                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           165                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 72418.298649                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 72418.298649                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    305532802                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    305532802                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         4219                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           4219                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst        71520                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          71520                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 117749.719416                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 117749.719416                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 98105.621806                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 98105.621806                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          69738                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              69738                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    209830000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    209830000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.024916                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.024916                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         1782                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1782                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           21                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            21                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    172764000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    172764000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.024622                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.024622                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1761                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1761                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data          1623                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1623                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107145.754119                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107145.754119                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87191.624365                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87191.624365                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               834                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   834                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data     84538000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      84538000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.486137                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.486137                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data             789                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 789                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     68707000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     68707000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.485521                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.485521                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data          788                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            788                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data         4310                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4310                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102440.487348                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102440.487348                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90395.526459                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90395.526459                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2176                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2176                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    218608000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    218608000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.495128                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.495128                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         2134                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2134                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data          301                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          301                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    165695000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    165695000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.425290                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.425290                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1833                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1833                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.WritebackClean_accesses::.writebacks        71094                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        71094                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        71094                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            71094                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks         1602                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1602                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks         1602                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1602                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst            71520                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5933                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                77453                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 117749.719416                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 103710.571331                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109027.842721                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 98105.621806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 89432.277757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92917.845733                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                69738                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3010                       # number of demand (read+write) hits
system.l2.demand_hits::total                    72748                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    209830000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    303146000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        512976000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.024916                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.492668                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060747                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               1782                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2923                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4705                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst              21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data             302                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 323                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    172764000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    234402000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    407166000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.024622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.441766                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.056576                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          1761                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2621                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4382                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst           71520                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5933                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               77453                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 117749.719416                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 103710.571331                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109027.842721                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 98105.621806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 89432.277757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 72418.298649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82862.318568                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst               69738                       # number of overall hits
system.l2.overall_hits::.cpu.data                3010                       # number of overall hits
system.l2.overall_hits::total                   72748                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    209830000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    303146000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       512976000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.024916                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.492668                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060747                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              1782                       # number of overall misses
system.l2.overall_misses::.cpu.data              2923                       # number of overall misses
system.l2.overall_misses::total                  4705                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst             21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data            302                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                323                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    172764000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    234402000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    305532802                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    712698802                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.024622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.441766                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.111048                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         1761                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2621                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         4219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8601                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued             5131                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED   8804679000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                    6                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                5142                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   138                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED   8804679000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED   8804679000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                           4696                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::2           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         1960                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2111                       # Occupied blocks per task id
system.l2.tags.avg_refs                     17.876251                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  1236320                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      94.441591                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       985.718299                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1018.825402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1911.470716                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.240654                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.248737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.466668                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979115                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1970                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2126                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.480957                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.519043                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8804679000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                      8792                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   1236320                       # Number of tag accesses
system.l2.tags.tagsinuse                  4010.456009                       # Cycle average of tags in use
system.l2.tags.total_refs                      157168                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                       346                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 595                       # number of writebacks
system.l2.writebacks::total                       595                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     886855.53                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                41612.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples       595.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1761.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      4214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     22862.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        62.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     62.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         4.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      18.95                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     12800467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12800467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          12800467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          19051688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     30638255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              62490410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4324973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         12800467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         19051688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     30638255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             66815383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4324973                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4324973                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         1738                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    337.565017                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   209.232152                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   332.855283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          499     28.71%     28.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          511     29.40%     58.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          179     10.30%     68.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          124      7.13%     75.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           77      4.43%     79.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           45      2.59%     82.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           41      2.36%     84.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           24      1.38%     86.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          238     13.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1738                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 549824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  550208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   36864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                38080                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       112704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        112704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         112704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         167744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       269760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             550208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           38080                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         1761                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2621                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher         4215                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     46753.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38053.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     41619.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       112704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       167424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher       269696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 12800466.660965153947                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 19015344.000616036355                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 30630986.092735465616                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     82332255                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     99738766                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    175424404                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks          595                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks 109309422.69                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks        36864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 4186864.734080595430                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks  65039106500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           34                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               17682                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                550                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           34                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            1761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2621                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher         4215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          595                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                595                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    80.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0               555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.004128134750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8804679000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           34                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     249.176471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    133.445638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    693.887095                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            32     94.12%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      2.94%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      2.94%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            34                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                    3510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                      8597                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8597                       # Read request sizes (log2)
system.mem_ctrls.readReqs                        8597                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 81.68                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                     7017                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                   42955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                    8151976000                       # Total gap between requests
system.mem_ctrls.totMemAccLat               357495425                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    196414175                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           34                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.941176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.896105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.277810                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               21     61.76%     61.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                8     23.53%     85.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4     11.76%     97.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      2.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            34                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                      595                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  595                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                        595                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                69.24                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     412                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy             69241890                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                  5847660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       331484640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            282.946862                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      7449000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      38740000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   7630111500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    283662248                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     117751006                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    726965246                       # Time in different power states
system.mem_ctrls_0.preBackEnergy              4648320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                  3108105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       108932640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                29338260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         91581360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1845032400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2491256295                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           3198050494                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                2041020                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             68364660                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                  6561660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       444991590                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            294.163854                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     11724000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      49660000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   7300605000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    360944503                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     105927005                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    975818492                       # Time in different power states
system.mem_ctrls_1.preBackEnergy              6588000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                  3487605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       138595680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                32001480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         117396240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1770972060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             2590018305                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           8000496495                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                 965700                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        21432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        21432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  21432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       588288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       588288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  588288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED   8804679000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            15463751                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           44891078                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8597                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8597    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8597                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4239                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12835                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               7809                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          595                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3643                       # Transaction distribution
system.membus.trans_dist::ReadExReq               788                       # Transaction distribution
system.membus.trans_dist::ReadExResp              788                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7809                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       214306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        16779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                231085                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      9138176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       482240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9620416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8804679000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          299362000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         214566999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          17805995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.snoopTraffic                     38208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            88374                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009256                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.095763                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  87556     99.07%     99.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    818      0.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              88374                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests          190                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        76174                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          627                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       153630                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            627                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           10919                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp             75832                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2197                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        71264                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7408                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             6221                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1623                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1623                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         71522                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4310                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
