<html><body><samp><pre>
<!@TC:1392731542>
#Build: Synplify Pro E-2011.03-SP2, Build 053R, May 19 2011
#install: C:\Synopsys\fpga_E201103SP2
#OS: Windows XP 5.1
#Hostname: WKS-085

#Implementation: rev_1

#Tue Feb 18 08:52:22 2014

<a name=compilerReport1>$ Start of Compile</a>
#Tue Feb 18 08:52:22 2014

Synopsys VHDL Compiler, version comp550rcp1, Build 072R, built May 25 2011
@N: : <!@TM:1392731542> | Running in 32-bit mode 
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Synopsys\fpga_E201103SP2\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1392731542> | Setting time resolution to ns
@N: : <a href="H:\ese382\lab02bs14\lab02bs14\src\half_adder.vhd:28:7:28:17:@N::@XP_MSG">half_adder.vhd(28)</a><!@TM:1392731542> | Top entity is set to half_adder.
VHDL syntax check successful!
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="H:\ese382\lab02bs14\lab02bs14\src\half_adder.vhd:28:7:28:17:@N:CD630:@XP_MSG">half_adder.vhd(28)</a><!@TM:1392731542> | Synthesizing work.half_adder.half_adder 
Post processing for work.half_adder.half_adder
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Feb 18 08:52:22 2014

###########################################################]

</pre></samp></body></html>
Mapping Report (contents appended below)
@N: : <a href="H:\ese382\project file\lab02bs14\rev_1\synlog\lab02bs14_ispGAL_Mapper.srr:@N::@XP_MSG">lab02bs14_ispGAL_Mapper.srr</a><!@TM:1392731544> | "H:\ese382\project file\lab02bs14\rev_1\synlog\lab02bs14_ispGAL_Mapper.srr"

</pre></samp></body></html>
<a name=mapperReport2>Synopsys CPLD Technology Mapper, Version maprc, Build 507R, Built May 17 2011</a>
Copyright (C) 1994-2011, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version E-201103-SP2
---------------------------------------
<a name=resourceUsage3>Resource Usage Report</a>

Simple gate primitives:
IBUF            2 uses
OBUF            2 uses
AND2            1 use
INV             2 uses
XOR2            1 use


@N:<a href="@N:FC100:@XP_HELP">FC100</a> : <!@TM:1392731544> | Timing Report not generated for this device, please use place and route tools for timing analysis. 
E-201103-SP2
Mapper successful!
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Feb 18 08:52:24 2014

###########################################################]

</pre></samp></body></html>
