Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Jan  8 16:21:02 2026
| Host         : DESKTOP-GKJKQ5B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file TOP_ASCENSOR_timing_summary_routed.rpt -pb TOP_ASCENSOR_timing_summary_routed.pb -rpx TOP_ASCENSOR_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_ASCENSOR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  59          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.028        0.000                      0                  492        0.074        0.000                      0                  492        4.500        0.000                       0                   295  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.028        0.000                      0                  492        0.074        0.000                      0                  492        4.500        0.000                       0                   295  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.028ns  (required time - arrival time)
  Source:                 U_Audio/current_period_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/counter_freq_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 1.927ns (36.668%)  route 3.328ns (63.332%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.648     5.251    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y98         FDRE                                         r  U_Audio/current_period_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.478     5.729 f  U_Audio/current_period_reg[9]/Q
                         net (fo=8, routed)           1.015     6.744    U_Audio/current_period_reg_n_0_[9]
    SLICE_X12Y98         LUT2 (Prop_lut2_I0_O)        0.301     7.045 r  U_Audio/counter_freq1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.045    U_Audio/counter_freq1_carry_i_7_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.558 r  U_Audio/counter_freq1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.558    U_Audio/counter_freq1_carry_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  U_Audio/counter_freq1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.676    U_Audio/counter_freq1_carry__0_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.833 f  U_Audio/counter_freq1_carry__1/CO[1]
                         net (fo=3, routed)           1.048     8.881    U_Audio/counter_freq1_carry__1_n_2
    SLICE_X10Y104        LUT2 (Prop_lut2_I1_O)        0.361     9.242 r  U_Audio/counter_freq[0]_i_1/O
                         net (fo=32, routed)          1.264    10.506    U_Audio/counter_freq[0]_i_1_n_0
    SLICE_X9Y96          FDRE                                         r  U_Audio/counter_freq_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.524    14.947    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  U_Audio/counter_freq_reg[0]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X9Y96          FDRE (Setup_fdre_C_R)       -0.636    14.534    U_Audio/counter_freq_reg[0]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -10.506    
  -------------------------------------------------------------------
                         slack                                  4.028    

Slack (MET) :             4.028ns  (required time - arrival time)
  Source:                 U_Audio/current_period_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/counter_freq_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 1.927ns (36.668%)  route 3.328ns (63.332%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.648     5.251    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y98         FDRE                                         r  U_Audio/current_period_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.478     5.729 f  U_Audio/current_period_reg[9]/Q
                         net (fo=8, routed)           1.015     6.744    U_Audio/current_period_reg_n_0_[9]
    SLICE_X12Y98         LUT2 (Prop_lut2_I0_O)        0.301     7.045 r  U_Audio/counter_freq1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.045    U_Audio/counter_freq1_carry_i_7_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.558 r  U_Audio/counter_freq1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.558    U_Audio/counter_freq1_carry_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  U_Audio/counter_freq1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.676    U_Audio/counter_freq1_carry__0_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.833 f  U_Audio/counter_freq1_carry__1/CO[1]
                         net (fo=3, routed)           1.048     8.881    U_Audio/counter_freq1_carry__1_n_2
    SLICE_X10Y104        LUT2 (Prop_lut2_I1_O)        0.361     9.242 r  U_Audio/counter_freq[0]_i_1/O
                         net (fo=32, routed)          1.264    10.506    U_Audio/counter_freq[0]_i_1_n_0
    SLICE_X9Y96          FDRE                                         r  U_Audio/counter_freq_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.524    14.947    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  U_Audio/counter_freq_reg[1]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X9Y96          FDRE (Setup_fdre_C_R)       -0.636    14.534    U_Audio/counter_freq_reg[1]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -10.506    
  -------------------------------------------------------------------
                         slack                                  4.028    

Slack (MET) :             4.028ns  (required time - arrival time)
  Source:                 U_Audio/current_period_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/counter_freq_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 1.927ns (36.668%)  route 3.328ns (63.332%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.648     5.251    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y98         FDRE                                         r  U_Audio/current_period_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.478     5.729 f  U_Audio/current_period_reg[9]/Q
                         net (fo=8, routed)           1.015     6.744    U_Audio/current_period_reg_n_0_[9]
    SLICE_X12Y98         LUT2 (Prop_lut2_I0_O)        0.301     7.045 r  U_Audio/counter_freq1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.045    U_Audio/counter_freq1_carry_i_7_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.558 r  U_Audio/counter_freq1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.558    U_Audio/counter_freq1_carry_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  U_Audio/counter_freq1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.676    U_Audio/counter_freq1_carry__0_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.833 f  U_Audio/counter_freq1_carry__1/CO[1]
                         net (fo=3, routed)           1.048     8.881    U_Audio/counter_freq1_carry__1_n_2
    SLICE_X10Y104        LUT2 (Prop_lut2_I1_O)        0.361     9.242 r  U_Audio/counter_freq[0]_i_1/O
                         net (fo=32, routed)          1.264    10.506    U_Audio/counter_freq[0]_i_1_n_0
    SLICE_X9Y96          FDRE                                         r  U_Audio/counter_freq_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.524    14.947    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  U_Audio/counter_freq_reg[2]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X9Y96          FDRE (Setup_fdre_C_R)       -0.636    14.534    U_Audio/counter_freq_reg[2]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -10.506    
  -------------------------------------------------------------------
                         slack                                  4.028    

Slack (MET) :             4.028ns  (required time - arrival time)
  Source:                 U_Audio/current_period_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/counter_freq_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 1.927ns (36.668%)  route 3.328ns (63.332%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.648     5.251    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y98         FDRE                                         r  U_Audio/current_period_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.478     5.729 f  U_Audio/current_period_reg[9]/Q
                         net (fo=8, routed)           1.015     6.744    U_Audio/current_period_reg_n_0_[9]
    SLICE_X12Y98         LUT2 (Prop_lut2_I0_O)        0.301     7.045 r  U_Audio/counter_freq1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.045    U_Audio/counter_freq1_carry_i_7_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.558 r  U_Audio/counter_freq1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.558    U_Audio/counter_freq1_carry_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  U_Audio/counter_freq1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.676    U_Audio/counter_freq1_carry__0_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.833 f  U_Audio/counter_freq1_carry__1/CO[1]
                         net (fo=3, routed)           1.048     8.881    U_Audio/counter_freq1_carry__1_n_2
    SLICE_X10Y104        LUT2 (Prop_lut2_I1_O)        0.361     9.242 r  U_Audio/counter_freq[0]_i_1/O
                         net (fo=32, routed)          1.264    10.506    U_Audio/counter_freq[0]_i_1_n_0
    SLICE_X9Y96          FDRE                                         r  U_Audio/counter_freq_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.524    14.947    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  U_Audio/counter_freq_reg[3]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X9Y96          FDRE (Setup_fdre_C_R)       -0.636    14.534    U_Audio/counter_freq_reg[3]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -10.506    
  -------------------------------------------------------------------
                         slack                                  4.028    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 U_Audio/current_period_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/counter_freq_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.927ns (37.678%)  route 3.187ns (62.322%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.648     5.251    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y98         FDRE                                         r  U_Audio/current_period_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.478     5.729 f  U_Audio/current_period_reg[9]/Q
                         net (fo=8, routed)           1.015     6.744    U_Audio/current_period_reg_n_0_[9]
    SLICE_X12Y98         LUT2 (Prop_lut2_I0_O)        0.301     7.045 r  U_Audio/counter_freq1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.045    U_Audio/counter_freq1_carry_i_7_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.558 r  U_Audio/counter_freq1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.558    U_Audio/counter_freq1_carry_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  U_Audio/counter_freq1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.676    U_Audio/counter_freq1_carry__0_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.833 f  U_Audio/counter_freq1_carry__1/CO[1]
                         net (fo=3, routed)           1.048     8.881    U_Audio/counter_freq1_carry__1_n_2
    SLICE_X10Y104        LUT2 (Prop_lut2_I1_O)        0.361     9.242 r  U_Audio/counter_freq[0]_i_1/O
                         net (fo=32, routed)          1.123    10.365    U_Audio/counter_freq[0]_i_1_n_0
    SLICE_X9Y97          FDRE                                         r  U_Audio/counter_freq_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.525    14.948    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y97          FDRE                                         r  U_Audio/counter_freq_reg[4]/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X9Y97          FDRE (Setup_fdre_C_R)       -0.636    14.535    U_Audio/counter_freq_reg[4]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 U_Audio/current_period_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/counter_freq_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.927ns (37.678%)  route 3.187ns (62.322%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.648     5.251    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y98         FDRE                                         r  U_Audio/current_period_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.478     5.729 f  U_Audio/current_period_reg[9]/Q
                         net (fo=8, routed)           1.015     6.744    U_Audio/current_period_reg_n_0_[9]
    SLICE_X12Y98         LUT2 (Prop_lut2_I0_O)        0.301     7.045 r  U_Audio/counter_freq1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.045    U_Audio/counter_freq1_carry_i_7_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.558 r  U_Audio/counter_freq1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.558    U_Audio/counter_freq1_carry_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  U_Audio/counter_freq1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.676    U_Audio/counter_freq1_carry__0_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.833 f  U_Audio/counter_freq1_carry__1/CO[1]
                         net (fo=3, routed)           1.048     8.881    U_Audio/counter_freq1_carry__1_n_2
    SLICE_X10Y104        LUT2 (Prop_lut2_I1_O)        0.361     9.242 r  U_Audio/counter_freq[0]_i_1/O
                         net (fo=32, routed)          1.123    10.365    U_Audio/counter_freq[0]_i_1_n_0
    SLICE_X9Y97          FDRE                                         r  U_Audio/counter_freq_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.525    14.948    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y97          FDRE                                         r  U_Audio/counter_freq_reg[5]/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X9Y97          FDRE (Setup_fdre_C_R)       -0.636    14.535    U_Audio/counter_freq_reg[5]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 U_Audio/current_period_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/counter_freq_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.927ns (37.678%)  route 3.187ns (62.322%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.648     5.251    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y98         FDRE                                         r  U_Audio/current_period_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.478     5.729 f  U_Audio/current_period_reg[9]/Q
                         net (fo=8, routed)           1.015     6.744    U_Audio/current_period_reg_n_0_[9]
    SLICE_X12Y98         LUT2 (Prop_lut2_I0_O)        0.301     7.045 r  U_Audio/counter_freq1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.045    U_Audio/counter_freq1_carry_i_7_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.558 r  U_Audio/counter_freq1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.558    U_Audio/counter_freq1_carry_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  U_Audio/counter_freq1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.676    U_Audio/counter_freq1_carry__0_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.833 f  U_Audio/counter_freq1_carry__1/CO[1]
                         net (fo=3, routed)           1.048     8.881    U_Audio/counter_freq1_carry__1_n_2
    SLICE_X10Y104        LUT2 (Prop_lut2_I1_O)        0.361     9.242 r  U_Audio/counter_freq[0]_i_1/O
                         net (fo=32, routed)          1.123    10.365    U_Audio/counter_freq[0]_i_1_n_0
    SLICE_X9Y97          FDRE                                         r  U_Audio/counter_freq_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.525    14.948    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y97          FDRE                                         r  U_Audio/counter_freq_reg[6]/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X9Y97          FDRE (Setup_fdre_C_R)       -0.636    14.535    U_Audio/counter_freq_reg[6]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 U_Audio/current_period_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/counter_freq_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 1.927ns (37.678%)  route 3.187ns (62.322%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.648     5.251    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y98         FDRE                                         r  U_Audio/current_period_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.478     5.729 f  U_Audio/current_period_reg[9]/Q
                         net (fo=8, routed)           1.015     6.744    U_Audio/current_period_reg_n_0_[9]
    SLICE_X12Y98         LUT2 (Prop_lut2_I0_O)        0.301     7.045 r  U_Audio/counter_freq1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.045    U_Audio/counter_freq1_carry_i_7_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.558 r  U_Audio/counter_freq1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.558    U_Audio/counter_freq1_carry_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  U_Audio/counter_freq1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.676    U_Audio/counter_freq1_carry__0_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.833 f  U_Audio/counter_freq1_carry__1/CO[1]
                         net (fo=3, routed)           1.048     8.881    U_Audio/counter_freq1_carry__1_n_2
    SLICE_X10Y104        LUT2 (Prop_lut2_I1_O)        0.361     9.242 r  U_Audio/counter_freq[0]_i_1/O
                         net (fo=32, routed)          1.123    10.365    U_Audio/counter_freq[0]_i_1_n_0
    SLICE_X9Y97          FDRE                                         r  U_Audio/counter_freq_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.525    14.948    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y97          FDRE                                         r  U_Audio/counter_freq_reg[7]/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X9Y97          FDRE (Setup_fdre_C_R)       -0.636    14.535    U_Audio/counter_freq_reg[7]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 U_Audio/current_period_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/counter_freq_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 1.927ns (37.776%)  route 3.174ns (62.224%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.648     5.251    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y98         FDRE                                         r  U_Audio/current_period_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.478     5.729 f  U_Audio/current_period_reg[9]/Q
                         net (fo=8, routed)           1.015     6.744    U_Audio/current_period_reg_n_0_[9]
    SLICE_X12Y98         LUT2 (Prop_lut2_I0_O)        0.301     7.045 r  U_Audio/counter_freq1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.045    U_Audio/counter_freq1_carry_i_7_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.558 r  U_Audio/counter_freq1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.558    U_Audio/counter_freq1_carry_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  U_Audio/counter_freq1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.676    U_Audio/counter_freq1_carry__0_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.833 f  U_Audio/counter_freq1_carry__1/CO[1]
                         net (fo=3, routed)           1.048     8.881    U_Audio/counter_freq1_carry__1_n_2
    SLICE_X10Y104        LUT2 (Prop_lut2_I1_O)        0.361     9.242 r  U_Audio/counter_freq[0]_i_1/O
                         net (fo=32, routed)          1.110    10.352    U_Audio/counter_freq[0]_i_1_n_0
    SLICE_X9Y98          FDRE                                         r  U_Audio/counter_freq_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.525    14.948    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  U_Audio/counter_freq_reg[10]/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X9Y98          FDRE (Setup_fdre_C_R)       -0.636    14.535    U_Audio/counter_freq_reg[10]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 U_Audio/current_period_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/counter_freq_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 1.927ns (37.776%)  route 3.174ns (62.224%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.648     5.251    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y98         FDRE                                         r  U_Audio/current_period_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.478     5.729 f  U_Audio/current_period_reg[9]/Q
                         net (fo=8, routed)           1.015     6.744    U_Audio/current_period_reg_n_0_[9]
    SLICE_X12Y98         LUT2 (Prop_lut2_I0_O)        0.301     7.045 r  U_Audio/counter_freq1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.045    U_Audio/counter_freq1_carry_i_7_n_0
    SLICE_X12Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.558 r  U_Audio/counter_freq1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.558    U_Audio/counter_freq1_carry_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.675 r  U_Audio/counter_freq1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.676    U_Audio/counter_freq1_carry__0_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.833 f  U_Audio/counter_freq1_carry__1/CO[1]
                         net (fo=3, routed)           1.048     8.881    U_Audio/counter_freq1_carry__1_n_2
    SLICE_X10Y104        LUT2 (Prop_lut2_I1_O)        0.361     9.242 r  U_Audio/counter_freq[0]_i_1/O
                         net (fo=32, routed)          1.110    10.352    U_Audio/counter_freq[0]_i_1_n_0
    SLICE_X9Y98          FDRE                                         r  U_Audio/counter_freq_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.525    14.948    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  U_Audio/counter_freq_reg[11]/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X9Y98          FDRE (Setup_fdre_C_R)       -0.636    14.535    U_Audio/counter_freq_reg[11]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                  4.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 U_FSM/play_alarma_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/current_period_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.246ns (55.588%)  route 0.197ns (44.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.570     1.489    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y102        FDRE                                         r  U_FSM/play_alarma_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.148     1.637 f  U_FSM/play_alarma_reg/Q
                         net (fo=21, routed)          0.197     1.834    U_FSM/alm
    SLICE_X11Y99         LUT6 (Prop_lut6_I0_O)        0.098     1.932 r  U_FSM/current_period[17]_i_2/O
                         net (fo=1, routed)           0.000     1.932    U_Audio/current_period_reg[17]_0
    SLICE_X11Y99         FDSE                                         r  U_Audio/current_period_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.847     2.012    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y99         FDSE                                         r  U_Audio/current_period_reg[17]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X11Y99         FDSE (Hold_fdse_C_D)         0.092     1.858    U_Audio/current_period_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 U_FSM/play_alarma_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/current_period_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.246ns (55.463%)  route 0.198ns (44.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.570     1.489    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y102        FDRE                                         r  U_FSM/play_alarma_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.148     1.637 f  U_FSM/play_alarma_reg/Q
                         net (fo=21, routed)          0.198     1.835    U_FSM/alm
    SLICE_X11Y99         LUT6 (Prop_lut6_I1_O)        0.098     1.933 r  U_FSM/current_period[12]_i_1/O
                         net (fo=1, routed)           0.000     1.933    U_Audio/current_period_reg[12]_0
    SLICE_X11Y99         FDSE                                         r  U_Audio/current_period_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.847     2.012    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y99         FDSE                                         r  U_Audio/current_period_reg[12]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X11Y99         FDSE (Hold_fdse_C_D)         0.091     1.857    U_Audio/current_period_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 U_FSM/play_error_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/current_period_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.209ns (43.633%)  route 0.270ns (56.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.570     1.489    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y102        FDRE                                         r  U_FSM/play_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.164     1.653 f  U_FSM/play_error_reg/Q
                         net (fo=19, routed)          0.270     1.923    U_FSM/err
    SLICE_X10Y98         LUT6 (Prop_lut6_I2_O)        0.045     1.968 r  U_FSM/current_period[2]_i_1/O
                         net (fo=1, routed)           0.000     1.968    U_Audio/D[1]
    SLICE_X10Y98         FDRE                                         r  U_Audio/current_period_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.847     2.012    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y98         FDRE                                         r  U_Audio/current_period_reg[2]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X10Y98         FDRE (Hold_fdre_C_D)         0.121     1.887    U_Audio/current_period_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 U_FSM/play_error_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/current_period_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.213ns (44.843%)  route 0.262ns (55.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.570     1.489    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y102        FDRE                                         r  U_FSM/play_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  U_FSM/play_error_reg/Q
                         net (fo=19, routed)          0.262     1.915    U_FSM/err
    SLICE_X11Y98         LUT4 (Prop_lut4_I0_O)        0.049     1.964 r  U_FSM/current_period[6]_i_1/O
                         net (fo=1, routed)           0.000     1.964    U_Audio/D[4]
    SLICE_X11Y98         FDRE                                         r  U_Audio/current_period_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.847     2.012    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y98         FDRE                                         r  U_Audio/current_period_reg[6]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X11Y98         FDRE (Hold_fdre_C_D)         0.107     1.873    U_Audio/current_period_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_FSM/play_error_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/current_period_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.374%)  route 0.262ns (55.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.570     1.489    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y102        FDRE                                         r  U_FSM/play_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  U_FSM/play_error_reg/Q
                         net (fo=19, routed)          0.262     1.915    U_FSM/err
    SLICE_X11Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.960 r  U_FSM/current_period[18]_i_2/O
                         net (fo=1, routed)           0.000     1.960    U_Audio/D[9]
    SLICE_X11Y98         FDRE                                         r  U_Audio/current_period_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.847     2.012    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y98         FDRE                                         r  U_Audio/current_period_reg[18]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X11Y98         FDRE (Hold_fdre_C_D)         0.092     1.858    U_Audio/current_period_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 U_Audio/counter_freq_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/counter_freq_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.576     1.495    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  U_Audio/counter_freq_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  U_Audio/counter_freq_reg[15]/Q
                         net (fo=3, routed)           0.119     1.756    U_Audio/counter_freq_reg[15]
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.916 r  U_Audio/counter_freq_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.916    U_Audio/counter_freq_reg[12]_i_1_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.970 r  U_Audio/counter_freq_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.970    U_Audio/counter_freq_reg[16]_i_1_n_7
    SLICE_X9Y100         FDRE                                         r  U_Audio/counter_freq_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.841     2.006    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  U_Audio/counter_freq_reg[16]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.105     1.865    U_Audio/counter_freq_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U_Audio/counter_freq_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/counter_freq_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.576     1.495    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  U_Audio/counter_freq_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  U_Audio/counter_freq_reg[15]/Q
                         net (fo=3, routed)           0.119     1.756    U_Audio/counter_freq_reg[15]
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.916 r  U_Audio/counter_freq_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.916    U_Audio/counter_freq_reg[12]_i_1_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.981 r  U_Audio/counter_freq_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.981    U_Audio/counter_freq_reg[16]_i_1_n_5
    SLICE_X9Y100         FDRE                                         r  U_Audio/counter_freq_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.841     2.006    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  U_Audio/counter_freq_reg[18]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.105     1.865    U_Audio/counter_freq_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 U_Div/c_blink_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Div/c_blink_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.604     1.523    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  U_Div/c_blink_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_Div/c_blink_reg[14]/Q
                         net (fo=2, routed)           0.134     1.798    U_Div/c_blink_reg[14]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  U_Div/c_blink_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    U_Div/c_blink_reg[12]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  U_Div/c_blink_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.013    U_Div/c_blink_reg[16]_i_1_n_7
    SLICE_X4Y100         FDRE                                         r  U_Div/c_blink_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.868     2.034    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  U_Div/c_blink_reg[16]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    U_Div/c_blink_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_Div/c_blink_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Div/c_blink_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.604     1.523    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  U_Div/c_blink_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_Div/c_blink_reg[14]/Q
                         net (fo=2, routed)           0.134     1.798    U_Div/c_blink_reg[14]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  U_Div/c_blink_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    U_Div/c_blink_reg[12]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.024 r  U_Div/c_blink_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.024    U_Div/c_blink_reg[16]_i_1_n_5
    SLICE_X4Y100         FDRE                                         r  U_Div/c_blink_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.868     2.034    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  U_Div/c_blink_reg[18]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    U_Div/c_blink_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_In/piso_llamada_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FSM/obj_p_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.209ns (42.137%)  route 0.287ns (57.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.576     1.495    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y97         FDRE                                         r  U_In/piso_llamada_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  U_In/piso_llamada_reg[0]/Q
                         net (fo=5, routed)           0.287     1.946    U_FSM/obj_p_reg[0]_1
    SLICE_X11Y101        LUT3 (Prop_lut3_I0_O)        0.045     1.991 r  U_FSM/obj_p[0]_i_1/O
                         net (fo=1, routed)           0.000     1.991    U_FSM/obj_p[0]_i_1_n_0
    SLICE_X11Y101        FDRE                                         r  U_FSM/obj_p_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.841     2.006    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y101        FDRE                                         r  U_FSM/obj_p_reg[0]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y101        FDRE (Hold_fdre_C_D)         0.091     1.851    U_FSM/obj_p_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y105   U_Audio/audio_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y104   U_Audio/audio_toggle_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y96     U_Audio/counter_freq_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y98     U_Audio/counter_freq_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y98     U_Audio/counter_freq_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y99     U_Audio/counter_freq_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y99     U_Audio/counter_freq_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y99     U_Audio/counter_freq_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y99     U_Audio/counter_freq_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y105   U_Audio/audio_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y105   U_Audio/audio_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y104   U_Audio/audio_toggle_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y104   U_Audio/audio_toggle_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y96     U_Audio/counter_freq_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y96     U_Audio/counter_freq_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y98     U_Audio/counter_freq_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y98     U_Audio/counter_freq_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y98     U_Audio/counter_freq_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y98     U_Audio/counter_freq_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y105   U_Audio/audio_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y105   U_Audio/audio_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y104   U_Audio/audio_toggle_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y104   U_Audio/audio_toggle_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y96     U_Audio/counter_freq_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y96     U_Audio/counter_freq_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y98     U_Audio/counter_freq_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y98     U_Audio/counter_freq_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y98     U_Audio/counter_freq_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y98     U_Audio/counter_freq_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Vis/an_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.237ns  (logic 3.974ns (48.242%)  route 4.263ns (51.758%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.709     5.311    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  U_Vis/an_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  U_Vis/an_s_reg[6]/Q
                         net (fo=1, routed)           4.263    10.030    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    13.548 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.548    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/seg_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.637ns  (logic 4.149ns (54.335%)  route 3.487ns (45.665%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.726     5.329    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  U_Vis/seg_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.419     5.748 r  U_Vis/seg_s_reg[1]/Q
                         net (fo=1, routed)           3.487     9.235    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.730    12.966 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.966    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/an_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.548ns  (logic 4.168ns (55.222%)  route 3.380ns (44.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.709     5.311    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  U_Vis/an_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  U_Vis/an_s_reg[2]/Q
                         net (fo=1, routed)           3.380     9.110    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.749    12.860 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.860    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/seg_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.502ns  (logic 4.033ns (53.757%)  route 3.469ns (46.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.726     5.329    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  U_Vis/seg_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  U_Vis/seg_s_reg[0]/Q
                         net (fo=1, routed)           3.469     9.254    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.831 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.831    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/an_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.484ns  (logic 4.145ns (55.392%)  route 3.338ns (44.608%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.726     5.329    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  U_Vis/an_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.419     5.748 r  U_Vis/an_s_reg[7]/Q
                         net (fo=1, routed)           3.338     9.086    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.726    12.812 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.812    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/seg_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.271ns  (logic 4.152ns (57.098%)  route 3.120ns (42.902%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.709     5.311    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  U_Vis/seg_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  U_Vis/seg_s_reg[5]/Q
                         net (fo=1, routed)           3.120     8.850    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.733    12.583 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.583    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/leds_s_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.920ns  (logic 4.148ns (59.944%)  route 2.772ns (40.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.723     5.326    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDSE                                         r  U_Vis/leds_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDSE (Prop_fdse_C_Q)         0.419     5.745 r  U_Vis/leds_s_reg[13]/Q
                         net (fo=1, routed)           2.772     8.517    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.729    12.246 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.246    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Audio/audio_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD_PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.002ns  (logic 4.084ns (58.331%)  route 2.918ns (41.669%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.631     5.233    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y105        FDRE                                         r  U_Audio/audio_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDRE (Prop_fdre_C_Q)         0.518     5.751 r  U_Audio/audio_out_reg/Q
                         net (fo=1, routed)           2.918     8.669    AUD_PWM_OBUF
    A11                  OBUF (Prop_obuf_I_O)         3.566    12.235 r  AUD_PWM_OBUF_inst/O
                         net (fo=0)                   0.000    12.235    AUD_PWM
    A11                                                               r  AUD_PWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/leds_s_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.889ns  (logic 4.164ns (60.446%)  route 2.725ns (39.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.723     5.326    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  U_Vis/leds_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.419     5.745 r  U_Vis/leds_s_reg[14]/Q
                         net (fo=1, routed)           2.725     8.470    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.745    12.215 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.215    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/leds_s_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.823ns  (logic 4.143ns (60.715%)  route 2.681ns (39.285%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.723     5.326    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDSE                                         r  U_Vis/leds_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDSE (Prop_fdse_C_Q)         0.419     5.745 r  U_Vis/leds_s_reg[5]/Q
                         net (fo=1, routed)           2.681     8.425    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.724    12.149 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.149    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Vis/seg_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.666ns  (logic 1.335ns (80.159%)  route 0.331ns (19.841%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.598     1.517    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  U_Vis/seg_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_Vis/seg_s_reg[2]/Q
                         net (fo=1, routed)           0.331     1.989    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.183 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.183    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/an_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 1.377ns (79.810%)  route 0.348ns (20.190%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.605     1.524    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  U_Vis/an_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  U_Vis/an_s_reg[1]/Q
                         net (fo=1, routed)           0.348     2.014    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.250 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.250    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/rgb_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED17_G
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.728ns  (logic 1.383ns (80.049%)  route 0.345ns (19.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.604     1.523    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  U_Vis/rgb_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_Vis/rgb_s_reg[1]/Q
                         net (fo=1, routed)           0.345     2.009    LED17_G_OBUF
    R11                  OBUF (Prop_obuf_I_O)         1.242     3.251 r  LED17_G_OBUF_inst/O
                         net (fo=0)                   0.000     3.251    LED17_G
    R11                                                               r  LED17_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/an_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.773ns  (logic 1.377ns (77.674%)  route 0.396ns (22.326%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.598     1.517    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  U_Vis/an_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_Vis/an_s_reg[0]/Q
                         net (fo=1, routed)           0.396     2.054    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.291 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.291    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/rgb_s_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_B
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.409ns (79.121%)  route 0.372ns (20.879%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.604     1.523    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  U_Vis/rgb_s_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_Vis/rgb_s_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.372     2.036    lopt
    R12                  OBUF (Prop_obuf_I_O)         1.268     3.304 r  LED16_B_OBUF_inst/O
                         net (fo=0)                   0.000     3.304    LED16_B
    R12                                                               r  LED16_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/leds_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.858ns  (logic 1.434ns (77.215%)  route 0.423ns (22.785%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.603     1.522    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  U_Vis/leds_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  U_Vis/leds_s_reg[4]/Q
                         net (fo=1, routed)           0.423     2.074    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.306     3.380 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.380    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/leds_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.377ns (73.311%)  route 0.501ns (26.689%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.603     1.522    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  U_Vis/leds_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  U_Vis/leds_s_reg[1]/Q
                         net (fo=1, routed)           0.501     2.165    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.401 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.401    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/seg_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.379ns (72.970%)  route 0.511ns (27.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.598     1.517    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  U_Vis/seg_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_Vis/seg_s_reg[6]/Q
                         net (fo=1, routed)           0.511     2.169    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.407 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.407    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/an_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.394ns (73.857%)  route 0.493ns (26.143%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.605     1.524    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  U_Vis/an_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  U_Vis/an_s_reg[3]/Q
                         net (fo=1, routed)           0.493     2.159    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.411 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.411    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/rgb_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED17_B
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 1.376ns (72.609%)  route 0.519ns (27.391%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.598     1.517    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  U_Vis/rgb_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_Vis/rgb_s_reg[0]/Q
                         net (fo=1, routed)           0.519     2.178    LED17_B_OBUF
    G14                  OBUF (Prop_obuf_I_O)         1.235     3.413 r  LED17_B_OBUF_inst/O
                         net (fo=0)                   0.000     3.413    LED17_B
    G14                                                               r  LED17_B (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           152 Endpoints
Min Delay           152 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_FSM/obj_p_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.779ns  (logic 2.237ns (32.998%)  route 4.542ns (67.002%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          2.907     4.414    U_In/CPU_RESETN_IBUF
    SLICE_X7Y103         LUT2 (Prop_lut2_I0_O)        0.150     4.564 r  U_In/estado_vis[3]_i_2/O
                         net (fo=7, routed)           0.707     5.271    U_FSM/estado_reg[3]_0
    SLICE_X11Y102        LUT6 (Prop_lut6_I5_O)        0.332     5.603 f  U_FSM/obj_h[2]_i_3/O
                         net (fo=4, routed)           0.525     6.128    U_In/obj_h_reg[0]
    SLICE_X11Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.252 r  U_In/obj_p[1]_i_2/O
                         net (fo=2, routed)           0.403     6.655    U_FSM/obj_p
    SLICE_X11Y101        LUT3 (Prop_lut3_I1_O)        0.124     6.779 r  U_FSM/obj_p[0]_i_1/O
                         net (fo=1, routed)           0.000     6.779    U_FSM/obj_p[0]_i_1_n_0
    SLICE_X11Y101        FDRE                                         r  U_FSM/obj_p_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.512     4.934    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y101        FDRE                                         r  U_FSM/obj_p_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_FSM/obj_p_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.773ns  (logic 2.231ns (32.938%)  route 4.542ns (67.062%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          2.907     4.414    U_In/CPU_RESETN_IBUF
    SLICE_X7Y103         LUT2 (Prop_lut2_I0_O)        0.150     4.564 r  U_In/estado_vis[3]_i_2/O
                         net (fo=7, routed)           0.707     5.271    U_FSM/estado_reg[3]_0
    SLICE_X11Y102        LUT6 (Prop_lut6_I5_O)        0.332     5.603 f  U_FSM/obj_h[2]_i_3/O
                         net (fo=4, routed)           0.525     6.128    U_In/obj_h_reg[0]
    SLICE_X11Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.252 r  U_In/obj_p[1]_i_2/O
                         net (fo=2, routed)           0.403     6.655    U_FSM/obj_p
    SLICE_X11Y101        LUT3 (Prop_lut3_I1_O)        0.118     6.773 r  U_FSM/obj_p[1]_i_1/O
                         net (fo=1, routed)           0.000     6.773    U_FSM/obj_p[1]_i_1_n_0
    SLICE_X11Y101        FDRE                                         r  U_FSM/obj_p_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.512     4.934    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y101        FDRE                                         r  U_FSM/obj_p_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_FSM/obj_h_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.759ns  (logic 2.113ns (31.261%)  route 4.646ns (68.739%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          2.907     4.414    U_In/CPU_RESETN_IBUF
    SLICE_X7Y103         LUT2 (Prop_lut2_I0_O)        0.150     4.564 f  U_In/estado_vis[3]_i_2/O
                         net (fo=7, routed)           0.707     5.271    U_FSM/estado_reg[3]_0
    SLICE_X11Y102        LUT6 (Prop_lut6_I5_O)        0.332     5.603 r  U_FSM/obj_h[2]_i_3/O
                         net (fo=4, routed)           1.032     6.635    U_In/obj_h_reg[0]
    SLICE_X10Y101        LUT5 (Prop_lut5_I1_O)        0.124     6.759 r  U_In/obj_h[0]_i_1/O
                         net (fo=1, routed)           0.000     6.759    U_FSM/obj_h_reg[0]_1
    SLICE_X10Y101        FDRE                                         r  U_FSM/obj_h_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.512     4.934    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y101        FDRE                                         r  U_FSM/obj_h_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_FSM/obj_h_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.260ns  (logic 2.113ns (33.753%)  route 4.147ns (66.247%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          2.907     4.414    U_In/CPU_RESETN_IBUF
    SLICE_X7Y103         LUT2 (Prop_lut2_I0_O)        0.150     4.564 f  U_In/estado_vis[3]_i_2/O
                         net (fo=7, routed)           0.707     5.271    U_FSM/estado_reg[3]_0
    SLICE_X11Y102        LUT6 (Prop_lut6_I5_O)        0.332     5.603 r  U_FSM/obj_h[2]_i_3/O
                         net (fo=4, routed)           0.533     6.136    U_In/obj_h_reg[0]
    SLICE_X10Y101        LUT5 (Prop_lut5_I1_O)        0.124     6.260 r  U_In/obj_h[2]_i_1/O
                         net (fo=1, routed)           0.000     6.260    U_FSM/obj_h_reg[2]_1
    SLICE_X10Y101        FDRE                                         r  U_FSM/obj_h_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.512     4.934    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y101        FDRE                                         r  U_FSM/obj_h_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_Div/c_blink_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.087ns  (logic 1.631ns (26.794%)  route 4.456ns (73.206%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          3.586     5.093    U_Div/CPU_RESETN_IBUF
    SLICE_X7Y99          LUT2 (Prop_lut2_I1_O)        0.124     5.217 r  U_Div/c_blink[0]_i_1/O
                         net (fo=24, routed)          0.870     6.087    U_Div/c_blink[0]_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  U_Div/c_blink_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.603     5.026    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  U_Div/c_blink_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_Div/c_blink_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.087ns  (logic 1.631ns (26.794%)  route 4.456ns (73.206%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          3.586     5.093    U_Div/CPU_RESETN_IBUF
    SLICE_X7Y99          LUT2 (Prop_lut2_I1_O)        0.124     5.217 r  U_Div/c_blink[0]_i_1/O
                         net (fo=24, routed)          0.870     6.087    U_Div/c_blink[0]_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  U_Div/c_blink_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.603     5.026    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  U_Div/c_blink_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_Div/c_blink_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.087ns  (logic 1.631ns (26.794%)  route 4.456ns (73.206%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          3.586     5.093    U_Div/CPU_RESETN_IBUF
    SLICE_X7Y99          LUT2 (Prop_lut2_I1_O)        0.124     5.217 r  U_Div/c_blink[0]_i_1/O
                         net (fo=24, routed)          0.870     6.087    U_Div/c_blink[0]_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  U_Div/c_blink_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.603     5.026    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  U_Div/c_blink_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_Div/c_blink_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.087ns  (logic 1.631ns (26.794%)  route 4.456ns (73.206%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          3.586     5.093    U_Div/CPU_RESETN_IBUF
    SLICE_X7Y99          LUT2 (Prop_lut2_I1_O)        0.124     5.217 r  U_Div/c_blink[0]_i_1/O
                         net (fo=24, routed)          0.870     6.087    U_Div/c_blink[0]_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  U_Div/c_blink_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.603     5.026    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  U_Div/c_blink_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_Div/c_disp_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.066ns  (logic 1.661ns (27.383%)  route 4.405ns (72.617%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          3.586     5.093    U_Div/CPU_RESETN_IBUF
    SLICE_X7Y99          LUT2 (Prop_lut2_I0_O)        0.154     5.247 r  U_Div/c_disp[0]_i_1/O
                         net (fo=16, routed)          0.819     6.066    U_Div/c_disp[0]_i_1_n_0
    SLICE_X5Y95          FDRE                                         r  U_Div/c_disp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.603     5.026    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  U_Div/c_disp_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_Div/c_disp_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.066ns  (logic 1.661ns (27.383%)  route 4.405ns (72.617%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          3.586     5.093    U_Div/CPU_RESETN_IBUF
    SLICE_X7Y99          LUT2 (Prop_lut2_I0_O)        0.154     5.247 r  U_Div/c_disp[0]_i_1/O
                         net (fo=16, routed)          0.819     6.066    U_Div/c_disp[0]_i_1_n_0
    SLICE_X5Y95          FDRE                                         r  U_Div/c_disp_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.603     5.026    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  U_Div/c_disp_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            U_In/in_pisos_sync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.247ns (35.689%)  route 0.446ns (64.311%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           0.446     0.693    U_In/SW_IBUF[1]
    SLICE_X6Y95          FDRE                                         r  U_In/in_pisos_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.874     2.039    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  U_In/in_pisos_sync_reg[5]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            U_In/in_pisos_sync_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.253ns (33.850%)  route 0.494ns (66.150%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.494     0.747    U_In/SW_IBUF[2]
    SLICE_X6Y95          FDRE                                         r  U_In/in_pisos_sync_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.874     2.039    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  U_In/in_pisos_sync_reg[6]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            U_In/in_pisos_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.254ns (33.093%)  route 0.513ns (66.907%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNC_IBUF_inst/O
                         net (fo=1, routed)           0.513     0.766    U_In/D[0]
    SLICE_X9Y93          FDRE                                         r  U_In/in_pisos_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.846     2.011    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y93          FDRE                                         r  U_In/in_pisos_sync_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            U_In/in_pisos_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.245ns (29.229%)  route 0.594ns (70.771%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.594     0.840    U_In/SW_IBUF[0]
    SLICE_X10Y97         FDRE                                         r  U_In/in_pisos_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.847     2.012    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y97         FDRE                                         r  U_In/in_pisos_sync_reg[4]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            U_In/in_hab_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.275ns (32.260%)  route 0.578ns (67.740%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           0.578     0.854    U_In/SW_IBUF[6]
    SLICE_X8Y98          FDRE                                         r  U_In/in_hab_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.847     2.012    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  U_In/in_hab_sync_reg[2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            U_In/in_pisos_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.235ns (26.869%)  route 0.641ns (73.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTNU_IBUF_inst/O
                         net (fo=1, routed)           0.641     0.876    U_In/D[1]
    SLICE_X4Y95          FDRE                                         r  U_In/in_pisos_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.874     2.039    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  U_In/in_pisos_sync_reg[1]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            U_In/in_pisos_sync_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.909ns  (logic 0.245ns (26.942%)  route 0.664ns (73.058%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.664     0.909    U_In/SW_IBUF[3]
    SLICE_X4Y95          FDRE                                         r  U_In/in_pisos_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.874     2.039    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  U_In/in_pisos_sync_reg[7]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            U_In/in_pisos_sync_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.256ns (27.553%)  route 0.672ns (72.447%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTNL_IBUF_inst/O
                         net (fo=1, routed)           0.672     0.928    U_In/D[3]
    SLICE_X4Y95          FDRE                                         r  U_In/in_pisos_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.874     2.039    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  U_In/in_pisos_sync_reg[3]/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            U_In/in_hab_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.265ns (28.525%)  route 0.664ns (71.475%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           0.664     0.929    U_In/SW_IBUF[4]
    SLICE_X8Y100         FDRE                                         r  U_In/in_hab_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.841     2.006    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  U_In/in_hab_sync_reg[0]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            U_In/in_pisos_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.248ns (24.580%)  route 0.760ns (75.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTND_IBUF_inst/O
                         net (fo=1, routed)           0.760     1.008    U_In/D[2]
    SLICE_X6Y95          FDRE                                         r  U_In/in_pisos_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.874     2.039    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  U_In/in_pisos_sync_reg[2]/C





