-- VHDL for IBM SMS ALD page 44.10.03.1
-- Title: STP PRT OUT + PRG RST CARR RET
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/27/2020 12:19:24 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_44_10_03_1_STP_PRT_OUT_PRG_RST_CARR_RET is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_PROGRAM_RESET:	 in STD_LOGIC;
		MV_ERROR_CTRL_RESET_DOT_RESTART:	 in STD_LOGIC;
		PS_CONS_PRINTER_C2_CAM_NO:	 in STD_LOGIC;
		MS_CONS_STOP_RESET:	 in STD_LOGIC;
		PS_CONS_PRINTER_NOT_BUSY:	 in STD_LOGIC;
		PS_CONS_STOP_PRINT_COMPLETE:	 in STD_LOGIC;
		PS_CONS_CHECK_STROBE:	 in STD_LOGIC;
		MS_CONSOLE_CHECK_STROBE_1:	 in STD_LOGIC;
		MS_STOP_PGM_RES_CARRIAGE_RETURN:	 out STD_LOGIC;
		PS_CONS_STOP_CR_COMPLETE:	 out STD_LOGIC);
end ALD_44_10_03_1_STP_PRT_OUT_PRG_RST_CARR_RET;

architecture behavioral of ALD_44_10_03_1_STP_PRT_OUT_PRG_RST_CARR_RET is 

	signal OUT_5C_K: STD_LOGIC;
	signal OUT_4C_C: STD_LOGIC;
	signal OUT_4D_K: STD_LOGIC;
	signal OUT_2D_NoPin: STD_LOGIC;
	signal OUT_3E_C: STD_LOGIC;
	signal OUT_5F_NoPin: STD_LOGIC;
	signal OUT_4F_G: STD_LOGIC;
	signal OUT_4F_G_Latch: STD_LOGIC;
	signal OUT_3F_D: STD_LOGIC;
	signal OUT_3F_D_Latch: STD_LOGIC;
	signal OUT_5G_D: STD_LOGIC;
	signal OUT_4G_C: STD_LOGIC;
	signal OUT_3G_P: STD_LOGIC;
	signal OUT_2G_NoPin: STD_LOGIC;
	signal OUT_1G_F: STD_LOGIC;
	signal OUT_DOT_3G: STD_LOGIC;

begin

	OUT_5C_K <= NOT(PS_PROGRAM_RESET AND MV_ERROR_CTRL_RESET_DOT_RESTART );
	OUT_4C_C <= NOT OUT_5C_K;
	OUT_4D_K <= NOT(MS_CONS_STOP_RESET AND OUT_5C_K );
	OUT_2D_NoPin <= NOT(OUT_4C_C AND PS_CONS_PRINTER_C2_CAM_NO );
	OUT_3E_C <= NOT(OUT_4D_K AND PS_CONS_PRINTER_NOT_BUSY AND OUT_4F_G );
	OUT_5F_NoPin <= NOT(OUT_5C_K AND PS_CONS_STOP_PRINT_COMPLETE );
	OUT_4F_G_Latch <= NOT(OUT_5F_NoPin AND OUT_DOT_3G );
	OUT_3F_D_Latch <= NOT(OUT_2D_NoPin AND OUT_4F_G );
	OUT_5G_D <= NOT(MS_CONS_STOP_RESET );
	OUT_4G_C <= NOT(OUT_5G_D AND PS_CONS_CHECK_STROBE );
	OUT_3G_P <= NOT(OUT_4G_C );
	OUT_2G_NoPin <= NOT(OUT_DOT_3G AND MS_CONSOLE_CHECK_STROBE_1 );
	OUT_1G_F <= NOT(OUT_2G_NoPin );
	OUT_DOT_3G <= OUT_3F_D OR OUT_3G_P;

	MS_STOP_PGM_RES_CARRIAGE_RETURN <= OUT_3E_C;
	PS_CONS_STOP_CR_COMPLETE <= OUT_1G_F;

	Latch_4F: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4F_G_Latch,
		Q => OUT_4F_G,
		QBar => OPEN );

	Latch_3F: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3F_D_Latch,
		Q => OUT_3F_D,
		QBar => OPEN );


end;
