Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat May 30 16:33:05 2020
| Host         : LAPTOP-DMSEF8GG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    70 |
|    Minimum number of control sets                        |    70 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   349 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    70 |
| >= 0 to < 4        |    30 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     3 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              97 |           71 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              13 |           10 |
| Yes          | No                    | No                     |             110 |           44 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             239 |           72 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+------------------------------------+--------------------------------+------------------+----------------+
|          Clock Signal          |            Enable Signal           |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+--------------------------------+------------------------------------+--------------------------------+------------------+----------------+
|  sd/cd/genblk1[10].ff/p_11_out |                                    |                                |                1 |              1 |
|  CLK50MHZ                      | kb/uut/db_clk/clear                |                                |                1 |              1 |
|  kb/d4_out                     |                                    |                                |                1 |              1 |
|  kb/a_reg_i_1_n_0              |                                    | kb/a0                          |                1 |              1 |
|  CLK50MHZ                      | kb/uut/db_data/Iv_i_1__0_n_0       |                                |                1 |              1 |
|  kb/s8_out                     |                                    |                                |                1 |              1 |
|  kb/space3_out                 |                                    |                                |                1 |              1 |
|  sd/cd/genblk1[3].ff/p_18_out  |                                    |                                |                1 |              1 |
|  sd/cd/genblk1[12].ff/p_9_out  |                                    |                                |                1 |              1 |
|  sd/cd/genblk1[2].ff/p_19_out  |                                    |                                |                1 |              1 |
|  sd/cd/genblk1[11].ff/p_10_out |                                    |                                |                1 |              1 |
|  kb/w9_out                     |                                    |                                |                1 |              1 |
|  sd/cd/genblk1[4].ff/p_17_out  |                                    |                                |                1 |              1 |
|  sd/cd/genblk1[5].ff/p_16_out  |                                    |                                |                1 |              1 |
|  sd/cd/genblk1[7].ff/p_14_out  |                                    |                                |                1 |              1 |
|  CLK50MHZ                      | kb/uut/db_data/O_i_1__0_n_0        |                                |                1 |              1 |
|  sd/cd/genblk1[9].ff/p_12_out  |                                    |                                |                1 |              1 |
|  sd/cd/genblk1[8].ff/p_13_out  |                                    |                                |                1 |              1 |
|  sd/cd/genblk1[6].ff/p_15_out  |                                    |                                |                1 |              1 |
|  sd/cd/genblk1[18].ff/p_3_out  |                                    |                                |                1 |              1 |
|  sd/cd/genblk1[17].ff/p_4_out  |                                    |                                |                1 |              1 |
|  sd/cd/genblk1[16].ff/p_5_out  |                                    |                                |                1 |              1 |
|  sd/cd/genblk1[15].ff/p_6_out  |                                    |                                |                1 |              1 |
|  sd/cd/genblk1[14].ff/p_7_out  |                                    |                                |                1 |              1 |
|  sd/cd/genblk1[13].ff/p_8_out  |                                    |                                |                1 |              1 |
|  sd/cd/genblk1[1].ff/p_20_out  |                                    |                                |                1 |              1 |
|  PixCLK_BUFG                   | display/H_SCAN_reg[7]_2[0]         | display/H_SCAN_reg[7]_1[0]     |                1 |              1 |
|  CLK50MHZ                      | kb/uut/db_clk/O_i_1_n_0            |                                |                1 |              1 |
|  kb/d                          |                                    |                                |                2 |              2 |
|  sd/cd/genblk1[19].ff/st_reg_0 |                                    |                                |                1 |              2 |
| ~kb/uut/db_clk/O_reg_0         | kb/uut/cnt                         | kb/uut/cnt[3]_i_1_n_0          |                1 |              4 |
|  PixCLK_BUFG                   | timer/o_state_game_reg_0           | timer/o_state_game_reg_9       |                2 |              4 |
|  PixCLK_BUFG                   |                                    | HpDisplay/SS[0]                |                3 |              4 |
|  PixCLK_BUFG                   | timer/o_state_game_reg_0           | timer/o_state_game_reg_10      |                2 |              4 |
|  PixCLK_BUFG                   | SoulDisplay/SY[8]_i_1_n_0          | timer/o_state_game_reg_8       |                3 |              4 |
|  CLK50MHZ                      | kb/uut/db_data/count[4]_i_1__0_n_0 | kb/uut/db_data/Iv_i_1__0_n_0   |                2 |              5 |
|  PixCLK_BUFG                   | SoulDisplay/SY[8]_i_1_n_0          |                                |                2 |              5 |
|  PixCLK_BUFG                   | BallDisplay/dmg1[7]_i_1_n_0        |                                |                2 |              6 |
|  CLK_IBUF_BUFG                 |                                    |                                |                3 |              6 |
|  PixCLK_BUFG                   | Ball2Display/dmg2[7]_i_1_n_0       |                                |                3 |              6 |
|  CLK50MHZ                      |                                    |                                |                4 |              7 |
|  PixCLK_BUFG                   | timer/o_state_game_reg_3           | display/o_state_game_reg       |                2 |              7 |
|  PixCLK_BUFG                   |                                    | SoulDisplay/SS[0]              |                6 |              8 |
|  PixCLK_BUFG                   | display/H_SCAN_reg[7]_0[0]         | display/H_SCAN_reg[4]_0[0]     |                2 |              8 |
|  PixCLK_BUFG                   | display/E[0]                       | display/SR[0]                  |                2 |              8 |
|  PixCLK_BUFG                   | display/sel_reg[0]_0[0]            | display/H_SCAN_reg[0]_0[0]     |                2 |              8 |
|  PixCLK_BUFG                   | display/sel_reg[0][0]              | display/sel_reg[1][0]          |                2 |              8 |
|  PixCLK_BUFG                   | SoulDisplay/address                | SoulDisplay/address[7]_i_1_n_0 |                2 |              8 |
| ~kb/uut/db_clk/O_reg_0         |                                    |                                |                3 |              9 |
|  PixCLK_BUFG                   | display/active                     |                                |                7 |              9 |
|  PixCLK_BUFG                   | display/H_SCAN_reg[7]_2[0]         |                                |                3 |              9 |
|  kb/space                      | PivotDisplay/dmg[9]_i_2_n_0        | PivotDisplay/clear             |                3 |             10 |
|  PixCLK_BUFG                   | display/H_SCAN_reg[7]_1[0]         |                                |                3 |             10 |
|  PixCLK_BUFG                   | display/H_SCAN_reg[1]_4[0]         | display/B1X[7]_i_6_0[0]        |                3 |             10 |
|  CLK_IBUF_BUFG                 | display/V_SCAN[9]_i_1_n_0          |                                |                3 |             10 |
|  PixCLK_BUFG                   | timer/o_state_game_reg_4           | display/o_state_game_reg_0     |                3 |             10 |
|  PixCLK_BUFG                   | display/p_4_in                     | Ball3Display/hit[9]_i_1__0_n_0 |                3 |             10 |
|  PixCLK_BUFG                   | display/V_SCAN_reg[1]_1[0]         | display/V_SCAN_reg[1]_3[0]     |                3 |             10 |
|  CLK_IBUF_BUFG                 | PixCLK_BUFG                        | display/H_SCAN                 |                3 |             10 |
|  PixCLK_BUFG                   | Ball3Display/B1Y[9]_i_2__0_n_0     | Ball3Display/B1Y[9]_i_1__0_n_0 |                3 |             10 |
|  PixCLK_BUFG                   | display/address                    | display/V_SCAN_reg[1]_0        |                4 |             13 |
|  PixCLK_BUFG                   | display/address_5                  | display/V_SCAN_reg[8]_0        |                4 |             14 |
|  PixCLK_BUFG                   | display/address_4                  | display/H_SCAN_reg[3]_0        |                4 |             14 |
|  PixCLK_BUFG                   | display/address_2                  | display/V_SCAN_reg[5]_2        |                4 |             15 |
|  CLK50MHZ                      | kb/uut/oflag_i_1_n_0               |                                |                5 |             16 |
|  CLK_IBUF_BUFG                 | kb/uut/E[0]                        |                                |                4 |             16 |
|  PixCLK_BUFG                   | display/V_SCAN_reg[5]_1            | display/V_SCAN_reg[5]_0        |                5 |             17 |
|  PixCLK_BUFG                   | SoulDisplay/SoulX[9]_i_1_n_0       |                                |                8 |             19 |
|  PixCLK_BUFG                   | TitleDisplay/p_1_in                | timer/o_state_game3_out        |                7 |             27 |
|  PixCLK_BUFG                   |                                    |                                |               36 |             49 |
+--------------------------------+------------------------------------+--------------------------------+------------------+----------------+


