// Seed: 3088981537
module module_0;
  wire id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input tri id_2,
    input tri1 id_3,
    output wand id_4,
    output uwire id_5,
    input wand id_6,
    input uwire id_7
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  initial begin : LABEL_0
    id_4 <= 1 == !(id_3);
  end
  nand primCall (id_1, id_2, id_3, id_4);
  module_0 modCall_1 ();
endmodule
