INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBVGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
WARNING: [VRFC 10-3676] redeclaration of ansi port 'present_state' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v:23]
WARNING: [VRFC 10-3029] 'present_state' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/new/FSM.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/PS2Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2Receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/VGASYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGASYS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/caeserEncoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caeserEncoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenericCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/mapto7bitacsii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapto7bitacsii
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'newChar' is not allowed [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:34]
WARNING: [VRFC 10-3029] 'newChar' was previously declared without a range [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/keyboard/top.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_console
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:111]
INFO: [VRFC 10-2458] undeclared symbol back_space, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_console.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_image
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/imports/imports/AHB_VGA/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
