SystemVerilog Verification
UVM

=====================
UVM Environment Setup 
=====================
VCS 
VCS_HOME
VERDI
VERDI_HOME
DESIGNWARE_HOME
UVM_HOME
