--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml VGAWrapper.twx VGAWrapper.ncd -o VGAWrapper.twr
VGAWrapper.pcf

Design file:              VGAWrapper.ncd
Physical constraint file: VGAWrapper.pcf
Device,package,speed:     xc3s250e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
CIN<0>         |    0.938(R)|    0.444(R)|CLK_BUFGP         |   0.000|
CIN<1>         |    0.685(R)|    0.646(R)|CLK_BUFGP         |   0.000|
CIN<2>         |    0.871(R)|    0.496(R)|CLK_BUFGP         |   0.000|
CIN<3>         |    0.248(R)|    0.994(R)|CLK_BUFGP         |   0.000|
CIN<4>         |    0.148(R)|    1.074(R)|CLK_BUFGP         |   0.000|
CIN<5>         |    0.381(R)|    0.888(R)|CLK_BUFGP         |   0.000|
CIN<6>         |    0.415(R)|    0.861(R)|CLK_BUFGP         |   0.000|
CIN<7>         |    0.709(R)|    0.626(R)|CLK_BUFGP         |   0.000|
MASTER_STATE<0>|    2.158(R)|   -0.015(R)|CLK_BUFGP         |   0.000|
MASTER_STATE<1>|    1.183(R)|    0.866(R)|CLK_BUFGP         |   0.000|
---------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ADDR<0>     |    8.792(R)|CLK_BUFGP         |   0.000|
ADDR<1>     |    9.084(R)|CLK_BUFGP         |   0.000|
ADDR<2>     |    8.593(R)|CLK_BUFGP         |   0.000|
ADDR<3>     |    9.163(R)|CLK_BUFGP         |   0.000|
ADDR<4>     |    8.403(R)|CLK_BUFGP         |   0.000|
ADDR<5>     |    8.576(R)|CLK_BUFGP         |   0.000|
ADDR<6>     |    8.042(R)|CLK_BUFGP         |   0.000|
ADDR<7>     |    8.568(R)|CLK_BUFGP         |   0.000|
ADDR<8>     |    8.356(R)|CLK_BUFGP         |   0.000|
ADDR<9>     |    8.774(R)|CLK_BUFGP         |   0.000|
ADDR<10>    |    7.998(R)|CLK_BUFGP         |   0.000|
ADDR<11>    |    8.424(R)|CLK_BUFGP         |   0.000|
ADDR<12>    |    8.158(R)|CLK_BUFGP         |   0.000|
ADDR<13>    |    8.121(R)|CLK_BUFGP         |   0.000|
ADDR<14>    |    7.882(R)|CLK_BUFGP         |   0.000|
ADDR<15>    |    7.661(R)|CLK_BUFGP         |   0.000|
ADDR<16>    |    8.175(R)|CLK_BUFGP         |   0.000|
ADDR<17>    |    7.706(R)|CLK_BUFGP         |   0.000|
ADDR<18>    |    8.066(R)|CLK_BUFGP         |   0.000|
COUT<0>     |    8.356(R)|CLK_BUFGP         |   0.000|
COUT<1>     |    8.053(R)|CLK_BUFGP         |   0.000|
COUT<2>     |    8.608(R)|CLK_BUFGP         |   0.000|
COUT<3>     |    8.399(R)|CLK_BUFGP         |   0.000|
COUT<4>     |    9.135(R)|CLK_BUFGP         |   0.000|
COUT<5>     |    8.870(R)|CLK_BUFGP         |   0.000|
COUT<6>     |    8.559(R)|CLK_BUFGP         |   0.000|
COUT<7>     |    8.820(R)|CLK_BUFGP         |   0.000|
HS          |    9.985(R)|CLK_BUFGP         |   0.000|
VS          |   10.926(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.368|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri May 16 15:31:56 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 341 MB



