
ants_master_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         0000b9f8  00000470  60000470  00008470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  6000be68  00018000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000534  20000008  6000be70  00018008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          0000024c  2000053c  6000c3a4  0001853c  2**2
                  ALLOC
  5 .comment      00000306  00000000  00000000  0001853c  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000998  00000000  00000000  00018842  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000019e4  00000000  00000000  000191da  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000e0ce  00000000  00000000  0001abbe  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001daf  00000000  00000000  00028c8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00005d29  00000000  00000000  0002aa3b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002bb4  00000000  00000000  00030764  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00004d06  00000000  00000000  00033318  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00003e99  00000000  00000000  0003801e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 0007617d  00000000  00000000  0003beb7  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  000b2034  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000c00  00000000  00000000  000b2059  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .init:

00000000 <__vector_table_vma_base_address>:
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
   0:	20010000 	.word	0x20010000
	ACE_enable_sdd(SDD0_OUT);
}

//*NOTE* Blocking function
void speaker_play(enum sound_type sound) {
	volatile uint32_t i = 0;
   4:	00000299 	.word	0x00000299
   8:	00000309 	.word	0x00000309
	volatile uint32_t wait = 0;
   c:	0000030b 	.word	0x0000030b
	static manual_sounds man_sound_select = GOOD_SHOT;

	if (sound == BEGIN_AUTO) {
  10:	0000030d 	.word	0x0000030d
void speaker_init() {
	ACE_init();
	ACE_configure_sdd (SDD0_OUT, SDD_8_BITS,
			SDD_VOLTAGE_MODE|SDD_RETURN_TO_ZERO,INDIVIDUAL_UPDATE);
	ACE_enable_sdd(SDD0_OUT);
}
  14:	0000030f 	.word	0x0000030f
//after speaker_kill() has been run
void speaker_init() {
	ACE_init();
	ACE_configure_sdd (SDD0_OUT, SDD_8_BITS,
			SDD_VOLTAGE_MODE|SDD_RETURN_TO_ZERO,INDIVIDUAL_UPDATE);
	ACE_enable_sdd(SDD0_OUT);
  18:	00000311 	.word	0x00000311
	...
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
  2c:	00000313 	.word	0x00000313
  30:	00000315 	.word	0x00000315
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
}
  34:	00000000 	.word	0x00000000
		uint8_t message3[] = {x};
		uint8_t message4[] = {y};
		uint8_t message5[] = {set};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
  38:	00000317 	.word	0x00000317
		uint8_t message4[] = {y1};
		uint8_t message5[] = {x2};
		uint8_t message6[] = {y2};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
  3c:	00000319 	.word	0x00000319
        return -1;

    g_outLen += len;
    for (i = 0; i < len; i++) {
        g_outBuf[g_outWriteIndex++] = data[i];
        if (g_outWriteIndex == PIXY_OUTBUF_SIZE)
  40:	0000031b 	.word	0x0000031b
    if (g_outLen + len > PIXY_OUTBUF_SIZE)
        return -1;

    g_outLen += len;
    for (i = 0; i < len; i++) {
        g_outBuf[g_outWriteIndex++] = data[i];
  44:	0000031d 	.word	0x0000031d
  48:	0000031f 	.word	0x0000031f
        if (g_outWriteIndex == PIXY_OUTBUF_SIZE)
  4c:	00000321 	.word	0x00000321
    if (g_outLen + len > PIXY_OUTBUF_SIZE)
        return -1;

    g_outLen += len;
    for (i = 0; i < len; i++) {
        g_outBuf[g_outWriteIndex++] = data[i];
  50:	00000323 	.word	0x00000323
        if (g_outWriteIndex == PIXY_OUTBUF_SIZE)
  54:	00000325 	.word	0x00000325
    if (g_outLen + len > PIXY_OUTBUF_SIZE)
        return -1;

    g_outLen += len;
    for (i = 0; i < len; i++) {
        g_outBuf[g_outWriteIndex++] = data[i];
  58:	00000327 	.word	0x00000327
  5c:	00000329 	.word	0x00000329
  60:	0000032b 	.word	0x0000032b
        if (g_outWriteIndex == PIXY_OUTBUF_SIZE)
  64:	0000032d 	.word	0x0000032d
    if (g_outLen + len > PIXY_OUTBUF_SIZE)
        return -1;

    g_outLen += len;
    for (i = 0; i < len; i++) {
        g_outBuf[g_outWriteIndex++] = data[i];
  68:	000023c5 	.word	0x000023c5
  6c:	000023f1 	.word	0x000023f1
    outBuf[0] = 0x00;
    outBuf[1] = PIXY_CAM_BRIGHTNESS_SYNC;
    outBuf[2] = brightness;

    return sendByte(outBuf, 3);
}
  70:	00002f41 	.word	0x00002f41
    if (g_outLen + len > PIXY_OUTBUF_SIZE)
        return -1;

    g_outLen += len;
    for (i = 0; i < len; i++) {
        g_outBuf[g_outWriteIndex++] = data[i];
  74:	00002f6d 	.word	0x00002f6d
  78:	00000337 	.word	0x00000337
        if (g_outWriteIndex == PIXY_OUTBUF_SIZE)
  7c:	00000339 	.word	0x00000339
    outBuf[2] = r;
    outBuf[3] = g;
    outBuf[4] = b;

    return sendByte(outBuf, 5);
}
  80:	0000033b 	.word	0x0000033b
  84:	0000033d 	.word	0x0000033d
    if (g_outLen + len > PIXY_OUTBUF_SIZE)
        return -1;

    g_outLen += len;
    for (i = 0; i < len; i++) {
        g_outBuf[g_outWriteIndex++] = data[i];
  88:	0000033f 	.word	0x0000033f
				i++;
			}
			man_sound_select = PROVOKED;
		}
		else if (man_sound_select == PROVOKED) {
			while (i < 11216) {
  8c:	00000341 	.word	0x00000341
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(provoked[i]));
  90:	00001bd5 	.word	0x00001bd5
  94:	00000345 	.word	0x00000345
  98:	00000347 	.word	0x00000347
        if (g_outWriteIndex == PIXY_OUTBUF_SIZE)
  9c:	00000349 	.word	0x00000349
    if (g_outLen + len > PIXY_OUTBUF_SIZE)
        return -1;

    g_outLen += len;
    for (i = 0; i < len; i++) {
        g_outBuf[g_outWriteIndex++] = data[i];
  a0:	0000034b 	.word	0x0000034b
	...
  bc:	0000034d 	.word	0x0000034d
  c0:	0000034f 	.word	0x0000034f
  c4:	00000351 	.word	0x00000351
  c8:	00000353 	.word	0x00000353
  cc:	00000355 	.word	0x00000355
        if (g_outWriteIndex == PIXY_OUTBUF_SIZE)
  d0:	00000357 	.word	0x00000357
  d4:	00000359 	.word	0x00000359
  d8:	0000035b 	.word	0x0000035b
			i++;
		}
	}
	else if (sound == END_AUTO) {
		while (i < 14100) {
			ACE_set_sdd_value(SDD0_OUT,(uint32_t)(fire[i]));
  dc:	0000035d 	.word	0x0000035d
  e0:	0000035f 	.word	0x0000035f
			for (wait = 0; wait < 375; ++wait) {}
  e4:	00000361 	.word	0x00000361
  e8:	00000363 	.word	0x00000363
  ec:	00000365 	.word	0x00000365
  f0:	00000367 	.word	0x00000367
  f4:	00000369 	.word	0x00000369
  f8:	0000036b 	.word	0x0000036b
			i++;
  fc:	0000036d 	.word	0x0000036d
			for (wait = 0; wait < 340; ++wait) {}
			i++;
		}
	}
	else if (sound == END_AUTO) {
		while (i < 14100) {
 100:	0000036f 	.word	0x0000036f
 104:	00000371 	.word	0x00000371
			i++;
		}
	}
	else if(sound == SHOT_FIRED_MANUAL) {
		if (man_sound_select == GOOD_SHOT) {
			while (i < 8605) {
 108:	00000373 	.word	0x00000373
 10c:	00000375 	.word	0x00000375
 110:	00000377 	.word	0x00000377
 114:	00000379 	.word	0x00000379
 118:	0000037b 	.word	0x0000037b
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(good_shot[i]));
				for (wait = 0; wait < 420; ++wait) {}
 11c:	0000037d 	.word	0x0000037d
		}
	}
	else if(sound == SHOT_FIRED_MANUAL) {
		if (man_sound_select == GOOD_SHOT) {
			while (i < 8605) {
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(good_shot[i]));
 120:	0000037f 	.word	0x0000037f
 124:	00000381 	.word	0x00000381
 128:	00000383 	.word	0x00000383
				for (wait = 0; wait < 420; ++wait) {}
 12c:	00000385 	.word	0x00000385
 130:	00000387 	.word	0x00000387
 134:	00000389 	.word	0x00000389
 138:	0000038b 	.word	0x0000038b
 13c:	0000038d 	.word	0x0000038d
				i++;
 140:	0000038f 	.word	0x0000038f
 144:	00000391 	.word	0x00000391
			i++;
		}
	}
	else if(sound == SHOT_FIRED_MANUAL) {
		if (man_sound_select == GOOD_SHOT) {
			while (i < 8605) {
 148:	00000393 	.word	0x00000393
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(good_shot[i]));
				for (wait = 0; wait < 420; ++wait) {}
				i++;
			}
			man_sound_select = WELL_DONE;
 14c:	00000395 	.word	0x00000395
 150:	00000397 	.word	0x00000397
		}
		else if (man_sound_select == WELL_DONE) {
			while (i < 8024) {
 154:	00000399 	.word	0x00000399
 158:	0000039b 	.word	0x0000039b
 15c:	0000039d 	.word	0x0000039d
 160:	0000039f 	.word	0x0000039f
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(well[i]));
 164:	000003a1 	.word	0x000003a1
 168:	000003a3 	.word	0x000003a3
 16c:	000003a5 	.word	0x000003a5
				for (wait = 0; wait < 621; ++wait) {}
 170:	000003a7 	.word	0x000003a7
 174:	000003a9 	.word	0x000003a9
 178:	000003ab 	.word	0x000003ab
 17c:	000003ad 	.word	0x000003ad
 180:	000003af 	.word	0x000003af
 184:	000003b1 	.word	0x000003b1
				i++;
 188:	000003b3 	.word	0x000003b3
 18c:	000003b5 	.word	0x000003b5
				i++;
			}
			man_sound_select = WELL_DONE;
		}
		else if (man_sound_select == WELL_DONE) {
			while (i < 8024) {
 190:	000003b7 	.word	0x000003b7
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(well[i]));
				for (wait = 0; wait < 621; ++wait) {}
				i++;
			}
			man_sound_select = PROVOKED;
 194:	000003b9 	.word	0x000003b9
 198:	000003bb 	.word	0x000003bb
            done = 1u;
        }
        ++this_spi->slave_tx_idx;
    }

    if(tx_buff_size > 0u)
 19c:	000003bd 	.word	0x000003bd
    {
        /* Clear and enable TX interrupt. Also disable autofill */
        this_spi->hw_reg->COMMAND &= ~(uint32_t)AUTOFILL_MASK;
 1a0:	000003bf 	.word	0x000003bf
 1a4:	000003c1 	.word	0x000003c1
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
                }
                ++rx_idx;
            }
            ++transfer_idx;
 1a8:	000003c3 	.word	0x000003c3
 1ac:	000003c5 	.word	0x000003c5

    if(tx_buff_size > 0u)
    {
        /* Clear and enable TX interrupt. Also disable autofill */
        this_spi->hw_reg->COMMAND &= ~(uint32_t)AUTOFILL_MASK;
        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
 1b0:	000003c7 	.word	0x000003c7
 1b4:	000003c9 	.word	0x000003c9
            }
            ++transfer_idx;
            --transit;
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
 1b8:	000003cb 	.word	0x000003cb
    if(tx_buff_size > 0u)
    {
        /* Clear and enable TX interrupt. Also disable autofill */
        this_spi->hw_reg->COMMAND &= ~(uint32_t)AUTOFILL_MASK;
        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
        this_spi->hw_reg->CONTROL |= CTRL_TX_IRQ_EN_MASK;
 1bc:	000003cd 	.word	0x000003cd
 1c0:	000003cf 	.word	0x000003cf
            ++transfer_idx;
            --transit;
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
        if(0u == tx_fifo_full)
 1c4:	000003d1 	.word	0x000003d1
        {
            if(transit < RX_FIFO_SIZE)
 1c8:	000003d3 	.word	0x000003d3
        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
        this_spi->hw_reg->CONTROL |= CTRL_TX_IRQ_EN_MASK;
    }
    else
    {
        this_spi->hw_reg->COMMAND |= AUTOFILL_MASK;
 1cc:	000003d5 	.word	0x000003d5
        if(0u == tx_fifo_full)
        {
            if(transit < RX_FIFO_SIZE)
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
 1d0:	000003d7 	.word	0x000003d7
 1d4:	000003d9 	.word	0x000003d9
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
 1d8:	000003db 	.word	0x000003db
    {
        this_spi->hw_reg->COMMAND |= AUTOFILL_MASK;
    }
    
    /* Ensure command interrupt disabled if no handler */
    if(0u == this_spi->cmd_handler)
 1dc:	000003dd 	.word	0x000003dd
 1e0:	000003df 	.word	0x000003df
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
                    ++tx_idx;
 1e4:	000003e1 	.word	0x000003e1
 1e8:	000003e3 	.word	0x000003e3
                    ++transit;
 1ec:	000003e5 	.word	0x000003e5
 1f0:	000003e7 	.word	0x000003e7
     * the next transaction.
     *
     * Make sure to clear any pending ssend ints otherwise we will trigger
     * an immediate interrupt.
     */
    this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
 1f4:	000003e9 	.word	0x000003e9
                    ++tx_idx;
                    ++transit;
                }
                else
                {
                    if(tx_idx < transfer_size)
 1f8:	000003eb 	.word	0x000003eb
 1fc:	000003ed 	.word	0x000003ed
                    {
                        this_spi->hw_reg->TX_DATA = 0x00u;
 200:	000003ef 	.word	0x000003ef
 204:	000003f1 	.word	0x000003f1
                        ++tx_idx;
 208:	000003f3 	.word	0x000003f3
 20c:	000003f5 	.word	0x000003f5
                        ++transit;
 210:	000003f7 	.word	0x000003f7
 214:	000003f9 	.word	0x000003f9
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
 218:	00003351 	.word	0x00003351
 21c:	00003379 	.word	0x00003379
                    }
                }
            }
        }
    }
}
 220:	000033a1 	.word	0x000033a1
 224:	000033c9 	.word	0x000033c9
     * recovery and enable Rx interrupt.
     */
    this_spi->hw_reg->CONTROL |= CTRL_RX_IRQ_EN_MASK | CTRL_URUN_IRQ_EN_MASK |
                                 CTRL_OVFLOW_IRQ_EN_MASK;

    NVIC_EnableIRQ(this_spi->irqn);
 228:	000033f1 	.word	0x000033f1
 22c:	00003419 	.word	0x00003419
 230:	00003441 	.word	0x00003441
}
 234:	00003469 	.word	0x00003469
 238:	00003491 	.word	0x00003491
 23c:	000034b9 	.word	0x000034b9
 240:	000034e1 	.word	0x000034e1
 244:	00003509 	.word	0x00003509
 248:	00003531 	.word	0x00003531
 24c:	00003559 	.word	0x00003559
 250:	00003581 	.word	0x00003581
 254:	000035a9 	.word	0x000035a9
 258:	000035d1 	.word	0x000035d1
 25c:	000035f9 	.word	0x000035f9
 260:	00003621 	.word	0x00003621
 264:	00003649 	.word	0x00003649
 268:	00003671 	.word	0x00003671
 26c:	00003699 	.word	0x00003699
 270:	000036c1 	.word	0x000036c1
 274:	000036e9 	.word	0x000036e9
 278:	00003711 	.word	0x00003711
 27c:	00003739 	.word	0x00003739
 280:	00003761 	.word	0x00003761
 284:	00003789 	.word	0x00003789
 288:	000037b1 	.word	0x000037b1
 28c:	000037d9 	.word	0x000037d9
 290:	00003801 	.word	0x00003801
 294:	00003829 	.word	0x00003829

00000298 <Reset_Handler>:
 298:	4868      	ldr	r0, [pc, #416]	; (43c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
 29a:	4780      	blx	r0
 29c:	4868      	ldr	r0, [pc, #416]	; (440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
 29e:	2800      	cmp	r0, #0
 2a0:	d10b      	bne.n	2ba <copy_data>
 2a2:	4868      	ldr	r0, [pc, #416]	; (444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
 2a4:	4968      	ldr	r1, [pc, #416]	; (448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
 2a6:	4a69      	ldr	r2, [pc, #420]	; (44c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
 2a8:	4288      	cmp	r0, r1
 2aa:	d006      	beq.n	2ba <copy_data>

000002ac <copy_code_loop>:
 2ac:	4291      	cmp	r1, r2
 2ae:	bf1c      	itt	ne
 2b0:	f850 3b04 	ldrne.w	r3, [r0], #4
 2b4:	f841 3b04 	strne.w	r3, [r1], #4
 2b8:	d1f8      	bne.n	2ac <copy_code_loop>

000002ba <copy_data>:
 2ba:	4865      	ldr	r0, [pc, #404]	; (450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
 2bc:	4965      	ldr	r1, [pc, #404]	; (454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
 2be:	4a66      	ldr	r2, [pc, #408]	; (458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
 2c0:	4288      	cmp	r0, r1
 2c2:	d006      	beq.n	2d2 <clear_bss>

000002c4 <copy_data_loop>:
 2c4:	4291      	cmp	r1, r2
 2c6:	bf1c      	itt	ne
 2c8:	f850 3b04 	ldrne.w	r3, [r0], #4
 2cc:	f841 3b04 	strne.w	r3, [r1], #4
 2d0:	d1f8      	bne.n	2c4 <copy_data_loop>

000002d2 <clear_bss>:
 2d2:	4862      	ldr	r0, [pc, #392]	; (45c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
 2d4:	4962      	ldr	r1, [pc, #392]	; (460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
 2d6:	4a63      	ldr	r2, [pc, #396]	; (464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

000002d8 <clear_bss_loop>:
 2d8:	4291      	cmp	r1, r2
 2da:	bf18      	it	ne
 2dc:	f841 0b04 	strne.w	r0, [r1], #4
 2e0:	d1fa      	bne.n	2d8 <clear_bss_loop>
	...

000002f0 <call_glob_ctor>:
 2f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
 2f4:	f20f 0e03 	addw	lr, pc, #3
 2f8:	4700      	bx	r0

000002fa <branch_to_main>:
 2fa:	f04f 0000 	mov.w	r0, #0
 2fe:	f04f 0100 	mov.w	r1, #0
 302:	f8df f168 	ldr.w	pc, [pc, #360]	; 46c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

00000306 <ExitLoop>:
 306:	e7fe      	b.n	306 <ExitLoop>

00000308 <NMI_Handler>:
 308:	e7fe      	b.n	308 <NMI_Handler>

0000030a <HardFault_Handler>:
 30a:	e7fe      	b.n	30a <HardFault_Handler>

0000030c <MemManage_Handler>:
 30c:	e7fe      	b.n	30c <MemManage_Handler>

0000030e <BusFault_Handler>:
 30e:	e7fe      	b.n	30e <BusFault_Handler>

00000310 <UsageFault_Handler>:
 310:	e7fe      	b.n	310 <UsageFault_Handler>

00000312 <SVC_Handler>:
 312:	e7fe      	b.n	312 <SVC_Handler>

00000314 <DebugMon_Handler>:
 314:	e7fe      	b.n	314 <DebugMon_Handler>

00000316 <PendSV_Handler>:
 316:	e7fe      	b.n	316 <PendSV_Handler>

00000318 <SysTick_Handler>:
 318:	e7fe      	b.n	318 <SysTick_Handler>

0000031a <WdogWakeup_IRQHandler>:
 31a:	e7fe      	b.n	31a <WdogWakeup_IRQHandler>

0000031c <BrownOut_1_5V_IRQHandler>:
 31c:	e7fe      	b.n	31c <BrownOut_1_5V_IRQHandler>

0000031e <BrownOut_3_3V_IRQHandler>:
 31e:	e7fe      	b.n	31e <BrownOut_3_3V_IRQHandler>

00000320 <RTC_Match_IRQHandler>:
 320:	e7fe      	b.n	320 <RTC_Match_IRQHandler>

00000322 <RTCIF_Pub_IRQHandler>:
 322:	e7fe      	b.n	322 <RTCIF_Pub_IRQHandler>

00000324 <EthernetMAC_IRQHandler>:
 324:	e7fe      	b.n	324 <EthernetMAC_IRQHandler>

00000326 <IAP_IRQHandler>:
 326:	e7fe      	b.n	326 <IAP_IRQHandler>

00000328 <ENVM0_IRQHandler>:
 328:	e7fe      	b.n	328 <ENVM0_IRQHandler>

0000032a <ENVM1_IRQHandler>:
 32a:	e7fe      	b.n	32a <ENVM1_IRQHandler>

0000032c <DMA_IRQHandler>:
 32c:	e7fe      	b.n	32c <DMA_IRQHandler>
 32e:	e7fe      	b.n	32e <DMA_IRQHandler+0x2>
 330:	e7fe      	b.n	330 <DMA_IRQHandler+0x4>
 332:	e7fe      	b.n	332 <DMA_IRQHandler+0x6>
 334:	e7fe      	b.n	334 <DMA_IRQHandler+0x8>

00000336 <I2C0_IRQHandler>:
 336:	e7fe      	b.n	336 <I2C0_IRQHandler>

00000338 <I2C0_SMBAlert_IRQHandler>:
 338:	e7fe      	b.n	338 <I2C0_SMBAlert_IRQHandler>

0000033a <I2C0_SMBus_IRQHandler>:
 33a:	e7fe      	b.n	33a <I2C0_SMBus_IRQHandler>

0000033c <I2C1_IRQHandler>:
 33c:	e7fe      	b.n	33c <I2C1_IRQHandler>

0000033e <I2C1_SMBAlert_IRQHandler>:
 33e:	e7fe      	b.n	33e <I2C1_SMBAlert_IRQHandler>

00000340 <I2C1_SMBus_IRQHandler>:
 340:	e7fe      	b.n	340 <I2C1_SMBus_IRQHandler>
 342:	e7fe      	b.n	342 <I2C1_SMBus_IRQHandler+0x2>

00000344 <Timer2_IRQHandler>:
 344:	e7fe      	b.n	344 <Timer2_IRQHandler>

00000346 <PLL_Lock_IRQHandler>:
 346:	e7fe      	b.n	346 <PLL_Lock_IRQHandler>

00000348 <PLL_LockLost_IRQHandler>:
 348:	e7fe      	b.n	348 <PLL_LockLost_IRQHandler>

0000034a <CommError_IRQHandler>:
 34a:	e7fe      	b.n	34a <CommError_IRQHandler>

0000034c <Fabric_IRQHandler>:
 34c:	e7fe      	b.n	34c <Fabric_IRQHandler>

0000034e <GPIO0_IRQHandler>:
 34e:	e7fe      	b.n	34e <GPIO0_IRQHandler>

00000350 <GPIO1_IRQHandler>:
 350:	e7fe      	b.n	350 <GPIO1_IRQHandler>

00000352 <GPIO2_IRQHandler>:
 352:	e7fe      	b.n	352 <GPIO2_IRQHandler>

00000354 <GPIO3_IRQHandler>:
 354:	e7fe      	b.n	354 <GPIO3_IRQHandler>

00000356 <GPIO4_IRQHandler>:
 356:	e7fe      	b.n	356 <GPIO4_IRQHandler>

00000358 <GPIO5_IRQHandler>:
 358:	e7fe      	b.n	358 <GPIO5_IRQHandler>

0000035a <GPIO6_IRQHandler>:
 35a:	e7fe      	b.n	35a <GPIO6_IRQHandler>

0000035c <GPIO7_IRQHandler>:
 35c:	e7fe      	b.n	35c <GPIO7_IRQHandler>

0000035e <GPIO8_IRQHandler>:
 35e:	e7fe      	b.n	35e <GPIO8_IRQHandler>

00000360 <GPIO9_IRQHandler>:
 360:	e7fe      	b.n	360 <GPIO9_IRQHandler>

00000362 <GPIO10_IRQHandler>:
 362:	e7fe      	b.n	362 <GPIO10_IRQHandler>

00000364 <GPIO11_IRQHandler>:
 364:	e7fe      	b.n	364 <GPIO11_IRQHandler>

00000366 <GPIO12_IRQHandler>:
 366:	e7fe      	b.n	366 <GPIO12_IRQHandler>

00000368 <GPIO13_IRQHandler>:
 368:	e7fe      	b.n	368 <GPIO13_IRQHandler>

0000036a <GPIO14_IRQHandler>:
 36a:	e7fe      	b.n	36a <GPIO14_IRQHandler>

0000036c <GPIO15_IRQHandler>:
 36c:	e7fe      	b.n	36c <GPIO15_IRQHandler>

0000036e <GPIO16_IRQHandler>:
 36e:	e7fe      	b.n	36e <GPIO16_IRQHandler>

00000370 <GPIO17_IRQHandler>:
 370:	e7fe      	b.n	370 <GPIO17_IRQHandler>

00000372 <GPIO18_IRQHandler>:
 372:	e7fe      	b.n	372 <GPIO18_IRQHandler>

00000374 <GPIO19_IRQHandler>:
 374:	e7fe      	b.n	374 <GPIO19_IRQHandler>

00000376 <GPIO20_IRQHandler>:
 376:	e7fe      	b.n	376 <GPIO20_IRQHandler>

00000378 <GPIO21_IRQHandler>:
 378:	e7fe      	b.n	378 <GPIO21_IRQHandler>

0000037a <GPIO22_IRQHandler>:
 37a:	e7fe      	b.n	37a <GPIO22_IRQHandler>

0000037c <GPIO23_IRQHandler>:
 37c:	e7fe      	b.n	37c <GPIO23_IRQHandler>

0000037e <GPIO24_IRQHandler>:
 37e:	e7fe      	b.n	37e <GPIO24_IRQHandler>

00000380 <GPIO25_IRQHandler>:
 380:	e7fe      	b.n	380 <GPIO25_IRQHandler>

00000382 <GPIO26_IRQHandler>:
 382:	e7fe      	b.n	382 <GPIO26_IRQHandler>

00000384 <GPIO27_IRQHandler>:
 384:	e7fe      	b.n	384 <GPIO27_IRQHandler>

00000386 <GPIO28_IRQHandler>:
 386:	e7fe      	b.n	386 <GPIO28_IRQHandler>

00000388 <GPIO29_IRQHandler>:
 388:	e7fe      	b.n	388 <GPIO29_IRQHandler>

0000038a <GPIO30_IRQHandler>:
 38a:	e7fe      	b.n	38a <GPIO30_IRQHandler>

0000038c <GPIO31_IRQHandler>:
 38c:	e7fe      	b.n	38c <GPIO31_IRQHandler>

0000038e <ACE_PC0_Flag0_IRQHandler>:
 38e:	e7fe      	b.n	38e <ACE_PC0_Flag0_IRQHandler>

00000390 <ACE_PC0_Flag1_IRQHandler>:
 390:	e7fe      	b.n	390 <ACE_PC0_Flag1_IRQHandler>

00000392 <ACE_PC0_Flag2_IRQHandler>:
 392:	e7fe      	b.n	392 <ACE_PC0_Flag2_IRQHandler>

00000394 <ACE_PC0_Flag3_IRQHandler>:
 394:	e7fe      	b.n	394 <ACE_PC0_Flag3_IRQHandler>

00000396 <ACE_PC1_Flag0_IRQHandler>:
 396:	e7fe      	b.n	396 <ACE_PC1_Flag0_IRQHandler>

00000398 <ACE_PC1_Flag1_IRQHandler>:
 398:	e7fe      	b.n	398 <ACE_PC1_Flag1_IRQHandler>

0000039a <ACE_PC1_Flag2_IRQHandler>:
 39a:	e7fe      	b.n	39a <ACE_PC1_Flag2_IRQHandler>

0000039c <ACE_PC1_Flag3_IRQHandler>:
 39c:	e7fe      	b.n	39c <ACE_PC1_Flag3_IRQHandler>

0000039e <ACE_PC2_Flag0_IRQHandler>:
 39e:	e7fe      	b.n	39e <ACE_PC2_Flag0_IRQHandler>

000003a0 <ACE_PC2_Flag1_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <ACE_PC2_Flag1_IRQHandler>

000003a2 <ACE_PC2_Flag2_IRQHandler>:
 3a2:	e7fe      	b.n	3a2 <ACE_PC2_Flag2_IRQHandler>

000003a4 <ACE_PC2_Flag3_IRQHandler>:
 3a4:	e7fe      	b.n	3a4 <ACE_PC2_Flag3_IRQHandler>

000003a6 <ACE_ADC0_DataValid_IRQHandler>:
 3a6:	e7fe      	b.n	3a6 <ACE_ADC0_DataValid_IRQHandler>

000003a8 <ACE_ADC1_DataValid_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <ACE_ADC1_DataValid_IRQHandler>

000003aa <ACE_ADC2_DataValid_IRQHandler>:
 3aa:	e7fe      	b.n	3aa <ACE_ADC2_DataValid_IRQHandler>

000003ac <ACE_ADC0_CalDone_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <ACE_ADC0_CalDone_IRQHandler>

000003ae <ACE_ADC1_CalDone_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <ACE_ADC1_CalDone_IRQHandler>

000003b0 <ACE_ADC2_CalDone_IRQHandler>:
 3b0:	e7fe      	b.n	3b0 <ACE_ADC2_CalDone_IRQHandler>

000003b2 <ACE_ADC0_CalStart_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ACE_ADC0_CalStart_IRQHandler>

000003b4 <ACE_ADC1_CalStart_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ACE_ADC1_CalStart_IRQHandler>

000003b6 <ACE_ADC2_CalStart_IRQHandler>:
 3b6:	e7fe      	b.n	3b6 <ACE_ADC2_CalStart_IRQHandler>

000003b8 <ACE_Comp0_Fall_IRQHandler>:
 3b8:	e7fe      	b.n	3b8 <ACE_Comp0_Fall_IRQHandler>

000003ba <ACE_Comp1_Fall_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <ACE_Comp1_Fall_IRQHandler>

000003bc <ACE_Comp2_Fall_IRQHandler>:
 3bc:	e7fe      	b.n	3bc <ACE_Comp2_Fall_IRQHandler>

000003be <ACE_Comp3_Fall_IRQHandler>:
 3be:	e7fe      	b.n	3be <ACE_Comp3_Fall_IRQHandler>

000003c0 <ACE_Comp4_Fall_IRQHandler>:
 3c0:	e7fe      	b.n	3c0 <ACE_Comp4_Fall_IRQHandler>

000003c2 <ACE_Comp5_Fall_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <ACE_Comp5_Fall_IRQHandler>

000003c4 <ACE_Comp6_Fall_IRQHandler>:
 3c4:	e7fe      	b.n	3c4 <ACE_Comp6_Fall_IRQHandler>

000003c6 <ACE_Comp7_Fall_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <ACE_Comp7_Fall_IRQHandler>

000003c8 <ACE_Comp8_Fall_IRQHandler>:
 3c8:	e7fe      	b.n	3c8 <ACE_Comp8_Fall_IRQHandler>

000003ca <ACE_Comp9_Fall_IRQHandler>:
 3ca:	e7fe      	b.n	3ca <ACE_Comp9_Fall_IRQHandler>

000003cc <ACE_Comp10_Fall_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <ACE_Comp10_Fall_IRQHandler>

000003ce <ACE_Comp11_Fall_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <ACE_Comp11_Fall_IRQHandler>

000003d0 <ACE_Comp0_Rise_IRQHandler>:
 3d0:	e7fe      	b.n	3d0 <ACE_Comp0_Rise_IRQHandler>

000003d2 <ACE_Comp1_Rise_IRQHandler>:
 3d2:	e7fe      	b.n	3d2 <ACE_Comp1_Rise_IRQHandler>

000003d4 <ACE_Comp2_Rise_IRQHandler>:
 3d4:	e7fe      	b.n	3d4 <ACE_Comp2_Rise_IRQHandler>

000003d6 <ACE_Comp3_Rise_IRQHandler>:
 3d6:	e7fe      	b.n	3d6 <ACE_Comp3_Rise_IRQHandler>

000003d8 <ACE_Comp4_Rise_IRQHandler>:
 3d8:	e7fe      	b.n	3d8 <ACE_Comp4_Rise_IRQHandler>

000003da <ACE_Comp5_Rise_IRQHandler>:
 3da:	e7fe      	b.n	3da <ACE_Comp5_Rise_IRQHandler>

000003dc <ACE_Comp6_Rise_IRQHandler>:
 3dc:	e7fe      	b.n	3dc <ACE_Comp6_Rise_IRQHandler>

000003de <ACE_Comp7_Rise_IRQHandler>:
 3de:	e7fe      	b.n	3de <ACE_Comp7_Rise_IRQHandler>

000003e0 <ACE_Comp8_Rise_IRQHandler>:
 3e0:	e7fe      	b.n	3e0 <ACE_Comp8_Rise_IRQHandler>

000003e2 <ACE_Comp9_Rise_IRQHandler>:
 3e2:	e7fe      	b.n	3e2 <ACE_Comp9_Rise_IRQHandler>

000003e4 <ACE_Comp10_Rise_IRQHandler>:
 3e4:	e7fe      	b.n	3e4 <ACE_Comp10_Rise_IRQHandler>

000003e6 <ACE_Comp11_Rise_IRQHandler>:
 3e6:	e7fe      	b.n	3e6 <ACE_Comp11_Rise_IRQHandler>

000003e8 <ACE_ADC0_FifoFull_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <ACE_ADC0_FifoFull_IRQHandler>

000003ea <ACE_ADC0_FifoAFull_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <ACE_ADC0_FifoAFull_IRQHandler>

000003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <ACE_ADC0_FifoEmpty_IRQHandler>

000003ee <ACE_ADC1_FifoFull_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <ACE_ADC1_FifoFull_IRQHandler>

000003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
 3f0:	e7fe      	b.n	3f0 <ACE_ADC1_FifoAFull_IRQHandler>

000003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
 3f2:	e7fe      	b.n	3f2 <ACE_ADC1_FifoEmpty_IRQHandler>

000003f4 <ACE_ADC2_FifoFull_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <ACE_ADC2_FifoFull_IRQHandler>

000003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
 3f6:	e7fe      	b.n	3f6 <ACE_ADC2_FifoAFull_IRQHandler>

000003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
 3f8:	e7fe      	b.n	3f8 <ACE_ADC2_FifoEmpty_IRQHandler>
 3fa:	e7fe      	b.n	3fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
 3fc:	e7fe      	b.n	3fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
 3fe:	e7fe      	b.n	3fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
 400:	e7fe      	b.n	400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
 402:	e7fe      	b.n	402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
 404:	e7fe      	b.n	404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
 406:	e7fe      	b.n	406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
 408:	e7fe      	b.n	408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
 40a:	e7fe      	b.n	40a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
 40c:	e7fe      	b.n	40c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
 40e:	e7fe      	b.n	40e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
 410:	e7fe      	b.n	410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
 412:	e7fe      	b.n	412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
 414:	e7fe      	b.n	414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
 416:	e7fe      	b.n	416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
 418:	e7fe      	b.n	418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
 41a:	e7fe      	b.n	41a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
 41c:	e7fe      	b.n	41c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
 41e:	e7fe      	b.n	41e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
 420:	e7fe      	b.n	420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
 422:	e7fe      	b.n	422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
 424:	e7fe      	b.n	424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
 426:	e7fe      	b.n	426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
 428:	e7fe      	b.n	428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
 42a:	e7fe      	b.n	42a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
 42c:	e7fe      	b.n	42c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
 42e:	e7fe      	b.n	42e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
 430:	e7fe      	b.n	430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
 432:	e7fe      	b.n	432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
 434:	e7fe      	b.n	434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
 436:	e7fe      	b.n	436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
 438:	e7fe      	b.n	438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
 43a:	0000      	.short	0x0000
 43c:	000030bd 	.word	0x000030bd
 440:	00000001 	.word	0x00000001
 444:	60000470 	.word	0x60000470
 448:	00000470 	.word	0x00000470
 44c:	20000008 	.word	0x20000008
 450:	6000be70 	.word	0x6000be70
 454:	20000008 	.word	0x20000008
 458:	2000053c 	.word	0x2000053c
 45c:	00000000 	.word	0x00000000
 460:	2000053c 	.word	0x2000053c
 464:	20000788 	.word	0x20000788
 468:	000045c1 	.word	0x000045c1
 46c:	00000ef9 	.word	0x00000ef9

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 533c 	movw	r3, #1340	; 0x53c
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <lcd_init>:

    // shut off the laser
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}

void lcd_init(){
     4a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    disp_init();
     4a4:	f001 fa5c 	bl	1960 <disp_init>
    set_clk(CLK_SPEED); // Only for scaling
    lcd_state.target_mode = MANUAL_MODE;
     4a8:	f240 5740 	movw	r7, #1344	; 0x540
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}

void lcd_init(){
    disp_init();
    set_clk(CLK_SPEED); // Only for scaling
     4ac:	f24e 1000 	movw	r0, #57600	; 0xe100
    lcd_state.target_mode = MANUAL_MODE;
     4b0:	f2c2 0700 	movt	r7, #8192	; 0x2000
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}

void lcd_init(){
    disp_init();
    set_clk(CLK_SPEED); // Only for scaling
     4b4:	f2c0 50f5 	movt	r0, #1525	; 0x5f5
    lcd_state.target_mode = MANUAL_MODE;
     4b8:	f04f 0800 	mov.w	r8, #0
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}

void lcd_init(){
    disp_init();
    set_clk(CLK_SPEED); // Only for scaling
     4bc:	f001 fadc 	bl	1a78 <set_clk>
    lcd_state.target_mode = MANUAL_MODE;
     4c0:	f887 8007 	strb.w	r8, [r7, #7]
    lcd_state.distance = (uint16_t)get_distance();
     4c4:	f001 f828 	bl	1518 <get_distance>
     4c8:	f004 f85a 	bl	4580 <__aeabi_f2uiz>
    lcd_state.target_pos = &trg;
    lcd_state.chamber_status = CHAMBER_LOADED;
    g_disp_update_argument.lcd_state = &lcd_state;
     4cc:	f240 6518 	movw	r5, #1560	; 0x618
void lcd_init(){
    disp_init();
    set_clk(CLK_SPEED); // Only for scaling
    lcd_state.target_mode = MANUAL_MODE;
    lcd_state.distance = (uint16_t)get_distance();
    lcd_state.target_pos = &trg;
     4d0:	f240 5660 	movw	r6, #1376	; 0x560
    lcd_state.chamber_status = CHAMBER_LOADED;
    g_disp_update_argument.lcd_state = &lcd_state;
     4d4:	f2c2 0500 	movt	r5, #8192	; 0x2000
void lcd_init(){
    disp_init();
    set_clk(CLK_SPEED); // Only for scaling
    lcd_state.target_mode = MANUAL_MODE;
    lcd_state.distance = (uint16_t)get_distance();
    lcd_state.target_pos = &trg;
     4d8:	f2c2 0600 	movt	r6, #8192	; 0x2000
    lcd_state.chamber_status = CHAMBER_LOADED;
     4dc:	2101      	movs	r1, #1
    g_disp_update_argument.lcd_state = &lcd_state;
    lcd_last_state.target_pos = &trg;
     4de:	f240 5454 	movw	r4, #1364	; 0x554
     4e2:	f2c2 0400 	movt	r4, #8192	; 0x2000

void lcd_init(){
    disp_init();
    set_clk(CLK_SPEED); // Only for scaling
    lcd_state.target_mode = MANUAL_MODE;
    lcd_state.distance = (uint16_t)get_distance();
     4e6:	80b8      	strh	r0, [r7, #4]
    lcd_state.target_pos = &trg;
    lcd_state.chamber_status = CHAMBER_LOADED;
     4e8:	71b9      	strb	r1, [r7, #6]
    g_disp_update_argument.lcd_state = &lcd_state;
    lcd_last_state.target_pos = &trg;

    //should force an update on initialization
    g_disp_update_argument.last_state = NULL;
    disp_update((void*)&g_disp_update_argument);
     4ea:	4628      	mov	r0, r5
void lcd_init(){
    disp_init();
    set_clk(CLK_SPEED); // Only for scaling
    lcd_state.target_mode = MANUAL_MODE;
    lcd_state.distance = (uint16_t)get_distance();
    lcd_state.target_pos = &trg;
     4ec:	603e      	str	r6, [r7, #0]
    lcd_state.chamber_status = CHAMBER_LOADED;
    g_disp_update_argument.lcd_state = &lcd_state;
    lcd_last_state.target_pos = &trg;

    //should force an update on initialization
    g_disp_update_argument.last_state = NULL;
     4ee:	f8c5 8004 	str.w	r8, [r5, #4]
    set_clk(CLK_SPEED); // Only for scaling
    lcd_state.target_mode = MANUAL_MODE;
    lcd_state.distance = (uint16_t)get_distance();
    lcd_state.target_pos = &trg;
    lcd_state.chamber_status = CHAMBER_LOADED;
    g_disp_update_argument.lcd_state = &lcd_state;
     4f2:	602f      	str	r7, [r5, #0]
    lcd_last_state.target_pos = &trg;
     4f4:	6026      	str	r6, [r4, #0]

    //should force an update on initialization
    g_disp_update_argument.last_state = NULL;
    disp_update((void*)&g_disp_update_argument);
     4f6:	f001 f965 	bl	17c4 <disp_update>
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
     4fa:	e897 0003 	ldmia.w	r7, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     4fe:	6832      	ldr	r2, [r6, #0]
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
     500:	f240 535c 	movw	r3, #1372	; 0x55c
     504:	f2c2 0300 	movt	r3, #8192	; 0x2000
    lasttrg=trg;
     508:	ea4f 4c12 	mov.w	ip, r2, lsr #16
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
     50c:	e884 0003 	stmia.w	r4, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     510:	f883 c002 	strb.w	ip, [r3, #2]
    disp_update((void*)&g_disp_update_argument);

    //spin for first update
    //while (g_disp_update_lock) {}
    //DO NOT force subsequent updates
    g_disp_update_argument.last_state = &lcd_last_state;
     514:	606c      	str	r4, [r5, #4]
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
     516:	6023      	str	r3, [r4, #0]
    lasttrg=trg;
     518:	801a      	strh	r2, [r3, #0]
    //spin for first update
    //while (g_disp_update_lock) {}
    //DO NOT force subsequent updates
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}
     51a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     51e:	bf00      	nop

00000520 <do_servos_manual>:
 *
 * The analog stick also works and is even better
 * for fine control of the turret
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {
     520:	b570      	push	{r4, r5, r6, lr}
    // Digital Pitch control
    if (n64_pressed(Down)) {
     522:	7803      	ldrb	r3, [r0, #0]
     524:	780a      	ldrb	r2, [r1, #0]
     526:	f013 0420 	ands.w	r4, r3, #32
     52a:	d033      	beq.n	594 <do_servos_manual+0x74>
     52c:	f002 0520 	and.w	r5, r2, #32
     530:	b2ed      	uxtb	r5, r5
     532:	2d00      	cmp	r5, #0
     534:	d12e      	bne.n	594 <do_servos_manual+0x74>
        servo_do(Y_SET_FORWARD);
     536:	f240 1248 	movw	r2, #328	; 0x148
     53a:	f2c4 0205 	movt	r2, #16389	; 0x4005
     53e:	6015      	str	r5, [r2, #0]
        servo_do(Y_SET_NEUTRAL);
        //printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
     540:	f013 0240 	ands.w	r2, r3, #64	; 0x40
     544:	d03d      	beq.n	5c2 <do_servos_manual+0xa2>
     546:	f891 c000 	ldrb.w	ip, [r1]
     54a:	f00c 0440 	and.w	r4, ip, #64	; 0x40
     54e:	b2e4      	uxtb	r4, r4
     550:	2c00      	cmp	r4, #0
     552:	d136      	bne.n	5c2 <do_servos_manual+0xa2>
        servo_do(X_SET_FORWARD);
     554:	f240 1308 	movw	r3, #264	; 0x108
     558:	f2c4 0305 	movt	r3, #16389	; 0x4005
     55c:	601c      	str	r4, [r3, #0]
        //printf("servo_do X_SET_NEUTRAL\r\n");
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
     55e:	f990 c002 	ldrsb.w	ip, [r0, #2]
     562:	f991 2002 	ldrsb.w	r2, [r1, #2]
     566:	4594      	cmp	ip, r2
     568:	d105      	bne.n	576 <do_servos_manual+0x56>
    	state->Y_axis != last_state->Y_axis ) {
     56a:	f991 3003 	ldrsb.w	r3, [r1, #3]
     56e:	f990 1003 	ldrsb.w	r1, [r0, #3]
     572:	4299      	cmp	r1, r3
     574:	d057      	beq.n	626 <do_servos_manual+0x106>

		map_n64_analog_to_servo_pwm(state, &analog_pwm_vals);
     576:	f240 5448 	movw	r4, #1352	; 0x548
     57a:	f2c2 0400 	movt	r4, #8192	; 0x2000
     57e:	4621      	mov	r1, r4
     580:	f000 fff8 	bl	1574 <map_n64_analog_to_servo_pwm>
		set_x_servo_analog_pw(analog_pwm_vals.x_pwm);
     584:	6820      	ldr	r0, [r4, #0]
     586:	f001 f835 	bl	15f4 <set_x_servo_analog_pw>
		set_y_servo_analog_pw(analog_pwm_vals.y_pwm);
     58a:	6860      	ldr	r0, [r4, #4]
    }
}
     58c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    if (state->X_axis != last_state->X_axis ||
    	state->Y_axis != last_state->Y_axis ) {

		map_n64_analog_to_servo_pwm(state, &analog_pwm_vals);
		set_x_servo_analog_pw(analog_pwm_vals.x_pwm);
		set_y_servo_analog_pw(analog_pwm_vals.y_pwm);
     590:	f001 b83e 	b.w	1610 <set_y_servo_analog_pw>
    if (n64_pressed(Down)) {
        servo_do(Y_SET_FORWARD);

        //printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
     594:	f013 0f10 	tst.w	r3, #16
     598:	d02f      	beq.n	5fa <do_servos_manual+0xda>
     59a:	f002 0c10 	and.w	ip, r2, #16
     59e:	fa5f f58c 	uxtb.w	r5, ip
     5a2:	2d00      	cmp	r5, #0
     5a4:	d039      	beq.n	61a <do_servos_manual+0xfa>
        servo_do(Y_SET_REVERSE);
        //printf("servo_do Y_SET_REVERSE\r\n");
    }
    else if (n64_released(Up) || n64_released(Down)) {
     5a6:	2c00      	cmp	r4, #0
     5a8:	d1ca      	bne.n	540 <do_servos_manual+0x20>
     5aa:	f012 0f20 	tst.w	r2, #32
     5ae:	d0c7      	beq.n	540 <do_servos_manual+0x20>
        servo_do(Y_SET_NEUTRAL);
     5b0:	f240 1244 	movw	r2, #324	; 0x144
     5b4:	f2c4 0205 	movt	r2, #16389	; 0x4005
     5b8:	2400      	movs	r4, #0
     5ba:	6014      	str	r4, [r2, #0]
        //printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
     5bc:	f013 0240 	ands.w	r2, r3, #64	; 0x40
     5c0:	d1c1      	bne.n	546 <do_servos_manual+0x26>
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        //printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
     5c2:	f013 0380 	ands.w	r3, r3, #128	; 0x80
     5c6:	d005      	beq.n	5d4 <do_servos_manual+0xb4>
     5c8:	f891 c000 	ldrb.w	ip, [r1]
     5cc:	f00c 0480 	and.w	r4, ip, #128	; 0x80
     5d0:	b2e4      	uxtb	r4, r4
     5d2:	b1e4      	cbz	r4, 60e <do_servos_manual+0xee>
        servo_do(X_SET_REVERSE);
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        //printf("servo_do X_SET_REVERSE\r\n");
    }
    else if (n64_released(Left) || n64_released(Right)) {
     5d4:	b922      	cbnz	r2, 5e0 <do_servos_manual+0xc0>
     5d6:	f891 c000 	ldrb.w	ip, [r1]
     5da:	f01c 0f40 	tst.w	ip, #64	; 0x40
     5de:	d105      	bne.n	5ec <do_servos_manual+0xcc>
     5e0:	2b00      	cmp	r3, #0
     5e2:	d1bc      	bne.n	55e <do_servos_manual+0x3e>
     5e4:	780b      	ldrb	r3, [r1, #0]
     5e6:	f013 0f80 	tst.w	r3, #128	; 0x80
     5ea:	d0b8      	beq.n	55e <do_servos_manual+0x3e>
        servo_do(X_SET_NEUTRAL);
     5ec:	f240 1304 	movw	r3, #260	; 0x104
     5f0:	f2c4 0305 	movt	r3, #16389	; 0x4005
     5f4:	2200      	movs	r2, #0
     5f6:	601a      	str	r2, [r3, #0]
     5f8:	e7b1      	b.n	55e <do_servos_manual+0x3e>
    }
    else if (n64_pressed(Up)) {
        servo_do(Y_SET_REVERSE);
        //printf("servo_do Y_SET_REVERSE\r\n");
    }
    else if (n64_released(Up) || n64_released(Down)) {
     5fa:	f012 0f10 	tst.w	r2, #16
     5fe:	d0d2      	beq.n	5a6 <do_servos_manual+0x86>
        servo_do(Y_SET_NEUTRAL);
     600:	f240 1244 	movw	r2, #324	; 0x144
     604:	f2c4 0205 	movt	r2, #16389	; 0x4005
     608:	2400      	movs	r4, #0
     60a:	6014      	str	r4, [r2, #0]
     60c:	e7d6      	b.n	5bc <do_servos_manual+0x9c>
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        //printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
        servo_do(X_SET_REVERSE);
     60e:	f240 120c 	movw	r2, #268	; 0x10c
     612:	f2c4 0205 	movt	r2, #16389	; 0x4005
     616:	6014      	str	r4, [r2, #0]
    if (n64_pressed(Left)) {
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        //printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
     618:	e7a1      	b.n	55e <do_servos_manual+0x3e>
        servo_do(Y_SET_FORWARD);

        //printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
        servo_do(Y_SET_REVERSE);
     61a:	f240 124c 	movw	r2, #332	; 0x14c
     61e:	f2c4 0205 	movt	r2, #16389	; 0x4005
     622:	6015      	str	r5, [r2, #0]
    if (n64_pressed(Down)) {
        servo_do(Y_SET_FORWARD);

        //printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
     624:	e78c      	b.n	540 <do_servos_manual+0x20>
     626:	bd70      	pop	{r4, r5, r6, pc}

00000628 <_reload_motion>:
 *
 * called by do_solenoid and the auto mode firing
 */
void _reload_motion() {
    // now go thru the 'reload' motion
    set_y_servo_analog_pw(SERVO_HALF_FORWARD);
     628:	f64a 3098 	movw	r0, #43928	; 0xab98
/*
 * Helper function to execute the 'reload' motion
 *
 * called by do_solenoid and the auto mode firing
 */
void _reload_motion() {
     62c:	b510      	push	{r4, lr}
    // now go thru the 'reload' motion
    set_y_servo_analog_pw(SERVO_HALF_FORWARD);
     62e:	f2c0 0002 	movt	r0, #2
     632:	f000 ffed 	bl	1610 <set_y_servo_analog_pw>
    while (servo_r(READ_LOWER_STOP)) { }
     636:	f240 1254 	movw	r2, #340	; 0x154
     63a:	f2c4 0205 	movt	r2, #16389	; 0x4005
     63e:	6813      	ldr	r3, [r2, #0]
     640:	2b00      	cmp	r3, #0
     642:	d1fc      	bne.n	63e <_reload_motion+0x16>

    // magic numbers from real-world testing
    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
     644:	f64e 0048 	movw	r0, #59464	; 0xe848
     648:	f2c0 0001 	movt	r0, #1
     64c:	f000 ffe0 	bl	1610 <set_y_servo_analog_pw>
    use_me_carefully_ms_delay_timer(250);
     650:	20fa      	movs	r0, #250	; 0xfa
     652:	f001 fa57 	bl	1b04 <use_me_carefully_ms_delay_timer>
    set_y_servo_analog_pw(SERVO_NEUTRAL);
     656:	f644 10f0 	movw	r0, #18928	; 0x49f0
     65a:	f2c0 0002 	movt	r0, #2
}
     65e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    while (servo_r(READ_LOWER_STOP)) { }

    // magic numbers from real-world testing
    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
    use_me_carefully_ms_delay_timer(250);
    set_y_servo_analog_pw(SERVO_NEUTRAL);
     662:	f000 bfd5 	b.w	1610 <set_y_servo_analog_pw>
     666:	bf00      	nop

00000668 <lights_set>:
    MSS_GPIO_set_output(MSS_GPIO_5, 0);
    MSS_GPIO_set_output(MSS_GPIO_6, 0);

}

void lights_set(uint8_t pattern) {
     668:	b570      	push	{r4, r5, r6, lr}
     66a:	4604      	mov	r4, r0

	printf("Lights set: 0x%x\r\n", pattern);
     66c:	f64b 0064 	movw	r0, #47204	; 0xb864
     670:	4621      	mov	r1, r4
     672:	f2c0 0000 	movt	r0, #0
     676:	f004 fbe3 	bl	4e40 <printf>
	printf("bit0:%d\tbit1:%d\tbit2:%d\t\r\n",0x01 & pattern,((0x02 & pattern)>>1),((0x04 & pattern)>>2));
     67a:	f004 0601 	and.w	r6, r4, #1
     67e:	f3c4 0540 	ubfx	r5, r4, #1, #1
     682:	f64b 0078 	movw	r0, #47224	; 0xb878
     686:	f3c4 0480 	ubfx	r4, r4, #2, #1
     68a:	462a      	mov	r2, r5
     68c:	4623      	mov	r3, r4
     68e:	4631      	mov	r1, r6
     690:	f2c0 0000 	movt	r0, #0
     694:	f004 fbd4 	bl	4e40 <printf>
    MSS_GPIO_set_output(MSS_GPIO_4, (0x01 & pattern)); // lsb
     698:	4631      	mov	r1, r6
     69a:	2004      	movs	r0, #4
     69c:	f002 fcee 	bl	307c <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_5, (((0x02 & pattern)>>1)));
     6a0:	4629      	mov	r1, r5
     6a2:	2005      	movs	r0, #5
     6a4:	f002 fcea 	bl	307c <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_6, (((0x04 & pattern)>>2))); // msp
     6a8:	4621      	mov	r1, r4
     6aa:	2006      	movs	r0, #6
}
     6ac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

	printf("Lights set: 0x%x\r\n", pattern);
	printf("bit0:%d\tbit1:%d\tbit2:%d\t\r\n",0x01 & pattern,((0x02 & pattern)>>1),((0x04 & pattern)>>2));
    MSS_GPIO_set_output(MSS_GPIO_4, (0x01 & pattern)); // lsb
    MSS_GPIO_set_output(MSS_GPIO_5, (((0x02 & pattern)>>1)));
    MSS_GPIO_set_output(MSS_GPIO_6, (((0x04 & pattern)>>2))); // msp
     6b0:	f002 bce4 	b.w	307c <MSS_GPIO_set_output>

000006b4 <do_manual_reload>:
/*
 * Press A to start a manual reload, then load a single dart in the chamber.
 * When finished, press A again to return to firing position
 * Allows screen to keep track of if loaded
 */
void do_manual_reload(n64_state_t* state, n64_state_t* last_state) {
     6b4:	b570      	push	{r4, r5, r6, lr}

	// From testing
	static uint32_t x_return_time = 360;
	static uint32_t y_return_time = 250;

	if (n64_pressed(B) && !g_live_fire_enabled) {
     6b6:	7803      	ldrb	r3, [r0, #0]
     6b8:	f013 0f02 	tst.w	r3, #2
     6bc:	d048      	beq.n	750 <do_manual_reload+0x9c>
     6be:	7808      	ldrb	r0, [r1, #0]
     6c0:	f010 0f02 	tst.w	r0, #2
     6c4:	d144      	bne.n	750 <do_manual_reload+0x9c>
     6c6:	f240 5150 	movw	r1, #1360	; 0x550
     6ca:	f2c2 0100 	movt	r1, #8192	; 0x2000
     6ce:	780d      	ldrb	r5, [r1, #0]
     6d0:	2d00      	cmp	r5, #0
     6d2:	d13d      	bne.n	750 <do_manual_reload+0x9c>

		if (in_reload_position) {
     6d4:	f240 543d 	movw	r4, #1341	; 0x53d
     6d8:	f2c2 0400 	movt	r4, #8192	; 0x2000
     6dc:	7822      	ldrb	r2, [r4, #0]
     6de:	2a00      	cmp	r2, #0
     6e0:	d137      	bne.n	752 <do_manual_reload+0x9e>
			servo_do(X_SET_NEUTRAL);
			in_reload_position = 0;
			lights_set(LIGHTS_IDLE);
		}
		else {
			in_reload_position = 1;
     6e2:	2301      	movs	r3, #1
     6e4:	7023      	strb	r3, [r4, #0]
			lights_set(LIGHTS_RELOADING);
     6e6:	2004      	movs	r0, #4
     6e8:	f7ff ffbe 	bl	668 <lights_set>
			// go to down left limit
			set_x_servo_analog_pw(185000);
     6ec:	f24d 20a8 	movw	r0, #53928	; 0xd2a8
     6f0:	f2c0 0002 	movt	r0, #2
     6f4:	f000 ff7e 	bl	15f4 <set_x_servo_analog_pw>
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
     6f8:	f64a 3098 	movw	r0, #43928	; 0xab98
     6fc:	f2c0 0002 	movt	r0, #2
     700:	f000 ff86 	bl	1610 <set_y_servo_analog_pw>
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
				if (!servo_r(READ_LOWER_STOP)) {
					servo_do(Y_SET_NEUTRAL);
				}
				if (!servo_r(READ_FORWARD_STOP)) {
					servo_do(X_SET_NEUTRAL);
     704:	f240 1404 	movw	r4, #260	; 0x104
			in_reload_position = 1;
			lights_set(LIGHTS_RELOADING);
			// go to down left limit
			set_x_servo_analog_pw(185000);
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
     708:	f240 1254 	movw	r2, #340	; 0x154
     70c:	f240 1110 	movw	r1, #272	; 0x110
				if (!servo_r(READ_LOWER_STOP)) {
					servo_do(Y_SET_NEUTRAL);
     710:	f240 1044 	movw	r0, #324	; 0x144
			in_reload_position = 1;
			lights_set(LIGHTS_RELOADING);
			// go to down left limit
			set_x_servo_analog_pw(185000);
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
     714:	f2c4 0205 	movt	r2, #16389	; 0x4005
     718:	f2c4 0105 	movt	r1, #16389	; 0x4005
				if (!servo_r(READ_LOWER_STOP)) {
					servo_do(Y_SET_NEUTRAL);
     71c:	f2c4 0005 	movt	r0, #16389	; 0x4005
				}
				if (!servo_r(READ_FORWARD_STOP)) {
					servo_do(X_SET_NEUTRAL);
     720:	f2c4 0405 	movt	r4, #16389	; 0x4005
			in_reload_position = 1;
			lights_set(LIGHTS_RELOADING);
			// go to down left limit
			set_x_servo_analog_pw(185000);
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
     724:	6813      	ldr	r3, [r2, #0]
     726:	b90b      	cbnz	r3, 72c <do_manual_reload+0x78>
     728:	680b      	ldr	r3, [r1, #0]
     72a:	b13b      	cbz	r3, 73c <do_manual_reload+0x88>
				if (!servo_r(READ_LOWER_STOP)) {
     72c:	6813      	ldr	r3, [r2, #0]
     72e:	b903      	cbnz	r3, 732 <do_manual_reload+0x7e>
					servo_do(Y_SET_NEUTRAL);
     730:	6003      	str	r3, [r0, #0]
				}
				if (!servo_r(READ_FORWARD_STOP)) {
     732:	680b      	ldr	r3, [r1, #0]
     734:	2b00      	cmp	r3, #0
     736:	d1f5      	bne.n	724 <do_manual_reload+0x70>
					servo_do(X_SET_NEUTRAL);
     738:	6023      	str	r3, [r4, #0]
     73a:	e7f3      	b.n	724 <do_manual_reload+0x70>
				}
			}
			servo_do(X_SET_NEUTRAL);
     73c:	f240 1104 	movw	r1, #260	; 0x104
			servo_do(Y_SET_NEUTRAL);
     740:	f240 1044 	movw	r0, #324	; 0x144
				}
				if (!servo_r(READ_FORWARD_STOP)) {
					servo_do(X_SET_NEUTRAL);
				}
			}
			servo_do(X_SET_NEUTRAL);
     744:	f2c4 0105 	movt	r1, #16389	; 0x4005
			servo_do(Y_SET_NEUTRAL);
     748:	f2c4 0005 	movt	r0, #16389	; 0x4005
				}
				if (!servo_r(READ_FORWARD_STOP)) {
					servo_do(X_SET_NEUTRAL);
				}
			}
			servo_do(X_SET_NEUTRAL);
     74c:	600b      	str	r3, [r1, #0]
			servo_do(Y_SET_NEUTRAL);
     74e:	6003      	str	r3, [r0, #0]
     750:	bd70      	pop	{r4, r5, r6, pc}
	static uint32_t y_return_time = 250;

	if (n64_pressed(B) && !g_live_fire_enabled) {

		if (in_reload_position) {
			lcd_state.chamber_status = CHAMBER_LOADED;
     752:	f240 5240 	movw	r2, #1344	; 0x540
     756:	f2c2 0200 	movt	r2, #8192	; 0x2000
     75a:	2101      	movs	r1, #1
		    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
     75c:	f64e 0048 	movw	r0, #59464	; 0xe848
	static uint32_t y_return_time = 250;

	if (n64_pressed(B) && !g_live_fire_enabled) {

		if (in_reload_position) {
			lcd_state.chamber_status = CHAMBER_LOADED;
     760:	7191      	strb	r1, [r2, #6]
		    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
     762:	f2c0 0001 	movt	r0, #1
     766:	f000 ff53 	bl	1610 <set_y_servo_analog_pw>
		    set_x_servo_analog_pw(SERVO_HALF_REVERSE);
     76a:	f64e 0048 	movw	r0, #59464	; 0xe848
     76e:	f2c0 0001 	movt	r0, #1
     772:	f000 ff3f 	bl	15f4 <set_x_servo_analog_pw>
		    use_me_carefully_ms_delay_timer(y_return_time);
     776:	20fa      	movs	r0, #250	; 0xfa
     778:	f001 f9c4 	bl	1b04 <use_me_carefully_ms_delay_timer>
		    servo_do(Y_SET_NEUTRAL);
     77c:	f240 1044 	movw	r0, #324	; 0x144
     780:	f2c4 0005 	movt	r0, #16389	; 0x4005
     784:	6005      	str	r5, [r0, #0]
			use_me_carefully_ms_delay_timer(x_return_time - y_return_time);
     786:	206e      	movs	r0, #110	; 0x6e
     788:	f001 f9bc 	bl	1b04 <use_me_carefully_ms_delay_timer>
			servo_do(X_SET_NEUTRAL);
     78c:	f240 1304 	movw	r3, #260	; 0x104
     790:	f2c4 0305 	movt	r3, #16389	; 0x4005
			in_reload_position = 0;
			lights_set(LIGHTS_IDLE);
     794:	4628      	mov	r0, r5
		    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
		    set_x_servo_analog_pw(SERVO_HALF_REVERSE);
		    use_me_carefully_ms_delay_timer(y_return_time);
		    servo_do(Y_SET_NEUTRAL);
			use_me_carefully_ms_delay_timer(x_return_time - y_return_time);
			servo_do(X_SET_NEUTRAL);
     796:	601d      	str	r5, [r3, #0]
			in_reload_position = 0;
     798:	7025      	strb	r5, [r4, #0]
			}
			servo_do(X_SET_NEUTRAL);
			servo_do(Y_SET_NEUTRAL);
		}
	}
}
     79a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		    use_me_carefully_ms_delay_timer(y_return_time);
		    servo_do(Y_SET_NEUTRAL);
			use_me_carefully_ms_delay_timer(x_return_time - y_return_time);
			servo_do(X_SET_NEUTRAL);
			in_reload_position = 0;
			lights_set(LIGHTS_IDLE);
     79e:	f7ff bf63 	b.w	668 <lights_set>
     7a2:	bf00      	nop

000007a4 <do_ready_live_fire>:

/*
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
     7a4:	b510      	push	{r4, lr}
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
     7a6:	f240 5350 	movw	r3, #1360	; 0x550
     7aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7ae:	781a      	ldrb	r2, [r3, #0]

/*
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
     7b0:	b082      	sub	sp, #8
     7b2:	4604      	mov	r4, r0
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
     7b4:	2a00      	cmp	r2, #0
     7b6:	d129      	bne.n	80c <do_ready_live_fire+0x68>
     7b8:	7800      	ldrb	r0, [r0, #0]
     7ba:	f010 0f08 	tst.w	r0, #8
     7be:	d012      	beq.n	7e6 <do_ready_live_fire+0x42>
		lights_set(LIGHTS_IDLE);
		printf("Live-fire disabled.\r\n");
	}

	// FOR VIDEO ONLY
	if (n64_pressed(C_Left)) {
     7c0:	7863      	ldrb	r3, [r4, #1]
     7c2:	f013 0f40 	tst.w	r3, #64	; 0x40
     7c6:	d00c      	beq.n	7e2 <do_ready_live_fire+0x3e>
     7c8:	784a      	ldrb	r2, [r1, #1]
     7ca:	f002 0140 	and.w	r1, r2, #64	; 0x40
     7ce:	b2ca      	uxtb	r2, r1
     7d0:	b93a      	cbnz	r2, 7e2 <do_ready_live_fire+0x3e>
		if (REPEATED_FIRING_MODE) {
     7d2:	f240 5364 	movw	r3, #1380	; 0x564
     7d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7da:	7818      	ldrb	r0, [r3, #0]
     7dc:	b900      	cbnz	r0, 7e0 <do_ready_live_fire+0x3c>
			REPEATED_FIRING_MODE = 0;
		}
		else {
			REPEATED_FIRING_MODE = 1;
     7de:	2201      	movs	r2, #1
     7e0:	701a      	strb	r2, [r3, #0]
		}
	}
}
     7e2:	b002      	add	sp, #8
     7e4:	bd10      	pop	{r4, pc}
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
     7e6:	f891 c000 	ldrb.w	ip, [r1]
     7ea:	f01c 0f08 	tst.w	ip, #8
     7ee:	d0e7      	beq.n	7c0 <do_ready_live_fire+0x1c>
		g_live_fire_enabled = 1;
     7f0:	2201      	movs	r2, #1
		lights_set(LIGHTS_SAFETY_OFF);
     7f2:	4610      	mov	r0, r2
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
		g_live_fire_enabled = 1;
     7f4:	701a      	strb	r2, [r3, #0]
		lights_set(LIGHTS_SAFETY_OFF);
     7f6:	9101      	str	r1, [sp, #4]
     7f8:	f7ff ff36 	bl	668 <lights_set>
		printf("DANGER ZONE: Live-fire enabled.\r\n");
     7fc:	f64b 0094 	movw	r0, #47252	; 0xb894
     800:	f2c0 0000 	movt	r0, #0
     804:	f004 fb8a 	bl	4f1c <puts>
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
     808:	9901      	ldr	r1, [sp, #4]
     80a:	e7d9      	b.n	7c0 <do_ready_live_fire+0x1c>
		g_live_fire_enabled = 1;
		lights_set(LIGHTS_SAFETY_OFF);
		printf("DANGER ZONE: Live-fire enabled.\r\n");
	}
	else if (g_live_fire_enabled && n64_released(Start)) {
     80c:	f890 c000 	ldrb.w	ip, [r0]
     810:	f00c 0008 	and.w	r0, ip, #8
     814:	b2c2      	uxtb	r2, r0
     816:	2a00      	cmp	r2, #0
     818:	d1d2      	bne.n	7c0 <do_ready_live_fire+0x1c>
     81a:	7808      	ldrb	r0, [r1, #0]
     81c:	f010 0f08 	tst.w	r0, #8
     820:	d0ce      	beq.n	7c0 <do_ready_live_fire+0x1c>
		g_live_fire_enabled = 0;
		lights_set(LIGHTS_IDLE);
     822:	4610      	mov	r0, r2
		g_live_fire_enabled = 1;
		lights_set(LIGHTS_SAFETY_OFF);
		printf("DANGER ZONE: Live-fire enabled.\r\n");
	}
	else if (g_live_fire_enabled && n64_released(Start)) {
		g_live_fire_enabled = 0;
     824:	701a      	strb	r2, [r3, #0]
		lights_set(LIGHTS_IDLE);
     826:	9101      	str	r1, [sp, #4]
     828:	f7ff ff1e 	bl	668 <lights_set>
		printf("Live-fire disabled.\r\n");
     82c:	f64b 00b8 	movw	r0, #47288	; 0xb8b8
     830:	f2c0 0000 	movt	r0, #0
     834:	f004 fb72 	bl	4f1c <puts>
     838:	9901      	ldr	r1, [sp, #4]
     83a:	e7c1      	b.n	7c0 <do_ready_live_fire+0x1c>

0000083c <lights_init>:
#define LIGHTS_RELOADING   0x04
#define LIGHTS_b           0x05
#define LIGHTS_c           0x06
#define LIGHTS_d           0x07

void lights_init() {
     83c:	b510      	push	{r4, lr}

    //MSS_GPIO_init();
    MSS_GPIO_config(MSS_GPIO_4, MSS_GPIO_OUTPUT_MODE);
     83e:	2004      	movs	r0, #4
     840:	2105      	movs	r1, #5
     842:	f002 fbfd 	bl	3040 <MSS_GPIO_config>
    MSS_GPIO_config(MSS_GPIO_5, MSS_GPIO_OUTPUT_MODE);
     846:	2005      	movs	r0, #5
     848:	4601      	mov	r1, r0
     84a:	f002 fbf9 	bl	3040 <MSS_GPIO_config>
    MSS_GPIO_config(MSS_GPIO_6, MSS_GPIO_OUTPUT_MODE);
     84e:	2006      	movs	r0, #6
     850:	2105      	movs	r1, #5
     852:	f002 fbf5 	bl	3040 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_4, 0);
     856:	2004      	movs	r0, #4
     858:	2100      	movs	r1, #0
     85a:	f002 fc0f 	bl	307c <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_5, 0);
     85e:	2005      	movs	r0, #5
     860:	2100      	movs	r1, #0
     862:	f002 fc0b 	bl	307c <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_6, 0);
     866:	2006      	movs	r0, #6
     868:	2100      	movs	r1, #0

}
     86a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MSS_GPIO_config(MSS_GPIO_4, MSS_GPIO_OUTPUT_MODE);
    MSS_GPIO_config(MSS_GPIO_5, MSS_GPIO_OUTPUT_MODE);
    MSS_GPIO_config(MSS_GPIO_6, MSS_GPIO_OUTPUT_MODE);
    MSS_GPIO_set_output(MSS_GPIO_4, 0);
    MSS_GPIO_set_output(MSS_GPIO_5, 0);
    MSS_GPIO_set_output(MSS_GPIO_6, 0);
     86e:	f002 bc05 	b.w	307c <MSS_GPIO_set_output>
     872:	bf00      	nop

00000874 <trigger_solenoid_activate>:
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
}

// activate the trigger for ms miliseconds
void trigger_solenoid_activate(uint32_t ms) {
     874:	b510      	push	{r4, lr}
     876:	4604      	mov	r4, r0

	// Use a GPIO pin and a delay
	MSS_GPIO_set_output(MSS_GPIO_1, 1);
     878:	2001      	movs	r0, #1
     87a:	4601      	mov	r1, r0
     87c:	f002 fbfe 	bl	307c <MSS_GPIO_set_output>
	use_me_carefully_ms_delay_timer(ms);
     880:	4620      	mov	r0, r4
     882:	f001 f93f 	bl	1b04 <use_me_carefully_ms_delay_timer>

	//volatile uint32_t i;
	//for(i = 0; i < ms * CYCLE_MULT; i++) { }
	MSS_GPIO_set_output(MSS_GPIO_1, 0);
     886:	2001      	movs	r0, #1
     888:	2100      	movs	r1, #0
     88a:	f002 fbf7 	bl	307c <MSS_GPIO_set_output>

    // second delay for safety
	use_me_carefully_ms_delay_timer(AFTER_FIRING_DELAY);
     88e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
}
     892:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	//volatile uint32_t i;
	//for(i = 0; i < ms * CYCLE_MULT; i++) { }
	MSS_GPIO_set_output(MSS_GPIO_1, 0);

    // second delay for safety
	use_me_carefully_ms_delay_timer(AFTER_FIRING_DELAY);
     896:	f001 b935 	b.w	1b04 <use_me_carefully_ms_delay_timer>
     89a:	bf00      	nop

0000089c <_fire_dart>:
}
/*
 * Helper to be called in manual and automatic modes
 * to fire, reload (action), and clear g_ready_live_fire
 */
void _fire_dart() {
     89c:	b510      	push	{r4, lr}
	if ( ! g_live_fire_enabled) {
     89e:	f240 5450 	movw	r4, #1360	; 0x550
     8a2:	f2c2 0400 	movt	r4, #8192	; 0x2000
     8a6:	7823      	ldrb	r3, [r4, #0]
     8a8:	2b00      	cmp	r3, #0
     8aa:	d02a      	beq.n	902 <_fire_dart+0x66>
		printf("ERROR: Attempted to fire without live fire enabledr\r\n");
		return;
	}

	lcd_state.chamber_status = CHAMBER_EMPTY;
     8ac:	f240 5140 	movw	r1, #1344	; 0x540
     8b0:	f2c2 0100 	movt	r1, #8192	; 0x2000
     8b4:	2200      	movs	r2, #0
	disp_update((void*)&g_disp_update_argument);
     8b6:	f240 6018 	movw	r0, #1560	; 0x618
	if ( ! g_live_fire_enabled) {
		printf("ERROR: Attempted to fire without live fire enabledr\r\n");
		return;
	}

	lcd_state.chamber_status = CHAMBER_EMPTY;
     8ba:	718a      	strb	r2, [r1, #6]
	disp_update((void*)&g_disp_update_argument);
     8bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
     8c0:	f000 ff80 	bl	17c4 <disp_update>

	lights_set(LIGHTS_FIRING);
     8c4:	2003      	movs	r0, #3
     8c6:	f7ff fecf 	bl	668 <lights_set>
	trigger_solenoid_activate(TRIGGER_DURATION);
     8ca:	2064      	movs	r0, #100	; 0x64
     8cc:	f7ff ffd2 	bl	874 <trigger_solenoid_activate>
    _reload_motion();
     8d0:	f7ff feaa 	bl	628 <_reload_motion>

    // Safer single-shot mode
    if ( ! REPEATED_FIRING_MODE) {
     8d4:	f240 5064 	movw	r0, #1380	; 0x564
     8d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
     8dc:	7803      	ldrb	r3, [r0, #0]
     8de:	b123      	cbz	r3, 8ea <_fire_dart+0x4e>
    	g_live_fire_enabled = 0;
    	lights_set(LIGHTS_IDLE);
    	printf("Live-fire disabled.\r\n");
    }
    else {
    	lights_set(LIGHTS_SAFETY_OFF);
     8e0:	2001      	movs	r0, #1
    }
}
     8e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    	g_live_fire_enabled = 0;
    	lights_set(LIGHTS_IDLE);
    	printf("Live-fire disabled.\r\n");
    }
    else {
    	lights_set(LIGHTS_SAFETY_OFF);
     8e6:	f7ff bebf 	b.w	668 <lights_set>
    _reload_motion();

    // Safer single-shot mode
    if ( ! REPEATED_FIRING_MODE) {
    	g_live_fire_enabled = 0;
    	lights_set(LIGHTS_IDLE);
     8ea:	4618      	mov	r0, r3
	trigger_solenoid_activate(TRIGGER_DURATION);
    _reload_motion();

    // Safer single-shot mode
    if ( ! REPEATED_FIRING_MODE) {
    	g_live_fire_enabled = 0;
     8ec:	7023      	strb	r3, [r4, #0]
    	lights_set(LIGHTS_IDLE);
     8ee:	f7ff febb 	bl	668 <lights_set>
    	printf("Live-fire disabled.\r\n");
     8f2:	f64b 00b8 	movw	r0, #47288	; 0xb8b8
     8f6:	f2c0 0000 	movt	r0, #0
    }
    else {
    	lights_set(LIGHTS_SAFETY_OFF);
    }
}
     8fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

    // Safer single-shot mode
    if ( ! REPEATED_FIRING_MODE) {
    	g_live_fire_enabled = 0;
    	lights_set(LIGHTS_IDLE);
    	printf("Live-fire disabled.\r\n");
     8fe:	f004 bb0d 	b.w	4f1c <puts>
 * Helper to be called in manual and automatic modes
 * to fire, reload (action), and clear g_ready_live_fire
 */
void _fire_dart() {
	if ( ! g_live_fire_enabled) {
		printf("ERROR: Attempted to fire without live fire enabledr\r\n");
     902:	f64b 00d0 	movw	r0, #47312	; 0xb8d0
     906:	f2c0 0000 	movt	r0, #0
    	printf("Live-fire disabled.\r\n");
    }
    else {
    	lights_set(LIGHTS_SAFETY_OFF);
    }
}
     90a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 * Helper to be called in manual and automatic modes
 * to fire, reload (action), and clear g_ready_live_fire
 */
void _fire_dart() {
	if ( ! g_live_fire_enabled) {
		printf("ERROR: Attempted to fire without live fire enabledr\r\n");
     90e:	f004 bb05 	b.w	4f1c <puts>
     912:	bf00      	nop
     914:	0000      	lsls	r0, r0, #0
	...

00000918 <do_automatic>:

// lambda value for the exponentially weighted moving average
#define EWMA_LAMBDA 0.15
#define EWMA_LAMBDA_INVERSE 0.85

void do_automatic(n64_state_t* state, n64_state_t* last_state) {
     918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if ( ! g_live_fire_enabled || ! n64_pressed(R)) {
     91c:	f240 5a50 	movw	sl, #1360	; 0x550
     920:	f2c2 0a00 	movt	sl, #8192	; 0x2000
     924:	f89a 3000 	ldrb.w	r3, [sl]

// lambda value for the exponentially weighted moving average
#define EWMA_LAMBDA 0.15
#define EWMA_LAMBDA_INVERSE 0.85

void do_automatic(n64_state_t* state, n64_state_t* last_state) {
     928:	b093      	sub	sp, #76	; 0x4c
     92a:	4604      	mov	r4, r0
     92c:	460d      	mov	r5, r1
    if ( ! g_live_fire_enabled || ! n64_pressed(R)) {
     92e:	b143      	cbz	r3, 942 <do_automatic+0x2a>
     930:	7840      	ldrb	r0, [r0, #1]
     932:	f010 0f08 	tst.w	r0, #8
     936:	d004      	beq.n	942 <do_automatic+0x2a>
     938:	784a      	ldrb	r2, [r1, #1]
     93a:	f002 0108 	and.w	r1, r2, #8
     93e:	b2cf      	uxtb	r7, r1
     940:	b117      	cbz	r7, 948 <do_automatic+0x30>
    update_last_screen_state();
    //speaker_play(END_AUTO);

    // shut off the laser
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}
     942:	b013      	add	sp, #76	; 0x4c
     944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ( ! g_live_fire_enabled || ! n64_pressed(R)) {
        return;
    }
    /*lcd_state.target_mode = AUTO_MODE;*/

    printf("Beginning automated seek-and-destroy!\r\n");
     948:	f64b 1008 	movw	r0, #47368	; 0xb908
     94c:	f2c0 0000 	movt	r0, #0
     950:	f004 fae4 	bl	4f1c <puts>
    lights_set(LIGHTS_AUTO_MODE);
     954:	2002      	movs	r0, #2
     956:	f7ff fe87 	bl	668 <lights_set>

    // just a good idea
    servo_do(X_SET_NEUTRAL);
     95a:	f240 1204 	movw	r2, #260	; 0x104
    servo_do(Y_SET_NEUTRAL);
     95e:	f240 1144 	movw	r1, #324	; 0x144

    printf("Beginning automated seek-and-destroy!\r\n");
    lights_set(LIGHTS_AUTO_MODE);

    // just a good idea
    servo_do(X_SET_NEUTRAL);
     962:	f2c4 0205 	movt	r2, #16389	; 0x4005
    servo_do(Y_SET_NEUTRAL);
     966:	f2c4 0105 	movt	r1, #16389	; 0x4005

    printf("Beginning automated seek-and-destroy!\r\n");
    lights_set(LIGHTS_AUTO_MODE);

    // just a good idea
    servo_do(X_SET_NEUTRAL);
     96a:	6017      	str	r7, [r2, #0]
    static uint16_t PIXY_Y_CENTER = PIXY_Y_CENTER_DEF;
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = AUTO_MODE;
    //This will start updating
    lcd_last_state.target_pos = &lasttrg;
     96c:	f240 585c 	movw	r8, #1372	; 0x55c
    printf("Beginning automated seek-and-destroy!\r\n");
    lights_set(LIGHTS_AUTO_MODE);

    // just a good idea
    servo_do(X_SET_NEUTRAL);
    servo_do(Y_SET_NEUTRAL);
     970:	600f      	str	r7, [r1, #0]
    static uint16_t PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
    static uint16_t PIXY_X_CENTER = PIXY_X_CENTER_DEF;
    static uint16_t PIXY_Y_CENTER = PIXY_Y_CENTER_DEF;
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = AUTO_MODE;
     972:	f240 5240 	movw	r2, #1344	; 0x540
    //This will start updating
    lcd_last_state.target_pos = &lasttrg;
     976:	f240 5154 	movw	r1, #1364	; 0x554
     97a:	f2c2 0800 	movt	r8, #8192	; 0x2000
     97e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    static uint16_t PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
    static uint16_t PIXY_X_CENTER = PIXY_X_CENTER_DEF;
    static uint16_t PIXY_Y_CENTER = PIXY_Y_CENTER_DEF;
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = AUTO_MODE;
     982:	f2c2 0200 	movt	r2, #8192	; 0x2000
     986:	2301      	movs	r3, #1
    //This will start updating
    lcd_last_state.target_pos = &lasttrg;
    disp_update((void*)&g_disp_update_argument);
     988:	f240 6018 	movw	r0, #1560	; 0x618
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     98c:	f240 5660 	movw	r6, #1376	; 0x560
    static uint16_t PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
    static uint16_t PIXY_X_CENTER = PIXY_X_CENTER_DEF;
    static uint16_t PIXY_Y_CENTER = PIXY_Y_CENTER_DEF;
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = AUTO_MODE;
     990:	71d3      	strb	r3, [r2, #7]
    //This will start updating
    lcd_last_state.target_pos = &lasttrg;
    disp_update((void*)&g_disp_update_argument);
     992:	f2c2 0000 	movt	r0, #8192	; 0x2000
    static uint16_t PIXY_Y_CENTER = PIXY_Y_CENTER_DEF;
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = AUTO_MODE;
    //This will start updating
    lcd_last_state.target_pos = &lasttrg;
     996:	f8c1 8000 	str.w	r8, [r1]
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     99a:	f2c2 0600 	movt	r6, #8192	; 0x2000
    static uint16_t PIXY_Y_CENTER = PIXY_Y_CENTER_DEF;
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = AUTO_MODE;
    //This will start updating
    lcd_last_state.target_pos = &lasttrg;
     99e:	9102      	str	r1, [sp, #8]
    static uint16_t PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
    static uint16_t PIXY_X_CENTER = PIXY_X_CENTER_DEF;
    static uint16_t PIXY_Y_CENTER = PIXY_Y_CENTER_DEF;
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = AUTO_MODE;
     9a0:	9203      	str	r2, [sp, #12]
    //This will start updating
    lcd_last_state.target_pos = &lasttrg;
    disp_update((void*)&g_disp_update_argument);
     9a2:	f000 ff0f 	bl	17c4 <disp_update>
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
     9a6:	9a02      	ldr	r2, [sp, #8]
     9a8:	9b03      	ldr	r3, [sp, #12]
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     9aa:	f8d6 c000 	ldr.w	ip, [r6]
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
     9ae:	e893 0003 	ldmia.w	r3, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     9b2:	ea4f 491c 	mov.w	r9, ip, lsr #16
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
     9b6:	e882 0003 	stmia.w	r2, {r0, r1}
       	// on the fly tuning for the scaling factors
        if (state->R && n64_pressed(C_Right)) {
        	X_SCALE_PW += scaling_modifier;
        }
        if (state->R && n64_pressed(C_Left)) {
        	X_SCALE_PW -= scaling_modifier;
     9ba:	f240 030c 	movw	r3, #12
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     9be:	4641      	mov	r1, r8
        }
        if (state->R && n64_pressed(C_Up)) {
        	Y_SCALE_PW += scaling_modifier;
        }
        if (state->R && n64_pressed(C_Down)) {
        	Y_SCALE_PW -= scaling_modifier;
     9c0:	f240 0012 	movw	r0, #18
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     9c4:	f801 9f02 	strb.w	r9, [r1, #2]!
        }
        if (state->R && n64_pressed(C_Up)) {
        	Y_SCALE_PW += scaling_modifier;
        }
        if (state->R && n64_pressed(C_Down)) {
        	Y_SCALE_PW -= scaling_modifier;
     9c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
       	// on the fly tuning for the scaling factors
        if (state->R && n64_pressed(C_Right)) {
        	X_SCALE_PW += scaling_modifier;
        }
        if (state->R && n64_pressed(C_Left)) {
        	X_SCALE_PW -= scaling_modifier;
     9cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     9d0:	f644 1bf0 	movw	fp, #18928	; 0x49f0
     9d4:	9104      	str	r1, [sp, #16]
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
     9d6:	f8c2 8000 	str.w	r8, [r2]
        }
        if (state->R && n64_pressed(C_Up)) {
        	Y_SCALE_PW += scaling_modifier;
        }
        if (state->R && n64_pressed(C_Down)) {
        	Y_SCALE_PW -= scaling_modifier;
     9da:	9007      	str	r0, [sp, #28]
       	// on the fly tuning for the scaling factors
        if (state->R && n64_pressed(C_Right)) {
        	X_SCALE_PW += scaling_modifier;
        }
        if (state->R && n64_pressed(C_Left)) {
        	X_SCALE_PW -= scaling_modifier;
     9dc:	9308      	str	r3, [sp, #32]
        }
        if (state->Z && n64_pressed(C_Up)) {
        	PIXY_Y_DEADZONE += 1;
        }
        if (state->Z && n64_pressed(C_Down)) {
        	PIXY_Y_DEADZONE -= 1;
     9de:	f240 020e 	movw	r2, #14
        // on the fly tuning for the deadzone
        if (state->Z && n64_pressed(C_Right)) {
        	PIXY_X_DEADZONE += 1;
        }
        if (state->Z && n64_pressed(C_Left)) {
        	PIXY_X_DEADZONE -= 1;
     9e2:	f240 0110 	movw	r1, #16
        }
        if (state->R && state->Z && n64_pressed(C_Up)) {
        	PIXY_Y_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Down)) {
        	PIXY_Y_CENTER -= 1;
     9e6:	f240 0014 	movw	r0, #20
        // on the fly tuning for the target center
        if (state->R && state->Z && n64_pressed(C_Right)) {
        	PIXY_X_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Left)) {
        	PIXY_X_CENTER -= 1;
     9ea:	f240 0316 	movw	r3, #22
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     9ee:	f2c0 0b02 	movt	fp, #2
        }
        if (state->Z && n64_pressed(C_Up)) {
        	PIXY_Y_DEADZONE += 1;
        }
        if (state->Z && n64_pressed(C_Down)) {
        	PIXY_Y_DEADZONE -= 1;
     9f2:	f2c2 0200 	movt	r2, #8192	; 0x2000
        // on the fly tuning for the deadzone
        if (state->Z && n64_pressed(C_Right)) {
        	PIXY_X_DEADZONE += 1;
        }
        if (state->Z && n64_pressed(C_Left)) {
        	PIXY_X_DEADZONE -= 1;
     9f6:	f2c2 0100 	movt	r1, #8192	; 0x2000
        }
        if (state->R && state->Z && n64_pressed(C_Up)) {
        	PIXY_Y_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Down)) {
        	PIXY_Y_CENTER -= 1;
     9fa:	f2c2 0000 	movt	r0, #8192	; 0x2000
        // on the fly tuning for the target center
        if (state->R && state->Z && n64_pressed(C_Right)) {
        	PIXY_X_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Left)) {
        	PIXY_X_CENTER -= 1;
     9fe:	f2c2 0300 	movt	r3, #8192	; 0x2000

        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
        		printf("Target acquired, firing!\r\n");
        		_fire_dart();
        		servo_do(X_SET_NEUTRAL);
     a02:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     a06:	f8a8 c000 	strh.w	ip, [r8]
        }
        if (state->Z && n64_pressed(C_Up)) {
        	PIXY_Y_DEADZONE += 1;
        }
        if (state->Z && n64_pressed(C_Down)) {
        	PIXY_Y_DEADZONE -= 1;
     a0a:	9205      	str	r2, [sp, #20]
        // on the fly tuning for the deadzone
        if (state->Z && n64_pressed(C_Right)) {
        	PIXY_X_DEADZONE += 1;
        }
        if (state->Z && n64_pressed(C_Left)) {
        	PIXY_X_DEADZONE -= 1;
     a0c:	9106      	str	r1, [sp, #24]
        }
        if (state->R && state->Z && n64_pressed(C_Up)) {
        	PIXY_Y_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Down)) {
        	PIXY_Y_CENTER -= 1;
     a0e:	9009      	str	r0, [sp, #36]	; 0x24
        // on the fly tuning for the target center
        if (state->R && state->Z && n64_pressed(C_Right)) {
        	PIXY_X_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Left)) {
        	PIXY_X_CENTER -= 1;
     a10:	930a      	str	r3, [sp, #40]	; 0x28
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     a12:	970d      	str	r7, [sp, #52]	; 0x34
     a14:	970e      	str	r7, [sp, #56]	; 0x38
     a16:	46d9      	mov	r9, fp

        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
        		printf("Target acquired, firing!\r\n");
        		_fire_dart();
        		servo_do(X_SET_NEUTRAL);
     a18:	46ba      	mov	sl, r7
    
    //speaker_play(BEGIN_AUTO);
    while (active) {

       	// on the fly tuning for the scaling factors
        if (state->R && n64_pressed(C_Right)) {
     a1a:	7863      	ldrb	r3, [r4, #1]
     a1c:	f013 0108 	ands.w	r1, r3, #8
     a20:	d02f      	beq.n	a82 <do_automatic+0x16a>
     a22:	f013 0f80 	tst.w	r3, #128	; 0x80
     a26:	d008      	beq.n	a3a <do_automatic+0x122>
     a28:	f895 e001 	ldrb.w	lr, [r5, #1]
     a2c:	f01e 0f80 	tst.w	lr, #128	; 0x80
     a30:	d103      	bne.n	a3a <do_automatic+0x122>
        	X_SCALE_PW += scaling_modifier;
     a32:	9f08      	ldr	r7, [sp, #32]
     a34:	8838      	ldrh	r0, [r7, #0]
     a36:	3014      	adds	r0, #20
     a38:	8038      	strh	r0, [r7, #0]
        }
        if (state->R && n64_pressed(C_Left)) {
     a3a:	f013 0f40 	tst.w	r3, #64	; 0x40
     a3e:	d008      	beq.n	a52 <do_automatic+0x13a>
     a40:	f895 c001 	ldrb.w	ip, [r5, #1]
     a44:	f01c 0f40 	tst.w	ip, #64	; 0x40
     a48:	d103      	bne.n	a52 <do_automatic+0x13a>
        	X_SCALE_PW -= scaling_modifier;
     a4a:	9808      	ldr	r0, [sp, #32]
     a4c:	8802      	ldrh	r2, [r0, #0]
     a4e:	3a14      	subs	r2, #20
     a50:	8002      	strh	r2, [r0, #0]
        }
        if (state->R && n64_pressed(C_Up)) {
     a52:	f013 0f10 	tst.w	r3, #16
     a56:	d008      	beq.n	a6a <do_automatic+0x152>
     a58:	f895 e001 	ldrb.w	lr, [r5, #1]
     a5c:	f01e 0f10 	tst.w	lr, #16
     a60:	d103      	bne.n	a6a <do_automatic+0x152>
        	Y_SCALE_PW += scaling_modifier;
     a62:	9f07      	ldr	r7, [sp, #28]
     a64:	8838      	ldrh	r0, [r7, #0]
     a66:	3014      	adds	r0, #20
     a68:	8038      	strh	r0, [r7, #0]
        }
        if (state->R && n64_pressed(C_Down)) {
     a6a:	f013 0f20 	tst.w	r3, #32
     a6e:	d008      	beq.n	a82 <do_automatic+0x16a>
     a70:	f895 c001 	ldrb.w	ip, [r5, #1]
     a74:	f01c 0f20 	tst.w	ip, #32
     a78:	d103      	bne.n	a82 <do_automatic+0x16a>
        	Y_SCALE_PW -= scaling_modifier;
     a7a:	9807      	ldr	r0, [sp, #28]
     a7c:	8802      	ldrh	r2, [r0, #0]
     a7e:	3a14      	subs	r2, #20
     a80:	8002      	strh	r2, [r0, #0]
        }
        // on the fly tuning for the deadzone
        if (state->Z && n64_pressed(C_Right)) {
     a82:	7822      	ldrb	r2, [r4, #0]
     a84:	f012 0004 	ands.w	r0, r2, #4
     a88:	d03b      	beq.n	b02 <do_automatic+0x1ea>
     a8a:	f013 0f80 	tst.w	r3, #128	; 0x80
     a8e:	d00b      	beq.n	aa8 <do_automatic+0x190>
     a90:	f895 e001 	ldrb.w	lr, [r5, #1]
     a94:	f01e 0f80 	tst.w	lr, #128	; 0x80
     a98:	d106      	bne.n	aa8 <do_automatic+0x190>
        	PIXY_X_DEADZONE += 1;
     a9a:	9f06      	ldr	r7, [sp, #24]
     a9c:	f8b7 e000 	ldrh.w	lr, [r7]
     aa0:	f10e 0c01 	add.w	ip, lr, #1
     aa4:	f8a7 c000 	strh.w	ip, [r7]
        }
        if (state->Z && n64_pressed(C_Left)) {
     aa8:	f013 0f40 	tst.w	r3, #64	; 0x40
     aac:	d00b      	beq.n	ac6 <do_automatic+0x1ae>
     aae:	f895 c001 	ldrb.w	ip, [r5, #1]
     ab2:	f01c 0f40 	tst.w	ip, #64	; 0x40
     ab6:	d106      	bne.n	ac6 <do_automatic+0x1ae>
        	PIXY_X_DEADZONE -= 1;
     ab8:	9f06      	ldr	r7, [sp, #24]
     aba:	f8b7 c000 	ldrh.w	ip, [r7]
     abe:	f10c 3eff 	add.w	lr, ip, #4294967295
     ac2:	f8a7 e000 	strh.w	lr, [r7]
        }
        if (state->Z && n64_pressed(C_Up)) {
     ac6:	f013 0f10 	tst.w	r3, #16
     aca:	d00b      	beq.n	ae4 <do_automatic+0x1cc>
     acc:	f895 e001 	ldrb.w	lr, [r5, #1]
     ad0:	f01e 0f10 	tst.w	lr, #16
     ad4:	d106      	bne.n	ae4 <do_automatic+0x1cc>
        	PIXY_Y_DEADZONE += 1;
     ad6:	9f05      	ldr	r7, [sp, #20]
     ad8:	f8b7 e000 	ldrh.w	lr, [r7]
     adc:	f10e 0c01 	add.w	ip, lr, #1
     ae0:	f8a7 c000 	strh.w	ip, [r7]
        }
        if (state->Z && n64_pressed(C_Down)) {
     ae4:	f013 0f20 	tst.w	r3, #32
     ae8:	d00b      	beq.n	b02 <do_automatic+0x1ea>
     aea:	f895 c001 	ldrb.w	ip, [r5, #1]
     aee:	f01c 0f20 	tst.w	ip, #32
        	PIXY_Y_DEADZONE -= 1;
     af2:	bf01      	itttt	eq
     af4:	9f05      	ldreq	r7, [sp, #20]
     af6:	f8b7 c000 	ldrheq.w	ip, [r7]
     afa:	f10c 3cff 	addeq.w	ip, ip, #4294967295
     afe:	f8a7 c000 	strheq.w	ip, [r7]
		}
        // on the fly tuning for the target center
        if (state->R && state->Z && n64_pressed(C_Right)) {
     b02:	b1f9      	cbz	r1, b44 <do_automatic+0x22c>
     b04:	b1f0      	cbz	r0, b44 <do_automatic+0x22c>
     b06:	f013 0f80 	tst.w	r3, #128	; 0x80
     b0a:	f040 8196 	bne.w	e3a <do_automatic+0x522>
        	PIXY_X_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Left)) {
     b0e:	f013 0f40 	tst.w	r3, #64	; 0x40
     b12:	d008      	beq.n	b26 <do_automatic+0x20e>
     b14:	f895 e001 	ldrb.w	lr, [r5, #1]
     b18:	f01e 0f40 	tst.w	lr, #64	; 0x40
     b1c:	d103      	bne.n	b26 <do_automatic+0x20e>
        	PIXY_X_CENTER -= 1;
     b1e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
     b20:	8839      	ldrh	r1, [r7, #0]
     b22:	1e48      	subs	r0, r1, #1
     b24:	8038      	strh	r0, [r7, #0]
        }
        if (state->R && state->Z && n64_pressed(C_Up)) {
     b26:	f013 0f10 	tst.w	r3, #16
     b2a:	d008      	beq.n	b3e <do_automatic+0x226>
     b2c:	f895 c001 	ldrb.w	ip, [r5, #1]
     b30:	f01c 0f10 	tst.w	ip, #16
     b34:	d103      	bne.n	b3e <do_automatic+0x226>
        	PIXY_Y_CENTER += 1;
     b36:	9809      	ldr	r0, [sp, #36]	; 0x24
     b38:	8801      	ldrh	r1, [r0, #0]
     b3a:	1c4f      	adds	r7, r1, #1
     b3c:	8007      	strh	r7, [r0, #0]
        }
        if (state->R && state->Z && n64_pressed(C_Down)) {
     b3e:	f013 0f20 	tst.w	r3, #32
     b42:	d150      	bne.n	be6 <do_automatic+0x2ce>
        	PIXY_Y_CENTER -= 1;
        }

        // reset on the fly tuning
        if (n64_pressed(Start)) {
     b44:	f012 0f08 	tst.w	r2, #8
     b48:	d015      	beq.n	b76 <do_automatic+0x25e>
     b4a:	782a      	ldrb	r2, [r5, #0]
     b4c:	f012 0f08 	tst.w	r2, #8
     b50:	d111      	bne.n	b76 <do_automatic+0x25e>
        	X_SCALE_PW = X_SCALE_PW_DEF;
     b52:	9a08      	ldr	r2, [sp, #32]
     b54:	f44f 73c8 	mov.w	r3, #400	; 0x190
     b58:	8013      	strh	r3, [r2, #0]
        	Y_SCALE_PW = Y_SCALE_PW_DEF;
     b5a:	9f07      	ldr	r7, [sp, #28]
        	PIXY_X_DEADZONE = PIXY_X_DEADZONE_DEF;
     b5c:	9806      	ldr	r0, [sp, #24]
        	PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
     b5e:	9b05      	ldr	r3, [sp, #20]
        }

        // reset on the fly tuning
        if (n64_pressed(Start)) {
        	X_SCALE_PW = X_SCALE_PW_DEF;
        	Y_SCALE_PW = Y_SCALE_PW_DEF;
     b60:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
        	PIXY_X_DEADZONE = PIXY_X_DEADZONE_DEF;
     b64:	f04f 0c12 	mov.w	ip, #18
        	PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
     b68:	f04f 0e10 	mov.w	lr, #16
        }

        // reset on the fly tuning
        if (n64_pressed(Start)) {
        	X_SCALE_PW = X_SCALE_PW_DEF;
        	Y_SCALE_PW = Y_SCALE_PW_DEF;
     b6c:	8039      	strh	r1, [r7, #0]
        	PIXY_X_DEADZONE = PIXY_X_DEADZONE_DEF;
     b6e:	f8a0 c000 	strh.w	ip, [r0]
        	PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
     b72:	f8a3 e000 	strh.w	lr, [r3]
        }

        if ( Pixy_get_target_location(&target) == -1 ) {
     b76:	a811      	add	r0, sp, #68	; 0x44
     b78:	f000 fcba 	bl	14f0 <Pixy_get_target_location>
     b7c:	f1b0 3fff 	cmp.w	r0, #4294967295
     b80:	d13a      	bne.n	bf8 <do_automatic+0x2e0>

        	// TODO use a defined value
        	//use_me_carefully_ms_delay_timer(5);
        	junk_frame_count++;
     b82:	f10a 0a01 	add.w	sl, sl, #1

        	if (junk_frame_count == 30) {
     b86:	f1ba 0f1e 	cmp.w	sl, #30
     b8a:	d01f      	beq.n	bcc <do_automatic+0x2b4>
        		//servo_do(X_SET_NEUTRAL);
        		//servo_do(Y_SET_NEUTRAL);
            	set_x_servo_analog_pw(SERVO_NEUTRAL);
            	set_y_servo_analog_pw(SERVO_NEUTRAL);
     b8c:	2701      	movs	r7, #1
        		servo_do(X_SET_NEUTRAL);
                servo_do(Y_SET_NEUTRAL);
        		active = 0;
        	}
        }
		lasttrg = trg;
     b8e:	6833      	ldr	r3, [r6, #0]
     b90:	9804      	ldr	r0, [sp, #16]
     b92:	0c1a      	lsrs	r2, r3, #16
     b94:	7002      	strb	r2, [r0, #0]
     b96:	f8a8 3000 	strh.w	r3, [r8]
        if (n64_pressed(B)) {
     b9a:	f894 e000 	ldrb.w	lr, [r4]
     b9e:	f01e 0f02 	tst.w	lr, #2
     ba2:	d007      	beq.n	bb4 <do_automatic+0x29c>
     ba4:	7829      	ldrb	r1, [r5, #0]
     ba6:	f001 0c02 	and.w	ip, r1, #2
     baa:	fa5f f38c 	uxtb.w	r3, ip
     bae:	2b00      	cmp	r3, #0
     bb0:	f000 8108 	beq.w	dc4 <do_automatic+0x4ac>
            g_live_fire_enabled = 0;
            printf("Aborting seek-and-destroy & disabling live-fire\r\n");
            lights_set(LIGHTS_IDLE);
        }

        *last_state = *state;
     bb4:	4628      	mov	r0, r5
     bb6:	4621      	mov	r1, r4
     bb8:	2204      	movs	r2, #4
     bba:	f004 f80b 	bl	4bd4 <memcpy>
        n64_get_state( state );
     bbe:	4620      	mov	r0, r4
     bc0:	f000 fcbe 	bl	1540 <n64_get_state>
    lcd_last_state.target_pos = &lasttrg;
    disp_update((void*)&g_disp_update_argument);
    update_last_screen_state();
    
    //speaker_play(BEGIN_AUTO);
    while (active) {
     bc4:	2f00      	cmp	r7, #0
     bc6:	f47f af28 	bne.w	a1a <do_automatic+0x102>
     bca:	e11c      	b.n	e06 <do_automatic+0x4ee>
        	junk_frame_count++;

        	if (junk_frame_count == 30) {
        		//servo_do(X_SET_NEUTRAL);
        		//servo_do(Y_SET_NEUTRAL);
            	set_x_servo_analog_pw(SERVO_NEUTRAL);
     bcc:	f644 10f0 	movw	r0, #18928	; 0x49f0
     bd0:	f2c0 0002 	movt	r0, #2
     bd4:	f000 fd0e 	bl	15f4 <set_x_servo_analog_pw>
            	set_y_servo_analog_pw(SERVO_NEUTRAL);
     bd8:	f644 10f0 	movw	r0, #18928	; 0x49f0
     bdc:	f2c0 0002 	movt	r0, #2
     be0:	f000 fd16 	bl	1610 <set_y_servo_analog_pw>
     be4:	e7d2      	b.n	b8c <do_automatic+0x274>
        	PIXY_X_CENTER -= 1;
        }
        if (state->R && state->Z && n64_pressed(C_Up)) {
        	PIXY_Y_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Down)) {
     be6:	786b      	ldrb	r3, [r5, #1]
     be8:	f013 0f20 	tst.w	r3, #32
     bec:	d1aa      	bne.n	b44 <do_automatic+0x22c>
        	PIXY_Y_CENTER -= 1;
     bee:	9809      	ldr	r0, [sp, #36]	; 0x24
     bf0:	8801      	ldrh	r1, [r0, #0]
     bf2:	1e4f      	subs	r7, r1, #1
     bf4:	8007      	strh	r7, [r0, #0]
     bf6:	e7a5      	b.n	b44 <do_automatic+0x22c>
            	set_y_servo_analog_pw(SERVO_NEUTRAL);
        	}
        }
        // else, target found, coordinates valid
        else {
        	printf("x: %d\ty: %d\r\n", target.x, target.y);
     bf8:	f64b 1030 	movw	r0, #47408	; 0xb930
     bfc:	f9bd 2046 	ldrsh.w	r2, [sp, #70]	; 0x46
     c00:	f2c0 0000 	movt	r0, #0
     c04:	f9bd 1044 	ldrsh.w	r1, [sp, #68]	; 0x44
     c08:	f004 f91a 	bl	4e40 <printf>
		    junk_frame_count = 0;

        	// X servo adjustment
		    if (target.x < PIXY_X_CENTER) {
     c0c:	980a      	ldr	r0, [sp, #40]	; 0x28
     c0e:	f9bd 3044 	ldrsh.w	r3, [sp, #68]	; 0x44
     c12:	8802      	ldrh	r2, [r0, #0]
     c14:	4293      	cmp	r3, r2
     c16:	f280 80c1 	bge.w	d9c <do_automatic+0x484>
		        // go left (forward -> 2ms)
		    	new_x_pw = SERVO_DEADBAND_UPPER + X_SCALE_PW*(PIXY_X_CENTER - target.x);
     c1a:	9f08      	ldr	r7, [sp, #32]
     c1c:	1ad1      	subs	r1, r2, r3
     c1e:	8838      	ldrh	r0, [r7, #0]
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw < X_FORWARD_MIN) ? X_FORWARD_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_x_pw;
     c20:	f64a 3a98 	movw	sl, #43928	; 0xab98
		    junk_frame_count = 0;

        	// X servo adjustment
		    if (target.x < PIXY_X_CENTER) {
		        // go left (forward -> 2ms)
		    	new_x_pw = SERVO_DEADBAND_UPPER + X_SCALE_PW*(PIXY_X_CENTER - target.x);
     c24:	fb00 fc01 	mul.w	ip, r0, r1
     c28:	f50c 3e16 	add.w	lr, ip, #153600	; 0x25800
     c2c:	f50e 67af 	add.w	r7, lr, #1400	; 0x578
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw < X_FORWARD_MIN) ? X_FORWARD_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_x_pw;
     c30:	f2c0 0a02 	movt	sl, #2
     c34:	4557      	cmp	r7, sl
     c36:	bf28      	it	cs
     c38:	4657      	movcs	r7, sl
     c3a:	970c      	str	r7, [sp, #48]	; 0x30
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
     c3c:	9f06      	ldr	r7, [sp, #24]
     c3e:	8839      	ldrh	r1, [r7, #0]
     c40:	1a50      	subs	r0, r2, r1
     c42:	4283      	cmp	r3, r0
     c44:	dd03      	ble.n	c4e <do_automatic+0x336>
     c46:	188a      	adds	r2, r1, r2
     c48:	4293      	cmp	r3, r2
     c4a:	f2c0 8100 	blt.w	e4e <do_automatic+0x536>
     c4e:	2000      	movs	r0, #0
     c50:	900e      	str	r0, [sp, #56]	; 0x38
		    	printf("X on target!\r\n");
		    }
		    else {
		    	x_on_target = 0; // (x_on_target > 0)? x_on_target-- : 0;
		    }
		    x_pw = (uint32_t)(EWMA_LAMBDA * new_x_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * x_pw);
     c52:	4648      	mov	r0, r9
     c54:	f002 ff3e 	bl	3ad4 <__aeabi_ui2d>
     c58:	a38f      	add	r3, pc, #572	; (adr r3, e98 <do_automatic+0x580>)
     c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
     c5e:	f002 ffaf 	bl	3bc0 <__aeabi_dmul>
     c62:	f003 f9bf 	bl	3fe4 <__aeabi_d2uiz>
     c66:	4682      	mov	sl, r0
     c68:	980c      	ldr	r0, [sp, #48]	; 0x30
     c6a:	f002 ff33 	bl	3ad4 <__aeabi_ui2d>
     c6e:	a38c      	add	r3, pc, #560	; (adr r3, ea0 <do_automatic+0x588>)
     c70:	e9d3 2300 	ldrd	r2, r3, [r3]
     c74:	f002 ffa4 	bl	3bc0 <__aeabi_dmul>
     c78:	f003 f9b4 	bl	3fe4 <__aeabi_d2uiz>

		    // Y servo adjustment
		    if (target.y < PIXY_Y_CENTER) {
     c7c:	9f09      	ldr	r7, [sp, #36]	; 0x24
     c7e:	f9bd 3046 	ldrsh.w	r3, [sp, #70]	; 0x46
     c82:	883a      	ldrh	r2, [r7, #0]
		    	printf("X on target!\r\n");
		    }
		    else {
		    	x_on_target = 0; // (x_on_target > 0)? x_on_target-- : 0;
		    }
		    x_pw = (uint32_t)(EWMA_LAMBDA * new_x_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * x_pw);
     c84:	eb00 090a 	add.w	r9, r0, sl

		    // Y servo adjustment
		    if (target.y < PIXY_Y_CENTER) {
     c88:	4293      	cmp	r3, r2
     c8a:	da74      	bge.n	d76 <do_automatic+0x45e>
		        // go up (reverse -> 1ms)
		    	new_y_pw = SERVO_DEADBAND_LOWER - Y_SCALE_PW*(PIXY_Y_CENTER - target.y);
     c8c:	9f07      	ldr	r7, [sp, #28]
     c8e:	1a99      	subs	r1, r3, r2
     c90:	8838      	ldrh	r0, [r7, #0]
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw > Y_REVERSE_MIN) ? Y_REVERSE_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_y_pw;
     c92:	f64e 0e48 	movw	lr, #59464	; 0xe848
		    x_pw = (uint32_t)(EWMA_LAMBDA * new_x_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * x_pw);

		    // Y servo adjustment
		    if (target.y < PIXY_Y_CENTER) {
		        // go up (reverse -> 1ms)
		    	new_y_pw = SERVO_DEADBAND_LOWER - Y_SCALE_PW*(PIXY_Y_CENTER - target.y);
     c96:	fb00 fa01 	mul.w	sl, r0, r1
     c9a:	f50a 3c0e 	add.w	ip, sl, #145408	; 0x23800
     c9e:	f50c 60c7 	add.w	r0, ip, #1592	; 0x638
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw > Y_REVERSE_MIN) ? Y_REVERSE_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_y_pw;
     ca2:	f2c0 0e01 	movt	lr, #1
     ca6:	4570      	cmp	r0, lr
     ca8:	bf38      	it	cc
     caa:	4670      	movcc	r0, lr
     cac:	900b      	str	r0, [sp, #44]	; 0x2c
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
     cae:	9805      	ldr	r0, [sp, #20]
     cb0:	8801      	ldrh	r1, [r0, #0]
     cb2:	1a57      	subs	r7, r2, r1
     cb4:	42bb      	cmp	r3, r7
     cb6:	dd03      	ble.n	cc0 <do_automatic+0x3a8>
     cb8:	188a      	adds	r2, r1, r2
     cba:	4293      	cmp	r3, r2
     cbc:	f2c0 80d2 	blt.w	e64 <do_automatic+0x54c>
     cc0:	f04f 0a00 	mov.w	sl, #0
     cc4:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
		    	y_on_target++;
		    }
		    else {
		    	y_on_target = 0;
		    }
		    y_pw = (uint32_t)(EWMA_LAMBDA * new_y_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * y_pw);
     cc8:	4658      	mov	r0, fp
     cca:	f002 ff03 	bl	3ad4 <__aeabi_ui2d>
     cce:	a372      	add	r3, pc, #456	; (adr r3, e98 <do_automatic+0x580>)
     cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
     cd4:	f002 ff74 	bl	3bc0 <__aeabi_dmul>
     cd8:	f003 f984 	bl	3fe4 <__aeabi_d2uiz>
     cdc:	4607      	mov	r7, r0
     cde:	980b      	ldr	r0, [sp, #44]	; 0x2c
     ce0:	f002 fef8 	bl	3ad4 <__aeabi_ui2d>
     ce4:	a36e      	add	r3, pc, #440	; (adr r3, ea0 <do_automatic+0x588>)
     ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
     cea:	f002 ff69 	bl	3bc0 <__aeabi_dmul>
     cee:	f003 f979 	bl	3fe4 <__aeabi_d2uiz>
     cf2:	eb00 0b07 	add.w	fp, r0, r7

        	// set the servos
        	set_x_servo_analog_pw(x_pw);
     cf6:	4648      	mov	r0, r9
     cf8:	f000 fc7c 	bl	15f4 <set_x_servo_analog_pw>
        	set_y_servo_analog_pw(y_pw);
     cfc:	4658      	mov	r0, fp
     cfe:	f000 fc87 	bl	1610 <set_y_servo_analog_pw>

        	// Update the display
        	//start_hardware_timer();
        	trg.x = disp_scale_x(target.x);
     d02:	f8bd 0044 	ldrh.w	r0, [sp, #68]	; 0x44
     d06:	f000 fc99 	bl	163c <disp_scale_x>
     d0a:	7030      	strb	r0, [r6, #0]
        	trg.y = disp_scale_y(target.y);
     d0c:	f8bd 0046 	ldrh.w	r0, [sp, #70]	; 0x46
     d10:	f000 fca2 	bl	1658 <disp_scale_y>
     d14:	7070      	strb	r0, [r6, #1]
        	DBG("scaled x target value: %d, scaled y target value: %d", trg.x, trg.y);
        	//lcd_state.target_pos = &trg;
        	disp_update((void*)&g_disp_update_argument);
     d16:	f240 6018 	movw	r0, #1560	; 0x618
     d1a:	f2c2 0000 	movt	r0, #8192	; 0x2000
     d1e:	f000 fd51 	bl	17c4 <disp_update>
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
     d22:	9f03      	ldr	r7, [sp, #12]
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     d24:	6833      	ldr	r3, [r6, #0]
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
     d26:	e897 0003 	ldmia.w	r7, {r0, r1}
     d2a:	9f02      	ldr	r7, [sp, #8]
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     d2c:	0c1a      	lsrs	r2, r3, #16
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
     d2e:	e887 0003 	stmia.w	r7, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     d32:	9904      	ldr	r1, [sp, #16]
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
     d34:	f8c7 8000 	str.w	r8, [r7]
    lasttrg=trg;
     d38:	700a      	strb	r2, [r1, #0]
     d3a:	f8a8 3000 	strh.w	r3, [r8]
        	update_last_screen_state();
            // spin lock until screen finishes updating
        	//while (g_disp_update_lock) {}

        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
     d3e:	f1ba 0f00 	cmp.w	sl, #0
     d42:	f43f af23 	beq.w	b8c <do_automatic+0x274>
        		printf("Target acquired, firing!\r\n");
     d46:	f64b 1060 	movw	r0, #47456	; 0xb960
     d4a:	f2c0 0000 	movt	r0, #0
     d4e:	f004 f8e5 	bl	4f1c <puts>
        		_fire_dart();
     d52:	f7ff fda3 	bl	89c <_fire_dart>
        		servo_do(X_SET_NEUTRAL);
     d56:	f240 1104 	movw	r1, #260	; 0x104
                servo_do(Y_SET_NEUTRAL);
     d5a:	f240 1344 	movw	r3, #324	; 0x144
     d5e:	f04f 0a00 	mov.w	sl, #0

        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
        		printf("Target acquired, firing!\r\n");
        		_fire_dart();
        		servo_do(X_SET_NEUTRAL);
     d62:	f2c4 0105 	movt	r1, #16389	; 0x4005
                servo_do(Y_SET_NEUTRAL);
     d66:	f2c4 0305 	movt	r3, #16389	; 0x4005

        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
        		printf("Target acquired, firing!\r\n");
        		_fire_dart();
        		servo_do(X_SET_NEUTRAL);
     d6a:	f8c1 a000 	str.w	sl, [r1]
                servo_do(Y_SET_NEUTRAL);
     d6e:	4657      	mov	r7, sl
     d70:	f8c3 a000 	str.w	sl, [r3]
     d74:	e70b      	b.n	b8e <do_automatic+0x276>
		    	new_y_pw = SERVO_DEADBAND_LOWER - Y_SCALE_PW*(PIXY_Y_CENTER - target.y);
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw > Y_REVERSE_MIN) ? Y_REVERSE_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_y_pw;
		    }
		    else if (target.y > PIXY_Y_CENTER) {
     d76:	dd9a      	ble.n	cae <do_automatic+0x396>
		        // go up (forward -> 2ms)
		    	new_y_pw = SERVO_DEADBAND_UPPER + Y_SCALE_PW*(target.y - PIXY_Y_CENTER);
     d78:	9807      	ldr	r0, [sp, #28]
     d7a:	1a99      	subs	r1, r3, r2
     d7c:	8807      	ldrh	r7, [r0, #0]
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
     d7e:	f64a 3e98 	movw	lr, #43928	; 0xab98
		    	//new_y_pw = (new_y_pw > Y_REVERSE_MIN) ? Y_REVERSE_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_y_pw;
		    }
		    else if (target.y > PIXY_Y_CENTER) {
		        // go up (forward -> 2ms)
		    	new_y_pw = SERVO_DEADBAND_UPPER + Y_SCALE_PW*(target.y - PIXY_Y_CENTER);
     d82:	fb07 fa01 	mul.w	sl, r7, r1
     d86:	f50a 3c16 	add.w	ip, sl, #153600	; 0x25800
     d8a:	f50c 60af 	add.w	r0, ip, #1400	; 0x578
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
     d8e:	f2c0 0e02 	movt	lr, #2
     d92:	4570      	cmp	r0, lr
     d94:	bf28      	it	cs
     d96:	4670      	movcs	r0, lr
     d98:	900b      	str	r0, [sp, #44]	; 0x2c
     d9a:	e788      	b.n	cae <do_automatic+0x396>
		    	new_x_pw = SERVO_DEADBAND_UPPER + X_SCALE_PW*(PIXY_X_CENTER - target.x);
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw < X_FORWARD_MIN) ? X_FORWARD_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_x_pw;
		    }
		    else if (target.x > PIXY_X_CENTER) {
     d9c:	f77f af4e 	ble.w	c3c <do_automatic+0x324>
		        // go right (reverse -> 1ms)
		    	new_x_pw = SERVO_DEADBAND_LOWER - X_SCALE_PW*(target.x - PIXY_X_CENTER);
     da0:	9f08      	ldr	r7, [sp, #32]
     da2:	1ad1      	subs	r1, r2, r3
     da4:	8838      	ldrh	r0, [r7, #0]
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
     da6:	f64e 0a48 	movw	sl, #59464	; 0xe848
		    	//new_x_pw = (new_x_pw < X_FORWARD_MIN) ? X_FORWARD_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_x_pw;
		    }
		    else if (target.x > PIXY_X_CENTER) {
		        // go right (reverse -> 1ms)
		    	new_x_pw = SERVO_DEADBAND_LOWER - X_SCALE_PW*(target.x - PIXY_X_CENTER);
     daa:	fb00 fc01 	mul.w	ip, r0, r1
     dae:	f50c 3e0e 	add.w	lr, ip, #145408	; 0x23800
     db2:	f50e 60c7 	add.w	r0, lr, #1592	; 0x638
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
     db6:	f2c0 0a01 	movt	sl, #1
     dba:	4550      	cmp	r0, sl
     dbc:	bf38      	it	cc
     dbe:	4650      	movcc	r0, sl
     dc0:	900c      	str	r0, [sp, #48]	; 0x30
     dc2:	e73b      	b.n	c3c <do_automatic+0x324>
     dc4:	f8dd a03c 	ldr.w	sl, [sp, #60]	; 0x3c
        	}
        }
		lasttrg = trg;
        if (n64_pressed(B)) {
            active = 0;
            servo_do(X_SET_NEUTRAL);
     dc8:	f240 1104 	movw	r1, #260	; 0x104
            servo_do(Y_SET_NEUTRAL);
     dcc:	f240 1244 	movw	r2, #324	; 0x144
        	}
        }
		lasttrg = trg;
        if (n64_pressed(B)) {
            active = 0;
            servo_do(X_SET_NEUTRAL);
     dd0:	f2c4 0105 	movt	r1, #16389	; 0x4005
            servo_do(Y_SET_NEUTRAL);
     dd4:	f2c4 0205 	movt	r2, #16389	; 0x4005
            g_live_fire_enabled = 0;
            printf("Aborting seek-and-destroy & disabling live-fire\r\n");
     dd8:	f64b 107c 	movw	r0, #47484	; 0xb97c
        	}
        }
		lasttrg = trg;
        if (n64_pressed(B)) {
            active = 0;
            servo_do(X_SET_NEUTRAL);
     ddc:	600b      	str	r3, [r1, #0]
            servo_do(Y_SET_NEUTRAL);
            g_live_fire_enabled = 0;
            printf("Aborting seek-and-destroy & disabling live-fire\r\n");
     dde:	f2c0 0000 	movt	r0, #0
        }
		lasttrg = trg;
        if (n64_pressed(B)) {
            active = 0;
            servo_do(X_SET_NEUTRAL);
            servo_do(Y_SET_NEUTRAL);
     de2:	6013      	str	r3, [r2, #0]
            g_live_fire_enabled = 0;
     de4:	f88a 3000 	strb.w	r3, [sl]
            printf("Aborting seek-and-destroy & disabling live-fire\r\n");
     de8:	9301      	str	r3, [sp, #4]
     dea:	f004 f897 	bl	4f1c <puts>
            lights_set(LIGHTS_IDLE);
     dee:	9f01      	ldr	r7, [sp, #4]
     df0:	4638      	mov	r0, r7
     df2:	f7ff fc39 	bl	668 <lights_set>
        }

        *last_state = *state;
     df6:	4628      	mov	r0, r5
     df8:	4621      	mov	r1, r4
     dfa:	2204      	movs	r2, #4
     dfc:	f003 feea 	bl	4bd4 <memcpy>
        n64_get_state( state );
     e00:	4620      	mov	r0, r4
     e02:	f000 fb9d 	bl	1540 <n64_get_state>
    }
    lcd_state.target_mode = MANUAL_MODE;
     e06:	9903      	ldr	r1, [sp, #12]
    lcd_last_state.target_pos = &trg;//stop updates of target while in manual
     e08:	9a02      	ldr	r2, [sp, #8]
        }

        *last_state = *state;
        n64_get_state( state );
    }
    lcd_state.target_mode = MANUAL_MODE;
     e0a:	2300      	movs	r3, #0
    lcd_last_state.target_pos = &trg;//stop updates of target while in manual
    disp_update((void*)&g_disp_update_argument);
     e0c:	f240 6018 	movw	r0, #1560	; 0x618
        }

        *last_state = *state;
        n64_get_state( state );
    }
    lcd_state.target_mode = MANUAL_MODE;
     e10:	71cb      	strb	r3, [r1, #7]
    lcd_last_state.target_pos = &trg;//stop updates of target while in manual
    disp_update((void*)&g_disp_update_argument);
     e12:	f2c2 0000 	movt	r0, #8192	; 0x2000

        *last_state = *state;
        n64_get_state( state );
    }
    lcd_state.target_mode = MANUAL_MODE;
    lcd_last_state.target_pos = &trg;//stop updates of target while in manual
     e16:	6016      	str	r6, [r2, #0]
    disp_update((void*)&g_disp_update_argument);
     e18:	f000 fcd4 	bl	17c4 <disp_update>
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
     e1c:	9f03      	ldr	r7, [sp, #12]
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     e1e:	6833      	ldr	r3, [r6, #0]
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
     e20:	e897 0003 	ldmia.w	r7, {r0, r1}
     e24:	9f02      	ldr	r7, [sp, #8]
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     e26:	f8a8 3000 	strh.w	r3, [r8]
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
     e2a:	e887 0003 	stmia.w	r7, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     e2e:	0c18      	lsrs	r0, r3, #16
     e30:	f888 0002 	strb.w	r0, [r8, #2]
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
     e34:	f8c7 8000 	str.w	r8, [r7]
     e38:	e583      	b.n	942 <do_automatic+0x2a>
        }
        if (state->Z && n64_pressed(C_Down)) {
        	PIXY_Y_DEADZONE -= 1;
		}
        // on the fly tuning for the target center
        if (state->R && state->Z && n64_pressed(C_Right)) {
     e3a:	786f      	ldrb	r7, [r5, #1]
     e3c:	f017 0f80 	tst.w	r7, #128	; 0x80
     e40:	f47f ae65 	bne.w	b0e <do_automatic+0x1f6>
        	PIXY_X_CENTER += 1;
     e44:	980a      	ldr	r0, [sp, #40]	; 0x28
     e46:	8807      	ldrh	r7, [r0, #0]
     e48:	1c79      	adds	r1, r7, #1
     e4a:	8001      	strh	r1, [r0, #0]
     e4c:	e65f      	b.n	b0e <do_automatic+0x1f6>
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
		    	x_on_target++; // use to enforce on target count before firing
     e4e:	990e      	ldr	r1, [sp, #56]	; 0x38
		    	printf("X on target!\r\n");
     e50:	f64b 1040 	movw	r0, #47424	; 0xb940
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
		    	x_on_target++; // use to enforce on target count before firing
     e54:	1c4f      	adds	r7, r1, #1
     e56:	b2fb      	uxtb	r3, r7
		    	printf("X on target!\r\n");
     e58:	f2c0 0000 	movt	r0, #0
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
		    	x_on_target++; // use to enforce on target count before firing
     e5c:	930e      	str	r3, [sp, #56]	; 0x38
		    	printf("X on target!\r\n");
     e5e:	f004 f85d 	bl	4f1c <puts>
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
     e62:	e6f6      	b.n	c52 <do_automatic+0x33a>
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
		    		 && target.y < (PIXY_Y_CENTER+PIXY_Y_DEADZONE)){
		    	printf("Y on target!\r\n");
     e64:	f64b 1050 	movw	r0, #47440	; 0xb950
     e68:	f2c0 0000 	movt	r0, #0
     e6c:	f004 f856 	bl	4f1c <puts>
		    	y_on_target++;
     e70:	980d      	ldr	r0, [sp, #52]	; 0x34
     e72:	9b0e      	ldr	r3, [sp, #56]	; 0x38
     e74:	1c47      	adds	r7, r0, #1
     e76:	b2f9      	uxtb	r1, r7
     e78:	290a      	cmp	r1, #10
     e7a:	bf94      	ite	ls
     e7c:	f04f 0a00 	movls.w	sl, #0
     e80:	f04f 0a01 	movhi.w	sl, #1
     e84:	910d      	str	r1, [sp, #52]	; 0x34
     e86:	2b0a      	cmp	r3, #10
     e88:	bf94      	ite	ls
     e8a:	f04f 0a00 	movls.w	sl, #0
     e8e:	f00a 0a01 	andhi.w	sl, sl, #1
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
     e92:	e719      	b.n	cc8 <do_automatic+0x3b0>
     e94:	f3af 8000 	nop.w
     e98:	33333333 	.word	0x33333333
     e9c:	3feb3333 	.word	0x3feb3333
     ea0:	33333333 	.word	0x33333333
     ea4:	3fc33333 	.word	0x3fc33333

00000ea8 <do_solenoid>:

/*
 * Checks the controller state and then triggers the solenoid
 * Also checks and adjusts the duration of the solenoid
 */
void do_solenoid(n64_state_t* state, n64_state_t* last_state) {
     ea8:	b510      	push	{r4, lr}
     * trigger the solenoid:
     *   Z to fire
     *   C Up to increment the time
     *   C Down to decrement the time
     */
    if (g_live_fire_enabled && n64_pressed(Z)) {
     eaa:	f240 5250 	movw	r2, #1360	; 0x550
     eae:	f2c2 0200 	movt	r2, #8192	; 0x2000
     eb2:	7813      	ldrb	r3, [r2, #0]
     eb4:	b143      	cbz	r3, ec8 <do_solenoid+0x20>
     eb6:	f890 c000 	ldrb.w	ip, [r0]
     eba:	f01c 0f04 	tst.w	ip, #4
     ebe:	d003      	beq.n	ec8 <do_solenoid+0x20>
     ec0:	7808      	ldrb	r0, [r1, #0]
     ec2:	f010 0f04 	tst.w	r0, #4
     ec6:	d000      	beq.n	eca <do_solenoid+0x22>
     ec8:	bd10      	pop	{r4, pc}
        printf("Z pressed, activating trigger solenoid\r\n");
     eca:	f64b 10b0 	movw	r0, #47536	; 0xb9b0
     ece:	f2c0 0000 	movt	r0, #0
     ed2:	f004 f823 	bl	4f1c <puts>
            milliseconds -= increment;
            printf("Decrementing solenoid time to: %d ms\r\n", milliseconds);
        }
    }
    */
}
     ed6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     *   C Up to increment the time
     *   C Down to decrement the time
     */
    if (g_live_fire_enabled && n64_pressed(Z)) {
        printf("Z pressed, activating trigger solenoid\r\n");
		_fire_dart();
     eda:	f7ff bcdf 	b.w	89c <_fire_dart>
     ede:	bf00      	nop

00000ee0 <trigger_solenoid_pin_init>:
#define TRIGGER_DURATION 100
#define AFTER_FIRING_DELAY 500

void trigger_solenoid_pin_init() {
    //MSS_GPIO_init();
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
     ee0:	2001      	movs	r0, #1
     ee2:	2105      	movs	r1, #5
#include "timer_t.h"

#define TRIGGER_DURATION 100
#define AFTER_FIRING_DELAY 500

void trigger_solenoid_pin_init() {
     ee4:	b510      	push	{r4, lr}
    //MSS_GPIO_init();
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
     ee6:	f002 f8ab 	bl	3040 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
     eea:	2001      	movs	r0, #1
     eec:	2100      	movs	r1, #0
}
     eee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
#define AFTER_FIRING_DELAY 500

void trigger_solenoid_pin_init() {
    //MSS_GPIO_init();
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
     ef2:	f002 b8c3 	b.w	307c <MSS_GPIO_set_output>
     ef6:	bf00      	nop

00000ef8 <main>:
static lcd_screen_state_t lcd_state;
static lcd_screen_state_t lcd_last_state;
static circle_t trg;
static circle_t lasttrg;

int main() {
     ef8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     efc:	b082      	sub	sp, #8

    /*
     * configure GPIO_0 as an output pin
     */
    MSS_GPIO_init();
     efe:	f002 f869 	bl	2fd4 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_OUTPUT_MODE);
     f02:	2000      	movs	r0, #0
     f04:	2105      	movs	r1, #5
     f06:	f002 f89b 	bl	3040 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_0, 0);
     f0a:	2000      	movs	r0, #0
     f0c:	4601      	mov	r1, r0
     f0e:	f002 f8b5 	bl	307c <MSS_GPIO_set_output>

    /*
     * Initialize the solenoid
     */
    trigger_solenoid_pin_init();
     f12:	f7ff ffe5 	bl	ee0 <trigger_solenoid_pin_init>
     * n64 controller state
     */
    n64_state_t n64_buttons;
    n64_state_t last_buttons;

    n64_reset();
     f16:	f000 fb1d 	bl	1554 <n64_reset>
    n64_enable();
     f1a:	f000 fb23 	bl	1564 <n64_enable>

    n64_get_state(&last_buttons);
     f1e:	4668      	mov	r0, sp
     f20:	f000 fb0e 	bl	1540 <n64_get_state>
    //_reload_motion();

    /*
     * Lights initialization
     */
    lights_init();
     f24:	f7ff fc8a 	bl	83c <lights_init>
    lights_set(LIGHTS_IDLE);
     f28:	2000      	movs	r0, #0
     f2a:	f7ff fb9d 	bl	668 <lights_set>

    /*
     * Pixy initalization
     */
    Pixy_init();
     f2e:	f000 f995 	bl	125c <Pixy_init>
    //speaker_init();

    /*
    * Initialize the lcd screen
    */
    lcd_init();
     f32:	f7ff fab5 	bl	4a0 <lcd_init>

    /*
     * Top-level control loop
     */
    printf("A.N.T.S. 3000, ready for action!\r\n");
     f36:	f64b 10d8 	movw	r0, #47576	; 0xb9d8
     f3a:	f2c0 0000 	movt	r0, #0
     f3e:	f003 ffed 	bl	4f1c <puts>
     f42:	f240 585c 	movw	r8, #1372	; 0x55c
     f46:	f2c2 0800 	movt	r8, #8192	; 0x2000
     f4a:	f240 5740 	movw	r7, #1344	; 0x540
     f4e:	f240 5654 	movw	r6, #1364	; 0x554
     f52:	f240 5a60 	movw	sl, #1376	; 0x560
     f56:	f2c2 0700 	movt	r7, #8192	; 0x2000
     f5a:	f2c2 0600 	movt	r6, #8192	; 0x2000
     f5e:	f2c2 0a00 	movt	sl, #8192	; 0x2000
     f62:	ac01      	add	r4, sp, #4
     f64:	f108 0902 	add.w	r9, r8, #2
    while (1) {

        n64_get_state( &n64_buttons );
     f68:	4620      	mov	r0, r4
     f6a:	f000 fae9 	bl	1540 <n64_get_state>

        do_ready_live_fire( &n64_buttons, &last_buttons );
     f6e:	4620      	mov	r0, r4
     f70:	4669      	mov	r1, sp
     f72:	f7ff fc17 	bl	7a4 <do_ready_live_fire>

        do_solenoid( &n64_buttons, &last_buttons );
     f76:	4620      	mov	r0, r4
     f78:	4669      	mov	r1, sp
     f7a:	f7ff ff95 	bl	ea8 <do_solenoid>

        do_servos_manual( &n64_buttons, &last_buttons );
     f7e:	4620      	mov	r0, r4
     f80:	4669      	mov	r1, sp
     f82:	f7ff facd 	bl	520 <do_servos_manual>

        do_automatic( &n64_buttons, &last_buttons );
     f86:	4620      	mov	r0, r4
     f88:	4669      	mov	r1, sp
     f8a:	f7ff fcc5 	bl	918 <do_automatic>

        do_manual_reload( &n64_buttons, &last_buttons );
     f8e:	4669      	mov	r1, sp
     f90:	4620      	mov	r0, r4
     f92:	f7ff fb8f 	bl	6b4 <do_manual_reload>

        lcd_state.distance = get_distance();
     f96:	f000 fabf 	bl	1518 <get_distance>
     f9a:	f003 faf1 	bl	4580 <__aeabi_f2uiz>
     f9e:	80b8      	strh	r0, [r7, #4]
        disp_update(&g_disp_update_argument);
     fa0:	f240 6018 	movw	r0, #1560	; 0x618
     fa4:	f2c2 0000 	movt	r0, #8192	; 0x2000
     fa8:	f000 fc0c 	bl	17c4 <disp_update>
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
     fac:	e897 0003 	ldmia.w	r7, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     fb0:	f8da 3000 	ldr.w	r3, [sl]

        if (PRINT_N64_STATE) {
            n64_print_state( &n64_buttons );
        }

        last_buttons = n64_buttons;
     fb4:	9a01      	ldr	r2, [sp, #4]
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     fb6:	0c1d      	lsrs	r5, r3, #16
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
     fb8:	e886 0003 	stmia.w	r6, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
     fbc:	f889 5000 	strb.w	r5, [r9]

        if (PRINT_N64_STATE) {
            n64_print_state( &n64_buttons );
        }

        last_buttons = n64_buttons;
     fc0:	9200      	str	r2, [sp, #0]
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
     fc2:	f8c6 8000 	str.w	r8, [r6]
    lasttrg=trg;
     fc6:	f8a8 3000 	strh.w	r3, [r8]
     fca:	e7cd      	b.n	f68 <main+0x70>

00000fcc <LCD_drawCircle>:
		//MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
		// @TODO: need to set delay(10); not sure how to
	}

	void LCD_drawCircle(x, y, rad, set)
	{
     fcc:	b510      	push	{r4, lr}
		uint8_t message2[] = {0x03};
		uint8_t message3[] = {x};
		uint8_t message4[] = {y};
		uint8_t message5[] = {rad};
		uint8_t message6[] = {set};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
     fce:	f240 6428 	movw	r4, #1576	; 0x628
		//MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
		// @TODO: need to set delay(10); not sure how to
	}

	void LCD_drawCircle(x, y, rad, set)
	{
     fd2:	b086      	sub	sp, #24
		uint8_t message2[] = {0x03};
		uint8_t message3[] = {x};
		uint8_t message4[] = {y};
		uint8_t message5[] = {rad};
		uint8_t message6[] = {set};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
     fd4:	f2c2 0400 	movt	r4, #8192	; 0x2000
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x03};
		uint8_t message3[] = {x};
		uint8_t message4[] = {y};
		uint8_t message5[] = {rad};
		uint8_t message6[] = {set};
     fd8:	f88d 3000 	strb.w	r3, [sp]
		//draws a circle from a point x,y with a radius of rad.
		//Circles can be drawn off-grid, but only those pixels that fall within the
		//display boundaries will be written.
		// x, y, rad, and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
     fdc:	237c      	movs	r3, #124	; 0x7c
		uint8_t message2[] = {0x03};
		uint8_t message3[] = {x};
     fde:	f88d 000c 	strb.w	r0, [sp, #12]
		uint8_t message4[] = {y};
     fe2:	f88d 1008 	strb.w	r1, [sp, #8]
		uint8_t message5[] = {rad};
     fe6:	f88d 2004 	strb.w	r2, [sp, #4]
		uint8_t message6[] = {set};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
     fea:	a905      	add	r1, sp, #20
     fec:	2201      	movs	r2, #1
     fee:	4620      	mov	r0, r4
		//draws a circle from a point x,y with a radius of rad.
		//Circles can be drawn off-grid, but only those pixels that fall within the
		//display boundaries will be written.
		// x, y, rad, and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
     ff0:	f88d 3014 	strb.w	r3, [sp, #20]
		uint8_t message2[] = {0x03};
     ff4:	2303      	movs	r3, #3
     ff6:	f88d 3010 	strb.w	r3, [sp, #16]
		uint8_t message3[] = {x};
		uint8_t message4[] = {y};
		uint8_t message5[] = {rad};
		uint8_t message6[] = {set};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
     ffa:	f000 fff7 	bl	1fec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
     ffe:	4620      	mov	r0, r4
    1000:	a904      	add	r1, sp, #16
    1002:	2201      	movs	r2, #1
    1004:	f000 fff2 	bl	1fec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
    1008:	4620      	mov	r0, r4
    100a:	a903      	add	r1, sp, #12
    100c:	2201      	movs	r2, #1
    100e:	f000 ffed 	bl	1fec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
    1012:	4620      	mov	r0, r4
    1014:	a902      	add	r1, sp, #8
    1016:	2201      	movs	r2, #1
    1018:	f000 ffe8 	bl	1fec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
    101c:	4620      	mov	r0, r4
    101e:	a901      	add	r1, sp, #4
    1020:	2201      	movs	r2, #1
    1022:	f000 ffe3 	bl	1fec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
    1026:	4620      	mov	r0, r4
    1028:	4669      	mov	r1, sp
    102a:	2201      	movs	r2, #1
    102c:	f000 ffde 	bl	1fec <MSS_UART_polled_tx>
		// @TODO: need to set delay(10); not sure how to
	}
    1030:	b006      	add	sp, #24
    1032:	bd10      	pop	{r4, pc}

00001034 <LCD_drawLine>:
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
		// @TODO: need to set delay(10); not sure how to
	}

	void LCD_drawLine(x1, y1, x2, y2, set)
	{
    1034:	b510      	push	{r4, lr}
    1036:	b088      	sub	sp, #32
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x0C};
		uint8_t message3[] = {x1};
		uint8_t message4[] = {y1};
		uint8_t message5[] = {x2};
		uint8_t message6[] = {y2};
    1038:	f88d 3008 	strb.w	r3, [sp, #8]
	void LCD_drawLine(x1, y1, x2, y2, set)
	{
		//draws a line from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
    103c:	237c      	movs	r3, #124	; 0x7c
    103e:	f88d 301c 	strb.w	r3, [sp, #28]
		uint8_t message3[] = {x1};
		uint8_t message4[] = {y1};
		uint8_t message5[] = {x2};
		uint8_t message6[] = {y2};
		uint8_t message7[] = {set};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    1042:	f240 6428 	movw	r4, #1576	; 0x628
	{
		//draws a line from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x0C};
    1046:	230c      	movs	r3, #12
		uint8_t message3[] = {x1};
		uint8_t message4[] = {y1};
		uint8_t message5[] = {x2};
		uint8_t message6[] = {y2};
		uint8_t message7[] = {set};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    1048:	f2c2 0400 	movt	r4, #8192	; 0x2000
	{
		//draws a line from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x0C};
    104c:	f88d 3018 	strb.w	r3, [sp, #24]
		uint8_t message3[] = {x1};
		uint8_t message4[] = {y1};
		uint8_t message5[] = {x2};
		uint8_t message6[] = {y2};
		uint8_t message7[] = {set};
    1050:	9b0a      	ldr	r3, [sp, #40]	; 0x28
		//draws a line from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x0C};
		uint8_t message3[] = {x1};
    1052:	f88d 0014 	strb.w	r0, [sp, #20]
		uint8_t message4[] = {y1};
    1056:	f88d 1010 	strb.w	r1, [sp, #16]
		uint8_t message5[] = {x2};
    105a:	f88d 200c 	strb.w	r2, [sp, #12]
		uint8_t message6[] = {y2};
		uint8_t message7[] = {set};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    105e:	a907      	add	r1, sp, #28
    1060:	2201      	movs	r2, #1
    1062:	4620      	mov	r0, r4
		uint8_t message2[] = {0x0C};
		uint8_t message3[] = {x1};
		uint8_t message4[] = {y1};
		uint8_t message5[] = {x2};
		uint8_t message6[] = {y2};
		uint8_t message7[] = {set};
    1064:	f88d 3004 	strb.w	r3, [sp, #4]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    1068:	f000 ffc0 	bl	1fec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
    106c:	4620      	mov	r0, r4
    106e:	a906      	add	r1, sp, #24
    1070:	2201      	movs	r2, #1
    1072:	f000 ffbb 	bl	1fec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
    1076:	4620      	mov	r0, r4
    1078:	a905      	add	r1, sp, #20
    107a:	2201      	movs	r2, #1
    107c:	f000 ffb6 	bl	1fec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
    1080:	4620      	mov	r0, r4
    1082:	a904      	add	r1, sp, #16
    1084:	2201      	movs	r2, #1
    1086:	f000 ffb1 	bl	1fec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
    108a:	4620      	mov	r0, r4
    108c:	a903      	add	r1, sp, #12
    108e:	2201      	movs	r2, #1
    1090:	f000 ffac 	bl	1fec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
    1094:	4620      	mov	r0, r4
    1096:	a902      	add	r1, sp, #8
    1098:	2201      	movs	r2, #1
    109a:	f000 ffa7 	bl	1fec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
    109e:	4620      	mov	r0, r4
    10a0:	a901      	add	r1, sp, #4
    10a2:	2201      	movs	r2, #1
    10a4:	f000 ffa2 	bl	1fec <MSS_UART_polled_tx>
		// @TODO: need to set delay(10); not sure how to
	}
    10a8:	b008      	add	sp, #32
    10aa:	bd10      	pop	{r4, pc}

000010ac <LCD_drawBox>:

	void LCD_drawBox(x1, y1, x2, y2, set)
	{
    10ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    10b0:	b088      	sub	sp, #32
    10b2:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    10b4:	4616      	mov	r6, r2
    10b6:	4607      	mov	r7, r0
    10b8:	460d      	mov	r5, r1
    10ba:	4698      	mov	r8, r3
		//draws a box from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		if(set){
    10bc:	b9dc      	cbnz	r4, 10f6 <LCD_drawBox+0x4a>
			MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
			MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
			MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
			MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
		} else{
			LCD_drawLine(x1, y1, x1, y2, 0);
    10be:	4602      	mov	r2, r0
    10c0:	9400      	str	r4, [sp, #0]
    10c2:	f7ff ffb7 	bl	1034 <LCD_drawLine>
			LCD_drawLine(x1, y1, x2, y1, 0);
    10c6:	4638      	mov	r0, r7
    10c8:	4629      	mov	r1, r5
    10ca:	4632      	mov	r2, r6
    10cc:	462b      	mov	r3, r5
    10ce:	9400      	str	r4, [sp, #0]
    10d0:	f7ff ffb0 	bl	1034 <LCD_drawLine>
			//LCD_drawLine(x2, y2, x1, y2, 1);
			LCD_drawLine(x1, y2, x2, y2, 0);
    10d4:	4638      	mov	r0, r7
    10d6:	4641      	mov	r1, r8
    10d8:	4632      	mov	r2, r6
    10da:	4643      	mov	r3, r8
    10dc:	9400      	str	r4, [sp, #0]
    10de:	f7ff ffa9 	bl	1034 <LCD_drawLine>
			//LCD_drawLine(x2, y2, x2, y1, 1);
			LCD_drawLine(x2, y1, x2, y2, 0);
    10e2:	4630      	mov	r0, r6
    10e4:	4629      	mov	r1, r5
    10e6:	4643      	mov	r3, r8
    10e8:	4632      	mov	r2, r6
    10ea:	9400      	str	r4, [sp, #0]
    10ec:	f7ff ffa2 	bl	1034 <LCD_drawLine>
		}
		//MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
		// @TODO: need to set delay(10); not sure how to
	}
    10f0:	b008      	add	sp, #32
    10f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	{
		//draws a box from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		if(set){
			uint8_t message[] = {0x7C};
    10f6:	237c      	movs	r3, #124	; 0x7c
			uint8_t message3[] = {x1};
			uint8_t message4[] = {y1};
			uint8_t message5[] = {x2};
			uint8_t message6[] = {y2};
			//uint8_t message7[] = {set};
			MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    10f8:	f240 6028 	movw	r0, #1576	; 0x628
    10fc:	a907      	add	r1, sp, #28
    10fe:	2201      	movs	r2, #1
	{
		//draws a box from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		if(set){
			uint8_t message[] = {0x7C};
    1100:	f88d 301c 	strb.w	r3, [sp, #28]
			uint8_t message3[] = {x1};
			uint8_t message4[] = {y1};
			uint8_t message5[] = {x2};
			uint8_t message6[] = {y2};
			//uint8_t message7[] = {set};
			MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    1104:	f2c2 0000 	movt	r0, #8192	; 0x2000
		//draws a box from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		if(set){
			uint8_t message[] = {0x7C};
			uint8_t message2[] = {0x0F};
    1108:	230f      	movs	r3, #15
    110a:	f88d 3018 	strb.w	r3, [sp, #24]
			uint8_t message3[] = {x1};
    110e:	f88d 7014 	strb.w	r7, [sp, #20]
			uint8_t message4[] = {y1};
    1112:	f88d 5010 	strb.w	r5, [sp, #16]
			uint8_t message5[] = {x2};
    1116:	f88d 600c 	strb.w	r6, [sp, #12]
			uint8_t message6[] = {y2};
    111a:	f88d 8008 	strb.w	r8, [sp, #8]
			//uint8_t message7[] = {set};
			MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    111e:	f000 ff65 	bl	1fec <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
    1122:	f240 6028 	movw	r0, #1576	; 0x628
    1126:	a906      	add	r1, sp, #24
    1128:	2201      	movs	r2, #1
    112a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    112e:	f000 ff5d 	bl	1fec <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
    1132:	f240 6028 	movw	r0, #1576	; 0x628
    1136:	a905      	add	r1, sp, #20
    1138:	2201      	movs	r2, #1
    113a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    113e:	f000 ff55 	bl	1fec <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
    1142:	f240 6028 	movw	r0, #1576	; 0x628
    1146:	a904      	add	r1, sp, #16
    1148:	2201      	movs	r2, #1
    114a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    114e:	f000 ff4d 	bl	1fec <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
    1152:	f240 6028 	movw	r0, #1576	; 0x628
    1156:	a903      	add	r1, sp, #12
    1158:	2201      	movs	r2, #1
    115a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    115e:	f000 ff45 	bl	1fec <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
    1162:	f240 6028 	movw	r0, #1576	; 0x628
    1166:	f2c2 0000 	movt	r0, #8192	; 0x2000
    116a:	a902      	add	r1, sp, #8
    116c:	2201      	movs	r2, #1
    116e:	f000 ff3d 	bl	1fec <MSS_UART_polled_tx>
    1172:	e7bd      	b.n	10f0 <LCD_drawBox+0x44>

00001174 <LCD_setY>:
		//    ####__
		//    ______
 	}

	void LCD_setY(posY)
	{
    1174:	b510      	push	{r4, lr}
		//posY needs to be one byte
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x19};
		uint8_t message3[] = {posY};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    1176:	f240 6428 	movw	r4, #1576	; 0x628
		//    ####__
		//    ______
 	}

	void LCD_setY(posY)
	{
    117a:	b084      	sub	sp, #16
		//posY needs to be one byte
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x19};
		uint8_t message3[] = {posY};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    117c:	f2c2 0400 	movt	r4, #8192	; 0x2000
 	}

	void LCD_setY(posY)
	{
		//posY needs to be one byte
		uint8_t message[] = {0x7C};
    1180:	237c      	movs	r3, #124	; 0x7c
		uint8_t message2[] = {0x19};
		uint8_t message3[] = {posY};
    1182:	f88d 0004 	strb.w	r0, [sp, #4]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    1186:	a903      	add	r1, sp, #12
    1188:	2201      	movs	r2, #1
    118a:	4620      	mov	r0, r4
 	}

	void LCD_setY(posY)
	{
		//posY needs to be one byte
		uint8_t message[] = {0x7C};
    118c:	f88d 300c 	strb.w	r3, [sp, #12]
		uint8_t message2[] = {0x19};
    1190:	2319      	movs	r3, #25
    1192:	f88d 3008 	strb.w	r3, [sp, #8]
		uint8_t message3[] = {posY};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    1196:	f000 ff29 	bl	1fec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
    119a:	4620      	mov	r0, r4
    119c:	a902      	add	r1, sp, #8
    119e:	2201      	movs	r2, #1
    11a0:	f000 ff24 	bl	1fec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
    11a4:	4620      	mov	r0, r4
    11a6:	a901      	add	r1, sp, #4
    11a8:	2201      	movs	r2, #1
    11aa:	f000 ff1f 	bl	1fec <MSS_UART_polled_tx>
	}
    11ae:	b004      	add	sp, #16
    11b0:	bd10      	pop	{r4, pc}
    11b2:	bf00      	nop

000011b4 <LCD_setX>:
		serial.print("Baud restored to 115200!");
		delay(5000);
	}
	*/	
 	void LCD_setX(posX)
 	{
    11b4:	b510      	push	{r4, lr}
		//posX needs to be one byte
		//Set the X position 
 		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x18};
		uint8_t message3[] = {posX};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    11b6:	f240 6428 	movw	r4, #1576	; 0x628
		serial.print("Baud restored to 115200!");
		delay(5000);
	}
	*/	
 	void LCD_setX(posX)
 	{
    11ba:	b084      	sub	sp, #16
		//posX needs to be one byte
		//Set the X position 
 		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x18};
		uint8_t message3[] = {posX};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    11bc:	f2c2 0400 	movt	r4, #8192	; 0x2000
	*/	
 	void LCD_setX(posX)
 	{
		//posX needs to be one byte
		//Set the X position 
 		uint8_t message[] = {0x7C};
    11c0:	237c      	movs	r3, #124	; 0x7c
		uint8_t message2[] = {0x18};
		uint8_t message3[] = {posX};
    11c2:	f88d 0004 	strb.w	r0, [sp, #4]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    11c6:	a903      	add	r1, sp, #12
    11c8:	2201      	movs	r2, #1
    11ca:	4620      	mov	r0, r4
	*/	
 	void LCD_setX(posX)
 	{
		//posX needs to be one byte
		//Set the X position 
 		uint8_t message[] = {0x7C};
    11cc:	f88d 300c 	strb.w	r3, [sp, #12]
		uint8_t message2[] = {0x18};
    11d0:	2318      	movs	r3, #24
    11d2:	f88d 3008 	strb.w	r3, [sp, #8]
		uint8_t message3[] = {posX};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    11d6:	f000 ff09 	bl	1fec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
    11da:	4620      	mov	r0, r4
    11dc:	a902      	add	r1, sp, #8
    11de:	2201      	movs	r2, #1
    11e0:	f000 ff04 	bl	1fec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
    11e4:	4620      	mov	r0, r4
    11e6:	a901      	add	r1, sp, #4
    11e8:	2201      	movs	r2, #1
    11ea:	f000 feff 	bl	1fec <MSS_UART_polled_tx>
		//    ####__
		//    #   #_
		//    #   #_
		//    ####__
		//    ______
 	}
    11ee:	b004      	add	sp, #16
    11f0:	bd10      	pop	{r4, pc}
    11f2:	bf00      	nop

000011f4 <LCD_setPos>:
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
	}

	void LCD_setPos(uint8_t posX, uint8_t posY){
    11f4:	b510      	push	{r4, lr}
    11f6:	460c      	mov	r4, r1
		LCD_setX(posX);
    11f8:	f7ff ffdc 	bl	11b4 <LCD_setX>
		LCD_setY(posY);
    11fc:	4620      	mov	r0, r4
	}
    11fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
	}

	void LCD_setPos(uint8_t posX, uint8_t posY){
		LCD_setX(posX);
		LCD_setY(posY);
    1202:	f7ff bfb7 	b.w	1174 <LCD_setY>
    1206:	bf00      	nop

00001208 <LCD_clearScreen>:
		uint8_t message[] = "\r\n";
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
	}
	
	void LCD_clearScreen()
	{
    1208:	b510      	push	{r4, lr}
		//clears the screen, you will use this a lot!
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x00};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    120a:	f240 6428 	movw	r4, #1576	; 0x628
		uint8_t message[] = "\r\n";
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
	}
	
	void LCD_clearScreen()
	{
    120e:	b082      	sub	sp, #8
		//clears the screen, you will use this a lot!
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x00};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    1210:	f2c2 0400 	movt	r4, #8192	; 0x2000
	}
	
	void LCD_clearScreen()
	{
		//clears the screen, you will use this a lot!
		uint8_t message[] = {0x7C};
    1214:	237c      	movs	r3, #124	; 0x7c
		uint8_t message2[] = {0x00};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    1216:	a901      	add	r1, sp, #4
    1218:	2201      	movs	r2, #1
    121a:	4620      	mov	r0, r4
	}
	
	void LCD_clearScreen()
	{
		//clears the screen, you will use this a lot!
		uint8_t message[] = {0x7C};
    121c:	f88d 3004 	strb.w	r3, [sp, #4]
		uint8_t message2[] = {0x00};
    1220:	2300      	movs	r3, #0
    1222:	f88d 3000 	strb.w	r3, [sp]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    1226:	f000 fee1 	bl	1fec <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
    122a:	4620      	mov	r0, r4
    122c:	4669      	mov	r1, sp
    122e:	2201      	movs	r2, #1
    1230:	f000 fedc 	bl	1fec <MSS_UART_polled_tx>
	}
    1234:	b002      	add	sp, #8
    1236:	bd10      	pop	{r4, pc}

00001238 <LCD_printStr>:
			MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
			);
	}
	
	void LCD_printStr(char Str[78])
	{
    1238:	4601      	mov	r1, r0
		// the length of one line on the LCD is 26 characters long
		MSS_UART_polled_tx_string( &g_mss_uart1, (unsigned char*)Str );
    123a:	f240 6028 	movw	r0, #1576	; 0x628
    123e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1242:	f000 bf45 	b.w	20d0 <MSS_UART_polled_tx_string>
    1246:	bf00      	nop

00001248 <LCD_init>:
#include "mss_uart/mss_uart.h"

//See if batching messages is possible, refactor if it is
	void LCD_init() 
	{
		MSS_UART_init(
    1248:	f240 6028 	movw	r0, #1576	; 0x628
    124c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1250:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
    1254:	2203      	movs	r2, #3
    1256:	f000 bdc7 	b.w	1de8 <MSS_UART_init>
    125a:	bf00      	nop

0000125c <Pixy_init>:
    return len;
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
    125c:	b510      	push	{r4, lr}
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
    125e:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
    return len;
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
    1262:	b082      	sub	sp, #8
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
    1264:	f003 f9dc 	bl	4620 <malloc>

    const uint8_t frame_size = 8;  // Single byte for Pixy

    MSS_SPI_init(&g_mss_spi1);
    1268:	f240 6478 	movw	r4, #1656	; 0x678
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
    126c:	f240 6320 	movw	r3, #1568	; 0x620
    1270:	f2c2 0300 	movt	r3, #8192	; 0x2000

    const uint8_t frame_size = 8;  // Single byte for Pixy

    MSS_SPI_init(&g_mss_spi1);
    1274:	f2c2 0400 	movt	r4, #8192	; 0x2000
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
    1278:	6018      	str	r0, [r3, #0]

    const uint8_t frame_size = 8;  // Single byte for Pixy

    MSS_SPI_init(&g_mss_spi1);
    127a:	4620      	mov	r0, r4
    127c:	f001 f926 	bl	24cc <MSS_SPI_init>
    MSS_SPI_configure_master_mode(
    1280:	2100      	movs	r1, #0
    1282:	4620      	mov	r0, r4
    1284:	460a      	mov	r2, r1
    1286:	2408      	movs	r4, #8
    1288:	2307      	movs	r3, #7
    128a:	9400      	str	r4, [sp, #0]
    128c:	f001 fa68 	bl	2760 <MSS_SPI_configure_master_mode>
          &g_mss_spi1, MSS_SPI_SLAVE_0,
          MSS_SPI_MODE0,         // based on Pixy documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}
    1290:	b002      	add	sp, #8
    1292:	bd10      	pop	{r4, pc}

00001294 <getByte>:
///////////////////////////////////////////////////////////////////////////////
// SPI routines

// SPI sends as it receives so we need a getByte routine that
// takes an output data argument
uint8_t getByte(uint8_t out) {
    1294:	b538      	push	{r3, r4, r5, lr}

    uint8_t in_rx;

    MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    1296:	f240 6478 	movw	r4, #1656	; 0x678
    129a:	f2c2 0400 	movt	r4, #8192	; 0x2000
///////////////////////////////////////////////////////////////////////////////
// SPI routines

// SPI sends as it receives so we need a getByte routine that
// takes an output data argument
uint8_t getByte(uint8_t out) {
    129e:	4605      	mov	r5, r0

    uint8_t in_rx;

    MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    12a0:	2100      	movs	r1, #0
    12a2:	4620      	mov	r0, r4
    12a4:	f001 faec 	bl	2880 <MSS_SPI_set_slave_select>
    in_rx = MSS_SPI_transfer_frame(&g_mss_spi1, out);
    12a8:	4629      	mov	r1, r5
    12aa:	4620      	mov	r0, r4
    12ac:	f001 fbb4 	bl	2a18 <MSS_SPI_transfer_frame>
    MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    12b0:	2100      	movs	r1, #0
uint8_t getByte(uint8_t out) {

    uint8_t in_rx;

    MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    in_rx = MSS_SPI_transfer_frame(&g_mss_spi1, out);
    12b2:	4605      	mov	r5, r0
    MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    12b4:	4620      	mov	r0, r4
    12b6:	f001 fb67 	bl	2988 <MSS_SPI_clear_slave_select>

    return in_rx;
}
    12ba:	b2e8      	uxtb	r0, r5
    12bc:	bd38      	pop	{r3, r4, r5, pc}
    12be:	bf00      	nop

000012c0 <getWord>:

uint16_t getWord() {
    12c0:	b538      	push	{r3, r4, r5, lr}
    // ordering is big endian because Pixy is sending 16 bits through SPI
    uint16_t w;
    uint8_t c, cout = 0;

    if (g_outLen) {
    12c2:	f240 5466 	movw	r4, #1382	; 0x566
    12c6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    12ca:	7825      	ldrb	r5, [r4, #0]
    12cc:	b30d      	cbz	r5, 1312 <getWord+0x52>
        w = getByte(PIXY_SYNC_BYTE_DATA);
    12ce:	205b      	movs	r0, #91	; 0x5b
    12d0:	f7ff ffe0 	bl	1294 <getByte>
        cout = g_outBuf[g_outReadIndex++];
    12d4:	f240 5365 	movw	r3, #1381	; 0x565
    12d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12dc:	f893 c000 	ldrb.w	ip, [r3]
        g_outLen--;
    12e0:	7825      	ldrb	r5, [r4, #0]
    uint16_t w;
    uint8_t c, cout = 0;

    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
    12e2:	f10c 0101 	add.w	r1, ip, #1
    12e6:	b2c9      	uxtb	r1, r1
    12e8:	f240 526c 	movw	r2, #1388	; 0x56c
        g_outLen--;
    12ec:	f105 3eff 	add.w	lr, r5, #4294967295
    uint16_t w;
    uint8_t c, cout = 0;

    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
    12f0:	f2c2 0200 	movt	r2, #8192	; 0x2000
        g_outLen--;
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
    12f4:	2940      	cmp	r1, #64	; 0x40
    uint8_t c, cout = 0;

    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
        g_outLen--;
    12f6:	f884 e000 	strb.w	lr, [r4]
    uint16_t w;
    uint8_t c, cout = 0;

    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
    12fa:	7019      	strb	r1, [r3, #0]
    12fc:	f812 500c 	ldrb.w	r5, [r2, ip]
        g_outLen--;
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
    1300:	d012      	beq.n	1328 <getWord+0x68>
            g_outReadIndex = 0;
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
    1302:	0203      	lsls	r3, r0, #8
    c = getByte(cout);  // send out data byte
    1304:	4628      	mov	r0, r5
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
    1306:	b29c      	uxth	r4, r3
    c = getByte(cout);  // send out data byte
    1308:	f7ff ffc4 	bl	1294 <getByte>
    130c:	4320      	orrs	r0, r4
    w |= c;

    return w;
}
    130e:	b280      	uxth	r0, r0
    1310:	bd38      	pop	{r3, r4, r5, pc}
        cout = g_outBuf[g_outReadIndex++];
        g_outLen--;
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte
    1312:	205a      	movs	r0, #90	; 0x5a
    1314:	f7ff ffbe 	bl	1294 <getByte>

    w <<= 8;
    1318:	0203      	lsls	r3, r0, #8
    c = getByte(cout);  // send out data byte
    131a:	4628      	mov	r0, r5
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
    131c:	b29c      	uxth	r4, r3
    c = getByte(cout);  // send out data byte
    131e:	f7ff ffb9 	bl	1294 <getByte>
    1322:	4320      	orrs	r0, r4
    w |= c;

    return w;
}
    1324:	b280      	uxth	r0, r0
    1326:	bd38      	pop	{r3, r4, r5, pc}
    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
        g_outLen--;
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
    1328:	2400      	movs	r4, #0
    132a:	701c      	strb	r4, [r3, #0]
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
    132c:	0203      	lsls	r3, r0, #8
    c = getByte(cout);  // send out data byte
    132e:	4628      	mov	r0, r5
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
    1330:	b29c      	uxth	r4, r3
    c = getByte(cout);  // send out data byte
    1332:	f7ff ffaf 	bl	1294 <getByte>
    1336:	4320      	orrs	r0, r4
    w |= c;

    return w;
}
    1338:	b280      	uxth	r0, r0
    133a:	bd38      	pop	{r3, r4, r5, pc}

0000133c <Pixy_get_start>:
          MSS_SPI_MODE0,         // based on Pixy documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}

int Pixy_get_start(void) {
    133c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint16_t w, lastw;

    lastw = 0xffff;

    while (1) {
        w = getWord();
    133e:	f64f 74ff 	movw	r4, #65535	; 0xffff
        if (w == 0 && lastw == 0)
            return 0;  // no start code
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
    1342:	f64a 2555 	movw	r5, #43605	; 0xaa55
            g_blockType = NORMAL_BLOCK;
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
    1346:	f64a 2756 	movw	r7, #43606	; 0xaa56
            g_blockType = CC_BLOCK;  // found color code block
            return 1;
        } else if (w == PIXY_START_WORDX)
    134a:	f245 56aa 	movw	r6, #21930	; 0x55aa
    uint16_t w, lastw;

    lastw = 0xffff;

    while (1) {
        w = getWord();
    134e:	f7ff ffb7 	bl	12c0 <getWord>
    1352:	e005      	b.n	1360 <Pixy_get_start+0x24>
    1354:	f7ff ffb4 	bl	12c0 <getWord>
        if (w == 0 && lastw == 0)
    1358:	ea44 0300 	orr.w	r3, r4, r0
    135c:	b29b      	uxth	r3, r3
    135e:	b1f3      	cbz	r3, 139e <Pixy_get_start+0x62>
            return 0;  // no start code
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
    1360:	42ac      	cmp	r4, r5
    1362:	bf14      	ite	ne
    1364:	2400      	movne	r4, #0
    1366:	2401      	moveq	r4, #1
            g_blockType = NORMAL_BLOCK;
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
    1368:	42b8      	cmp	r0, r7
    136a:	bf14      	ite	ne
    136c:	2300      	movne	r3, #0
    136e:	f004 0301 	andeq.w	r3, r4, #1

    while (1) {
        w = getWord();
        if (w == 0 && lastw == 0)
            return 0;  // no start code
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
    1372:	42a8      	cmp	r0, r5
    1374:	bf14      	ite	ne
    1376:	2400      	movne	r4, #0
    1378:	f004 0401 	andeq.w	r4, r4, #1
    137c:	b98c      	cbnz	r4, 13a2 <Pixy_get_start+0x66>
            g_blockType = NORMAL_BLOCK;
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
    137e:	b9c3      	cbnz	r3, 13b2 <Pixy_get_start+0x76>
            g_blockType = CC_BLOCK;  // found color code block
            return 1;
        } else if (w == PIXY_START_WORDX)
    1380:	42b0      	cmp	r0, r6
    uint16_t w, lastw;

    lastw = 0xffff;

    while (1) {
        w = getWord();
    1382:	bf18      	it	ne
    1384:	4604      	movne	r4, r0
            g_blockType = NORMAL_BLOCK;
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
            g_blockType = CC_BLOCK;  // found color code block
            return 1;
        } else if (w == PIXY_START_WORDX)
    1386:	d1e5      	bne.n	1354 <Pixy_get_start+0x18>
            getByte(0);  // we're out of sync! (backwards)
    1388:	4618      	mov	r0, r3
    138a:	f7ff ff83 	bl	1294 <getByte>
    uint16_t w, lastw;

    lastw = 0xffff;

    while (1) {
        w = getWord();
    138e:	f7ff ff97 	bl	12c0 <getWord>
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
            g_blockType = CC_BLOCK;  // found color code block
            return 1;
        } else if (w == PIXY_START_WORDX)
            getByte(0);  // we're out of sync! (backwards)
    1392:	4634      	mov	r4, r6

    lastw = 0xffff;

    while (1) {
        w = getWord();
        if (w == 0 && lastw == 0)
    1394:	ea44 0300 	orr.w	r3, r4, r0
    1398:	b29b      	uxth	r3, r3
    139a:	2b00      	cmp	r3, #0
    139c:	d1e0      	bne.n	1360 <Pixy_get_start+0x24>
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
            g_blockType = CC_BLOCK;  // found color code block
            return 1;
        } else if (w == PIXY_START_WORDX)
            getByte(0);  // we're out of sync! (backwards)
    139e:	4618      	mov	r0, r3

        lastw = w;
    }
}
    13a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    while (1) {
        w = getWord();
        if (w == 0 && lastw == 0)
            return 0;  // no start code
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
            g_blockType = NORMAL_BLOCK;
    13a2:	f240 6024 	movw	r0, #1572	; 0x624
    13a6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    13aa:	2200      	movs	r2, #0
    13ac:	7002      	strb	r2, [r0, #0]
    13ae:	2001      	movs	r0, #1
            return 1;  // code found!
    13b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
            g_blockType = CC_BLOCK;  // found color code block
    13b2:	f240 6124 	movw	r1, #1572	; 0x624
    13b6:	f2c2 0100 	movt	r1, #8192	; 0x2000
    13ba:	2001      	movs	r0, #1
    13bc:	7008      	strb	r0, [r1, #0]
            return 1;
    13be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000013c0 <Pixy_get_blocks>:

        lastw = w;
    }
}

uint16_t Pixy_get_blocks(uint16_t max_blocks) {
    13c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
    13c4:	f240 5168 	movw	r1, #1384	; 0x568
    13c8:	f2c2 0100 	movt	r1, #8192	; 0x2000
    13cc:	680b      	ldr	r3, [r1, #0]

        lastw = w;
    }
}

uint16_t Pixy_get_blocks(uint16_t max_blocks) {
    13ce:	b085      	sub	sp, #20
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
    13d0:	9102      	str	r1, [sp, #8]

        lastw = w;
    }
}

uint16_t Pixy_get_blocks(uint16_t max_blocks) {
    13d2:	9001      	str	r0, [sp, #4]
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
    13d4:	2b00      	cmp	r3, #0
    13d6:	d078      	beq.n	14ca <Pixy_get_blocks+0x10a>
        if (Pixy_get_start() == 0)
            return 0;
    } else
        g_skipStart = 0;
    13d8:	9a02      	ldr	r2, [sp, #8]
    13da:	2000      	movs	r0, #0
    13dc:	6010      	str	r0, [r2, #0]
            g_blockType = CC_BLOCK;
            return blockCount;
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;
    13de:	f240 6320 	movw	r3, #1568	; 0x620

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
            if (g_blockType == NORMAL_BLOCK &&
    13e2:	f240 6a24 	movw	sl, #1572	; 0x624
            g_blockType = CC_BLOCK;
            return blockCount;
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;
    13e6:	f2c2 0300 	movt	r3, #8192	; 0x2000

    if (!g_skipStart) {
        if (Pixy_get_start() == 0)
            return 0;
    } else
        g_skipStart = 0;
    13ea:	2400      	movs	r4, #0
            g_blockType = CC_BLOCK;
            return blockCount;
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;
    13ec:	9300      	str	r3, [sp, #0]

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
            if (g_blockType == NORMAL_BLOCK &&
    13ee:	f2c2 0a00 	movt	sl, #8192	; 0x2000
        g_skipStart = 0;

    for (blockCount = 0;
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
        if (checksum ==
    13f2:	f64a 2955 	movw	r9, #43605	; 0xaa55
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
            g_blockType = NORMAL_BLOCK;
            return blockCount;
        } else if (checksum == PIXY_START_WORD_CC) {
    13f6:	f64a 2b56 	movw	fp, #43606	; 0xaa56
        if (Pixy_get_start() == 0)
            return 0;
    } else
        g_skipStart = 0;

    for (blockCount = 0;
    13fa:	9a01      	ldr	r2, [sp, #4]
    13fc:	4294      	cmp	r4, r2
    13fe:	bf2c      	ite	cs
    1400:	2300      	movcs	r3, #0
    1402:	2301      	movcc	r3, #1
    1404:	2c63      	cmp	r4, #99	; 0x63
    1406:	bf8c      	ite	hi
    1408:	2300      	movhi	r3, #0
    140a:	f003 0301 	andls.w	r3, r3, #1
    140e:	2b00      	cmp	r3, #0
    1410:	d057      	beq.n	14c2 <Pixy_get_blocks+0x102>
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
    1412:	f7ff ff55 	bl	12c0 <getWord>
        if (checksum ==
    1416:	4548      	cmp	r0, r9
    } else
        g_skipStart = 0;

    for (blockCount = 0;
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
    1418:	4605      	mov	r5, r0
        if (checksum ==
    141a:	d05d      	beq.n	14d8 <Pixy_get_blocks+0x118>
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
            g_blockType = NORMAL_BLOCK;
            return blockCount;
        } else if (checksum == PIXY_START_WORD_CC) {
    141c:	4558      	cmp	r0, fp
    141e:	d047      	beq.n	14b0 <Pixy_get_blocks+0xf0>
            g_skipStart = 1;
            g_blockType = CC_BLOCK;
            return blockCount;
        } else if (checksum == 0)
    1420:	2800      	cmp	r0, #0
    1422:	d04d      	beq.n	14c0 <Pixy_get_blocks+0x100>
            return blockCount;

        block = g_blocks + blockCount;
    1424:	9800      	ldr	r0, [sp, #0]
    1426:	eb04 0844 	add.w	r8, r4, r4, lsl #1
    142a:	6807      	ldr	r7, [r0, #0]
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
                break;
            }
            w = getWord();
    142c:	f7ff ff48 	bl	12c0 <getWord>
            sum += w;
            *((uint16_t *)block + i) = w;
    1430:	f827 0028 	strh.w	r0, [r7, r8, lsl #2]
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
                break;
            }
            w = getWord();
    1434:	4606      	mov	r6, r0
    1436:	f7ff ff43 	bl	12c0 <getWord>
            g_blockType = CC_BLOCK;
            return blockCount;
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;
    143a:	eb07 0788 	add.w	r7, r7, r8, lsl #2
            {
                block->angle = 0;
                break;
            }
            w = getWord();
            sum += w;
    143e:	1832      	adds	r2, r6, r0
            *((uint16_t *)block + i) = w;
    1440:	8078      	strh	r0, [r7, #2]
            {
                block->angle = 0;
                break;
            }
            w = getWord();
            sum += w;
    1442:	b296      	uxth	r6, r2
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
                break;
            }
            w = getWord();
    1444:	f7ff ff3c 	bl	12c0 <getWord>
            sum += w;
    1448:	1833      	adds	r3, r6, r0
            *((uint16_t *)block + i) = w;
    144a:	80b8      	strh	r0, [r7, #4]
            {
                block->angle = 0;
                break;
            }
            w = getWord();
            sum += w;
    144c:	b29e      	uxth	r6, r3
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
                break;
            }
            w = getWord();
    144e:	f7ff ff37 	bl	12c0 <getWord>
            sum += w;
    1452:	1831      	adds	r1, r6, r0
            *((uint16_t *)block + i) = w;
    1454:	80f8      	strh	r0, [r7, #6]
            {
                block->angle = 0;
                break;
            }
            w = getWord();
            sum += w;
    1456:	b28e      	uxth	r6, r1
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
                break;
            }
            w = getWord();
    1458:	f7ff ff32 	bl	12c0 <getWord>
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
            if (g_blockType == NORMAL_BLOCK &&
    145c:	f89a 2000 	ldrb.w	r2, [sl]
            {
                block->angle = 0;
                break;
            }
            w = getWord();
            sum += w;
    1460:	1836      	adds	r6, r6, r0
            *((uint16_t *)block + i) = w;
    1462:	8138      	strh	r0, [r7, #8]
            {
                block->angle = 0;
                break;
            }
            w = getWord();
            sum += w;
    1464:	b2b6      	uxth	r6, r6
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
            if (g_blockType == NORMAL_BLOCK &&
    1466:	b1f2      	cbz	r2, 14a6 <Pixy_get_blocks+0xe6>
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
                break;
            }
            w = getWord();
    1468:	f7ff ff2a 	bl	12c0 <getWord>
            sum += w;
    146c:	1981      	adds	r1, r0, r6
            *((uint16_t *)block + i) = w;
    146e:	8178      	strh	r0, [r7, #10]
            {
                block->angle = 0;
                break;
            }
            w = getWord();
            sum += w;
    1470:	b28e      	uxth	r6, r1
            *((uint16_t *)block + i) = w;
        }

        // check checksum
        if (checksum == sum)
    1472:	42ae      	cmp	r6, r5
    1474:	d110      	bne.n	1498 <Pixy_get_blocks+0xd8>
            blockCount++;
    1476:	3401      	adds	r4, #1
    1478:	b2a4      	uxth	r4, r4
        else
            printf("checksum error!\n");

        w = getWord();
    147a:	f7ff ff21 	bl	12c0 <getWord>
        if (w == PIXY_START_WORD)
    147e:	4548      	cmp	r0, r9
            g_blockType = NORMAL_BLOCK;
    1480:	bf04      	itt	eq
    1482:	2300      	moveq	r3, #0
    1484:	f88a 3000 	strbeq.w	r3, [sl]
            blockCount++;
        else
            printf("checksum error!\n");

        w = getWord();
        if (w == PIXY_START_WORD)
    1488:	d0b7      	beq.n	13fa <Pixy_get_blocks+0x3a>
            g_blockType = NORMAL_BLOCK;
        else if (w == PIXY_START_WORD_CC)
    148a:	4558      	cmp	r0, fp
    148c:	d118      	bne.n	14c0 <Pixy_get_blocks+0x100>
            g_blockType = CC_BLOCK;
    148e:	f04f 0e01 	mov.w	lr, #1
    1492:	f88a e000 	strb.w	lr, [sl]
    1496:	e7b0      	b.n	13fa <Pixy_get_blocks+0x3a>

        // check checksum
        if (checksum == sum)
            blockCount++;
        else
            printf("checksum error!\n");
    1498:	f64b 2030 	movw	r0, #47664	; 0xba30
    149c:	f2c0 0000 	movt	r0, #0
    14a0:	f003 fd3c 	bl	4f1c <puts>
    14a4:	e7e9      	b.n	147a <Pixy_get_blocks+0xba>

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
            if (g_blockType == NORMAL_BLOCK &&
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
    14a6:	f04f 0c00 	mov.w	ip, #0
    14aa:	f8a7 c00a 	strh.w	ip, [r7, #10]
                break;
    14ae:	e7e0      	b.n	1472 <Pixy_get_blocks+0xb2>
            g_skipStart = 1;
            g_blockType = NORMAL_BLOCK;
            return blockCount;
        } else if (checksum == PIXY_START_WORD_CC) {
            g_skipStart = 1;
            g_blockType = CC_BLOCK;
    14b0:	f240 6324 	movw	r3, #1572	; 0x624
        {
            g_skipStart = 1;
            g_blockType = NORMAL_BLOCK;
            return blockCount;
        } else if (checksum == PIXY_START_WORD_CC) {
            g_skipStart = 1;
    14b4:	9802      	ldr	r0, [sp, #8]
    14b6:	2101      	movs	r1, #1
            g_blockType = CC_BLOCK;
    14b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14bc:	7019      	strb	r1, [r3, #0]
        {
            g_skipStart = 1;
            g_blockType = NORMAL_BLOCK;
            return blockCount;
        } else if (checksum == PIXY_START_WORD_CC) {
            g_skipStart = 1;
    14be:	6001      	str	r1, [r0, #0]
        else if (w == PIXY_START_WORD_CC)
            g_blockType = CC_BLOCK;
        else
            return blockCount;
    }
}
    14c0:	9403      	str	r4, [sp, #12]
    14c2:	9803      	ldr	r0, [sp, #12]
    14c4:	b005      	add	sp, #20
    14c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
        if (Pixy_get_start() == 0)
    14ca:	f7ff ff37 	bl	133c <Pixy_get_start>
    14ce:	4604      	mov	r4, r0
    14d0:	2800      	cmp	r0, #0
    14d2:	d184      	bne.n	13de <Pixy_get_blocks+0x1e>
        else if (w == PIXY_START_WORD_CC)
            g_blockType = CC_BLOCK;
        else
            return blockCount;
    }
}
    14d4:	9403      	str	r4, [sp, #12]
    14d6:	e7f4      	b.n	14c2 <Pixy_get_blocks+0x102>
        checksum = getWord();
        if (checksum ==
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
            g_blockType = NORMAL_BLOCK;
    14d8:	f240 6024 	movw	r0, #1572	; 0x624
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
        if (checksum ==
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
    14dc:	9b02      	ldr	r3, [sp, #8]
            g_blockType = NORMAL_BLOCK;
    14de:	f2c2 0000 	movt	r0, #8192	; 0x2000
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
        if (checksum ==
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
    14e2:	2201      	movs	r2, #1
            g_blockType = NORMAL_BLOCK;
    14e4:	2100      	movs	r1, #0
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
        if (checksum ==
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
    14e6:	601a      	str	r2, [r3, #0]
            g_blockType = NORMAL_BLOCK;
    14e8:	7001      	strb	r1, [r0, #0]
        else if (w == PIXY_START_WORD_CC)
            g_blockType = CC_BLOCK;
        else
            return blockCount;
    }
}
    14ea:	9403      	str	r4, [sp, #12]
    14ec:	e7e9      	b.n	14c2 <Pixy_get_blocks+0x102>
    14ee:	bf00      	nop

000014f0 <Pixy_get_target_location>:
    if (Pixy_get_blocks(1) == 0)
        return NULL;
    return g_blocks;
}

int Pixy_get_target_location(target_pos_t* target) {
    14f0:	b510      	push	{r4, lr}
    14f2:	4604      	mov	r4, r0

    // get a block and make sure g_blocks is valid
    if(Pixy_get_blocks(1) == 0) {
    14f4:	2001      	movs	r0, #1
    14f6:	f7ff ff63 	bl	13c0 <Pixy_get_blocks>
    14fa:	b150      	cbz	r0, 1512 <Pixy_get_target_location+0x22>
        return -1;
    }

    target->x = g_blocks[0].x;
    14fc:	f240 6020 	movw	r0, #1568	; 0x620
    1500:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1504:	6801      	ldr	r1, [r0, #0]
    target->y = g_blocks[0].y;
    1506:	2000      	movs	r0, #0
    // get a block and make sure g_blocks is valid
    if(Pixy_get_blocks(1) == 0) {
        return -1;
    }

    target->x = g_blocks[0].x;
    1508:	884a      	ldrh	r2, [r1, #2]
    150a:	8022      	strh	r2, [r4, #0]
    target->y = g_blocks[0].y;
    150c:	888b      	ldrh	r3, [r1, #4]
    150e:	8063      	strh	r3, [r4, #2]

    return 0;
}
    1510:	bd10      	pop	{r4, pc}
}

int Pixy_get_target_location(target_pos_t* target) {

    // get a block and make sure g_blocks is valid
    if(Pixy_get_blocks(1) == 0) {
    1512:	f04f 30ff 	mov.w	r0, #4294967295
    1516:	bd10      	pop	{r4, pc}

00001518 <get_distance>:

#include "dsensor_driver.h"

// read current distance
float get_distance()
{
    1518:	b508      	push	{r3, lr}
	volatile uint32_t* distance_count = (volatile uint32_t*)DSNSR_ADDR;
	float distance = (*distance_count) * (CENTIMETER * MULTIPLIER);
    151a:	f240 2300 	movw	r3, #512	; 0x200
    151e:	f2c4 0305 	movt	r3, #16389	; 0x4005
    1522:	6818      	ldr	r0, [r3, #0]
    1524:	f002 fad6 	bl	3ad4 <__aeabi_ui2d>
    1528:	a303      	add	r3, pc, #12	; (adr r3, 1538 <get_distance+0x20>)
    152a:	e9d3 2300 	ldrd	r2, r3, [r3]
    152e:	f002 fb47 	bl	3bc0 <__aeabi_dmul>
    1532:	f002 fd77 	bl	4024 <__aeabi_d2f>
	return distance;
}
    1536:	bd08      	pop	{r3, pc}
    1538:	3230f5b1 	.word	0x3230f5b1
    153c:	3f26a5d7 	.word	0x3f26a5d7

00001540 <n64_get_state>:

// read the current state
void n64_get_state(n64_state_t* state)
{
    volatile n64_state_t* address = (volatile n64_state_t*)N64_ADDR;
    *state = *address;
    1540:	f240 0100 	movw	r1, #0

#include "n64_driver.h"

// read the current state
void n64_get_state(n64_state_t* state)
{
    1544:	b508      	push	{r3, lr}
    volatile n64_state_t* address = (volatile n64_state_t*)N64_ADDR;
    *state = *address;
    1546:	f2c4 0105 	movt	r1, #16389	; 0x4005
    154a:	2204      	movs	r2, #4
    154c:	f003 fb42 	bl	4bd4 <memcpy>
}
    1550:	bd08      	pop	{r3, pc}
    1552:	bf00      	nop

00001554 <n64_reset>:

// send a reset signal
void n64_reset()
{
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
    *address = N64_RESET;
    1554:	f240 0300 	movw	r3, #0
    1558:	f2c4 0305 	movt	r3, #16389	; 0x4005
    155c:	22ff      	movs	r2, #255	; 0xff
    155e:	601a      	str	r2, [r3, #0]
}
    1560:	4770      	bx	lr
    1562:	bf00      	nop

00001564 <n64_enable>:

// enable button polling
void n64_enable()
{
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
    *address = N64_GET_BUTTONS;
    1564:	f240 0300 	movw	r3, #0
    1568:	f2c4 0305 	movt	r3, #16389	; 0x4005
    156c:	2201      	movs	r2, #1
    156e:	601a      	str	r2, [r3, #0]
}
    1570:	4770      	bx	lr
    1572:	bf00      	nop

00001574 <map_n64_analog_to_servo_pwm>:
}


void map_n64_analog_to_servo_pwm(n64_state_t* state, n64_to_pwm_t* pwm_vals) {

	pwm_vals->x_pwm = _map_n64_to_pwm_val(state->X_axis);
    1574:	7883      	ldrb	r3, [r0, #2]

#define SERVO_NEUTRAL 150000
uint32_t _map_n64_to_pwm_val(int8_t val) {

	// apply deadzone
	if (val < N64_ANALOG_DEADZONE && val > -N64_ANALOG_DEADZONE) {
    1576:	1d9a      	adds	r2, r3, #6
    1578:	b2d2      	uxtb	r2, r2
    157a:	2a0c      	cmp	r2, #12
    157c:	d81c      	bhi.n	15b8 <map_n64_analog_to_servo_pwm+0x44>
    157e:	2300      	movs	r3, #0
		val = 0;
	}
	// apply upper bound
	if (val > N64_ANALOG_MAX) {
    1580:	b25b      	sxtb	r3, r3
    1582:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
    1586:	fb02 fc03 	mul.w	ip, r2, r3
    158a:	f5cc 3312 	rsb	r3, ip, #149504	; 0x24800
    158e:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
}


void map_n64_analog_to_servo_pwm(n64_state_t* state, n64_to_pwm_t* pwm_vals) {

	pwm_vals->x_pwm = _map_n64_to_pwm_val(state->X_axis);
    1592:	600b      	str	r3, [r1, #0]
	pwm_vals->y_pwm = _map_n64_to_pwm_val(state->Y_axis);
    1594:	78c3      	ldrb	r3, [r0, #3]

#define SERVO_NEUTRAL 150000
uint32_t _map_n64_to_pwm_val(int8_t val) {

	// apply deadzone
	if (val < N64_ANALOG_DEADZONE && val > -N64_ANALOG_DEADZONE) {
    1596:	1d9a      	adds	r2, r3, #6
    1598:	b2d0      	uxtb	r0, r2
    159a:	280c      	cmp	r0, #12
    159c:	d81b      	bhi.n	15d6 <map_n64_analog_to_servo_pwm+0x62>
    159e:	2300      	movs	r3, #0
		val = 0;
	}
	// apply upper bound
	if (val > N64_ANALOG_MAX) {
    15a0:	fa4f fc83 	sxtb.w	ip, r3
    15a4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
    15a8:	fb02 f00c 	mul.w	r0, r2, ip
    15ac:	f5c0 3312 	rsb	r3, r0, #149504	; 0x24800
    15b0:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0


void map_n64_analog_to_servo_pwm(n64_state_t* state, n64_to_pwm_t* pwm_vals) {

	pwm_vals->x_pwm = _map_n64_to_pwm_val(state->X_axis);
	pwm_vals->y_pwm = _map_n64_to_pwm_val(state->Y_axis);
    15b4:	604b      	str	r3, [r1, #4]
}
    15b6:	4770      	bx	lr
	// apply deadzone
	if (val < N64_ANALOG_DEADZONE && val > -N64_ANALOG_DEADZONE) {
		val = 0;
	}
	// apply upper bound
	if (val > N64_ANALOG_MAX) {
    15b8:	b25b      	sxtb	r3, r3
    15ba:	2b50      	cmp	r3, #80	; 0x50
    15bc:	bfc4      	itt	gt
    15be:	f64a 53b0 	movwgt	r3, #44464	; 0xadb0
    15c2:	f2c0 0301 	movtgt	r3, #1
    15c6:	dce4      	bgt.n	1592 <map_n64_analog_to_servo_pwm+0x1e>
    15c8:	f06f 0c4f 	mvn.w	ip, #79	; 0x4f
    15cc:	4563      	cmp	r3, ip
    15ce:	bfb8      	it	lt
    15d0:	4663      	movlt	r3, ip
    15d2:	b2db      	uxtb	r3, r3
    15d4:	e7d4      	b.n	1580 <map_n64_analog_to_servo_pwm+0xc>
    15d6:	b25b      	sxtb	r3, r3
    15d8:	2b50      	cmp	r3, #80	; 0x50
    15da:	bfc4      	itt	gt
    15dc:	f64a 53b0 	movwgt	r3, #44464	; 0xadb0
    15e0:	f2c0 0301 	movtgt	r3, #1
    15e4:	dce6      	bgt.n	15b4 <map_n64_analog_to_servo_pwm+0x40>
    15e6:	f06f 0c4f 	mvn.w	ip, #79	; 0x4f
    15ea:	4563      	cmp	r3, ip
    15ec:	bfb8      	it	lt
    15ee:	4663      	movlt	r3, ip
    15f0:	b2db      	uxtb	r3, r3
    15f2:	e7d5      	b.n	15a0 <map_n64_analog_to_servo_pwm+0x2c>

000015f4 <set_x_servo_analog_pw>:
#include "servo_control.h"

void set_x_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
    15f4:	f240 0318 	movw	r3, #24
    15f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15fc:	681a      	ldr	r2, [r3, #0]
    15fe:	4290      	cmp	r0, r2
        return;
    }

    servo_w(X_SET_SERVO, new_pw);
    1600:	bf1f      	itttt	ne
    1602:	f240 1200 	movwne	r2, #256	; 0x100
    1606:	f2c4 0205 	movtne	r2, #16389	; 0x4005
    160a:	6010      	strne	r0, [r2, #0]

    current_pw = new_pw;
    160c:	6018      	strne	r0, [r3, #0]
    160e:	4770      	bx	lr

00001610 <set_y_servo_analog_pw>:
}

void set_y_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
    1610:	f240 031c 	movw	r3, #28
    1614:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1618:	681a      	ldr	r2, [r3, #0]
    161a:	4290      	cmp	r0, r2
        return;
    }

    servo_w(Y_SET_SERVO, new_pw);
    161c:	bf1f      	itttt	ne
    161e:	f240 1240 	movwne	r2, #320	; 0x140
    1622:	f2c4 0205 	movtne	r2, #16389	; 0x4005
    1626:	6010      	strne	r0, [r2, #0]

    current_pw = new_pw;
    1628:	6018      	strne	r0, [r3, #0]
    162a:	4770      	bx	lr

0000162c <disp_upd_finish>:
}

//Clear the way for subsequent calls to update
//This guy should free the initial argument
void disp_upd_finish(void* u_arg_v){
	g_disp_update_lock = 0;
    162c:	f240 6314 	movw	r3, #1556	; 0x614
    1630:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1634:	2200      	movs	r2, #0
    1636:	701a      	strb	r2, [r3, #0]
	//DBG("cleaning up update");
	//upd_disp_arg_t* u_arg = (upd_dist_arg_t*) u_arg_v;

}
    1638:	4770      	bx	lr
    163a:	bf00      	nop

0000163c <disp_scale_x>:

/*
* pixy_x will be between 0 and 319
*/
uint8_t disp_scale_x(uint16_t pixy_x){
    163c:	b508      	push	{r3, lr}
    163e:	f002 fdf7 	bl	4230 <__aeabi_ui2f>
    1642:	f641 3149 	movw	r1, #6985	; 0x1b49
    1646:	f6c3 61a2 	movt	r1, #16034	; 0x3ea2
    164a:	f002 fe49 	bl	42e0 <__aeabi_fmul>
    164e:	f002 ff97 	bl	4580 <__aeabi_f2uiz>
	float pixy_to_lcd = (float) TARGET_X_MAX/ (float) PIXY_X_MAX;
	float scaled_value = (float) pixy_x * pixy_to_lcd;

	//DBG("scaled x val: %d, original: %d", (uint8_t) scaled_value, pixy_x);
	return (uint8_t) scaled_value;
}
    1652:	b2c0      	uxtb	r0, r0
    1654:	bd08      	pop	{r3, pc}
    1656:	bf00      	nop

00001658 <disp_scale_y>:

/*
 * pixy_t will be between 0 and 199
 */
uint8_t disp_scale_y(uint16_t pixy_y){
    1658:	b508      	push	{r3, lr}
    165a:	f002 fde9 	bl	4230 <__aeabi_ui2f>
    165e:	f64f 4124 	movw	r1, #64548	; 0xfc24
    1662:	f6c3 61e4 	movt	r1, #16100	; 0x3ee4
    1666:	f002 fe3b 	bl	42e0 <__aeabi_fmul>
    166a:	f002 ff89 	bl	4580 <__aeabi_f2uiz>
	float pixy_to_lcd = (float) TARGET_Y_MAX/ (float) PIXY_Y_MAX;
	float scaled_value = (float) pixy_y * pixy_to_lcd;

	//DBG("scaled y val: %d, original: %d", (uint8_t) scaled_value, pixy_y);
	return (uint8_t) scaled_value;
}
    166e:	b2c0      	uxtb	r0, r0
    1670:	bd08      	pop	{r3, pc}
    1672:	bf00      	nop

00001674 <disp_write_mode>:
	sprintf(num, "%05d", distance);
	LCD_printStr(num);
	//DBG("writing distance %u", distance);
}

void disp_write_mode(void *m_v){
    1674:	b510      	push	{r4, lr}
	DBG("writing mode");
	upd_mode_arg_t* m = (upd_mode_arg_t*) m_v;

	//redundant, for clarity
	uint8_t mode = m->mode;
    1676:	7803      	ldrb	r3, [r0, #0]
    1678:	2b01      	cmp	r3, #1
    167a:	d00b      	beq.n	1694 <disp_write_mode+0x20>
	if(mode == AUTO_MODE){
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
		LCD_printStr(AUTO_STR);
	} else {
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
    167c:	2007      	movs	r0, #7
    167e:	2148      	movs	r1, #72	; 0x48
    1680:	f7ff fdb8 	bl	11f4 <LCD_setPos>
		LCD_printStr(MANUAL_STR);
    1684:	f64b 2048 	movw	r0, #47688	; 0xba48
    1688:	f2c0 0000 	movt	r0, #0
	}
	//DBG("writing mode %u", mode);
}
    168c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if(mode == AUTO_MODE){
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
		LCD_printStr(AUTO_STR);
	} else {
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
		LCD_printStr(MANUAL_STR);
    1690:	f7ff bdd2 	b.w	1238 <LCD_printStr>
	upd_mode_arg_t* m = (upd_mode_arg_t*) m_v;

	//redundant, for clarity
	uint8_t mode = m->mode;
	if(mode == AUTO_MODE){
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
    1694:	2007      	movs	r0, #7
    1696:	2148      	movs	r1, #72	; 0x48
    1698:	f7ff fdac 	bl	11f4 <LCD_setPos>
		LCD_printStr(AUTO_STR);
    169c:	f64b 2040 	movw	r0, #47680	; 0xba40
    16a0:	f2c0 0000 	movt	r0, #0
	} else {
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
		LCD_printStr(MANUAL_STR);
	}
	//DBG("writing mode %u", mode);
}
    16a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

	//redundant, for clarity
	uint8_t mode = m->mode;
	if(mode == AUTO_MODE){
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
		LCD_printStr(AUTO_STR);
    16a8:	f7ff bdc6 	b.w	1238 <LCD_printStr>

000016ac <disp_write_shots>:
}

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
void disp_write_shots(void *s_v){
    16ac:	b510      	push	{r4, lr}
	DBG("writing chamber status");
	upd_shots_arg_t* s = (upd_shots_arg_t*) s_v;
	uint8_t status = s->chamber_status;
    16ae:	7804      	ldrb	r4, [r0, #0]
	//LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
	//Write on the next line
	LCD_setPos(SHOTS_LEFT_POS_X + CHAR_WIDTH, SHOTS_LEFT_POS_Y - CHAR_HEIGHT);
    16b0:	2166      	movs	r1, #102	; 0x66
    16b2:	2007      	movs	r0, #7
    16b4:	f7ff fd9e 	bl	11f4 <LCD_setPos>
	if(status == CHAMBER_LOADED){
    16b8:	2c01      	cmp	r4, #1
    16ba:	d007      	beq.n	16cc <disp_write_shots+0x20>
		LCD_printStr(SHOTS_LOADED_STR);
		//DBG("writing chamber status as %s", SHOTS_LOADED_STR);
	}
	else /*CHAMBER_EMPTY*/ {
		LCD_printStr(SHOTS_EMPTY_STR);
    16bc:	f64b 2058 	movw	r0, #47704	; 0xba58
    16c0:	f2c0 0000 	movt	r0, #0
		//DBG("writing chamber status as %s", SHOTS_EMPTY_STR);
	}
}
    16c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if(status == CHAMBER_LOADED){
		LCD_printStr(SHOTS_LOADED_STR);
		//DBG("writing chamber status as %s", SHOTS_LOADED_STR);
	}
	else /*CHAMBER_EMPTY*/ {
		LCD_printStr(SHOTS_EMPTY_STR);
    16c8:	f7ff bdb6 	b.w	1238 <LCD_printStr>
	uint8_t status = s->chamber_status;
	//LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
	//Write on the next line
	LCD_setPos(SHOTS_LEFT_POS_X + CHAR_WIDTH, SHOTS_LEFT_POS_Y - CHAR_HEIGHT);
	if(status == CHAMBER_LOADED){
		LCD_printStr(SHOTS_LOADED_STR);
    16cc:	f64b 2050 	movw	r0, #47696	; 0xba50
    16d0:	f2c0 0000 	movt	r0, #0
	}
	else /*CHAMBER_EMPTY*/ {
		LCD_printStr(SHOTS_EMPTY_STR);
		//DBG("writing chamber status as %s", SHOTS_EMPTY_STR);
	}
}
    16d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	uint8_t status = s->chamber_status;
	//LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
	//Write on the next line
	LCD_setPos(SHOTS_LEFT_POS_X + CHAR_WIDTH, SHOTS_LEFT_POS_Y - CHAR_HEIGHT);
	if(status == CHAMBER_LOADED){
		LCD_printStr(SHOTS_LOADED_STR);
    16d8:	f7ff bdae 	b.w	1238 <LCD_printStr>

000016dc <disp_write_dist>:

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
//Argument is assumed to have already been scaled
void disp_write_dist(void *d_v){
    16dc:	b530      	push	{r4, r5, lr}
	upd_dist_arg_t* d = (upd_dist_arg_t*) d_v;

	uint16_t distance = d->dist;
	char num[4];
	//LCD_setPos(DIST_POS_X, DIST_POS_Y);
	LCD_setPos(DIST_POS_X + CHAR_WIDTH, DIST_POS_Y - CHAR_HEIGHT);
    16de:	212a      	movs	r1, #42	; 0x2a

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
//Argument is assumed to have already been scaled
void disp_write_dist(void *d_v){
    16e0:	b083      	sub	sp, #12
	DBG("writing distance");
	upd_dist_arg_t* d = (upd_dist_arg_t*) d_v;

	uint16_t distance = d->dist;
    16e2:	7805      	ldrb	r5, [r0, #0]
	char num[4];
	//LCD_setPos(DIST_POS_X, DIST_POS_Y);
	LCD_setPos(DIST_POS_X + CHAR_WIDTH, DIST_POS_Y - CHAR_HEIGHT);
    16e4:	2007      	movs	r0, #7
    16e6:	f7ff fd85 	bl	11f4 <LCD_setPos>
	sprintf(num, "%05d", distance);
    16ea:	ac01      	add	r4, sp, #4
    16ec:	f64b 2160 	movw	r1, #47712	; 0xba60
    16f0:	f2c0 0100 	movt	r1, #0
    16f4:	462a      	mov	r2, r5
    16f6:	4620      	mov	r0, r4
    16f8:	f003 fc2c 	bl	4f54 <sprintf>
	LCD_printStr(num);
    16fc:	4620      	mov	r0, r4
    16fe:	f7ff fd9b 	bl	1238 <LCD_printStr>
	//DBG("writing distance %u", distance);
}
    1702:	b003      	add	sp, #12
    1704:	bd30      	pop	{r4, r5, pc}
    1706:	bf00      	nop

00001708 <disp_write_targ_vals>:
	uint8_t ty = targ->y;
	printf("writing new target circle(%d,%d)\r\n", tx, ty);
	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 ,ty + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_SET);
}

void disp_write_targ_vals(void *t_v){
    1708:	b5f0      	push	{r4, r5, r6, r7, lr}
	DBG("writing target values\r\n");
	upd_targ_arg_t* t = (upd_targ_arg_t*) t_v;

	circle_t* targ = t->targ;
    170a:	6803      	ldr	r3, [r0, #0]
	uint8_t ty = targ->y;
	printf("writing new target circle(%d,%d)\r\n", tx, ty);
	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 ,ty + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_SET);
}

void disp_write_targ_vals(void *t_v){
    170c:	b083      	sub	sp, #12
	uint8_t ty = targ->y;

	char horz[4];
	char vert[4];

	sprintf(horz, "%03d", tx);
    170e:	f64b 2468 	movw	r4, #47720	; 0xba68
	upd_targ_arg_t* t = (upd_targ_arg_t*) t_v;

	circle_t* targ = t->targ;
	circle_t* lasttarg = t->lasttarg;
	uint8_t tx = targ->x;
	uint8_t ty = targ->y;
    1712:	785f      	ldrb	r7, [r3, #1]

	char horz[4];
	char vert[4];

	sprintf(horz, "%03d", tx);
    1714:	f2c0 0400 	movt	r4, #0
    1718:	ae01      	add	r6, sp, #4
    171a:	781a      	ldrb	r2, [r3, #0]
    171c:	4621      	mov	r1, r4
    171e:	4630      	mov	r0, r6
    1720:	f003 fc18 	bl	4f54 <sprintf>
	sprintf(vert, "%03d", ty);
    1724:	463a      	mov	r2, r7
    1726:	4621      	mov	r1, r4
    1728:	4668      	mov	r0, sp
    172a:	f003 fc13 	bl	4f54 <sprintf>

	LCD_setPos(TARGET_HORZ_POS_X + TARGET_HORZ_STR_SZ*CHAR_WIDTH, TARGET_HORZ_POS_Y);
    172e:	210f      	movs	r1, #15
    1730:	2060      	movs	r0, #96	; 0x60
    1732:	f7ff fd5f 	bl	11f4 <LCD_setPos>
	//LCD_printStr(TARGET_HORZ_STR);
	LCD_printStr(horz);
    1736:	4630      	mov	r0, r6
    1738:	f7ff fd7e 	bl	1238 <LCD_printStr>
	//Y:
	LCD_setPos(TARGET_VERT_POS_X + TARGET_VERT_STR_SZ*CHAR_WIDTH, TARGET_VERT_POS_Y);
    173c:	2088      	movs	r0, #136	; 0x88
    173e:	210f      	movs	r1, #15
    1740:	f7ff fd58 	bl	11f4 <LCD_setPos>
	//LCD_printStr(TARGET_VERT_STR);
	LCD_printStr(vert);
    1744:	4668      	mov	r0, sp

	char horz[4];
	char vert[4];

	sprintf(horz, "%03d", tx);
	sprintf(vert, "%03d", ty);
    1746:	466d      	mov	r5, sp
	//LCD_printStr(TARGET_HORZ_STR);
	LCD_printStr(horz);
	//Y:
	LCD_setPos(TARGET_VERT_POS_X + TARGET_VERT_STR_SZ*CHAR_WIDTH, TARGET_VERT_POS_Y);
	//LCD_printStr(TARGET_VERT_STR);
	LCD_printStr(vert);
    1748:	f7ff fd76 	bl	1238 <LCD_printStr>

}
    174c:	b003      	add	sp, #12
    174e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001750 <disp_write_targ_circle>:
		printf("erasing old target circle (%d,%d)\r\n", lx, ly);
		LCD_drawCircle(lx + TARGET_BOX_X1 + TARGET_RAD +1 , ly + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_UNSET); //Clear the old circle
	}
}

void disp_write_targ_circle(void *t_v){
    1750:	b570      	push	{r4, r5, r6, lr}
    1752:	4604      	mov	r4, r0
	printf("writing target circle\r\n");
    1754:	f64b 2070 	movw	r0, #47728	; 0xba70
    1758:	f2c0 0000 	movt	r0, #0
    175c:	f003 fbde 	bl	4f1c <puts>
	upd_targ_arg_t* t = (upd_targ_arg_t*) t_v;

	circle_t* targ = t->targ;
    1760:	6823      	ldr	r3, [r4, #0]
	uint8_t tx = targ->x;
	uint8_t ty = targ->y;
	printf("writing new target circle(%d,%d)\r\n", tx, ty);
    1762:	f64b 2088 	movw	r0, #47752	; 0xba88
	printf("writing target circle\r\n");
	upd_targ_arg_t* t = (upd_targ_arg_t*) t_v;

	circle_t* targ = t->targ;
	uint8_t tx = targ->x;
	uint8_t ty = targ->y;
    1766:	785c      	ldrb	r4, [r3, #1]
void disp_write_targ_circle(void *t_v){
	printf("writing target circle\r\n");
	upd_targ_arg_t* t = (upd_targ_arg_t*) t_v;

	circle_t* targ = t->targ;
	uint8_t tx = targ->x;
    1768:	781d      	ldrb	r5, [r3, #0]
	uint8_t ty = targ->y;
	printf("writing new target circle(%d,%d)\r\n", tx, ty);
    176a:	4622      	mov	r2, r4
    176c:	4629      	mov	r1, r5
    176e:	f2c0 0000 	movt	r0, #0
    1772:	f003 fb65 	bl	4e40 <printf>
	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 ,ty + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_SET);
    1776:	f105 0036 	add.w	r0, r5, #54	; 0x36
    177a:	f104 0122 	add.w	r1, r4, #34	; 0x22
    177e:	b2c0      	uxtb	r0, r0
    1780:	b2c9      	uxtb	r1, r1
    1782:	2203      	movs	r2, #3
    1784:	2301      	movs	r3, #1
}
    1786:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

	circle_t* targ = t->targ;
	uint8_t tx = targ->x;
	uint8_t ty = targ->y;
	printf("writing new target circle(%d,%d)\r\n", tx, ty);
	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 ,ty + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_SET);
    178a:	f7ff bc1f 	b.w	fcc <LCD_drawCircle>
    178e:	bf00      	nop

00001790 <disp_erase_old_targ_circle>:
//}

void disp_erase_old_targ_circle(void *t_v){

	upd_targ_arg_t* t = (upd_targ_arg_t*) t_v;
	circle_t* lasttarg = t->lasttarg;
    1790:	6843      	ldr	r3, [r0, #4]
	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 ,ty + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_SET);
	DBG("drawing target (%u,%u)", tx, ty);*/

//}

void disp_erase_old_targ_circle(void *t_v){
    1792:	b570      	push	{r4, r5, r6, lr}
	circle_t* lasttarg = t->lasttarg;

	uint8_t lx;
	uint8_t ly;

	if(lasttarg != NULL){
    1794:	b1ab      	cbz	r3, 17c2 <disp_erase_old_targ_circle+0x32>
		lx = lasttarg->x;
		ly = lasttarg->y;
    1796:	785c      	ldrb	r4, [r3, #1]

	uint8_t lx;
	uint8_t ly;

	if(lasttarg != NULL){
		lx = lasttarg->x;
    1798:	781d      	ldrb	r5, [r3, #0]
		ly = lasttarg->y;
		printf("erasing old target circle (%d,%d)\r\n", lx, ly);
    179a:	f64b 20ac 	movw	r0, #47788	; 0xbaac
    179e:	4629      	mov	r1, r5
    17a0:	4622      	mov	r2, r4
    17a2:	f2c0 0000 	movt	r0, #0
    17a6:	f003 fb4b 	bl	4e40 <printf>
		LCD_drawCircle(lx + TARGET_BOX_X1 + TARGET_RAD +1 , ly + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_UNSET); //Clear the old circle
    17aa:	f105 0036 	add.w	r0, r5, #54	; 0x36
    17ae:	f104 0122 	add.w	r1, r4, #34	; 0x22
    17b2:	b2c0      	uxtb	r0, r0
    17b4:	b2c9      	uxtb	r1, r1
    17b6:	2203      	movs	r2, #3
    17b8:	2300      	movs	r3, #0
	}
}
    17ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

	if(lasttarg != NULL){
		lx = lasttarg->x;
		ly = lasttarg->y;
		printf("erasing old target circle (%d,%d)\r\n", lx, ly);
		LCD_drawCircle(lx + TARGET_BOX_X1 + TARGET_RAD +1 , ly + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_UNSET); //Clear the old circle
    17be:	f7ff bc05 	b.w	fcc <LCD_drawCircle>
    17c2:	bd70      	pop	{r4, r5, r6, pc}

000017c4 <disp_update>:
static upd_targ_arg_t t_arg;
static upd_dist_arg_t d_arg;
static upd_shots_arg_t s_arg;
static upd_mode_arg_t m_arg;

void disp_update(void *u_arg_v){
    17c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	upd_disp_arg_t *u_arg_global = (upd_disp_arg_t*) u_arg_v;
	if(g_disp_update_lock==1){//This will probably drop some updates, and idgaf
    17c8:	f240 6314 	movw	r3, #1556	; 0x614
    17cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17d0:	781a      	ldrb	r2, [r3, #0]
static upd_targ_arg_t t_arg;
static upd_dist_arg_t d_arg;
static upd_shots_arg_t s_arg;
static upd_mode_arg_t m_arg;

void disp_update(void *u_arg_v){
    17d2:	b083      	sub	sp, #12
	upd_disp_arg_t *u_arg_global = (upd_disp_arg_t*) u_arg_v;
	if(g_disp_update_lock==1){//This will probably drop some updates, and idgaf
    17d4:	2a01      	cmp	r2, #1
    17d6:	f000 80a9 	beq.w	192c <disp_update+0x168>
		//	free(u_arg_global->last_state);
		//printf("Update in progress!\r\n");
		DBG("upd in progress");
	//	free(u_arg_v);
		return; //add frees
	} if (u_arg_v == NULL || u_arg_global->lcd_state == NULL){
    17da:	2800      	cmp	r0, #0
    17dc:	f000 80a6 	beq.w	192c <disp_update+0x168>
    17e0:	6801      	ldr	r1, [r0, #0]
    17e2:	2900      	cmp	r1, #0
    17e4:	f000 80a2 	beq.w	192c <disp_update+0x168>
		DBG("args are NULL");
		return;
	}
	g_disp_update_lock = 1;
    17e8:	2401      	movs	r4, #1
    17ea:	701c      	strb	r4, [r3, #0]

	//DBG("beginning update");
	//This is a pointer to a global in main: copy state to prevent
	//changes in the middle of the update pipeline
	u_arg = *u_arg_global;
    17ec:	f240 53c8 	movw	r3, #1480	; 0x5c8

	lcd_screen_state_t* lcd_state = u_arg.lcd_state;
	lcd_screen_state_t* last_state = u_arg.last_state;


	targ = *(lcd_state->target_pos);
    17f0:	f240 54ac 	movw	r4, #1452	; 0x5ac
	g_disp_update_lock = 1;

	//DBG("beginning update");
	//This is a pointer to a global in main: copy state to prevent
	//changes in the middle of the update pipeline
	u_arg = *u_arg_global;
    17f4:	c803      	ldmia	r0!, {r0, r1}
    17f6:	f2c2 0300 	movt	r3, #8192	; 0x2000

	lcd_screen_state_t* lcd_state = u_arg.lcd_state;
    17fa:	4605      	mov	r5, r0
	lcd_screen_state_t* last_state = u_arg.last_state;


	targ = *(lcd_state->target_pos);
    17fc:	f2c2 0400 	movt	r4, #8192	; 0x2000
	g_disp_update_lock = 1;

	//DBG("beginning update");
	//This is a pointer to a global in main: copy state to prevent
	//changes in the middle of the update pipeline
	u_arg = *u_arg_global;
    1800:	e883 0003 	stmia.w	r3, {r0, r1}

	lcd_screen_state_t* lcd_state = u_arg.lcd_state;
	lcd_screen_state_t* last_state = u_arg.last_state;
    1804:	468a      	mov	sl, r1


	targ = *(lcd_state->target_pos);
    1806:	4620      	mov	r0, r4
    1808:	6829      	ldr	r1, [r5, #0]
    180a:	2203      	movs	r2, #3
    180c:	f003 f9e2 	bl	4bd4 <memcpy>
	uint16_t dist 		= lcd_state->distance;
	uint8_t chamber_status = lcd_state->chamber_status;
	uint8_t mode 		= lcd_state->target_mode;
    1810:	79ef      	ldrb	r7, [r5, #7]
	lcd_screen_state_t* lcd_state = u_arg.lcd_state;
	lcd_screen_state_t* last_state = u_arg.last_state;


	targ = *(lcd_state->target_pos);
	uint16_t dist 		= lcd_state->distance;
    1812:	88ae      	ldrh	r6, [r5, #4]
	uint8_t chamber_status = lcd_state->chamber_status;
    1814:	f895 8006 	ldrb.w	r8, [r5, #6]
	uint16_t lastdist;
	uint8_t lastchamber;
	uint8_t lastmode;

	uint8_t update_target=0;
	if(last_state){
    1818:	f1ba 0f00 	cmp.w	sl, #0
    181c:	f000 8091 	beq.w	1942 <disp_update+0x17e>
		//lasttarg = *(last_state->target_pos);
		lastdist= last_state->distance;
 		lastchamber = last_state->chamber_status;
 		lastmode= last_state->target_mode;
 		update_target = (targ.x != lasttarg.x || targ.y != lasttarg.y);
    1820:	f240 55b8 	movw	r5, #1464	; 0x5b8
    1824:	f2c2 0500 	movt	r5, #8192	; 0x2000
    1828:	7820      	ldrb	r0, [r4, #0]
    182a:	f895 c000 	ldrb.w	ip, [r5]
	uint8_t lastmode;

	uint8_t update_target=0;
	if(last_state){
		//lasttarg = *(last_state->target_pos);
		lastdist= last_state->distance;
    182e:	f8ba 2004 	ldrh.w	r2, [sl, #4]
 		lastchamber = last_state->chamber_status;
 		lastmode= last_state->target_mode;
    1832:	f89a b007 	ldrb.w	fp, [sl, #7]
 		update_target = (targ.x != lasttarg.x || targ.y != lasttarg.y);
    1836:	4560      	cmp	r0, ip
	uint8_t lastmode;

	uint8_t update_target=0;
	if(last_state){
		//lasttarg = *(last_state->target_pos);
		lastdist= last_state->distance;
    1838:	9201      	str	r2, [sp, #4]
 		lastchamber = last_state->chamber_status;
    183a:	f89a 9006 	ldrb.w	r9, [sl, #6]
 		lastmode= last_state->target_mode;
 		update_target = (targ.x != lasttarg.x || targ.y != lasttarg.y);
    183e:	d078      	beq.n	1932 <disp_update+0x16e>
	//Don't need a timer for our first UART xfer
	//Need to delay subsequent requests to LCD
	//May need to change this depending on how often this function is being called
	uint8_t upd_dur = 0;
	if(update_target){
		t_arg.lasttarg = &lasttarg;
    1840:	f240 5ac0 	movw	sl, #1472	; 0x5c0
    1844:	f2c2 0a00 	movt	sl, #8192	; 0x2000
		//add_timer_single((handler_t) disp_erase_old_targ_circle, &t_arg, to_ticks(upd_dur));
		disp_erase_old_targ_circle(&t_arg);
    1848:	4650      	mov	r0, sl
	//Don't need a timer for our first UART xfer
	//Need to delay subsequent requests to LCD
	//May need to change this depending on how often this function is being called
	uint8_t upd_dur = 0;
	if(update_target){
		t_arg.lasttarg = &lasttarg;
    184a:	f8ca 5004 	str.w	r5, [sl, #4]
		//add_timer_single((handler_t) disp_erase_old_targ_circle, &t_arg, to_ticks(upd_dur));
		disp_erase_old_targ_circle(&t_arg);
    184e:	f7ff ff9f 	bl	1790 <disp_erase_old_targ_circle>
		upd_dur += TRG_ERASE_DELAY_MS;

		t_arg.targ = &targ;
    1852:	f8ca 4000 	str.w	r4, [sl]
		add_timer_single((handler_t) disp_write_targ_circle, &t_arg, to_ticks(upd_dur));
    1856:	2032      	movs	r0, #50	; 0x32
    1858:	f000 f914 	bl	1a84 <to_ticks>
    185c:	4602      	mov	r2, r0
    185e:	f241 7051 	movw	r0, #5969	; 0x1751
    1862:	4651      	mov	r1, sl
    1864:	f2c0 0000 	movt	r0, #0
    1868:	f000 f948 	bl	1afc <add_timer_single>
		upd_dur += TRG_WRITE_DELAY_MS;
		add_timer_single((handler_t) disp_write_targ_vals, &t_arg, to_ticks(upd_dur));
    186c:	2064      	movs	r0, #100	; 0x64
    186e:	f000 f909 	bl	1a84 <to_ticks>
    1872:	4602      	mov	r2, r0
    1874:	f241 7009 	movw	r0, #5897	; 0x1709
    1878:	f2c0 0000 	movt	r0, #0
    187c:	4651      	mov	r1, sl
    187e:	f000 f93d 	bl	1afc <add_timer_single>
		upd_dur += TRG_VAL_DELAY_MS;
		lasttarg = targ;
    1882:	6821      	ldr	r1, [r4, #0]
    1884:	2096      	movs	r0, #150	; 0x96
    1886:	0c0a      	lsrs	r2, r1, #16
    1888:	70aa      	strb	r2, [r5, #2]
    188a:	8029      	strh	r1, [r5, #0]
    188c:	4604      	mov	r4, r0
	} if(chamber_status != lastchamber){
    188e:	45c8      	cmp	r8, r9
    1890:	d012      	beq.n	18b8 <disp_update+0xf4>
		DBG("adding shots update to fire in %u ms, ", upd_dur);
		s_arg.chamber_status = chamber_status;
    1892:	f240 55bc 	movw	r5, #1468	; 0x5bc
    1896:	f2c2 0500 	movt	r5, #8192	; 0x2000
    189a:	f885 8000 	strb.w	r8, [r5]
		add_timer_single((handler_t)disp_write_shots, &s_arg, to_ticks(upd_dur));
    189e:	f000 f8f1 	bl	1a84 <to_ticks>
		upd_dur += SHOTS_DELAY_MS;
    18a2:	3432      	adds	r4, #50	; 0x32
		upd_dur += TRG_VAL_DELAY_MS;
		lasttarg = targ;
	} if(chamber_status != lastchamber){
		DBG("adding shots update to fire in %u ms, ", upd_dur);
		s_arg.chamber_status = chamber_status;
		add_timer_single((handler_t)disp_write_shots, &s_arg, to_ticks(upd_dur));
    18a4:	4602      	mov	r2, r0
    18a6:	f241 60ad 	movw	r0, #5805	; 0x16ad
    18aa:	f2c0 0000 	movt	r0, #0
    18ae:	4629      	mov	r1, r5
		upd_dur += SHOTS_DELAY_MS;
    18b0:	b2e4      	uxtb	r4, r4
		upd_dur += TRG_VAL_DELAY_MS;
		lasttarg = targ;
	} if(chamber_status != lastchamber){
		DBG("adding shots update to fire in %u ms, ", upd_dur);
		s_arg.chamber_status = chamber_status;
		add_timer_single((handler_t)disp_write_shots, &s_arg, to_ticks(upd_dur));
    18b2:	f000 f923 	bl	1afc <add_timer_single>
		upd_dur += SHOTS_DELAY_MS;
    18b6:	4620      	mov	r0, r4
	} if(mode != lastmode){
    18b8:	455f      	cmp	r7, fp
    18ba:	d011      	beq.n	18e0 <disp_update+0x11c>
		DBG("adding mode update to fire in %u ms", upd_dur);
		m_arg.mode = mode;
    18bc:	f240 55b4 	movw	r5, #1460	; 0x5b4
    18c0:	f2c2 0500 	movt	r5, #8192	; 0x2000
    18c4:	702f      	strb	r7, [r5, #0]
		add_timer_single((handler_t)disp_write_mode, &m_arg, to_ticks(upd_dur));
    18c6:	f000 f8dd 	bl	1a84 <to_ticks>
		upd_dur += MODE_DELAY_MS;
    18ca:	3432      	adds	r4, #50	; 0x32
		add_timer_single((handler_t)disp_write_shots, &s_arg, to_ticks(upd_dur));
		upd_dur += SHOTS_DELAY_MS;
	} if(mode != lastmode){
		DBG("adding mode update to fire in %u ms", upd_dur);
		m_arg.mode = mode;
		add_timer_single((handler_t)disp_write_mode, &m_arg, to_ticks(upd_dur));
    18cc:	4602      	mov	r2, r0
    18ce:	f241 6075 	movw	r0, #5749	; 0x1675
    18d2:	f2c0 0000 	movt	r0, #0
    18d6:	4629      	mov	r1, r5
		upd_dur += MODE_DELAY_MS;
    18d8:	b2e4      	uxtb	r4, r4
		add_timer_single((handler_t)disp_write_shots, &s_arg, to_ticks(upd_dur));
		upd_dur += SHOTS_DELAY_MS;
	} if(mode != lastmode){
		DBG("adding mode update to fire in %u ms", upd_dur);
		m_arg.mode = mode;
		add_timer_single((handler_t)disp_write_mode, &m_arg, to_ticks(upd_dur));
    18da:	f000 f90f 	bl	1afc <add_timer_single>
		upd_dur += MODE_DELAY_MS;
    18de:	4620      	mov	r0, r4
	} if(dist != lastdist){
    18e0:	9b01      	ldr	r3, [sp, #4]
    18e2:	429e      	cmp	r6, r3
    18e4:	d010      	beq.n	1908 <disp_update+0x144>
		DBG("adding distance update to fire in %u ms", upd_dur);
		d_arg.dist = dist;
    18e6:	f240 55b0 	movw	r5, #1456	; 0x5b0
    18ea:	f2c2 0500 	movt	r5, #8192	; 0x2000
    18ee:	702e      	strb	r6, [r5, #0]
		add_timer_single((handler_t)disp_write_dist, &d_arg, to_ticks(upd_dur));
    18f0:	f000 f8c8 	bl	1a84 <to_ticks>
    18f4:	4602      	mov	r2, r0
    18f6:	f241 60dd 	movw	r0, #5853	; 0x16dd
    18fa:	f2c0 0000 	movt	r0, #0
    18fe:	4629      	mov	r1, r5
    1900:	3432      	adds	r4, #50	; 0x32
    1902:	f000 f8fb 	bl	1afc <add_timer_single>
    1906:	b2e0      	uxtb	r0, r4
		upd_dur += DIST_DELAY_MS;
	}
	//DBG("adding cleanup to fire in %u ms", upd_dur);
	add_timer_single((handler_t)disp_upd_finish, &u_arg, to_ticks(upd_dur));
    1908:	f000 f8bc 	bl	1a84 <to_ticks>
    190c:	f240 51c8 	movw	r1, #1480	; 0x5c8
    1910:	4602      	mov	r2, r0
    1912:	f241 602d 	movw	r0, #5677	; 0x162d
    1916:	f2c0 0000 	movt	r0, #0
    191a:	f2c2 0100 	movt	r1, #8192	; 0x2000
    191e:	f000 f8ed 	bl	1afc <add_timer_single>
	start_hardware_timer();
	//Refrain from updating n64 debug box b/c of latency issues
	//disp_write_N64(ctrlr_state);
}
    1922:	b003      	add	sp, #12
    1924:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		add_timer_single((handler_t)disp_write_dist, &d_arg, to_ticks(upd_dur));
		upd_dur += DIST_DELAY_MS;
	}
	//DBG("adding cleanup to fire in %u ms", upd_dur);
	add_timer_single((handler_t)disp_upd_finish, &u_arg, to_ticks(upd_dur));
	start_hardware_timer();
    1928:	f000 b862 	b.w	19f0 <start_hardware_timer>
	//Refrain from updating n64 debug box b/c of latency issues
	//disp_write_N64(ctrlr_state);
}
    192c:	b003      	add	sp, #12
    192e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

	//Don't need a timer for our first UART xfer
	//Need to delay subsequent requests to LCD
	//May need to change this depending on how often this function is being called
	uint8_t upd_dur = 0;
	if(update_target){
    1932:	f894 e001 	ldrb.w	lr, [r4, #1]
    1936:	7869      	ldrb	r1, [r5, #1]
    1938:	458e      	cmp	lr, r1
    193a:	d181      	bne.n	1840 <disp_update+0x7c>
    193c:	2000      	movs	r0, #0
    193e:	4604      	mov	r4, r0
    1940:	e7a5      	b.n	188e <disp_update+0xca>
 		lastmode= last_state->target_mode;
 		update_target = (targ.x != lasttarg.x || targ.y != lasttarg.y);
	} else { //force update
		//lasttarg

		lastdist = dist+1;
    1942:	1c74      	adds	r4, r6, #1
    1944:	b2a3      	uxth	r3, r4
		lastchamber = (chamber_status ? 0 : 1);
		lastmode = mode+1;
    1946:	f107 0b01 	add.w	fp, r7, #1
    194a:	4650      	mov	r0, sl
 		lastmode= last_state->target_mode;
 		update_target = (targ.x != lasttarg.x || targ.y != lasttarg.y);
	} else { //force update
		//lasttarg

		lastdist = dist+1;
    194c:	9301      	str	r3, [sp, #4]
		lastchamber = (chamber_status ? 0 : 1);
		lastmode = mode+1;
    194e:	fa5f fb8b 	uxtb.w	fp, fp
 		update_target = (targ.x != lasttarg.x || targ.y != lasttarg.y);
	} else { //force update
		//lasttarg

		lastdist = dist+1;
		lastchamber = (chamber_status ? 0 : 1);
    1952:	f1d8 0901 	rsbs	r9, r8, #1
    1956:	bf38      	it	cc
    1958:	f04f 0900 	movcc.w	r9, #0
		lastmode = mode+1;
    195c:	4654      	mov	r4, sl
    195e:	e796      	b.n	188e <disp_update+0xca>

00001960 <disp_init>:
#include "LCD.h"
#include "timer_t.h"
#include "debug_macros.h"
#include "Pixy_SPI.h"

void disp_init(){
    1960:	b510      	push	{r4, lr}
    1962:	b082      	sub	sp, #8
	LCD_init();
    1964:	f7ff fc70 	bl	1248 <LCD_init>
	LCD_clearScreen();

	//LCD_setPixel(10, 10, 1);
	//Draws targeting box
	LCD_drawBox(TARGET_BOX_X1, TARGET_BOX_Y1, TARGET_BOX_X2, TARGET_BOX_Y2, SET);
    1968:	2401      	movs	r4, #1
#include "debug_macros.h"
#include "Pixy_SPI.h"

void disp_init(){
	LCD_init();
	LCD_clearScreen();
    196a:	f7ff fc4d 	bl	1208 <LCD_clearScreen>

	//LCD_setPixel(10, 10, 1);
	//Draws targeting box
	LCD_drawBox(TARGET_BOX_X1, TARGET_BOX_Y1, TARGET_BOX_X2, TARGET_BOX_Y2, SET);
    196e:	229f      	movs	r2, #159	; 0x9f
    1970:	237f      	movs	r3, #127	; 0x7f
    1972:	2032      	movs	r0, #50	; 0x32
    1974:	211e      	movs	r1, #30
    1976:	9400      	str	r4, [sp, #0]
    1978:	f7ff fb98 	bl	10ac <LCD_drawBox>
	//Draws N64 debug box
	//LCD_drawBox(N64_DBG_BOX_X1, N64_DBG_BOX_Y1, N64_DBG_BOX_X2, N64_DBG_BOX_Y2, SET);
	//Draw pos data
	LCD_setPos(TARGET_HORZ_POS_X, TARGET_HORZ_POS_Y);
    197c:	210f      	movs	r1, #15
    197e:	204e      	movs	r0, #78	; 0x4e
    1980:	f7ff fc38 	bl	11f4 <LCD_setPos>
	LCD_printStr(TARGET_HORZ_STR);
    1984:	f64b 20d0 	movw	r0, #47824	; 0xbad0
    1988:	f2c0 0000 	movt	r0, #0
    198c:	f7ff fc54 	bl	1238 <LCD_printStr>
	LCD_setPos(TARGET_VERT_POS_X, TARGET_VERT_POS_Y);
    1990:	210f      	movs	r1, #15
    1992:	2076      	movs	r0, #118	; 0x76
    1994:	f7ff fc2e 	bl	11f4 <LCD_setPos>
	LCD_printStr(TARGET_VERT_STR);
    1998:	f64b 20d4 	movw	r0, #47828	; 0xbad4
    199c:	f2c0 0000 	movt	r0, #0
    19a0:	f7ff fc4a 	bl	1238 <LCD_printStr>
	//Draw distance
	LCD_setPos(DIST_POS_X, DIST_POS_Y);
    19a4:	2132      	movs	r1, #50	; 0x32
    19a6:	4620      	mov	r0, r4
    19a8:	f7ff fc24 	bl	11f4 <LCD_setPos>
	LCD_printStr(DIST_STR);
    19ac:	f64b 20d8 	movw	r0, #47832	; 0xbad8
    19b0:	f2c0 0000 	movt	r0, #0
    19b4:	f7ff fc40 	bl	1238 <LCD_printStr>
	//Draw shots left
	LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
    19b8:	216e      	movs	r1, #110	; 0x6e
    19ba:	4620      	mov	r0, r4
    19bc:	f7ff fc1a 	bl	11f4 <LCD_setPos>
	LCD_printStr(SHOTS_STR);
    19c0:	f64b 20e4 	movw	r0, #47844	; 0xbae4
    19c4:	f2c0 0000 	movt	r0, #0
    19c8:	f7ff fc36 	bl	1238 <LCD_printStr>
	//Draw mode indicator
	LCD_setPos(MODE_POS_X, MODE_POS_Y);
    19cc:	4620      	mov	r0, r4
    19ce:	2150      	movs	r1, #80	; 0x50
    19d0:	f7ff fc10 	bl	11f4 <LCD_setPos>
	LCD_printStr(MODE_STR);
    19d4:	f64b 20ec 	movw	r0, #47852	; 0xbaec
    19d8:	f2c0 0000 	movt	r0, #0
    19dc:	f7ff fc2c 	bl	1238 <LCD_printStr>

	g_disp_update_lock = 0;
    19e0:	f240 6314 	movw	r3, #1556	; 0x614
    19e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19e8:	2200      	movs	r2, #0
    19ea:	701a      	strb	r2, [r3, #0]
}
    19ec:	b002      	add	sp, #8
    19ee:	bd10      	pop	{r4, pc}

000019f0 <start_hardware_timer>:
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    19f0:	f24e 1100 	movw	r1, #57600	; 0xe100

        free(tmp);
    }
}

void start_hardware_timer() {
    19f4:	b4f0      	push	{r4, r5, r6, r7}
    19f6:	f2ce 0100 	movt	r1, #57344	; 0xe000
    19fa:	f44f 1680 	mov.w	r6, #1048576	; 0x100000
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
    19fe:	f242 0000 	movw	r0, #8192	; 0x2000
    1a02:	f8c1 6080 	str.w	r6, [r1, #128]	; 0x80
    1a06:	f2ce 0004 	movt	r0, #57348	; 0xe004
    1a0a:	6b05      	ldr	r5, [r0, #48]	; 0x30

    MSS_TIM1_init(MSS_TIMER_ONE_SHOT_MODE);
    MSS_TIM1_load_immediate(root->time_left);
    1a0c:	f240 54d0 	movw	r4, #1488	; 0x5d0
    1a10:	f2c2 0400 	movt	r4, #8192	; 0x2000
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
    1a14:	f245 0300 	movw	r3, #20480	; 0x5000
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
    1a18:	f240 0200 	movw	r2, #0
    1a1c:	f2c4 220a 	movt	r2, #16906	; 0x420a
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
    1a20:	f2c4 0300 	movt	r3, #16384	; 0x4000
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
    1a24:	f025 0c40 	bic.w	ip, r5, #64	; 0x40
    1a28:	6827      	ldr	r7, [r4, #0]
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
    1a2a:	2501      	movs	r5, #1
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
    1a2c:	2400      	movs	r4, #0
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
    1a2e:	f8c0 c030 	str.w	ip, [r0, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
    1a32:	655c      	str	r4, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
    1a34:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
    1a38:	f8c2 4188 	str.w	r4, [r2, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
    1a3c:	f8c2 5184 	str.w	r5, [r2, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
    1a40:	611d      	str	r5, [r3, #16]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1a42:	f8c1 6180 	str.w	r6, [r1, #384]	; 0x180
    1a46:	687a      	ldr	r2, [r7, #4]
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
    TIMER->TIM1_LOADVAL = load_value;
    1a48:	605a      	str	r2, [r3, #4]
    if(root->time_left)
    1a4a:	b992      	cbnz	r2, 1a72 <start_hardware_timer+0x82>
    1a4c:	605d      	str	r5, [r3, #4]
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
    1a4e:	f240 0000 	movw	r0, #0
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1a52:	f24e 1200 	movw	r2, #57600	; 0xe100
    1a56:	f2c4 200a 	movt	r0, #16906	; 0x420a
    1a5a:	2101      	movs	r1, #1
    1a5c:	f2ce 0200 	movt	r2, #57344	; 0xe000
    1a60:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
    1a64:	f8c0 1180 	str.w	r1, [r0, #384]	; 0x180
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
    TIMER_BITBAND->TIM1INTEN = 1U;
    1a68:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
    1a6c:	6013      	str	r3, [r2, #0]
    	MSS_TIM1_load_immediate(root->time_left);
    else
    	MSS_TIM1_load_immediate(root->time_left+1);
    MSS_TIM1_start();
    MSS_TIM1_enable_irq();
}
    1a6e:	bcf0      	pop	{r4, r5, r6, r7}
    1a70:	4770      	bx	lr
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
    TIMER->TIM1_LOADVAL = load_value;
    1a72:	605a      	str	r2, [r3, #4]
    1a74:	e7eb      	b.n	1a4e <start_hardware_timer+0x5e>
    1a76:	bf00      	nop

00001a78 <set_clk>:
    add_timer(handler, arg, period, ONE_SHOT);
}

static uint32_t g_clk_hz;
void set_clk(uint32_t clk_hz){
	g_clk_hz = clk_hz;
    1a78:	f240 53d4 	movw	r3, #1492	; 0x5d4
    1a7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a80:	6018      	str	r0, [r3, #0]
}
    1a82:	4770      	bx	lr

00001a84 <to_ticks>:
uint32_t to_ticks(uint32_t dur_ms){
    1a84:	f240 51d4 	movw	r1, #1492	; 0x5d4
    1a88:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1a8c:	680b      	ldr	r3, [r1, #0]
    1a8e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    1a92:	fbb2 f0f0 	udiv	r0, r2, r0
	uint32_t ticks = g_clk_hz/(MS_TO_S/dur_ms);
	return ticks;
}
    1a96:	fbb3 f0f0 	udiv	r0, r3, r0
    1a9a:	4770      	bx	lr

00001a9c <_end_delay_timer>:

// dumb delay timer callback lock
volatile uint8_t delay_timer_lock;
void _end_delay_timer(void* null_arg) {
	DBG("unlocking");
	delay_timer_lock = 0;
    1a9c:	f240 6325 	movw	r3, #1573	; 0x625
    1aa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1aa4:	2200      	movs	r2, #0
    1aa6:	701a      	strb	r2, [r3, #0]
}
    1aa8:	4770      	bx	lr
    1aaa:	bf00      	nop

00001aac <add_timer>:
    // insert after pos
    newtimer->next = pos->next;
    pos->next = newtimer;
}

void add_timer(handler_t handler, void *arg, uint32_t period, uint32_t mode) {
    1aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1aae:	4604      	mov	r4, r0
    struct Timer* newtimer = malloc(sizeof(struct Timer));
    1ab0:	2018      	movs	r0, #24
    // insert after pos
    newtimer->next = pos->next;
    pos->next = newtimer;
}

void add_timer(handler_t handler, void *arg, uint32_t period, uint32_t mode) {
    1ab2:	4615      	mov	r5, r2
    1ab4:	460e      	mov	r6, r1
    1ab6:	461f      	mov	r7, r3
    struct Timer* newtimer = malloc(sizeof(struct Timer));
    1ab8:	f002 fdb2 	bl	4620 <malloc>

// put new timer in list maintaining order least time remaining to most
void insert_timer(struct Timer* newtimer) {
	//DBG("inserting timer");
    // insert empty case
    if (root == NULL) {
    1abc:	f240 53d0 	movw	r3, #1488	; 0x5d0
    1ac0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ac4:	681a      	ldr	r2, [r3, #0]

    newtimer->handler = handler;
    newtimer->time_left = period;
    newtimer->period = period;
    newtimer->mode = mode;
    newtimer->next = NULL;
    1ac6:	2100      	movs	r1, #0

void add_timer(handler_t handler, void *arg, uint32_t period, uint32_t mode) {
    struct Timer* newtimer = malloc(sizeof(struct Timer));
    //printf("adding timer\r\n");

    newtimer->handler = handler;
    1ac8:	6004      	str	r4, [r0, #0]
    newtimer->time_left = period;
    newtimer->period = period;
    newtimer->mode = mode;
    1aca:	60c7      	str	r7, [r0, #12]
    newtimer->next = NULL;
    1acc:	6101      	str	r1, [r0, #16]
    newtimer->arg = arg;
    1ace:	6146      	str	r6, [r0, #20]
void add_timer(handler_t handler, void *arg, uint32_t period, uint32_t mode) {
    struct Timer* newtimer = malloc(sizeof(struct Timer));
    //printf("adding timer\r\n");

    newtimer->handler = handler;
    newtimer->time_left = period;
    1ad0:	6045      	str	r5, [r0, #4]
    newtimer->period = period;
    1ad2:	6085      	str	r5, [r0, #8]

// put new timer in list maintaining order least time remaining to most
void insert_timer(struct Timer* newtimer) {
	//DBG("inserting timer");
    // insert empty case
    if (root == NULL) {
    1ad4:	b182      	cbz	r2, 1af8 <add_timer+0x4c>
        root = newtimer;
        return;
    }

    // front insert case
    if (newtimer->time_left < root->time_left) {
    1ad6:	6851      	ldr	r1, [r2, #4]
    1ad8:	428d      	cmp	r5, r1
    1ada:	d204      	bcs.n	1ae6 <add_timer+0x3a>
    1adc:	e009      	b.n	1af2 <add_timer+0x46>
    }

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
    1ade:	6859      	ldr	r1, [r3, #4]
    1ae0:	428d      	cmp	r5, r1
    1ae2:	d903      	bls.n	1aec <add_timer+0x40>

    // front insert case
    if (newtimer->time_left < root->time_left) {
    	//DBG("inserting timer at root");
        newtimer->next = root;
        root = newtimer;
    1ae4:	461a      	mov	r2, r3
    }

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
    1ae6:	6913      	ldr	r3, [r2, #16]
    1ae8:	2b00      	cmp	r3, #0
    1aea:	d1f8      	bne.n	1ade <add_timer+0x32>
        //DBG("inserting timer in middle of list");
    	pos = pos->next;
    }

    // insert after pos
    newtimer->next = pos->next;
    1aec:	6103      	str	r3, [r0, #16]
    pos->next = newtimer;
    1aee:	6110      	str	r0, [r2, #16]
    1af0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

    // front insert case
    if (newtimer->time_left < root->time_left) {
    	//DBG("inserting timer at root");
        newtimer->next = root;
        root = newtimer;
    1af2:	6018      	str	r0, [r3, #0]
    }

    // front insert case
    if (newtimer->time_left < root->time_left) {
    	//DBG("inserting timer at root");
        newtimer->next = root;
    1af4:	6102      	str	r2, [r0, #16]
    1af6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
// put new timer in list maintaining order least time remaining to most
void insert_timer(struct Timer* newtimer) {
	//DBG("inserting timer");
    // insert empty case
    if (root == NULL) {
        root = newtimer;
    1af8:	6018      	str	r0, [r3, #0]
    1afa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00001afc <add_timer_single>:
    add_timer(handler, arg, period, PERIODIC);
}

// add a one shot timer to the linked list.
void add_timer_single(handler_t handler, void *arg, uint32_t period) {
    add_timer(handler, arg, period, ONE_SHOT);
    1afc:	2301      	movs	r3, #1
    1afe:	f7ff bfd5 	b.w	1aac <add_timer>
    1b02:	bf00      	nop

00001b04 <use_me_carefully_ms_delay_timer>:
void _end_delay_timer(void* null_arg) {
	DBG("unlocking");
	delay_timer_lock = 0;
}

void use_me_carefully_ms_delay_timer(uint32_t ms) {
    1b04:	b510      	push	{r4, lr}

	delay_timer_lock = 1;
    1b06:	f240 6425 	movw	r4, #1573	; 0x625
    1b0a:	2301      	movs	r3, #1
    1b0c:	f2c2 0400 	movt	r4, #8192	; 0x2000
    1b10:	7023      	strb	r3, [r4, #0]
	DBG("delaying for %d", ms);
	// start hardware timer with _end_timer callback
	add_timer_single((handler_t)_end_delay_timer, NULL, to_ticks(ms));
    1b12:	f7ff ffb7 	bl	1a84 <to_ticks>
    1b16:	4602      	mov	r2, r0
    1b18:	f641 209d 	movw	r0, #6813	; 0x1a9d
    1b1c:	f2c0 0000 	movt	r0, #0
    1b20:	2100      	movs	r1, #0
    1b22:	f7ff ffeb 	bl	1afc <add_timer_single>
	start_hardware_timer();
    1b26:	f7ff ff63 	bl	19f0 <start_hardware_timer>
	while (delay_timer_lock) {}
    1b2a:	7820      	ldrb	r0, [r4, #0]
    1b2c:	2800      	cmp	r0, #0
    1b2e:	d1fc      	bne.n	1b2a <use_me_carefully_ms_delay_timer+0x26>
}
    1b30:	bd10      	pop	{r4, pc}
    1b32:	bf00      	nop

00001b34 <update_timers>:
	return ticks;
}

// update down count with elapsed time, call fnc if timer zero,
// update continuous timers with new down count
struct Handler* update_timers(void) {
    1b34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	//DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
    1b38:	f240 56d0 	movw	r6, #1488	; 0x5d0
    1b3c:	f2c2 0600 	movt	r6, #8192	; 0x2000
    1b40:	6831      	ldr	r1, [r6, #0]
    uint32_t elapsed = root->time_left;
    1b42:	684a      	ldr	r2, [r1, #4]
    1b44:	460f      	mov	r7, r1
    1b46:	4613      	mov	r3, r2
    1b48:	e000      	b.n	1b4c <update_timers+0x18>
    uint8_t count = 0;
    while (node) {
    1b4a:	687b      	ldr	r3, [r7, #4]
        node->time_left -= elapsed;
    1b4c:	1a9b      	subs	r3, r3, r2
    1b4e:	607b      	str	r3, [r7, #4]
        node = node->next;
    1b50:	693f      	ldr	r7, [r7, #16]
	//DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
    uint32_t elapsed = root->time_left;
    uint8_t count = 0;
    while (node) {
    1b52:	2f00      	cmp	r7, #0
    1b54:	d1f9      	bne.n	1b4a <update_timers+0x16>
    1b56:	684d      	ldr	r5, [r1, #4]
        }
        // list is set, now just use new_handler


        // deal with the front timer in that list
        struct Timer* head = root;
    1b58:	f240 59d0 	movw	r9, #1488	; 0x5d0
    1b5c:	f2c2 0900 	movt	r9, #8192	; 0x2000
	//DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
    uint32_t elapsed = root->time_left;
    uint8_t count = 0;
    while (node) {
    1b60:	46b8      	mov	r8, r7
            free(head);
        }

        else {
            head->time_left = head->period;
            head->next = NULL;
    1b62:	46ba      	mov	sl, r7
    struct Handler* handlers_root = NULL;
    struct Handler* handlers_tail = NULL;


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
    1b64:	bb1d      	cbnz	r5, 1bae <update_timers+0x7a>

        // handlers list tail insert
        struct Handler* new_handler = malloc(sizeof(struct Handler));
    1b66:	200c      	movs	r0, #12
    1b68:	f002 fd5a 	bl	4620 <malloc>
    1b6c:	4604      	mov	r4, r0
        new_handler->handler = NULL;
        new_handler->next = NULL;
    1b6e:	6045      	str	r5, [r0, #4]
    // second, deal with the zeroed timer
    while (root->time_left == 0) {

        // handlers list tail insert
        struct Handler* new_handler = malloc(sizeof(struct Handler));
        new_handler->handler = NULL;
    1b70:	6005      	str	r5, [r0, #0]
        new_handler->next = NULL;

        if (handlers_root == NULL) {
    1b72:	f1b8 0f00 	cmp.w	r8, #0
    1b76:	d027      	beq.n	1bc8 <update_timers+0x94>
        	handlers_root = new_handler;
            handlers_tail = new_handler;
        }
        else {
        	handlers_tail->next = new_handler;
    1b78:	6078      	str	r0, [r7, #4]
        }
        // list is set, now just use new_handler


        // deal with the front timer in that list
        struct Timer* head = root;
    1b7a:	6830      	ldr	r0, [r6, #0]
        root = head->next;

        new_handler->handler = head->handler;
        new_handler->arg = head->arg;
        if (head->mode == ONE_SHOT) {
    1b7c:	68c7      	ldr	r7, [r0, #12]
        // list is set, now just use new_handler


        // deal with the front timer in that list
        struct Timer* head = root;
        root = head->next;
    1b7e:	6902      	ldr	r2, [r0, #16]

        new_handler->handler = head->handler;
    1b80:	6805      	ldr	r5, [r0, #0]
        new_handler->arg = head->arg;
    1b82:	6941      	ldr	r1, [r0, #20]
        if (head->mode == ONE_SHOT) {
    1b84:	2f01      	cmp	r7, #1

        // deal with the front timer in that list
        struct Timer* head = root;
        root = head->next;

        new_handler->handler = head->handler;
    1b86:	6025      	str	r5, [r4, #0]
        new_handler->arg = head->arg;
    1b88:	60a1      	str	r1, [r4, #8]
        // list is set, now just use new_handler


        // deal with the front timer in that list
        struct Timer* head = root;
        root = head->next;
    1b8a:	6032      	str	r2, [r6, #0]

        new_handler->handler = head->handler;
        new_handler->arg = head->arg;
        if (head->mode == ONE_SHOT) {
    1b8c:	d01e      	beq.n	1bcc <update_timers+0x98>
            free(head);
        }

        else {
            head->time_left = head->period;
    1b8e:	6885      	ldr	r5, [r0, #8]
            head->next = NULL;
    1b90:	f8c0 a010 	str.w	sl, [r0, #16]
        if (head->mode == ONE_SHOT) {
            free(head);
        }

        else {
            head->time_left = head->period;
    1b94:	6045      	str	r5, [r0, #4]

// put new timer in list maintaining order least time remaining to most
void insert_timer(struct Timer* newtimer) {
	//DBG("inserting timer");
    // insert empty case
    if (root == NULL) {
    1b96:	b11a      	cbz	r2, 1ba0 <update_timers+0x6c>
        root = newtimer;
        return;
    }

    // front insert case
    if (newtimer->time_left < root->time_left) {
    1b98:	6853      	ldr	r3, [r2, #4]
    1b9a:	429d      	cmp	r5, r3
    1b9c:	d20e      	bcs.n	1bbc <update_timers+0x88>
    	//DBG("inserting timer at root");
        newtimer->next = root;
    1b9e:	6102      	str	r2, [r0, #16]
        root = newtimer;
    1ba0:	f8c9 0000 	str.w	r0, [r9]
    	pos = pos->next;
    }

    // insert after pos
    newtimer->next = pos->next;
    pos->next = newtimer;
    1ba4:	6830      	ldr	r0, [r6, #0]
    1ba6:	4627      	mov	r7, r4
    1ba8:	6845      	ldr	r5, [r0, #4]
    struct Handler* handlers_root = NULL;
    struct Handler* handlers_tail = NULL;


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
    1baa:	2d00      	cmp	r5, #0
    1bac:	d0db      	beq.n	1b66 <update_timers+0x32>
            insert_timer(head);
        }
    }

    return handlers_root;
}
    1bae:	4640      	mov	r0, r8
    1bb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    }

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
    1bb4:	685f      	ldr	r7, [r3, #4]
    1bb6:	42bd      	cmp	r5, r7
    1bb8:	d903      	bls.n	1bc2 <update_timers+0x8e>

    // front insert case
    if (newtimer->time_left < root->time_left) {
    	//DBG("inserting timer at root");
        newtimer->next = root;
        root = newtimer;
    1bba:	461a      	mov	r2, r3
    }

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
    1bbc:	6913      	ldr	r3, [r2, #16]
    1bbe:	2b00      	cmp	r3, #0
    1bc0:	d1f8      	bne.n	1bb4 <update_timers+0x80>
        //DBG("inserting timer in middle of list");
    	pos = pos->next;
    }

    // insert after pos
    newtimer->next = pos->next;
    1bc2:	6103      	str	r3, [r0, #16]
    pos->next = newtimer;
    1bc4:	6110      	str	r0, [r2, #16]
    1bc6:	e7ed      	b.n	1ba4 <update_timers+0x70>
        // handlers list tail insert
        struct Handler* new_handler = malloc(sizeof(struct Handler));
        new_handler->handler = NULL;
        new_handler->next = NULL;

        if (handlers_root == NULL) {
    1bc8:	4680      	mov	r8, r0
    1bca:	e7d6      	b.n	1b7a <update_timers+0x46>
        root = head->next;

        new_handler->handler = head->handler;
        new_handler->arg = head->arg;
        if (head->mode == ONE_SHOT) {
            free(head);
    1bcc:	f002 fd20 	bl	4610 <free>
    1bd0:	e7e8      	b.n	1ba4 <update_timers+0x70>
    1bd2:	bf00      	nop

00001bd4 <Timer1_IRQHandler>:
#define MS_TO_S 1000

// pointer to start of linked list
struct Timer* root = NULL;

void Timer1_IRQHandler(void) {
    1bd4:	b538      	push	{r3, r4, r5, lr}
	//DBG("TIOMER INTERURUPT");
    struct Handler* handlers = update_timers();
    1bd6:	f7ff ffad 	bl	1b34 <update_timers>
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
    TIMER->TIM1_RIS = 1U;
    1bda:	f245 0300 	movw	r3, #20480	; 0x5000
    1bde:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1be2:	2101      	movs	r1, #1
    1be4:	4604      	mov	r4, r0
    1be6:	6119      	str	r1, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
    1be8:	f3bf 8f4f 	dsb	sy

    MSS_TIM1_clear_irq();

    // if not empty, start the timer again
    if (root) {
    1bec:	f240 52d0 	movw	r2, #1488	; 0x5d0
    1bf0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1bf4:	6812      	ldr	r2, [r2, #0]
    1bf6:	b13a      	cbz	r2, 1c08 <Timer1_IRQHandler+0x34>
    	//DBG("restting hardware timer to fire at %d", root->time_left);
        MSS_TIM1_load_immediate(root->time_left);
    1bf8:	6850      	ldr	r0, [r2, #4]
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
    1bfa:	f240 0200 	movw	r2, #0
    1bfe:	f2c4 220a 	movt	r2, #16906	; 0x420a
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
    TIMER->TIM1_LOADVAL = load_value;
    1c02:	6058      	str	r0, [r3, #4]
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
    1c04:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        MSS_TIM1_start();
    }

    // call the timer handlers
    while (handlers) {
    1c08:	b90c      	cbnz	r4, 1c0e <Timer1_IRQHandler+0x3a>
    1c0a:	e009      	b.n	1c20 <Timer1_IRQHandler+0x4c>
    1c0c:	462c      	mov	r4, r5
    	//DBG("executing callback");
        handlers->handler(handlers->arg);
    1c0e:	68a0      	ldr	r0, [r4, #8]
    1c10:	6823      	ldr	r3, [r4, #0]
    1c12:	4798      	blx	r3

        struct Handler* tmp = handlers;
        handlers = handlers->next;
    1c14:	6865      	ldr	r5, [r4, #4]

        free(tmp);
    1c16:	4620      	mov	r0, r4
    1c18:	f002 fcfa 	bl	4610 <free>
        MSS_TIM1_load_immediate(root->time_left);
        MSS_TIM1_start();
    }

    // call the timer handlers
    while (handlers) {
    1c1c:	2d00      	cmp	r5, #0
    1c1e:	d1f5      	bne.n	1c0c <Timer1_IRQHandler+0x38>
    1c20:	bd38      	pop	{r3, r4, r5, pc}
    1c22:	bf00      	nop

00001c24 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
    1c24:	b480      	push	{r7}
    1c26:	b083      	sub	sp, #12
    1c28:	af00      	add	r7, sp, #0
    1c2a:	6078      	str	r0, [r7, #4]
    return -1;
    1c2c:	f04f 33ff 	mov.w	r3, #4294967295
}
    1c30:	4618      	mov	r0, r3
    1c32:	f107 070c 	add.w	r7, r7, #12
    1c36:	46bd      	mov	sp, r7
    1c38:	bc80      	pop	{r7}
    1c3a:	4770      	bx	lr

00001c3c <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
    1c3c:	b480      	push	{r7}
    1c3e:	b083      	sub	sp, #12
    1c40:	af00      	add	r7, sp, #0
    1c42:	6078      	str	r0, [r7, #4]
    1c44:	e7fe      	b.n	1c44 <_exit+0x8>
    1c46:	bf00      	nop

00001c48 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    1c48:	b480      	push	{r7}
    1c4a:	b083      	sub	sp, #12
    1c4c:	af00      	add	r7, sp, #0
    1c4e:	6078      	str	r0, [r7, #4]
    1c50:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    1c52:	683b      	ldr	r3, [r7, #0]
    1c54:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    1c58:	605a      	str	r2, [r3, #4]
    return 0;
    1c5a:	f04f 0300 	mov.w	r3, #0
}
    1c5e:	4618      	mov	r0, r3
    1c60:	f107 070c 	add.w	r7, r7, #12
    1c64:	46bd      	mov	sp, r7
    1c66:	bc80      	pop	{r7}
    1c68:	4770      	bx	lr
    1c6a:	bf00      	nop

00001c6c <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    1c6c:	b480      	push	{r7}
    1c6e:	b083      	sub	sp, #12
    1c70:	af00      	add	r7, sp, #0
    1c72:	6078      	str	r0, [r7, #4]
    return 1;
    1c74:	f04f 0301 	mov.w	r3, #1
}
    1c78:	4618      	mov	r0, r3
    1c7a:	f107 070c 	add.w	r7, r7, #12
    1c7e:	46bd      	mov	sp, r7
    1c80:	bc80      	pop	{r7}
    1c82:	4770      	bx	lr

00001c84 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    1c84:	b480      	push	{r7}
    1c86:	b085      	sub	sp, #20
    1c88:	af00      	add	r7, sp, #0
    1c8a:	60f8      	str	r0, [r7, #12]
    1c8c:	60b9      	str	r1, [r7, #8]
    1c8e:	607a      	str	r2, [r7, #4]
    return 0;
    1c90:	f04f 0300 	mov.w	r3, #0
}
    1c94:	4618      	mov	r0, r3
    1c96:	f107 0714 	add.w	r7, r7, #20
    1c9a:	46bd      	mov	sp, r7
    1c9c:	bc80      	pop	{r7}
    1c9e:	4770      	bx	lr

00001ca0 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    1ca0:	b480      	push	{r7}
    1ca2:	b085      	sub	sp, #20
    1ca4:	af00      	add	r7, sp, #0
    1ca6:	60f8      	str	r0, [r7, #12]
    1ca8:	60b9      	str	r1, [r7, #8]
    1caa:	607a      	str	r2, [r7, #4]
    return 0;
    1cac:	f04f 0300 	mov.w	r3, #0
}
    1cb0:	4618      	mov	r0, r3
    1cb2:	f107 0714 	add.w	r7, r7, #20
    1cb6:	46bd      	mov	sp, r7
    1cb8:	bc80      	pop	{r7}
    1cba:	4770      	bx	lr

00001cbc <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    1cbc:	b580      	push	{r7, lr}
    1cbe:	b084      	sub	sp, #16
    1cc0:	af00      	add	r7, sp, #0
    1cc2:	60f8      	str	r0, [r7, #12]
    1cc4:	60b9      	str	r1, [r7, #8]
    1cc6:	607a      	str	r2, [r7, #4]
    1cc8:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
    1cca:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1cce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cd2:	681b      	ldr	r3, [r3, #0]
    1cd4:	2b00      	cmp	r3, #0
    1cd6:	d110      	bne.n	1cfa <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
    1cd8:	f240 6050 	movw	r0, #1616	; 0x650
    1cdc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1ce0:	f44f 4161 	mov.w	r1, #57600	; 0xe100
    1ce4:	f04f 0203 	mov.w	r2, #3
    1ce8:	f000 f87e 	bl	1de8 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
    1cec:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1cf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cf4:	f04f 0201 	mov.w	r2, #1
    1cf8:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    1cfa:	683b      	ldr	r3, [r7, #0]
    1cfc:	f240 6050 	movw	r0, #1616	; 0x650
    1d00:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1d04:	6879      	ldr	r1, [r7, #4]
    1d06:	461a      	mov	r2, r3
    1d08:	f000 f970 	bl	1fec <MSS_UART_polled_tx>
    
    return len;
    1d0c:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
    1d0e:	4618      	mov	r0, r3
    1d10:	f107 0710 	add.w	r7, r7, #16
    1d14:	46bd      	mov	sp, r7
    1d16:	bd80      	pop	{r7, pc}

00001d18 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    1d18:	b580      	push	{r7, lr}
    1d1a:	b084      	sub	sp, #16
    1d1c:	af00      	add	r7, sp, #0
    1d1e:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    1d20:	f240 53dc 	movw	r3, #1500	; 0x5dc
    1d24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d28:	681b      	ldr	r3, [r3, #0]
    1d2a:	2b00      	cmp	r3, #0
    1d2c:	d108      	bne.n	1d40 <_sbrk+0x28>
    {
      heap_end = &_end;
    1d2e:	f240 53dc 	movw	r3, #1500	; 0x5dc
    1d32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d36:	f240 7288 	movw	r2, #1928	; 0x788
    1d3a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1d3e:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    1d40:	f240 53dc 	movw	r3, #1500	; 0x5dc
    1d44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d48:	681b      	ldr	r3, [r3, #0]
    1d4a:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    1d4c:	f3ef 8308 	mrs	r3, MSP
    1d50:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
    1d52:	f240 53dc 	movw	r3, #1500	; 0x5dc
    1d56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d5a:	681a      	ldr	r2, [r3, #0]
    1d5c:	687b      	ldr	r3, [r7, #4]
    1d5e:	441a      	add	r2, r3
    1d60:	68fb      	ldr	r3, [r7, #12]
    1d62:	429a      	cmp	r2, r3
    1d64:	d90f      	bls.n	1d86 <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    1d66:	f04f 0000 	mov.w	r0, #0
    1d6a:	f04f 0101 	mov.w	r1, #1
    1d6e:	f64b 22f4 	movw	r2, #47860	; 0xbaf4
    1d72:	f2c0 0200 	movt	r2, #0
    1d76:	f04f 0319 	mov.w	r3, #25
    1d7a:	f7ff ff9f 	bl	1cbc <_write_r>
      _exit (1);
    1d7e:	f04f 0001 	mov.w	r0, #1
    1d82:	f7ff ff5b 	bl	1c3c <_exit>
    }
  
    heap_end += incr;
    1d86:	f240 53dc 	movw	r3, #1500	; 0x5dc
    1d8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d8e:	681a      	ldr	r2, [r3, #0]
    1d90:	687b      	ldr	r3, [r7, #4]
    1d92:	441a      	add	r2, r3
    1d94:	f240 53dc 	movw	r3, #1500	; 0x5dc
    1d98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d9c:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    1d9e:	68bb      	ldr	r3, [r7, #8]
}
    1da0:	4618      	mov	r0, r3
    1da2:	f107 0710 	add.w	r7, r7, #16
    1da6:	46bd      	mov	sp, r7
    1da8:	bd80      	pop	{r7, pc}
    1daa:	bf00      	nop

00001dac <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1dac:	b480      	push	{r7}
    1dae:	b083      	sub	sp, #12
    1db0:	af00      	add	r7, sp, #0
    1db2:	4603      	mov	r3, r0
    1db4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1db6:	f24e 1300 	movw	r3, #57600	; 0xe100
    1dba:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1dbe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1dc2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1dc6:	88f9      	ldrh	r1, [r7, #6]
    1dc8:	f001 011f 	and.w	r1, r1, #31
    1dcc:	f04f 0001 	mov.w	r0, #1
    1dd0:	fa00 f101 	lsl.w	r1, r0, r1
    1dd4:	f102 0260 	add.w	r2, r2, #96	; 0x60
    1dd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1ddc:	f107 070c 	add.w	r7, r7, #12
    1de0:	46bd      	mov	sp, r7
    1de2:	bc80      	pop	{r7}
    1de4:	4770      	bx	lr
    1de6:	bf00      	nop

00001de8 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    1de8:	b580      	push	{r7, lr}
    1dea:	b088      	sub	sp, #32
    1dec:	af00      	add	r7, sp, #0
    1dee:	60f8      	str	r0, [r7, #12]
    1df0:	60b9      	str	r1, [r7, #8]
    1df2:	4613      	mov	r3, r2
    1df4:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
    1df6:	f04f 0301 	mov.w	r3, #1
    1dfa:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
    1dfc:	f04f 0300 	mov.w	r3, #0
    1e00:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1e02:	68fa      	ldr	r2, [r7, #12]
    1e04:	f240 6350 	movw	r3, #1616	; 0x650
    1e08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e0c:	429a      	cmp	r2, r3
    1e0e:	d007      	beq.n	1e20 <MSS_UART_init+0x38>
    1e10:	68fa      	ldr	r2, [r7, #12]
    1e12:	f240 6328 	movw	r3, #1576	; 0x628
    1e16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e1a:	429a      	cmp	r2, r3
    1e1c:	d000      	beq.n	1e20 <MSS_UART_init+0x38>
    1e1e:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    1e20:	68bb      	ldr	r3, [r7, #8]
    1e22:	2b00      	cmp	r3, #0
    1e24:	d100      	bne.n	1e28 <MSS_UART_init+0x40>
    1e26:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    1e28:	f001 f94e 	bl	30c8 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    1e2c:	68fa      	ldr	r2, [r7, #12]
    1e2e:	f240 6350 	movw	r3, #1616	; 0x650
    1e32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e36:	429a      	cmp	r2, r3
    1e38:	d12e      	bne.n	1e98 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
    1e3a:	68fb      	ldr	r3, [r7, #12]
    1e3c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1e40:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    1e42:	68fb      	ldr	r3, [r7, #12]
    1e44:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    1e48:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    1e4a:	68fb      	ldr	r3, [r7, #12]
    1e4c:	f04f 020a 	mov.w	r2, #10
    1e50:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    1e52:	f240 0328 	movw	r3, #40	; 0x28
    1e56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e5a:	681b      	ldr	r3, [r3, #0]
    1e5c:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    1e5e:	f242 0300 	movw	r3, #8192	; 0x2000
    1e62:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1e66:	f242 0200 	movw	r2, #8192	; 0x2000
    1e6a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1e6e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1e70:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    1e74:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
    1e76:	f04f 000a 	mov.w	r0, #10
    1e7a:	f7ff ff97 	bl	1dac <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    1e7e:	f242 0300 	movw	r3, #8192	; 0x2000
    1e82:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1e86:	f242 0200 	movw	r2, #8192	; 0x2000
    1e8a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1e8e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1e90:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1e94:	631a      	str	r2, [r3, #48]	; 0x30
    1e96:	e031      	b.n	1efc <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
    1e98:	68fa      	ldr	r2, [r7, #12]
    1e9a:	f240 0300 	movw	r3, #0
    1e9e:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1ea2:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    1ea4:	68fa      	ldr	r2, [r7, #12]
    1ea6:	f240 0300 	movw	r3, #0
    1eaa:	f2c4 2320 	movt	r3, #16928	; 0x4220
    1eae:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
    1eb0:	68fb      	ldr	r3, [r7, #12]
    1eb2:	f04f 020b 	mov.w	r2, #11
    1eb6:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
    1eb8:	f240 032c 	movw	r3, #44	; 0x2c
    1ebc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ec0:	681b      	ldr	r3, [r3, #0]
    1ec2:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    1ec4:	f242 0300 	movw	r3, #8192	; 0x2000
    1ec8:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1ecc:	f242 0200 	movw	r2, #8192	; 0x2000
    1ed0:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1ed4:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1ed6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    1eda:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
    1edc:	f04f 000b 	mov.w	r0, #11
    1ee0:	f7ff ff64 	bl	1dac <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    1ee4:	f242 0300 	movw	r3, #8192	; 0x2000
    1ee8:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1eec:	f242 0200 	movw	r2, #8192	; 0x2000
    1ef0:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1ef4:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1ef6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    1efa:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    1efc:	68fb      	ldr	r3, [r7, #12]
    1efe:	681b      	ldr	r3, [r3, #0]
    1f00:	f04f 0200 	mov.w	r2, #0
    1f04:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    1f06:	68bb      	ldr	r3, [r7, #8]
    1f08:	2b00      	cmp	r3, #0
    1f0a:	d021      	beq.n	1f50 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    1f0c:	69ba      	ldr	r2, [r7, #24]
    1f0e:	68bb      	ldr	r3, [r7, #8]
    1f10:	fbb2 f3f3 	udiv	r3, r2, r3
    1f14:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    1f16:	69fb      	ldr	r3, [r7, #28]
    1f18:	f003 0308 	and.w	r3, r3, #8
    1f1c:	2b00      	cmp	r3, #0
    1f1e:	d006      	beq.n	1f2e <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    1f20:	69fb      	ldr	r3, [r7, #28]
    1f22:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1f26:	f103 0301 	add.w	r3, r3, #1
    1f2a:	61fb      	str	r3, [r7, #28]
    1f2c:	e003      	b.n	1f36 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    1f2e:	69fb      	ldr	r3, [r7, #28]
    1f30:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1f34:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    1f36:	69fa      	ldr	r2, [r7, #28]
    1f38:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1f3c:	429a      	cmp	r2, r3
    1f3e:	d900      	bls.n	1f42 <MSS_UART_init+0x15a>
    1f40:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    1f42:	69fa      	ldr	r2, [r7, #28]
    1f44:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1f48:	429a      	cmp	r2, r3
    1f4a:	d801      	bhi.n	1f50 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
    1f4c:	69fb      	ldr	r3, [r7, #28]
    1f4e:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    1f50:	68fb      	ldr	r3, [r7, #12]
    1f52:	685b      	ldr	r3, [r3, #4]
    1f54:	f04f 0201 	mov.w	r2, #1
    1f58:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    1f5c:	68fb      	ldr	r3, [r7, #12]
    1f5e:	681b      	ldr	r3, [r3, #0]
    1f60:	8afa      	ldrh	r2, [r7, #22]
    1f62:	ea4f 2212 	mov.w	r2, r2, lsr #8
    1f66:	b292      	uxth	r2, r2
    1f68:	b2d2      	uxtb	r2, r2
    1f6a:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    1f6c:	68fb      	ldr	r3, [r7, #12]
    1f6e:	681b      	ldr	r3, [r3, #0]
    1f70:	8afa      	ldrh	r2, [r7, #22]
    1f72:	b2d2      	uxtb	r2, r2
    1f74:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    1f76:	68fb      	ldr	r3, [r7, #12]
    1f78:	685b      	ldr	r3, [r3, #4]
    1f7a:	f04f 0200 	mov.w	r2, #0
    1f7e:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    1f82:	68fb      	ldr	r3, [r7, #12]
    1f84:	681b      	ldr	r3, [r3, #0]
    1f86:	79fa      	ldrb	r2, [r7, #7]
    1f88:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    1f8a:	68fb      	ldr	r3, [r7, #12]
    1f8c:	681b      	ldr	r3, [r3, #0]
    1f8e:	f04f 020e 	mov.w	r2, #14
    1f92:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    1f94:	68fb      	ldr	r3, [r7, #12]
    1f96:	685b      	ldr	r3, [r3, #4]
    1f98:	f04f 0200 	mov.w	r2, #0
    1f9c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    1fa0:	68fb      	ldr	r3, [r7, #12]
    1fa2:	f04f 0200 	mov.w	r2, #0
    1fa6:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    1fa8:	68fb      	ldr	r3, [r7, #12]
    1faa:	f04f 0200 	mov.w	r2, #0
    1fae:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    1fb0:	68fb      	ldr	r3, [r7, #12]
    1fb2:	f04f 0200 	mov.w	r2, #0
    1fb6:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    1fb8:	68fb      	ldr	r3, [r7, #12]
    1fba:	f04f 0200 	mov.w	r2, #0
    1fbe:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    1fc0:	68fa      	ldr	r2, [r7, #12]
    1fc2:	f242 23bd 	movw	r3, #8893	; 0x22bd
    1fc6:	f2c0 0300 	movt	r3, #0
    1fca:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    1fcc:	68fb      	ldr	r3, [r7, #12]
    1fce:	f04f 0200 	mov.w	r2, #0
    1fd2:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    1fd4:	68fb      	ldr	r3, [r7, #12]
    1fd6:	f04f 0200 	mov.w	r2, #0
    1fda:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    1fdc:	68fb      	ldr	r3, [r7, #12]
    1fde:	f04f 0200 	mov.w	r2, #0
    1fe2:	729a      	strb	r2, [r3, #10]
}
    1fe4:	f107 0720 	add.w	r7, r7, #32
    1fe8:	46bd      	mov	sp, r7
    1fea:	bd80      	pop	{r7, pc}

00001fec <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    1fec:	b480      	push	{r7}
    1fee:	b089      	sub	sp, #36	; 0x24
    1ff0:	af00      	add	r7, sp, #0
    1ff2:	60f8      	str	r0, [r7, #12]
    1ff4:	60b9      	str	r1, [r7, #8]
    1ff6:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
    1ff8:	f04f 0300 	mov.w	r3, #0
    1ffc:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1ffe:	68fa      	ldr	r2, [r7, #12]
    2000:	f240 6350 	movw	r3, #1616	; 0x650
    2004:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2008:	429a      	cmp	r2, r3
    200a:	d007      	beq.n	201c <MAIN_STACK_SIZE+0x1c>
    200c:	68fa      	ldr	r2, [r7, #12]
    200e:	f240 6328 	movw	r3, #1576	; 0x628
    2012:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2016:	429a      	cmp	r2, r3
    2018:	d000      	beq.n	201c <MAIN_STACK_SIZE+0x1c>
    201a:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    201c:	68bb      	ldr	r3, [r7, #8]
    201e:	2b00      	cmp	r3, #0
    2020:	d100      	bne.n	2024 <MAIN_STACK_SIZE+0x24>
    2022:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    2024:	687b      	ldr	r3, [r7, #4]
    2026:	2b00      	cmp	r3, #0
    2028:	d100      	bne.n	202c <MAIN_STACK_SIZE+0x2c>
    202a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    202c:	68fa      	ldr	r2, [r7, #12]
    202e:	f240 6350 	movw	r3, #1616	; 0x650
    2032:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2036:	429a      	cmp	r2, r3
    2038:	d006      	beq.n	2048 <MAIN_STACK_SIZE+0x48>
    203a:	68fa      	ldr	r2, [r7, #12]
    203c:	f240 6328 	movw	r3, #1576	; 0x628
    2040:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2044:	429a      	cmp	r2, r3
    2046:	d13d      	bne.n	20c4 <MAIN_STACK_SIZE+0xc4>
    2048:	68bb      	ldr	r3, [r7, #8]
    204a:	2b00      	cmp	r3, #0
    204c:	d03a      	beq.n	20c4 <MAIN_STACK_SIZE+0xc4>
    204e:	687b      	ldr	r3, [r7, #4]
    2050:	2b00      	cmp	r3, #0
    2052:	d037      	beq.n	20c4 <MAIN_STACK_SIZE+0xc4>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    2054:	68fb      	ldr	r3, [r7, #12]
    2056:	681b      	ldr	r3, [r3, #0]
    2058:	7d1b      	ldrb	r3, [r3, #20]
    205a:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    205c:	68fb      	ldr	r3, [r7, #12]
    205e:	7a9a      	ldrb	r2, [r3, #10]
    2060:	7efb      	ldrb	r3, [r7, #27]
    2062:	ea42 0303 	orr.w	r3, r2, r3
    2066:	b2da      	uxtb	r2, r3
    2068:	68fb      	ldr	r3, [r7, #12]
    206a:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    206c:	7efb      	ldrb	r3, [r7, #27]
    206e:	f003 0320 	and.w	r3, r3, #32
    2072:	2b00      	cmp	r3, #0
    2074:	d023      	beq.n	20be <MAIN_STACK_SIZE+0xbe>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    2076:	f04f 0310 	mov.w	r3, #16
    207a:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    207c:	687b      	ldr	r3, [r7, #4]
    207e:	2b0f      	cmp	r3, #15
    2080:	d801      	bhi.n	2086 <MAIN_STACK_SIZE+0x86>
                {
                    fill_size = tx_size;
    2082:	687b      	ldr	r3, [r7, #4]
    2084:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    2086:	f04f 0300 	mov.w	r3, #0
    208a:	617b      	str	r3, [r7, #20]
    208c:	e00e      	b.n	20ac <MAIN_STACK_SIZE+0xac>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    208e:	68fb      	ldr	r3, [r7, #12]
    2090:	681b      	ldr	r3, [r3, #0]
    2092:	68b9      	ldr	r1, [r7, #8]
    2094:	693a      	ldr	r2, [r7, #16]
    2096:	440a      	add	r2, r1
    2098:	7812      	ldrb	r2, [r2, #0]
    209a:	701a      	strb	r2, [r3, #0]
    209c:	693b      	ldr	r3, [r7, #16]
    209e:	f103 0301 	add.w	r3, r3, #1
    20a2:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    20a4:	697b      	ldr	r3, [r7, #20]
    20a6:	f103 0301 	add.w	r3, r3, #1
    20aa:	617b      	str	r3, [r7, #20]
    20ac:	697a      	ldr	r2, [r7, #20]
    20ae:	69fb      	ldr	r3, [r7, #28]
    20b0:	429a      	cmp	r2, r3
    20b2:	d3ec      	bcc.n	208e <MAIN_STACK_SIZE+0x8e>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    20b4:	687a      	ldr	r2, [r7, #4]
    20b6:	697b      	ldr	r3, [r7, #20]
    20b8:	ebc3 0302 	rsb	r3, r3, r2
    20bc:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
    20be:	687b      	ldr	r3, [r7, #4]
    20c0:	2b00      	cmp	r3, #0
    20c2:	d1c7      	bne.n	2054 <MAIN_STACK_SIZE+0x54>
    }
}
    20c4:	f107 0724 	add.w	r7, r7, #36	; 0x24
    20c8:	46bd      	mov	sp, r7
    20ca:	bc80      	pop	{r7}
    20cc:	4770      	bx	lr
    20ce:	bf00      	nop

000020d0 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
    20d0:	b480      	push	{r7}
    20d2:	b087      	sub	sp, #28
    20d4:	af00      	add	r7, sp, #0
    20d6:	6078      	str	r0, [r7, #4]
    20d8:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
    20da:	f04f 0300 	mov.w	r3, #0
    20de:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    20e0:	687a      	ldr	r2, [r7, #4]
    20e2:	f240 6350 	movw	r3, #1616	; 0x650
    20e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20ea:	429a      	cmp	r2, r3
    20ec:	d007      	beq.n	20fe <MSS_UART_polled_tx_string+0x2e>
    20ee:	687a      	ldr	r2, [r7, #4]
    20f0:	f240 6328 	movw	r3, #1576	; 0x628
    20f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20f8:	429a      	cmp	r2, r3
    20fa:	d000      	beq.n	20fe <MSS_UART_polled_tx_string+0x2e>
    20fc:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
    20fe:	683b      	ldr	r3, [r7, #0]
    2100:	2b00      	cmp	r3, #0
    2102:	d100      	bne.n	2106 <MSS_UART_polled_tx_string+0x36>
    2104:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2106:	687a      	ldr	r2, [r7, #4]
    2108:	f240 6350 	movw	r3, #1616	; 0x650
    210c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2110:	429a      	cmp	r2, r3
    2112:	d006      	beq.n	2122 <MSS_UART_polled_tx_string+0x52>
    2114:	687a      	ldr	r2, [r7, #4]
    2116:	f240 6328 	movw	r3, #1576	; 0x628
    211a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    211e:	429a      	cmp	r2, r3
    2120:	d138      	bne.n	2194 <MSS_UART_polled_tx_string+0xc4>
    2122:	683b      	ldr	r3, [r7, #0]
    2124:	2b00      	cmp	r3, #0
    2126:	d035      	beq.n	2194 <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
    2128:	683a      	ldr	r2, [r7, #0]
    212a:	68bb      	ldr	r3, [r7, #8]
    212c:	4413      	add	r3, r2
    212e:	781b      	ldrb	r3, [r3, #0]
    2130:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    2132:	e02c      	b.n	218e <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
    2134:	687b      	ldr	r3, [r7, #4]
    2136:	681b      	ldr	r3, [r3, #0]
    2138:	7d1b      	ldrb	r3, [r3, #20]
    213a:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
    213c:	687b      	ldr	r3, [r7, #4]
    213e:	7a9a      	ldrb	r2, [r3, #10]
    2140:	7dfb      	ldrb	r3, [r7, #23]
    2142:	ea42 0303 	orr.w	r3, r2, r3
    2146:	b2da      	uxtb	r2, r3
    2148:	687b      	ldr	r3, [r7, #4]
    214a:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
    214c:	7dfb      	ldrb	r3, [r7, #23]
    214e:	f003 0320 	and.w	r3, r3, #32
    2152:	2b00      	cmp	r3, #0
    2154:	d0ee      	beq.n	2134 <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
    2156:	f04f 0300 	mov.w	r3, #0
    215a:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    215c:	e011      	b.n	2182 <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
    215e:	687b      	ldr	r3, [r7, #4]
    2160:	681b      	ldr	r3, [r3, #0]
    2162:	693a      	ldr	r2, [r7, #16]
    2164:	b2d2      	uxtb	r2, r2
    2166:	701a      	strb	r2, [r3, #0]
                ++fill_size;
    2168:	68fb      	ldr	r3, [r7, #12]
    216a:	f103 0301 	add.w	r3, r3, #1
    216e:	60fb      	str	r3, [r7, #12]
                char_idx++;
    2170:	68bb      	ldr	r3, [r7, #8]
    2172:	f103 0301 	add.w	r3, r3, #1
    2176:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
    2178:	683a      	ldr	r2, [r7, #0]
    217a:	68bb      	ldr	r3, [r7, #8]
    217c:	4413      	add	r3, r2
    217e:	781b      	ldrb	r3, [r3, #0]
    2180:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    2182:	693b      	ldr	r3, [r7, #16]
    2184:	2b00      	cmp	r3, #0
    2186:	d002      	beq.n	218e <MSS_UART_polled_tx_string+0xbe>
    2188:	68fb      	ldr	r3, [r7, #12]
    218a:	2b0f      	cmp	r3, #15
    218c:	d9e7      	bls.n	215e <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    218e:	693b      	ldr	r3, [r7, #16]
    2190:	2b00      	cmp	r3, #0
    2192:	d1cf      	bne.n	2134 <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
    2194:	f107 071c 	add.w	r7, r7, #28
    2198:	46bd      	mov	sp, r7
    219a:	bc80      	pop	{r7}
    219c:	4770      	bx	lr
    219e:	bf00      	nop

000021a0 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    21a0:	b580      	push	{r7, lr}
    21a2:	b084      	sub	sp, #16
    21a4:	af00      	add	r7, sp, #0
    21a6:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    21a8:	687a      	ldr	r2, [r7, #4]
    21aa:	f240 6350 	movw	r3, #1616	; 0x650
    21ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21b2:	429a      	cmp	r2, r3
    21b4:	d007      	beq.n	21c6 <MSS_UART_isr+0x26>
    21b6:	687a      	ldr	r2, [r7, #4]
    21b8:	f240 6328 	movw	r3, #1576	; 0x628
    21bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21c0:	429a      	cmp	r2, r3
    21c2:	d000      	beq.n	21c6 <MSS_UART_isr+0x26>
    21c4:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    21c6:	687a      	ldr	r2, [r7, #4]
    21c8:	f240 6350 	movw	r3, #1616	; 0x650
    21cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21d0:	429a      	cmp	r2, r3
    21d2:	d006      	beq.n	21e2 <MSS_UART_isr+0x42>
    21d4:	687a      	ldr	r2, [r7, #4]
    21d6:	f240 6328 	movw	r3, #1576	; 0x628
    21da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21de:	429a      	cmp	r2, r3
    21e0:	d167      	bne.n	22b2 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    21e2:	687b      	ldr	r3, [r7, #4]
    21e4:	681b      	ldr	r3, [r3, #0]
    21e6:	7a1b      	ldrb	r3, [r3, #8]
    21e8:	b2db      	uxtb	r3, r3
    21ea:	f003 030f 	and.w	r3, r3, #15
    21ee:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    21f0:	7bfb      	ldrb	r3, [r7, #15]
    21f2:	2b0c      	cmp	r3, #12
    21f4:	d854      	bhi.n	22a0 <MSS_UART_isr+0x100>
    21f6:	a201      	add	r2, pc, #4	; (adr r2, 21fc <MSS_UART_isr+0x5c>)
    21f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    21fc:	00002231 	.word	0x00002231
    2200:	000022a1 	.word	0x000022a1
    2204:	0000224d 	.word	0x0000224d
    2208:	000022a1 	.word	0x000022a1
    220c:	00002269 	.word	0x00002269
    2210:	000022a1 	.word	0x000022a1
    2214:	00002285 	.word	0x00002285
    2218:	000022a1 	.word	0x000022a1
    221c:	000022a1 	.word	0x000022a1
    2220:	000022a1 	.word	0x000022a1
    2224:	000022a1 	.word	0x000022a1
    2228:	000022a1 	.word	0x000022a1
    222c:	00002269 	.word	0x00002269
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    2230:	687b      	ldr	r3, [r7, #4]
    2232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2234:	2b00      	cmp	r3, #0
    2236:	d100      	bne.n	223a <MSS_UART_isr+0x9a>
    2238:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    223a:	687b      	ldr	r3, [r7, #4]
    223c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    223e:	2b00      	cmp	r3, #0
    2240:	d030      	beq.n	22a4 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    2242:	687b      	ldr	r3, [r7, #4]
    2244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2246:	6878      	ldr	r0, [r7, #4]
    2248:	4798      	blx	r3
                }
            }
            break;
    224a:	e032      	b.n	22b2 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    224c:	687b      	ldr	r3, [r7, #4]
    224e:	6a1b      	ldr	r3, [r3, #32]
    2250:	2b00      	cmp	r3, #0
    2252:	d100      	bne.n	2256 <MSS_UART_isr+0xb6>
    2254:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    2256:	687b      	ldr	r3, [r7, #4]
    2258:	6a1b      	ldr	r3, [r3, #32]
    225a:	2b00      	cmp	r3, #0
    225c:	d024      	beq.n	22a8 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    225e:	687b      	ldr	r3, [r7, #4]
    2260:	6a1b      	ldr	r3, [r3, #32]
    2262:	6878      	ldr	r0, [r7, #4]
    2264:	4798      	blx	r3
                }
            }
            break;
    2266:	e024      	b.n	22b2 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    2268:	687b      	ldr	r3, [r7, #4]
    226a:	69db      	ldr	r3, [r3, #28]
    226c:	2b00      	cmp	r3, #0
    226e:	d100      	bne.n	2272 <MSS_UART_isr+0xd2>
    2270:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    2272:	687b      	ldr	r3, [r7, #4]
    2274:	69db      	ldr	r3, [r3, #28]
    2276:	2b00      	cmp	r3, #0
    2278:	d018      	beq.n	22ac <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    227a:	687b      	ldr	r3, [r7, #4]
    227c:	69db      	ldr	r3, [r3, #28]
    227e:	6878      	ldr	r0, [r7, #4]
    2280:	4798      	blx	r3
                }
            }
            break;
    2282:	e016      	b.n	22b2 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    2284:	687b      	ldr	r3, [r7, #4]
    2286:	699b      	ldr	r3, [r3, #24]
    2288:	2b00      	cmp	r3, #0
    228a:	d100      	bne.n	228e <MSS_UART_isr+0xee>
    228c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    228e:	687b      	ldr	r3, [r7, #4]
    2290:	699b      	ldr	r3, [r3, #24]
    2292:	2b00      	cmp	r3, #0
    2294:	d00c      	beq.n	22b0 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    2296:	687b      	ldr	r3, [r7, #4]
    2298:	699b      	ldr	r3, [r3, #24]
    229a:	6878      	ldr	r0, [r7, #4]
    229c:	4798      	blx	r3
                }
            }
            break;
    229e:	e008      	b.n	22b2 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    22a0:	be00      	bkpt	0x0000
    22a2:	e006      	b.n	22b2 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    22a4:	bf00      	nop
    22a6:	e004      	b.n	22b2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    22a8:	bf00      	nop
    22aa:	e002      	b.n	22b2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    22ac:	bf00      	nop
    22ae:	e000      	b.n	22b2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    22b0:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    22b2:	f107 0710 	add.w	r7, r7, #16
    22b6:	46bd      	mov	sp, r7
    22b8:	bd80      	pop	{r7, pc}
    22ba:	bf00      	nop

000022bc <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    22bc:	b480      	push	{r7}
    22be:	b087      	sub	sp, #28
    22c0:	af00      	add	r7, sp, #0
    22c2:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    22c4:	687a      	ldr	r2, [r7, #4]
    22c6:	f240 6350 	movw	r3, #1616	; 0x650
    22ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22ce:	429a      	cmp	r2, r3
    22d0:	d007      	beq.n	22e2 <default_tx_handler+0x26>
    22d2:	687a      	ldr	r2, [r7, #4]
    22d4:	f240 6328 	movw	r3, #1576	; 0x628
    22d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22dc:	429a      	cmp	r2, r3
    22de:	d000      	beq.n	22e2 <default_tx_handler+0x26>
    22e0:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    22e2:	687b      	ldr	r3, [r7, #4]
    22e4:	68db      	ldr	r3, [r3, #12]
    22e6:	2b00      	cmp	r3, #0
    22e8:	d100      	bne.n	22ec <default_tx_handler+0x30>
    22ea:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    22ec:	687b      	ldr	r3, [r7, #4]
    22ee:	691b      	ldr	r3, [r3, #16]
    22f0:	2b00      	cmp	r3, #0
    22f2:	d100      	bne.n	22f6 <default_tx_handler+0x3a>
    22f4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    22f6:	687a      	ldr	r2, [r7, #4]
    22f8:	f240 6350 	movw	r3, #1616	; 0x650
    22fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2300:	429a      	cmp	r2, r3
    2302:	d006      	beq.n	2312 <default_tx_handler+0x56>
    2304:	687a      	ldr	r2, [r7, #4]
    2306:	f240 6328 	movw	r3, #1576	; 0x628
    230a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    230e:	429a      	cmp	r2, r3
    2310:	d152      	bne.n	23b8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    2312:	687b      	ldr	r3, [r7, #4]
    2314:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2316:	2b00      	cmp	r3, #0
    2318:	d04e      	beq.n	23b8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    231a:	687b      	ldr	r3, [r7, #4]
    231c:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    231e:	2b00      	cmp	r3, #0
    2320:	d04a      	beq.n	23b8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    2322:	687b      	ldr	r3, [r7, #4]
    2324:	681b      	ldr	r3, [r3, #0]
    2326:	7d1b      	ldrb	r3, [r3, #20]
    2328:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    232a:	687b      	ldr	r3, [r7, #4]
    232c:	7a9a      	ldrb	r2, [r3, #10]
    232e:	7afb      	ldrb	r3, [r7, #11]
    2330:	ea42 0303 	orr.w	r3, r2, r3
    2334:	b2da      	uxtb	r2, r3
    2336:	687b      	ldr	r3, [r7, #4]
    2338:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    233a:	7afb      	ldrb	r3, [r7, #11]
    233c:	f003 0320 	and.w	r3, r3, #32
    2340:	2b00      	cmp	r3, #0
    2342:	d029      	beq.n	2398 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    2344:	f04f 0310 	mov.w	r3, #16
    2348:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    234a:	687b      	ldr	r3, [r7, #4]
    234c:	691a      	ldr	r2, [r3, #16]
    234e:	687b      	ldr	r3, [r7, #4]
    2350:	695b      	ldr	r3, [r3, #20]
    2352:	ebc3 0302 	rsb	r3, r3, r2
    2356:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    2358:	697b      	ldr	r3, [r7, #20]
    235a:	2b0f      	cmp	r3, #15
    235c:	d801      	bhi.n	2362 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    235e:	697b      	ldr	r3, [r7, #20]
    2360:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    2362:	f04f 0300 	mov.w	r3, #0
    2366:	60fb      	str	r3, [r7, #12]
    2368:	e012      	b.n	2390 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    236a:	687b      	ldr	r3, [r7, #4]
    236c:	681b      	ldr	r3, [r3, #0]
    236e:	687a      	ldr	r2, [r7, #4]
    2370:	68d1      	ldr	r1, [r2, #12]
    2372:	687a      	ldr	r2, [r7, #4]
    2374:	6952      	ldr	r2, [r2, #20]
    2376:	440a      	add	r2, r1
    2378:	7812      	ldrb	r2, [r2, #0]
    237a:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    237c:	687b      	ldr	r3, [r7, #4]
    237e:	695b      	ldr	r3, [r3, #20]
    2380:	f103 0201 	add.w	r2, r3, #1
    2384:	687b      	ldr	r3, [r7, #4]
    2386:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    2388:	68fb      	ldr	r3, [r7, #12]
    238a:	f103 0301 	add.w	r3, r3, #1
    238e:	60fb      	str	r3, [r7, #12]
    2390:	68fa      	ldr	r2, [r7, #12]
    2392:	693b      	ldr	r3, [r7, #16]
    2394:	429a      	cmp	r2, r3
    2396:	d3e8      	bcc.n	236a <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    2398:	687b      	ldr	r3, [r7, #4]
    239a:	695a      	ldr	r2, [r3, #20]
    239c:	687b      	ldr	r3, [r7, #4]
    239e:	691b      	ldr	r3, [r3, #16]
    23a0:	429a      	cmp	r2, r3
    23a2:	d109      	bne.n	23b8 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    23a4:	687b      	ldr	r3, [r7, #4]
    23a6:	f04f 0200 	mov.w	r2, #0
    23aa:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    23ac:	687b      	ldr	r3, [r7, #4]
    23ae:	685b      	ldr	r3, [r3, #4]
    23b0:	f04f 0200 	mov.w	r2, #0
    23b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    23b8:	f107 071c 	add.w	r7, r7, #28
    23bc:	46bd      	mov	sp, r7
    23be:	bc80      	pop	{r7}
    23c0:	4770      	bx	lr
    23c2:	bf00      	nop

000023c4 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    23c4:	4668      	mov	r0, sp
    23c6:	f020 0107 	bic.w	r1, r0, #7
    23ca:	468d      	mov	sp, r1
    23cc:	b589      	push	{r0, r3, r7, lr}
    23ce:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    23d0:	f240 6050 	movw	r0, #1616	; 0x650
    23d4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    23d8:	f7ff fee2 	bl	21a0 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    23dc:	f04f 000a 	mov.w	r0, #10
    23e0:	f7ff fce4 	bl	1dac <NVIC_ClearPendingIRQ>
}
    23e4:	46bd      	mov	sp, r7
    23e6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    23ea:	4685      	mov	sp, r0
    23ec:	4770      	bx	lr
    23ee:	bf00      	nop

000023f0 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    23f0:	4668      	mov	r0, sp
    23f2:	f020 0107 	bic.w	r1, r0, #7
    23f6:	468d      	mov	sp, r1
    23f8:	b589      	push	{r0, r3, r7, lr}
    23fa:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    23fc:	f240 6028 	movw	r0, #1576	; 0x628
    2400:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2404:	f7ff fecc 	bl	21a0 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    2408:	f04f 000b 	mov.w	r0, #11
    240c:	f7ff fcce 	bl	1dac <NVIC_ClearPendingIRQ>
}
    2410:	46bd      	mov	sp, r7
    2412:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2416:	4685      	mov	sp, r0
    2418:	4770      	bx	lr
    241a:	bf00      	nop

0000241c <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    241c:	b480      	push	{r7}
    241e:	b083      	sub	sp, #12
    2420:	af00      	add	r7, sp, #0
    2422:	4603      	mov	r3, r0
    2424:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2426:	f24e 1300 	movw	r3, #57600	; 0xe100
    242a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    242e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2432:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2436:	88f9      	ldrh	r1, [r7, #6]
    2438:	f001 011f 	and.w	r1, r1, #31
    243c:	f04f 0001 	mov.w	r0, #1
    2440:	fa00 f101 	lsl.w	r1, r0, r1
    2444:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2448:	f107 070c 	add.w	r7, r7, #12
    244c:	46bd      	mov	sp, r7
    244e:	bc80      	pop	{r7}
    2450:	4770      	bx	lr
    2452:	bf00      	nop

00002454 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    2454:	b480      	push	{r7}
    2456:	b083      	sub	sp, #12
    2458:	af00      	add	r7, sp, #0
    245a:	4603      	mov	r3, r0
    245c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    245e:	f24e 1300 	movw	r3, #57600	; 0xe100
    2462:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2466:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    246a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    246e:	88f9      	ldrh	r1, [r7, #6]
    2470:	f001 011f 	and.w	r1, r1, #31
    2474:	f04f 0001 	mov.w	r0, #1
    2478:	fa00 f101 	lsl.w	r1, r0, r1
    247c:	f102 0220 	add.w	r2, r2, #32
    2480:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2484:	f107 070c 	add.w	r7, r7, #12
    2488:	46bd      	mov	sp, r7
    248a:	bc80      	pop	{r7}
    248c:	4770      	bx	lr
    248e:	bf00      	nop

00002490 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2490:	b480      	push	{r7}
    2492:	b083      	sub	sp, #12
    2494:	af00      	add	r7, sp, #0
    2496:	4603      	mov	r3, r0
    2498:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    249a:	f24e 1300 	movw	r3, #57600	; 0xe100
    249e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    24a2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    24a6:	ea4f 1252 	mov.w	r2, r2, lsr #5
    24aa:	88f9      	ldrh	r1, [r7, #6]
    24ac:	f001 011f 	and.w	r1, r1, #31
    24b0:	f04f 0001 	mov.w	r0, #1
    24b4:	fa00 f101 	lsl.w	r1, r0, r1
    24b8:	f102 0260 	add.w	r2, r2, #96	; 0x60
    24bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    24c0:	f107 070c 	add.w	r7, r7, #12
    24c4:	46bd      	mov	sp, r7
    24c6:	bc80      	pop	{r7}
    24c8:	4770      	bx	lr
    24ca:	bf00      	nop

000024cc <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
    24cc:	b580      	push	{r7, lr}
    24ce:	b084      	sub	sp, #16
    24d0:	af00      	add	r7, sp, #0
    24d2:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    24d4:	687a      	ldr	r2, [r7, #4]
    24d6:	f240 63fc 	movw	r3, #1788	; 0x6fc
    24da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24de:	429a      	cmp	r2, r3
    24e0:	d007      	beq.n	24f2 <MSS_SPI_init+0x26>
    24e2:	687a      	ldr	r2, [r7, #4]
    24e4:	f240 6378 	movw	r3, #1656	; 0x678
    24e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24ec:	429a      	cmp	r2, r3
    24ee:	d000      	beq.n	24f2 <MSS_SPI_init+0x26>
    24f0:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    24f2:	687b      	ldr	r3, [r7, #4]
    24f4:	889b      	ldrh	r3, [r3, #4]
    24f6:	b21b      	sxth	r3, r3
    24f8:	4618      	mov	r0, r3
    24fa:	f7ff ffab 	bl	2454 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    24fe:	6878      	ldr	r0, [r7, #4]
    2500:	f04f 0100 	mov.w	r1, #0
    2504:	f04f 0284 	mov.w	r2, #132	; 0x84
    2508:	f002 fc2c 	bl	4d64 <memset>
    
    this_spi->cmd_done = 1u;
    250c:	687b      	ldr	r3, [r7, #4]
    250e:	f04f 0201 	mov.w	r2, #1
    2512:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    2514:	f04f 0300 	mov.w	r3, #0
    2518:	81fb      	strh	r3, [r7, #14]
    251a:	e00d      	b.n	2538 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    251c:	89fb      	ldrh	r3, [r7, #14]
    251e:	687a      	ldr	r2, [r7, #4]
    2520:	f103 0306 	add.w	r3, r3, #6
    2524:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2528:	4413      	add	r3, r2
    252a:	f04f 32ff 	mov.w	r2, #4294967295
    252e:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    2530:	89fb      	ldrh	r3, [r7, #14]
    2532:	f103 0301 	add.w	r3, r3, #1
    2536:	81fb      	strh	r3, [r7, #14]
    2538:	89fb      	ldrh	r3, [r7, #14]
    253a:	2b07      	cmp	r3, #7
    253c:	d9ee      	bls.n	251c <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
    253e:	687a      	ldr	r2, [r7, #4]
    2540:	f240 63fc 	movw	r3, #1788	; 0x6fc
    2544:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2548:	429a      	cmp	r2, r3
    254a:	d126      	bne.n	259a <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
    254c:	687a      	ldr	r2, [r7, #4]
    254e:	f241 0300 	movw	r3, #4096	; 0x1000
    2552:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2556:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    2558:	687b      	ldr	r3, [r7, #4]
    255a:	f04f 020c 	mov.w	r2, #12
    255e:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    2560:	f242 0300 	movw	r3, #8192	; 0x2000
    2564:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2568:	f242 0200 	movw	r2, #8192	; 0x2000
    256c:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2570:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2572:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    2576:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    2578:	f04f 000c 	mov.w	r0, #12
    257c:	f7ff ff88 	bl	2490 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    2580:	f242 0300 	movw	r3, #8192	; 0x2000
    2584:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2588:	f242 0200 	movw	r2, #8192	; 0x2000
    258c:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2590:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2592:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    2596:	631a      	str	r2, [r3, #48]	; 0x30
    2598:	e025      	b.n	25e6 <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
    259a:	687a      	ldr	r2, [r7, #4]
    259c:	f241 0300 	movw	r3, #4096	; 0x1000
    25a0:	f2c4 0301 	movt	r3, #16385	; 0x4001
    25a4:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    25a6:	687b      	ldr	r3, [r7, #4]
    25a8:	f04f 020d 	mov.w	r2, #13
    25ac:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    25ae:	f242 0300 	movw	r3, #8192	; 0x2000
    25b2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    25b6:	f242 0200 	movw	r2, #8192	; 0x2000
    25ba:	f2ce 0204 	movt	r2, #57348	; 0xe004
    25be:	6b12      	ldr	r2, [r2, #48]	; 0x30
    25c0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    25c4:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    25c6:	f04f 000d 	mov.w	r0, #13
    25ca:	f7ff ff61 	bl	2490 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    25ce:	f242 0300 	movw	r3, #8192	; 0x2000
    25d2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    25d6:	f242 0200 	movw	r2, #8192	; 0x2000
    25da:	f2ce 0204 	movt	r2, #57348	; 0xe004
    25de:	6b12      	ldr	r2, [r2, #48]	; 0x30
    25e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    25e4:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    25e6:	687b      	ldr	r3, [r7, #4]
    25e8:	681b      	ldr	r3, [r3, #0]
    25ea:	687a      	ldr	r2, [r7, #4]
    25ec:	6812      	ldr	r2, [r2, #0]
    25ee:	6812      	ldr	r2, [r2, #0]
    25f0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    25f4:	601a      	str	r2, [r3, #0]
}
    25f6:	f107 0710 	add.w	r7, r7, #16
    25fa:	46bd      	mov	sp, r7
    25fc:	bd80      	pop	{r7, pc}
    25fe:	bf00      	nop

00002600 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
    2600:	b580      	push	{r7, lr}
    2602:	b08a      	sub	sp, #40	; 0x28
    2604:	af00      	add	r7, sp, #0
    2606:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
    2608:	687b      	ldr	r3, [r7, #4]
    260a:	681b      	ldr	r3, [r3, #0]
    260c:	681b      	ldr	r3, [r3, #0]
    260e:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
    2610:	687b      	ldr	r3, [r7, #4]
    2612:	681b      	ldr	r3, [r3, #0]
    2614:	699b      	ldr	r3, [r3, #24]
    2616:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
    2618:	687b      	ldr	r3, [r7, #4]
    261a:	681b      	ldr	r3, [r3, #0]
    261c:	685b      	ldr	r3, [r3, #4]
    261e:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
    2620:	687b      	ldr	r3, [r7, #4]
    2622:	681b      	ldr	r3, [r3, #0]
    2624:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2626:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
    2628:	687b      	ldr	r3, [r7, #4]
    262a:	681b      	ldr	r3, [r3, #0]
    262c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    262e:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
    2630:	687b      	ldr	r3, [r7, #4]
    2632:	681b      	ldr	r3, [r3, #0]
    2634:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    2636:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
    2638:	687b      	ldr	r3, [r7, #4]
    263a:	681b      	ldr	r3, [r3, #0]
    263c:	69db      	ldr	r3, [r3, #28]
    263e:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
    2640:	687a      	ldr	r2, [r7, #4]
    2642:	f240 63fc 	movw	r3, #1788	; 0x6fc
    2646:	f2c2 0300 	movt	r3, #8192	; 0x2000
    264a:	429a      	cmp	r2, r3
    264c:	d12e      	bne.n	26ac <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
    264e:	687a      	ldr	r2, [r7, #4]
    2650:	f241 0300 	movw	r3, #4096	; 0x1000
    2654:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2658:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    265a:	687b      	ldr	r3, [r7, #4]
    265c:	f04f 020c 	mov.w	r2, #12
    2660:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    2662:	f242 0300 	movw	r3, #8192	; 0x2000
    2666:	f2ce 0304 	movt	r3, #57348	; 0xe004
    266a:	f242 0200 	movw	r2, #8192	; 0x2000
    266e:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2672:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2674:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    2678:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    267a:	f04f 000c 	mov.w	r0, #12
    267e:	f7ff ff07 	bl	2490 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    2682:	f242 0300 	movw	r3, #8192	; 0x2000
    2686:	f2ce 0304 	movt	r3, #57348	; 0xe004
    268a:	f242 0200 	movw	r2, #8192	; 0x2000
    268e:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2692:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2694:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    2698:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    269a:	687b      	ldr	r3, [r7, #4]
    269c:	681b      	ldr	r3, [r3, #0]
    269e:	687a      	ldr	r2, [r7, #4]
    26a0:	6812      	ldr	r2, [r2, #0]
    26a2:	6812      	ldr	r2, [r2, #0]
    26a4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    26a8:	601a      	str	r2, [r3, #0]
    26aa:	e02d      	b.n	2708 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
    26ac:	687a      	ldr	r2, [r7, #4]
    26ae:	f241 0300 	movw	r3, #4096	; 0x1000
    26b2:	f2c4 0301 	movt	r3, #16385	; 0x4001
    26b6:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    26b8:	687b      	ldr	r3, [r7, #4]
    26ba:	f04f 020d 	mov.w	r2, #13
    26be:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    26c0:	f242 0300 	movw	r3, #8192	; 0x2000
    26c4:	f2ce 0304 	movt	r3, #57348	; 0xe004
    26c8:	f242 0200 	movw	r2, #8192	; 0x2000
    26cc:	f2ce 0204 	movt	r2, #57348	; 0xe004
    26d0:	6b12      	ldr	r2, [r2, #48]	; 0x30
    26d2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    26d6:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    26d8:	f04f 000d 	mov.w	r0, #13
    26dc:	f7ff fed8 	bl	2490 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    26e0:	f242 0300 	movw	r3, #8192	; 0x2000
    26e4:	f2ce 0304 	movt	r3, #57348	; 0xe004
    26e8:	f242 0200 	movw	r2, #8192	; 0x2000
    26ec:	f2ce 0204 	movt	r2, #57348	; 0xe004
    26f0:	6b12      	ldr	r2, [r2, #48]	; 0x30
    26f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    26f6:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    26f8:	687b      	ldr	r3, [r7, #4]
    26fa:	681b      	ldr	r3, [r3, #0]
    26fc:	687a      	ldr	r2, [r7, #4]
    26fe:	6812      	ldr	r2, [r2, #0]
    2700:	6812      	ldr	r2, [r2, #0]
    2702:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    2706:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
    2708:	68fb      	ldr	r3, [r7, #12]
    270a:	f023 0301 	bic.w	r3, r3, #1
    270e:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
    2710:	687b      	ldr	r3, [r7, #4]
    2712:	681b      	ldr	r3, [r3, #0]
    2714:	68fa      	ldr	r2, [r7, #12]
    2716:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
    2718:	687b      	ldr	r3, [r7, #4]
    271a:	681b      	ldr	r3, [r3, #0]
    271c:	693a      	ldr	r2, [r7, #16]
    271e:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
    2720:	687b      	ldr	r3, [r7, #4]
    2722:	681b      	ldr	r3, [r3, #0]
    2724:	697a      	ldr	r2, [r7, #20]
    2726:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    2728:	687b      	ldr	r3, [r7, #4]
    272a:	681b      	ldr	r3, [r3, #0]
    272c:	687a      	ldr	r2, [r7, #4]
    272e:	6812      	ldr	r2, [r2, #0]
    2730:	6812      	ldr	r2, [r2, #0]
    2732:	f042 0201 	orr.w	r2, r2, #1
    2736:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
    2738:	687b      	ldr	r3, [r7, #4]
    273a:	681b      	ldr	r3, [r3, #0]
    273c:	69ba      	ldr	r2, [r7, #24]
    273e:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
    2740:	687b      	ldr	r3, [r7, #4]
    2742:	681b      	ldr	r3, [r3, #0]
    2744:	69fa      	ldr	r2, [r7, #28]
    2746:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
    2748:	687b      	ldr	r3, [r7, #4]
    274a:	681b      	ldr	r3, [r3, #0]
    274c:	6a3a      	ldr	r2, [r7, #32]
    274e:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
    2750:	687b      	ldr	r3, [r7, #4]
    2752:	681b      	ldr	r3, [r3, #0]
    2754:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    2756:	61da      	str	r2, [r3, #28]
}
    2758:	f107 0728 	add.w	r7, r7, #40	; 0x28
    275c:	46bd      	mov	sp, r7
    275e:	bd80      	pop	{r7, pc}

00002760 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
    2760:	b580      	push	{r7, lr}
    2762:	b084      	sub	sp, #16
    2764:	af00      	add	r7, sp, #0
    2766:	60f8      	str	r0, [r7, #12]
    2768:	607a      	str	r2, [r7, #4]
    276a:	460a      	mov	r2, r1
    276c:	72fa      	strb	r2, [r7, #11]
    276e:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2770:	68fa      	ldr	r2, [r7, #12]
    2772:	f240 63fc 	movw	r3, #1788	; 0x6fc
    2776:	f2c2 0300 	movt	r3, #8192	; 0x2000
    277a:	429a      	cmp	r2, r3
    277c:	d007      	beq.n	278e <MSS_SPI_configure_master_mode+0x2e>
    277e:	68fa      	ldr	r2, [r7, #12]
    2780:	f240 6378 	movw	r3, #1656	; 0x678
    2784:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2788:	429a      	cmp	r2, r3
    278a:	d000      	beq.n	278e <MSS_SPI_configure_master_mode+0x2e>
    278c:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
    278e:	7afb      	ldrb	r3, [r7, #11]
    2790:	2b07      	cmp	r3, #7
    2792:	d900      	bls.n	2796 <MSS_SPI_configure_master_mode+0x36>
    2794:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
    2796:	7e3b      	ldrb	r3, [r7, #24]
    2798:	2b20      	cmp	r3, #32
    279a:	d900      	bls.n	279e <MSS_SPI_configure_master_mode+0x3e>
    279c:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    279e:	68fb      	ldr	r3, [r7, #12]
    27a0:	889b      	ldrh	r3, [r3, #4]
    27a2:	b21b      	sxth	r3, r3
    27a4:	4618      	mov	r0, r3
    27a6:	f7ff fe55 	bl	2454 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
    27aa:	68fb      	ldr	r3, [r7, #12]
    27ac:	f04f 0200 	mov.w	r2, #0
    27b0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    27b4:	68fb      	ldr	r3, [r7, #12]
    27b6:	681b      	ldr	r3, [r3, #0]
    27b8:	68fa      	ldr	r2, [r7, #12]
    27ba:	6812      	ldr	r2, [r2, #0]
    27bc:	6812      	ldr	r2, [r2, #0]
    27be:	f022 0201 	bic.w	r2, r2, #1
    27c2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
    27c4:	68fb      	ldr	r3, [r7, #12]
    27c6:	681b      	ldr	r3, [r3, #0]
    27c8:	68fa      	ldr	r2, [r7, #12]
    27ca:	6812      	ldr	r2, [r2, #0]
    27cc:	6812      	ldr	r2, [r2, #0]
    27ce:	f042 0202 	orr.w	r2, r2, #2
    27d2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    27d4:	68fb      	ldr	r3, [r7, #12]
    27d6:	681b      	ldr	r3, [r3, #0]
    27d8:	68fa      	ldr	r2, [r7, #12]
    27da:	6812      	ldr	r2, [r2, #0]
    27dc:	6812      	ldr	r2, [r2, #0]
    27de:	f042 0201 	orr.w	r2, r2, #1
    27e2:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
    27e4:	7afb      	ldrb	r3, [r7, #11]
    27e6:	2b07      	cmp	r3, #7
    27e8:	d83f      	bhi.n	286a <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    27ea:	687b      	ldr	r3, [r7, #4]
    27ec:	2b00      	cmp	r3, #0
    27ee:	d00b      	beq.n	2808 <MSS_SPI_configure_master_mode+0xa8>
    27f0:	687b      	ldr	r3, [r7, #4]
    27f2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    27f6:	d007      	beq.n	2808 <MSS_SPI_configure_master_mode+0xa8>
    27f8:	687b      	ldr	r3, [r7, #4]
    27fa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
    27fe:	d003      	beq.n	2808 <MSS_SPI_configure_master_mode+0xa8>
    2800:	687b      	ldr	r3, [r7, #4]
    2802:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
    2806:	d10f      	bne.n	2828 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
    2808:	7afa      	ldrb	r2, [r7, #11]
    280a:	6879      	ldr	r1, [r7, #4]
    280c:	f240 1302 	movw	r3, #258	; 0x102
    2810:	f2c2 4300 	movt	r3, #9216	; 0x2400
    2814:	ea41 0303 	orr.w	r3, r1, r3
    2818:	68f9      	ldr	r1, [r7, #12]
    281a:	f102 0206 	add.w	r2, r2, #6
    281e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    2822:	440a      	add	r2, r1
    2824:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    2826:	e00e      	b.n	2846 <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
    2828:	7afa      	ldrb	r2, [r7, #11]
    282a:	6879      	ldr	r1, [r7, #4]
    282c:	f240 1302 	movw	r3, #258	; 0x102
    2830:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2834:	ea41 0303 	orr.w	r3, r1, r3
    2838:	68f9      	ldr	r1, [r7, #12]
    283a:	f102 0206 	add.w	r2, r2, #6
    283e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    2842:	440a      	add	r2, r1
    2844:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
    2846:	7afb      	ldrb	r3, [r7, #11]
    2848:	68fa      	ldr	r2, [r7, #12]
    284a:	f103 0306 	add.w	r3, r3, #6
    284e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2852:	4413      	add	r3, r2
    2854:	7e3a      	ldrb	r2, [r7, #24]
    2856:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
    2858:	7afb      	ldrb	r3, [r7, #11]
    285a:	68fa      	ldr	r2, [r7, #12]
    285c:	f103 0306 	add.w	r3, r3, #6
    2860:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2864:	4413      	add	r3, r2
    2866:	78fa      	ldrb	r2, [r7, #3]
    2868:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    286a:	68fb      	ldr	r3, [r7, #12]
    286c:	889b      	ldrh	r3, [r3, #4]
    286e:	b21b      	sxth	r3, r3
    2870:	4618      	mov	r0, r3
    2872:	f7ff fdd3 	bl	241c <NVIC_EnableIRQ>
}
    2876:	f107 0710 	add.w	r7, r7, #16
    287a:	46bd      	mov	sp, r7
    287c:	bd80      	pop	{r7, pc}
    287e:	bf00      	nop

00002880 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    2880:	b580      	push	{r7, lr}
    2882:	b084      	sub	sp, #16
    2884:	af00      	add	r7, sp, #0
    2886:	6078      	str	r0, [r7, #4]
    2888:	460b      	mov	r3, r1
    288a:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    288c:	687a      	ldr	r2, [r7, #4]
    288e:	f240 63fc 	movw	r3, #1788	; 0x6fc
    2892:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2896:	429a      	cmp	r2, r3
    2898:	d007      	beq.n	28aa <MSS_SPI_set_slave_select+0x2a>
    289a:	687a      	ldr	r2, [r7, #4]
    289c:	f240 6378 	movw	r3, #1656	; 0x678
    28a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28a4:	429a      	cmp	r2, r3
    28a6:	d000      	beq.n	28aa <MSS_SPI_set_slave_select+0x2a>
    28a8:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    28aa:	687b      	ldr	r3, [r7, #4]
    28ac:	681b      	ldr	r3, [r3, #0]
    28ae:	681b      	ldr	r3, [r3, #0]
    28b0:	f003 0302 	and.w	r3, r3, #2
    28b4:	2b00      	cmp	r3, #0
    28b6:	d100      	bne.n	28ba <MSS_SPI_set_slave_select+0x3a>
    28b8:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
    28ba:	78fb      	ldrb	r3, [r7, #3]
    28bc:	687a      	ldr	r2, [r7, #4]
    28be:	f103 0306 	add.w	r3, r3, #6
    28c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    28c6:	4413      	add	r3, r2
    28c8:	685b      	ldr	r3, [r3, #4]
    28ca:	f1b3 3fff 	cmp.w	r3, #4294967295
    28ce:	d100      	bne.n	28d2 <MSS_SPI_set_slave_select+0x52>
    28d0:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    28d2:	687b      	ldr	r3, [r7, #4]
    28d4:	889b      	ldrh	r3, [r3, #4]
    28d6:	b21b      	sxth	r3, r3
    28d8:	4618      	mov	r0, r3
    28da:	f7ff fdbb 	bl	2454 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    28de:	687b      	ldr	r3, [r7, #4]
    28e0:	681b      	ldr	r3, [r3, #0]
    28e2:	689b      	ldr	r3, [r3, #8]
    28e4:	f003 0304 	and.w	r3, r3, #4
    28e8:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    28ea:	68fb      	ldr	r3, [r7, #12]
    28ec:	2b00      	cmp	r3, #0
    28ee:	d002      	beq.n	28f6 <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
    28f0:	6878      	ldr	r0, [r7, #4]
    28f2:	f7ff fe85 	bl	2600 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    28f6:	687b      	ldr	r3, [r7, #4]
    28f8:	681b      	ldr	r3, [r3, #0]
    28fa:	687a      	ldr	r2, [r7, #4]
    28fc:	6812      	ldr	r2, [r2, #0]
    28fe:	6812      	ldr	r2, [r2, #0]
    2900:	f022 0201 	bic.w	r2, r2, #1
    2904:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
    2906:	687b      	ldr	r3, [r7, #4]
    2908:	681a      	ldr	r2, [r3, #0]
    290a:	78fb      	ldrb	r3, [r7, #3]
    290c:	6879      	ldr	r1, [r7, #4]
    290e:	f103 0306 	add.w	r3, r3, #6
    2912:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2916:	440b      	add	r3, r1
    2918:	685b      	ldr	r3, [r3, #4]
    291a:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
    291c:	687b      	ldr	r3, [r7, #4]
    291e:	681a      	ldr	r2, [r3, #0]
    2920:	78fb      	ldrb	r3, [r7, #3]
    2922:	6879      	ldr	r1, [r7, #4]
    2924:	f103 0306 	add.w	r3, r3, #6
    2928:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    292c:	440b      	add	r3, r1
    292e:	7a5b      	ldrb	r3, [r3, #9]
    2930:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
    2932:	687b      	ldr	r3, [r7, #4]
    2934:	681a      	ldr	r2, [r3, #0]
    2936:	78fb      	ldrb	r3, [r7, #3]
    2938:	6879      	ldr	r1, [r7, #4]
    293a:	f103 0306 	add.w	r3, r3, #6
    293e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2942:	440b      	add	r3, r1
    2944:	7a1b      	ldrb	r3, [r3, #8]
    2946:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    2948:	687b      	ldr	r3, [r7, #4]
    294a:	681b      	ldr	r3, [r3, #0]
    294c:	687a      	ldr	r2, [r7, #4]
    294e:	6812      	ldr	r2, [r2, #0]
    2950:	6812      	ldr	r2, [r2, #0]
    2952:	f042 0201 	orr.w	r2, r2, #1
    2956:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
    2958:	687b      	ldr	r3, [r7, #4]
    295a:	681b      	ldr	r3, [r3, #0]
    295c:	687a      	ldr	r2, [r7, #4]
    295e:	6812      	ldr	r2, [r2, #0]
    2960:	69d1      	ldr	r1, [r2, #28]
    2962:	78fa      	ldrb	r2, [r7, #3]
    2964:	f04f 0001 	mov.w	r0, #1
    2968:	fa00 f202 	lsl.w	r2, r0, r2
    296c:	ea41 0202 	orr.w	r2, r1, r2
    2970:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    2972:	687b      	ldr	r3, [r7, #4]
    2974:	889b      	ldrh	r3, [r3, #4]
    2976:	b21b      	sxth	r3, r3
    2978:	4618      	mov	r0, r3
    297a:	f7ff fd4f 	bl	241c <NVIC_EnableIRQ>
}
    297e:	f107 0710 	add.w	r7, r7, #16
    2982:	46bd      	mov	sp, r7
    2984:	bd80      	pop	{r7, pc}
    2986:	bf00      	nop

00002988 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    2988:	b580      	push	{r7, lr}
    298a:	b084      	sub	sp, #16
    298c:	af00      	add	r7, sp, #0
    298e:	6078      	str	r0, [r7, #4]
    2990:	460b      	mov	r3, r1
    2992:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2994:	687a      	ldr	r2, [r7, #4]
    2996:	f240 63fc 	movw	r3, #1788	; 0x6fc
    299a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    299e:	429a      	cmp	r2, r3
    29a0:	d007      	beq.n	29b2 <MSS_SPI_clear_slave_select+0x2a>
    29a2:	687a      	ldr	r2, [r7, #4]
    29a4:	f240 6378 	movw	r3, #1656	; 0x678
    29a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29ac:	429a      	cmp	r2, r3
    29ae:	d000      	beq.n	29b2 <MSS_SPI_clear_slave_select+0x2a>
    29b0:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    29b2:	687b      	ldr	r3, [r7, #4]
    29b4:	681b      	ldr	r3, [r3, #0]
    29b6:	681b      	ldr	r3, [r3, #0]
    29b8:	f003 0302 	and.w	r3, r3, #2
    29bc:	2b00      	cmp	r3, #0
    29be:	d100      	bne.n	29c2 <MSS_SPI_clear_slave_select+0x3a>
    29c0:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    29c2:	687b      	ldr	r3, [r7, #4]
    29c4:	889b      	ldrh	r3, [r3, #4]
    29c6:	b21b      	sxth	r3, r3
    29c8:	4618      	mov	r0, r3
    29ca:	f7ff fd43 	bl	2454 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    29ce:	687b      	ldr	r3, [r7, #4]
    29d0:	681b      	ldr	r3, [r3, #0]
    29d2:	689b      	ldr	r3, [r3, #8]
    29d4:	f003 0304 	and.w	r3, r3, #4
    29d8:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    29da:	68fb      	ldr	r3, [r7, #12]
    29dc:	2b00      	cmp	r3, #0
    29de:	d002      	beq.n	29e6 <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
    29e0:	6878      	ldr	r0, [r7, #4]
    29e2:	f7ff fe0d 	bl	2600 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
    29e6:	687b      	ldr	r3, [r7, #4]
    29e8:	681b      	ldr	r3, [r3, #0]
    29ea:	687a      	ldr	r2, [r7, #4]
    29ec:	6812      	ldr	r2, [r2, #0]
    29ee:	69d1      	ldr	r1, [r2, #28]
    29f0:	78fa      	ldrb	r2, [r7, #3]
    29f2:	f04f 0001 	mov.w	r0, #1
    29f6:	fa00 f202 	lsl.w	r2, r0, r2
    29fa:	ea6f 0202 	mvn.w	r2, r2
    29fe:	ea01 0202 	and.w	r2, r1, r2
    2a02:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    2a04:	687b      	ldr	r3, [r7, #4]
    2a06:	889b      	ldrh	r3, [r3, #4]
    2a08:	b21b      	sxth	r3, r3
    2a0a:	4618      	mov	r0, r3
    2a0c:	f7ff fd06 	bl	241c <NVIC_EnableIRQ>
}
    2a10:	f107 0710 	add.w	r7, r7, #16
    2a14:	46bd      	mov	sp, r7
    2a16:	bd80      	pop	{r7, pc}

00002a18 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
    2a18:	b480      	push	{r7}
    2a1a:	b087      	sub	sp, #28
    2a1c:	af00      	add	r7, sp, #0
    2a1e:	6078      	str	r0, [r7, #4]
    2a20:	6039      	str	r1, [r7, #0]
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2a22:	687a      	ldr	r2, [r7, #4]
    2a24:	f240 63fc 	movw	r3, #1788	; 0x6fc
    2a28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a2c:	429a      	cmp	r2, r3
    2a2e:	d007      	beq.n	2a40 <MSS_SPI_transfer_frame+0x28>
    2a30:	687a      	ldr	r2, [r7, #4]
    2a32:	f240 6378 	movw	r3, #1656	; 0x678
    2a36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a3a:	429a      	cmp	r2, r3
    2a3c:	d000      	beq.n	2a40 <MSS_SPI_transfer_frame+0x28>
    2a3e:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    2a40:	687b      	ldr	r3, [r7, #4]
    2a42:	681b      	ldr	r3, [r3, #0]
    2a44:	681b      	ldr	r3, [r3, #0]
    2a46:	f003 0302 	and.w	r3, r3, #2
    2a4a:	2b00      	cmp	r3, #0
    2a4c:	d100      	bne.n	2a50 <MSS_SPI_transfer_frame+0x38>
    2a4e:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    2a50:	687b      	ldr	r3, [r7, #4]
    2a52:	681a      	ldr	r2, [r3, #0]
    2a54:	687b      	ldr	r3, [r7, #4]
    2a56:	681b      	ldr	r3, [r3, #0]
    2a58:	6819      	ldr	r1, [r3, #0]
    2a5a:	f240 03ff 	movw	r3, #255	; 0xff
    2a5e:	f6cf 7300 	movt	r3, #65280	; 0xff00
    2a62:	ea01 0303 	and.w	r3, r1, r3
    2a66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    2a6a:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    2a6c:	687b      	ldr	r3, [r7, #4]
    2a6e:	681b      	ldr	r3, [r3, #0]
    2a70:	687a      	ldr	r2, [r7, #4]
    2a72:	6812      	ldr	r2, [r2, #0]
    2a74:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    2a76:	f042 020c 	orr.w	r2, r2, #12
    2a7a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    2a7c:	687b      	ldr	r3, [r7, #4]
    2a7e:	681b      	ldr	r3, [r3, #0]
    2a80:	689b      	ldr	r3, [r3, #8]
    2a82:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2a86:	60fb      	str	r3, [r7, #12]
    while(0u == rx_fifo_empty)
    2a88:	e00b      	b.n	2aa2 <MSS_SPI_transfer_frame+0x8a>
    {
        dummy = this_spi->hw_reg->RX_DATA;
    2a8a:	687b      	ldr	r3, [r7, #4]
    2a8c:	681b      	ldr	r3, [r3, #0]
    2a8e:	691b      	ldr	r3, [r3, #16]
    2a90:	60bb      	str	r3, [r7, #8]
        dummy = dummy;  /* Prevent Lint warning. */
    2a92:	68bb      	ldr	r3, [r7, #8]
    2a94:	60bb      	str	r3, [r7, #8]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    2a96:	687b      	ldr	r3, [r7, #4]
    2a98:	681b      	ldr	r3, [r3, #0]
    2a9a:	689b      	ldr	r3, [r3, #8]
    2a9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2aa0:	60fb      	str	r3, [r7, #12]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
    2aa2:	68fb      	ldr	r3, [r7, #12]
    2aa4:	2b00      	cmp	r3, #0
    2aa6:	d0f0      	beq.n	2a8a <MSS_SPI_transfer_frame+0x72>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    2aa8:	687b      	ldr	r3, [r7, #4]
    2aaa:	681b      	ldr	r3, [r3, #0]
    2aac:	683a      	ldr	r2, [r7, #0]
    2aae:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    2ab0:	687b      	ldr	r3, [r7, #4]
    2ab2:	681b      	ldr	r3, [r3, #0]
    2ab4:	689b      	ldr	r3, [r3, #8]
    2ab6:	f003 0301 	and.w	r3, r3, #1
    2aba:	617b      	str	r3, [r7, #20]
    while(0u == tx_done)
    2abc:	e005      	b.n	2aca <MSS_SPI_transfer_frame+0xb2>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    2abe:	687b      	ldr	r3, [r7, #4]
    2ac0:	681b      	ldr	r3, [r3, #0]
    2ac2:	689b      	ldr	r3, [r3, #8]
    2ac4:	f003 0301 	and.w	r3, r3, #1
    2ac8:	617b      	str	r3, [r7, #20]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
    2aca:	697b      	ldr	r3, [r7, #20]
    2acc:	2b00      	cmp	r3, #0
    2ace:	d0f6      	beq.n	2abe <MSS_SPI_transfer_frame+0xa6>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    2ad0:	687b      	ldr	r3, [r7, #4]
    2ad2:	681b      	ldr	r3, [r3, #0]
    2ad4:	689b      	ldr	r3, [r3, #8]
    2ad6:	f003 0302 	and.w	r3, r3, #2
    2ada:	613b      	str	r3, [r7, #16]
    while(0u == rx_ready)
    2adc:	e005      	b.n	2aea <MSS_SPI_transfer_frame+0xd2>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    2ade:	687b      	ldr	r3, [r7, #4]
    2ae0:	681b      	ldr	r3, [r3, #0]
    2ae2:	689b      	ldr	r3, [r3, #8]
    2ae4:	f003 0302 	and.w	r3, r3, #2
    2ae8:	613b      	str	r3, [r7, #16]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
    2aea:	693b      	ldr	r3, [r7, #16]
    2aec:	2b00      	cmp	r3, #0
    2aee:	d0f6      	beq.n	2ade <MSS_SPI_transfer_frame+0xc6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
    2af0:	687b      	ldr	r3, [r7, #4]
    2af2:	681b      	ldr	r3, [r3, #0]
    2af4:	691b      	ldr	r3, [r3, #16]
}
    2af6:	4618      	mov	r0, r3
    2af8:	f107 071c 	add.w	r7, r7, #28
    2afc:	46bd      	mov	sp, r7
    2afe:	bc80      	pop	{r7}
    2b00:	4770      	bx	lr
    2b02:	bf00      	nop

00002b04 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    2b04:	b480      	push	{r7}
    2b06:	b085      	sub	sp, #20
    2b08:	af00      	add	r7, sp, #0
    2b0a:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
    2b0c:	f04f 0300 	mov.w	r3, #0
    2b10:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2b12:	e00e      	b.n	2b32 <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
    2b14:	687b      	ldr	r3, [r7, #4]
    2b16:	681b      	ldr	r3, [r3, #0]
    2b18:	687a      	ldr	r2, [r7, #4]
    2b1a:	6891      	ldr	r1, [r2, #8]
    2b1c:	687a      	ldr	r2, [r7, #4]
    2b1e:	6912      	ldr	r2, [r2, #16]
    2b20:	440a      	add	r2, r1
    2b22:	7812      	ldrb	r2, [r2, #0]
    2b24:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
    2b26:	687b      	ldr	r3, [r7, #4]
    2b28:	691b      	ldr	r3, [r3, #16]
    2b2a:	f103 0201 	add.w	r2, r3, #1
    2b2e:	687b      	ldr	r3, [r7, #4]
    2b30:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2b32:	687b      	ldr	r3, [r7, #4]
    2b34:	681b      	ldr	r3, [r3, #0]
    2b36:	689b      	ldr	r3, [r3, #8]
    2b38:	f403 7380 	and.w	r3, r3, #256	; 0x100
    2b3c:	2b00      	cmp	r3, #0
    2b3e:	d105      	bne.n	2b4c <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    2b40:	687b      	ldr	r3, [r7, #4]
    2b42:	691a      	ldr	r2, [r3, #16]
    2b44:	687b      	ldr	r3, [r7, #4]
    2b46:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2b48:	429a      	cmp	r2, r3
    2b4a:	d3e3      	bcc.n	2b14 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    2b4c:	687b      	ldr	r3, [r7, #4]
    2b4e:	691a      	ldr	r2, [r3, #16]
    2b50:	687b      	ldr	r3, [r7, #4]
    2b52:	68db      	ldr	r3, [r3, #12]
    2b54:	429a      	cmp	r2, r3
    2b56:	d31c      	bcc.n	2b92 <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2b58:	e00e      	b.n	2b78 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
    2b5a:	687b      	ldr	r3, [r7, #4]
    2b5c:	681b      	ldr	r3, [r3, #0]
    2b5e:	687a      	ldr	r2, [r7, #4]
    2b60:	6951      	ldr	r1, [r2, #20]
    2b62:	687a      	ldr	r2, [r7, #4]
    2b64:	69d2      	ldr	r2, [r2, #28]
    2b66:	440a      	add	r2, r1
    2b68:	7812      	ldrb	r2, [r2, #0]
    2b6a:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
    2b6c:	687b      	ldr	r3, [r7, #4]
    2b6e:	69db      	ldr	r3, [r3, #28]
    2b70:	f103 0201 	add.w	r2, r3, #1
    2b74:	687b      	ldr	r3, [r7, #4]
    2b76:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2b78:	687b      	ldr	r3, [r7, #4]
    2b7a:	681b      	ldr	r3, [r3, #0]
    2b7c:	689b      	ldr	r3, [r3, #8]
    2b7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
    2b82:	2b00      	cmp	r3, #0
    2b84:	d105      	bne.n	2b92 <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
    2b86:	687b      	ldr	r3, [r7, #4]
    2b88:	69da      	ldr	r2, [r3, #28]
    2b8a:	687b      	ldr	r3, [r7, #4]
    2b8c:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2b8e:	429a      	cmp	r2, r3
    2b90:	d3e3      	bcc.n	2b5a <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    2b92:	687b      	ldr	r3, [r7, #4]
    2b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2b96:	2b00      	cmp	r3, #0
    2b98:	d01f      	beq.n	2bda <fill_slave_tx_fifo+0xd6>
    2b9a:	687b      	ldr	r3, [r7, #4]
    2b9c:	691a      	ldr	r2, [r3, #16]
    2b9e:	687b      	ldr	r3, [r7, #4]
    2ba0:	68db      	ldr	r3, [r3, #12]
    2ba2:	429a      	cmp	r2, r3
    2ba4:	d319      	bcc.n	2bda <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    2ba6:	687b      	ldr	r3, [r7, #4]
    2ba8:	69da      	ldr	r2, [r3, #28]
    2baa:	687b      	ldr	r3, [r7, #4]
    2bac:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    2bae:	429a      	cmp	r2, r3
    2bb0:	d313      	bcc.n	2bda <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2bb2:	e008      	b.n	2bc6 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
    2bb4:	687b      	ldr	r3, [r7, #4]
    2bb6:	681b      	ldr	r3, [r3, #0]
    2bb8:	f04f 0200 	mov.w	r2, #0
    2bbc:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
    2bbe:	68fb      	ldr	r3, [r7, #12]
    2bc0:	f103 0301 	add.w	r3, r3, #1
    2bc4:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2bc6:	687b      	ldr	r3, [r7, #4]
    2bc8:	681b      	ldr	r3, [r3, #0]
    2bca:	689b      	ldr	r3, [r3, #8]
    2bcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
    2bd0:	2b00      	cmp	r3, #0
    2bd2:	d102      	bne.n	2bda <fill_slave_tx_fifo+0xd6>
    2bd4:	68fb      	ldr	r3, [r7, #12]
    2bd6:	2b1f      	cmp	r3, #31
    2bd8:	d9ec      	bls.n	2bb4 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
    2bda:	f107 0714 	add.w	r7, r7, #20
    2bde:	46bd      	mov	sp, r7
    2be0:	bc80      	pop	{r7}
    2be2:	4770      	bx	lr

00002be4 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    2be4:	b580      	push	{r7, lr}
    2be6:	b084      	sub	sp, #16
    2be8:	af00      	add	r7, sp, #0
    2bea:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    2bec:	687b      	ldr	r3, [r7, #4]
    2bee:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2bf2:	2b02      	cmp	r3, #2
    2bf4:	d115      	bne.n	2c22 <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2bf6:	e00c      	b.n	2c12 <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
    2bf8:	687b      	ldr	r3, [r7, #4]
    2bfa:	681b      	ldr	r3, [r3, #0]
    2bfc:	691b      	ldr	r3, [r3, #16]
    2bfe:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
    2c00:	687b      	ldr	r3, [r7, #4]
    2c02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    2c04:	2b00      	cmp	r3, #0
    2c06:	d004      	beq.n	2c12 <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
    2c08:	687b      	ldr	r3, [r7, #4]
    2c0a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    2c0c:	68fa      	ldr	r2, [r7, #12]
    2c0e:	4610      	mov	r0, r2
    2c10:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2c12:	687b      	ldr	r3, [r7, #4]
    2c14:	681b      	ldr	r3, [r3, #0]
    2c16:	689b      	ldr	r3, [r3, #8]
    2c18:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2c1c:	2b00      	cmp	r3, #0
    2c1e:	d0eb      	beq.n	2bf8 <read_slave_rx_fifo+0x14>
    2c20:	e032      	b.n	2c88 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    2c22:	687b      	ldr	r3, [r7, #4]
    2c24:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2c28:	2b01      	cmp	r3, #1
    2c2a:	d125      	bne.n	2c78 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    2c2c:	e017      	b.n	2c5e <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    2c2e:	687b      	ldr	r3, [r7, #4]
    2c30:	681b      	ldr	r3, [r3, #0]
    2c32:	691b      	ldr	r3, [r3, #16]
    2c34:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
    2c36:	687b      	ldr	r3, [r7, #4]
    2c38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    2c3a:	687b      	ldr	r3, [r7, #4]
    2c3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2c3e:	429a      	cmp	r2, r3
    2c40:	d207      	bcs.n	2c52 <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    2c42:	687b      	ldr	r3, [r7, #4]
    2c44:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2c46:	687b      	ldr	r3, [r7, #4]
    2c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2c4a:	4413      	add	r3, r2
    2c4c:	68fa      	ldr	r2, [r7, #12]
    2c4e:	b2d2      	uxtb	r2, r2
    2c50:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
    2c52:	687b      	ldr	r3, [r7, #4]
    2c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2c56:	f103 0201 	add.w	r2, r3, #1
    2c5a:	687b      	ldr	r3, [r7, #4]
    2c5c:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    2c5e:	687b      	ldr	r3, [r7, #4]
    2c60:	681b      	ldr	r3, [r3, #0]
    2c62:	689b      	ldr	r3, [r3, #8]
    2c64:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2c68:	2b00      	cmp	r3, #0
    2c6a:	d0e0      	beq.n	2c2e <read_slave_rx_fifo+0x4a>
    2c6c:	e00c      	b.n	2c88 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    2c6e:	687b      	ldr	r3, [r7, #4]
    2c70:	681b      	ldr	r3, [r3, #0]
    2c72:	691b      	ldr	r3, [r3, #16]
    2c74:	60fb      	str	r3, [r7, #12]
    2c76:	e000      	b.n	2c7a <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2c78:	bf00      	nop
    2c7a:	687b      	ldr	r3, [r7, #4]
    2c7c:	681b      	ldr	r3, [r3, #0]
    2c7e:	689b      	ldr	r3, [r3, #8]
    2c80:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2c84:	2b00      	cmp	r3, #0
    2c86:	d0f2      	beq.n	2c6e <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
    2c88:	f107 0710 	add.w	r7, r7, #16
    2c8c:	46bd      	mov	sp, r7
    2c8e:	bd80      	pop	{r7, pc}

00002c90 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
    2c90:	b580      	push	{r7, lr}
    2c92:	b086      	sub	sp, #24
    2c94:	af00      	add	r7, sp, #0
    2c96:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
    2c98:	687b      	ldr	r3, [r7, #4]
    2c9a:	681b      	ldr	r3, [r3, #0]
    2c9c:	f103 0320 	add.w	r3, r3, #32
    2ca0:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2ca2:	687a      	ldr	r2, [r7, #4]
    2ca4:	f240 63fc 	movw	r3, #1788	; 0x6fc
    2ca8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2cac:	429a      	cmp	r2, r3
    2cae:	d007      	beq.n	2cc0 <mss_spi_isr+0x30>
    2cb0:	687a      	ldr	r2, [r7, #4]
    2cb2:	f240 6378 	movw	r3, #1656	; 0x678
    2cb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2cba:	429a      	cmp	r2, r3
    2cbc:	d000      	beq.n	2cc0 <mss_spi_isr+0x30>
    2cbe:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    2cc0:	693b      	ldr	r3, [r7, #16]
    2cc2:	681b      	ldr	r3, [r3, #0]
    2cc4:	f003 0302 	and.w	r3, r3, #2
    2cc8:	2b00      	cmp	r3, #0
    2cca:	d052      	beq.n	2d72 <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    2ccc:	687b      	ldr	r3, [r7, #4]
    2cce:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2cd2:	2b02      	cmp	r3, #2
    2cd4:	d115      	bne.n	2d02 <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2cd6:	e00c      	b.n	2cf2 <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    2cd8:	687b      	ldr	r3, [r7, #4]
    2cda:	681b      	ldr	r3, [r3, #0]
    2cdc:	691b      	ldr	r3, [r3, #16]
    2cde:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
    2ce0:	687b      	ldr	r3, [r7, #4]
    2ce2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    2ce4:	2b00      	cmp	r3, #0
    2ce6:	d004      	beq.n	2cf2 <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
    2ce8:	687b      	ldr	r3, [r7, #4]
    2cea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    2cec:	68fa      	ldr	r2, [r7, #12]
    2cee:	4610      	mov	r0, r2
    2cf0:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2cf2:	687b      	ldr	r3, [r7, #4]
    2cf4:	681b      	ldr	r3, [r3, #0]
    2cf6:	689b      	ldr	r3, [r3, #8]
    2cf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2cfc:	2b00      	cmp	r3, #0
    2cfe:	d0eb      	beq.n	2cd8 <mss_spi_isr+0x48>
    2d00:	e032      	b.n	2d68 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    2d02:	687b      	ldr	r3, [r7, #4]
    2d04:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2d08:	2b01      	cmp	r3, #1
    2d0a:	d125      	bne.n	2d58 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    2d0c:	e017      	b.n	2d3e <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
    2d0e:	687b      	ldr	r3, [r7, #4]
    2d10:	681b      	ldr	r3, [r3, #0]
    2d12:	691b      	ldr	r3, [r3, #16]
    2d14:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
    2d16:	687b      	ldr	r3, [r7, #4]
    2d18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    2d1a:	687b      	ldr	r3, [r7, #4]
    2d1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2d1e:	429a      	cmp	r2, r3
    2d20:	d207      	bcs.n	2d32 <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    2d22:	687b      	ldr	r3, [r7, #4]
    2d24:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2d26:	687b      	ldr	r3, [r7, #4]
    2d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2d2a:	4413      	add	r3, r2
    2d2c:	68fa      	ldr	r2, [r7, #12]
    2d2e:	b2d2      	uxtb	r2, r2
    2d30:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
    2d32:	687b      	ldr	r3, [r7, #4]
    2d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2d36:	f103 0201 	add.w	r2, r3, #1
    2d3a:	687b      	ldr	r3, [r7, #4]
    2d3c:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    2d3e:	687b      	ldr	r3, [r7, #4]
    2d40:	681b      	ldr	r3, [r3, #0]
    2d42:	689b      	ldr	r3, [r3, #8]
    2d44:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2d48:	2b00      	cmp	r3, #0
    2d4a:	d0e0      	beq.n	2d0e <mss_spi_isr+0x7e>
    2d4c:	e00c      	b.n	2d68 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    2d4e:	687b      	ldr	r3, [r7, #4]
    2d50:	681b      	ldr	r3, [r3, #0]
    2d52:	691b      	ldr	r3, [r3, #16]
    2d54:	60fb      	str	r3, [r7, #12]
    2d56:	e000      	b.n	2d5a <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2d58:	bf00      	nop
    2d5a:	687b      	ldr	r3, [r7, #4]
    2d5c:	681b      	ldr	r3, [r3, #0]
    2d5e:	689b      	ldr	r3, [r3, #8]
    2d60:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2d64:	2b00      	cmp	r3, #0
    2d66:	d0f2      	beq.n	2d4e <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
    2d68:	687b      	ldr	r3, [r7, #4]
    2d6a:	681b      	ldr	r3, [r3, #0]
    2d6c:	f04f 0202 	mov.w	r2, #2
    2d70:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
    2d72:	693b      	ldr	r3, [r7, #16]
    2d74:	681b      	ldr	r3, [r3, #0]
    2d76:	f003 0301 	and.w	r3, r3, #1
    2d7a:	b2db      	uxtb	r3, r3
    2d7c:	2b00      	cmp	r3, #0
    2d7e:	d012      	beq.n	2da6 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    2d80:	687b      	ldr	r3, [r7, #4]
    2d82:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2d86:	2b02      	cmp	r3, #2
    2d88:	d105      	bne.n	2d96 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    2d8a:	687b      	ldr	r3, [r7, #4]
    2d8c:	681b      	ldr	r3, [r3, #0]
    2d8e:	687a      	ldr	r2, [r7, #4]
    2d90:	6f92      	ldr	r2, [r2, #120]	; 0x78
    2d92:	615a      	str	r2, [r3, #20]
    2d94:	e002      	b.n	2d9c <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
    2d96:	6878      	ldr	r0, [r7, #4]
    2d98:	f7ff feb4 	bl	2b04 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
    2d9c:	687b      	ldr	r3, [r7, #4]
    2d9e:	681b      	ldr	r3, [r3, #0]
    2da0:	f04f 0201 	mov.w	r2, #1
    2da4:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
    2da6:	693b      	ldr	r3, [r7, #16]
    2da8:	681b      	ldr	r3, [r3, #0]
    2daa:	f003 0310 	and.w	r3, r3, #16
    2dae:	2b00      	cmp	r3, #0
    2db0:	d023      	beq.n	2dfa <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
    2db2:	6878      	ldr	r0, [r7, #4]
    2db4:	f7ff ff16 	bl	2be4 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
    2db8:	687b      	ldr	r3, [r7, #4]
    2dba:	6a1b      	ldr	r3, [r3, #32]
    2dbc:	2b00      	cmp	r3, #0
    2dbe:	d00b      	beq.n	2dd8 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
    2dc0:	687b      	ldr	r3, [r7, #4]
    2dc2:	6a1b      	ldr	r3, [r3, #32]
    2dc4:	687a      	ldr	r2, [r7, #4]
    2dc6:	6a91      	ldr	r1, [r2, #40]	; 0x28
    2dc8:	687a      	ldr	r2, [r7, #4]
    2dca:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2dcc:	4608      	mov	r0, r1
    2dce:	4611      	mov	r1, r2
    2dd0:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
    2dd2:	6878      	ldr	r0, [r7, #4]
    2dd4:	f7ff fe96 	bl	2b04 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
    2dd8:	687b      	ldr	r3, [r7, #4]
    2dda:	f04f 0201 	mov.w	r2, #1
    2dde:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
    2de0:	687b      	ldr	r3, [r7, #4]
    2de2:	681b      	ldr	r3, [r3, #0]
    2de4:	687a      	ldr	r2, [r7, #4]
    2de6:	6812      	ldr	r2, [r2, #0]
    2de8:	6a92      	ldr	r2, [r2, #40]	; 0x28
    2dea:	f022 0210 	bic.w	r2, r2, #16
    2dee:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    2df0:	687b      	ldr	r3, [r7, #4]
    2df2:	681b      	ldr	r3, [r3, #0]
    2df4:	f04f 0210 	mov.w	r2, #16
    2df8:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
    2dfa:	693b      	ldr	r3, [r7, #16]
    2dfc:	681b      	ldr	r3, [r3, #0]
    2dfe:	f003 0304 	and.w	r3, r3, #4
    2e02:	2b00      	cmp	r3, #0
    2e04:	d00f      	beq.n	2e26 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
    2e06:	687b      	ldr	r3, [r7, #4]
    2e08:	681b      	ldr	r3, [r3, #0]
    2e0a:	687a      	ldr	r2, [r7, #4]
    2e0c:	6812      	ldr	r2, [r2, #0]
    2e0e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    2e10:	f042 0204 	orr.w	r2, r2, #4
    2e14:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
    2e16:	6878      	ldr	r0, [r7, #4]
    2e18:	f7ff fbf2 	bl	2600 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
    2e1c:	687b      	ldr	r3, [r7, #4]
    2e1e:	681b      	ldr	r3, [r3, #0]
    2e20:	f04f 0204 	mov.w	r2, #4
    2e24:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
    2e26:	693b      	ldr	r3, [r7, #16]
    2e28:	681b      	ldr	r3, [r3, #0]
    2e2a:	f003 0308 	and.w	r3, r3, #8
    2e2e:	2b00      	cmp	r3, #0
    2e30:	d031      	beq.n	2e96 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
    2e32:	687b      	ldr	r3, [r7, #4]
    2e34:	681b      	ldr	r3, [r3, #0]
    2e36:	687a      	ldr	r2, [r7, #4]
    2e38:	6812      	ldr	r2, [r2, #0]
    2e3a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    2e3c:	f042 0208 	orr.w	r2, r2, #8
    2e40:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    2e42:	687b      	ldr	r3, [r7, #4]
    2e44:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2e48:	2b02      	cmp	r3, #2
    2e4a:	d113      	bne.n	2e74 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    2e4c:	687b      	ldr	r3, [r7, #4]
    2e4e:	681a      	ldr	r2, [r3, #0]
    2e50:	687b      	ldr	r3, [r7, #4]
    2e52:	681b      	ldr	r3, [r3, #0]
    2e54:	6819      	ldr	r1, [r3, #0]
    2e56:	f240 03ff 	movw	r3, #255	; 0xff
    2e5a:	f6cf 7300 	movt	r3, #65280	; 0xff00
    2e5e:	ea01 0303 	and.w	r3, r1, r3
    2e62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    2e66:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    2e68:	687b      	ldr	r3, [r7, #4]
    2e6a:	681b      	ldr	r3, [r3, #0]
    2e6c:	687a      	ldr	r2, [r7, #4]
    2e6e:	6f92      	ldr	r2, [r2, #120]	; 0x78
    2e70:	615a      	str	r2, [r3, #20]
    2e72:	e00b      	b.n	2e8c <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
    2e74:	687b      	ldr	r3, [r7, #4]
    2e76:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2e7a:	2b01      	cmp	r3, #1
    2e7c:	d106      	bne.n	2e8c <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
    2e7e:	687b      	ldr	r3, [r7, #4]
    2e80:	f04f 0200 	mov.w	r2, #0
    2e84:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
    2e86:	6878      	ldr	r0, [r7, #4]
    2e88:	f7ff fe3c 	bl	2b04 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
    2e8c:	687b      	ldr	r3, [r7, #4]
    2e8e:	681b      	ldr	r3, [r3, #0]
    2e90:	f04f 0208 	mov.w	r2, #8
    2e94:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
    2e96:	693b      	ldr	r3, [r7, #16]
    2e98:	681b      	ldr	r3, [r3, #0]
    2e9a:	f003 0320 	and.w	r3, r3, #32
    2e9e:	2b00      	cmp	r3, #0
    2ea0:	d049      	beq.n	2f36 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
    2ea2:	6878      	ldr	r0, [r7, #4]
    2ea4:	f7ff fe9e 	bl	2be4 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
    2ea8:	687b      	ldr	r3, [r7, #4]
    2eaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2eac:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
    2eae:	687b      	ldr	r3, [r7, #4]
    2eb0:	6a1b      	ldr	r3, [r3, #32]
    2eb2:	2b00      	cmp	r3, #0
    2eb4:	d01c      	beq.n	2ef0 <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
    2eb6:	687b      	ldr	r3, [r7, #4]
    2eb8:	f04f 0200 	mov.w	r2, #0
    2ebc:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
    2ebe:	687b      	ldr	r3, [r7, #4]
    2ec0:	f04f 0200 	mov.w	r2, #0
    2ec4:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
    2ec6:	687b      	ldr	r3, [r7, #4]
    2ec8:	f04f 0200 	mov.w	r2, #0
    2ecc:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
    2ece:	687b      	ldr	r3, [r7, #4]
    2ed0:	f04f 0200 	mov.w	r2, #0
    2ed4:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    2ed6:	687b      	ldr	r3, [r7, #4]
    2ed8:	681b      	ldr	r3, [r3, #0]
    2eda:	f04f 0210 	mov.w	r2, #16
    2ede:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
    2ee0:	687b      	ldr	r3, [r7, #4]
    2ee2:	681b      	ldr	r3, [r3, #0]
    2ee4:	687a      	ldr	r2, [r7, #4]
    2ee6:	6812      	ldr	r2, [r2, #0]
    2ee8:	6a92      	ldr	r2, [r2, #40]	; 0x28
    2eea:	f042 0210 	orr.w	r2, r2, #16
    2eee:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
    2ef0:	687b      	ldr	r3, [r7, #4]
    2ef2:	f04f 0200 	mov.w	r2, #0
    2ef6:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    2ef8:	687b      	ldr	r3, [r7, #4]
    2efa:	681b      	ldr	r3, [r3, #0]
    2efc:	687a      	ldr	r2, [r7, #4]
    2efe:	6812      	ldr	r2, [r2, #0]
    2f00:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    2f02:	f042 020c 	orr.w	r2, r2, #12
    2f06:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
    2f08:	6878      	ldr	r0, [r7, #4]
    2f0a:	f7ff fdfb 	bl	2b04 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
    2f0e:	687b      	ldr	r3, [r7, #4]
    2f10:	f04f 0200 	mov.w	r2, #0
    2f14:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
    2f16:	687b      	ldr	r3, [r7, #4]
    2f18:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    2f1a:	2b00      	cmp	r3, #0
    2f1c:	d006      	beq.n	2f2c <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
    2f1e:	687b      	ldr	r3, [r7, #4]
    2f20:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    2f22:	687a      	ldr	r2, [r7, #4]
    2f24:	6a92      	ldr	r2, [r2, #40]	; 0x28
    2f26:	4610      	mov	r0, r2
    2f28:	6979      	ldr	r1, [r7, #20]
    2f2a:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
    2f2c:	687b      	ldr	r3, [r7, #4]
    2f2e:	681b      	ldr	r3, [r3, #0]
    2f30:	f04f 0220 	mov.w	r2, #32
    2f34:	60da      	str	r2, [r3, #12]
    }
}
    2f36:	f107 0718 	add.w	r7, r7, #24
    2f3a:	46bd      	mov	sp, r7
    2f3c:	bd80      	pop	{r7, pc}
    2f3e:	bf00      	nop

00002f40 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
    2f40:	4668      	mov	r0, sp
    2f42:	f020 0107 	bic.w	r1, r0, #7
    2f46:	468d      	mov	sp, r1
    2f48:	b589      	push	{r0, r3, r7, lr}
    2f4a:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
    2f4c:	f240 60fc 	movw	r0, #1788	; 0x6fc
    2f50:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2f54:	f7ff fe9c 	bl	2c90 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
    2f58:	f04f 000c 	mov.w	r0, #12
    2f5c:	f7ff fa98 	bl	2490 <NVIC_ClearPendingIRQ>
}
    2f60:	46bd      	mov	sp, r7
    2f62:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2f66:	4685      	mov	sp, r0
    2f68:	4770      	bx	lr
    2f6a:	bf00      	nop

00002f6c <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
    2f6c:	4668      	mov	r0, sp
    2f6e:	f020 0107 	bic.w	r1, r0, #7
    2f72:	468d      	mov	sp, r1
    2f74:	b589      	push	{r0, r3, r7, lr}
    2f76:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
    2f78:	f240 6078 	movw	r0, #1656	; 0x678
    2f7c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2f80:	f7ff fe86 	bl	2c90 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
    2f84:	f04f 000d 	mov.w	r0, #13
    2f88:	f7ff fa82 	bl	2490 <NVIC_ClearPendingIRQ>
}
    2f8c:	46bd      	mov	sp, r7
    2f8e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2f92:	4685      	mov	sp, r0
    2f94:	4770      	bx	lr
    2f96:	bf00      	nop

00002f98 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2f98:	b480      	push	{r7}
    2f9a:	b083      	sub	sp, #12
    2f9c:	af00      	add	r7, sp, #0
    2f9e:	4603      	mov	r3, r0
    2fa0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2fa2:	f24e 1300 	movw	r3, #57600	; 0xe100
    2fa6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2faa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2fae:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2fb2:	88f9      	ldrh	r1, [r7, #6]
    2fb4:	f001 011f 	and.w	r1, r1, #31
    2fb8:	f04f 0001 	mov.w	r0, #1
    2fbc:	fa00 f101 	lsl.w	r1, r0, r1
    2fc0:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2fc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2fc8:	f107 070c 	add.w	r7, r7, #12
    2fcc:	46bd      	mov	sp, r7
    2fce:	bc80      	pop	{r7}
    2fd0:	4770      	bx	lr
    2fd2:	bf00      	nop

00002fd4 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    2fd4:	b580      	push	{r7, lr}
    2fd6:	b082      	sub	sp, #8
    2fd8:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    2fda:	f242 0300 	movw	r3, #8192	; 0x2000
    2fde:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2fe2:	f242 0200 	movw	r2, #8192	; 0x2000
    2fe6:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2fea:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2fec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    2ff0:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    2ff2:	f04f 0300 	mov.w	r3, #0
    2ff6:	607b      	str	r3, [r7, #4]
    2ff8:	e00e      	b.n	3018 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    2ffa:	687a      	ldr	r2, [r7, #4]
    2ffc:	f64b 3390 	movw	r3, #48016	; 0xbb90
    3000:	f2c0 0300 	movt	r3, #0
    3004:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3008:	b21b      	sxth	r3, r3
    300a:	4618      	mov	r0, r3
    300c:	f7ff ffc4 	bl	2f98 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    3010:	687b      	ldr	r3, [r7, #4]
    3012:	f103 0301 	add.w	r3, r3, #1
    3016:	607b      	str	r3, [r7, #4]
    3018:	687b      	ldr	r3, [r7, #4]
    301a:	2b1f      	cmp	r3, #31
    301c:	d9ed      	bls.n	2ffa <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    301e:	f242 0300 	movw	r3, #8192	; 0x2000
    3022:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3026:	f242 0200 	movw	r2, #8192	; 0x2000
    302a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    302e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    3030:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    3034:	631a      	str	r2, [r3, #48]	; 0x30
}
    3036:	f107 0708 	add.w	r7, r7, #8
    303a:	46bd      	mov	sp, r7
    303c:	bd80      	pop	{r7, pc}
    303e:	bf00      	nop

00003040 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    3040:	b480      	push	{r7}
    3042:	b085      	sub	sp, #20
    3044:	af00      	add	r7, sp, #0
    3046:	4603      	mov	r3, r0
    3048:	6039      	str	r1, [r7, #0]
    304a:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    304c:	79fb      	ldrb	r3, [r7, #7]
    304e:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    3050:	68fb      	ldr	r3, [r7, #12]
    3052:	2b1f      	cmp	r3, #31
    3054:	d900      	bls.n	3058 <MSS_GPIO_config+0x18>
    3056:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    3058:	68fb      	ldr	r3, [r7, #12]
    305a:	2b1f      	cmp	r3, #31
    305c:	d808      	bhi.n	3070 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    305e:	68fa      	ldr	r2, [r7, #12]
    3060:	f64b 3310 	movw	r3, #47888	; 0xbb10
    3064:	f2c0 0300 	movt	r3, #0
    3068:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    306c:	683a      	ldr	r2, [r7, #0]
    306e:	601a      	str	r2, [r3, #0]
    }
}
    3070:	f107 0714 	add.w	r7, r7, #20
    3074:	46bd      	mov	sp, r7
    3076:	bc80      	pop	{r7}
    3078:	4770      	bx	lr
    307a:	bf00      	nop

0000307c <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
    307c:	b480      	push	{r7}
    307e:	b085      	sub	sp, #20
    3080:	af00      	add	r7, sp, #0
    3082:	4602      	mov	r2, r0
    3084:	460b      	mov	r3, r1
    3086:	71fa      	strb	r2, [r7, #7]
    3088:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
    308a:	79fb      	ldrb	r3, [r7, #7]
    308c:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    308e:	68fb      	ldr	r3, [r7, #12]
    3090:	2b1f      	cmp	r3, #31
    3092:	d900      	bls.n	3096 <MSS_GPIO_set_output+0x1a>
    3094:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    3096:	68fb      	ldr	r3, [r7, #12]
    3098:	2b1f      	cmp	r3, #31
    309a:	d809      	bhi.n	30b0 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    309c:	f240 0300 	movw	r3, #0
    30a0:	f2c4 2326 	movt	r3, #16934	; 0x4226
    30a4:	68fa      	ldr	r2, [r7, #12]
    30a6:	79b9      	ldrb	r1, [r7, #6]
    30a8:	f502 6288 	add.w	r2, r2, #1088	; 0x440
    30ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
    30b0:	f107 0714 	add.w	r7, r7, #20
    30b4:	46bd      	mov	sp, r7
    30b6:	bc80      	pop	{r7}
    30b8:	4770      	bx	lr
    30ba:	bf00      	nop

000030bc <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    30bc:	b480      	push	{r7}
    30be:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    30c0:	46bd      	mov	sp, r7
    30c2:	bc80      	pop	{r7}
    30c4:	4770      	bx	lr
    30c6:	bf00      	nop

000030c8 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    30c8:	b580      	push	{r7, lr}
    30ca:	b08a      	sub	sp, #40	; 0x28
    30cc:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    30ce:	f64b 33d0 	movw	r3, #48080	; 0xbbd0
    30d2:	f2c0 0300 	movt	r3, #0
    30d6:	46bc      	mov	ip, r7
    30d8:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    30da:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    30de:	f242 0300 	movw	r3, #8192	; 0x2000
    30e2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    30e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    30e8:	ea4f 0393 	mov.w	r3, r3, lsr #2
    30ec:	f003 0303 	and.w	r3, r3, #3
    30f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    30f4:	f107 0228 	add.w	r2, r7, #40	; 0x28
    30f8:	4413      	add	r3, r2
    30fa:	f853 3c28 	ldr.w	r3, [r3, #-40]
    30fe:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    3100:	f242 0300 	movw	r3, #8192	; 0x2000
    3104:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3108:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    310a:	ea4f 1313 	mov.w	r3, r3, lsr #4
    310e:	f003 0303 	and.w	r3, r3, #3
    3112:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3116:	f107 0228 	add.w	r2, r7, #40	; 0x28
    311a:	4413      	add	r3, r2
    311c:	f853 3c28 	ldr.w	r3, [r3, #-40]
    3120:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    3122:	f242 0300 	movw	r3, #8192	; 0x2000
    3126:	f2ce 0304 	movt	r3, #57348	; 0xe004
    312a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    312c:	ea4f 1393 	mov.w	r3, r3, lsr #6
    3130:	f003 0303 	and.w	r3, r3, #3
    3134:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3138:	f107 0228 	add.w	r2, r7, #40	; 0x28
    313c:	4413      	add	r3, r2
    313e:	f853 3c28 	ldr.w	r3, [r3, #-40]
    3142:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    3144:	f242 0300 	movw	r3, #8192	; 0x2000
    3148:	f2ce 0304 	movt	r3, #57348	; 0xe004
    314c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    314e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    3152:	f003 031f 	and.w	r3, r3, #31
    3156:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    3158:	f242 0300 	movw	r3, #8192	; 0x2000
    315c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3160:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    3162:	ea4f 3353 	mov.w	r3, r3, lsr #13
    3166:	f003 0301 	and.w	r3, r3, #1
    316a:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    316c:	6a3b      	ldr	r3, [r7, #32]
    316e:	f103 0301 	add.w	r3, r3, #1
    3172:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    3174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3176:	2b00      	cmp	r3, #0
    3178:	d003      	beq.n	3182 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    317a:	69fb      	ldr	r3, [r7, #28]
    317c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3180:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    3182:	f000 f849 	bl	3218 <GetSystemClock>
    3186:	4602      	mov	r2, r0
    3188:	f240 0324 	movw	r3, #36	; 0x24
    318c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3190:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    3192:	f240 0324 	movw	r3, #36	; 0x24
    3196:	f2c2 0300 	movt	r3, #8192	; 0x2000
    319a:	681a      	ldr	r2, [r3, #0]
    319c:	693b      	ldr	r3, [r7, #16]
    319e:	fbb2 f2f3 	udiv	r2, r2, r3
    31a2:	f240 0328 	movw	r3, #40	; 0x28
    31a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    31aa:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    31ac:	f240 0324 	movw	r3, #36	; 0x24
    31b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    31b4:	681a      	ldr	r2, [r3, #0]
    31b6:	697b      	ldr	r3, [r7, #20]
    31b8:	fbb2 f2f3 	udiv	r2, r2, r3
    31bc:	f240 032c 	movw	r3, #44	; 0x2c
    31c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    31c4:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    31c6:	f240 0324 	movw	r3, #36	; 0x24
    31ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    31ce:	681a      	ldr	r2, [r3, #0]
    31d0:	69bb      	ldr	r3, [r7, #24]
    31d2:	fbb2 f2f3 	udiv	r2, r2, r3
    31d6:	f240 0330 	movw	r3, #48	; 0x30
    31da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    31de:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    31e0:	f240 0324 	movw	r3, #36	; 0x24
    31e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    31e8:	681a      	ldr	r2, [r3, #0]
    31ea:	69fb      	ldr	r3, [r7, #28]
    31ec:	fbb2 f2f3 	udiv	r2, r2, r3
    31f0:	f240 0334 	movw	r3, #52	; 0x34
    31f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    31f8:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    31fa:	f240 0324 	movw	r3, #36	; 0x24
    31fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3202:	681a      	ldr	r2, [r3, #0]
    3204:	f240 0320 	movw	r3, #32
    3208:	f2c2 0300 	movt	r3, #8192	; 0x2000
    320c:	601a      	str	r2, [r3, #0]
}
    320e:	f107 0728 	add.w	r7, r7, #40	; 0x28
    3212:	46bd      	mov	sp, r7
    3214:	bd80      	pop	{r7, pc}
    3216:	bf00      	nop

00003218 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    3218:	b480      	push	{r7}
    321a:	b08b      	sub	sp, #44	; 0x2c
    321c:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    321e:	f04f 0300 	mov.w	r3, #0
    3222:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    3224:	f640 031c 	movw	r3, #2076	; 0x81c
    3228:	f2c6 0308 	movt	r3, #24584	; 0x6008
    322c:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    322e:	f240 2330 	movw	r3, #560	; 0x230
    3232:	f2c6 0308 	movt	r3, #24584	; 0x6008
    3236:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    3238:	68fb      	ldr	r3, [r7, #12]
    323a:	681b      	ldr	r3, [r3, #0]
    323c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    3240:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    3242:	693a      	ldr	r2, [r7, #16]
    3244:	f241 13cf 	movw	r3, #4559	; 0x11cf
    3248:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    324c:	429a      	cmp	r2, r3
    324e:	d108      	bne.n	3262 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    3250:	f64e 732c 	movw	r3, #61228	; 0xef2c
    3254:	f2c6 0301 	movt	r3, #24577	; 0x6001
    3258:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    325a:	697b      	ldr	r3, [r7, #20]
    325c:	681b      	ldr	r3, [r3, #0]
    325e:	607b      	str	r3, [r7, #4]
    3260:	e03d      	b.n	32de <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    3262:	68bb      	ldr	r3, [r7, #8]
    3264:	681a      	ldr	r2, [r3, #0]
    3266:	f244 3341 	movw	r3, #17217	; 0x4341
    326a:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    326e:	429a      	cmp	r2, r3
    3270:	d135      	bne.n	32de <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    3272:	f640 0340 	movw	r3, #2112	; 0x840
    3276:	f2c6 0308 	movt	r3, #24584	; 0x6008
    327a:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    327c:	69bb      	ldr	r3, [r7, #24]
    327e:	681b      	ldr	r3, [r3, #0]
    3280:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    3282:	69fb      	ldr	r3, [r7, #28]
    3284:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    3288:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    328a:	69fa      	ldr	r2, [r7, #28]
    328c:	f240 3300 	movw	r3, #768	; 0x300
    3290:	f2c0 0301 	movt	r3, #1
    3294:	429a      	cmp	r2, r3
    3296:	d922      	bls.n	32de <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    3298:	69fa      	ldr	r2, [r7, #28]
    329a:	f64f 73ff 	movw	r3, #65535	; 0xffff
    329e:	f2c0 0301 	movt	r3, #1
    32a2:	429a      	cmp	r2, r3
    32a4:	d808      	bhi.n	32b8 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    32a6:	f241 632c 	movw	r3, #5676	; 0x162c
    32aa:	f2c6 0308 	movt	r3, #24584	; 0x6008
    32ae:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    32b0:	6a3b      	ldr	r3, [r7, #32]
    32b2:	681b      	ldr	r3, [r3, #0]
    32b4:	607b      	str	r3, [r7, #4]
    32b6:	e012      	b.n	32de <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    32b8:	69fa      	ldr	r2, [r7, #28]
    32ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
    32be:	f2c0 0302 	movt	r3, #2
    32c2:	429a      	cmp	r2, r3
    32c4:	d808      	bhi.n	32d8 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    32c6:	f641 63ac 	movw	r3, #7852	; 0x1eac
    32ca:	f2c6 0308 	movt	r3, #24584	; 0x6008
    32ce:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    32d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    32d2:	681b      	ldr	r3, [r3, #0]
    32d4:	607b      	str	r3, [r7, #4]
    32d6:	e002      	b.n	32de <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    32d8:	f04f 0300 	mov.w	r3, #0
    32dc:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    32de:	687b      	ldr	r3, [r7, #4]
    32e0:	2b00      	cmp	r3, #0
    32e2:	d105      	bne.n	32f0 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    32e4:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    32e6:	f647 0340 	movw	r3, #30784	; 0x7840
    32ea:	f2c0 137d 	movt	r3, #381	; 0x17d
    32ee:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    32f0:	687b      	ldr	r3, [r7, #4]
}
    32f2:	4618      	mov	r0, r3
    32f4:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    32f8:	46bd      	mov	sp, r7
    32fa:	bc80      	pop	{r7}
    32fc:	4770      	bx	lr
    32fe:	bf00      	nop

00003300 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    3300:	b480      	push	{r7}
    3302:	b083      	sub	sp, #12
    3304:	af00      	add	r7, sp, #0
    3306:	4603      	mov	r3, r0
    3308:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    330a:	f24e 1300 	movw	r3, #57600	; 0xe100
    330e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3312:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    3316:	ea4f 1252 	mov.w	r2, r2, lsr #5
    331a:	88f9      	ldrh	r1, [r7, #6]
    331c:	f001 011f 	and.w	r1, r1, #31
    3320:	f04f 0001 	mov.w	r0, #1
    3324:	fa00 f101 	lsl.w	r1, r0, r1
    3328:	f102 0260 	add.w	r2, r2, #96	; 0x60
    332c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    3330:	f107 070c 	add.w	r7, r7, #12
    3334:	46bd      	mov	sp, r7
    3336:	bc80      	pop	{r7}
    3338:	4770      	bx	lr
    333a:	bf00      	nop

0000333c <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
    333c:	b480      	push	{r7}
    333e:	b083      	sub	sp, #12
    3340:	af00      	add	r7, sp, #0
    3342:	4603      	mov	r3, r0
    3344:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    3346:	f107 070c 	add.w	r7, r7, #12
    334a:	46bd      	mov	sp, r7
    334c:	bc80      	pop	{r7}
    334e:	4770      	bx	lr

00003350 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
    3350:	4668      	mov	r0, sp
    3352:	f020 0107 	bic.w	r1, r0, #7
    3356:	468d      	mov	sp, r1
    3358:	b589      	push	{r0, r3, r7, lr}
    335a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
    335c:	f04f 0000 	mov.w	r0, #0
    3360:	f7ff ffec 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
    3364:	f04f 0076 	mov.w	r0, #118	; 0x76
    3368:	f7ff ffca 	bl	3300 <NVIC_ClearPendingIRQ>
}
    336c:	46bd      	mov	sp, r7
    336e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3372:	4685      	mov	sp, r0
    3374:	4770      	bx	lr
    3376:	bf00      	nop

00003378 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
    3378:	4668      	mov	r0, sp
    337a:	f020 0107 	bic.w	r1, r0, #7
    337e:	468d      	mov	sp, r1
    3380:	b589      	push	{r0, r3, r7, lr}
    3382:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
    3384:	f04f 0001 	mov.w	r0, #1
    3388:	f7ff ffd8 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
    338c:	f04f 0077 	mov.w	r0, #119	; 0x77
    3390:	f7ff ffb6 	bl	3300 <NVIC_ClearPendingIRQ>
}
    3394:	46bd      	mov	sp, r7
    3396:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    339a:	4685      	mov	sp, r0
    339c:	4770      	bx	lr
    339e:	bf00      	nop

000033a0 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
    33a0:	4668      	mov	r0, sp
    33a2:	f020 0107 	bic.w	r1, r0, #7
    33a6:	468d      	mov	sp, r1
    33a8:	b589      	push	{r0, r3, r7, lr}
    33aa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
    33ac:	f04f 0002 	mov.w	r0, #2
    33b0:	f7ff ffc4 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
    33b4:	f04f 0078 	mov.w	r0, #120	; 0x78
    33b8:	f7ff ffa2 	bl	3300 <NVIC_ClearPendingIRQ>
}
    33bc:	46bd      	mov	sp, r7
    33be:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    33c2:	4685      	mov	sp, r0
    33c4:	4770      	bx	lr
    33c6:	bf00      	nop

000033c8 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
    33c8:	4668      	mov	r0, sp
    33ca:	f020 0107 	bic.w	r1, r0, #7
    33ce:	468d      	mov	sp, r1
    33d0:	b589      	push	{r0, r3, r7, lr}
    33d2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
    33d4:	f04f 0003 	mov.w	r0, #3
    33d8:	f7ff ffb0 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
    33dc:	f04f 0079 	mov.w	r0, #121	; 0x79
    33e0:	f7ff ff8e 	bl	3300 <NVIC_ClearPendingIRQ>
}
    33e4:	46bd      	mov	sp, r7
    33e6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    33ea:	4685      	mov	sp, r0
    33ec:	4770      	bx	lr
    33ee:	bf00      	nop

000033f0 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
    33f0:	4668      	mov	r0, sp
    33f2:	f020 0107 	bic.w	r1, r0, #7
    33f6:	468d      	mov	sp, r1
    33f8:	b589      	push	{r0, r3, r7, lr}
    33fa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
    33fc:	f04f 0004 	mov.w	r0, #4
    3400:	f7ff ff9c 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
    3404:	f04f 007a 	mov.w	r0, #122	; 0x7a
    3408:	f7ff ff7a 	bl	3300 <NVIC_ClearPendingIRQ>
}
    340c:	46bd      	mov	sp, r7
    340e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3412:	4685      	mov	sp, r0
    3414:	4770      	bx	lr
    3416:	bf00      	nop

00003418 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
    3418:	4668      	mov	r0, sp
    341a:	f020 0107 	bic.w	r1, r0, #7
    341e:	468d      	mov	sp, r1
    3420:	b589      	push	{r0, r3, r7, lr}
    3422:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
    3424:	f04f 0005 	mov.w	r0, #5
    3428:	f7ff ff88 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
    342c:	f04f 007b 	mov.w	r0, #123	; 0x7b
    3430:	f7ff ff66 	bl	3300 <NVIC_ClearPendingIRQ>
}
    3434:	46bd      	mov	sp, r7
    3436:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    343a:	4685      	mov	sp, r0
    343c:	4770      	bx	lr
    343e:	bf00      	nop

00003440 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
    3440:	4668      	mov	r0, sp
    3442:	f020 0107 	bic.w	r1, r0, #7
    3446:	468d      	mov	sp, r1
    3448:	b589      	push	{r0, r3, r7, lr}
    344a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
    344c:	f04f 0006 	mov.w	r0, #6
    3450:	f7ff ff74 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
    3454:	f04f 007c 	mov.w	r0, #124	; 0x7c
    3458:	f7ff ff52 	bl	3300 <NVIC_ClearPendingIRQ>
}
    345c:	46bd      	mov	sp, r7
    345e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3462:	4685      	mov	sp, r0
    3464:	4770      	bx	lr
    3466:	bf00      	nop

00003468 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
    3468:	4668      	mov	r0, sp
    346a:	f020 0107 	bic.w	r1, r0, #7
    346e:	468d      	mov	sp, r1
    3470:	b589      	push	{r0, r3, r7, lr}
    3472:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
    3474:	f04f 0007 	mov.w	r0, #7
    3478:	f7ff ff60 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
    347c:	f04f 007d 	mov.w	r0, #125	; 0x7d
    3480:	f7ff ff3e 	bl	3300 <NVIC_ClearPendingIRQ>
}
    3484:	46bd      	mov	sp, r7
    3486:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    348a:	4685      	mov	sp, r0
    348c:	4770      	bx	lr
    348e:	bf00      	nop

00003490 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
    3490:	4668      	mov	r0, sp
    3492:	f020 0107 	bic.w	r1, r0, #7
    3496:	468d      	mov	sp, r1
    3498:	b589      	push	{r0, r3, r7, lr}
    349a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
    349c:	f04f 0008 	mov.w	r0, #8
    34a0:	f7ff ff4c 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
    34a4:	f04f 007e 	mov.w	r0, #126	; 0x7e
    34a8:	f7ff ff2a 	bl	3300 <NVIC_ClearPendingIRQ>
}
    34ac:	46bd      	mov	sp, r7
    34ae:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    34b2:	4685      	mov	sp, r0
    34b4:	4770      	bx	lr
    34b6:	bf00      	nop

000034b8 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
    34b8:	4668      	mov	r0, sp
    34ba:	f020 0107 	bic.w	r1, r0, #7
    34be:	468d      	mov	sp, r1
    34c0:	b589      	push	{r0, r3, r7, lr}
    34c2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
    34c4:	f04f 0009 	mov.w	r0, #9
    34c8:	f7ff ff38 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
    34cc:	f04f 007f 	mov.w	r0, #127	; 0x7f
    34d0:	f7ff ff16 	bl	3300 <NVIC_ClearPendingIRQ>
}
    34d4:	46bd      	mov	sp, r7
    34d6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    34da:	4685      	mov	sp, r0
    34dc:	4770      	bx	lr
    34de:	bf00      	nop

000034e0 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
    34e0:	4668      	mov	r0, sp
    34e2:	f020 0107 	bic.w	r1, r0, #7
    34e6:	468d      	mov	sp, r1
    34e8:	b589      	push	{r0, r3, r7, lr}
    34ea:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
    34ec:	f04f 000a 	mov.w	r0, #10
    34f0:	f7ff ff24 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
    34f4:	f04f 0080 	mov.w	r0, #128	; 0x80
    34f8:	f7ff ff02 	bl	3300 <NVIC_ClearPendingIRQ>
}
    34fc:	46bd      	mov	sp, r7
    34fe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3502:	4685      	mov	sp, r0
    3504:	4770      	bx	lr
    3506:	bf00      	nop

00003508 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
    3508:	4668      	mov	r0, sp
    350a:	f020 0107 	bic.w	r1, r0, #7
    350e:	468d      	mov	sp, r1
    3510:	b589      	push	{r0, r3, r7, lr}
    3512:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
    3514:	f04f 000b 	mov.w	r0, #11
    3518:	f7ff ff10 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
    351c:	f04f 0081 	mov.w	r0, #129	; 0x81
    3520:	f7ff feee 	bl	3300 <NVIC_ClearPendingIRQ>
}
    3524:	46bd      	mov	sp, r7
    3526:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    352a:	4685      	mov	sp, r0
    352c:	4770      	bx	lr
    352e:	bf00      	nop

00003530 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
    3530:	4668      	mov	r0, sp
    3532:	f020 0107 	bic.w	r1, r0, #7
    3536:	468d      	mov	sp, r1
    3538:	b589      	push	{r0, r3, r7, lr}
    353a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
    353c:	f04f 000c 	mov.w	r0, #12
    3540:	f7ff fefc 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
    3544:	f04f 0082 	mov.w	r0, #130	; 0x82
    3548:	f7ff feda 	bl	3300 <NVIC_ClearPendingIRQ>
}
    354c:	46bd      	mov	sp, r7
    354e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3552:	4685      	mov	sp, r0
    3554:	4770      	bx	lr
    3556:	bf00      	nop

00003558 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
    3558:	4668      	mov	r0, sp
    355a:	f020 0107 	bic.w	r1, r0, #7
    355e:	468d      	mov	sp, r1
    3560:	b589      	push	{r0, r3, r7, lr}
    3562:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
    3564:	f04f 000d 	mov.w	r0, #13
    3568:	f7ff fee8 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
    356c:	f04f 0083 	mov.w	r0, #131	; 0x83
    3570:	f7ff fec6 	bl	3300 <NVIC_ClearPendingIRQ>
}
    3574:	46bd      	mov	sp, r7
    3576:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    357a:	4685      	mov	sp, r0
    357c:	4770      	bx	lr
    357e:	bf00      	nop

00003580 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
    3580:	4668      	mov	r0, sp
    3582:	f020 0107 	bic.w	r1, r0, #7
    3586:	468d      	mov	sp, r1
    3588:	b589      	push	{r0, r3, r7, lr}
    358a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
    358c:	f04f 000e 	mov.w	r0, #14
    3590:	f7ff fed4 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
    3594:	f04f 0084 	mov.w	r0, #132	; 0x84
    3598:	f7ff feb2 	bl	3300 <NVIC_ClearPendingIRQ>
}
    359c:	46bd      	mov	sp, r7
    359e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    35a2:	4685      	mov	sp, r0
    35a4:	4770      	bx	lr
    35a6:	bf00      	nop

000035a8 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
    35a8:	4668      	mov	r0, sp
    35aa:	f020 0107 	bic.w	r1, r0, #7
    35ae:	468d      	mov	sp, r1
    35b0:	b589      	push	{r0, r3, r7, lr}
    35b2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
    35b4:	f04f 000f 	mov.w	r0, #15
    35b8:	f7ff fec0 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
    35bc:	f04f 0085 	mov.w	r0, #133	; 0x85
    35c0:	f7ff fe9e 	bl	3300 <NVIC_ClearPendingIRQ>
}
    35c4:	46bd      	mov	sp, r7
    35c6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    35ca:	4685      	mov	sp, r0
    35cc:	4770      	bx	lr
    35ce:	bf00      	nop

000035d0 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
    35d0:	4668      	mov	r0, sp
    35d2:	f020 0107 	bic.w	r1, r0, #7
    35d6:	468d      	mov	sp, r1
    35d8:	b589      	push	{r0, r3, r7, lr}
    35da:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
    35dc:	f04f 0010 	mov.w	r0, #16
    35e0:	f7ff feac 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
    35e4:	f04f 0086 	mov.w	r0, #134	; 0x86
    35e8:	f7ff fe8a 	bl	3300 <NVIC_ClearPendingIRQ>
}
    35ec:	46bd      	mov	sp, r7
    35ee:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    35f2:	4685      	mov	sp, r0
    35f4:	4770      	bx	lr
    35f6:	bf00      	nop

000035f8 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
    35f8:	4668      	mov	r0, sp
    35fa:	f020 0107 	bic.w	r1, r0, #7
    35fe:	468d      	mov	sp, r1
    3600:	b589      	push	{r0, r3, r7, lr}
    3602:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
    3604:	f04f 0011 	mov.w	r0, #17
    3608:	f7ff fe98 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
    360c:	f04f 0087 	mov.w	r0, #135	; 0x87
    3610:	f7ff fe76 	bl	3300 <NVIC_ClearPendingIRQ>
}
    3614:	46bd      	mov	sp, r7
    3616:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    361a:	4685      	mov	sp, r0
    361c:	4770      	bx	lr
    361e:	bf00      	nop

00003620 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
    3620:	4668      	mov	r0, sp
    3622:	f020 0107 	bic.w	r1, r0, #7
    3626:	468d      	mov	sp, r1
    3628:	b589      	push	{r0, r3, r7, lr}
    362a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
    362c:	f04f 0012 	mov.w	r0, #18
    3630:	f7ff fe84 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
    3634:	f04f 0088 	mov.w	r0, #136	; 0x88
    3638:	f7ff fe62 	bl	3300 <NVIC_ClearPendingIRQ>
}
    363c:	46bd      	mov	sp, r7
    363e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3642:	4685      	mov	sp, r0
    3644:	4770      	bx	lr
    3646:	bf00      	nop

00003648 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
    3648:	4668      	mov	r0, sp
    364a:	f020 0107 	bic.w	r1, r0, #7
    364e:	468d      	mov	sp, r1
    3650:	b589      	push	{r0, r3, r7, lr}
    3652:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
    3654:	f04f 0013 	mov.w	r0, #19
    3658:	f7ff fe70 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
    365c:	f04f 0089 	mov.w	r0, #137	; 0x89
    3660:	f7ff fe4e 	bl	3300 <NVIC_ClearPendingIRQ>
}
    3664:	46bd      	mov	sp, r7
    3666:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    366a:	4685      	mov	sp, r0
    366c:	4770      	bx	lr
    366e:	bf00      	nop

00003670 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
    3670:	4668      	mov	r0, sp
    3672:	f020 0107 	bic.w	r1, r0, #7
    3676:	468d      	mov	sp, r1
    3678:	b589      	push	{r0, r3, r7, lr}
    367a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
    367c:	f04f 0014 	mov.w	r0, #20
    3680:	f7ff fe5c 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
    3684:	f04f 008a 	mov.w	r0, #138	; 0x8a
    3688:	f7ff fe3a 	bl	3300 <NVIC_ClearPendingIRQ>
}
    368c:	46bd      	mov	sp, r7
    368e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3692:	4685      	mov	sp, r0
    3694:	4770      	bx	lr
    3696:	bf00      	nop

00003698 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
    3698:	4668      	mov	r0, sp
    369a:	f020 0107 	bic.w	r1, r0, #7
    369e:	468d      	mov	sp, r1
    36a0:	b589      	push	{r0, r3, r7, lr}
    36a2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
    36a4:	f04f 0015 	mov.w	r0, #21
    36a8:	f7ff fe48 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
    36ac:	f04f 008b 	mov.w	r0, #139	; 0x8b
    36b0:	f7ff fe26 	bl	3300 <NVIC_ClearPendingIRQ>
}
    36b4:	46bd      	mov	sp, r7
    36b6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    36ba:	4685      	mov	sp, r0
    36bc:	4770      	bx	lr
    36be:	bf00      	nop

000036c0 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
    36c0:	4668      	mov	r0, sp
    36c2:	f020 0107 	bic.w	r1, r0, #7
    36c6:	468d      	mov	sp, r1
    36c8:	b589      	push	{r0, r3, r7, lr}
    36ca:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
    36cc:	f04f 0016 	mov.w	r0, #22
    36d0:	f7ff fe34 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
    36d4:	f04f 008c 	mov.w	r0, #140	; 0x8c
    36d8:	f7ff fe12 	bl	3300 <NVIC_ClearPendingIRQ>
}
    36dc:	46bd      	mov	sp, r7
    36de:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    36e2:	4685      	mov	sp, r0
    36e4:	4770      	bx	lr
    36e6:	bf00      	nop

000036e8 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
    36e8:	4668      	mov	r0, sp
    36ea:	f020 0107 	bic.w	r1, r0, #7
    36ee:	468d      	mov	sp, r1
    36f0:	b589      	push	{r0, r3, r7, lr}
    36f2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
    36f4:	f04f 0017 	mov.w	r0, #23
    36f8:	f7ff fe20 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
    36fc:	f04f 008d 	mov.w	r0, #141	; 0x8d
    3700:	f7ff fdfe 	bl	3300 <NVIC_ClearPendingIRQ>
}
    3704:	46bd      	mov	sp, r7
    3706:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    370a:	4685      	mov	sp, r0
    370c:	4770      	bx	lr
    370e:	bf00      	nop

00003710 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
    3710:	4668      	mov	r0, sp
    3712:	f020 0107 	bic.w	r1, r0, #7
    3716:	468d      	mov	sp, r1
    3718:	b589      	push	{r0, r3, r7, lr}
    371a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
    371c:	f04f 0018 	mov.w	r0, #24
    3720:	f7ff fe0c 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
    3724:	f04f 008e 	mov.w	r0, #142	; 0x8e
    3728:	f7ff fdea 	bl	3300 <NVIC_ClearPendingIRQ>
}
    372c:	46bd      	mov	sp, r7
    372e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3732:	4685      	mov	sp, r0
    3734:	4770      	bx	lr
    3736:	bf00      	nop

00003738 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
    3738:	4668      	mov	r0, sp
    373a:	f020 0107 	bic.w	r1, r0, #7
    373e:	468d      	mov	sp, r1
    3740:	b589      	push	{r0, r3, r7, lr}
    3742:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
    3744:	f04f 0019 	mov.w	r0, #25
    3748:	f7ff fdf8 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
    374c:	f04f 008f 	mov.w	r0, #143	; 0x8f
    3750:	f7ff fdd6 	bl	3300 <NVIC_ClearPendingIRQ>
}
    3754:	46bd      	mov	sp, r7
    3756:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    375a:	4685      	mov	sp, r0
    375c:	4770      	bx	lr
    375e:	bf00      	nop

00003760 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
    3760:	4668      	mov	r0, sp
    3762:	f020 0107 	bic.w	r1, r0, #7
    3766:	468d      	mov	sp, r1
    3768:	b589      	push	{r0, r3, r7, lr}
    376a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
    376c:	f04f 001a 	mov.w	r0, #26
    3770:	f7ff fde4 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
    3774:	f04f 0090 	mov.w	r0, #144	; 0x90
    3778:	f7ff fdc2 	bl	3300 <NVIC_ClearPendingIRQ>
}
    377c:	46bd      	mov	sp, r7
    377e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3782:	4685      	mov	sp, r0
    3784:	4770      	bx	lr
    3786:	bf00      	nop

00003788 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
    3788:	4668      	mov	r0, sp
    378a:	f020 0107 	bic.w	r1, r0, #7
    378e:	468d      	mov	sp, r1
    3790:	b589      	push	{r0, r3, r7, lr}
    3792:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
    3794:	f04f 001b 	mov.w	r0, #27
    3798:	f7ff fdd0 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
    379c:	f04f 0091 	mov.w	r0, #145	; 0x91
    37a0:	f7ff fdae 	bl	3300 <NVIC_ClearPendingIRQ>
}
    37a4:	46bd      	mov	sp, r7
    37a6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    37aa:	4685      	mov	sp, r0
    37ac:	4770      	bx	lr
    37ae:	bf00      	nop

000037b0 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
    37b0:	4668      	mov	r0, sp
    37b2:	f020 0107 	bic.w	r1, r0, #7
    37b6:	468d      	mov	sp, r1
    37b8:	b589      	push	{r0, r3, r7, lr}
    37ba:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
    37bc:	f04f 001c 	mov.w	r0, #28
    37c0:	f7ff fdbc 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
    37c4:	f04f 0092 	mov.w	r0, #146	; 0x92
    37c8:	f7ff fd9a 	bl	3300 <NVIC_ClearPendingIRQ>
}
    37cc:	46bd      	mov	sp, r7
    37ce:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    37d2:	4685      	mov	sp, r0
    37d4:	4770      	bx	lr
    37d6:	bf00      	nop

000037d8 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
    37d8:	4668      	mov	r0, sp
    37da:	f020 0107 	bic.w	r1, r0, #7
    37de:	468d      	mov	sp, r1
    37e0:	b589      	push	{r0, r3, r7, lr}
    37e2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
    37e4:	f04f 001d 	mov.w	r0, #29
    37e8:	f7ff fda8 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
    37ec:	f04f 0093 	mov.w	r0, #147	; 0x93
    37f0:	f7ff fd86 	bl	3300 <NVIC_ClearPendingIRQ>
}
    37f4:	46bd      	mov	sp, r7
    37f6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    37fa:	4685      	mov	sp, r0
    37fc:	4770      	bx	lr
    37fe:	bf00      	nop

00003800 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
    3800:	4668      	mov	r0, sp
    3802:	f020 0107 	bic.w	r1, r0, #7
    3806:	468d      	mov	sp, r1
    3808:	b589      	push	{r0, r3, r7, lr}
    380a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
    380c:	f04f 001e 	mov.w	r0, #30
    3810:	f7ff fd94 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
    3814:	f04f 0094 	mov.w	r0, #148	; 0x94
    3818:	f7ff fd72 	bl	3300 <NVIC_ClearPendingIRQ>
}
    381c:	46bd      	mov	sp, r7
    381e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3822:	4685      	mov	sp, r0
    3824:	4770      	bx	lr
    3826:	bf00      	nop

00003828 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
    3828:	4668      	mov	r0, sp
    382a:	f020 0107 	bic.w	r1, r0, #7
    382e:	468d      	mov	sp, r1
    3830:	b589      	push	{r0, r3, r7, lr}
    3832:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
    3834:	f04f 001f 	mov.w	r0, #31
    3838:	f7ff fd80 	bl	333c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
    383c:	f04f 0095 	mov.w	r0, #149	; 0x95
    3840:	f7ff fd5e 	bl	3300 <NVIC_ClearPendingIRQ>
}
    3844:	46bd      	mov	sp, r7
    3846:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    384a:	4685      	mov	sp, r0
    384c:	4770      	bx	lr
    384e:	bf00      	nop

00003850 <__aeabi_drsub>:
    3850:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    3854:	e002      	b.n	385c <__adddf3>
    3856:	bf00      	nop

00003858 <__aeabi_dsub>:
    3858:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0000385c <__adddf3>:
    385c:	b530      	push	{r4, r5, lr}
    385e:	ea4f 0441 	mov.w	r4, r1, lsl #1
    3862:	ea4f 0543 	mov.w	r5, r3, lsl #1
    3866:	ea94 0f05 	teq	r4, r5
    386a:	bf08      	it	eq
    386c:	ea90 0f02 	teqeq	r0, r2
    3870:	bf1f      	itttt	ne
    3872:	ea54 0c00 	orrsne.w	ip, r4, r0
    3876:	ea55 0c02 	orrsne.w	ip, r5, r2
    387a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    387e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    3882:	f000 80e2 	beq.w	3a4a <__adddf3+0x1ee>
    3886:	ea4f 5454 	mov.w	r4, r4, lsr #21
    388a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    388e:	bfb8      	it	lt
    3890:	426d      	neglt	r5, r5
    3892:	dd0c      	ble.n	38ae <__adddf3+0x52>
    3894:	442c      	add	r4, r5
    3896:	ea80 0202 	eor.w	r2, r0, r2
    389a:	ea81 0303 	eor.w	r3, r1, r3
    389e:	ea82 0000 	eor.w	r0, r2, r0
    38a2:	ea83 0101 	eor.w	r1, r3, r1
    38a6:	ea80 0202 	eor.w	r2, r0, r2
    38aa:	ea81 0303 	eor.w	r3, r1, r3
    38ae:	2d36      	cmp	r5, #54	; 0x36
    38b0:	bf88      	it	hi
    38b2:	bd30      	pophi	{r4, r5, pc}
    38b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    38b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
    38bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    38c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    38c4:	d002      	beq.n	38cc <__adddf3+0x70>
    38c6:	4240      	negs	r0, r0
    38c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    38cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    38d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
    38d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    38d8:	d002      	beq.n	38e0 <__adddf3+0x84>
    38da:	4252      	negs	r2, r2
    38dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    38e0:	ea94 0f05 	teq	r4, r5
    38e4:	f000 80a7 	beq.w	3a36 <__adddf3+0x1da>
    38e8:	f1a4 0401 	sub.w	r4, r4, #1
    38ec:	f1d5 0e20 	rsbs	lr, r5, #32
    38f0:	db0d      	blt.n	390e <__adddf3+0xb2>
    38f2:	fa02 fc0e 	lsl.w	ip, r2, lr
    38f6:	fa22 f205 	lsr.w	r2, r2, r5
    38fa:	1880      	adds	r0, r0, r2
    38fc:	f141 0100 	adc.w	r1, r1, #0
    3900:	fa03 f20e 	lsl.w	r2, r3, lr
    3904:	1880      	adds	r0, r0, r2
    3906:	fa43 f305 	asr.w	r3, r3, r5
    390a:	4159      	adcs	r1, r3
    390c:	e00e      	b.n	392c <__adddf3+0xd0>
    390e:	f1a5 0520 	sub.w	r5, r5, #32
    3912:	f10e 0e20 	add.w	lr, lr, #32
    3916:	2a01      	cmp	r2, #1
    3918:	fa03 fc0e 	lsl.w	ip, r3, lr
    391c:	bf28      	it	cs
    391e:	f04c 0c02 	orrcs.w	ip, ip, #2
    3922:	fa43 f305 	asr.w	r3, r3, r5
    3926:	18c0      	adds	r0, r0, r3
    3928:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    392c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    3930:	d507      	bpl.n	3942 <__adddf3+0xe6>
    3932:	f04f 0e00 	mov.w	lr, #0
    3936:	f1dc 0c00 	rsbs	ip, ip, #0
    393a:	eb7e 0000 	sbcs.w	r0, lr, r0
    393e:	eb6e 0101 	sbc.w	r1, lr, r1
    3942:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    3946:	d31b      	bcc.n	3980 <__adddf3+0x124>
    3948:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    394c:	d30c      	bcc.n	3968 <__adddf3+0x10c>
    394e:	0849      	lsrs	r1, r1, #1
    3950:	ea5f 0030 	movs.w	r0, r0, rrx
    3954:	ea4f 0c3c 	mov.w	ip, ip, rrx
    3958:	f104 0401 	add.w	r4, r4, #1
    395c:	ea4f 5244 	mov.w	r2, r4, lsl #21
    3960:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    3964:	f080 809a 	bcs.w	3a9c <__adddf3+0x240>
    3968:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    396c:	bf08      	it	eq
    396e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    3972:	f150 0000 	adcs.w	r0, r0, #0
    3976:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    397a:	ea41 0105 	orr.w	r1, r1, r5
    397e:	bd30      	pop	{r4, r5, pc}
    3980:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    3984:	4140      	adcs	r0, r0
    3986:	eb41 0101 	adc.w	r1, r1, r1
    398a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    398e:	f1a4 0401 	sub.w	r4, r4, #1
    3992:	d1e9      	bne.n	3968 <__adddf3+0x10c>
    3994:	f091 0f00 	teq	r1, #0
    3998:	bf04      	itt	eq
    399a:	4601      	moveq	r1, r0
    399c:	2000      	moveq	r0, #0
    399e:	fab1 f381 	clz	r3, r1
    39a2:	bf08      	it	eq
    39a4:	3320      	addeq	r3, #32
    39a6:	f1a3 030b 	sub.w	r3, r3, #11
    39aa:	f1b3 0220 	subs.w	r2, r3, #32
    39ae:	da0c      	bge.n	39ca <__adddf3+0x16e>
    39b0:	320c      	adds	r2, #12
    39b2:	dd08      	ble.n	39c6 <__adddf3+0x16a>
    39b4:	f102 0c14 	add.w	ip, r2, #20
    39b8:	f1c2 020c 	rsb	r2, r2, #12
    39bc:	fa01 f00c 	lsl.w	r0, r1, ip
    39c0:	fa21 f102 	lsr.w	r1, r1, r2
    39c4:	e00c      	b.n	39e0 <__adddf3+0x184>
    39c6:	f102 0214 	add.w	r2, r2, #20
    39ca:	bfd8      	it	le
    39cc:	f1c2 0c20 	rsble	ip, r2, #32
    39d0:	fa01 f102 	lsl.w	r1, r1, r2
    39d4:	fa20 fc0c 	lsr.w	ip, r0, ip
    39d8:	bfdc      	itt	le
    39da:	ea41 010c 	orrle.w	r1, r1, ip
    39de:	4090      	lslle	r0, r2
    39e0:	1ae4      	subs	r4, r4, r3
    39e2:	bfa2      	ittt	ge
    39e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    39e8:	4329      	orrge	r1, r5
    39ea:	bd30      	popge	{r4, r5, pc}
    39ec:	ea6f 0404 	mvn.w	r4, r4
    39f0:	3c1f      	subs	r4, #31
    39f2:	da1c      	bge.n	3a2e <__adddf3+0x1d2>
    39f4:	340c      	adds	r4, #12
    39f6:	dc0e      	bgt.n	3a16 <__adddf3+0x1ba>
    39f8:	f104 0414 	add.w	r4, r4, #20
    39fc:	f1c4 0220 	rsb	r2, r4, #32
    3a00:	fa20 f004 	lsr.w	r0, r0, r4
    3a04:	fa01 f302 	lsl.w	r3, r1, r2
    3a08:	ea40 0003 	orr.w	r0, r0, r3
    3a0c:	fa21 f304 	lsr.w	r3, r1, r4
    3a10:	ea45 0103 	orr.w	r1, r5, r3
    3a14:	bd30      	pop	{r4, r5, pc}
    3a16:	f1c4 040c 	rsb	r4, r4, #12
    3a1a:	f1c4 0220 	rsb	r2, r4, #32
    3a1e:	fa20 f002 	lsr.w	r0, r0, r2
    3a22:	fa01 f304 	lsl.w	r3, r1, r4
    3a26:	ea40 0003 	orr.w	r0, r0, r3
    3a2a:	4629      	mov	r1, r5
    3a2c:	bd30      	pop	{r4, r5, pc}
    3a2e:	fa21 f004 	lsr.w	r0, r1, r4
    3a32:	4629      	mov	r1, r5
    3a34:	bd30      	pop	{r4, r5, pc}
    3a36:	f094 0f00 	teq	r4, #0
    3a3a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    3a3e:	bf06      	itte	eq
    3a40:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    3a44:	3401      	addeq	r4, #1
    3a46:	3d01      	subne	r5, #1
    3a48:	e74e      	b.n	38e8 <__adddf3+0x8c>
    3a4a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    3a4e:	bf18      	it	ne
    3a50:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    3a54:	d029      	beq.n	3aaa <__adddf3+0x24e>
    3a56:	ea94 0f05 	teq	r4, r5
    3a5a:	bf08      	it	eq
    3a5c:	ea90 0f02 	teqeq	r0, r2
    3a60:	d005      	beq.n	3a6e <__adddf3+0x212>
    3a62:	ea54 0c00 	orrs.w	ip, r4, r0
    3a66:	bf04      	itt	eq
    3a68:	4619      	moveq	r1, r3
    3a6a:	4610      	moveq	r0, r2
    3a6c:	bd30      	pop	{r4, r5, pc}
    3a6e:	ea91 0f03 	teq	r1, r3
    3a72:	bf1e      	ittt	ne
    3a74:	2100      	movne	r1, #0
    3a76:	2000      	movne	r0, #0
    3a78:	bd30      	popne	{r4, r5, pc}
    3a7a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    3a7e:	d105      	bne.n	3a8c <__adddf3+0x230>
    3a80:	0040      	lsls	r0, r0, #1
    3a82:	4149      	adcs	r1, r1
    3a84:	bf28      	it	cs
    3a86:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    3a8a:	bd30      	pop	{r4, r5, pc}
    3a8c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    3a90:	bf3c      	itt	cc
    3a92:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    3a96:	bd30      	popcc	{r4, r5, pc}
    3a98:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    3a9c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    3aa0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    3aa4:	f04f 0000 	mov.w	r0, #0
    3aa8:	bd30      	pop	{r4, r5, pc}
    3aaa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    3aae:	bf1a      	itte	ne
    3ab0:	4619      	movne	r1, r3
    3ab2:	4610      	movne	r0, r2
    3ab4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    3ab8:	bf1c      	itt	ne
    3aba:	460b      	movne	r3, r1
    3abc:	4602      	movne	r2, r0
    3abe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    3ac2:	bf06      	itte	eq
    3ac4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    3ac8:	ea91 0f03 	teqeq	r1, r3
    3acc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    3ad0:	bd30      	pop	{r4, r5, pc}
    3ad2:	bf00      	nop

00003ad4 <__aeabi_ui2d>:
    3ad4:	f090 0f00 	teq	r0, #0
    3ad8:	bf04      	itt	eq
    3ada:	2100      	moveq	r1, #0
    3adc:	4770      	bxeq	lr
    3ade:	b530      	push	{r4, r5, lr}
    3ae0:	f44f 6480 	mov.w	r4, #1024	; 0x400
    3ae4:	f104 0432 	add.w	r4, r4, #50	; 0x32
    3ae8:	f04f 0500 	mov.w	r5, #0
    3aec:	f04f 0100 	mov.w	r1, #0
    3af0:	e750      	b.n	3994 <__adddf3+0x138>
    3af2:	bf00      	nop

00003af4 <__aeabi_i2d>:
    3af4:	f090 0f00 	teq	r0, #0
    3af8:	bf04      	itt	eq
    3afa:	2100      	moveq	r1, #0
    3afc:	4770      	bxeq	lr
    3afe:	b530      	push	{r4, r5, lr}
    3b00:	f44f 6480 	mov.w	r4, #1024	; 0x400
    3b04:	f104 0432 	add.w	r4, r4, #50	; 0x32
    3b08:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    3b0c:	bf48      	it	mi
    3b0e:	4240      	negmi	r0, r0
    3b10:	f04f 0100 	mov.w	r1, #0
    3b14:	e73e      	b.n	3994 <__adddf3+0x138>
    3b16:	bf00      	nop

00003b18 <__aeabi_f2d>:
    3b18:	0042      	lsls	r2, r0, #1
    3b1a:	ea4f 01e2 	mov.w	r1, r2, asr #3
    3b1e:	ea4f 0131 	mov.w	r1, r1, rrx
    3b22:	ea4f 7002 	mov.w	r0, r2, lsl #28
    3b26:	bf1f      	itttt	ne
    3b28:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    3b2c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    3b30:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    3b34:	4770      	bxne	lr
    3b36:	f092 0f00 	teq	r2, #0
    3b3a:	bf14      	ite	ne
    3b3c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    3b40:	4770      	bxeq	lr
    3b42:	b530      	push	{r4, r5, lr}
    3b44:	f44f 7460 	mov.w	r4, #896	; 0x380
    3b48:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    3b4c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    3b50:	e720      	b.n	3994 <__adddf3+0x138>
    3b52:	bf00      	nop

00003b54 <__aeabi_ul2d>:
    3b54:	ea50 0201 	orrs.w	r2, r0, r1
    3b58:	bf08      	it	eq
    3b5a:	4770      	bxeq	lr
    3b5c:	b530      	push	{r4, r5, lr}
    3b5e:	f04f 0500 	mov.w	r5, #0
    3b62:	e00a      	b.n	3b7a <__aeabi_l2d+0x16>

00003b64 <__aeabi_l2d>:
    3b64:	ea50 0201 	orrs.w	r2, r0, r1
    3b68:	bf08      	it	eq
    3b6a:	4770      	bxeq	lr
    3b6c:	b530      	push	{r4, r5, lr}
    3b6e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    3b72:	d502      	bpl.n	3b7a <__aeabi_l2d+0x16>
    3b74:	4240      	negs	r0, r0
    3b76:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    3b7a:	f44f 6480 	mov.w	r4, #1024	; 0x400
    3b7e:	f104 0432 	add.w	r4, r4, #50	; 0x32
    3b82:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    3b86:	f43f aedc 	beq.w	3942 <__adddf3+0xe6>
    3b8a:	f04f 0203 	mov.w	r2, #3
    3b8e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    3b92:	bf18      	it	ne
    3b94:	3203      	addne	r2, #3
    3b96:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    3b9a:	bf18      	it	ne
    3b9c:	3203      	addne	r2, #3
    3b9e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    3ba2:	f1c2 0320 	rsb	r3, r2, #32
    3ba6:	fa00 fc03 	lsl.w	ip, r0, r3
    3baa:	fa20 f002 	lsr.w	r0, r0, r2
    3bae:	fa01 fe03 	lsl.w	lr, r1, r3
    3bb2:	ea40 000e 	orr.w	r0, r0, lr
    3bb6:	fa21 f102 	lsr.w	r1, r1, r2
    3bba:	4414      	add	r4, r2
    3bbc:	e6c1      	b.n	3942 <__adddf3+0xe6>
    3bbe:	bf00      	nop

00003bc0 <__aeabi_dmul>:
    3bc0:	b570      	push	{r4, r5, r6, lr}
    3bc2:	f04f 0cff 	mov.w	ip, #255	; 0xff
    3bc6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    3bca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    3bce:	bf1d      	ittte	ne
    3bd0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    3bd4:	ea94 0f0c 	teqne	r4, ip
    3bd8:	ea95 0f0c 	teqne	r5, ip
    3bdc:	f000 f8de 	bleq	3d9c <__aeabi_dmul+0x1dc>
    3be0:	442c      	add	r4, r5
    3be2:	ea81 0603 	eor.w	r6, r1, r3
    3be6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    3bea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    3bee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    3bf2:	bf18      	it	ne
    3bf4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    3bf8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    3bfc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    3c00:	d038      	beq.n	3c74 <__aeabi_dmul+0xb4>
    3c02:	fba0 ce02 	umull	ip, lr, r0, r2
    3c06:	f04f 0500 	mov.w	r5, #0
    3c0a:	fbe1 e502 	umlal	lr, r5, r1, r2
    3c0e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    3c12:	fbe0 e503 	umlal	lr, r5, r0, r3
    3c16:	f04f 0600 	mov.w	r6, #0
    3c1a:	fbe1 5603 	umlal	r5, r6, r1, r3
    3c1e:	f09c 0f00 	teq	ip, #0
    3c22:	bf18      	it	ne
    3c24:	f04e 0e01 	orrne.w	lr, lr, #1
    3c28:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    3c2c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    3c30:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    3c34:	d204      	bcs.n	3c40 <__aeabi_dmul+0x80>
    3c36:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    3c3a:	416d      	adcs	r5, r5
    3c3c:	eb46 0606 	adc.w	r6, r6, r6
    3c40:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    3c44:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    3c48:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    3c4c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    3c50:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    3c54:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    3c58:	bf88      	it	hi
    3c5a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    3c5e:	d81e      	bhi.n	3c9e <__aeabi_dmul+0xde>
    3c60:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    3c64:	bf08      	it	eq
    3c66:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    3c6a:	f150 0000 	adcs.w	r0, r0, #0
    3c6e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    3c72:	bd70      	pop	{r4, r5, r6, pc}
    3c74:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    3c78:	ea46 0101 	orr.w	r1, r6, r1
    3c7c:	ea40 0002 	orr.w	r0, r0, r2
    3c80:	ea81 0103 	eor.w	r1, r1, r3
    3c84:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    3c88:	bfc2      	ittt	gt
    3c8a:	ebd4 050c 	rsbsgt	r5, r4, ip
    3c8e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    3c92:	bd70      	popgt	{r4, r5, r6, pc}
    3c94:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    3c98:	f04f 0e00 	mov.w	lr, #0
    3c9c:	3c01      	subs	r4, #1
    3c9e:	f300 80ab 	bgt.w	3df8 <__aeabi_dmul+0x238>
    3ca2:	f114 0f36 	cmn.w	r4, #54	; 0x36
    3ca6:	bfde      	ittt	le
    3ca8:	2000      	movle	r0, #0
    3caa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    3cae:	bd70      	pople	{r4, r5, r6, pc}
    3cb0:	f1c4 0400 	rsb	r4, r4, #0
    3cb4:	3c20      	subs	r4, #32
    3cb6:	da35      	bge.n	3d24 <__aeabi_dmul+0x164>
    3cb8:	340c      	adds	r4, #12
    3cba:	dc1b      	bgt.n	3cf4 <__aeabi_dmul+0x134>
    3cbc:	f104 0414 	add.w	r4, r4, #20
    3cc0:	f1c4 0520 	rsb	r5, r4, #32
    3cc4:	fa00 f305 	lsl.w	r3, r0, r5
    3cc8:	fa20 f004 	lsr.w	r0, r0, r4
    3ccc:	fa01 f205 	lsl.w	r2, r1, r5
    3cd0:	ea40 0002 	orr.w	r0, r0, r2
    3cd4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    3cd8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    3cdc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    3ce0:	fa21 f604 	lsr.w	r6, r1, r4
    3ce4:	eb42 0106 	adc.w	r1, r2, r6
    3ce8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    3cec:	bf08      	it	eq
    3cee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    3cf2:	bd70      	pop	{r4, r5, r6, pc}
    3cf4:	f1c4 040c 	rsb	r4, r4, #12
    3cf8:	f1c4 0520 	rsb	r5, r4, #32
    3cfc:	fa00 f304 	lsl.w	r3, r0, r4
    3d00:	fa20 f005 	lsr.w	r0, r0, r5
    3d04:	fa01 f204 	lsl.w	r2, r1, r4
    3d08:	ea40 0002 	orr.w	r0, r0, r2
    3d0c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    3d10:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    3d14:	f141 0100 	adc.w	r1, r1, #0
    3d18:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    3d1c:	bf08      	it	eq
    3d1e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    3d22:	bd70      	pop	{r4, r5, r6, pc}
    3d24:	f1c4 0520 	rsb	r5, r4, #32
    3d28:	fa00 f205 	lsl.w	r2, r0, r5
    3d2c:	ea4e 0e02 	orr.w	lr, lr, r2
    3d30:	fa20 f304 	lsr.w	r3, r0, r4
    3d34:	fa01 f205 	lsl.w	r2, r1, r5
    3d38:	ea43 0302 	orr.w	r3, r3, r2
    3d3c:	fa21 f004 	lsr.w	r0, r1, r4
    3d40:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    3d44:	fa21 f204 	lsr.w	r2, r1, r4
    3d48:	ea20 0002 	bic.w	r0, r0, r2
    3d4c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    3d50:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    3d54:	bf08      	it	eq
    3d56:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    3d5a:	bd70      	pop	{r4, r5, r6, pc}
    3d5c:	f094 0f00 	teq	r4, #0
    3d60:	d10f      	bne.n	3d82 <__aeabi_dmul+0x1c2>
    3d62:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    3d66:	0040      	lsls	r0, r0, #1
    3d68:	eb41 0101 	adc.w	r1, r1, r1
    3d6c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    3d70:	bf08      	it	eq
    3d72:	3c01      	subeq	r4, #1
    3d74:	d0f7      	beq.n	3d66 <__aeabi_dmul+0x1a6>
    3d76:	ea41 0106 	orr.w	r1, r1, r6
    3d7a:	f095 0f00 	teq	r5, #0
    3d7e:	bf18      	it	ne
    3d80:	4770      	bxne	lr
    3d82:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    3d86:	0052      	lsls	r2, r2, #1
    3d88:	eb43 0303 	adc.w	r3, r3, r3
    3d8c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    3d90:	bf08      	it	eq
    3d92:	3d01      	subeq	r5, #1
    3d94:	d0f7      	beq.n	3d86 <__aeabi_dmul+0x1c6>
    3d96:	ea43 0306 	orr.w	r3, r3, r6
    3d9a:	4770      	bx	lr
    3d9c:	ea94 0f0c 	teq	r4, ip
    3da0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    3da4:	bf18      	it	ne
    3da6:	ea95 0f0c 	teqne	r5, ip
    3daa:	d00c      	beq.n	3dc6 <__aeabi_dmul+0x206>
    3dac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    3db0:	bf18      	it	ne
    3db2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    3db6:	d1d1      	bne.n	3d5c <__aeabi_dmul+0x19c>
    3db8:	ea81 0103 	eor.w	r1, r1, r3
    3dbc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    3dc0:	f04f 0000 	mov.w	r0, #0
    3dc4:	bd70      	pop	{r4, r5, r6, pc}
    3dc6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    3dca:	bf06      	itte	eq
    3dcc:	4610      	moveq	r0, r2
    3dce:	4619      	moveq	r1, r3
    3dd0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    3dd4:	d019      	beq.n	3e0a <__aeabi_dmul+0x24a>
    3dd6:	ea94 0f0c 	teq	r4, ip
    3dda:	d102      	bne.n	3de2 <__aeabi_dmul+0x222>
    3ddc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    3de0:	d113      	bne.n	3e0a <__aeabi_dmul+0x24a>
    3de2:	ea95 0f0c 	teq	r5, ip
    3de6:	d105      	bne.n	3df4 <__aeabi_dmul+0x234>
    3de8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    3dec:	bf1c      	itt	ne
    3dee:	4610      	movne	r0, r2
    3df0:	4619      	movne	r1, r3
    3df2:	d10a      	bne.n	3e0a <__aeabi_dmul+0x24a>
    3df4:	ea81 0103 	eor.w	r1, r1, r3
    3df8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    3dfc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    3e00:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    3e04:	f04f 0000 	mov.w	r0, #0
    3e08:	bd70      	pop	{r4, r5, r6, pc}
    3e0a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    3e0e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    3e12:	bd70      	pop	{r4, r5, r6, pc}

00003e14 <__aeabi_ddiv>:
    3e14:	b570      	push	{r4, r5, r6, lr}
    3e16:	f04f 0cff 	mov.w	ip, #255	; 0xff
    3e1a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    3e1e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    3e22:	bf1d      	ittte	ne
    3e24:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    3e28:	ea94 0f0c 	teqne	r4, ip
    3e2c:	ea95 0f0c 	teqne	r5, ip
    3e30:	f000 f8a7 	bleq	3f82 <__aeabi_ddiv+0x16e>
    3e34:	eba4 0405 	sub.w	r4, r4, r5
    3e38:	ea81 0e03 	eor.w	lr, r1, r3
    3e3c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    3e40:	ea4f 3101 	mov.w	r1, r1, lsl #12
    3e44:	f000 8088 	beq.w	3f58 <__aeabi_ddiv+0x144>
    3e48:	ea4f 3303 	mov.w	r3, r3, lsl #12
    3e4c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    3e50:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    3e54:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    3e58:	ea4f 2202 	mov.w	r2, r2, lsl #8
    3e5c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    3e60:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    3e64:	ea4f 2600 	mov.w	r6, r0, lsl #8
    3e68:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    3e6c:	429d      	cmp	r5, r3
    3e6e:	bf08      	it	eq
    3e70:	4296      	cmpeq	r6, r2
    3e72:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    3e76:	f504 7440 	add.w	r4, r4, #768	; 0x300
    3e7a:	d202      	bcs.n	3e82 <__aeabi_ddiv+0x6e>
    3e7c:	085b      	lsrs	r3, r3, #1
    3e7e:	ea4f 0232 	mov.w	r2, r2, rrx
    3e82:	1ab6      	subs	r6, r6, r2
    3e84:	eb65 0503 	sbc.w	r5, r5, r3
    3e88:	085b      	lsrs	r3, r3, #1
    3e8a:	ea4f 0232 	mov.w	r2, r2, rrx
    3e8e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    3e92:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    3e96:	ebb6 0e02 	subs.w	lr, r6, r2
    3e9a:	eb75 0e03 	sbcs.w	lr, r5, r3
    3e9e:	bf22      	ittt	cs
    3ea0:	1ab6      	subcs	r6, r6, r2
    3ea2:	4675      	movcs	r5, lr
    3ea4:	ea40 000c 	orrcs.w	r0, r0, ip
    3ea8:	085b      	lsrs	r3, r3, #1
    3eaa:	ea4f 0232 	mov.w	r2, r2, rrx
    3eae:	ebb6 0e02 	subs.w	lr, r6, r2
    3eb2:	eb75 0e03 	sbcs.w	lr, r5, r3
    3eb6:	bf22      	ittt	cs
    3eb8:	1ab6      	subcs	r6, r6, r2
    3eba:	4675      	movcs	r5, lr
    3ebc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    3ec0:	085b      	lsrs	r3, r3, #1
    3ec2:	ea4f 0232 	mov.w	r2, r2, rrx
    3ec6:	ebb6 0e02 	subs.w	lr, r6, r2
    3eca:	eb75 0e03 	sbcs.w	lr, r5, r3
    3ece:	bf22      	ittt	cs
    3ed0:	1ab6      	subcs	r6, r6, r2
    3ed2:	4675      	movcs	r5, lr
    3ed4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    3ed8:	085b      	lsrs	r3, r3, #1
    3eda:	ea4f 0232 	mov.w	r2, r2, rrx
    3ede:	ebb6 0e02 	subs.w	lr, r6, r2
    3ee2:	eb75 0e03 	sbcs.w	lr, r5, r3
    3ee6:	bf22      	ittt	cs
    3ee8:	1ab6      	subcs	r6, r6, r2
    3eea:	4675      	movcs	r5, lr
    3eec:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    3ef0:	ea55 0e06 	orrs.w	lr, r5, r6
    3ef4:	d018      	beq.n	3f28 <__aeabi_ddiv+0x114>
    3ef6:	ea4f 1505 	mov.w	r5, r5, lsl #4
    3efa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    3efe:	ea4f 1606 	mov.w	r6, r6, lsl #4
    3f02:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3f06:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    3f0a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    3f0e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    3f12:	d1c0      	bne.n	3e96 <__aeabi_ddiv+0x82>
    3f14:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    3f18:	d10b      	bne.n	3f32 <__aeabi_ddiv+0x11e>
    3f1a:	ea41 0100 	orr.w	r1, r1, r0
    3f1e:	f04f 0000 	mov.w	r0, #0
    3f22:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    3f26:	e7b6      	b.n	3e96 <__aeabi_ddiv+0x82>
    3f28:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    3f2c:	bf04      	itt	eq
    3f2e:	4301      	orreq	r1, r0
    3f30:	2000      	moveq	r0, #0
    3f32:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    3f36:	bf88      	it	hi
    3f38:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    3f3c:	f63f aeaf 	bhi.w	3c9e <__aeabi_dmul+0xde>
    3f40:	ebb5 0c03 	subs.w	ip, r5, r3
    3f44:	bf04      	itt	eq
    3f46:	ebb6 0c02 	subseq.w	ip, r6, r2
    3f4a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    3f4e:	f150 0000 	adcs.w	r0, r0, #0
    3f52:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    3f56:	bd70      	pop	{r4, r5, r6, pc}
    3f58:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    3f5c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    3f60:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    3f64:	bfc2      	ittt	gt
    3f66:	ebd4 050c 	rsbsgt	r5, r4, ip
    3f6a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    3f6e:	bd70      	popgt	{r4, r5, r6, pc}
    3f70:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    3f74:	f04f 0e00 	mov.w	lr, #0
    3f78:	3c01      	subs	r4, #1
    3f7a:	e690      	b.n	3c9e <__aeabi_dmul+0xde>
    3f7c:	ea45 0e06 	orr.w	lr, r5, r6
    3f80:	e68d      	b.n	3c9e <__aeabi_dmul+0xde>
    3f82:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    3f86:	ea94 0f0c 	teq	r4, ip
    3f8a:	bf08      	it	eq
    3f8c:	ea95 0f0c 	teqeq	r5, ip
    3f90:	f43f af3b 	beq.w	3e0a <__aeabi_dmul+0x24a>
    3f94:	ea94 0f0c 	teq	r4, ip
    3f98:	d10a      	bne.n	3fb0 <__aeabi_ddiv+0x19c>
    3f9a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    3f9e:	f47f af34 	bne.w	3e0a <__aeabi_dmul+0x24a>
    3fa2:	ea95 0f0c 	teq	r5, ip
    3fa6:	f47f af25 	bne.w	3df4 <__aeabi_dmul+0x234>
    3faa:	4610      	mov	r0, r2
    3fac:	4619      	mov	r1, r3
    3fae:	e72c      	b.n	3e0a <__aeabi_dmul+0x24a>
    3fb0:	ea95 0f0c 	teq	r5, ip
    3fb4:	d106      	bne.n	3fc4 <__aeabi_ddiv+0x1b0>
    3fb6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    3fba:	f43f aefd 	beq.w	3db8 <__aeabi_dmul+0x1f8>
    3fbe:	4610      	mov	r0, r2
    3fc0:	4619      	mov	r1, r3
    3fc2:	e722      	b.n	3e0a <__aeabi_dmul+0x24a>
    3fc4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    3fc8:	bf18      	it	ne
    3fca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    3fce:	f47f aec5 	bne.w	3d5c <__aeabi_dmul+0x19c>
    3fd2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    3fd6:	f47f af0d 	bne.w	3df4 <__aeabi_dmul+0x234>
    3fda:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    3fde:	f47f aeeb 	bne.w	3db8 <__aeabi_dmul+0x1f8>
    3fe2:	e712      	b.n	3e0a <__aeabi_dmul+0x24a>

00003fe4 <__aeabi_d2uiz>:
    3fe4:	004a      	lsls	r2, r1, #1
    3fe6:	d211      	bcs.n	400c <__aeabi_d2uiz+0x28>
    3fe8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    3fec:	d211      	bcs.n	4012 <__aeabi_d2uiz+0x2e>
    3fee:	d50d      	bpl.n	400c <__aeabi_d2uiz+0x28>
    3ff0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    3ff4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    3ff8:	d40e      	bmi.n	4018 <__aeabi_d2uiz+0x34>
    3ffa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    3ffe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    4002:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    4006:	fa23 f002 	lsr.w	r0, r3, r2
    400a:	4770      	bx	lr
    400c:	f04f 0000 	mov.w	r0, #0
    4010:	4770      	bx	lr
    4012:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    4016:	d102      	bne.n	401e <__aeabi_d2uiz+0x3a>
    4018:	f04f 30ff 	mov.w	r0, #4294967295
    401c:	4770      	bx	lr
    401e:	f04f 0000 	mov.w	r0, #0
    4022:	4770      	bx	lr

00004024 <__aeabi_d2f>:
    4024:	ea4f 0241 	mov.w	r2, r1, lsl #1
    4028:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
    402c:	bf24      	itt	cs
    402e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
    4032:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
    4036:	d90d      	bls.n	4054 <__aeabi_d2f+0x30>
    4038:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    403c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
    4040:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
    4044:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    4048:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
    404c:	bf08      	it	eq
    404e:	f020 0001 	biceq.w	r0, r0, #1
    4052:	4770      	bx	lr
    4054:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
    4058:	d121      	bne.n	409e <__aeabi_d2f+0x7a>
    405a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
    405e:	bfbc      	itt	lt
    4060:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
    4064:	4770      	bxlt	lr
    4066:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    406a:	ea4f 5252 	mov.w	r2, r2, lsr #21
    406e:	f1c2 0218 	rsb	r2, r2, #24
    4072:	f1c2 0c20 	rsb	ip, r2, #32
    4076:	fa10 f30c 	lsls.w	r3, r0, ip
    407a:	fa20 f002 	lsr.w	r0, r0, r2
    407e:	bf18      	it	ne
    4080:	f040 0001 	orrne.w	r0, r0, #1
    4084:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    4088:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    408c:	fa03 fc0c 	lsl.w	ip, r3, ip
    4090:	ea40 000c 	orr.w	r0, r0, ip
    4094:	fa23 f302 	lsr.w	r3, r3, r2
    4098:	ea4f 0343 	mov.w	r3, r3, lsl #1
    409c:	e7cc      	b.n	4038 <__aeabi_d2f+0x14>
    409e:	ea7f 5362 	mvns.w	r3, r2, asr #21
    40a2:	d107      	bne.n	40b4 <__aeabi_d2f+0x90>
    40a4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
    40a8:	bf1e      	ittt	ne
    40aa:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
    40ae:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
    40b2:	4770      	bxne	lr
    40b4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
    40b8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    40bc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    40c0:	4770      	bx	lr
    40c2:	bf00      	nop

000040c4 <__aeabi_frsub>:
    40c4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
    40c8:	e002      	b.n	40d0 <__addsf3>
    40ca:	bf00      	nop

000040cc <__aeabi_fsub>:
    40cc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

000040d0 <__addsf3>:
    40d0:	0042      	lsls	r2, r0, #1
    40d2:	bf1f      	itttt	ne
    40d4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
    40d8:	ea92 0f03 	teqne	r2, r3
    40dc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
    40e0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    40e4:	d06a      	beq.n	41bc <__addsf3+0xec>
    40e6:	ea4f 6212 	mov.w	r2, r2, lsr #24
    40ea:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
    40ee:	bfc1      	itttt	gt
    40f0:	18d2      	addgt	r2, r2, r3
    40f2:	4041      	eorgt	r1, r0
    40f4:	4048      	eorgt	r0, r1
    40f6:	4041      	eorgt	r1, r0
    40f8:	bfb8      	it	lt
    40fa:	425b      	neglt	r3, r3
    40fc:	2b19      	cmp	r3, #25
    40fe:	bf88      	it	hi
    4100:	4770      	bxhi	lr
    4102:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
    4106:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    410a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    410e:	bf18      	it	ne
    4110:	4240      	negne	r0, r0
    4112:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    4116:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
    411a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
    411e:	bf18      	it	ne
    4120:	4249      	negne	r1, r1
    4122:	ea92 0f03 	teq	r2, r3
    4126:	d03f      	beq.n	41a8 <__addsf3+0xd8>
    4128:	f1a2 0201 	sub.w	r2, r2, #1
    412c:	fa41 fc03 	asr.w	ip, r1, r3
    4130:	eb10 000c 	adds.w	r0, r0, ip
    4134:	f1c3 0320 	rsb	r3, r3, #32
    4138:	fa01 f103 	lsl.w	r1, r1, r3
    413c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    4140:	d502      	bpl.n	4148 <__addsf3+0x78>
    4142:	4249      	negs	r1, r1
    4144:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
    4148:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    414c:	d313      	bcc.n	4176 <__addsf3+0xa6>
    414e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
    4152:	d306      	bcc.n	4162 <__addsf3+0x92>
    4154:	0840      	lsrs	r0, r0, #1
    4156:	ea4f 0131 	mov.w	r1, r1, rrx
    415a:	f102 0201 	add.w	r2, r2, #1
    415e:	2afe      	cmp	r2, #254	; 0xfe
    4160:	d251      	bcs.n	4206 <__addsf3+0x136>
    4162:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
    4166:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    416a:	bf08      	it	eq
    416c:	f020 0001 	biceq.w	r0, r0, #1
    4170:	ea40 0003 	orr.w	r0, r0, r3
    4174:	4770      	bx	lr
    4176:	0049      	lsls	r1, r1, #1
    4178:	eb40 0000 	adc.w	r0, r0, r0
    417c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
    4180:	f1a2 0201 	sub.w	r2, r2, #1
    4184:	d1ed      	bne.n	4162 <__addsf3+0x92>
    4186:	fab0 fc80 	clz	ip, r0
    418a:	f1ac 0c08 	sub.w	ip, ip, #8
    418e:	ebb2 020c 	subs.w	r2, r2, ip
    4192:	fa00 f00c 	lsl.w	r0, r0, ip
    4196:	bfaa      	itet	ge
    4198:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
    419c:	4252      	neglt	r2, r2
    419e:	4318      	orrge	r0, r3
    41a0:	bfbc      	itt	lt
    41a2:	40d0      	lsrlt	r0, r2
    41a4:	4318      	orrlt	r0, r3
    41a6:	4770      	bx	lr
    41a8:	f092 0f00 	teq	r2, #0
    41ac:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
    41b0:	bf06      	itte	eq
    41b2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
    41b6:	3201      	addeq	r2, #1
    41b8:	3b01      	subne	r3, #1
    41ba:	e7b5      	b.n	4128 <__addsf3+0x58>
    41bc:	ea4f 0341 	mov.w	r3, r1, lsl #1
    41c0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    41c4:	bf18      	it	ne
    41c6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    41ca:	d021      	beq.n	4210 <__addsf3+0x140>
    41cc:	ea92 0f03 	teq	r2, r3
    41d0:	d004      	beq.n	41dc <__addsf3+0x10c>
    41d2:	f092 0f00 	teq	r2, #0
    41d6:	bf08      	it	eq
    41d8:	4608      	moveq	r0, r1
    41da:	4770      	bx	lr
    41dc:	ea90 0f01 	teq	r0, r1
    41e0:	bf1c      	itt	ne
    41e2:	2000      	movne	r0, #0
    41e4:	4770      	bxne	lr
    41e6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
    41ea:	d104      	bne.n	41f6 <__addsf3+0x126>
    41ec:	0040      	lsls	r0, r0, #1
    41ee:	bf28      	it	cs
    41f0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
    41f4:	4770      	bx	lr
    41f6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
    41fa:	bf3c      	itt	cc
    41fc:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
    4200:	4770      	bxcc	lr
    4202:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    4206:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
    420a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    420e:	4770      	bx	lr
    4210:	ea7f 6222 	mvns.w	r2, r2, asr #24
    4214:	bf16      	itet	ne
    4216:	4608      	movne	r0, r1
    4218:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
    421c:	4601      	movne	r1, r0
    421e:	0242      	lsls	r2, r0, #9
    4220:	bf06      	itte	eq
    4222:	ea5f 2341 	movseq.w	r3, r1, lsl #9
    4226:	ea90 0f01 	teqeq	r0, r1
    422a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
    422e:	4770      	bx	lr

00004230 <__aeabi_ui2f>:
    4230:	f04f 0300 	mov.w	r3, #0
    4234:	e004      	b.n	4240 <__aeabi_i2f+0x8>
    4236:	bf00      	nop

00004238 <__aeabi_i2f>:
    4238:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
    423c:	bf48      	it	mi
    423e:	4240      	negmi	r0, r0
    4240:	ea5f 0c00 	movs.w	ip, r0
    4244:	bf08      	it	eq
    4246:	4770      	bxeq	lr
    4248:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
    424c:	4601      	mov	r1, r0
    424e:	f04f 0000 	mov.w	r0, #0
    4252:	e01c      	b.n	428e <__aeabi_l2f+0x2a>

00004254 <__aeabi_ul2f>:
    4254:	ea50 0201 	orrs.w	r2, r0, r1
    4258:	bf08      	it	eq
    425a:	4770      	bxeq	lr
    425c:	f04f 0300 	mov.w	r3, #0
    4260:	e00a      	b.n	4278 <__aeabi_l2f+0x14>
    4262:	bf00      	nop

00004264 <__aeabi_l2f>:
    4264:	ea50 0201 	orrs.w	r2, r0, r1
    4268:	bf08      	it	eq
    426a:	4770      	bxeq	lr
    426c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
    4270:	d502      	bpl.n	4278 <__aeabi_l2f+0x14>
    4272:	4240      	negs	r0, r0
    4274:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    4278:	ea5f 0c01 	movs.w	ip, r1
    427c:	bf02      	ittt	eq
    427e:	4684      	moveq	ip, r0
    4280:	4601      	moveq	r1, r0
    4282:	2000      	moveq	r0, #0
    4284:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
    4288:	bf08      	it	eq
    428a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
    428e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
    4292:	fabc f28c 	clz	r2, ip
    4296:	3a08      	subs	r2, #8
    4298:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
    429c:	db10      	blt.n	42c0 <__aeabi_l2f+0x5c>
    429e:	fa01 fc02 	lsl.w	ip, r1, r2
    42a2:	4463      	add	r3, ip
    42a4:	fa00 fc02 	lsl.w	ip, r0, r2
    42a8:	f1c2 0220 	rsb	r2, r2, #32
    42ac:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    42b0:	fa20 f202 	lsr.w	r2, r0, r2
    42b4:	eb43 0002 	adc.w	r0, r3, r2
    42b8:	bf08      	it	eq
    42ba:	f020 0001 	biceq.w	r0, r0, #1
    42be:	4770      	bx	lr
    42c0:	f102 0220 	add.w	r2, r2, #32
    42c4:	fa01 fc02 	lsl.w	ip, r1, r2
    42c8:	f1c2 0220 	rsb	r2, r2, #32
    42cc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
    42d0:	fa21 f202 	lsr.w	r2, r1, r2
    42d4:	eb43 0002 	adc.w	r0, r3, r2
    42d8:	bf08      	it	eq
    42da:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    42de:	4770      	bx	lr

000042e0 <__aeabi_fmul>:
    42e0:	f04f 0cff 	mov.w	ip, #255	; 0xff
    42e4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
    42e8:	bf1e      	ittt	ne
    42ea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
    42ee:	ea92 0f0c 	teqne	r2, ip
    42f2:	ea93 0f0c 	teqne	r3, ip
    42f6:	d06f      	beq.n	43d8 <__aeabi_fmul+0xf8>
    42f8:	441a      	add	r2, r3
    42fa:	ea80 0c01 	eor.w	ip, r0, r1
    42fe:	0240      	lsls	r0, r0, #9
    4300:	bf18      	it	ne
    4302:	ea5f 2141 	movsne.w	r1, r1, lsl #9
    4306:	d01e      	beq.n	4346 <__aeabi_fmul+0x66>
    4308:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
    430c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
    4310:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
    4314:	fba0 3101 	umull	r3, r1, r0, r1
    4318:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
    431c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
    4320:	bf3e      	ittt	cc
    4322:	0049      	lslcc	r1, r1, #1
    4324:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
    4328:	005b      	lslcc	r3, r3, #1
    432a:	ea40 0001 	orr.w	r0, r0, r1
    432e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
    4332:	2afd      	cmp	r2, #253	; 0xfd
    4334:	d81d      	bhi.n	4372 <__aeabi_fmul+0x92>
    4336:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    433a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    433e:	bf08      	it	eq
    4340:	f020 0001 	biceq.w	r0, r0, #1
    4344:	4770      	bx	lr
    4346:	f090 0f00 	teq	r0, #0
    434a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
    434e:	bf08      	it	eq
    4350:	0249      	lsleq	r1, r1, #9
    4352:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
    4356:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
    435a:	3a7f      	subs	r2, #127	; 0x7f
    435c:	bfc2      	ittt	gt
    435e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
    4362:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
    4366:	4770      	bxgt	lr
    4368:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    436c:	f04f 0300 	mov.w	r3, #0
    4370:	3a01      	subs	r2, #1
    4372:	dc5d      	bgt.n	4430 <__aeabi_fmul+0x150>
    4374:	f112 0f19 	cmn.w	r2, #25
    4378:	bfdc      	itt	le
    437a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
    437e:	4770      	bxle	lr
    4380:	f1c2 0200 	rsb	r2, r2, #0
    4384:	0041      	lsls	r1, r0, #1
    4386:	fa21 f102 	lsr.w	r1, r1, r2
    438a:	f1c2 0220 	rsb	r2, r2, #32
    438e:	fa00 fc02 	lsl.w	ip, r0, r2
    4392:	ea5f 0031 	movs.w	r0, r1, rrx
    4396:	f140 0000 	adc.w	r0, r0, #0
    439a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
    439e:	bf08      	it	eq
    43a0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    43a4:	4770      	bx	lr
    43a6:	f092 0f00 	teq	r2, #0
    43aa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
    43ae:	bf02      	ittt	eq
    43b0:	0040      	lsleq	r0, r0, #1
    43b2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
    43b6:	3a01      	subeq	r2, #1
    43b8:	d0f9      	beq.n	43ae <__aeabi_fmul+0xce>
    43ba:	ea40 000c 	orr.w	r0, r0, ip
    43be:	f093 0f00 	teq	r3, #0
    43c2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    43c6:	bf02      	ittt	eq
    43c8:	0049      	lsleq	r1, r1, #1
    43ca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
    43ce:	3b01      	subeq	r3, #1
    43d0:	d0f9      	beq.n	43c6 <__aeabi_fmul+0xe6>
    43d2:	ea41 010c 	orr.w	r1, r1, ip
    43d6:	e78f      	b.n	42f8 <__aeabi_fmul+0x18>
    43d8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
    43dc:	ea92 0f0c 	teq	r2, ip
    43e0:	bf18      	it	ne
    43e2:	ea93 0f0c 	teqne	r3, ip
    43e6:	d00a      	beq.n	43fe <__aeabi_fmul+0x11e>
    43e8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
    43ec:	bf18      	it	ne
    43ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
    43f2:	d1d8      	bne.n	43a6 <__aeabi_fmul+0xc6>
    43f4:	ea80 0001 	eor.w	r0, r0, r1
    43f8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
    43fc:	4770      	bx	lr
    43fe:	f090 0f00 	teq	r0, #0
    4402:	bf17      	itett	ne
    4404:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
    4408:	4608      	moveq	r0, r1
    440a:	f091 0f00 	teqne	r1, #0
    440e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
    4412:	d014      	beq.n	443e <__aeabi_fmul+0x15e>
    4414:	ea92 0f0c 	teq	r2, ip
    4418:	d101      	bne.n	441e <__aeabi_fmul+0x13e>
    441a:	0242      	lsls	r2, r0, #9
    441c:	d10f      	bne.n	443e <__aeabi_fmul+0x15e>
    441e:	ea93 0f0c 	teq	r3, ip
    4422:	d103      	bne.n	442c <__aeabi_fmul+0x14c>
    4424:	024b      	lsls	r3, r1, #9
    4426:	bf18      	it	ne
    4428:	4608      	movne	r0, r1
    442a:	d108      	bne.n	443e <__aeabi_fmul+0x15e>
    442c:	ea80 0001 	eor.w	r0, r0, r1
    4430:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
    4434:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    4438:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    443c:	4770      	bx	lr
    443e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    4442:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
    4446:	4770      	bx	lr

00004448 <__aeabi_fdiv>:
    4448:	f04f 0cff 	mov.w	ip, #255	; 0xff
    444c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
    4450:	bf1e      	ittt	ne
    4452:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
    4456:	ea92 0f0c 	teqne	r2, ip
    445a:	ea93 0f0c 	teqne	r3, ip
    445e:	d069      	beq.n	4534 <__aeabi_fdiv+0xec>
    4460:	eba2 0203 	sub.w	r2, r2, r3
    4464:	ea80 0c01 	eor.w	ip, r0, r1
    4468:	0249      	lsls	r1, r1, #9
    446a:	ea4f 2040 	mov.w	r0, r0, lsl #9
    446e:	d037      	beq.n	44e0 <__aeabi_fdiv+0x98>
    4470:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    4474:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
    4478:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
    447c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
    4480:	428b      	cmp	r3, r1
    4482:	bf38      	it	cc
    4484:	005b      	lslcc	r3, r3, #1
    4486:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
    448a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
    448e:	428b      	cmp	r3, r1
    4490:	bf24      	itt	cs
    4492:	1a5b      	subcs	r3, r3, r1
    4494:	ea40 000c 	orrcs.w	r0, r0, ip
    4498:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
    449c:	bf24      	itt	cs
    449e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
    44a2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    44a6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
    44aa:	bf24      	itt	cs
    44ac:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
    44b0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    44b4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
    44b8:	bf24      	itt	cs
    44ba:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
    44be:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    44c2:	011b      	lsls	r3, r3, #4
    44c4:	bf18      	it	ne
    44c6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
    44ca:	d1e0      	bne.n	448e <__aeabi_fdiv+0x46>
    44cc:	2afd      	cmp	r2, #253	; 0xfd
    44ce:	f63f af50 	bhi.w	4372 <__aeabi_fmul+0x92>
    44d2:	428b      	cmp	r3, r1
    44d4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    44d8:	bf08      	it	eq
    44da:	f020 0001 	biceq.w	r0, r0, #1
    44de:	4770      	bx	lr
    44e0:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
    44e4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
    44e8:	327f      	adds	r2, #127	; 0x7f
    44ea:	bfc2      	ittt	gt
    44ec:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
    44f0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
    44f4:	4770      	bxgt	lr
    44f6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    44fa:	f04f 0300 	mov.w	r3, #0
    44fe:	3a01      	subs	r2, #1
    4500:	e737      	b.n	4372 <__aeabi_fmul+0x92>
    4502:	f092 0f00 	teq	r2, #0
    4506:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
    450a:	bf02      	ittt	eq
    450c:	0040      	lsleq	r0, r0, #1
    450e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
    4512:	3a01      	subeq	r2, #1
    4514:	d0f9      	beq.n	450a <__aeabi_fdiv+0xc2>
    4516:	ea40 000c 	orr.w	r0, r0, ip
    451a:	f093 0f00 	teq	r3, #0
    451e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    4522:	bf02      	ittt	eq
    4524:	0049      	lsleq	r1, r1, #1
    4526:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
    452a:	3b01      	subeq	r3, #1
    452c:	d0f9      	beq.n	4522 <__aeabi_fdiv+0xda>
    452e:	ea41 010c 	orr.w	r1, r1, ip
    4532:	e795      	b.n	4460 <__aeabi_fdiv+0x18>
    4534:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
    4538:	ea92 0f0c 	teq	r2, ip
    453c:	d108      	bne.n	4550 <__aeabi_fdiv+0x108>
    453e:	0242      	lsls	r2, r0, #9
    4540:	f47f af7d 	bne.w	443e <__aeabi_fmul+0x15e>
    4544:	ea93 0f0c 	teq	r3, ip
    4548:	f47f af70 	bne.w	442c <__aeabi_fmul+0x14c>
    454c:	4608      	mov	r0, r1
    454e:	e776      	b.n	443e <__aeabi_fmul+0x15e>
    4550:	ea93 0f0c 	teq	r3, ip
    4554:	d104      	bne.n	4560 <__aeabi_fdiv+0x118>
    4556:	024b      	lsls	r3, r1, #9
    4558:	f43f af4c 	beq.w	43f4 <__aeabi_fmul+0x114>
    455c:	4608      	mov	r0, r1
    455e:	e76e      	b.n	443e <__aeabi_fmul+0x15e>
    4560:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
    4564:	bf18      	it	ne
    4566:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
    456a:	d1ca      	bne.n	4502 <__aeabi_fdiv+0xba>
    456c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
    4570:	f47f af5c 	bne.w	442c <__aeabi_fmul+0x14c>
    4574:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
    4578:	f47f af3c 	bne.w	43f4 <__aeabi_fmul+0x114>
    457c:	e75f      	b.n	443e <__aeabi_fmul+0x15e>
    457e:	bf00      	nop

00004580 <__aeabi_f2uiz>:
    4580:	0042      	lsls	r2, r0, #1
    4582:	d20e      	bcs.n	45a2 <__aeabi_f2uiz+0x22>
    4584:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
    4588:	d30b      	bcc.n	45a2 <__aeabi_f2uiz+0x22>
    458a:	f04f 039e 	mov.w	r3, #158	; 0x9e
    458e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
    4592:	d409      	bmi.n	45a8 <__aeabi_f2uiz+0x28>
    4594:	ea4f 2300 	mov.w	r3, r0, lsl #8
    4598:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    459c:	fa23 f002 	lsr.w	r0, r3, r2
    45a0:	4770      	bx	lr
    45a2:	f04f 0000 	mov.w	r0, #0
    45a6:	4770      	bx	lr
    45a8:	f112 0f61 	cmn.w	r2, #97	; 0x61
    45ac:	d101      	bne.n	45b2 <__aeabi_f2uiz+0x32>
    45ae:	0242      	lsls	r2, r0, #9
    45b0:	d102      	bne.n	45b8 <__aeabi_f2uiz+0x38>
    45b2:	f04f 30ff 	mov.w	r0, #4294967295
    45b6:	4770      	bx	lr
    45b8:	f04f 0000 	mov.w	r0, #0
    45bc:	4770      	bx	lr
    45be:	bf00      	nop

000045c0 <__libc_init_array>:
    45c0:	b570      	push	{r4, r5, r6, lr}
    45c2:	f64b 6660 	movw	r6, #48736	; 0xbe60
    45c6:	f64b 6560 	movw	r5, #48736	; 0xbe60
    45ca:	f2c0 0600 	movt	r6, #0
    45ce:	f2c0 0500 	movt	r5, #0
    45d2:	1b76      	subs	r6, r6, r5
    45d4:	10b6      	asrs	r6, r6, #2
    45d6:	d006      	beq.n	45e6 <__libc_init_array+0x26>
    45d8:	2400      	movs	r4, #0
    45da:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    45de:	3401      	adds	r4, #1
    45e0:	4798      	blx	r3
    45e2:	42a6      	cmp	r6, r4
    45e4:	d8f9      	bhi.n	45da <__libc_init_array+0x1a>
    45e6:	f64b 6560 	movw	r5, #48736	; 0xbe60
    45ea:	f64b 6664 	movw	r6, #48740	; 0xbe64
    45ee:	f2c0 0500 	movt	r5, #0
    45f2:	f2c0 0600 	movt	r6, #0
    45f6:	1b76      	subs	r6, r6, r5
    45f8:	f007 fc26 	bl	be48 <_init>
    45fc:	10b6      	asrs	r6, r6, #2
    45fe:	d006      	beq.n	460e <__libc_init_array+0x4e>
    4600:	2400      	movs	r4, #0
    4602:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    4606:	3401      	adds	r4, #1
    4608:	4798      	blx	r3
    460a:	42a6      	cmp	r6, r4
    460c:	d8f9      	bhi.n	4602 <__libc_init_array+0x42>
    460e:	bd70      	pop	{r4, r5, r6, pc}

00004610 <free>:
    4610:	f240 0338 	movw	r3, #56	; 0x38
    4614:	4601      	mov	r1, r0
    4616:	f2c2 0300 	movt	r3, #8192	; 0x2000
    461a:	6818      	ldr	r0, [r3, #0]
    461c:	f004 bedc 	b.w	93d8 <_free_r>

00004620 <malloc>:
    4620:	f240 0338 	movw	r3, #56	; 0x38
    4624:	4601      	mov	r1, r0
    4626:	f2c2 0300 	movt	r3, #8192	; 0x2000
    462a:	6818      	ldr	r0, [r3, #0]
    462c:	f000 b800 	b.w	4630 <_malloc_r>

00004630 <_malloc_r>:
    4630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4634:	f101 040b 	add.w	r4, r1, #11
    4638:	2c16      	cmp	r4, #22
    463a:	b083      	sub	sp, #12
    463c:	4606      	mov	r6, r0
    463e:	d82f      	bhi.n	46a0 <_malloc_r+0x70>
    4640:	2300      	movs	r3, #0
    4642:	2410      	movs	r4, #16
    4644:	428c      	cmp	r4, r1
    4646:	bf2c      	ite	cs
    4648:	4619      	movcs	r1, r3
    464a:	f043 0101 	orrcc.w	r1, r3, #1
    464e:	2900      	cmp	r1, #0
    4650:	d130      	bne.n	46b4 <_malloc_r+0x84>
    4652:	4630      	mov	r0, r6
    4654:	f000 fbf0 	bl	4e38 <__malloc_lock>
    4658:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    465c:	d22e      	bcs.n	46bc <_malloc_r+0x8c>
    465e:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    4662:	f240 152c 	movw	r5, #300	; 0x12c
    4666:	f2c2 0500 	movt	r5, #8192	; 0x2000
    466a:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    466e:	68d3      	ldr	r3, [r2, #12]
    4670:	4293      	cmp	r3, r2
    4672:	f000 8206 	beq.w	4a82 <_malloc_r+0x452>
    4676:	685a      	ldr	r2, [r3, #4]
    4678:	f103 0508 	add.w	r5, r3, #8
    467c:	68d9      	ldr	r1, [r3, #12]
    467e:	4630      	mov	r0, r6
    4680:	f022 0c03 	bic.w	ip, r2, #3
    4684:	689a      	ldr	r2, [r3, #8]
    4686:	4463      	add	r3, ip
    4688:	685c      	ldr	r4, [r3, #4]
    468a:	608a      	str	r2, [r1, #8]
    468c:	f044 0401 	orr.w	r4, r4, #1
    4690:	60d1      	str	r1, [r2, #12]
    4692:	605c      	str	r4, [r3, #4]
    4694:	f000 fbd2 	bl	4e3c <__malloc_unlock>
    4698:	4628      	mov	r0, r5
    469a:	b003      	add	sp, #12
    469c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    46a0:	f024 0407 	bic.w	r4, r4, #7
    46a4:	0fe3      	lsrs	r3, r4, #31
    46a6:	428c      	cmp	r4, r1
    46a8:	bf2c      	ite	cs
    46aa:	4619      	movcs	r1, r3
    46ac:	f043 0101 	orrcc.w	r1, r3, #1
    46b0:	2900      	cmp	r1, #0
    46b2:	d0ce      	beq.n	4652 <_malloc_r+0x22>
    46b4:	230c      	movs	r3, #12
    46b6:	2500      	movs	r5, #0
    46b8:	6033      	str	r3, [r6, #0]
    46ba:	e7ed      	b.n	4698 <_malloc_r+0x68>
    46bc:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    46c0:	bf04      	itt	eq
    46c2:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    46c6:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    46ca:	f040 8090 	bne.w	47ee <_malloc_r+0x1be>
    46ce:	f240 152c 	movw	r5, #300	; 0x12c
    46d2:	f2c2 0500 	movt	r5, #8192	; 0x2000
    46d6:	1828      	adds	r0, r5, r0
    46d8:	68c3      	ldr	r3, [r0, #12]
    46da:	4298      	cmp	r0, r3
    46dc:	d106      	bne.n	46ec <_malloc_r+0xbc>
    46de:	e00d      	b.n	46fc <_malloc_r+0xcc>
    46e0:	2a00      	cmp	r2, #0
    46e2:	f280 816f 	bge.w	49c4 <_malloc_r+0x394>
    46e6:	68db      	ldr	r3, [r3, #12]
    46e8:	4298      	cmp	r0, r3
    46ea:	d007      	beq.n	46fc <_malloc_r+0xcc>
    46ec:	6859      	ldr	r1, [r3, #4]
    46ee:	f021 0103 	bic.w	r1, r1, #3
    46f2:	1b0a      	subs	r2, r1, r4
    46f4:	2a0f      	cmp	r2, #15
    46f6:	ddf3      	ble.n	46e0 <_malloc_r+0xb0>
    46f8:	f10e 3eff 	add.w	lr, lr, #4294967295
    46fc:	f10e 0e01 	add.w	lr, lr, #1
    4700:	f240 172c 	movw	r7, #300	; 0x12c
    4704:	f2c2 0700 	movt	r7, #8192	; 0x2000
    4708:	f107 0108 	add.w	r1, r7, #8
    470c:	688b      	ldr	r3, [r1, #8]
    470e:	4299      	cmp	r1, r3
    4710:	bf08      	it	eq
    4712:	687a      	ldreq	r2, [r7, #4]
    4714:	d026      	beq.n	4764 <_malloc_r+0x134>
    4716:	685a      	ldr	r2, [r3, #4]
    4718:	f022 0c03 	bic.w	ip, r2, #3
    471c:	ebc4 020c 	rsb	r2, r4, ip
    4720:	2a0f      	cmp	r2, #15
    4722:	f300 8194 	bgt.w	4a4e <_malloc_r+0x41e>
    4726:	2a00      	cmp	r2, #0
    4728:	60c9      	str	r1, [r1, #12]
    472a:	6089      	str	r1, [r1, #8]
    472c:	f280 8099 	bge.w	4862 <_malloc_r+0x232>
    4730:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    4734:	f080 8165 	bcs.w	4a02 <_malloc_r+0x3d2>
    4738:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    473c:	f04f 0a01 	mov.w	sl, #1
    4740:	687a      	ldr	r2, [r7, #4]
    4742:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    4746:	ea4f 0cac 	mov.w	ip, ip, asr #2
    474a:	fa0a fc0c 	lsl.w	ip, sl, ip
    474e:	60d8      	str	r0, [r3, #12]
    4750:	f8d0 8008 	ldr.w	r8, [r0, #8]
    4754:	ea4c 0202 	orr.w	r2, ip, r2
    4758:	607a      	str	r2, [r7, #4]
    475a:	f8c3 8008 	str.w	r8, [r3, #8]
    475e:	f8c8 300c 	str.w	r3, [r8, #12]
    4762:	6083      	str	r3, [r0, #8]
    4764:	f04f 0c01 	mov.w	ip, #1
    4768:	ea4f 03ae 	mov.w	r3, lr, asr #2
    476c:	fa0c fc03 	lsl.w	ip, ip, r3
    4770:	4594      	cmp	ip, r2
    4772:	f200 8082 	bhi.w	487a <_malloc_r+0x24a>
    4776:	ea12 0f0c 	tst.w	r2, ip
    477a:	d108      	bne.n	478e <_malloc_r+0x15e>
    477c:	f02e 0e03 	bic.w	lr, lr, #3
    4780:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    4784:	f10e 0e04 	add.w	lr, lr, #4
    4788:	ea12 0f0c 	tst.w	r2, ip
    478c:	d0f8      	beq.n	4780 <_malloc_r+0x150>
    478e:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    4792:	46f2      	mov	sl, lr
    4794:	46c8      	mov	r8, r9
    4796:	f8d8 300c 	ldr.w	r3, [r8, #12]
    479a:	4598      	cmp	r8, r3
    479c:	d107      	bne.n	47ae <_malloc_r+0x17e>
    479e:	e168      	b.n	4a72 <_malloc_r+0x442>
    47a0:	2a00      	cmp	r2, #0
    47a2:	f280 8178 	bge.w	4a96 <_malloc_r+0x466>
    47a6:	68db      	ldr	r3, [r3, #12]
    47a8:	4598      	cmp	r8, r3
    47aa:	f000 8162 	beq.w	4a72 <_malloc_r+0x442>
    47ae:	6858      	ldr	r0, [r3, #4]
    47b0:	f020 0003 	bic.w	r0, r0, #3
    47b4:	1b02      	subs	r2, r0, r4
    47b6:	2a0f      	cmp	r2, #15
    47b8:	ddf2      	ble.n	47a0 <_malloc_r+0x170>
    47ba:	461d      	mov	r5, r3
    47bc:	191f      	adds	r7, r3, r4
    47be:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    47c2:	f044 0e01 	orr.w	lr, r4, #1
    47c6:	f855 4f08 	ldr.w	r4, [r5, #8]!
    47ca:	4630      	mov	r0, r6
    47cc:	50ba      	str	r2, [r7, r2]
    47ce:	f042 0201 	orr.w	r2, r2, #1
    47d2:	f8c3 e004 	str.w	lr, [r3, #4]
    47d6:	f8cc 4008 	str.w	r4, [ip, #8]
    47da:	f8c4 c00c 	str.w	ip, [r4, #12]
    47de:	608f      	str	r7, [r1, #8]
    47e0:	60cf      	str	r7, [r1, #12]
    47e2:	607a      	str	r2, [r7, #4]
    47e4:	60b9      	str	r1, [r7, #8]
    47e6:	60f9      	str	r1, [r7, #12]
    47e8:	f000 fb28 	bl	4e3c <__malloc_unlock>
    47ec:	e754      	b.n	4698 <_malloc_r+0x68>
    47ee:	f1be 0f04 	cmp.w	lr, #4
    47f2:	bf9e      	ittt	ls
    47f4:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    47f8:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    47fc:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    4800:	f67f af65 	bls.w	46ce <_malloc_r+0x9e>
    4804:	f1be 0f14 	cmp.w	lr, #20
    4808:	bf9c      	itt	ls
    480a:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    480e:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    4812:	f67f af5c 	bls.w	46ce <_malloc_r+0x9e>
    4816:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    481a:	bf9e      	ittt	ls
    481c:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    4820:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    4824:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    4828:	f67f af51 	bls.w	46ce <_malloc_r+0x9e>
    482c:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    4830:	bf9e      	ittt	ls
    4832:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    4836:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    483a:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    483e:	f67f af46 	bls.w	46ce <_malloc_r+0x9e>
    4842:	f240 5354 	movw	r3, #1364	; 0x554
    4846:	459e      	cmp	lr, r3
    4848:	bf95      	itete	ls
    484a:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    484e:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    4852:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    4856:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    485a:	bf98      	it	ls
    485c:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    4860:	e735      	b.n	46ce <_malloc_r+0x9e>
    4862:	eb03 020c 	add.w	r2, r3, ip
    4866:	f103 0508 	add.w	r5, r3, #8
    486a:	4630      	mov	r0, r6
    486c:	6853      	ldr	r3, [r2, #4]
    486e:	f043 0301 	orr.w	r3, r3, #1
    4872:	6053      	str	r3, [r2, #4]
    4874:	f000 fae2 	bl	4e3c <__malloc_unlock>
    4878:	e70e      	b.n	4698 <_malloc_r+0x68>
    487a:	f8d7 8008 	ldr.w	r8, [r7, #8]
    487e:	f8d8 3004 	ldr.w	r3, [r8, #4]
    4882:	f023 0903 	bic.w	r9, r3, #3
    4886:	ebc4 0209 	rsb	r2, r4, r9
    488a:	454c      	cmp	r4, r9
    488c:	bf94      	ite	ls
    488e:	2300      	movls	r3, #0
    4890:	2301      	movhi	r3, #1
    4892:	2a0f      	cmp	r2, #15
    4894:	bfd8      	it	le
    4896:	f043 0301 	orrle.w	r3, r3, #1
    489a:	2b00      	cmp	r3, #0
    489c:	f000 80a1 	beq.w	49e2 <_malloc_r+0x3b2>
    48a0:	f240 5be0 	movw	fp, #1504	; 0x5e0
    48a4:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    48a8:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    48ac:	f8db 3000 	ldr.w	r3, [fp]
    48b0:	3310      	adds	r3, #16
    48b2:	191b      	adds	r3, r3, r4
    48b4:	f1b2 3fff 	cmp.w	r2, #4294967295
    48b8:	d006      	beq.n	48c8 <_malloc_r+0x298>
    48ba:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    48be:	331f      	adds	r3, #31
    48c0:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    48c4:	f023 031f 	bic.w	r3, r3, #31
    48c8:	4619      	mov	r1, r3
    48ca:	4630      	mov	r0, r6
    48cc:	9301      	str	r3, [sp, #4]
    48ce:	f000 fb2d 	bl	4f2c <_sbrk_r>
    48d2:	9b01      	ldr	r3, [sp, #4]
    48d4:	f1b0 3fff 	cmp.w	r0, #4294967295
    48d8:	4682      	mov	sl, r0
    48da:	f000 80f4 	beq.w	4ac6 <_malloc_r+0x496>
    48de:	eb08 0109 	add.w	r1, r8, r9
    48e2:	4281      	cmp	r1, r0
    48e4:	f200 80ec 	bhi.w	4ac0 <_malloc_r+0x490>
    48e8:	f8db 2004 	ldr.w	r2, [fp, #4]
    48ec:	189a      	adds	r2, r3, r2
    48ee:	4551      	cmp	r1, sl
    48f0:	f8cb 2004 	str.w	r2, [fp, #4]
    48f4:	f000 8145 	beq.w	4b82 <_malloc_r+0x552>
    48f8:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    48fc:	f240 102c 	movw	r0, #300	; 0x12c
    4900:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4904:	f1b5 3fff 	cmp.w	r5, #4294967295
    4908:	bf08      	it	eq
    490a:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    490e:	d003      	beq.n	4918 <_malloc_r+0x2e8>
    4910:	4452      	add	r2, sl
    4912:	1a51      	subs	r1, r2, r1
    4914:	f8cb 1004 	str.w	r1, [fp, #4]
    4918:	f01a 0507 	ands.w	r5, sl, #7
    491c:	4630      	mov	r0, r6
    491e:	bf17      	itett	ne
    4920:	f1c5 0508 	rsbne	r5, r5, #8
    4924:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    4928:	44aa      	addne	sl, r5
    492a:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    492e:	4453      	add	r3, sl
    4930:	051b      	lsls	r3, r3, #20
    4932:	0d1b      	lsrs	r3, r3, #20
    4934:	1aed      	subs	r5, r5, r3
    4936:	4629      	mov	r1, r5
    4938:	f000 faf8 	bl	4f2c <_sbrk_r>
    493c:	f1b0 3fff 	cmp.w	r0, #4294967295
    4940:	f000 812c 	beq.w	4b9c <_malloc_r+0x56c>
    4944:	ebca 0100 	rsb	r1, sl, r0
    4948:	1949      	adds	r1, r1, r5
    494a:	f041 0101 	orr.w	r1, r1, #1
    494e:	f8db 2004 	ldr.w	r2, [fp, #4]
    4952:	f240 53e0 	movw	r3, #1504	; 0x5e0
    4956:	f8c7 a008 	str.w	sl, [r7, #8]
    495a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    495e:	18aa      	adds	r2, r5, r2
    4960:	45b8      	cmp	r8, r7
    4962:	f8cb 2004 	str.w	r2, [fp, #4]
    4966:	f8ca 1004 	str.w	r1, [sl, #4]
    496a:	d017      	beq.n	499c <_malloc_r+0x36c>
    496c:	f1b9 0f0f 	cmp.w	r9, #15
    4970:	f240 80df 	bls.w	4b32 <_malloc_r+0x502>
    4974:	f1a9 010c 	sub.w	r1, r9, #12
    4978:	2505      	movs	r5, #5
    497a:	f021 0107 	bic.w	r1, r1, #7
    497e:	eb08 0001 	add.w	r0, r8, r1
    4982:	290f      	cmp	r1, #15
    4984:	6085      	str	r5, [r0, #8]
    4986:	6045      	str	r5, [r0, #4]
    4988:	f8d8 0004 	ldr.w	r0, [r8, #4]
    498c:	f000 0001 	and.w	r0, r0, #1
    4990:	ea41 0000 	orr.w	r0, r1, r0
    4994:	f8c8 0004 	str.w	r0, [r8, #4]
    4998:	f200 80ac 	bhi.w	4af4 <_malloc_r+0x4c4>
    499c:	46d0      	mov	r8, sl
    499e:	f240 53e0 	movw	r3, #1504	; 0x5e0
    49a2:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    49a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    49aa:	428a      	cmp	r2, r1
    49ac:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    49b0:	bf88      	it	hi
    49b2:	62da      	strhi	r2, [r3, #44]	; 0x2c
    49b4:	f240 53e0 	movw	r3, #1504	; 0x5e0
    49b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    49bc:	428a      	cmp	r2, r1
    49be:	bf88      	it	hi
    49c0:	631a      	strhi	r2, [r3, #48]	; 0x30
    49c2:	e082      	b.n	4aca <_malloc_r+0x49a>
    49c4:	185c      	adds	r4, r3, r1
    49c6:	689a      	ldr	r2, [r3, #8]
    49c8:	68d9      	ldr	r1, [r3, #12]
    49ca:	4630      	mov	r0, r6
    49cc:	6866      	ldr	r6, [r4, #4]
    49ce:	f103 0508 	add.w	r5, r3, #8
    49d2:	608a      	str	r2, [r1, #8]
    49d4:	f046 0301 	orr.w	r3, r6, #1
    49d8:	60d1      	str	r1, [r2, #12]
    49da:	6063      	str	r3, [r4, #4]
    49dc:	f000 fa2e 	bl	4e3c <__malloc_unlock>
    49e0:	e65a      	b.n	4698 <_malloc_r+0x68>
    49e2:	eb08 0304 	add.w	r3, r8, r4
    49e6:	f042 0201 	orr.w	r2, r2, #1
    49ea:	f044 0401 	orr.w	r4, r4, #1
    49ee:	4630      	mov	r0, r6
    49f0:	f8c8 4004 	str.w	r4, [r8, #4]
    49f4:	f108 0508 	add.w	r5, r8, #8
    49f8:	605a      	str	r2, [r3, #4]
    49fa:	60bb      	str	r3, [r7, #8]
    49fc:	f000 fa1e 	bl	4e3c <__malloc_unlock>
    4a00:	e64a      	b.n	4698 <_malloc_r+0x68>
    4a02:	ea4f 225c 	mov.w	r2, ip, lsr #9
    4a06:	2a04      	cmp	r2, #4
    4a08:	d954      	bls.n	4ab4 <_malloc_r+0x484>
    4a0a:	2a14      	cmp	r2, #20
    4a0c:	f200 8089 	bhi.w	4b22 <_malloc_r+0x4f2>
    4a10:	325b      	adds	r2, #91	; 0x5b
    4a12:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    4a16:	44a8      	add	r8, r5
    4a18:	f240 172c 	movw	r7, #300	; 0x12c
    4a1c:	f2c2 0700 	movt	r7, #8192	; 0x2000
    4a20:	f8d8 0008 	ldr.w	r0, [r8, #8]
    4a24:	4540      	cmp	r0, r8
    4a26:	d103      	bne.n	4a30 <_malloc_r+0x400>
    4a28:	e06f      	b.n	4b0a <_malloc_r+0x4da>
    4a2a:	6880      	ldr	r0, [r0, #8]
    4a2c:	4580      	cmp	r8, r0
    4a2e:	d004      	beq.n	4a3a <_malloc_r+0x40a>
    4a30:	6842      	ldr	r2, [r0, #4]
    4a32:	f022 0203 	bic.w	r2, r2, #3
    4a36:	4594      	cmp	ip, r2
    4a38:	d3f7      	bcc.n	4a2a <_malloc_r+0x3fa>
    4a3a:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    4a3e:	f8c3 c00c 	str.w	ip, [r3, #12]
    4a42:	6098      	str	r0, [r3, #8]
    4a44:	687a      	ldr	r2, [r7, #4]
    4a46:	60c3      	str	r3, [r0, #12]
    4a48:	f8cc 3008 	str.w	r3, [ip, #8]
    4a4c:	e68a      	b.n	4764 <_malloc_r+0x134>
    4a4e:	191f      	adds	r7, r3, r4
    4a50:	4630      	mov	r0, r6
    4a52:	f044 0401 	orr.w	r4, r4, #1
    4a56:	60cf      	str	r7, [r1, #12]
    4a58:	605c      	str	r4, [r3, #4]
    4a5a:	f103 0508 	add.w	r5, r3, #8
    4a5e:	50ba      	str	r2, [r7, r2]
    4a60:	f042 0201 	orr.w	r2, r2, #1
    4a64:	608f      	str	r7, [r1, #8]
    4a66:	607a      	str	r2, [r7, #4]
    4a68:	60b9      	str	r1, [r7, #8]
    4a6a:	60f9      	str	r1, [r7, #12]
    4a6c:	f000 f9e6 	bl	4e3c <__malloc_unlock>
    4a70:	e612      	b.n	4698 <_malloc_r+0x68>
    4a72:	f10a 0a01 	add.w	sl, sl, #1
    4a76:	f01a 0f03 	tst.w	sl, #3
    4a7a:	d05f      	beq.n	4b3c <_malloc_r+0x50c>
    4a7c:	f103 0808 	add.w	r8, r3, #8
    4a80:	e689      	b.n	4796 <_malloc_r+0x166>
    4a82:	f103 0208 	add.w	r2, r3, #8
    4a86:	68d3      	ldr	r3, [r2, #12]
    4a88:	429a      	cmp	r2, r3
    4a8a:	bf08      	it	eq
    4a8c:	f10e 0e02 	addeq.w	lr, lr, #2
    4a90:	f43f ae36 	beq.w	4700 <_malloc_r+0xd0>
    4a94:	e5ef      	b.n	4676 <_malloc_r+0x46>
    4a96:	461d      	mov	r5, r3
    4a98:	1819      	adds	r1, r3, r0
    4a9a:	68da      	ldr	r2, [r3, #12]
    4a9c:	4630      	mov	r0, r6
    4a9e:	f855 3f08 	ldr.w	r3, [r5, #8]!
    4aa2:	684c      	ldr	r4, [r1, #4]
    4aa4:	6093      	str	r3, [r2, #8]
    4aa6:	f044 0401 	orr.w	r4, r4, #1
    4aaa:	60da      	str	r2, [r3, #12]
    4aac:	604c      	str	r4, [r1, #4]
    4aae:	f000 f9c5 	bl	4e3c <__malloc_unlock>
    4ab2:	e5f1      	b.n	4698 <_malloc_r+0x68>
    4ab4:	ea4f 129c 	mov.w	r2, ip, lsr #6
    4ab8:	3238      	adds	r2, #56	; 0x38
    4aba:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    4abe:	e7aa      	b.n	4a16 <_malloc_r+0x3e6>
    4ac0:	45b8      	cmp	r8, r7
    4ac2:	f43f af11 	beq.w	48e8 <_malloc_r+0x2b8>
    4ac6:	f8d7 8008 	ldr.w	r8, [r7, #8]
    4aca:	f8d8 2004 	ldr.w	r2, [r8, #4]
    4ace:	f022 0203 	bic.w	r2, r2, #3
    4ad2:	4294      	cmp	r4, r2
    4ad4:	bf94      	ite	ls
    4ad6:	2300      	movls	r3, #0
    4ad8:	2301      	movhi	r3, #1
    4ada:	1b12      	subs	r2, r2, r4
    4adc:	2a0f      	cmp	r2, #15
    4ade:	bfd8      	it	le
    4ae0:	f043 0301 	orrle.w	r3, r3, #1
    4ae4:	2b00      	cmp	r3, #0
    4ae6:	f43f af7c 	beq.w	49e2 <_malloc_r+0x3b2>
    4aea:	4630      	mov	r0, r6
    4aec:	2500      	movs	r5, #0
    4aee:	f000 f9a5 	bl	4e3c <__malloc_unlock>
    4af2:	e5d1      	b.n	4698 <_malloc_r+0x68>
    4af4:	f108 0108 	add.w	r1, r8, #8
    4af8:	4630      	mov	r0, r6
    4afa:	9301      	str	r3, [sp, #4]
    4afc:	f004 fc6c 	bl	93d8 <_free_r>
    4b00:	9b01      	ldr	r3, [sp, #4]
    4b02:	f8d7 8008 	ldr.w	r8, [r7, #8]
    4b06:	685a      	ldr	r2, [r3, #4]
    4b08:	e749      	b.n	499e <_malloc_r+0x36e>
    4b0a:	f04f 0a01 	mov.w	sl, #1
    4b0e:	f8d7 8004 	ldr.w	r8, [r7, #4]
    4b12:	1092      	asrs	r2, r2, #2
    4b14:	4684      	mov	ip, r0
    4b16:	fa0a f202 	lsl.w	r2, sl, r2
    4b1a:	ea48 0202 	orr.w	r2, r8, r2
    4b1e:	607a      	str	r2, [r7, #4]
    4b20:	e78d      	b.n	4a3e <_malloc_r+0x40e>
    4b22:	2a54      	cmp	r2, #84	; 0x54
    4b24:	d824      	bhi.n	4b70 <_malloc_r+0x540>
    4b26:	ea4f 321c 	mov.w	r2, ip, lsr #12
    4b2a:	326e      	adds	r2, #110	; 0x6e
    4b2c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    4b30:	e771      	b.n	4a16 <_malloc_r+0x3e6>
    4b32:	2301      	movs	r3, #1
    4b34:	46d0      	mov	r8, sl
    4b36:	f8ca 3004 	str.w	r3, [sl, #4]
    4b3a:	e7c6      	b.n	4aca <_malloc_r+0x49a>
    4b3c:	464a      	mov	r2, r9
    4b3e:	f01e 0f03 	tst.w	lr, #3
    4b42:	4613      	mov	r3, r2
    4b44:	f10e 3eff 	add.w	lr, lr, #4294967295
    4b48:	d033      	beq.n	4bb2 <_malloc_r+0x582>
    4b4a:	f853 2908 	ldr.w	r2, [r3], #-8
    4b4e:	429a      	cmp	r2, r3
    4b50:	d0f5      	beq.n	4b3e <_malloc_r+0x50e>
    4b52:	687b      	ldr	r3, [r7, #4]
    4b54:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    4b58:	459c      	cmp	ip, r3
    4b5a:	f63f ae8e 	bhi.w	487a <_malloc_r+0x24a>
    4b5e:	f1bc 0f00 	cmp.w	ip, #0
    4b62:	f43f ae8a 	beq.w	487a <_malloc_r+0x24a>
    4b66:	ea1c 0f03 	tst.w	ip, r3
    4b6a:	d027      	beq.n	4bbc <_malloc_r+0x58c>
    4b6c:	46d6      	mov	lr, sl
    4b6e:	e60e      	b.n	478e <_malloc_r+0x15e>
    4b70:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    4b74:	d815      	bhi.n	4ba2 <_malloc_r+0x572>
    4b76:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    4b7a:	3277      	adds	r2, #119	; 0x77
    4b7c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    4b80:	e749      	b.n	4a16 <_malloc_r+0x3e6>
    4b82:	0508      	lsls	r0, r1, #20
    4b84:	0d00      	lsrs	r0, r0, #20
    4b86:	2800      	cmp	r0, #0
    4b88:	f47f aeb6 	bne.w	48f8 <_malloc_r+0x2c8>
    4b8c:	f8d7 8008 	ldr.w	r8, [r7, #8]
    4b90:	444b      	add	r3, r9
    4b92:	f043 0301 	orr.w	r3, r3, #1
    4b96:	f8c8 3004 	str.w	r3, [r8, #4]
    4b9a:	e700      	b.n	499e <_malloc_r+0x36e>
    4b9c:	2101      	movs	r1, #1
    4b9e:	2500      	movs	r5, #0
    4ba0:	e6d5      	b.n	494e <_malloc_r+0x31e>
    4ba2:	f240 5054 	movw	r0, #1364	; 0x554
    4ba6:	4282      	cmp	r2, r0
    4ba8:	d90d      	bls.n	4bc6 <_malloc_r+0x596>
    4baa:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    4bae:	227e      	movs	r2, #126	; 0x7e
    4bb0:	e731      	b.n	4a16 <_malloc_r+0x3e6>
    4bb2:	687b      	ldr	r3, [r7, #4]
    4bb4:	ea23 030c 	bic.w	r3, r3, ip
    4bb8:	607b      	str	r3, [r7, #4]
    4bba:	e7cb      	b.n	4b54 <_malloc_r+0x524>
    4bbc:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    4bc0:	f10a 0a04 	add.w	sl, sl, #4
    4bc4:	e7cf      	b.n	4b66 <_malloc_r+0x536>
    4bc6:	ea4f 429c 	mov.w	r2, ip, lsr #18
    4bca:	327c      	adds	r2, #124	; 0x7c
    4bcc:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    4bd0:	e721      	b.n	4a16 <_malloc_r+0x3e6>
    4bd2:	bf00      	nop

00004bd4 <memcpy>:
    4bd4:	2a03      	cmp	r2, #3
    4bd6:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    4bda:	d80b      	bhi.n	4bf4 <memcpy+0x20>
    4bdc:	b13a      	cbz	r2, 4bee <memcpy+0x1a>
    4bde:	2300      	movs	r3, #0
    4be0:	f811 c003 	ldrb.w	ip, [r1, r3]
    4be4:	f800 c003 	strb.w	ip, [r0, r3]
    4be8:	3301      	adds	r3, #1
    4bea:	4293      	cmp	r3, r2
    4bec:	d1f8      	bne.n	4be0 <memcpy+0xc>
    4bee:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    4bf2:	4770      	bx	lr
    4bf4:	1882      	adds	r2, r0, r2
    4bf6:	460c      	mov	r4, r1
    4bf8:	4603      	mov	r3, r0
    4bfa:	e003      	b.n	4c04 <memcpy+0x30>
    4bfc:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    4c00:	f803 1c01 	strb.w	r1, [r3, #-1]
    4c04:	f003 0603 	and.w	r6, r3, #3
    4c08:	4619      	mov	r1, r3
    4c0a:	46a4      	mov	ip, r4
    4c0c:	3301      	adds	r3, #1
    4c0e:	3401      	adds	r4, #1
    4c10:	2e00      	cmp	r6, #0
    4c12:	d1f3      	bne.n	4bfc <memcpy+0x28>
    4c14:	f01c 0403 	ands.w	r4, ip, #3
    4c18:	4663      	mov	r3, ip
    4c1a:	bf08      	it	eq
    4c1c:	ebc1 0c02 	rsbeq	ip, r1, r2
    4c20:	d068      	beq.n	4cf4 <memcpy+0x120>
    4c22:	4265      	negs	r5, r4
    4c24:	f1c4 0a04 	rsb	sl, r4, #4
    4c28:	eb0c 0705 	add.w	r7, ip, r5
    4c2c:	4633      	mov	r3, r6
    4c2e:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    4c32:	f85c 6005 	ldr.w	r6, [ip, r5]
    4c36:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    4c3a:	1a55      	subs	r5, r2, r1
    4c3c:	e008      	b.n	4c50 <memcpy+0x7c>
    4c3e:	f857 4f04 	ldr.w	r4, [r7, #4]!
    4c42:	4626      	mov	r6, r4
    4c44:	fa04 f40a 	lsl.w	r4, r4, sl
    4c48:	ea49 0404 	orr.w	r4, r9, r4
    4c4c:	50cc      	str	r4, [r1, r3]
    4c4e:	3304      	adds	r3, #4
    4c50:	185c      	adds	r4, r3, r1
    4c52:	2d03      	cmp	r5, #3
    4c54:	fa26 f908 	lsr.w	r9, r6, r8
    4c58:	f1a5 0504 	sub.w	r5, r5, #4
    4c5c:	eb0c 0603 	add.w	r6, ip, r3
    4c60:	dced      	bgt.n	4c3e <memcpy+0x6a>
    4c62:	2300      	movs	r3, #0
    4c64:	e002      	b.n	4c6c <memcpy+0x98>
    4c66:	5cf1      	ldrb	r1, [r6, r3]
    4c68:	54e1      	strb	r1, [r4, r3]
    4c6a:	3301      	adds	r3, #1
    4c6c:	1919      	adds	r1, r3, r4
    4c6e:	4291      	cmp	r1, r2
    4c70:	d3f9      	bcc.n	4c66 <memcpy+0x92>
    4c72:	e7bc      	b.n	4bee <memcpy+0x1a>
    4c74:	f853 4c40 	ldr.w	r4, [r3, #-64]
    4c78:	f841 4c40 	str.w	r4, [r1, #-64]
    4c7c:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    4c80:	f841 4c3c 	str.w	r4, [r1, #-60]
    4c84:	f853 4c38 	ldr.w	r4, [r3, #-56]
    4c88:	f841 4c38 	str.w	r4, [r1, #-56]
    4c8c:	f853 4c34 	ldr.w	r4, [r3, #-52]
    4c90:	f841 4c34 	str.w	r4, [r1, #-52]
    4c94:	f853 4c30 	ldr.w	r4, [r3, #-48]
    4c98:	f841 4c30 	str.w	r4, [r1, #-48]
    4c9c:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    4ca0:	f841 4c2c 	str.w	r4, [r1, #-44]
    4ca4:	f853 4c28 	ldr.w	r4, [r3, #-40]
    4ca8:	f841 4c28 	str.w	r4, [r1, #-40]
    4cac:	f853 4c24 	ldr.w	r4, [r3, #-36]
    4cb0:	f841 4c24 	str.w	r4, [r1, #-36]
    4cb4:	f853 4c20 	ldr.w	r4, [r3, #-32]
    4cb8:	f841 4c20 	str.w	r4, [r1, #-32]
    4cbc:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    4cc0:	f841 4c1c 	str.w	r4, [r1, #-28]
    4cc4:	f853 4c18 	ldr.w	r4, [r3, #-24]
    4cc8:	f841 4c18 	str.w	r4, [r1, #-24]
    4ccc:	f853 4c14 	ldr.w	r4, [r3, #-20]
    4cd0:	f841 4c14 	str.w	r4, [r1, #-20]
    4cd4:	f853 4c10 	ldr.w	r4, [r3, #-16]
    4cd8:	f841 4c10 	str.w	r4, [r1, #-16]
    4cdc:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    4ce0:	f841 4c0c 	str.w	r4, [r1, #-12]
    4ce4:	f853 4c08 	ldr.w	r4, [r3, #-8]
    4ce8:	f841 4c08 	str.w	r4, [r1, #-8]
    4cec:	f853 4c04 	ldr.w	r4, [r3, #-4]
    4cf0:	f841 4c04 	str.w	r4, [r1, #-4]
    4cf4:	461c      	mov	r4, r3
    4cf6:	460d      	mov	r5, r1
    4cf8:	3340      	adds	r3, #64	; 0x40
    4cfa:	3140      	adds	r1, #64	; 0x40
    4cfc:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    4d00:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    4d04:	dcb6      	bgt.n	4c74 <memcpy+0xa0>
    4d06:	4621      	mov	r1, r4
    4d08:	462b      	mov	r3, r5
    4d0a:	1b54      	subs	r4, r2, r5
    4d0c:	e00f      	b.n	4d2e <memcpy+0x15a>
    4d0e:	f851 5c10 	ldr.w	r5, [r1, #-16]
    4d12:	f843 5c10 	str.w	r5, [r3, #-16]
    4d16:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    4d1a:	f843 5c0c 	str.w	r5, [r3, #-12]
    4d1e:	f851 5c08 	ldr.w	r5, [r1, #-8]
    4d22:	f843 5c08 	str.w	r5, [r3, #-8]
    4d26:	f851 5c04 	ldr.w	r5, [r1, #-4]
    4d2a:	f843 5c04 	str.w	r5, [r3, #-4]
    4d2e:	2c0f      	cmp	r4, #15
    4d30:	460d      	mov	r5, r1
    4d32:	469c      	mov	ip, r3
    4d34:	f101 0110 	add.w	r1, r1, #16
    4d38:	f103 0310 	add.w	r3, r3, #16
    4d3c:	f1a4 0410 	sub.w	r4, r4, #16
    4d40:	dce5      	bgt.n	4d0e <memcpy+0x13a>
    4d42:	ebcc 0102 	rsb	r1, ip, r2
    4d46:	2300      	movs	r3, #0
    4d48:	e003      	b.n	4d52 <memcpy+0x17e>
    4d4a:	58ec      	ldr	r4, [r5, r3]
    4d4c:	f84c 4003 	str.w	r4, [ip, r3]
    4d50:	3304      	adds	r3, #4
    4d52:	195e      	adds	r6, r3, r5
    4d54:	2903      	cmp	r1, #3
    4d56:	eb03 040c 	add.w	r4, r3, ip
    4d5a:	f1a1 0104 	sub.w	r1, r1, #4
    4d5e:	dcf4      	bgt.n	4d4a <memcpy+0x176>
    4d60:	e77f      	b.n	4c62 <memcpy+0x8e>
    4d62:	bf00      	nop

00004d64 <memset>:
    4d64:	2a03      	cmp	r2, #3
    4d66:	b2c9      	uxtb	r1, r1
    4d68:	b430      	push	{r4, r5}
    4d6a:	d807      	bhi.n	4d7c <memset+0x18>
    4d6c:	b122      	cbz	r2, 4d78 <memset+0x14>
    4d6e:	2300      	movs	r3, #0
    4d70:	54c1      	strb	r1, [r0, r3]
    4d72:	3301      	adds	r3, #1
    4d74:	4293      	cmp	r3, r2
    4d76:	d1fb      	bne.n	4d70 <memset+0xc>
    4d78:	bc30      	pop	{r4, r5}
    4d7a:	4770      	bx	lr
    4d7c:	eb00 0c02 	add.w	ip, r0, r2
    4d80:	4603      	mov	r3, r0
    4d82:	e001      	b.n	4d88 <memset+0x24>
    4d84:	f803 1c01 	strb.w	r1, [r3, #-1]
    4d88:	f003 0403 	and.w	r4, r3, #3
    4d8c:	461a      	mov	r2, r3
    4d8e:	3301      	adds	r3, #1
    4d90:	2c00      	cmp	r4, #0
    4d92:	d1f7      	bne.n	4d84 <memset+0x20>
    4d94:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    4d98:	ebc2 040c 	rsb	r4, r2, ip
    4d9c:	fb03 f301 	mul.w	r3, r3, r1
    4da0:	e01f      	b.n	4de2 <memset+0x7e>
    4da2:	f842 3c40 	str.w	r3, [r2, #-64]
    4da6:	f842 3c3c 	str.w	r3, [r2, #-60]
    4daa:	f842 3c38 	str.w	r3, [r2, #-56]
    4dae:	f842 3c34 	str.w	r3, [r2, #-52]
    4db2:	f842 3c30 	str.w	r3, [r2, #-48]
    4db6:	f842 3c2c 	str.w	r3, [r2, #-44]
    4dba:	f842 3c28 	str.w	r3, [r2, #-40]
    4dbe:	f842 3c24 	str.w	r3, [r2, #-36]
    4dc2:	f842 3c20 	str.w	r3, [r2, #-32]
    4dc6:	f842 3c1c 	str.w	r3, [r2, #-28]
    4dca:	f842 3c18 	str.w	r3, [r2, #-24]
    4dce:	f842 3c14 	str.w	r3, [r2, #-20]
    4dd2:	f842 3c10 	str.w	r3, [r2, #-16]
    4dd6:	f842 3c0c 	str.w	r3, [r2, #-12]
    4dda:	f842 3c08 	str.w	r3, [r2, #-8]
    4dde:	f842 3c04 	str.w	r3, [r2, #-4]
    4de2:	4615      	mov	r5, r2
    4de4:	3240      	adds	r2, #64	; 0x40
    4de6:	2c3f      	cmp	r4, #63	; 0x3f
    4de8:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    4dec:	dcd9      	bgt.n	4da2 <memset+0x3e>
    4dee:	462a      	mov	r2, r5
    4df0:	ebc5 040c 	rsb	r4, r5, ip
    4df4:	e007      	b.n	4e06 <memset+0xa2>
    4df6:	f842 3c10 	str.w	r3, [r2, #-16]
    4dfa:	f842 3c0c 	str.w	r3, [r2, #-12]
    4dfe:	f842 3c08 	str.w	r3, [r2, #-8]
    4e02:	f842 3c04 	str.w	r3, [r2, #-4]
    4e06:	4615      	mov	r5, r2
    4e08:	3210      	adds	r2, #16
    4e0a:	2c0f      	cmp	r4, #15
    4e0c:	f1a4 0410 	sub.w	r4, r4, #16
    4e10:	dcf1      	bgt.n	4df6 <memset+0x92>
    4e12:	462a      	mov	r2, r5
    4e14:	ebc5 050c 	rsb	r5, r5, ip
    4e18:	e001      	b.n	4e1e <memset+0xba>
    4e1a:	f842 3c04 	str.w	r3, [r2, #-4]
    4e1e:	4614      	mov	r4, r2
    4e20:	3204      	adds	r2, #4
    4e22:	2d03      	cmp	r5, #3
    4e24:	f1a5 0504 	sub.w	r5, r5, #4
    4e28:	dcf7      	bgt.n	4e1a <memset+0xb6>
    4e2a:	e001      	b.n	4e30 <memset+0xcc>
    4e2c:	f804 1b01 	strb.w	r1, [r4], #1
    4e30:	4564      	cmp	r4, ip
    4e32:	d3fb      	bcc.n	4e2c <memset+0xc8>
    4e34:	e7a0      	b.n	4d78 <memset+0x14>
    4e36:	bf00      	nop

00004e38 <__malloc_lock>:
    4e38:	4770      	bx	lr
    4e3a:	bf00      	nop

00004e3c <__malloc_unlock>:
    4e3c:	4770      	bx	lr
    4e3e:	bf00      	nop

00004e40 <printf>:
    4e40:	b40f      	push	{r0, r1, r2, r3}
    4e42:	f240 0338 	movw	r3, #56	; 0x38
    4e46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e4a:	b510      	push	{r4, lr}
    4e4c:	681c      	ldr	r4, [r3, #0]
    4e4e:	b082      	sub	sp, #8
    4e50:	b124      	cbz	r4, 4e5c <printf+0x1c>
    4e52:	69a3      	ldr	r3, [r4, #24]
    4e54:	b913      	cbnz	r3, 4e5c <printf+0x1c>
    4e56:	4620      	mov	r0, r4
    4e58:	f004 fa3a 	bl	92d0 <__sinit>
    4e5c:	4620      	mov	r0, r4
    4e5e:	ac05      	add	r4, sp, #20
    4e60:	9a04      	ldr	r2, [sp, #16]
    4e62:	4623      	mov	r3, r4
    4e64:	6881      	ldr	r1, [r0, #8]
    4e66:	9401      	str	r4, [sp, #4]
    4e68:	f001 fbd0 	bl	660c <_vfprintf_r>
    4e6c:	b002      	add	sp, #8
    4e6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    4e72:	b004      	add	sp, #16
    4e74:	4770      	bx	lr
    4e76:	bf00      	nop

00004e78 <_printf_r>:
    4e78:	b40e      	push	{r1, r2, r3}
    4e7a:	b510      	push	{r4, lr}
    4e7c:	4604      	mov	r4, r0
    4e7e:	b083      	sub	sp, #12
    4e80:	b118      	cbz	r0, 4e8a <_printf_r+0x12>
    4e82:	6983      	ldr	r3, [r0, #24]
    4e84:	b90b      	cbnz	r3, 4e8a <_printf_r+0x12>
    4e86:	f004 fa23 	bl	92d0 <__sinit>
    4e8a:	4620      	mov	r0, r4
    4e8c:	ac06      	add	r4, sp, #24
    4e8e:	9a05      	ldr	r2, [sp, #20]
    4e90:	4623      	mov	r3, r4
    4e92:	6881      	ldr	r1, [r0, #8]
    4e94:	9401      	str	r4, [sp, #4]
    4e96:	f001 fbb9 	bl	660c <_vfprintf_r>
    4e9a:	b003      	add	sp, #12
    4e9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    4ea0:	b003      	add	sp, #12
    4ea2:	4770      	bx	lr

00004ea4 <_puts_r>:
    4ea4:	b530      	push	{r4, r5, lr}
    4ea6:	4604      	mov	r4, r0
    4ea8:	b089      	sub	sp, #36	; 0x24
    4eaa:	4608      	mov	r0, r1
    4eac:	460d      	mov	r5, r1
    4eae:	f000 f89b 	bl	4fe8 <strlen>
    4eb2:	f64b 232c 	movw	r3, #47660	; 0xba2c
    4eb6:	9501      	str	r5, [sp, #4]
    4eb8:	f2c0 0300 	movt	r3, #0
    4ebc:	9303      	str	r3, [sp, #12]
    4ebe:	9002      	str	r0, [sp, #8]
    4ec0:	1c43      	adds	r3, r0, #1
    4ec2:	9307      	str	r3, [sp, #28]
    4ec4:	2301      	movs	r3, #1
    4ec6:	9304      	str	r3, [sp, #16]
    4ec8:	ab01      	add	r3, sp, #4
    4eca:	9305      	str	r3, [sp, #20]
    4ecc:	2302      	movs	r3, #2
    4ece:	9306      	str	r3, [sp, #24]
    4ed0:	b10c      	cbz	r4, 4ed6 <_puts_r+0x32>
    4ed2:	69a3      	ldr	r3, [r4, #24]
    4ed4:	b1eb      	cbz	r3, 4f12 <_puts_r+0x6e>
    4ed6:	f240 0338 	movw	r3, #56	; 0x38
    4eda:	4620      	mov	r0, r4
    4edc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ee0:	681b      	ldr	r3, [r3, #0]
    4ee2:	689b      	ldr	r3, [r3, #8]
    4ee4:	899a      	ldrh	r2, [r3, #12]
    4ee6:	f412 5f00 	tst.w	r2, #8192	; 0x2000
    4eea:	bf01      	itttt	eq
    4eec:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
    4ef0:	819a      	strheq	r2, [r3, #12]
    4ef2:	6e59      	ldreq	r1, [r3, #100]	; 0x64
    4ef4:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
    4ef8:	68a1      	ldr	r1, [r4, #8]
    4efa:	bf08      	it	eq
    4efc:	665a      	streq	r2, [r3, #100]	; 0x64
    4efe:	aa05      	add	r2, sp, #20
    4f00:	f004 fb4a 	bl	9598 <__sfvwrite_r>
    4f04:	2800      	cmp	r0, #0
    4f06:	bf14      	ite	ne
    4f08:	f04f 30ff 	movne.w	r0, #4294967295
    4f0c:	200a      	moveq	r0, #10
    4f0e:	b009      	add	sp, #36	; 0x24
    4f10:	bd30      	pop	{r4, r5, pc}
    4f12:	4620      	mov	r0, r4
    4f14:	f004 f9dc 	bl	92d0 <__sinit>
    4f18:	e7dd      	b.n	4ed6 <_puts_r+0x32>
    4f1a:	bf00      	nop

00004f1c <puts>:
    4f1c:	f240 0338 	movw	r3, #56	; 0x38
    4f20:	4601      	mov	r1, r0
    4f22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f26:	6818      	ldr	r0, [r3, #0]
    4f28:	e7bc      	b.n	4ea4 <_puts_r>
    4f2a:	bf00      	nop

00004f2c <_sbrk_r>:
    4f2c:	b538      	push	{r3, r4, r5, lr}
    4f2e:	f240 7480 	movw	r4, #1920	; 0x780
    4f32:	f2c2 0400 	movt	r4, #8192	; 0x2000
    4f36:	4605      	mov	r5, r0
    4f38:	4608      	mov	r0, r1
    4f3a:	2300      	movs	r3, #0
    4f3c:	6023      	str	r3, [r4, #0]
    4f3e:	f7fc feeb 	bl	1d18 <_sbrk>
    4f42:	f1b0 3fff 	cmp.w	r0, #4294967295
    4f46:	d000      	beq.n	4f4a <_sbrk_r+0x1e>
    4f48:	bd38      	pop	{r3, r4, r5, pc}
    4f4a:	6823      	ldr	r3, [r4, #0]
    4f4c:	2b00      	cmp	r3, #0
    4f4e:	d0fb      	beq.n	4f48 <_sbrk_r+0x1c>
    4f50:	602b      	str	r3, [r5, #0]
    4f52:	bd38      	pop	{r3, r4, r5, pc}

00004f54 <sprintf>:
    4f54:	b40e      	push	{r1, r2, r3}
    4f56:	f240 0338 	movw	r3, #56	; 0x38
    4f5a:	b530      	push	{r4, r5, lr}
    4f5c:	b09c      	sub	sp, #112	; 0x70
    4f5e:	ac1f      	add	r4, sp, #124	; 0x7c
    4f60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f64:	4605      	mov	r5, r0
    4f66:	a901      	add	r1, sp, #4
    4f68:	f854 2b04 	ldr.w	r2, [r4], #4
    4f6c:	f04f 3cff 	mov.w	ip, #4294967295
    4f70:	6818      	ldr	r0, [r3, #0]
    4f72:	f44f 7302 	mov.w	r3, #520	; 0x208
    4f76:	f8ad 3010 	strh.w	r3, [sp, #16]
    4f7a:	4623      	mov	r3, r4
    4f7c:	9505      	str	r5, [sp, #20]
    4f7e:	9501      	str	r5, [sp, #4]
    4f80:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
    4f84:	f8ad c012 	strh.w	ip, [sp, #18]
    4f88:	9506      	str	r5, [sp, #24]
    4f8a:	9503      	str	r5, [sp, #12]
    4f8c:	941b      	str	r4, [sp, #108]	; 0x6c
    4f8e:	f000 f8e9 	bl	5164 <_svfprintf_r>
    4f92:	9b01      	ldr	r3, [sp, #4]
    4f94:	2200      	movs	r2, #0
    4f96:	701a      	strb	r2, [r3, #0]
    4f98:	b01c      	add	sp, #112	; 0x70
    4f9a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    4f9e:	b003      	add	sp, #12
    4fa0:	4770      	bx	lr
    4fa2:	bf00      	nop

00004fa4 <_sprintf_r>:
    4fa4:	b40c      	push	{r2, r3}
    4fa6:	460b      	mov	r3, r1
    4fa8:	b510      	push	{r4, lr}
    4faa:	b09c      	sub	sp, #112	; 0x70
    4fac:	ac1e      	add	r4, sp, #120	; 0x78
    4fae:	a901      	add	r1, sp, #4
    4fb0:	9305      	str	r3, [sp, #20]
    4fb2:	f44f 7c02 	mov.w	ip, #520	; 0x208
    4fb6:	f854 2b04 	ldr.w	r2, [r4], #4
    4fba:	9301      	str	r3, [sp, #4]
    4fbc:	f04f 33ff 	mov.w	r3, #4294967295
    4fc0:	f8ad 3012 	strh.w	r3, [sp, #18]
    4fc4:	4623      	mov	r3, r4
    4fc6:	941b      	str	r4, [sp, #108]	; 0x6c
    4fc8:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    4fcc:	f8ad c010 	strh.w	ip, [sp, #16]
    4fd0:	9406      	str	r4, [sp, #24]
    4fd2:	9403      	str	r4, [sp, #12]
    4fd4:	f000 f8c6 	bl	5164 <_svfprintf_r>
    4fd8:	9b01      	ldr	r3, [sp, #4]
    4fda:	2200      	movs	r2, #0
    4fdc:	701a      	strb	r2, [r3, #0]
    4fde:	b01c      	add	sp, #112	; 0x70
    4fe0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    4fe4:	b002      	add	sp, #8
    4fe6:	4770      	bx	lr

00004fe8 <strlen>:
    4fe8:	f020 0103 	bic.w	r1, r0, #3
    4fec:	f010 0003 	ands.w	r0, r0, #3
    4ff0:	f1c0 0000 	rsb	r0, r0, #0
    4ff4:	f851 3b04 	ldr.w	r3, [r1], #4
    4ff8:	f100 0c04 	add.w	ip, r0, #4
    4ffc:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    5000:	f06f 0200 	mvn.w	r2, #0
    5004:	bf1c      	itt	ne
    5006:	fa22 f20c 	lsrne.w	r2, r2, ip
    500a:	4313      	orrne	r3, r2
    500c:	f04f 0c01 	mov.w	ip, #1
    5010:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    5014:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    5018:	eba3 020c 	sub.w	r2, r3, ip
    501c:	ea22 0203 	bic.w	r2, r2, r3
    5020:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    5024:	bf04      	itt	eq
    5026:	f851 3b04 	ldreq.w	r3, [r1], #4
    502a:	3004      	addeq	r0, #4
    502c:	d0f4      	beq.n	5018 <strlen+0x30>
    502e:	f013 0fff 	tst.w	r3, #255	; 0xff
    5032:	bf1f      	itttt	ne
    5034:	3001      	addne	r0, #1
    5036:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    503a:	3001      	addne	r0, #1
    503c:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    5040:	bf18      	it	ne
    5042:	3001      	addne	r0, #1
    5044:	4770      	bx	lr
    5046:	bf00      	nop

00005048 <__sprint_r>:
    5048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    504c:	b085      	sub	sp, #20
    504e:	4692      	mov	sl, r2
    5050:	460c      	mov	r4, r1
    5052:	9003      	str	r0, [sp, #12]
    5054:	6890      	ldr	r0, [r2, #8]
    5056:	6817      	ldr	r7, [r2, #0]
    5058:	2800      	cmp	r0, #0
    505a:	f000 8081 	beq.w	5160 <__sprint_r+0x118>
    505e:	f04f 0900 	mov.w	r9, #0
    5062:	680b      	ldr	r3, [r1, #0]
    5064:	464d      	mov	r5, r9
    5066:	2d00      	cmp	r5, #0
    5068:	d054      	beq.n	5114 <__sprint_r+0xcc>
    506a:	68a6      	ldr	r6, [r4, #8]
    506c:	42b5      	cmp	r5, r6
    506e:	46b0      	mov	r8, r6
    5070:	bf3e      	ittt	cc
    5072:	4618      	movcc	r0, r3
    5074:	462e      	movcc	r6, r5
    5076:	46a8      	movcc	r8, r5
    5078:	d33c      	bcc.n	50f4 <__sprint_r+0xac>
    507a:	89a0      	ldrh	r0, [r4, #12]
    507c:	f410 6f90 	tst.w	r0, #1152	; 0x480
    5080:	bf08      	it	eq
    5082:	4618      	moveq	r0, r3
    5084:	d036      	beq.n	50f4 <__sprint_r+0xac>
    5086:	6962      	ldr	r2, [r4, #20]
    5088:	6921      	ldr	r1, [r4, #16]
    508a:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
    508e:	1a5b      	subs	r3, r3, r1
    5090:	f103 0c01 	add.w	ip, r3, #1
    5094:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
    5098:	44ac      	add	ip, r5
    509a:	ea4f 0b6b 	mov.w	fp, fp, asr #1
    509e:	45e3      	cmp	fp, ip
    50a0:	465a      	mov	r2, fp
    50a2:	bf3c      	itt	cc
    50a4:	46e3      	movcc	fp, ip
    50a6:	465a      	movcc	r2, fp
    50a8:	f410 6f80 	tst.w	r0, #1024	; 0x400
    50ac:	d037      	beq.n	511e <__sprint_r+0xd6>
    50ae:	4611      	mov	r1, r2
    50b0:	9803      	ldr	r0, [sp, #12]
    50b2:	9301      	str	r3, [sp, #4]
    50b4:	f7ff fabc 	bl	4630 <_malloc_r>
    50b8:	9b01      	ldr	r3, [sp, #4]
    50ba:	2800      	cmp	r0, #0
    50bc:	d03b      	beq.n	5136 <__sprint_r+0xee>
    50be:	461a      	mov	r2, r3
    50c0:	6921      	ldr	r1, [r4, #16]
    50c2:	9301      	str	r3, [sp, #4]
    50c4:	9002      	str	r0, [sp, #8]
    50c6:	f7ff fd85 	bl	4bd4 <memcpy>
    50ca:	89a2      	ldrh	r2, [r4, #12]
    50cc:	9b01      	ldr	r3, [sp, #4]
    50ce:	f8dd c008 	ldr.w	ip, [sp, #8]
    50d2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    50d6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    50da:	81a2      	strh	r2, [r4, #12]
    50dc:	462e      	mov	r6, r5
    50de:	46a8      	mov	r8, r5
    50e0:	ebc3 020b 	rsb	r2, r3, fp
    50e4:	eb0c 0003 	add.w	r0, ip, r3
    50e8:	60a2      	str	r2, [r4, #8]
    50ea:	f8c4 c010 	str.w	ip, [r4, #16]
    50ee:	6020      	str	r0, [r4, #0]
    50f0:	f8c4 b014 	str.w	fp, [r4, #20]
    50f4:	4642      	mov	r2, r8
    50f6:	4649      	mov	r1, r9
    50f8:	f004 fd1a 	bl	9b30 <memmove>
    50fc:	68a2      	ldr	r2, [r4, #8]
    50fe:	6823      	ldr	r3, [r4, #0]
    5100:	1b96      	subs	r6, r2, r6
    5102:	60a6      	str	r6, [r4, #8]
    5104:	f8da 2008 	ldr.w	r2, [sl, #8]
    5108:	4443      	add	r3, r8
    510a:	6023      	str	r3, [r4, #0]
    510c:	1b55      	subs	r5, r2, r5
    510e:	f8ca 5008 	str.w	r5, [sl, #8]
    5112:	b1fd      	cbz	r5, 5154 <__sprint_r+0x10c>
    5114:	f8d7 9000 	ldr.w	r9, [r7]
    5118:	687d      	ldr	r5, [r7, #4]
    511a:	3708      	adds	r7, #8
    511c:	e7a3      	b.n	5066 <__sprint_r+0x1e>
    511e:	9803      	ldr	r0, [sp, #12]
    5120:	9301      	str	r3, [sp, #4]
    5122:	f005 fa0d 	bl	a540 <_realloc_r>
    5126:	9b01      	ldr	r3, [sp, #4]
    5128:	4684      	mov	ip, r0
    512a:	2800      	cmp	r0, #0
    512c:	d1d6      	bne.n	50dc <__sprint_r+0x94>
    512e:	9803      	ldr	r0, [sp, #12]
    5130:	6921      	ldr	r1, [r4, #16]
    5132:	f004 f951 	bl	93d8 <_free_r>
    5136:	9a03      	ldr	r2, [sp, #12]
    5138:	230c      	movs	r3, #12
    513a:	f04f 30ff 	mov.w	r0, #4294967295
    513e:	6013      	str	r3, [r2, #0]
    5140:	2300      	movs	r3, #0
    5142:	89a2      	ldrh	r2, [r4, #12]
    5144:	f8ca 3004 	str.w	r3, [sl, #4]
    5148:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    514c:	f8ca 3008 	str.w	r3, [sl, #8]
    5150:	81a2      	strh	r2, [r4, #12]
    5152:	e002      	b.n	515a <__sprint_r+0x112>
    5154:	4628      	mov	r0, r5
    5156:	f8ca 5004 	str.w	r5, [sl, #4]
    515a:	b005      	add	sp, #20
    515c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5160:	6050      	str	r0, [r2, #4]
    5162:	e7fa      	b.n	515a <__sprint_r+0x112>

00005164 <_svfprintf_r>:
    5164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5168:	b0c5      	sub	sp, #276	; 0x114
    516a:	460e      	mov	r6, r1
    516c:	469a      	mov	sl, r3
    516e:	4615      	mov	r5, r2
    5170:	9009      	str	r0, [sp, #36]	; 0x24
    5172:	f004 fc01 	bl	9978 <_localeconv_r>
    5176:	89b3      	ldrh	r3, [r6, #12]
    5178:	f013 0f80 	tst.w	r3, #128	; 0x80
    517c:	6800      	ldr	r0, [r0, #0]
    517e:	901b      	str	r0, [sp, #108]	; 0x6c
    5180:	d003      	beq.n	518a <_svfprintf_r+0x26>
    5182:	6933      	ldr	r3, [r6, #16]
    5184:	2b00      	cmp	r3, #0
    5186:	f001 808c 	beq.w	62a2 <_svfprintf_r+0x113e>
    518a:	f10d 0974 	add.w	r9, sp, #116	; 0x74
    518e:	46b3      	mov	fp, r6
    5190:	464c      	mov	r4, r9
    5192:	2200      	movs	r2, #0
    5194:	9210      	str	r2, [sp, #64]	; 0x40
    5196:	2300      	movs	r3, #0
    5198:	9218      	str	r2, [sp, #96]	; 0x60
    519a:	9217      	str	r2, [sp, #92]	; 0x5c
    519c:	921a      	str	r2, [sp, #104]	; 0x68
    519e:	920d      	str	r2, [sp, #52]	; 0x34
    51a0:	aa2d      	add	r2, sp, #180	; 0xb4
    51a2:	9319      	str	r3, [sp, #100]	; 0x64
    51a4:	3228      	adds	r2, #40	; 0x28
    51a6:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
    51aa:	9216      	str	r2, [sp, #88]	; 0x58
    51ac:	9307      	str	r3, [sp, #28]
    51ae:	2300      	movs	r3, #0
    51b0:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
    51b4:	9338      	str	r3, [sp, #224]	; 0xe0
    51b6:	9339      	str	r3, [sp, #228]	; 0xe4
    51b8:	782b      	ldrb	r3, [r5, #0]
    51ba:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
    51be:	bf18      	it	ne
    51c0:	2201      	movne	r2, #1
    51c2:	2b00      	cmp	r3, #0
    51c4:	bf0c      	ite	eq
    51c6:	2200      	moveq	r2, #0
    51c8:	f002 0201 	andne.w	r2, r2, #1
    51cc:	b302      	cbz	r2, 5210 <_svfprintf_r+0xac>
    51ce:	462e      	mov	r6, r5
    51d0:	f816 3f01 	ldrb.w	r3, [r6, #1]!
    51d4:	1e1a      	subs	r2, r3, #0
    51d6:	bf18      	it	ne
    51d8:	2201      	movne	r2, #1
    51da:	2b25      	cmp	r3, #37	; 0x25
    51dc:	bf0c      	ite	eq
    51de:	2200      	moveq	r2, #0
    51e0:	f002 0201 	andne.w	r2, r2, #1
    51e4:	2a00      	cmp	r2, #0
    51e6:	d1f3      	bne.n	51d0 <_svfprintf_r+0x6c>
    51e8:	1b77      	subs	r7, r6, r5
    51ea:	bf08      	it	eq
    51ec:	4635      	moveq	r5, r6
    51ee:	d00f      	beq.n	5210 <_svfprintf_r+0xac>
    51f0:	6067      	str	r7, [r4, #4]
    51f2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    51f4:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    51f6:	3301      	adds	r3, #1
    51f8:	6025      	str	r5, [r4, #0]
    51fa:	19d2      	adds	r2, r2, r7
    51fc:	2b07      	cmp	r3, #7
    51fe:	9239      	str	r2, [sp, #228]	; 0xe4
    5200:	9338      	str	r3, [sp, #224]	; 0xe0
    5202:	dc79      	bgt.n	52f8 <_svfprintf_r+0x194>
    5204:	3408      	adds	r4, #8
    5206:	980d      	ldr	r0, [sp, #52]	; 0x34
    5208:	4635      	mov	r5, r6
    520a:	19c0      	adds	r0, r0, r7
    520c:	900d      	str	r0, [sp, #52]	; 0x34
    520e:	7833      	ldrb	r3, [r6, #0]
    5210:	2b00      	cmp	r3, #0
    5212:	f000 8737 	beq.w	6084 <_svfprintf_r+0xf20>
    5216:	2100      	movs	r1, #0
    5218:	f04f 0200 	mov.w	r2, #0
    521c:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
    5220:	1c6b      	adds	r3, r5, #1
    5222:	910c      	str	r1, [sp, #48]	; 0x30
    5224:	f04f 38ff 	mov.w	r8, #4294967295
    5228:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    522c:	468a      	mov	sl, r1
    522e:	786a      	ldrb	r2, [r5, #1]
    5230:	202b      	movs	r0, #43	; 0x2b
    5232:	f04f 0c20 	mov.w	ip, #32
    5236:	1c5d      	adds	r5, r3, #1
    5238:	f1a2 0320 	sub.w	r3, r2, #32
    523c:	2b58      	cmp	r3, #88	; 0x58
    523e:	f200 8219 	bhi.w	5674 <_svfprintf_r+0x510>
    5242:	e8df f013 	tbh	[pc, r3, lsl #1]
    5246:	0229      	.short	0x0229
    5248:	02170217 	.word	0x02170217
    524c:	02170235 	.word	0x02170235
    5250:	02170217 	.word	0x02170217
    5254:	02170217 	.word	0x02170217
    5258:	023c0217 	.word	0x023c0217
    525c:	02170248 	.word	0x02170248
    5260:	02cf02c8 	.word	0x02cf02c8
    5264:	02ef0217 	.word	0x02ef0217
    5268:	02f602f6 	.word	0x02f602f6
    526c:	02f602f6 	.word	0x02f602f6
    5270:	02f602f6 	.word	0x02f602f6
    5274:	02f602f6 	.word	0x02f602f6
    5278:	021702f6 	.word	0x021702f6
    527c:	02170217 	.word	0x02170217
    5280:	02170217 	.word	0x02170217
    5284:	02170217 	.word	0x02170217
    5288:	02170217 	.word	0x02170217
    528c:	024f0217 	.word	0x024f0217
    5290:	02170288 	.word	0x02170288
    5294:	02170288 	.word	0x02170288
    5298:	02170217 	.word	0x02170217
    529c:	02c10217 	.word	0x02c10217
    52a0:	02170217 	.word	0x02170217
    52a4:	021703ee 	.word	0x021703ee
    52a8:	02170217 	.word	0x02170217
    52ac:	02170217 	.word	0x02170217
    52b0:	02170393 	.word	0x02170393
    52b4:	03ad0217 	.word	0x03ad0217
    52b8:	02170217 	.word	0x02170217
    52bc:	02170217 	.word	0x02170217
    52c0:	02170217 	.word	0x02170217
    52c4:	02170217 	.word	0x02170217
    52c8:	02170217 	.word	0x02170217
    52cc:	03d803c7 	.word	0x03d803c7
    52d0:	02880288 	.word	0x02880288
    52d4:	030b0288 	.word	0x030b0288
    52d8:	021703d8 	.word	0x021703d8
    52dc:	030f0217 	.word	0x030f0217
    52e0:	03190217 	.word	0x03190217
    52e4:	033e0329 	.word	0x033e0329
    52e8:	0217038c 	.word	0x0217038c
    52ec:	02170359 	.word	0x02170359
    52f0:	02170384 	.word	0x02170384
    52f4:	00ea0217 	.word	0x00ea0217
    52f8:	9809      	ldr	r0, [sp, #36]	; 0x24
    52fa:	4659      	mov	r1, fp
    52fc:	aa37      	add	r2, sp, #220	; 0xdc
    52fe:	f7ff fea3 	bl	5048 <__sprint_r>
    5302:	2800      	cmp	r0, #0
    5304:	d17c      	bne.n	5400 <_svfprintf_r+0x29c>
    5306:	464c      	mov	r4, r9
    5308:	e77d      	b.n	5206 <_svfprintf_r+0xa2>
    530a:	9918      	ldr	r1, [sp, #96]	; 0x60
    530c:	2901      	cmp	r1, #1
    530e:	f340 8452 	ble.w	5bb6 <_svfprintf_r+0xa52>
    5312:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5314:	2301      	movs	r3, #1
    5316:	6063      	str	r3, [r4, #4]
    5318:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    531a:	6022      	str	r2, [r4, #0]
    531c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    531e:	3301      	adds	r3, #1
    5320:	9338      	str	r3, [sp, #224]	; 0xe0
    5322:	3201      	adds	r2, #1
    5324:	2b07      	cmp	r3, #7
    5326:	9239      	str	r2, [sp, #228]	; 0xe4
    5328:	f300 8596 	bgt.w	5e58 <_svfprintf_r+0xcf4>
    532c:	3408      	adds	r4, #8
    532e:	2301      	movs	r3, #1
    5330:	6063      	str	r3, [r4, #4]
    5332:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5334:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5336:	3301      	adds	r3, #1
    5338:	981b      	ldr	r0, [sp, #108]	; 0x6c
    533a:	3201      	adds	r2, #1
    533c:	2b07      	cmp	r3, #7
    533e:	9239      	str	r2, [sp, #228]	; 0xe4
    5340:	6020      	str	r0, [r4, #0]
    5342:	9338      	str	r3, [sp, #224]	; 0xe0
    5344:	f300 857d 	bgt.w	5e42 <_svfprintf_r+0xcde>
    5348:	3408      	adds	r4, #8
    534a:	9810      	ldr	r0, [sp, #64]	; 0x40
    534c:	2200      	movs	r2, #0
    534e:	2300      	movs	r3, #0
    5350:	9919      	ldr	r1, [sp, #100]	; 0x64
    5352:	f005 feb9 	bl	b0c8 <__aeabi_dcmpeq>
    5356:	2800      	cmp	r0, #0
    5358:	f040 8503 	bne.w	5d62 <_svfprintf_r+0xbfe>
    535c:	9918      	ldr	r1, [sp, #96]	; 0x60
    535e:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5360:	1e4a      	subs	r2, r1, #1
    5362:	6062      	str	r2, [r4, #4]
    5364:	1c59      	adds	r1, r3, #1
    5366:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5368:	6021      	str	r1, [r4, #0]
    536a:	9939      	ldr	r1, [sp, #228]	; 0xe4
    536c:	3301      	adds	r3, #1
    536e:	9338      	str	r3, [sp, #224]	; 0xe0
    5370:	188a      	adds	r2, r1, r2
    5372:	2b07      	cmp	r3, #7
    5374:	9239      	str	r2, [sp, #228]	; 0xe4
    5376:	f300 842f 	bgt.w	5bd8 <_svfprintf_r+0xa74>
    537a:	3408      	adds	r4, #8
    537c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    537e:	981a      	ldr	r0, [sp, #104]	; 0x68
    5380:	6062      	str	r2, [r4, #4]
    5382:	aa3e      	add	r2, sp, #248	; 0xf8
    5384:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5386:	6022      	str	r2, [r4, #0]
    5388:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    538a:	3301      	adds	r3, #1
    538c:	9338      	str	r3, [sp, #224]	; 0xe0
    538e:	1812      	adds	r2, r2, r0
    5390:	2b07      	cmp	r3, #7
    5392:	9239      	str	r2, [sp, #228]	; 0xe4
    5394:	f300 814f 	bgt.w	5636 <_svfprintf_r+0x4d2>
    5398:	f104 0308 	add.w	r3, r4, #8
    539c:	f01a 0f04 	tst.w	sl, #4
    53a0:	f000 8156 	beq.w	5650 <_svfprintf_r+0x4ec>
    53a4:	990c      	ldr	r1, [sp, #48]	; 0x30
    53a6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    53a8:	1a8e      	subs	r6, r1, r2
    53aa:	2e00      	cmp	r6, #0
    53ac:	f340 8150 	ble.w	5650 <_svfprintf_r+0x4ec>
    53b0:	2e10      	cmp	r6, #16
    53b2:	f64b 37e8 	movw	r7, #48104	; 0xbbe8
    53b6:	bfd8      	it	le
    53b8:	f2c0 0700 	movtle	r7, #0
    53bc:	f340 83de 	ble.w	5b7c <_svfprintf_r+0xa18>
    53c0:	2410      	movs	r4, #16
    53c2:	f2c0 0700 	movt	r7, #0
    53c6:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    53ca:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
    53ce:	e003      	b.n	53d8 <_svfprintf_r+0x274>
    53d0:	3e10      	subs	r6, #16
    53d2:	2e10      	cmp	r6, #16
    53d4:	f340 83d2 	ble.w	5b7c <_svfprintf_r+0xa18>
    53d8:	605c      	str	r4, [r3, #4]
    53da:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    53dc:	9939      	ldr	r1, [sp, #228]	; 0xe4
    53de:	3201      	adds	r2, #1
    53e0:	601f      	str	r7, [r3, #0]
    53e2:	3110      	adds	r1, #16
    53e4:	2a07      	cmp	r2, #7
    53e6:	9139      	str	r1, [sp, #228]	; 0xe4
    53e8:	f103 0308 	add.w	r3, r3, #8
    53ec:	9238      	str	r2, [sp, #224]	; 0xe0
    53ee:	ddef      	ble.n	53d0 <_svfprintf_r+0x26c>
    53f0:	4650      	mov	r0, sl
    53f2:	4659      	mov	r1, fp
    53f4:	4642      	mov	r2, r8
    53f6:	f7ff fe27 	bl	5048 <__sprint_r>
    53fa:	464b      	mov	r3, r9
    53fc:	2800      	cmp	r0, #0
    53fe:	d0e7      	beq.n	53d0 <_svfprintf_r+0x26c>
    5400:	465e      	mov	r6, fp
    5402:	89b3      	ldrh	r3, [r6, #12]
    5404:	980d      	ldr	r0, [sp, #52]	; 0x34
    5406:	f013 0f40 	tst.w	r3, #64	; 0x40
    540a:	bf18      	it	ne
    540c:	f04f 30ff 	movne.w	r0, #4294967295
    5410:	900d      	str	r0, [sp, #52]	; 0x34
    5412:	980d      	ldr	r0, [sp, #52]	; 0x34
    5414:	b045      	add	sp, #276	; 0x114
    5416:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    541a:	f01a 0f20 	tst.w	sl, #32
    541e:	f64b 402c 	movw	r0, #48172	; 0xbc2c
    5422:	f2c0 0000 	movt	r0, #0
    5426:	9214      	str	r2, [sp, #80]	; 0x50
    5428:	9017      	str	r0, [sp, #92]	; 0x5c
    542a:	f000 82c3 	beq.w	59b4 <_svfprintf_r+0x850>
    542e:	990a      	ldr	r1, [sp, #40]	; 0x28
    5430:	1dcb      	adds	r3, r1, #7
    5432:	f023 0307 	bic.w	r3, r3, #7
    5436:	f103 0208 	add.w	r2, r3, #8
    543a:	920a      	str	r2, [sp, #40]	; 0x28
    543c:	e9d3 6700 	ldrd	r6, r7, [r3]
    5440:	ea56 0107 	orrs.w	r1, r6, r7
    5444:	bf0c      	ite	eq
    5446:	2200      	moveq	r2, #0
    5448:	2201      	movne	r2, #1
    544a:	ea1a 0f02 	tst.w	sl, r2
    544e:	f040 84bc 	bne.w	5dca <_svfprintf_r+0xc66>
    5452:	2302      	movs	r3, #2
    5454:	f04f 0100 	mov.w	r1, #0
    5458:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    545c:	f1b8 0f00 	cmp.w	r8, #0
    5460:	bfa8      	it	ge
    5462:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    5466:	f1b8 0f00 	cmp.w	r8, #0
    546a:	bf18      	it	ne
    546c:	f042 0201 	orrne.w	r2, r2, #1
    5470:	2a00      	cmp	r2, #0
    5472:	f000 8160 	beq.w	5736 <_svfprintf_r+0x5d2>
    5476:	2b01      	cmp	r3, #1
    5478:	f000 8434 	beq.w	5ce4 <_svfprintf_r+0xb80>
    547c:	2b02      	cmp	r3, #2
    547e:	f000 8417 	beq.w	5cb0 <_svfprintf_r+0xb4c>
    5482:	9916      	ldr	r1, [sp, #88]	; 0x58
    5484:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    5488:	9111      	str	r1, [sp, #68]	; 0x44
    548a:	ea4f 08d6 	mov.w	r8, r6, lsr #3
    548e:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
    5492:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
    5496:	f006 0007 	and.w	r0, r6, #7
    549a:	4667      	mov	r7, ip
    549c:	4646      	mov	r6, r8
    549e:	3030      	adds	r0, #48	; 0x30
    54a0:	ea56 0207 	orrs.w	r2, r6, r7
    54a4:	f801 0d01 	strb.w	r0, [r1, #-1]!
    54a8:	d1ef      	bne.n	548a <_svfprintf_r+0x326>
    54aa:	f01a 0f01 	tst.w	sl, #1
    54ae:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    54b2:	9111      	str	r1, [sp, #68]	; 0x44
    54b4:	f040 84db 	bne.w	5e6e <_svfprintf_r+0xd0a>
    54b8:	9b16      	ldr	r3, [sp, #88]	; 0x58
    54ba:	1a5b      	subs	r3, r3, r1
    54bc:	930e      	str	r3, [sp, #56]	; 0x38
    54be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    54c0:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
    54c4:	4543      	cmp	r3, r8
    54c6:	bfb8      	it	lt
    54c8:	4643      	movlt	r3, r8
    54ca:	930b      	str	r3, [sp, #44]	; 0x2c
    54cc:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    54d0:	b113      	cbz	r3, 54d8 <_svfprintf_r+0x374>
    54d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    54d4:	3101      	adds	r1, #1
    54d6:	910b      	str	r1, [sp, #44]	; 0x2c
    54d8:	f01a 0202 	ands.w	r2, sl, #2
    54dc:	9213      	str	r2, [sp, #76]	; 0x4c
    54de:	d002      	beq.n	54e6 <_svfprintf_r+0x382>
    54e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    54e2:	3302      	adds	r3, #2
    54e4:	930b      	str	r3, [sp, #44]	; 0x2c
    54e6:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
    54ea:	9012      	str	r0, [sp, #72]	; 0x48
    54ec:	d138      	bne.n	5560 <_svfprintf_r+0x3fc>
    54ee:	990c      	ldr	r1, [sp, #48]	; 0x30
    54f0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    54f2:	1a8e      	subs	r6, r1, r2
    54f4:	2e00      	cmp	r6, #0
    54f6:	dd33      	ble.n	5560 <_svfprintf_r+0x3fc>
    54f8:	2e10      	cmp	r6, #16
    54fa:	f64b 37e8 	movw	r7, #48104	; 0xbbe8
    54fe:	bfd8      	it	le
    5500:	f2c0 0700 	movtle	r7, #0
    5504:	dd20      	ble.n	5548 <_svfprintf_r+0x3e4>
    5506:	f04f 0810 	mov.w	r8, #16
    550a:	f2c0 0700 	movt	r7, #0
    550e:	e002      	b.n	5516 <_svfprintf_r+0x3b2>
    5510:	3e10      	subs	r6, #16
    5512:	2e10      	cmp	r6, #16
    5514:	dd18      	ble.n	5548 <_svfprintf_r+0x3e4>
    5516:	f8c4 8004 	str.w	r8, [r4, #4]
    551a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    551c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    551e:	3301      	adds	r3, #1
    5520:	6027      	str	r7, [r4, #0]
    5522:	3210      	adds	r2, #16
    5524:	2b07      	cmp	r3, #7
    5526:	9239      	str	r2, [sp, #228]	; 0xe4
    5528:	f104 0408 	add.w	r4, r4, #8
    552c:	9338      	str	r3, [sp, #224]	; 0xe0
    552e:	ddef      	ble.n	5510 <_svfprintf_r+0x3ac>
    5530:	9809      	ldr	r0, [sp, #36]	; 0x24
    5532:	4659      	mov	r1, fp
    5534:	aa37      	add	r2, sp, #220	; 0xdc
    5536:	464c      	mov	r4, r9
    5538:	f7ff fd86 	bl	5048 <__sprint_r>
    553c:	2800      	cmp	r0, #0
    553e:	f47f af5f 	bne.w	5400 <_svfprintf_r+0x29c>
    5542:	3e10      	subs	r6, #16
    5544:	2e10      	cmp	r6, #16
    5546:	dce6      	bgt.n	5516 <_svfprintf_r+0x3b2>
    5548:	6066      	str	r6, [r4, #4]
    554a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    554c:	6027      	str	r7, [r4, #0]
    554e:	1c5a      	adds	r2, r3, #1
    5550:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    5552:	9238      	str	r2, [sp, #224]	; 0xe0
    5554:	199b      	adds	r3, r3, r6
    5556:	2a07      	cmp	r2, #7
    5558:	9339      	str	r3, [sp, #228]	; 0xe4
    555a:	f300 83f7 	bgt.w	5d4c <_svfprintf_r+0xbe8>
    555e:	3408      	adds	r4, #8
    5560:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    5564:	b173      	cbz	r3, 5584 <_svfprintf_r+0x420>
    5566:	2301      	movs	r3, #1
    5568:	6063      	str	r3, [r4, #4]
    556a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    556c:	aa43      	add	r2, sp, #268	; 0x10c
    556e:	3203      	adds	r2, #3
    5570:	6022      	str	r2, [r4, #0]
    5572:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5574:	3301      	adds	r3, #1
    5576:	9338      	str	r3, [sp, #224]	; 0xe0
    5578:	3201      	adds	r2, #1
    557a:	2b07      	cmp	r3, #7
    557c:	9239      	str	r2, [sp, #228]	; 0xe4
    557e:	f300 8340 	bgt.w	5c02 <_svfprintf_r+0xa9e>
    5582:	3408      	adds	r4, #8
    5584:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    5586:	b16b      	cbz	r3, 55a4 <_svfprintf_r+0x440>
    5588:	2302      	movs	r3, #2
    558a:	6063      	str	r3, [r4, #4]
    558c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    558e:	aa43      	add	r2, sp, #268	; 0x10c
    5590:	6022      	str	r2, [r4, #0]
    5592:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5594:	3301      	adds	r3, #1
    5596:	9338      	str	r3, [sp, #224]	; 0xe0
    5598:	3202      	adds	r2, #2
    559a:	2b07      	cmp	r3, #7
    559c:	9239      	str	r2, [sp, #228]	; 0xe4
    559e:	f300 833a 	bgt.w	5c16 <_svfprintf_r+0xab2>
    55a2:	3408      	adds	r4, #8
    55a4:	9812      	ldr	r0, [sp, #72]	; 0x48
    55a6:	2880      	cmp	r0, #128	; 0x80
    55a8:	f000 82b2 	beq.w	5b10 <_svfprintf_r+0x9ac>
    55ac:	9815      	ldr	r0, [sp, #84]	; 0x54
    55ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    55b0:	1ac6      	subs	r6, r0, r3
    55b2:	2e00      	cmp	r6, #0
    55b4:	dd2e      	ble.n	5614 <_svfprintf_r+0x4b0>
    55b6:	2e10      	cmp	r6, #16
    55b8:	4fa7      	ldr	r7, [pc, #668]	; (5858 <_svfprintf_r+0x6f4>)
    55ba:	bfc8      	it	gt
    55bc:	f04f 0810 	movgt.w	r8, #16
    55c0:	dc03      	bgt.n	55ca <_svfprintf_r+0x466>
    55c2:	e01b      	b.n	55fc <_svfprintf_r+0x498>
    55c4:	3e10      	subs	r6, #16
    55c6:	2e10      	cmp	r6, #16
    55c8:	dd18      	ble.n	55fc <_svfprintf_r+0x498>
    55ca:	f8c4 8004 	str.w	r8, [r4, #4]
    55ce:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    55d0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    55d2:	3301      	adds	r3, #1
    55d4:	6027      	str	r7, [r4, #0]
    55d6:	3210      	adds	r2, #16
    55d8:	2b07      	cmp	r3, #7
    55da:	9239      	str	r2, [sp, #228]	; 0xe4
    55dc:	f104 0408 	add.w	r4, r4, #8
    55e0:	9338      	str	r3, [sp, #224]	; 0xe0
    55e2:	ddef      	ble.n	55c4 <_svfprintf_r+0x460>
    55e4:	9809      	ldr	r0, [sp, #36]	; 0x24
    55e6:	4659      	mov	r1, fp
    55e8:	aa37      	add	r2, sp, #220	; 0xdc
    55ea:	464c      	mov	r4, r9
    55ec:	f7ff fd2c 	bl	5048 <__sprint_r>
    55f0:	2800      	cmp	r0, #0
    55f2:	f47f af05 	bne.w	5400 <_svfprintf_r+0x29c>
    55f6:	3e10      	subs	r6, #16
    55f8:	2e10      	cmp	r6, #16
    55fa:	dce6      	bgt.n	55ca <_svfprintf_r+0x466>
    55fc:	6066      	str	r6, [r4, #4]
    55fe:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5600:	6027      	str	r7, [r4, #0]
    5602:	1c5a      	adds	r2, r3, #1
    5604:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    5606:	9238      	str	r2, [sp, #224]	; 0xe0
    5608:	199b      	adds	r3, r3, r6
    560a:	2a07      	cmp	r2, #7
    560c:	9339      	str	r3, [sp, #228]	; 0xe4
    560e:	f300 82ee 	bgt.w	5bee <_svfprintf_r+0xa8a>
    5612:	3408      	adds	r4, #8
    5614:	f41a 7f80 	tst.w	sl, #256	; 0x100
    5618:	f040 8219 	bne.w	5a4e <_svfprintf_r+0x8ea>
    561c:	990e      	ldr	r1, [sp, #56]	; 0x38
    561e:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5620:	6061      	str	r1, [r4, #4]
    5622:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5624:	6022      	str	r2, [r4, #0]
    5626:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5628:	3301      	adds	r3, #1
    562a:	9338      	str	r3, [sp, #224]	; 0xe0
    562c:	1852      	adds	r2, r2, r1
    562e:	2b07      	cmp	r3, #7
    5630:	9239      	str	r2, [sp, #228]	; 0xe4
    5632:	f77f aeb1 	ble.w	5398 <_svfprintf_r+0x234>
    5636:	9809      	ldr	r0, [sp, #36]	; 0x24
    5638:	4659      	mov	r1, fp
    563a:	aa37      	add	r2, sp, #220	; 0xdc
    563c:	f7ff fd04 	bl	5048 <__sprint_r>
    5640:	2800      	cmp	r0, #0
    5642:	f47f aedd 	bne.w	5400 <_svfprintf_r+0x29c>
    5646:	f01a 0f04 	tst.w	sl, #4
    564a:	464b      	mov	r3, r9
    564c:	f47f aeaa 	bne.w	53a4 <_svfprintf_r+0x240>
    5650:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    5652:	980d      	ldr	r0, [sp, #52]	; 0x34
    5654:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5656:	990c      	ldr	r1, [sp, #48]	; 0x30
    5658:	428a      	cmp	r2, r1
    565a:	bfac      	ite	ge
    565c:	1880      	addge	r0, r0, r2
    565e:	1840      	addlt	r0, r0, r1
    5660:	900d      	str	r0, [sp, #52]	; 0x34
    5662:	2b00      	cmp	r3, #0
    5664:	f040 829e 	bne.w	5ba4 <_svfprintf_r+0xa40>
    5668:	2300      	movs	r3, #0
    566a:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
    566e:	9338      	str	r3, [sp, #224]	; 0xe0
    5670:	464c      	mov	r4, r9
    5672:	e5a1      	b.n	51b8 <_svfprintf_r+0x54>
    5674:	9214      	str	r2, [sp, #80]	; 0x50
    5676:	2a00      	cmp	r2, #0
    5678:	f000 8504 	beq.w	6084 <_svfprintf_r+0xf20>
    567c:	2001      	movs	r0, #1
    567e:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
    5682:	f04f 0100 	mov.w	r1, #0
    5686:	aa2d      	add	r2, sp, #180	; 0xb4
    5688:	900b      	str	r0, [sp, #44]	; 0x2c
    568a:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    568e:	9211      	str	r2, [sp, #68]	; 0x44
    5690:	900e      	str	r0, [sp, #56]	; 0x38
    5692:	2100      	movs	r1, #0
    5694:	9115      	str	r1, [sp, #84]	; 0x54
    5696:	e71f      	b.n	54d8 <_svfprintf_r+0x374>
    5698:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    569c:	2b00      	cmp	r3, #0
    569e:	f040 840c 	bne.w	5eba <_svfprintf_r+0xd56>
    56a2:	990a      	ldr	r1, [sp, #40]	; 0x28
    56a4:	462b      	mov	r3, r5
    56a6:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
    56aa:	782a      	ldrb	r2, [r5, #0]
    56ac:	910a      	str	r1, [sp, #40]	; 0x28
    56ae:	e5c2      	b.n	5236 <_svfprintf_r+0xd2>
    56b0:	990a      	ldr	r1, [sp, #40]	; 0x28
    56b2:	f04a 0a01 	orr.w	sl, sl, #1
    56b6:	782a      	ldrb	r2, [r5, #0]
    56b8:	462b      	mov	r3, r5
    56ba:	910a      	str	r1, [sp, #40]	; 0x28
    56bc:	e5bb      	b.n	5236 <_svfprintf_r+0xd2>
    56be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    56c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    56c2:	681b      	ldr	r3, [r3, #0]
    56c4:	1d11      	adds	r1, r2, #4
    56c6:	2b00      	cmp	r3, #0
    56c8:	930c      	str	r3, [sp, #48]	; 0x30
    56ca:	f2c0 85b2 	blt.w	6232 <_svfprintf_r+0x10ce>
    56ce:	782a      	ldrb	r2, [r5, #0]
    56d0:	462b      	mov	r3, r5
    56d2:	910a      	str	r1, [sp, #40]	; 0x28
    56d4:	e5af      	b.n	5236 <_svfprintf_r+0xd2>
    56d6:	990a      	ldr	r1, [sp, #40]	; 0x28
    56d8:	462b      	mov	r3, r5
    56da:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
    56de:	782a      	ldrb	r2, [r5, #0]
    56e0:	910a      	str	r1, [sp, #40]	; 0x28
    56e2:	e5a8      	b.n	5236 <_svfprintf_r+0xd2>
    56e4:	f04a 0a10 	orr.w	sl, sl, #16
    56e8:	9214      	str	r2, [sp, #80]	; 0x50
    56ea:	f01a 0f20 	tst.w	sl, #32
    56ee:	f000 8187 	beq.w	5a00 <_svfprintf_r+0x89c>
    56f2:	980a      	ldr	r0, [sp, #40]	; 0x28
    56f4:	1dc3      	adds	r3, r0, #7
    56f6:	f023 0307 	bic.w	r3, r3, #7
    56fa:	f103 0108 	add.w	r1, r3, #8
    56fe:	910a      	str	r1, [sp, #40]	; 0x28
    5700:	e9d3 6700 	ldrd	r6, r7, [r3]
    5704:	2e00      	cmp	r6, #0
    5706:	f177 0000 	sbcs.w	r0, r7, #0
    570a:	f2c0 8376 	blt.w	5dfa <_svfprintf_r+0xc96>
    570e:	ea56 0107 	orrs.w	r1, r6, r7
    5712:	f04f 0301 	mov.w	r3, #1
    5716:	bf0c      	ite	eq
    5718:	2200      	moveq	r2, #0
    571a:	2201      	movne	r2, #1
    571c:	f1b8 0f00 	cmp.w	r8, #0
    5720:	bfa8      	it	ge
    5722:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    5726:	f1b8 0f00 	cmp.w	r8, #0
    572a:	bf18      	it	ne
    572c:	f042 0201 	orrne.w	r2, r2, #1
    5730:	2a00      	cmp	r2, #0
    5732:	f47f aea0 	bne.w	5476 <_svfprintf_r+0x312>
    5736:	2b00      	cmp	r3, #0
    5738:	f040 81e5 	bne.w	5b06 <_svfprintf_r+0x9a2>
    573c:	f01a 0f01 	tst.w	sl, #1
    5740:	f000 81e1 	beq.w	5b06 <_svfprintf_r+0x9a2>
    5744:	2330      	movs	r3, #48	; 0x30
    5746:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
    574a:	ab2d      	add	r3, sp, #180	; 0xb4
    574c:	2001      	movs	r0, #1
    574e:	3327      	adds	r3, #39	; 0x27
    5750:	900e      	str	r0, [sp, #56]	; 0x38
    5752:	9311      	str	r3, [sp, #68]	; 0x44
    5754:	e6b3      	b.n	54be <_svfprintf_r+0x35a>
    5756:	f01a 0f08 	tst.w	sl, #8
    575a:	9214      	str	r2, [sp, #80]	; 0x50
    575c:	f000 83bf 	beq.w	5ede <_svfprintf_r+0xd7a>
    5760:	980a      	ldr	r0, [sp, #40]	; 0x28
    5762:	1dc3      	adds	r3, r0, #7
    5764:	f023 0307 	bic.w	r3, r3, #7
    5768:	f103 0108 	add.w	r1, r3, #8
    576c:	910a      	str	r1, [sp, #40]	; 0x28
    576e:	685e      	ldr	r6, [r3, #4]
    5770:	681f      	ldr	r7, [r3, #0]
    5772:	9619      	str	r6, [sp, #100]	; 0x64
    5774:	9710      	str	r7, [sp, #64]	; 0x40
    5776:	4638      	mov	r0, r7
    5778:	4631      	mov	r1, r6
    577a:	f005 f8bb 	bl	a8f4 <__isinfd>
    577e:	4603      	mov	r3, r0
    5780:	2800      	cmp	r0, #0
    5782:	f000 8493 	beq.w	60ac <_svfprintf_r+0xf48>
    5786:	4638      	mov	r0, r7
    5788:	2200      	movs	r2, #0
    578a:	2300      	movs	r3, #0
    578c:	4631      	mov	r1, r6
    578e:	f005 fca5 	bl	b0dc <__aeabi_dcmplt>
    5792:	2800      	cmp	r0, #0
    5794:	f040 8415 	bne.w	5fc2 <_svfprintf_r+0xe5e>
    5798:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    579c:	2003      	movs	r0, #3
    579e:	f64b 4220 	movw	r2, #48160	; 0xbc20
    57a2:	f64b 411c 	movw	r1, #48156	; 0xbc1c
    57a6:	900b      	str	r0, [sp, #44]	; 0x2c
    57a8:	9814      	ldr	r0, [sp, #80]	; 0x50
    57aa:	f2c0 0100 	movt	r1, #0
    57ae:	f2c0 0200 	movt	r2, #0
    57b2:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    57b6:	2847      	cmp	r0, #71	; 0x47
    57b8:	bfd8      	it	le
    57ba:	460a      	movle	r2, r1
    57bc:	2103      	movs	r1, #3
    57be:	9211      	str	r2, [sp, #68]	; 0x44
    57c0:	2200      	movs	r2, #0
    57c2:	910e      	str	r1, [sp, #56]	; 0x38
    57c4:	9215      	str	r2, [sp, #84]	; 0x54
    57c6:	e683      	b.n	54d0 <_svfprintf_r+0x36c>
    57c8:	990a      	ldr	r1, [sp, #40]	; 0x28
    57ca:	f04a 0a08 	orr.w	sl, sl, #8
    57ce:	782a      	ldrb	r2, [r5, #0]
    57d0:	462b      	mov	r3, r5
    57d2:	910a      	str	r1, [sp, #40]	; 0x28
    57d4:	e52f      	b.n	5236 <_svfprintf_r+0xd2>
    57d6:	990a      	ldr	r1, [sp, #40]	; 0x28
    57d8:	782a      	ldrb	r2, [r5, #0]
    57da:	f04a 0a04 	orr.w	sl, sl, #4
    57de:	462b      	mov	r3, r5
    57e0:	910a      	str	r1, [sp, #40]	; 0x28
    57e2:	e528      	b.n	5236 <_svfprintf_r+0xd2>
    57e4:	462b      	mov	r3, r5
    57e6:	f813 2b01 	ldrb.w	r2, [r3], #1
    57ea:	2a2a      	cmp	r2, #42	; 0x2a
    57ec:	f000 86cf 	beq.w	658e <_svfprintf_r+0x142a>
    57f0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    57f4:	2909      	cmp	r1, #9
    57f6:	bf88      	it	hi
    57f8:	f04f 0800 	movhi.w	r8, #0
    57fc:	d810      	bhi.n	5820 <_svfprintf_r+0x6bc>
    57fe:	3502      	adds	r5, #2
    5800:	f04f 0800 	mov.w	r8, #0
    5804:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    5808:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    580c:	462b      	mov	r3, r5
    580e:	3501      	adds	r5, #1
    5810:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    5814:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    5818:	2909      	cmp	r1, #9
    581a:	d9f3      	bls.n	5804 <_svfprintf_r+0x6a0>
    581c:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
    5820:	461d      	mov	r5, r3
    5822:	e509      	b.n	5238 <_svfprintf_r+0xd4>
    5824:	990a      	ldr	r1, [sp, #40]	; 0x28
    5826:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
    582a:	782a      	ldrb	r2, [r5, #0]
    582c:	462b      	mov	r3, r5
    582e:	910a      	str	r1, [sp, #40]	; 0x28
    5830:	e501      	b.n	5236 <_svfprintf_r+0xd2>
    5832:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    5836:	2600      	movs	r6, #0
    5838:	462b      	mov	r3, r5
    583a:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    583e:	f813 2b01 	ldrb.w	r2, [r3], #1
    5842:	eb01 0646 	add.w	r6, r1, r6, lsl #1
    5846:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    584a:	461d      	mov	r5, r3
    584c:	2909      	cmp	r1, #9
    584e:	d9f3      	bls.n	5838 <_svfprintf_r+0x6d4>
    5850:	960c      	str	r6, [sp, #48]	; 0x30
    5852:	461d      	mov	r5, r3
    5854:	e4f0      	b.n	5238 <_svfprintf_r+0xd4>
    5856:	bf00      	nop
    5858:	0000bbf8 	.word	0x0000bbf8
    585c:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
    5860:	990a      	ldr	r1, [sp, #40]	; 0x28
    5862:	e734      	b.n	56ce <_svfprintf_r+0x56a>
    5864:	782a      	ldrb	r2, [r5, #0]
    5866:	2a6c      	cmp	r2, #108	; 0x6c
    5868:	f000 8418 	beq.w	609c <_svfprintf_r+0xf38>
    586c:	990a      	ldr	r1, [sp, #40]	; 0x28
    586e:	f04a 0a10 	orr.w	sl, sl, #16
    5872:	462b      	mov	r3, r5
    5874:	910a      	str	r1, [sp, #40]	; 0x28
    5876:	e4de      	b.n	5236 <_svfprintf_r+0xd2>
    5878:	f01a 0f20 	tst.w	sl, #32
    587c:	f000 8323 	beq.w	5ec6 <_svfprintf_r+0xd62>
    5880:	990a      	ldr	r1, [sp, #40]	; 0x28
    5882:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    5884:	680b      	ldr	r3, [r1, #0]
    5886:	4610      	mov	r0, r2
    5888:	ea4f 71e0 	mov.w	r1, r0, asr #31
    588c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    588e:	e9c3 0100 	strd	r0, r1, [r3]
    5892:	f102 0a04 	add.w	sl, r2, #4
    5896:	e48f      	b.n	51b8 <_svfprintf_r+0x54>
    5898:	f01a 0320 	ands.w	r3, sl, #32
    589c:	9214      	str	r2, [sp, #80]	; 0x50
    589e:	f000 80c7 	beq.w	5a30 <_svfprintf_r+0x8cc>
    58a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    58a4:	1dda      	adds	r2, r3, #7
    58a6:	2300      	movs	r3, #0
    58a8:	f022 0207 	bic.w	r2, r2, #7
    58ac:	f102 0008 	add.w	r0, r2, #8
    58b0:	900a      	str	r0, [sp, #40]	; 0x28
    58b2:	e9d2 6700 	ldrd	r6, r7, [r2]
    58b6:	ea56 0107 	orrs.w	r1, r6, r7
    58ba:	bf0c      	ite	eq
    58bc:	2200      	moveq	r2, #0
    58be:	2201      	movne	r2, #1
    58c0:	e5c8      	b.n	5454 <_svfprintf_r+0x2f0>
    58c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    58c4:	f64b 402c 	movw	r0, #48172	; 0xbc2c
    58c8:	990a      	ldr	r1, [sp, #40]	; 0x28
    58ca:	2378      	movs	r3, #120	; 0x78
    58cc:	f2c0 0000 	movt	r0, #0
    58d0:	9314      	str	r3, [sp, #80]	; 0x50
    58d2:	6816      	ldr	r6, [r2, #0]
    58d4:	3104      	adds	r1, #4
    58d6:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
    58da:	f04a 0a02 	orr.w	sl, sl, #2
    58de:	2330      	movs	r3, #48	; 0x30
    58e0:	1e32      	subs	r2, r6, #0
    58e2:	bf18      	it	ne
    58e4:	2201      	movne	r2, #1
    58e6:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
    58ea:	4636      	mov	r6, r6
    58ec:	f04f 0700 	mov.w	r7, #0
    58f0:	9017      	str	r0, [sp, #92]	; 0x5c
    58f2:	2302      	movs	r3, #2
    58f4:	910a      	str	r1, [sp, #40]	; 0x28
    58f6:	e5ad      	b.n	5454 <_svfprintf_r+0x2f0>
    58f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    58fa:	9214      	str	r2, [sp, #80]	; 0x50
    58fc:	f04f 0200 	mov.w	r2, #0
    5900:	1d18      	adds	r0, r3, #4
    5902:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    5906:	681b      	ldr	r3, [r3, #0]
    5908:	900a      	str	r0, [sp, #40]	; 0x28
    590a:	9311      	str	r3, [sp, #68]	; 0x44
    590c:	2b00      	cmp	r3, #0
    590e:	f000 854d 	beq.w	63ac <_svfprintf_r+0x1248>
    5912:	f1b8 0f00 	cmp.w	r8, #0
    5916:	9811      	ldr	r0, [sp, #68]	; 0x44
    5918:	f2c0 852a 	blt.w	6370 <_svfprintf_r+0x120c>
    591c:	2100      	movs	r1, #0
    591e:	4642      	mov	r2, r8
    5920:	f004 f8cc 	bl	9abc <memchr>
    5924:	4603      	mov	r3, r0
    5926:	2800      	cmp	r0, #0
    5928:	f000 856e 	beq.w	6408 <_svfprintf_r+0x12a4>
    592c:	9811      	ldr	r0, [sp, #68]	; 0x44
    592e:	1a1b      	subs	r3, r3, r0
    5930:	930e      	str	r3, [sp, #56]	; 0x38
    5932:	4543      	cmp	r3, r8
    5934:	f340 8482 	ble.w	623c <_svfprintf_r+0x10d8>
    5938:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    593c:	2100      	movs	r1, #0
    593e:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    5942:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    5946:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    594a:	9115      	str	r1, [sp, #84]	; 0x54
    594c:	e5c0      	b.n	54d0 <_svfprintf_r+0x36c>
    594e:	f01a 0f20 	tst.w	sl, #32
    5952:	9214      	str	r2, [sp, #80]	; 0x50
    5954:	d010      	beq.n	5978 <_svfprintf_r+0x814>
    5956:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5958:	1dda      	adds	r2, r3, #7
    595a:	2301      	movs	r3, #1
    595c:	e7a4      	b.n	58a8 <_svfprintf_r+0x744>
    595e:	990a      	ldr	r1, [sp, #40]	; 0x28
    5960:	f04a 0a20 	orr.w	sl, sl, #32
    5964:	782a      	ldrb	r2, [r5, #0]
    5966:	462b      	mov	r3, r5
    5968:	910a      	str	r1, [sp, #40]	; 0x28
    596a:	e464      	b.n	5236 <_svfprintf_r+0xd2>
    596c:	f04a 0a10 	orr.w	sl, sl, #16
    5970:	9214      	str	r2, [sp, #80]	; 0x50
    5972:	f01a 0f20 	tst.w	sl, #32
    5976:	d1ee      	bne.n	5956 <_svfprintf_r+0x7f2>
    5978:	f01a 0f10 	tst.w	sl, #16
    597c:	f040 8254 	bne.w	5e28 <_svfprintf_r+0xcc4>
    5980:	f01a 0f40 	tst.w	sl, #64	; 0x40
    5984:	f000 8250 	beq.w	5e28 <_svfprintf_r+0xcc4>
    5988:	980a      	ldr	r0, [sp, #40]	; 0x28
    598a:	2301      	movs	r3, #1
    598c:	1d01      	adds	r1, r0, #4
    598e:	910a      	str	r1, [sp, #40]	; 0x28
    5990:	8806      	ldrh	r6, [r0, #0]
    5992:	1e32      	subs	r2, r6, #0
    5994:	bf18      	it	ne
    5996:	2201      	movne	r2, #1
    5998:	4636      	mov	r6, r6
    599a:	f04f 0700 	mov.w	r7, #0
    599e:	e559      	b.n	5454 <_svfprintf_r+0x2f0>
    59a0:	f01a 0f20 	tst.w	sl, #32
    59a4:	9214      	str	r2, [sp, #80]	; 0x50
    59a6:	f64b 4208 	movw	r2, #48136	; 0xbc08
    59aa:	f2c0 0200 	movt	r2, #0
    59ae:	9217      	str	r2, [sp, #92]	; 0x5c
    59b0:	f47f ad3d 	bne.w	542e <_svfprintf_r+0x2ca>
    59b4:	f01a 0f10 	tst.w	sl, #16
    59b8:	f040 822d 	bne.w	5e16 <_svfprintf_r+0xcb2>
    59bc:	f01a 0f40 	tst.w	sl, #64	; 0x40
    59c0:	f000 8229 	beq.w	5e16 <_svfprintf_r+0xcb2>
    59c4:	990a      	ldr	r1, [sp, #40]	; 0x28
    59c6:	1d0a      	adds	r2, r1, #4
    59c8:	920a      	str	r2, [sp, #40]	; 0x28
    59ca:	880e      	ldrh	r6, [r1, #0]
    59cc:	4636      	mov	r6, r6
    59ce:	f04f 0700 	mov.w	r7, #0
    59d2:	e535      	b.n	5440 <_svfprintf_r+0x2dc>
    59d4:	9214      	str	r2, [sp, #80]	; 0x50
    59d6:	2001      	movs	r0, #1
    59d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    59da:	f04f 0100 	mov.w	r1, #0
    59de:	900b      	str	r0, [sp, #44]	; 0x2c
    59e0:	900e      	str	r0, [sp, #56]	; 0x38
    59e2:	6813      	ldr	r3, [r2, #0]
    59e4:	3204      	adds	r2, #4
    59e6:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    59ea:	920a      	str	r2, [sp, #40]	; 0x28
    59ec:	aa2d      	add	r2, sp, #180	; 0xb4
    59ee:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
    59f2:	9211      	str	r2, [sp, #68]	; 0x44
    59f4:	e64d      	b.n	5692 <_svfprintf_r+0x52e>
    59f6:	f01a 0f20 	tst.w	sl, #32
    59fa:	9214      	str	r2, [sp, #80]	; 0x50
    59fc:	f47f ae79 	bne.w	56f2 <_svfprintf_r+0x58e>
    5a00:	f01a 0f10 	tst.w	sl, #16
    5a04:	f040 81ed 	bne.w	5de2 <_svfprintf_r+0xc7e>
    5a08:	f01a 0f40 	tst.w	sl, #64	; 0x40
    5a0c:	f000 81e9 	beq.w	5de2 <_svfprintf_r+0xc7e>
    5a10:	980a      	ldr	r0, [sp, #40]	; 0x28
    5a12:	1d01      	adds	r1, r0, #4
    5a14:	910a      	str	r1, [sp, #40]	; 0x28
    5a16:	f9b0 6000 	ldrsh.w	r6, [r0]
    5a1a:	4636      	mov	r6, r6
    5a1c:	ea4f 77e6 	mov.w	r7, r6, asr #31
    5a20:	e670      	b.n	5704 <_svfprintf_r+0x5a0>
    5a22:	f04a 0a10 	orr.w	sl, sl, #16
    5a26:	9214      	str	r2, [sp, #80]	; 0x50
    5a28:	f01a 0320 	ands.w	r3, sl, #32
    5a2c:	f47f af39 	bne.w	58a2 <_svfprintf_r+0x73e>
    5a30:	f01a 0210 	ands.w	r2, sl, #16
    5a34:	f000 825f 	beq.w	5ef6 <_svfprintf_r+0xd92>
    5a38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5a3a:	1d10      	adds	r0, r2, #4
    5a3c:	900a      	str	r0, [sp, #40]	; 0x28
    5a3e:	6816      	ldr	r6, [r2, #0]
    5a40:	1e32      	subs	r2, r6, #0
    5a42:	bf18      	it	ne
    5a44:	2201      	movne	r2, #1
    5a46:	4636      	mov	r6, r6
    5a48:	f04f 0700 	mov.w	r7, #0
    5a4c:	e502      	b.n	5454 <_svfprintf_r+0x2f0>
    5a4e:	9b14      	ldr	r3, [sp, #80]	; 0x50
    5a50:	2b65      	cmp	r3, #101	; 0x65
    5a52:	f77f ac5a 	ble.w	530a <_svfprintf_r+0x1a6>
    5a56:	9810      	ldr	r0, [sp, #64]	; 0x40
    5a58:	2200      	movs	r2, #0
    5a5a:	2300      	movs	r3, #0
    5a5c:	9919      	ldr	r1, [sp, #100]	; 0x64
    5a5e:	f005 fb33 	bl	b0c8 <__aeabi_dcmpeq>
    5a62:	2800      	cmp	r0, #0
    5a64:	f000 80e1 	beq.w	5c2a <_svfprintf_r+0xac6>
    5a68:	2301      	movs	r3, #1
    5a6a:	6063      	str	r3, [r4, #4]
    5a6c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5a6e:	f64b 4348 	movw	r3, #48200	; 0xbc48
    5a72:	f2c0 0300 	movt	r3, #0
    5a76:	6023      	str	r3, [r4, #0]
    5a78:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    5a7a:	3201      	adds	r2, #1
    5a7c:	9238      	str	r2, [sp, #224]	; 0xe0
    5a7e:	3301      	adds	r3, #1
    5a80:	2a07      	cmp	r2, #7
    5a82:	9339      	str	r3, [sp, #228]	; 0xe4
    5a84:	bfd8      	it	le
    5a86:	f104 0308 	addle.w	r3, r4, #8
    5a8a:	f300 829f 	bgt.w	5fcc <_svfprintf_r+0xe68>
    5a8e:	9a42      	ldr	r2, [sp, #264]	; 0x108
    5a90:	9818      	ldr	r0, [sp, #96]	; 0x60
    5a92:	4282      	cmp	r2, r0
    5a94:	db03      	blt.n	5a9e <_svfprintf_r+0x93a>
    5a96:	f01a 0f01 	tst.w	sl, #1
    5a9a:	f43f ac7f 	beq.w	539c <_svfprintf_r+0x238>
    5a9e:	991b      	ldr	r1, [sp, #108]	; 0x6c
    5aa0:	2201      	movs	r2, #1
    5aa2:	605a      	str	r2, [r3, #4]
    5aa4:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5aa6:	6019      	str	r1, [r3, #0]
    5aa8:	9939      	ldr	r1, [sp, #228]	; 0xe4
    5aaa:	3201      	adds	r2, #1
    5aac:	9238      	str	r2, [sp, #224]	; 0xe0
    5aae:	3101      	adds	r1, #1
    5ab0:	2a07      	cmp	r2, #7
    5ab2:	9139      	str	r1, [sp, #228]	; 0xe4
    5ab4:	f300 83eb 	bgt.w	628e <_svfprintf_r+0x112a>
    5ab8:	3308      	adds	r3, #8
    5aba:	9a18      	ldr	r2, [sp, #96]	; 0x60
    5abc:	1e56      	subs	r6, r2, #1
    5abe:	2e00      	cmp	r6, #0
    5ac0:	f77f ac6c 	ble.w	539c <_svfprintf_r+0x238>
    5ac4:	2e10      	cmp	r6, #16
    5ac6:	4fa0      	ldr	r7, [pc, #640]	; (5d48 <_svfprintf_r+0xbe4>)
    5ac8:	f340 81e9 	ble.w	5e9e <_svfprintf_r+0xd3a>
    5acc:	2410      	movs	r4, #16
    5ace:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    5ad2:	e003      	b.n	5adc <_svfprintf_r+0x978>
    5ad4:	3e10      	subs	r6, #16
    5ad6:	2e10      	cmp	r6, #16
    5ad8:	f340 81e1 	ble.w	5e9e <_svfprintf_r+0xd3a>
    5adc:	605c      	str	r4, [r3, #4]
    5ade:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5ae0:	9939      	ldr	r1, [sp, #228]	; 0xe4
    5ae2:	3201      	adds	r2, #1
    5ae4:	601f      	str	r7, [r3, #0]
    5ae6:	3110      	adds	r1, #16
    5ae8:	2a07      	cmp	r2, #7
    5aea:	9139      	str	r1, [sp, #228]	; 0xe4
    5aec:	f103 0308 	add.w	r3, r3, #8
    5af0:	9238      	str	r2, [sp, #224]	; 0xe0
    5af2:	ddef      	ble.n	5ad4 <_svfprintf_r+0x970>
    5af4:	9809      	ldr	r0, [sp, #36]	; 0x24
    5af6:	4659      	mov	r1, fp
    5af8:	4642      	mov	r2, r8
    5afa:	f7ff faa5 	bl	5048 <__sprint_r>
    5afe:	464b      	mov	r3, r9
    5b00:	2800      	cmp	r0, #0
    5b02:	d0e7      	beq.n	5ad4 <_svfprintf_r+0x970>
    5b04:	e47c      	b.n	5400 <_svfprintf_r+0x29c>
    5b06:	9916      	ldr	r1, [sp, #88]	; 0x58
    5b08:	2200      	movs	r2, #0
    5b0a:	920e      	str	r2, [sp, #56]	; 0x38
    5b0c:	9111      	str	r1, [sp, #68]	; 0x44
    5b0e:	e4d6      	b.n	54be <_svfprintf_r+0x35a>
    5b10:	990c      	ldr	r1, [sp, #48]	; 0x30
    5b12:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5b14:	1a8e      	subs	r6, r1, r2
    5b16:	2e00      	cmp	r6, #0
    5b18:	f77f ad48 	ble.w	55ac <_svfprintf_r+0x448>
    5b1c:	2e10      	cmp	r6, #16
    5b1e:	4f8a      	ldr	r7, [pc, #552]	; (5d48 <_svfprintf_r+0xbe4>)
    5b20:	bfc8      	it	gt
    5b22:	f04f 0810 	movgt.w	r8, #16
    5b26:	dc03      	bgt.n	5b30 <_svfprintf_r+0x9cc>
    5b28:	e01b      	b.n	5b62 <_svfprintf_r+0x9fe>
    5b2a:	3e10      	subs	r6, #16
    5b2c:	2e10      	cmp	r6, #16
    5b2e:	dd18      	ble.n	5b62 <_svfprintf_r+0x9fe>
    5b30:	f8c4 8004 	str.w	r8, [r4, #4]
    5b34:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5b36:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5b38:	3301      	adds	r3, #1
    5b3a:	6027      	str	r7, [r4, #0]
    5b3c:	3210      	adds	r2, #16
    5b3e:	2b07      	cmp	r3, #7
    5b40:	9239      	str	r2, [sp, #228]	; 0xe4
    5b42:	f104 0408 	add.w	r4, r4, #8
    5b46:	9338      	str	r3, [sp, #224]	; 0xe0
    5b48:	ddef      	ble.n	5b2a <_svfprintf_r+0x9c6>
    5b4a:	9809      	ldr	r0, [sp, #36]	; 0x24
    5b4c:	4659      	mov	r1, fp
    5b4e:	aa37      	add	r2, sp, #220	; 0xdc
    5b50:	464c      	mov	r4, r9
    5b52:	f7ff fa79 	bl	5048 <__sprint_r>
    5b56:	2800      	cmp	r0, #0
    5b58:	f47f ac52 	bne.w	5400 <_svfprintf_r+0x29c>
    5b5c:	3e10      	subs	r6, #16
    5b5e:	2e10      	cmp	r6, #16
    5b60:	dce6      	bgt.n	5b30 <_svfprintf_r+0x9cc>
    5b62:	6066      	str	r6, [r4, #4]
    5b64:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5b66:	6027      	str	r7, [r4, #0]
    5b68:	1c5a      	adds	r2, r3, #1
    5b6a:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    5b6c:	9238      	str	r2, [sp, #224]	; 0xe0
    5b6e:	199b      	adds	r3, r3, r6
    5b70:	2a07      	cmp	r2, #7
    5b72:	9339      	str	r3, [sp, #228]	; 0xe4
    5b74:	f300 8188 	bgt.w	5e88 <_svfprintf_r+0xd24>
    5b78:	3408      	adds	r4, #8
    5b7a:	e517      	b.n	55ac <_svfprintf_r+0x448>
    5b7c:	605e      	str	r6, [r3, #4]
    5b7e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5b80:	601f      	str	r7, [r3, #0]
    5b82:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    5b84:	3201      	adds	r2, #1
    5b86:	9238      	str	r2, [sp, #224]	; 0xe0
    5b88:	18f3      	adds	r3, r6, r3
    5b8a:	2a07      	cmp	r2, #7
    5b8c:	9339      	str	r3, [sp, #228]	; 0xe4
    5b8e:	f77f ad60 	ble.w	5652 <_svfprintf_r+0x4ee>
    5b92:	9809      	ldr	r0, [sp, #36]	; 0x24
    5b94:	4659      	mov	r1, fp
    5b96:	aa37      	add	r2, sp, #220	; 0xdc
    5b98:	f7ff fa56 	bl	5048 <__sprint_r>
    5b9c:	2800      	cmp	r0, #0
    5b9e:	f43f ad57 	beq.w	5650 <_svfprintf_r+0x4ec>
    5ba2:	e42d      	b.n	5400 <_svfprintf_r+0x29c>
    5ba4:	9809      	ldr	r0, [sp, #36]	; 0x24
    5ba6:	4659      	mov	r1, fp
    5ba8:	aa37      	add	r2, sp, #220	; 0xdc
    5baa:	f7ff fa4d 	bl	5048 <__sprint_r>
    5bae:	2800      	cmp	r0, #0
    5bb0:	f43f ad5a 	beq.w	5668 <_svfprintf_r+0x504>
    5bb4:	e424      	b.n	5400 <_svfprintf_r+0x29c>
    5bb6:	f01a 0f01 	tst.w	sl, #1
    5bba:	f47f abaa 	bne.w	5312 <_svfprintf_r+0x1ae>
    5bbe:	2301      	movs	r3, #1
    5bc0:	6063      	str	r3, [r4, #4]
    5bc2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5bc4:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5bc6:	3301      	adds	r3, #1
    5bc8:	9911      	ldr	r1, [sp, #68]	; 0x44
    5bca:	3201      	adds	r2, #1
    5bcc:	2b07      	cmp	r3, #7
    5bce:	9239      	str	r2, [sp, #228]	; 0xe4
    5bd0:	6021      	str	r1, [r4, #0]
    5bd2:	9338      	str	r3, [sp, #224]	; 0xe0
    5bd4:	f77f abd1 	ble.w	537a <_svfprintf_r+0x216>
    5bd8:	9809      	ldr	r0, [sp, #36]	; 0x24
    5bda:	4659      	mov	r1, fp
    5bdc:	aa37      	add	r2, sp, #220	; 0xdc
    5bde:	f7ff fa33 	bl	5048 <__sprint_r>
    5be2:	2800      	cmp	r0, #0
    5be4:	f47f ac0c 	bne.w	5400 <_svfprintf_r+0x29c>
    5be8:	464c      	mov	r4, r9
    5bea:	f7ff bbc7 	b.w	537c <_svfprintf_r+0x218>
    5bee:	9809      	ldr	r0, [sp, #36]	; 0x24
    5bf0:	4659      	mov	r1, fp
    5bf2:	aa37      	add	r2, sp, #220	; 0xdc
    5bf4:	f7ff fa28 	bl	5048 <__sprint_r>
    5bf8:	2800      	cmp	r0, #0
    5bfa:	f47f ac01 	bne.w	5400 <_svfprintf_r+0x29c>
    5bfe:	464c      	mov	r4, r9
    5c00:	e508      	b.n	5614 <_svfprintf_r+0x4b0>
    5c02:	9809      	ldr	r0, [sp, #36]	; 0x24
    5c04:	4659      	mov	r1, fp
    5c06:	aa37      	add	r2, sp, #220	; 0xdc
    5c08:	f7ff fa1e 	bl	5048 <__sprint_r>
    5c0c:	2800      	cmp	r0, #0
    5c0e:	f47f abf7 	bne.w	5400 <_svfprintf_r+0x29c>
    5c12:	464c      	mov	r4, r9
    5c14:	e4b6      	b.n	5584 <_svfprintf_r+0x420>
    5c16:	9809      	ldr	r0, [sp, #36]	; 0x24
    5c18:	4659      	mov	r1, fp
    5c1a:	aa37      	add	r2, sp, #220	; 0xdc
    5c1c:	f7ff fa14 	bl	5048 <__sprint_r>
    5c20:	2800      	cmp	r0, #0
    5c22:	f47f abed 	bne.w	5400 <_svfprintf_r+0x29c>
    5c26:	464c      	mov	r4, r9
    5c28:	e4bc      	b.n	55a4 <_svfprintf_r+0x440>
    5c2a:	9b42      	ldr	r3, [sp, #264]	; 0x108
    5c2c:	2b00      	cmp	r3, #0
    5c2e:	f340 81d9 	ble.w	5fe4 <_svfprintf_r+0xe80>
    5c32:	9918      	ldr	r1, [sp, #96]	; 0x60
    5c34:	428b      	cmp	r3, r1
    5c36:	f2c0 816f 	blt.w	5f18 <_svfprintf_r+0xdb4>
    5c3a:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5c3c:	6061      	str	r1, [r4, #4]
    5c3e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5c40:	6022      	str	r2, [r4, #0]
    5c42:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5c44:	3301      	adds	r3, #1
    5c46:	9338      	str	r3, [sp, #224]	; 0xe0
    5c48:	1852      	adds	r2, r2, r1
    5c4a:	2b07      	cmp	r3, #7
    5c4c:	9239      	str	r2, [sp, #228]	; 0xe4
    5c4e:	bfd8      	it	le
    5c50:	f104 0308 	addle.w	r3, r4, #8
    5c54:	f300 83ba 	bgt.w	63cc <_svfprintf_r+0x1268>
    5c58:	9c42      	ldr	r4, [sp, #264]	; 0x108
    5c5a:	9818      	ldr	r0, [sp, #96]	; 0x60
    5c5c:	1a24      	subs	r4, r4, r0
    5c5e:	2c00      	cmp	r4, #0
    5c60:	f340 819b 	ble.w	5f9a <_svfprintf_r+0xe36>
    5c64:	2c10      	cmp	r4, #16
    5c66:	4f38      	ldr	r7, [pc, #224]	; (5d48 <_svfprintf_r+0xbe4>)
    5c68:	f340 818b 	ble.w	5f82 <_svfprintf_r+0xe1e>
    5c6c:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
    5c70:	2610      	movs	r6, #16
    5c72:	46aa      	mov	sl, r5
    5c74:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    5c78:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5c7a:	e003      	b.n	5c84 <_svfprintf_r+0xb20>
    5c7c:	3c10      	subs	r4, #16
    5c7e:	2c10      	cmp	r4, #16
    5c80:	f340 817c 	ble.w	5f7c <_svfprintf_r+0xe18>
    5c84:	605e      	str	r6, [r3, #4]
    5c86:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5c88:	9939      	ldr	r1, [sp, #228]	; 0xe4
    5c8a:	3201      	adds	r2, #1
    5c8c:	601f      	str	r7, [r3, #0]
    5c8e:	3110      	adds	r1, #16
    5c90:	2a07      	cmp	r2, #7
    5c92:	9139      	str	r1, [sp, #228]	; 0xe4
    5c94:	f103 0308 	add.w	r3, r3, #8
    5c98:	9238      	str	r2, [sp, #224]	; 0xe0
    5c9a:	ddef      	ble.n	5c7c <_svfprintf_r+0xb18>
    5c9c:	4628      	mov	r0, r5
    5c9e:	4659      	mov	r1, fp
    5ca0:	4642      	mov	r2, r8
    5ca2:	f7ff f9d1 	bl	5048 <__sprint_r>
    5ca6:	464b      	mov	r3, r9
    5ca8:	2800      	cmp	r0, #0
    5caa:	d0e7      	beq.n	5c7c <_svfprintf_r+0xb18>
    5cac:	f7ff bba8 	b.w	5400 <_svfprintf_r+0x29c>
    5cb0:	9816      	ldr	r0, [sp, #88]	; 0x58
    5cb2:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
    5cb6:	4603      	mov	r3, r0
    5cb8:	9011      	str	r0, [sp, #68]	; 0x44
    5cba:	0931      	lsrs	r1, r6, #4
    5cbc:	f006 020f 	and.w	r2, r6, #15
    5cc0:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
    5cc4:	0938      	lsrs	r0, r7, #4
    5cc6:	f81c 2002 	ldrb.w	r2, [ip, r2]
    5cca:	460e      	mov	r6, r1
    5ccc:	4607      	mov	r7, r0
    5cce:	ea56 0107 	orrs.w	r1, r6, r7
    5cd2:	f803 2d01 	strb.w	r2, [r3, #-1]!
    5cd6:	d1f0      	bne.n	5cba <_svfprintf_r+0xb56>
    5cd8:	9a16      	ldr	r2, [sp, #88]	; 0x58
    5cda:	9311      	str	r3, [sp, #68]	; 0x44
    5cdc:	1ad2      	subs	r2, r2, r3
    5cde:	920e      	str	r2, [sp, #56]	; 0x38
    5ce0:	f7ff bbed 	b.w	54be <_svfprintf_r+0x35a>
    5ce4:	2300      	movs	r3, #0
    5ce6:	2209      	movs	r2, #9
    5ce8:	42b2      	cmp	r2, r6
    5cea:	eb73 0007 	sbcs.w	r0, r3, r7
    5cee:	9b16      	ldr	r3, [sp, #88]	; 0x58
    5cf0:	bf3e      	ittt	cc
    5cf2:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
    5cf6:	46a0      	movcc	r8, r4
    5cf8:	461c      	movcc	r4, r3
    5cfa:	d21a      	bcs.n	5d32 <_svfprintf_r+0xbce>
    5cfc:	4630      	mov	r0, r6
    5cfe:	4639      	mov	r1, r7
    5d00:	220a      	movs	r2, #10
    5d02:	2300      	movs	r3, #0
    5d04:	f005 fa3a 	bl	b17c <__aeabi_uldivmod>
    5d08:	4630      	mov	r0, r6
    5d0a:	4639      	mov	r1, r7
    5d0c:	2300      	movs	r3, #0
    5d0e:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    5d12:	220a      	movs	r2, #10
    5d14:	f804 cd01 	strb.w	ip, [r4, #-1]!
    5d18:	f005 fa30 	bl	b17c <__aeabi_uldivmod>
    5d1c:	4606      	mov	r6, r0
    5d1e:	460f      	mov	r7, r1
    5d20:	2009      	movs	r0, #9
    5d22:	2100      	movs	r1, #0
    5d24:	42b0      	cmp	r0, r6
    5d26:	41b9      	sbcs	r1, r7
    5d28:	d3e8      	bcc.n	5cfc <_svfprintf_r+0xb98>
    5d2a:	4623      	mov	r3, r4
    5d2c:	4644      	mov	r4, r8
    5d2e:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    5d32:	1e5a      	subs	r2, r3, #1
    5d34:	3630      	adds	r6, #48	; 0x30
    5d36:	9211      	str	r2, [sp, #68]	; 0x44
    5d38:	f803 6c01 	strb.w	r6, [r3, #-1]
    5d3c:	9b16      	ldr	r3, [sp, #88]	; 0x58
    5d3e:	1a9b      	subs	r3, r3, r2
    5d40:	930e      	str	r3, [sp, #56]	; 0x38
    5d42:	f7ff bbbc 	b.w	54be <_svfprintf_r+0x35a>
    5d46:	bf00      	nop
    5d48:	0000bbf8 	.word	0x0000bbf8
    5d4c:	9809      	ldr	r0, [sp, #36]	; 0x24
    5d4e:	4659      	mov	r1, fp
    5d50:	aa37      	add	r2, sp, #220	; 0xdc
    5d52:	f7ff f979 	bl	5048 <__sprint_r>
    5d56:	2800      	cmp	r0, #0
    5d58:	f47f ab52 	bne.w	5400 <_svfprintf_r+0x29c>
    5d5c:	464c      	mov	r4, r9
    5d5e:	f7ff bbff 	b.w	5560 <_svfprintf_r+0x3fc>
    5d62:	9818      	ldr	r0, [sp, #96]	; 0x60
    5d64:	1e46      	subs	r6, r0, #1
    5d66:	2e00      	cmp	r6, #0
    5d68:	f77f ab08 	ble.w	537c <_svfprintf_r+0x218>
    5d6c:	2e10      	cmp	r6, #16
    5d6e:	4f9c      	ldr	r7, [pc, #624]	; (5fe0 <_svfprintf_r+0xe7c>)
    5d70:	bfc8      	it	gt
    5d72:	f04f 0810 	movgt.w	r8, #16
    5d76:	dc03      	bgt.n	5d80 <_svfprintf_r+0xc1c>
    5d78:	e01b      	b.n	5db2 <_svfprintf_r+0xc4e>
    5d7a:	3e10      	subs	r6, #16
    5d7c:	2e10      	cmp	r6, #16
    5d7e:	dd18      	ble.n	5db2 <_svfprintf_r+0xc4e>
    5d80:	f8c4 8004 	str.w	r8, [r4, #4]
    5d84:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5d86:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5d88:	3301      	adds	r3, #1
    5d8a:	6027      	str	r7, [r4, #0]
    5d8c:	3210      	adds	r2, #16
    5d8e:	2b07      	cmp	r3, #7
    5d90:	9239      	str	r2, [sp, #228]	; 0xe4
    5d92:	f104 0408 	add.w	r4, r4, #8
    5d96:	9338      	str	r3, [sp, #224]	; 0xe0
    5d98:	ddef      	ble.n	5d7a <_svfprintf_r+0xc16>
    5d9a:	9809      	ldr	r0, [sp, #36]	; 0x24
    5d9c:	4659      	mov	r1, fp
    5d9e:	aa37      	add	r2, sp, #220	; 0xdc
    5da0:	464c      	mov	r4, r9
    5da2:	f7ff f951 	bl	5048 <__sprint_r>
    5da6:	2800      	cmp	r0, #0
    5da8:	f47f ab2a 	bne.w	5400 <_svfprintf_r+0x29c>
    5dac:	3e10      	subs	r6, #16
    5dae:	2e10      	cmp	r6, #16
    5db0:	dce6      	bgt.n	5d80 <_svfprintf_r+0xc1c>
    5db2:	6066      	str	r6, [r4, #4]
    5db4:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5db6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5db8:	3301      	adds	r3, #1
    5dba:	6027      	str	r7, [r4, #0]
    5dbc:	1992      	adds	r2, r2, r6
    5dbe:	2b07      	cmp	r3, #7
    5dc0:	9239      	str	r2, [sp, #228]	; 0xe4
    5dc2:	9338      	str	r3, [sp, #224]	; 0xe0
    5dc4:	f77f aad9 	ble.w	537a <_svfprintf_r+0x216>
    5dc8:	e706      	b.n	5bd8 <_svfprintf_r+0xa74>
    5dca:	9814      	ldr	r0, [sp, #80]	; 0x50
    5dcc:	2130      	movs	r1, #48	; 0x30
    5dce:	f04a 0a02 	orr.w	sl, sl, #2
    5dd2:	2201      	movs	r2, #1
    5dd4:	2302      	movs	r3, #2
    5dd6:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
    5dda:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
    5dde:	f7ff bb39 	b.w	5454 <_svfprintf_r+0x2f0>
    5de2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5de4:	1d13      	adds	r3, r2, #4
    5de6:	6816      	ldr	r6, [r2, #0]
    5de8:	930a      	str	r3, [sp, #40]	; 0x28
    5dea:	4636      	mov	r6, r6
    5dec:	ea4f 77e6 	mov.w	r7, r6, asr #31
    5df0:	2e00      	cmp	r6, #0
    5df2:	f177 0000 	sbcs.w	r0, r7, #0
    5df6:	f6bf ac8a 	bge.w	570e <_svfprintf_r+0x5aa>
    5dfa:	4276      	negs	r6, r6
    5dfc:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
    5e00:	232d      	movs	r3, #45	; 0x2d
    5e02:	ea56 0207 	orrs.w	r2, r6, r7
    5e06:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    5e0a:	bf0c      	ite	eq
    5e0c:	2200      	moveq	r2, #0
    5e0e:	2201      	movne	r2, #1
    5e10:	2301      	movs	r3, #1
    5e12:	f7ff bb23 	b.w	545c <_svfprintf_r+0x2f8>
    5e16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5e18:	1d18      	adds	r0, r3, #4
    5e1a:	681e      	ldr	r6, [r3, #0]
    5e1c:	900a      	str	r0, [sp, #40]	; 0x28
    5e1e:	4636      	mov	r6, r6
    5e20:	f04f 0700 	mov.w	r7, #0
    5e24:	f7ff bb0c 	b.w	5440 <_svfprintf_r+0x2dc>
    5e28:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5e2a:	1d13      	adds	r3, r2, #4
    5e2c:	6816      	ldr	r6, [r2, #0]
    5e2e:	930a      	str	r3, [sp, #40]	; 0x28
    5e30:	2301      	movs	r3, #1
    5e32:	1e32      	subs	r2, r6, #0
    5e34:	bf18      	it	ne
    5e36:	2201      	movne	r2, #1
    5e38:	4636      	mov	r6, r6
    5e3a:	f04f 0700 	mov.w	r7, #0
    5e3e:	f7ff bb09 	b.w	5454 <_svfprintf_r+0x2f0>
    5e42:	9809      	ldr	r0, [sp, #36]	; 0x24
    5e44:	4659      	mov	r1, fp
    5e46:	aa37      	add	r2, sp, #220	; 0xdc
    5e48:	f7ff f8fe 	bl	5048 <__sprint_r>
    5e4c:	2800      	cmp	r0, #0
    5e4e:	f47f aad7 	bne.w	5400 <_svfprintf_r+0x29c>
    5e52:	464c      	mov	r4, r9
    5e54:	f7ff ba79 	b.w	534a <_svfprintf_r+0x1e6>
    5e58:	9809      	ldr	r0, [sp, #36]	; 0x24
    5e5a:	4659      	mov	r1, fp
    5e5c:	aa37      	add	r2, sp, #220	; 0xdc
    5e5e:	f7ff f8f3 	bl	5048 <__sprint_r>
    5e62:	2800      	cmp	r0, #0
    5e64:	f47f aacc 	bne.w	5400 <_svfprintf_r+0x29c>
    5e68:	464c      	mov	r4, r9
    5e6a:	f7ff ba60 	b.w	532e <_svfprintf_r+0x1ca>
    5e6e:	2830      	cmp	r0, #48	; 0x30
    5e70:	f000 8296 	beq.w	63a0 <_svfprintf_r+0x123c>
    5e74:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5e76:	2330      	movs	r3, #48	; 0x30
    5e78:	f802 3d01 	strb.w	r3, [r2, #-1]!
    5e7c:	9b16      	ldr	r3, [sp, #88]	; 0x58
    5e7e:	9211      	str	r2, [sp, #68]	; 0x44
    5e80:	1a9b      	subs	r3, r3, r2
    5e82:	930e      	str	r3, [sp, #56]	; 0x38
    5e84:	f7ff bb1b 	b.w	54be <_svfprintf_r+0x35a>
    5e88:	9809      	ldr	r0, [sp, #36]	; 0x24
    5e8a:	4659      	mov	r1, fp
    5e8c:	aa37      	add	r2, sp, #220	; 0xdc
    5e8e:	f7ff f8db 	bl	5048 <__sprint_r>
    5e92:	2800      	cmp	r0, #0
    5e94:	f47f aab4 	bne.w	5400 <_svfprintf_r+0x29c>
    5e98:	464c      	mov	r4, r9
    5e9a:	f7ff bb87 	b.w	55ac <_svfprintf_r+0x448>
    5e9e:	605e      	str	r6, [r3, #4]
    5ea0:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5ea2:	9939      	ldr	r1, [sp, #228]	; 0xe4
    5ea4:	3201      	adds	r2, #1
    5ea6:	601f      	str	r7, [r3, #0]
    5ea8:	1989      	adds	r1, r1, r6
    5eaa:	2a07      	cmp	r2, #7
    5eac:	9139      	str	r1, [sp, #228]	; 0xe4
    5eae:	9238      	str	r2, [sp, #224]	; 0xe0
    5eb0:	f73f abc1 	bgt.w	5636 <_svfprintf_r+0x4d2>
    5eb4:	3308      	adds	r3, #8
    5eb6:	f7ff ba71 	b.w	539c <_svfprintf_r+0x238>
    5eba:	990a      	ldr	r1, [sp, #40]	; 0x28
    5ebc:	462b      	mov	r3, r5
    5ebe:	782a      	ldrb	r2, [r5, #0]
    5ec0:	910a      	str	r1, [sp, #40]	; 0x28
    5ec2:	f7ff b9b8 	b.w	5236 <_svfprintf_r+0xd2>
    5ec6:	f01a 0f10 	tst.w	sl, #16
    5eca:	f000 81cd 	beq.w	6268 <_svfprintf_r+0x1104>
    5ece:	980a      	ldr	r0, [sp, #40]	; 0x28
    5ed0:	990d      	ldr	r1, [sp, #52]	; 0x34
    5ed2:	f100 0a04 	add.w	sl, r0, #4
    5ed6:	6803      	ldr	r3, [r0, #0]
    5ed8:	6019      	str	r1, [r3, #0]
    5eda:	f7ff b96d 	b.w	51b8 <_svfprintf_r+0x54>
    5ede:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5ee0:	1dd3      	adds	r3, r2, #7
    5ee2:	f023 0307 	bic.w	r3, r3, #7
    5ee6:	f103 0008 	add.w	r0, r3, #8
    5eea:	900a      	str	r0, [sp, #40]	; 0x28
    5eec:	685e      	ldr	r6, [r3, #4]
    5eee:	681f      	ldr	r7, [r3, #0]
    5ef0:	9619      	str	r6, [sp, #100]	; 0x64
    5ef2:	9710      	str	r7, [sp, #64]	; 0x40
    5ef4:	e43f      	b.n	5776 <_svfprintf_r+0x612>
    5ef6:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
    5efa:	f000 81a9 	beq.w	6250 <_svfprintf_r+0x10ec>
    5efe:	990a      	ldr	r1, [sp, #40]	; 0x28
    5f00:	4613      	mov	r3, r2
    5f02:	1d0a      	adds	r2, r1, #4
    5f04:	920a      	str	r2, [sp, #40]	; 0x28
    5f06:	880e      	ldrh	r6, [r1, #0]
    5f08:	1e32      	subs	r2, r6, #0
    5f0a:	bf18      	it	ne
    5f0c:	2201      	movne	r2, #1
    5f0e:	4636      	mov	r6, r6
    5f10:	f04f 0700 	mov.w	r7, #0
    5f14:	f7ff ba9e 	b.w	5454 <_svfprintf_r+0x2f0>
    5f18:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5f1a:	6063      	str	r3, [r4, #4]
    5f1c:	9938      	ldr	r1, [sp, #224]	; 0xe0
    5f1e:	6022      	str	r2, [r4, #0]
    5f20:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5f22:	3101      	adds	r1, #1
    5f24:	9138      	str	r1, [sp, #224]	; 0xe0
    5f26:	18d3      	adds	r3, r2, r3
    5f28:	2907      	cmp	r1, #7
    5f2a:	9339      	str	r3, [sp, #228]	; 0xe4
    5f2c:	f300 8262 	bgt.w	63f4 <_svfprintf_r+0x1290>
    5f30:	3408      	adds	r4, #8
    5f32:	2301      	movs	r3, #1
    5f34:	9e42      	ldr	r6, [sp, #264]	; 0x108
    5f36:	6063      	str	r3, [r4, #4]
    5f38:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5f3a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5f3c:	3301      	adds	r3, #1
    5f3e:	981b      	ldr	r0, [sp, #108]	; 0x6c
    5f40:	3201      	adds	r2, #1
    5f42:	2b07      	cmp	r3, #7
    5f44:	9338      	str	r3, [sp, #224]	; 0xe0
    5f46:	bfd8      	it	le
    5f48:	f104 0308 	addle.w	r3, r4, #8
    5f4c:	6020      	str	r0, [r4, #0]
    5f4e:	9239      	str	r2, [sp, #228]	; 0xe4
    5f50:	f300 8246 	bgt.w	63e0 <_svfprintf_r+0x127c>
    5f54:	9a42      	ldr	r2, [sp, #264]	; 0x108
    5f56:	9911      	ldr	r1, [sp, #68]	; 0x44
    5f58:	9818      	ldr	r0, [sp, #96]	; 0x60
    5f5a:	198e      	adds	r6, r1, r6
    5f5c:	601e      	str	r6, [r3, #0]
    5f5e:	1a81      	subs	r1, r0, r2
    5f60:	6059      	str	r1, [r3, #4]
    5f62:	9939      	ldr	r1, [sp, #228]	; 0xe4
    5f64:	1a8a      	subs	r2, r1, r2
    5f66:	9938      	ldr	r1, [sp, #224]	; 0xe0
    5f68:	1812      	adds	r2, r2, r0
    5f6a:	9239      	str	r2, [sp, #228]	; 0xe4
    5f6c:	3101      	adds	r1, #1
    5f6e:	9138      	str	r1, [sp, #224]	; 0xe0
    5f70:	2907      	cmp	r1, #7
    5f72:	f73f ab60 	bgt.w	5636 <_svfprintf_r+0x4d2>
    5f76:	3308      	adds	r3, #8
    5f78:	f7ff ba10 	b.w	539c <_svfprintf_r+0x238>
    5f7c:	4655      	mov	r5, sl
    5f7e:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
    5f82:	605c      	str	r4, [r3, #4]
    5f84:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5f86:	9939      	ldr	r1, [sp, #228]	; 0xe4
    5f88:	3201      	adds	r2, #1
    5f8a:	601f      	str	r7, [r3, #0]
    5f8c:	1909      	adds	r1, r1, r4
    5f8e:	2a07      	cmp	r2, #7
    5f90:	9139      	str	r1, [sp, #228]	; 0xe4
    5f92:	9238      	str	r2, [sp, #224]	; 0xe0
    5f94:	f300 827f 	bgt.w	6496 <_svfprintf_r+0x1332>
    5f98:	3308      	adds	r3, #8
    5f9a:	f01a 0f01 	tst.w	sl, #1
    5f9e:	f43f a9fd 	beq.w	539c <_svfprintf_r+0x238>
    5fa2:	991b      	ldr	r1, [sp, #108]	; 0x6c
    5fa4:	2201      	movs	r2, #1
    5fa6:	605a      	str	r2, [r3, #4]
    5fa8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5faa:	6019      	str	r1, [r3, #0]
    5fac:	9939      	ldr	r1, [sp, #228]	; 0xe4
    5fae:	3201      	adds	r2, #1
    5fb0:	9238      	str	r2, [sp, #224]	; 0xe0
    5fb2:	3101      	adds	r1, #1
    5fb4:	2a07      	cmp	r2, #7
    5fb6:	9139      	str	r1, [sp, #228]	; 0xe4
    5fb8:	f73f ab3d 	bgt.w	5636 <_svfprintf_r+0x4d2>
    5fbc:	3308      	adds	r3, #8
    5fbe:	f7ff b9ed 	b.w	539c <_svfprintf_r+0x238>
    5fc2:	232d      	movs	r3, #45	; 0x2d
    5fc4:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    5fc8:	f7ff bbe8 	b.w	579c <_svfprintf_r+0x638>
    5fcc:	9809      	ldr	r0, [sp, #36]	; 0x24
    5fce:	4659      	mov	r1, fp
    5fd0:	aa37      	add	r2, sp, #220	; 0xdc
    5fd2:	f7ff f839 	bl	5048 <__sprint_r>
    5fd6:	2800      	cmp	r0, #0
    5fd8:	f47f aa12 	bne.w	5400 <_svfprintf_r+0x29c>
    5fdc:	464b      	mov	r3, r9
    5fde:	e556      	b.n	5a8e <_svfprintf_r+0x92a>
    5fe0:	0000bbf8 	.word	0x0000bbf8
    5fe4:	2301      	movs	r3, #1
    5fe6:	6063      	str	r3, [r4, #4]
    5fe8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5fea:	f64b 4348 	movw	r3, #48200	; 0xbc48
    5fee:	f2c0 0300 	movt	r3, #0
    5ff2:	6023      	str	r3, [r4, #0]
    5ff4:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    5ff6:	3201      	adds	r2, #1
    5ff8:	9238      	str	r2, [sp, #224]	; 0xe0
    5ffa:	3301      	adds	r3, #1
    5ffc:	2a07      	cmp	r2, #7
    5ffe:	9339      	str	r3, [sp, #228]	; 0xe4
    6000:	bfd8      	it	le
    6002:	f104 0308 	addle.w	r3, r4, #8
    6006:	f300 8173 	bgt.w	62f0 <_svfprintf_r+0x118c>
    600a:	9a42      	ldr	r2, [sp, #264]	; 0x108
    600c:	b92a      	cbnz	r2, 601a <_svfprintf_r+0xeb6>
    600e:	9818      	ldr	r0, [sp, #96]	; 0x60
    6010:	b918      	cbnz	r0, 601a <_svfprintf_r+0xeb6>
    6012:	f01a 0f01 	tst.w	sl, #1
    6016:	f43f a9c1 	beq.w	539c <_svfprintf_r+0x238>
    601a:	991b      	ldr	r1, [sp, #108]	; 0x6c
    601c:	2201      	movs	r2, #1
    601e:	605a      	str	r2, [r3, #4]
    6020:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    6022:	6019      	str	r1, [r3, #0]
    6024:	9939      	ldr	r1, [sp, #228]	; 0xe4
    6026:	3201      	adds	r2, #1
    6028:	9238      	str	r2, [sp, #224]	; 0xe0
    602a:	3101      	adds	r1, #1
    602c:	2a07      	cmp	r2, #7
    602e:	9139      	str	r1, [sp, #228]	; 0xe4
    6030:	f300 8168 	bgt.w	6304 <_svfprintf_r+0x11a0>
    6034:	3308      	adds	r3, #8
    6036:	9c42      	ldr	r4, [sp, #264]	; 0x108
    6038:	4264      	negs	r4, r4
    603a:	2c00      	cmp	r4, #0
    603c:	f340 8187 	ble.w	634e <_svfprintf_r+0x11ea>
    6040:	2c10      	cmp	r4, #16
    6042:	4f9e      	ldr	r7, [pc, #632]	; (62bc <_svfprintf_r+0x1158>)
    6044:	f340 81a0 	ble.w	6388 <_svfprintf_r+0x1224>
    6048:	2610      	movs	r6, #16
    604a:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    604e:	e003      	b.n	6058 <_svfprintf_r+0xef4>
    6050:	3c10      	subs	r4, #16
    6052:	2c10      	cmp	r4, #16
    6054:	f340 8198 	ble.w	6388 <_svfprintf_r+0x1224>
    6058:	605e      	str	r6, [r3, #4]
    605a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    605c:	9939      	ldr	r1, [sp, #228]	; 0xe4
    605e:	3201      	adds	r2, #1
    6060:	601f      	str	r7, [r3, #0]
    6062:	3110      	adds	r1, #16
    6064:	2a07      	cmp	r2, #7
    6066:	9139      	str	r1, [sp, #228]	; 0xe4
    6068:	f103 0308 	add.w	r3, r3, #8
    606c:	9238      	str	r2, [sp, #224]	; 0xe0
    606e:	ddef      	ble.n	6050 <_svfprintf_r+0xeec>
    6070:	9809      	ldr	r0, [sp, #36]	; 0x24
    6072:	4659      	mov	r1, fp
    6074:	4642      	mov	r2, r8
    6076:	f7fe ffe7 	bl	5048 <__sprint_r>
    607a:	464b      	mov	r3, r9
    607c:	2800      	cmp	r0, #0
    607e:	d0e7      	beq.n	6050 <_svfprintf_r+0xeec>
    6080:	f7ff b9be 	b.w	5400 <_svfprintf_r+0x29c>
    6084:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    6086:	465e      	mov	r6, fp
    6088:	2b00      	cmp	r3, #0
    608a:	f43f a9ba 	beq.w	5402 <_svfprintf_r+0x29e>
    608e:	9809      	ldr	r0, [sp, #36]	; 0x24
    6090:	4659      	mov	r1, fp
    6092:	aa37      	add	r2, sp, #220	; 0xdc
    6094:	f7fe ffd8 	bl	5048 <__sprint_r>
    6098:	f7ff b9b3 	b.w	5402 <_svfprintf_r+0x29e>
    609c:	990a      	ldr	r1, [sp, #40]	; 0x28
    609e:	f04a 0a20 	orr.w	sl, sl, #32
    60a2:	786a      	ldrb	r2, [r5, #1]
    60a4:	1c6b      	adds	r3, r5, #1
    60a6:	910a      	str	r1, [sp, #40]	; 0x28
    60a8:	f7ff b8c5 	b.w	5236 <_svfprintf_r+0xd2>
    60ac:	4638      	mov	r0, r7
    60ae:	4631      	mov	r1, r6
    60b0:	9308      	str	r3, [sp, #32]
    60b2:	f004 fc31 	bl	a918 <__isnand>
    60b6:	9b08      	ldr	r3, [sp, #32]
    60b8:	2800      	cmp	r0, #0
    60ba:	f040 8101 	bne.w	62c0 <_svfprintf_r+0x115c>
    60be:	f1b8 3fff 	cmp.w	r8, #4294967295
    60c2:	bf08      	it	eq
    60c4:	f108 0807 	addeq.w	r8, r8, #7
    60c8:	d00e      	beq.n	60e8 <_svfprintf_r+0xf84>
    60ca:	9a14      	ldr	r2, [sp, #80]	; 0x50
    60cc:	2a67      	cmp	r2, #103	; 0x67
    60ce:	bf14      	ite	ne
    60d0:	2300      	movne	r3, #0
    60d2:	2301      	moveq	r3, #1
    60d4:	2a47      	cmp	r2, #71	; 0x47
    60d6:	bf08      	it	eq
    60d8:	f043 0301 	orreq.w	r3, r3, #1
    60dc:	b123      	cbz	r3, 60e8 <_svfprintf_r+0xf84>
    60de:	f1b8 0f00 	cmp.w	r8, #0
    60e2:	bf08      	it	eq
    60e4:	f04f 0801 	moveq.w	r8, #1
    60e8:	4633      	mov	r3, r6
    60ea:	463a      	mov	r2, r7
    60ec:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
    60f0:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
    60f4:	9b3b      	ldr	r3, [sp, #236]	; 0xec
    60f6:	2b00      	cmp	r3, #0
    60f8:	f2c0 820a 	blt.w	6510 <_svfprintf_r+0x13ac>
    60fc:	2300      	movs	r3, #0
    60fe:	9315      	str	r3, [sp, #84]	; 0x54
    6100:	9914      	ldr	r1, [sp, #80]	; 0x50
    6102:	2966      	cmp	r1, #102	; 0x66
    6104:	bf14      	ite	ne
    6106:	2300      	movne	r3, #0
    6108:	2301      	moveq	r3, #1
    610a:	2946      	cmp	r1, #70	; 0x46
    610c:	bf08      	it	eq
    610e:	f043 0301 	orreq.w	r3, r3, #1
    6112:	9312      	str	r3, [sp, #72]	; 0x48
    6114:	2b00      	cmp	r3, #0
    6116:	f000 818a 	beq.w	642e <_svfprintf_r+0x12ca>
    611a:	2303      	movs	r3, #3
    611c:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    6120:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6122:	970e      	str	r7, [sp, #56]	; 0x38
    6124:	960f      	str	r6, [sp, #60]	; 0x3c
    6126:	9300      	str	r3, [sp, #0]
    6128:	9809      	ldr	r0, [sp, #36]	; 0x24
    612a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
    612e:	9101      	str	r1, [sp, #4]
    6130:	a942      	add	r1, sp, #264	; 0x108
    6132:	9102      	str	r1, [sp, #8]
    6134:	a941      	add	r1, sp, #260	; 0x104
    6136:	9103      	str	r1, [sp, #12]
    6138:	a940      	add	r1, sp, #256	; 0x100
    613a:	9104      	str	r1, [sp, #16]
    613c:	f002 f80c 	bl	8158 <_dtoa_r>
    6140:	9a14      	ldr	r2, [sp, #80]	; 0x50
    6142:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    6146:	bf18      	it	ne
    6148:	2301      	movne	r3, #1
    614a:	2a47      	cmp	r2, #71	; 0x47
    614c:	bf0c      	ite	eq
    614e:	2300      	moveq	r3, #0
    6150:	f003 0301 	andne.w	r3, r3, #1
    6154:	9011      	str	r0, [sp, #68]	; 0x44
    6156:	b92b      	cbnz	r3, 6164 <_svfprintf_r+0x1000>
    6158:	f01a 0f01 	tst.w	sl, #1
    615c:	bf08      	it	eq
    615e:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
    6162:	d01a      	beq.n	619a <_svfprintf_r+0x1036>
    6164:	9b11      	ldr	r3, [sp, #68]	; 0x44
    6166:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6168:	9912      	ldr	r1, [sp, #72]	; 0x48
    616a:	eb03 0c00 	add.w	ip, r3, r0
    616e:	b129      	cbz	r1, 617c <_svfprintf_r+0x1018>
    6170:	781b      	ldrb	r3, [r3, #0]
    6172:	2b30      	cmp	r3, #48	; 0x30
    6174:	f000 80d0 	beq.w	6318 <_svfprintf_r+0x11b4>
    6178:	9b42      	ldr	r3, [sp, #264]	; 0x108
    617a:	449c      	add	ip, r3
    617c:	4638      	mov	r0, r7
    617e:	2200      	movs	r2, #0
    6180:	2300      	movs	r3, #0
    6182:	4631      	mov	r1, r6
    6184:	f8cd c020 	str.w	ip, [sp, #32]
    6188:	f004 ff9e 	bl	b0c8 <__aeabi_dcmpeq>
    618c:	f8dd c020 	ldr.w	ip, [sp, #32]
    6190:	2800      	cmp	r0, #0
    6192:	f000 8173 	beq.w	647c <_svfprintf_r+0x1318>
    6196:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
    619a:	9814      	ldr	r0, [sp, #80]	; 0x50
    619c:	9911      	ldr	r1, [sp, #68]	; 0x44
    619e:	2867      	cmp	r0, #103	; 0x67
    61a0:	bf14      	ite	ne
    61a2:	2300      	movne	r3, #0
    61a4:	2301      	moveq	r3, #1
    61a6:	2847      	cmp	r0, #71	; 0x47
    61a8:	bf08      	it	eq
    61aa:	f043 0301 	orreq.w	r3, r3, #1
    61ae:	ebc1 010c 	rsb	r1, r1, ip
    61b2:	9118      	str	r1, [sp, #96]	; 0x60
    61b4:	2b00      	cmp	r3, #0
    61b6:	f000 814a 	beq.w	644e <_svfprintf_r+0x12ea>
    61ba:	9a42      	ldr	r2, [sp, #264]	; 0x108
    61bc:	f112 0f03 	cmn.w	r2, #3
    61c0:	920e      	str	r2, [sp, #56]	; 0x38
    61c2:	db02      	blt.n	61ca <_svfprintf_r+0x1066>
    61c4:	4590      	cmp	r8, r2
    61c6:	f280 814b 	bge.w	6460 <_svfprintf_r+0x12fc>
    61ca:	9b14      	ldr	r3, [sp, #80]	; 0x50
    61cc:	3b02      	subs	r3, #2
    61ce:	9314      	str	r3, [sp, #80]	; 0x50
    61d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    61d2:	9814      	ldr	r0, [sp, #80]	; 0x50
    61d4:	1e53      	subs	r3, r2, #1
    61d6:	9342      	str	r3, [sp, #264]	; 0x108
    61d8:	2b00      	cmp	r3, #0
    61da:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
    61de:	f2c0 81d1 	blt.w	6584 <_svfprintf_r+0x1420>
    61e2:	222b      	movs	r2, #43	; 0x2b
    61e4:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    61e8:	2b09      	cmp	r3, #9
    61ea:	f300 8162 	bgt.w	64b2 <_svfprintf_r+0x134e>
    61ee:	a93f      	add	r1, sp, #252	; 0xfc
    61f0:	3330      	adds	r3, #48	; 0x30
    61f2:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
    61f6:	2330      	movs	r3, #48	; 0x30
    61f8:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
    61fc:	ab3e      	add	r3, sp, #248	; 0xf8
    61fe:	9a18      	ldr	r2, [sp, #96]	; 0x60
    6200:	1acb      	subs	r3, r1, r3
    6202:	9918      	ldr	r1, [sp, #96]	; 0x60
    6204:	931a      	str	r3, [sp, #104]	; 0x68
    6206:	1859      	adds	r1, r3, r1
    6208:	2a01      	cmp	r2, #1
    620a:	910e      	str	r1, [sp, #56]	; 0x38
    620c:	f340 81cc 	ble.w	65a8 <_svfprintf_r+0x1444>
    6210:	980e      	ldr	r0, [sp, #56]	; 0x38
    6212:	3001      	adds	r0, #1
    6214:	900e      	str	r0, [sp, #56]	; 0x38
    6216:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    621a:	910b      	str	r1, [sp, #44]	; 0x2c
    621c:	9b15      	ldr	r3, [sp, #84]	; 0x54
    621e:	2b00      	cmp	r3, #0
    6220:	f000 80fd 	beq.w	641e <_svfprintf_r+0x12ba>
    6224:	232d      	movs	r3, #45	; 0x2d
    6226:	2000      	movs	r0, #0
    6228:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    622c:	9015      	str	r0, [sp, #84]	; 0x54
    622e:	f7ff b950 	b.w	54d2 <_svfprintf_r+0x36e>
    6232:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6234:	425b      	negs	r3, r3
    6236:	930c      	str	r3, [sp, #48]	; 0x30
    6238:	f7ff bace 	b.w	57d8 <_svfprintf_r+0x674>
    623c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    623e:	2000      	movs	r0, #0
    6240:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    6244:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    6248:	9015      	str	r0, [sp, #84]	; 0x54
    624a:	920b      	str	r2, [sp, #44]	; 0x2c
    624c:	f7ff b940 	b.w	54d0 <_svfprintf_r+0x36c>
    6250:	980a      	ldr	r0, [sp, #40]	; 0x28
    6252:	1d01      	adds	r1, r0, #4
    6254:	910a      	str	r1, [sp, #40]	; 0x28
    6256:	6806      	ldr	r6, [r0, #0]
    6258:	1e32      	subs	r2, r6, #0
    625a:	bf18      	it	ne
    625c:	2201      	movne	r2, #1
    625e:	4636      	mov	r6, r6
    6260:	f04f 0700 	mov.w	r7, #0
    6264:	f7ff b8f6 	b.w	5454 <_svfprintf_r+0x2f0>
    6268:	f01a 0f40 	tst.w	sl, #64	; 0x40
    626c:	bf17      	itett	ne
    626e:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
    6270:	990a      	ldreq	r1, [sp, #40]	; 0x28
    6272:	980d      	ldrne	r0, [sp, #52]	; 0x34
    6274:	f102 0a04 	addne.w	sl, r2, #4
    6278:	bf11      	iteee	ne
    627a:	6813      	ldrne	r3, [r2, #0]
    627c:	f101 0a04 	addeq.w	sl, r1, #4
    6280:	680b      	ldreq	r3, [r1, #0]
    6282:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
    6284:	bf14      	ite	ne
    6286:	8018      	strhne	r0, [r3, #0]
    6288:	601a      	streq	r2, [r3, #0]
    628a:	f7fe bf95 	b.w	51b8 <_svfprintf_r+0x54>
    628e:	9809      	ldr	r0, [sp, #36]	; 0x24
    6290:	4659      	mov	r1, fp
    6292:	aa37      	add	r2, sp, #220	; 0xdc
    6294:	f7fe fed8 	bl	5048 <__sprint_r>
    6298:	2800      	cmp	r0, #0
    629a:	f47f a8b1 	bne.w	5400 <_svfprintf_r+0x29c>
    629e:	464b      	mov	r3, r9
    62a0:	e40b      	b.n	5aba <_svfprintf_r+0x956>
    62a2:	9809      	ldr	r0, [sp, #36]	; 0x24
    62a4:	2140      	movs	r1, #64	; 0x40
    62a6:	f7fe f9c3 	bl	4630 <_malloc_r>
    62aa:	6030      	str	r0, [r6, #0]
    62ac:	6130      	str	r0, [r6, #16]
    62ae:	2800      	cmp	r0, #0
    62b0:	f000 818d 	beq.w	65ce <_svfprintf_r+0x146a>
    62b4:	2340      	movs	r3, #64	; 0x40
    62b6:	6173      	str	r3, [r6, #20]
    62b8:	f7fe bf67 	b.w	518a <_svfprintf_r+0x26>
    62bc:	0000bbf8 	.word	0x0000bbf8
    62c0:	2003      	movs	r0, #3
    62c2:	f64b 4228 	movw	r2, #48168	; 0xbc28
    62c6:	f64b 4124 	movw	r1, #48164	; 0xbc24
    62ca:	900b      	str	r0, [sp, #44]	; 0x2c
    62cc:	9814      	ldr	r0, [sp, #80]	; 0x50
    62ce:	f2c0 0100 	movt	r1, #0
    62d2:	f2c0 0200 	movt	r2, #0
    62d6:	9315      	str	r3, [sp, #84]	; 0x54
    62d8:	2847      	cmp	r0, #71	; 0x47
    62da:	bfd8      	it	le
    62dc:	460a      	movle	r2, r1
    62de:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    62e2:	2103      	movs	r1, #3
    62e4:	9211      	str	r2, [sp, #68]	; 0x44
    62e6:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    62ea:	910e      	str	r1, [sp, #56]	; 0x38
    62ec:	f7ff b8f0 	b.w	54d0 <_svfprintf_r+0x36c>
    62f0:	9809      	ldr	r0, [sp, #36]	; 0x24
    62f2:	4659      	mov	r1, fp
    62f4:	aa37      	add	r2, sp, #220	; 0xdc
    62f6:	f7fe fea7 	bl	5048 <__sprint_r>
    62fa:	2800      	cmp	r0, #0
    62fc:	f47f a880 	bne.w	5400 <_svfprintf_r+0x29c>
    6300:	464b      	mov	r3, r9
    6302:	e682      	b.n	600a <_svfprintf_r+0xea6>
    6304:	9809      	ldr	r0, [sp, #36]	; 0x24
    6306:	4659      	mov	r1, fp
    6308:	aa37      	add	r2, sp, #220	; 0xdc
    630a:	f7fe fe9d 	bl	5048 <__sprint_r>
    630e:	2800      	cmp	r0, #0
    6310:	f47f a876 	bne.w	5400 <_svfprintf_r+0x29c>
    6314:	464b      	mov	r3, r9
    6316:	e68e      	b.n	6036 <_svfprintf_r+0xed2>
    6318:	4638      	mov	r0, r7
    631a:	2200      	movs	r2, #0
    631c:	2300      	movs	r3, #0
    631e:	4631      	mov	r1, r6
    6320:	f8cd c020 	str.w	ip, [sp, #32]
    6324:	f004 fed0 	bl	b0c8 <__aeabi_dcmpeq>
    6328:	f8dd c020 	ldr.w	ip, [sp, #32]
    632c:	2800      	cmp	r0, #0
    632e:	f47f af23 	bne.w	6178 <_svfprintf_r+0x1014>
    6332:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6334:	f1c2 0301 	rsb	r3, r2, #1
    6338:	9342      	str	r3, [sp, #264]	; 0x108
    633a:	e71e      	b.n	617a <_svfprintf_r+0x1016>
    633c:	9809      	ldr	r0, [sp, #36]	; 0x24
    633e:	4659      	mov	r1, fp
    6340:	aa37      	add	r2, sp, #220	; 0xdc
    6342:	f7fe fe81 	bl	5048 <__sprint_r>
    6346:	2800      	cmp	r0, #0
    6348:	f47f a85a 	bne.w	5400 <_svfprintf_r+0x29c>
    634c:	464b      	mov	r3, r9
    634e:	9a18      	ldr	r2, [sp, #96]	; 0x60
    6350:	9811      	ldr	r0, [sp, #68]	; 0x44
    6352:	605a      	str	r2, [r3, #4]
    6354:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    6356:	9939      	ldr	r1, [sp, #228]	; 0xe4
    6358:	6018      	str	r0, [r3, #0]
    635a:	3201      	adds	r2, #1
    635c:	9818      	ldr	r0, [sp, #96]	; 0x60
    635e:	9238      	str	r2, [sp, #224]	; 0xe0
    6360:	1809      	adds	r1, r1, r0
    6362:	2a07      	cmp	r2, #7
    6364:	9139      	str	r1, [sp, #228]	; 0xe4
    6366:	f73f a966 	bgt.w	5636 <_svfprintf_r+0x4d2>
    636a:	3308      	adds	r3, #8
    636c:	f7ff b816 	b.w	539c <_svfprintf_r+0x238>
    6370:	2100      	movs	r1, #0
    6372:	9115      	str	r1, [sp, #84]	; 0x54
    6374:	f7fe fe38 	bl	4fe8 <strlen>
    6378:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    637c:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    6380:	900e      	str	r0, [sp, #56]	; 0x38
    6382:	920b      	str	r2, [sp, #44]	; 0x2c
    6384:	f7ff b8a4 	b.w	54d0 <_svfprintf_r+0x36c>
    6388:	605c      	str	r4, [r3, #4]
    638a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    638c:	601f      	str	r7, [r3, #0]
    638e:	1c51      	adds	r1, r2, #1
    6390:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    6392:	9138      	str	r1, [sp, #224]	; 0xe0
    6394:	1912      	adds	r2, r2, r4
    6396:	2907      	cmp	r1, #7
    6398:	9239      	str	r2, [sp, #228]	; 0xe4
    639a:	dccf      	bgt.n	633c <_svfprintf_r+0x11d8>
    639c:	3308      	adds	r3, #8
    639e:	e7d6      	b.n	634e <_svfprintf_r+0x11ea>
    63a0:	9916      	ldr	r1, [sp, #88]	; 0x58
    63a2:	9811      	ldr	r0, [sp, #68]	; 0x44
    63a4:	1a08      	subs	r0, r1, r0
    63a6:	900e      	str	r0, [sp, #56]	; 0x38
    63a8:	f7ff b889 	b.w	54be <_svfprintf_r+0x35a>
    63ac:	f1b8 0f06 	cmp.w	r8, #6
    63b0:	bf34      	ite	cc
    63b2:	4641      	movcc	r1, r8
    63b4:	2106      	movcs	r1, #6
    63b6:	f64b 4240 	movw	r2, #48192	; 0xbc40
    63ba:	f2c0 0200 	movt	r2, #0
    63be:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
    63c2:	910e      	str	r1, [sp, #56]	; 0x38
    63c4:	9211      	str	r2, [sp, #68]	; 0x44
    63c6:	930b      	str	r3, [sp, #44]	; 0x2c
    63c8:	f7ff b963 	b.w	5692 <_svfprintf_r+0x52e>
    63cc:	9809      	ldr	r0, [sp, #36]	; 0x24
    63ce:	4659      	mov	r1, fp
    63d0:	aa37      	add	r2, sp, #220	; 0xdc
    63d2:	f7fe fe39 	bl	5048 <__sprint_r>
    63d6:	2800      	cmp	r0, #0
    63d8:	f47f a812 	bne.w	5400 <_svfprintf_r+0x29c>
    63dc:	464b      	mov	r3, r9
    63de:	e43b      	b.n	5c58 <_svfprintf_r+0xaf4>
    63e0:	9809      	ldr	r0, [sp, #36]	; 0x24
    63e2:	4659      	mov	r1, fp
    63e4:	aa37      	add	r2, sp, #220	; 0xdc
    63e6:	f7fe fe2f 	bl	5048 <__sprint_r>
    63ea:	2800      	cmp	r0, #0
    63ec:	f47f a808 	bne.w	5400 <_svfprintf_r+0x29c>
    63f0:	464b      	mov	r3, r9
    63f2:	e5af      	b.n	5f54 <_svfprintf_r+0xdf0>
    63f4:	9809      	ldr	r0, [sp, #36]	; 0x24
    63f6:	4659      	mov	r1, fp
    63f8:	aa37      	add	r2, sp, #220	; 0xdc
    63fa:	f7fe fe25 	bl	5048 <__sprint_r>
    63fe:	2800      	cmp	r0, #0
    6400:	f47e affe 	bne.w	5400 <_svfprintf_r+0x29c>
    6404:	464c      	mov	r4, r9
    6406:	e594      	b.n	5f32 <_svfprintf_r+0xdce>
    6408:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    640c:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    6410:	9015      	str	r0, [sp, #84]	; 0x54
    6412:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    6416:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    641a:	f7ff b859 	b.w	54d0 <_svfprintf_r+0x36c>
    641e:	980e      	ldr	r0, [sp, #56]	; 0x38
    6420:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    6424:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    6428:	900b      	str	r0, [sp, #44]	; 0x2c
    642a:	f7ff b851 	b.w	54d0 <_svfprintf_r+0x36c>
    642e:	9a14      	ldr	r2, [sp, #80]	; 0x50
    6430:	2a65      	cmp	r2, #101	; 0x65
    6432:	bf14      	ite	ne
    6434:	2300      	movne	r3, #0
    6436:	2301      	moveq	r3, #1
    6438:	2a45      	cmp	r2, #69	; 0x45
    643a:	bf08      	it	eq
    643c:	f043 0301 	orreq.w	r3, r3, #1
    6440:	2b00      	cmp	r3, #0
    6442:	d032      	beq.n	64aa <_svfprintf_r+0x1346>
    6444:	f108 0301 	add.w	r3, r8, #1
    6448:	930b      	str	r3, [sp, #44]	; 0x2c
    644a:	2302      	movs	r3, #2
    644c:	e668      	b.n	6120 <_svfprintf_r+0xfbc>
    644e:	9814      	ldr	r0, [sp, #80]	; 0x50
    6450:	2865      	cmp	r0, #101	; 0x65
    6452:	dd62      	ble.n	651a <_svfprintf_r+0x13b6>
    6454:	9a14      	ldr	r2, [sp, #80]	; 0x50
    6456:	2a66      	cmp	r2, #102	; 0x66
    6458:	bf1c      	itt	ne
    645a:	9b42      	ldrne	r3, [sp, #264]	; 0x108
    645c:	930e      	strne	r3, [sp, #56]	; 0x38
    645e:	d06f      	beq.n	6540 <_svfprintf_r+0x13dc>
    6460:	9a18      	ldr	r2, [sp, #96]	; 0x60
    6462:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6464:	429a      	cmp	r2, r3
    6466:	dc5b      	bgt.n	6520 <_svfprintf_r+0x13bc>
    6468:	f01a 0f01 	tst.w	sl, #1
    646c:	f040 8081 	bne.w	6572 <_svfprintf_r+0x140e>
    6470:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
    6474:	2167      	movs	r1, #103	; 0x67
    6476:	900b      	str	r0, [sp, #44]	; 0x2c
    6478:	9114      	str	r1, [sp, #80]	; 0x50
    647a:	e6cf      	b.n	621c <_svfprintf_r+0x10b8>
    647c:	9b40      	ldr	r3, [sp, #256]	; 0x100
    647e:	459c      	cmp	ip, r3
    6480:	bf98      	it	ls
    6482:	469c      	movls	ip, r3
    6484:	f67f ae89 	bls.w	619a <_svfprintf_r+0x1036>
    6488:	2230      	movs	r2, #48	; 0x30
    648a:	f803 2b01 	strb.w	r2, [r3], #1
    648e:	459c      	cmp	ip, r3
    6490:	9340      	str	r3, [sp, #256]	; 0x100
    6492:	d8fa      	bhi.n	648a <_svfprintf_r+0x1326>
    6494:	e681      	b.n	619a <_svfprintf_r+0x1036>
    6496:	9809      	ldr	r0, [sp, #36]	; 0x24
    6498:	4659      	mov	r1, fp
    649a:	aa37      	add	r2, sp, #220	; 0xdc
    649c:	f7fe fdd4 	bl	5048 <__sprint_r>
    64a0:	2800      	cmp	r0, #0
    64a2:	f47e afad 	bne.w	5400 <_svfprintf_r+0x29c>
    64a6:	464b      	mov	r3, r9
    64a8:	e577      	b.n	5f9a <_svfprintf_r+0xe36>
    64aa:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    64ae:	3302      	adds	r3, #2
    64b0:	e636      	b.n	6120 <_svfprintf_r+0xfbc>
    64b2:	f246 6c67 	movw	ip, #26215	; 0x6667
    64b6:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
    64ba:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    64be:	fb8c 2103 	smull	r2, r1, ip, r3
    64c2:	17da      	asrs	r2, r3, #31
    64c4:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
    64c8:	eb02 0182 	add.w	r1, r2, r2, lsl #2
    64cc:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
    64d0:	4613      	mov	r3, r2
    64d2:	3130      	adds	r1, #48	; 0x30
    64d4:	2a09      	cmp	r2, #9
    64d6:	f800 1d01 	strb.w	r1, [r0, #-1]!
    64da:	dcf0      	bgt.n	64be <_svfprintf_r+0x135a>
    64dc:	3330      	adds	r3, #48	; 0x30
    64de:	1e42      	subs	r2, r0, #1
    64e0:	b2d9      	uxtb	r1, r3
    64e2:	f800 1c01 	strb.w	r1, [r0, #-1]
    64e6:	9b07      	ldr	r3, [sp, #28]
    64e8:	4293      	cmp	r3, r2
    64ea:	bf98      	it	ls
    64ec:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
    64f0:	f67f ae84 	bls.w	61fc <_svfprintf_r+0x1098>
    64f4:	4602      	mov	r2, r0
    64f6:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
    64fa:	e001      	b.n	6500 <_svfprintf_r+0x139c>
    64fc:	f812 1b01 	ldrb.w	r1, [r2], #1
    6500:	f803 1c01 	strb.w	r1, [r3, #-1]
    6504:	4619      	mov	r1, r3
    6506:	9807      	ldr	r0, [sp, #28]
    6508:	3301      	adds	r3, #1
    650a:	4290      	cmp	r0, r2
    650c:	d8f6      	bhi.n	64fc <_svfprintf_r+0x1398>
    650e:	e675      	b.n	61fc <_svfprintf_r+0x1098>
    6510:	202d      	movs	r0, #45	; 0x2d
    6512:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
    6516:	9015      	str	r0, [sp, #84]	; 0x54
    6518:	e5f2      	b.n	6100 <_svfprintf_r+0xf9c>
    651a:	9942      	ldr	r1, [sp, #264]	; 0x108
    651c:	910e      	str	r1, [sp, #56]	; 0x38
    651e:	e657      	b.n	61d0 <_svfprintf_r+0x106c>
    6520:	990e      	ldr	r1, [sp, #56]	; 0x38
    6522:	9818      	ldr	r0, [sp, #96]	; 0x60
    6524:	2900      	cmp	r1, #0
    6526:	bfda      	itte	le
    6528:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
    652a:	f1c2 0302 	rsble	r3, r2, #2
    652e:	2301      	movgt	r3, #1
    6530:	181b      	adds	r3, r3, r0
    6532:	2167      	movs	r1, #103	; 0x67
    6534:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    6538:	930e      	str	r3, [sp, #56]	; 0x38
    653a:	9114      	str	r1, [sp, #80]	; 0x50
    653c:	920b      	str	r2, [sp, #44]	; 0x2c
    653e:	e66d      	b.n	621c <_svfprintf_r+0x10b8>
    6540:	9842      	ldr	r0, [sp, #264]	; 0x108
    6542:	2800      	cmp	r0, #0
    6544:	900e      	str	r0, [sp, #56]	; 0x38
    6546:	dd38      	ble.n	65ba <_svfprintf_r+0x1456>
    6548:	f1b8 0f00 	cmp.w	r8, #0
    654c:	d107      	bne.n	655e <_svfprintf_r+0x13fa>
    654e:	f01a 0f01 	tst.w	sl, #1
    6552:	bf04      	itt	eq
    6554:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
    6558:	910b      	streq	r1, [sp, #44]	; 0x2c
    655a:	f43f ae5f 	beq.w	621c <_svfprintf_r+0x10b8>
    655e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6560:	2066      	movs	r0, #102	; 0x66
    6562:	9014      	str	r0, [sp, #80]	; 0x50
    6564:	1c53      	adds	r3, r2, #1
    6566:	4443      	add	r3, r8
    6568:	930e      	str	r3, [sp, #56]	; 0x38
    656a:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    656e:	910b      	str	r1, [sp, #44]	; 0x2c
    6570:	e654      	b.n	621c <_svfprintf_r+0x10b8>
    6572:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6574:	2367      	movs	r3, #103	; 0x67
    6576:	9314      	str	r3, [sp, #80]	; 0x50
    6578:	3201      	adds	r2, #1
    657a:	920e      	str	r2, [sp, #56]	; 0x38
    657c:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
    6580:	900b      	str	r0, [sp, #44]	; 0x2c
    6582:	e64b      	b.n	621c <_svfprintf_r+0x10b8>
    6584:	222d      	movs	r2, #45	; 0x2d
    6586:	425b      	negs	r3, r3
    6588:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    658c:	e62c      	b.n	61e8 <_svfprintf_r+0x1084>
    658e:	990a      	ldr	r1, [sp, #40]	; 0x28
    6590:	781a      	ldrb	r2, [r3, #0]
    6592:	f8d1 8000 	ldr.w	r8, [r1]
    6596:	3104      	adds	r1, #4
    6598:	910a      	str	r1, [sp, #40]	; 0x28
    659a:	f1b8 0f00 	cmp.w	r8, #0
    659e:	bfb8      	it	lt
    65a0:	f04f 38ff 	movlt.w	r8, #4294967295
    65a4:	f7fe be47 	b.w	5236 <_svfprintf_r+0xd2>
    65a8:	f01a 0f01 	tst.w	sl, #1
    65ac:	bf04      	itt	eq
    65ae:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
    65b2:	930b      	streq	r3, [sp, #44]	; 0x2c
    65b4:	f43f ae32 	beq.w	621c <_svfprintf_r+0x10b8>
    65b8:	e62a      	b.n	6210 <_svfprintf_r+0x10ac>
    65ba:	f1b8 0f00 	cmp.w	r8, #0
    65be:	d10e      	bne.n	65de <_svfprintf_r+0x147a>
    65c0:	f01a 0f01 	tst.w	sl, #1
    65c4:	d10b      	bne.n	65de <_svfprintf_r+0x147a>
    65c6:	2201      	movs	r2, #1
    65c8:	920b      	str	r2, [sp, #44]	; 0x2c
    65ca:	920e      	str	r2, [sp, #56]	; 0x38
    65cc:	e626      	b.n	621c <_svfprintf_r+0x10b8>
    65ce:	9809      	ldr	r0, [sp, #36]	; 0x24
    65d0:	230c      	movs	r3, #12
    65d2:	f04f 31ff 	mov.w	r1, #4294967295
    65d6:	910d      	str	r1, [sp, #52]	; 0x34
    65d8:	6003      	str	r3, [r0, #0]
    65da:	f7fe bf1a 	b.w	5412 <_svfprintf_r+0x2ae>
    65de:	f108 0302 	add.w	r3, r8, #2
    65e2:	2066      	movs	r0, #102	; 0x66
    65e4:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    65e8:	930e      	str	r3, [sp, #56]	; 0x38
    65ea:	9014      	str	r0, [sp, #80]	; 0x50
    65ec:	910b      	str	r1, [sp, #44]	; 0x2c
    65ee:	e615      	b.n	621c <_svfprintf_r+0x10b8>

000065f0 <__sprint_r>:
    65f0:	6893      	ldr	r3, [r2, #8]
    65f2:	b510      	push	{r4, lr}
    65f4:	4614      	mov	r4, r2
    65f6:	b913      	cbnz	r3, 65fe <__sprint_r+0xe>
    65f8:	6053      	str	r3, [r2, #4]
    65fa:	4618      	mov	r0, r3
    65fc:	bd10      	pop	{r4, pc}
    65fe:	f002 ffcb 	bl	9598 <__sfvwrite_r>
    6602:	2300      	movs	r3, #0
    6604:	6063      	str	r3, [r4, #4]
    6606:	60a3      	str	r3, [r4, #8]
    6608:	bd10      	pop	{r4, pc}
    660a:	bf00      	nop

0000660c <_vfprintf_r>:
    660c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6610:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
    6614:	b083      	sub	sp, #12
    6616:	460e      	mov	r6, r1
    6618:	4615      	mov	r5, r2
    661a:	469a      	mov	sl, r3
    661c:	4681      	mov	r9, r0
    661e:	f003 f9ab 	bl	9978 <_localeconv_r>
    6622:	6800      	ldr	r0, [r0, #0]
    6624:	901d      	str	r0, [sp, #116]	; 0x74
    6626:	f1b9 0f00 	cmp.w	r9, #0
    662a:	d004      	beq.n	6636 <_vfprintf_r+0x2a>
    662c:	f8d9 3018 	ldr.w	r3, [r9, #24]
    6630:	2b00      	cmp	r3, #0
    6632:	f000 815a 	beq.w	68ea <_vfprintf_r+0x2de>
    6636:	f64b 437c 	movw	r3, #48252	; 0xbc7c
    663a:	f2c0 0300 	movt	r3, #0
    663e:	429e      	cmp	r6, r3
    6640:	bf08      	it	eq
    6642:	f8d9 6004 	ldreq.w	r6, [r9, #4]
    6646:	d010      	beq.n	666a <_vfprintf_r+0x5e>
    6648:	f64b 439c 	movw	r3, #48284	; 0xbc9c
    664c:	f2c0 0300 	movt	r3, #0
    6650:	429e      	cmp	r6, r3
    6652:	bf08      	it	eq
    6654:	f8d9 6008 	ldreq.w	r6, [r9, #8]
    6658:	d007      	beq.n	666a <_vfprintf_r+0x5e>
    665a:	f64b 43bc 	movw	r3, #48316	; 0xbcbc
    665e:	f2c0 0300 	movt	r3, #0
    6662:	429e      	cmp	r6, r3
    6664:	bf08      	it	eq
    6666:	f8d9 600c 	ldreq.w	r6, [r9, #12]
    666a:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    666e:	fa1f f38c 	uxth.w	r3, ip
    6672:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    6676:	d109      	bne.n	668c <_vfprintf_r+0x80>
    6678:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
    667c:	6e72      	ldr	r2, [r6, #100]	; 0x64
    667e:	f8a6 c00c 	strh.w	ip, [r6, #12]
    6682:	fa1f f38c 	uxth.w	r3, ip
    6686:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    668a:	6672      	str	r2, [r6, #100]	; 0x64
    668c:	f013 0f08 	tst.w	r3, #8
    6690:	f001 8301 	beq.w	7c96 <_vfprintf_r+0x168a>
    6694:	6932      	ldr	r2, [r6, #16]
    6696:	2a00      	cmp	r2, #0
    6698:	f001 82fd 	beq.w	7c96 <_vfprintf_r+0x168a>
    669c:	f003 031a 	and.w	r3, r3, #26
    66a0:	2b0a      	cmp	r3, #10
    66a2:	f000 80e0 	beq.w	6866 <_vfprintf_r+0x25a>
    66a6:	2200      	movs	r2, #0
    66a8:	9212      	str	r2, [sp, #72]	; 0x48
    66aa:	921a      	str	r2, [sp, #104]	; 0x68
    66ac:	2300      	movs	r3, #0
    66ae:	921c      	str	r2, [sp, #112]	; 0x70
    66b0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    66b4:	9211      	str	r2, [sp, #68]	; 0x44
    66b6:	3404      	adds	r4, #4
    66b8:	9219      	str	r2, [sp, #100]	; 0x64
    66ba:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    66be:	931b      	str	r3, [sp, #108]	; 0x6c
    66c0:	3204      	adds	r2, #4
    66c2:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
    66c6:	3228      	adds	r2, #40	; 0x28
    66c8:	3303      	adds	r3, #3
    66ca:	9218      	str	r2, [sp, #96]	; 0x60
    66cc:	9307      	str	r3, [sp, #28]
    66ce:	2300      	movs	r3, #0
    66d0:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
    66d4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    66d8:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    66dc:	782b      	ldrb	r3, [r5, #0]
    66de:	1e1a      	subs	r2, r3, #0
    66e0:	bf18      	it	ne
    66e2:	2201      	movne	r2, #1
    66e4:	2b25      	cmp	r3, #37	; 0x25
    66e6:	bf0c      	ite	eq
    66e8:	2200      	moveq	r2, #0
    66ea:	f002 0201 	andne.w	r2, r2, #1
    66ee:	b332      	cbz	r2, 673e <_vfprintf_r+0x132>
    66f0:	462f      	mov	r7, r5
    66f2:	f817 3f01 	ldrb.w	r3, [r7, #1]!
    66f6:	1e1a      	subs	r2, r3, #0
    66f8:	bf18      	it	ne
    66fa:	2201      	movne	r2, #1
    66fc:	2b25      	cmp	r3, #37	; 0x25
    66fe:	bf0c      	ite	eq
    6700:	2200      	moveq	r2, #0
    6702:	f002 0201 	andne.w	r2, r2, #1
    6706:	2a00      	cmp	r2, #0
    6708:	d1f3      	bne.n	66f2 <_vfprintf_r+0xe6>
    670a:	ebb7 0805 	subs.w	r8, r7, r5
    670e:	bf08      	it	eq
    6710:	463d      	moveq	r5, r7
    6712:	d014      	beq.n	673e <_vfprintf_r+0x132>
    6714:	f8c4 8004 	str.w	r8, [r4, #4]
    6718:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    671c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6720:	3301      	adds	r3, #1
    6722:	6025      	str	r5, [r4, #0]
    6724:	2b07      	cmp	r3, #7
    6726:	4442      	add	r2, r8
    6728:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    672c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6730:	dc78      	bgt.n	6824 <_vfprintf_r+0x218>
    6732:	3408      	adds	r4, #8
    6734:	9811      	ldr	r0, [sp, #68]	; 0x44
    6736:	463d      	mov	r5, r7
    6738:	4440      	add	r0, r8
    673a:	9011      	str	r0, [sp, #68]	; 0x44
    673c:	783b      	ldrb	r3, [r7, #0]
    673e:	2b00      	cmp	r3, #0
    6740:	d07c      	beq.n	683c <_vfprintf_r+0x230>
    6742:	1c6b      	adds	r3, r5, #1
    6744:	f04f 37ff 	mov.w	r7, #4294967295
    6748:	202b      	movs	r0, #43	; 0x2b
    674a:	f04f 0c20 	mov.w	ip, #32
    674e:	2100      	movs	r1, #0
    6750:	f04f 0200 	mov.w	r2, #0
    6754:	910f      	str	r1, [sp, #60]	; 0x3c
    6756:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    675a:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
    675e:	786a      	ldrb	r2, [r5, #1]
    6760:	910a      	str	r1, [sp, #40]	; 0x28
    6762:	1c5d      	adds	r5, r3, #1
    6764:	f1a2 0320 	sub.w	r3, r2, #32
    6768:	2b58      	cmp	r3, #88	; 0x58
    676a:	f200 8286 	bhi.w	6c7a <_vfprintf_r+0x66e>
    676e:	e8df f013 	tbh	[pc, r3, lsl #1]
    6772:	0298      	.short	0x0298
    6774:	02840284 	.word	0x02840284
    6778:	028402a4 	.word	0x028402a4
    677c:	02840284 	.word	0x02840284
    6780:	02840284 	.word	0x02840284
    6784:	02ad0284 	.word	0x02ad0284
    6788:	028402ba 	.word	0x028402ba
    678c:	02ca02c1 	.word	0x02ca02c1
    6790:	02e70284 	.word	0x02e70284
    6794:	02f002f0 	.word	0x02f002f0
    6798:	02f002f0 	.word	0x02f002f0
    679c:	02f002f0 	.word	0x02f002f0
    67a0:	02f002f0 	.word	0x02f002f0
    67a4:	028402f0 	.word	0x028402f0
    67a8:	02840284 	.word	0x02840284
    67ac:	02840284 	.word	0x02840284
    67b0:	02840284 	.word	0x02840284
    67b4:	02840284 	.word	0x02840284
    67b8:	03040284 	.word	0x03040284
    67bc:	02840326 	.word	0x02840326
    67c0:	02840326 	.word	0x02840326
    67c4:	02840284 	.word	0x02840284
    67c8:	036a0284 	.word	0x036a0284
    67cc:	02840284 	.word	0x02840284
    67d0:	02840481 	.word	0x02840481
    67d4:	02840284 	.word	0x02840284
    67d8:	02840284 	.word	0x02840284
    67dc:	02840414 	.word	0x02840414
    67e0:	042f0284 	.word	0x042f0284
    67e4:	02840284 	.word	0x02840284
    67e8:	02840284 	.word	0x02840284
    67ec:	02840284 	.word	0x02840284
    67f0:	02840284 	.word	0x02840284
    67f4:	02840284 	.word	0x02840284
    67f8:	0465044f 	.word	0x0465044f
    67fc:	03260326 	.word	0x03260326
    6800:	03730326 	.word	0x03730326
    6804:	02840465 	.word	0x02840465
    6808:	03790284 	.word	0x03790284
    680c:	03850284 	.word	0x03850284
    6810:	03ad0396 	.word	0x03ad0396
    6814:	0284040a 	.word	0x0284040a
    6818:	028403cc 	.word	0x028403cc
    681c:	028403f4 	.word	0x028403f4
    6820:	00c00284 	.word	0x00c00284
    6824:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6828:	4648      	mov	r0, r9
    682a:	4631      	mov	r1, r6
    682c:	320c      	adds	r2, #12
    682e:	f7ff fedf 	bl	65f0 <__sprint_r>
    6832:	b958      	cbnz	r0, 684c <_vfprintf_r+0x240>
    6834:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6838:	3404      	adds	r4, #4
    683a:	e77b      	b.n	6734 <_vfprintf_r+0x128>
    683c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    6840:	2b00      	cmp	r3, #0
    6842:	f041 8192 	bne.w	7b6a <_vfprintf_r+0x155e>
    6846:	2300      	movs	r3, #0
    6848:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    684c:	89b3      	ldrh	r3, [r6, #12]
    684e:	f013 0f40 	tst.w	r3, #64	; 0x40
    6852:	d002      	beq.n	685a <_vfprintf_r+0x24e>
    6854:	f04f 30ff 	mov.w	r0, #4294967295
    6858:	9011      	str	r0, [sp, #68]	; 0x44
    685a:	9811      	ldr	r0, [sp, #68]	; 0x44
    685c:	b05f      	add	sp, #380	; 0x17c
    685e:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
    6862:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6866:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
    686a:	2b00      	cmp	r3, #0
    686c:	f6ff af1b 	blt.w	66a6 <_vfprintf_r+0x9a>
    6870:	6a37      	ldr	r7, [r6, #32]
    6872:	f02c 0c02 	bic.w	ip, ip, #2
    6876:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
    687a:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
    687e:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
    6882:	340c      	adds	r4, #12
    6884:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
    6888:	462a      	mov	r2, r5
    688a:	4653      	mov	r3, sl
    688c:	4648      	mov	r0, r9
    688e:	4621      	mov	r1, r4
    6890:	ad1f      	add	r5, sp, #124	; 0x7c
    6892:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
    6896:	2700      	movs	r7, #0
    6898:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
    689c:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
    68a0:	f44f 6580 	mov.w	r5, #1024	; 0x400
    68a4:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
    68a8:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
    68ac:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
    68b0:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
    68b4:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
    68b8:	f7ff fea8 	bl	660c <_vfprintf_r>
    68bc:	2800      	cmp	r0, #0
    68be:	9011      	str	r0, [sp, #68]	; 0x44
    68c0:	db09      	blt.n	68d6 <_vfprintf_r+0x2ca>
    68c2:	4621      	mov	r1, r4
    68c4:	4648      	mov	r0, r9
    68c6:	f002 fb93 	bl	8ff0 <_fflush_r>
    68ca:	9911      	ldr	r1, [sp, #68]	; 0x44
    68cc:	42b8      	cmp	r0, r7
    68ce:	bf18      	it	ne
    68d0:	f04f 31ff 	movne.w	r1, #4294967295
    68d4:	9111      	str	r1, [sp, #68]	; 0x44
    68d6:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
    68da:	f013 0f40 	tst.w	r3, #64	; 0x40
    68de:	d0bc      	beq.n	685a <_vfprintf_r+0x24e>
    68e0:	89b3      	ldrh	r3, [r6, #12]
    68e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    68e6:	81b3      	strh	r3, [r6, #12]
    68e8:	e7b7      	b.n	685a <_vfprintf_r+0x24e>
    68ea:	4648      	mov	r0, r9
    68ec:	f002 fcf0 	bl	92d0 <__sinit>
    68f0:	e6a1      	b.n	6636 <_vfprintf_r+0x2a>
    68f2:	980a      	ldr	r0, [sp, #40]	; 0x28
    68f4:	f64b 4c2c 	movw	ip, #48172	; 0xbc2c
    68f8:	f2c0 0c00 	movt	ip, #0
    68fc:	9216      	str	r2, [sp, #88]	; 0x58
    68fe:	f010 0f20 	tst.w	r0, #32
    6902:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
    6906:	f000 836e 	beq.w	6fe6 <_vfprintf_r+0x9da>
    690a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    690c:	1dcb      	adds	r3, r1, #7
    690e:	f023 0307 	bic.w	r3, r3, #7
    6912:	f103 0208 	add.w	r2, r3, #8
    6916:	920b      	str	r2, [sp, #44]	; 0x2c
    6918:	e9d3 ab00 	ldrd	sl, fp, [r3]
    691c:	ea5a 020b 	orrs.w	r2, sl, fp
    6920:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6922:	bf0c      	ite	eq
    6924:	2200      	moveq	r2, #0
    6926:	2201      	movne	r2, #1
    6928:	4213      	tst	r3, r2
    692a:	f040 866b 	bne.w	7604 <_vfprintf_r+0xff8>
    692e:	2302      	movs	r3, #2
    6930:	f04f 0100 	mov.w	r1, #0
    6934:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
    6938:	2f00      	cmp	r7, #0
    693a:	bfa2      	ittt	ge
    693c:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
    6940:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
    6944:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
    6948:	2f00      	cmp	r7, #0
    694a:	bf18      	it	ne
    694c:	f042 0201 	orrne.w	r2, r2, #1
    6950:	2a00      	cmp	r2, #0
    6952:	f000 841e 	beq.w	7192 <_vfprintf_r+0xb86>
    6956:	2b01      	cmp	r3, #1
    6958:	f000 85de 	beq.w	7518 <_vfprintf_r+0xf0c>
    695c:	2b02      	cmp	r3, #2
    695e:	f000 85c1 	beq.w	74e4 <_vfprintf_r+0xed8>
    6962:	9918      	ldr	r1, [sp, #96]	; 0x60
    6964:	9113      	str	r1, [sp, #76]	; 0x4c
    6966:	ea4f 08da 	mov.w	r8, sl, lsr #3
    696a:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
    696e:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
    6972:	f00a 0007 	and.w	r0, sl, #7
    6976:	46e3      	mov	fp, ip
    6978:	46c2      	mov	sl, r8
    697a:	3030      	adds	r0, #48	; 0x30
    697c:	ea5a 020b 	orrs.w	r2, sl, fp
    6980:	f801 0d01 	strb.w	r0, [r1, #-1]!
    6984:	d1ef      	bne.n	6966 <_vfprintf_r+0x35a>
    6986:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    698a:	9113      	str	r1, [sp, #76]	; 0x4c
    698c:	f01c 0f01 	tst.w	ip, #1
    6990:	f040 868c 	bne.w	76ac <_vfprintf_r+0x10a0>
    6994:	9818      	ldr	r0, [sp, #96]	; 0x60
    6996:	1a40      	subs	r0, r0, r1
    6998:	9010      	str	r0, [sp, #64]	; 0x40
    699a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    699e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    69a0:	9717      	str	r7, [sp, #92]	; 0x5c
    69a2:	42ba      	cmp	r2, r7
    69a4:	bfb8      	it	lt
    69a6:	463a      	movlt	r2, r7
    69a8:	920c      	str	r2, [sp, #48]	; 0x30
    69aa:	b113      	cbz	r3, 69b2 <_vfprintf_r+0x3a6>
    69ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    69ae:	3201      	adds	r2, #1
    69b0:	920c      	str	r2, [sp, #48]	; 0x30
    69b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    69b4:	980a      	ldr	r0, [sp, #40]	; 0x28
    69b6:	f013 0302 	ands.w	r3, r3, #2
    69ba:	9315      	str	r3, [sp, #84]	; 0x54
    69bc:	bf1e      	ittt	ne
    69be:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
    69c2:	f10c 0c02 	addne.w	ip, ip, #2
    69c6:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
    69ca:	f010 0084 	ands.w	r0, r0, #132	; 0x84
    69ce:	9014      	str	r0, [sp, #80]	; 0x50
    69d0:	d14d      	bne.n	6a6e <_vfprintf_r+0x462>
    69d2:	990f      	ldr	r1, [sp, #60]	; 0x3c
    69d4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    69d6:	1a8f      	subs	r7, r1, r2
    69d8:	2f00      	cmp	r7, #0
    69da:	dd48      	ble.n	6a6e <_vfprintf_r+0x462>
    69dc:	2f10      	cmp	r7, #16
    69de:	f64b 484c 	movw	r8, #48204	; 0xbc4c
    69e2:	bfd8      	it	le
    69e4:	f2c0 0800 	movtle	r8, #0
    69e8:	dd30      	ble.n	6a4c <_vfprintf_r+0x440>
    69ea:	f2c0 0800 	movt	r8, #0
    69ee:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    69f2:	4643      	mov	r3, r8
    69f4:	f04f 0a10 	mov.w	sl, #16
    69f8:	46a8      	mov	r8, r5
    69fa:	f10b 0b0c 	add.w	fp, fp, #12
    69fe:	461d      	mov	r5, r3
    6a00:	e002      	b.n	6a08 <_vfprintf_r+0x3fc>
    6a02:	3f10      	subs	r7, #16
    6a04:	2f10      	cmp	r7, #16
    6a06:	dd1e      	ble.n	6a46 <_vfprintf_r+0x43a>
    6a08:	f8c4 a004 	str.w	sl, [r4, #4]
    6a0c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6a10:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6a14:	3301      	adds	r3, #1
    6a16:	6025      	str	r5, [r4, #0]
    6a18:	3210      	adds	r2, #16
    6a1a:	2b07      	cmp	r3, #7
    6a1c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6a20:	f104 0408 	add.w	r4, r4, #8
    6a24:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6a28:	ddeb      	ble.n	6a02 <_vfprintf_r+0x3f6>
    6a2a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6a2e:	4648      	mov	r0, r9
    6a30:	4631      	mov	r1, r6
    6a32:	465a      	mov	r2, fp
    6a34:	3404      	adds	r4, #4
    6a36:	f7ff fddb 	bl	65f0 <__sprint_r>
    6a3a:	2800      	cmp	r0, #0
    6a3c:	f47f af06 	bne.w	684c <_vfprintf_r+0x240>
    6a40:	3f10      	subs	r7, #16
    6a42:	2f10      	cmp	r7, #16
    6a44:	dce0      	bgt.n	6a08 <_vfprintf_r+0x3fc>
    6a46:	462b      	mov	r3, r5
    6a48:	4645      	mov	r5, r8
    6a4a:	4698      	mov	r8, r3
    6a4c:	6067      	str	r7, [r4, #4]
    6a4e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6a52:	f8c4 8000 	str.w	r8, [r4]
    6a56:	1c5a      	adds	r2, r3, #1
    6a58:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    6a5c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6a60:	19db      	adds	r3, r3, r7
    6a62:	2a07      	cmp	r2, #7
    6a64:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    6a68:	f300 858a 	bgt.w	7580 <_vfprintf_r+0xf74>
    6a6c:	3408      	adds	r4, #8
    6a6e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    6a72:	b19b      	cbz	r3, 6a9c <_vfprintf_r+0x490>
    6a74:	2301      	movs	r3, #1
    6a76:	6063      	str	r3, [r4, #4]
    6a78:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6a7c:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    6a80:	3207      	adds	r2, #7
    6a82:	6022      	str	r2, [r4, #0]
    6a84:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6a88:	3301      	adds	r3, #1
    6a8a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6a8e:	3201      	adds	r2, #1
    6a90:	2b07      	cmp	r3, #7
    6a92:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6a96:	f300 84b6 	bgt.w	7406 <_vfprintf_r+0xdfa>
    6a9a:	3408      	adds	r4, #8
    6a9c:	9b15      	ldr	r3, [sp, #84]	; 0x54
    6a9e:	b19b      	cbz	r3, 6ac8 <_vfprintf_r+0x4bc>
    6aa0:	2302      	movs	r3, #2
    6aa2:	6063      	str	r3, [r4, #4]
    6aa4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6aa8:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    6aac:	3204      	adds	r2, #4
    6aae:	6022      	str	r2, [r4, #0]
    6ab0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6ab4:	3301      	adds	r3, #1
    6ab6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6aba:	3202      	adds	r2, #2
    6abc:	2b07      	cmp	r3, #7
    6abe:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6ac2:	f300 84af 	bgt.w	7424 <_vfprintf_r+0xe18>
    6ac6:	3408      	adds	r4, #8
    6ac8:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
    6acc:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
    6ad0:	f000 8376 	beq.w	71c0 <_vfprintf_r+0xbb4>
    6ad4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    6ad6:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6ad8:	1a9f      	subs	r7, r3, r2
    6ada:	2f00      	cmp	r7, #0
    6adc:	dd43      	ble.n	6b66 <_vfprintf_r+0x55a>
    6ade:	2f10      	cmp	r7, #16
    6ae0:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 7670 <_vfprintf_r+0x1064>
    6ae4:	dd2e      	ble.n	6b44 <_vfprintf_r+0x538>
    6ae6:	4643      	mov	r3, r8
    6ae8:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    6aec:	46a8      	mov	r8, r5
    6aee:	f04f 0a10 	mov.w	sl, #16
    6af2:	f10b 0b0c 	add.w	fp, fp, #12
    6af6:	461d      	mov	r5, r3
    6af8:	e002      	b.n	6b00 <_vfprintf_r+0x4f4>
    6afa:	3f10      	subs	r7, #16
    6afc:	2f10      	cmp	r7, #16
    6afe:	dd1e      	ble.n	6b3e <_vfprintf_r+0x532>
    6b00:	f8c4 a004 	str.w	sl, [r4, #4]
    6b04:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6b08:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6b0c:	3301      	adds	r3, #1
    6b0e:	6025      	str	r5, [r4, #0]
    6b10:	3210      	adds	r2, #16
    6b12:	2b07      	cmp	r3, #7
    6b14:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6b18:	f104 0408 	add.w	r4, r4, #8
    6b1c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6b20:	ddeb      	ble.n	6afa <_vfprintf_r+0x4ee>
    6b22:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6b26:	4648      	mov	r0, r9
    6b28:	4631      	mov	r1, r6
    6b2a:	465a      	mov	r2, fp
    6b2c:	3404      	adds	r4, #4
    6b2e:	f7ff fd5f 	bl	65f0 <__sprint_r>
    6b32:	2800      	cmp	r0, #0
    6b34:	f47f ae8a 	bne.w	684c <_vfprintf_r+0x240>
    6b38:	3f10      	subs	r7, #16
    6b3a:	2f10      	cmp	r7, #16
    6b3c:	dce0      	bgt.n	6b00 <_vfprintf_r+0x4f4>
    6b3e:	462b      	mov	r3, r5
    6b40:	4645      	mov	r5, r8
    6b42:	4698      	mov	r8, r3
    6b44:	6067      	str	r7, [r4, #4]
    6b46:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6b4a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6b4e:	3301      	adds	r3, #1
    6b50:	f8c4 8000 	str.w	r8, [r4]
    6b54:	19d2      	adds	r2, r2, r7
    6b56:	2b07      	cmp	r3, #7
    6b58:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6b5c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6b60:	f300 8442 	bgt.w	73e8 <_vfprintf_r+0xddc>
    6b64:	3408      	adds	r4, #8
    6b66:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    6b6a:	f41c 7f80 	tst.w	ip, #256	; 0x100
    6b6e:	f040 829d 	bne.w	70ac <_vfprintf_r+0xaa0>
    6b72:	9810      	ldr	r0, [sp, #64]	; 0x40
    6b74:	9913      	ldr	r1, [sp, #76]	; 0x4c
    6b76:	6060      	str	r0, [r4, #4]
    6b78:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6b7c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6b80:	3301      	adds	r3, #1
    6b82:	6021      	str	r1, [r4, #0]
    6b84:	1812      	adds	r2, r2, r0
    6b86:	2b07      	cmp	r3, #7
    6b88:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6b8c:	bfd8      	it	le
    6b8e:	f104 0308 	addle.w	r3, r4, #8
    6b92:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6b96:	f300 839b 	bgt.w	72d0 <_vfprintf_r+0xcc4>
    6b9a:	990a      	ldr	r1, [sp, #40]	; 0x28
    6b9c:	f011 0f04 	tst.w	r1, #4
    6ba0:	d055      	beq.n	6c4e <_vfprintf_r+0x642>
    6ba2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6ba4:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    6ba8:	ebcc 0702 	rsb	r7, ip, r2
    6bac:	2f00      	cmp	r7, #0
    6bae:	dd4e      	ble.n	6c4e <_vfprintf_r+0x642>
    6bb0:	2f10      	cmp	r7, #16
    6bb2:	f64b 484c 	movw	r8, #48204	; 0xbc4c
    6bb6:	bfd8      	it	le
    6bb8:	f2c0 0800 	movtle	r8, #0
    6bbc:	dd2e      	ble.n	6c1c <_vfprintf_r+0x610>
    6bbe:	f2c0 0800 	movt	r8, #0
    6bc2:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    6bc6:	4642      	mov	r2, r8
    6bc8:	2410      	movs	r4, #16
    6bca:	46a8      	mov	r8, r5
    6bcc:	f10a 0a0c 	add.w	sl, sl, #12
    6bd0:	4615      	mov	r5, r2
    6bd2:	e002      	b.n	6bda <_vfprintf_r+0x5ce>
    6bd4:	3f10      	subs	r7, #16
    6bd6:	2f10      	cmp	r7, #16
    6bd8:	dd1d      	ble.n	6c16 <_vfprintf_r+0x60a>
    6bda:	605c      	str	r4, [r3, #4]
    6bdc:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6be0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6be4:	3201      	adds	r2, #1
    6be6:	601d      	str	r5, [r3, #0]
    6be8:	3110      	adds	r1, #16
    6bea:	2a07      	cmp	r2, #7
    6bec:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    6bf0:	f103 0308 	add.w	r3, r3, #8
    6bf4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6bf8:	ddec      	ble.n	6bd4 <_vfprintf_r+0x5c8>
    6bfa:	4648      	mov	r0, r9
    6bfc:	4631      	mov	r1, r6
    6bfe:	4652      	mov	r2, sl
    6c00:	f7ff fcf6 	bl	65f0 <__sprint_r>
    6c04:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6c08:	3304      	adds	r3, #4
    6c0a:	2800      	cmp	r0, #0
    6c0c:	f47f ae1e 	bne.w	684c <_vfprintf_r+0x240>
    6c10:	3f10      	subs	r7, #16
    6c12:	2f10      	cmp	r7, #16
    6c14:	dce1      	bgt.n	6bda <_vfprintf_r+0x5ce>
    6c16:	462a      	mov	r2, r5
    6c18:	4645      	mov	r5, r8
    6c1a:	4690      	mov	r8, r2
    6c1c:	605f      	str	r7, [r3, #4]
    6c1e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6c22:	f8c3 8000 	str.w	r8, [r3]
    6c26:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    6c2a:	3201      	adds	r2, #1
    6c2c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6c30:	18fb      	adds	r3, r7, r3
    6c32:	2a07      	cmp	r2, #7
    6c34:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    6c38:	dd0b      	ble.n	6c52 <_vfprintf_r+0x646>
    6c3a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6c3e:	4648      	mov	r0, r9
    6c40:	4631      	mov	r1, r6
    6c42:	320c      	adds	r2, #12
    6c44:	f7ff fcd4 	bl	65f0 <__sprint_r>
    6c48:	2800      	cmp	r0, #0
    6c4a:	f47f adff 	bne.w	684c <_vfprintf_r+0x240>
    6c4e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    6c52:	9811      	ldr	r0, [sp, #68]	; 0x44
    6c54:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6c56:	990f      	ldr	r1, [sp, #60]	; 0x3c
    6c58:	428a      	cmp	r2, r1
    6c5a:	bfac      	ite	ge
    6c5c:	1880      	addge	r0, r0, r2
    6c5e:	1840      	addlt	r0, r0, r1
    6c60:	9011      	str	r0, [sp, #68]	; 0x44
    6c62:	2b00      	cmp	r3, #0
    6c64:	f040 8342 	bne.w	72ec <_vfprintf_r+0xce0>
    6c68:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6c6c:	2300      	movs	r3, #0
    6c6e:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
    6c72:	3404      	adds	r4, #4
    6c74:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6c78:	e530      	b.n	66dc <_vfprintf_r+0xd0>
    6c7a:	9216      	str	r2, [sp, #88]	; 0x58
    6c7c:	2a00      	cmp	r2, #0
    6c7e:	f43f addd 	beq.w	683c <_vfprintf_r+0x230>
    6c82:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
    6c86:	2301      	movs	r3, #1
    6c88:	f04f 0c00 	mov.w	ip, #0
    6c8c:	3004      	adds	r0, #4
    6c8e:	930c      	str	r3, [sp, #48]	; 0x30
    6c90:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
    6c94:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    6c98:	9013      	str	r0, [sp, #76]	; 0x4c
    6c9a:	9310      	str	r3, [sp, #64]	; 0x40
    6c9c:	2100      	movs	r1, #0
    6c9e:	9117      	str	r1, [sp, #92]	; 0x5c
    6ca0:	e687      	b.n	69b2 <_vfprintf_r+0x3a6>
    6ca2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    6ca6:	2b00      	cmp	r3, #0
    6ca8:	f040 852b 	bne.w	7702 <_vfprintf_r+0x10f6>
    6cac:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6cae:	462b      	mov	r3, r5
    6cb0:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    6cb4:	782a      	ldrb	r2, [r5, #0]
    6cb6:	910b      	str	r1, [sp, #44]	; 0x2c
    6cb8:	e553      	b.n	6762 <_vfprintf_r+0x156>
    6cba:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6cbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6cbe:	f043 0301 	orr.w	r3, r3, #1
    6cc2:	930a      	str	r3, [sp, #40]	; 0x28
    6cc4:	462b      	mov	r3, r5
    6cc6:	782a      	ldrb	r2, [r5, #0]
    6cc8:	910b      	str	r1, [sp, #44]	; 0x2c
    6cca:	e54a      	b.n	6762 <_vfprintf_r+0x156>
    6ccc:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6cce:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6cd0:	6809      	ldr	r1, [r1, #0]
    6cd2:	910f      	str	r1, [sp, #60]	; 0x3c
    6cd4:	1d11      	adds	r1, r2, #4
    6cd6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6cd8:	2b00      	cmp	r3, #0
    6cda:	f2c0 8780 	blt.w	7bde <_vfprintf_r+0x15d2>
    6cde:	782a      	ldrb	r2, [r5, #0]
    6ce0:	462b      	mov	r3, r5
    6ce2:	910b      	str	r1, [sp, #44]	; 0x2c
    6ce4:	e53d      	b.n	6762 <_vfprintf_r+0x156>
    6ce6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6ce8:	462b      	mov	r3, r5
    6cea:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    6cee:	782a      	ldrb	r2, [r5, #0]
    6cf0:	910b      	str	r1, [sp, #44]	; 0x2c
    6cf2:	e536      	b.n	6762 <_vfprintf_r+0x156>
    6cf4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6cf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6cf8:	f043 0304 	orr.w	r3, r3, #4
    6cfc:	930a      	str	r3, [sp, #40]	; 0x28
    6cfe:	462b      	mov	r3, r5
    6d00:	782a      	ldrb	r2, [r5, #0]
    6d02:	910b      	str	r1, [sp, #44]	; 0x2c
    6d04:	e52d      	b.n	6762 <_vfprintf_r+0x156>
    6d06:	462b      	mov	r3, r5
    6d08:	f813 2b01 	ldrb.w	r2, [r3], #1
    6d0c:	2a2a      	cmp	r2, #42	; 0x2a
    6d0e:	f001 80cd 	beq.w	7eac <_vfprintf_r+0x18a0>
    6d12:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    6d16:	2909      	cmp	r1, #9
    6d18:	f201 8037 	bhi.w	7d8a <_vfprintf_r+0x177e>
    6d1c:	3502      	adds	r5, #2
    6d1e:	2700      	movs	r7, #0
    6d20:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    6d24:	eb07 0787 	add.w	r7, r7, r7, lsl #2
    6d28:	462b      	mov	r3, r5
    6d2a:	3501      	adds	r5, #1
    6d2c:	eb01 0747 	add.w	r7, r1, r7, lsl #1
    6d30:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    6d34:	2909      	cmp	r1, #9
    6d36:	d9f3      	bls.n	6d20 <_vfprintf_r+0x714>
    6d38:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
    6d3c:	461d      	mov	r5, r3
    6d3e:	e511      	b.n	6764 <_vfprintf_r+0x158>
    6d40:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6d42:	462b      	mov	r3, r5
    6d44:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6d46:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    6d4a:	920a      	str	r2, [sp, #40]	; 0x28
    6d4c:	782a      	ldrb	r2, [r5, #0]
    6d4e:	910b      	str	r1, [sp, #44]	; 0x2c
    6d50:	e507      	b.n	6762 <_vfprintf_r+0x156>
    6d52:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    6d56:	f04f 0800 	mov.w	r8, #0
    6d5a:	462b      	mov	r3, r5
    6d5c:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    6d60:	f813 2b01 	ldrb.w	r2, [r3], #1
    6d64:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    6d68:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    6d6c:	461d      	mov	r5, r3
    6d6e:	2909      	cmp	r1, #9
    6d70:	d9f3      	bls.n	6d5a <_vfprintf_r+0x74e>
    6d72:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
    6d76:	461d      	mov	r5, r3
    6d78:	e4f4      	b.n	6764 <_vfprintf_r+0x158>
    6d7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6d7c:	9216      	str	r2, [sp, #88]	; 0x58
    6d7e:	f043 0310 	orr.w	r3, r3, #16
    6d82:	930a      	str	r3, [sp, #40]	; 0x28
    6d84:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    6d88:	f01c 0f20 	tst.w	ip, #32
    6d8c:	f000 815d 	beq.w	704a <_vfprintf_r+0xa3e>
    6d90:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6d92:	1dc3      	adds	r3, r0, #7
    6d94:	f023 0307 	bic.w	r3, r3, #7
    6d98:	f103 0108 	add.w	r1, r3, #8
    6d9c:	910b      	str	r1, [sp, #44]	; 0x2c
    6d9e:	e9d3 ab00 	ldrd	sl, fp, [r3]
    6da2:	f1ba 0f00 	cmp.w	sl, #0
    6da6:	f17b 0200 	sbcs.w	r2, fp, #0
    6daa:	f2c0 849b 	blt.w	76e4 <_vfprintf_r+0x10d8>
    6dae:	ea5a 030b 	orrs.w	r3, sl, fp
    6db2:	f04f 0301 	mov.w	r3, #1
    6db6:	bf0c      	ite	eq
    6db8:	2200      	moveq	r2, #0
    6dba:	2201      	movne	r2, #1
    6dbc:	e5bc      	b.n	6938 <_vfprintf_r+0x32c>
    6dbe:	980a      	ldr	r0, [sp, #40]	; 0x28
    6dc0:	9216      	str	r2, [sp, #88]	; 0x58
    6dc2:	f010 0f08 	tst.w	r0, #8
    6dc6:	f000 84ed 	beq.w	77a4 <_vfprintf_r+0x1198>
    6dca:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6dcc:	1dcb      	adds	r3, r1, #7
    6dce:	f023 0307 	bic.w	r3, r3, #7
    6dd2:	f103 0208 	add.w	r2, r3, #8
    6dd6:	920b      	str	r2, [sp, #44]	; 0x2c
    6dd8:	f8d3 8004 	ldr.w	r8, [r3, #4]
    6ddc:	f8d3 a000 	ldr.w	sl, [r3]
    6de0:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    6de4:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    6de8:	4650      	mov	r0, sl
    6dea:	4641      	mov	r1, r8
    6dec:	f003 fd82 	bl	a8f4 <__isinfd>
    6df0:	4683      	mov	fp, r0
    6df2:	2800      	cmp	r0, #0
    6df4:	f000 8599 	beq.w	792a <_vfprintf_r+0x131e>
    6df8:	4650      	mov	r0, sl
    6dfa:	2200      	movs	r2, #0
    6dfc:	2300      	movs	r3, #0
    6dfe:	4641      	mov	r1, r8
    6e00:	f004 f96c 	bl	b0dc <__aeabi_dcmplt>
    6e04:	2800      	cmp	r0, #0
    6e06:	f040 850b 	bne.w	7820 <_vfprintf_r+0x1214>
    6e0a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    6e0e:	f64b 4120 	movw	r1, #48160	; 0xbc20
    6e12:	f64b 421c 	movw	r2, #48156	; 0xbc1c
    6e16:	9816      	ldr	r0, [sp, #88]	; 0x58
    6e18:	f2c0 0100 	movt	r1, #0
    6e1c:	f2c0 0200 	movt	r2, #0
    6e20:	f04f 0c03 	mov.w	ip, #3
    6e24:	2847      	cmp	r0, #71	; 0x47
    6e26:	bfd8      	it	le
    6e28:	4611      	movle	r1, r2
    6e2a:	9113      	str	r1, [sp, #76]	; 0x4c
    6e2c:	990a      	ldr	r1, [sp, #40]	; 0x28
    6e2e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    6e32:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    6e36:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    6e3a:	910a      	str	r1, [sp, #40]	; 0x28
    6e3c:	f04f 0c00 	mov.w	ip, #0
    6e40:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    6e44:	e5b1      	b.n	69aa <_vfprintf_r+0x39e>
    6e46:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6e48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6e4a:	f043 0308 	orr.w	r3, r3, #8
    6e4e:	930a      	str	r3, [sp, #40]	; 0x28
    6e50:	462b      	mov	r3, r5
    6e52:	782a      	ldrb	r2, [r5, #0]
    6e54:	910b      	str	r1, [sp, #44]	; 0x2c
    6e56:	e484      	b.n	6762 <_vfprintf_r+0x156>
    6e58:	990a      	ldr	r1, [sp, #40]	; 0x28
    6e5a:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    6e5e:	910a      	str	r1, [sp, #40]	; 0x28
    6e60:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6e62:	e73c      	b.n	6cde <_vfprintf_r+0x6d2>
    6e64:	782a      	ldrb	r2, [r5, #0]
    6e66:	2a6c      	cmp	r2, #108	; 0x6c
    6e68:	f000 8555 	beq.w	7916 <_vfprintf_r+0x130a>
    6e6c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6e6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6e70:	910b      	str	r1, [sp, #44]	; 0x2c
    6e72:	f043 0310 	orr.w	r3, r3, #16
    6e76:	930a      	str	r3, [sp, #40]	; 0x28
    6e78:	462b      	mov	r3, r5
    6e7a:	e472      	b.n	6762 <_vfprintf_r+0x156>
    6e7c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6e7e:	f012 0f20 	tst.w	r2, #32
    6e82:	f000 8482 	beq.w	778a <_vfprintf_r+0x117e>
    6e86:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6e88:	9a11      	ldr	r2, [sp, #68]	; 0x44
    6e8a:	6803      	ldr	r3, [r0, #0]
    6e8c:	4610      	mov	r0, r2
    6e8e:	ea4f 71e0 	mov.w	r1, r0, asr #31
    6e92:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6e94:	e9c3 0100 	strd	r0, r1, [r3]
    6e98:	f102 0a04 	add.w	sl, r2, #4
    6e9c:	e41e      	b.n	66dc <_vfprintf_r+0xd0>
    6e9e:	9216      	str	r2, [sp, #88]	; 0x58
    6ea0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6ea2:	f012 0320 	ands.w	r3, r2, #32
    6ea6:	f000 80ef 	beq.w	7088 <_vfprintf_r+0xa7c>
    6eaa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6eac:	1dda      	adds	r2, r3, #7
    6eae:	2300      	movs	r3, #0
    6eb0:	f022 0207 	bic.w	r2, r2, #7
    6eb4:	f102 0c08 	add.w	ip, r2, #8
    6eb8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    6ebc:	e9d2 ab00 	ldrd	sl, fp, [r2]
    6ec0:	ea5a 000b 	orrs.w	r0, sl, fp
    6ec4:	bf0c      	ite	eq
    6ec6:	2200      	moveq	r2, #0
    6ec8:	2201      	movne	r2, #1
    6eca:	e531      	b.n	6930 <_vfprintf_r+0x324>
    6ecc:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6ece:	2178      	movs	r1, #120	; 0x78
    6ed0:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    6ed4:	9116      	str	r1, [sp, #88]	; 0x58
    6ed6:	6803      	ldr	r3, [r0, #0]
    6ed8:	f64b 402c 	movw	r0, #48172	; 0xbc2c
    6edc:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
    6ee0:	2130      	movs	r1, #48	; 0x30
    6ee2:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    6ee6:	f04c 0c02 	orr.w	ip, ip, #2
    6eea:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6eec:	1e1a      	subs	r2, r3, #0
    6eee:	bf18      	it	ne
    6ef0:	2201      	movne	r2, #1
    6ef2:	f2c0 0000 	movt	r0, #0
    6ef6:	469a      	mov	sl, r3
    6ef8:	f04f 0b00 	mov.w	fp, #0
    6efc:	3104      	adds	r1, #4
    6efe:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    6f02:	9019      	str	r0, [sp, #100]	; 0x64
    6f04:	2302      	movs	r3, #2
    6f06:	910b      	str	r1, [sp, #44]	; 0x2c
    6f08:	e512      	b.n	6930 <_vfprintf_r+0x324>
    6f0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6f0c:	9216      	str	r2, [sp, #88]	; 0x58
    6f0e:	f04f 0200 	mov.w	r2, #0
    6f12:	1d18      	adds	r0, r3, #4
    6f14:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    6f18:	681b      	ldr	r3, [r3, #0]
    6f1a:	900b      	str	r0, [sp, #44]	; 0x2c
    6f1c:	9313      	str	r3, [sp, #76]	; 0x4c
    6f1e:	2b00      	cmp	r3, #0
    6f20:	f000 86c6 	beq.w	7cb0 <_vfprintf_r+0x16a4>
    6f24:	2f00      	cmp	r7, #0
    6f26:	9813      	ldr	r0, [sp, #76]	; 0x4c
    6f28:	f2c0 868f 	blt.w	7c4a <_vfprintf_r+0x163e>
    6f2c:	2100      	movs	r1, #0
    6f2e:	463a      	mov	r2, r7
    6f30:	f002 fdc4 	bl	9abc <memchr>
    6f34:	4603      	mov	r3, r0
    6f36:	2800      	cmp	r0, #0
    6f38:	f000 86f5 	beq.w	7d26 <_vfprintf_r+0x171a>
    6f3c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    6f3e:	1a1b      	subs	r3, r3, r0
    6f40:	9310      	str	r3, [sp, #64]	; 0x40
    6f42:	42bb      	cmp	r3, r7
    6f44:	f340 85be 	ble.w	7ac4 <_vfprintf_r+0x14b8>
    6f48:	9710      	str	r7, [sp, #64]	; 0x40
    6f4a:	2100      	movs	r1, #0
    6f4c:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    6f50:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    6f54:	970c      	str	r7, [sp, #48]	; 0x30
    6f56:	9117      	str	r1, [sp, #92]	; 0x5c
    6f58:	e527      	b.n	69aa <_vfprintf_r+0x39e>
    6f5a:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    6f5e:	9216      	str	r2, [sp, #88]	; 0x58
    6f60:	f01c 0f20 	tst.w	ip, #32
    6f64:	d023      	beq.n	6fae <_vfprintf_r+0x9a2>
    6f66:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6f68:	2301      	movs	r3, #1
    6f6a:	1dc2      	adds	r2, r0, #7
    6f6c:	f022 0207 	bic.w	r2, r2, #7
    6f70:	f102 0108 	add.w	r1, r2, #8
    6f74:	910b      	str	r1, [sp, #44]	; 0x2c
    6f76:	e9d2 ab00 	ldrd	sl, fp, [r2]
    6f7a:	ea5a 020b 	orrs.w	r2, sl, fp
    6f7e:	bf0c      	ite	eq
    6f80:	2200      	moveq	r2, #0
    6f82:	2201      	movne	r2, #1
    6f84:	e4d4      	b.n	6930 <_vfprintf_r+0x324>
    6f86:	990a      	ldr	r1, [sp, #40]	; 0x28
    6f88:	462b      	mov	r3, r5
    6f8a:	f041 0120 	orr.w	r1, r1, #32
    6f8e:	910a      	str	r1, [sp, #40]	; 0x28
    6f90:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6f92:	782a      	ldrb	r2, [r5, #0]
    6f94:	910b      	str	r1, [sp, #44]	; 0x2c
    6f96:	f7ff bbe4 	b.w	6762 <_vfprintf_r+0x156>
    6f9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6f9c:	9216      	str	r2, [sp, #88]	; 0x58
    6f9e:	f043 0310 	orr.w	r3, r3, #16
    6fa2:	930a      	str	r3, [sp, #40]	; 0x28
    6fa4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    6fa8:	f01c 0f20 	tst.w	ip, #32
    6fac:	d1db      	bne.n	6f66 <_vfprintf_r+0x95a>
    6fae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6fb0:	f013 0f10 	tst.w	r3, #16
    6fb4:	f000 83d5 	beq.w	7762 <_vfprintf_r+0x1156>
    6fb8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6fba:	2301      	movs	r3, #1
    6fbc:	1d02      	adds	r2, r0, #4
    6fbe:	920b      	str	r2, [sp, #44]	; 0x2c
    6fc0:	6801      	ldr	r1, [r0, #0]
    6fc2:	1e0a      	subs	r2, r1, #0
    6fc4:	bf18      	it	ne
    6fc6:	2201      	movne	r2, #1
    6fc8:	468a      	mov	sl, r1
    6fca:	f04f 0b00 	mov.w	fp, #0
    6fce:	e4af      	b.n	6930 <_vfprintf_r+0x324>
    6fd0:	980a      	ldr	r0, [sp, #40]	; 0x28
    6fd2:	9216      	str	r2, [sp, #88]	; 0x58
    6fd4:	f64b 4208 	movw	r2, #48136	; 0xbc08
    6fd8:	f010 0f20 	tst.w	r0, #32
    6fdc:	f2c0 0200 	movt	r2, #0
    6fe0:	9219      	str	r2, [sp, #100]	; 0x64
    6fe2:	f47f ac92 	bne.w	690a <_vfprintf_r+0x2fe>
    6fe6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6fe8:	f013 0f10 	tst.w	r3, #16
    6fec:	f040 831a 	bne.w	7624 <_vfprintf_r+0x1018>
    6ff0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6ff2:	f012 0f40 	tst.w	r2, #64	; 0x40
    6ff6:	f000 8315 	beq.w	7624 <_vfprintf_r+0x1018>
    6ffa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6ffc:	f103 0c04 	add.w	ip, r3, #4
    7000:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    7004:	f8b3 a000 	ldrh.w	sl, [r3]
    7008:	46d2      	mov	sl, sl
    700a:	f04f 0b00 	mov.w	fp, #0
    700e:	e485      	b.n	691c <_vfprintf_r+0x310>
    7010:	9216      	str	r2, [sp, #88]	; 0x58
    7012:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
    7016:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    7018:	f04f 0c01 	mov.w	ip, #1
    701c:	f04f 0000 	mov.w	r0, #0
    7020:	3104      	adds	r1, #4
    7022:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    7026:	6813      	ldr	r3, [r2, #0]
    7028:	3204      	adds	r2, #4
    702a:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    702e:	920b      	str	r2, [sp, #44]	; 0x2c
    7030:	9113      	str	r1, [sp, #76]	; 0x4c
    7032:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    7036:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
    703a:	e62f      	b.n	6c9c <_vfprintf_r+0x690>
    703c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    7040:	9216      	str	r2, [sp, #88]	; 0x58
    7042:	f01c 0f20 	tst.w	ip, #32
    7046:	f47f aea3 	bne.w	6d90 <_vfprintf_r+0x784>
    704a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    704c:	f012 0f10 	tst.w	r2, #16
    7050:	f040 82f1 	bne.w	7636 <_vfprintf_r+0x102a>
    7054:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7056:	f012 0f40 	tst.w	r2, #64	; 0x40
    705a:	f000 82ec 	beq.w	7636 <_vfprintf_r+0x102a>
    705e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    7060:	f103 0c04 	add.w	ip, r3, #4
    7064:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    7068:	f9b3 a000 	ldrsh.w	sl, [r3]
    706c:	46d2      	mov	sl, sl
    706e:	ea4f 7bea 	mov.w	fp, sl, asr #31
    7072:	e696      	b.n	6da2 <_vfprintf_r+0x796>
    7074:	990a      	ldr	r1, [sp, #40]	; 0x28
    7076:	9216      	str	r2, [sp, #88]	; 0x58
    7078:	f041 0110 	orr.w	r1, r1, #16
    707c:	910a      	str	r1, [sp, #40]	; 0x28
    707e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7080:	f012 0320 	ands.w	r3, r2, #32
    7084:	f47f af11 	bne.w	6eaa <_vfprintf_r+0x89e>
    7088:	990a      	ldr	r1, [sp, #40]	; 0x28
    708a:	f011 0210 	ands.w	r2, r1, #16
    708e:	f000 8354 	beq.w	773a <_vfprintf_r+0x112e>
    7092:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    7094:	f102 0c04 	add.w	ip, r2, #4
    7098:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    709c:	6811      	ldr	r1, [r2, #0]
    709e:	1e0a      	subs	r2, r1, #0
    70a0:	bf18      	it	ne
    70a2:	2201      	movne	r2, #1
    70a4:	468a      	mov	sl, r1
    70a6:	f04f 0b00 	mov.w	fp, #0
    70aa:	e441      	b.n	6930 <_vfprintf_r+0x324>
    70ac:	9a16      	ldr	r2, [sp, #88]	; 0x58
    70ae:	2a65      	cmp	r2, #101	; 0x65
    70b0:	f340 8128 	ble.w	7304 <_vfprintf_r+0xcf8>
    70b4:	9812      	ldr	r0, [sp, #72]	; 0x48
    70b6:	2200      	movs	r2, #0
    70b8:	2300      	movs	r3, #0
    70ba:	991b      	ldr	r1, [sp, #108]	; 0x6c
    70bc:	f004 f804 	bl	b0c8 <__aeabi_dcmpeq>
    70c0:	2800      	cmp	r0, #0
    70c2:	f000 81be 	beq.w	7442 <_vfprintf_r+0xe36>
    70c6:	2301      	movs	r3, #1
    70c8:	6063      	str	r3, [r4, #4]
    70ca:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    70ce:	f64b 4348 	movw	r3, #48200	; 0xbc48
    70d2:	f2c0 0300 	movt	r3, #0
    70d6:	6023      	str	r3, [r4, #0]
    70d8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    70dc:	3201      	adds	r2, #1
    70de:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    70e2:	3301      	adds	r3, #1
    70e4:	2a07      	cmp	r2, #7
    70e6:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    70ea:	bfd8      	it	le
    70ec:	f104 0308 	addle.w	r3, r4, #8
    70f0:	f300 839b 	bgt.w	782a <_vfprintf_r+0x121e>
    70f4:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    70f8:	981a      	ldr	r0, [sp, #104]	; 0x68
    70fa:	4282      	cmp	r2, r0
    70fc:	db04      	blt.n	7108 <_vfprintf_r+0xafc>
    70fe:	990a      	ldr	r1, [sp, #40]	; 0x28
    7100:	f011 0f01 	tst.w	r1, #1
    7104:	f43f ad49 	beq.w	6b9a <_vfprintf_r+0x58e>
    7108:	2201      	movs	r2, #1
    710a:	605a      	str	r2, [r3, #4]
    710c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7110:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7114:	3201      	adds	r2, #1
    7116:	981d      	ldr	r0, [sp, #116]	; 0x74
    7118:	3101      	adds	r1, #1
    711a:	2a07      	cmp	r2, #7
    711c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7120:	6018      	str	r0, [r3, #0]
    7122:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7126:	f300 855f 	bgt.w	7be8 <_vfprintf_r+0x15dc>
    712a:	3308      	adds	r3, #8
    712c:	991a      	ldr	r1, [sp, #104]	; 0x68
    712e:	1e4f      	subs	r7, r1, #1
    7130:	2f00      	cmp	r7, #0
    7132:	f77f ad32 	ble.w	6b9a <_vfprintf_r+0x58e>
    7136:	2f10      	cmp	r7, #16
    7138:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 7670 <_vfprintf_r+0x1064>
    713c:	f340 82ea 	ble.w	7714 <_vfprintf_r+0x1108>
    7140:	4642      	mov	r2, r8
    7142:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    7146:	46a8      	mov	r8, r5
    7148:	2410      	movs	r4, #16
    714a:	f10a 0a0c 	add.w	sl, sl, #12
    714e:	4615      	mov	r5, r2
    7150:	e003      	b.n	715a <_vfprintf_r+0xb4e>
    7152:	3f10      	subs	r7, #16
    7154:	2f10      	cmp	r7, #16
    7156:	f340 82da 	ble.w	770e <_vfprintf_r+0x1102>
    715a:	605c      	str	r4, [r3, #4]
    715c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7160:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7164:	3201      	adds	r2, #1
    7166:	601d      	str	r5, [r3, #0]
    7168:	3110      	adds	r1, #16
    716a:	2a07      	cmp	r2, #7
    716c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7170:	f103 0308 	add.w	r3, r3, #8
    7174:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7178:	ddeb      	ble.n	7152 <_vfprintf_r+0xb46>
    717a:	4648      	mov	r0, r9
    717c:	4631      	mov	r1, r6
    717e:	4652      	mov	r2, sl
    7180:	f7ff fa36 	bl	65f0 <__sprint_r>
    7184:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7188:	3304      	adds	r3, #4
    718a:	2800      	cmp	r0, #0
    718c:	d0e1      	beq.n	7152 <_vfprintf_r+0xb46>
    718e:	f7ff bb5d 	b.w	684c <_vfprintf_r+0x240>
    7192:	b97b      	cbnz	r3, 71b4 <_vfprintf_r+0xba8>
    7194:	990a      	ldr	r1, [sp, #40]	; 0x28
    7196:	f011 0f01 	tst.w	r1, #1
    719a:	d00b      	beq.n	71b4 <_vfprintf_r+0xba8>
    719c:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    71a0:	2330      	movs	r3, #48	; 0x30
    71a2:	3204      	adds	r2, #4
    71a4:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
    71a8:	3227      	adds	r2, #39	; 0x27
    71aa:	2301      	movs	r3, #1
    71ac:	9213      	str	r2, [sp, #76]	; 0x4c
    71ae:	9310      	str	r3, [sp, #64]	; 0x40
    71b0:	f7ff bbf3 	b.w	699a <_vfprintf_r+0x38e>
    71b4:	9818      	ldr	r0, [sp, #96]	; 0x60
    71b6:	2100      	movs	r1, #0
    71b8:	9110      	str	r1, [sp, #64]	; 0x40
    71ba:	9013      	str	r0, [sp, #76]	; 0x4c
    71bc:	f7ff bbed 	b.w	699a <_vfprintf_r+0x38e>
    71c0:	980f      	ldr	r0, [sp, #60]	; 0x3c
    71c2:	990c      	ldr	r1, [sp, #48]	; 0x30
    71c4:	1a47      	subs	r7, r0, r1
    71c6:	2f00      	cmp	r7, #0
    71c8:	f77f ac84 	ble.w	6ad4 <_vfprintf_r+0x4c8>
    71cc:	2f10      	cmp	r7, #16
    71ce:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 7670 <_vfprintf_r+0x1064>
    71d2:	dd2e      	ble.n	7232 <_vfprintf_r+0xc26>
    71d4:	4643      	mov	r3, r8
    71d6:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    71da:	46a8      	mov	r8, r5
    71dc:	f04f 0a10 	mov.w	sl, #16
    71e0:	f10b 0b0c 	add.w	fp, fp, #12
    71e4:	461d      	mov	r5, r3
    71e6:	e002      	b.n	71ee <_vfprintf_r+0xbe2>
    71e8:	3f10      	subs	r7, #16
    71ea:	2f10      	cmp	r7, #16
    71ec:	dd1e      	ble.n	722c <_vfprintf_r+0xc20>
    71ee:	f8c4 a004 	str.w	sl, [r4, #4]
    71f2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    71f6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    71fa:	3301      	adds	r3, #1
    71fc:	6025      	str	r5, [r4, #0]
    71fe:	3210      	adds	r2, #16
    7200:	2b07      	cmp	r3, #7
    7202:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7206:	f104 0408 	add.w	r4, r4, #8
    720a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    720e:	ddeb      	ble.n	71e8 <_vfprintf_r+0xbdc>
    7210:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7214:	4648      	mov	r0, r9
    7216:	4631      	mov	r1, r6
    7218:	465a      	mov	r2, fp
    721a:	3404      	adds	r4, #4
    721c:	f7ff f9e8 	bl	65f0 <__sprint_r>
    7220:	2800      	cmp	r0, #0
    7222:	f47f ab13 	bne.w	684c <_vfprintf_r+0x240>
    7226:	3f10      	subs	r7, #16
    7228:	2f10      	cmp	r7, #16
    722a:	dce0      	bgt.n	71ee <_vfprintf_r+0xbe2>
    722c:	462b      	mov	r3, r5
    722e:	4645      	mov	r5, r8
    7230:	4698      	mov	r8, r3
    7232:	6067      	str	r7, [r4, #4]
    7234:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7238:	f8c4 8000 	str.w	r8, [r4]
    723c:	1c5a      	adds	r2, r3, #1
    723e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    7242:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7246:	19db      	adds	r3, r3, r7
    7248:	2a07      	cmp	r2, #7
    724a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    724e:	f300 823a 	bgt.w	76c6 <_vfprintf_r+0x10ba>
    7252:	3408      	adds	r4, #8
    7254:	e43e      	b.n	6ad4 <_vfprintf_r+0x4c8>
    7256:	9913      	ldr	r1, [sp, #76]	; 0x4c
    7258:	6063      	str	r3, [r4, #4]
    725a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    725e:	6021      	str	r1, [r4, #0]
    7260:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7264:	3201      	adds	r2, #1
    7266:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    726a:	18cb      	adds	r3, r1, r3
    726c:	2a07      	cmp	r2, #7
    726e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    7272:	f300 8549 	bgt.w	7d08 <_vfprintf_r+0x16fc>
    7276:	3408      	adds	r4, #8
    7278:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    727a:	2301      	movs	r3, #1
    727c:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    7280:	6063      	str	r3, [r4, #4]
    7282:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7286:	6022      	str	r2, [r4, #0]
    7288:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    728c:	3301      	adds	r3, #1
    728e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7292:	3201      	adds	r2, #1
    7294:	2b07      	cmp	r3, #7
    7296:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    729a:	bfd8      	it	le
    729c:	f104 0308 	addle.w	r3, r4, #8
    72a0:	f300 8523 	bgt.w	7cea <_vfprintf_r+0x16de>
    72a4:	9813      	ldr	r0, [sp, #76]	; 0x4c
    72a6:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    72aa:	19c7      	adds	r7, r0, r7
    72ac:	981a      	ldr	r0, [sp, #104]	; 0x68
    72ae:	601f      	str	r7, [r3, #0]
    72b0:	1a81      	subs	r1, r0, r2
    72b2:	6059      	str	r1, [r3, #4]
    72b4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    72b8:	1a8a      	subs	r2, r1, r2
    72ba:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
    72be:	1812      	adds	r2, r2, r0
    72c0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    72c4:	3101      	adds	r1, #1
    72c6:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
    72ca:	2907      	cmp	r1, #7
    72cc:	f340 8232 	ble.w	7734 <_vfprintf_r+0x1128>
    72d0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    72d4:	4648      	mov	r0, r9
    72d6:	4631      	mov	r1, r6
    72d8:	320c      	adds	r2, #12
    72da:	f7ff f989 	bl	65f0 <__sprint_r>
    72de:	2800      	cmp	r0, #0
    72e0:	f47f aab4 	bne.w	684c <_vfprintf_r+0x240>
    72e4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    72e8:	3304      	adds	r3, #4
    72ea:	e456      	b.n	6b9a <_vfprintf_r+0x58e>
    72ec:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    72f0:	4648      	mov	r0, r9
    72f2:	4631      	mov	r1, r6
    72f4:	320c      	adds	r2, #12
    72f6:	f7ff f97b 	bl	65f0 <__sprint_r>
    72fa:	2800      	cmp	r0, #0
    72fc:	f43f acb4 	beq.w	6c68 <_vfprintf_r+0x65c>
    7300:	f7ff baa4 	b.w	684c <_vfprintf_r+0x240>
    7304:	991a      	ldr	r1, [sp, #104]	; 0x68
    7306:	2901      	cmp	r1, #1
    7308:	dd4c      	ble.n	73a4 <_vfprintf_r+0xd98>
    730a:	2301      	movs	r3, #1
    730c:	6063      	str	r3, [r4, #4]
    730e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7312:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7316:	3301      	adds	r3, #1
    7318:	9813      	ldr	r0, [sp, #76]	; 0x4c
    731a:	3201      	adds	r2, #1
    731c:	2b07      	cmp	r3, #7
    731e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7322:	6020      	str	r0, [r4, #0]
    7324:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7328:	f300 81b2 	bgt.w	7690 <_vfprintf_r+0x1084>
    732c:	3408      	adds	r4, #8
    732e:	2301      	movs	r3, #1
    7330:	6063      	str	r3, [r4, #4]
    7332:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7336:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    733a:	3301      	adds	r3, #1
    733c:	991d      	ldr	r1, [sp, #116]	; 0x74
    733e:	3201      	adds	r2, #1
    7340:	2b07      	cmp	r3, #7
    7342:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7346:	6021      	str	r1, [r4, #0]
    7348:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    734c:	f300 8192 	bgt.w	7674 <_vfprintf_r+0x1068>
    7350:	3408      	adds	r4, #8
    7352:	9812      	ldr	r0, [sp, #72]	; 0x48
    7354:	2200      	movs	r2, #0
    7356:	2300      	movs	r3, #0
    7358:	991b      	ldr	r1, [sp, #108]	; 0x6c
    735a:	f003 feb5 	bl	b0c8 <__aeabi_dcmpeq>
    735e:	2800      	cmp	r0, #0
    7360:	f040 811d 	bne.w	759e <_vfprintf_r+0xf92>
    7364:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    7366:	9813      	ldr	r0, [sp, #76]	; 0x4c
    7368:	1e5a      	subs	r2, r3, #1
    736a:	6062      	str	r2, [r4, #4]
    736c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7370:	1c41      	adds	r1, r0, #1
    7372:	6021      	str	r1, [r4, #0]
    7374:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7378:	3301      	adds	r3, #1
    737a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    737e:	188a      	adds	r2, r1, r2
    7380:	2b07      	cmp	r3, #7
    7382:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7386:	dc21      	bgt.n	73cc <_vfprintf_r+0xdc0>
    7388:	3408      	adds	r4, #8
    738a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    738c:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    7390:	981c      	ldr	r0, [sp, #112]	; 0x70
    7392:	6022      	str	r2, [r4, #0]
    7394:	6063      	str	r3, [r4, #4]
    7396:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    739a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    739e:	3301      	adds	r3, #1
    73a0:	f7ff bbf0 	b.w	6b84 <_vfprintf_r+0x578>
    73a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    73a6:	f012 0f01 	tst.w	r2, #1
    73aa:	d1ae      	bne.n	730a <_vfprintf_r+0xcfe>
    73ac:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    73ae:	2301      	movs	r3, #1
    73b0:	6063      	str	r3, [r4, #4]
    73b2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    73b6:	6022      	str	r2, [r4, #0]
    73b8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    73bc:	3301      	adds	r3, #1
    73be:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    73c2:	3201      	adds	r2, #1
    73c4:	2b07      	cmp	r3, #7
    73c6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    73ca:	dddd      	ble.n	7388 <_vfprintf_r+0xd7c>
    73cc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    73d0:	4648      	mov	r0, r9
    73d2:	4631      	mov	r1, r6
    73d4:	320c      	adds	r2, #12
    73d6:	f7ff f90b 	bl	65f0 <__sprint_r>
    73da:	2800      	cmp	r0, #0
    73dc:	f47f aa36 	bne.w	684c <_vfprintf_r+0x240>
    73e0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    73e4:	3404      	adds	r4, #4
    73e6:	e7d0      	b.n	738a <_vfprintf_r+0xd7e>
    73e8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    73ec:	4648      	mov	r0, r9
    73ee:	4631      	mov	r1, r6
    73f0:	320c      	adds	r2, #12
    73f2:	f7ff f8fd 	bl	65f0 <__sprint_r>
    73f6:	2800      	cmp	r0, #0
    73f8:	f47f aa28 	bne.w	684c <_vfprintf_r+0x240>
    73fc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7400:	3404      	adds	r4, #4
    7402:	f7ff bbb0 	b.w	6b66 <_vfprintf_r+0x55a>
    7406:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    740a:	4648      	mov	r0, r9
    740c:	4631      	mov	r1, r6
    740e:	320c      	adds	r2, #12
    7410:	f7ff f8ee 	bl	65f0 <__sprint_r>
    7414:	2800      	cmp	r0, #0
    7416:	f47f aa19 	bne.w	684c <_vfprintf_r+0x240>
    741a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    741e:	3404      	adds	r4, #4
    7420:	f7ff bb3c 	b.w	6a9c <_vfprintf_r+0x490>
    7424:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7428:	4648      	mov	r0, r9
    742a:	4631      	mov	r1, r6
    742c:	320c      	adds	r2, #12
    742e:	f7ff f8df 	bl	65f0 <__sprint_r>
    7432:	2800      	cmp	r0, #0
    7434:	f47f aa0a 	bne.w	684c <_vfprintf_r+0x240>
    7438:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    743c:	3404      	adds	r4, #4
    743e:	f7ff bb43 	b.w	6ac8 <_vfprintf_r+0x4bc>
    7442:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    7446:	2b00      	cmp	r3, #0
    7448:	f340 81fd 	ble.w	7846 <_vfprintf_r+0x123a>
    744c:	991a      	ldr	r1, [sp, #104]	; 0x68
    744e:	428b      	cmp	r3, r1
    7450:	f6ff af01 	blt.w	7256 <_vfprintf_r+0xc4a>
    7454:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    7456:	6061      	str	r1, [r4, #4]
    7458:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    745c:	6022      	str	r2, [r4, #0]
    745e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7462:	3301      	adds	r3, #1
    7464:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7468:	1852      	adds	r2, r2, r1
    746a:	2b07      	cmp	r3, #7
    746c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7470:	bfd8      	it	le
    7472:	f104 0308 	addle.w	r3, r4, #8
    7476:	f300 8429 	bgt.w	7ccc <_vfprintf_r+0x16c0>
    747a:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
    747e:	981a      	ldr	r0, [sp, #104]	; 0x68
    7480:	1a24      	subs	r4, r4, r0
    7482:	2c00      	cmp	r4, #0
    7484:	f340 81b3 	ble.w	77ee <_vfprintf_r+0x11e2>
    7488:	2c10      	cmp	r4, #16
    748a:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 7670 <_vfprintf_r+0x1064>
    748e:	f340 819d 	ble.w	77cc <_vfprintf_r+0x11c0>
    7492:	4642      	mov	r2, r8
    7494:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    7498:	46a8      	mov	r8, r5
    749a:	2710      	movs	r7, #16
    749c:	f10a 0a0c 	add.w	sl, sl, #12
    74a0:	4615      	mov	r5, r2
    74a2:	e003      	b.n	74ac <_vfprintf_r+0xea0>
    74a4:	3c10      	subs	r4, #16
    74a6:	2c10      	cmp	r4, #16
    74a8:	f340 818d 	ble.w	77c6 <_vfprintf_r+0x11ba>
    74ac:	605f      	str	r7, [r3, #4]
    74ae:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    74b2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    74b6:	3201      	adds	r2, #1
    74b8:	601d      	str	r5, [r3, #0]
    74ba:	3110      	adds	r1, #16
    74bc:	2a07      	cmp	r2, #7
    74be:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    74c2:	f103 0308 	add.w	r3, r3, #8
    74c6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    74ca:	ddeb      	ble.n	74a4 <_vfprintf_r+0xe98>
    74cc:	4648      	mov	r0, r9
    74ce:	4631      	mov	r1, r6
    74d0:	4652      	mov	r2, sl
    74d2:	f7ff f88d 	bl	65f0 <__sprint_r>
    74d6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    74da:	3304      	adds	r3, #4
    74dc:	2800      	cmp	r0, #0
    74de:	d0e1      	beq.n	74a4 <_vfprintf_r+0xe98>
    74e0:	f7ff b9b4 	b.w	684c <_vfprintf_r+0x240>
    74e4:	9a18      	ldr	r2, [sp, #96]	; 0x60
    74e6:	9819      	ldr	r0, [sp, #100]	; 0x64
    74e8:	4613      	mov	r3, r2
    74ea:	9213      	str	r2, [sp, #76]	; 0x4c
    74ec:	f00a 020f 	and.w	r2, sl, #15
    74f0:	ea4f 111a 	mov.w	r1, sl, lsr #4
    74f4:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
    74f8:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
    74fc:	5c82      	ldrb	r2, [r0, r2]
    74fe:	468a      	mov	sl, r1
    7500:	46e3      	mov	fp, ip
    7502:	ea5a 0c0b 	orrs.w	ip, sl, fp
    7506:	f803 2d01 	strb.w	r2, [r3, #-1]!
    750a:	d1ef      	bne.n	74ec <_vfprintf_r+0xee0>
    750c:	9818      	ldr	r0, [sp, #96]	; 0x60
    750e:	9313      	str	r3, [sp, #76]	; 0x4c
    7510:	1ac0      	subs	r0, r0, r3
    7512:	9010      	str	r0, [sp, #64]	; 0x40
    7514:	f7ff ba41 	b.w	699a <_vfprintf_r+0x38e>
    7518:	2209      	movs	r2, #9
    751a:	2300      	movs	r3, #0
    751c:	4552      	cmp	r2, sl
    751e:	eb73 000b 	sbcs.w	r0, r3, fp
    7522:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
    7526:	d21f      	bcs.n	7568 <_vfprintf_r+0xf5c>
    7528:	4623      	mov	r3, r4
    752a:	4644      	mov	r4, r8
    752c:	46b8      	mov	r8, r7
    752e:	461f      	mov	r7, r3
    7530:	4650      	mov	r0, sl
    7532:	4659      	mov	r1, fp
    7534:	220a      	movs	r2, #10
    7536:	2300      	movs	r3, #0
    7538:	f003 fe20 	bl	b17c <__aeabi_uldivmod>
    753c:	2300      	movs	r3, #0
    753e:	4650      	mov	r0, sl
    7540:	4659      	mov	r1, fp
    7542:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    7546:	220a      	movs	r2, #10
    7548:	f804 cd01 	strb.w	ip, [r4, #-1]!
    754c:	f003 fe16 	bl	b17c <__aeabi_uldivmod>
    7550:	2209      	movs	r2, #9
    7552:	2300      	movs	r3, #0
    7554:	4682      	mov	sl, r0
    7556:	468b      	mov	fp, r1
    7558:	4552      	cmp	r2, sl
    755a:	eb73 030b 	sbcs.w	r3, r3, fp
    755e:	d3e7      	bcc.n	7530 <_vfprintf_r+0xf24>
    7560:	463b      	mov	r3, r7
    7562:	4647      	mov	r7, r8
    7564:	46a0      	mov	r8, r4
    7566:	461c      	mov	r4, r3
    7568:	f108 30ff 	add.w	r0, r8, #4294967295
    756c:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
    7570:	9013      	str	r0, [sp, #76]	; 0x4c
    7572:	f808 ac01 	strb.w	sl, [r8, #-1]
    7576:	9918      	ldr	r1, [sp, #96]	; 0x60
    7578:	1a09      	subs	r1, r1, r0
    757a:	9110      	str	r1, [sp, #64]	; 0x40
    757c:	f7ff ba0d 	b.w	699a <_vfprintf_r+0x38e>
    7580:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7584:	4648      	mov	r0, r9
    7586:	4631      	mov	r1, r6
    7588:	320c      	adds	r2, #12
    758a:	f7ff f831 	bl	65f0 <__sprint_r>
    758e:	2800      	cmp	r0, #0
    7590:	f47f a95c 	bne.w	684c <_vfprintf_r+0x240>
    7594:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7598:	3404      	adds	r4, #4
    759a:	f7ff ba68 	b.w	6a6e <_vfprintf_r+0x462>
    759e:	991a      	ldr	r1, [sp, #104]	; 0x68
    75a0:	1e4f      	subs	r7, r1, #1
    75a2:	2f00      	cmp	r7, #0
    75a4:	f77f aef1 	ble.w	738a <_vfprintf_r+0xd7e>
    75a8:	2f10      	cmp	r7, #16
    75aa:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 7670 <_vfprintf_r+0x1064>
    75ae:	dd4e      	ble.n	764e <_vfprintf_r+0x1042>
    75b0:	4643      	mov	r3, r8
    75b2:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    75b6:	46a8      	mov	r8, r5
    75b8:	f04f 0a10 	mov.w	sl, #16
    75bc:	f10b 0b0c 	add.w	fp, fp, #12
    75c0:	461d      	mov	r5, r3
    75c2:	e002      	b.n	75ca <_vfprintf_r+0xfbe>
    75c4:	3f10      	subs	r7, #16
    75c6:	2f10      	cmp	r7, #16
    75c8:	dd3e      	ble.n	7648 <_vfprintf_r+0x103c>
    75ca:	f8c4 a004 	str.w	sl, [r4, #4]
    75ce:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    75d2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    75d6:	3301      	adds	r3, #1
    75d8:	6025      	str	r5, [r4, #0]
    75da:	3210      	adds	r2, #16
    75dc:	2b07      	cmp	r3, #7
    75de:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    75e2:	f104 0408 	add.w	r4, r4, #8
    75e6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    75ea:	ddeb      	ble.n	75c4 <_vfprintf_r+0xfb8>
    75ec:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    75f0:	4648      	mov	r0, r9
    75f2:	4631      	mov	r1, r6
    75f4:	465a      	mov	r2, fp
    75f6:	3404      	adds	r4, #4
    75f8:	f7fe fffa 	bl	65f0 <__sprint_r>
    75fc:	2800      	cmp	r0, #0
    75fe:	d0e1      	beq.n	75c4 <_vfprintf_r+0xfb8>
    7600:	f7ff b924 	b.w	684c <_vfprintf_r+0x240>
    7604:	9816      	ldr	r0, [sp, #88]	; 0x58
    7606:	2130      	movs	r1, #48	; 0x30
    7608:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    760c:	2201      	movs	r2, #1
    760e:	2302      	movs	r3, #2
    7610:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    7614:	f04c 0c02 	orr.w	ip, ip, #2
    7618:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
    761c:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    7620:	f7ff b986 	b.w	6930 <_vfprintf_r+0x324>
    7624:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7626:	1d01      	adds	r1, r0, #4
    7628:	6803      	ldr	r3, [r0, #0]
    762a:	910b      	str	r1, [sp, #44]	; 0x2c
    762c:	469a      	mov	sl, r3
    762e:	f04f 0b00 	mov.w	fp, #0
    7632:	f7ff b973 	b.w	691c <_vfprintf_r+0x310>
    7636:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7638:	1d01      	adds	r1, r0, #4
    763a:	6803      	ldr	r3, [r0, #0]
    763c:	910b      	str	r1, [sp, #44]	; 0x2c
    763e:	469a      	mov	sl, r3
    7640:	ea4f 7bea 	mov.w	fp, sl, asr #31
    7644:	f7ff bbad 	b.w	6da2 <_vfprintf_r+0x796>
    7648:	462b      	mov	r3, r5
    764a:	4645      	mov	r5, r8
    764c:	4698      	mov	r8, r3
    764e:	6067      	str	r7, [r4, #4]
    7650:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7654:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7658:	3301      	adds	r3, #1
    765a:	f8c4 8000 	str.w	r8, [r4]
    765e:	19d2      	adds	r2, r2, r7
    7660:	2b07      	cmp	r3, #7
    7662:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7666:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    766a:	f77f ae8d 	ble.w	7388 <_vfprintf_r+0xd7c>
    766e:	e6ad      	b.n	73cc <_vfprintf_r+0xdc0>
    7670:	0000bc5c 	.word	0x0000bc5c
    7674:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7678:	4648      	mov	r0, r9
    767a:	4631      	mov	r1, r6
    767c:	320c      	adds	r2, #12
    767e:	f7fe ffb7 	bl	65f0 <__sprint_r>
    7682:	2800      	cmp	r0, #0
    7684:	f47f a8e2 	bne.w	684c <_vfprintf_r+0x240>
    7688:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    768c:	3404      	adds	r4, #4
    768e:	e660      	b.n	7352 <_vfprintf_r+0xd46>
    7690:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7694:	4648      	mov	r0, r9
    7696:	4631      	mov	r1, r6
    7698:	320c      	adds	r2, #12
    769a:	f7fe ffa9 	bl	65f0 <__sprint_r>
    769e:	2800      	cmp	r0, #0
    76a0:	f47f a8d4 	bne.w	684c <_vfprintf_r+0x240>
    76a4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    76a8:	3404      	adds	r4, #4
    76aa:	e640      	b.n	732e <_vfprintf_r+0xd22>
    76ac:	2830      	cmp	r0, #48	; 0x30
    76ae:	f000 82ec 	beq.w	7c8a <_vfprintf_r+0x167e>
    76b2:	9813      	ldr	r0, [sp, #76]	; 0x4c
    76b4:	2330      	movs	r3, #48	; 0x30
    76b6:	f800 3d01 	strb.w	r3, [r0, #-1]!
    76ba:	9918      	ldr	r1, [sp, #96]	; 0x60
    76bc:	9013      	str	r0, [sp, #76]	; 0x4c
    76be:	1a09      	subs	r1, r1, r0
    76c0:	9110      	str	r1, [sp, #64]	; 0x40
    76c2:	f7ff b96a 	b.w	699a <_vfprintf_r+0x38e>
    76c6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    76ca:	4648      	mov	r0, r9
    76cc:	4631      	mov	r1, r6
    76ce:	320c      	adds	r2, #12
    76d0:	f7fe ff8e 	bl	65f0 <__sprint_r>
    76d4:	2800      	cmp	r0, #0
    76d6:	f47f a8b9 	bne.w	684c <_vfprintf_r+0x240>
    76da:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    76de:	3404      	adds	r4, #4
    76e0:	f7ff b9f8 	b.w	6ad4 <_vfprintf_r+0x4c8>
    76e4:	f1da 0a00 	rsbs	sl, sl, #0
    76e8:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
    76ec:	232d      	movs	r3, #45	; 0x2d
    76ee:	ea5a 0c0b 	orrs.w	ip, sl, fp
    76f2:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    76f6:	bf0c      	ite	eq
    76f8:	2200      	moveq	r2, #0
    76fa:	2201      	movne	r2, #1
    76fc:	2301      	movs	r3, #1
    76fe:	f7ff b91b 	b.w	6938 <_vfprintf_r+0x32c>
    7702:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7704:	462b      	mov	r3, r5
    7706:	782a      	ldrb	r2, [r5, #0]
    7708:	910b      	str	r1, [sp, #44]	; 0x2c
    770a:	f7ff b82a 	b.w	6762 <_vfprintf_r+0x156>
    770e:	462a      	mov	r2, r5
    7710:	4645      	mov	r5, r8
    7712:	4690      	mov	r8, r2
    7714:	605f      	str	r7, [r3, #4]
    7716:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    771a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    771e:	3201      	adds	r2, #1
    7720:	f8c3 8000 	str.w	r8, [r3]
    7724:	19c9      	adds	r1, r1, r7
    7726:	2a07      	cmp	r2, #7
    7728:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    772c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7730:	f73f adce 	bgt.w	72d0 <_vfprintf_r+0xcc4>
    7734:	3308      	adds	r3, #8
    7736:	f7ff ba30 	b.w	6b9a <_vfprintf_r+0x58e>
    773a:	980a      	ldr	r0, [sp, #40]	; 0x28
    773c:	f010 0340 	ands.w	r3, r0, #64	; 0x40
    7740:	f000 81ed 	beq.w	7b1e <_vfprintf_r+0x1512>
    7744:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7746:	4613      	mov	r3, r2
    7748:	1d0a      	adds	r2, r1, #4
    774a:	920b      	str	r2, [sp, #44]	; 0x2c
    774c:	f8b1 a000 	ldrh.w	sl, [r1]
    7750:	f1ba 0200 	subs.w	r2, sl, #0
    7754:	bf18      	it	ne
    7756:	2201      	movne	r2, #1
    7758:	46d2      	mov	sl, sl
    775a:	f04f 0b00 	mov.w	fp, #0
    775e:	f7ff b8e7 	b.w	6930 <_vfprintf_r+0x324>
    7762:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7764:	f013 0f40 	tst.w	r3, #64	; 0x40
    7768:	f000 81cc 	beq.w	7b04 <_vfprintf_r+0x14f8>
    776c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    776e:	2301      	movs	r3, #1
    7770:	1d01      	adds	r1, r0, #4
    7772:	910b      	str	r1, [sp, #44]	; 0x2c
    7774:	f8b0 a000 	ldrh.w	sl, [r0]
    7778:	f1ba 0200 	subs.w	r2, sl, #0
    777c:	bf18      	it	ne
    777e:	2201      	movne	r2, #1
    7780:	46d2      	mov	sl, sl
    7782:	f04f 0b00 	mov.w	fp, #0
    7786:	f7ff b8d3 	b.w	6930 <_vfprintf_r+0x324>
    778a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    778c:	f013 0f10 	tst.w	r3, #16
    7790:	f000 81a4 	beq.w	7adc <_vfprintf_r+0x14d0>
    7794:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7796:	9911      	ldr	r1, [sp, #68]	; 0x44
    7798:	f100 0a04 	add.w	sl, r0, #4
    779c:	6803      	ldr	r3, [r0, #0]
    779e:	6019      	str	r1, [r3, #0]
    77a0:	f7fe bf9c 	b.w	66dc <_vfprintf_r+0xd0>
    77a4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    77a6:	1dc3      	adds	r3, r0, #7
    77a8:	f023 0307 	bic.w	r3, r3, #7
    77ac:	f103 0108 	add.w	r1, r3, #8
    77b0:	910b      	str	r1, [sp, #44]	; 0x2c
    77b2:	f8d3 8004 	ldr.w	r8, [r3, #4]
    77b6:	f8d3 a000 	ldr.w	sl, [r3]
    77ba:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    77be:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    77c2:	f7ff bb11 	b.w	6de8 <_vfprintf_r+0x7dc>
    77c6:	462a      	mov	r2, r5
    77c8:	4645      	mov	r5, r8
    77ca:	4690      	mov	r8, r2
    77cc:	605c      	str	r4, [r3, #4]
    77ce:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    77d2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    77d6:	3201      	adds	r2, #1
    77d8:	f8c3 8000 	str.w	r8, [r3]
    77dc:	1909      	adds	r1, r1, r4
    77de:	2a07      	cmp	r2, #7
    77e0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    77e4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    77e8:	f300 82ea 	bgt.w	7dc0 <_vfprintf_r+0x17b4>
    77ec:	3308      	adds	r3, #8
    77ee:	990a      	ldr	r1, [sp, #40]	; 0x28
    77f0:	f011 0f01 	tst.w	r1, #1
    77f4:	f43f a9d1 	beq.w	6b9a <_vfprintf_r+0x58e>
    77f8:	2201      	movs	r2, #1
    77fa:	605a      	str	r2, [r3, #4]
    77fc:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7800:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7804:	3201      	adds	r2, #1
    7806:	981d      	ldr	r0, [sp, #116]	; 0x74
    7808:	3101      	adds	r1, #1
    780a:	2a07      	cmp	r2, #7
    780c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7810:	6018      	str	r0, [r3, #0]
    7812:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7816:	f73f ad5b 	bgt.w	72d0 <_vfprintf_r+0xcc4>
    781a:	3308      	adds	r3, #8
    781c:	f7ff b9bd 	b.w	6b9a <_vfprintf_r+0x58e>
    7820:	232d      	movs	r3, #45	; 0x2d
    7822:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    7826:	f7ff baf2 	b.w	6e0e <_vfprintf_r+0x802>
    782a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    782e:	4648      	mov	r0, r9
    7830:	4631      	mov	r1, r6
    7832:	320c      	adds	r2, #12
    7834:	f7fe fedc 	bl	65f0 <__sprint_r>
    7838:	2800      	cmp	r0, #0
    783a:	f47f a807 	bne.w	684c <_vfprintf_r+0x240>
    783e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7842:	3304      	adds	r3, #4
    7844:	e456      	b.n	70f4 <_vfprintf_r+0xae8>
    7846:	2301      	movs	r3, #1
    7848:	6063      	str	r3, [r4, #4]
    784a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    784e:	f64b 4348 	movw	r3, #48200	; 0xbc48
    7852:	f2c0 0300 	movt	r3, #0
    7856:	6023      	str	r3, [r4, #0]
    7858:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    785c:	3201      	adds	r2, #1
    785e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7862:	3301      	adds	r3, #1
    7864:	2a07      	cmp	r2, #7
    7866:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    786a:	bfd8      	it	le
    786c:	f104 0308 	addle.w	r3, r4, #8
    7870:	f300 8187 	bgt.w	7b82 <_vfprintf_r+0x1576>
    7874:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    7878:	b93a      	cbnz	r2, 788a <_vfprintf_r+0x127e>
    787a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    787c:	b92a      	cbnz	r2, 788a <_vfprintf_r+0x127e>
    787e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    7882:	f01c 0f01 	tst.w	ip, #1
    7886:	f43f a988 	beq.w	6b9a <_vfprintf_r+0x58e>
    788a:	2201      	movs	r2, #1
    788c:	605a      	str	r2, [r3, #4]
    788e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7892:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7896:	3201      	adds	r2, #1
    7898:	981d      	ldr	r0, [sp, #116]	; 0x74
    789a:	3101      	adds	r1, #1
    789c:	2a07      	cmp	r2, #7
    789e:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    78a2:	6018      	str	r0, [r3, #0]
    78a4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    78a8:	f300 8179 	bgt.w	7b9e <_vfprintf_r+0x1592>
    78ac:	3308      	adds	r3, #8
    78ae:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    78b2:	427f      	negs	r7, r7
    78b4:	2f00      	cmp	r7, #0
    78b6:	f340 81b3 	ble.w	7c20 <_vfprintf_r+0x1614>
    78ba:	2f10      	cmp	r7, #16
    78bc:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 7f10 <_vfprintf_r+0x1904>
    78c0:	f340 81d2 	ble.w	7c68 <_vfprintf_r+0x165c>
    78c4:	4642      	mov	r2, r8
    78c6:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    78ca:	46a8      	mov	r8, r5
    78cc:	2410      	movs	r4, #16
    78ce:	f10a 0a0c 	add.w	sl, sl, #12
    78d2:	4615      	mov	r5, r2
    78d4:	e003      	b.n	78de <_vfprintf_r+0x12d2>
    78d6:	3f10      	subs	r7, #16
    78d8:	2f10      	cmp	r7, #16
    78da:	f340 81c2 	ble.w	7c62 <_vfprintf_r+0x1656>
    78de:	605c      	str	r4, [r3, #4]
    78e0:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    78e4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    78e8:	3201      	adds	r2, #1
    78ea:	601d      	str	r5, [r3, #0]
    78ec:	3110      	adds	r1, #16
    78ee:	2a07      	cmp	r2, #7
    78f0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    78f4:	f103 0308 	add.w	r3, r3, #8
    78f8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    78fc:	ddeb      	ble.n	78d6 <_vfprintf_r+0x12ca>
    78fe:	4648      	mov	r0, r9
    7900:	4631      	mov	r1, r6
    7902:	4652      	mov	r2, sl
    7904:	f7fe fe74 	bl	65f0 <__sprint_r>
    7908:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    790c:	3304      	adds	r3, #4
    790e:	2800      	cmp	r0, #0
    7910:	d0e1      	beq.n	78d6 <_vfprintf_r+0x12ca>
    7912:	f7fe bf9b 	b.w	684c <_vfprintf_r+0x240>
    7916:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7918:	1c6b      	adds	r3, r5, #1
    791a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    791c:	f042 0220 	orr.w	r2, r2, #32
    7920:	920a      	str	r2, [sp, #40]	; 0x28
    7922:	786a      	ldrb	r2, [r5, #1]
    7924:	910b      	str	r1, [sp, #44]	; 0x2c
    7926:	f7fe bf1c 	b.w	6762 <_vfprintf_r+0x156>
    792a:	4650      	mov	r0, sl
    792c:	4641      	mov	r1, r8
    792e:	f002 fff3 	bl	a918 <__isnand>
    7932:	2800      	cmp	r0, #0
    7934:	f040 80ff 	bne.w	7b36 <_vfprintf_r+0x152a>
    7938:	f1b7 3fff 	cmp.w	r7, #4294967295
    793c:	f000 8251 	beq.w	7de2 <_vfprintf_r+0x17d6>
    7940:	9816      	ldr	r0, [sp, #88]	; 0x58
    7942:	2867      	cmp	r0, #103	; 0x67
    7944:	bf14      	ite	ne
    7946:	2300      	movne	r3, #0
    7948:	2301      	moveq	r3, #1
    794a:	2847      	cmp	r0, #71	; 0x47
    794c:	bf08      	it	eq
    794e:	f043 0301 	orreq.w	r3, r3, #1
    7952:	b113      	cbz	r3, 795a <_vfprintf_r+0x134e>
    7954:	2f00      	cmp	r7, #0
    7956:	bf08      	it	eq
    7958:	2701      	moveq	r7, #1
    795a:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
    795e:	4643      	mov	r3, r8
    7960:	4652      	mov	r2, sl
    7962:	990a      	ldr	r1, [sp, #40]	; 0x28
    7964:	e9c0 2300 	strd	r2, r3, [r0]
    7968:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
    796c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
    7970:	910a      	str	r1, [sp, #40]	; 0x28
    7972:	2b00      	cmp	r3, #0
    7974:	f2c0 8264 	blt.w	7e40 <_vfprintf_r+0x1834>
    7978:	2100      	movs	r1, #0
    797a:	9117      	str	r1, [sp, #92]	; 0x5c
    797c:	9816      	ldr	r0, [sp, #88]	; 0x58
    797e:	2866      	cmp	r0, #102	; 0x66
    7980:	bf14      	ite	ne
    7982:	2300      	movne	r3, #0
    7984:	2301      	moveq	r3, #1
    7986:	2846      	cmp	r0, #70	; 0x46
    7988:	bf08      	it	eq
    798a:	f043 0301 	orreq.w	r3, r3, #1
    798e:	9310      	str	r3, [sp, #64]	; 0x40
    7990:	2b00      	cmp	r3, #0
    7992:	f000 81d1 	beq.w	7d38 <_vfprintf_r+0x172c>
    7996:	46bc      	mov	ip, r7
    7998:	2303      	movs	r3, #3
    799a:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
    799e:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
    79a2:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    79a6:	4648      	mov	r0, r9
    79a8:	9300      	str	r3, [sp, #0]
    79aa:	9102      	str	r1, [sp, #8]
    79ac:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
    79b0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    79b4:	310c      	adds	r1, #12
    79b6:	f8cd c004 	str.w	ip, [sp, #4]
    79ba:	9103      	str	r1, [sp, #12]
    79bc:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
    79c0:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    79c4:	9104      	str	r1, [sp, #16]
    79c6:	f000 fbc7 	bl	8158 <_dtoa_r>
    79ca:	9a16      	ldr	r2, [sp, #88]	; 0x58
    79cc:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    79d0:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    79d4:	bf18      	it	ne
    79d6:	2301      	movne	r3, #1
    79d8:	2a47      	cmp	r2, #71	; 0x47
    79da:	bf0c      	ite	eq
    79dc:	2300      	moveq	r3, #0
    79de:	f003 0301 	andne.w	r3, r3, #1
    79e2:	9013      	str	r0, [sp, #76]	; 0x4c
    79e4:	b933      	cbnz	r3, 79f4 <_vfprintf_r+0x13e8>
    79e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    79e8:	f013 0f01 	tst.w	r3, #1
    79ec:	bf08      	it	eq
    79ee:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
    79f2:	d016      	beq.n	7a22 <_vfprintf_r+0x1416>
    79f4:	9813      	ldr	r0, [sp, #76]	; 0x4c
    79f6:	9910      	ldr	r1, [sp, #64]	; 0x40
    79f8:	eb00 0b0c 	add.w	fp, r0, ip
    79fc:	b131      	cbz	r1, 7a0c <_vfprintf_r+0x1400>
    79fe:	7803      	ldrb	r3, [r0, #0]
    7a00:	2b30      	cmp	r3, #48	; 0x30
    7a02:	f000 80da 	beq.w	7bba <_vfprintf_r+0x15ae>
    7a06:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    7a0a:	449b      	add	fp, r3
    7a0c:	4650      	mov	r0, sl
    7a0e:	2200      	movs	r2, #0
    7a10:	2300      	movs	r3, #0
    7a12:	4641      	mov	r1, r8
    7a14:	f003 fb58 	bl	b0c8 <__aeabi_dcmpeq>
    7a18:	2800      	cmp	r0, #0
    7a1a:	f000 81c2 	beq.w	7da2 <_vfprintf_r+0x1796>
    7a1e:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
    7a22:	9a16      	ldr	r2, [sp, #88]	; 0x58
    7a24:	9813      	ldr	r0, [sp, #76]	; 0x4c
    7a26:	2a67      	cmp	r2, #103	; 0x67
    7a28:	bf14      	ite	ne
    7a2a:	2300      	movne	r3, #0
    7a2c:	2301      	moveq	r3, #1
    7a2e:	2a47      	cmp	r2, #71	; 0x47
    7a30:	bf08      	it	eq
    7a32:	f043 0301 	orreq.w	r3, r3, #1
    7a36:	ebc0 000b 	rsb	r0, r0, fp
    7a3a:	901a      	str	r0, [sp, #104]	; 0x68
    7a3c:	2b00      	cmp	r3, #0
    7a3e:	f000 818a 	beq.w	7d56 <_vfprintf_r+0x174a>
    7a42:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
    7a46:	f111 0f03 	cmn.w	r1, #3
    7a4a:	9110      	str	r1, [sp, #64]	; 0x40
    7a4c:	db02      	blt.n	7a54 <_vfprintf_r+0x1448>
    7a4e:	428f      	cmp	r7, r1
    7a50:	f280 818c 	bge.w	7d6c <_vfprintf_r+0x1760>
    7a54:	9a16      	ldr	r2, [sp, #88]	; 0x58
    7a56:	3a02      	subs	r2, #2
    7a58:	9216      	str	r2, [sp, #88]	; 0x58
    7a5a:	9910      	ldr	r1, [sp, #64]	; 0x40
    7a5c:	9a16      	ldr	r2, [sp, #88]	; 0x58
    7a5e:	1e4b      	subs	r3, r1, #1
    7a60:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    7a64:	2b00      	cmp	r3, #0
    7a66:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
    7a6a:	f2c0 8234 	blt.w	7ed6 <_vfprintf_r+0x18ca>
    7a6e:	222b      	movs	r2, #43	; 0x2b
    7a70:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    7a74:	2b09      	cmp	r3, #9
    7a76:	f300 81b6 	bgt.w	7de6 <_vfprintf_r+0x17da>
    7a7a:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    7a7e:	3330      	adds	r3, #48	; 0x30
    7a80:	3204      	adds	r2, #4
    7a82:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
    7a86:	2330      	movs	r3, #48	; 0x30
    7a88:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
    7a8c:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    7a90:	981a      	ldr	r0, [sp, #104]	; 0x68
    7a92:	991a      	ldr	r1, [sp, #104]	; 0x68
    7a94:	1ad3      	subs	r3, r2, r3
    7a96:	1818      	adds	r0, r3, r0
    7a98:	931c      	str	r3, [sp, #112]	; 0x70
    7a9a:	2901      	cmp	r1, #1
    7a9c:	9010      	str	r0, [sp, #64]	; 0x40
    7a9e:	f340 8210 	ble.w	7ec2 <_vfprintf_r+0x18b6>
    7aa2:	9810      	ldr	r0, [sp, #64]	; 0x40
    7aa4:	3001      	adds	r0, #1
    7aa6:	9010      	str	r0, [sp, #64]	; 0x40
    7aa8:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    7aac:	910c      	str	r1, [sp, #48]	; 0x30
    7aae:	9817      	ldr	r0, [sp, #92]	; 0x5c
    7ab0:	2800      	cmp	r0, #0
    7ab2:	f000 816e 	beq.w	7d92 <_vfprintf_r+0x1786>
    7ab6:	232d      	movs	r3, #45	; 0x2d
    7ab8:	2100      	movs	r1, #0
    7aba:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    7abe:	9117      	str	r1, [sp, #92]	; 0x5c
    7ac0:	f7fe bf74 	b.w	69ac <_vfprintf_r+0x3a0>
    7ac4:	9a10      	ldr	r2, [sp, #64]	; 0x40
    7ac6:	f04f 0c00 	mov.w	ip, #0
    7aca:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    7ace:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    7ad2:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    7ad6:	920c      	str	r2, [sp, #48]	; 0x30
    7ad8:	f7fe bf67 	b.w	69aa <_vfprintf_r+0x39e>
    7adc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7ade:	f012 0f40 	tst.w	r2, #64	; 0x40
    7ae2:	bf17      	itett	ne
    7ae4:	980b      	ldrne	r0, [sp, #44]	; 0x2c
    7ae6:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
    7ae8:	9911      	ldrne	r1, [sp, #68]	; 0x44
    7aea:	f100 0a04 	addne.w	sl, r0, #4
    7aee:	bf11      	iteee	ne
    7af0:	6803      	ldrne	r3, [r0, #0]
    7af2:	f102 0a04 	addeq.w	sl, r2, #4
    7af6:	6813      	ldreq	r3, [r2, #0]
    7af8:	9811      	ldreq	r0, [sp, #68]	; 0x44
    7afa:	bf14      	ite	ne
    7afc:	8019      	strhne	r1, [r3, #0]
    7afe:	6018      	streq	r0, [r3, #0]
    7b00:	f7fe bdec 	b.w	66dc <_vfprintf_r+0xd0>
    7b04:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    7b06:	1d13      	adds	r3, r2, #4
    7b08:	930b      	str	r3, [sp, #44]	; 0x2c
    7b0a:	6811      	ldr	r1, [r2, #0]
    7b0c:	2301      	movs	r3, #1
    7b0e:	1e0a      	subs	r2, r1, #0
    7b10:	bf18      	it	ne
    7b12:	2201      	movne	r2, #1
    7b14:	468a      	mov	sl, r1
    7b16:	f04f 0b00 	mov.w	fp, #0
    7b1a:	f7fe bf09 	b.w	6930 <_vfprintf_r+0x324>
    7b1e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7b20:	1d02      	adds	r2, r0, #4
    7b22:	920b      	str	r2, [sp, #44]	; 0x2c
    7b24:	6801      	ldr	r1, [r0, #0]
    7b26:	1e0a      	subs	r2, r1, #0
    7b28:	bf18      	it	ne
    7b2a:	2201      	movne	r2, #1
    7b2c:	468a      	mov	sl, r1
    7b2e:	f04f 0b00 	mov.w	fp, #0
    7b32:	f7fe befd 	b.w	6930 <_vfprintf_r+0x324>
    7b36:	f64b 4228 	movw	r2, #48168	; 0xbc28
    7b3a:	f64b 4324 	movw	r3, #48164	; 0xbc24
    7b3e:	9916      	ldr	r1, [sp, #88]	; 0x58
    7b40:	f2c0 0300 	movt	r3, #0
    7b44:	f2c0 0200 	movt	r2, #0
    7b48:	2003      	movs	r0, #3
    7b4a:	2947      	cmp	r1, #71	; 0x47
    7b4c:	bfd8      	it	le
    7b4e:	461a      	movle	r2, r3
    7b50:	9213      	str	r2, [sp, #76]	; 0x4c
    7b52:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7b54:	900c      	str	r0, [sp, #48]	; 0x30
    7b56:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    7b5a:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
    7b5e:	920a      	str	r2, [sp, #40]	; 0x28
    7b60:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    7b64:	9010      	str	r0, [sp, #64]	; 0x40
    7b66:	f7fe bf20 	b.w	69aa <_vfprintf_r+0x39e>
    7b6a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7b6e:	4648      	mov	r0, r9
    7b70:	4631      	mov	r1, r6
    7b72:	320c      	adds	r2, #12
    7b74:	f7fe fd3c 	bl	65f0 <__sprint_r>
    7b78:	2800      	cmp	r0, #0
    7b7a:	f47e ae67 	bne.w	684c <_vfprintf_r+0x240>
    7b7e:	f7fe be62 	b.w	6846 <_vfprintf_r+0x23a>
    7b82:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7b86:	4648      	mov	r0, r9
    7b88:	4631      	mov	r1, r6
    7b8a:	320c      	adds	r2, #12
    7b8c:	f7fe fd30 	bl	65f0 <__sprint_r>
    7b90:	2800      	cmp	r0, #0
    7b92:	f47e ae5b 	bne.w	684c <_vfprintf_r+0x240>
    7b96:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7b9a:	3304      	adds	r3, #4
    7b9c:	e66a      	b.n	7874 <_vfprintf_r+0x1268>
    7b9e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7ba2:	4648      	mov	r0, r9
    7ba4:	4631      	mov	r1, r6
    7ba6:	320c      	adds	r2, #12
    7ba8:	f7fe fd22 	bl	65f0 <__sprint_r>
    7bac:	2800      	cmp	r0, #0
    7bae:	f47e ae4d 	bne.w	684c <_vfprintf_r+0x240>
    7bb2:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7bb6:	3304      	adds	r3, #4
    7bb8:	e679      	b.n	78ae <_vfprintf_r+0x12a2>
    7bba:	4650      	mov	r0, sl
    7bbc:	2200      	movs	r2, #0
    7bbe:	2300      	movs	r3, #0
    7bc0:	4641      	mov	r1, r8
    7bc2:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    7bc6:	f003 fa7f 	bl	b0c8 <__aeabi_dcmpeq>
    7bca:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    7bce:	2800      	cmp	r0, #0
    7bd0:	f47f af19 	bne.w	7a06 <_vfprintf_r+0x13fa>
    7bd4:	f1cc 0301 	rsb	r3, ip, #1
    7bd8:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    7bdc:	e715      	b.n	7a0a <_vfprintf_r+0x13fe>
    7bde:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    7be0:	4252      	negs	r2, r2
    7be2:	920f      	str	r2, [sp, #60]	; 0x3c
    7be4:	f7ff b887 	b.w	6cf6 <_vfprintf_r+0x6ea>
    7be8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7bec:	4648      	mov	r0, r9
    7bee:	4631      	mov	r1, r6
    7bf0:	320c      	adds	r2, #12
    7bf2:	f7fe fcfd 	bl	65f0 <__sprint_r>
    7bf6:	2800      	cmp	r0, #0
    7bf8:	f47e ae28 	bne.w	684c <_vfprintf_r+0x240>
    7bfc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7c00:	3304      	adds	r3, #4
    7c02:	f7ff ba93 	b.w	712c <_vfprintf_r+0xb20>
    7c06:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7c0a:	4648      	mov	r0, r9
    7c0c:	4631      	mov	r1, r6
    7c0e:	320c      	adds	r2, #12
    7c10:	f7fe fcee 	bl	65f0 <__sprint_r>
    7c14:	2800      	cmp	r0, #0
    7c16:	f47e ae19 	bne.w	684c <_vfprintf_r+0x240>
    7c1a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7c1e:	3304      	adds	r3, #4
    7c20:	991a      	ldr	r1, [sp, #104]	; 0x68
    7c22:	9813      	ldr	r0, [sp, #76]	; 0x4c
    7c24:	6059      	str	r1, [r3, #4]
    7c26:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7c2a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7c2e:	6018      	str	r0, [r3, #0]
    7c30:	3201      	adds	r2, #1
    7c32:	981a      	ldr	r0, [sp, #104]	; 0x68
    7c34:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7c38:	1809      	adds	r1, r1, r0
    7c3a:	2a07      	cmp	r2, #7
    7c3c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7c40:	f73f ab46 	bgt.w	72d0 <_vfprintf_r+0xcc4>
    7c44:	3308      	adds	r3, #8
    7c46:	f7fe bfa8 	b.w	6b9a <_vfprintf_r+0x58e>
    7c4a:	2100      	movs	r1, #0
    7c4c:	9117      	str	r1, [sp, #92]	; 0x5c
    7c4e:	f7fd f9cb 	bl	4fe8 <strlen>
    7c52:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    7c56:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    7c5a:	9010      	str	r0, [sp, #64]	; 0x40
    7c5c:	920c      	str	r2, [sp, #48]	; 0x30
    7c5e:	f7fe bea4 	b.w	69aa <_vfprintf_r+0x39e>
    7c62:	462a      	mov	r2, r5
    7c64:	4645      	mov	r5, r8
    7c66:	4690      	mov	r8, r2
    7c68:	605f      	str	r7, [r3, #4]
    7c6a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7c6e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7c72:	3201      	adds	r2, #1
    7c74:	f8c3 8000 	str.w	r8, [r3]
    7c78:	19c9      	adds	r1, r1, r7
    7c7a:	2a07      	cmp	r2, #7
    7c7c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7c80:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7c84:	dcbf      	bgt.n	7c06 <_vfprintf_r+0x15fa>
    7c86:	3308      	adds	r3, #8
    7c88:	e7ca      	b.n	7c20 <_vfprintf_r+0x1614>
    7c8a:	9a18      	ldr	r2, [sp, #96]	; 0x60
    7c8c:	9913      	ldr	r1, [sp, #76]	; 0x4c
    7c8e:	1a51      	subs	r1, r2, r1
    7c90:	9110      	str	r1, [sp, #64]	; 0x40
    7c92:	f7fe be82 	b.w	699a <_vfprintf_r+0x38e>
    7c96:	4648      	mov	r0, r9
    7c98:	4631      	mov	r1, r6
    7c9a:	f000 f949 	bl	7f30 <__swsetup_r>
    7c9e:	2800      	cmp	r0, #0
    7ca0:	f47e add8 	bne.w	6854 <_vfprintf_r+0x248>
    7ca4:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    7ca8:	fa1f f38c 	uxth.w	r3, ip
    7cac:	f7fe bcf6 	b.w	669c <_vfprintf_r+0x90>
    7cb0:	2f06      	cmp	r7, #6
    7cb2:	bf28      	it	cs
    7cb4:	2706      	movcs	r7, #6
    7cb6:	f64b 4140 	movw	r1, #48192	; 0xbc40
    7cba:	f2c0 0100 	movt	r1, #0
    7cbe:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    7cc2:	9710      	str	r7, [sp, #64]	; 0x40
    7cc4:	9113      	str	r1, [sp, #76]	; 0x4c
    7cc6:	920c      	str	r2, [sp, #48]	; 0x30
    7cc8:	f7fe bfe8 	b.w	6c9c <_vfprintf_r+0x690>
    7ccc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7cd0:	4648      	mov	r0, r9
    7cd2:	4631      	mov	r1, r6
    7cd4:	320c      	adds	r2, #12
    7cd6:	f7fe fc8b 	bl	65f0 <__sprint_r>
    7cda:	2800      	cmp	r0, #0
    7cdc:	f47e adb6 	bne.w	684c <_vfprintf_r+0x240>
    7ce0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7ce4:	3304      	adds	r3, #4
    7ce6:	f7ff bbc8 	b.w	747a <_vfprintf_r+0xe6e>
    7cea:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7cee:	4648      	mov	r0, r9
    7cf0:	4631      	mov	r1, r6
    7cf2:	320c      	adds	r2, #12
    7cf4:	f7fe fc7c 	bl	65f0 <__sprint_r>
    7cf8:	2800      	cmp	r0, #0
    7cfa:	f47e ada7 	bne.w	684c <_vfprintf_r+0x240>
    7cfe:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7d02:	3304      	adds	r3, #4
    7d04:	f7ff bace 	b.w	72a4 <_vfprintf_r+0xc98>
    7d08:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7d0c:	4648      	mov	r0, r9
    7d0e:	4631      	mov	r1, r6
    7d10:	320c      	adds	r2, #12
    7d12:	f7fe fc6d 	bl	65f0 <__sprint_r>
    7d16:	2800      	cmp	r0, #0
    7d18:	f47e ad98 	bne.w	684c <_vfprintf_r+0x240>
    7d1c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7d20:	3404      	adds	r4, #4
    7d22:	f7ff baa9 	b.w	7278 <_vfprintf_r+0xc6c>
    7d26:	9710      	str	r7, [sp, #64]	; 0x40
    7d28:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    7d2c:	9017      	str	r0, [sp, #92]	; 0x5c
    7d2e:	970c      	str	r7, [sp, #48]	; 0x30
    7d30:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    7d34:	f7fe be39 	b.w	69aa <_vfprintf_r+0x39e>
    7d38:	9916      	ldr	r1, [sp, #88]	; 0x58
    7d3a:	2965      	cmp	r1, #101	; 0x65
    7d3c:	bf14      	ite	ne
    7d3e:	2300      	movne	r3, #0
    7d40:	2301      	moveq	r3, #1
    7d42:	2945      	cmp	r1, #69	; 0x45
    7d44:	bf08      	it	eq
    7d46:	f043 0301 	orreq.w	r3, r3, #1
    7d4a:	2b00      	cmp	r3, #0
    7d4c:	d046      	beq.n	7ddc <_vfprintf_r+0x17d0>
    7d4e:	f107 0c01 	add.w	ip, r7, #1
    7d52:	2302      	movs	r3, #2
    7d54:	e621      	b.n	799a <_vfprintf_r+0x138e>
    7d56:	9b16      	ldr	r3, [sp, #88]	; 0x58
    7d58:	2b65      	cmp	r3, #101	; 0x65
    7d5a:	dd76      	ble.n	7e4a <_vfprintf_r+0x183e>
    7d5c:	9a16      	ldr	r2, [sp, #88]	; 0x58
    7d5e:	2a66      	cmp	r2, #102	; 0x66
    7d60:	bf1c      	itt	ne
    7d62:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
    7d66:	9310      	strne	r3, [sp, #64]	; 0x40
    7d68:	f000 8083 	beq.w	7e72 <_vfprintf_r+0x1866>
    7d6c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    7d6e:	9810      	ldr	r0, [sp, #64]	; 0x40
    7d70:	4283      	cmp	r3, r0
    7d72:	dc6e      	bgt.n	7e52 <_vfprintf_r+0x1846>
    7d74:	990a      	ldr	r1, [sp, #40]	; 0x28
    7d76:	f011 0f01 	tst.w	r1, #1
    7d7a:	f040 808e 	bne.w	7e9a <_vfprintf_r+0x188e>
    7d7e:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    7d82:	2367      	movs	r3, #103	; 0x67
    7d84:	920c      	str	r2, [sp, #48]	; 0x30
    7d86:	9316      	str	r3, [sp, #88]	; 0x58
    7d88:	e691      	b.n	7aae <_vfprintf_r+0x14a2>
    7d8a:	2700      	movs	r7, #0
    7d8c:	461d      	mov	r5, r3
    7d8e:	f7fe bce9 	b.w	6764 <_vfprintf_r+0x158>
    7d92:	9910      	ldr	r1, [sp, #64]	; 0x40
    7d94:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    7d98:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    7d9c:	910c      	str	r1, [sp, #48]	; 0x30
    7d9e:	f7fe be04 	b.w	69aa <_vfprintf_r+0x39e>
    7da2:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
    7da6:	459b      	cmp	fp, r3
    7da8:	bf98      	it	ls
    7daa:	469b      	movls	fp, r3
    7dac:	f67f ae39 	bls.w	7a22 <_vfprintf_r+0x1416>
    7db0:	2230      	movs	r2, #48	; 0x30
    7db2:	f803 2b01 	strb.w	r2, [r3], #1
    7db6:	459b      	cmp	fp, r3
    7db8:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
    7dbc:	d8f9      	bhi.n	7db2 <_vfprintf_r+0x17a6>
    7dbe:	e630      	b.n	7a22 <_vfprintf_r+0x1416>
    7dc0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7dc4:	4648      	mov	r0, r9
    7dc6:	4631      	mov	r1, r6
    7dc8:	320c      	adds	r2, #12
    7dca:	f7fe fc11 	bl	65f0 <__sprint_r>
    7dce:	2800      	cmp	r0, #0
    7dd0:	f47e ad3c 	bne.w	684c <_vfprintf_r+0x240>
    7dd4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7dd8:	3304      	adds	r3, #4
    7dda:	e508      	b.n	77ee <_vfprintf_r+0x11e2>
    7ddc:	46bc      	mov	ip, r7
    7dde:	3302      	adds	r3, #2
    7de0:	e5db      	b.n	799a <_vfprintf_r+0x138e>
    7de2:	3707      	adds	r7, #7
    7de4:	e5b9      	b.n	795a <_vfprintf_r+0x134e>
    7de6:	f246 6c67 	movw	ip, #26215	; 0x6667
    7dea:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
    7dee:	3103      	adds	r1, #3
    7df0:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    7df4:	fb8c 2003 	smull	r2, r0, ip, r3
    7df8:	17da      	asrs	r2, r3, #31
    7dfa:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
    7dfe:	eb02 0082 	add.w	r0, r2, r2, lsl #2
    7e02:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
    7e06:	4613      	mov	r3, r2
    7e08:	3030      	adds	r0, #48	; 0x30
    7e0a:	2a09      	cmp	r2, #9
    7e0c:	f801 0d01 	strb.w	r0, [r1, #-1]!
    7e10:	dcf0      	bgt.n	7df4 <_vfprintf_r+0x17e8>
    7e12:	3330      	adds	r3, #48	; 0x30
    7e14:	1e48      	subs	r0, r1, #1
    7e16:	b2da      	uxtb	r2, r3
    7e18:	f801 2c01 	strb.w	r2, [r1, #-1]
    7e1c:	9b07      	ldr	r3, [sp, #28]
    7e1e:	4283      	cmp	r3, r0
    7e20:	d96a      	bls.n	7ef8 <_vfprintf_r+0x18ec>
    7e22:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    7e26:	3303      	adds	r3, #3
    7e28:	e001      	b.n	7e2e <_vfprintf_r+0x1822>
    7e2a:	f811 2b01 	ldrb.w	r2, [r1], #1
    7e2e:	f803 2c01 	strb.w	r2, [r3, #-1]
    7e32:	461a      	mov	r2, r3
    7e34:	f8dd c01c 	ldr.w	ip, [sp, #28]
    7e38:	3301      	adds	r3, #1
    7e3a:	458c      	cmp	ip, r1
    7e3c:	d8f5      	bhi.n	7e2a <_vfprintf_r+0x181e>
    7e3e:	e625      	b.n	7a8c <_vfprintf_r+0x1480>
    7e40:	222d      	movs	r2, #45	; 0x2d
    7e42:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
    7e46:	9217      	str	r2, [sp, #92]	; 0x5c
    7e48:	e598      	b.n	797c <_vfprintf_r+0x1370>
    7e4a:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    7e4e:	9010      	str	r0, [sp, #64]	; 0x40
    7e50:	e603      	b.n	7a5a <_vfprintf_r+0x144e>
    7e52:	9b10      	ldr	r3, [sp, #64]	; 0x40
    7e54:	991a      	ldr	r1, [sp, #104]	; 0x68
    7e56:	2b00      	cmp	r3, #0
    7e58:	bfda      	itte	le
    7e5a:	9810      	ldrle	r0, [sp, #64]	; 0x40
    7e5c:	f1c0 0302 	rsble	r3, r0, #2
    7e60:	2301      	movgt	r3, #1
    7e62:	185b      	adds	r3, r3, r1
    7e64:	2267      	movs	r2, #103	; 0x67
    7e66:	9310      	str	r3, [sp, #64]	; 0x40
    7e68:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    7e6c:	9216      	str	r2, [sp, #88]	; 0x58
    7e6e:	930c      	str	r3, [sp, #48]	; 0x30
    7e70:	e61d      	b.n	7aae <_vfprintf_r+0x14a2>
    7e72:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    7e76:	2800      	cmp	r0, #0
    7e78:	9010      	str	r0, [sp, #64]	; 0x40
    7e7a:	dd31      	ble.n	7ee0 <_vfprintf_r+0x18d4>
    7e7c:	b91f      	cbnz	r7, 7e86 <_vfprintf_r+0x187a>
    7e7e:	990a      	ldr	r1, [sp, #40]	; 0x28
    7e80:	f011 0f01 	tst.w	r1, #1
    7e84:	d00e      	beq.n	7ea4 <_vfprintf_r+0x1898>
    7e86:	9810      	ldr	r0, [sp, #64]	; 0x40
    7e88:	2166      	movs	r1, #102	; 0x66
    7e8a:	9116      	str	r1, [sp, #88]	; 0x58
    7e8c:	1c43      	adds	r3, r0, #1
    7e8e:	19db      	adds	r3, r3, r7
    7e90:	9310      	str	r3, [sp, #64]	; 0x40
    7e92:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    7e96:	920c      	str	r2, [sp, #48]	; 0x30
    7e98:	e609      	b.n	7aae <_vfprintf_r+0x14a2>
    7e9a:	9810      	ldr	r0, [sp, #64]	; 0x40
    7e9c:	2167      	movs	r1, #103	; 0x67
    7e9e:	9116      	str	r1, [sp, #88]	; 0x58
    7ea0:	3001      	adds	r0, #1
    7ea2:	9010      	str	r0, [sp, #64]	; 0x40
    7ea4:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    7ea8:	920c      	str	r2, [sp, #48]	; 0x30
    7eaa:	e600      	b.n	7aae <_vfprintf_r+0x14a2>
    7eac:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7eae:	781a      	ldrb	r2, [r3, #0]
    7eb0:	680f      	ldr	r7, [r1, #0]
    7eb2:	3104      	adds	r1, #4
    7eb4:	910b      	str	r1, [sp, #44]	; 0x2c
    7eb6:	2f00      	cmp	r7, #0
    7eb8:	bfb8      	it	lt
    7eba:	f04f 37ff 	movlt.w	r7, #4294967295
    7ebe:	f7fe bc50 	b.w	6762 <_vfprintf_r+0x156>
    7ec2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7ec4:	f012 0f01 	tst.w	r2, #1
    7ec8:	bf04      	itt	eq
    7eca:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
    7ece:	930c      	streq	r3, [sp, #48]	; 0x30
    7ed0:	f43f aded 	beq.w	7aae <_vfprintf_r+0x14a2>
    7ed4:	e5e5      	b.n	7aa2 <_vfprintf_r+0x1496>
    7ed6:	222d      	movs	r2, #45	; 0x2d
    7ed8:	425b      	negs	r3, r3
    7eda:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    7ede:	e5c9      	b.n	7a74 <_vfprintf_r+0x1468>
    7ee0:	b977      	cbnz	r7, 7f00 <_vfprintf_r+0x18f4>
    7ee2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7ee4:	f013 0f01 	tst.w	r3, #1
    7ee8:	d10a      	bne.n	7f00 <_vfprintf_r+0x18f4>
    7eea:	f04f 0c01 	mov.w	ip, #1
    7eee:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    7ef2:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    7ef6:	e5da      	b.n	7aae <_vfprintf_r+0x14a2>
    7ef8:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    7efc:	3202      	adds	r2, #2
    7efe:	e5c5      	b.n	7a8c <_vfprintf_r+0x1480>
    7f00:	3702      	adds	r7, #2
    7f02:	2166      	movs	r1, #102	; 0x66
    7f04:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    7f08:	9710      	str	r7, [sp, #64]	; 0x40
    7f0a:	9116      	str	r1, [sp, #88]	; 0x58
    7f0c:	920c      	str	r2, [sp, #48]	; 0x30
    7f0e:	e5ce      	b.n	7aae <_vfprintf_r+0x14a2>
    7f10:	0000bc5c 	.word	0x0000bc5c

00007f14 <vfprintf>:
    7f14:	b410      	push	{r4}
    7f16:	f240 0438 	movw	r4, #56	; 0x38
    7f1a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    7f1e:	468c      	mov	ip, r1
    7f20:	4613      	mov	r3, r2
    7f22:	4601      	mov	r1, r0
    7f24:	4662      	mov	r2, ip
    7f26:	6820      	ldr	r0, [r4, #0]
    7f28:	bc10      	pop	{r4}
    7f2a:	f7fe bb6f 	b.w	660c <_vfprintf_r>
    7f2e:	bf00      	nop

00007f30 <__swsetup_r>:
    7f30:	b570      	push	{r4, r5, r6, lr}
    7f32:	f240 0538 	movw	r5, #56	; 0x38
    7f36:	f2c2 0500 	movt	r5, #8192	; 0x2000
    7f3a:	4606      	mov	r6, r0
    7f3c:	460c      	mov	r4, r1
    7f3e:	6828      	ldr	r0, [r5, #0]
    7f40:	b110      	cbz	r0, 7f48 <__swsetup_r+0x18>
    7f42:	6983      	ldr	r3, [r0, #24]
    7f44:	2b00      	cmp	r3, #0
    7f46:	d036      	beq.n	7fb6 <__swsetup_r+0x86>
    7f48:	f64b 437c 	movw	r3, #48252	; 0xbc7c
    7f4c:	f2c0 0300 	movt	r3, #0
    7f50:	429c      	cmp	r4, r3
    7f52:	d038      	beq.n	7fc6 <__swsetup_r+0x96>
    7f54:	f64b 439c 	movw	r3, #48284	; 0xbc9c
    7f58:	f2c0 0300 	movt	r3, #0
    7f5c:	429c      	cmp	r4, r3
    7f5e:	d041      	beq.n	7fe4 <__swsetup_r+0xb4>
    7f60:	f64b 43bc 	movw	r3, #48316	; 0xbcbc
    7f64:	f2c0 0300 	movt	r3, #0
    7f68:	429c      	cmp	r4, r3
    7f6a:	bf04      	itt	eq
    7f6c:	682b      	ldreq	r3, [r5, #0]
    7f6e:	68dc      	ldreq	r4, [r3, #12]
    7f70:	89a2      	ldrh	r2, [r4, #12]
    7f72:	4611      	mov	r1, r2
    7f74:	b293      	uxth	r3, r2
    7f76:	f013 0f08 	tst.w	r3, #8
    7f7a:	4618      	mov	r0, r3
    7f7c:	bf18      	it	ne
    7f7e:	6922      	ldrne	r2, [r4, #16]
    7f80:	d033      	beq.n	7fea <__swsetup_r+0xba>
    7f82:	b31a      	cbz	r2, 7fcc <__swsetup_r+0x9c>
    7f84:	f013 0101 	ands.w	r1, r3, #1
    7f88:	d007      	beq.n	7f9a <__swsetup_r+0x6a>
    7f8a:	6963      	ldr	r3, [r4, #20]
    7f8c:	2100      	movs	r1, #0
    7f8e:	60a1      	str	r1, [r4, #8]
    7f90:	425b      	negs	r3, r3
    7f92:	61a3      	str	r3, [r4, #24]
    7f94:	b142      	cbz	r2, 7fa8 <__swsetup_r+0x78>
    7f96:	2000      	movs	r0, #0
    7f98:	bd70      	pop	{r4, r5, r6, pc}
    7f9a:	f013 0f02 	tst.w	r3, #2
    7f9e:	bf08      	it	eq
    7fa0:	6961      	ldreq	r1, [r4, #20]
    7fa2:	60a1      	str	r1, [r4, #8]
    7fa4:	2a00      	cmp	r2, #0
    7fa6:	d1f6      	bne.n	7f96 <__swsetup_r+0x66>
    7fa8:	89a3      	ldrh	r3, [r4, #12]
    7faa:	f013 0f80 	tst.w	r3, #128	; 0x80
    7fae:	d0f2      	beq.n	7f96 <__swsetup_r+0x66>
    7fb0:	f04f 30ff 	mov.w	r0, #4294967295
    7fb4:	bd70      	pop	{r4, r5, r6, pc}
    7fb6:	f001 f98b 	bl	92d0 <__sinit>
    7fba:	f64b 437c 	movw	r3, #48252	; 0xbc7c
    7fbe:	f2c0 0300 	movt	r3, #0
    7fc2:	429c      	cmp	r4, r3
    7fc4:	d1c6      	bne.n	7f54 <__swsetup_r+0x24>
    7fc6:	682b      	ldr	r3, [r5, #0]
    7fc8:	685c      	ldr	r4, [r3, #4]
    7fca:	e7d1      	b.n	7f70 <__swsetup_r+0x40>
    7fcc:	f403 7120 	and.w	r1, r3, #640	; 0x280
    7fd0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    7fd4:	d0d6      	beq.n	7f84 <__swsetup_r+0x54>
    7fd6:	4630      	mov	r0, r6
    7fd8:	4621      	mov	r1, r4
    7fda:	f001 fd01 	bl	99e0 <__smakebuf_r>
    7fde:	89a3      	ldrh	r3, [r4, #12]
    7fe0:	6922      	ldr	r2, [r4, #16]
    7fe2:	e7cf      	b.n	7f84 <__swsetup_r+0x54>
    7fe4:	682b      	ldr	r3, [r5, #0]
    7fe6:	689c      	ldr	r4, [r3, #8]
    7fe8:	e7c2      	b.n	7f70 <__swsetup_r+0x40>
    7fea:	f013 0f10 	tst.w	r3, #16
    7fee:	d0df      	beq.n	7fb0 <__swsetup_r+0x80>
    7ff0:	f013 0f04 	tst.w	r3, #4
    7ff4:	bf08      	it	eq
    7ff6:	6922      	ldreq	r2, [r4, #16]
    7ff8:	d017      	beq.n	802a <__swsetup_r+0xfa>
    7ffa:	6b61      	ldr	r1, [r4, #52]	; 0x34
    7ffc:	b151      	cbz	r1, 8014 <__swsetup_r+0xe4>
    7ffe:	f104 0344 	add.w	r3, r4, #68	; 0x44
    8002:	4299      	cmp	r1, r3
    8004:	d003      	beq.n	800e <__swsetup_r+0xde>
    8006:	4630      	mov	r0, r6
    8008:	f001 f9e6 	bl	93d8 <_free_r>
    800c:	89a2      	ldrh	r2, [r4, #12]
    800e:	b290      	uxth	r0, r2
    8010:	2300      	movs	r3, #0
    8012:	6363      	str	r3, [r4, #52]	; 0x34
    8014:	6922      	ldr	r2, [r4, #16]
    8016:	f64f 71db 	movw	r1, #65499	; 0xffdb
    801a:	f2c0 0100 	movt	r1, #0
    801e:	2300      	movs	r3, #0
    8020:	ea00 0101 	and.w	r1, r0, r1
    8024:	6063      	str	r3, [r4, #4]
    8026:	81a1      	strh	r1, [r4, #12]
    8028:	6022      	str	r2, [r4, #0]
    802a:	f041 0308 	orr.w	r3, r1, #8
    802e:	81a3      	strh	r3, [r4, #12]
    8030:	b29b      	uxth	r3, r3
    8032:	e7a6      	b.n	7f82 <__swsetup_r+0x52>
    8034:	0000      	lsls	r0, r0, #0
	...

00008038 <quorem>:
    8038:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    803c:	6903      	ldr	r3, [r0, #16]
    803e:	690e      	ldr	r6, [r1, #16]
    8040:	4682      	mov	sl, r0
    8042:	4689      	mov	r9, r1
    8044:	429e      	cmp	r6, r3
    8046:	f300 8083 	bgt.w	8150 <quorem+0x118>
    804a:	1cf2      	adds	r2, r6, #3
    804c:	f101 0514 	add.w	r5, r1, #20
    8050:	f100 0414 	add.w	r4, r0, #20
    8054:	3e01      	subs	r6, #1
    8056:	0092      	lsls	r2, r2, #2
    8058:	188b      	adds	r3, r1, r2
    805a:	1812      	adds	r2, r2, r0
    805c:	f103 0804 	add.w	r8, r3, #4
    8060:	6859      	ldr	r1, [r3, #4]
    8062:	6850      	ldr	r0, [r2, #4]
    8064:	3101      	adds	r1, #1
    8066:	f002 fe9b 	bl	ada0 <__aeabi_uidiv>
    806a:	4607      	mov	r7, r0
    806c:	2800      	cmp	r0, #0
    806e:	d039      	beq.n	80e4 <quorem+0xac>
    8070:	2300      	movs	r3, #0
    8072:	469c      	mov	ip, r3
    8074:	461a      	mov	r2, r3
    8076:	58e9      	ldr	r1, [r5, r3]
    8078:	58e0      	ldr	r0, [r4, r3]
    807a:	fa1f fe81 	uxth.w	lr, r1
    807e:	ea4f 4b11 	mov.w	fp, r1, lsr #16
    8082:	b281      	uxth	r1, r0
    8084:	fb0e ce07 	mla	lr, lr, r7, ip
    8088:	1851      	adds	r1, r2, r1
    808a:	fb0b fc07 	mul.w	ip, fp, r7
    808e:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
    8092:	fa1f fe8e 	uxth.w	lr, lr
    8096:	ebce 0101 	rsb	r1, lr, r1
    809a:	fa1f f28c 	uxth.w	r2, ip
    809e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    80a2:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    80a6:	fa1f fe81 	uxth.w	lr, r1
    80aa:	eb02 4221 	add.w	r2, r2, r1, asr #16
    80ae:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
    80b2:	50e1      	str	r1, [r4, r3]
    80b4:	3304      	adds	r3, #4
    80b6:	1412      	asrs	r2, r2, #16
    80b8:	1959      	adds	r1, r3, r5
    80ba:	4588      	cmp	r8, r1
    80bc:	d2db      	bcs.n	8076 <quorem+0x3e>
    80be:	1d32      	adds	r2, r6, #4
    80c0:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    80c4:	6859      	ldr	r1, [r3, #4]
    80c6:	b969      	cbnz	r1, 80e4 <quorem+0xac>
    80c8:	429c      	cmp	r4, r3
    80ca:	d209      	bcs.n	80e0 <quorem+0xa8>
    80cc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    80d0:	b112      	cbz	r2, 80d8 <quorem+0xa0>
    80d2:	e005      	b.n	80e0 <quorem+0xa8>
    80d4:	681a      	ldr	r2, [r3, #0]
    80d6:	b91a      	cbnz	r2, 80e0 <quorem+0xa8>
    80d8:	3b04      	subs	r3, #4
    80da:	3e01      	subs	r6, #1
    80dc:	429c      	cmp	r4, r3
    80de:	d3f9      	bcc.n	80d4 <quorem+0x9c>
    80e0:	f8ca 6010 	str.w	r6, [sl, #16]
    80e4:	4649      	mov	r1, r9
    80e6:	4650      	mov	r0, sl
    80e8:	f001 fdd0 	bl	9c8c <__mcmp>
    80ec:	2800      	cmp	r0, #0
    80ee:	db2c      	blt.n	814a <quorem+0x112>
    80f0:	2300      	movs	r3, #0
    80f2:	3701      	adds	r7, #1
    80f4:	469c      	mov	ip, r3
    80f6:	58ea      	ldr	r2, [r5, r3]
    80f8:	58e0      	ldr	r0, [r4, r3]
    80fa:	b291      	uxth	r1, r2
    80fc:	0c12      	lsrs	r2, r2, #16
    80fe:	fa1f f980 	uxth.w	r9, r0
    8102:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    8106:	ebc1 0109 	rsb	r1, r1, r9
    810a:	4461      	add	r1, ip
    810c:	eb02 4221 	add.w	r2, r2, r1, asr #16
    8110:	b289      	uxth	r1, r1
    8112:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
    8116:	50e1      	str	r1, [r4, r3]
    8118:	3304      	adds	r3, #4
    811a:	ea4f 4c22 	mov.w	ip, r2, asr #16
    811e:	195a      	adds	r2, r3, r5
    8120:	4590      	cmp	r8, r2
    8122:	d2e8      	bcs.n	80f6 <quorem+0xbe>
    8124:	1d32      	adds	r2, r6, #4
    8126:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    812a:	6859      	ldr	r1, [r3, #4]
    812c:	b969      	cbnz	r1, 814a <quorem+0x112>
    812e:	429c      	cmp	r4, r3
    8130:	d209      	bcs.n	8146 <quorem+0x10e>
    8132:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    8136:	b112      	cbz	r2, 813e <quorem+0x106>
    8138:	e005      	b.n	8146 <quorem+0x10e>
    813a:	681a      	ldr	r2, [r3, #0]
    813c:	b91a      	cbnz	r2, 8146 <quorem+0x10e>
    813e:	3b04      	subs	r3, #4
    8140:	3e01      	subs	r6, #1
    8142:	429c      	cmp	r4, r3
    8144:	d3f9      	bcc.n	813a <quorem+0x102>
    8146:	f8ca 6010 	str.w	r6, [sl, #16]
    814a:	4638      	mov	r0, r7
    814c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8150:	2000      	movs	r0, #0
    8152:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8156:	bf00      	nop

00008158 <_dtoa_r>:
    8158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    815c:	6a46      	ldr	r6, [r0, #36]	; 0x24
    815e:	b0a1      	sub	sp, #132	; 0x84
    8160:	4604      	mov	r4, r0
    8162:	4690      	mov	r8, r2
    8164:	4699      	mov	r9, r3
    8166:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
    8168:	2e00      	cmp	r6, #0
    816a:	f000 8423 	beq.w	89b4 <_dtoa_r+0x85c>
    816e:	6832      	ldr	r2, [r6, #0]
    8170:	b182      	cbz	r2, 8194 <_dtoa_r+0x3c>
    8172:	6a61      	ldr	r1, [r4, #36]	; 0x24
    8174:	f04f 0c01 	mov.w	ip, #1
    8178:	6876      	ldr	r6, [r6, #4]
    817a:	4620      	mov	r0, r4
    817c:	680b      	ldr	r3, [r1, #0]
    817e:	6056      	str	r6, [r2, #4]
    8180:	684a      	ldr	r2, [r1, #4]
    8182:	4619      	mov	r1, r3
    8184:	fa0c f202 	lsl.w	r2, ip, r2
    8188:	609a      	str	r2, [r3, #8]
    818a:	f001 feb9 	bl	9f00 <_Bfree>
    818e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    8190:	2200      	movs	r2, #0
    8192:	601a      	str	r2, [r3, #0]
    8194:	f1b9 0600 	subs.w	r6, r9, #0
    8198:	db38      	blt.n	820c <_dtoa_r+0xb4>
    819a:	2300      	movs	r3, #0
    819c:	602b      	str	r3, [r5, #0]
    819e:	f240 0300 	movw	r3, #0
    81a2:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    81a6:	461a      	mov	r2, r3
    81a8:	ea06 0303 	and.w	r3, r6, r3
    81ac:	4293      	cmp	r3, r2
    81ae:	d017      	beq.n	81e0 <_dtoa_r+0x88>
    81b0:	2200      	movs	r2, #0
    81b2:	2300      	movs	r3, #0
    81b4:	4640      	mov	r0, r8
    81b6:	4649      	mov	r1, r9
    81b8:	e9cd 8906 	strd	r8, r9, [sp, #24]
    81bc:	f002 ff84 	bl	b0c8 <__aeabi_dcmpeq>
    81c0:	2800      	cmp	r0, #0
    81c2:	d029      	beq.n	8218 <_dtoa_r+0xc0>
    81c4:	982c      	ldr	r0, [sp, #176]	; 0xb0
    81c6:	2301      	movs	r3, #1
    81c8:	992e      	ldr	r1, [sp, #184]	; 0xb8
    81ca:	6003      	str	r3, [r0, #0]
    81cc:	2900      	cmp	r1, #0
    81ce:	f000 80d0 	beq.w	8372 <_dtoa_r+0x21a>
    81d2:	4b79      	ldr	r3, [pc, #484]	; (83b8 <_dtoa_r+0x260>)
    81d4:	1e58      	subs	r0, r3, #1
    81d6:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    81d8:	6013      	str	r3, [r2, #0]
    81da:	b021      	add	sp, #132	; 0x84
    81dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    81e0:	982c      	ldr	r0, [sp, #176]	; 0xb0
    81e2:	f242 730f 	movw	r3, #9999	; 0x270f
    81e6:	6003      	str	r3, [r0, #0]
    81e8:	f1b8 0f00 	cmp.w	r8, #0
    81ec:	f000 8095 	beq.w	831a <_dtoa_r+0x1c2>
    81f0:	f64b 4078 	movw	r0, #48248	; 0xbc78
    81f4:	f2c0 0000 	movt	r0, #0
    81f8:	992e      	ldr	r1, [sp, #184]	; 0xb8
    81fa:	2900      	cmp	r1, #0
    81fc:	d0ed      	beq.n	81da <_dtoa_r+0x82>
    81fe:	78c2      	ldrb	r2, [r0, #3]
    8200:	1cc3      	adds	r3, r0, #3
    8202:	2a00      	cmp	r2, #0
    8204:	d0e7      	beq.n	81d6 <_dtoa_r+0x7e>
    8206:	f100 0308 	add.w	r3, r0, #8
    820a:	e7e4      	b.n	81d6 <_dtoa_r+0x7e>
    820c:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
    8210:	2301      	movs	r3, #1
    8212:	46b1      	mov	r9, r6
    8214:	602b      	str	r3, [r5, #0]
    8216:	e7c2      	b.n	819e <_dtoa_r+0x46>
    8218:	4620      	mov	r0, r4
    821a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    821e:	a91e      	add	r1, sp, #120	; 0x78
    8220:	9100      	str	r1, [sp, #0]
    8222:	a91f      	add	r1, sp, #124	; 0x7c
    8224:	9101      	str	r1, [sp, #4]
    8226:	f001 febd 	bl	9fa4 <__d2b>
    822a:	f3c6 550a 	ubfx	r5, r6, #20, #11
    822e:	4683      	mov	fp, r0
    8230:	2d00      	cmp	r5, #0
    8232:	d07e      	beq.n	8332 <_dtoa_r+0x1da>
    8234:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    8238:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
    823c:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    823e:	3d07      	subs	r5, #7
    8240:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
    8244:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    8248:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
    824c:	2300      	movs	r3, #0
    824e:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
    8252:	9319      	str	r3, [sp, #100]	; 0x64
    8254:	f240 0300 	movw	r3, #0
    8258:	2200      	movs	r2, #0
    825a:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
    825e:	f7fb fafb 	bl	3858 <__aeabi_dsub>
    8262:	a34f      	add	r3, pc, #316	; (adr r3, 83a0 <_dtoa_r+0x248>)
    8264:	e9d3 2300 	ldrd	r2, r3, [r3]
    8268:	f7fb fcaa 	bl	3bc0 <__aeabi_dmul>
    826c:	a34e      	add	r3, pc, #312	; (adr r3, 83a8 <_dtoa_r+0x250>)
    826e:	e9d3 2300 	ldrd	r2, r3, [r3]
    8272:	f7fb faf3 	bl	385c <__adddf3>
    8276:	e9cd 0108 	strd	r0, r1, [sp, #32]
    827a:	4628      	mov	r0, r5
    827c:	f7fb fc3a 	bl	3af4 <__aeabi_i2d>
    8280:	a34b      	add	r3, pc, #300	; (adr r3, 83b0 <_dtoa_r+0x258>)
    8282:	e9d3 2300 	ldrd	r2, r3, [r3]
    8286:	f7fb fc9b 	bl	3bc0 <__aeabi_dmul>
    828a:	4602      	mov	r2, r0
    828c:	460b      	mov	r3, r1
    828e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    8292:	f7fb fae3 	bl	385c <__adddf3>
    8296:	e9cd 0108 	strd	r0, r1, [sp, #32]
    829a:	f002 ff47 	bl	b12c <__aeabi_d2iz>
    829e:	2200      	movs	r2, #0
    82a0:	2300      	movs	r3, #0
    82a2:	4606      	mov	r6, r0
    82a4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    82a8:	f002 ff18 	bl	b0dc <__aeabi_dcmplt>
    82ac:	b140      	cbz	r0, 82c0 <_dtoa_r+0x168>
    82ae:	4630      	mov	r0, r6
    82b0:	f7fb fc20 	bl	3af4 <__aeabi_i2d>
    82b4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    82b8:	f002 ff06 	bl	b0c8 <__aeabi_dcmpeq>
    82bc:	b900      	cbnz	r0, 82c0 <_dtoa_r+0x168>
    82be:	3e01      	subs	r6, #1
    82c0:	2e16      	cmp	r6, #22
    82c2:	d95b      	bls.n	837c <_dtoa_r+0x224>
    82c4:	2301      	movs	r3, #1
    82c6:	9318      	str	r3, [sp, #96]	; 0x60
    82c8:	3f01      	subs	r7, #1
    82ca:	ebb7 0a05 	subs.w	sl, r7, r5
    82ce:	bf42      	ittt	mi
    82d0:	f1ca 0a00 	rsbmi	sl, sl, #0
    82d4:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
    82d8:	f04f 0a00 	movmi.w	sl, #0
    82dc:	d401      	bmi.n	82e2 <_dtoa_r+0x18a>
    82de:	2200      	movs	r2, #0
    82e0:	920f      	str	r2, [sp, #60]	; 0x3c
    82e2:	2e00      	cmp	r6, #0
    82e4:	f2c0 8371 	blt.w	89ca <_dtoa_r+0x872>
    82e8:	44b2      	add	sl, r6
    82ea:	2300      	movs	r3, #0
    82ec:	9617      	str	r6, [sp, #92]	; 0x5c
    82ee:	9315      	str	r3, [sp, #84]	; 0x54
    82f0:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    82f2:	2b09      	cmp	r3, #9
    82f4:	d862      	bhi.n	83bc <_dtoa_r+0x264>
    82f6:	2b05      	cmp	r3, #5
    82f8:	f340 8677 	ble.w	8fea <_dtoa_r+0xe92>
    82fc:	982a      	ldr	r0, [sp, #168]	; 0xa8
    82fe:	2700      	movs	r7, #0
    8300:	3804      	subs	r0, #4
    8302:	902a      	str	r0, [sp, #168]	; 0xa8
    8304:	992a      	ldr	r1, [sp, #168]	; 0xa8
    8306:	1e8b      	subs	r3, r1, #2
    8308:	2b03      	cmp	r3, #3
    830a:	f200 83dd 	bhi.w	8ac8 <_dtoa_r+0x970>
    830e:	e8df f013 	tbh	[pc, r3, lsl #1]
    8312:	03a5      	.short	0x03a5
    8314:	03d503d8 	.word	0x03d503d8
    8318:	03c4      	.short	0x03c4
    831a:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
    831e:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
    8322:	2e00      	cmp	r6, #0
    8324:	f47f af64 	bne.w	81f0 <_dtoa_r+0x98>
    8328:	f64b 406c 	movw	r0, #48236	; 0xbc6c
    832c:	f2c0 0000 	movt	r0, #0
    8330:	e762      	b.n	81f8 <_dtoa_r+0xa0>
    8332:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    8334:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    8336:	18fb      	adds	r3, r7, r3
    8338:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    833c:	1c9d      	adds	r5, r3, #2
    833e:	2d20      	cmp	r5, #32
    8340:	bfdc      	itt	le
    8342:	f1c5 0020 	rsble	r0, r5, #32
    8346:	fa08 f000 	lslle.w	r0, r8, r0
    834a:	dd08      	ble.n	835e <_dtoa_r+0x206>
    834c:	3b1e      	subs	r3, #30
    834e:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
    8352:	fa16 f202 	lsls.w	r2, r6, r2
    8356:	fa28 f303 	lsr.w	r3, r8, r3
    835a:	ea42 0003 	orr.w	r0, r2, r3
    835e:	f7fb fbb9 	bl	3ad4 <__aeabi_ui2d>
    8362:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
    8366:	2201      	movs	r2, #1
    8368:	3d03      	subs	r5, #3
    836a:	9219      	str	r2, [sp, #100]	; 0x64
    836c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    8370:	e770      	b.n	8254 <_dtoa_r+0xfc>
    8372:	f64b 4048 	movw	r0, #48200	; 0xbc48
    8376:	f2c0 0000 	movt	r0, #0
    837a:	e72e      	b.n	81da <_dtoa_r+0x82>
    837c:	f64b 5320 	movw	r3, #48416	; 0xbd20
    8380:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    8384:	f2c0 0300 	movt	r3, #0
    8388:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    838c:	e9d3 2300 	ldrd	r2, r3, [r3]
    8390:	f002 fea4 	bl	b0dc <__aeabi_dcmplt>
    8394:	2800      	cmp	r0, #0
    8396:	f040 8320 	bne.w	89da <_dtoa_r+0x882>
    839a:	9018      	str	r0, [sp, #96]	; 0x60
    839c:	e794      	b.n	82c8 <_dtoa_r+0x170>
    839e:	bf00      	nop
    83a0:	636f4361 	.word	0x636f4361
    83a4:	3fd287a7 	.word	0x3fd287a7
    83a8:	8b60c8b3 	.word	0x8b60c8b3
    83ac:	3fc68a28 	.word	0x3fc68a28
    83b0:	509f79fb 	.word	0x509f79fb
    83b4:	3fd34413 	.word	0x3fd34413
    83b8:	0000bc49 	.word	0x0000bc49
    83bc:	2300      	movs	r3, #0
    83be:	f04f 30ff 	mov.w	r0, #4294967295
    83c2:	461f      	mov	r7, r3
    83c4:	2101      	movs	r1, #1
    83c6:	932a      	str	r3, [sp, #168]	; 0xa8
    83c8:	9011      	str	r0, [sp, #68]	; 0x44
    83ca:	9116      	str	r1, [sp, #88]	; 0x58
    83cc:	9008      	str	r0, [sp, #32]
    83ce:	932b      	str	r3, [sp, #172]	; 0xac
    83d0:	6a65      	ldr	r5, [r4, #36]	; 0x24
    83d2:	2300      	movs	r3, #0
    83d4:	606b      	str	r3, [r5, #4]
    83d6:	4620      	mov	r0, r4
    83d8:	6869      	ldr	r1, [r5, #4]
    83da:	f001 fdad 	bl	9f38 <_Balloc>
    83de:	6a63      	ldr	r3, [r4, #36]	; 0x24
    83e0:	6028      	str	r0, [r5, #0]
    83e2:	681b      	ldr	r3, [r3, #0]
    83e4:	9310      	str	r3, [sp, #64]	; 0x40
    83e6:	2f00      	cmp	r7, #0
    83e8:	f000 815b 	beq.w	86a2 <_dtoa_r+0x54a>
    83ec:	2e00      	cmp	r6, #0
    83ee:	f340 842a 	ble.w	8c46 <_dtoa_r+0xaee>
    83f2:	f64b 5320 	movw	r3, #48416	; 0xbd20
    83f6:	f006 020f 	and.w	r2, r6, #15
    83fa:	f2c0 0300 	movt	r3, #0
    83fe:	1135      	asrs	r5, r6, #4
    8400:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    8404:	f015 0f10 	tst.w	r5, #16
    8408:	e9d3 0100 	ldrd	r0, r1, [r3]
    840c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8410:	f000 82e7 	beq.w	89e2 <_dtoa_r+0x88a>
    8414:	f64b 53f8 	movw	r3, #48632	; 0xbdf8
    8418:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    841c:	f2c0 0300 	movt	r3, #0
    8420:	f005 050f 	and.w	r5, r5, #15
    8424:	f04f 0803 	mov.w	r8, #3
    8428:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    842c:	f7fb fcf2 	bl	3e14 <__aeabi_ddiv>
    8430:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    8434:	b1bd      	cbz	r5, 8466 <_dtoa_r+0x30e>
    8436:	f64b 57f8 	movw	r7, #48632	; 0xbdf8
    843a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    843e:	f2c0 0700 	movt	r7, #0
    8442:	f015 0f01 	tst.w	r5, #1
    8446:	4610      	mov	r0, r2
    8448:	4619      	mov	r1, r3
    844a:	d007      	beq.n	845c <_dtoa_r+0x304>
    844c:	e9d7 2300 	ldrd	r2, r3, [r7]
    8450:	f108 0801 	add.w	r8, r8, #1
    8454:	f7fb fbb4 	bl	3bc0 <__aeabi_dmul>
    8458:	4602      	mov	r2, r0
    845a:	460b      	mov	r3, r1
    845c:	3708      	adds	r7, #8
    845e:	106d      	asrs	r5, r5, #1
    8460:	d1ef      	bne.n	8442 <_dtoa_r+0x2ea>
    8462:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    8466:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    846a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    846e:	f7fb fcd1 	bl	3e14 <__aeabi_ddiv>
    8472:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8476:	9918      	ldr	r1, [sp, #96]	; 0x60
    8478:	2900      	cmp	r1, #0
    847a:	f000 80de 	beq.w	863a <_dtoa_r+0x4e2>
    847e:	f240 0300 	movw	r3, #0
    8482:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8486:	2200      	movs	r2, #0
    8488:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    848c:	f04f 0500 	mov.w	r5, #0
    8490:	f002 fe24 	bl	b0dc <__aeabi_dcmplt>
    8494:	b108      	cbz	r0, 849a <_dtoa_r+0x342>
    8496:	f04f 0501 	mov.w	r5, #1
    849a:	9a08      	ldr	r2, [sp, #32]
    849c:	2a00      	cmp	r2, #0
    849e:	bfd4      	ite	le
    84a0:	2500      	movle	r5, #0
    84a2:	f005 0501 	andgt.w	r5, r5, #1
    84a6:	2d00      	cmp	r5, #0
    84a8:	f000 80c7 	beq.w	863a <_dtoa_r+0x4e2>
    84ac:	9b11      	ldr	r3, [sp, #68]	; 0x44
    84ae:	2b00      	cmp	r3, #0
    84b0:	f340 80f5 	ble.w	869e <_dtoa_r+0x546>
    84b4:	f240 0300 	movw	r3, #0
    84b8:	2200      	movs	r2, #0
    84ba:	f2c4 0324 	movt	r3, #16420	; 0x4024
    84be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    84c2:	f7fb fb7d 	bl	3bc0 <__aeabi_dmul>
    84c6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    84ca:	f108 0001 	add.w	r0, r8, #1
    84ce:	1e71      	subs	r1, r6, #1
    84d0:	9112      	str	r1, [sp, #72]	; 0x48
    84d2:	f7fb fb0f 	bl	3af4 <__aeabi_i2d>
    84d6:	4602      	mov	r2, r0
    84d8:	460b      	mov	r3, r1
    84da:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    84de:	f7fb fb6f 	bl	3bc0 <__aeabi_dmul>
    84e2:	f240 0300 	movw	r3, #0
    84e6:	2200      	movs	r2, #0
    84e8:	f2c4 031c 	movt	r3, #16412	; 0x401c
    84ec:	f7fb f9b6 	bl	385c <__adddf3>
    84f0:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
    84f4:	4680      	mov	r8, r0
    84f6:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
    84fa:	9b16      	ldr	r3, [sp, #88]	; 0x58
    84fc:	2b00      	cmp	r3, #0
    84fe:	f000 83ad 	beq.w	8c5c <_dtoa_r+0xb04>
    8502:	f64b 5320 	movw	r3, #48416	; 0xbd20
    8506:	f240 0100 	movw	r1, #0
    850a:	f2c0 0300 	movt	r3, #0
    850e:	2000      	movs	r0, #0
    8510:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
    8514:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    8518:	f8cd c00c 	str.w	ip, [sp, #12]
    851c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    8520:	f7fb fc78 	bl	3e14 <__aeabi_ddiv>
    8524:	4642      	mov	r2, r8
    8526:	464b      	mov	r3, r9
    8528:	9d10      	ldr	r5, [sp, #64]	; 0x40
    852a:	f7fb f995 	bl	3858 <__aeabi_dsub>
    852e:	4680      	mov	r8, r0
    8530:	4689      	mov	r9, r1
    8532:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8536:	f002 fdf9 	bl	b12c <__aeabi_d2iz>
    853a:	4607      	mov	r7, r0
    853c:	f7fb fada 	bl	3af4 <__aeabi_i2d>
    8540:	4602      	mov	r2, r0
    8542:	460b      	mov	r3, r1
    8544:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8548:	f7fb f986 	bl	3858 <__aeabi_dsub>
    854c:	f107 0330 	add.w	r3, r7, #48	; 0x30
    8550:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8554:	4640      	mov	r0, r8
    8556:	f805 3b01 	strb.w	r3, [r5], #1
    855a:	4649      	mov	r1, r9
    855c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    8560:	f002 fdda 	bl	b118 <__aeabi_dcmpgt>
    8564:	2800      	cmp	r0, #0
    8566:	f040 8213 	bne.w	8990 <_dtoa_r+0x838>
    856a:	f240 0100 	movw	r1, #0
    856e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    8572:	2000      	movs	r0, #0
    8574:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    8578:	f7fb f96e 	bl	3858 <__aeabi_dsub>
    857c:	4602      	mov	r2, r0
    857e:	460b      	mov	r3, r1
    8580:	4640      	mov	r0, r8
    8582:	4649      	mov	r1, r9
    8584:	f002 fdc8 	bl	b118 <__aeabi_dcmpgt>
    8588:	f8dd c00c 	ldr.w	ip, [sp, #12]
    858c:	2800      	cmp	r0, #0
    858e:	f040 83e7 	bne.w	8d60 <_dtoa_r+0xc08>
    8592:	f1bc 0f01 	cmp.w	ip, #1
    8596:	f340 8082 	ble.w	869e <_dtoa_r+0x546>
    859a:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
    859e:	2701      	movs	r7, #1
    85a0:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
    85a4:	961d      	str	r6, [sp, #116]	; 0x74
    85a6:	4666      	mov	r6, ip
    85a8:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
    85ac:	940c      	str	r4, [sp, #48]	; 0x30
    85ae:	e010      	b.n	85d2 <_dtoa_r+0x47a>
    85b0:	f240 0100 	movw	r1, #0
    85b4:	2000      	movs	r0, #0
    85b6:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    85ba:	f7fb f94d 	bl	3858 <__aeabi_dsub>
    85be:	4642      	mov	r2, r8
    85c0:	464b      	mov	r3, r9
    85c2:	f002 fd8b 	bl	b0dc <__aeabi_dcmplt>
    85c6:	2800      	cmp	r0, #0
    85c8:	f040 83c7 	bne.w	8d5a <_dtoa_r+0xc02>
    85cc:	42b7      	cmp	r7, r6
    85ce:	f280 848b 	bge.w	8ee8 <_dtoa_r+0xd90>
    85d2:	f240 0300 	movw	r3, #0
    85d6:	4640      	mov	r0, r8
    85d8:	4649      	mov	r1, r9
    85da:	2200      	movs	r2, #0
    85dc:	f2c4 0324 	movt	r3, #16420	; 0x4024
    85e0:	3501      	adds	r5, #1
    85e2:	f7fb faed 	bl	3bc0 <__aeabi_dmul>
    85e6:	f240 0300 	movw	r3, #0
    85ea:	2200      	movs	r2, #0
    85ec:	f2c4 0324 	movt	r3, #16420	; 0x4024
    85f0:	4680      	mov	r8, r0
    85f2:	4689      	mov	r9, r1
    85f4:	4650      	mov	r0, sl
    85f6:	4659      	mov	r1, fp
    85f8:	f7fb fae2 	bl	3bc0 <__aeabi_dmul>
    85fc:	468b      	mov	fp, r1
    85fe:	4682      	mov	sl, r0
    8600:	f002 fd94 	bl	b12c <__aeabi_d2iz>
    8604:	4604      	mov	r4, r0
    8606:	f7fb fa75 	bl	3af4 <__aeabi_i2d>
    860a:	3430      	adds	r4, #48	; 0x30
    860c:	4602      	mov	r2, r0
    860e:	460b      	mov	r3, r1
    8610:	4650      	mov	r0, sl
    8612:	4659      	mov	r1, fp
    8614:	f7fb f920 	bl	3858 <__aeabi_dsub>
    8618:	9a10      	ldr	r2, [sp, #64]	; 0x40
    861a:	464b      	mov	r3, r9
    861c:	55d4      	strb	r4, [r2, r7]
    861e:	4642      	mov	r2, r8
    8620:	3701      	adds	r7, #1
    8622:	4682      	mov	sl, r0
    8624:	468b      	mov	fp, r1
    8626:	f002 fd59 	bl	b0dc <__aeabi_dcmplt>
    862a:	4652      	mov	r2, sl
    862c:	465b      	mov	r3, fp
    862e:	2800      	cmp	r0, #0
    8630:	d0be      	beq.n	85b0 <_dtoa_r+0x458>
    8632:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    8636:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    8638:	e1aa      	b.n	8990 <_dtoa_r+0x838>
    863a:	4640      	mov	r0, r8
    863c:	f7fb fa5a 	bl	3af4 <__aeabi_i2d>
    8640:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    8644:	f7fb fabc 	bl	3bc0 <__aeabi_dmul>
    8648:	f240 0300 	movw	r3, #0
    864c:	2200      	movs	r2, #0
    864e:	f2c4 031c 	movt	r3, #16412	; 0x401c
    8652:	f7fb f903 	bl	385c <__adddf3>
    8656:	9a08      	ldr	r2, [sp, #32]
    8658:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
    865c:	4680      	mov	r8, r0
    865e:	46a9      	mov	r9, r5
    8660:	2a00      	cmp	r2, #0
    8662:	f040 82ec 	bne.w	8c3e <_dtoa_r+0xae6>
    8666:	f240 0300 	movw	r3, #0
    866a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    866e:	2200      	movs	r2, #0
    8670:	f2c4 0314 	movt	r3, #16404	; 0x4014
    8674:	f7fb f8f0 	bl	3858 <__aeabi_dsub>
    8678:	4642      	mov	r2, r8
    867a:	462b      	mov	r3, r5
    867c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8680:	f002 fd4a 	bl	b118 <__aeabi_dcmpgt>
    8684:	2800      	cmp	r0, #0
    8686:	f040 824a 	bne.w	8b1e <_dtoa_r+0x9c6>
    868a:	4642      	mov	r2, r8
    868c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8690:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
    8694:	f002 fd22 	bl	b0dc <__aeabi_dcmplt>
    8698:	2800      	cmp	r0, #0
    869a:	f040 81d5 	bne.w	8a48 <_dtoa_r+0x8f0>
    869e:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
    86a2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    86a4:	ea6f 0703 	mvn.w	r7, r3
    86a8:	ea4f 77d7 	mov.w	r7, r7, lsr #31
    86ac:	2e0e      	cmp	r6, #14
    86ae:	bfcc      	ite	gt
    86b0:	2700      	movgt	r7, #0
    86b2:	f007 0701 	andle.w	r7, r7, #1
    86b6:	2f00      	cmp	r7, #0
    86b8:	f000 80b7 	beq.w	882a <_dtoa_r+0x6d2>
    86bc:	982b      	ldr	r0, [sp, #172]	; 0xac
    86be:	f64b 5320 	movw	r3, #48416	; 0xbd20
    86c2:	f2c0 0300 	movt	r3, #0
    86c6:	9908      	ldr	r1, [sp, #32]
    86c8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    86cc:	0fc2      	lsrs	r2, r0, #31
    86ce:	2900      	cmp	r1, #0
    86d0:	bfcc      	ite	gt
    86d2:	2200      	movgt	r2, #0
    86d4:	f002 0201 	andle.w	r2, r2, #1
    86d8:	e9d3 0100 	ldrd	r0, r1, [r3]
    86dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
    86e0:	2a00      	cmp	r2, #0
    86e2:	f040 81a0 	bne.w	8a26 <_dtoa_r+0x8ce>
    86e6:	4602      	mov	r2, r0
    86e8:	460b      	mov	r3, r1
    86ea:	4640      	mov	r0, r8
    86ec:	4649      	mov	r1, r9
    86ee:	f7fb fb91 	bl	3e14 <__aeabi_ddiv>
    86f2:	9d10      	ldr	r5, [sp, #64]	; 0x40
    86f4:	f002 fd1a 	bl	b12c <__aeabi_d2iz>
    86f8:	4682      	mov	sl, r0
    86fa:	f7fb f9fb 	bl	3af4 <__aeabi_i2d>
    86fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    8702:	f7fb fa5d 	bl	3bc0 <__aeabi_dmul>
    8706:	4602      	mov	r2, r0
    8708:	460b      	mov	r3, r1
    870a:	4640      	mov	r0, r8
    870c:	4649      	mov	r1, r9
    870e:	f7fb f8a3 	bl	3858 <__aeabi_dsub>
    8712:	f10a 0330 	add.w	r3, sl, #48	; 0x30
    8716:	f805 3b01 	strb.w	r3, [r5], #1
    871a:	9a08      	ldr	r2, [sp, #32]
    871c:	2a01      	cmp	r2, #1
    871e:	4680      	mov	r8, r0
    8720:	4689      	mov	r9, r1
    8722:	d052      	beq.n	87ca <_dtoa_r+0x672>
    8724:	f240 0300 	movw	r3, #0
    8728:	2200      	movs	r2, #0
    872a:	f2c4 0324 	movt	r3, #16420	; 0x4024
    872e:	f7fb fa47 	bl	3bc0 <__aeabi_dmul>
    8732:	2200      	movs	r2, #0
    8734:	2300      	movs	r3, #0
    8736:	e9cd 0106 	strd	r0, r1, [sp, #24]
    873a:	f002 fcc5 	bl	b0c8 <__aeabi_dcmpeq>
    873e:	2800      	cmp	r0, #0
    8740:	f040 81eb 	bne.w	8b1a <_dtoa_r+0x9c2>
    8744:	9810      	ldr	r0, [sp, #64]	; 0x40
    8746:	f04f 0801 	mov.w	r8, #1
    874a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
    874e:	46a3      	mov	fp, r4
    8750:	1c87      	adds	r7, r0, #2
    8752:	960f      	str	r6, [sp, #60]	; 0x3c
    8754:	f8dd 9020 	ldr.w	r9, [sp, #32]
    8758:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
    875c:	e00a      	b.n	8774 <_dtoa_r+0x61c>
    875e:	f7fb fa2f 	bl	3bc0 <__aeabi_dmul>
    8762:	2200      	movs	r2, #0
    8764:	2300      	movs	r3, #0
    8766:	4604      	mov	r4, r0
    8768:	460d      	mov	r5, r1
    876a:	f002 fcad 	bl	b0c8 <__aeabi_dcmpeq>
    876e:	2800      	cmp	r0, #0
    8770:	f040 81ce 	bne.w	8b10 <_dtoa_r+0x9b8>
    8774:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    8778:	4620      	mov	r0, r4
    877a:	4629      	mov	r1, r5
    877c:	f108 0801 	add.w	r8, r8, #1
    8780:	f7fb fb48 	bl	3e14 <__aeabi_ddiv>
    8784:	463e      	mov	r6, r7
    8786:	f002 fcd1 	bl	b12c <__aeabi_d2iz>
    878a:	4682      	mov	sl, r0
    878c:	f7fb f9b2 	bl	3af4 <__aeabi_i2d>
    8790:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    8794:	f7fb fa14 	bl	3bc0 <__aeabi_dmul>
    8798:	4602      	mov	r2, r0
    879a:	460b      	mov	r3, r1
    879c:	4620      	mov	r0, r4
    879e:	4629      	mov	r1, r5
    87a0:	f7fb f85a 	bl	3858 <__aeabi_dsub>
    87a4:	2200      	movs	r2, #0
    87a6:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
    87aa:	f807 cc01 	strb.w	ip, [r7, #-1]
    87ae:	3701      	adds	r7, #1
    87b0:	45c1      	cmp	r9, r8
    87b2:	f240 0300 	movw	r3, #0
    87b6:	f2c4 0324 	movt	r3, #16420	; 0x4024
    87ba:	d1d0      	bne.n	875e <_dtoa_r+0x606>
    87bc:	4635      	mov	r5, r6
    87be:	465c      	mov	r4, fp
    87c0:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    87c2:	4680      	mov	r8, r0
    87c4:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    87c8:	4689      	mov	r9, r1
    87ca:	4642      	mov	r2, r8
    87cc:	464b      	mov	r3, r9
    87ce:	4640      	mov	r0, r8
    87d0:	4649      	mov	r1, r9
    87d2:	f7fb f843 	bl	385c <__adddf3>
    87d6:	4680      	mov	r8, r0
    87d8:	4689      	mov	r9, r1
    87da:	4642      	mov	r2, r8
    87dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    87e0:	464b      	mov	r3, r9
    87e2:	f002 fc7b 	bl	b0dc <__aeabi_dcmplt>
    87e6:	b960      	cbnz	r0, 8802 <_dtoa_r+0x6aa>
    87e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    87ec:	4642      	mov	r2, r8
    87ee:	464b      	mov	r3, r9
    87f0:	f002 fc6a 	bl	b0c8 <__aeabi_dcmpeq>
    87f4:	2800      	cmp	r0, #0
    87f6:	f000 8190 	beq.w	8b1a <_dtoa_r+0x9c2>
    87fa:	f01a 0f01 	tst.w	sl, #1
    87fe:	f000 818c 	beq.w	8b1a <_dtoa_r+0x9c2>
    8802:	9910      	ldr	r1, [sp, #64]	; 0x40
    8804:	e000      	b.n	8808 <_dtoa_r+0x6b0>
    8806:	461d      	mov	r5, r3
    8808:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    880c:	1e6b      	subs	r3, r5, #1
    880e:	2a39      	cmp	r2, #57	; 0x39
    8810:	f040 8367 	bne.w	8ee2 <_dtoa_r+0xd8a>
    8814:	428b      	cmp	r3, r1
    8816:	d1f6      	bne.n	8806 <_dtoa_r+0x6ae>
    8818:	9910      	ldr	r1, [sp, #64]	; 0x40
    881a:	2330      	movs	r3, #48	; 0x30
    881c:	3601      	adds	r6, #1
    881e:	2231      	movs	r2, #49	; 0x31
    8820:	700b      	strb	r3, [r1, #0]
    8822:	9b10      	ldr	r3, [sp, #64]	; 0x40
    8824:	701a      	strb	r2, [r3, #0]
    8826:	9612      	str	r6, [sp, #72]	; 0x48
    8828:	e0b2      	b.n	8990 <_dtoa_r+0x838>
    882a:	9a16      	ldr	r2, [sp, #88]	; 0x58
    882c:	2a00      	cmp	r2, #0
    882e:	f040 80df 	bne.w	89f0 <_dtoa_r+0x898>
    8832:	9f15      	ldr	r7, [sp, #84]	; 0x54
    8834:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    8836:	920c      	str	r2, [sp, #48]	; 0x30
    8838:	2d00      	cmp	r5, #0
    883a:	bfd4      	ite	le
    883c:	2300      	movle	r3, #0
    883e:	2301      	movgt	r3, #1
    8840:	f1ba 0f00 	cmp.w	sl, #0
    8844:	bfd4      	ite	le
    8846:	2300      	movle	r3, #0
    8848:	f003 0301 	andgt.w	r3, r3, #1
    884c:	b14b      	cbz	r3, 8862 <_dtoa_r+0x70a>
    884e:	45aa      	cmp	sl, r5
    8850:	bfb4      	ite	lt
    8852:	4653      	movlt	r3, sl
    8854:	462b      	movge	r3, r5
    8856:	980f      	ldr	r0, [sp, #60]	; 0x3c
    8858:	ebc3 0a0a 	rsb	sl, r3, sl
    885c:	1aed      	subs	r5, r5, r3
    885e:	1ac0      	subs	r0, r0, r3
    8860:	900f      	str	r0, [sp, #60]	; 0x3c
    8862:	9915      	ldr	r1, [sp, #84]	; 0x54
    8864:	2900      	cmp	r1, #0
    8866:	dd1c      	ble.n	88a2 <_dtoa_r+0x74a>
    8868:	9a16      	ldr	r2, [sp, #88]	; 0x58
    886a:	2a00      	cmp	r2, #0
    886c:	f000 82e9 	beq.w	8e42 <_dtoa_r+0xcea>
    8870:	2f00      	cmp	r7, #0
    8872:	dd12      	ble.n	889a <_dtoa_r+0x742>
    8874:	990c      	ldr	r1, [sp, #48]	; 0x30
    8876:	463a      	mov	r2, r7
    8878:	4620      	mov	r0, r4
    887a:	f001 fdbd 	bl	a3f8 <__pow5mult>
    887e:	465a      	mov	r2, fp
    8880:	900c      	str	r0, [sp, #48]	; 0x30
    8882:	4620      	mov	r0, r4
    8884:	990c      	ldr	r1, [sp, #48]	; 0x30
    8886:	f001 fccf 	bl	a228 <__multiply>
    888a:	4659      	mov	r1, fp
    888c:	4603      	mov	r3, r0
    888e:	4620      	mov	r0, r4
    8890:	9303      	str	r3, [sp, #12]
    8892:	f001 fb35 	bl	9f00 <_Bfree>
    8896:	9b03      	ldr	r3, [sp, #12]
    8898:	469b      	mov	fp, r3
    889a:	9b15      	ldr	r3, [sp, #84]	; 0x54
    889c:	1bda      	subs	r2, r3, r7
    889e:	f040 8311 	bne.w	8ec4 <_dtoa_r+0xd6c>
    88a2:	2101      	movs	r1, #1
    88a4:	4620      	mov	r0, r4
    88a6:	f001 fd59 	bl	a35c <__i2b>
    88aa:	9006      	str	r0, [sp, #24]
    88ac:	9817      	ldr	r0, [sp, #92]	; 0x5c
    88ae:	2800      	cmp	r0, #0
    88b0:	dd05      	ble.n	88be <_dtoa_r+0x766>
    88b2:	9906      	ldr	r1, [sp, #24]
    88b4:	4620      	mov	r0, r4
    88b6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    88b8:	f001 fd9e 	bl	a3f8 <__pow5mult>
    88bc:	9006      	str	r0, [sp, #24]
    88be:	992a      	ldr	r1, [sp, #168]	; 0xa8
    88c0:	2901      	cmp	r1, #1
    88c2:	f340 810a 	ble.w	8ada <_dtoa_r+0x982>
    88c6:	2700      	movs	r7, #0
    88c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    88ca:	2b00      	cmp	r3, #0
    88cc:	f040 8261 	bne.w	8d92 <_dtoa_r+0xc3a>
    88d0:	2301      	movs	r3, #1
    88d2:	4453      	add	r3, sl
    88d4:	f013 031f 	ands.w	r3, r3, #31
    88d8:	f040 812a 	bne.w	8b30 <_dtoa_r+0x9d8>
    88dc:	231c      	movs	r3, #28
    88de:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    88e0:	449a      	add	sl, r3
    88e2:	18ed      	adds	r5, r5, r3
    88e4:	18d2      	adds	r2, r2, r3
    88e6:	920f      	str	r2, [sp, #60]	; 0x3c
    88e8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    88ea:	2b00      	cmp	r3, #0
    88ec:	dd05      	ble.n	88fa <_dtoa_r+0x7a2>
    88ee:	4659      	mov	r1, fp
    88f0:	461a      	mov	r2, r3
    88f2:	4620      	mov	r0, r4
    88f4:	f001 fc3a 	bl	a16c <__lshift>
    88f8:	4683      	mov	fp, r0
    88fa:	f1ba 0f00 	cmp.w	sl, #0
    88fe:	dd05      	ble.n	890c <_dtoa_r+0x7b4>
    8900:	9906      	ldr	r1, [sp, #24]
    8902:	4652      	mov	r2, sl
    8904:	4620      	mov	r0, r4
    8906:	f001 fc31 	bl	a16c <__lshift>
    890a:	9006      	str	r0, [sp, #24]
    890c:	9818      	ldr	r0, [sp, #96]	; 0x60
    890e:	2800      	cmp	r0, #0
    8910:	f040 8229 	bne.w	8d66 <_dtoa_r+0xc0e>
    8914:	982a      	ldr	r0, [sp, #168]	; 0xa8
    8916:	9908      	ldr	r1, [sp, #32]
    8918:	2802      	cmp	r0, #2
    891a:	bfd4      	ite	le
    891c:	2300      	movle	r3, #0
    891e:	2301      	movgt	r3, #1
    8920:	2900      	cmp	r1, #0
    8922:	bfcc      	ite	gt
    8924:	2300      	movgt	r3, #0
    8926:	f003 0301 	andle.w	r3, r3, #1
    892a:	2b00      	cmp	r3, #0
    892c:	f000 810c 	beq.w	8b48 <_dtoa_r+0x9f0>
    8930:	2900      	cmp	r1, #0
    8932:	f040 808c 	bne.w	8a4e <_dtoa_r+0x8f6>
    8936:	2205      	movs	r2, #5
    8938:	9906      	ldr	r1, [sp, #24]
    893a:	9b08      	ldr	r3, [sp, #32]
    893c:	4620      	mov	r0, r4
    893e:	f001 fd17 	bl	a370 <__multadd>
    8942:	9006      	str	r0, [sp, #24]
    8944:	4658      	mov	r0, fp
    8946:	9906      	ldr	r1, [sp, #24]
    8948:	f001 f9a0 	bl	9c8c <__mcmp>
    894c:	2800      	cmp	r0, #0
    894e:	dd7e      	ble.n	8a4e <_dtoa_r+0x8f6>
    8950:	9d10      	ldr	r5, [sp, #64]	; 0x40
    8952:	3601      	adds	r6, #1
    8954:	2700      	movs	r7, #0
    8956:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    895a:	2331      	movs	r3, #49	; 0x31
    895c:	f805 3b01 	strb.w	r3, [r5], #1
    8960:	9906      	ldr	r1, [sp, #24]
    8962:	4620      	mov	r0, r4
    8964:	f001 facc 	bl	9f00 <_Bfree>
    8968:	f1ba 0f00 	cmp.w	sl, #0
    896c:	f000 80d5 	beq.w	8b1a <_dtoa_r+0x9c2>
    8970:	1e3b      	subs	r3, r7, #0
    8972:	bf18      	it	ne
    8974:	2301      	movne	r3, #1
    8976:	4557      	cmp	r7, sl
    8978:	bf0c      	ite	eq
    897a:	2300      	moveq	r3, #0
    897c:	f003 0301 	andne.w	r3, r3, #1
    8980:	2b00      	cmp	r3, #0
    8982:	f040 80d0 	bne.w	8b26 <_dtoa_r+0x9ce>
    8986:	4651      	mov	r1, sl
    8988:	4620      	mov	r0, r4
    898a:	f001 fab9 	bl	9f00 <_Bfree>
    898e:	9612      	str	r6, [sp, #72]	; 0x48
    8990:	4620      	mov	r0, r4
    8992:	4659      	mov	r1, fp
    8994:	f001 fab4 	bl	9f00 <_Bfree>
    8998:	9a12      	ldr	r2, [sp, #72]	; 0x48
    899a:	1c53      	adds	r3, r2, #1
    899c:	2200      	movs	r2, #0
    899e:	702a      	strb	r2, [r5, #0]
    89a0:	982c      	ldr	r0, [sp, #176]	; 0xb0
    89a2:	992e      	ldr	r1, [sp, #184]	; 0xb8
    89a4:	6003      	str	r3, [r0, #0]
    89a6:	2900      	cmp	r1, #0
    89a8:	f000 81d4 	beq.w	8d54 <_dtoa_r+0xbfc>
    89ac:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    89ae:	9810      	ldr	r0, [sp, #64]	; 0x40
    89b0:	6015      	str	r5, [r2, #0]
    89b2:	e412      	b.n	81da <_dtoa_r+0x82>
    89b4:	2010      	movs	r0, #16
    89b6:	f7fb fe33 	bl	4620 <malloc>
    89ba:	60c6      	str	r6, [r0, #12]
    89bc:	6046      	str	r6, [r0, #4]
    89be:	6086      	str	r6, [r0, #8]
    89c0:	6006      	str	r6, [r0, #0]
    89c2:	4606      	mov	r6, r0
    89c4:	6260      	str	r0, [r4, #36]	; 0x24
    89c6:	f7ff bbd2 	b.w	816e <_dtoa_r+0x16>
    89ca:	980f      	ldr	r0, [sp, #60]	; 0x3c
    89cc:	4271      	negs	r1, r6
    89ce:	2200      	movs	r2, #0
    89d0:	9115      	str	r1, [sp, #84]	; 0x54
    89d2:	1b80      	subs	r0, r0, r6
    89d4:	9217      	str	r2, [sp, #92]	; 0x5c
    89d6:	900f      	str	r0, [sp, #60]	; 0x3c
    89d8:	e48a      	b.n	82f0 <_dtoa_r+0x198>
    89da:	2100      	movs	r1, #0
    89dc:	3e01      	subs	r6, #1
    89de:	9118      	str	r1, [sp, #96]	; 0x60
    89e0:	e472      	b.n	82c8 <_dtoa_r+0x170>
    89e2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    89e6:	f04f 0802 	mov.w	r8, #2
    89ea:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    89ee:	e521      	b.n	8434 <_dtoa_r+0x2dc>
    89f0:	982a      	ldr	r0, [sp, #168]	; 0xa8
    89f2:	2801      	cmp	r0, #1
    89f4:	f340 826c 	ble.w	8ed0 <_dtoa_r+0xd78>
    89f8:	9a08      	ldr	r2, [sp, #32]
    89fa:	9815      	ldr	r0, [sp, #84]	; 0x54
    89fc:	1e53      	subs	r3, r2, #1
    89fe:	4298      	cmp	r0, r3
    8a00:	f2c0 8258 	blt.w	8eb4 <_dtoa_r+0xd5c>
    8a04:	1ac7      	subs	r7, r0, r3
    8a06:	9b08      	ldr	r3, [sp, #32]
    8a08:	2b00      	cmp	r3, #0
    8a0a:	bfa8      	it	ge
    8a0c:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
    8a0e:	f2c0 8273 	blt.w	8ef8 <_dtoa_r+0xda0>
    8a12:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    8a14:	4620      	mov	r0, r4
    8a16:	2101      	movs	r1, #1
    8a18:	449a      	add	sl, r3
    8a1a:	18d2      	adds	r2, r2, r3
    8a1c:	920f      	str	r2, [sp, #60]	; 0x3c
    8a1e:	f001 fc9d 	bl	a35c <__i2b>
    8a22:	900c      	str	r0, [sp, #48]	; 0x30
    8a24:	e708      	b.n	8838 <_dtoa_r+0x6e0>
    8a26:	9b08      	ldr	r3, [sp, #32]
    8a28:	b973      	cbnz	r3, 8a48 <_dtoa_r+0x8f0>
    8a2a:	f240 0300 	movw	r3, #0
    8a2e:	2200      	movs	r2, #0
    8a30:	f2c4 0314 	movt	r3, #16404	; 0x4014
    8a34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    8a38:	f7fb f8c2 	bl	3bc0 <__aeabi_dmul>
    8a3c:	4642      	mov	r2, r8
    8a3e:	464b      	mov	r3, r9
    8a40:	f002 fb60 	bl	b104 <__aeabi_dcmpge>
    8a44:	2800      	cmp	r0, #0
    8a46:	d06a      	beq.n	8b1e <_dtoa_r+0x9c6>
    8a48:	2200      	movs	r2, #0
    8a4a:	9206      	str	r2, [sp, #24]
    8a4c:	920c      	str	r2, [sp, #48]	; 0x30
    8a4e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    8a50:	2700      	movs	r7, #0
    8a52:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    8a56:	43de      	mvns	r6, r3
    8a58:	9d10      	ldr	r5, [sp, #64]	; 0x40
    8a5a:	e781      	b.n	8960 <_dtoa_r+0x808>
    8a5c:	2100      	movs	r1, #0
    8a5e:	9116      	str	r1, [sp, #88]	; 0x58
    8a60:	982b      	ldr	r0, [sp, #172]	; 0xac
    8a62:	2800      	cmp	r0, #0
    8a64:	f340 819f 	ble.w	8da6 <_dtoa_r+0xc4e>
    8a68:	982b      	ldr	r0, [sp, #172]	; 0xac
    8a6a:	4601      	mov	r1, r0
    8a6c:	9011      	str	r0, [sp, #68]	; 0x44
    8a6e:	9008      	str	r0, [sp, #32]
    8a70:	6a65      	ldr	r5, [r4, #36]	; 0x24
    8a72:	2200      	movs	r2, #0
    8a74:	2917      	cmp	r1, #23
    8a76:	606a      	str	r2, [r5, #4]
    8a78:	f240 82ab 	bls.w	8fd2 <_dtoa_r+0xe7a>
    8a7c:	2304      	movs	r3, #4
    8a7e:	005b      	lsls	r3, r3, #1
    8a80:	3201      	adds	r2, #1
    8a82:	f103 0014 	add.w	r0, r3, #20
    8a86:	4288      	cmp	r0, r1
    8a88:	d9f9      	bls.n	8a7e <_dtoa_r+0x926>
    8a8a:	9b08      	ldr	r3, [sp, #32]
    8a8c:	606a      	str	r2, [r5, #4]
    8a8e:	2b0e      	cmp	r3, #14
    8a90:	bf8c      	ite	hi
    8a92:	2700      	movhi	r7, #0
    8a94:	f007 0701 	andls.w	r7, r7, #1
    8a98:	e49d      	b.n	83d6 <_dtoa_r+0x27e>
    8a9a:	2201      	movs	r2, #1
    8a9c:	9216      	str	r2, [sp, #88]	; 0x58
    8a9e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    8aa0:	18f3      	adds	r3, r6, r3
    8aa2:	9311      	str	r3, [sp, #68]	; 0x44
    8aa4:	1c59      	adds	r1, r3, #1
    8aa6:	2900      	cmp	r1, #0
    8aa8:	bfc8      	it	gt
    8aaa:	9108      	strgt	r1, [sp, #32]
    8aac:	dce0      	bgt.n	8a70 <_dtoa_r+0x918>
    8aae:	290e      	cmp	r1, #14
    8ab0:	bf8c      	ite	hi
    8ab2:	2700      	movhi	r7, #0
    8ab4:	f007 0701 	andls.w	r7, r7, #1
    8ab8:	9108      	str	r1, [sp, #32]
    8aba:	e489      	b.n	83d0 <_dtoa_r+0x278>
    8abc:	2301      	movs	r3, #1
    8abe:	9316      	str	r3, [sp, #88]	; 0x58
    8ac0:	e7ce      	b.n	8a60 <_dtoa_r+0x908>
    8ac2:	2200      	movs	r2, #0
    8ac4:	9216      	str	r2, [sp, #88]	; 0x58
    8ac6:	e7ea      	b.n	8a9e <_dtoa_r+0x946>
    8ac8:	f04f 33ff 	mov.w	r3, #4294967295
    8acc:	2700      	movs	r7, #0
    8ace:	2001      	movs	r0, #1
    8ad0:	9311      	str	r3, [sp, #68]	; 0x44
    8ad2:	9016      	str	r0, [sp, #88]	; 0x58
    8ad4:	9308      	str	r3, [sp, #32]
    8ad6:	972b      	str	r7, [sp, #172]	; 0xac
    8ad8:	e47a      	b.n	83d0 <_dtoa_r+0x278>
    8ada:	f1b8 0f00 	cmp.w	r8, #0
    8ade:	f47f aef2 	bne.w	88c6 <_dtoa_r+0x76e>
    8ae2:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
    8ae6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    8aea:	2b00      	cmp	r3, #0
    8aec:	f47f aeeb 	bne.w	88c6 <_dtoa_r+0x76e>
    8af0:	f240 0300 	movw	r3, #0
    8af4:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    8af8:	ea09 0303 	and.w	r3, r9, r3
    8afc:	2b00      	cmp	r3, #0
    8afe:	f43f aee2 	beq.w	88c6 <_dtoa_r+0x76e>
    8b02:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    8b04:	f10a 0a01 	add.w	sl, sl, #1
    8b08:	2701      	movs	r7, #1
    8b0a:	3201      	adds	r2, #1
    8b0c:	920f      	str	r2, [sp, #60]	; 0x3c
    8b0e:	e6db      	b.n	88c8 <_dtoa_r+0x770>
    8b10:	4635      	mov	r5, r6
    8b12:	465c      	mov	r4, fp
    8b14:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    8b16:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    8b1a:	9612      	str	r6, [sp, #72]	; 0x48
    8b1c:	e738      	b.n	8990 <_dtoa_r+0x838>
    8b1e:	2000      	movs	r0, #0
    8b20:	9006      	str	r0, [sp, #24]
    8b22:	900c      	str	r0, [sp, #48]	; 0x30
    8b24:	e714      	b.n	8950 <_dtoa_r+0x7f8>
    8b26:	4639      	mov	r1, r7
    8b28:	4620      	mov	r0, r4
    8b2a:	f001 f9e9 	bl	9f00 <_Bfree>
    8b2e:	e72a      	b.n	8986 <_dtoa_r+0x82e>
    8b30:	f1c3 0320 	rsb	r3, r3, #32
    8b34:	2b04      	cmp	r3, #4
    8b36:	f340 8254 	ble.w	8fe2 <_dtoa_r+0xe8a>
    8b3a:	990f      	ldr	r1, [sp, #60]	; 0x3c
    8b3c:	3b04      	subs	r3, #4
    8b3e:	449a      	add	sl, r3
    8b40:	18ed      	adds	r5, r5, r3
    8b42:	18c9      	adds	r1, r1, r3
    8b44:	910f      	str	r1, [sp, #60]	; 0x3c
    8b46:	e6cf      	b.n	88e8 <_dtoa_r+0x790>
    8b48:	9916      	ldr	r1, [sp, #88]	; 0x58
    8b4a:	2900      	cmp	r1, #0
    8b4c:	f000 8131 	beq.w	8db2 <_dtoa_r+0xc5a>
    8b50:	2d00      	cmp	r5, #0
    8b52:	dd05      	ble.n	8b60 <_dtoa_r+0xa08>
    8b54:	990c      	ldr	r1, [sp, #48]	; 0x30
    8b56:	462a      	mov	r2, r5
    8b58:	4620      	mov	r0, r4
    8b5a:	f001 fb07 	bl	a16c <__lshift>
    8b5e:	900c      	str	r0, [sp, #48]	; 0x30
    8b60:	2f00      	cmp	r7, #0
    8b62:	f040 81ea 	bne.w	8f3a <_dtoa_r+0xde2>
    8b66:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    8b6a:	9d10      	ldr	r5, [sp, #64]	; 0x40
    8b6c:	2301      	movs	r3, #1
    8b6e:	f008 0001 	and.w	r0, r8, #1
    8b72:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    8b74:	9011      	str	r0, [sp, #68]	; 0x44
    8b76:	950f      	str	r5, [sp, #60]	; 0x3c
    8b78:	461d      	mov	r5, r3
    8b7a:	960c      	str	r6, [sp, #48]	; 0x30
    8b7c:	9906      	ldr	r1, [sp, #24]
    8b7e:	4658      	mov	r0, fp
    8b80:	f7ff fa5a 	bl	8038 <quorem>
    8b84:	4639      	mov	r1, r7
    8b86:	3030      	adds	r0, #48	; 0x30
    8b88:	900b      	str	r0, [sp, #44]	; 0x2c
    8b8a:	4658      	mov	r0, fp
    8b8c:	f001 f87e 	bl	9c8c <__mcmp>
    8b90:	9906      	ldr	r1, [sp, #24]
    8b92:	4652      	mov	r2, sl
    8b94:	4606      	mov	r6, r0
    8b96:	4620      	mov	r0, r4
    8b98:	f001 fa6c 	bl	a074 <__mdiff>
    8b9c:	68c3      	ldr	r3, [r0, #12]
    8b9e:	4680      	mov	r8, r0
    8ba0:	2b00      	cmp	r3, #0
    8ba2:	d03d      	beq.n	8c20 <_dtoa_r+0xac8>
    8ba4:	f04f 0901 	mov.w	r9, #1
    8ba8:	4641      	mov	r1, r8
    8baa:	4620      	mov	r0, r4
    8bac:	f001 f9a8 	bl	9f00 <_Bfree>
    8bb0:	992a      	ldr	r1, [sp, #168]	; 0xa8
    8bb2:	ea59 0101 	orrs.w	r1, r9, r1
    8bb6:	d103      	bne.n	8bc0 <_dtoa_r+0xa68>
    8bb8:	9a11      	ldr	r2, [sp, #68]	; 0x44
    8bba:	2a00      	cmp	r2, #0
    8bbc:	f000 81eb 	beq.w	8f96 <_dtoa_r+0xe3e>
    8bc0:	2e00      	cmp	r6, #0
    8bc2:	f2c0 819e 	blt.w	8f02 <_dtoa_r+0xdaa>
    8bc6:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
    8bc8:	4332      	orrs	r2, r6
    8bca:	d103      	bne.n	8bd4 <_dtoa_r+0xa7c>
    8bcc:	9b11      	ldr	r3, [sp, #68]	; 0x44
    8bce:	2b00      	cmp	r3, #0
    8bd0:	f000 8197 	beq.w	8f02 <_dtoa_r+0xdaa>
    8bd4:	f1b9 0f00 	cmp.w	r9, #0
    8bd8:	f300 81ce 	bgt.w	8f78 <_dtoa_r+0xe20>
    8bdc:	990f      	ldr	r1, [sp, #60]	; 0x3c
    8bde:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    8be0:	f801 2b01 	strb.w	r2, [r1], #1
    8be4:	9b08      	ldr	r3, [sp, #32]
    8be6:	910f      	str	r1, [sp, #60]	; 0x3c
    8be8:	429d      	cmp	r5, r3
    8bea:	f000 81c2 	beq.w	8f72 <_dtoa_r+0xe1a>
    8bee:	4659      	mov	r1, fp
    8bf0:	220a      	movs	r2, #10
    8bf2:	2300      	movs	r3, #0
    8bf4:	4620      	mov	r0, r4
    8bf6:	f001 fbbb 	bl	a370 <__multadd>
    8bfa:	4557      	cmp	r7, sl
    8bfc:	4639      	mov	r1, r7
    8bfe:	4683      	mov	fp, r0
    8c00:	d014      	beq.n	8c2c <_dtoa_r+0xad4>
    8c02:	220a      	movs	r2, #10
    8c04:	2300      	movs	r3, #0
    8c06:	4620      	mov	r0, r4
    8c08:	3501      	adds	r5, #1
    8c0a:	f001 fbb1 	bl	a370 <__multadd>
    8c0e:	4651      	mov	r1, sl
    8c10:	220a      	movs	r2, #10
    8c12:	2300      	movs	r3, #0
    8c14:	4607      	mov	r7, r0
    8c16:	4620      	mov	r0, r4
    8c18:	f001 fbaa 	bl	a370 <__multadd>
    8c1c:	4682      	mov	sl, r0
    8c1e:	e7ad      	b.n	8b7c <_dtoa_r+0xa24>
    8c20:	4658      	mov	r0, fp
    8c22:	4641      	mov	r1, r8
    8c24:	f001 f832 	bl	9c8c <__mcmp>
    8c28:	4681      	mov	r9, r0
    8c2a:	e7bd      	b.n	8ba8 <_dtoa_r+0xa50>
    8c2c:	4620      	mov	r0, r4
    8c2e:	220a      	movs	r2, #10
    8c30:	2300      	movs	r3, #0
    8c32:	3501      	adds	r5, #1
    8c34:	f001 fb9c 	bl	a370 <__multadd>
    8c38:	4607      	mov	r7, r0
    8c3a:	4682      	mov	sl, r0
    8c3c:	e79e      	b.n	8b7c <_dtoa_r+0xa24>
    8c3e:	9612      	str	r6, [sp, #72]	; 0x48
    8c40:	f8dd c020 	ldr.w	ip, [sp, #32]
    8c44:	e459      	b.n	84fa <_dtoa_r+0x3a2>
    8c46:	4275      	negs	r5, r6
    8c48:	2d00      	cmp	r5, #0
    8c4a:	f040 8101 	bne.w	8e50 <_dtoa_r+0xcf8>
    8c4e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    8c52:	f04f 0802 	mov.w	r8, #2
    8c56:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8c5a:	e40c      	b.n	8476 <_dtoa_r+0x31e>
    8c5c:	f64b 5120 	movw	r1, #48416	; 0xbd20
    8c60:	4642      	mov	r2, r8
    8c62:	f2c0 0100 	movt	r1, #0
    8c66:	464b      	mov	r3, r9
    8c68:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
    8c6c:	f8cd c00c 	str.w	ip, [sp, #12]
    8c70:	9d10      	ldr	r5, [sp, #64]	; 0x40
    8c72:	e951 0102 	ldrd	r0, r1, [r1, #-8]
    8c76:	f7fa ffa3 	bl	3bc0 <__aeabi_dmul>
    8c7a:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    8c7e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8c82:	f002 fa53 	bl	b12c <__aeabi_d2iz>
    8c86:	4607      	mov	r7, r0
    8c88:	f7fa ff34 	bl	3af4 <__aeabi_i2d>
    8c8c:	460b      	mov	r3, r1
    8c8e:	4602      	mov	r2, r0
    8c90:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8c94:	f7fa fde0 	bl	3858 <__aeabi_dsub>
    8c98:	f107 0330 	add.w	r3, r7, #48	; 0x30
    8c9c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8ca0:	f805 3b01 	strb.w	r3, [r5], #1
    8ca4:	f8dd c00c 	ldr.w	ip, [sp, #12]
    8ca8:	f1bc 0f01 	cmp.w	ip, #1
    8cac:	d029      	beq.n	8d02 <_dtoa_r+0xbaa>
    8cae:	46d1      	mov	r9, sl
    8cb0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8cb4:	46b2      	mov	sl, r6
    8cb6:	9e10      	ldr	r6, [sp, #64]	; 0x40
    8cb8:	951c      	str	r5, [sp, #112]	; 0x70
    8cba:	2701      	movs	r7, #1
    8cbc:	4665      	mov	r5, ip
    8cbe:	46a0      	mov	r8, r4
    8cc0:	f240 0300 	movw	r3, #0
    8cc4:	2200      	movs	r2, #0
    8cc6:	f2c4 0324 	movt	r3, #16420	; 0x4024
    8cca:	f7fa ff79 	bl	3bc0 <__aeabi_dmul>
    8cce:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8cd2:	f002 fa2b 	bl	b12c <__aeabi_d2iz>
    8cd6:	4604      	mov	r4, r0
    8cd8:	f7fa ff0c 	bl	3af4 <__aeabi_i2d>
    8cdc:	3430      	adds	r4, #48	; 0x30
    8cde:	4602      	mov	r2, r0
    8ce0:	460b      	mov	r3, r1
    8ce2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8ce6:	f7fa fdb7 	bl	3858 <__aeabi_dsub>
    8cea:	55f4      	strb	r4, [r6, r7]
    8cec:	3701      	adds	r7, #1
    8cee:	42af      	cmp	r7, r5
    8cf0:	d1e6      	bne.n	8cc0 <_dtoa_r+0xb68>
    8cf2:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    8cf4:	3f01      	subs	r7, #1
    8cf6:	4656      	mov	r6, sl
    8cf8:	4644      	mov	r4, r8
    8cfa:	46ca      	mov	sl, r9
    8cfc:	19ed      	adds	r5, r5, r7
    8cfe:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8d02:	f240 0300 	movw	r3, #0
    8d06:	2200      	movs	r2, #0
    8d08:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    8d0c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    8d10:	f7fa fda4 	bl	385c <__adddf3>
    8d14:	4602      	mov	r2, r0
    8d16:	460b      	mov	r3, r1
    8d18:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8d1c:	f002 f9fc 	bl	b118 <__aeabi_dcmpgt>
    8d20:	b9f0      	cbnz	r0, 8d60 <_dtoa_r+0xc08>
    8d22:	f240 0100 	movw	r1, #0
    8d26:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    8d2a:	2000      	movs	r0, #0
    8d2c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    8d30:	f7fa fd92 	bl	3858 <__aeabi_dsub>
    8d34:	4602      	mov	r2, r0
    8d36:	460b      	mov	r3, r1
    8d38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8d3c:	f002 f9ce 	bl	b0dc <__aeabi_dcmplt>
    8d40:	2800      	cmp	r0, #0
    8d42:	f43f acac 	beq.w	869e <_dtoa_r+0x546>
    8d46:	462b      	mov	r3, r5
    8d48:	461d      	mov	r5, r3
    8d4a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    8d4e:	2a30      	cmp	r2, #48	; 0x30
    8d50:	d0fa      	beq.n	8d48 <_dtoa_r+0xbf0>
    8d52:	e61d      	b.n	8990 <_dtoa_r+0x838>
    8d54:	9810      	ldr	r0, [sp, #64]	; 0x40
    8d56:	f7ff ba40 	b.w	81da <_dtoa_r+0x82>
    8d5a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    8d5e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    8d60:	9e12      	ldr	r6, [sp, #72]	; 0x48
    8d62:	9910      	ldr	r1, [sp, #64]	; 0x40
    8d64:	e550      	b.n	8808 <_dtoa_r+0x6b0>
    8d66:	4658      	mov	r0, fp
    8d68:	9906      	ldr	r1, [sp, #24]
    8d6a:	f000 ff8f 	bl	9c8c <__mcmp>
    8d6e:	2800      	cmp	r0, #0
    8d70:	f6bf add0 	bge.w	8914 <_dtoa_r+0x7bc>
    8d74:	4659      	mov	r1, fp
    8d76:	4620      	mov	r0, r4
    8d78:	220a      	movs	r2, #10
    8d7a:	2300      	movs	r3, #0
    8d7c:	f001 faf8 	bl	a370 <__multadd>
    8d80:	9916      	ldr	r1, [sp, #88]	; 0x58
    8d82:	3e01      	subs	r6, #1
    8d84:	4683      	mov	fp, r0
    8d86:	2900      	cmp	r1, #0
    8d88:	f040 8119 	bne.w	8fbe <_dtoa_r+0xe66>
    8d8c:	9a11      	ldr	r2, [sp, #68]	; 0x44
    8d8e:	9208      	str	r2, [sp, #32]
    8d90:	e5c0      	b.n	8914 <_dtoa_r+0x7bc>
    8d92:	9806      	ldr	r0, [sp, #24]
    8d94:	6903      	ldr	r3, [r0, #16]
    8d96:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    8d9a:	6918      	ldr	r0, [r3, #16]
    8d9c:	f000 ff24 	bl	9be8 <__hi0bits>
    8da0:	f1c0 0320 	rsb	r3, r0, #32
    8da4:	e595      	b.n	88d2 <_dtoa_r+0x77a>
    8da6:	2101      	movs	r1, #1
    8da8:	9111      	str	r1, [sp, #68]	; 0x44
    8daa:	9108      	str	r1, [sp, #32]
    8dac:	912b      	str	r1, [sp, #172]	; 0xac
    8dae:	f7ff bb0f 	b.w	83d0 <_dtoa_r+0x278>
    8db2:	9d10      	ldr	r5, [sp, #64]	; 0x40
    8db4:	46b1      	mov	r9, r6
    8db6:	9f16      	ldr	r7, [sp, #88]	; 0x58
    8db8:	46aa      	mov	sl, r5
    8dba:	f8dd 8018 	ldr.w	r8, [sp, #24]
    8dbe:	9e08      	ldr	r6, [sp, #32]
    8dc0:	e002      	b.n	8dc8 <_dtoa_r+0xc70>
    8dc2:	f001 fad5 	bl	a370 <__multadd>
    8dc6:	4683      	mov	fp, r0
    8dc8:	4641      	mov	r1, r8
    8dca:	4658      	mov	r0, fp
    8dcc:	f7ff f934 	bl	8038 <quorem>
    8dd0:	3501      	adds	r5, #1
    8dd2:	220a      	movs	r2, #10
    8dd4:	2300      	movs	r3, #0
    8dd6:	4659      	mov	r1, fp
    8dd8:	f100 0c30 	add.w	ip, r0, #48	; 0x30
    8ddc:	f80a c007 	strb.w	ip, [sl, r7]
    8de0:	3701      	adds	r7, #1
    8de2:	4620      	mov	r0, r4
    8de4:	42be      	cmp	r6, r7
    8de6:	dcec      	bgt.n	8dc2 <_dtoa_r+0xc6a>
    8de8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    8dec:	464e      	mov	r6, r9
    8dee:	2700      	movs	r7, #0
    8df0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    8df4:	4659      	mov	r1, fp
    8df6:	2201      	movs	r2, #1
    8df8:	4620      	mov	r0, r4
    8dfa:	f001 f9b7 	bl	a16c <__lshift>
    8dfe:	9906      	ldr	r1, [sp, #24]
    8e00:	4683      	mov	fp, r0
    8e02:	f000 ff43 	bl	9c8c <__mcmp>
    8e06:	2800      	cmp	r0, #0
    8e08:	dd0f      	ble.n	8e2a <_dtoa_r+0xcd2>
    8e0a:	9910      	ldr	r1, [sp, #64]	; 0x40
    8e0c:	e000      	b.n	8e10 <_dtoa_r+0xcb8>
    8e0e:	461d      	mov	r5, r3
    8e10:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    8e14:	1e6b      	subs	r3, r5, #1
    8e16:	2a39      	cmp	r2, #57	; 0x39
    8e18:	f040 808c 	bne.w	8f34 <_dtoa_r+0xddc>
    8e1c:	428b      	cmp	r3, r1
    8e1e:	d1f6      	bne.n	8e0e <_dtoa_r+0xcb6>
    8e20:	9910      	ldr	r1, [sp, #64]	; 0x40
    8e22:	2331      	movs	r3, #49	; 0x31
    8e24:	3601      	adds	r6, #1
    8e26:	700b      	strb	r3, [r1, #0]
    8e28:	e59a      	b.n	8960 <_dtoa_r+0x808>
    8e2a:	d103      	bne.n	8e34 <_dtoa_r+0xcdc>
    8e2c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    8e2e:	f010 0f01 	tst.w	r0, #1
    8e32:	d1ea      	bne.n	8e0a <_dtoa_r+0xcb2>
    8e34:	462b      	mov	r3, r5
    8e36:	461d      	mov	r5, r3
    8e38:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    8e3c:	2a30      	cmp	r2, #48	; 0x30
    8e3e:	d0fa      	beq.n	8e36 <_dtoa_r+0xcde>
    8e40:	e58e      	b.n	8960 <_dtoa_r+0x808>
    8e42:	4659      	mov	r1, fp
    8e44:	9a15      	ldr	r2, [sp, #84]	; 0x54
    8e46:	4620      	mov	r0, r4
    8e48:	f001 fad6 	bl	a3f8 <__pow5mult>
    8e4c:	4683      	mov	fp, r0
    8e4e:	e528      	b.n	88a2 <_dtoa_r+0x74a>
    8e50:	f005 030f 	and.w	r3, r5, #15
    8e54:	f64b 5220 	movw	r2, #48416	; 0xbd20
    8e58:	f2c0 0200 	movt	r2, #0
    8e5c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    8e60:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    8e64:	e9d3 2300 	ldrd	r2, r3, [r3]
    8e68:	f7fa feaa 	bl	3bc0 <__aeabi_dmul>
    8e6c:	112d      	asrs	r5, r5, #4
    8e6e:	bf08      	it	eq
    8e70:	f04f 0802 	moveq.w	r8, #2
    8e74:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8e78:	f43f aafd 	beq.w	8476 <_dtoa_r+0x31e>
    8e7c:	f64b 57f8 	movw	r7, #48632	; 0xbdf8
    8e80:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    8e84:	f04f 0802 	mov.w	r8, #2
    8e88:	f2c0 0700 	movt	r7, #0
    8e8c:	f015 0f01 	tst.w	r5, #1
    8e90:	4610      	mov	r0, r2
    8e92:	4619      	mov	r1, r3
    8e94:	d007      	beq.n	8ea6 <_dtoa_r+0xd4e>
    8e96:	e9d7 2300 	ldrd	r2, r3, [r7]
    8e9a:	f108 0801 	add.w	r8, r8, #1
    8e9e:	f7fa fe8f 	bl	3bc0 <__aeabi_dmul>
    8ea2:	4602      	mov	r2, r0
    8ea4:	460b      	mov	r3, r1
    8ea6:	3708      	adds	r7, #8
    8ea8:	106d      	asrs	r5, r5, #1
    8eaa:	d1ef      	bne.n	8e8c <_dtoa_r+0xd34>
    8eac:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    8eb0:	f7ff bae1 	b.w	8476 <_dtoa_r+0x31e>
    8eb4:	9915      	ldr	r1, [sp, #84]	; 0x54
    8eb6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    8eb8:	1a5b      	subs	r3, r3, r1
    8eba:	18c9      	adds	r1, r1, r3
    8ebc:	18d2      	adds	r2, r2, r3
    8ebe:	9115      	str	r1, [sp, #84]	; 0x54
    8ec0:	9217      	str	r2, [sp, #92]	; 0x5c
    8ec2:	e5a0      	b.n	8a06 <_dtoa_r+0x8ae>
    8ec4:	4659      	mov	r1, fp
    8ec6:	4620      	mov	r0, r4
    8ec8:	f001 fa96 	bl	a3f8 <__pow5mult>
    8ecc:	4683      	mov	fp, r0
    8ece:	e4e8      	b.n	88a2 <_dtoa_r+0x74a>
    8ed0:	9919      	ldr	r1, [sp, #100]	; 0x64
    8ed2:	2900      	cmp	r1, #0
    8ed4:	d047      	beq.n	8f66 <_dtoa_r+0xe0e>
    8ed6:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    8eda:	9f15      	ldr	r7, [sp, #84]	; 0x54
    8edc:	3303      	adds	r3, #3
    8ede:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    8ee0:	e597      	b.n	8a12 <_dtoa_r+0x8ba>
    8ee2:	3201      	adds	r2, #1
    8ee4:	b2d2      	uxtb	r2, r2
    8ee6:	e49d      	b.n	8824 <_dtoa_r+0x6cc>
    8ee8:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    8eec:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    8ef0:	9e1d      	ldr	r6, [sp, #116]	; 0x74
    8ef2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    8ef4:	f7ff bbd3 	b.w	869e <_dtoa_r+0x546>
    8ef8:	990f      	ldr	r1, [sp, #60]	; 0x3c
    8efa:	2300      	movs	r3, #0
    8efc:	9808      	ldr	r0, [sp, #32]
    8efe:	1a0d      	subs	r5, r1, r0
    8f00:	e587      	b.n	8a12 <_dtoa_r+0x8ba>
    8f02:	f1b9 0f00 	cmp.w	r9, #0
    8f06:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    8f08:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    8f0a:	dd0f      	ble.n	8f2c <_dtoa_r+0xdd4>
    8f0c:	4659      	mov	r1, fp
    8f0e:	2201      	movs	r2, #1
    8f10:	4620      	mov	r0, r4
    8f12:	f001 f92b 	bl	a16c <__lshift>
    8f16:	9906      	ldr	r1, [sp, #24]
    8f18:	4683      	mov	fp, r0
    8f1a:	f000 feb7 	bl	9c8c <__mcmp>
    8f1e:	2800      	cmp	r0, #0
    8f20:	dd47      	ble.n	8fb2 <_dtoa_r+0xe5a>
    8f22:	990b      	ldr	r1, [sp, #44]	; 0x2c
    8f24:	2939      	cmp	r1, #57	; 0x39
    8f26:	d031      	beq.n	8f8c <_dtoa_r+0xe34>
    8f28:	3101      	adds	r1, #1
    8f2a:	910b      	str	r1, [sp, #44]	; 0x2c
    8f2c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    8f2e:	f805 2b01 	strb.w	r2, [r5], #1
    8f32:	e515      	b.n	8960 <_dtoa_r+0x808>
    8f34:	3201      	adds	r2, #1
    8f36:	701a      	strb	r2, [r3, #0]
    8f38:	e512      	b.n	8960 <_dtoa_r+0x808>
    8f3a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    8f3c:	4620      	mov	r0, r4
    8f3e:	6851      	ldr	r1, [r2, #4]
    8f40:	f000 fffa 	bl	9f38 <_Balloc>
    8f44:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    8f46:	f103 010c 	add.w	r1, r3, #12
    8f4a:	691a      	ldr	r2, [r3, #16]
    8f4c:	3202      	adds	r2, #2
    8f4e:	0092      	lsls	r2, r2, #2
    8f50:	4605      	mov	r5, r0
    8f52:	300c      	adds	r0, #12
    8f54:	f7fb fe3e 	bl	4bd4 <memcpy>
    8f58:	4620      	mov	r0, r4
    8f5a:	4629      	mov	r1, r5
    8f5c:	2201      	movs	r2, #1
    8f5e:	f001 f905 	bl	a16c <__lshift>
    8f62:	4682      	mov	sl, r0
    8f64:	e601      	b.n	8b6a <_dtoa_r+0xa12>
    8f66:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    8f68:	9f15      	ldr	r7, [sp, #84]	; 0x54
    8f6a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    8f6c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    8f70:	e54f      	b.n	8a12 <_dtoa_r+0x8ba>
    8f72:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    8f74:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    8f76:	e73d      	b.n	8df4 <_dtoa_r+0xc9c>
    8f78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    8f7a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    8f7c:	2b39      	cmp	r3, #57	; 0x39
    8f7e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    8f80:	d004      	beq.n	8f8c <_dtoa_r+0xe34>
    8f82:	980b      	ldr	r0, [sp, #44]	; 0x2c
    8f84:	1c43      	adds	r3, r0, #1
    8f86:	f805 3b01 	strb.w	r3, [r5], #1
    8f8a:	e4e9      	b.n	8960 <_dtoa_r+0x808>
    8f8c:	2339      	movs	r3, #57	; 0x39
    8f8e:	f805 3b01 	strb.w	r3, [r5], #1
    8f92:	9910      	ldr	r1, [sp, #64]	; 0x40
    8f94:	e73c      	b.n	8e10 <_dtoa_r+0xcb8>
    8f96:	980b      	ldr	r0, [sp, #44]	; 0x2c
    8f98:	4633      	mov	r3, r6
    8f9a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    8f9c:	2839      	cmp	r0, #57	; 0x39
    8f9e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    8fa0:	d0f4      	beq.n	8f8c <_dtoa_r+0xe34>
    8fa2:	2b00      	cmp	r3, #0
    8fa4:	dd01      	ble.n	8faa <_dtoa_r+0xe52>
    8fa6:	3001      	adds	r0, #1
    8fa8:	900b      	str	r0, [sp, #44]	; 0x2c
    8faa:	990b      	ldr	r1, [sp, #44]	; 0x2c
    8fac:	f805 1b01 	strb.w	r1, [r5], #1
    8fb0:	e4d6      	b.n	8960 <_dtoa_r+0x808>
    8fb2:	d1bb      	bne.n	8f2c <_dtoa_r+0xdd4>
    8fb4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    8fb6:	f010 0f01 	tst.w	r0, #1
    8fba:	d0b7      	beq.n	8f2c <_dtoa_r+0xdd4>
    8fbc:	e7b1      	b.n	8f22 <_dtoa_r+0xdca>
    8fbe:	2300      	movs	r3, #0
    8fc0:	990c      	ldr	r1, [sp, #48]	; 0x30
    8fc2:	4620      	mov	r0, r4
    8fc4:	220a      	movs	r2, #10
    8fc6:	f001 f9d3 	bl	a370 <__multadd>
    8fca:	9b11      	ldr	r3, [sp, #68]	; 0x44
    8fcc:	9308      	str	r3, [sp, #32]
    8fce:	900c      	str	r0, [sp, #48]	; 0x30
    8fd0:	e4a0      	b.n	8914 <_dtoa_r+0x7bc>
    8fd2:	9908      	ldr	r1, [sp, #32]
    8fd4:	290e      	cmp	r1, #14
    8fd6:	bf8c      	ite	hi
    8fd8:	2700      	movhi	r7, #0
    8fda:	f007 0701 	andls.w	r7, r7, #1
    8fde:	f7ff b9fa 	b.w	83d6 <_dtoa_r+0x27e>
    8fe2:	f43f ac81 	beq.w	88e8 <_dtoa_r+0x790>
    8fe6:	331c      	adds	r3, #28
    8fe8:	e479      	b.n	88de <_dtoa_r+0x786>
    8fea:	2701      	movs	r7, #1
    8fec:	f7ff b98a 	b.w	8304 <_dtoa_r+0x1ac>

00008ff0 <_fflush_r>:
    8ff0:	690b      	ldr	r3, [r1, #16]
    8ff2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8ff6:	460c      	mov	r4, r1
    8ff8:	4680      	mov	r8, r0
    8ffa:	2b00      	cmp	r3, #0
    8ffc:	d071      	beq.n	90e2 <_fflush_r+0xf2>
    8ffe:	b110      	cbz	r0, 9006 <_fflush_r+0x16>
    9000:	6983      	ldr	r3, [r0, #24]
    9002:	2b00      	cmp	r3, #0
    9004:	d078      	beq.n	90f8 <_fflush_r+0x108>
    9006:	f64b 437c 	movw	r3, #48252	; 0xbc7c
    900a:	f2c0 0300 	movt	r3, #0
    900e:	429c      	cmp	r4, r3
    9010:	bf08      	it	eq
    9012:	f8d8 4004 	ldreq.w	r4, [r8, #4]
    9016:	d010      	beq.n	903a <_fflush_r+0x4a>
    9018:	f64b 439c 	movw	r3, #48284	; 0xbc9c
    901c:	f2c0 0300 	movt	r3, #0
    9020:	429c      	cmp	r4, r3
    9022:	bf08      	it	eq
    9024:	f8d8 4008 	ldreq.w	r4, [r8, #8]
    9028:	d007      	beq.n	903a <_fflush_r+0x4a>
    902a:	f64b 43bc 	movw	r3, #48316	; 0xbcbc
    902e:	f2c0 0300 	movt	r3, #0
    9032:	429c      	cmp	r4, r3
    9034:	bf08      	it	eq
    9036:	f8d8 400c 	ldreq.w	r4, [r8, #12]
    903a:	89a3      	ldrh	r3, [r4, #12]
    903c:	b21a      	sxth	r2, r3
    903e:	f012 0f08 	tst.w	r2, #8
    9042:	d135      	bne.n	90b0 <_fflush_r+0xc0>
    9044:	6862      	ldr	r2, [r4, #4]
    9046:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    904a:	81a3      	strh	r3, [r4, #12]
    904c:	2a00      	cmp	r2, #0
    904e:	dd5e      	ble.n	910e <_fflush_r+0x11e>
    9050:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    9052:	2e00      	cmp	r6, #0
    9054:	d045      	beq.n	90e2 <_fflush_r+0xf2>
    9056:	b29b      	uxth	r3, r3
    9058:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    905c:	bf18      	it	ne
    905e:	6d65      	ldrne	r5, [r4, #84]	; 0x54
    9060:	d059      	beq.n	9116 <_fflush_r+0x126>
    9062:	f013 0f04 	tst.w	r3, #4
    9066:	d14a      	bne.n	90fe <_fflush_r+0x10e>
    9068:	2300      	movs	r3, #0
    906a:	4640      	mov	r0, r8
    906c:	6a21      	ldr	r1, [r4, #32]
    906e:	462a      	mov	r2, r5
    9070:	47b0      	blx	r6
    9072:	4285      	cmp	r5, r0
    9074:	d138      	bne.n	90e8 <_fflush_r+0xf8>
    9076:	89a1      	ldrh	r1, [r4, #12]
    9078:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    907c:	6922      	ldr	r2, [r4, #16]
    907e:	f2c0 0300 	movt	r3, #0
    9082:	ea01 0303 	and.w	r3, r1, r3
    9086:	2100      	movs	r1, #0
    9088:	6061      	str	r1, [r4, #4]
    908a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    908e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    9090:	81a3      	strh	r3, [r4, #12]
    9092:	6022      	str	r2, [r4, #0]
    9094:	bf18      	it	ne
    9096:	6565      	strne	r5, [r4, #84]	; 0x54
    9098:	b319      	cbz	r1, 90e2 <_fflush_r+0xf2>
    909a:	f104 0344 	add.w	r3, r4, #68	; 0x44
    909e:	4299      	cmp	r1, r3
    90a0:	d002      	beq.n	90a8 <_fflush_r+0xb8>
    90a2:	4640      	mov	r0, r8
    90a4:	f000 f998 	bl	93d8 <_free_r>
    90a8:	2000      	movs	r0, #0
    90aa:	6360      	str	r0, [r4, #52]	; 0x34
    90ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    90b0:	6926      	ldr	r6, [r4, #16]
    90b2:	b1b6      	cbz	r6, 90e2 <_fflush_r+0xf2>
    90b4:	6825      	ldr	r5, [r4, #0]
    90b6:	6026      	str	r6, [r4, #0]
    90b8:	1bad      	subs	r5, r5, r6
    90ba:	f012 0f03 	tst.w	r2, #3
    90be:	bf0c      	ite	eq
    90c0:	6963      	ldreq	r3, [r4, #20]
    90c2:	2300      	movne	r3, #0
    90c4:	60a3      	str	r3, [r4, #8]
    90c6:	e00a      	b.n	90de <_fflush_r+0xee>
    90c8:	4632      	mov	r2, r6
    90ca:	462b      	mov	r3, r5
    90cc:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    90ce:	4640      	mov	r0, r8
    90d0:	6a21      	ldr	r1, [r4, #32]
    90d2:	47b8      	blx	r7
    90d4:	2800      	cmp	r0, #0
    90d6:	ebc0 0505 	rsb	r5, r0, r5
    90da:	4406      	add	r6, r0
    90dc:	dd04      	ble.n	90e8 <_fflush_r+0xf8>
    90de:	2d00      	cmp	r5, #0
    90e0:	dcf2      	bgt.n	90c8 <_fflush_r+0xd8>
    90e2:	2000      	movs	r0, #0
    90e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    90e8:	89a3      	ldrh	r3, [r4, #12]
    90ea:	f04f 30ff 	mov.w	r0, #4294967295
    90ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    90f2:	81a3      	strh	r3, [r4, #12]
    90f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    90f8:	f000 f8ea 	bl	92d0 <__sinit>
    90fc:	e783      	b.n	9006 <_fflush_r+0x16>
    90fe:	6862      	ldr	r2, [r4, #4]
    9100:	6b63      	ldr	r3, [r4, #52]	; 0x34
    9102:	1aad      	subs	r5, r5, r2
    9104:	2b00      	cmp	r3, #0
    9106:	d0af      	beq.n	9068 <_fflush_r+0x78>
    9108:	6c23      	ldr	r3, [r4, #64]	; 0x40
    910a:	1aed      	subs	r5, r5, r3
    910c:	e7ac      	b.n	9068 <_fflush_r+0x78>
    910e:	6c22      	ldr	r2, [r4, #64]	; 0x40
    9110:	2a00      	cmp	r2, #0
    9112:	dc9d      	bgt.n	9050 <_fflush_r+0x60>
    9114:	e7e5      	b.n	90e2 <_fflush_r+0xf2>
    9116:	2301      	movs	r3, #1
    9118:	4640      	mov	r0, r8
    911a:	6a21      	ldr	r1, [r4, #32]
    911c:	47b0      	blx	r6
    911e:	f1b0 3fff 	cmp.w	r0, #4294967295
    9122:	4605      	mov	r5, r0
    9124:	d002      	beq.n	912c <_fflush_r+0x13c>
    9126:	89a3      	ldrh	r3, [r4, #12]
    9128:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    912a:	e79a      	b.n	9062 <_fflush_r+0x72>
    912c:	f8d8 3000 	ldr.w	r3, [r8]
    9130:	2b1d      	cmp	r3, #29
    9132:	d0d6      	beq.n	90e2 <_fflush_r+0xf2>
    9134:	89a3      	ldrh	r3, [r4, #12]
    9136:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    913a:	81a3      	strh	r3, [r4, #12]
    913c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00009140 <fflush>:
    9140:	4601      	mov	r1, r0
    9142:	b128      	cbz	r0, 9150 <fflush+0x10>
    9144:	f240 0338 	movw	r3, #56	; 0x38
    9148:	f2c2 0300 	movt	r3, #8192	; 0x2000
    914c:	6818      	ldr	r0, [r3, #0]
    914e:	e74f      	b.n	8ff0 <_fflush_r>
    9150:	f64b 33e0 	movw	r3, #48096	; 0xbbe0
    9154:	f648 71f1 	movw	r1, #36849	; 0x8ff1
    9158:	f2c0 0300 	movt	r3, #0
    915c:	f2c0 0100 	movt	r1, #0
    9160:	6818      	ldr	r0, [r3, #0]
    9162:	f000 bbb3 	b.w	98cc <_fwalk_reent>
    9166:	bf00      	nop

00009168 <__sfp_lock_acquire>:
    9168:	4770      	bx	lr
    916a:	bf00      	nop

0000916c <__sfp_lock_release>:
    916c:	4770      	bx	lr
    916e:	bf00      	nop

00009170 <__sinit_lock_acquire>:
    9170:	4770      	bx	lr
    9172:	bf00      	nop

00009174 <__sinit_lock_release>:
    9174:	4770      	bx	lr
    9176:	bf00      	nop

00009178 <__fp_lock>:
    9178:	2000      	movs	r0, #0
    917a:	4770      	bx	lr

0000917c <__fp_unlock>:
    917c:	2000      	movs	r0, #0
    917e:	4770      	bx	lr

00009180 <__fp_unlock_all>:
    9180:	f240 0338 	movw	r3, #56	; 0x38
    9184:	f249 117d 	movw	r1, #37245	; 0x917d
    9188:	f2c2 0300 	movt	r3, #8192	; 0x2000
    918c:	f2c0 0100 	movt	r1, #0
    9190:	6818      	ldr	r0, [r3, #0]
    9192:	f000 bbc5 	b.w	9920 <_fwalk>
    9196:	bf00      	nop

00009198 <__fp_lock_all>:
    9198:	f240 0338 	movw	r3, #56	; 0x38
    919c:	f249 1179 	movw	r1, #37241	; 0x9179
    91a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    91a4:	f2c0 0100 	movt	r1, #0
    91a8:	6818      	ldr	r0, [r3, #0]
    91aa:	f000 bbb9 	b.w	9920 <_fwalk>
    91ae:	bf00      	nop

000091b0 <_cleanup_r>:
    91b0:	f64a 41e1 	movw	r1, #44257	; 0xace1
    91b4:	f2c0 0100 	movt	r1, #0
    91b8:	f000 bbb2 	b.w	9920 <_fwalk>

000091bc <_cleanup>:
    91bc:	f64b 33e0 	movw	r3, #48096	; 0xbbe0
    91c0:	f2c0 0300 	movt	r3, #0
    91c4:	6818      	ldr	r0, [r3, #0]
    91c6:	e7f3      	b.n	91b0 <_cleanup_r>

000091c8 <std>:
    91c8:	b510      	push	{r4, lr}
    91ca:	4604      	mov	r4, r0
    91cc:	2300      	movs	r3, #0
    91ce:	305c      	adds	r0, #92	; 0x5c
    91d0:	81a1      	strh	r1, [r4, #12]
    91d2:	4619      	mov	r1, r3
    91d4:	81e2      	strh	r2, [r4, #14]
    91d6:	2208      	movs	r2, #8
    91d8:	6023      	str	r3, [r4, #0]
    91da:	6063      	str	r3, [r4, #4]
    91dc:	60a3      	str	r3, [r4, #8]
    91de:	6663      	str	r3, [r4, #100]	; 0x64
    91e0:	6123      	str	r3, [r4, #16]
    91e2:	6163      	str	r3, [r4, #20]
    91e4:	61a3      	str	r3, [r4, #24]
    91e6:	f7fb fdbd 	bl	4d64 <memset>
    91ea:	f64a 10a1 	movw	r0, #43425	; 0xa9a1
    91ee:	f64a 1165 	movw	r1, #43365	; 0xa965
    91f2:	f64a 123d 	movw	r2, #43325	; 0xa93d
    91f6:	f64a 1335 	movw	r3, #43317	; 0xa935
    91fa:	f2c0 0000 	movt	r0, #0
    91fe:	f2c0 0100 	movt	r1, #0
    9202:	f2c0 0200 	movt	r2, #0
    9206:	f2c0 0300 	movt	r3, #0
    920a:	6260      	str	r0, [r4, #36]	; 0x24
    920c:	62a1      	str	r1, [r4, #40]	; 0x28
    920e:	62e2      	str	r2, [r4, #44]	; 0x2c
    9210:	6323      	str	r3, [r4, #48]	; 0x30
    9212:	6224      	str	r4, [r4, #32]
    9214:	bd10      	pop	{r4, pc}
    9216:	bf00      	nop

00009218 <__sfmoreglue>:
    9218:	b570      	push	{r4, r5, r6, lr}
    921a:	2568      	movs	r5, #104	; 0x68
    921c:	460e      	mov	r6, r1
    921e:	fb05 f501 	mul.w	r5, r5, r1
    9222:	f105 010c 	add.w	r1, r5, #12
    9226:	f7fb fa03 	bl	4630 <_malloc_r>
    922a:	4604      	mov	r4, r0
    922c:	b148      	cbz	r0, 9242 <__sfmoreglue+0x2a>
    922e:	f100 030c 	add.w	r3, r0, #12
    9232:	2100      	movs	r1, #0
    9234:	6046      	str	r6, [r0, #4]
    9236:	462a      	mov	r2, r5
    9238:	4618      	mov	r0, r3
    923a:	6021      	str	r1, [r4, #0]
    923c:	60a3      	str	r3, [r4, #8]
    923e:	f7fb fd91 	bl	4d64 <memset>
    9242:	4620      	mov	r0, r4
    9244:	bd70      	pop	{r4, r5, r6, pc}
    9246:	bf00      	nop

00009248 <__sfp>:
    9248:	f64b 33e0 	movw	r3, #48096	; 0xbbe0
    924c:	f2c0 0300 	movt	r3, #0
    9250:	b570      	push	{r4, r5, r6, lr}
    9252:	681d      	ldr	r5, [r3, #0]
    9254:	4606      	mov	r6, r0
    9256:	69ab      	ldr	r3, [r5, #24]
    9258:	2b00      	cmp	r3, #0
    925a:	d02a      	beq.n	92b2 <__sfp+0x6a>
    925c:	35d8      	adds	r5, #216	; 0xd8
    925e:	686b      	ldr	r3, [r5, #4]
    9260:	68ac      	ldr	r4, [r5, #8]
    9262:	3b01      	subs	r3, #1
    9264:	d503      	bpl.n	926e <__sfp+0x26>
    9266:	e020      	b.n	92aa <__sfp+0x62>
    9268:	3468      	adds	r4, #104	; 0x68
    926a:	3b01      	subs	r3, #1
    926c:	d41d      	bmi.n	92aa <__sfp+0x62>
    926e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    9272:	2a00      	cmp	r2, #0
    9274:	d1f8      	bne.n	9268 <__sfp+0x20>
    9276:	2500      	movs	r5, #0
    9278:	f04f 33ff 	mov.w	r3, #4294967295
    927c:	6665      	str	r5, [r4, #100]	; 0x64
    927e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    9282:	81e3      	strh	r3, [r4, #14]
    9284:	4629      	mov	r1, r5
    9286:	f04f 0301 	mov.w	r3, #1
    928a:	6025      	str	r5, [r4, #0]
    928c:	81a3      	strh	r3, [r4, #12]
    928e:	2208      	movs	r2, #8
    9290:	60a5      	str	r5, [r4, #8]
    9292:	6065      	str	r5, [r4, #4]
    9294:	6125      	str	r5, [r4, #16]
    9296:	6165      	str	r5, [r4, #20]
    9298:	61a5      	str	r5, [r4, #24]
    929a:	f7fb fd63 	bl	4d64 <memset>
    929e:	64e5      	str	r5, [r4, #76]	; 0x4c
    92a0:	6365      	str	r5, [r4, #52]	; 0x34
    92a2:	63a5      	str	r5, [r4, #56]	; 0x38
    92a4:	64a5      	str	r5, [r4, #72]	; 0x48
    92a6:	4620      	mov	r0, r4
    92a8:	bd70      	pop	{r4, r5, r6, pc}
    92aa:	6828      	ldr	r0, [r5, #0]
    92ac:	b128      	cbz	r0, 92ba <__sfp+0x72>
    92ae:	4605      	mov	r5, r0
    92b0:	e7d5      	b.n	925e <__sfp+0x16>
    92b2:	4628      	mov	r0, r5
    92b4:	f000 f80c 	bl	92d0 <__sinit>
    92b8:	e7d0      	b.n	925c <__sfp+0x14>
    92ba:	4630      	mov	r0, r6
    92bc:	2104      	movs	r1, #4
    92be:	f7ff ffab 	bl	9218 <__sfmoreglue>
    92c2:	6028      	str	r0, [r5, #0]
    92c4:	2800      	cmp	r0, #0
    92c6:	d1f2      	bne.n	92ae <__sfp+0x66>
    92c8:	230c      	movs	r3, #12
    92ca:	4604      	mov	r4, r0
    92cc:	6033      	str	r3, [r6, #0]
    92ce:	e7ea      	b.n	92a6 <__sfp+0x5e>

000092d0 <__sinit>:
    92d0:	b570      	push	{r4, r5, r6, lr}
    92d2:	6986      	ldr	r6, [r0, #24]
    92d4:	4604      	mov	r4, r0
    92d6:	b106      	cbz	r6, 92da <__sinit+0xa>
    92d8:	bd70      	pop	{r4, r5, r6, pc}
    92da:	f249 13b1 	movw	r3, #37297	; 0x91b1
    92de:	2501      	movs	r5, #1
    92e0:	f2c0 0300 	movt	r3, #0
    92e4:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
    92e8:	6283      	str	r3, [r0, #40]	; 0x28
    92ea:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
    92ee:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
    92f2:	6185      	str	r5, [r0, #24]
    92f4:	f7ff ffa8 	bl	9248 <__sfp>
    92f8:	6060      	str	r0, [r4, #4]
    92fa:	4620      	mov	r0, r4
    92fc:	f7ff ffa4 	bl	9248 <__sfp>
    9300:	60a0      	str	r0, [r4, #8]
    9302:	4620      	mov	r0, r4
    9304:	f7ff ffa0 	bl	9248 <__sfp>
    9308:	4632      	mov	r2, r6
    930a:	2104      	movs	r1, #4
    930c:	4623      	mov	r3, r4
    930e:	60e0      	str	r0, [r4, #12]
    9310:	6860      	ldr	r0, [r4, #4]
    9312:	f7ff ff59 	bl	91c8 <std>
    9316:	462a      	mov	r2, r5
    9318:	68a0      	ldr	r0, [r4, #8]
    931a:	2109      	movs	r1, #9
    931c:	4623      	mov	r3, r4
    931e:	f7ff ff53 	bl	91c8 <std>
    9322:	4623      	mov	r3, r4
    9324:	68e0      	ldr	r0, [r4, #12]
    9326:	2112      	movs	r1, #18
    9328:	2202      	movs	r2, #2
    932a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    932e:	e74b      	b.n	91c8 <std>

00009330 <_malloc_trim_r>:
    9330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9332:	f240 142c 	movw	r4, #300	; 0x12c
    9336:	f2c2 0400 	movt	r4, #8192	; 0x2000
    933a:	460f      	mov	r7, r1
    933c:	4605      	mov	r5, r0
    933e:	f7fb fd7b 	bl	4e38 <__malloc_lock>
    9342:	68a3      	ldr	r3, [r4, #8]
    9344:	685e      	ldr	r6, [r3, #4]
    9346:	f026 0603 	bic.w	r6, r6, #3
    934a:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    934e:	330f      	adds	r3, #15
    9350:	1bdf      	subs	r7, r3, r7
    9352:	0b3f      	lsrs	r7, r7, #12
    9354:	3f01      	subs	r7, #1
    9356:	033f      	lsls	r7, r7, #12
    9358:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    935c:	db07      	blt.n	936e <_malloc_trim_r+0x3e>
    935e:	2100      	movs	r1, #0
    9360:	4628      	mov	r0, r5
    9362:	f7fb fde3 	bl	4f2c <_sbrk_r>
    9366:	68a3      	ldr	r3, [r4, #8]
    9368:	18f3      	adds	r3, r6, r3
    936a:	4283      	cmp	r3, r0
    936c:	d004      	beq.n	9378 <_malloc_trim_r+0x48>
    936e:	4628      	mov	r0, r5
    9370:	f7fb fd64 	bl	4e3c <__malloc_unlock>
    9374:	2000      	movs	r0, #0
    9376:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9378:	4279      	negs	r1, r7
    937a:	4628      	mov	r0, r5
    937c:	f7fb fdd6 	bl	4f2c <_sbrk_r>
    9380:	f1b0 3fff 	cmp.w	r0, #4294967295
    9384:	d010      	beq.n	93a8 <_malloc_trim_r+0x78>
    9386:	68a2      	ldr	r2, [r4, #8]
    9388:	f240 53e4 	movw	r3, #1508	; 0x5e4
    938c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9390:	1bf6      	subs	r6, r6, r7
    9392:	f046 0601 	orr.w	r6, r6, #1
    9396:	4628      	mov	r0, r5
    9398:	6056      	str	r6, [r2, #4]
    939a:	681a      	ldr	r2, [r3, #0]
    939c:	1bd7      	subs	r7, r2, r7
    939e:	601f      	str	r7, [r3, #0]
    93a0:	f7fb fd4c 	bl	4e3c <__malloc_unlock>
    93a4:	2001      	movs	r0, #1
    93a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    93a8:	2100      	movs	r1, #0
    93aa:	4628      	mov	r0, r5
    93ac:	f7fb fdbe 	bl	4f2c <_sbrk_r>
    93b0:	68a3      	ldr	r3, [r4, #8]
    93b2:	1ac2      	subs	r2, r0, r3
    93b4:	2a0f      	cmp	r2, #15
    93b6:	ddda      	ble.n	936e <_malloc_trim_r+0x3e>
    93b8:	f240 5434 	movw	r4, #1332	; 0x534
    93bc:	f240 51e4 	movw	r1, #1508	; 0x5e4
    93c0:	f2c2 0400 	movt	r4, #8192	; 0x2000
    93c4:	f2c2 0100 	movt	r1, #8192	; 0x2000
    93c8:	f042 0201 	orr.w	r2, r2, #1
    93cc:	6824      	ldr	r4, [r4, #0]
    93ce:	1b00      	subs	r0, r0, r4
    93d0:	6008      	str	r0, [r1, #0]
    93d2:	605a      	str	r2, [r3, #4]
    93d4:	e7cb      	b.n	936e <_malloc_trim_r+0x3e>
    93d6:	bf00      	nop

000093d8 <_free_r>:
    93d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    93dc:	4605      	mov	r5, r0
    93de:	460c      	mov	r4, r1
    93e0:	2900      	cmp	r1, #0
    93e2:	f000 8088 	beq.w	94f6 <_free_r+0x11e>
    93e6:	f7fb fd27 	bl	4e38 <__malloc_lock>
    93ea:	f1a4 0208 	sub.w	r2, r4, #8
    93ee:	f240 102c 	movw	r0, #300	; 0x12c
    93f2:	6856      	ldr	r6, [r2, #4]
    93f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    93f8:	f026 0301 	bic.w	r3, r6, #1
    93fc:	f8d0 c008 	ldr.w	ip, [r0, #8]
    9400:	18d1      	adds	r1, r2, r3
    9402:	458c      	cmp	ip, r1
    9404:	684f      	ldr	r7, [r1, #4]
    9406:	f027 0703 	bic.w	r7, r7, #3
    940a:	f000 8095 	beq.w	9538 <_free_r+0x160>
    940e:	f016 0601 	ands.w	r6, r6, #1
    9412:	604f      	str	r7, [r1, #4]
    9414:	d05f      	beq.n	94d6 <_free_r+0xfe>
    9416:	2600      	movs	r6, #0
    9418:	19cc      	adds	r4, r1, r7
    941a:	6864      	ldr	r4, [r4, #4]
    941c:	f014 0f01 	tst.w	r4, #1
    9420:	d106      	bne.n	9430 <_free_r+0x58>
    9422:	19db      	adds	r3, r3, r7
    9424:	2e00      	cmp	r6, #0
    9426:	d07a      	beq.n	951e <_free_r+0x146>
    9428:	688c      	ldr	r4, [r1, #8]
    942a:	68c9      	ldr	r1, [r1, #12]
    942c:	608c      	str	r4, [r1, #8]
    942e:	60e1      	str	r1, [r4, #12]
    9430:	f043 0101 	orr.w	r1, r3, #1
    9434:	50d3      	str	r3, [r2, r3]
    9436:	6051      	str	r1, [r2, #4]
    9438:	2e00      	cmp	r6, #0
    943a:	d147      	bne.n	94cc <_free_r+0xf4>
    943c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    9440:	d35b      	bcc.n	94fa <_free_r+0x122>
    9442:	0a59      	lsrs	r1, r3, #9
    9444:	2904      	cmp	r1, #4
    9446:	bf9e      	ittt	ls
    9448:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    944c:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    9450:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    9454:	d928      	bls.n	94a8 <_free_r+0xd0>
    9456:	2914      	cmp	r1, #20
    9458:	bf9c      	itt	ls
    945a:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    945e:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    9462:	d921      	bls.n	94a8 <_free_r+0xd0>
    9464:	2954      	cmp	r1, #84	; 0x54
    9466:	bf9e      	ittt	ls
    9468:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    946c:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    9470:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    9474:	d918      	bls.n	94a8 <_free_r+0xd0>
    9476:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    947a:	bf9e      	ittt	ls
    947c:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    9480:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    9484:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    9488:	d90e      	bls.n	94a8 <_free_r+0xd0>
    948a:	f240 5c54 	movw	ip, #1364	; 0x554
    948e:	4561      	cmp	r1, ip
    9490:	bf95      	itete	ls
    9492:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    9496:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    949a:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    949e:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    94a2:	bf98      	it	ls
    94a4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    94a8:	1904      	adds	r4, r0, r4
    94aa:	68a1      	ldr	r1, [r4, #8]
    94ac:	42a1      	cmp	r1, r4
    94ae:	d103      	bne.n	94b8 <_free_r+0xe0>
    94b0:	e064      	b.n	957c <_free_r+0x1a4>
    94b2:	6889      	ldr	r1, [r1, #8]
    94b4:	428c      	cmp	r4, r1
    94b6:	d004      	beq.n	94c2 <_free_r+0xea>
    94b8:	6848      	ldr	r0, [r1, #4]
    94ba:	f020 0003 	bic.w	r0, r0, #3
    94be:	4283      	cmp	r3, r0
    94c0:	d3f7      	bcc.n	94b2 <_free_r+0xda>
    94c2:	68cb      	ldr	r3, [r1, #12]
    94c4:	60d3      	str	r3, [r2, #12]
    94c6:	6091      	str	r1, [r2, #8]
    94c8:	60ca      	str	r2, [r1, #12]
    94ca:	609a      	str	r2, [r3, #8]
    94cc:	4628      	mov	r0, r5
    94ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    94d2:	f7fb bcb3 	b.w	4e3c <__malloc_unlock>
    94d6:	f854 4c08 	ldr.w	r4, [r4, #-8]
    94da:	f100 0c08 	add.w	ip, r0, #8
    94de:	1b12      	subs	r2, r2, r4
    94e0:	191b      	adds	r3, r3, r4
    94e2:	6894      	ldr	r4, [r2, #8]
    94e4:	4564      	cmp	r4, ip
    94e6:	d047      	beq.n	9578 <_free_r+0x1a0>
    94e8:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    94ec:	f8cc 4008 	str.w	r4, [ip, #8]
    94f0:	f8c4 c00c 	str.w	ip, [r4, #12]
    94f4:	e790      	b.n	9418 <_free_r+0x40>
    94f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    94fa:	08db      	lsrs	r3, r3, #3
    94fc:	f04f 0c01 	mov.w	ip, #1
    9500:	6846      	ldr	r6, [r0, #4]
    9502:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    9506:	109b      	asrs	r3, r3, #2
    9508:	fa0c f303 	lsl.w	r3, ip, r3
    950c:	60d1      	str	r1, [r2, #12]
    950e:	688c      	ldr	r4, [r1, #8]
    9510:	ea46 0303 	orr.w	r3, r6, r3
    9514:	6043      	str	r3, [r0, #4]
    9516:	6094      	str	r4, [r2, #8]
    9518:	60e2      	str	r2, [r4, #12]
    951a:	608a      	str	r2, [r1, #8]
    951c:	e7d6      	b.n	94cc <_free_r+0xf4>
    951e:	688c      	ldr	r4, [r1, #8]
    9520:	4f1c      	ldr	r7, [pc, #112]	; (9594 <_free_r+0x1bc>)
    9522:	42bc      	cmp	r4, r7
    9524:	d181      	bne.n	942a <_free_r+0x52>
    9526:	50d3      	str	r3, [r2, r3]
    9528:	f043 0301 	orr.w	r3, r3, #1
    952c:	60e2      	str	r2, [r4, #12]
    952e:	60a2      	str	r2, [r4, #8]
    9530:	6053      	str	r3, [r2, #4]
    9532:	6094      	str	r4, [r2, #8]
    9534:	60d4      	str	r4, [r2, #12]
    9536:	e7c9      	b.n	94cc <_free_r+0xf4>
    9538:	18fb      	adds	r3, r7, r3
    953a:	f016 0f01 	tst.w	r6, #1
    953e:	d107      	bne.n	9550 <_free_r+0x178>
    9540:	f854 1c08 	ldr.w	r1, [r4, #-8]
    9544:	1a52      	subs	r2, r2, r1
    9546:	185b      	adds	r3, r3, r1
    9548:	68d4      	ldr	r4, [r2, #12]
    954a:	6891      	ldr	r1, [r2, #8]
    954c:	60a1      	str	r1, [r4, #8]
    954e:	60cc      	str	r4, [r1, #12]
    9550:	f240 5138 	movw	r1, #1336	; 0x538
    9554:	6082      	str	r2, [r0, #8]
    9556:	f2c2 0100 	movt	r1, #8192	; 0x2000
    955a:	f043 0001 	orr.w	r0, r3, #1
    955e:	6050      	str	r0, [r2, #4]
    9560:	680a      	ldr	r2, [r1, #0]
    9562:	4293      	cmp	r3, r2
    9564:	d3b2      	bcc.n	94cc <_free_r+0xf4>
    9566:	f240 53e0 	movw	r3, #1504	; 0x5e0
    956a:	4628      	mov	r0, r5
    956c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9570:	6819      	ldr	r1, [r3, #0]
    9572:	f7ff fedd 	bl	9330 <_malloc_trim_r>
    9576:	e7a9      	b.n	94cc <_free_r+0xf4>
    9578:	2601      	movs	r6, #1
    957a:	e74d      	b.n	9418 <_free_r+0x40>
    957c:	2601      	movs	r6, #1
    957e:	6844      	ldr	r4, [r0, #4]
    9580:	ea4f 0cac 	mov.w	ip, ip, asr #2
    9584:	460b      	mov	r3, r1
    9586:	fa06 fc0c 	lsl.w	ip, r6, ip
    958a:	ea44 040c 	orr.w	r4, r4, ip
    958e:	6044      	str	r4, [r0, #4]
    9590:	e798      	b.n	94c4 <_free_r+0xec>
    9592:	bf00      	nop
    9594:	20000134 	.word	0x20000134

00009598 <__sfvwrite_r>:
    9598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    959c:	6893      	ldr	r3, [r2, #8]
    959e:	b085      	sub	sp, #20
    95a0:	4690      	mov	r8, r2
    95a2:	460c      	mov	r4, r1
    95a4:	9003      	str	r0, [sp, #12]
    95a6:	2b00      	cmp	r3, #0
    95a8:	d064      	beq.n	9674 <__sfvwrite_r+0xdc>
    95aa:	8988      	ldrh	r0, [r1, #12]
    95ac:	fa1f fa80 	uxth.w	sl, r0
    95b0:	f01a 0f08 	tst.w	sl, #8
    95b4:	f000 80a0 	beq.w	96f8 <__sfvwrite_r+0x160>
    95b8:	690b      	ldr	r3, [r1, #16]
    95ba:	2b00      	cmp	r3, #0
    95bc:	f000 809c 	beq.w	96f8 <__sfvwrite_r+0x160>
    95c0:	f01a 0b02 	ands.w	fp, sl, #2
    95c4:	f8d8 5000 	ldr.w	r5, [r8]
    95c8:	bf1c      	itt	ne
    95ca:	f04f 0a00 	movne.w	sl, #0
    95ce:	4657      	movne	r7, sl
    95d0:	d136      	bne.n	9640 <__sfvwrite_r+0xa8>
    95d2:	f01a 0a01 	ands.w	sl, sl, #1
    95d6:	bf1d      	ittte	ne
    95d8:	46dc      	movne	ip, fp
    95da:	46d9      	movne	r9, fp
    95dc:	465f      	movne	r7, fp
    95de:	4656      	moveq	r6, sl
    95e0:	d152      	bne.n	9688 <__sfvwrite_r+0xf0>
    95e2:	b326      	cbz	r6, 962e <__sfvwrite_r+0x96>
    95e4:	b280      	uxth	r0, r0
    95e6:	68a7      	ldr	r7, [r4, #8]
    95e8:	f410 7f00 	tst.w	r0, #512	; 0x200
    95ec:	f000 808f 	beq.w	970e <__sfvwrite_r+0x176>
    95f0:	42be      	cmp	r6, r7
    95f2:	46bb      	mov	fp, r7
    95f4:	f080 80a7 	bcs.w	9746 <__sfvwrite_r+0x1ae>
    95f8:	6820      	ldr	r0, [r4, #0]
    95fa:	4637      	mov	r7, r6
    95fc:	46b3      	mov	fp, r6
    95fe:	465a      	mov	r2, fp
    9600:	4651      	mov	r1, sl
    9602:	f000 fa95 	bl	9b30 <memmove>
    9606:	68a2      	ldr	r2, [r4, #8]
    9608:	6823      	ldr	r3, [r4, #0]
    960a:	46b1      	mov	r9, r6
    960c:	1bd7      	subs	r7, r2, r7
    960e:	60a7      	str	r7, [r4, #8]
    9610:	4637      	mov	r7, r6
    9612:	445b      	add	r3, fp
    9614:	6023      	str	r3, [r4, #0]
    9616:	f8d8 3008 	ldr.w	r3, [r8, #8]
    961a:	ebc9 0606 	rsb	r6, r9, r6
    961e:	44ca      	add	sl, r9
    9620:	1bdf      	subs	r7, r3, r7
    9622:	f8c8 7008 	str.w	r7, [r8, #8]
    9626:	b32f      	cbz	r7, 9674 <__sfvwrite_r+0xdc>
    9628:	89a0      	ldrh	r0, [r4, #12]
    962a:	2e00      	cmp	r6, #0
    962c:	d1da      	bne.n	95e4 <__sfvwrite_r+0x4c>
    962e:	f8d5 a000 	ldr.w	sl, [r5]
    9632:	686e      	ldr	r6, [r5, #4]
    9634:	3508      	adds	r5, #8
    9636:	e7d4      	b.n	95e2 <__sfvwrite_r+0x4a>
    9638:	f8d5 a000 	ldr.w	sl, [r5]
    963c:	686f      	ldr	r7, [r5, #4]
    963e:	3508      	adds	r5, #8
    9640:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    9644:	bf34      	ite	cc
    9646:	463b      	movcc	r3, r7
    9648:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    964c:	4652      	mov	r2, sl
    964e:	9803      	ldr	r0, [sp, #12]
    9650:	2f00      	cmp	r7, #0
    9652:	d0f1      	beq.n	9638 <__sfvwrite_r+0xa0>
    9654:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    9656:	6a21      	ldr	r1, [r4, #32]
    9658:	47b0      	blx	r6
    965a:	2800      	cmp	r0, #0
    965c:	4482      	add	sl, r0
    965e:	ebc0 0707 	rsb	r7, r0, r7
    9662:	f340 80ec 	ble.w	983e <__sfvwrite_r+0x2a6>
    9666:	f8d8 3008 	ldr.w	r3, [r8, #8]
    966a:	1a18      	subs	r0, r3, r0
    966c:	f8c8 0008 	str.w	r0, [r8, #8]
    9670:	2800      	cmp	r0, #0
    9672:	d1e5      	bne.n	9640 <__sfvwrite_r+0xa8>
    9674:	2000      	movs	r0, #0
    9676:	b005      	add	sp, #20
    9678:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    967c:	f8d5 9000 	ldr.w	r9, [r5]
    9680:	f04f 0c00 	mov.w	ip, #0
    9684:	686f      	ldr	r7, [r5, #4]
    9686:	3508      	adds	r5, #8
    9688:	2f00      	cmp	r7, #0
    968a:	d0f7      	beq.n	967c <__sfvwrite_r+0xe4>
    968c:	f1bc 0f00 	cmp.w	ip, #0
    9690:	f000 80b5 	beq.w	97fe <__sfvwrite_r+0x266>
    9694:	6963      	ldr	r3, [r4, #20]
    9696:	45bb      	cmp	fp, r7
    9698:	bf34      	ite	cc
    969a:	46da      	movcc	sl, fp
    969c:	46ba      	movcs	sl, r7
    969e:	68a6      	ldr	r6, [r4, #8]
    96a0:	6820      	ldr	r0, [r4, #0]
    96a2:	6922      	ldr	r2, [r4, #16]
    96a4:	199e      	adds	r6, r3, r6
    96a6:	4290      	cmp	r0, r2
    96a8:	bf94      	ite	ls
    96aa:	2200      	movls	r2, #0
    96ac:	2201      	movhi	r2, #1
    96ae:	45b2      	cmp	sl, r6
    96b0:	bfd4      	ite	le
    96b2:	2200      	movle	r2, #0
    96b4:	f002 0201 	andgt.w	r2, r2, #1
    96b8:	2a00      	cmp	r2, #0
    96ba:	f040 80ae 	bne.w	981a <__sfvwrite_r+0x282>
    96be:	459a      	cmp	sl, r3
    96c0:	f2c0 8082 	blt.w	97c8 <__sfvwrite_r+0x230>
    96c4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    96c6:	464a      	mov	r2, r9
    96c8:	f8cd c004 	str.w	ip, [sp, #4]
    96cc:	9803      	ldr	r0, [sp, #12]
    96ce:	6a21      	ldr	r1, [r4, #32]
    96d0:	47b0      	blx	r6
    96d2:	f8dd c004 	ldr.w	ip, [sp, #4]
    96d6:	1e06      	subs	r6, r0, #0
    96d8:	f340 80b1 	ble.w	983e <__sfvwrite_r+0x2a6>
    96dc:	ebbb 0b06 	subs.w	fp, fp, r6
    96e0:	f000 8086 	beq.w	97f0 <__sfvwrite_r+0x258>
    96e4:	f8d8 3008 	ldr.w	r3, [r8, #8]
    96e8:	44b1      	add	r9, r6
    96ea:	1bbf      	subs	r7, r7, r6
    96ec:	1b9e      	subs	r6, r3, r6
    96ee:	f8c8 6008 	str.w	r6, [r8, #8]
    96f2:	2e00      	cmp	r6, #0
    96f4:	d1c8      	bne.n	9688 <__sfvwrite_r+0xf0>
    96f6:	e7bd      	b.n	9674 <__sfvwrite_r+0xdc>
    96f8:	9803      	ldr	r0, [sp, #12]
    96fa:	4621      	mov	r1, r4
    96fc:	f7fe fc18 	bl	7f30 <__swsetup_r>
    9700:	2800      	cmp	r0, #0
    9702:	f040 80d4 	bne.w	98ae <__sfvwrite_r+0x316>
    9706:	89a0      	ldrh	r0, [r4, #12]
    9708:	fa1f fa80 	uxth.w	sl, r0
    970c:	e758      	b.n	95c0 <__sfvwrite_r+0x28>
    970e:	6820      	ldr	r0, [r4, #0]
    9710:	46b9      	mov	r9, r7
    9712:	6923      	ldr	r3, [r4, #16]
    9714:	4298      	cmp	r0, r3
    9716:	bf94      	ite	ls
    9718:	2300      	movls	r3, #0
    971a:	2301      	movhi	r3, #1
    971c:	42b7      	cmp	r7, r6
    971e:	bf2c      	ite	cs
    9720:	2300      	movcs	r3, #0
    9722:	f003 0301 	andcc.w	r3, r3, #1
    9726:	2b00      	cmp	r3, #0
    9728:	f040 809d 	bne.w	9866 <__sfvwrite_r+0x2ce>
    972c:	6963      	ldr	r3, [r4, #20]
    972e:	429e      	cmp	r6, r3
    9730:	f0c0 808c 	bcc.w	984c <__sfvwrite_r+0x2b4>
    9734:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    9736:	4652      	mov	r2, sl
    9738:	9803      	ldr	r0, [sp, #12]
    973a:	6a21      	ldr	r1, [r4, #32]
    973c:	47b8      	blx	r7
    973e:	1e07      	subs	r7, r0, #0
    9740:	dd7d      	ble.n	983e <__sfvwrite_r+0x2a6>
    9742:	46b9      	mov	r9, r7
    9744:	e767      	b.n	9616 <__sfvwrite_r+0x7e>
    9746:	f410 6f90 	tst.w	r0, #1152	; 0x480
    974a:	bf08      	it	eq
    974c:	6820      	ldreq	r0, [r4, #0]
    974e:	f43f af56 	beq.w	95fe <__sfvwrite_r+0x66>
    9752:	6962      	ldr	r2, [r4, #20]
    9754:	6921      	ldr	r1, [r4, #16]
    9756:	6823      	ldr	r3, [r4, #0]
    9758:	eb02 0942 	add.w	r9, r2, r2, lsl #1
    975c:	1a5b      	subs	r3, r3, r1
    975e:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
    9762:	f103 0c01 	add.w	ip, r3, #1
    9766:	44b4      	add	ip, r6
    9768:	ea4f 0969 	mov.w	r9, r9, asr #1
    976c:	45e1      	cmp	r9, ip
    976e:	464a      	mov	r2, r9
    9770:	bf3c      	itt	cc
    9772:	46e1      	movcc	r9, ip
    9774:	464a      	movcc	r2, r9
    9776:	f410 6f80 	tst.w	r0, #1024	; 0x400
    977a:	f000 8083 	beq.w	9884 <__sfvwrite_r+0x2ec>
    977e:	4611      	mov	r1, r2
    9780:	9803      	ldr	r0, [sp, #12]
    9782:	9302      	str	r3, [sp, #8]
    9784:	f7fa ff54 	bl	4630 <_malloc_r>
    9788:	9b02      	ldr	r3, [sp, #8]
    978a:	2800      	cmp	r0, #0
    978c:	f000 8099 	beq.w	98c2 <__sfvwrite_r+0x32a>
    9790:	461a      	mov	r2, r3
    9792:	6921      	ldr	r1, [r4, #16]
    9794:	9302      	str	r3, [sp, #8]
    9796:	9001      	str	r0, [sp, #4]
    9798:	f7fb fa1c 	bl	4bd4 <memcpy>
    979c:	89a2      	ldrh	r2, [r4, #12]
    979e:	9b02      	ldr	r3, [sp, #8]
    97a0:	f8dd c004 	ldr.w	ip, [sp, #4]
    97a4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    97a8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    97ac:	81a2      	strh	r2, [r4, #12]
    97ae:	ebc3 0209 	rsb	r2, r3, r9
    97b2:	eb0c 0003 	add.w	r0, ip, r3
    97b6:	4637      	mov	r7, r6
    97b8:	46b3      	mov	fp, r6
    97ba:	60a2      	str	r2, [r4, #8]
    97bc:	f8c4 c010 	str.w	ip, [r4, #16]
    97c0:	6020      	str	r0, [r4, #0]
    97c2:	f8c4 9014 	str.w	r9, [r4, #20]
    97c6:	e71a      	b.n	95fe <__sfvwrite_r+0x66>
    97c8:	4652      	mov	r2, sl
    97ca:	4649      	mov	r1, r9
    97cc:	4656      	mov	r6, sl
    97ce:	f8cd c004 	str.w	ip, [sp, #4]
    97d2:	f000 f9ad 	bl	9b30 <memmove>
    97d6:	68a2      	ldr	r2, [r4, #8]
    97d8:	6823      	ldr	r3, [r4, #0]
    97da:	ebbb 0b06 	subs.w	fp, fp, r6
    97de:	ebca 0202 	rsb	r2, sl, r2
    97e2:	f8dd c004 	ldr.w	ip, [sp, #4]
    97e6:	4453      	add	r3, sl
    97e8:	60a2      	str	r2, [r4, #8]
    97ea:	6023      	str	r3, [r4, #0]
    97ec:	f47f af7a 	bne.w	96e4 <__sfvwrite_r+0x14c>
    97f0:	9803      	ldr	r0, [sp, #12]
    97f2:	4621      	mov	r1, r4
    97f4:	f7ff fbfc 	bl	8ff0 <_fflush_r>
    97f8:	bb08      	cbnz	r0, 983e <__sfvwrite_r+0x2a6>
    97fa:	46dc      	mov	ip, fp
    97fc:	e772      	b.n	96e4 <__sfvwrite_r+0x14c>
    97fe:	4648      	mov	r0, r9
    9800:	210a      	movs	r1, #10
    9802:	463a      	mov	r2, r7
    9804:	f000 f95a 	bl	9abc <memchr>
    9808:	2800      	cmp	r0, #0
    980a:	d04b      	beq.n	98a4 <__sfvwrite_r+0x30c>
    980c:	f100 0b01 	add.w	fp, r0, #1
    9810:	f04f 0c01 	mov.w	ip, #1
    9814:	ebc9 0b0b 	rsb	fp, r9, fp
    9818:	e73c      	b.n	9694 <__sfvwrite_r+0xfc>
    981a:	4649      	mov	r1, r9
    981c:	4632      	mov	r2, r6
    981e:	f8cd c004 	str.w	ip, [sp, #4]
    9822:	f000 f985 	bl	9b30 <memmove>
    9826:	6823      	ldr	r3, [r4, #0]
    9828:	4621      	mov	r1, r4
    982a:	9803      	ldr	r0, [sp, #12]
    982c:	199b      	adds	r3, r3, r6
    982e:	6023      	str	r3, [r4, #0]
    9830:	f7ff fbde 	bl	8ff0 <_fflush_r>
    9834:	f8dd c004 	ldr.w	ip, [sp, #4]
    9838:	2800      	cmp	r0, #0
    983a:	f43f af4f 	beq.w	96dc <__sfvwrite_r+0x144>
    983e:	89a3      	ldrh	r3, [r4, #12]
    9840:	f04f 30ff 	mov.w	r0, #4294967295
    9844:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    9848:	81a3      	strh	r3, [r4, #12]
    984a:	e714      	b.n	9676 <__sfvwrite_r+0xde>
    984c:	4632      	mov	r2, r6
    984e:	4651      	mov	r1, sl
    9850:	f000 f96e 	bl	9b30 <memmove>
    9854:	68a2      	ldr	r2, [r4, #8]
    9856:	6823      	ldr	r3, [r4, #0]
    9858:	4637      	mov	r7, r6
    985a:	1b92      	subs	r2, r2, r6
    985c:	46b1      	mov	r9, r6
    985e:	199b      	adds	r3, r3, r6
    9860:	60a2      	str	r2, [r4, #8]
    9862:	6023      	str	r3, [r4, #0]
    9864:	e6d7      	b.n	9616 <__sfvwrite_r+0x7e>
    9866:	4651      	mov	r1, sl
    9868:	463a      	mov	r2, r7
    986a:	f000 f961 	bl	9b30 <memmove>
    986e:	6823      	ldr	r3, [r4, #0]
    9870:	9803      	ldr	r0, [sp, #12]
    9872:	4621      	mov	r1, r4
    9874:	19db      	adds	r3, r3, r7
    9876:	6023      	str	r3, [r4, #0]
    9878:	f7ff fbba 	bl	8ff0 <_fflush_r>
    987c:	2800      	cmp	r0, #0
    987e:	f43f aeca 	beq.w	9616 <__sfvwrite_r+0x7e>
    9882:	e7dc      	b.n	983e <__sfvwrite_r+0x2a6>
    9884:	9803      	ldr	r0, [sp, #12]
    9886:	9302      	str	r3, [sp, #8]
    9888:	f000 fe5a 	bl	a540 <_realloc_r>
    988c:	9b02      	ldr	r3, [sp, #8]
    988e:	4684      	mov	ip, r0
    9890:	2800      	cmp	r0, #0
    9892:	d18c      	bne.n	97ae <__sfvwrite_r+0x216>
    9894:	6921      	ldr	r1, [r4, #16]
    9896:	9803      	ldr	r0, [sp, #12]
    9898:	f7ff fd9e 	bl	93d8 <_free_r>
    989c:	9903      	ldr	r1, [sp, #12]
    989e:	230c      	movs	r3, #12
    98a0:	600b      	str	r3, [r1, #0]
    98a2:	e7cc      	b.n	983e <__sfvwrite_r+0x2a6>
    98a4:	f107 0b01 	add.w	fp, r7, #1
    98a8:	f04f 0c01 	mov.w	ip, #1
    98ac:	e6f2      	b.n	9694 <__sfvwrite_r+0xfc>
    98ae:	9903      	ldr	r1, [sp, #12]
    98b0:	2209      	movs	r2, #9
    98b2:	89a3      	ldrh	r3, [r4, #12]
    98b4:	f04f 30ff 	mov.w	r0, #4294967295
    98b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    98bc:	600a      	str	r2, [r1, #0]
    98be:	81a3      	strh	r3, [r4, #12]
    98c0:	e6d9      	b.n	9676 <__sfvwrite_r+0xde>
    98c2:	9a03      	ldr	r2, [sp, #12]
    98c4:	230c      	movs	r3, #12
    98c6:	6013      	str	r3, [r2, #0]
    98c8:	e7b9      	b.n	983e <__sfvwrite_r+0x2a6>
    98ca:	bf00      	nop

000098cc <_fwalk_reent>:
    98cc:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    98d0:	4607      	mov	r7, r0
    98d2:	468a      	mov	sl, r1
    98d4:	f7ff fc48 	bl	9168 <__sfp_lock_acquire>
    98d8:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
    98dc:	bf08      	it	eq
    98de:	46b0      	moveq	r8, r6
    98e0:	d018      	beq.n	9914 <_fwalk_reent+0x48>
    98e2:	f04f 0800 	mov.w	r8, #0
    98e6:	6875      	ldr	r5, [r6, #4]
    98e8:	68b4      	ldr	r4, [r6, #8]
    98ea:	3d01      	subs	r5, #1
    98ec:	d40f      	bmi.n	990e <_fwalk_reent+0x42>
    98ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    98f2:	b14b      	cbz	r3, 9908 <_fwalk_reent+0x3c>
    98f4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    98f8:	4621      	mov	r1, r4
    98fa:	4638      	mov	r0, r7
    98fc:	f1b3 3fff 	cmp.w	r3, #4294967295
    9900:	d002      	beq.n	9908 <_fwalk_reent+0x3c>
    9902:	47d0      	blx	sl
    9904:	ea48 0800 	orr.w	r8, r8, r0
    9908:	3468      	adds	r4, #104	; 0x68
    990a:	3d01      	subs	r5, #1
    990c:	d5ef      	bpl.n	98ee <_fwalk_reent+0x22>
    990e:	6836      	ldr	r6, [r6, #0]
    9910:	2e00      	cmp	r6, #0
    9912:	d1e8      	bne.n	98e6 <_fwalk_reent+0x1a>
    9914:	f7ff fc2a 	bl	916c <__sfp_lock_release>
    9918:	4640      	mov	r0, r8
    991a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    991e:	bf00      	nop

00009920 <_fwalk>:
    9920:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9924:	4606      	mov	r6, r0
    9926:	4688      	mov	r8, r1
    9928:	f7ff fc1e 	bl	9168 <__sfp_lock_acquire>
    992c:	36d8      	adds	r6, #216	; 0xd8
    992e:	bf08      	it	eq
    9930:	4637      	moveq	r7, r6
    9932:	d015      	beq.n	9960 <_fwalk+0x40>
    9934:	2700      	movs	r7, #0
    9936:	6875      	ldr	r5, [r6, #4]
    9938:	68b4      	ldr	r4, [r6, #8]
    993a:	3d01      	subs	r5, #1
    993c:	d40d      	bmi.n	995a <_fwalk+0x3a>
    993e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    9942:	b13b      	cbz	r3, 9954 <_fwalk+0x34>
    9944:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    9948:	4620      	mov	r0, r4
    994a:	f1b3 3fff 	cmp.w	r3, #4294967295
    994e:	d001      	beq.n	9954 <_fwalk+0x34>
    9950:	47c0      	blx	r8
    9952:	4307      	orrs	r7, r0
    9954:	3468      	adds	r4, #104	; 0x68
    9956:	3d01      	subs	r5, #1
    9958:	d5f1      	bpl.n	993e <_fwalk+0x1e>
    995a:	6836      	ldr	r6, [r6, #0]
    995c:	2e00      	cmp	r6, #0
    995e:	d1ea      	bne.n	9936 <_fwalk+0x16>
    9960:	f7ff fc04 	bl	916c <__sfp_lock_release>
    9964:	4638      	mov	r0, r7
    9966:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    996a:	bf00      	nop

0000996c <__locale_charset>:
    996c:	f64b 43dc 	movw	r3, #48348	; 0xbcdc
    9970:	f2c0 0300 	movt	r3, #0
    9974:	6818      	ldr	r0, [r3, #0]
    9976:	4770      	bx	lr

00009978 <_localeconv_r>:
    9978:	4800      	ldr	r0, [pc, #0]	; (997c <_localeconv_r+0x4>)
    997a:	4770      	bx	lr
    997c:	0000bce0 	.word	0x0000bce0

00009980 <localeconv>:
    9980:	4800      	ldr	r0, [pc, #0]	; (9984 <localeconv+0x4>)
    9982:	4770      	bx	lr
    9984:	0000bce0 	.word	0x0000bce0

00009988 <_setlocale_r>:
    9988:	b570      	push	{r4, r5, r6, lr}
    998a:	4605      	mov	r5, r0
    998c:	460e      	mov	r6, r1
    998e:	4614      	mov	r4, r2
    9990:	b172      	cbz	r2, 99b0 <_setlocale_r+0x28>
    9992:	f64b 31e4 	movw	r1, #48100	; 0xbbe4
    9996:	4610      	mov	r0, r2
    9998:	f2c0 0100 	movt	r1, #0
    999c:	f001 f812 	bl	a9c4 <strcmp>
    99a0:	b958      	cbnz	r0, 99ba <_setlocale_r+0x32>
    99a2:	f64b 30e4 	movw	r0, #48100	; 0xbbe4
    99a6:	622c      	str	r4, [r5, #32]
    99a8:	f2c0 0000 	movt	r0, #0
    99ac:	61ee      	str	r6, [r5, #28]
    99ae:	bd70      	pop	{r4, r5, r6, pc}
    99b0:	f64b 30e4 	movw	r0, #48100	; 0xbbe4
    99b4:	f2c0 0000 	movt	r0, #0
    99b8:	bd70      	pop	{r4, r5, r6, pc}
    99ba:	f64b 01b4 	movw	r1, #47284	; 0xb8b4
    99be:	4620      	mov	r0, r4
    99c0:	f2c0 0100 	movt	r1, #0
    99c4:	f000 fffe 	bl	a9c4 <strcmp>
    99c8:	2800      	cmp	r0, #0
    99ca:	d0ea      	beq.n	99a2 <_setlocale_r+0x1a>
    99cc:	2000      	movs	r0, #0
    99ce:	bd70      	pop	{r4, r5, r6, pc}

000099d0 <setlocale>:
    99d0:	f240 0338 	movw	r3, #56	; 0x38
    99d4:	460a      	mov	r2, r1
    99d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    99da:	4601      	mov	r1, r0
    99dc:	6818      	ldr	r0, [r3, #0]
    99de:	e7d3      	b.n	9988 <_setlocale_r>

000099e0 <__smakebuf_r>:
    99e0:	898b      	ldrh	r3, [r1, #12]
    99e2:	b5f0      	push	{r4, r5, r6, r7, lr}
    99e4:	460c      	mov	r4, r1
    99e6:	b29a      	uxth	r2, r3
    99e8:	b091      	sub	sp, #68	; 0x44
    99ea:	f012 0f02 	tst.w	r2, #2
    99ee:	4605      	mov	r5, r0
    99f0:	d141      	bne.n	9a76 <__smakebuf_r+0x96>
    99f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    99f6:	2900      	cmp	r1, #0
    99f8:	db18      	blt.n	9a2c <__smakebuf_r+0x4c>
    99fa:	aa01      	add	r2, sp, #4
    99fc:	f001 f978 	bl	acf0 <_fstat_r>
    9a00:	2800      	cmp	r0, #0
    9a02:	db11      	blt.n	9a28 <__smakebuf_r+0x48>
    9a04:	9b02      	ldr	r3, [sp, #8]
    9a06:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    9a0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    9a0e:	bf14      	ite	ne
    9a10:	2700      	movne	r7, #0
    9a12:	2701      	moveq	r7, #1
    9a14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    9a18:	d040      	beq.n	9a9c <__smakebuf_r+0xbc>
    9a1a:	89a3      	ldrh	r3, [r4, #12]
    9a1c:	f44f 6680 	mov.w	r6, #1024	; 0x400
    9a20:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    9a24:	81a3      	strh	r3, [r4, #12]
    9a26:	e00b      	b.n	9a40 <__smakebuf_r+0x60>
    9a28:	89a3      	ldrh	r3, [r4, #12]
    9a2a:	b29a      	uxth	r2, r3
    9a2c:	f012 0f80 	tst.w	r2, #128	; 0x80
    9a30:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    9a34:	bf0c      	ite	eq
    9a36:	f44f 6680 	moveq.w	r6, #1024	; 0x400
    9a3a:	2640      	movne	r6, #64	; 0x40
    9a3c:	2700      	movs	r7, #0
    9a3e:	81a3      	strh	r3, [r4, #12]
    9a40:	4628      	mov	r0, r5
    9a42:	4631      	mov	r1, r6
    9a44:	f7fa fdf4 	bl	4630 <_malloc_r>
    9a48:	b170      	cbz	r0, 9a68 <__smakebuf_r+0x88>
    9a4a:	89a1      	ldrh	r1, [r4, #12]
    9a4c:	f249 12b1 	movw	r2, #37297	; 0x91b1
    9a50:	f2c0 0200 	movt	r2, #0
    9a54:	6120      	str	r0, [r4, #16]
    9a56:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    9a5a:	6166      	str	r6, [r4, #20]
    9a5c:	62aa      	str	r2, [r5, #40]	; 0x28
    9a5e:	81a1      	strh	r1, [r4, #12]
    9a60:	6020      	str	r0, [r4, #0]
    9a62:	b97f      	cbnz	r7, 9a84 <__smakebuf_r+0xa4>
    9a64:	b011      	add	sp, #68	; 0x44
    9a66:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9a68:	89a3      	ldrh	r3, [r4, #12]
    9a6a:	f413 7f00 	tst.w	r3, #512	; 0x200
    9a6e:	d1f9      	bne.n	9a64 <__smakebuf_r+0x84>
    9a70:	f043 0302 	orr.w	r3, r3, #2
    9a74:	81a3      	strh	r3, [r4, #12]
    9a76:	f104 0347 	add.w	r3, r4, #71	; 0x47
    9a7a:	6123      	str	r3, [r4, #16]
    9a7c:	6023      	str	r3, [r4, #0]
    9a7e:	2301      	movs	r3, #1
    9a80:	6163      	str	r3, [r4, #20]
    9a82:	e7ef      	b.n	9a64 <__smakebuf_r+0x84>
    9a84:	4628      	mov	r0, r5
    9a86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    9a8a:	f001 f947 	bl	ad1c <_isatty_r>
    9a8e:	2800      	cmp	r0, #0
    9a90:	d0e8      	beq.n	9a64 <__smakebuf_r+0x84>
    9a92:	89a3      	ldrh	r3, [r4, #12]
    9a94:	f043 0301 	orr.w	r3, r3, #1
    9a98:	81a3      	strh	r3, [r4, #12]
    9a9a:	e7e3      	b.n	9a64 <__smakebuf_r+0x84>
    9a9c:	f64a 133d 	movw	r3, #43325	; 0xa93d
    9aa0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    9aa2:	f2c0 0300 	movt	r3, #0
    9aa6:	429a      	cmp	r2, r3
    9aa8:	d1b7      	bne.n	9a1a <__smakebuf_r+0x3a>
    9aaa:	89a2      	ldrh	r2, [r4, #12]
    9aac:	f44f 6380 	mov.w	r3, #1024	; 0x400
    9ab0:	461e      	mov	r6, r3
    9ab2:	6523      	str	r3, [r4, #80]	; 0x50
    9ab4:	ea42 0303 	orr.w	r3, r2, r3
    9ab8:	81a3      	strh	r3, [r4, #12]
    9aba:	e7c1      	b.n	9a40 <__smakebuf_r+0x60>

00009abc <memchr>:
    9abc:	f010 0f03 	tst.w	r0, #3
    9ac0:	b2c9      	uxtb	r1, r1
    9ac2:	b410      	push	{r4}
    9ac4:	d010      	beq.n	9ae8 <memchr+0x2c>
    9ac6:	2a00      	cmp	r2, #0
    9ac8:	d02f      	beq.n	9b2a <memchr+0x6e>
    9aca:	7803      	ldrb	r3, [r0, #0]
    9acc:	428b      	cmp	r3, r1
    9ace:	d02a      	beq.n	9b26 <memchr+0x6a>
    9ad0:	3a01      	subs	r2, #1
    9ad2:	e005      	b.n	9ae0 <memchr+0x24>
    9ad4:	2a00      	cmp	r2, #0
    9ad6:	d028      	beq.n	9b2a <memchr+0x6e>
    9ad8:	7803      	ldrb	r3, [r0, #0]
    9ada:	3a01      	subs	r2, #1
    9adc:	428b      	cmp	r3, r1
    9ade:	d022      	beq.n	9b26 <memchr+0x6a>
    9ae0:	3001      	adds	r0, #1
    9ae2:	f010 0f03 	tst.w	r0, #3
    9ae6:	d1f5      	bne.n	9ad4 <memchr+0x18>
    9ae8:	2a03      	cmp	r2, #3
    9aea:	d911      	bls.n	9b10 <memchr+0x54>
    9aec:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
    9af0:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    9af4:	6803      	ldr	r3, [r0, #0]
    9af6:	ea84 0303 	eor.w	r3, r4, r3
    9afa:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
    9afe:	ea2c 0303 	bic.w	r3, ip, r3
    9b02:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
    9b06:	d103      	bne.n	9b10 <memchr+0x54>
    9b08:	3a04      	subs	r2, #4
    9b0a:	3004      	adds	r0, #4
    9b0c:	2a03      	cmp	r2, #3
    9b0e:	d8f1      	bhi.n	9af4 <memchr+0x38>
    9b10:	b15a      	cbz	r2, 9b2a <memchr+0x6e>
    9b12:	7803      	ldrb	r3, [r0, #0]
    9b14:	428b      	cmp	r3, r1
    9b16:	d006      	beq.n	9b26 <memchr+0x6a>
    9b18:	3a01      	subs	r2, #1
    9b1a:	b132      	cbz	r2, 9b2a <memchr+0x6e>
    9b1c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    9b20:	3a01      	subs	r2, #1
    9b22:	428b      	cmp	r3, r1
    9b24:	d1f9      	bne.n	9b1a <memchr+0x5e>
    9b26:	bc10      	pop	{r4}
    9b28:	4770      	bx	lr
    9b2a:	2000      	movs	r0, #0
    9b2c:	e7fb      	b.n	9b26 <memchr+0x6a>
    9b2e:	bf00      	nop

00009b30 <memmove>:
    9b30:	4288      	cmp	r0, r1
    9b32:	468c      	mov	ip, r1
    9b34:	b470      	push	{r4, r5, r6}
    9b36:	4605      	mov	r5, r0
    9b38:	4614      	mov	r4, r2
    9b3a:	d90e      	bls.n	9b5a <memmove+0x2a>
    9b3c:	188b      	adds	r3, r1, r2
    9b3e:	4298      	cmp	r0, r3
    9b40:	d20b      	bcs.n	9b5a <memmove+0x2a>
    9b42:	b142      	cbz	r2, 9b56 <memmove+0x26>
    9b44:	ebc2 0c03 	rsb	ip, r2, r3
    9b48:	4601      	mov	r1, r0
    9b4a:	1e53      	subs	r3, r2, #1
    9b4c:	f81c 2003 	ldrb.w	r2, [ip, r3]
    9b50:	54ca      	strb	r2, [r1, r3]
    9b52:	3b01      	subs	r3, #1
    9b54:	d2fa      	bcs.n	9b4c <memmove+0x1c>
    9b56:	bc70      	pop	{r4, r5, r6}
    9b58:	4770      	bx	lr
    9b5a:	2a0f      	cmp	r2, #15
    9b5c:	d809      	bhi.n	9b72 <memmove+0x42>
    9b5e:	2c00      	cmp	r4, #0
    9b60:	d0f9      	beq.n	9b56 <memmove+0x26>
    9b62:	2300      	movs	r3, #0
    9b64:	f81c 2003 	ldrb.w	r2, [ip, r3]
    9b68:	54ea      	strb	r2, [r5, r3]
    9b6a:	3301      	adds	r3, #1
    9b6c:	42a3      	cmp	r3, r4
    9b6e:	d1f9      	bne.n	9b64 <memmove+0x34>
    9b70:	e7f1      	b.n	9b56 <memmove+0x26>
    9b72:	ea41 0300 	orr.w	r3, r1, r0
    9b76:	f013 0f03 	tst.w	r3, #3
    9b7a:	d1f0      	bne.n	9b5e <memmove+0x2e>
    9b7c:	4694      	mov	ip, r2
    9b7e:	460c      	mov	r4, r1
    9b80:	4603      	mov	r3, r0
    9b82:	6825      	ldr	r5, [r4, #0]
    9b84:	f1ac 0c10 	sub.w	ip, ip, #16
    9b88:	601d      	str	r5, [r3, #0]
    9b8a:	6865      	ldr	r5, [r4, #4]
    9b8c:	605d      	str	r5, [r3, #4]
    9b8e:	68a5      	ldr	r5, [r4, #8]
    9b90:	609d      	str	r5, [r3, #8]
    9b92:	68e5      	ldr	r5, [r4, #12]
    9b94:	3410      	adds	r4, #16
    9b96:	60dd      	str	r5, [r3, #12]
    9b98:	3310      	adds	r3, #16
    9b9a:	f1bc 0f0f 	cmp.w	ip, #15
    9b9e:	d8f0      	bhi.n	9b82 <memmove+0x52>
    9ba0:	3a10      	subs	r2, #16
    9ba2:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    9ba6:	f10c 0501 	add.w	r5, ip, #1
    9baa:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
    9bae:	012d      	lsls	r5, r5, #4
    9bb0:	eb02 160c 	add.w	r6, r2, ip, lsl #4
    9bb4:	eb01 0c05 	add.w	ip, r1, r5
    9bb8:	1945      	adds	r5, r0, r5
    9bba:	2e03      	cmp	r6, #3
    9bbc:	4634      	mov	r4, r6
    9bbe:	d9ce      	bls.n	9b5e <memmove+0x2e>
    9bc0:	2300      	movs	r3, #0
    9bc2:	f85c 2003 	ldr.w	r2, [ip, r3]
    9bc6:	50ea      	str	r2, [r5, r3]
    9bc8:	3304      	adds	r3, #4
    9bca:	1af2      	subs	r2, r6, r3
    9bcc:	2a03      	cmp	r2, #3
    9bce:	d8f8      	bhi.n	9bc2 <memmove+0x92>
    9bd0:	3e04      	subs	r6, #4
    9bd2:	08b3      	lsrs	r3, r6, #2
    9bd4:	1c5a      	adds	r2, r3, #1
    9bd6:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
    9bda:	0092      	lsls	r2, r2, #2
    9bdc:	4494      	add	ip, r2
    9bde:	eb06 0483 	add.w	r4, r6, r3, lsl #2
    9be2:	18ad      	adds	r5, r5, r2
    9be4:	e7bb      	b.n	9b5e <memmove+0x2e>
    9be6:	bf00      	nop

00009be8 <__hi0bits>:
    9be8:	0c02      	lsrs	r2, r0, #16
    9bea:	4603      	mov	r3, r0
    9bec:	0412      	lsls	r2, r2, #16
    9bee:	b1b2      	cbz	r2, 9c1e <__hi0bits+0x36>
    9bf0:	2000      	movs	r0, #0
    9bf2:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    9bf6:	d101      	bne.n	9bfc <__hi0bits+0x14>
    9bf8:	3008      	adds	r0, #8
    9bfa:	021b      	lsls	r3, r3, #8
    9bfc:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    9c00:	d101      	bne.n	9c06 <__hi0bits+0x1e>
    9c02:	3004      	adds	r0, #4
    9c04:	011b      	lsls	r3, r3, #4
    9c06:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    9c0a:	d101      	bne.n	9c10 <__hi0bits+0x28>
    9c0c:	3002      	adds	r0, #2
    9c0e:	009b      	lsls	r3, r3, #2
    9c10:	2b00      	cmp	r3, #0
    9c12:	db03      	blt.n	9c1c <__hi0bits+0x34>
    9c14:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
    9c18:	d004      	beq.n	9c24 <__hi0bits+0x3c>
    9c1a:	3001      	adds	r0, #1
    9c1c:	4770      	bx	lr
    9c1e:	0403      	lsls	r3, r0, #16
    9c20:	2010      	movs	r0, #16
    9c22:	e7e6      	b.n	9bf2 <__hi0bits+0xa>
    9c24:	2020      	movs	r0, #32
    9c26:	4770      	bx	lr

00009c28 <__lo0bits>:
    9c28:	6803      	ldr	r3, [r0, #0]
    9c2a:	4602      	mov	r2, r0
    9c2c:	f013 0007 	ands.w	r0, r3, #7
    9c30:	d009      	beq.n	9c46 <__lo0bits+0x1e>
    9c32:	f013 0f01 	tst.w	r3, #1
    9c36:	d121      	bne.n	9c7c <__lo0bits+0x54>
    9c38:	f013 0f02 	tst.w	r3, #2
    9c3c:	d122      	bne.n	9c84 <__lo0bits+0x5c>
    9c3e:	089b      	lsrs	r3, r3, #2
    9c40:	2002      	movs	r0, #2
    9c42:	6013      	str	r3, [r2, #0]
    9c44:	4770      	bx	lr
    9c46:	b299      	uxth	r1, r3
    9c48:	b909      	cbnz	r1, 9c4e <__lo0bits+0x26>
    9c4a:	0c1b      	lsrs	r3, r3, #16
    9c4c:	2010      	movs	r0, #16
    9c4e:	f013 0fff 	tst.w	r3, #255	; 0xff
    9c52:	d101      	bne.n	9c58 <__lo0bits+0x30>
    9c54:	3008      	adds	r0, #8
    9c56:	0a1b      	lsrs	r3, r3, #8
    9c58:	f013 0f0f 	tst.w	r3, #15
    9c5c:	d101      	bne.n	9c62 <__lo0bits+0x3a>
    9c5e:	3004      	adds	r0, #4
    9c60:	091b      	lsrs	r3, r3, #4
    9c62:	f013 0f03 	tst.w	r3, #3
    9c66:	d101      	bne.n	9c6c <__lo0bits+0x44>
    9c68:	3002      	adds	r0, #2
    9c6a:	089b      	lsrs	r3, r3, #2
    9c6c:	f013 0f01 	tst.w	r3, #1
    9c70:	d102      	bne.n	9c78 <__lo0bits+0x50>
    9c72:	085b      	lsrs	r3, r3, #1
    9c74:	d004      	beq.n	9c80 <__lo0bits+0x58>
    9c76:	3001      	adds	r0, #1
    9c78:	6013      	str	r3, [r2, #0]
    9c7a:	4770      	bx	lr
    9c7c:	2000      	movs	r0, #0
    9c7e:	4770      	bx	lr
    9c80:	2020      	movs	r0, #32
    9c82:	4770      	bx	lr
    9c84:	085b      	lsrs	r3, r3, #1
    9c86:	2001      	movs	r0, #1
    9c88:	6013      	str	r3, [r2, #0]
    9c8a:	4770      	bx	lr

00009c8c <__mcmp>:
    9c8c:	4603      	mov	r3, r0
    9c8e:	690a      	ldr	r2, [r1, #16]
    9c90:	6900      	ldr	r0, [r0, #16]
    9c92:	b410      	push	{r4}
    9c94:	1a80      	subs	r0, r0, r2
    9c96:	d111      	bne.n	9cbc <__mcmp+0x30>
    9c98:	3204      	adds	r2, #4
    9c9a:	f103 0c14 	add.w	ip, r3, #20
    9c9e:	0092      	lsls	r2, r2, #2
    9ca0:	189b      	adds	r3, r3, r2
    9ca2:	1889      	adds	r1, r1, r2
    9ca4:	3104      	adds	r1, #4
    9ca6:	3304      	adds	r3, #4
    9ca8:	f853 4c04 	ldr.w	r4, [r3, #-4]
    9cac:	3b04      	subs	r3, #4
    9cae:	f851 2c04 	ldr.w	r2, [r1, #-4]
    9cb2:	3904      	subs	r1, #4
    9cb4:	4294      	cmp	r4, r2
    9cb6:	d103      	bne.n	9cc0 <__mcmp+0x34>
    9cb8:	459c      	cmp	ip, r3
    9cba:	d3f5      	bcc.n	9ca8 <__mcmp+0x1c>
    9cbc:	bc10      	pop	{r4}
    9cbe:	4770      	bx	lr
    9cc0:	bf38      	it	cc
    9cc2:	f04f 30ff 	movcc.w	r0, #4294967295
    9cc6:	d3f9      	bcc.n	9cbc <__mcmp+0x30>
    9cc8:	2001      	movs	r0, #1
    9cca:	e7f7      	b.n	9cbc <__mcmp+0x30>

00009ccc <__ulp>:
    9ccc:	f240 0300 	movw	r3, #0
    9cd0:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    9cd4:	ea01 0303 	and.w	r3, r1, r3
    9cd8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
    9cdc:	2b00      	cmp	r3, #0
    9cde:	dd02      	ble.n	9ce6 <__ulp+0x1a>
    9ce0:	4619      	mov	r1, r3
    9ce2:	2000      	movs	r0, #0
    9ce4:	4770      	bx	lr
    9ce6:	425b      	negs	r3, r3
    9ce8:	151b      	asrs	r3, r3, #20
    9cea:	2b13      	cmp	r3, #19
    9cec:	dd0e      	ble.n	9d0c <__ulp+0x40>
    9cee:	3b14      	subs	r3, #20
    9cf0:	2b1e      	cmp	r3, #30
    9cf2:	dd03      	ble.n	9cfc <__ulp+0x30>
    9cf4:	2301      	movs	r3, #1
    9cf6:	2100      	movs	r1, #0
    9cf8:	4618      	mov	r0, r3
    9cfa:	4770      	bx	lr
    9cfc:	2201      	movs	r2, #1
    9cfe:	f1c3 031f 	rsb	r3, r3, #31
    9d02:	2100      	movs	r1, #0
    9d04:	fa12 f303 	lsls.w	r3, r2, r3
    9d08:	4618      	mov	r0, r3
    9d0a:	4770      	bx	lr
    9d0c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    9d10:	2000      	movs	r0, #0
    9d12:	fa52 f103 	asrs.w	r1, r2, r3
    9d16:	4770      	bx	lr

00009d18 <__b2d>:
    9d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9d1c:	6904      	ldr	r4, [r0, #16]
    9d1e:	f100 0614 	add.w	r6, r0, #20
    9d22:	460f      	mov	r7, r1
    9d24:	3404      	adds	r4, #4
    9d26:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    9d2a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    9d2e:	46a0      	mov	r8, r4
    9d30:	4628      	mov	r0, r5
    9d32:	f7ff ff59 	bl	9be8 <__hi0bits>
    9d36:	280a      	cmp	r0, #10
    9d38:	f1c0 0320 	rsb	r3, r0, #32
    9d3c:	603b      	str	r3, [r7, #0]
    9d3e:	dc14      	bgt.n	9d6a <__b2d+0x52>
    9d40:	42a6      	cmp	r6, r4
    9d42:	f1c0 030b 	rsb	r3, r0, #11
    9d46:	d237      	bcs.n	9db8 <__b2d+0xa0>
    9d48:	f854 1c04 	ldr.w	r1, [r4, #-4]
    9d4c:	40d9      	lsrs	r1, r3
    9d4e:	fa25 fc03 	lsr.w	ip, r5, r3
    9d52:	3015      	adds	r0, #21
    9d54:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
    9d58:	4085      	lsls	r5, r0
    9d5a:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
    9d5e:	ea41 0205 	orr.w	r2, r1, r5
    9d62:	4610      	mov	r0, r2
    9d64:	4619      	mov	r1, r3
    9d66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9d6a:	42a6      	cmp	r6, r4
    9d6c:	d320      	bcc.n	9db0 <__b2d+0x98>
    9d6e:	2100      	movs	r1, #0
    9d70:	380b      	subs	r0, #11
    9d72:	bf02      	ittt	eq
    9d74:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
    9d78:	460a      	moveq	r2, r1
    9d7a:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
    9d7e:	d0f0      	beq.n	9d62 <__b2d+0x4a>
    9d80:	42b4      	cmp	r4, r6
    9d82:	f1c0 0320 	rsb	r3, r0, #32
    9d86:	d919      	bls.n	9dbc <__b2d+0xa4>
    9d88:	f854 4c04 	ldr.w	r4, [r4, #-4]
    9d8c:	40dc      	lsrs	r4, r3
    9d8e:	4085      	lsls	r5, r0
    9d90:	fa21 fc03 	lsr.w	ip, r1, r3
    9d94:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
    9d98:	fa11 f000 	lsls.w	r0, r1, r0
    9d9c:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
    9da0:	ea44 0200 	orr.w	r2, r4, r0
    9da4:	ea45 030c 	orr.w	r3, r5, ip
    9da8:	4610      	mov	r0, r2
    9daa:	4619      	mov	r1, r3
    9dac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9db0:	f854 1c04 	ldr.w	r1, [r4, #-4]
    9db4:	3c04      	subs	r4, #4
    9db6:	e7db      	b.n	9d70 <__b2d+0x58>
    9db8:	2100      	movs	r1, #0
    9dba:	e7c8      	b.n	9d4e <__b2d+0x36>
    9dbc:	2400      	movs	r4, #0
    9dbe:	e7e6      	b.n	9d8e <__b2d+0x76>

00009dc0 <__ratio>:
    9dc0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    9dc4:	b083      	sub	sp, #12
    9dc6:	460e      	mov	r6, r1
    9dc8:	a901      	add	r1, sp, #4
    9dca:	4607      	mov	r7, r0
    9dcc:	f7ff ffa4 	bl	9d18 <__b2d>
    9dd0:	460d      	mov	r5, r1
    9dd2:	4604      	mov	r4, r0
    9dd4:	4669      	mov	r1, sp
    9dd6:	4630      	mov	r0, r6
    9dd8:	f7ff ff9e 	bl	9d18 <__b2d>
    9ddc:	f8dd c004 	ldr.w	ip, [sp, #4]
    9de0:	46a9      	mov	r9, r5
    9de2:	46a0      	mov	r8, r4
    9de4:	460b      	mov	r3, r1
    9de6:	4602      	mov	r2, r0
    9de8:	6931      	ldr	r1, [r6, #16]
    9dea:	4616      	mov	r6, r2
    9dec:	6938      	ldr	r0, [r7, #16]
    9dee:	461f      	mov	r7, r3
    9df0:	1a40      	subs	r0, r0, r1
    9df2:	9900      	ldr	r1, [sp, #0]
    9df4:	ebc1 010c 	rsb	r1, r1, ip
    9df8:	eb01 1140 	add.w	r1, r1, r0, lsl #5
    9dfc:	2900      	cmp	r1, #0
    9dfe:	bfc9      	itett	gt
    9e00:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
    9e04:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
    9e08:	4624      	movgt	r4, r4
    9e0a:	464d      	movgt	r5, r9
    9e0c:	bfdc      	itt	le
    9e0e:	4612      	movle	r2, r2
    9e10:	463b      	movle	r3, r7
    9e12:	4620      	mov	r0, r4
    9e14:	4629      	mov	r1, r5
    9e16:	f7f9 fffd 	bl	3e14 <__aeabi_ddiv>
    9e1a:	b003      	add	sp, #12
    9e1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00009e20 <_mprec_log10>:
    9e20:	2817      	cmp	r0, #23
    9e22:	b510      	push	{r4, lr}
    9e24:	4604      	mov	r4, r0
    9e26:	dd0e      	ble.n	9e46 <_mprec_log10+0x26>
    9e28:	f240 0100 	movw	r1, #0
    9e2c:	2000      	movs	r0, #0
    9e2e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    9e32:	f240 0300 	movw	r3, #0
    9e36:	2200      	movs	r2, #0
    9e38:	f2c4 0324 	movt	r3, #16420	; 0x4024
    9e3c:	f7f9 fec0 	bl	3bc0 <__aeabi_dmul>
    9e40:	3c01      	subs	r4, #1
    9e42:	d1f6      	bne.n	9e32 <_mprec_log10+0x12>
    9e44:	bd10      	pop	{r4, pc}
    9e46:	f64b 5320 	movw	r3, #48416	; 0xbd20
    9e4a:	f2c0 0300 	movt	r3, #0
    9e4e:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
    9e52:	e9d3 0100 	ldrd	r0, r1, [r3]
    9e56:	bd10      	pop	{r4, pc}

00009e58 <__copybits>:
    9e58:	6913      	ldr	r3, [r2, #16]
    9e5a:	3901      	subs	r1, #1
    9e5c:	f102 0c14 	add.w	ip, r2, #20
    9e60:	b410      	push	{r4}
    9e62:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    9e66:	114c      	asrs	r4, r1, #5
    9e68:	3214      	adds	r2, #20
    9e6a:	3401      	adds	r4, #1
    9e6c:	4594      	cmp	ip, r2
    9e6e:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    9e72:	d20f      	bcs.n	9e94 <__copybits+0x3c>
    9e74:	2300      	movs	r3, #0
    9e76:	f85c 1003 	ldr.w	r1, [ip, r3]
    9e7a:	50c1      	str	r1, [r0, r3]
    9e7c:	3304      	adds	r3, #4
    9e7e:	eb03 010c 	add.w	r1, r3, ip
    9e82:	428a      	cmp	r2, r1
    9e84:	d8f7      	bhi.n	9e76 <__copybits+0x1e>
    9e86:	ea6f 0c0c 	mvn.w	ip, ip
    9e8a:	4462      	add	r2, ip
    9e8c:	f022 0203 	bic.w	r2, r2, #3
    9e90:	3204      	adds	r2, #4
    9e92:	1880      	adds	r0, r0, r2
    9e94:	4284      	cmp	r4, r0
    9e96:	d904      	bls.n	9ea2 <__copybits+0x4a>
    9e98:	2300      	movs	r3, #0
    9e9a:	f840 3b04 	str.w	r3, [r0], #4
    9e9e:	4284      	cmp	r4, r0
    9ea0:	d8fb      	bhi.n	9e9a <__copybits+0x42>
    9ea2:	bc10      	pop	{r4}
    9ea4:	4770      	bx	lr
    9ea6:	bf00      	nop

00009ea8 <__any_on>:
    9ea8:	6902      	ldr	r2, [r0, #16]
    9eaa:	114b      	asrs	r3, r1, #5
    9eac:	429a      	cmp	r2, r3
    9eae:	db10      	blt.n	9ed2 <__any_on+0x2a>
    9eb0:	dd0e      	ble.n	9ed0 <__any_on+0x28>
    9eb2:	f011 011f 	ands.w	r1, r1, #31
    9eb6:	d00b      	beq.n	9ed0 <__any_on+0x28>
    9eb8:	461a      	mov	r2, r3
    9eba:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    9ebe:	695b      	ldr	r3, [r3, #20]
    9ec0:	fa23 fc01 	lsr.w	ip, r3, r1
    9ec4:	fa0c f101 	lsl.w	r1, ip, r1
    9ec8:	4299      	cmp	r1, r3
    9eca:	d002      	beq.n	9ed2 <__any_on+0x2a>
    9ecc:	2001      	movs	r0, #1
    9ece:	4770      	bx	lr
    9ed0:	461a      	mov	r2, r3
    9ed2:	3204      	adds	r2, #4
    9ed4:	f100 0114 	add.w	r1, r0, #20
    9ed8:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    9edc:	f103 0c04 	add.w	ip, r3, #4
    9ee0:	4561      	cmp	r1, ip
    9ee2:	d20b      	bcs.n	9efc <__any_on+0x54>
    9ee4:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    9ee8:	2a00      	cmp	r2, #0
    9eea:	d1ef      	bne.n	9ecc <__any_on+0x24>
    9eec:	4299      	cmp	r1, r3
    9eee:	d205      	bcs.n	9efc <__any_on+0x54>
    9ef0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
    9ef4:	2a00      	cmp	r2, #0
    9ef6:	d1e9      	bne.n	9ecc <__any_on+0x24>
    9ef8:	4299      	cmp	r1, r3
    9efa:	d3f9      	bcc.n	9ef0 <__any_on+0x48>
    9efc:	2000      	movs	r0, #0
    9efe:	4770      	bx	lr

00009f00 <_Bfree>:
    9f00:	b530      	push	{r4, r5, lr}
    9f02:	6a45      	ldr	r5, [r0, #36]	; 0x24
    9f04:	b083      	sub	sp, #12
    9f06:	4604      	mov	r4, r0
    9f08:	b155      	cbz	r5, 9f20 <_Bfree+0x20>
    9f0a:	b139      	cbz	r1, 9f1c <_Bfree+0x1c>
    9f0c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    9f0e:	684a      	ldr	r2, [r1, #4]
    9f10:	68db      	ldr	r3, [r3, #12]
    9f12:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    9f16:	6008      	str	r0, [r1, #0]
    9f18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    9f1c:	b003      	add	sp, #12
    9f1e:	bd30      	pop	{r4, r5, pc}
    9f20:	2010      	movs	r0, #16
    9f22:	9101      	str	r1, [sp, #4]
    9f24:	f7fa fb7c 	bl	4620 <malloc>
    9f28:	9901      	ldr	r1, [sp, #4]
    9f2a:	6260      	str	r0, [r4, #36]	; 0x24
    9f2c:	60c5      	str	r5, [r0, #12]
    9f2e:	6045      	str	r5, [r0, #4]
    9f30:	6085      	str	r5, [r0, #8]
    9f32:	6005      	str	r5, [r0, #0]
    9f34:	e7e9      	b.n	9f0a <_Bfree+0xa>
    9f36:	bf00      	nop

00009f38 <_Balloc>:
    9f38:	b570      	push	{r4, r5, r6, lr}
    9f3a:	6a44      	ldr	r4, [r0, #36]	; 0x24
    9f3c:	4606      	mov	r6, r0
    9f3e:	460d      	mov	r5, r1
    9f40:	b164      	cbz	r4, 9f5c <_Balloc+0x24>
    9f42:	68e2      	ldr	r2, [r4, #12]
    9f44:	b1a2      	cbz	r2, 9f70 <_Balloc+0x38>
    9f46:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
    9f4a:	b1eb      	cbz	r3, 9f88 <_Balloc+0x50>
    9f4c:	6819      	ldr	r1, [r3, #0]
    9f4e:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
    9f52:	2200      	movs	r2, #0
    9f54:	60da      	str	r2, [r3, #12]
    9f56:	611a      	str	r2, [r3, #16]
    9f58:	4618      	mov	r0, r3
    9f5a:	bd70      	pop	{r4, r5, r6, pc}
    9f5c:	2010      	movs	r0, #16
    9f5e:	f7fa fb5f 	bl	4620 <malloc>
    9f62:	2300      	movs	r3, #0
    9f64:	4604      	mov	r4, r0
    9f66:	6270      	str	r0, [r6, #36]	; 0x24
    9f68:	60c3      	str	r3, [r0, #12]
    9f6a:	6043      	str	r3, [r0, #4]
    9f6c:	6083      	str	r3, [r0, #8]
    9f6e:	6003      	str	r3, [r0, #0]
    9f70:	2210      	movs	r2, #16
    9f72:	4630      	mov	r0, r6
    9f74:	2104      	movs	r1, #4
    9f76:	f000 fe13 	bl	aba0 <_calloc_r>
    9f7a:	6a73      	ldr	r3, [r6, #36]	; 0x24
    9f7c:	60e0      	str	r0, [r4, #12]
    9f7e:	68da      	ldr	r2, [r3, #12]
    9f80:	2a00      	cmp	r2, #0
    9f82:	d1e0      	bne.n	9f46 <_Balloc+0xe>
    9f84:	4613      	mov	r3, r2
    9f86:	e7e7      	b.n	9f58 <_Balloc+0x20>
    9f88:	2401      	movs	r4, #1
    9f8a:	4630      	mov	r0, r6
    9f8c:	4621      	mov	r1, r4
    9f8e:	40ac      	lsls	r4, r5
    9f90:	1d62      	adds	r2, r4, #5
    9f92:	0092      	lsls	r2, r2, #2
    9f94:	f000 fe04 	bl	aba0 <_calloc_r>
    9f98:	4603      	mov	r3, r0
    9f9a:	2800      	cmp	r0, #0
    9f9c:	d0dc      	beq.n	9f58 <_Balloc+0x20>
    9f9e:	6045      	str	r5, [r0, #4]
    9fa0:	6084      	str	r4, [r0, #8]
    9fa2:	e7d6      	b.n	9f52 <_Balloc+0x1a>

00009fa4 <__d2b>:
    9fa4:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    9fa8:	b083      	sub	sp, #12
    9faa:	2101      	movs	r1, #1
    9fac:	461d      	mov	r5, r3
    9fae:	4614      	mov	r4, r2
    9fb0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    9fb2:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    9fb4:	f7ff ffc0 	bl	9f38 <_Balloc>
    9fb8:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
    9fbc:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    9fc0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    9fc4:	4615      	mov	r5, r2
    9fc6:	ea5f 5a12 	movs.w	sl, r2, lsr #20
    9fca:	9300      	str	r3, [sp, #0]
    9fcc:	bf1c      	itt	ne
    9fce:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
    9fd2:	9300      	strne	r3, [sp, #0]
    9fd4:	4680      	mov	r8, r0
    9fd6:	2c00      	cmp	r4, #0
    9fd8:	d023      	beq.n	a022 <__d2b+0x7e>
    9fda:	a802      	add	r0, sp, #8
    9fdc:	f840 4d04 	str.w	r4, [r0, #-4]!
    9fe0:	f7ff fe22 	bl	9c28 <__lo0bits>
    9fe4:	4603      	mov	r3, r0
    9fe6:	2800      	cmp	r0, #0
    9fe8:	d137      	bne.n	a05a <__d2b+0xb6>
    9fea:	9901      	ldr	r1, [sp, #4]
    9fec:	9a00      	ldr	r2, [sp, #0]
    9fee:	f8c8 1014 	str.w	r1, [r8, #20]
    9ff2:	2a00      	cmp	r2, #0
    9ff4:	bf14      	ite	ne
    9ff6:	2402      	movne	r4, #2
    9ff8:	2401      	moveq	r4, #1
    9ffa:	f8c8 2018 	str.w	r2, [r8, #24]
    9ffe:	f8c8 4010 	str.w	r4, [r8, #16]
    a002:	f1ba 0f00 	cmp.w	sl, #0
    a006:	d01b      	beq.n	a040 <__d2b+0x9c>
    a008:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
    a00c:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
    a010:	f1aa 0a03 	sub.w	sl, sl, #3
    a014:	4453      	add	r3, sl
    a016:	603b      	str	r3, [r7, #0]
    a018:	6032      	str	r2, [r6, #0]
    a01a:	4640      	mov	r0, r8
    a01c:	b003      	add	sp, #12
    a01e:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    a022:	4668      	mov	r0, sp
    a024:	f7ff fe00 	bl	9c28 <__lo0bits>
    a028:	2301      	movs	r3, #1
    a02a:	461c      	mov	r4, r3
    a02c:	f8c8 3010 	str.w	r3, [r8, #16]
    a030:	9b00      	ldr	r3, [sp, #0]
    a032:	f8c8 3014 	str.w	r3, [r8, #20]
    a036:	f100 0320 	add.w	r3, r0, #32
    a03a:	f1ba 0f00 	cmp.w	sl, #0
    a03e:	d1e3      	bne.n	a008 <__d2b+0x64>
    a040:	eb08 0284 	add.w	r2, r8, r4, lsl #2
    a044:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
    a048:	3b02      	subs	r3, #2
    a04a:	603b      	str	r3, [r7, #0]
    a04c:	6910      	ldr	r0, [r2, #16]
    a04e:	f7ff fdcb 	bl	9be8 <__hi0bits>
    a052:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
    a056:	6030      	str	r0, [r6, #0]
    a058:	e7df      	b.n	a01a <__d2b+0x76>
    a05a:	9a00      	ldr	r2, [sp, #0]
    a05c:	f1c0 0120 	rsb	r1, r0, #32
    a060:	fa12 f101 	lsls.w	r1, r2, r1
    a064:	40c2      	lsrs	r2, r0
    a066:	9801      	ldr	r0, [sp, #4]
    a068:	4301      	orrs	r1, r0
    a06a:	f8c8 1014 	str.w	r1, [r8, #20]
    a06e:	9200      	str	r2, [sp, #0]
    a070:	e7bf      	b.n	9ff2 <__d2b+0x4e>
    a072:	bf00      	nop

0000a074 <__mdiff>:
    a074:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a078:	6913      	ldr	r3, [r2, #16]
    a07a:	690f      	ldr	r7, [r1, #16]
    a07c:	460c      	mov	r4, r1
    a07e:	4615      	mov	r5, r2
    a080:	1aff      	subs	r7, r7, r3
    a082:	2f00      	cmp	r7, #0
    a084:	d04f      	beq.n	a126 <__mdiff+0xb2>
    a086:	db6a      	blt.n	a15e <__mdiff+0xea>
    a088:	2700      	movs	r7, #0
    a08a:	f101 0614 	add.w	r6, r1, #20
    a08e:	6861      	ldr	r1, [r4, #4]
    a090:	f7ff ff52 	bl	9f38 <_Balloc>
    a094:	f8d5 8010 	ldr.w	r8, [r5, #16]
    a098:	f8d4 c010 	ldr.w	ip, [r4, #16]
    a09c:	f105 0114 	add.w	r1, r5, #20
    a0a0:	2200      	movs	r2, #0
    a0a2:	eb05 0588 	add.w	r5, r5, r8, lsl #2
    a0a6:	eb04 048c 	add.w	r4, r4, ip, lsl #2
    a0aa:	f105 0814 	add.w	r8, r5, #20
    a0ae:	3414      	adds	r4, #20
    a0b0:	f100 0314 	add.w	r3, r0, #20
    a0b4:	60c7      	str	r7, [r0, #12]
    a0b6:	f851 7b04 	ldr.w	r7, [r1], #4
    a0ba:	f856 5b04 	ldr.w	r5, [r6], #4
    a0be:	46bb      	mov	fp, r7
    a0c0:	fa1f fa87 	uxth.w	sl, r7
    a0c4:	0c3f      	lsrs	r7, r7, #16
    a0c6:	fa1f f985 	uxth.w	r9, r5
    a0ca:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
    a0ce:	ebca 0a09 	rsb	sl, sl, r9
    a0d2:	4452      	add	r2, sl
    a0d4:	eb07 4722 	add.w	r7, r7, r2, asr #16
    a0d8:	b292      	uxth	r2, r2
    a0da:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
    a0de:	f843 2b04 	str.w	r2, [r3], #4
    a0e2:	143a      	asrs	r2, r7, #16
    a0e4:	4588      	cmp	r8, r1
    a0e6:	d8e6      	bhi.n	a0b6 <__mdiff+0x42>
    a0e8:	42a6      	cmp	r6, r4
    a0ea:	d20e      	bcs.n	a10a <__mdiff+0x96>
    a0ec:	f856 1b04 	ldr.w	r1, [r6], #4
    a0f0:	b28d      	uxth	r5, r1
    a0f2:	0c09      	lsrs	r1, r1, #16
    a0f4:	1952      	adds	r2, r2, r5
    a0f6:	eb01 4122 	add.w	r1, r1, r2, asr #16
    a0fa:	b292      	uxth	r2, r2
    a0fc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    a100:	f843 2b04 	str.w	r2, [r3], #4
    a104:	140a      	asrs	r2, r1, #16
    a106:	42b4      	cmp	r4, r6
    a108:	d8f0      	bhi.n	a0ec <__mdiff+0x78>
    a10a:	f853 2c04 	ldr.w	r2, [r3, #-4]
    a10e:	b932      	cbnz	r2, a11e <__mdiff+0xaa>
    a110:	f853 2c08 	ldr.w	r2, [r3, #-8]
    a114:	f10c 3cff 	add.w	ip, ip, #4294967295
    a118:	3b04      	subs	r3, #4
    a11a:	2a00      	cmp	r2, #0
    a11c:	d0f8      	beq.n	a110 <__mdiff+0x9c>
    a11e:	f8c0 c010 	str.w	ip, [r0, #16]
    a122:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a126:	3304      	adds	r3, #4
    a128:	f101 0614 	add.w	r6, r1, #20
    a12c:	009b      	lsls	r3, r3, #2
    a12e:	18d2      	adds	r2, r2, r3
    a130:	18cb      	adds	r3, r1, r3
    a132:	3304      	adds	r3, #4
    a134:	3204      	adds	r2, #4
    a136:	f853 cc04 	ldr.w	ip, [r3, #-4]
    a13a:	3b04      	subs	r3, #4
    a13c:	f852 1c04 	ldr.w	r1, [r2, #-4]
    a140:	3a04      	subs	r2, #4
    a142:	458c      	cmp	ip, r1
    a144:	d10a      	bne.n	a15c <__mdiff+0xe8>
    a146:	429e      	cmp	r6, r3
    a148:	d3f5      	bcc.n	a136 <__mdiff+0xc2>
    a14a:	2100      	movs	r1, #0
    a14c:	f7ff fef4 	bl	9f38 <_Balloc>
    a150:	2301      	movs	r3, #1
    a152:	6103      	str	r3, [r0, #16]
    a154:	2300      	movs	r3, #0
    a156:	6143      	str	r3, [r0, #20]
    a158:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a15c:	d297      	bcs.n	a08e <__mdiff+0x1a>
    a15e:	4623      	mov	r3, r4
    a160:	462c      	mov	r4, r5
    a162:	2701      	movs	r7, #1
    a164:	461d      	mov	r5, r3
    a166:	f104 0614 	add.w	r6, r4, #20
    a16a:	e790      	b.n	a08e <__mdiff+0x1a>

0000a16c <__lshift>:
    a16c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    a170:	690d      	ldr	r5, [r1, #16]
    a172:	688b      	ldr	r3, [r1, #8]
    a174:	1156      	asrs	r6, r2, #5
    a176:	3501      	adds	r5, #1
    a178:	460c      	mov	r4, r1
    a17a:	19ad      	adds	r5, r5, r6
    a17c:	4690      	mov	r8, r2
    a17e:	429d      	cmp	r5, r3
    a180:	4682      	mov	sl, r0
    a182:	6849      	ldr	r1, [r1, #4]
    a184:	dd03      	ble.n	a18e <__lshift+0x22>
    a186:	005b      	lsls	r3, r3, #1
    a188:	3101      	adds	r1, #1
    a18a:	429d      	cmp	r5, r3
    a18c:	dcfb      	bgt.n	a186 <__lshift+0x1a>
    a18e:	4650      	mov	r0, sl
    a190:	f7ff fed2 	bl	9f38 <_Balloc>
    a194:	2e00      	cmp	r6, #0
    a196:	4607      	mov	r7, r0
    a198:	f100 0214 	add.w	r2, r0, #20
    a19c:	dd0a      	ble.n	a1b4 <__lshift+0x48>
    a19e:	2300      	movs	r3, #0
    a1a0:	4619      	mov	r1, r3
    a1a2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    a1a6:	3301      	adds	r3, #1
    a1a8:	42b3      	cmp	r3, r6
    a1aa:	d1fa      	bne.n	a1a2 <__lshift+0x36>
    a1ac:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    a1b0:	f103 0214 	add.w	r2, r3, #20
    a1b4:	6920      	ldr	r0, [r4, #16]
    a1b6:	f104 0314 	add.w	r3, r4, #20
    a1ba:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    a1be:	3014      	adds	r0, #20
    a1c0:	f018 081f 	ands.w	r8, r8, #31
    a1c4:	d01b      	beq.n	a1fe <__lshift+0x92>
    a1c6:	f1c8 0e20 	rsb	lr, r8, #32
    a1ca:	2100      	movs	r1, #0
    a1cc:	681e      	ldr	r6, [r3, #0]
    a1ce:	fa06 fc08 	lsl.w	ip, r6, r8
    a1d2:	ea41 010c 	orr.w	r1, r1, ip
    a1d6:	f842 1b04 	str.w	r1, [r2], #4
    a1da:	f853 1b04 	ldr.w	r1, [r3], #4
    a1de:	4298      	cmp	r0, r3
    a1e0:	fa21 f10e 	lsr.w	r1, r1, lr
    a1e4:	d8f2      	bhi.n	a1cc <__lshift+0x60>
    a1e6:	6011      	str	r1, [r2, #0]
    a1e8:	b101      	cbz	r1, a1ec <__lshift+0x80>
    a1ea:	3501      	adds	r5, #1
    a1ec:	4650      	mov	r0, sl
    a1ee:	3d01      	subs	r5, #1
    a1f0:	4621      	mov	r1, r4
    a1f2:	613d      	str	r5, [r7, #16]
    a1f4:	f7ff fe84 	bl	9f00 <_Bfree>
    a1f8:	4638      	mov	r0, r7
    a1fa:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    a1fe:	f853 1008 	ldr.w	r1, [r3, r8]
    a202:	f842 1008 	str.w	r1, [r2, r8]
    a206:	f108 0804 	add.w	r8, r8, #4
    a20a:	eb08 0103 	add.w	r1, r8, r3
    a20e:	4288      	cmp	r0, r1
    a210:	d9ec      	bls.n	a1ec <__lshift+0x80>
    a212:	f853 1008 	ldr.w	r1, [r3, r8]
    a216:	f842 1008 	str.w	r1, [r2, r8]
    a21a:	f108 0804 	add.w	r8, r8, #4
    a21e:	eb08 0103 	add.w	r1, r8, r3
    a222:	4288      	cmp	r0, r1
    a224:	d8eb      	bhi.n	a1fe <__lshift+0x92>
    a226:	e7e1      	b.n	a1ec <__lshift+0x80>

0000a228 <__multiply>:
    a228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a22c:	f8d1 8010 	ldr.w	r8, [r1, #16]
    a230:	6917      	ldr	r7, [r2, #16]
    a232:	460d      	mov	r5, r1
    a234:	4616      	mov	r6, r2
    a236:	b087      	sub	sp, #28
    a238:	45b8      	cmp	r8, r7
    a23a:	bfb5      	itete	lt
    a23c:	4615      	movlt	r5, r2
    a23e:	463b      	movge	r3, r7
    a240:	460b      	movlt	r3, r1
    a242:	4647      	movge	r7, r8
    a244:	bfb4      	ite	lt
    a246:	461e      	movlt	r6, r3
    a248:	4698      	movge	r8, r3
    a24a:	68ab      	ldr	r3, [r5, #8]
    a24c:	eb08 0407 	add.w	r4, r8, r7
    a250:	6869      	ldr	r1, [r5, #4]
    a252:	429c      	cmp	r4, r3
    a254:	bfc8      	it	gt
    a256:	3101      	addgt	r1, #1
    a258:	f7ff fe6e 	bl	9f38 <_Balloc>
    a25c:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    a260:	f100 0b14 	add.w	fp, r0, #20
    a264:	3314      	adds	r3, #20
    a266:	9003      	str	r0, [sp, #12]
    a268:	459b      	cmp	fp, r3
    a26a:	9304      	str	r3, [sp, #16]
    a26c:	d206      	bcs.n	a27c <__multiply+0x54>
    a26e:	9904      	ldr	r1, [sp, #16]
    a270:	465b      	mov	r3, fp
    a272:	2200      	movs	r2, #0
    a274:	f843 2b04 	str.w	r2, [r3], #4
    a278:	4299      	cmp	r1, r3
    a27a:	d8fb      	bhi.n	a274 <__multiply+0x4c>
    a27c:	eb06 0888 	add.w	r8, r6, r8, lsl #2
    a280:	f106 0914 	add.w	r9, r6, #20
    a284:	f108 0814 	add.w	r8, r8, #20
    a288:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
    a28c:	3514      	adds	r5, #20
    a28e:	45c1      	cmp	r9, r8
    a290:	f8cd 8004 	str.w	r8, [sp, #4]
    a294:	f10c 0c14 	add.w	ip, ip, #20
    a298:	9502      	str	r5, [sp, #8]
    a29a:	d24b      	bcs.n	a334 <__multiply+0x10c>
    a29c:	f04f 0a00 	mov.w	sl, #0
    a2a0:	9405      	str	r4, [sp, #20]
    a2a2:	f859 400a 	ldr.w	r4, [r9, sl]
    a2a6:	eb0a 080b 	add.w	r8, sl, fp
    a2aa:	b2a0      	uxth	r0, r4
    a2ac:	b1d8      	cbz	r0, a2e6 <__multiply+0xbe>
    a2ae:	9a02      	ldr	r2, [sp, #8]
    a2b0:	4643      	mov	r3, r8
    a2b2:	2400      	movs	r4, #0
    a2b4:	f852 5b04 	ldr.w	r5, [r2], #4
    a2b8:	6819      	ldr	r1, [r3, #0]
    a2ba:	b2af      	uxth	r7, r5
    a2bc:	0c2d      	lsrs	r5, r5, #16
    a2be:	b28e      	uxth	r6, r1
    a2c0:	0c09      	lsrs	r1, r1, #16
    a2c2:	fb00 6607 	mla	r6, r0, r7, r6
    a2c6:	fb00 1105 	mla	r1, r0, r5, r1
    a2ca:	1936      	adds	r6, r6, r4
    a2cc:	eb01 4116 	add.w	r1, r1, r6, lsr #16
    a2d0:	b2b6      	uxth	r6, r6
    a2d2:	0c0c      	lsrs	r4, r1, #16
    a2d4:	4594      	cmp	ip, r2
    a2d6:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
    a2da:	f843 6b04 	str.w	r6, [r3], #4
    a2de:	d8e9      	bhi.n	a2b4 <__multiply+0x8c>
    a2e0:	601c      	str	r4, [r3, #0]
    a2e2:	f859 400a 	ldr.w	r4, [r9, sl]
    a2e6:	0c24      	lsrs	r4, r4, #16
    a2e8:	d01c      	beq.n	a324 <__multiply+0xfc>
    a2ea:	f85b 200a 	ldr.w	r2, [fp, sl]
    a2ee:	4641      	mov	r1, r8
    a2f0:	9b02      	ldr	r3, [sp, #8]
    a2f2:	2500      	movs	r5, #0
    a2f4:	4610      	mov	r0, r2
    a2f6:	881e      	ldrh	r6, [r3, #0]
    a2f8:	b297      	uxth	r7, r2
    a2fa:	fb06 5504 	mla	r5, r6, r4, r5
    a2fe:	eb05 4510 	add.w	r5, r5, r0, lsr #16
    a302:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
    a306:	600f      	str	r7, [r1, #0]
    a308:	f851 0f04 	ldr.w	r0, [r1, #4]!
    a30c:	f853 2b04 	ldr.w	r2, [r3], #4
    a310:	b286      	uxth	r6, r0
    a312:	0c12      	lsrs	r2, r2, #16
    a314:	fb02 6204 	mla	r2, r2, r4, r6
    a318:	eb02 4215 	add.w	r2, r2, r5, lsr #16
    a31c:	0c15      	lsrs	r5, r2, #16
    a31e:	459c      	cmp	ip, r3
    a320:	d8e9      	bhi.n	a2f6 <__multiply+0xce>
    a322:	600a      	str	r2, [r1, #0]
    a324:	f10a 0a04 	add.w	sl, sl, #4
    a328:	9a01      	ldr	r2, [sp, #4]
    a32a:	eb0a 0309 	add.w	r3, sl, r9
    a32e:	429a      	cmp	r2, r3
    a330:	d8b7      	bhi.n	a2a2 <__multiply+0x7a>
    a332:	9c05      	ldr	r4, [sp, #20]
    a334:	2c00      	cmp	r4, #0
    a336:	dd0b      	ble.n	a350 <__multiply+0x128>
    a338:	9a04      	ldr	r2, [sp, #16]
    a33a:	f852 3c04 	ldr.w	r3, [r2, #-4]
    a33e:	b93b      	cbnz	r3, a350 <__multiply+0x128>
    a340:	4613      	mov	r3, r2
    a342:	e003      	b.n	a34c <__multiply+0x124>
    a344:	f853 2c08 	ldr.w	r2, [r3, #-8]
    a348:	3b04      	subs	r3, #4
    a34a:	b90a      	cbnz	r2, a350 <__multiply+0x128>
    a34c:	3c01      	subs	r4, #1
    a34e:	d1f9      	bne.n	a344 <__multiply+0x11c>
    a350:	9b03      	ldr	r3, [sp, #12]
    a352:	4618      	mov	r0, r3
    a354:	611c      	str	r4, [r3, #16]
    a356:	b007      	add	sp, #28
    a358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0000a35c <__i2b>:
    a35c:	b510      	push	{r4, lr}
    a35e:	460c      	mov	r4, r1
    a360:	2101      	movs	r1, #1
    a362:	f7ff fde9 	bl	9f38 <_Balloc>
    a366:	2201      	movs	r2, #1
    a368:	6144      	str	r4, [r0, #20]
    a36a:	6102      	str	r2, [r0, #16]
    a36c:	bd10      	pop	{r4, pc}
    a36e:	bf00      	nop

0000a370 <__multadd>:
    a370:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    a374:	460d      	mov	r5, r1
    a376:	2100      	movs	r1, #0
    a378:	4606      	mov	r6, r0
    a37a:	692c      	ldr	r4, [r5, #16]
    a37c:	b083      	sub	sp, #12
    a37e:	f105 0814 	add.w	r8, r5, #20
    a382:	4608      	mov	r0, r1
    a384:	f858 7001 	ldr.w	r7, [r8, r1]
    a388:	3001      	adds	r0, #1
    a38a:	fa1f fa87 	uxth.w	sl, r7
    a38e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
    a392:	fb0a 3302 	mla	r3, sl, r2, r3
    a396:	fb0c fc02 	mul.w	ip, ip, r2
    a39a:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
    a39e:	b29b      	uxth	r3, r3
    a3a0:	eb03 430c 	add.w	r3, r3, ip, lsl #16
    a3a4:	f848 3001 	str.w	r3, [r8, r1]
    a3a8:	3104      	adds	r1, #4
    a3aa:	4284      	cmp	r4, r0
    a3ac:	ea4f 431c 	mov.w	r3, ip, lsr #16
    a3b0:	dce8      	bgt.n	a384 <__multadd+0x14>
    a3b2:	b13b      	cbz	r3, a3c4 <__multadd+0x54>
    a3b4:	68aa      	ldr	r2, [r5, #8]
    a3b6:	4294      	cmp	r4, r2
    a3b8:	da08      	bge.n	a3cc <__multadd+0x5c>
    a3ba:	eb05 0284 	add.w	r2, r5, r4, lsl #2
    a3be:	3401      	adds	r4, #1
    a3c0:	612c      	str	r4, [r5, #16]
    a3c2:	6153      	str	r3, [r2, #20]
    a3c4:	4628      	mov	r0, r5
    a3c6:	b003      	add	sp, #12
    a3c8:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    a3cc:	6869      	ldr	r1, [r5, #4]
    a3ce:	4630      	mov	r0, r6
    a3d0:	9301      	str	r3, [sp, #4]
    a3d2:	3101      	adds	r1, #1
    a3d4:	f7ff fdb0 	bl	9f38 <_Balloc>
    a3d8:	692a      	ldr	r2, [r5, #16]
    a3da:	f105 010c 	add.w	r1, r5, #12
    a3de:	3202      	adds	r2, #2
    a3e0:	0092      	lsls	r2, r2, #2
    a3e2:	4607      	mov	r7, r0
    a3e4:	300c      	adds	r0, #12
    a3e6:	f7fa fbf5 	bl	4bd4 <memcpy>
    a3ea:	4629      	mov	r1, r5
    a3ec:	4630      	mov	r0, r6
    a3ee:	463d      	mov	r5, r7
    a3f0:	f7ff fd86 	bl	9f00 <_Bfree>
    a3f4:	9b01      	ldr	r3, [sp, #4]
    a3f6:	e7e0      	b.n	a3ba <__multadd+0x4a>

0000a3f8 <__pow5mult>:
    a3f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a3fc:	4615      	mov	r5, r2
    a3fe:	f012 0203 	ands.w	r2, r2, #3
    a402:	4604      	mov	r4, r0
    a404:	4688      	mov	r8, r1
    a406:	d12c      	bne.n	a462 <__pow5mult+0x6a>
    a408:	10ad      	asrs	r5, r5, #2
    a40a:	d01e      	beq.n	a44a <__pow5mult+0x52>
    a40c:	6a66      	ldr	r6, [r4, #36]	; 0x24
    a40e:	2e00      	cmp	r6, #0
    a410:	d034      	beq.n	a47c <__pow5mult+0x84>
    a412:	68b7      	ldr	r7, [r6, #8]
    a414:	2f00      	cmp	r7, #0
    a416:	d03b      	beq.n	a490 <__pow5mult+0x98>
    a418:	f015 0f01 	tst.w	r5, #1
    a41c:	d108      	bne.n	a430 <__pow5mult+0x38>
    a41e:	106d      	asrs	r5, r5, #1
    a420:	d013      	beq.n	a44a <__pow5mult+0x52>
    a422:	683e      	ldr	r6, [r7, #0]
    a424:	b1a6      	cbz	r6, a450 <__pow5mult+0x58>
    a426:	4630      	mov	r0, r6
    a428:	4607      	mov	r7, r0
    a42a:	f015 0f01 	tst.w	r5, #1
    a42e:	d0f6      	beq.n	a41e <__pow5mult+0x26>
    a430:	4641      	mov	r1, r8
    a432:	463a      	mov	r2, r7
    a434:	4620      	mov	r0, r4
    a436:	f7ff fef7 	bl	a228 <__multiply>
    a43a:	4641      	mov	r1, r8
    a43c:	4606      	mov	r6, r0
    a43e:	4620      	mov	r0, r4
    a440:	f7ff fd5e 	bl	9f00 <_Bfree>
    a444:	106d      	asrs	r5, r5, #1
    a446:	46b0      	mov	r8, r6
    a448:	d1eb      	bne.n	a422 <__pow5mult+0x2a>
    a44a:	4640      	mov	r0, r8
    a44c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    a450:	4639      	mov	r1, r7
    a452:	463a      	mov	r2, r7
    a454:	4620      	mov	r0, r4
    a456:	f7ff fee7 	bl	a228 <__multiply>
    a45a:	6038      	str	r0, [r7, #0]
    a45c:	4607      	mov	r7, r0
    a45e:	6006      	str	r6, [r0, #0]
    a460:	e7e3      	b.n	a42a <__pow5mult+0x32>
    a462:	f64b 5c20 	movw	ip, #48416	; 0xbd20
    a466:	2300      	movs	r3, #0
    a468:	f2c0 0c00 	movt	ip, #0
    a46c:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
    a470:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
    a474:	f7ff ff7c 	bl	a370 <__multadd>
    a478:	4680      	mov	r8, r0
    a47a:	e7c5      	b.n	a408 <__pow5mult+0x10>
    a47c:	2010      	movs	r0, #16
    a47e:	f7fa f8cf 	bl	4620 <malloc>
    a482:	2300      	movs	r3, #0
    a484:	4606      	mov	r6, r0
    a486:	6260      	str	r0, [r4, #36]	; 0x24
    a488:	60c3      	str	r3, [r0, #12]
    a48a:	6043      	str	r3, [r0, #4]
    a48c:	6083      	str	r3, [r0, #8]
    a48e:	6003      	str	r3, [r0, #0]
    a490:	4620      	mov	r0, r4
    a492:	f240 2171 	movw	r1, #625	; 0x271
    a496:	f7ff ff61 	bl	a35c <__i2b>
    a49a:	2300      	movs	r3, #0
    a49c:	60b0      	str	r0, [r6, #8]
    a49e:	4607      	mov	r7, r0
    a4a0:	6003      	str	r3, [r0, #0]
    a4a2:	e7b9      	b.n	a418 <__pow5mult+0x20>

0000a4a4 <__s2b>:
    a4a4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    a4a8:	461e      	mov	r6, r3
    a4aa:	f648 6339 	movw	r3, #36409	; 0x8e39
    a4ae:	f106 0c08 	add.w	ip, r6, #8
    a4b2:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    a4b6:	4688      	mov	r8, r1
    a4b8:	4605      	mov	r5, r0
    a4ba:	4617      	mov	r7, r2
    a4bc:	fb83 130c 	smull	r1, r3, r3, ip
    a4c0:	ea4f 7cec 	mov.w	ip, ip, asr #31
    a4c4:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
    a4c8:	f1bc 0f01 	cmp.w	ip, #1
    a4cc:	dd35      	ble.n	a53a <__s2b+0x96>
    a4ce:	2100      	movs	r1, #0
    a4d0:	2201      	movs	r2, #1
    a4d2:	0052      	lsls	r2, r2, #1
    a4d4:	3101      	adds	r1, #1
    a4d6:	4594      	cmp	ip, r2
    a4d8:	dcfb      	bgt.n	a4d2 <__s2b+0x2e>
    a4da:	4628      	mov	r0, r5
    a4dc:	f7ff fd2c 	bl	9f38 <_Balloc>
    a4e0:	9b08      	ldr	r3, [sp, #32]
    a4e2:	6143      	str	r3, [r0, #20]
    a4e4:	2301      	movs	r3, #1
    a4e6:	2f09      	cmp	r7, #9
    a4e8:	6103      	str	r3, [r0, #16]
    a4ea:	dd22      	ble.n	a532 <__s2b+0x8e>
    a4ec:	f108 0a09 	add.w	sl, r8, #9
    a4f0:	2409      	movs	r4, #9
    a4f2:	f818 3004 	ldrb.w	r3, [r8, r4]
    a4f6:	4601      	mov	r1, r0
    a4f8:	220a      	movs	r2, #10
    a4fa:	3401      	adds	r4, #1
    a4fc:	3b30      	subs	r3, #48	; 0x30
    a4fe:	4628      	mov	r0, r5
    a500:	f7ff ff36 	bl	a370 <__multadd>
    a504:	42a7      	cmp	r7, r4
    a506:	dcf4      	bgt.n	a4f2 <__s2b+0x4e>
    a508:	eb0a 0807 	add.w	r8, sl, r7
    a50c:	f1a8 0808 	sub.w	r8, r8, #8
    a510:	42be      	cmp	r6, r7
    a512:	dd0c      	ble.n	a52e <__s2b+0x8a>
    a514:	2400      	movs	r4, #0
    a516:	f818 3004 	ldrb.w	r3, [r8, r4]
    a51a:	4601      	mov	r1, r0
    a51c:	3401      	adds	r4, #1
    a51e:	220a      	movs	r2, #10
    a520:	3b30      	subs	r3, #48	; 0x30
    a522:	4628      	mov	r0, r5
    a524:	f7ff ff24 	bl	a370 <__multadd>
    a528:	19e3      	adds	r3, r4, r7
    a52a:	429e      	cmp	r6, r3
    a52c:	dcf3      	bgt.n	a516 <__s2b+0x72>
    a52e:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    a532:	f108 080a 	add.w	r8, r8, #10
    a536:	2709      	movs	r7, #9
    a538:	e7ea      	b.n	a510 <__s2b+0x6c>
    a53a:	2100      	movs	r1, #0
    a53c:	e7cd      	b.n	a4da <__s2b+0x36>
    a53e:	bf00      	nop

0000a540 <_realloc_r>:
    a540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a544:	4691      	mov	r9, r2
    a546:	b083      	sub	sp, #12
    a548:	4607      	mov	r7, r0
    a54a:	460e      	mov	r6, r1
    a54c:	2900      	cmp	r1, #0
    a54e:	f000 813a 	beq.w	a7c6 <_realloc_r+0x286>
    a552:	f1a1 0808 	sub.w	r8, r1, #8
    a556:	f109 040b 	add.w	r4, r9, #11
    a55a:	f7fa fc6d 	bl	4e38 <__malloc_lock>
    a55e:	2c16      	cmp	r4, #22
    a560:	f8d8 1004 	ldr.w	r1, [r8, #4]
    a564:	460b      	mov	r3, r1
    a566:	f200 80a0 	bhi.w	a6aa <_realloc_r+0x16a>
    a56a:	2210      	movs	r2, #16
    a56c:	2500      	movs	r5, #0
    a56e:	4614      	mov	r4, r2
    a570:	454c      	cmp	r4, r9
    a572:	bf38      	it	cc
    a574:	f045 0501 	orrcc.w	r5, r5, #1
    a578:	2d00      	cmp	r5, #0
    a57a:	f040 812a 	bne.w	a7d2 <_realloc_r+0x292>
    a57e:	f021 0a03 	bic.w	sl, r1, #3
    a582:	4592      	cmp	sl, r2
    a584:	bfa2      	ittt	ge
    a586:	4640      	movge	r0, r8
    a588:	4655      	movge	r5, sl
    a58a:	f108 0808 	addge.w	r8, r8, #8
    a58e:	da75      	bge.n	a67c <_realloc_r+0x13c>
    a590:	f240 132c 	movw	r3, #300	; 0x12c
    a594:	eb08 000a 	add.w	r0, r8, sl
    a598:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a59c:	f8d3 e008 	ldr.w	lr, [r3, #8]
    a5a0:	4586      	cmp	lr, r0
    a5a2:	f000 811a 	beq.w	a7da <_realloc_r+0x29a>
    a5a6:	f8d0 c004 	ldr.w	ip, [r0, #4]
    a5aa:	f02c 0b01 	bic.w	fp, ip, #1
    a5ae:	4483      	add	fp, r0
    a5b0:	f8db b004 	ldr.w	fp, [fp, #4]
    a5b4:	f01b 0f01 	tst.w	fp, #1
    a5b8:	d07c      	beq.n	a6b4 <_realloc_r+0x174>
    a5ba:	46ac      	mov	ip, r5
    a5bc:	4628      	mov	r0, r5
    a5be:	f011 0f01 	tst.w	r1, #1
    a5c2:	f040 809b 	bne.w	a6fc <_realloc_r+0x1bc>
    a5c6:	f856 1c08 	ldr.w	r1, [r6, #-8]
    a5ca:	ebc1 0b08 	rsb	fp, r1, r8
    a5ce:	f8db 5004 	ldr.w	r5, [fp, #4]
    a5d2:	f025 0503 	bic.w	r5, r5, #3
    a5d6:	2800      	cmp	r0, #0
    a5d8:	f000 80dd 	beq.w	a796 <_realloc_r+0x256>
    a5dc:	4570      	cmp	r0, lr
    a5de:	f000 811f 	beq.w	a820 <_realloc_r+0x2e0>
    a5e2:	eb05 030a 	add.w	r3, r5, sl
    a5e6:	eb0c 0503 	add.w	r5, ip, r3
    a5ea:	4295      	cmp	r5, r2
    a5ec:	bfb8      	it	lt
    a5ee:	461d      	movlt	r5, r3
    a5f0:	f2c0 80d2 	blt.w	a798 <_realloc_r+0x258>
    a5f4:	6881      	ldr	r1, [r0, #8]
    a5f6:	465b      	mov	r3, fp
    a5f8:	68c0      	ldr	r0, [r0, #12]
    a5fa:	f1aa 0204 	sub.w	r2, sl, #4
    a5fe:	2a24      	cmp	r2, #36	; 0x24
    a600:	6081      	str	r1, [r0, #8]
    a602:	60c8      	str	r0, [r1, #12]
    a604:	f853 1f08 	ldr.w	r1, [r3, #8]!
    a608:	f8db 000c 	ldr.w	r0, [fp, #12]
    a60c:	6081      	str	r1, [r0, #8]
    a60e:	60c8      	str	r0, [r1, #12]
    a610:	f200 80d0 	bhi.w	a7b4 <_realloc_r+0x274>
    a614:	2a13      	cmp	r2, #19
    a616:	469c      	mov	ip, r3
    a618:	d921      	bls.n	a65e <_realloc_r+0x11e>
    a61a:	4631      	mov	r1, r6
    a61c:	f10b 0c10 	add.w	ip, fp, #16
    a620:	f851 0b04 	ldr.w	r0, [r1], #4
    a624:	f8cb 0008 	str.w	r0, [fp, #8]
    a628:	6870      	ldr	r0, [r6, #4]
    a62a:	1d0e      	adds	r6, r1, #4
    a62c:	2a1b      	cmp	r2, #27
    a62e:	f8cb 000c 	str.w	r0, [fp, #12]
    a632:	d914      	bls.n	a65e <_realloc_r+0x11e>
    a634:	6848      	ldr	r0, [r1, #4]
    a636:	1d31      	adds	r1, r6, #4
    a638:	f10b 0c18 	add.w	ip, fp, #24
    a63c:	f8cb 0010 	str.w	r0, [fp, #16]
    a640:	6870      	ldr	r0, [r6, #4]
    a642:	1d0e      	adds	r6, r1, #4
    a644:	2a24      	cmp	r2, #36	; 0x24
    a646:	f8cb 0014 	str.w	r0, [fp, #20]
    a64a:	d108      	bne.n	a65e <_realloc_r+0x11e>
    a64c:	684a      	ldr	r2, [r1, #4]
    a64e:	f10b 0c20 	add.w	ip, fp, #32
    a652:	f8cb 2018 	str.w	r2, [fp, #24]
    a656:	6872      	ldr	r2, [r6, #4]
    a658:	3608      	adds	r6, #8
    a65a:	f8cb 201c 	str.w	r2, [fp, #28]
    a65e:	4631      	mov	r1, r6
    a660:	4698      	mov	r8, r3
    a662:	4662      	mov	r2, ip
    a664:	4658      	mov	r0, fp
    a666:	f851 3b04 	ldr.w	r3, [r1], #4
    a66a:	f842 3b04 	str.w	r3, [r2], #4
    a66e:	6873      	ldr	r3, [r6, #4]
    a670:	f8cc 3004 	str.w	r3, [ip, #4]
    a674:	684b      	ldr	r3, [r1, #4]
    a676:	6053      	str	r3, [r2, #4]
    a678:	f8db 3004 	ldr.w	r3, [fp, #4]
    a67c:	ebc4 0c05 	rsb	ip, r4, r5
    a680:	f1bc 0f0f 	cmp.w	ip, #15
    a684:	d826      	bhi.n	a6d4 <_realloc_r+0x194>
    a686:	1942      	adds	r2, r0, r5
    a688:	f003 0301 	and.w	r3, r3, #1
    a68c:	ea43 0505 	orr.w	r5, r3, r5
    a690:	6045      	str	r5, [r0, #4]
    a692:	6853      	ldr	r3, [r2, #4]
    a694:	f043 0301 	orr.w	r3, r3, #1
    a698:	6053      	str	r3, [r2, #4]
    a69a:	4638      	mov	r0, r7
    a69c:	4645      	mov	r5, r8
    a69e:	f7fa fbcd 	bl	4e3c <__malloc_unlock>
    a6a2:	4628      	mov	r0, r5
    a6a4:	b003      	add	sp, #12
    a6a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a6aa:	f024 0407 	bic.w	r4, r4, #7
    a6ae:	4622      	mov	r2, r4
    a6b0:	0fe5      	lsrs	r5, r4, #31
    a6b2:	e75d      	b.n	a570 <_realloc_r+0x30>
    a6b4:	f02c 0c03 	bic.w	ip, ip, #3
    a6b8:	eb0c 050a 	add.w	r5, ip, sl
    a6bc:	4295      	cmp	r5, r2
    a6be:	f6ff af7e 	blt.w	a5be <_realloc_r+0x7e>
    a6c2:	6882      	ldr	r2, [r0, #8]
    a6c4:	460b      	mov	r3, r1
    a6c6:	68c1      	ldr	r1, [r0, #12]
    a6c8:	4640      	mov	r0, r8
    a6ca:	f108 0808 	add.w	r8, r8, #8
    a6ce:	608a      	str	r2, [r1, #8]
    a6d0:	60d1      	str	r1, [r2, #12]
    a6d2:	e7d3      	b.n	a67c <_realloc_r+0x13c>
    a6d4:	1901      	adds	r1, r0, r4
    a6d6:	f003 0301 	and.w	r3, r3, #1
    a6da:	eb01 020c 	add.w	r2, r1, ip
    a6de:	ea43 0404 	orr.w	r4, r3, r4
    a6e2:	f04c 0301 	orr.w	r3, ip, #1
    a6e6:	6044      	str	r4, [r0, #4]
    a6e8:	604b      	str	r3, [r1, #4]
    a6ea:	4638      	mov	r0, r7
    a6ec:	6853      	ldr	r3, [r2, #4]
    a6ee:	3108      	adds	r1, #8
    a6f0:	f043 0301 	orr.w	r3, r3, #1
    a6f4:	6053      	str	r3, [r2, #4]
    a6f6:	f7fe fe6f 	bl	93d8 <_free_r>
    a6fa:	e7ce      	b.n	a69a <_realloc_r+0x15a>
    a6fc:	4649      	mov	r1, r9
    a6fe:	4638      	mov	r0, r7
    a700:	f7f9 ff96 	bl	4630 <_malloc_r>
    a704:	4605      	mov	r5, r0
    a706:	2800      	cmp	r0, #0
    a708:	d041      	beq.n	a78e <_realloc_r+0x24e>
    a70a:	f8d8 3004 	ldr.w	r3, [r8, #4]
    a70e:	f1a0 0208 	sub.w	r2, r0, #8
    a712:	f023 0101 	bic.w	r1, r3, #1
    a716:	4441      	add	r1, r8
    a718:	428a      	cmp	r2, r1
    a71a:	f000 80d7 	beq.w	a8cc <_realloc_r+0x38c>
    a71e:	f1aa 0204 	sub.w	r2, sl, #4
    a722:	4631      	mov	r1, r6
    a724:	2a24      	cmp	r2, #36	; 0x24
    a726:	d878      	bhi.n	a81a <_realloc_r+0x2da>
    a728:	2a13      	cmp	r2, #19
    a72a:	4603      	mov	r3, r0
    a72c:	d921      	bls.n	a772 <_realloc_r+0x232>
    a72e:	4634      	mov	r4, r6
    a730:	f854 3b04 	ldr.w	r3, [r4], #4
    a734:	1d21      	adds	r1, r4, #4
    a736:	f840 3b04 	str.w	r3, [r0], #4
    a73a:	1d03      	adds	r3, r0, #4
    a73c:	f8d6 c004 	ldr.w	ip, [r6, #4]
    a740:	2a1b      	cmp	r2, #27
    a742:	f8c5 c004 	str.w	ip, [r5, #4]
    a746:	d914      	bls.n	a772 <_realloc_r+0x232>
    a748:	f8d4 e004 	ldr.w	lr, [r4, #4]
    a74c:	1d1c      	adds	r4, r3, #4
    a74e:	f101 0c04 	add.w	ip, r1, #4
    a752:	f8c0 e004 	str.w	lr, [r0, #4]
    a756:	6848      	ldr	r0, [r1, #4]
    a758:	f10c 0104 	add.w	r1, ip, #4
    a75c:	6058      	str	r0, [r3, #4]
    a75e:	1d23      	adds	r3, r4, #4
    a760:	2a24      	cmp	r2, #36	; 0x24
    a762:	d106      	bne.n	a772 <_realloc_r+0x232>
    a764:	f8dc 2004 	ldr.w	r2, [ip, #4]
    a768:	6062      	str	r2, [r4, #4]
    a76a:	684a      	ldr	r2, [r1, #4]
    a76c:	3108      	adds	r1, #8
    a76e:	605a      	str	r2, [r3, #4]
    a770:	3308      	adds	r3, #8
    a772:	4608      	mov	r0, r1
    a774:	461a      	mov	r2, r3
    a776:	f850 4b04 	ldr.w	r4, [r0], #4
    a77a:	f842 4b04 	str.w	r4, [r2], #4
    a77e:	6849      	ldr	r1, [r1, #4]
    a780:	6059      	str	r1, [r3, #4]
    a782:	6843      	ldr	r3, [r0, #4]
    a784:	6053      	str	r3, [r2, #4]
    a786:	4631      	mov	r1, r6
    a788:	4638      	mov	r0, r7
    a78a:	f7fe fe25 	bl	93d8 <_free_r>
    a78e:	4638      	mov	r0, r7
    a790:	f7fa fb54 	bl	4e3c <__malloc_unlock>
    a794:	e785      	b.n	a6a2 <_realloc_r+0x162>
    a796:	4455      	add	r5, sl
    a798:	4295      	cmp	r5, r2
    a79a:	dbaf      	blt.n	a6fc <_realloc_r+0x1bc>
    a79c:	465b      	mov	r3, fp
    a79e:	f8db 000c 	ldr.w	r0, [fp, #12]
    a7a2:	f1aa 0204 	sub.w	r2, sl, #4
    a7a6:	f853 1f08 	ldr.w	r1, [r3, #8]!
    a7aa:	2a24      	cmp	r2, #36	; 0x24
    a7ac:	6081      	str	r1, [r0, #8]
    a7ae:	60c8      	str	r0, [r1, #12]
    a7b0:	f67f af30 	bls.w	a614 <_realloc_r+0xd4>
    a7b4:	4618      	mov	r0, r3
    a7b6:	4631      	mov	r1, r6
    a7b8:	4698      	mov	r8, r3
    a7ba:	f7ff f9b9 	bl	9b30 <memmove>
    a7be:	4658      	mov	r0, fp
    a7c0:	f8db 3004 	ldr.w	r3, [fp, #4]
    a7c4:	e75a      	b.n	a67c <_realloc_r+0x13c>
    a7c6:	4611      	mov	r1, r2
    a7c8:	b003      	add	sp, #12
    a7ca:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a7ce:	f7f9 bf2f 	b.w	4630 <_malloc_r>
    a7d2:	230c      	movs	r3, #12
    a7d4:	2500      	movs	r5, #0
    a7d6:	603b      	str	r3, [r7, #0]
    a7d8:	e763      	b.n	a6a2 <_realloc_r+0x162>
    a7da:	f8de 5004 	ldr.w	r5, [lr, #4]
    a7de:	f104 0b10 	add.w	fp, r4, #16
    a7e2:	f025 0c03 	bic.w	ip, r5, #3
    a7e6:	eb0c 000a 	add.w	r0, ip, sl
    a7ea:	4558      	cmp	r0, fp
    a7ec:	bfb8      	it	lt
    a7ee:	4670      	movlt	r0, lr
    a7f0:	f6ff aee5 	blt.w	a5be <_realloc_r+0x7e>
    a7f4:	eb08 0204 	add.w	r2, r8, r4
    a7f8:	1b01      	subs	r1, r0, r4
    a7fa:	f041 0101 	orr.w	r1, r1, #1
    a7fe:	609a      	str	r2, [r3, #8]
    a800:	6051      	str	r1, [r2, #4]
    a802:	4638      	mov	r0, r7
    a804:	f8d8 1004 	ldr.w	r1, [r8, #4]
    a808:	4635      	mov	r5, r6
    a80a:	f001 0301 	and.w	r3, r1, #1
    a80e:	431c      	orrs	r4, r3
    a810:	f8c8 4004 	str.w	r4, [r8, #4]
    a814:	f7fa fb12 	bl	4e3c <__malloc_unlock>
    a818:	e743      	b.n	a6a2 <_realloc_r+0x162>
    a81a:	f7ff f989 	bl	9b30 <memmove>
    a81e:	e7b2      	b.n	a786 <_realloc_r+0x246>
    a820:	4455      	add	r5, sl
    a822:	f104 0110 	add.w	r1, r4, #16
    a826:	44ac      	add	ip, r5
    a828:	458c      	cmp	ip, r1
    a82a:	dbb5      	blt.n	a798 <_realloc_r+0x258>
    a82c:	465d      	mov	r5, fp
    a82e:	f8db 000c 	ldr.w	r0, [fp, #12]
    a832:	f1aa 0204 	sub.w	r2, sl, #4
    a836:	f855 1f08 	ldr.w	r1, [r5, #8]!
    a83a:	2a24      	cmp	r2, #36	; 0x24
    a83c:	6081      	str	r1, [r0, #8]
    a83e:	60c8      	str	r0, [r1, #12]
    a840:	d84c      	bhi.n	a8dc <_realloc_r+0x39c>
    a842:	2a13      	cmp	r2, #19
    a844:	4628      	mov	r0, r5
    a846:	d924      	bls.n	a892 <_realloc_r+0x352>
    a848:	4631      	mov	r1, r6
    a84a:	f10b 0010 	add.w	r0, fp, #16
    a84e:	f851 eb04 	ldr.w	lr, [r1], #4
    a852:	f8cb e008 	str.w	lr, [fp, #8]
    a856:	f8d6 e004 	ldr.w	lr, [r6, #4]
    a85a:	1d0e      	adds	r6, r1, #4
    a85c:	2a1b      	cmp	r2, #27
    a85e:	f8cb e00c 	str.w	lr, [fp, #12]
    a862:	d916      	bls.n	a892 <_realloc_r+0x352>
    a864:	f8d1 e004 	ldr.w	lr, [r1, #4]
    a868:	1d31      	adds	r1, r6, #4
    a86a:	f10b 0018 	add.w	r0, fp, #24
    a86e:	f8cb e010 	str.w	lr, [fp, #16]
    a872:	f8d6 e004 	ldr.w	lr, [r6, #4]
    a876:	1d0e      	adds	r6, r1, #4
    a878:	2a24      	cmp	r2, #36	; 0x24
    a87a:	f8cb e014 	str.w	lr, [fp, #20]
    a87e:	d108      	bne.n	a892 <_realloc_r+0x352>
    a880:	684a      	ldr	r2, [r1, #4]
    a882:	f10b 0020 	add.w	r0, fp, #32
    a886:	f8cb 2018 	str.w	r2, [fp, #24]
    a88a:	6872      	ldr	r2, [r6, #4]
    a88c:	3608      	adds	r6, #8
    a88e:	f8cb 201c 	str.w	r2, [fp, #28]
    a892:	4631      	mov	r1, r6
    a894:	4602      	mov	r2, r0
    a896:	f851 eb04 	ldr.w	lr, [r1], #4
    a89a:	f842 eb04 	str.w	lr, [r2], #4
    a89e:	6876      	ldr	r6, [r6, #4]
    a8a0:	6046      	str	r6, [r0, #4]
    a8a2:	6849      	ldr	r1, [r1, #4]
    a8a4:	6051      	str	r1, [r2, #4]
    a8a6:	eb0b 0204 	add.w	r2, fp, r4
    a8aa:	ebc4 010c 	rsb	r1, r4, ip
    a8ae:	f041 0101 	orr.w	r1, r1, #1
    a8b2:	609a      	str	r2, [r3, #8]
    a8b4:	6051      	str	r1, [r2, #4]
    a8b6:	4638      	mov	r0, r7
    a8b8:	f8db 1004 	ldr.w	r1, [fp, #4]
    a8bc:	f001 0301 	and.w	r3, r1, #1
    a8c0:	431c      	orrs	r4, r3
    a8c2:	f8cb 4004 	str.w	r4, [fp, #4]
    a8c6:	f7fa fab9 	bl	4e3c <__malloc_unlock>
    a8ca:	e6ea      	b.n	a6a2 <_realloc_r+0x162>
    a8cc:	6855      	ldr	r5, [r2, #4]
    a8ce:	4640      	mov	r0, r8
    a8d0:	f108 0808 	add.w	r8, r8, #8
    a8d4:	f025 0503 	bic.w	r5, r5, #3
    a8d8:	4455      	add	r5, sl
    a8da:	e6cf      	b.n	a67c <_realloc_r+0x13c>
    a8dc:	4631      	mov	r1, r6
    a8de:	4628      	mov	r0, r5
    a8e0:	9300      	str	r3, [sp, #0]
    a8e2:	f8cd c004 	str.w	ip, [sp, #4]
    a8e6:	f7ff f923 	bl	9b30 <memmove>
    a8ea:	f8dd c004 	ldr.w	ip, [sp, #4]
    a8ee:	9b00      	ldr	r3, [sp, #0]
    a8f0:	e7d9      	b.n	a8a6 <_realloc_r+0x366>
    a8f2:	bf00      	nop

0000a8f4 <__isinfd>:
    a8f4:	4602      	mov	r2, r0
    a8f6:	4240      	negs	r0, r0
    a8f8:	ea40 0302 	orr.w	r3, r0, r2
    a8fc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    a900:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
    a904:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
    a908:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
    a90c:	4258      	negs	r0, r3
    a90e:	ea40 0303 	orr.w	r3, r0, r3
    a912:	17d8      	asrs	r0, r3, #31
    a914:	3001      	adds	r0, #1
    a916:	4770      	bx	lr

0000a918 <__isnand>:
    a918:	4602      	mov	r2, r0
    a91a:	4240      	negs	r0, r0
    a91c:	4310      	orrs	r0, r2
    a91e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    a922:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
    a926:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
    a92a:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
    a92e:	0fc0      	lsrs	r0, r0, #31
    a930:	4770      	bx	lr
    a932:	bf00      	nop

0000a934 <__sclose>:
    a934:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    a938:	f000 b960 	b.w	abfc <_close_r>

0000a93c <__sseek>:
    a93c:	b510      	push	{r4, lr}
    a93e:	460c      	mov	r4, r1
    a940:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    a944:	f000 f9fe 	bl	ad44 <_lseek_r>
    a948:	89a3      	ldrh	r3, [r4, #12]
    a94a:	f1b0 3fff 	cmp.w	r0, #4294967295
    a94e:	bf15      	itete	ne
    a950:	6560      	strne	r0, [r4, #84]	; 0x54
    a952:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    a956:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    a95a:	81a3      	strheq	r3, [r4, #12]
    a95c:	bf18      	it	ne
    a95e:	81a3      	strhne	r3, [r4, #12]
    a960:	bd10      	pop	{r4, pc}
    a962:	bf00      	nop

0000a964 <__swrite>:
    a964:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a968:	461d      	mov	r5, r3
    a96a:	898b      	ldrh	r3, [r1, #12]
    a96c:	460c      	mov	r4, r1
    a96e:	4616      	mov	r6, r2
    a970:	4607      	mov	r7, r0
    a972:	f413 7f80 	tst.w	r3, #256	; 0x100
    a976:	d006      	beq.n	a986 <__swrite+0x22>
    a978:	2302      	movs	r3, #2
    a97a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    a97e:	2200      	movs	r2, #0
    a980:	f000 f9e0 	bl	ad44 <_lseek_r>
    a984:	89a3      	ldrh	r3, [r4, #12]
    a986:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    a98a:	4638      	mov	r0, r7
    a98c:	81a3      	strh	r3, [r4, #12]
    a98e:	4632      	mov	r2, r6
    a990:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    a994:	462b      	mov	r3, r5
    a996:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    a99a:	f7f7 b98f 	b.w	1cbc <_write_r>
    a99e:	bf00      	nop

0000a9a0 <__sread>:
    a9a0:	b510      	push	{r4, lr}
    a9a2:	460c      	mov	r4, r1
    a9a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    a9a8:	f000 f9e2 	bl	ad70 <_read_r>
    a9ac:	2800      	cmp	r0, #0
    a9ae:	db03      	blt.n	a9b8 <__sread+0x18>
    a9b0:	6d63      	ldr	r3, [r4, #84]	; 0x54
    a9b2:	181b      	adds	r3, r3, r0
    a9b4:	6563      	str	r3, [r4, #84]	; 0x54
    a9b6:	bd10      	pop	{r4, pc}
    a9b8:	89a3      	ldrh	r3, [r4, #12]
    a9ba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    a9be:	81a3      	strh	r3, [r4, #12]
    a9c0:	bd10      	pop	{r4, pc}
    a9c2:	bf00      	nop

0000a9c4 <strcmp>:
    a9c4:	ea80 0201 	eor.w	r2, r0, r1
    a9c8:	f012 0f03 	tst.w	r2, #3
    a9cc:	d13a      	bne.n	aa44 <strcmp_unaligned>
    a9ce:	f010 0203 	ands.w	r2, r0, #3
    a9d2:	f020 0003 	bic.w	r0, r0, #3
    a9d6:	f021 0103 	bic.w	r1, r1, #3
    a9da:	f850 cb04 	ldr.w	ip, [r0], #4
    a9de:	bf08      	it	eq
    a9e0:	f851 3b04 	ldreq.w	r3, [r1], #4
    a9e4:	d00d      	beq.n	aa02 <strcmp+0x3e>
    a9e6:	f082 0203 	eor.w	r2, r2, #3
    a9ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    a9ee:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
    a9f2:	fa23 f202 	lsr.w	r2, r3, r2
    a9f6:	f851 3b04 	ldr.w	r3, [r1], #4
    a9fa:	ea4c 0c02 	orr.w	ip, ip, r2
    a9fe:	ea43 0302 	orr.w	r3, r3, r2
    aa02:	bf00      	nop
    aa04:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
    aa08:	459c      	cmp	ip, r3
    aa0a:	bf01      	itttt	eq
    aa0c:	ea22 020c 	biceq.w	r2, r2, ip
    aa10:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
    aa14:	f850 cb04 	ldreq.w	ip, [r0], #4
    aa18:	f851 3b04 	ldreq.w	r3, [r1], #4
    aa1c:	d0f2      	beq.n	aa04 <strcmp+0x40>
    aa1e:	ea4f 600c 	mov.w	r0, ip, lsl #24
    aa22:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    aa26:	2801      	cmp	r0, #1
    aa28:	bf28      	it	cs
    aa2a:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
    aa2e:	bf08      	it	eq
    aa30:	0a1b      	lsreq	r3, r3, #8
    aa32:	d0f4      	beq.n	aa1e <strcmp+0x5a>
    aa34:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    aa38:	ea4f 6010 	mov.w	r0, r0, lsr #24
    aa3c:	eba0 0003 	sub.w	r0, r0, r3
    aa40:	4770      	bx	lr
    aa42:	bf00      	nop

0000aa44 <strcmp_unaligned>:
    aa44:	f010 0f03 	tst.w	r0, #3
    aa48:	d00a      	beq.n	aa60 <strcmp_unaligned+0x1c>
    aa4a:	f810 2b01 	ldrb.w	r2, [r0], #1
    aa4e:	f811 3b01 	ldrb.w	r3, [r1], #1
    aa52:	2a01      	cmp	r2, #1
    aa54:	bf28      	it	cs
    aa56:	429a      	cmpcs	r2, r3
    aa58:	d0f4      	beq.n	aa44 <strcmp_unaligned>
    aa5a:	eba2 0003 	sub.w	r0, r2, r3
    aa5e:	4770      	bx	lr
    aa60:	f84d 5d04 	str.w	r5, [sp, #-4]!
    aa64:	f84d 4d04 	str.w	r4, [sp, #-4]!
    aa68:	f04f 0201 	mov.w	r2, #1
    aa6c:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
    aa70:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
    aa74:	f001 0c03 	and.w	ip, r1, #3
    aa78:	f021 0103 	bic.w	r1, r1, #3
    aa7c:	f850 4b04 	ldr.w	r4, [r0], #4
    aa80:	f851 5b04 	ldr.w	r5, [r1], #4
    aa84:	f1bc 0f02 	cmp.w	ip, #2
    aa88:	d026      	beq.n	aad8 <strcmp_unaligned+0x94>
    aa8a:	d84b      	bhi.n	ab24 <strcmp_unaligned+0xe0>
    aa8c:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
    aa90:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
    aa94:	eba4 0302 	sub.w	r3, r4, r2
    aa98:	ea23 0304 	bic.w	r3, r3, r4
    aa9c:	d10d      	bne.n	aaba <strcmp_unaligned+0x76>
    aa9e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    aaa2:	bf08      	it	eq
    aaa4:	f851 5b04 	ldreq.w	r5, [r1], #4
    aaa8:	d10a      	bne.n	aac0 <strcmp_unaligned+0x7c>
    aaaa:	ea8c 0c04 	eor.w	ip, ip, r4
    aaae:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
    aab2:	d10c      	bne.n	aace <strcmp_unaligned+0x8a>
    aab4:	f850 4b04 	ldr.w	r4, [r0], #4
    aab8:	e7e8      	b.n	aa8c <strcmp_unaligned+0x48>
    aaba:	ea4f 2515 	mov.w	r5, r5, lsr #8
    aabe:	e05c      	b.n	ab7a <strcmp_unaligned+0x136>
    aac0:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
    aac4:	d152      	bne.n	ab6c <strcmp_unaligned+0x128>
    aac6:	780d      	ldrb	r5, [r1, #0]
    aac8:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    aacc:	e055      	b.n	ab7a <strcmp_unaligned+0x136>
    aace:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    aad2:	f005 05ff 	and.w	r5, r5, #255	; 0xff
    aad6:	e050      	b.n	ab7a <strcmp_unaligned+0x136>
    aad8:	ea4f 4c04 	mov.w	ip, r4, lsl #16
    aadc:	eba4 0302 	sub.w	r3, r4, r2
    aae0:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    aae4:	ea23 0304 	bic.w	r3, r3, r4
    aae8:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
    aaec:	d117      	bne.n	ab1e <strcmp_unaligned+0xda>
    aaee:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    aaf2:	bf08      	it	eq
    aaf4:	f851 5b04 	ldreq.w	r5, [r1], #4
    aaf8:	d107      	bne.n	ab0a <strcmp_unaligned+0xc6>
    aafa:	ea8c 0c04 	eor.w	ip, ip, r4
    aafe:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
    ab02:	d108      	bne.n	ab16 <strcmp_unaligned+0xd2>
    ab04:	f850 4b04 	ldr.w	r4, [r0], #4
    ab08:	e7e6      	b.n	aad8 <strcmp_unaligned+0x94>
    ab0a:	041b      	lsls	r3, r3, #16
    ab0c:	d12e      	bne.n	ab6c <strcmp_unaligned+0x128>
    ab0e:	880d      	ldrh	r5, [r1, #0]
    ab10:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    ab14:	e031      	b.n	ab7a <strcmp_unaligned+0x136>
    ab16:	ea4f 4505 	mov.w	r5, r5, lsl #16
    ab1a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    ab1e:	ea4f 4515 	mov.w	r5, r5, lsr #16
    ab22:	e02a      	b.n	ab7a <strcmp_unaligned+0x136>
    ab24:	f004 0cff 	and.w	ip, r4, #255	; 0xff
    ab28:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
    ab2c:	eba4 0302 	sub.w	r3, r4, r2
    ab30:	ea23 0304 	bic.w	r3, r3, r4
    ab34:	d10d      	bne.n	ab52 <strcmp_unaligned+0x10e>
    ab36:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    ab3a:	bf08      	it	eq
    ab3c:	f851 5b04 	ldreq.w	r5, [r1], #4
    ab40:	d10a      	bne.n	ab58 <strcmp_unaligned+0x114>
    ab42:	ea8c 0c04 	eor.w	ip, ip, r4
    ab46:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
    ab4a:	d10a      	bne.n	ab62 <strcmp_unaligned+0x11e>
    ab4c:	f850 4b04 	ldr.w	r4, [r0], #4
    ab50:	e7e8      	b.n	ab24 <strcmp_unaligned+0xe0>
    ab52:	ea4f 6515 	mov.w	r5, r5, lsr #24
    ab56:	e010      	b.n	ab7a <strcmp_unaligned+0x136>
    ab58:	f014 0fff 	tst.w	r4, #255	; 0xff
    ab5c:	d006      	beq.n	ab6c <strcmp_unaligned+0x128>
    ab5e:	f851 5b04 	ldr.w	r5, [r1], #4
    ab62:	ea4f 2c14 	mov.w	ip, r4, lsr #8
    ab66:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    ab6a:	e006      	b.n	ab7a <strcmp_unaligned+0x136>
    ab6c:	f04f 0000 	mov.w	r0, #0
    ab70:	f85d 4b04 	ldr.w	r4, [sp], #4
    ab74:	f85d 5b04 	ldr.w	r5, [sp], #4
    ab78:	4770      	bx	lr
    ab7a:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
    ab7e:	f005 00ff 	and.w	r0, r5, #255	; 0xff
    ab82:	2801      	cmp	r0, #1
    ab84:	bf28      	it	cs
    ab86:	4290      	cmpcs	r0, r2
    ab88:	bf04      	itt	eq
    ab8a:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
    ab8e:	0a2d      	lsreq	r5, r5, #8
    ab90:	d0f3      	beq.n	ab7a <strcmp_unaligned+0x136>
    ab92:	eba2 0000 	sub.w	r0, r2, r0
    ab96:	f85d 4b04 	ldr.w	r4, [sp], #4
    ab9a:	f85d 5b04 	ldr.w	r5, [sp], #4
    ab9e:	4770      	bx	lr

0000aba0 <_calloc_r>:
    aba0:	b538      	push	{r3, r4, r5, lr}
    aba2:	fb01 f102 	mul.w	r1, r1, r2
    aba6:	f7f9 fd43 	bl	4630 <_malloc_r>
    abaa:	4604      	mov	r4, r0
    abac:	b1f8      	cbz	r0, abee <_calloc_r+0x4e>
    abae:	f850 2c04 	ldr.w	r2, [r0, #-4]
    abb2:	f022 0203 	bic.w	r2, r2, #3
    abb6:	3a04      	subs	r2, #4
    abb8:	2a24      	cmp	r2, #36	; 0x24
    abba:	d81a      	bhi.n	abf2 <_calloc_r+0x52>
    abbc:	2a13      	cmp	r2, #19
    abbe:	4603      	mov	r3, r0
    abc0:	d90f      	bls.n	abe2 <_calloc_r+0x42>
    abc2:	2100      	movs	r1, #0
    abc4:	f840 1b04 	str.w	r1, [r0], #4
    abc8:	1d03      	adds	r3, r0, #4
    abca:	2a1b      	cmp	r2, #27
    abcc:	6061      	str	r1, [r4, #4]
    abce:	d908      	bls.n	abe2 <_calloc_r+0x42>
    abd0:	1d1d      	adds	r5, r3, #4
    abd2:	6041      	str	r1, [r0, #4]
    abd4:	6059      	str	r1, [r3, #4]
    abd6:	1d2b      	adds	r3, r5, #4
    abd8:	2a24      	cmp	r2, #36	; 0x24
    abda:	bf02      	ittt	eq
    abdc:	6069      	streq	r1, [r5, #4]
    abde:	6059      	streq	r1, [r3, #4]
    abe0:	3308      	addeq	r3, #8
    abe2:	461a      	mov	r2, r3
    abe4:	2100      	movs	r1, #0
    abe6:	f842 1b04 	str.w	r1, [r2], #4
    abea:	6059      	str	r1, [r3, #4]
    abec:	6051      	str	r1, [r2, #4]
    abee:	4620      	mov	r0, r4
    abf0:	bd38      	pop	{r3, r4, r5, pc}
    abf2:	2100      	movs	r1, #0
    abf4:	f7fa f8b6 	bl	4d64 <memset>
    abf8:	4620      	mov	r0, r4
    abfa:	bd38      	pop	{r3, r4, r5, pc}

0000abfc <_close_r>:
    abfc:	b538      	push	{r3, r4, r5, lr}
    abfe:	f240 7480 	movw	r4, #1920	; 0x780
    ac02:	f2c2 0400 	movt	r4, #8192	; 0x2000
    ac06:	4605      	mov	r5, r0
    ac08:	4608      	mov	r0, r1
    ac0a:	2300      	movs	r3, #0
    ac0c:	6023      	str	r3, [r4, #0]
    ac0e:	f7f7 f809 	bl	1c24 <_close>
    ac12:	f1b0 3fff 	cmp.w	r0, #4294967295
    ac16:	d000      	beq.n	ac1a <_close_r+0x1e>
    ac18:	bd38      	pop	{r3, r4, r5, pc}
    ac1a:	6823      	ldr	r3, [r4, #0]
    ac1c:	2b00      	cmp	r3, #0
    ac1e:	d0fb      	beq.n	ac18 <_close_r+0x1c>
    ac20:	602b      	str	r3, [r5, #0]
    ac22:	bd38      	pop	{r3, r4, r5, pc}

0000ac24 <_fclose_r>:
    ac24:	b570      	push	{r4, r5, r6, lr}
    ac26:	4605      	mov	r5, r0
    ac28:	460c      	mov	r4, r1
    ac2a:	2900      	cmp	r1, #0
    ac2c:	d04b      	beq.n	acc6 <_fclose_r+0xa2>
    ac2e:	f7fe fa9b 	bl	9168 <__sfp_lock_acquire>
    ac32:	b115      	cbz	r5, ac3a <_fclose_r+0x16>
    ac34:	69ab      	ldr	r3, [r5, #24]
    ac36:	2b00      	cmp	r3, #0
    ac38:	d048      	beq.n	accc <_fclose_r+0xa8>
    ac3a:	f64b 437c 	movw	r3, #48252	; 0xbc7c
    ac3e:	f2c0 0300 	movt	r3, #0
    ac42:	429c      	cmp	r4, r3
    ac44:	bf08      	it	eq
    ac46:	686c      	ldreq	r4, [r5, #4]
    ac48:	d00e      	beq.n	ac68 <_fclose_r+0x44>
    ac4a:	f64b 439c 	movw	r3, #48284	; 0xbc9c
    ac4e:	f2c0 0300 	movt	r3, #0
    ac52:	429c      	cmp	r4, r3
    ac54:	bf08      	it	eq
    ac56:	68ac      	ldreq	r4, [r5, #8]
    ac58:	d006      	beq.n	ac68 <_fclose_r+0x44>
    ac5a:	f64b 43bc 	movw	r3, #48316	; 0xbcbc
    ac5e:	f2c0 0300 	movt	r3, #0
    ac62:	429c      	cmp	r4, r3
    ac64:	bf08      	it	eq
    ac66:	68ec      	ldreq	r4, [r5, #12]
    ac68:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
    ac6c:	b33e      	cbz	r6, acbe <_fclose_r+0x9a>
    ac6e:	4628      	mov	r0, r5
    ac70:	4621      	mov	r1, r4
    ac72:	f7fe f9bd 	bl	8ff0 <_fflush_r>
    ac76:	6b23      	ldr	r3, [r4, #48]	; 0x30
    ac78:	4606      	mov	r6, r0
    ac7a:	b13b      	cbz	r3, ac8c <_fclose_r+0x68>
    ac7c:	4628      	mov	r0, r5
    ac7e:	6a21      	ldr	r1, [r4, #32]
    ac80:	4798      	blx	r3
    ac82:	ea36 0620 	bics.w	r6, r6, r0, asr #32
    ac86:	bf28      	it	cs
    ac88:	f04f 36ff 	movcs.w	r6, #4294967295
    ac8c:	89a3      	ldrh	r3, [r4, #12]
    ac8e:	f013 0f80 	tst.w	r3, #128	; 0x80
    ac92:	d11f      	bne.n	acd4 <_fclose_r+0xb0>
    ac94:	6b61      	ldr	r1, [r4, #52]	; 0x34
    ac96:	b141      	cbz	r1, acaa <_fclose_r+0x86>
    ac98:	f104 0344 	add.w	r3, r4, #68	; 0x44
    ac9c:	4299      	cmp	r1, r3
    ac9e:	d002      	beq.n	aca6 <_fclose_r+0x82>
    aca0:	4628      	mov	r0, r5
    aca2:	f7fe fb99 	bl	93d8 <_free_r>
    aca6:	2300      	movs	r3, #0
    aca8:	6363      	str	r3, [r4, #52]	; 0x34
    acaa:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    acac:	b121      	cbz	r1, acb8 <_fclose_r+0x94>
    acae:	4628      	mov	r0, r5
    acb0:	f7fe fb92 	bl	93d8 <_free_r>
    acb4:	2300      	movs	r3, #0
    acb6:	64a3      	str	r3, [r4, #72]	; 0x48
    acb8:	f04f 0300 	mov.w	r3, #0
    acbc:	81a3      	strh	r3, [r4, #12]
    acbe:	f7fe fa55 	bl	916c <__sfp_lock_release>
    acc2:	4630      	mov	r0, r6
    acc4:	bd70      	pop	{r4, r5, r6, pc}
    acc6:	460e      	mov	r6, r1
    acc8:	4630      	mov	r0, r6
    acca:	bd70      	pop	{r4, r5, r6, pc}
    accc:	4628      	mov	r0, r5
    acce:	f7fe faff 	bl	92d0 <__sinit>
    acd2:	e7b2      	b.n	ac3a <_fclose_r+0x16>
    acd4:	4628      	mov	r0, r5
    acd6:	6921      	ldr	r1, [r4, #16]
    acd8:	f7fe fb7e 	bl	93d8 <_free_r>
    acdc:	e7da      	b.n	ac94 <_fclose_r+0x70>
    acde:	bf00      	nop

0000ace0 <fclose>:
    ace0:	f240 0338 	movw	r3, #56	; 0x38
    ace4:	4601      	mov	r1, r0
    ace6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    acea:	6818      	ldr	r0, [r3, #0]
    acec:	e79a      	b.n	ac24 <_fclose_r>
    acee:	bf00      	nop

0000acf0 <_fstat_r>:
    acf0:	b538      	push	{r3, r4, r5, lr}
    acf2:	f240 7480 	movw	r4, #1920	; 0x780
    acf6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    acfa:	4605      	mov	r5, r0
    acfc:	4608      	mov	r0, r1
    acfe:	4611      	mov	r1, r2
    ad00:	2300      	movs	r3, #0
    ad02:	6023      	str	r3, [r4, #0]
    ad04:	f7f6 ffa0 	bl	1c48 <_fstat>
    ad08:	f1b0 3fff 	cmp.w	r0, #4294967295
    ad0c:	d000      	beq.n	ad10 <_fstat_r+0x20>
    ad0e:	bd38      	pop	{r3, r4, r5, pc}
    ad10:	6823      	ldr	r3, [r4, #0]
    ad12:	2b00      	cmp	r3, #0
    ad14:	d0fb      	beq.n	ad0e <_fstat_r+0x1e>
    ad16:	602b      	str	r3, [r5, #0]
    ad18:	bd38      	pop	{r3, r4, r5, pc}
    ad1a:	bf00      	nop

0000ad1c <_isatty_r>:
    ad1c:	b538      	push	{r3, r4, r5, lr}
    ad1e:	f240 7480 	movw	r4, #1920	; 0x780
    ad22:	f2c2 0400 	movt	r4, #8192	; 0x2000
    ad26:	4605      	mov	r5, r0
    ad28:	4608      	mov	r0, r1
    ad2a:	2300      	movs	r3, #0
    ad2c:	6023      	str	r3, [r4, #0]
    ad2e:	f7f6 ff9d 	bl	1c6c <_isatty>
    ad32:	f1b0 3fff 	cmp.w	r0, #4294967295
    ad36:	d000      	beq.n	ad3a <_isatty_r+0x1e>
    ad38:	bd38      	pop	{r3, r4, r5, pc}
    ad3a:	6823      	ldr	r3, [r4, #0]
    ad3c:	2b00      	cmp	r3, #0
    ad3e:	d0fb      	beq.n	ad38 <_isatty_r+0x1c>
    ad40:	602b      	str	r3, [r5, #0]
    ad42:	bd38      	pop	{r3, r4, r5, pc}

0000ad44 <_lseek_r>:
    ad44:	b538      	push	{r3, r4, r5, lr}
    ad46:	f240 7480 	movw	r4, #1920	; 0x780
    ad4a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    ad4e:	4605      	mov	r5, r0
    ad50:	4608      	mov	r0, r1
    ad52:	4611      	mov	r1, r2
    ad54:	461a      	mov	r2, r3
    ad56:	2300      	movs	r3, #0
    ad58:	6023      	str	r3, [r4, #0]
    ad5a:	f7f6 ff93 	bl	1c84 <_lseek>
    ad5e:	f1b0 3fff 	cmp.w	r0, #4294967295
    ad62:	d000      	beq.n	ad66 <_lseek_r+0x22>
    ad64:	bd38      	pop	{r3, r4, r5, pc}
    ad66:	6823      	ldr	r3, [r4, #0]
    ad68:	2b00      	cmp	r3, #0
    ad6a:	d0fb      	beq.n	ad64 <_lseek_r+0x20>
    ad6c:	602b      	str	r3, [r5, #0]
    ad6e:	bd38      	pop	{r3, r4, r5, pc}

0000ad70 <_read_r>:
    ad70:	b538      	push	{r3, r4, r5, lr}
    ad72:	f240 7480 	movw	r4, #1920	; 0x780
    ad76:	f2c2 0400 	movt	r4, #8192	; 0x2000
    ad7a:	4605      	mov	r5, r0
    ad7c:	4608      	mov	r0, r1
    ad7e:	4611      	mov	r1, r2
    ad80:	461a      	mov	r2, r3
    ad82:	2300      	movs	r3, #0
    ad84:	6023      	str	r3, [r4, #0]
    ad86:	f7f6 ff8b 	bl	1ca0 <_read>
    ad8a:	f1b0 3fff 	cmp.w	r0, #4294967295
    ad8e:	d000      	beq.n	ad92 <_read_r+0x22>
    ad90:	bd38      	pop	{r3, r4, r5, pc}
    ad92:	6823      	ldr	r3, [r4, #0]
    ad94:	2b00      	cmp	r3, #0
    ad96:	d0fb      	beq.n	ad90 <_read_r+0x20>
    ad98:	602b      	str	r3, [r5, #0]
    ad9a:	bd38      	pop	{r3, r4, r5, pc}
    ad9c:	0000      	lsls	r0, r0, #0
	...

0000ada0 <__aeabi_uidiv>:
    ada0:	1e4a      	subs	r2, r1, #1
    ada2:	bf08      	it	eq
    ada4:	4770      	bxeq	lr
    ada6:	f0c0 8124 	bcc.w	aff2 <__aeabi_uidiv+0x252>
    adaa:	4288      	cmp	r0, r1
    adac:	f240 8116 	bls.w	afdc <__aeabi_uidiv+0x23c>
    adb0:	4211      	tst	r1, r2
    adb2:	f000 8117 	beq.w	afe4 <__aeabi_uidiv+0x244>
    adb6:	fab0 f380 	clz	r3, r0
    adba:	fab1 f281 	clz	r2, r1
    adbe:	eba2 0303 	sub.w	r3, r2, r3
    adc2:	f1c3 031f 	rsb	r3, r3, #31
    adc6:	a204      	add	r2, pc, #16	; (adr r2, add8 <__aeabi_uidiv+0x38>)
    adc8:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    adcc:	f04f 0200 	mov.w	r2, #0
    add0:	469f      	mov	pc, r3
    add2:	bf00      	nop
    add4:	f3af 8000 	nop.w
    add8:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
    addc:	bf00      	nop
    adde:	eb42 0202 	adc.w	r2, r2, r2
    ade2:	bf28      	it	cs
    ade4:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
    ade8:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
    adec:	bf00      	nop
    adee:	eb42 0202 	adc.w	r2, r2, r2
    adf2:	bf28      	it	cs
    adf4:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
    adf8:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
    adfc:	bf00      	nop
    adfe:	eb42 0202 	adc.w	r2, r2, r2
    ae02:	bf28      	it	cs
    ae04:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
    ae08:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
    ae0c:	bf00      	nop
    ae0e:	eb42 0202 	adc.w	r2, r2, r2
    ae12:	bf28      	it	cs
    ae14:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
    ae18:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
    ae1c:	bf00      	nop
    ae1e:	eb42 0202 	adc.w	r2, r2, r2
    ae22:	bf28      	it	cs
    ae24:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
    ae28:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
    ae2c:	bf00      	nop
    ae2e:	eb42 0202 	adc.w	r2, r2, r2
    ae32:	bf28      	it	cs
    ae34:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
    ae38:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
    ae3c:	bf00      	nop
    ae3e:	eb42 0202 	adc.w	r2, r2, r2
    ae42:	bf28      	it	cs
    ae44:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
    ae48:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
    ae4c:	bf00      	nop
    ae4e:	eb42 0202 	adc.w	r2, r2, r2
    ae52:	bf28      	it	cs
    ae54:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
    ae58:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
    ae5c:	bf00      	nop
    ae5e:	eb42 0202 	adc.w	r2, r2, r2
    ae62:	bf28      	it	cs
    ae64:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
    ae68:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
    ae6c:	bf00      	nop
    ae6e:	eb42 0202 	adc.w	r2, r2, r2
    ae72:	bf28      	it	cs
    ae74:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
    ae78:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
    ae7c:	bf00      	nop
    ae7e:	eb42 0202 	adc.w	r2, r2, r2
    ae82:	bf28      	it	cs
    ae84:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
    ae88:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
    ae8c:	bf00      	nop
    ae8e:	eb42 0202 	adc.w	r2, r2, r2
    ae92:	bf28      	it	cs
    ae94:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
    ae98:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
    ae9c:	bf00      	nop
    ae9e:	eb42 0202 	adc.w	r2, r2, r2
    aea2:	bf28      	it	cs
    aea4:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
    aea8:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
    aeac:	bf00      	nop
    aeae:	eb42 0202 	adc.w	r2, r2, r2
    aeb2:	bf28      	it	cs
    aeb4:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
    aeb8:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
    aebc:	bf00      	nop
    aebe:	eb42 0202 	adc.w	r2, r2, r2
    aec2:	bf28      	it	cs
    aec4:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
    aec8:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
    aecc:	bf00      	nop
    aece:	eb42 0202 	adc.w	r2, r2, r2
    aed2:	bf28      	it	cs
    aed4:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
    aed8:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
    aedc:	bf00      	nop
    aede:	eb42 0202 	adc.w	r2, r2, r2
    aee2:	bf28      	it	cs
    aee4:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
    aee8:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
    aeec:	bf00      	nop
    aeee:	eb42 0202 	adc.w	r2, r2, r2
    aef2:	bf28      	it	cs
    aef4:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
    aef8:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
    aefc:	bf00      	nop
    aefe:	eb42 0202 	adc.w	r2, r2, r2
    af02:	bf28      	it	cs
    af04:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
    af08:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
    af0c:	bf00      	nop
    af0e:	eb42 0202 	adc.w	r2, r2, r2
    af12:	bf28      	it	cs
    af14:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
    af18:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
    af1c:	bf00      	nop
    af1e:	eb42 0202 	adc.w	r2, r2, r2
    af22:	bf28      	it	cs
    af24:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
    af28:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
    af2c:	bf00      	nop
    af2e:	eb42 0202 	adc.w	r2, r2, r2
    af32:	bf28      	it	cs
    af34:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
    af38:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
    af3c:	bf00      	nop
    af3e:	eb42 0202 	adc.w	r2, r2, r2
    af42:	bf28      	it	cs
    af44:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
    af48:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
    af4c:	bf00      	nop
    af4e:	eb42 0202 	adc.w	r2, r2, r2
    af52:	bf28      	it	cs
    af54:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
    af58:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
    af5c:	bf00      	nop
    af5e:	eb42 0202 	adc.w	r2, r2, r2
    af62:	bf28      	it	cs
    af64:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
    af68:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
    af6c:	bf00      	nop
    af6e:	eb42 0202 	adc.w	r2, r2, r2
    af72:	bf28      	it	cs
    af74:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
    af78:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
    af7c:	bf00      	nop
    af7e:	eb42 0202 	adc.w	r2, r2, r2
    af82:	bf28      	it	cs
    af84:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
    af88:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
    af8c:	bf00      	nop
    af8e:	eb42 0202 	adc.w	r2, r2, r2
    af92:	bf28      	it	cs
    af94:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
    af98:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
    af9c:	bf00      	nop
    af9e:	eb42 0202 	adc.w	r2, r2, r2
    afa2:	bf28      	it	cs
    afa4:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
    afa8:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
    afac:	bf00      	nop
    afae:	eb42 0202 	adc.w	r2, r2, r2
    afb2:	bf28      	it	cs
    afb4:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
    afb8:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
    afbc:	bf00      	nop
    afbe:	eb42 0202 	adc.w	r2, r2, r2
    afc2:	bf28      	it	cs
    afc4:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
    afc8:	ebb0 0f01 	cmp.w	r0, r1
    afcc:	bf00      	nop
    afce:	eb42 0202 	adc.w	r2, r2, r2
    afd2:	bf28      	it	cs
    afd4:	eba0 0001 	subcs.w	r0, r0, r1
    afd8:	4610      	mov	r0, r2
    afda:	4770      	bx	lr
    afdc:	bf0c      	ite	eq
    afde:	2001      	moveq	r0, #1
    afe0:	2000      	movne	r0, #0
    afe2:	4770      	bx	lr
    afe4:	fab1 f281 	clz	r2, r1
    afe8:	f1c2 021f 	rsb	r2, r2, #31
    afec:	fa20 f002 	lsr.w	r0, r0, r2
    aff0:	4770      	bx	lr
    aff2:	b108      	cbz	r0, aff8 <__aeabi_uidiv+0x258>
    aff4:	f04f 30ff 	mov.w	r0, #4294967295
    aff8:	f000 b80e 	b.w	b018 <__aeabi_idiv0>

0000affc <__aeabi_uidivmod>:
    affc:	2900      	cmp	r1, #0
    affe:	d0f8      	beq.n	aff2 <__aeabi_uidiv+0x252>
    b000:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
    b004:	f7ff fecc 	bl	ada0 <__aeabi_uidiv>
    b008:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
    b00c:	fb02 f300 	mul.w	r3, r2, r0
    b010:	eba1 0103 	sub.w	r1, r1, r3
    b014:	4770      	bx	lr
    b016:	bf00      	nop

0000b018 <__aeabi_idiv0>:
    b018:	4770      	bx	lr
    b01a:	bf00      	nop

0000b01c <__gedf2>:
    b01c:	f04f 3cff 	mov.w	ip, #4294967295
    b020:	e006      	b.n	b030 <__cmpdf2+0x4>
    b022:	bf00      	nop

0000b024 <__ledf2>:
    b024:	f04f 0c01 	mov.w	ip, #1
    b028:	e002      	b.n	b030 <__cmpdf2+0x4>
    b02a:	bf00      	nop

0000b02c <__cmpdf2>:
    b02c:	f04f 0c01 	mov.w	ip, #1
    b030:	f84d cd04 	str.w	ip, [sp, #-4]!
    b034:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    b038:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    b03c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    b040:	bf18      	it	ne
    b042:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    b046:	d01b      	beq.n	b080 <__cmpdf2+0x54>
    b048:	b001      	add	sp, #4
    b04a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    b04e:	bf0c      	ite	eq
    b050:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    b054:	ea91 0f03 	teqne	r1, r3
    b058:	bf02      	ittt	eq
    b05a:	ea90 0f02 	teqeq	r0, r2
    b05e:	2000      	moveq	r0, #0
    b060:	4770      	bxeq	lr
    b062:	f110 0f00 	cmn.w	r0, #0
    b066:	ea91 0f03 	teq	r1, r3
    b06a:	bf58      	it	pl
    b06c:	4299      	cmppl	r1, r3
    b06e:	bf08      	it	eq
    b070:	4290      	cmpeq	r0, r2
    b072:	bf2c      	ite	cs
    b074:	17d8      	asrcs	r0, r3, #31
    b076:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    b07a:	f040 0001 	orr.w	r0, r0, #1
    b07e:	4770      	bx	lr
    b080:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    b084:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    b088:	d102      	bne.n	b090 <__cmpdf2+0x64>
    b08a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    b08e:	d107      	bne.n	b0a0 <__cmpdf2+0x74>
    b090:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    b094:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    b098:	d1d6      	bne.n	b048 <__cmpdf2+0x1c>
    b09a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    b09e:	d0d3      	beq.n	b048 <__cmpdf2+0x1c>
    b0a0:	f85d 0b04 	ldr.w	r0, [sp], #4
    b0a4:	4770      	bx	lr
    b0a6:	bf00      	nop

0000b0a8 <__aeabi_cdrcmple>:
    b0a8:	4684      	mov	ip, r0
    b0aa:	4610      	mov	r0, r2
    b0ac:	4662      	mov	r2, ip
    b0ae:	468c      	mov	ip, r1
    b0b0:	4619      	mov	r1, r3
    b0b2:	4663      	mov	r3, ip
    b0b4:	e000      	b.n	b0b8 <__aeabi_cdcmpeq>
    b0b6:	bf00      	nop

0000b0b8 <__aeabi_cdcmpeq>:
    b0b8:	b501      	push	{r0, lr}
    b0ba:	f7ff ffb7 	bl	b02c <__cmpdf2>
    b0be:	2800      	cmp	r0, #0
    b0c0:	bf48      	it	mi
    b0c2:	f110 0f00 	cmnmi.w	r0, #0
    b0c6:	bd01      	pop	{r0, pc}

0000b0c8 <__aeabi_dcmpeq>:
    b0c8:	f84d ed08 	str.w	lr, [sp, #-8]!
    b0cc:	f7ff fff4 	bl	b0b8 <__aeabi_cdcmpeq>
    b0d0:	bf0c      	ite	eq
    b0d2:	2001      	moveq	r0, #1
    b0d4:	2000      	movne	r0, #0
    b0d6:	f85d fb08 	ldr.w	pc, [sp], #8
    b0da:	bf00      	nop

0000b0dc <__aeabi_dcmplt>:
    b0dc:	f84d ed08 	str.w	lr, [sp, #-8]!
    b0e0:	f7ff ffea 	bl	b0b8 <__aeabi_cdcmpeq>
    b0e4:	bf34      	ite	cc
    b0e6:	2001      	movcc	r0, #1
    b0e8:	2000      	movcs	r0, #0
    b0ea:	f85d fb08 	ldr.w	pc, [sp], #8
    b0ee:	bf00      	nop

0000b0f0 <__aeabi_dcmple>:
    b0f0:	f84d ed08 	str.w	lr, [sp, #-8]!
    b0f4:	f7ff ffe0 	bl	b0b8 <__aeabi_cdcmpeq>
    b0f8:	bf94      	ite	ls
    b0fa:	2001      	movls	r0, #1
    b0fc:	2000      	movhi	r0, #0
    b0fe:	f85d fb08 	ldr.w	pc, [sp], #8
    b102:	bf00      	nop

0000b104 <__aeabi_dcmpge>:
    b104:	f84d ed08 	str.w	lr, [sp, #-8]!
    b108:	f7ff ffce 	bl	b0a8 <__aeabi_cdrcmple>
    b10c:	bf94      	ite	ls
    b10e:	2001      	movls	r0, #1
    b110:	2000      	movhi	r0, #0
    b112:	f85d fb08 	ldr.w	pc, [sp], #8
    b116:	bf00      	nop

0000b118 <__aeabi_dcmpgt>:
    b118:	f84d ed08 	str.w	lr, [sp, #-8]!
    b11c:	f7ff ffc4 	bl	b0a8 <__aeabi_cdrcmple>
    b120:	bf34      	ite	cc
    b122:	2001      	movcc	r0, #1
    b124:	2000      	movcs	r0, #0
    b126:	f85d fb08 	ldr.w	pc, [sp], #8
    b12a:	bf00      	nop

0000b12c <__aeabi_d2iz>:
    b12c:	ea4f 0241 	mov.w	r2, r1, lsl #1
    b130:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    b134:	d215      	bcs.n	b162 <__aeabi_d2iz+0x36>
    b136:	d511      	bpl.n	b15c <__aeabi_d2iz+0x30>
    b138:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    b13c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    b140:	d912      	bls.n	b168 <__aeabi_d2iz+0x3c>
    b142:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    b146:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    b14a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    b14e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    b152:	fa23 f002 	lsr.w	r0, r3, r2
    b156:	bf18      	it	ne
    b158:	4240      	negne	r0, r0
    b15a:	4770      	bx	lr
    b15c:	f04f 0000 	mov.w	r0, #0
    b160:	4770      	bx	lr
    b162:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    b166:	d105      	bne.n	b174 <__aeabi_d2iz+0x48>
    b168:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    b16c:	bf08      	it	eq
    b16e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    b172:	4770      	bx	lr
    b174:	f04f 0000 	mov.w	r0, #0
    b178:	4770      	bx	lr
    b17a:	bf00      	nop

0000b17c <__aeabi_uldivmod>:
    b17c:	b94b      	cbnz	r3, b192 <__aeabi_uldivmod+0x16>
    b17e:	b942      	cbnz	r2, b192 <__aeabi_uldivmod+0x16>
    b180:	2900      	cmp	r1, #0
    b182:	bf08      	it	eq
    b184:	2800      	cmpeq	r0, #0
    b186:	d002      	beq.n	b18e <__aeabi_uldivmod+0x12>
    b188:	f04f 31ff 	mov.w	r1, #4294967295
    b18c:	4608      	mov	r0, r1
    b18e:	f7ff bf43 	b.w	b018 <__aeabi_idiv0>
    b192:	b082      	sub	sp, #8
    b194:	46ec      	mov	ip, sp
    b196:	e92d 5000 	stmdb	sp!, {ip, lr}
    b19a:	f000 f805 	bl	b1a8 <__gnu_uldivmod_helper>
    b19e:	f8dd e004 	ldr.w	lr, [sp, #4]
    b1a2:	b002      	add	sp, #8
    b1a4:	bc0c      	pop	{r2, r3}
    b1a6:	4770      	bx	lr

0000b1a8 <__gnu_uldivmod_helper>:
    b1a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b1aa:	4614      	mov	r4, r2
    b1ac:	461d      	mov	r5, r3
    b1ae:	4606      	mov	r6, r0
    b1b0:	460f      	mov	r7, r1
    b1b2:	f000 f9d7 	bl	b564 <__udivdi3>
    b1b6:	fb00 f505 	mul.w	r5, r0, r5
    b1ba:	fba0 2304 	umull	r2, r3, r0, r4
    b1be:	fb04 5401 	mla	r4, r4, r1, r5
    b1c2:	18e3      	adds	r3, r4, r3
    b1c4:	1ab6      	subs	r6, r6, r2
    b1c6:	eb67 0703 	sbc.w	r7, r7, r3
    b1ca:	9b06      	ldr	r3, [sp, #24]
    b1cc:	e9c3 6700 	strd	r6, r7, [r3]
    b1d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b1d2:	bf00      	nop

0000b1d4 <__gnu_ldivmod_helper>:
    b1d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b1d6:	4614      	mov	r4, r2
    b1d8:	461d      	mov	r5, r3
    b1da:	4606      	mov	r6, r0
    b1dc:	460f      	mov	r7, r1
    b1de:	f000 f80f 	bl	b200 <__divdi3>
    b1e2:	fb00 f505 	mul.w	r5, r0, r5
    b1e6:	fba0 2304 	umull	r2, r3, r0, r4
    b1ea:	fb04 5401 	mla	r4, r4, r1, r5
    b1ee:	18e3      	adds	r3, r4, r3
    b1f0:	1ab6      	subs	r6, r6, r2
    b1f2:	eb67 0703 	sbc.w	r7, r7, r3
    b1f6:	9b06      	ldr	r3, [sp, #24]
    b1f8:	e9c3 6700 	strd	r6, r7, [r3]
    b1fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b1fe:	bf00      	nop

0000b200 <__divdi3>:
    b200:	2900      	cmp	r1, #0
    b202:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b206:	b085      	sub	sp, #20
    b208:	f2c0 80c8 	blt.w	b39c <__divdi3+0x19c>
    b20c:	2600      	movs	r6, #0
    b20e:	2b00      	cmp	r3, #0
    b210:	f2c0 80bf 	blt.w	b392 <__divdi3+0x192>
    b214:	4689      	mov	r9, r1
    b216:	4614      	mov	r4, r2
    b218:	4605      	mov	r5, r0
    b21a:	469b      	mov	fp, r3
    b21c:	2b00      	cmp	r3, #0
    b21e:	d14a      	bne.n	b2b6 <__divdi3+0xb6>
    b220:	428a      	cmp	r2, r1
    b222:	d957      	bls.n	b2d4 <__divdi3+0xd4>
    b224:	fab2 f382 	clz	r3, r2
    b228:	b153      	cbz	r3, b240 <__divdi3+0x40>
    b22a:	f1c3 0020 	rsb	r0, r3, #32
    b22e:	fa01 f903 	lsl.w	r9, r1, r3
    b232:	fa25 f800 	lsr.w	r8, r5, r0
    b236:	fa12 f403 	lsls.w	r4, r2, r3
    b23a:	409d      	lsls	r5, r3
    b23c:	ea48 0909 	orr.w	r9, r8, r9
    b240:	0c27      	lsrs	r7, r4, #16
    b242:	4648      	mov	r0, r9
    b244:	4639      	mov	r1, r7
    b246:	fa1f fb84 	uxth.w	fp, r4
    b24a:	f7ff fda9 	bl	ada0 <__aeabi_uidiv>
    b24e:	4639      	mov	r1, r7
    b250:	4682      	mov	sl, r0
    b252:	4648      	mov	r0, r9
    b254:	f7ff fed2 	bl	affc <__aeabi_uidivmod>
    b258:	0c2a      	lsrs	r2, r5, #16
    b25a:	fb0b f30a 	mul.w	r3, fp, sl
    b25e:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
    b262:	454b      	cmp	r3, r9
    b264:	d909      	bls.n	b27a <__divdi3+0x7a>
    b266:	eb19 0904 	adds.w	r9, r9, r4
    b26a:	f10a 3aff 	add.w	sl, sl, #4294967295
    b26e:	d204      	bcs.n	b27a <__divdi3+0x7a>
    b270:	454b      	cmp	r3, r9
    b272:	bf84      	itt	hi
    b274:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    b278:	44a1      	addhi	r9, r4
    b27a:	ebc3 0909 	rsb	r9, r3, r9
    b27e:	4639      	mov	r1, r7
    b280:	4648      	mov	r0, r9
    b282:	b2ad      	uxth	r5, r5
    b284:	f7ff fd8c 	bl	ada0 <__aeabi_uidiv>
    b288:	4639      	mov	r1, r7
    b28a:	4680      	mov	r8, r0
    b28c:	4648      	mov	r0, r9
    b28e:	f7ff feb5 	bl	affc <__aeabi_uidivmod>
    b292:	fb0b fb08 	mul.w	fp, fp, r8
    b296:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    b29a:	45ab      	cmp	fp, r5
    b29c:	d907      	bls.n	b2ae <__divdi3+0xae>
    b29e:	192d      	adds	r5, r5, r4
    b2a0:	f108 38ff 	add.w	r8, r8, #4294967295
    b2a4:	d203      	bcs.n	b2ae <__divdi3+0xae>
    b2a6:	45ab      	cmp	fp, r5
    b2a8:	bf88      	it	hi
    b2aa:	f108 38ff 	addhi.w	r8, r8, #4294967295
    b2ae:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    b2b2:	2700      	movs	r7, #0
    b2b4:	e003      	b.n	b2be <__divdi3+0xbe>
    b2b6:	428b      	cmp	r3, r1
    b2b8:	d957      	bls.n	b36a <__divdi3+0x16a>
    b2ba:	2700      	movs	r7, #0
    b2bc:	46b8      	mov	r8, r7
    b2be:	4642      	mov	r2, r8
    b2c0:	463b      	mov	r3, r7
    b2c2:	b116      	cbz	r6, b2ca <__divdi3+0xca>
    b2c4:	4252      	negs	r2, r2
    b2c6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    b2ca:	4619      	mov	r1, r3
    b2cc:	4610      	mov	r0, r2
    b2ce:	b005      	add	sp, #20
    b2d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b2d4:	b922      	cbnz	r2, b2e0 <__divdi3+0xe0>
    b2d6:	4611      	mov	r1, r2
    b2d8:	2001      	movs	r0, #1
    b2da:	f7ff fd61 	bl	ada0 <__aeabi_uidiv>
    b2de:	4604      	mov	r4, r0
    b2e0:	fab4 f884 	clz	r8, r4
    b2e4:	f1b8 0f00 	cmp.w	r8, #0
    b2e8:	d15e      	bne.n	b3a8 <__divdi3+0x1a8>
    b2ea:	ebc4 0809 	rsb	r8, r4, r9
    b2ee:	0c27      	lsrs	r7, r4, #16
    b2f0:	fa1f f984 	uxth.w	r9, r4
    b2f4:	2101      	movs	r1, #1
    b2f6:	9102      	str	r1, [sp, #8]
    b2f8:	4639      	mov	r1, r7
    b2fa:	4640      	mov	r0, r8
    b2fc:	f7ff fd50 	bl	ada0 <__aeabi_uidiv>
    b300:	4639      	mov	r1, r7
    b302:	4682      	mov	sl, r0
    b304:	4640      	mov	r0, r8
    b306:	f7ff fe79 	bl	affc <__aeabi_uidivmod>
    b30a:	ea4f 4815 	mov.w	r8, r5, lsr #16
    b30e:	fb09 f30a 	mul.w	r3, r9, sl
    b312:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
    b316:	455b      	cmp	r3, fp
    b318:	d909      	bls.n	b32e <__divdi3+0x12e>
    b31a:	eb1b 0b04 	adds.w	fp, fp, r4
    b31e:	f10a 3aff 	add.w	sl, sl, #4294967295
    b322:	d204      	bcs.n	b32e <__divdi3+0x12e>
    b324:	455b      	cmp	r3, fp
    b326:	bf84      	itt	hi
    b328:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    b32c:	44a3      	addhi	fp, r4
    b32e:	ebc3 0b0b 	rsb	fp, r3, fp
    b332:	4639      	mov	r1, r7
    b334:	4658      	mov	r0, fp
    b336:	b2ad      	uxth	r5, r5
    b338:	f7ff fd32 	bl	ada0 <__aeabi_uidiv>
    b33c:	4639      	mov	r1, r7
    b33e:	4680      	mov	r8, r0
    b340:	4658      	mov	r0, fp
    b342:	f7ff fe5b 	bl	affc <__aeabi_uidivmod>
    b346:	fb09 f908 	mul.w	r9, r9, r8
    b34a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    b34e:	45a9      	cmp	r9, r5
    b350:	d907      	bls.n	b362 <__divdi3+0x162>
    b352:	192d      	adds	r5, r5, r4
    b354:	f108 38ff 	add.w	r8, r8, #4294967295
    b358:	d203      	bcs.n	b362 <__divdi3+0x162>
    b35a:	45a9      	cmp	r9, r5
    b35c:	bf88      	it	hi
    b35e:	f108 38ff 	addhi.w	r8, r8, #4294967295
    b362:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    b366:	9f02      	ldr	r7, [sp, #8]
    b368:	e7a9      	b.n	b2be <__divdi3+0xbe>
    b36a:	fab3 f783 	clz	r7, r3
    b36e:	2f00      	cmp	r7, #0
    b370:	d168      	bne.n	b444 <__divdi3+0x244>
    b372:	428b      	cmp	r3, r1
    b374:	bf2c      	ite	cs
    b376:	f04f 0900 	movcs.w	r9, #0
    b37a:	f04f 0901 	movcc.w	r9, #1
    b37e:	4282      	cmp	r2, r0
    b380:	bf8c      	ite	hi
    b382:	464c      	movhi	r4, r9
    b384:	f049 0401 	orrls.w	r4, r9, #1
    b388:	2c00      	cmp	r4, #0
    b38a:	d096      	beq.n	b2ba <__divdi3+0xba>
    b38c:	f04f 0801 	mov.w	r8, #1
    b390:	e795      	b.n	b2be <__divdi3+0xbe>
    b392:	4252      	negs	r2, r2
    b394:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    b398:	43f6      	mvns	r6, r6
    b39a:	e73b      	b.n	b214 <__divdi3+0x14>
    b39c:	4240      	negs	r0, r0
    b39e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    b3a2:	f04f 36ff 	mov.w	r6, #4294967295
    b3a6:	e732      	b.n	b20e <__divdi3+0xe>
    b3a8:	fa04 f408 	lsl.w	r4, r4, r8
    b3ac:	f1c8 0720 	rsb	r7, r8, #32
    b3b0:	fa35 f307 	lsrs.w	r3, r5, r7
    b3b4:	fa29 fa07 	lsr.w	sl, r9, r7
    b3b8:	0c27      	lsrs	r7, r4, #16
    b3ba:	fa09 fb08 	lsl.w	fp, r9, r8
    b3be:	4639      	mov	r1, r7
    b3c0:	4650      	mov	r0, sl
    b3c2:	ea43 020b 	orr.w	r2, r3, fp
    b3c6:	9202      	str	r2, [sp, #8]
    b3c8:	f7ff fcea 	bl	ada0 <__aeabi_uidiv>
    b3cc:	4639      	mov	r1, r7
    b3ce:	fa1f f984 	uxth.w	r9, r4
    b3d2:	4683      	mov	fp, r0
    b3d4:	4650      	mov	r0, sl
    b3d6:	f7ff fe11 	bl	affc <__aeabi_uidivmod>
    b3da:	9802      	ldr	r0, [sp, #8]
    b3dc:	fb09 f20b 	mul.w	r2, r9, fp
    b3e0:	0c03      	lsrs	r3, r0, #16
    b3e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    b3e6:	429a      	cmp	r2, r3
    b3e8:	d904      	bls.n	b3f4 <__divdi3+0x1f4>
    b3ea:	191b      	adds	r3, r3, r4
    b3ec:	f10b 3bff 	add.w	fp, fp, #4294967295
    b3f0:	f0c0 80b1 	bcc.w	b556 <__divdi3+0x356>
    b3f4:	1a9b      	subs	r3, r3, r2
    b3f6:	4639      	mov	r1, r7
    b3f8:	4618      	mov	r0, r3
    b3fa:	9301      	str	r3, [sp, #4]
    b3fc:	f7ff fcd0 	bl	ada0 <__aeabi_uidiv>
    b400:	9901      	ldr	r1, [sp, #4]
    b402:	4682      	mov	sl, r0
    b404:	4608      	mov	r0, r1
    b406:	4639      	mov	r1, r7
    b408:	f7ff fdf8 	bl	affc <__aeabi_uidivmod>
    b40c:	f8dd c008 	ldr.w	ip, [sp, #8]
    b410:	fb09 f30a 	mul.w	r3, r9, sl
    b414:	fa1f f08c 	uxth.w	r0, ip
    b418:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
    b41c:	4293      	cmp	r3, r2
    b41e:	d908      	bls.n	b432 <__divdi3+0x232>
    b420:	1912      	adds	r2, r2, r4
    b422:	f10a 3aff 	add.w	sl, sl, #4294967295
    b426:	d204      	bcs.n	b432 <__divdi3+0x232>
    b428:	4293      	cmp	r3, r2
    b42a:	bf84      	itt	hi
    b42c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    b430:	1912      	addhi	r2, r2, r4
    b432:	fa05 f508 	lsl.w	r5, r5, r8
    b436:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
    b43a:	ebc3 0802 	rsb	r8, r3, r2
    b43e:	f8cd e008 	str.w	lr, [sp, #8]
    b442:	e759      	b.n	b2f8 <__divdi3+0xf8>
    b444:	f1c7 0020 	rsb	r0, r7, #32
    b448:	fa03 fa07 	lsl.w	sl, r3, r7
    b44c:	40c2      	lsrs	r2, r0
    b44e:	fa35 f300 	lsrs.w	r3, r5, r0
    b452:	ea42 0b0a 	orr.w	fp, r2, sl
    b456:	fa21 f800 	lsr.w	r8, r1, r0
    b45a:	fa01 f907 	lsl.w	r9, r1, r7
    b45e:	4640      	mov	r0, r8
    b460:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
    b464:	ea43 0109 	orr.w	r1, r3, r9
    b468:	9102      	str	r1, [sp, #8]
    b46a:	4651      	mov	r1, sl
    b46c:	fa1f f28b 	uxth.w	r2, fp
    b470:	9203      	str	r2, [sp, #12]
    b472:	f7ff fc95 	bl	ada0 <__aeabi_uidiv>
    b476:	4651      	mov	r1, sl
    b478:	4681      	mov	r9, r0
    b47a:	4640      	mov	r0, r8
    b47c:	f7ff fdbe 	bl	affc <__aeabi_uidivmod>
    b480:	9b03      	ldr	r3, [sp, #12]
    b482:	f8dd c008 	ldr.w	ip, [sp, #8]
    b486:	fb03 f209 	mul.w	r2, r3, r9
    b48a:	ea4f 401c 	mov.w	r0, ip, lsr #16
    b48e:	fa14 f307 	lsls.w	r3, r4, r7
    b492:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
    b496:	42a2      	cmp	r2, r4
    b498:	d904      	bls.n	b4a4 <__divdi3+0x2a4>
    b49a:	eb14 040b 	adds.w	r4, r4, fp
    b49e:	f109 39ff 	add.w	r9, r9, #4294967295
    b4a2:	d352      	bcc.n	b54a <__divdi3+0x34a>
    b4a4:	1aa4      	subs	r4, r4, r2
    b4a6:	4651      	mov	r1, sl
    b4a8:	4620      	mov	r0, r4
    b4aa:	9301      	str	r3, [sp, #4]
    b4ac:	f7ff fc78 	bl	ada0 <__aeabi_uidiv>
    b4b0:	4651      	mov	r1, sl
    b4b2:	4680      	mov	r8, r0
    b4b4:	4620      	mov	r0, r4
    b4b6:	f7ff fda1 	bl	affc <__aeabi_uidivmod>
    b4ba:	9803      	ldr	r0, [sp, #12]
    b4bc:	f8dd c008 	ldr.w	ip, [sp, #8]
    b4c0:	fb00 f208 	mul.w	r2, r0, r8
    b4c4:	fa1f f38c 	uxth.w	r3, ip
    b4c8:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
    b4cc:	9b01      	ldr	r3, [sp, #4]
    b4ce:	4282      	cmp	r2, r0
    b4d0:	d904      	bls.n	b4dc <__divdi3+0x2dc>
    b4d2:	eb10 000b 	adds.w	r0, r0, fp
    b4d6:	f108 38ff 	add.w	r8, r8, #4294967295
    b4da:	d330      	bcc.n	b53e <__divdi3+0x33e>
    b4dc:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
    b4e0:	fa1f fc83 	uxth.w	ip, r3
    b4e4:	0c1b      	lsrs	r3, r3, #16
    b4e6:	1a80      	subs	r0, r0, r2
    b4e8:	fa1f fe88 	uxth.w	lr, r8
    b4ec:	ea4f 4a18 	mov.w	sl, r8, lsr #16
    b4f0:	fb0c f90e 	mul.w	r9, ip, lr
    b4f4:	fb0c fc0a 	mul.w	ip, ip, sl
    b4f8:	fb03 c10e 	mla	r1, r3, lr, ip
    b4fc:	fb03 f20a 	mul.w	r2, r3, sl
    b500:	eb01 4119 	add.w	r1, r1, r9, lsr #16
    b504:	458c      	cmp	ip, r1
    b506:	bf88      	it	hi
    b508:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
    b50c:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
    b510:	4570      	cmp	r0, lr
    b512:	d310      	bcc.n	b536 <__divdi3+0x336>
    b514:	fa1f f989 	uxth.w	r9, r9
    b518:	fa05 f707 	lsl.w	r7, r5, r7
    b51c:	eb09 4001 	add.w	r0, r9, r1, lsl #16
    b520:	bf14      	ite	ne
    b522:	2200      	movne	r2, #0
    b524:	2201      	moveq	r2, #1
    b526:	4287      	cmp	r7, r0
    b528:	bf2c      	ite	cs
    b52a:	2700      	movcs	r7, #0
    b52c:	f002 0701 	andcc.w	r7, r2, #1
    b530:	2f00      	cmp	r7, #0
    b532:	f43f aec4 	beq.w	b2be <__divdi3+0xbe>
    b536:	f108 38ff 	add.w	r8, r8, #4294967295
    b53a:	2700      	movs	r7, #0
    b53c:	e6bf      	b.n	b2be <__divdi3+0xbe>
    b53e:	4282      	cmp	r2, r0
    b540:	bf84      	itt	hi
    b542:	4458      	addhi	r0, fp
    b544:	f108 38ff 	addhi.w	r8, r8, #4294967295
    b548:	e7c8      	b.n	b4dc <__divdi3+0x2dc>
    b54a:	42a2      	cmp	r2, r4
    b54c:	bf84      	itt	hi
    b54e:	f109 39ff 	addhi.w	r9, r9, #4294967295
    b552:	445c      	addhi	r4, fp
    b554:	e7a6      	b.n	b4a4 <__divdi3+0x2a4>
    b556:	429a      	cmp	r2, r3
    b558:	bf84      	itt	hi
    b55a:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    b55e:	191b      	addhi	r3, r3, r4
    b560:	e748      	b.n	b3f4 <__divdi3+0x1f4>
    b562:	bf00      	nop

0000b564 <__udivdi3>:
    b564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b568:	460c      	mov	r4, r1
    b56a:	b083      	sub	sp, #12
    b56c:	4680      	mov	r8, r0
    b56e:	4616      	mov	r6, r2
    b570:	4689      	mov	r9, r1
    b572:	461f      	mov	r7, r3
    b574:	4615      	mov	r5, r2
    b576:	468a      	mov	sl, r1
    b578:	2b00      	cmp	r3, #0
    b57a:	d14b      	bne.n	b614 <__udivdi3+0xb0>
    b57c:	428a      	cmp	r2, r1
    b57e:	d95c      	bls.n	b63a <__udivdi3+0xd6>
    b580:	fab2 f382 	clz	r3, r2
    b584:	b15b      	cbz	r3, b59e <__udivdi3+0x3a>
    b586:	f1c3 0020 	rsb	r0, r3, #32
    b58a:	fa01 fa03 	lsl.w	sl, r1, r3
    b58e:	fa28 f200 	lsr.w	r2, r8, r0
    b592:	fa16 f503 	lsls.w	r5, r6, r3
    b596:	fa08 f803 	lsl.w	r8, r8, r3
    b59a:	ea42 0a0a 	orr.w	sl, r2, sl
    b59e:	0c2e      	lsrs	r6, r5, #16
    b5a0:	4650      	mov	r0, sl
    b5a2:	4631      	mov	r1, r6
    b5a4:	b2af      	uxth	r7, r5
    b5a6:	f7ff fbfb 	bl	ada0 <__aeabi_uidiv>
    b5aa:	4631      	mov	r1, r6
    b5ac:	ea4f 4418 	mov.w	r4, r8, lsr #16
    b5b0:	4681      	mov	r9, r0
    b5b2:	4650      	mov	r0, sl
    b5b4:	f7ff fd22 	bl	affc <__aeabi_uidivmod>
    b5b8:	fb07 f309 	mul.w	r3, r7, r9
    b5bc:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
    b5c0:	4553      	cmp	r3, sl
    b5c2:	d909      	bls.n	b5d8 <__udivdi3+0x74>
    b5c4:	eb1a 0a05 	adds.w	sl, sl, r5
    b5c8:	f109 39ff 	add.w	r9, r9, #4294967295
    b5cc:	d204      	bcs.n	b5d8 <__udivdi3+0x74>
    b5ce:	4553      	cmp	r3, sl
    b5d0:	bf84      	itt	hi
    b5d2:	f109 39ff 	addhi.w	r9, r9, #4294967295
    b5d6:	44aa      	addhi	sl, r5
    b5d8:	ebc3 0a0a 	rsb	sl, r3, sl
    b5dc:	4631      	mov	r1, r6
    b5de:	4650      	mov	r0, sl
    b5e0:	fa1f f888 	uxth.w	r8, r8
    b5e4:	f7ff fbdc 	bl	ada0 <__aeabi_uidiv>
    b5e8:	4631      	mov	r1, r6
    b5ea:	4604      	mov	r4, r0
    b5ec:	4650      	mov	r0, sl
    b5ee:	f7ff fd05 	bl	affc <__aeabi_uidivmod>
    b5f2:	fb07 f704 	mul.w	r7, r7, r4
    b5f6:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    b5fa:	4547      	cmp	r7, r8
    b5fc:	d906      	bls.n	b60c <__udivdi3+0xa8>
    b5fe:	3c01      	subs	r4, #1
    b600:	eb18 0805 	adds.w	r8, r8, r5
    b604:	d202      	bcs.n	b60c <__udivdi3+0xa8>
    b606:	4547      	cmp	r7, r8
    b608:	bf88      	it	hi
    b60a:	3c01      	subhi	r4, #1
    b60c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    b610:	2600      	movs	r6, #0
    b612:	e05c      	b.n	b6ce <__udivdi3+0x16a>
    b614:	428b      	cmp	r3, r1
    b616:	d858      	bhi.n	b6ca <__udivdi3+0x166>
    b618:	fab3 f683 	clz	r6, r3
    b61c:	2e00      	cmp	r6, #0
    b61e:	d15b      	bne.n	b6d8 <__udivdi3+0x174>
    b620:	428b      	cmp	r3, r1
    b622:	bf2c      	ite	cs
    b624:	2200      	movcs	r2, #0
    b626:	2201      	movcc	r2, #1
    b628:	4285      	cmp	r5, r0
    b62a:	bf8c      	ite	hi
    b62c:	4615      	movhi	r5, r2
    b62e:	f042 0501 	orrls.w	r5, r2, #1
    b632:	2d00      	cmp	r5, #0
    b634:	d049      	beq.n	b6ca <__udivdi3+0x166>
    b636:	2401      	movs	r4, #1
    b638:	e049      	b.n	b6ce <__udivdi3+0x16a>
    b63a:	b922      	cbnz	r2, b646 <__udivdi3+0xe2>
    b63c:	4611      	mov	r1, r2
    b63e:	2001      	movs	r0, #1
    b640:	f7ff fbae 	bl	ada0 <__aeabi_uidiv>
    b644:	4605      	mov	r5, r0
    b646:	fab5 f685 	clz	r6, r5
    b64a:	2e00      	cmp	r6, #0
    b64c:	f040 80ba 	bne.w	b7c4 <__udivdi3+0x260>
    b650:	1b64      	subs	r4, r4, r5
    b652:	0c2f      	lsrs	r7, r5, #16
    b654:	fa1f fa85 	uxth.w	sl, r5
    b658:	2601      	movs	r6, #1
    b65a:	4639      	mov	r1, r7
    b65c:	4620      	mov	r0, r4
    b65e:	f7ff fb9f 	bl	ada0 <__aeabi_uidiv>
    b662:	4639      	mov	r1, r7
    b664:	ea4f 4b18 	mov.w	fp, r8, lsr #16
    b668:	4681      	mov	r9, r0
    b66a:	4620      	mov	r0, r4
    b66c:	f7ff fcc6 	bl	affc <__aeabi_uidivmod>
    b670:	fb0a f309 	mul.w	r3, sl, r9
    b674:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
    b678:	455b      	cmp	r3, fp
    b67a:	d909      	bls.n	b690 <__udivdi3+0x12c>
    b67c:	eb1b 0b05 	adds.w	fp, fp, r5
    b680:	f109 39ff 	add.w	r9, r9, #4294967295
    b684:	d204      	bcs.n	b690 <__udivdi3+0x12c>
    b686:	455b      	cmp	r3, fp
    b688:	bf84      	itt	hi
    b68a:	f109 39ff 	addhi.w	r9, r9, #4294967295
    b68e:	44ab      	addhi	fp, r5
    b690:	ebc3 0b0b 	rsb	fp, r3, fp
    b694:	4639      	mov	r1, r7
    b696:	4658      	mov	r0, fp
    b698:	fa1f f888 	uxth.w	r8, r8
    b69c:	f7ff fb80 	bl	ada0 <__aeabi_uidiv>
    b6a0:	4639      	mov	r1, r7
    b6a2:	4604      	mov	r4, r0
    b6a4:	4658      	mov	r0, fp
    b6a6:	f7ff fca9 	bl	affc <__aeabi_uidivmod>
    b6aa:	fb0a fa04 	mul.w	sl, sl, r4
    b6ae:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    b6b2:	45c2      	cmp	sl, r8
    b6b4:	d906      	bls.n	b6c4 <__udivdi3+0x160>
    b6b6:	3c01      	subs	r4, #1
    b6b8:	eb18 0805 	adds.w	r8, r8, r5
    b6bc:	d202      	bcs.n	b6c4 <__udivdi3+0x160>
    b6be:	45c2      	cmp	sl, r8
    b6c0:	bf88      	it	hi
    b6c2:	3c01      	subhi	r4, #1
    b6c4:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    b6c8:	e001      	b.n	b6ce <__udivdi3+0x16a>
    b6ca:	2600      	movs	r6, #0
    b6cc:	4634      	mov	r4, r6
    b6ce:	4631      	mov	r1, r6
    b6d0:	4620      	mov	r0, r4
    b6d2:	b003      	add	sp, #12
    b6d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b6d8:	f1c6 0020 	rsb	r0, r6, #32
    b6dc:	40b3      	lsls	r3, r6
    b6de:	fa32 f700 	lsrs.w	r7, r2, r0
    b6e2:	fa21 fb00 	lsr.w	fp, r1, r0
    b6e6:	431f      	orrs	r7, r3
    b6e8:	fa14 f206 	lsls.w	r2, r4, r6
    b6ec:	fa28 f100 	lsr.w	r1, r8, r0
    b6f0:	4658      	mov	r0, fp
    b6f2:	ea4f 4a17 	mov.w	sl, r7, lsr #16
    b6f6:	4311      	orrs	r1, r2
    b6f8:	9100      	str	r1, [sp, #0]
    b6fa:	4651      	mov	r1, sl
    b6fc:	b2bb      	uxth	r3, r7
    b6fe:	9301      	str	r3, [sp, #4]
    b700:	f7ff fb4e 	bl	ada0 <__aeabi_uidiv>
    b704:	4651      	mov	r1, sl
    b706:	40b5      	lsls	r5, r6
    b708:	4681      	mov	r9, r0
    b70a:	4658      	mov	r0, fp
    b70c:	f7ff fc76 	bl	affc <__aeabi_uidivmod>
    b710:	9c01      	ldr	r4, [sp, #4]
    b712:	9800      	ldr	r0, [sp, #0]
    b714:	fb04 f309 	mul.w	r3, r4, r9
    b718:	ea4f 4c10 	mov.w	ip, r0, lsr #16
    b71c:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
    b720:	455b      	cmp	r3, fp
    b722:	d905      	bls.n	b730 <__udivdi3+0x1cc>
    b724:	eb1b 0b07 	adds.w	fp, fp, r7
    b728:	f109 39ff 	add.w	r9, r9, #4294967295
    b72c:	f0c0 808e 	bcc.w	b84c <__udivdi3+0x2e8>
    b730:	ebc3 0b0b 	rsb	fp, r3, fp
    b734:	4651      	mov	r1, sl
    b736:	4658      	mov	r0, fp
    b738:	f7ff fb32 	bl	ada0 <__aeabi_uidiv>
    b73c:	4651      	mov	r1, sl
    b73e:	4604      	mov	r4, r0
    b740:	4658      	mov	r0, fp
    b742:	f7ff fc5b 	bl	affc <__aeabi_uidivmod>
    b746:	9801      	ldr	r0, [sp, #4]
    b748:	9a00      	ldr	r2, [sp, #0]
    b74a:	fb00 f304 	mul.w	r3, r0, r4
    b74e:	fa1f fc82 	uxth.w	ip, r2
    b752:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
    b756:	4293      	cmp	r3, r2
    b758:	d906      	bls.n	b768 <__udivdi3+0x204>
    b75a:	3c01      	subs	r4, #1
    b75c:	19d2      	adds	r2, r2, r7
    b75e:	d203      	bcs.n	b768 <__udivdi3+0x204>
    b760:	4293      	cmp	r3, r2
    b762:	d901      	bls.n	b768 <__udivdi3+0x204>
    b764:	19d2      	adds	r2, r2, r7
    b766:	3c01      	subs	r4, #1
    b768:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    b76c:	b2a8      	uxth	r0, r5
    b76e:	1ad2      	subs	r2, r2, r3
    b770:	0c2d      	lsrs	r5, r5, #16
    b772:	fa1f fc84 	uxth.w	ip, r4
    b776:	0c23      	lsrs	r3, r4, #16
    b778:	fb00 f70c 	mul.w	r7, r0, ip
    b77c:	fb00 fe03 	mul.w	lr, r0, r3
    b780:	fb05 e10c 	mla	r1, r5, ip, lr
    b784:	fb05 f503 	mul.w	r5, r5, r3
    b788:	eb01 4117 	add.w	r1, r1, r7, lsr #16
    b78c:	458e      	cmp	lr, r1
    b78e:	bf88      	it	hi
    b790:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
    b794:	eb05 4511 	add.w	r5, r5, r1, lsr #16
    b798:	42aa      	cmp	r2, r5
    b79a:	d310      	bcc.n	b7be <__udivdi3+0x25a>
    b79c:	b2bf      	uxth	r7, r7
    b79e:	fa08 f606 	lsl.w	r6, r8, r6
    b7a2:	eb07 4201 	add.w	r2, r7, r1, lsl #16
    b7a6:	bf14      	ite	ne
    b7a8:	f04f 0e00 	movne.w	lr, #0
    b7ac:	f04f 0e01 	moveq.w	lr, #1
    b7b0:	4296      	cmp	r6, r2
    b7b2:	bf2c      	ite	cs
    b7b4:	2600      	movcs	r6, #0
    b7b6:	f00e 0601 	andcc.w	r6, lr, #1
    b7ba:	2e00      	cmp	r6, #0
    b7bc:	d087      	beq.n	b6ce <__udivdi3+0x16a>
    b7be:	3c01      	subs	r4, #1
    b7c0:	2600      	movs	r6, #0
    b7c2:	e784      	b.n	b6ce <__udivdi3+0x16a>
    b7c4:	40b5      	lsls	r5, r6
    b7c6:	f1c6 0120 	rsb	r1, r6, #32
    b7ca:	fa24 f901 	lsr.w	r9, r4, r1
    b7ce:	fa28 f201 	lsr.w	r2, r8, r1
    b7d2:	0c2f      	lsrs	r7, r5, #16
    b7d4:	40b4      	lsls	r4, r6
    b7d6:	4639      	mov	r1, r7
    b7d8:	4648      	mov	r0, r9
    b7da:	4322      	orrs	r2, r4
    b7dc:	9200      	str	r2, [sp, #0]
    b7de:	f7ff fadf 	bl	ada0 <__aeabi_uidiv>
    b7e2:	4639      	mov	r1, r7
    b7e4:	fa1f fa85 	uxth.w	sl, r5
    b7e8:	4683      	mov	fp, r0
    b7ea:	4648      	mov	r0, r9
    b7ec:	f7ff fc06 	bl	affc <__aeabi_uidivmod>
    b7f0:	9b00      	ldr	r3, [sp, #0]
    b7f2:	0c1a      	lsrs	r2, r3, #16
    b7f4:	fb0a f30b 	mul.w	r3, sl, fp
    b7f8:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
    b7fc:	42a3      	cmp	r3, r4
    b7fe:	d903      	bls.n	b808 <__udivdi3+0x2a4>
    b800:	1964      	adds	r4, r4, r5
    b802:	f10b 3bff 	add.w	fp, fp, #4294967295
    b806:	d327      	bcc.n	b858 <__udivdi3+0x2f4>
    b808:	1ae4      	subs	r4, r4, r3
    b80a:	4639      	mov	r1, r7
    b80c:	4620      	mov	r0, r4
    b80e:	f7ff fac7 	bl	ada0 <__aeabi_uidiv>
    b812:	4639      	mov	r1, r7
    b814:	4681      	mov	r9, r0
    b816:	4620      	mov	r0, r4
    b818:	f7ff fbf0 	bl	affc <__aeabi_uidivmod>
    b81c:	9800      	ldr	r0, [sp, #0]
    b81e:	fb0a f309 	mul.w	r3, sl, r9
    b822:	fa1f fc80 	uxth.w	ip, r0
    b826:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
    b82a:	42a3      	cmp	r3, r4
    b82c:	d908      	bls.n	b840 <__udivdi3+0x2dc>
    b82e:	1964      	adds	r4, r4, r5
    b830:	f109 39ff 	add.w	r9, r9, #4294967295
    b834:	d204      	bcs.n	b840 <__udivdi3+0x2dc>
    b836:	42a3      	cmp	r3, r4
    b838:	bf84      	itt	hi
    b83a:	f109 39ff 	addhi.w	r9, r9, #4294967295
    b83e:	1964      	addhi	r4, r4, r5
    b840:	fa08 f806 	lsl.w	r8, r8, r6
    b844:	1ae4      	subs	r4, r4, r3
    b846:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
    b84a:	e706      	b.n	b65a <__udivdi3+0xf6>
    b84c:	455b      	cmp	r3, fp
    b84e:	bf84      	itt	hi
    b850:	f109 39ff 	addhi.w	r9, r9, #4294967295
    b854:	44bb      	addhi	fp, r7
    b856:	e76b      	b.n	b730 <__udivdi3+0x1cc>
    b858:	42a3      	cmp	r3, r4
    b85a:	bf84      	itt	hi
    b85c:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    b860:	1964      	addhi	r4, r4, r5
    b862:	e7d1      	b.n	b808 <__udivdi3+0x2a4>
    b864:	6867694c 	.word	0x6867694c
    b868:	73207374 	.word	0x73207374
    b86c:	203a7465 	.word	0x203a7465
    b870:	78257830 	.word	0x78257830
    b874:	00000a0d 	.word	0x00000a0d
    b878:	30746962 	.word	0x30746962
    b87c:	0964253a 	.word	0x0964253a
    b880:	31746962 	.word	0x31746962
    b884:	0964253a 	.word	0x0964253a
    b888:	32746962 	.word	0x32746962
    b88c:	0964253a 	.word	0x0964253a
    b890:	00000a0d 	.word	0x00000a0d
    b894:	474e4144 	.word	0x474e4144
    b898:	5a205245 	.word	0x5a205245
    b89c:	3a454e4f 	.word	0x3a454e4f
    b8a0:	76694c20 	.word	0x76694c20
    b8a4:	69662d65 	.word	0x69662d65
    b8a8:	65206572 	.word	0x65206572
    b8ac:	6c62616e 	.word	0x6c62616e
    b8b0:	0d2e6465 	.word	0x0d2e6465
    b8b4:	00000000 	.word	0x00000000
    b8b8:	6576694c 	.word	0x6576694c
    b8bc:	7269662d 	.word	0x7269662d
    b8c0:	69642065 	.word	0x69642065
    b8c4:	6c626173 	.word	0x6c626173
    b8c8:	0d2e6465 	.word	0x0d2e6465
    b8cc:	00000000 	.word	0x00000000
    b8d0:	4f525245 	.word	0x4f525245
    b8d4:	41203a52 	.word	0x41203a52
    b8d8:	6d657474 	.word	0x6d657474
    b8dc:	64657470 	.word	0x64657470
    b8e0:	206f7420 	.word	0x206f7420
    b8e4:	65726966 	.word	0x65726966
    b8e8:	74697720 	.word	0x74697720
    b8ec:	74756f68 	.word	0x74756f68
    b8f0:	76696c20 	.word	0x76696c20
    b8f4:	69662065 	.word	0x69662065
    b8f8:	65206572 	.word	0x65206572
    b8fc:	6c62616e 	.word	0x6c62616e
    b900:	0d726465 	.word	0x0d726465
    b904:	00000000 	.word	0x00000000
    b908:	69676542 	.word	0x69676542
    b90c:	6e696e6e 	.word	0x6e696e6e
    b910:	75612067 	.word	0x75612067
    b914:	616d6f74 	.word	0x616d6f74
    b918:	20646574 	.word	0x20646574
    b91c:	6b656573 	.word	0x6b656573
    b920:	646e612d 	.word	0x646e612d
    b924:	7365642d 	.word	0x7365642d
    b928:	796f7274 	.word	0x796f7274
    b92c:	00000d21 	.word	0x00000d21
    b930:	25203a78 	.word	0x25203a78
    b934:	3a790964 	.word	0x3a790964
    b938:	0d642520 	.word	0x0d642520
    b93c:	0000000a 	.word	0x0000000a
    b940:	6e6f2058 	.word	0x6e6f2058
    b944:	72617420 	.word	0x72617420
    b948:	21746567 	.word	0x21746567
    b94c:	0000000d 	.word	0x0000000d
    b950:	6e6f2059 	.word	0x6e6f2059
    b954:	72617420 	.word	0x72617420
    b958:	21746567 	.word	0x21746567
    b95c:	0000000d 	.word	0x0000000d
    b960:	67726154 	.word	0x67726154
    b964:	61207465 	.word	0x61207465
    b968:	69757163 	.word	0x69757163
    b96c:	2c646572 	.word	0x2c646572
    b970:	72696620 	.word	0x72696620
    b974:	21676e69 	.word	0x21676e69
    b978:	0000000d 	.word	0x0000000d
    b97c:	726f6241 	.word	0x726f6241
    b980:	676e6974 	.word	0x676e6974
    b984:	65657320 	.word	0x65657320
    b988:	6e612d6b 	.word	0x6e612d6b
    b98c:	65642d64 	.word	0x65642d64
    b990:	6f727473 	.word	0x6f727473
    b994:	20262079 	.word	0x20262079
    b998:	61736964 	.word	0x61736964
    b99c:	6e696c62 	.word	0x6e696c62
    b9a0:	696c2067 	.word	0x696c2067
    b9a4:	662d6576 	.word	0x662d6576
    b9a8:	0d657269 	.word	0x0d657269
    b9ac:	00000000 	.word	0x00000000
    b9b0:	7270205a 	.word	0x7270205a
    b9b4:	65737365 	.word	0x65737365
    b9b8:	61202c64 	.word	0x61202c64
    b9bc:	76697463 	.word	0x76697463
    b9c0:	6e697461 	.word	0x6e697461
    b9c4:	72742067 	.word	0x72742067
    b9c8:	65676769 	.word	0x65676769
    b9cc:	6f732072 	.word	0x6f732072
    b9d0:	6f6e656c 	.word	0x6f6e656c
    b9d4:	000d6469 	.word	0x000d6469
    b9d8:	2e4e2e41 	.word	0x2e4e2e41
    b9dc:	2e532e54 	.word	0x2e532e54
    b9e0:	30303320 	.word	0x30303320
    b9e4:	72202c30 	.word	0x72202c30
    b9e8:	79646165 	.word	0x79646165
    b9ec:	726f6620 	.word	0x726f6620
    b9f0:	74636120 	.word	0x74636120
    b9f4:	216e6f69 	.word	0x216e6f69
    b9f8:	0000000d 	.word	0x0000000d
    b9fc:	6e676973 	.word	0x6e676973
    ba00:	72757461 	.word	0x72757461
    ba04:	25203a65 	.word	0x25203a65
    ba08:	3a780964 	.word	0x3a780964
    ba0c:	09642520 	.word	0x09642520
    ba10:	25203a79 	.word	0x25203a79
    ba14:	3a770964 	.word	0x3a770964
    ba18:	09642520 	.word	0x09642520
    ba1c:	25203a68 	.word	0x25203a68
    ba20:	6e610964 	.word	0x6e610964
    ba24:	3a656c67 	.word	0x3a656c67
    ba28:	0d642520 	.word	0x0d642520
    ba2c:	0000000a 	.word	0x0000000a
    ba30:	63656863 	.word	0x63656863
    ba34:	6d75736b 	.word	0x6d75736b
    ba38:	72726520 	.word	0x72726520
    ba3c:	0021726f 	.word	0x0021726f
    ba40:	4f545541 	.word	0x4f545541
    ba44:	00002020 	.word	0x00002020
    ba48:	4d524f4e 	.word	0x4d524f4e
    ba4c:	00004c41 	.word	0x00004c41
    ba50:	44414f4c 	.word	0x44414f4c
    ba54:	00004445 	.word	0x00004445
    ba58:	41454c43 	.word	0x41454c43
    ba5c:	00002052 	.word	0x00002052
    ba60:	64353025 	.word	0x64353025
    ba64:	00000000 	.word	0x00000000
    ba68:	64333025 	.word	0x64333025
    ba6c:	00000000 	.word	0x00000000
    ba70:	74697277 	.word	0x74697277
    ba74:	20676e69 	.word	0x20676e69
    ba78:	67726174 	.word	0x67726174
    ba7c:	63207465 	.word	0x63207465
    ba80:	6c637269 	.word	0x6c637269
    ba84:	00000d65 	.word	0x00000d65
    ba88:	74697277 	.word	0x74697277
    ba8c:	20676e69 	.word	0x20676e69
    ba90:	2077656e 	.word	0x2077656e
    ba94:	67726174 	.word	0x67726174
    ba98:	63207465 	.word	0x63207465
    ba9c:	6c637269 	.word	0x6c637269
    baa0:	64252865 	.word	0x64252865
    baa4:	2964252c 	.word	0x2964252c
    baa8:	00000a0d 	.word	0x00000a0d
    baac:	73617265 	.word	0x73617265
    bab0:	20676e69 	.word	0x20676e69
    bab4:	20646c6f 	.word	0x20646c6f
    bab8:	67726174 	.word	0x67726174
    babc:	63207465 	.word	0x63207465
    bac0:	6c637269 	.word	0x6c637269
    bac4:	25282065 	.word	0x25282065
    bac8:	64252c64 	.word	0x64252c64
    bacc:	000a0d29 	.word	0x000a0d29
    bad0:	00003a58 	.word	0x00003a58
    bad4:	00003a59 	.word	0x00003a59
    bad8:	74736944 	.word	0x74736944
    badc:	296d6328 	.word	0x296d6328
    bae0:	00000000 	.word	0x00000000
    bae4:	6d616843 	.word	0x6d616843
    bae8:	00726562 	.word	0x00726562
    baec:	65646f4d 	.word	0x65646f4d
    baf0:	00000000 	.word	0x00000000
    baf4:	70616548 	.word	0x70616548
    baf8:	646e6120 	.word	0x646e6120
    bafc:	61747320 	.word	0x61747320
    bb00:	63206b63 	.word	0x63206b63
    bb04:	696c6c6f 	.word	0x696c6c6f
    bb08:	6e6f6973 	.word	0x6e6f6973
    bb0c:	0000000a 	.word	0x0000000a

0000bb10 <g_config_reg_lut>:
    bb10:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
    bb20:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
    bb30:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
    bb40:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
    bb50:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
    bb60:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
    bb70:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
    bb80:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

0000bb90 <g_gpio_irqn_lut>:
    bb90:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
    bba0:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
    bbb0:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
    bbc0:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

0000bbd0 <C.18.2576>:
    bbd0:	00000001 00000002 00000004 00000001     ................

0000bbe0 <_global_impure_ptr>:
    bbe0:	2000003c 00000043                       <.. C...

0000bbe8 <blanks.3595>:
    bbe8:	20202020 20202020 20202020 20202020                     

0000bbf8 <zeroes.3596>:
    bbf8:	30303030 30303030 30303030 30303030     0000000000000000
    bc08:	33323130 37363534 42413938 46454443     0123456789ABCDEF
    bc18:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
    bc28:	006e616e 33323130 37363534 62613938     nan.0123456789ab
    bc38:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
    bc48:	00000030                                0...

0000bc4c <blanks.3577>:
    bc4c:	20202020 20202020 20202020 20202020                     

0000bc5c <zeroes.3578>:
    bc5c:	30303030 30303030 30303030 30303030     0000000000000000
    bc6c:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

0000bc7c <__sf_fake_stdin>:
	...

0000bc9c <__sf_fake_stdout>:
	...

0000bcbc <__sf_fake_stderr>:
	...

0000bcdc <charset>:
    bcdc:	0000bd14                                ....

0000bce0 <lconv>:
    bce0:	0000bd10 0000b8b4 0000b8b4 0000b8b4     ................
    bcf0:	0000b8b4 0000b8b4 0000b8b4 0000b8b4     ................
    bd00:	0000b8b4 0000b8b4 ffffffff ffffffff     ................
    bd10:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..

0000bd20 <__mprec_tens>:
    bd20:	00000000 3ff00000 00000000 40240000     .......?......$@
    bd30:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    bd40:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    bd50:	00000000 412e8480 00000000 416312d0     .......A......cA
    bd60:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    bd70:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    bd80:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    bd90:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    bda0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    bdb0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    bdc0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    bdd0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    bde0:	79d99db4 44ea7843                       ...yCx.D

0000bde8 <p05.2463>:
    bde8:	00000005 00000019 0000007d 00000000     ........}.......

0000bdf8 <__mprec_bigtens>:
    bdf8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    be08:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    be18:	7f73bf3c 75154fdd                       <.s..O.u

0000be20 <__mprec_tinytens>:
    be20:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    be30:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    be40:	64ac6f43 0ac80628                       Co.d(...

0000be48 <_init>:
    be48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    be4a:	bf00      	nop
    be4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    be4e:	bc08      	pop	{r3}
    be50:	469e      	mov	lr, r3
    be52:	4770      	bx	lr

0000be54 <_fini>:
    be54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    be56:	bf00      	nop
    be58:	bcf8      	pop	{r3, r4, r5, r6, r7}
    be5a:	bc08      	pop	{r3}
    be5c:	469e      	mov	lr, r3
    be5e:	4770      	bx	lr

0000be60 <__frame_dummy_init_array_entry>:
    be60:	0485 0000                                   ....

0000be64 <__do_global_dtors_aux_fini_array_entry>:
    be64:	0471 0000                                   q...
