INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kanish/System_Design_through_FPGA/Vivado/dsp_macro/dsp_macro.srcs/sources_1/imports/Downloads/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kanish/System_Design_through_FPGA/Vivado/dsp_macro/dsp_macro.srcs/sim_1/new/mac_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tb
