# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../fibonacci_fpga.srcs/sources_1/new/CLA_4.vhd" \
"../../../../fibonacci_fpga.srcs/sources_1/new/LCU.vhd" \
"../../../../fibonacci_fpga.srcs/sources_1/new/adder_CLA_8bit.vhd" \
"../../../../fibonacci_fpga.srcs/sources_1/new/bcd2_to_bin.vhd" \
"../../../../fibonacci_fpga.srcs/sources_1/new/bcd_to_cathodes.vhd" \
"../../../../fibonacci_fpga.srcs/sources_1/new/bin_to_bcd_10.vhd" \
"../../../../fibonacci_fpga.srcs/sources_1/new/clk_divider.vhd" \
"../../../../fibonacci_fpga.srcs/sources_1/new/display_7seg.vhd" \
"../../../../fibonacci_fpga.srcs/sources_1/new/fibonacci.vhd" \
"../../../../fibonacci_fpga.srcs/sources_1/new/register.vhd" \
"../../../../fibonacci_fpga.srcs/sources_1/new/top.vhd" \
"../../../../fibonacci_fpga.srcs/sim_1/new/test_top.vhd" \

# Do not sort compile order
nosort
