$comment
	File created using the following command:
		vcd file i2c.msim.vcd -direction
$end
$date
	Sun Nov 02 21:44:43 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module circuitoi2c_vlg_vec_tst $end
$var reg 1 ! clock $end
$var reg 1 " pin_name1 $end
$var reg 1 # sda $end
$var wire 1 $ ackout $end
$var wire 1 % finndato $end
$var wire 1 & finndir $end
$var wire 1 ' habdat $end
$var wire 1 ( habdir $end
$var wire 1 ) sdaaa $end
$var wire 1 * soooy $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 inst11|fstate.Idle~q $end
$var wire 1 3 inst11|Selector0~0_combout $end
$var wire 1 4 habdir~output_o $end
$var wire 1 5 habdat~output_o $end
$var wire 1 6 ackout~output_o $end
$var wire 1 7 sdaaa~output_o $end
$var wire 1 8 finndir~output_o $end
$var wire 1 9 finndato~output_o $end
$var wire 1 : soooy~output_o $end
$var wire 1 ; clock~input_o $end
$var wire 1 < clock~inputclkctrl_outclk $end
$var wire 1 = sda~input_o $end
$var wire 1 > inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~1_combout $end
$var wire 1 ? inst4|LPM_COUNTER_component|auto_generated|trigger_mux_w[1]~1_combout $end
$var wire 1 @ inst4|LPM_COUNTER_component|auto_generated|trigger_mux_w[2]~0_combout $end
$var wire 1 A inst4|LPM_COUNTER_component|auto_generated|cout_actual~0_combout $end
$var wire 1 B inst11|Selector1~0_combout $end
$var wire 1 C pin_name1~input_o $end
$var wire 1 D pin_name1~inputclkctrl_outclk $end
$var wire 1 E inst11|fstate.guarda_direc~q $end
$var wire 1 F inst5|LPM_COUNTER_component|auto_generated|trigger_mux_w[0]~2_combout $end
$var wire 1 G inst5|LPM_COUNTER_component|auto_generated|trigger_mux_w[2]~0_combout $end
$var wire 1 H inst11|reg_fstate.RW~0_combout $end
$var wire 1 I inst11|fstate.RW~q $end
$var wire 1 J inst11|fstate.ACK~feeder_combout $end
$var wire 1 K inst11|fstate.ACK~q $end
$var wire 1 L inst11|Selector2~0_combout $end
$var wire 1 M inst11|fstate.guarda_dato~q $end
$var wire 1 N inst5|LPM_COUNTER_component|auto_generated|trigger_mux_w[1]~1_combout $end
$var wire 1 O inst5|LPM_COUNTER_component|auto_generated|cout_actual~0_combout $end
$var wire 1 P inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 Q inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 R inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 S inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 T inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 U inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
1#
0$
0%
0&
0'
0(
1)
1*
x+
0,
1-
x.
1/
10
11
02
03
04
05
06
17
08
09
1:
0;
0<
1=
1>
0?
0@
0A
0B
1C
1D
0E
1F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0R
0Q
0P
0U
0T
0S
$end
#25000
1!
1;
1<
0+
1R
1U
1N
0F
1?
0>
#50000
0"
0#
0!
0C
0;
0D
0<
1+
0=
1B
13
07
0)
#75000
1!
1;
1<
0+
1Q
0R
1T
0U
12
1E
1F
1>
14
1(
#100000
0!
0;
0<
1+
#125000
1!
1;
1<
0+
1R
1U
0N
1G
0F
1@
0?
0>
#150000
0!
0;
0<
1+
#175000
1!
1;
1<
0+
0Q
1P
0R
1S
0T
0U
1F
1>
#200000
0!
0;
0<
1+
#225000
1!
1;
1<
0+
1R
1U
1N
0F
1H
0@
0>
1A
0B
18
1&
#250000
0!
0;
0<
1+
#275000
1!
1;
1<
0+
1Q
1I
0R
0S
0U
0E
0N
0G
1J
0H
1>
04
0(
1O
0A
19
08
1%
0&
#300000
0!
0;
0<
1+
#325000
1!
1;
1<
0+
0Q
0I
0P
1U
1K
1L
1F
0J
1?
0>
16
1$
0O
09
0%
#350000
0!
0;
0<
1+
#375000
1!
1;
1<
0+
1R
1T
0U
1M
0K
1N
0F
1>
15
06
1'
0$
#400000
0!
0;
0<
1+
#425000
1!
1;
1<
0+
1Q
0R
1U
1F
1@
0?
0>
#450000
0!
0;
0<
1+
#475000
1!
1;
1<
0+
1R
1S
0T
0U
0N
1G
0F
1>
#500000
0!
0;
0<
1+
#525000
1!
1;
1<
0+
0Q
1P
0R
1U
1F
0@
0>
1A
18
1&
#550000
0!
0;
0<
1+
#575000
1!
1;
1<
0+
1R
0S
0U
1N
0F
1>
0A
08
0&
#600000
0!
0;
0<
1+
#625000
1!
1;
1<
0+
1Q
0R
1U
0N
0L
0G
1?
0>
1O
03
19
1%
#650000
0!
0;
0<
1+
#675000
1!
1;
1<
0+
0Q
0P
1T
0U
02
0M
1F
1>
1B
13
05
0'
0O
09
0%
#700000
0!
0;
0<
1+
#725000
1!
1;
1<
0+
1R
1U
12
1E
1N
0F
1@
0?
0>
14
1(
#750000
0!
0;
0<
1+
#775000
1!
1;
1<
0+
1Q
0R
1S
0T
0U
1F
1>
#800000
0!
0;
0<
1+
#825000
1!
1;
1<
0+
1R
1U
0N
1G
0F
1H
0@
0>
1A
0B
18
1&
#850000
0!
0;
0<
1+
#875000
1!
1;
1<
0+
0Q
1I
1P
0R
0S
0U
0E
1F
1J
0H
1>
04
0(
0A
08
0&
#900000
0!
0;
0<
1+
#925000
1!
1;
1<
0+
0I
1R
1U
1K
0J
1N
0F
1?
0>
1L
16
1$
#950000
0!
0;
0<
1+
#975000
1!
1;
1<
0+
1Q
0R
1T
0U
1M
0K
0N
0L
0G
1>
15
06
1'
0$
1O
03
19
1%
#1000000
