// Seed: 752087852
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output uwire id_7;
  input wire id_6;
  input wire id_5;
  output tri1 id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = 1;
  assign module_1.id_1 = 0;
  wand id_9;
  ;
  assign id_9 = 1;
  assign id_7 = -1 & 1'b0;
  parameter id_10 = 1'h0;
  tri0 id_11 = -1'b0;
  assign id_4 = id_2 == id_11;
  always assign id_11 = id_11;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    output wor id_2,
    input wand id_3,
    output uwire id_4,
    input supply0 id_5,
    output wire id_6,
    input tri0 id_7,
    input supply0 id_8,
    output tri1 id_9,
    input supply1 id_10,
    output tri1 id_11,
    input uwire id_12,
    output supply1 id_13
    , id_17,
    input tri1 id_14,
    output tri1 id_15
);
  wire id_18;
  ;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_18,
      id_18,
      id_17,
      id_18,
      id_18
  );
  logic [-1 'b0 : -1] id_19;
  ;
endmodule
