+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Legal Partition Candidates                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
; Hierarchy                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Input ; Constant Input ; Unused Input ; Floating Input ; Output ; Constant Output ; Unused Output ; Floating Output ; Bidir ; Constant Bidir ; Unused Bidir ; Input only Bidir ; Output only Bidir ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
; triangular_inst|triangular_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_rw|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 110   ; 4              ; 5            ; 4              ; 107    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp|staging_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 148   ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].out_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].in_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].dp|pipe_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 148   ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].out_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].in_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp|pipe_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 148   ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].out_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].in_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp|pipe_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 148   ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].out_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].in_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp|pipe_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 148   ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].out_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].in_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp|pipe_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 73    ; 0              ; 73           ; 0                ; 73                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 148   ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].out_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].in_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].a|mux_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].a|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 222   ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].mout_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].m1_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].m0_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a|mux_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 222   ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].mout_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].m1_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].m0_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a|mux_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 222   ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].mout_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].m1_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].m0_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|read_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|read_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 7     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 35    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 109   ; 0              ; 68           ; 0                ; 68                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 77    ; 0              ; 70           ; 0                ; 70                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 36    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 186   ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 35    ; 0              ; 35           ; 0                ; 35                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 3     ; 0              ; 3            ; 0                ; 3                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 220   ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 35    ; 0              ; 35           ; 0                ; 35                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 3     ; 0              ; 3            ; 0                ; 3                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 108   ; 0              ; 108          ; 0                ; 108               ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 220   ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 35    ; 0              ; 35           ; 0                ; 35                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 3     ; 0              ; 3            ; 0                ; 3                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 108   ; 0              ; 108          ; 0                ; 108               ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 220   ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 35    ; 0              ; 35           ; 0                ; 35                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 3     ; 0              ; 3            ; 0                ; 3                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 108   ; 0              ; 108          ; 0                ; 108               ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 220   ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 35    ; 0              ; 35           ; 0                ; 35                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 3     ; 0              ; 3            ; 0                ; 3                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 74    ; 0              ; 74           ; 0                ; 74                ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 108   ; 0              ; 108          ; 0                ; 108               ;
; triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 321   ; 0              ; 0            ; 0              ; 213    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.t[3].avmm_1_avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 107   ; 0              ; 2            ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.t[2].avmm_1_avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 107   ; 0              ; 2            ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.t[1].avmm_1_avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 107   ; 0              ; 2            ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|avmm_1_.t[0].avmm_1_avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 107   ; 0              ; 2            ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thereset_wire_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thetriangular_B4_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thetriangular_B4_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thetriangular_B3_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thetriangular_B3_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thetriangular_B1_start_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thetriangular_B1_start_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B0_runOnce|thetriangular_B0_runOnce_merge                                                                                                                                                                                                                                                                                                                                                                                                                               ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B0_runOnce|thebb_triangular_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_triangular0|thei_llvm_fpga_pop_token_i1_wt_limpop_triangular0_reg                                                                                                                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B0_runOnce|thebb_triangular_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_triangular0|thei_llvm_fpga_pop_token_i1_wt_limpop_triangular1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B0_runOnce|thebb_triangular_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_triangular0|thei_llvm_fpga_pop_token_i1_wt_limpop_triangular1                                                                                                                                                                                                                                                                                                                 ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B0_runOnce|thebb_triangular_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_triangular0                                                                                                                                                                                                                                                                                                                                                                   ; 9     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B0_runOnce|thebb_triangular_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_triangular1|thei_llvm_fpga_push_token_i1_wt_limpush_triangular1_reg                                                                                                                                                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B0_runOnce|thebb_triangular_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_triangular1|thei_llvm_fpga_push_token_i1_wt_limpush_triangular1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B0_runOnce|thebb_triangular_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_triangular1|thei_llvm_fpga_push_token_i1_wt_limpush_triangular1|fifo                                                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B0_runOnce|thebb_triangular_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_triangular1|thei_llvm_fpga_push_token_i1_wt_limpush_triangular1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B0_runOnce|thebb_triangular_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_triangular1|thei_llvm_fpga_push_token_i1_wt_limpush_triangular1                                                                                                                                                                                                                                                                                                             ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B0_runOnce|thebb_triangular_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_triangular1                                                                                                                                                                                                                                                                                                                                                                 ; 6     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B0_runOnce|thebb_triangular_B0_runOnce_stall_region|thetriangular_B0_runOnce_merge_reg                                                                                                                                                                                                                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B0_runOnce|thebb_triangular_B0_runOnce_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B0_runOnce|thetriangular_B0_runOnce_branch                                                                                                                                                                                                                                                                                                                                                                                                                              ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B0_runOnce                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                    ; 199   ; 0              ; 0            ; 0              ; 197    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                ; 200   ; 2              ; 0            ; 2              ; 200    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x|theiord                                                                                                                                                                                                                                                                                                                                          ; 233   ; 37             ; 0            ; 37             ; 196    ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x                                                                                                                                                                                                                                                                                                                                                  ; 198   ; 0              ; 1            ; 0              ; 164    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3|thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3_reg                                                                                                                                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3|thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3|thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular1                                                                                                                                                                                                                                                                                                         ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3                                                                                                                                                                                                                                                                                                                                                                 ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_triangulars_c0_exit_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_triangulars_c0_exit_triangular1|acl_reset_handler_inst                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_triangulars_c0_exit_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_triangulars_c0_exit_triangular1                                                                                                                                                                                     ; 31    ; 23             ; 0            ; 23             ; 28     ; 23              ; 23            ; 23              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_triangulars_c0_exit_triangular1_aunroll_x                                                                                                                                                                                                                                                               ; 8     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_triangulars_c0_enter6_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond33_triangular3|thei_llvm_fpga_push_i1_notexitcond33_triangular1|acl_reset_handler_inst                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_triangulars_c0_enter6_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond33_triangular3|thei_llvm_fpga_push_i1_notexitcond33_triangular1                                                                                                                                                                     ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_triangulars_c0_enter6_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond33_triangular3                                                                                                                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_triangulars_c0_enter6_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going32_triangular2|thepassthru                                                                                                                                                                                                          ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_triangulars_c0_enter6_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going32_triangular2|thei_llvm_fpga_pipeline_keep_going32_triangular1|asr|acl_reset_handler_inst                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_triangulars_c0_enter6_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going32_triangular2|thei_llvm_fpga_pipeline_keep_going32_triangular1|asr                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_triangulars_c0_enter6_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going32_triangular2|thei_llvm_fpga_pipeline_keep_going32_triangular1                                                                                                                                                                     ; 10    ; 2              ; 3            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_triangulars_c0_enter6_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going32_triangular2                                                                                                                                                                                                                      ; 10    ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_triangulars_c0_enter6_triangular0_aunroll_x                                                                                                                                                                                                                                                                       ; 7     ; 0              ; 1            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x                                                                                                                                                                                                                                                                                                                                                   ; 7     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thetriangular_B1_start_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_triangulars_c1_exit_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_triangulars_c1_exit_triangular1|acl_reset_handler_inst                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_triangulars_c1_exit_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_triangulars_c1_exit_triangular1                                                                                                                                                                                      ; 71    ; 31             ; 0            ; 31             ; 68     ; 31              ; 31            ; 31              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_triangulars_c1_exit_triangular1_aunroll_x                                                                                                                                                                                                                                                                ; 40    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x|thei_llvm_fpga_pop_i16_reorder_limiter_count_pop9_triangular2|thei_llvm_fpga_pop_i16_reorder_limiter_count_pop9_triangular1|acl_reset_handler_inst                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x|thei_llvm_fpga_pop_i16_reorder_limiter_count_pop9_triangular2|thei_llvm_fpga_pop_i16_reorder_limiter_count_pop9_triangular1                                                                                                                                             ; 39    ; 0              ; 17           ; 0              ; 19     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x|thei_llvm_fpga_pop_i16_reorder_limiter_count_pop9_triangular2                                                                                                                                                                                                           ; 39    ; 0              ; 0            ; 0              ; 17     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x|thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular4|thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular1|fifo|acl_reset_handler_inst                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x|thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular4|thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular1|fifo                                                                                                                                    ; 20    ; 2              ; 0            ; 2              ; 20     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x|thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular4|thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular1|acl_reset_handler_inst                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x|thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular4|thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular1                                                                                                                                         ; 23    ; 2              ; 0            ; 2              ; 35     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x|thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular4                                                                                                                                                                                                         ; 21    ; 0              ; 0            ; 0              ; 17     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x                                                                                                                                                                                                                                                                         ; 6     ; 0              ; 1            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x                                                                                                                                                                                                                                                                                                                                                    ; 8     ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular8|thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular1|limiter|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular8|thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular1|limiter                                                                                                                                                                                                                                                                             ; 9     ; 2              ; 1            ; 2              ; 6      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular8|thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular1                                                                                                                                                                                                                                                                                     ; 70    ; 63             ; 31           ; 63             ; 36     ; 63              ; 63            ; 63              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular8                                                                                                                                                                                                                                                                                                                                                       ; 38    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_triangular2_triangular11_1_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_triangular2_triangular11_1_reg                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_triangular2_triangular11|thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_triangular2_triangular1                                                                                                                                                                                                                                              ; 67    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_triangular2_triangular11                                                                                                                                                                                                                                                                                                                                   ; 69    ; 0              ; 1            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_triangular4_triangular17_1_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_triangular4_triangular17_1_reg                                                                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_triangular4_triangular17|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_triangular4_triangular1                                                                                                                                                                                                                                                                                ; 67    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_triangular4_triangular17                                                                                                                                                                                                                                                                                                                                                    ; 69    ; 0              ; 1            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_triangular6_triangular19_1_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_triangular6_triangular19_1_reg                                                                                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular6_triangular19|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular6_triangular1                                                                                                                                                                                                                                                                                          ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular6_triangular19                                                                                                                                                                                                                                                                                                                                                         ; 37    ; 0              ; 1            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_triangular3_triangular16_1_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_triangular3_triangular16_1_reg                                                                                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular3_triangular16|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular3_triangular1                                                                                                                                                                                                                                                                                          ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular3_triangular16                                                                                                                                                                                                                                                                                                                                                         ; 37    ; 0              ; 1            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_triangular7_triangular26|thei_llvm_fpga_ffwd_source_i33_unnamed_triangular7_triangular1                                                                                                                                                                                                                                                                                          ; 67    ; 31             ; 0            ; 31             ; 64     ; 31              ; 31            ; 31              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_triangular7_triangular26                                                                                                                                                                                                                                                                                                                                                         ; 38    ; 0              ; 1            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i1_unnamed_triangular5_triangular18|thei_llvm_fpga_ffwd_source_i1_unnamed_triangular5_triangular1                                                                                                                                                                                                                                                                                            ; 11    ; 7              ; 0            ; 7              ; 8      ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i1_unnamed_triangular5_triangular18                                                                                                                                                                                                                                                                                                                                                          ; 6     ; 0              ; 1            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                         ; 203   ; 0              ; 0            ; 0              ; 300    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thetriangular_B1_start_merge                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 7     ; 0              ; 2            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thetriangular_B1_start_branch                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 68    ; 0              ; 2            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 205   ; 0              ; 0            ; 0              ; 300    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_iowr_bl_return_triangular_unnamed_triangular17_triangular1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_iowr_bl_return_triangular_unnamed_triangular17_triangular1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                   ; 9     ; 1              ; 0            ; 1              ; 7      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_iowr_bl_return_triangular_unnamed_triangular17_triangular1|theiowr                                                                                                                                                                                                                                                                                                                                                             ; 73    ; 3              ; 63           ; 3              ; 5      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_iowr_bl_return_triangular_unnamed_triangular17_triangular1                                                                                                                                                                                                                                                                                                                                                                     ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_triangular2|thei_llvm_fpga_push_token_i1_throttle_push_triangular2_reg                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_triangular2|thei_llvm_fpga_push_token_i1_throttle_push_triangular1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_triangular2|thei_llvm_fpga_push_token_i1_throttle_push_triangular1|fifo                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_triangular2|thei_llvm_fpga_push_token_i1_throttle_push_triangular1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_triangular2|thei_llvm_fpga_push_token_i1_throttle_push_triangular1                                                                                                                                                                                                                                                                                                                       ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_triangular2                                                                                                                                                                                                                                                                                                                                                                              ; 6     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_wg_limiter_exit_unnamed_triangular16_triangular0|thewgl_exit_storage                                                                                                                                                                                                                                                                                                                                                 ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_wg_limiter_exit_unnamed_triangular16_triangular0                                                                                                                                                                                                                                                                                                                                                                     ; 38    ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 40    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thetriangular_B5_merge                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 36    ; 0              ; 2            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thetriangular_B5_branch                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 40    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thei_llvm_fpga_pipeline_keep_going32_triangular2_sr                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|theloop_limiter_triangular0|thelimiter|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|theloop_limiter_triangular0|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|theloop_limiter_triangular0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 69    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi4_pop13_triangular3|thei_llvm_fpga_pop_i1_memdep_phi4_pop13_triangular3_reg                                                                                                                                                                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi4_pop13_triangular3|thei_llvm_fpga_pop_i1_memdep_phi4_pop13_triangular1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi4_pop13_triangular3|thei_llvm_fpga_pop_i1_memdep_phi4_pop13_triangular1                                                                                                                                                                                                                                                                                                                             ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi4_pop13_triangular3                                                                                                                                                                                                                                                                                                                                                                                 ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_full_detector|acl_reset_handler_inst                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_full_detector                                                                                   ; 7     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_full_detector                                                                                                                                                                             ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst       ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                              ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                     ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                               ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                     ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                               ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated             ; 526   ; 0              ; 0            ; 0              ; 512    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|ms.acl_mid_speed_fifo_inst                                                                ; 516   ; 2              ; 0            ; 2              ; 519    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0                                                                                           ; 516   ; 218            ; 0            ; 218            ; 515    ; 218             ; 218           ; 218             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x                                                                                                                                                                       ; 298   ; 0              ; 0            ; 0              ; 296    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x                                                                                                                                                                                                                                                                       ; 300   ; 1              ; 0            ; 1              ; 296    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going28_triangular2|thepassthru                                                                                                                                                                                                                  ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going28_triangular2|thei_llvm_fpga_pipeline_keep_going28_triangular1|asr|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going28_triangular2|thei_llvm_fpga_pipeline_keep_going28_triangular1|asr                                                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going28_triangular2|thei_llvm_fpga_pipeline_keep_going28_triangular1                                                                                                                                                                             ; 10    ; 2              ; 3            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going28_triangular2                                                                                                                                                                                                                              ; 10    ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond29_triangular33|thei_llvm_fpga_push_i1_notexitcond29_triangular1|acl_reset_handler_inst                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond29_triangular33|thei_llvm_fpga_push_i1_notexitcond29_triangular1                                                                                                                                                                            ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond29_triangular33                                                                                                                                                                                                                             ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_fpga_indvars_iv_pop11_triangular7|thei_llvm_fpga_pop_i32_fpga_indvars_iv_pop11_triangular1|acl_reset_handler_inst                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_fpga_indvars_iv_pop11_triangular7|thei_llvm_fpga_pop_i32_fpga_indvars_iv_pop11_triangular1                                                                                                                                                             ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_fpga_indvars_iv_pop11_triangular7                                                                                                                                                                                                                      ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_fpga_indvars_iv_push11_triangular37|thei_llvm_fpga_push_i32_fpga_indvars_iv_push11_triangular1|fifo|acl_reset_handler_inst                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_fpga_indvars_iv_push11_triangular37|thei_llvm_fpga_push_i32_fpga_indvars_iv_push11_triangular1|fifo                                                                                                                                                   ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_fpga_indvars_iv_push11_triangular37|thei_llvm_fpga_push_i32_fpga_indvars_iv_push11_triangular1|acl_reset_handler_inst                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_fpga_indvars_iv_push11_triangular37|thei_llvm_fpga_push_i32_fpga_indvars_iv_push11_triangular1                                                                                                                                                        ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_fpga_indvars_iv_push11_triangular37                                                                                                                                                                                                                   ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_unnamed_triangular9_triangular6|thei_llvm_fpga_ffwd_dest_i32_unnamed_triangular9_triangular1|acl_reset_handler_inst                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_unnamed_triangular9_triangular6|thei_llvm_fpga_ffwd_dest_i32_unnamed_triangular9_triangular1                                                                                                                                                     ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_unnamed_triangular9_triangular6                                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp3420_triangular22|thei_llvm_fpga_ffwd_dest_i1_cmp3420_triangular1|acl_reset_handler_inst                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp3420_triangular22|thei_llvm_fpga_ffwd_dest_i1_cmp3420_triangular1                                                                                                                                                                              ; 12    ; 8              ; 1            ; 8              ; 10     ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp3420_triangular22                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4122_triangular25|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4122_triangular1|acl_reset_handler_inst                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4122_triangular25|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4122_triangular1                                                                                                                                                ; 68    ; 1              ; 1            ; 1              ; 66     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4122_triangular25                                                                                                                                                                                                               ; 68    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_i_036_in_pop12_triangular10|thei_llvm_fpga_pop_i32_i_036_in_pop12_triangular1|acl_reset_handler_inst                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_i_036_in_pop12_triangular10|thei_llvm_fpga_pop_i32_i_036_in_pop12_triangular1                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_i_036_in_pop12_triangular10                                                                                                                                                                                                                            ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_036_in_push12_triangular31|thei_llvm_fpga_push_i32_i_036_in_push12_triangular1|staging_reg|acl_reset_handler_inst                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_036_in_push12_triangular31|thei_llvm_fpga_push_i32_i_036_in_push12_triangular1|staging_reg                                                                                                                                                          ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_036_in_push12_triangular31|thei_llvm_fpga_push_i32_i_036_in_push12_triangular1|acl_reset_handler_inst                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_036_in_push12_triangular31|thei_llvm_fpga_push_i32_i_036_in_push12_triangular1                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_036_in_push12_triangular31                                                                                                                                                                                                                          ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_n4619_triangular9|thei_llvm_fpga_ffwd_dest_i32_n4619_triangular1|acl_reset_handler_inst                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_n4619_triangular9|thei_llvm_fpga_ffwd_dest_i32_n4619_triangular1                                                                                                                                                                                 ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_n4619_triangular9                                                                                                                                                                                                                                ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp3421_triangular29|thei_llvm_fpga_ffwd_dest_i1_cmp3421_triangular1|acl_reset_handler_inst                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp3421_triangular29|thei_llvm_fpga_ffwd_dest_i1_cmp3421_triangular1                                                                                                                                                                              ; 12    ; 8              ; 1            ; 8              ; 10     ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp3421_triangular29                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop10_triangular4|thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop10_triangular1|acl_reset_handler_inst                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop10_triangular4|thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop10_triangular1                                                                                                                                                         ; 135   ; 31             ; 0            ; 31             ; 67     ; 31              ; 31            ; 31              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop10_triangular4                                                                                                                                                                                                                    ; 104   ; 33             ; 0            ; 33             ; 34     ; 33              ; 33            ; 33              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv10_push10_triangular35|thei_llvm_fpga_push_i33_fpga_indvars_iv10_push10_triangular1|fifo|acl_reset_handler_inst                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv10_push10_triangular35|thei_llvm_fpga_push_i33_fpga_indvars_iv10_push10_triangular1|fifo                                                                                                                                               ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv10_push10_triangular35|thei_llvm_fpga_push_i33_fpga_indvars_iv10_push10_triangular1|acl_reset_handler_inst                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv10_push10_triangular35|thei_llvm_fpga_push_i33_fpga_indvars_iv10_push10_triangular1                                                                                                                                                    ; 71    ; 32             ; 0            ; 32             ; 131    ; 32              ; 32            ; 32              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv10_push10_triangular35                                                                                                                                                                                                                 ; 39    ; 0              ; 0            ; 0              ; 65     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_i33_unnamed_triangular8_triangular3|thei_llvm_fpga_ffwd_dest_i33_unnamed_triangular8_triangular1|acl_reset_handler_inst                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_i33_unnamed_triangular8_triangular3|thei_llvm_fpga_ffwd_dest_i33_unnamed_triangular8_triangular1                                                                                                                                                     ; 68    ; 32             ; 1            ; 32             ; 66     ; 32              ; 32            ; 32              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_i33_unnamed_triangular8_triangular3                                                                                                                                                                                                                  ; 37    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_lim_ext35_pop14_triangular38|thei_llvm_fpga_pop_i32_lim_ext35_pop14_triangular1|acl_reset_handler_inst                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_lim_ext35_pop14_triangular38|thei_llvm_fpga_pop_i32_lim_ext35_pop14_triangular1                                                                                                                                                                        ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_lim_ext35_pop14_triangular38                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_lim_ext35_push14_triangular39|thei_llvm_fpga_push_i32_lim_ext35_push14_triangular1|fifo|acl_reset_handler_inst                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_lim_ext35_push14_triangular39|thei_llvm_fpga_push_i32_lim_ext35_push14_triangular1|fifo                                                                                                                                                               ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_lim_ext35_push14_triangular39|thei_llvm_fpga_push_i32_lim_ext35_push14_triangular1|acl_reset_handler_inst                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_lim_ext35_push14_triangular39|thei_llvm_fpga_push_i32_lim_ext35_push14_triangular1                                                                                                                                                                    ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_lim_ext35_push14_triangular39                                                                                                                                                                                                                         ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_reorder_limiter_enter37_pop15_triangular40|thei_llvm_fpga_pop_i32_reorder_limiter_enter37_pop15_triangular1|acl_reset_handler_inst                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_reorder_limiter_enter37_pop15_triangular40|thei_llvm_fpga_pop_i32_reorder_limiter_enter37_pop15_triangular1                                                                                                                                            ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_reorder_limiter_enter37_pop15_triangular40                                                                                                                                                                                                             ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_reorder_limiter_enter37_push15_triangular41|thei_llvm_fpga_push_i32_reorder_limiter_enter37_push15_triangular1|fifo|acl_reset_handler_inst                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_reorder_limiter_enter37_push15_triangular41|thei_llvm_fpga_push_i32_reorder_limiter_enter37_push15_triangular1|fifo                                                                                                                                   ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_reorder_limiter_enter37_push15_triangular41|thei_llvm_fpga_push_i32_reorder_limiter_enter37_push15_triangular1|acl_reset_handler_inst                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_reorder_limiter_enter37_push15_triangular41|thei_llvm_fpga_push_i32_reorder_limiter_enter37_push15_triangular1                                                                                                                                        ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_reorder_limiter_enter37_push15_triangular41                                                                                                                                                                                                           ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|redist14_sync_together89_aunroll_x_in_c0_eni3_2_tpl_4_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                     ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|redist14_sync_together89_aunroll_x_in_c0_eni3_2_tpl_4_mem_dmem|auto_generated                                                                                                                                                                                                 ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|redist15_sync_together89_aunroll_x_in_c0_eni3_3_tpl_4_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                     ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|redist15_sync_together89_aunroll_x_in_c0_eni3_3_tpl_4_mem_dmem|auto_generated                                                                                                                                                                                                 ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x                                                                                                                                                                                                                                                                               ; 232   ; 0              ; 1            ; 0              ; 298    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x                                                                                                                                                                                                                                                                                                                                                             ; 233   ; 0              ; 0            ; 0              ; 298    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thetriangular_B3_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                ; 69    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 234   ; 0              ; 0            ; 0              ; 299    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thetriangular_B3_merge                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 135   ; 0              ; 2            ; 0              ; 68     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thetriangular_B3_branch                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 297   ; 0              ; 2            ; 0              ; 295    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 300   ; 0              ; 0            ; 0              ; 302    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0_reg                                                                                                                                                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular1|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular1|fifo|staging_reg                                                                                                                                                                                                                                                                                                        ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular1|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular1|fifo|fifo                                                                                                                                                                                                                                                                                                               ; 5     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular1|fifo                                                                                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular1                                                                                                                                                                                                                                                                                                                         ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0                                                                                                                                                                                                                                                                                                                                                                               ; 7     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 40    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thetriangular_B2_merge                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 39    ; 0              ; 2            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thetriangular_B2_branch                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 38    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 41    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thei_llvm_fpga_pipeline_keep_going28_triangular2_sr                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|theloop_limiter_triangular1|thelimiter|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|theloop_limiter_triangular1|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|theloop_limiter_triangular1                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 298   ; 0              ; 0            ; 0              ; 296    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thetriangular_B4_branch                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 41    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                        ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                             ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                       ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                             ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                       ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                     ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                        ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                                                   ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                              ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                     ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                       ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                            ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                      ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                            ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                      ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                    ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                       ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                       ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                              ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                                  ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                                               ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                                               ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                                        ; 14    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                                                ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read                                                                                                                                                                                                                                                                                                                                             ; 71    ; 13             ; 0            ; 13             ; 81     ; 13              ; 13            ; 13              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|u_permute_address                                                                                                                                                                                                                                                                                                                                          ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1                                                                                                                                                                                                                                                                                                                                                            ; 242   ; 44             ; 129          ; 44             ; 107    ; 44              ; 44            ; 44              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thereaddata_reg_lm62_triangular0                                                                                                                                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22                                                                                                                                                                                                                                                                                                                                                                                                ; 106   ; 0              ; 33           ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_im0_cma_data_reg|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_im0_cma_data_reg|staging_reg                                                                                                                                                                                                                                                                                                                                                                      ; 40    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_im0_cma_data_reg|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_im0_cma_data_reg|fifo                                                                                                                                                                                                                                                                                                                                                                             ; 40    ; 3              ; 0            ; 3              ; 43     ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_im0_cma_data_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_im0_cma_data_reg                                                                                                                                                                                                                                                                                                                                                                                  ; 40    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|i_mul6_triangular31_im0_cma_delay                                                                                                                                                                                                                                                                                                                                                                                                   ; 39    ; 0              ; 3            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_im8_cma_data_reg|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_im8_cma_data_reg|staging_reg                                                                                                                                                                                                                                                                                                                                                                      ; 32    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_im8_cma_data_reg|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_im8_cma_data_reg|fifo                                                                                                                                                                                                                                                                                                                                                                             ; 32    ; 3              ; 0            ; 3              ; 35     ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_im8_cma_data_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_im8_cma_data_reg                                                                                                                                                                                                                                                                                                                                                                                  ; 32    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|i_mul6_triangular31_im8_cma_delay                                                                                                                                                                                                                                                                                                                                                                                                   ; 31    ; 0              ; 3            ; 0              ; 28     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_ma3_cma_data_reg|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_ma3_cma_data_reg|staging_reg                                                                                                                                                                                                                                                                                                                                                                      ; 37    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_ma3_cma_data_reg|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_ma3_cma_data_reg|fifo                                                                                                                                                                                                                                                                                                                                                                             ; 37    ; 3              ; 0            ; 3              ; 40     ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_ma3_cma_data_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_ma3_cma_data_reg                                                                                                                                                                                                                                                                                                                                                                                  ; 37    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|i_mul6_triangular31_ma3_cma_delay                                                                                                                                                                                                                                                                                                                                                                                                   ; 36    ; 0              ; 3            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                        ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                         ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                         ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                       ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                          ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                       ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                              ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                        ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                              ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                        ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                      ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                         ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                                                    ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                                           ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                                                 ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                                                 ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                                          ; 14    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                                                  ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read                                                                                                                                                                                                                                                                                                                                               ; 71    ; 13             ; 0            ; 13             ; 81     ; 13              ; 13            ; 13              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|u_permute_address                                                                                                                                                                                                                                                                                                                                            ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1                                                                                                                                                                                                                                                                                                                                                              ; 242   ; 44             ; 129          ; 44             ; 107    ; 44              ; 44            ; 44              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thereaddata_reg_lm1_triangular1                                                                                                                                                                                                                                                                                                                                                                 ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29                                                                                                                                                                                                                                                                                                                                                                                                 ; 106   ; 0              ; 33           ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_triangular8|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_triangular8_reg                                                                                                                                                                                                                                                                                           ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_triangular8|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_triangular1|acl_reset_handler_inst                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_triangular8|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_triangular1                                                                                                                                                                                                                                                                                               ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_triangular8                                                                                                                                                                                                                                                                                                                                                                  ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15_reg                                                                                                                                                                                                                                                                                     ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1|fifo|staging_reg                                                                                                                                                                                                                                                                         ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1|fifo|fifo|fifo                                                                                                                                                                                                                                                                           ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1|fifo|fifo                                                                                                                                                                                                                                                                                ; 68    ; 2              ; 0            ; 2              ; 70     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1|fifo                                                                                                                                                                                                                                                                                     ; 68    ; 0              ; 0            ; 0              ; 68     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1|acl_reset_handler_inst                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1                                                                                                                                                                                                                                                                                          ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15                                                                                                                                                                                                                                                                                                                                                               ; 70    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|i_first_cleanup_xor_or_triangular20_delay                                                                                                                                                                                                                                                                                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_i32_i_03639_pop23_triangular6|thei_llvm_fpga_pop_i32_i_03639_pop23_triangular6_reg                                                                                                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_i32_i_03639_pop23_triangular6|thei_llvm_fpga_pop_i32_i_03639_pop23_triangular1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_i32_i_03639_pop23_triangular6|thei_llvm_fpga_pop_i32_i_03639_pop23_triangular1                                                                                                                                                                                                                                                                                                                                   ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_i32_i_03639_pop23_triangular6                                                                                                                                                                                                                                                                                                                                                                                    ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_i_03639_push23_triangular14|thei_llvm_fpga_push_i32_i_03639_push23_triangular14_reg                                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_i_03639_push23_triangular14|thei_llvm_fpga_push_i32_i_03639_push23_triangular1|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_i_03639_push23_triangular14|thei_llvm_fpga_push_i32_i_03639_push23_triangular1|fifo|staging_reg                                                                                                                                                                                                                                                                                                             ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_i_03639_push23_triangular14|thei_llvm_fpga_push_i32_i_03639_push23_triangular1|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_i_03639_push23_triangular14|thei_llvm_fpga_push_i32_i_03639_push23_triangular1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_i_03639_push23_triangular14|thei_llvm_fpga_push_i32_i_03639_push23_triangular1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_i_03639_push23_triangular14|thei_llvm_fpga_push_i32_i_03639_push23_triangular1|fifo|fifo                                                                                                                                                                                                                                                                                                                    ; 36    ; 2              ; 0            ; 2              ; 38     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_i_03639_push23_triangular14|thei_llvm_fpga_push_i32_i_03639_push23_triangular1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_i_03639_push23_triangular14|thei_llvm_fpga_push_i32_i_03639_push23_triangular1|fifo                                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_i_03639_push23_triangular14|thei_llvm_fpga_push_i32_i_03639_push23_triangular1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_i_03639_push23_triangular14|thei_llvm_fpga_push_i32_i_03639_push23_triangular1                                                                                                                                                                                                                                                                                                                              ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_i_03639_push23_triangular14                                                                                                                                                                                                                                                                                                                                                                                 ; 38    ; 1              ; 0            ; 1              ; 35     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_i32_k_032_pop17_triangular7|thei_llvm_fpga_pop_i32_k_032_pop17_triangular7_reg                                                                                                                                                                                                                                                                                                                                   ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_i32_k_032_pop17_triangular7|thei_llvm_fpga_pop_i32_k_032_pop17_triangular1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_i32_k_032_pop17_triangular7|thei_llvm_fpga_pop_i32_k_032_pop17_triangular1                                                                                                                                                                                                                                                                                                                                       ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_i32_k_032_pop17_triangular7                                                                                                                                                                                                                                                                                                                                                                                      ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_k_032_push17_triangular19|thei_llvm_fpga_push_i32_k_032_push17_triangular19_reg                                                                                                                                                                                                                                                                                                                             ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_k_032_push17_triangular19|thei_llvm_fpga_push_i32_k_032_push17_triangular1|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_k_032_push17_triangular19|thei_llvm_fpga_push_i32_k_032_push17_triangular1|fifo|staging_reg                                                                                                                                                                                                                                                                                                                 ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_k_032_push17_triangular19|thei_llvm_fpga_push_i32_k_032_push17_triangular1|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_k_032_push17_triangular19|thei_llvm_fpga_push_i32_k_032_push17_triangular1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                                   ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_k_032_push17_triangular19|thei_llvm_fpga_push_i32_k_032_push17_triangular1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_k_032_push17_triangular19|thei_llvm_fpga_push_i32_k_032_push17_triangular1|fifo|fifo                                                                                                                                                                                                                                                                                                                        ; 36    ; 2              ; 0            ; 2              ; 38     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_k_032_push17_triangular19|thei_llvm_fpga_push_i32_k_032_push17_triangular1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_k_032_push17_triangular19|thei_llvm_fpga_push_i32_k_032_push17_triangular1|fifo                                                                                                                                                                                                                                                                                                                             ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_k_032_push17_triangular19|thei_llvm_fpga_push_i32_k_032_push17_triangular1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_k_032_push17_triangular19|thei_llvm_fpga_push_i32_k_032_push17_triangular1                                                                                                                                                                                                                                                                                                                                  ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_k_032_push17_triangular19                                                                                                                                                                                                                                                                                                                                                                                   ; 38    ; 1              ; 0            ; 1              ; 35     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_full_detector|acl_reset_handler_inst                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_full_detector                                                                               ; 7     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_full_detector                                                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                          ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                     ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                            ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                 ; 4     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                           ; 3     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                 ; 4     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                           ; 3     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1 ; 344   ; 0              ; 0            ; 0              ; 320    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated             ; 344   ; 0              ; 0            ; 0              ; 320    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                     ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0|ms.acl_mid_speed_fifo_inst                                                            ; 324   ; 2              ; 0            ; 2              ; 327    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0                                                                                       ; 324   ; 87             ; 0            ; 87             ; 323    ; 87              ; 87            ; 87              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x                                                                                                                                                                    ; 237   ; 0              ; 0            ; 0              ; 235    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x                                                                                                                                                                                                                                                                     ; 239   ; 1              ; 0            ; 1              ; 235    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_triangular6|thepassthru                                                                                                                                                                                                                  ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_triangular6|thei_llvm_fpga_pipeline_keep_going_triangular1|push|staging_reg|acl_reset_handler_inst                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_triangular6|thei_llvm_fpga_pipeline_keep_going_triangular1|push|staging_reg                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_triangular6|thei_llvm_fpga_pipeline_keep_going_triangular1|push|acl_reset_handler_inst                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_triangular6|thei_llvm_fpga_pipeline_keep_going_triangular1|push                                                                                                                                                                          ; 8     ; 4              ; 0            ; 4              ; 7      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_triangular6|thei_llvm_fpga_pipeline_keep_going_triangular1|pop2|acl_reset_handler_inst                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_triangular6|thei_llvm_fpga_pipeline_keep_going_triangular1|pop2                                                                                                                                                                          ; 9     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_triangular6|thei_llvm_fpga_pipeline_keep_going_triangular1|pop1|acl_reset_handler_inst                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_triangular6|thei_llvm_fpga_pipeline_keep_going_triangular1|pop1                                                                                                                                                                          ; 9     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_triangular6|thei_llvm_fpga_pipeline_keep_going_triangular1|acl_reset_handler_inst                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_triangular6|thei_llvm_fpga_pipeline_keep_going_triangular1                                                                                                                                                                               ; 10    ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_triangular6                                                                                                                                                                                                                              ; 10    ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_triangular11|thei_llvm_fpga_push_i1_lastiniteration_triangular1|fifo|acl_reset_handler_inst                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_triangular11|thei_llvm_fpga_push_i1_lastiniteration_triangular1|fifo                                                                                                                                                                 ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_triangular11|thei_llvm_fpga_push_i1_lastiniteration_triangular1|acl_reset_handler_inst                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_triangular11|thei_llvm_fpga_push_i1_lastiniteration_triangular1                                                                                                                                                                      ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_triangular11                                                                                                                                                                                                                         ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i2_initerations_pop19_triangular7|thei_llvm_fpga_pop_i2_initerations_pop19_triangular1|acl_reset_handler_inst                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i2_initerations_pop19_triangular7|thei_llvm_fpga_pop_i2_initerations_pop19_triangular1                                                                                                                                                                   ; 23    ; 6              ; 0            ; 6              ; 11     ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i2_initerations_pop19_triangular7                                                                                                                                                                                                                        ; 17    ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i2_initerations_push19_triangular9|thei_llvm_fpga_push_i2_initerations_push19_triangular1|fifo|acl_reset_handler_inst                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i2_initerations_push19_triangular9|thei_llvm_fpga_push_i2_initerations_push19_triangular1|fifo                                                                                                                                                          ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i2_initerations_push19_triangular9|thei_llvm_fpga_push_i2_initerations_push19_triangular1|acl_reset_handler_inst                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i2_initerations_push19_triangular9|thei_llvm_fpga_push_i2_initerations_push19_triangular1                                                                                                                                                               ; 15    ; 7              ; 0            ; 7              ; 19     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i2_initerations_push19_triangular9                                                                                                                                                                                                                      ; 8     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_triangular23|thei_llvm_fpga_push_i1_notexitcond_triangular1|fifo|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_triangular23|thei_llvm_fpga_push_i1_notexitcond_triangular1|fifo                                                                                                                                                                         ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_triangular23|thei_llvm_fpga_push_i1_notexitcond_triangular1|acl_reset_handler_inst                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_triangular23|thei_llvm_fpga_push_i1_notexitcond_triangular1                                                                                                                                                                              ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_triangular23                                                                                                                                                                                                                             ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi4_pop1343_pop28_triangular14|thei_llvm_fpga_pop_i1_memdep_phi4_pop1343_pop28_triangular1|acl_reset_handler_inst                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi4_pop1343_pop28_triangular14|thei_llvm_fpga_pop_i1_memdep_phi4_pop1343_pop28_triangular1                                                                                                                                                    ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi4_pop1343_pop28_triangular14                                                                                                                                                                                                                ; 9     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist17_sync_together88_aunroll_x_in_c0_eni13_3_tpl_68                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi4_pop1343_push28_triangular15|thei_llvm_fpga_push_i1_memdep_phi4_pop1343_push28_triangular1|fifo|acl_reset_handler_inst                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi4_pop1343_push28_triangular15|thei_llvm_fpga_push_i1_memdep_phi4_pop1343_push28_triangular1|fifo                                                                                                                                           ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi4_pop1343_push28_triangular15|thei_llvm_fpga_push_i1_memdep_phi4_pop1343_push28_triangular1|acl_reset_handler_inst                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi4_pop1343_push28_triangular15|thei_llvm_fpga_push_i1_memdep_phi4_pop1343_push28_triangular1                                                                                                                                                ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi4_pop1343_push28_triangular15                                                                                                                                                                                                              ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_triangular32|thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_triangular1|GEN_NO_PASSTHROUGH.acl_reset_handler_inst                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_triangular32|thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_triangular1                                                                                                                          ; 9     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_triangular32                                                                                                                                                                                                   ; 40    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist8_i_llvm_fpga_pop_i1_pop24_triangular12_out_data_out_65                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist8_i_llvm_fpga_pop_i1_pop24_triangular12_out_data_out_65_split_0_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                   ; 16    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist8_i_llvm_fpga_pop_i1_pop24_triangular12_out_data_out_65_split_0_mem_dmem|auto_generated                                                                                                                                                                               ; 16    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_pop24_triangular12|thei_llvm_fpga_pop_i1_pop24_triangular1|acl_reset_handler_inst                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_pop24_triangular12|thei_llvm_fpga_pop_i1_pop24_triangular1                                                                                                                                                                                            ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_pop24_triangular12                                                                                                                                                                                                                                    ; 9     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_push24_triangular13|thei_llvm_fpga_push_i1_push24_triangular1|fifo|acl_reset_handler_inst                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_push24_triangular13|thei_llvm_fpga_push_i1_push24_triangular1|fifo                                                                                                                                                                                   ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_push24_triangular13|thei_llvm_fpga_push_i1_push24_triangular1|acl_reset_handler_inst                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_push24_triangular13|thei_llvm_fpga_push_i1_push24_triangular1                                                                                                                                                                                        ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_push24_triangular13                                                                                                                                                                                                                                  ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_triangular16|thei_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_triangular1|acl_reset_handler_inst                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_triangular16|thei_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_triangular1                                                                                                                                                        ; 135   ; 31             ; 0            ; 31             ; 67     ; 31              ; 31            ; 31              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_triangular16                                                                                                                                                                                                                  ; 104   ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist18_sync_together88_aunroll_x_in_c0_eni13_4_tpl_64_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                 ; 50    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist18_sync_together88_aunroll_x_in_c0_eni13_4_tpl_64_mem_dmem|auto_generated                                                                                                                                                                                             ; 50    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular20|thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular1|fifo|acl_reset_handler_inst                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular20|thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular1|fifo                                                                                                                                               ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular20|thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular1|acl_reset_handler_inst                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular20|thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular1                                                                                                                                                    ; 71    ; 32             ; 0            ; 32             ; 131    ; 32              ; 32            ; 32              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular20                                                                                                                                                                                                                ; 39    ; 0              ; 0            ; 0              ; 65     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups_pop20_triangular2|thei_llvm_fpga_pop_i2_cleanups_pop20_triangular1|acl_reset_handler_inst                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups_pop20_triangular2|thei_llvm_fpga_pop_i2_cleanups_pop20_triangular1                                                                                                                                                                           ; 23    ; 6              ; 0            ; 6              ; 11     ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups_pop20_triangular2                                                                                                                                                                                                                            ; 17    ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i2_cleanups_push20_triangular26|thei_llvm_fpga_push_i2_cleanups_push20_triangular1|fifo|acl_reset_handler_inst                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i2_cleanups_push20_triangular26|thei_llvm_fpga_push_i2_cleanups_push20_triangular1|fifo                                                                                                                                                                 ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i2_cleanups_push20_triangular26|thei_llvm_fpga_push_i2_cleanups_push20_triangular1|acl_reset_handler_inst                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i2_cleanups_push20_triangular26|thei_llvm_fpga_push_i2_cleanups_push20_triangular1                                                                                                                                                                      ; 15    ; 7              ; 0            ; 7              ; 19     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i2_cleanups_push20_triangular26                                                                                                                                                                                                                         ; 8     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist10_i_llvm_fpga_pop_i1_notcmp2742_pop27_triangular30_out_data_out_64                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist10_i_llvm_fpga_pop_i1_notcmp2742_pop27_triangular30_out_data_out_64_split_0_mem_dmem|auto_generated|altsyncram1                                                                                                                                                       ; 16    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist10_i_llvm_fpga_pop_i1_notcmp2742_pop27_triangular30_out_data_out_64_split_0_mem_dmem|auto_generated                                                                                                                                                                   ; 16    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2742_pop27_triangular30|thei_llvm_fpga_pop_i1_notcmp2742_pop27_triangular1|acl_reset_handler_inst                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2742_pop27_triangular30|thei_llvm_fpga_pop_i1_notcmp2742_pop27_triangular1                                                                                                                                                                      ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2742_pop27_triangular30                                                                                                                                                                                                                         ; 9     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2742_push27_triangular31|thei_llvm_fpga_push_i1_notcmp2742_push27_triangular1|fifo|acl_reset_handler_inst                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2742_push27_triangular31|thei_llvm_fpga_push_i1_notcmp2742_push27_triangular1|fifo                                                                                                                                                             ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2742_push27_triangular31|thei_llvm_fpga_push_i1_notcmp2742_push27_triangular1|acl_reset_handler_inst                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2742_push27_triangular31|thei_llvm_fpga_push_i1_notcmp2742_push27_triangular1                                                                                                                                                                  ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2742_push27_triangular31                                                                                                                                                                                                                       ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist5_i_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_triangular28_out_data_out_64_mem_dmem|auto_generated|altsyncram1                                                                                                                                                  ; 49    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist5_i_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_triangular28_out_data_out_64_mem_dmem|auto_generated                                                                                                                                                              ; 49    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_triangular28|thei_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_triangular1|acl_reset_handler_inst                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_triangular28|thei_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_triangular1                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_triangular28                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i32_reorder_limiter_enter38_push22_triangular29|thei_llvm_fpga_push_i32_reorder_limiter_enter38_push22_triangular1|fifo|acl_reset_handler_inst                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i32_reorder_limiter_enter38_push22_triangular29|thei_llvm_fpga_push_i32_reorder_limiter_enter38_push22_triangular1|fifo                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i32_reorder_limiter_enter38_push22_triangular29|thei_llvm_fpga_push_i32_reorder_limiter_enter38_push22_triangular1|acl_reset_handler_inst                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i32_reorder_limiter_enter38_push22_triangular29|thei_llvm_fpga_push_i32_reorder_limiter_enter38_push22_triangular1                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i32_reorder_limiter_enter38_push22_triangular29                                                                                                                                                                                                         ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist7_i_llvm_fpga_pop_i32_lim_ext36_pop21_triangular33_out_data_out_67_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                ; 51    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist7_i_llvm_fpga_pop_i32_lim_ext36_pop21_triangular33_out_data_out_67_mem_dmem|auto_generated                                                                                                                                                                            ; 51    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_lim_ext36_pop21_triangular33|thei_llvm_fpga_pop_i32_lim_ext36_pop21_triangular1|acl_reset_handler_inst                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_lim_ext36_pop21_triangular33|thei_llvm_fpga_pop_i32_lim_ext36_pop21_triangular1                                                                                                                                                                      ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_lim_ext36_pop21_triangular33                                                                                                                                                                                                                         ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i32_lim_ext36_push21_triangular34|thei_llvm_fpga_push_i32_lim_ext36_push21_triangular1|fifo|acl_reset_handler_inst                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i32_lim_ext36_push21_triangular34|thei_llvm_fpga_push_i32_lim_ext36_push21_triangular1|fifo                                                                                                                                                             ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i32_lim_ext36_push21_triangular34|thei_llvm_fpga_push_i32_lim_ext36_push21_triangular1|acl_reset_handler_inst                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i32_lim_ext36_push21_triangular34|thei_llvm_fpga_push_i32_lim_ext36_push21_triangular1                                                                                                                                                                  ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i32_lim_ext36_push21_triangular34                                                                                                                                                                                                                       ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_pop26_triangular35|thei_llvm_fpga_pop_i1_pop26_triangular1|acl_reset_handler_inst                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_pop26_triangular35|thei_llvm_fpga_pop_i1_pop26_triangular1                                                                                                                                                                                            ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_pop26_triangular35                                                                                                                                                                                                                                    ; 9     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist22_sync_together88_aunroll_x_in_c0_eni13_8_tpl_68                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_push26_triangular36|thei_llvm_fpga_push_i1_push26_triangular1|fifo|acl_reset_handler_inst                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_push26_triangular36|thei_llvm_fpga_push_i1_push26_triangular1|fifo                                                                                                                                                                                   ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_push26_triangular36|thei_llvm_fpga_push_i1_push26_triangular1|acl_reset_handler_inst                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_push26_triangular36|thei_llvm_fpga_push_i1_push26_triangular1                                                                                                                                                                                        ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_push26_triangular36                                                                                                                                                                                                                                  ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist14_sync_together88_aunroll_x_in_c0_eni13_1_tpl_64                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist14_sync_together88_aunroll_x_in_c0_eni13_1_tpl_64_split_0_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                         ; 16    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist14_sync_together88_aunroll_x_in_c0_eni13_1_tpl_64_split_0_mem_dmem|auto_generated                                                                                                                                                                                     ; 16    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist23_sync_together88_aunroll_x_in_c0_eni13_9_tpl_68_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                 ; 51    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist23_sync_together88_aunroll_x_in_c0_eni13_9_tpl_68_mem_dmem|auto_generated                                                                                                                                                                                             ; 51    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist24_sync_together88_aunroll_x_in_c0_eni13_10_tpl_68_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                ; 51    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist24_sync_together88_aunroll_x_in_c0_eni13_10_tpl_68_mem_dmem|auto_generated                                                                                                                                                                                            ; 51    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist25_sync_together88_aunroll_x_in_c0_eni13_11_tpl_68_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                ; 51    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist25_sync_together88_aunroll_x_in_c0_eni13_11_tpl_68_mem_dmem|auto_generated                                                                                                                                                                                            ; 51    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist26_sync_together88_aunroll_x_in_c0_eni13_12_tpl_68_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                ; 51    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist26_sync_together88_aunroll_x_in_c0_eni13_12_tpl_68_mem_dmem|auto_generated                                                                                                                                                                                            ; 51    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist27_sync_together88_aunroll_x_in_c0_eni13_13_tpl_68_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                ; 83    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist27_sync_together88_aunroll_x_in_c0_eni13_13_tpl_68_mem_dmem|auto_generated                                                                                                                                                                                            ; 83    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist28_sync_together88_aunroll_x_in_i_valid_64                                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist28_sync_together88_aunroll_x_in_i_valid_64_split_0_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                ; 16    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist28_sync_together88_aunroll_x_in_i_valid_64_split_0_mem_dmem|auto_generated                                                                                                                                                                                            ; 16    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x                                                                                                                                                                                                                                                                             ; 299   ; 0              ; 1            ; 0              ; 237    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x                                                                                                                                                                                                                                                                                                                                                            ; 300   ; 0              ; 0            ; 0              ; 173    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_1_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_1_reg                                                                                                                                                                                                                                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_2_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_2_reg                                                                                                                                                                                                                                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                           ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                           ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                             ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                            ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                            ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                  ; 55    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                                                              ; 55    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                             ; 39    ; 2              ; 0            ; 2              ; 42     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                        ; 39    ; 0              ; 0            ; 0              ; 41     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                                      ; 39    ; 0              ; 0            ; 0              ; 42     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo                                                                                                                                                                                                                                                                                                                                                                                                           ; 39    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                   ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                  ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                  ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                ; 78    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                   ; 68    ; 2              ; 0            ; 2              ; 71     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|data_fifo                                                                                                                                                                                                                                                                                                                              ; 68    ; 0              ; 0            ; 0              ; 68     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                  ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                                    ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                                          ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                                          ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                                   ; 14    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                                           ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write                                                                                                                                                                                                                                                                                                                                        ; 75    ; 13             ; 4            ; 13             ; 81     ; 13              ; 13            ; 13              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|u_permute_address                                                                                                                                                                                                                                                                                                                                      ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1                                                                                                                                                                                                                                                                                                                                                        ; 242   ; 12             ; 130          ; 12             ; 76     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33                                                                                                                                                                                                                                                                                                                                                                                              ; 137   ; 0              ; 32           ; 0              ; 76     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                        ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                             ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                       ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                             ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                       ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                     ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                        ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                                                   ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                              ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                     ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                       ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                            ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                      ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                            ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                      ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                    ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                       ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                       ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                              ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                                  ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                                               ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                                               ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                                        ; 14    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                                                ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read                                                                                                                                                                                                                                                                                                                                             ; 71    ; 13             ; 0            ; 13             ; 81     ; 13              ; 13            ; 13              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|u_permute_address                                                                                                                                                                                                                                                                                                                                          ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1                                                                                                                                                                                                                                                                                                                                                            ; 242   ; 44             ; 129          ; 44             ; 107    ; 44              ; 44            ; 44              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thereaddata_reg_lm83_triangular2                                                                                                                                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30                                                                                                                                                                                                                                                                                                                                                                                                ; 106   ; 0              ; 33           ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a4517_triangular3|thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a4517_triangular1|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a4517_triangular3|thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a4517_triangular1                                                                                                                                                                                                                                                                                           ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a4517_triangular3                                                                                                                                                                                                                                                                                                                                                                ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_n4618_triangular4|thei_llvm_fpga_ffwd_dest_i32_n4618_triangular1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_n4618_triangular4|thei_llvm_fpga_ffwd_dest_i32_n4618_triangular1                                                                                                                                                                                                                                                                                                                                       ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_n4618_triangular4                                                                                                                                                                                                                                                                                                                                                                                      ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                           ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                           ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                             ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                            ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                            ; 3     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                  ; 83    ; 0              ; 0            ; 0              ; 65     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                                                              ; 83    ; 0              ; 0            ; 0              ; 65     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                             ; 69    ; 2              ; 0            ; 2              ; 72     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                        ; 69    ; 0              ; 0            ; 0              ; 71     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                                      ; 69    ; 0              ; 0            ; 0              ; 72     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo                                                                                                                                                                                                                                                                                                                                                                                                           ; 69    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                       ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                       ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                  ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                              ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                        ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                              ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                        ; 3     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                              ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                          ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                  ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                         ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo                                                                                                                                                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo                                                                                                                                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34_reg                                                                                                                                                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular1|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular1|fifo|staging_reg                                                                                                                                                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular1|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                           ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular1|fifo|fifo                                                                                                                                                                                                                                                                                                                ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular1|fifo                                                                                                                                                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular1                                                                                                                                                                                                                                                                                                                          ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34                                                                                                                                                                                                                                                                                                                                                                               ; 7     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop18_triangular5|thei_llvm_fpga_pop_i1_memdep_phi_pop18_triangular5_reg                                                                                                                                                                                                                                                                                                                           ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop18_triangular5|thei_llvm_fpga_pop_i1_memdep_phi_pop18_triangular1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop18_triangular5|thei_llvm_fpga_pop_i1_memdep_phi_pop18_triangular1                                                                                                                                                                                                                                                                                                                               ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop18_triangular5                                                                                                                                                                                                                                                                                                                                                                                  ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thetriangular_B4_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                ; 298   ; 0              ; 0            ; 0              ; 296    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 536   ; 0              ; 0            ; 0              ; 330    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thetriangular_B4_merge                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 593   ; 0              ; 2            ; 0              ; 297    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 832   ; 97             ; 0            ; 97             ; 333    ; 97              ; 97            ; 97              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thei_llvm_fpga_pipeline_keep_going_triangular6_sr                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 39    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thei_llvm_fpga_pipeline_keep_going_triangular6_valid_fifo|thei_llvm_fpga_pipeline_keep_going_triangular6_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thei_llvm_fpga_pipeline_keep_going_triangular6_valid_fifo|thei_llvm_fpga_pipeline_keep_going_triangular6_valid_fifo                                                                                                                                                                                                                                                                                                                                                                      ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thei_llvm_fpga_pipeline_keep_going_triangular6_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thei_llvm_fpga_pipeline_keep_going28_triangular2_valid_fifo|thei_llvm_fpga_pipeline_keep_going28_triangular2_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thei_llvm_fpga_pipeline_keep_going28_triangular2_valid_fifo|thei_llvm_fpga_pipeline_keep_going28_triangular2_valid_fifo                                                                                                                                                                                                                                                                                                                                                                  ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thei_llvm_fpga_pipeline_keep_going28_triangular2_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                              ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thei_llvm_fpga_pipeline_keep_going32_triangular2_valid_fifo|thei_llvm_fpga_pipeline_keep_going32_triangular2_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thei_llvm_fpga_pipeline_keep_going32_triangular2_valid_fifo|thei_llvm_fpga_pipeline_keep_going32_triangular2_valid_fifo                                                                                                                                                                                                                                                                                                                                                                  ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thei_llvm_fpga_pipeline_keep_going32_triangular2_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                              ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 595   ; 33             ; 257          ; 33             ; 292    ; 33              ; 33            ; 33              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst|triangular_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 304   ; 0              ; 0            ; 0              ; 290    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst|triangular_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 196   ; 0              ; 0            ; 0              ; 72     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; triangular_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
