

================================================================
== Vitis HLS Report for 'kernel_Pipeline_VITIS_LOOP_104_7'
================================================================
* Date:           Fri Jul 14 14:26:47 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        fpga
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       88|       88|  0.880 us|  0.880 us|   88|   88|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_7  |       86|       86|        35|          4|          1|    14|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     357|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     276|    -|
|Register         |        -|     -|     848|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     848|     729|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln104_fu_224_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln106_1_fu_248_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln106_fu_208_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln107_1_fu_320_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln107_fu_286_p2        |         +|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage1_00001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_00001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln104_fu_184_p2       |      icmp|   0|  0|  12|           4|           2|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001  |        or|   0|  0|   2|           1|           1|
    |or_ln106_fu_198_p2         |        or|   0|  0|  11|          11|           7|
    |or_ln107_1_fu_311_p2       |        or|   0|  0|  11|          11|           7|
    |or_ln107_fu_277_p2         |        or|   0|  0|  11|          11|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 357|         305|         286|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  26|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_iy_1             |   9|          2|    4|          8|
    |ap_sig_allocacmp_w_load_2         |   9|          2|   64|        128|
    |gmem0_blk_n_AR                    |   9|          2|    1|          2|
    |gmem0_blk_n_AW                    |   9|          2|    1|          2|
    |gmem0_blk_n_B                     |   9|          2|    1|          2|
    |gmem0_blk_n_R                     |   9|          2|    1|          2|
    |gmem0_blk_n_W                     |   9|          2|    1|          2|
    |grp_fu_167_p0                     |  14|          3|   64|        192|
    |grp_fu_167_p1                     |  14|          3|   64|        192|
    |iy_fu_88                          |   9|          2|    4|          8|
    |m_axi_gmem0_ARADDR                |  14|          3|   64|        192|
    |m_axi_gmem0_AWADDR                |  14|          3|   64|        192|
    |m_axi_gmem0_WDATA                 |  14|          3|   64|        192|
    |w_fu_84                           |   9|          2|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 276|         60|  473|       1269|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add5_reg_493                      |  64|   0|   64|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |data_2_reg_467                    |  64|   0|   64|          0|
    |data_reg_435                      |  64|   0|   64|          0|
    |icmp_ln104_reg_408                |   1|   0|    1|          0|
    |iy_fu_88                          |   4|   0|    4|          0|
    |shl_ln4_reg_412                   |   4|   0|   11|          7|
    |trunc_ln106_1_reg_430             |  61|   0|   61|          0|
    |trunc_ln107_1_reg_462             |  61|   0|   61|          0|
    |trunc_ln1_reg_451                 |  61|   0|   61|          0|
    |trunc_ln508_2_reg_478             |  63|   0|   63|          0|
    |trunc_ln508_reg_446               |  63|   0|   63|          0|
    |trunc_ln_reg_419                  |  61|   0|   61|          0|
    |w_fu_84                           |  64|   0|   64|          0|
    |icmp_ln104_reg_408                |  64|  32|    1|          0|
    |shl_ln4_reg_412                   |  64|  32|   11|          7|
    |trunc_ln508_reg_446               |  64|  32|   63|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 848|  96|  738|         14|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_104_7|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_104_7|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_104_7|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_104_7|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_104_7|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_104_7|  return value|
|grp_fu_685_p_din0     |  out|   64|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_104_7|  return value|
|grp_fu_685_p_din1     |  out|   64|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_104_7|  return value|
|grp_fu_685_p_opcode   |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_104_7|  return value|
|grp_fu_685_p_dout0    |   in|   64|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_104_7|  return value|
|grp_fu_685_p_ce       |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_104_7|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   64|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    8|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   64|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                             gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                             gmem0|       pointer|
|w_1_reload            |   in|   64|     ap_none|                        w_1_reload|        scalar|
|v                     |   in|   64|     ap_none|                                 v|        scalar|
|w_5_out               |  out|   64|      ap_vld|                           w_5_out|       pointer|
|w_5_out_ap_vld        |  out|    1|      ap_vld|                           w_5_out|       pointer|
+----------------------+-----+-----+------------+----------------------------------+--------------+

