(declare-fun temp762_1 () (_ BitVec 64))
(declare-fun var75937 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp762_2 () (_ BitVec 64))
(declare-fun var141643 () (_ BitVec 64))
(declare-fun ARGNAME_offset_NAMEEND () (_ BitVec 64))
(declare-fun temp762_3 () (_ BitVec 64))
(declare-fun var71509 () (_ BitVec 64))
(declare-fun temp762_4 () (_ BitVec 64))
(declare-fun temp762_5 () (_ BitVec 64))
(declare-fun temp762_6 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp762_7 () (_ BitVec 64))
(declare-fun temp762_8 () (_ BitVec 64))
(declare-fun temp762_9 () (_ BitVec 64))
(declare-fun temp762_10 () (_ BitVec 64))
(declare-fun temp762_11 () (_ BitVec 64))
(declare-fun temp762_12 () (_ BitVec 64))
(declare-fun temp762_13 () (_ BitVec 64))
(declare-fun temp762_14 () (_ BitVec 64))
(declare-fun temp762_15 () (_ BitVec 64))
(declare-fun temp762_16 () (_ BitVec 64))
(declare-fun temp762_17 () (_ BitVec 64))
(declare-fun temp762_18 () (_ BitVec 64))
(declare-fun temp762_19 () (_ BitVec 64))
(declare-fun temp762_20 () (_ BitVec 64))
(declare-fun temp762_21 () (_ BitVec 64))
(declare-fun temp762_22 () (_ BitVec 64))
(declare-fun temp762_23 () (_ BitVec 64))
(declare-fun temp762_24 () (_ BitVec 64))
(declare-fun var75972 () (_ BitVec 64))
(declare-fun temp762_25 () (_ BitVec 64))
(declare-fun var2692541 () (_ BitVec 64))
(declare-fun var2692553 () (_ BitVec 64))
(declare-fun temp762_26 () (_ BitVec 64))
(declare-fun var5772733 () (_ BitVec 64))
(declare-fun var5772745 () (_ BitVec 64))
(assert (= temp762_1 #x0000000000000001))
(assert (= var75937 (bvadd ARGNAME_input_NAMEEND_DIM temp762_1)))
(assert (= temp762_2 #x0000000000000000))
(assert (= var141643
   (ite (bvslt ARGNAME_offset_NAMEEND temp762_2)
        #x0000000000000001
        #x0000000000000000)))
(assert (= temp762_3 #xffffffffffffffff))
(assert (= var71509 temp762_3))
(assert (= temp762_4 #x0000000000000000))
(assert (= temp762_5 temp762_4))
(assert (= temp762_6 (select ARGNAME_input_NAMEEND_DIMSIZE temp762_5)))
(assert (= temp762_7 #x0000000000000001))
(assert (= temp762_8 temp762_7))
(assert (= temp762_9 (select ARGNAME_input_NAMEEND_DIMSIZE temp762_8)))
(assert (= temp762_10 #x0000000000000002))
(assert (= temp762_11 temp762_10))
(assert (= temp762_12 (select ARGNAME_input_NAMEEND_DIMSIZE temp762_11)))
(assert (= temp762_13 #x0000000000000003))
(assert (= temp762_14 temp762_13))
(assert (= temp762_15 (select ARGNAME_input_NAMEEND_DIMSIZE temp762_14)))
(assert (= temp762_16 #x0000000000000004))
(assert (= temp762_17 temp762_16))
(assert (= temp762_18 (select ARGNAME_input_NAMEEND_DIMSIZE temp762_17)))
(assert (= temp762_19 #x0000000000000005))
(assert (= temp762_20 temp762_19))
(assert (= temp762_21 (select ARGNAME_input_NAMEEND_DIMSIZE temp762_20)))
(assert (= temp762_22 #x0000000000000000))
(assert (= temp762_23
   (ite (bvslt var71509 temp762_22)
        (bvadd ARGNAME_input_NAMEEND_DIM var71509)
        var71509)))
(assert (= temp762_24 (select ARGNAME_input_NAMEEND_DIMSIZE temp762_23)))
(assert (= var75972 temp762_24))
(assert (bvslt (ite (bvslt var71509 temp762_22)
            (bvadd ARGNAME_input_NAMEEND_DIM var71509)
            var71509)
       ARGNAME_input_NAMEEND_DIM))
(assert (= temp762_25 #x0000000000000001))
(assert (= var2692541 temp762_25))
(assert (= var2692553 var2692541))
(assert (= temp762_26 #x0000000000000001))
(assert (= var5772733 temp762_26))
(assert (= var5772745 var5772733))
(model-add temp762_1 () (_ BitVec 64) #x0000000000000001)
(model-add var75937
           ()
           (_ BitVec 64)
           (bvadd #x0000000000000001 ARGNAME_input_NAMEEND_DIM))
(model-add temp762_2 () (_ BitVec 64) #x0000000000000000)
(model-add var141643
           ()
           (_ BitVec 64)
           (ite (bvsle #x0000000000000000 ARGNAME_offset_NAMEEND)
                #x0000000000000000
                #x0000000000000001))
(model-add temp762_3 () (_ BitVec 64) #xffffffffffffffff)
(model-add var71509 () (_ BitVec 64) #xffffffffffffffff)
(model-add temp762_4 () (_ BitVec 64) #x0000000000000000)
(model-add temp762_5 () (_ BitVec 64) #x0000000000000000)
(model-add temp762_6
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000000))
(model-add temp762_7 () (_ BitVec 64) #x0000000000000001)
(model-add temp762_8 () (_ BitVec 64) #x0000000000000001)
(model-add temp762_9
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp762_10 () (_ BitVec 64) #x0000000000000002)
(model-add temp762_11 () (_ BitVec 64) #x0000000000000002)
(model-add temp762_12
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000002))
(model-add temp762_13 () (_ BitVec 64) #x0000000000000003)
(model-add temp762_14 () (_ BitVec 64) #x0000000000000003)
(model-add temp762_15
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000003))
(model-add temp762_16 () (_ BitVec 64) #x0000000000000004)
(model-add temp762_17 () (_ BitVec 64) #x0000000000000004)
(model-add temp762_18
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000004))
(model-add temp762_19 () (_ BitVec 64) #x0000000000000005)
(model-add temp762_20 () (_ BitVec 64) #x0000000000000005)
(model-add temp762_21
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000005))
(model-add temp762_22 () (_ BitVec 64) #x0000000000000000)
(model-add temp762_23
           ()
           (_ BitVec 64)
           (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM))
(model-add temp762_24
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add var75972
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add temp762_25 () (_ BitVec 64) #x0000000000000001)
(model-add var2692541 () (_ BitVec 64) #x0000000000000001)
(model-add var2692553 () (_ BitVec 64) #x0000000000000001)
(model-add temp762_26 () (_ BitVec 64) #x0000000000000001)
(model-add var5772733 () (_ BitVec 64) #x0000000000000001)
(model-add var5772745 () (_ BitVec 64) #x0000000000000001)






