//==============================================================================
//
// The code is generated by Intel Compiler for SystemC, version 1.6.14
// see more information at https://github.com/intel/systemc-compiler
//
//==============================================================================

//==============================================================================
//
// Module: top ()
//
module top // "top_inst"
(
    input logic clk
);

// Variables generated for SystemC signals
logic arstn;
logic signed [31:0] in;
logic signed [31:0] out;
logic signed [31:0] out2;
logic signed [31:0] out3;
logic signed [31:0] out4;
logic signed [31:0] t0;
logic signed [31:0] s1;
logic signed [31:0] s2;
logic signed [31:0] t1;
logic signed [31:0] t1a;
logic signed [31:0] t2;
logic signed [31:0] s5;
logic signed [31:0] s6;
logic signed [31:0] s7;
logic signed [31:0] s8;
logic signed [31:0] s9;

// Local parameters generated for C++ constants
localparam logic [6:0] e = 42;
localparam logic [31:0] M = 20;

//------------------------------------------------------------------------------
// Clocked THREAD: comb_var_not_changed (test_cthread_var_comb.cpp:93:5) 

// Thread-local variables
logic [2:0] popIndx;
logic [2:0] popIndx_next;
logic [1:0] arr[2];
logic [1:0] arr_next[2];
logic signed [31:0] out_next;

// Next-state combinational logic
always_comb begin : comb_var_not_changed_comb     // test_cthread_var_comb.cpp:93:5
    comb_var_not_changed_func;
end
function void comb_var_not_changed_func;
    arr_next = arr;
    out_next = out;
    popIndx_next = popIndx;
    out_next = arr_next[popIndx_next];
endfunction

// Synchronous register update
always_ff @(posedge clk or negedge arstn) 
begin : comb_var_not_changed_ff
    if ( ~arstn ) begin
        popIndx <= 0;
    end
    else begin
        popIndx <= popIndx_next;
        arr <= arr_next;
        out <= out_next;
    end
end

//------------------------------------------------------------------------------
// Clocked THREAD: comb_var_not_changed1 (test_cthread_var_comb.cpp:105:5) 

// Thread-local variables
logic [2:0] popIndx2;
logic [2:0] popIndx2_next;
logic [1:0] arr1[2];
logic [1:0] arr1_next[2];
logic signed [31:0] out2_next;

// Next-state combinational logic
always_comb begin : comb_var_not_changed1_comb     // test_cthread_var_comb.cpp:105:5
    comb_var_not_changed1_func;
end
function void comb_var_not_changed1_func;
    arr1_next = arr1;
    out2_next = out2;
    popIndx2_next = popIndx2;
    out2_next = arr1_next[popIndx2_next];
endfunction

// Synchronous register update
always_ff @(posedge clk or negedge arstn) 
begin : comb_var_not_changed1_ff
    if ( ~arstn ) begin
        popIndx2 <= 0;
    end
    else begin
        popIndx2 <= popIndx2_next;
        arr1 <= arr1_next;
        out2 <= out2_next;
    end
end

//------------------------------------------------------------------------------
// Clocked THREAD: comb_var_in_reset0 (test_cthread_var_comb.cpp:118:5) 

// Thread-local variables
logic signed [31:0] t0_next;
logic [2:0] a;

// Next-state combinational logic
always_comb begin : comb_var_in_reset0_comb     // test_cthread_var_comb.cpp:118:5
    comb_var_in_reset0_func;
end
function void comb_var_in_reset0_func;
    t0_next = t0;
    a = 3;
    t0_next = a;
endfunction

// Synchronous register update
always_ff @(posedge clk or negedge arstn) 
begin : comb_var_in_reset0_ff
    if ( ~arstn ) begin
        logic [2:0] a;
        a = 0;
    end
    else begin
        t0 <= t0_next;
    end
end

//------------------------------------------------------------------------------
// Clocked THREAD: comb_var_in_reset0a (test_cthread_var_comb.cpp:133:5) 

// Thread-local variables
logic signed [31:0] s1_next;
logic [2:0] a1;
logic [1:0] comb_var_in_reset0a_PROC_STATE;
logic [1:0] comb_var_in_reset0a_PROC_STATE_next;

// Next-state combinational logic
always_comb begin : comb_var_in_reset0a_comb     // test_cthread_var_comb.cpp:133:5
    comb_var_in_reset0a_func;
end
function void comb_var_in_reset0a_func;
    s1_next = s1;
    comb_var_in_reset0a_PROC_STATE_next = comb_var_in_reset0a_PROC_STATE;
    
    case (comb_var_in_reset0a_PROC_STATE)
        0: begin
            a1 = 3;
            comb_var_in_reset0a_PROC_STATE_next = 1; return;    // test_cthread_var_comb.cpp:140:13;
        end
        1: begin
            a1 = 4;
            s1_next = a1;
            comb_var_in_reset0a_PROC_STATE_next = 0; return;    // test_cthread_var_comb.cpp:144:13;
        end
    endcase
endfunction

// Synchronous register update
always_ff @(posedge clk or negedge arstn) 
begin : comb_var_in_reset0a_ff
    if ( ~arstn ) begin
        logic [2:0] a1;
        a1 = 0;
        comb_var_in_reset0a_PROC_STATE <= 0;    // test_cthread_var_comb.cpp:136:9;
    end
    else begin
        s1 <= s1_next;
        comb_var_in_reset0a_PROC_STATE <= comb_var_in_reset0a_PROC_STATE_next;
    end
end

//------------------------------------------------------------------------------
// Clocked THREAD: comb_var_in_reset1 (test_cthread_var_comb.cpp:149:5) 

// Thread-local variables
logic signed [31:0] out3_next;
logic [3:0] b;

// Next-state combinational logic
always_comb begin : comb_var_in_reset1_comb     // test_cthread_var_comb.cpp:149:5
    comb_var_in_reset1_func;
end
function void comb_var_in_reset1_func;
    out3_next = out3;
    b = 3;
    out3_next = b;
endfunction

// Synchronous register update
always_ff @(posedge clk or negedge arstn) 
begin : comb_var_in_reset1_ff
    if ( ~arstn ) begin
        logic [3:0] b;
        b = 0;
    end
    else begin
        out3 <= out3_next;
    end
end

//------------------------------------------------------------------------------
// Clocked THREAD: comb_var_in_reset1a (test_cthread_var_comb.cpp:163:5) 

// Thread-local variables
logic [3:0] b1;
logic comb_var_in_reset1a_PROC_STATE;
logic comb_var_in_reset1a_PROC_STATE_next;

// Next-state combinational logic
always_comb begin : comb_var_in_reset1a_comb     // test_cthread_var_comb.cpp:163:5
    comb_var_in_reset1a_func;
end
function void comb_var_in_reset1a_func;
    comb_var_in_reset1a_PROC_STATE_next = comb_var_in_reset1a_PROC_STATE;
    
    case (comb_var_in_reset1a_PROC_STATE)
        0: begin
            b1 = 3;
            comb_var_in_reset1a_PROC_STATE_next = 1; return;    // test_cthread_var_comb.cpp:172:13;
        end
        1: begin
            b1 = 4;
            comb_var_in_reset1a_PROC_STATE_next = 0; return;    // test_cthread_var_comb.cpp:169:13;
        end
    endcase
endfunction

// Synchronous register update
always_ff @(posedge clk or negedge arstn) 
begin : comb_var_in_reset1a_ff
    if ( ~arstn ) begin
        logic [3:0] b1;
        b1 = 0;
        s2 <= b1;
        comb_var_in_reset1a_PROC_STATE <= 0;    // test_cthread_var_comb.cpp:169:13;
    end
    else begin
        comb_var_in_reset1a_PROC_STATE <= comb_var_in_reset1a_PROC_STATE_next;
    end
end

//------------------------------------------------------------------------------
// Clocked THREAD: comb_var_in_reset1b (test_cthread_var_comb.cpp:180:5) 

// Thread-local variables
logic signed [31:0] t1_next;
logic [3:0] b2;
logic comb_var_in_reset1b_PROC_STATE;
logic comb_var_in_reset1b_PROC_STATE_next;

// Next-state combinational logic
always_comb begin : comb_var_in_reset1b_comb     // test_cthread_var_comb.cpp:180:5
    comb_var_in_reset1b_func;
end
function void comb_var_in_reset1b_func;
    t1_next = t1;
    comb_var_in_reset1b_PROC_STATE_next = comb_var_in_reset1b_PROC_STATE;
    
    case (comb_var_in_reset1b_PROC_STATE)
        0: begin
            b2 = 3;
            t1_next = b2;
            comb_var_in_reset1b_PROC_STATE_next = 1; return;    // test_cthread_var_comb.cpp:188:13;
        end
        1: begin
            comb_var_in_reset1b_PROC_STATE_next = 0; return;    // test_cthread_var_comb.cpp:185:13;
        end
    endcase
endfunction

// Synchronous register update
always_ff @(posedge clk or negedge arstn) 
begin : comb_var_in_reset1b_ff
    if ( ~arstn ) begin
        logic [3:0] b2;
        b2 = 0;
        comb_var_in_reset1b_PROC_STATE <= 0;    // test_cthread_var_comb.cpp:185:13;
    end
    else begin
        t1 <= t1_next;
        comb_var_in_reset1b_PROC_STATE <= comb_var_in_reset1b_PROC_STATE_next;
    end
end

//------------------------------------------------------------------------------
// Clocked THREAD: comb_var_in_reset2 (test_cthread_var_comb.cpp:194:5) 

// Thread-local variables
logic signed [31:0] t1a_next;
logic [4:0] c;

// Next-state combinational logic
always_comb begin : comb_var_in_reset2_comb     // test_cthread_var_comb.cpp:194:5
    comb_var_in_reset2_func;
end
function void comb_var_in_reset2_func;
    t1a_next = t1a;
    c = 3;
    t1a_next = c;
endfunction

// Synchronous register update
always_ff @(posedge clk or negedge arstn) 
begin : comb_var_in_reset2_ff
    if ( ~arstn ) begin
        logic [4:0] c;
        c = 3;
        t1a <= c;
    end
    else begin
        t1a <= t1a_next;
    end
end

//------------------------------------------------------------------------------
// Clocked THREAD: comb_var_in_reset2a (test_cthread_var_comb.cpp:206:5) 

// Thread-local variables
logic signed [31:0] t2_next;
logic [4:0] c1;
logic comb_var_in_reset2a_PROC_STATE;
logic comb_var_in_reset2a_PROC_STATE_next;

// Next-state combinational logic
always_comb begin : comb_var_in_reset2a_comb     // test_cthread_var_comb.cpp:206:5
    comb_var_in_reset2a_func;
end
function void comb_var_in_reset2a_func;
    t2_next = t2;
    comb_var_in_reset2a_PROC_STATE_next = comb_var_in_reset2a_PROC_STATE;
    
    case (comb_var_in_reset2a_PROC_STATE)
        0: begin
            c1 = 4;
            t2_next = c1;
            comb_var_in_reset2a_PROC_STATE_next = 1; return;    // test_cthread_var_comb.cpp:214:13;
        end
        1: begin
            c1 = 3;
            comb_var_in_reset2a_PROC_STATE_next = 0; return;    // test_cthread_var_comb.cpp:210:13;
        end
    endcase
endfunction

// Synchronous register update
always_ff @(posedge clk or negedge arstn) 
begin : comb_var_in_reset2a_ff
    if ( ~arstn ) begin
        logic [4:0] c1;
        c1 = 3;
        comb_var_in_reset2a_PROC_STATE <= 0;    // test_cthread_var_comb.cpp:210:13;
    end
    else begin
        t2 <= t2_next;
        comb_var_in_reset2a_PROC_STATE <= comb_var_in_reset2a_PROC_STATE_next;
    end
end

//------------------------------------------------------------------------------
// Clocked THREAD: comb_var_in_reset3 (test_cthread_var_comb.cpp:219:5) 

// Thread-local variables
logic signed [31:0] out4_next;
logic [5:0] d;

// Next-state combinational logic
always_comb begin : comb_var_in_reset3_comb     // test_cthread_var_comb.cpp:219:5
    comb_var_in_reset3_func;
end
function void comb_var_in_reset3_func;
    out4_next = out4;
    d = 3;
    out4_next = d;
endfunction

// Synchronous register update
always_ff @(posedge clk) 
begin : comb_var_in_reset3_ff
    begin
        out4 <= out4_next;
    end
end

//------------------------------------------------------------------------------
// Clocked THREAD: comb_var_in_reset3a (test_cthread_var_comb.cpp:231:5) 

// Thread-local variables
logic signed [31:0] s5_next;
logic [5:0] d1;

// Next-state combinational logic
always_comb begin : comb_var_in_reset3a_comb     // test_cthread_var_comb.cpp:231:5
    comb_var_in_reset3a_func;
end
function void comb_var_in_reset3a_func;
    s5_next = s5;
    d1 = 3;
    if (|in)
    begin
        d1 = 4;
    end
    s5_next = d1;
endfunction

// Synchronous register update
always_ff @(posedge clk) 
begin : comb_var_in_reset3a_ff
    begin
        s5 <= s5_next;
    end
end

//------------------------------------------------------------------------------
// Clocked THREAD: loc_comb_var_in_reset (test_cthread_var_comb.cpp:242:5) 

// Next-state combinational logic
always_comb begin : loc_comb_var_in_reset_comb     // test_cthread_var_comb.cpp:242:5
    loc_comb_var_in_reset_func;
end
function void loc_comb_var_in_reset_func;
    integer lc;
    lc = 3;
endfunction

// Synchronous register update
always_ff @(posedge clk or negedge arstn) 
begin : loc_comb_var_in_reset_ff
    if ( ~arstn ) begin
        integer lc;
        lc = 0;
        s6 <= 2 * lc;
    end
    else begin
    end
end

//------------------------------------------------------------------------------
// Clocked THREAD: readonly_var_in_reset (test_cthread_var_comb.cpp:256:5) 

// Thread-local variables
logic signed [31:0] s7_next;

// Next-state combinational logic
always_comb begin : readonly_var_in_reset_comb     // test_cthread_var_comb.cpp:256:5
    readonly_var_in_reset_func;
end
function void readonly_var_in_reset_func;
    integer lc;
    s7_next = s7;
    lc = e + 1;
    s7_next = lc + 1;
endfunction

// Synchronous register update
always_ff @(posedge clk or negedge arstn) 
begin : readonly_var_in_reset_ff
    if ( ~arstn ) begin
        integer lc;
        lc = e;
    end
    else begin
        s7 <= s7_next;
    end
end

//------------------------------------------------------------------------------
// Clocked THREAD: readonly_var_in_reset2 (test_cthread_var_comb.cpp:270:5) 

// Thread-local variables
logic [7:0] f;
logic [7:0] f_next;
logic signed [31:0] s8_next;

// Next-state combinational logic
always_comb begin : readonly_var_in_reset2_comb     // test_cthread_var_comb.cpp:270:5
    readonly_var_in_reset2_func;
end
function void readonly_var_in_reset2_func;
    integer lc;
    f_next = f;
    s8_next = s8;
    lc = f_next + 1;
    s8_next = lc;
endfunction

// Synchronous register update
always_ff @(posedge clk or negedge arstn) 
begin : readonly_var_in_reset2_ff
    if ( ~arstn ) begin
        integer lc;
        f <= 43;
        lc = f;
    end
    else begin
        f <= f_next;
        s8 <= s8_next;
    end
end

//------------------------------------------------------------------------------
// Clocked THREAD: incorrect_reg (test_cthread_var_comb.cpp:286:5) 

// Thread-local variables
logic signed [31:0] s9_next;

// Next-state combinational logic
always_comb begin : incorrect_reg_comb     // test_cthread_var_comb.cpp:286:5
    incorrect_reg_func;
end
function void incorrect_reg_func;
    logic st1Request[20];
    logic b_1;
    logic st2Request[20];
    s9_next = s9;
    st1Request[0] = 0; st1Request[1] = 0; st1Request[2] = 0; st1Request[3] = 0; st1Request[4] = 0; st1Request[5] = 0; st1Request[6] = 0; st1Request[7] = 0; st1Request[8] = 0; st1Request[9] = 0; st1Request[10] = 0; st1Request[11] = 0; st1Request[12] = 0; st1Request[13] = 0; st1Request[14] = 0; st1Request[15] = 0; st1Request[16] = 0; st1Request[17] = 0; st1Request[18] = 0; st1Request[19] = 0;
    b_1 = st1Request[in];
    if (b_1)
    begin
        s9_next = 1;
    end
    st2Request[0] = 0; st2Request[1] = 0; st2Request[2] = 0; st2Request[3] = 0; st2Request[4] = 0; st2Request[5] = 0; st2Request[6] = 0; st2Request[7] = 0; st2Request[8] = 0; st2Request[9] = 0; st2Request[10] = 0; st2Request[11] = 0; st2Request[12] = 0; st2Request[13] = 0; st2Request[14] = 0; st2Request[15] = 0; st2Request[16] = 0; st2Request[17] = 0; st2Request[18] = 0; st2Request[19] = 0;
    for (integer unsigned j = 0; j != M; ++j)
    begin
        if (st2Request[j])
        begin
            s9_next = in;
        end
    end
endfunction

// Synchronous register update
always_ff @(posedge clk or negedge arstn) 
begin : incorrect_reg_ff
    if ( ~arstn ) begin
        s9 <= 0;
    end
    else begin
        s9 <= s9_next;
    end
end

endmodule


