
*** Running vivado
    with args -log MicroProcessor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MicroProcessor.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MicroProcessor.tcl -notrace
Command: synth_design -top MicroProcessor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17244 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 409.633 ; gain = 96.672
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MicroProcessor' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/MicroProcessor.vhd:44]
INFO: [Synth 8-3491] module 'Slow_Clock' declared at 'D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Slow_Clock.vhd:34' bound to instance 'slow_clock_1' of component 'Slow_Clock' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/MicroProcessor.vhd:148]
INFO: [Synth 8-638] synthesizing module 'Slow_Clock' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Slow_Clock.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Slow_Clock.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clock' (1#1) [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Slow_Clock.vhd:39]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Register_Bank.vhd:34' bound to instance 'register_bank_1' of component 'Register_Bank' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/MicroProcessor.vhd:152]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Register_Bank.vhd:48]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'dec' of component 'decoder_3_to_8' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Register_Bank.vhd:65]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (2#1) [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:39]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'reg1' of component 'reg' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Register_Bank.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Reg' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/imports/new/Reg.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Reg' (3#1) [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/imports/new/Reg.vhd:41]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'reg2' of component 'reg' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Register_Bank.vhd:74]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'reg3' of component 'reg' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Register_Bank.vhd:79]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'reg4' of component 'reg' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Register_Bank.vhd:84]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'reg5' of component 'reg' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Register_Bank.vhd:89]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'reg6' of component 'reg' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Register_Bank.vhd:94]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'reg7' of component 'reg' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Register_Bank.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (4#1) [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Register_Bank.vhd:48]
INFO: [Synth 8-3491] module 'Mux_8_Way_Double' declared at 'D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Mux_8_Way_Double.vhd:34' bound to instance 'mux_8_way_double_1' of component 'Mux_8_Way_Double' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/MicroProcessor.vhd:165]
INFO: [Synth 8-638] synthesizing module 'Mux_8_Way_Double' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Mux_8_Way_Double.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_Way_Double' (5#1) [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Mux_8_Way_Double.vhd:49]
INFO: [Synth 8-3491] module 'Arithmatic_Unit' declared at 'D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Arithmatic_Unit.vhd:31' bound to instance 'arithmatic_unit_1' of component 'Arithmatic_Unit' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/MicroProcessor.vhd:179]
INFO: [Synth 8-638] synthesizing module 'Arithmatic_Unit' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Arithmatic_Unit.vhd:42]
INFO: [Synth 8-3491] module 'AddSubUnit' declared at 'D:/vivado/Team_50/Lab 9_8/Lab 9.runs/synth_1/.Xil/Vivado-4720-LAPTOP-J724VFK6/realtime/AddSubUnit_stub.vhdl:5' bound to instance 'add_sub_unit_0' of component 'AddSubUnit' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Arithmatic_Unit.vhd:56]
INFO: [Synth 8-638] synthesizing module 'AddSubUnit' [D:/vivado/Team_50/Lab 9_8/Lab 9.runs/synth_1/.Xil/Vivado-4720-LAPTOP-J724VFK6/realtime/AddSubUnit_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'Arithmatic_Unit' (6#1) [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Arithmatic_Unit.vhd:42]
INFO: [Synth 8-3491] module 'mux_2_to_4' declared at 'D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/mux_2_to_4.vhd:34' bound to instance 'mux2to4_1' of component 'mux_2_to_4' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/MicroProcessor.vhd:187]
INFO: [Synth 8-638] synthesizing module 'mux_2_to_4' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/mux_2_to_4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'mux_2_to_4' (7#1) [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/mux_2_to_4.vhd:41]
INFO: [Synth 8-3491] module 'mux_2_to_3' declared at 'D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/mux_2_to_3.vhd:34' bound to instance 'mux2to3_1' of component 'mux_2_to_3' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/MicroProcessor.vhd:193]
INFO: [Synth 8-638] synthesizing module 'mux_2_to_3' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/mux_2_to_3.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'mux_2_to_3' (8#1) [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/mux_2_to_3.vhd:41]
INFO: [Synth 8-3491] module 'Incrementer' declared at 'D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Incrementer.vhd:34' bound to instance 'incrementer_1' of component 'Incrementer' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/MicroProcessor.vhd:199]
INFO: [Synth 8-638] synthesizing module 'Incrementer' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Incrementer.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Incrementer' (9#1) [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Incrementer.vhd:41]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'instruction_decoder_1' of component 'Instruction_Decoder' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/MicroProcessor.vhd:203]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Instruction_Decoder.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (10#1) [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Instruction_Decoder.vhd:50]
INFO: [Synth 8-3491] module 'ROM' declared at 'D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/ROM.vhd:34' bound to instance 'rom_1' of component 'ROM' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/MicroProcessor.vhd:215]
INFO: [Synth 8-638] synthesizing module 'ROM' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/ROM.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ROM' (11#1) [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/ROM.vhd:39]
INFO: [Synth 8-3491] module 'Program_Counter' declared at 'D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Program_Counter.vhd:34' bound to instance 'program_counter_1' of component 'Program_Counter' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/MicroProcessor.vhd:219]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Program_Counter.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (12#1) [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/Program_Counter.vhd:43]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/imports/new/LUT_16_7.vhd:34' bound to instance 'led_lut' of component 'LUT_16_7' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/MicroProcessor.vhd:225]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/imports/new/LUT_16_7.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (13#1) [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/imports/new/LUT_16_7.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MicroProcessor' (14#1) [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/new/MicroProcessor.vhd:44]
WARNING: [Synth 8-3917] design MicroProcessor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design MicroProcessor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design MicroProcessor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design MicroProcessor has port Anode[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 466.785 ; gain = 153.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 466.785 ; gain = 153.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 466.785 ; gain = 153.824
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/ip/AddSubUnit/AddSubUnit/AddSubUnit_in_context.xdc] for cell 'arithmatic_unit_1/add_sub_unit_0'
Finished Parsing XDC File [d:/vivado/Team_50/Lab 9_8/Lab 9.srcs/sources_1/ip/AddSubUnit/AddSubUnit/AddSubUnit_in_context.xdc] for cell 'arithmatic_unit_1/add_sub_unit_0'
Parsing XDC File [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/constrs_1/imports/VivadoProjects/Basys3Labs.xdc]
Finished Parsing XDC File [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/constrs_1/imports/VivadoProjects/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado/Team_50/Lab 9_8/Lab 9.srcs/constrs_1/imports/VivadoProjects/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MicroProcessor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MicroProcessor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 789.402 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 789.402 ; gain = 476.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 789.402 ; gain = 476.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for arithmatic_unit_1/add_sub_unit_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 789.402 ; gain = 476.441
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "twelveSegment_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 789.402 ; gain = 476.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Decoder_3_to_8 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mux_2_to_4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mux_2_to_3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Incrementer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module Instruction_Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Program_Counter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP slow_clock_1/clk_divider_reg, operation Mode is: (P+1)'.
DSP Report: register slow_clock_1/clk_divider_reg is absorbed into DSP slow_clock_1/clk_divider_reg.
DSP Report: operator slow_clock_1/clk_divider0 is absorbed into DSP slow_clock_1/clk_divider_reg.
WARNING: [Synth 8-3917] design MicroProcessor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design MicroProcessor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design MicroProcessor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design MicroProcessor has port Anode[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 789.402 ; gain = 476.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Slow_Clock  | (P+1)'      | -      | -      | -      | -      | 24     | -    | -    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 824.758 ; gain = 511.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 824.906 ; gain = 511.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'register_bank_1/reg3/Q_reg[0]' (FDE) to 'register_bank_1/reg6/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'register_bank_1/reg5/Q_reg[0]' (FDE) to 'register_bank_1/reg6/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'register_bank_1/reg4/Q_reg[0]' (FDE) to 'register_bank_1/reg6/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_bank_1/reg6/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'register_bank_1/reg3/Q_reg[1]' (FDE) to 'register_bank_1/reg6/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'register_bank_1/reg5/Q_reg[1]' (FDE) to 'register_bank_1/reg6/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'register_bank_1/reg4/Q_reg[1]' (FDE) to 'register_bank_1/reg6/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_bank_1/reg6/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'register_bank_1/reg3/Q_reg[2]' (FDE) to 'register_bank_1/reg6/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'register_bank_1/reg5/Q_reg[2]' (FDE) to 'register_bank_1/reg6/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'register_bank_1/reg4/Q_reg[2]' (FDE) to 'register_bank_1/reg6/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_bank_1/reg6/Q_reg[2] )
INFO: [Synth 8-3886] merging instance 'register_bank_1/reg4/Q_reg[3]' (FDE) to 'register_bank_1/reg3/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'register_bank_1/reg5/Q_reg[3]' (FDE) to 'register_bank_1/reg3/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'register_bank_1/reg3/Q_reg[3]' (FDE) to 'register_bank_1/reg6/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_bank_1/reg6/Q_reg[3] )
WARNING: [Synth 8-3332] Sequential element (register_bank_1/reg6/Q_reg[0]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (register_bank_1/reg6/Q_reg[1]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (register_bank_1/reg6/Q_reg[2]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (register_bank_1/reg6/Q_reg[3]) is unused and will be removed from module MicroProcessor.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 844.504 ; gain = 531.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 844.504 ; gain = 531.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 844.504 ; gain = 531.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 844.504 ; gain = 531.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 844.504 ; gain = 531.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 844.504 ; gain = 531.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 844.504 ; gain = 531.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |AddSubUnit    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |AddSubUnit_bbox_0 |     1|
|2     |BUFG              |     1|
|3     |DSP48E1           |     1|
|4     |LUT3              |     8|
|5     |LUT4              |    10|
|6     |LUT5              |     5|
|7     |LUT6              |     4|
|8     |FDRE              |    15|
|9     |IBUF              |     2|
|10    |OBUF              |    17|
+------+------------------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |    68|
|2     |  arithmatic_unit_1 |Arithmatic_Unit |     6|
|3     |  program_counter_1 |Program_Counter |    18|
|4     |  register_bank_1   |Register_Bank   |    23|
|5     |    reg1            |Reg             |     4|
|6     |    reg2            |Reg_0           |     5|
|7     |    reg7            |Reg_1           |    14|
|8     |  slow_clock_1      |Slow_Clock      |     1|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 844.504 ; gain = 531.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 844.504 ; gain = 208.926
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 844.504 ; gain = 531.543
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 844.504 ; gain = 543.062
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/vivado/Team_50/Lab 9_8/Lab 9.runs/synth_1/MicroProcessor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MicroProcessor_utilization_synth.rpt -pb MicroProcessor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 844.504 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 23:51:52 2023...
