#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Dec 19 22:10:05 2023
# Process ID: 42664
# Current directory: C:/Users/mattr/OneDrive/Documents/Projects/UART-Communication/Reciever/Reciever.runs/synth_1
# Command line: vivado.exe -log UART_Receiver.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_Receiver.tcl
# Log file: C:/Users/mattr/OneDrive/Documents/Projects/UART-Communication/Reciever/Reciever.runs/synth_1/UART_Receiver.vds
# Journal file: C:/Users/mattr/OneDrive/Documents/Projects/UART-Communication/Reciever/Reciever.runs/synth_1\vivado.jou
# Running On: DESKTOP-6DEOV28, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 24, Host memory: 34159 MB
#-----------------------------------------------------------
source UART_Receiver.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/mattr/OneDrive/Documents/Projects/UART-Communication/Reciever/Reciever.srcs/utils_1/imports/synth_1/testLedec.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/mattr/OneDrive/Documents/Projects/UART-Communication/Reciever/Reciever.srcs/utils_1/imports/synth_1/testLedec.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top UART_Receiver -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5584
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1340.379 ; gain = 440.027
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART_Receiver' [C:/Users/mattr/OneDrive/Documents/Projects/UART-Communication/Reciever/Reciever.srcs/sources_1/new/Reciever.vhd:31]
	Parameter ClkCyclesPerBit bound to: 10000 - type: integer 
INFO: [Synth 8-3491] module 'UART_Transmitter' declared at 'C:/Users/mattr/OneDrive/Documents/Projects/UART-Communication/Reciever/Reciever.srcs/sources_1/new/UART_Transmitter.vhd:6' bound to instance 'UART_Transmitter_Inst' of component 'UART_Transmitter' [C:/Users/mattr/OneDrive/Documents/Projects/UART-Communication/Reciever/Reciever.srcs/sources_1/new/Reciever.vhd:79]
INFO: [Synth 8-638] synthesizing module 'UART_Transmitter' [C:/Users/mattr/OneDrive/Documents/Projects/UART-Communication/Reciever/Reciever.srcs/sources_1/new/UART_Transmitter.vhd:21]
	Parameter ClkCyclesPerBit bound to: 10000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_Transmitter' (0#1) [C:/Users/mattr/OneDrive/Documents/Projects/UART-Communication/Reciever/Reciever.srcs/sources_1/new/UART_Transmitter.vhd:21]
INFO: [Synth 8-3491] module 'leddec' declared at 'C:/Users/mattr/OneDrive/Documents/Projects/UART-Communication/Reciever/Reciever.srcs/sources_1/new/leddec.vhd:4' bound to instance 'L1' of component 'leddec' [C:/Users/mattr/OneDrive/Documents/Projects/UART-Communication/Reciever/Reciever.srcs/sources_1/new/Reciever.vhd:95]
INFO: [Synth 8-638] synthesizing module 'leddec' [C:/Users/mattr/OneDrive/Documents/Projects/UART-Communication/Reciever/Reciever.srcs/sources_1/new/leddec.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'leddec' (0#1) [C:/Users/mattr/OneDrive/Documents/Projects/UART-Communication/Reciever/Reciever.srcs/sources_1/new/leddec.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'UART_Receiver' (0#1) [C:/Users/mattr/OneDrive/Documents/Projects/UART-Communication/Reciever/Reciever.srcs/sources_1/new/Reciever.vhd:31]
WARNING: [Synth 8-6014] Unused sequential element TX_Complete_reg was removed.  [C:/Users/mattr/OneDrive/Documents/Projects/UART-Communication/Reciever/Reciever.srcs/sources_1/new/UART_Transmitter.vhd:46]
WARNING: [Synth 8-3848] Net Test3 in module/entity UART_Receiver does not have driver. [C:/Users/mattr/OneDrive/Documents/Projects/UART-Communication/Reciever/Reciever.srcs/sources_1/new/Reciever.vhd:18]
WARNING: [Synth 8-3917] design UART_Receiver has port Test2 driven by constant 0
WARNING: [Synth 8-7129] Port Test3 in module UART_Receiver is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1449.625 ; gain = 549.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1449.625 ; gain = 549.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1449.625 ; gain = 549.273
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1449.625 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mattr/OneDrive/Documents/Projects/UART-Communication/Reciever/Reciever.srcs/constrs_1/new/Reciever.xdc]
Finished Parsing XDC File [C:/Users/mattr/OneDrive/Documents/Projects/UART-Communication/Reciever/Reciever.srcs/constrs_1/new/Reciever.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mattr/OneDrive/Documents/Projects/UART-Communication/Reciever/Reciever.srcs/constrs_1/new/Reciever.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_Receiver_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_Receiver_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1548.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1548.863 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1548.863 ; gain = 648.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1548.863 ; gain = 648.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1548.863 ; gain = 648.512
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'UART_Transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
             tx_startbit |                              001 |                              001
             tx_databits |                              010 |                              010
              tx_stopbit |                              011 |                              011
                 cleanup |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'sequential' in module 'UART_Transmitter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1548.863 ; gain = 648.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   14 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input   14 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	  17 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 8     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design UART_Receiver has port Test2 driven by constant 0
WARNING: [Synth 8-3917] design UART_Receiver has port anode[7] driven by constant 1
WARNING: [Synth 8-3917] design UART_Receiver has port anode[6] driven by constant 1
WARNING: [Synth 8-3917] design UART_Receiver has port anode[5] driven by constant 1
WARNING: [Synth 8-3917] design UART_Receiver has port anode[4] driven by constant 1
WARNING: [Synth 8-7129] Port Test3 in module UART_Receiver is either unconnected or has no load
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin p_0_out with 1st driver pin 'L1/__0/p_0_out' [C:/Users/mattr/OneDrive/Documents/Projects/UART-Communication/Reciever/Reciever.srcs/sources_1/new/leddec.vhd:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin p_0_out with 2nd driver pin 'GND' [C:/Users/mattr/OneDrive/Documents/Projects/UART-Communication/Reciever/Reciever.srcs/sources_1/new/leddec.vhd:25]
CRITICAL WARNING: [Synth 8-6858] multi-driven net p_0_out is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/mattr/OneDrive/Documents/Projects/UART-Communication/Reciever/Reciever.srcs/sources_1/new/leddec.vhd:25]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1548.863 ; gain = 648.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1548.863 ; gain = 648.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1548.863 ; gain = 648.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1548.863 ; gain = 648.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1548.863 ; gain = 648.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1548.863 ; gain = 648.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1548.863 ; gain = 648.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1548.863 ; gain = 648.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1548.863 ; gain = 648.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1548.863 ; gain = 648.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    13|
|3     |LUT1   |     1|
|4     |LUT2   |    20|
|5     |LUT3   |    12|
|6     |LUT4   |    21|
|7     |LUT5   |    22|
|8     |LUT6   |    25|
|9     |MUXF7  |     1|
|10    |FDRE   |    82|
|11    |IBUF   |    10|
|12    |OBUF   |    19|
|13    |OBUFT  |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1548.863 ; gain = 648.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1548.863 ; gain = 549.273
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1548.863 ; gain = 648.512
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1548.863 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1548.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d394ea41
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 11 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1548.863 ; gain = 1056.328
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1548.863 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mattr/OneDrive/Documents/Projects/UART-Communication/Reciever/Reciever.runs/synth_1/UART_Receiver.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_Receiver_utilization_synth.rpt -pb UART_Receiver_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 19 22:10:26 2023...
