/*====================================================================================
  Test15
  Driving a ram from  a 12-bit pc.  Clean layout.  FPGA editor's router is actually
  better than PAR..
====================================================================================*/
#include "DigilentSpartan3.ham"

top() {
  clk CLK_1Hz;
  //-------------------------------
  // PC  
  pc Ctr12 loc:xy(3,2);  //OUT[0] will connect to ram's A3... Moving pc a bit up.
  wire clk's CLK to pc's CLK;
  wire my vcc to pc's CIN;
  //-------------------------------
  // Leds 
  led Leds;
  //-------------------------------
  // RAM 
  ram Ramb16_S9 loc:RAMB16_X0Y0 fromfile:testram.txt ;
  wire my vcc to ram's EN;
  wire my vcc to ram's WE, ram's SSR; //we is active low.  SSR is active low
  wire clk's CLK to ram's CLK;
  //-------------------------------
  // Now connect the units.
  wire pc's OUT[0:10] to ram's A[0:10];
  wire ram's DO[0:7] to led's IN[0:7];

}
 
