// Seed: 3325846225
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 ();
  assign id_1 = 1;
  wire id_2, id_3, id_4, id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
endmodule
module module_2 (
    input tri0 id_0,
    output uwire id_1,
    input wor id_2,
    input tri id_3,
    output wor id_4,
    input supply1 id_5
);
  wire id_7;
  xor primCall (id_4, id_0, id_3, id_2);
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
  assign id_4 = 1;
endmodule : SymbolIdentifier
