GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\GOWIN_FPGA\LED7DOAN\src\hc595_driver.v'
Analyzing Verilog file 'D:\GOWIN_FPGA\LED7DOAN\src\hex8.v'
Analyzing Verilog file 'D:\GOWIN_FPGA\LED7DOAN\src\hex_top.v'
Compiling module 'hex_top'("D:\GOWIN_FPGA\LED7DOAN\src\hex_top.v":19)
Compiling module 'hc595_driver'("D:\GOWIN_FPGA\LED7DOAN\src\hc595_driver.v":19)
Compiling module 'hex8'("D:\GOWIN_FPGA\LED7DOAN\src\hex8.v":19)
NOTE  (EX0101) : Current top module is "hex_top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\GOWIN_FPGA\LED7DOAN\impl\gwsynthesis\hex8.vg" completed
[100%] Generate report file "D:\GOWIN_FPGA\LED7DOAN\impl\gwsynthesis\hex8_syn.rpt.html" completed
GowinSynthesis finish
