

================================================================
== Vivado HLS Report for 'Accelerator_DOT_Multiply_Loop_row_proc'
================================================================
* Date:           Thu Oct 29 22:12:27 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        accelerator
* Solution:       solution2opt
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.64|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   71|   71|   71|   71|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- row     |   69|   69|        14|          8|          1|     8|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     10|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      3|     399|    833|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    108|
|Register         |        -|      -|     189|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     588|    951|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------------+-----------------------------------------+---------+-------+-----+-----+
    |                   Instance                  |                  Module                 | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------------------+-----------------------------------------+---------+-------+-----+-----+
    |Accelerator_fmul_32ns_32ns_32_4_max_dsp_U82  |Accelerator_fmul_32ns_32ns_32_4_max_dsp  |        0|      3|  143|  321|
    |Accelerator_mux_8to1_sel3_32_1_U83           |Accelerator_mux_8to1_sel3_32_1           |        0|      0|   32|   64|
    |Accelerator_mux_8to1_sel3_32_1_U84           |Accelerator_mux_8to1_sel3_32_1           |        0|      0|   32|   64|
    |Accelerator_mux_8to1_sel3_32_1_U85           |Accelerator_mux_8to1_sel3_32_1           |        0|      0|   32|   64|
    |Accelerator_mux_8to1_sel3_32_1_U86           |Accelerator_mux_8to1_sel3_32_1           |        0|      0|   32|   64|
    |Accelerator_mux_8to1_sel3_32_1_U87           |Accelerator_mux_8to1_sel3_32_1           |        0|      0|   32|   64|
    |Accelerator_mux_8to1_sel3_32_1_U88           |Accelerator_mux_8to1_sel3_32_1           |        0|      0|   32|   64|
    |Accelerator_mux_8to1_sel3_32_1_U89           |Accelerator_mux_8to1_sel3_32_1           |        0|      0|   32|   64|
    |Accelerator_mux_8to1_sel3_32_1_U90           |Accelerator_mux_8to1_sel3_32_1           |        0|      0|   32|   64|
    +---------------------------------------------+-----------------------------------------+---------+-------+-----+-----+
    |Total                                        |                                         |        0|      3|  399|  833|
    +---------------------------------------------+-----------------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_fu_196_p2              |     +    |      0|  0|   4|           4|           1|
    |ap_sig_bdd_60            |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_68            |    and   |      0|  0|   1|           1|           1|
    |exitcond1_i_i_fu_190_p2  |   icmp   |      0|  0|   2|           4|           5|
    |ap_sig_bdd_105           |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_197           |    or    |      0|  0|   1|           1|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  10|          12|          10|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   4|         11|    1|         11|
    |grp_fu_161_p0          |  32|          5|   32|        160|
    |grp_fu_161_p1          |  64|          9|   32|        288|
    |i_0_i_i_phi_fu_153_p4  |   4|          2|    4|          8|
    |i_0_i_i_reg_149        |   4|          2|    4|          8|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 108|         29|   73|        475|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |  10|   0|   10|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                       |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond1_i_i_reg_382_pp0_it1  |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_25_reg_391_pp0_it1         |   3|   0|    3|          0|
    |exitcond1_i_i_reg_382                       |   1|   0|    1|          0|
    |i_0_i_i_reg_149                             |   4|   0|    4|          0|
    |i_reg_386                                   |   4|   0|    4|          0|
    |reg_165                                     |  32|   0|   32|          0|
    |reg_170                                     |  32|   0|   32|          0|
    |reg_175                                     |  32|   0|   32|          0|
    |reg_180                                     |  32|   0|   32|          0|
    |reg_185                                     |  32|   0|   32|          0|
    |tmp_25_reg_391                              |   3|   0|    3|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 189|   0|  189|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | Accelerator_DOT_Multiply_Loop_row_proc | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | Accelerator_DOT_Multiply_Loop_row_proc | return value |
|ap_start     |  in |    1| ap_ctrl_hs | Accelerator_DOT_Multiply_Loop_row_proc | return value |
|ap_done      | out |    1| ap_ctrl_hs | Accelerator_DOT_Multiply_Loop_row_proc | return value |
|ap_continue  |  in |    1| ap_ctrl_hs | Accelerator_DOT_Multiply_Loop_row_proc | return value |
|ap_idle      | out |    1| ap_ctrl_hs | Accelerator_DOT_Multiply_Loop_row_proc | return value |
|ap_ready     | out |    1| ap_ctrl_hs | Accelerator_DOT_Multiply_Loop_row_proc | return value |
|A_dout       |  in |   32|   ap_fifo  |                    A                   |    pointer   |
|A_empty_n    |  in |    1|   ap_fifo  |                    A                   |    pointer   |
|A_read       | out |    1|   ap_fifo  |                    A                   |    pointer   |
|C_din        | out |   32|   ap_fifo  |                    C                   |    pointer   |
|C_full_n     |  in |    1|   ap_fifo  |                    C                   |    pointer   |
|C_write      | out |    1|   ap_fifo  |                    C                   |    pointer   |
+-------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 16
* Pipeline: 1
  Pipeline-0: II = 8, D = 14, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	16  / (exitcond1_i_i)
	3  / (!exitcond1_i_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	2  / true
16 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_17 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(float* %C, [8 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11)

ST_1: stg_18 [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(float* %A, [8 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11)

ST_1: stg_19 [1/1] 1.57ns
newFuncRoot:2  br label %0


 <State 2>: 1.88ns
ST_2: i_0_i_i [1/1] 0.00ns
:0  %i_0_i_i = phi i4 [ 0, %newFuncRoot ], [ %i, %1 ]

ST_2: exitcond1_i_i [1/1] 1.88ns
:1  %exitcond1_i_i = icmp eq i4 %i_0_i_i, -8

ST_2: i [1/1] 0.80ns
:2  %i = add i4 %i_0_i_i, 1

ST_2: stg_23 [1/1] 0.00ns
:3  br i1 %exitcond1_i_i, label %DOT_Multiply_.exit2.exitStub, label %1

ST_2: tmp_25 [1/1] 0.00ns
:5  %tmp_25 = trunc i4 %i_0_i_i to i3


 <State 3>: 4.38ns
ST_3: A_read [1/1] 4.38ns
:4  %A_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A)


 <State 4>: 7.64ns
ST_4: tmp_s [1/1] 1.94ns
:6  %tmp_s = call float @_ssdm_op_Mux.ap_auto.8float.i3(float 1.600000e+01, float 1.200000e+01, float 1.400000e+01, float 1.400000e+01, float 1.800000e+01, float 2.400000e+01, float 4.900000e+01, float 7.200000e+01, i3 %tmp_25)

ST_4: tmp_5_i [4/4] 5.70ns
:7  %tmp_5_i = fmul float %A_read, %tmp_s

ST_4: A_read_8 [1/1] 4.38ns
:9  %A_read_8 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A)


 <State 5>: 7.64ns
ST_5: tmp_5_i [3/4] 5.70ns
:7  %tmp_5_i = fmul float %A_read, %tmp_s

ST_5: tmp_18 [1/1] 1.94ns
:10  %tmp_18 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float 1.100000e+01, float 1.200000e+01, float 1.300000e+01, float 1.700000e+01, float 2.200000e+01, float 3.500000e+01, float 6.400000e+01, float 9.200000e+01, i3 %tmp_25)

ST_5: tmp_5_i_1 [4/4] 5.70ns
:11  %tmp_5_i_1 = fmul float %A_read_8, %tmp_18

ST_5: A_read_9 [1/1] 4.38ns
:13  %A_read_9 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A)


 <State 6>: 7.64ns
ST_6: tmp_5_i [2/4] 5.70ns
:7  %tmp_5_i = fmul float %A_read, %tmp_s

ST_6: tmp_5_i_1 [3/4] 5.70ns
:11  %tmp_5_i_1 = fmul float %A_read_8, %tmp_18

ST_6: tmp_19 [1/1] 1.94ns
:14  %tmp_19 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float 1.000000e+01, float 1.400000e+01, float 1.600000e+01, float 2.200000e+01, float 3.700000e+01, float 5.500000e+01, float 7.800000e+01, float 9.500000e+01, i3 %tmp_25)

ST_6: tmp_5_i_2 [4/4] 5.70ns
:15  %tmp_5_i_2 = fmul float %A_read_9, %tmp_19

ST_6: A_read_10 [1/1] 4.38ns
:17  %A_read_10 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A)


 <State 7>: 7.64ns
ST_7: tmp_5_i [1/4] 5.70ns
:7  %tmp_5_i = fmul float %A_read, %tmp_s

ST_7: tmp_5_i_1 [2/4] 5.70ns
:11  %tmp_5_i_1 = fmul float %A_read_8, %tmp_18

ST_7: tmp_5_i_2 [3/4] 5.70ns
:15  %tmp_5_i_2 = fmul float %A_read_9, %tmp_19

ST_7: tmp_20 [1/1] 1.94ns
:18  %tmp_20 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float 1.600000e+01, float 1.900000e+01, float 2.400000e+01, float 2.900000e+01, float 5.600000e+01, float 6.400000e+01, float 8.700000e+01, float 9.800000e+01, i3 %tmp_25)

ST_7: tmp_5_i_3 [4/4] 5.70ns
:19  %tmp_5_i_3 = fmul float %A_read_10, %tmp_20

ST_7: A_read_11 [1/1] 4.38ns
:21  %A_read_11 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A)


 <State 8>: 7.64ns
ST_8: stg_44 [1/1] 4.38ns
:8  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %C, float %tmp_5_i)

ST_8: tmp_5_i_1 [1/4] 5.70ns
:11  %tmp_5_i_1 = fmul float %A_read_8, %tmp_18

ST_8: tmp_5_i_2 [2/4] 5.70ns
:15  %tmp_5_i_2 = fmul float %A_read_9, %tmp_19

ST_8: tmp_5_i_3 [3/4] 5.70ns
:19  %tmp_5_i_3 = fmul float %A_read_10, %tmp_20

ST_8: tmp_21 [1/1] 1.94ns
:22  %tmp_21 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float 2.400000e+01, float 2.600000e+01, float 4.000000e+01, float 5.100000e+01, float 6.800000e+01, float 8.100000e+01, float 1.030000e+02, float 1.120000e+02, i3 %tmp_25)

ST_8: tmp_5_i_4 [4/4] 5.70ns
:23  %tmp_5_i_4 = fmul float %A_read_11, %tmp_21

ST_8: A_read_12 [1/1] 4.38ns
:25  %A_read_12 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A)


 <State 9>: 7.64ns
ST_9: stg_51 [1/1] 4.38ns
:12  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %C, float %tmp_5_i_1)

ST_9: tmp_5_i_2 [1/4] 5.70ns
:15  %tmp_5_i_2 = fmul float %A_read_9, %tmp_19

ST_9: tmp_5_i_3 [2/4] 5.70ns
:19  %tmp_5_i_3 = fmul float %A_read_10, %tmp_20

ST_9: tmp_5_i_4 [3/4] 5.70ns
:23  %tmp_5_i_4 = fmul float %A_read_11, %tmp_21

ST_9: tmp_22 [1/1] 1.94ns
:26  %tmp_22 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float 4.000000e+01, float 5.800000e+01, float 5.700000e+01, float 8.700000e+01, float 1.090000e+02, float 1.040000e+02, float 1.210000e+02, float 1.000000e+02, i3 %tmp_25)

ST_9: tmp_5_i_5 [4/4] 5.70ns
:27  %tmp_5_i_5 = fmul float %A_read_12, %tmp_22

ST_9: A_read_13 [1/1] 4.38ns
:29  %A_read_13 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A)


 <State 10>: 7.64ns
ST_10: stg_58 [1/1] 4.38ns
:16  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %C, float %tmp_5_i_2)

ST_10: tmp_5_i_3 [1/4] 5.70ns
:19  %tmp_5_i_3 = fmul float %A_read_10, %tmp_20

ST_10: tmp_5_i_4 [2/4] 5.70ns
:23  %tmp_5_i_4 = fmul float %A_read_11, %tmp_21

ST_10: tmp_5_i_5 [3/4] 5.70ns
:27  %tmp_5_i_5 = fmul float %A_read_12, %tmp_22

ST_10: tmp_23 [1/1] 1.94ns
:30  %tmp_23 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float 5.100000e+01, float 6.000000e+01, float 6.900000e+01, float 8.000000e+01, float 1.030000e+02, float 1.130000e+02, float 1.200000e+02, float 1.030000e+02, i3 %tmp_25)

ST_10: tmp_5_i_6 [4/4] 5.70ns
:31  %tmp_5_i_6 = fmul float %A_read_13, %tmp_23

ST_10: A_read_14 [1/1] 4.38ns
:33  %A_read_14 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A)


 <State 11>: 7.64ns
ST_11: stg_65 [1/1] 4.38ns
:20  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %C, float %tmp_5_i_3)

ST_11: tmp_5_i_4 [1/4] 5.70ns
:23  %tmp_5_i_4 = fmul float %A_read_11, %tmp_21

ST_11: tmp_5_i_5 [2/4] 5.70ns
:27  %tmp_5_i_5 = fmul float %A_read_12, %tmp_22

ST_11: tmp_5_i_6 [3/4] 5.70ns
:31  %tmp_5_i_6 = fmul float %A_read_13, %tmp_23

ST_11: tmp_24 [1/1] 1.94ns
:34  %tmp_24 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float 6.100000e+01, float 5.500000e+01, float 5.600000e+01, float 6.200000e+01, float 7.700000e+01, float 9.200000e+01, float 1.010000e+02, float 9.900000e+01, i3 %tmp_25)

ST_11: tmp_5_i_7 [4/4] 5.70ns
:35  %tmp_5_i_7 = fmul float %A_read_14, %tmp_24


 <State 12>: 5.70ns
ST_12: stg_71 [1/1] 4.38ns
:24  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %C, float %tmp_5_i_4)

ST_12: tmp_5_i_5 [1/4] 5.70ns
:27  %tmp_5_i_5 = fmul float %A_read_12, %tmp_22

ST_12: tmp_5_i_6 [2/4] 5.70ns
:31  %tmp_5_i_6 = fmul float %A_read_13, %tmp_23

ST_12: tmp_5_i_7 [3/4] 5.70ns
:35  %tmp_5_i_7 = fmul float %A_read_14, %tmp_24


 <State 13>: 5.70ns
ST_13: stg_75 [1/1] 4.38ns
:28  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %C, float %tmp_5_i_5)

ST_13: tmp_5_i_6 [1/4] 5.70ns
:31  %tmp_5_i_6 = fmul float %A_read_13, %tmp_23

ST_13: tmp_5_i_7 [2/4] 5.70ns
:35  %tmp_5_i_7 = fmul float %A_read_14, %tmp_24


 <State 14>: 5.70ns
ST_14: stg_78 [1/1] 4.38ns
:32  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %C, float %tmp_5_i_6)

ST_14: tmp_5_i_7 [1/4] 5.70ns
:35  %tmp_5_i_7 = fmul float %A_read_14, %tmp_24


 <State 15>: 4.38ns
ST_15: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_15: stg_81 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str8) nounwind

ST_15: tmp [1/1] 0.00ns
:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str8)

ST_15: stg_83 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind

ST_15: stg_84 [1/1] 4.38ns
:36  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %C, float %tmp_5_i_7)

ST_15: empty_8 [1/1] 0.00ns
:37  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str8, i32 %tmp)

ST_15: stg_86 [1/1] 0.00ns
:38  br label %0


 <State 16>: 0.00ns
ST_16: stg_87 [1/1] 0.00ns
DOT_Multiply_.exit2.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x9aa1e9fbb0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x9aa1e9e890; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_17        (specinterface    ) [ 00000000000000000]
stg_18        (specinterface    ) [ 00000000000000000]
stg_19        (br               ) [ 01111111111111110]
i_0_i_i       (phi              ) [ 00100000000000000]
exitcond1_i_i (icmp             ) [ 00111111111111110]
i             (add              ) [ 01111111111111110]
stg_23        (br               ) [ 00000000000000000]
tmp_25        (trunc            ) [ 00111111111100000]
A_read        (read             ) [ 00001111000000000]
tmp_s         (mux              ) [ 00000111000000000]
A_read_8      (read             ) [ 00000111100000000]
tmp_18        (mux              ) [ 00000011100000000]
A_read_9      (read             ) [ 00000011110000000]
tmp_19        (mux              ) [ 00000001110000000]
A_read_10     (read             ) [ 00100001111000000]
tmp_5_i       (fmul             ) [ 00000000100000000]
tmp_20        (mux              ) [ 00100000111000000]
A_read_11     (read             ) [ 00110000111100000]
stg_44        (write            ) [ 00000000000000000]
tmp_5_i_1     (fmul             ) [ 00000000010000000]
tmp_21        (mux              ) [ 00110000011100000]
A_read_12     (read             ) [ 00111000011110000]
stg_51        (write            ) [ 00000000000000000]
tmp_5_i_2     (fmul             ) [ 00100000001000000]
tmp_22        (mux              ) [ 00111000001110000]
A_read_13     (read             ) [ 00111100001111000]
stg_58        (write            ) [ 00000000000000000]
tmp_5_i_3     (fmul             ) [ 00010000000100000]
tmp_23        (mux              ) [ 00011100000111000]
A_read_14     (read             ) [ 00011110000111100]
stg_65        (write            ) [ 00000000000000000]
tmp_5_i_4     (fmul             ) [ 00001000000010000]
tmp_24        (mux              ) [ 00001110000011100]
stg_71        (write            ) [ 00000000000000000]
tmp_5_i_5     (fmul             ) [ 00000100000001000]
stg_75        (write            ) [ 00000000000000000]
tmp_5_i_6     (fmul             ) [ 00000010000000100]
stg_78        (write            ) [ 00000000000000000]
tmp_5_i_7     (fmul             ) [ 00000001000000010]
empty         (speclooptripcount) [ 00000000000000000]
stg_81        (specloopname     ) [ 00000000000000000]
tmp           (specregionbegin  ) [ 00000000000000000]
stg_83        (specpipeline     ) [ 00000000000000000]
stg_84        (write            ) [ 00000000000000000]
empty_8       (specregionend    ) [ 00000000000000000]
stg_86        (br               ) [ 01111111111111110]
stg_87        (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8float.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="grp_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/3 A_read_8/4 A_read_9/5 A_read_10/6 A_read_11/7 A_read_12/8 A_read_13/9 A_read_14/10 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="32" slack="1"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_44/8 stg_51/9 stg_58/10 stg_65/11 stg_71/12 stg_75/13 stg_78/14 stg_84/15 "/>
</bind>
</comp>

<comp id="149" class="1005" name="i_0_i_i_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="1"/>
<pin id="151" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_0_i_i_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="4" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_5_i/4 tmp_5_i_1/5 tmp_5_i_2/6 tmp_5_i_3/7 tmp_5_i_4/8 tmp_5_i_5/9 tmp_5_i_6/10 tmp_5_i_7/11 "/>
</bind>
</comp>

<comp id="165" class="1005" name="reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_read A_read_11 "/>
</bind>
</comp>

<comp id="170" class="1005" name="reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_read_8 A_read_12 "/>
</bind>
</comp>

<comp id="175" class="1005" name="reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_read_9 A_read_13 "/>
</bind>
</comp>

<comp id="180" class="1005" name="reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_read_10 A_read_14 "/>
</bind>
</comp>

<comp id="185" class="1005" name="reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_i tmp_5_i_1 tmp_5_i_2 tmp_5_i_3 tmp_5_i_4 tmp_5_i_5 tmp_5_i_6 tmp_5_i_7 "/>
</bind>
</comp>

<comp id="190" class="1004" name="exitcond1_i_i_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="0" index="1" bw="4" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i_i/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="i_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_25_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_s_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="32" slack="0"/>
<pin id="210" dir="0" index="3" bw="32" slack="0"/>
<pin id="211" dir="0" index="4" bw="32" slack="0"/>
<pin id="212" dir="0" index="5" bw="32" slack="0"/>
<pin id="213" dir="0" index="6" bw="32" slack="0"/>
<pin id="214" dir="0" index="7" bw="32" slack="0"/>
<pin id="215" dir="0" index="8" bw="32" slack="0"/>
<pin id="216" dir="0" index="9" bw="3" slack="2"/>
<pin id="217" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_18_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="32" slack="0"/>
<pin id="232" dir="0" index="3" bw="32" slack="0"/>
<pin id="233" dir="0" index="4" bw="32" slack="0"/>
<pin id="234" dir="0" index="5" bw="32" slack="0"/>
<pin id="235" dir="0" index="6" bw="32" slack="0"/>
<pin id="236" dir="0" index="7" bw="32" slack="0"/>
<pin id="237" dir="0" index="8" bw="32" slack="0"/>
<pin id="238" dir="0" index="9" bw="3" slack="3"/>
<pin id="239" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_19_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="32" slack="0"/>
<pin id="254" dir="0" index="3" bw="32" slack="0"/>
<pin id="255" dir="0" index="4" bw="32" slack="0"/>
<pin id="256" dir="0" index="5" bw="32" slack="0"/>
<pin id="257" dir="0" index="6" bw="32" slack="0"/>
<pin id="258" dir="0" index="7" bw="32" slack="0"/>
<pin id="259" dir="0" index="8" bw="32" slack="0"/>
<pin id="260" dir="0" index="9" bw="3" slack="4"/>
<pin id="261" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_19/6 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_20_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="0" index="2" bw="32" slack="0"/>
<pin id="276" dir="0" index="3" bw="32" slack="0"/>
<pin id="277" dir="0" index="4" bw="32" slack="0"/>
<pin id="278" dir="0" index="5" bw="32" slack="0"/>
<pin id="279" dir="0" index="6" bw="32" slack="0"/>
<pin id="280" dir="0" index="7" bw="32" slack="0"/>
<pin id="281" dir="0" index="8" bw="32" slack="0"/>
<pin id="282" dir="0" index="9" bw="3" slack="5"/>
<pin id="283" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_20/7 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_21_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="0" index="2" bw="32" slack="0"/>
<pin id="298" dir="0" index="3" bw="32" slack="0"/>
<pin id="299" dir="0" index="4" bw="32" slack="0"/>
<pin id="300" dir="0" index="5" bw="32" slack="0"/>
<pin id="301" dir="0" index="6" bw="32" slack="0"/>
<pin id="302" dir="0" index="7" bw="32" slack="0"/>
<pin id="303" dir="0" index="8" bw="32" slack="0"/>
<pin id="304" dir="0" index="9" bw="3" slack="6"/>
<pin id="305" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_21/8 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_22_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="0" index="2" bw="32" slack="0"/>
<pin id="320" dir="0" index="3" bw="32" slack="0"/>
<pin id="321" dir="0" index="4" bw="32" slack="0"/>
<pin id="322" dir="0" index="5" bw="32" slack="0"/>
<pin id="323" dir="0" index="6" bw="32" slack="0"/>
<pin id="324" dir="0" index="7" bw="32" slack="0"/>
<pin id="325" dir="0" index="8" bw="32" slack="0"/>
<pin id="326" dir="0" index="9" bw="3" slack="7"/>
<pin id="327" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_22/9 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_23_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="0" index="2" bw="32" slack="0"/>
<pin id="342" dir="0" index="3" bw="32" slack="0"/>
<pin id="343" dir="0" index="4" bw="32" slack="0"/>
<pin id="344" dir="0" index="5" bw="32" slack="0"/>
<pin id="345" dir="0" index="6" bw="32" slack="0"/>
<pin id="346" dir="0" index="7" bw="32" slack="0"/>
<pin id="347" dir="0" index="8" bw="32" slack="0"/>
<pin id="348" dir="0" index="9" bw="3" slack="8"/>
<pin id="349" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_23/10 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_24_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="0" index="2" bw="32" slack="0"/>
<pin id="364" dir="0" index="3" bw="32" slack="0"/>
<pin id="365" dir="0" index="4" bw="32" slack="0"/>
<pin id="366" dir="0" index="5" bw="32" slack="0"/>
<pin id="367" dir="0" index="6" bw="32" slack="0"/>
<pin id="368" dir="0" index="7" bw="32" slack="0"/>
<pin id="369" dir="0" index="8" bw="32" slack="0"/>
<pin id="370" dir="0" index="9" bw="3" slack="9"/>
<pin id="371" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_24/11 "/>
</bind>
</comp>

<comp id="382" class="1005" name="exitcond1_i_i_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="1"/>
<pin id="384" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1_i_i "/>
</bind>
</comp>

<comp id="386" class="1005" name="i_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="391" class="1005" name="tmp_25_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="2"/>
<pin id="393" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="403" class="1005" name="tmp_s_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="408" class="1005" name="tmp_18_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="413" class="1005" name="tmp_19_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="1"/>
<pin id="415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="418" class="1005" name="tmp_20_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="423" class="1005" name="tmp_21_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="428" class="1005" name="tmp_22_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="433" class="1005" name="tmp_23_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="438" class="1005" name="tmp_24_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="140"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="70" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="168"><net_src comp="136" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="173"><net_src comp="136" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="178"><net_src comp="136" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="183"><net_src comp="136" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="188"><net_src comp="161" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="194"><net_src comp="153" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="153" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="153" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="218"><net_src comp="20" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="219"><net_src comp="22" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="220"><net_src comp="24" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="221"><net_src comp="26" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="206" pin=4"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="206" pin=5"/></net>

<net id="224"><net_src comp="30" pin="0"/><net_sink comp="206" pin=6"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="206" pin=7"/></net>

<net id="226"><net_src comp="34" pin="0"/><net_sink comp="206" pin=8"/></net>

<net id="227"><net_src comp="206" pin="10"/><net_sink comp="161" pin=1"/></net>

<net id="240"><net_src comp="20" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="241"><net_src comp="36" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="242"><net_src comp="24" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="243"><net_src comp="38" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="244"><net_src comp="40" pin="0"/><net_sink comp="228" pin=4"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="228" pin=5"/></net>

<net id="246"><net_src comp="44" pin="0"/><net_sink comp="228" pin=6"/></net>

<net id="247"><net_src comp="46" pin="0"/><net_sink comp="228" pin=7"/></net>

<net id="248"><net_src comp="48" pin="0"/><net_sink comp="228" pin=8"/></net>

<net id="249"><net_src comp="228" pin="10"/><net_sink comp="161" pin=1"/></net>

<net id="262"><net_src comp="20" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="263"><net_src comp="50" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="264"><net_src comp="26" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="265"><net_src comp="22" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="266"><net_src comp="42" pin="0"/><net_sink comp="250" pin=4"/></net>

<net id="267"><net_src comp="52" pin="0"/><net_sink comp="250" pin=5"/></net>

<net id="268"><net_src comp="54" pin="0"/><net_sink comp="250" pin=6"/></net>

<net id="269"><net_src comp="56" pin="0"/><net_sink comp="250" pin=7"/></net>

<net id="270"><net_src comp="58" pin="0"/><net_sink comp="250" pin=8"/></net>

<net id="271"><net_src comp="250" pin="10"/><net_sink comp="161" pin=1"/></net>

<net id="284"><net_src comp="20" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="285"><net_src comp="22" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="286"><net_src comp="60" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="287"><net_src comp="30" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="288"><net_src comp="62" pin="0"/><net_sink comp="272" pin=4"/></net>

<net id="289"><net_src comp="64" pin="0"/><net_sink comp="272" pin=5"/></net>

<net id="290"><net_src comp="46" pin="0"/><net_sink comp="272" pin=6"/></net>

<net id="291"><net_src comp="66" pin="0"/><net_sink comp="272" pin=7"/></net>

<net id="292"><net_src comp="68" pin="0"/><net_sink comp="272" pin=8"/></net>

<net id="293"><net_src comp="272" pin="10"/><net_sink comp="161" pin=1"/></net>

<net id="306"><net_src comp="20" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="307"><net_src comp="30" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="308"><net_src comp="72" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="309"><net_src comp="74" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="310"><net_src comp="76" pin="0"/><net_sink comp="294" pin=4"/></net>

<net id="311"><net_src comp="78" pin="0"/><net_sink comp="294" pin=5"/></net>

<net id="312"><net_src comp="80" pin="0"/><net_sink comp="294" pin=6"/></net>

<net id="313"><net_src comp="82" pin="0"/><net_sink comp="294" pin=7"/></net>

<net id="314"><net_src comp="84" pin="0"/><net_sink comp="294" pin=8"/></net>

<net id="315"><net_src comp="294" pin="10"/><net_sink comp="161" pin=1"/></net>

<net id="328"><net_src comp="20" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="329"><net_src comp="74" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="330"><net_src comp="86" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="331"><net_src comp="88" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="332"><net_src comp="66" pin="0"/><net_sink comp="316" pin=4"/></net>

<net id="333"><net_src comp="90" pin="0"/><net_sink comp="316" pin=5"/></net>

<net id="334"><net_src comp="92" pin="0"/><net_sink comp="316" pin=6"/></net>

<net id="335"><net_src comp="94" pin="0"/><net_sink comp="316" pin=7"/></net>

<net id="336"><net_src comp="96" pin="0"/><net_sink comp="316" pin=8"/></net>

<net id="337"><net_src comp="316" pin="10"/><net_sink comp="161" pin=1"/></net>

<net id="350"><net_src comp="20" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="351"><net_src comp="76" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="352"><net_src comp="98" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="353"><net_src comp="100" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="354"><net_src comp="102" pin="0"/><net_sink comp="338" pin=4"/></net>

<net id="355"><net_src comp="82" pin="0"/><net_sink comp="338" pin=5"/></net>

<net id="356"><net_src comp="104" pin="0"/><net_sink comp="338" pin=6"/></net>

<net id="357"><net_src comp="106" pin="0"/><net_sink comp="338" pin=7"/></net>

<net id="358"><net_src comp="82" pin="0"/><net_sink comp="338" pin=8"/></net>

<net id="359"><net_src comp="338" pin="10"/><net_sink comp="161" pin=1"/></net>

<net id="372"><net_src comp="20" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="373"><net_src comp="108" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="374"><net_src comp="54" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="375"><net_src comp="64" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="376"><net_src comp="110" pin="0"/><net_sink comp="360" pin=4"/></net>

<net id="377"><net_src comp="112" pin="0"/><net_sink comp="360" pin=5"/></net>

<net id="378"><net_src comp="48" pin="0"/><net_sink comp="360" pin=6"/></net>

<net id="379"><net_src comp="114" pin="0"/><net_sink comp="360" pin=7"/></net>

<net id="380"><net_src comp="116" pin="0"/><net_sink comp="360" pin=8"/></net>

<net id="381"><net_src comp="360" pin="10"/><net_sink comp="161" pin=1"/></net>

<net id="385"><net_src comp="190" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="196" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="394"><net_src comp="202" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="206" pin=9"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="228" pin=9"/></net>

<net id="397"><net_src comp="391" pin="1"/><net_sink comp="250" pin=9"/></net>

<net id="398"><net_src comp="391" pin="1"/><net_sink comp="272" pin=9"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="294" pin=9"/></net>

<net id="400"><net_src comp="391" pin="1"/><net_sink comp="316" pin=9"/></net>

<net id="401"><net_src comp="391" pin="1"/><net_sink comp="338" pin=9"/></net>

<net id="402"><net_src comp="391" pin="1"/><net_sink comp="360" pin=9"/></net>

<net id="406"><net_src comp="206" pin="10"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="411"><net_src comp="228" pin="10"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="416"><net_src comp="250" pin="10"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="421"><net_src comp="272" pin="10"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="426"><net_src comp="294" pin="10"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="431"><net_src comp="316" pin="10"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="436"><net_src comp="338" pin="10"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="441"><net_src comp="360" pin="10"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="161" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {}
	Port: C | {8 9 10 11 12 13 14 15 }
  - Chain level:
	State 1
	State 2
		exitcond1_i_i : 1
		i : 1
		stg_23 : 2
		tmp_25 : 1
	State 3
	State 4
		tmp_5_i : 1
	State 5
		tmp_5_i_1 : 1
	State 6
		tmp_5_i_2 : 1
	State 7
		tmp_5_i_3 : 1
	State 8
		tmp_5_i_4 : 1
	State 9
		tmp_5_i_5 : 1
	State 10
		tmp_5_i_6 : 1
	State 11
		tmp_5_i_7 : 1
	State 12
	State 13
	State 14
	State 15
		empty_8 : 1
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |     tmp_s_fu_206     |    0    |    32   |    64   |
|          |     tmp_18_fu_228    |    0    |    32   |    64   |
|          |     tmp_19_fu_250    |    0    |    32   |    64   |
|    mux   |     tmp_20_fu_272    |    0    |    32   |    64   |
|          |     tmp_21_fu_294    |    0    |    32   |    64   |
|          |     tmp_22_fu_316    |    0    |    32   |    64   |
|          |     tmp_23_fu_338    |    0    |    32   |    64   |
|          |     tmp_24_fu_360    |    0    |    32   |    64   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_161      |    3    |   143   |   321   |
|----------|----------------------|---------|---------|---------|
|    add   |       i_fu_196       |    0    |    0    |    4    |
|----------|----------------------|---------|---------|---------|
|   icmp   | exitcond1_i_i_fu_190 |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|   read   |    grp_read_fu_136   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   write  |   grp_write_fu_142   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |     tmp_25_fu_202    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    3    |   399   |   839   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|exitcond1_i_i_reg_382|    1   |
|   i_0_i_i_reg_149   |    4   |
|      i_reg_386      |    4   |
|       reg_165       |   32   |
|       reg_170       |   32   |
|       reg_175       |   32   |
|       reg_180       |   32   |
|       reg_185       |   32   |
|    tmp_18_reg_408   |   32   |
|    tmp_19_reg_413   |   32   |
|    tmp_20_reg_418   |   32   |
|    tmp_21_reg_423   |   32   |
|    tmp_22_reg_428   |   32   |
|    tmp_23_reg_433   |   32   |
|    tmp_24_reg_438   |   32   |
|    tmp_25_reg_391   |    3   |
|    tmp_s_reg_403    |   32   |
+---------------------+--------+
|        Total        |   428  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_161 |  p0  |   4  |  32  |   128  ||    32   |
| grp_fu_161 |  p1  |  16  |  32  |   512  ||   160   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   640  ||  3.806  ||   192   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   399  |   839  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   192  |
|  Register |    -   |    -   |   428  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   827  |  1031  |
+-----------+--------+--------+--------+--------+
