Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Feb  6 13:58:09 2025
| Host         : DESKTOP-AJ4R02H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Max4Bit8To1_timing_summary_routed.rpt -pb Max4Bit8To1_timing_summary_routed.pb -rpx Max4Bit8To1_timing_summary_routed.rpx -warn_on_violation
| Design       : Max4Bit8To1
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s0[0]
                            (input port)
  Destination:            out0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.606ns  (logic 3.427ns (51.872%)  route 3.180ns (48.128%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  s0[0] (IN)
                         net (fo=0)                   0.000     0.000    s0[0]
    N18                  IBUF (Prop_ibuf_I_O)         0.775     0.775 r  s0_IBUF[0]_inst/O
                         net (fo=8, routed)           1.518     2.292    s0_IBUF[0]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.097     2.389 r  out0_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.389    out0_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y19          MUXF7 (Prop_muxf7_I1_O)      0.188     2.577 r  out0_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.662     4.239    out0_OBUF[1]
    J17                  OBUF (Prop_obuf_I_O)         2.367     6.606 r  out0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.606    out0[1]
    J17                                                               r  out0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i0[0]
                            (input port)
  Destination:            out0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.568ns  (logic 3.419ns (52.052%)  route 3.149ns (47.948%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  i0[0] (IN)
                         net (fo=0)                   0.000     0.000    i0[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  i0_IBUF[0]_inst/O
                         net (fo=1, routed)           1.480     2.265    i0_IBUF[0]
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.097     2.362 r  out0_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.362    out0_OBUF[0]_inst_i_2_n_0
    SLICE_X0Y19          MUXF7 (Prop_muxf7_I0_O)      0.163     2.525 r  out0_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.669     4.195    out0_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         2.373     6.568 r  out0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.568    out0[0]
    J18                                                               r  out0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i1[2]
                            (input port)
  Destination:            out0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.532ns  (logic 3.425ns (52.436%)  route 3.107ns (47.564%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  i1[2] (IN)
                         net (fo=0)                   0.000     0.000    i1[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.793     0.793 r  i1_IBUF[2]_inst/O
                         net (fo=1, routed)           1.426     2.219    i1_IBUF[2]
    SLICE_X1Y19          LUT6 (Prop_lut6_I3_O)        0.097     2.316 r  out0_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.316    out0_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y19          MUXF7 (Prop_muxf7_I0_O)      0.163     2.479 r  out0_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.681     4.160    out0_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         2.372     6.532 r  out0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.532    out0[2]
    J19                                                               r  out0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s0[1]
                            (input port)
  Destination:            out0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.522ns  (logic 3.439ns (52.738%)  route 3.082ns (47.262%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  s0[1] (IN)
                         net (fo=0)                   0.000     0.000    s0[1]
    K18                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  s0_IBUF[1]_inst/O
                         net (fo=8, routed)           1.408     2.206    s0_IBUF[1]
    SLICE_X1Y19          LUT6 (Prop_lut6_I2_O)        0.097     2.303 r  out0_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.303    out0_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y19          MUXF7 (Prop_muxf7_I1_O)      0.188     2.491 r  out0_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.674     4.165    out0_OBUF[3]
    K19                  OBUF (Prop_obuf_I_O)         2.356     6.522 r  out0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.522    out0[3]
    K19                                                               r  out0[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i5[1]
                            (input port)
  Destination:            out0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.416ns  (logic 1.473ns (60.958%)  route 0.943ns (39.042%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  i5[1] (IN)
                         net (fo=0)                   0.000     0.000    i5[1]
    R18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  i5_IBUF[1]_inst/O
                         net (fo=1, routed)           0.358     0.518    i5_IBUF[1]
    SLICE_X0Y19          LUT6 (Prop_lut6_I3_O)        0.045     0.563 r  out0_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.563    out0_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y19          MUXF7 (Prop_muxf7_I1_O)      0.074     0.637 r  out0_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.585     1.222    out0_OBUF[1]
    J17                  OBUF (Prop_obuf_I_O)         1.194     2.416 r  out0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.416    out0[1]
    J17                                                               r  out0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i3[3]
                            (input port)
  Destination:            out0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.467ns (60.414%)  route 0.961ns (39.586%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i3[3] (IN)
                         net (fo=0)                   0.000     0.000    i3[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  i3_IBUF[3]_inst/O
                         net (fo=1, routed)           0.383     0.551    i3_IBUF[3]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.045     0.596 r  out0_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.596    out0_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y19          MUXF7 (Prop_muxf7_I0_O)      0.071     0.667 r  out0_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.578     1.245    out0_OBUF[3]
    K19                  OBUF (Prop_obuf_I_O)         1.183     2.428 r  out0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.428    out0[3]
    K19                                                               r  out0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i6[0]
                            (input port)
  Destination:            out0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.436ns  (logic 1.460ns (59.911%)  route 0.977ns (40.089%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  i6[0] (IN)
                         net (fo=0)                   0.000     0.000    i6[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.152     0.152 r  i6_IBUF[0]_inst/O
                         net (fo=1, routed)           0.392     0.544    i6_IBUF[0]
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.045     0.589 r  out0_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.589    out0_OBUF[0]_inst_i_3_n_0
    SLICE_X0Y19          MUXF7 (Prop_muxf7_I1_O)      0.065     0.654 r  out0_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.584     1.238    out0_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.198     2.436 r  out0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.436    out0[0]
    J18                                                               r  out0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i5[2]
                            (input port)
  Destination:            out0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.449ns  (logic 1.480ns (60.438%)  route 0.969ns (39.562%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  i5[2] (IN)
                         net (fo=0)                   0.000     0.000    i5[2]
    P18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i5_IBUF[2]_inst/O
                         net (fo=1, routed)           0.378     0.551    i5_IBUF[2]
    SLICE_X1Y19          LUT6 (Prop_lut6_I3_O)        0.045     0.596 r  out0_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.596    out0_OBUF[2]_inst_i_3_n_0
    SLICE_X1Y19          MUXF7 (Prop_muxf7_I1_O)      0.065     0.661 r  out0_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.591     1.252    out0_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.197     2.449 r  out0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.449    out0[2]
    J19                                                               r  out0[2] (OUT)
  -------------------------------------------------------------------    -------------------





