#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n3841.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n4971.in[1] (.names)                                             0.100    15.197
n4971.out[0] (.names)                                            0.235    15.432
n4972.in[2] (.names)                                             0.100    15.532
n4972.out[0] (.names)                                            0.235    15.767
n4467.in[3] (.names)                                             0.100    15.867
n4467.out[0] (.names)                                            0.235    16.102
n4616.in[0] (.names)                                             0.489    16.591
n4616.out[0] (.names)                                            0.235    16.826
n4006.in[3] (.names)                                             0.100    16.926
n4006.out[0] (.names)                                            0.235    17.161
n4626.in[0] (.names)                                             0.481    17.642
n4626.out[0] (.names)                                            0.235    17.877
n4627.in[0] (.names)                                             0.100    17.977
n4627.out[0] (.names)                                            0.235    18.212
n4456.in[0] (.names)                                             0.100    18.312
n4456.out[0] (.names)                                            0.235    18.547
n4961.in[2] (.names)                                             0.472    19.019
n4961.out[0] (.names)                                            0.235    19.254
n4960.in[1] (.names)                                             0.100    19.354
n4960.out[0] (.names)                                            0.235    19.589
n4449.in[1] (.names)                                             0.477    20.066
n4449.out[0] (.names)                                            0.235    20.301
n1358.in[0] (.names)                                             1.449    21.750
n1358.out[0] (.names)                                            0.235    21.985
n3840.in[0] (.names)                                             0.777    22.761
n3840.out[0] (.names)                                            0.235    22.996
n3841.D[0] (.latch)                                              1.018    24.015
data arrival time                                                         24.015

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3841.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -24.015
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.038


#Path 2
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n1093.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n3984.in[0] (.names)                                             0.769    14.995
n3984.out[0] (.names)                                            0.235    15.230
n3988.in[1] (.names)                                             0.100    15.330
n3988.out[0] (.names)                                            0.235    15.565
n3990.in[0] (.names)                                             0.100    15.665
n3990.out[0] (.names)                                            0.235    15.900
n3991.in[1] (.names)                                             0.100    16.000
n3991.out[0] (.names)                                            0.235    16.235
n3992.in[0] (.names)                                             0.481    16.716
n3992.out[0] (.names)                                            0.235    16.951
n4228.in[2] (.names)                                             0.100    17.051
n4228.out[0] (.names)                                            0.235    17.286
n4229.in[1] (.names)                                             0.100    17.386
n4229.out[0] (.names)                                            0.235    17.621
n3876.in[0] (.names)                                             0.100    17.721
n3876.out[0] (.names)                                            0.235    17.956
n4246.in[1] (.names)                                             0.489    18.445
n4246.out[0] (.names)                                            0.235    18.680
n1438.in[1] (.names)                                             0.100    18.780
n1438.out[0] (.names)                                            0.235    19.015
n3484.in[1] (.names)                                             0.769    19.784
n3484.out[0] (.names)                                            0.235    20.019
n3485.in[2] (.names)                                             0.342    20.361
n3485.out[0] (.names)                                            0.235    20.596
n3487.in[0] (.names)                                             0.100    20.696
n3487.out[0] (.names)                                            0.235    20.931
n3509.in[1] (.names)                                             0.336    21.267
n3509.out[0] (.names)                                            0.235    21.502
n3399.in[0] (.names)                                             0.100    21.602
n3399.out[0] (.names)                                            0.235    21.837
n3401.in[0] (.names)                                             0.100    21.937
n3401.out[0] (.names)                                            0.235    22.172
n3404.in[0] (.names)                                             0.100    22.272
n3404.out[0] (.names)                                            0.235    22.507
n3166.in[0] (.names)                                             0.100    22.607
n3166.out[0] (.names)                                            0.235    22.842
n1093.D[0] (.latch)                                              1.162    24.004
data arrival time                                                         24.004

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1093.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -24.004
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.027


#Path 3
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n4502.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n5239.in[3] (.names)                                             0.100    15.197
n5239.out[0] (.names)                                            0.235    15.432
n5325.in[2] (.names)                                             0.621    16.053
n5325.out[0] (.names)                                            0.235    16.288
n5326.in[0] (.names)                                             0.485    16.772
n5326.out[0] (.names)                                            0.235    17.007
n5327.in[0] (.names)                                             0.100    17.107
n5327.out[0] (.names)                                            0.235    17.342
n5328.in[0] (.names)                                             0.100    17.442
n5328.out[0] (.names)                                            0.235    17.677
n5367.in[0] (.names)                                             0.100    17.777
n5367.out[0] (.names)                                            0.235    18.012
n5369.in[1] (.names)                                             0.100    18.112
n5369.out[0] (.names)                                            0.235    18.347
n5331.in[3] (.names)                                             0.100    18.447
n5331.out[0] (.names)                                            0.235    18.682
n5374.in[1] (.names)                                             0.100    18.782
n5374.out[0] (.names)                                            0.235    19.017
n5362.in[0] (.names)                                             0.100    19.117
n5362.out[0] (.names)                                            0.235    19.352
n5363.in[2] (.names)                                             0.482    19.835
n5363.out[0] (.names)                                            0.235    20.070
n5364.in[0] (.names)                                             0.100    20.170
n5364.out[0] (.names)                                            0.235    20.405
n5376.in[1] (.names)                                             0.488    20.893
n5376.out[0] (.names)                                            0.235    21.128
n5377.in[0] (.names)                                             0.100    21.228
n5377.out[0] (.names)                                            0.235    21.463
n5378.in[0] (.names)                                             0.100    21.563
n5378.out[0] (.names)                                            0.235    21.798
n3862.in[0] (.names)                                             0.100    21.898
n3862.out[0] (.names)                                            0.235    22.133
n4501.in[0] (.names)                                             0.343    22.476
n4501.out[0] (.names)                                            0.235    22.711
n4502.D[0] (.latch)                                              1.007    23.718
data arrival time                                                         23.718

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4502.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.718
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.742


#Path 4
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n4536.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n4971.in[1] (.names)                                             0.100    15.197
n4971.out[0] (.names)                                            0.235    15.432
n4972.in[2] (.names)                                             0.100    15.532
n4972.out[0] (.names)                                            0.235    15.767
n4467.in[3] (.names)                                             0.100    15.867
n4467.out[0] (.names)                                            0.235    16.102
n4616.in[0] (.names)                                             0.489    16.591
n4616.out[0] (.names)                                            0.235    16.826
n4006.in[3] (.names)                                             0.100    16.926
n4006.out[0] (.names)                                            0.235    17.161
n4626.in[0] (.names)                                             0.481    17.642
n4626.out[0] (.names)                                            0.235    17.877
n4627.in[0] (.names)                                             0.100    17.977
n4627.out[0] (.names)                                            0.235    18.212
n4456.in[0] (.names)                                             0.100    18.312
n4456.out[0] (.names)                                            0.235    18.547
n4961.in[2] (.names)                                             0.472    19.019
n4961.out[0] (.names)                                            0.235    19.254
n4960.in[1] (.names)                                             0.100    19.354
n4960.out[0] (.names)                                            0.235    19.589
n4449.in[1] (.names)                                             0.477    20.066
n4449.out[0] (.names)                                            0.235    20.301
n1358.in[0] (.names)                                             1.449    21.750
n1358.out[0] (.names)                                            0.235    21.985
n3840.in[0] (.names)                                             0.777    22.761
n3840.out[0] (.names)                                            0.235    22.996
n4461.in[0] (.names)                                             0.100    23.096
n4461.out[0] (.names)                                            0.235    23.331
n4535.in[0] (.names)                                             0.100    23.431
n4535.out[0] (.names)                                            0.235    23.666
n4536.D[0] (.latch)                                              0.000    23.666
data arrival time                                                         23.666

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4536.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.666
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.690


#Path 5
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n4462.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n4971.in[1] (.names)                                             0.100    15.197
n4971.out[0] (.names)                                            0.235    15.432
n4972.in[2] (.names)                                             0.100    15.532
n4972.out[0] (.names)                                            0.235    15.767
n4467.in[3] (.names)                                             0.100    15.867
n4467.out[0] (.names)                                            0.235    16.102
n4616.in[0] (.names)                                             0.489    16.591
n4616.out[0] (.names)                                            0.235    16.826
n4006.in[3] (.names)                                             0.100    16.926
n4006.out[0] (.names)                                            0.235    17.161
n4626.in[0] (.names)                                             0.481    17.642
n4626.out[0] (.names)                                            0.235    17.877
n4627.in[0] (.names)                                             0.100    17.977
n4627.out[0] (.names)                                            0.235    18.212
n4456.in[0] (.names)                                             0.100    18.312
n4456.out[0] (.names)                                            0.235    18.547
n4961.in[2] (.names)                                             0.472    19.019
n4961.out[0] (.names)                                            0.235    19.254
n4960.in[1] (.names)                                             0.100    19.354
n4960.out[0] (.names)                                            0.235    19.589
n4449.in[1] (.names)                                             0.477    20.066
n4449.out[0] (.names)                                            0.235    20.301
n1358.in[0] (.names)                                             1.449    21.750
n1358.out[0] (.names)                                            0.235    21.985
n3840.in[0] (.names)                                             0.777    22.761
n3840.out[0] (.names)                                            0.235    22.996
n4461.in[0] (.names)                                             0.100    23.096
n4461.out[0] (.names)                                            0.235    23.331
n4462.D[0] (.latch)                                              0.335    23.666
data arrival time                                                         23.666

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4462.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.666
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.690


#Path 6
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n3407.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n3984.in[0] (.names)                                             0.769    14.995
n3984.out[0] (.names)                                            0.235    15.230
n3988.in[1] (.names)                                             0.100    15.330
n3988.out[0] (.names)                                            0.235    15.565
n3990.in[0] (.names)                                             0.100    15.665
n3990.out[0] (.names)                                            0.235    15.900
n3991.in[1] (.names)                                             0.100    16.000
n3991.out[0] (.names)                                            0.235    16.235
n3992.in[0] (.names)                                             0.481    16.716
n3992.out[0] (.names)                                            0.235    16.951
n4228.in[2] (.names)                                             0.100    17.051
n4228.out[0] (.names)                                            0.235    17.286
n4229.in[1] (.names)                                             0.100    17.386
n4229.out[0] (.names)                                            0.235    17.621
n3876.in[0] (.names)                                             0.100    17.721
n3876.out[0] (.names)                                            0.235    17.956
n4246.in[1] (.names)                                             0.489    18.445
n4246.out[0] (.names)                                            0.235    18.680
n1438.in[1] (.names)                                             0.100    18.780
n1438.out[0] (.names)                                            0.235    19.015
n3484.in[1] (.names)                                             0.769    19.784
n3484.out[0] (.names)                                            0.235    20.019
n3485.in[2] (.names)                                             0.342    20.361
n3485.out[0] (.names)                                            0.235    20.596
n3487.in[0] (.names)                                             0.100    20.696
n3487.out[0] (.names)                                            0.235    20.931
n3509.in[1] (.names)                                             0.336    21.267
n3509.out[0] (.names)                                            0.235    21.502
n3399.in[0] (.names)                                             0.100    21.602
n3399.out[0] (.names)                                            0.235    21.837
n3401.in[0] (.names)                                             0.100    21.937
n3401.out[0] (.names)                                            0.235    22.172
n3404.in[0] (.names)                                             0.100    22.272
n3404.out[0] (.names)                                            0.235    22.507
n3166.in[0] (.names)                                             0.100    22.607
n3166.out[0] (.names)                                            0.235    22.842
n3407.D[0] (.latch)                                              0.574    23.416
data arrival time                                                         23.416

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3407.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.416
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.440


#Path 7
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n9759.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n5239.in[3] (.names)                                             0.100    15.197
n5239.out[0] (.names)                                            0.235    15.432
n5325.in[2] (.names)                                             0.621    16.053
n5325.out[0] (.names)                                            0.235    16.288
n9753.in[1] (.names)                                             0.100    16.388
n9753.out[0] (.names)                                            0.235    16.623
n9754.in[0] (.names)                                             0.100    16.723
n9754.out[0] (.names)                                            0.235    16.958
n9747.in[0] (.names)                                             0.100    17.058
n9747.out[0] (.names)                                            0.235    17.293
n9748.in[1] (.names)                                             0.919    18.212
n9748.out[0] (.names)                                            0.235    18.447
n9758.in[2] (.names)                                             0.100    18.547
n9758.out[0] (.names)                                            0.235    18.782
n9780.in[1] (.names)                                             0.100    18.882
n9780.out[0] (.names)                                            0.235    19.117
n9453.in[0] (.names)                                             0.100    19.217
n9453.out[0] (.names)                                            0.235    19.452
n9792.in[0] (.names)                                             0.100    19.552
n9792.out[0] (.names)                                            0.235    19.787
n9798.in[0] (.names)                                             0.489    20.276
n9798.out[0] (.names)                                            0.235    20.511
n9799.in[0] (.names)                                             0.100    20.611
n9799.out[0] (.names)                                            0.235    20.846
n9700.in[0] (.names)                                             0.100    20.946
n9700.out[0] (.names)                                            0.235    21.181
n9394.in[0] (.names)                                             0.100    21.281
n9394.out[0] (.names)                                            0.235    21.516
n9800.in[0] (.names)                                             0.100    21.616
n9800.out[0] (.names)                                            0.235    21.851
n9420.in[1] (.names)                                             0.100    21.951
n9420.out[0] (.names)                                            0.235    22.186
n9759.D[0] (.latch)                                              1.154    23.339
data arrival time                                                         23.339

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9759.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.339
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.363


#Path 8
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n5340.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n5239.in[3] (.names)                                             0.100    15.197
n5239.out[0] (.names)                                            0.235    15.432
n5325.in[2] (.names)                                             0.621    16.053
n5325.out[0] (.names)                                            0.235    16.288
n5326.in[0] (.names)                                             0.485    16.772
n5326.out[0] (.names)                                            0.235    17.007
n5327.in[0] (.names)                                             0.100    17.107
n5327.out[0] (.names)                                            0.235    17.342
n5328.in[0] (.names)                                             0.100    17.442
n5328.out[0] (.names)                                            0.235    17.677
n5367.in[0] (.names)                                             0.100    17.777
n5367.out[0] (.names)                                            0.235    18.012
n5369.in[1] (.names)                                             0.100    18.112
n5369.out[0] (.names)                                            0.235    18.347
n5331.in[3] (.names)                                             0.100    18.447
n5331.out[0] (.names)                                            0.235    18.682
n5374.in[1] (.names)                                             0.100    18.782
n5374.out[0] (.names)                                            0.235    19.017
n5362.in[0] (.names)                                             0.100    19.117
n5362.out[0] (.names)                                            0.235    19.352
n5592.in[1] (.names)                                             0.481    19.834
n5592.out[0] (.names)                                            0.235    20.069
n5595.in[1] (.names)                                             0.100    20.169
n5595.out[0] (.names)                                            0.235    20.404
n5599.in[0] (.names)                                             0.100    20.504
n5599.out[0] (.names)                                            0.235    20.739
n5600.in[2] (.names)                                             0.100    20.839
n5600.out[0] (.names)                                            0.235    21.074
n5596.in[1] (.names)                                             0.100    21.174
n5596.out[0] (.names)                                            0.235    21.409
n4498.in[1] (.names)                                             0.332    21.741
n4498.out[0] (.names)                                            0.235    21.976
n5635.in[0] (.names)                                             0.100    22.076
n5635.out[0] (.names)                                            0.235    22.311
n3850.in[0] (.names)                                             0.100    22.411
n3850.out[0] (.names)                                            0.235    22.646
n4490.in[0] (.names)                                             0.100    22.746
n4490.out[0] (.names)                                            0.235    22.981
n5340.D[0] (.latch)                                              0.335    23.316
data arrival time                                                         23.316

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5340.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.316
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.340


#Path 9
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n4491.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n5239.in[3] (.names)                                             0.100    15.197
n5239.out[0] (.names)                                            0.235    15.432
n5325.in[2] (.names)                                             0.621    16.053
n5325.out[0] (.names)                                            0.235    16.288
n5326.in[0] (.names)                                             0.485    16.772
n5326.out[0] (.names)                                            0.235    17.007
n5327.in[0] (.names)                                             0.100    17.107
n5327.out[0] (.names)                                            0.235    17.342
n5328.in[0] (.names)                                             0.100    17.442
n5328.out[0] (.names)                                            0.235    17.677
n5367.in[0] (.names)                                             0.100    17.777
n5367.out[0] (.names)                                            0.235    18.012
n5369.in[1] (.names)                                             0.100    18.112
n5369.out[0] (.names)                                            0.235    18.347
n5331.in[3] (.names)                                             0.100    18.447
n5331.out[0] (.names)                                            0.235    18.682
n5374.in[1] (.names)                                             0.100    18.782
n5374.out[0] (.names)                                            0.235    19.017
n5362.in[0] (.names)                                             0.100    19.117
n5362.out[0] (.names)                                            0.235    19.352
n5592.in[1] (.names)                                             0.481    19.834
n5592.out[0] (.names)                                            0.235    20.069
n5595.in[1] (.names)                                             0.100    20.169
n5595.out[0] (.names)                                            0.235    20.404
n5599.in[0] (.names)                                             0.100    20.504
n5599.out[0] (.names)                                            0.235    20.739
n5600.in[2] (.names)                                             0.100    20.839
n5600.out[0] (.names)                                            0.235    21.074
n5596.in[1] (.names)                                             0.100    21.174
n5596.out[0] (.names)                                            0.235    21.409
n4498.in[1] (.names)                                             0.332    21.741
n4498.out[0] (.names)                                            0.235    21.976
n5635.in[0] (.names)                                             0.100    22.076
n5635.out[0] (.names)                                            0.235    22.311
n3850.in[0] (.names)                                             0.100    22.411
n3850.out[0] (.names)                                            0.235    22.646
n4490.in[0] (.names)                                             0.100    22.746
n4490.out[0] (.names)                                            0.235    22.981
n4491.D[0] (.latch)                                              0.335    23.316
data arrival time                                                         23.316

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4491.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.316
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.340


#Path 10
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n3168.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n3984.in[0] (.names)                                             0.769    14.995
n3984.out[0] (.names)                                            0.235    15.230
n3988.in[1] (.names)                                             0.100    15.330
n3988.out[0] (.names)                                            0.235    15.565
n3990.in[0] (.names)                                             0.100    15.665
n3990.out[0] (.names)                                            0.235    15.900
n3991.in[1] (.names)                                             0.100    16.000
n3991.out[0] (.names)                                            0.235    16.235
n3992.in[0] (.names)                                             0.481    16.716
n3992.out[0] (.names)                                            0.235    16.951
n4228.in[2] (.names)                                             0.100    17.051
n4228.out[0] (.names)                                            0.235    17.286
n4229.in[1] (.names)                                             0.100    17.386
n4229.out[0] (.names)                                            0.235    17.621
n3876.in[0] (.names)                                             0.100    17.721
n3876.out[0] (.names)                                            0.235    17.956
n4246.in[1] (.names)                                             0.489    18.445
n4246.out[0] (.names)                                            0.235    18.680
n1438.in[1] (.names)                                             0.100    18.780
n1438.out[0] (.names)                                            0.235    19.015
n3484.in[1] (.names)                                             0.769    19.784
n3484.out[0] (.names)                                            0.235    20.019
n3485.in[2] (.names)                                             0.342    20.361
n3485.out[0] (.names)                                            0.235    20.596
n3487.in[0] (.names)                                             0.100    20.696
n3487.out[0] (.names)                                            0.235    20.931
n3509.in[1] (.names)                                             0.336    21.267
n3509.out[0] (.names)                                            0.235    21.502
n3399.in[0] (.names)                                             0.100    21.602
n3399.out[0] (.names)                                            0.235    21.837
n3167.in[0] (.names)                                             0.489    22.326
n3167.out[0] (.names)                                            0.235    22.561
n3168.D[0] (.latch)                                              0.724    23.285
data arrival time                                                         23.285

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3168.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.285
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.309


#Path 11
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n7201.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n3984.in[0] (.names)                                             0.769    14.995
n3984.out[0] (.names)                                            0.235    15.230
n3988.in[1] (.names)                                             0.100    15.330
n3988.out[0] (.names)                                            0.235    15.565
n3990.in[0] (.names)                                             0.100    15.665
n3990.out[0] (.names)                                            0.235    15.900
n3991.in[1] (.names)                                             0.100    16.000
n3991.out[0] (.names)                                            0.235    16.235
n3992.in[0] (.names)                                             0.481    16.716
n3992.out[0] (.names)                                            0.235    16.951
n4228.in[2] (.names)                                             0.100    17.051
n4228.out[0] (.names)                                            0.235    17.286
n4229.in[1] (.names)                                             0.100    17.386
n4229.out[0] (.names)                                            0.235    17.621
n3863.in[0] (.names)                                             0.100    17.721
n3863.out[0] (.names)                                            0.235    17.956
n4190.in[3] (.names)                                             0.483    18.440
n4190.out[0] (.names)                                            0.235    18.675
n4185.in[0] (.names)                                             0.490    19.165
n4185.out[0] (.names)                                            0.235    19.400
n4215.in[2] (.names)                                             0.488    19.888
n4215.out[0] (.names)                                            0.235    20.123
n4199.in[1] (.names)                                             0.471    20.594
n4199.out[0] (.names)                                            0.235    20.829
n4160.in[0] (.names)                                             0.787    21.615
n4160.out[0] (.names)                                            0.235    21.850
n4161.in[0] (.names)                                             0.100    21.950
n4161.out[0] (.names)                                            0.235    22.185
n4164.in[0] (.names)                                             0.100    22.285
n4164.out[0] (.names)                                            0.235    22.520
n7201.D[0] (.latch)                                              0.725    23.246
data arrival time                                                         23.246

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7201.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.246
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.269


#Path 12
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n1768.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n3984.in[0] (.names)                                             0.769    14.995
n3984.out[0] (.names)                                            0.235    15.230
n3988.in[1] (.names)                                             0.100    15.330
n3988.out[0] (.names)                                            0.235    15.565
n3990.in[0] (.names)                                             0.100    15.665
n3990.out[0] (.names)                                            0.235    15.900
n3991.in[1] (.names)                                             0.100    16.000
n3991.out[0] (.names)                                            0.235    16.235
n3992.in[0] (.names)                                             0.481    16.716
n3992.out[0] (.names)                                            0.235    16.951
n4228.in[2] (.names)                                             0.100    17.051
n4228.out[0] (.names)                                            0.235    17.286
n4229.in[1] (.names)                                             0.100    17.386
n4229.out[0] (.names)                                            0.235    17.621
n3876.in[0] (.names)                                             0.100    17.721
n3876.out[0] (.names)                                            0.235    17.956
n4246.in[1] (.names)                                             0.489    18.445
n4246.out[0] (.names)                                            0.235    18.680
n1438.in[1] (.names)                                             0.100    18.780
n1438.out[0] (.names)                                            0.235    19.015
n3484.in[1] (.names)                                             0.769    19.784
n3484.out[0] (.names)                                            0.235    20.019
n3485.in[2] (.names)                                             0.342    20.361
n3485.out[0] (.names)                                            0.235    20.596
n3487.in[0] (.names)                                             0.100    20.696
n3487.out[0] (.names)                                            0.235    20.931
n3509.in[1] (.names)                                             0.336    21.267
n3509.out[0] (.names)                                            0.235    21.502
n3399.in[0] (.names)                                             0.100    21.602
n3399.out[0] (.names)                                            0.235    21.837
n3167.in[0] (.names)                                             0.489    22.326
n3167.out[0] (.names)                                            0.235    22.561
n2092.in[0] (.names)                                             0.100    22.661
n2092.out[0] (.names)                                            0.235    22.896
n1768.D[0] (.latch)                                              0.335    23.231
data arrival time                                                         23.231

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1768.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.231
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.255


#Path 13
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n1394.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n3984.in[0] (.names)                                             0.769    14.995
n3984.out[0] (.names)                                            0.235    15.230
n3988.in[1] (.names)                                             0.100    15.330
n3988.out[0] (.names)                                            0.235    15.565
n3990.in[0] (.names)                                             0.100    15.665
n3990.out[0] (.names)                                            0.235    15.900
n3991.in[1] (.names)                                             0.100    16.000
n3991.out[0] (.names)                                            0.235    16.235
n3992.in[0] (.names)                                             0.481    16.716
n3992.out[0] (.names)                                            0.235    16.951
n4228.in[2] (.names)                                             0.100    17.051
n4228.out[0] (.names)                                            0.235    17.286
n4229.in[1] (.names)                                             0.100    17.386
n4229.out[0] (.names)                                            0.235    17.621
n3876.in[0] (.names)                                             0.100    17.721
n3876.out[0] (.names)                                            0.235    17.956
n4246.in[1] (.names)                                             0.489    18.445
n4246.out[0] (.names)                                            0.235    18.680
n1438.in[1] (.names)                                             0.100    18.780
n1438.out[0] (.names)                                            0.235    19.015
n3484.in[1] (.names)                                             0.769    19.784
n3484.out[0] (.names)                                            0.235    20.019
n3485.in[2] (.names)                                             0.342    20.361
n3485.out[0] (.names)                                            0.235    20.596
n3487.in[0] (.names)                                             0.100    20.696
n3487.out[0] (.names)                                            0.235    20.931
n3509.in[1] (.names)                                             0.336    21.267
n3509.out[0] (.names)                                            0.235    21.502
n3399.in[0] (.names)                                             0.100    21.602
n3399.out[0] (.names)                                            0.235    21.837
n3167.in[0] (.names)                                             0.489    22.326
n3167.out[0] (.names)                                            0.235    22.561
n2092.in[0] (.names)                                             0.100    22.661
n2092.out[0] (.names)                                            0.235    22.896
n1393.in[1] (.names)                                             0.100    22.996
n1393.out[0] (.names)                                            0.235    23.231
n1394.D[0] (.latch)                                              0.000    23.231
data arrival time                                                         23.231

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1394.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.231
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.255


#Path 14
Startpoint: n3176.Q[0] (.latch clocked by pclk)
Endpoint  : n8555.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3176.clk[0] (.latch)                                            0.042     0.042
n3176.Q[0] (.latch) [clock-to-output]                            0.124     0.166
n3178.in[0] (.names)                                             0.807     0.973
n3178.out[0] (.names)                                            0.235     1.208
n3179.in[0] (.names)                                             0.336     1.544
n3179.out[0] (.names)                                            0.235     1.779
n3177.in[0] (.names)                                             0.100     1.879
n3177.out[0] (.names)                                            0.235     2.114
n3173.in[2] (.names)                                             0.774     2.888
n3173.out[0] (.names)                                            0.235     3.123
n3174.in[0] (.names)                                             0.617     3.740
n3174.out[0] (.names)                                            0.235     3.975
n3175.in[1] (.names)                                             0.100     4.075
n3175.out[0] (.names)                                            0.235     4.310
n1215.in[0] (.names)                                             0.100     4.410
n1215.out[0] (.names)                                            0.235     4.645
n9000.in[3] (.names)                                             3.285     7.930
n9000.out[0] (.names)                                            0.235     8.165
n9199.in[0] (.names)                                             0.490     8.656
n9199.out[0] (.names)                                            0.235     8.891
n8699.in[1] (.names)                                             0.339     9.230
n8699.out[0] (.names)                                            0.235     9.465
n8802.in[1] (.names)                                             0.489     9.954
n8802.out[0] (.names)                                            0.235    10.189
n8844.in[1] (.names)                                             1.053    11.242
n8844.out[0] (.names)                                            0.235    11.477
n8850.in[2] (.names)                                             0.488    11.965
n8850.out[0] (.names)                                            0.235    12.200
n8851.in[1] (.names)                                             0.100    12.300
n8851.out[0] (.names)                                            0.235    12.535
n8853.in[1] (.names)                                             0.100    12.635
n8853.out[0] (.names)                                            0.235    12.870
n8854.in[0] (.names)                                             0.338    13.208
n8854.out[0] (.names)                                            0.235    13.443
n8856.in[0] (.names)                                             0.100    13.543
n8856.out[0] (.names)                                            0.235    13.778
n8858.in[2] (.names)                                             0.100    13.878
n8858.out[0] (.names)                                            0.235    14.113
n8836.in[0] (.names)                                             0.640    14.753
n8836.out[0] (.names)                                            0.235    14.988
n8838.in[0] (.names)                                             0.100    15.088
n8838.out[0] (.names)                                            0.235    15.323
n8839.in[1] (.names)                                             0.100    15.423
n8839.out[0] (.names)                                            0.235    15.658
n8816.in[0] (.names)                                             0.100    15.758
n8816.out[0] (.names)                                            0.235    15.993
n8817.in[1] (.names)                                             0.100    16.093
n8817.out[0] (.names)                                            0.235    16.328
n8540.in[1] (.names)                                             0.100    16.428
n8540.out[0] (.names)                                            0.235    16.663
n8822.in[0] (.names)                                             0.100    16.763
n8822.out[0] (.names)                                            0.235    16.998
n8556.in[1] (.names)                                             0.100    17.098
n8556.out[0] (.names)                                            0.235    17.333
n8824.in[1] (.names)                                             0.910    18.243
n8824.out[0] (.names)                                            0.235    18.478
n8571.in[0] (.names)                                             0.100    18.578
n8571.out[0] (.names)                                            0.235    18.813
n7997.in[2] (.names)                                             0.777    19.589
n7997.out[0] (.names)                                            0.235    19.824
n8825.in[0] (.names)                                             0.100    19.924
n8825.out[0] (.names)                                            0.235    20.159
n8610.in[0] (.names)                                             0.622    20.782
n8610.out[0] (.names)                                            0.235    21.017
n8611.in[1] (.names)                                             0.100    21.117
n8611.out[0] (.names)                                            0.235    21.352
n8573.in[0] (.names)                                             0.100    21.452
n8573.out[0] (.names)                                            0.235    21.687
n7991.in[0] (.names)                                             0.100    21.787
n7991.out[0] (.names)                                            0.235    22.022
n8554.in[0] (.names)                                             0.100    22.122
n8554.out[0] (.names)                                            0.235    22.357
n8555.D[0] (.latch)                                              0.710    23.066
data arrival time                                                         23.066

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8555.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.066
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.090


#Path 15
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n5375.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n5239.in[3] (.names)                                             0.100    15.197
n5239.out[0] (.names)                                            0.235    15.432
n5325.in[2] (.names)                                             0.621    16.053
n5325.out[0] (.names)                                            0.235    16.288
n5326.in[0] (.names)                                             0.485    16.772
n5326.out[0] (.names)                                            0.235    17.007
n5327.in[0] (.names)                                             0.100    17.107
n5327.out[0] (.names)                                            0.235    17.342
n5328.in[0] (.names)                                             0.100    17.442
n5328.out[0] (.names)                                            0.235    17.677
n5367.in[0] (.names)                                             0.100    17.777
n5367.out[0] (.names)                                            0.235    18.012
n5369.in[1] (.names)                                             0.100    18.112
n5369.out[0] (.names)                                            0.235    18.347
n5331.in[3] (.names)                                             0.100    18.447
n5331.out[0] (.names)                                            0.235    18.682
n5374.in[1] (.names)                                             0.100    18.782
n5374.out[0] (.names)                                            0.235    19.017
n5362.in[0] (.names)                                             0.100    19.117
n5362.out[0] (.names)                                            0.235    19.352
n5363.in[2] (.names)                                             0.482    19.835
n5363.out[0] (.names)                                            0.235    20.070
n5364.in[0] (.names)                                             0.100    20.170
n5364.out[0] (.names)                                            0.235    20.405
n5376.in[1] (.names)                                             0.488    20.893
n5376.out[0] (.names)                                            0.235    21.128
n5377.in[0] (.names)                                             0.100    21.228
n5377.out[0] (.names)                                            0.235    21.463
n5378.in[0] (.names)                                             0.100    21.563
n5378.out[0] (.names)                                            0.235    21.798
n3862.in[0] (.names)                                             0.100    21.898
n3862.out[0] (.names)                                            0.235    22.133
n4501.in[0] (.names)                                             0.343    22.476
n4501.out[0] (.names)                                            0.235    22.711
n5375.D[0] (.latch)                                              0.335    23.046
data arrival time                                                         23.046

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5375.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.046
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.070


#Path 16
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n5339.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n5239.in[3] (.names)                                             0.100    15.197
n5239.out[0] (.names)                                            0.235    15.432
n5325.in[2] (.names)                                             0.621    16.053
n5325.out[0] (.names)                                            0.235    16.288
n5326.in[0] (.names)                                             0.485    16.772
n5326.out[0] (.names)                                            0.235    17.007
n5327.in[0] (.names)                                             0.100    17.107
n5327.out[0] (.names)                                            0.235    17.342
n5328.in[0] (.names)                                             0.100    17.442
n5328.out[0] (.names)                                            0.235    17.677
n5367.in[0] (.names)                                             0.100    17.777
n5367.out[0] (.names)                                            0.235    18.012
n5369.in[1] (.names)                                             0.100    18.112
n5369.out[0] (.names)                                            0.235    18.347
n5331.in[3] (.names)                                             0.100    18.447
n5331.out[0] (.names)                                            0.235    18.682
n5374.in[1] (.names)                                             0.100    18.782
n5374.out[0] (.names)                                            0.235    19.017
n5362.in[0] (.names)                                             0.100    19.117
n5362.out[0] (.names)                                            0.235    19.352
n5363.in[2] (.names)                                             0.482    19.835
n5363.out[0] (.names)                                            0.235    20.070
n5364.in[0] (.names)                                             0.100    20.170
n5364.out[0] (.names)                                            0.235    20.405
n5376.in[1] (.names)                                             0.488    20.893
n5376.out[0] (.names)                                            0.235    21.128
n5377.in[0] (.names)                                             0.100    21.228
n5377.out[0] (.names)                                            0.235    21.463
n5378.in[0] (.names)                                             0.100    21.563
n5378.out[0] (.names)                                            0.235    21.798
n3862.in[0] (.names)                                             0.100    21.898
n3862.out[0] (.names)                                            0.235    22.133
n4501.in[0] (.names)                                             0.343    22.476
n4501.out[0] (.names)                                            0.235    22.711
n5339.D[0] (.latch)                                              0.335    23.046
data arrival time                                                         23.046

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5339.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.046
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.070


#Path 17
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n919.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n5239.in[3] (.names)                                             0.100    15.197
n5239.out[0] (.names)                                            0.235    15.432
n5325.in[2] (.names)                                             0.621    16.053
n5325.out[0] (.names)                                            0.235    16.288
n5326.in[0] (.names)                                             0.485    16.772
n5326.out[0] (.names)                                            0.235    17.007
n5327.in[0] (.names)                                             0.100    17.107
n5327.out[0] (.names)                                            0.235    17.342
n5328.in[0] (.names)                                             0.100    17.442
n5328.out[0] (.names)                                            0.235    17.677
n5367.in[0] (.names)                                             0.100    17.777
n5367.out[0] (.names)                                            0.235    18.012
n5369.in[1] (.names)                                             0.100    18.112
n5369.out[0] (.names)                                            0.235    18.347
n5331.in[3] (.names)                                             0.100    18.447
n5331.out[0] (.names)                                            0.235    18.682
n5374.in[1] (.names)                                             0.100    18.782
n5374.out[0] (.names)                                            0.235    19.017
n5362.in[0] (.names)                                             0.100    19.117
n5362.out[0] (.names)                                            0.235    19.352
n5592.in[1] (.names)                                             0.481    19.834
n5592.out[0] (.names)                                            0.235    20.069
n5595.in[1] (.names)                                             0.100    20.169
n5595.out[0] (.names)                                            0.235    20.404
n5599.in[0] (.names)                                             0.100    20.504
n5599.out[0] (.names)                                            0.235    20.739
n5600.in[2] (.names)                                             0.100    20.839
n5600.out[0] (.names)                                            0.235    21.074
n5596.in[1] (.names)                                             0.100    21.174
n5596.out[0] (.names)                                            0.235    21.409
n4498.in[1] (.names)                                             0.332    21.741
n4498.out[0] (.names)                                            0.235    21.976
n5635.in[0] (.names)                                             0.100    22.076
n5635.out[0] (.names)                                            0.235    22.311
n3850.in[0] (.names)                                             0.100    22.411
n3850.out[0] (.names)                                            0.235    22.646
n919.D[0] (.latch)                                               0.335    22.981
data arrival time                                                         22.981

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n919.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.981
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.005


#Path 18
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n3583.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n5239.in[3] (.names)                                             0.100    15.197
n5239.out[0] (.names)                                            0.235    15.432
n5325.in[2] (.names)                                             0.621    16.053
n5325.out[0] (.names)                                            0.235    16.288
n5326.in[0] (.names)                                             0.485    16.772
n5326.out[0] (.names)                                            0.235    17.007
n5327.in[0] (.names)                                             0.100    17.107
n5327.out[0] (.names)                                            0.235    17.342
n5328.in[0] (.names)                                             0.100    17.442
n5328.out[0] (.names)                                            0.235    17.677
n5367.in[0] (.names)                                             0.100    17.777
n5367.out[0] (.names)                                            0.235    18.012
n5369.in[1] (.names)                                             0.100    18.112
n5369.out[0] (.names)                                            0.235    18.347
n5331.in[3] (.names)                                             0.100    18.447
n5331.out[0] (.names)                                            0.235    18.682
n5374.in[1] (.names)                                             0.100    18.782
n5374.out[0] (.names)                                            0.235    19.017
n5362.in[0] (.names)                                             0.100    19.117
n5362.out[0] (.names)                                            0.235    19.352
n5363.in[2] (.names)                                             0.482    19.835
n5363.out[0] (.names)                                            0.235    20.070
n5364.in[0] (.names)                                             0.100    20.170
n5364.out[0] (.names)                                            0.235    20.405
n5376.in[1] (.names)                                             0.488    20.893
n5376.out[0] (.names)                                            0.235    21.128
n5377.in[0] (.names)                                             0.100    21.228
n5377.out[0] (.names)                                            0.235    21.463
n5378.in[0] (.names)                                             0.100    21.563
n5378.out[0] (.names)                                            0.235    21.798
n3862.in[0] (.names)                                             0.100    21.898
n3862.out[0] (.names)                                            0.235    22.133
n3583.D[0] (.latch)                                              0.847    22.980
data arrival time                                                         22.980

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3583.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.980
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.004


#Path 19
Startpoint: n3176.Q[0] (.latch clocked by pclk)
Endpoint  : n999.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3176.clk[0] (.latch)                                            0.042     0.042
n3176.Q[0] (.latch) [clock-to-output]                            0.124     0.166
n3178.in[0] (.names)                                             0.807     0.973
n3178.out[0] (.names)                                            0.235     1.208
n3179.in[0] (.names)                                             0.336     1.544
n3179.out[0] (.names)                                            0.235     1.779
n3177.in[0] (.names)                                             0.100     1.879
n3177.out[0] (.names)                                            0.235     2.114
n3173.in[2] (.names)                                             0.774     2.888
n3173.out[0] (.names)                                            0.235     3.123
n3174.in[0] (.names)                                             0.617     3.740
n3174.out[0] (.names)                                            0.235     3.975
n3175.in[1] (.names)                                             0.100     4.075
n3175.out[0] (.names)                                            0.235     4.310
n1215.in[0] (.names)                                             0.100     4.410
n1215.out[0] (.names)                                            0.235     4.645
n9000.in[3] (.names)                                             3.285     7.930
n9000.out[0] (.names)                                            0.235     8.165
n9199.in[0] (.names)                                             0.490     8.656
n9199.out[0] (.names)                                            0.235     8.891
n8699.in[1] (.names)                                             0.339     9.230
n8699.out[0] (.names)                                            0.235     9.465
n8802.in[1] (.names)                                             0.489     9.954
n8802.out[0] (.names)                                            0.235    10.189
n8844.in[1] (.names)                                             1.053    11.242
n8844.out[0] (.names)                                            0.235    11.477
n8850.in[2] (.names)                                             0.488    11.965
n8850.out[0] (.names)                                            0.235    12.200
n8851.in[1] (.names)                                             0.100    12.300
n8851.out[0] (.names)                                            0.235    12.535
n8853.in[1] (.names)                                             0.100    12.635
n8853.out[0] (.names)                                            0.235    12.870
n8854.in[0] (.names)                                             0.338    13.208
n8854.out[0] (.names)                                            0.235    13.443
n8856.in[0] (.names)                                             0.100    13.543
n8856.out[0] (.names)                                            0.235    13.778
n8858.in[2] (.names)                                             0.100    13.878
n8858.out[0] (.names)                                            0.235    14.113
n8836.in[0] (.names)                                             0.640    14.753
n8836.out[0] (.names)                                            0.235    14.988
n8838.in[0] (.names)                                             0.100    15.088
n8838.out[0] (.names)                                            0.235    15.323
n8839.in[1] (.names)                                             0.100    15.423
n8839.out[0] (.names)                                            0.235    15.658
n8816.in[0] (.names)                                             0.100    15.758
n8816.out[0] (.names)                                            0.235    15.993
n8817.in[1] (.names)                                             0.100    16.093
n8817.out[0] (.names)                                            0.235    16.328
n8540.in[1] (.names)                                             0.100    16.428
n8540.out[0] (.names)                                            0.235    16.663
n8822.in[0] (.names)                                             0.100    16.763
n8822.out[0] (.names)                                            0.235    16.998
n8556.in[1] (.names)                                             0.100    17.098
n8556.out[0] (.names)                                            0.235    17.333
n8824.in[1] (.names)                                             0.910    18.243
n8824.out[0] (.names)                                            0.235    18.478
n8571.in[0] (.names)                                             0.100    18.578
n8571.out[0] (.names)                                            0.235    18.813
n7997.in[2] (.names)                                             0.777    19.589
n7997.out[0] (.names)                                            0.235    19.824
n8566.in[3] (.names)                                             0.613    20.438
n8566.out[0] (.names)                                            0.235    20.673
n8860.in[1] (.names)                                             0.100    20.773
n8860.out[0] (.names)                                            0.235    21.008
n8862.in[1] (.names)                                             0.100    21.108
n8862.out[0] (.names)                                            0.235    21.343
n1367.in[1] (.names)                                             0.100    21.443
n1367.out[0] (.names)                                            0.235    21.678
n999.D[0] (.latch)                                               1.268    22.946
data arrival time                                                         22.946

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n999.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.946
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.970


#Path 20
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n1166.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n3984.in[0] (.names)                                             0.769    14.995
n3984.out[0] (.names)                                            0.235    15.230
n3988.in[1] (.names)                                             0.100    15.330
n3988.out[0] (.names)                                            0.235    15.565
n3990.in[0] (.names)                                             0.100    15.665
n3990.out[0] (.names)                                            0.235    15.900
n3991.in[1] (.names)                                             0.100    16.000
n3991.out[0] (.names)                                            0.235    16.235
n3992.in[0] (.names)                                             0.481    16.716
n3992.out[0] (.names)                                            0.235    16.951
n4228.in[2] (.names)                                             0.100    17.051
n4228.out[0] (.names)                                            0.235    17.286
n4229.in[1] (.names)                                             0.100    17.386
n4229.out[0] (.names)                                            0.235    17.621
n3863.in[0] (.names)                                             0.100    17.721
n3863.out[0] (.names)                                            0.235    17.956
n4190.in[3] (.names)                                             0.483    18.440
n4190.out[0] (.names)                                            0.235    18.675
n4185.in[0] (.names)                                             0.490    19.165
n4185.out[0] (.names)                                            0.235    19.400
n4212.in[0] (.names)                                             0.339    19.739
n4212.out[0] (.names)                                            0.235    19.974
n4216.in[0] (.names)                                             0.100    20.074
n4216.out[0] (.names)                                            0.235    20.309
n4200.in[0] (.names)                                             0.100    20.409
n4200.out[0] (.names)                                            0.235    20.644
n4220.in[2] (.names)                                             0.338    20.982
n4220.out[0] (.names)                                            0.235    21.217
n4221.in[0] (.names)                                             0.100    21.317
n4221.out[0] (.names)                                            0.235    21.552
n4206.in[1] (.names)                                             0.100    21.652
n4206.out[0] (.names)                                            0.235    21.887
n1492.in[0] (.names)                                             0.486    22.372
n1492.out[0] (.names)                                            0.235    22.607
n1457.in[0] (.names)                                             0.100    22.707
n1457.out[0] (.names)                                            0.235    22.942
n1166.D[0] (.latch)                                              0.000    22.942
data arrival time                                                         22.942

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1166.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.942
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.966


#Path 21
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n1114.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n3984.in[0] (.names)                                             0.769    14.995
n3984.out[0] (.names)                                            0.235    15.230
n3988.in[1] (.names)                                             0.100    15.330
n3988.out[0] (.names)                                            0.235    15.565
n3990.in[0] (.names)                                             0.100    15.665
n3990.out[0] (.names)                                            0.235    15.900
n3991.in[1] (.names)                                             0.100    16.000
n3991.out[0] (.names)                                            0.235    16.235
n3992.in[0] (.names)                                             0.481    16.716
n3992.out[0] (.names)                                            0.235    16.951
n4228.in[2] (.names)                                             0.100    17.051
n4228.out[0] (.names)                                            0.235    17.286
n4229.in[1] (.names)                                             0.100    17.386
n4229.out[0] (.names)                                            0.235    17.621
n3863.in[0] (.names)                                             0.100    17.721
n3863.out[0] (.names)                                            0.235    17.956
n4190.in[3] (.names)                                             0.483    18.440
n4190.out[0] (.names)                                            0.235    18.675
n4185.in[0] (.names)                                             0.490    19.165
n4185.out[0] (.names)                                            0.235    19.400
n4212.in[0] (.names)                                             0.339    19.739
n4212.out[0] (.names)                                            0.235    19.974
n4216.in[0] (.names)                                             0.100    20.074
n4216.out[0] (.names)                                            0.235    20.309
n4200.in[0] (.names)                                             0.100    20.409
n4200.out[0] (.names)                                            0.235    20.644
n4220.in[2] (.names)                                             0.338    20.982
n4220.out[0] (.names)                                            0.235    21.217
n4221.in[0] (.names)                                             0.100    21.317
n4221.out[0] (.names)                                            0.235    21.552
n4206.in[1] (.names)                                             0.100    21.652
n4206.out[0] (.names)                                            0.235    21.887
n1492.in[0] (.names)                                             0.486    22.372
n1492.out[0] (.names)                                            0.235    22.607
n1114.D[0] (.latch)                                              0.335    22.942
data arrival time                                                         22.942

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1114.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.942
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.966


#Path 22
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n9421.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n5239.in[3] (.names)                                             0.100    15.197
n5239.out[0] (.names)                                            0.235    15.432
n5325.in[2] (.names)                                             0.621    16.053
n5325.out[0] (.names)                                            0.235    16.288
n9753.in[1] (.names)                                             0.100    16.388
n9753.out[0] (.names)                                            0.235    16.623
n9754.in[0] (.names)                                             0.100    16.723
n9754.out[0] (.names)                                            0.235    16.958
n9747.in[0] (.names)                                             0.100    17.058
n9747.out[0] (.names)                                            0.235    17.293
n9748.in[1] (.names)                                             0.919    18.212
n9748.out[0] (.names)                                            0.235    18.447
n9758.in[2] (.names)                                             0.100    18.547
n9758.out[0] (.names)                                            0.235    18.782
n9780.in[1] (.names)                                             0.100    18.882
n9780.out[0] (.names)                                            0.235    19.117
n9453.in[0] (.names)                                             0.100    19.217
n9453.out[0] (.names)                                            0.235    19.452
n9792.in[0] (.names)                                             0.100    19.552
n9792.out[0] (.names)                                            0.235    19.787
n9798.in[0] (.names)                                             0.489    20.276
n9798.out[0] (.names)                                            0.235    20.511
n9799.in[0] (.names)                                             0.100    20.611
n9799.out[0] (.names)                                            0.235    20.846
n9700.in[0] (.names)                                             0.100    20.946
n9700.out[0] (.names)                                            0.235    21.181
n9394.in[0] (.names)                                             0.100    21.281
n9394.out[0] (.names)                                            0.235    21.516
n9800.in[0] (.names)                                             0.100    21.616
n9800.out[0] (.names)                                            0.235    21.851
n9420.in[1] (.names)                                             0.100    21.951
n9420.out[0] (.names)                                            0.235    22.186
n9421.D[0] (.latch)                                              0.724    22.910
data arrival time                                                         22.910

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9421.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.910
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.933


#Path 23
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n3236.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n3984.in[0] (.names)                                             0.769    14.995
n3984.out[0] (.names)                                            0.235    15.230
n3988.in[1] (.names)                                             0.100    15.330
n3988.out[0] (.names)                                            0.235    15.565
n3990.in[0] (.names)                                             0.100    15.665
n3990.out[0] (.names)                                            0.235    15.900
n3991.in[1] (.names)                                             0.100    16.000
n3991.out[0] (.names)                                            0.235    16.235
n3992.in[0] (.names)                                             0.481    16.716
n3992.out[0] (.names)                                            0.235    16.951
n4228.in[2] (.names)                                             0.100    17.051
n4228.out[0] (.names)                                            0.235    17.286
n4229.in[1] (.names)                                             0.100    17.386
n4229.out[0] (.names)                                            0.235    17.621
n3863.in[0] (.names)                                             0.100    17.721
n3863.out[0] (.names)                                            0.235    17.956
n4190.in[3] (.names)                                             0.483    18.440
n4190.out[0] (.names)                                            0.235    18.675
n4185.in[0] (.names)                                             0.490    19.165
n4185.out[0] (.names)                                            0.235    19.400
n4215.in[2] (.names)                                             0.488    19.888
n4215.out[0] (.names)                                            0.235    20.123
n4199.in[1] (.names)                                             0.471    20.594
n4199.out[0] (.names)                                            0.235    20.829
n4160.in[0] (.names)                                             0.787    21.615
n4160.out[0] (.names)                                            0.235    21.850
n4161.in[0] (.names)                                             0.100    21.950
n4161.out[0] (.names)                                            0.235    22.185
n4164.in[0] (.names)                                             0.100    22.285
n4164.out[0] (.names)                                            0.235    22.520
n3842.in[0] (.names)                                             0.100    22.620
n3842.out[0] (.names)                                            0.235    22.855
n3236.D[0] (.latch)                                              0.000    22.855
data arrival time                                                         22.855

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3236.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.855
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.879


#Path 24
Startpoint: n3176.Q[0] (.latch clocked by pclk)
Endpoint  : n8553.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3176.clk[0] (.latch)                                            0.042     0.042
n3176.Q[0] (.latch) [clock-to-output]                            0.124     0.166
n3178.in[0] (.names)                                             0.807     0.973
n3178.out[0] (.names)                                            0.235     1.208
n3179.in[0] (.names)                                             0.336     1.544
n3179.out[0] (.names)                                            0.235     1.779
n3177.in[0] (.names)                                             0.100     1.879
n3177.out[0] (.names)                                            0.235     2.114
n3173.in[2] (.names)                                             0.774     2.888
n3173.out[0] (.names)                                            0.235     3.123
n3174.in[0] (.names)                                             0.617     3.740
n3174.out[0] (.names)                                            0.235     3.975
n3175.in[1] (.names)                                             0.100     4.075
n3175.out[0] (.names)                                            0.235     4.310
n1215.in[0] (.names)                                             0.100     4.410
n1215.out[0] (.names)                                            0.235     4.645
n9000.in[3] (.names)                                             3.285     7.930
n9000.out[0] (.names)                                            0.235     8.165
n9199.in[0] (.names)                                             0.490     8.656
n9199.out[0] (.names)                                            0.235     8.891
n8699.in[1] (.names)                                             0.339     9.230
n8699.out[0] (.names)                                            0.235     9.465
n8802.in[1] (.names)                                             0.489     9.954
n8802.out[0] (.names)                                            0.235    10.189
n8844.in[1] (.names)                                             1.053    11.242
n8844.out[0] (.names)                                            0.235    11.477
n8850.in[2] (.names)                                             0.488    11.965
n8850.out[0] (.names)                                            0.235    12.200
n8851.in[1] (.names)                                             0.100    12.300
n8851.out[0] (.names)                                            0.235    12.535
n8853.in[1] (.names)                                             0.100    12.635
n8853.out[0] (.names)                                            0.235    12.870
n8854.in[0] (.names)                                             0.338    13.208
n8854.out[0] (.names)                                            0.235    13.443
n8856.in[0] (.names)                                             0.100    13.543
n8856.out[0] (.names)                                            0.235    13.778
n8858.in[2] (.names)                                             0.100    13.878
n8858.out[0] (.names)                                            0.235    14.113
n8836.in[0] (.names)                                             0.640    14.753
n8836.out[0] (.names)                                            0.235    14.988
n8838.in[0] (.names)                                             0.100    15.088
n8838.out[0] (.names)                                            0.235    15.323
n8839.in[1] (.names)                                             0.100    15.423
n8839.out[0] (.names)                                            0.235    15.658
n8816.in[0] (.names)                                             0.100    15.758
n8816.out[0] (.names)                                            0.235    15.993
n8817.in[1] (.names)                                             0.100    16.093
n8817.out[0] (.names)                                            0.235    16.328
n8540.in[1] (.names)                                             0.100    16.428
n8540.out[0] (.names)                                            0.235    16.663
n8822.in[0] (.names)                                             0.100    16.763
n8822.out[0] (.names)                                            0.235    16.998
n8556.in[1] (.names)                                             0.100    17.098
n8556.out[0] (.names)                                            0.235    17.333
n8824.in[1] (.names)                                             0.910    18.243
n8824.out[0] (.names)                                            0.235    18.478
n8571.in[0] (.names)                                             0.100    18.578
n8571.out[0] (.names)                                            0.235    18.813
n7997.in[2] (.names)                                             0.777    19.589
n7997.out[0] (.names)                                            0.235    19.824
n8566.in[3] (.names)                                             0.613    20.438
n8566.out[0] (.names)                                            0.235    20.673
n8860.in[1] (.names)                                             0.100    20.773
n8860.out[0] (.names)                                            0.235    21.008
n8862.in[1] (.names)                                             0.100    21.108
n8862.out[0] (.names)                                            0.235    21.343
n1367.in[1] (.names)                                             0.100    21.443
n1367.out[0] (.names)                                            0.235    21.678
n8807.in[0] (.names)                                             0.332    22.010
n8807.out[0] (.names)                                            0.235    22.245
n8552.in[1] (.names)                                             0.343    22.589
n8552.out[0] (.names)                                            0.235    22.824
n8553.D[0] (.latch)                                              0.000    22.824
data arrival time                                                         22.824

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8553.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.824
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.847


#Path 25
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n4877.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4740.in[0] (.names)                                             0.628    15.389
n4740.out[0] (.names)                                            0.235    15.624
n4742.in[1] (.names)                                             0.100    15.724
n4742.out[0] (.names)                                            0.235    15.959
n4743.in[1] (.names)                                             0.328    16.287
n4743.out[0] (.names)                                            0.235    16.522
n4744.in[1] (.names)                                             0.100    16.622
n4744.out[0] (.names)                                            0.235    16.857
n4745.in[0] (.names)                                             0.342    17.200
n4745.out[0] (.names)                                            0.235    17.435
n4777.in[0] (.names)                                             0.100    17.535
n4777.out[0] (.names)                                            0.235    17.770
n4778.in[0] (.names)                                             0.100    17.870
n4778.out[0] (.names)                                            0.235    18.105
n4755.in[1] (.names)                                             0.100    18.205
n4755.out[0] (.names)                                            0.235    18.440
n4756.in[1] (.names)                                             0.100    18.540
n4756.out[0] (.names)                                            0.235    18.775
n4762.in[2] (.names)                                             0.636    19.410
n4762.out[0] (.names)                                            0.235    19.645
n4763.in[0] (.names)                                             0.100    19.745
n4763.out[0] (.names)                                            0.235    19.980
n4764.in[0] (.names)                                             0.100    20.080
n4764.out[0] (.names)                                            0.235    20.315
n4765.in[0] (.names)                                             0.490    20.806
n4765.out[0] (.names)                                            0.235    21.041
n4767.in[1] (.names)                                             0.100    21.141
n4767.out[0] (.names)                                            0.235    21.376
n4877.D[0] (.latch)                                              1.423    22.798
data arrival time                                                         22.798

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4877.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.798
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.822


#Path 26
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1286.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n3984.in[0] (.names)                                             0.769    14.995
n3984.out[0] (.names)                                            0.235    15.230
n3988.in[1] (.names)                                             0.100    15.330
n3988.out[0] (.names)                                            0.235    15.565
n3990.in[0] (.names)                                             0.100    15.665
n3990.out[0] (.names)                                            0.235    15.900
n3991.in[1] (.names)                                             0.100    16.000
n3991.out[0] (.names)                                            0.235    16.235
n3992.in[0] (.names)                                             0.481    16.716
n3992.out[0] (.names)                                            0.235    16.951
n3969.in[0] (.names)                                             0.100    17.051
n3969.out[0] (.names)                                            0.235    17.286
n3970.in[0] (.names)                                             0.100    17.386
n3970.out[0] (.names)                                            0.235    17.621
n4005.in[3] (.names)                                             0.100    17.721
n4005.out[0] (.names)                                            0.235    17.956
n4007.in[0] (.names)                                             0.330    18.286
n4007.out[0] (.names)                                            0.235    18.521
n4008.in[2] (.names)                                             0.100    18.621
n4008.out[0] (.names)                                            0.235    18.856
n4009.in[0] (.names)                                             0.100    18.956
n4009.out[0] (.names)                                            0.235    19.191
n979.in[1] (.names)                                              0.100    19.291
n979.out[0] (.names)                                             0.235    19.526
n4010.in[0] (.names)                                             0.482    20.009
n4010.out[0] (.names)                                            0.235    20.244
n4001.in[0] (.names)                                             0.100    20.344
n4001.out[0] (.names)                                            0.235    20.579
n4002.in[1] (.names)                                             0.100    20.679
n4002.out[0] (.names)                                            0.235    20.914
n3831.in[1] (.names)                                             0.100    21.014
n3831.out[0] (.names)                                            0.235    21.249
n1286.in[1] (.names)                                             0.340    21.589
n1286.out[0] (.names)                                            0.235    21.824
out:n1286.outpad[0] (.output)                                    0.967    22.791
data arrival time                                                         22.791

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -22.791
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.791


#Path 27
Startpoint: n3176.Q[0] (.latch clocked by pclk)
Endpoint  : n7992.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3176.clk[0] (.latch)                                            0.042     0.042
n3176.Q[0] (.latch) [clock-to-output]                            0.124     0.166
n3178.in[0] (.names)                                             0.807     0.973
n3178.out[0] (.names)                                            0.235     1.208
n3179.in[0] (.names)                                             0.336     1.544
n3179.out[0] (.names)                                            0.235     1.779
n3177.in[0] (.names)                                             0.100     1.879
n3177.out[0] (.names)                                            0.235     2.114
n3173.in[2] (.names)                                             0.774     2.888
n3173.out[0] (.names)                                            0.235     3.123
n3174.in[0] (.names)                                             0.617     3.740
n3174.out[0] (.names)                                            0.235     3.975
n3175.in[1] (.names)                                             0.100     4.075
n3175.out[0] (.names)                                            0.235     4.310
n1215.in[0] (.names)                                             0.100     4.410
n1215.out[0] (.names)                                            0.235     4.645
n9000.in[3] (.names)                                             3.285     7.930
n9000.out[0] (.names)                                            0.235     8.165
n9199.in[0] (.names)                                             0.490     8.656
n9199.out[0] (.names)                                            0.235     8.891
n8699.in[1] (.names)                                             0.339     9.230
n8699.out[0] (.names)                                            0.235     9.465
n8802.in[1] (.names)                                             0.489     9.954
n8802.out[0] (.names)                                            0.235    10.189
n8844.in[1] (.names)                                             1.053    11.242
n8844.out[0] (.names)                                            0.235    11.477
n8850.in[2] (.names)                                             0.488    11.965
n8850.out[0] (.names)                                            0.235    12.200
n8851.in[1] (.names)                                             0.100    12.300
n8851.out[0] (.names)                                            0.235    12.535
n8853.in[1] (.names)                                             0.100    12.635
n8853.out[0] (.names)                                            0.235    12.870
n8854.in[0] (.names)                                             0.338    13.208
n8854.out[0] (.names)                                            0.235    13.443
n8856.in[0] (.names)                                             0.100    13.543
n8856.out[0] (.names)                                            0.235    13.778
n8858.in[2] (.names)                                             0.100    13.878
n8858.out[0] (.names)                                            0.235    14.113
n8836.in[0] (.names)                                             0.640    14.753
n8836.out[0] (.names)                                            0.235    14.988
n8838.in[0] (.names)                                             0.100    15.088
n8838.out[0] (.names)                                            0.235    15.323
n8839.in[1] (.names)                                             0.100    15.423
n8839.out[0] (.names)                                            0.235    15.658
n8816.in[0] (.names)                                             0.100    15.758
n8816.out[0] (.names)                                            0.235    15.993
n8817.in[1] (.names)                                             0.100    16.093
n8817.out[0] (.names)                                            0.235    16.328
n8540.in[1] (.names)                                             0.100    16.428
n8540.out[0] (.names)                                            0.235    16.663
n8822.in[0] (.names)                                             0.100    16.763
n8822.out[0] (.names)                                            0.235    16.998
n8556.in[1] (.names)                                             0.100    17.098
n8556.out[0] (.names)                                            0.235    17.333
n8824.in[1] (.names)                                             0.910    18.243
n8824.out[0] (.names)                                            0.235    18.478
n8571.in[0] (.names)                                             0.100    18.578
n8571.out[0] (.names)                                            0.235    18.813
n7997.in[2] (.names)                                             0.777    19.589
n7997.out[0] (.names)                                            0.235    19.824
n8825.in[0] (.names)                                             0.100    19.924
n8825.out[0] (.names)                                            0.235    20.159
n8610.in[0] (.names)                                             0.622    20.782
n8610.out[0] (.names)                                            0.235    21.017
n8611.in[1] (.names)                                             0.100    21.117
n8611.out[0] (.names)                                            0.235    21.352
n8573.in[0] (.names)                                             0.100    21.452
n8573.out[0] (.names)                                            0.235    21.687
n7991.in[0] (.names)                                             0.100    21.787
n7991.out[0] (.names)                                            0.235    22.022
n7992.D[0] (.latch)                                              0.717    22.739
data arrival time                                                         22.739

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7992.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.739
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.762


#Path 28
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n4487.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n4971.in[1] (.names)                                             0.100    15.197
n4971.out[0] (.names)                                            0.235    15.432
n4972.in[2] (.names)                                             0.100    15.532
n4972.out[0] (.names)                                            0.235    15.767
n4467.in[3] (.names)                                             0.100    15.867
n4467.out[0] (.names)                                            0.235    16.102
n4616.in[0] (.names)                                             0.489    16.591
n4616.out[0] (.names)                                            0.235    16.826
n4006.in[3] (.names)                                             0.100    16.926
n4006.out[0] (.names)                                            0.235    17.161
n4626.in[0] (.names)                                             0.481    17.642
n4626.out[0] (.names)                                            0.235    17.877
n4627.in[0] (.names)                                             0.100    17.977
n4627.out[0] (.names)                                            0.235    18.212
n4456.in[0] (.names)                                             0.100    18.312
n4456.out[0] (.names)                                            0.235    18.547
n4961.in[2] (.names)                                             0.472    19.019
n4961.out[0] (.names)                                            0.235    19.254
n4960.in[1] (.names)                                             0.100    19.354
n4960.out[0] (.names)                                            0.235    19.589
n4963.in[0] (.names)                                             0.100    19.689
n4963.out[0] (.names)                                            0.235    19.924
n1084.in[0] (.names)                                             0.100    20.024
n1084.out[0] (.names)                                            0.235    20.259
n4426.in[1] (.names)                                             0.100    20.359
n4426.out[0] (.names)                                            0.235    20.594
n4964.in[0] (.names)                                             0.100    20.694
n4964.out[0] (.names)                                            0.235    20.929
n4486.in[2] (.names)                                             0.100    21.029
n4486.out[0] (.names)                                            0.235    21.264
n4487.D[0] (.latch)                                              1.447    22.711
data arrival time                                                         22.711

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4487.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.711
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.735


#Path 29
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n5678.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n5239.in[3] (.names)                                             0.100    15.197
n5239.out[0] (.names)                                            0.235    15.432
n5325.in[2] (.names)                                             0.621    16.053
n5325.out[0] (.names)                                            0.235    16.288
n5326.in[0] (.names)                                             0.485    16.772
n5326.out[0] (.names)                                            0.235    17.007
n5327.in[0] (.names)                                             0.100    17.107
n5327.out[0] (.names)                                            0.235    17.342
n5328.in[0] (.names)                                             0.100    17.442
n5328.out[0] (.names)                                            0.235    17.677
n5367.in[0] (.names)                                             0.100    17.777
n5367.out[0] (.names)                                            0.235    18.012
n5369.in[1] (.names)                                             0.100    18.112
n5369.out[0] (.names)                                            0.235    18.347
n5331.in[3] (.names)                                             0.100    18.447
n5331.out[0] (.names)                                            0.235    18.682
n5374.in[1] (.names)                                             0.100    18.782
n5374.out[0] (.names)                                            0.235    19.017
n5362.in[0] (.names)                                             0.100    19.117
n5362.out[0] (.names)                                            0.235    19.352
n5363.in[2] (.names)                                             0.482    19.835
n5363.out[0] (.names)                                            0.235    20.070
n5364.in[0] (.names)                                             0.100    20.170
n5364.out[0] (.names)                                            0.235    20.405
n5376.in[1] (.names)                                             0.488    20.893
n5376.out[0] (.names)                                            0.235    21.128
n5377.in[0] (.names)                                             0.100    21.228
n5377.out[0] (.names)                                            0.235    21.463
n5378.in[0] (.names)                                             0.100    21.563
n5378.out[0] (.names)                                            0.235    21.798
n4495.in[0] (.names)                                             0.337    22.134
n4495.out[0] (.names)                                            0.235    22.369
n5678.D[0] (.latch)                                              0.335    22.704
data arrival time                                                         22.704

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5678.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.704
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.728


#Path 30
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n5371.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n5239.in[3] (.names)                                             0.100    15.197
n5239.out[0] (.names)                                            0.235    15.432
n5325.in[2] (.names)                                             0.621    16.053
n5325.out[0] (.names)                                            0.235    16.288
n5326.in[0] (.names)                                             0.485    16.772
n5326.out[0] (.names)                                            0.235    17.007
n5327.in[0] (.names)                                             0.100    17.107
n5327.out[0] (.names)                                            0.235    17.342
n5328.in[0] (.names)                                             0.100    17.442
n5328.out[0] (.names)                                            0.235    17.677
n5367.in[0] (.names)                                             0.100    17.777
n5367.out[0] (.names)                                            0.235    18.012
n5369.in[1] (.names)                                             0.100    18.112
n5369.out[0] (.names)                                            0.235    18.347
n5331.in[3] (.names)                                             0.100    18.447
n5331.out[0] (.names)                                            0.235    18.682
n5374.in[1] (.names)                                             0.100    18.782
n5374.out[0] (.names)                                            0.235    19.017
n5362.in[0] (.names)                                             0.100    19.117
n5362.out[0] (.names)                                            0.235    19.352
n5363.in[2] (.names)                                             0.482    19.835
n5363.out[0] (.names)                                            0.235    20.070
n5364.in[0] (.names)                                             0.100    20.170
n5364.out[0] (.names)                                            0.235    20.405
n5376.in[1] (.names)                                             0.488    20.893
n5376.out[0] (.names)                                            0.235    21.128
n5377.in[0] (.names)                                             0.100    21.228
n5377.out[0] (.names)                                            0.235    21.463
n5378.in[0] (.names)                                             0.100    21.563
n5378.out[0] (.names)                                            0.235    21.798
n4495.in[0] (.names)                                             0.337    22.134
n4495.out[0] (.names)                                            0.235    22.369
n5371.D[0] (.latch)                                              0.335    22.704
data arrival time                                                         22.704

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5371.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.704
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.728


#Path 31
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n1218.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n5239.in[3] (.names)                                             0.100    15.197
n5239.out[0] (.names)                                            0.235    15.432
n5325.in[2] (.names)                                             0.621    16.053
n5325.out[0] (.names)                                            0.235    16.288
n5326.in[0] (.names)                                             0.485    16.772
n5326.out[0] (.names)                                            0.235    17.007
n5327.in[0] (.names)                                             0.100    17.107
n5327.out[0] (.names)                                            0.235    17.342
n5328.in[0] (.names)                                             0.100    17.442
n5328.out[0] (.names)                                            0.235    17.677
n5367.in[0] (.names)                                             0.100    17.777
n5367.out[0] (.names)                                            0.235    18.012
n5369.in[1] (.names)                                             0.100    18.112
n5369.out[0] (.names)                                            0.235    18.347
n5331.in[3] (.names)                                             0.100    18.447
n5331.out[0] (.names)                                            0.235    18.682
n5374.in[1] (.names)                                             0.100    18.782
n5374.out[0] (.names)                                            0.235    19.017
n5362.in[0] (.names)                                             0.100    19.117
n5362.out[0] (.names)                                            0.235    19.352
n5363.in[2] (.names)                                             0.482    19.835
n5363.out[0] (.names)                                            0.235    20.070
n5364.in[0] (.names)                                             0.100    20.170
n5364.out[0] (.names)                                            0.235    20.405
n5376.in[1] (.names)                                             0.488    20.893
n5376.out[0] (.names)                                            0.235    21.128
n5377.in[0] (.names)                                             0.100    21.228
n5377.out[0] (.names)                                            0.235    21.463
n5378.in[0] (.names)                                             0.100    21.563
n5378.out[0] (.names)                                            0.235    21.798
n4495.in[0] (.names)                                             0.337    22.134
n4495.out[0] (.names)                                            0.235    22.369
n1218.D[0] (.latch)                                              0.335    22.704
data arrival time                                                         22.704

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1218.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.704
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.728


#Path 32
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n2209.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n5239.in[3] (.names)                                             0.100    15.197
n5239.out[0] (.names)                                            0.235    15.432
n5325.in[2] (.names)                                             0.621    16.053
n5325.out[0] (.names)                                            0.235    16.288
n5326.in[0] (.names)                                             0.485    16.772
n5326.out[0] (.names)                                            0.235    17.007
n5327.in[0] (.names)                                             0.100    17.107
n5327.out[0] (.names)                                            0.235    17.342
n5328.in[0] (.names)                                             0.100    17.442
n5328.out[0] (.names)                                            0.235    17.677
n5367.in[0] (.names)                                             0.100    17.777
n5367.out[0] (.names)                                            0.235    18.012
n5369.in[1] (.names)                                             0.100    18.112
n5369.out[0] (.names)                                            0.235    18.347
n5331.in[3] (.names)                                             0.100    18.447
n5331.out[0] (.names)                                            0.235    18.682
n5374.in[1] (.names)                                             0.100    18.782
n5374.out[0] (.names)                                            0.235    19.017
n5362.in[0] (.names)                                             0.100    19.117
n5362.out[0] (.names)                                            0.235    19.352
n5592.in[1] (.names)                                             0.481    19.834
n5592.out[0] (.names)                                            0.235    20.069
n5595.in[1] (.names)                                             0.100    20.169
n5595.out[0] (.names)                                            0.235    20.404
n5599.in[0] (.names)                                             0.100    20.504
n5599.out[0] (.names)                                            0.235    20.739
n5600.in[2] (.names)                                             0.100    20.839
n5600.out[0] (.names)                                            0.235    21.074
n5596.in[1] (.names)                                             0.100    21.174
n5596.out[0] (.names)                                            0.235    21.409
n4498.in[1] (.names)                                             0.332    21.741
n4498.out[0] (.names)                                            0.235    21.976
n2209.D[0] (.latch)                                              0.717    22.693
data arrival time                                                         22.693

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2209.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.693
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.717


#Path 33
Startpoint: n3176.Q[0] (.latch clocked by pclk)
Endpoint  : n8608.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3176.clk[0] (.latch)                                            0.042     0.042
n3176.Q[0] (.latch) [clock-to-output]                            0.124     0.166
n3178.in[0] (.names)                                             0.807     0.973
n3178.out[0] (.names)                                            0.235     1.208
n3179.in[0] (.names)                                             0.336     1.544
n3179.out[0] (.names)                                            0.235     1.779
n3177.in[0] (.names)                                             0.100     1.879
n3177.out[0] (.names)                                            0.235     2.114
n3173.in[2] (.names)                                             0.774     2.888
n3173.out[0] (.names)                                            0.235     3.123
n3174.in[0] (.names)                                             0.617     3.740
n3174.out[0] (.names)                                            0.235     3.975
n3175.in[1] (.names)                                             0.100     4.075
n3175.out[0] (.names)                                            0.235     4.310
n1215.in[0] (.names)                                             0.100     4.410
n1215.out[0] (.names)                                            0.235     4.645
n9000.in[3] (.names)                                             3.285     7.930
n9000.out[0] (.names)                                            0.235     8.165
n9199.in[0] (.names)                                             0.490     8.656
n9199.out[0] (.names)                                            0.235     8.891
n8699.in[1] (.names)                                             0.339     9.230
n8699.out[0] (.names)                                            0.235     9.465
n8802.in[1] (.names)                                             0.489     9.954
n8802.out[0] (.names)                                            0.235    10.189
n8844.in[1] (.names)                                             1.053    11.242
n8844.out[0] (.names)                                            0.235    11.477
n8850.in[2] (.names)                                             0.488    11.965
n8850.out[0] (.names)                                            0.235    12.200
n8851.in[1] (.names)                                             0.100    12.300
n8851.out[0] (.names)                                            0.235    12.535
n8853.in[1] (.names)                                             0.100    12.635
n8853.out[0] (.names)                                            0.235    12.870
n8854.in[0] (.names)                                             0.338    13.208
n8854.out[0] (.names)                                            0.235    13.443
n8856.in[0] (.names)                                             0.100    13.543
n8856.out[0] (.names)                                            0.235    13.778
n8858.in[2] (.names)                                             0.100    13.878
n8858.out[0] (.names)                                            0.235    14.113
n8836.in[0] (.names)                                             0.640    14.753
n8836.out[0] (.names)                                            0.235    14.988
n8838.in[0] (.names)                                             0.100    15.088
n8838.out[0] (.names)                                            0.235    15.323
n8839.in[1] (.names)                                             0.100    15.423
n8839.out[0] (.names)                                            0.235    15.658
n8816.in[0] (.names)                                             0.100    15.758
n8816.out[0] (.names)                                            0.235    15.993
n8817.in[1] (.names)                                             0.100    16.093
n8817.out[0] (.names)                                            0.235    16.328
n8540.in[1] (.names)                                             0.100    16.428
n8540.out[0] (.names)                                            0.235    16.663
n8822.in[0] (.names)                                             0.100    16.763
n8822.out[0] (.names)                                            0.235    16.998
n8556.in[1] (.names)                                             0.100    17.098
n8556.out[0] (.names)                                            0.235    17.333
n8824.in[1] (.names)                                             0.910    18.243
n8824.out[0] (.names)                                            0.235    18.478
n8571.in[0] (.names)                                             0.100    18.578
n8571.out[0] (.names)                                            0.235    18.813
n7997.in[2] (.names)                                             0.777    19.589
n7997.out[0] (.names)                                            0.235    19.824
n8825.in[0] (.names)                                             0.100    19.924
n8825.out[0] (.names)                                            0.235    20.159
n8610.in[0] (.names)                                             0.622    20.782
n8610.out[0] (.names)                                            0.235    21.017
n8611.in[1] (.names)                                             0.100    21.117
n8611.out[0] (.names)                                            0.235    21.352
n8573.in[0] (.names)                                             0.100    21.452
n8573.out[0] (.names)                                            0.235    21.687
n7991.in[0] (.names)                                             0.100    21.787
n7991.out[0] (.names)                                            0.235    22.022
n8554.in[0] (.names)                                             0.100    22.122
n8554.out[0] (.names)                                            0.235    22.357
n8608.D[0] (.latch)                                              0.335    22.692
data arrival time                                                         22.692

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8608.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.692
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.715


#Path 34
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n4489.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n4971.in[1] (.names)                                             0.100    15.197
n4971.out[0] (.names)                                            0.235    15.432
n4972.in[2] (.names)                                             0.100    15.532
n4972.out[0] (.names)                                            0.235    15.767
n4467.in[3] (.names)                                             0.100    15.867
n4467.out[0] (.names)                                            0.235    16.102
n4973.in[0] (.names)                                             0.482    16.584
n4973.out[0] (.names)                                            0.235    16.819
n1485.in[1] (.names)                                             0.623    17.442
n1485.out[0] (.names)                                            0.235    17.677
n4975.in[0] (.names)                                             0.100    17.777
n4975.out[0] (.names)                                            0.235    18.012
n4967.in[0] (.names)                                             0.100    18.112
n4967.out[0] (.names)                                            0.235    18.347
n4976.in[0] (.names)                                             0.634    18.982
n4976.out[0] (.names)                                            0.235    19.217
n4998.in[0] (.names)                                             0.633    19.850
n4998.out[0] (.names)                                            0.235    20.085
n5000.in[1] (.names)                                             0.100    20.185
n5000.out[0] (.names)                                            0.235    20.420
n4632.in[1] (.names)                                             0.100    20.520
n4632.out[0] (.names)                                            0.235    20.755
n4629.in[2] (.names)                                             0.495    21.250
n4629.out[0] (.names)                                            0.235    21.485
n4488.in[0] (.names)                                             0.100    21.585
n4488.out[0] (.names)                                            0.235    21.820
n4489.D[0] (.latch)                                              0.865    22.685
data arrival time                                                         22.685

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4489.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.685
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.708


#Path 35
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n5250.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n5239.in[3] (.names)                                             0.100    15.197
n5239.out[0] (.names)                                            0.235    15.432
n5325.in[2] (.names)                                             0.621    16.053
n5325.out[0] (.names)                                            0.235    16.288
n5326.in[0] (.names)                                             0.485    16.772
n5326.out[0] (.names)                                            0.235    17.007
n5327.in[0] (.names)                                             0.100    17.107
n5327.out[0] (.names)                                            0.235    17.342
n5328.in[0] (.names)                                             0.100    17.442
n5328.out[0] (.names)                                            0.235    17.677
n5367.in[0] (.names)                                             0.100    17.777
n5367.out[0] (.names)                                            0.235    18.012
n5369.in[1] (.names)                                             0.100    18.112
n5369.out[0] (.names)                                            0.235    18.347
n5331.in[3] (.names)                                             0.100    18.447
n5331.out[0] (.names)                                            0.235    18.682
n5374.in[1] (.names)                                             0.100    18.782
n5374.out[0] (.names)                                            0.235    19.017
n5362.in[0] (.names)                                             0.100    19.117
n5362.out[0] (.names)                                            0.235    19.352
n5592.in[1] (.names)                                             0.481    19.834
n5592.out[0] (.names)                                            0.235    20.069
n5595.in[1] (.names)                                             0.100    20.169
n5595.out[0] (.names)                                            0.235    20.404
n5599.in[0] (.names)                                             0.100    20.504
n5599.out[0] (.names)                                            0.235    20.739
n5600.in[2] (.names)                                             0.100    20.839
n5600.out[0] (.names)                                            0.235    21.074
n5596.in[1] (.names)                                             0.100    21.174
n5596.out[0] (.names)                                            0.235    21.409
n4498.in[1] (.names)                                             0.332    21.741
n4498.out[0] (.names)                                            0.235    21.976
n5379.in[1] (.names)                                             0.100    22.076
n5379.out[0] (.names)                                            0.235    22.311
n5250.D[0] (.latch)                                              0.335    22.646
data arrival time                                                         22.646

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5250.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.646
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.670


#Path 36
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n5611.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n5239.in[3] (.names)                                             0.100    15.197
n5239.out[0] (.names)                                            0.235    15.432
n5325.in[2] (.names)                                             0.621    16.053
n5325.out[0] (.names)                                            0.235    16.288
n5326.in[0] (.names)                                             0.485    16.772
n5326.out[0] (.names)                                            0.235    17.007
n5327.in[0] (.names)                                             0.100    17.107
n5327.out[0] (.names)                                            0.235    17.342
n5328.in[0] (.names)                                             0.100    17.442
n5328.out[0] (.names)                                            0.235    17.677
n5367.in[0] (.names)                                             0.100    17.777
n5367.out[0] (.names)                                            0.235    18.012
n5369.in[1] (.names)                                             0.100    18.112
n5369.out[0] (.names)                                            0.235    18.347
n5331.in[3] (.names)                                             0.100    18.447
n5331.out[0] (.names)                                            0.235    18.682
n5374.in[1] (.names)                                             0.100    18.782
n5374.out[0] (.names)                                            0.235    19.017
n5362.in[0] (.names)                                             0.100    19.117
n5362.out[0] (.names)                                            0.235    19.352
n5592.in[1] (.names)                                             0.481    19.834
n5592.out[0] (.names)                                            0.235    20.069
n5595.in[1] (.names)                                             0.100    20.169
n5595.out[0] (.names)                                            0.235    20.404
n5599.in[0] (.names)                                             0.100    20.504
n5599.out[0] (.names)                                            0.235    20.739
n5600.in[2] (.names)                                             0.100    20.839
n5600.out[0] (.names)                                            0.235    21.074
n5596.in[1] (.names)                                             0.100    21.174
n5596.out[0] (.names)                                            0.235    21.409
n4498.in[1] (.names)                                             0.332    21.741
n4498.out[0] (.names)                                            0.235    21.976
n5379.in[1] (.names)                                             0.100    22.076
n5379.out[0] (.names)                                            0.235    22.311
n5603.in[0] (.names)                                             0.100    22.411
n5603.out[0] (.names)                                            0.235    22.646
n5611.D[0] (.latch)                                              0.000    22.646
data arrival time                                                         22.646

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5611.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.646
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.670


#Path 37
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n4182.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n3984.in[0] (.names)                                             0.769    14.995
n3984.out[0] (.names)                                            0.235    15.230
n3988.in[1] (.names)                                             0.100    15.330
n3988.out[0] (.names)                                            0.235    15.565
n3990.in[0] (.names)                                             0.100    15.665
n3990.out[0] (.names)                                            0.235    15.900
n3991.in[1] (.names)                                             0.100    16.000
n3991.out[0] (.names)                                            0.235    16.235
n3992.in[0] (.names)                                             0.481    16.716
n3992.out[0] (.names)                                            0.235    16.951
n3969.in[0] (.names)                                             0.100    17.051
n3969.out[0] (.names)                                            0.235    17.286
n3970.in[0] (.names)                                             0.100    17.386
n3970.out[0] (.names)                                            0.235    17.621
n4005.in[3] (.names)                                             0.100    17.721
n4005.out[0] (.names)                                            0.235    17.956
n4007.in[0] (.names)                                             0.330    18.286
n4007.out[0] (.names)                                            0.235    18.521
n4008.in[2] (.names)                                             0.100    18.621
n4008.out[0] (.names)                                            0.235    18.856
n4009.in[0] (.names)                                             0.100    18.956
n4009.out[0] (.names)                                            0.235    19.191
n979.in[1] (.names)                                              0.100    19.291
n979.out[0] (.names)                                             0.235    19.526
n4010.in[0] (.names)                                             0.482    20.009
n4010.out[0] (.names)                                            0.235    20.244
n4001.in[0] (.names)                                             0.100    20.344
n4001.out[0] (.names)                                            0.235    20.579
n4002.in[1] (.names)                                             0.100    20.679
n4002.out[0] (.names)                                            0.235    20.914
n3831.in[1] (.names)                                             0.100    21.014
n3831.out[0] (.names)                                            0.235    21.249
n4191.in[0] (.names)                                             0.100    21.349
n4191.out[0] (.names)                                            0.235    21.584
n4195.in[3] (.names)                                             0.100    21.684
n4195.out[0] (.names)                                            0.235    21.919
n3828.in[0] (.names)                                             0.100    22.019
n3828.out[0] (.names)                                            0.235    22.254
n4181.in[1] (.names)                                             0.100    22.354
n4181.out[0] (.names)                                            0.235    22.589
n4182.D[0] (.latch)                                              0.000    22.589
data arrival time                                                         22.589

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4182.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.589
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.612


#Path 38
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n3829.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n3984.in[0] (.names)                                             0.769    14.995
n3984.out[0] (.names)                                            0.235    15.230
n3988.in[1] (.names)                                             0.100    15.330
n3988.out[0] (.names)                                            0.235    15.565
n3990.in[0] (.names)                                             0.100    15.665
n3990.out[0] (.names)                                            0.235    15.900
n3991.in[1] (.names)                                             0.100    16.000
n3991.out[0] (.names)                                            0.235    16.235
n3992.in[0] (.names)                                             0.481    16.716
n3992.out[0] (.names)                                            0.235    16.951
n3969.in[0] (.names)                                             0.100    17.051
n3969.out[0] (.names)                                            0.235    17.286
n3970.in[0] (.names)                                             0.100    17.386
n3970.out[0] (.names)                                            0.235    17.621
n4005.in[3] (.names)                                             0.100    17.721
n4005.out[0] (.names)                                            0.235    17.956
n4007.in[0] (.names)                                             0.330    18.286
n4007.out[0] (.names)                                            0.235    18.521
n4008.in[2] (.names)                                             0.100    18.621
n4008.out[0] (.names)                                            0.235    18.856
n4009.in[0] (.names)                                             0.100    18.956
n4009.out[0] (.names)                                            0.235    19.191
n979.in[1] (.names)                                              0.100    19.291
n979.out[0] (.names)                                             0.235    19.526
n4010.in[0] (.names)                                             0.482    20.009
n4010.out[0] (.names)                                            0.235    20.244
n4001.in[0] (.names)                                             0.100    20.344
n4001.out[0] (.names)                                            0.235    20.579
n4002.in[1] (.names)                                             0.100    20.679
n4002.out[0] (.names)                                            0.235    20.914
n3831.in[1] (.names)                                             0.100    21.014
n3831.out[0] (.names)                                            0.235    21.249
n4191.in[0] (.names)                                             0.100    21.349
n4191.out[0] (.names)                                            0.235    21.584
n4195.in[3] (.names)                                             0.100    21.684
n4195.out[0] (.names)                                            0.235    21.919
n3828.in[0] (.names)                                             0.100    22.019
n3828.out[0] (.names)                                            0.235    22.254
n3829.D[0] (.latch)                                              0.335    22.589
data arrival time                                                         22.589

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3829.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.589
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.612


#Path 39
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n1137.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n4953.in[0] (.names)                                             0.100    12.500
n4953.out[0] (.names)                                            0.235    12.735
n1642.in[1] (.names)                                             0.100    12.835
n1642.out[0] (.names)                                            0.235    13.070
n964.in[1] (.names)                                              0.100    13.170
n964.out[0] (.names)                                             0.235    13.405
n1711.in[0] (.names)                                             0.100    13.505
n1711.out[0] (.names)                                            0.235    13.740
n1712.in[0] (.names)                                             0.100    13.840
n1712.out[0] (.names)                                            0.235    14.075
n1713.in[3] (.names)                                             0.100    14.175
n1713.out[0] (.names)                                            0.235    14.410
n1717.in[1] (.names)                                             0.100    14.510
n1717.out[0] (.names)                                            0.235    14.745
n1719.in[0] (.names)                                             0.641    15.386
n1719.out[0] (.names)                                            0.235    15.621
n1696.in[1] (.names)                                             0.483    16.105
n1696.out[0] (.names)                                            0.235    16.340
n1557.in[0] (.names)                                             0.100    16.440
n1557.out[0] (.names)                                            0.235    16.675
n1698.in[0] (.names)                                             0.100    16.775
n1698.out[0] (.names)                                            0.235    17.010
n1708.in[0] (.names)                                             0.100    17.110
n1708.out[0] (.names)                                            0.235    17.345
n1722.in[3] (.names)                                             0.100    17.445
n1722.out[0] (.names)                                            0.235    17.680
n1724.in[1] (.names)                                             0.100    17.780
n1724.out[0] (.names)                                            0.235    18.015
n1731.in[2] (.names)                                             0.342    18.357
n1731.out[0] (.names)                                            0.235    18.592
n1733.in[0] (.names)                                             0.100    18.692
n1733.out[0] (.names)                                            0.235    18.927
n1735.in[0] (.names)                                             0.487    19.414
n1735.out[0] (.names)                                            0.235    19.649
n1737.in[2] (.names)                                             0.480    20.129
n1737.out[0] (.names)                                            0.235    20.364
n1559.in[1] (.names)                                             0.100    20.464
n1559.out[0] (.names)                                            0.235    20.699
n1137.D[0] (.latch)                                              1.881    22.580
data arrival time                                                         22.580

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1137.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.580
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.604


#Path 40
Startpoint: n3176.Q[0] (.latch clocked by pclk)
Endpoint  : n8668.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3176.clk[0] (.latch)                                            0.042     0.042
n3176.Q[0] (.latch) [clock-to-output]                            0.124     0.166
n3178.in[0] (.names)                                             0.807     0.973
n3178.out[0] (.names)                                            0.235     1.208
n3179.in[0] (.names)                                             0.336     1.544
n3179.out[0] (.names)                                            0.235     1.779
n3177.in[0] (.names)                                             0.100     1.879
n3177.out[0] (.names)                                            0.235     2.114
n3173.in[2] (.names)                                             0.774     2.888
n3173.out[0] (.names)                                            0.235     3.123
n3174.in[0] (.names)                                             0.617     3.740
n3174.out[0] (.names)                                            0.235     3.975
n3175.in[1] (.names)                                             0.100     4.075
n3175.out[0] (.names)                                            0.235     4.310
n1215.in[0] (.names)                                             0.100     4.410
n1215.out[0] (.names)                                            0.235     4.645
n9000.in[3] (.names)                                             3.285     7.930
n9000.out[0] (.names)                                            0.235     8.165
n9199.in[0] (.names)                                             0.490     8.656
n9199.out[0] (.names)                                            0.235     8.891
n8699.in[1] (.names)                                             0.339     9.230
n8699.out[0] (.names)                                            0.235     9.465
n8802.in[1] (.names)                                             0.489     9.954
n8802.out[0] (.names)                                            0.235    10.189
n8844.in[1] (.names)                                             1.053    11.242
n8844.out[0] (.names)                                            0.235    11.477
n8850.in[2] (.names)                                             0.488    11.965
n8850.out[0] (.names)                                            0.235    12.200
n8851.in[1] (.names)                                             0.100    12.300
n8851.out[0] (.names)                                            0.235    12.535
n8853.in[1] (.names)                                             0.100    12.635
n8853.out[0] (.names)                                            0.235    12.870
n8854.in[0] (.names)                                             0.338    13.208
n8854.out[0] (.names)                                            0.235    13.443
n8856.in[0] (.names)                                             0.100    13.543
n8856.out[0] (.names)                                            0.235    13.778
n8858.in[2] (.names)                                             0.100    13.878
n8858.out[0] (.names)                                            0.235    14.113
n8836.in[0] (.names)                                             0.640    14.753
n8836.out[0] (.names)                                            0.235    14.988
n8838.in[0] (.names)                                             0.100    15.088
n8838.out[0] (.names)                                            0.235    15.323
n8839.in[1] (.names)                                             0.100    15.423
n8839.out[0] (.names)                                            0.235    15.658
n8816.in[0] (.names)                                             0.100    15.758
n8816.out[0] (.names)                                            0.235    15.993
n8817.in[1] (.names)                                             0.100    16.093
n8817.out[0] (.names)                                            0.235    16.328
n8540.in[1] (.names)                                             0.100    16.428
n8540.out[0] (.names)                                            0.235    16.663
n8822.in[0] (.names)                                             0.100    16.763
n8822.out[0] (.names)                                            0.235    16.998
n8556.in[1] (.names)                                             0.100    17.098
n8556.out[0] (.names)                                            0.235    17.333
n8824.in[1] (.names)                                             0.910    18.243
n8824.out[0] (.names)                                            0.235    18.478
n8571.in[0] (.names)                                             0.100    18.578
n8571.out[0] (.names)                                            0.235    18.813
n7997.in[2] (.names)                                             0.777    19.589
n7997.out[0] (.names)                                            0.235    19.824
n8566.in[3] (.names)                                             0.613    20.438
n8566.out[0] (.names)                                            0.235    20.673
n8860.in[1] (.names)                                             0.100    20.773
n8860.out[0] (.names)                                            0.235    21.008
n8862.in[1] (.names)                                             0.100    21.108
n8862.out[0] (.names)                                            0.235    21.343
n1367.in[1] (.names)                                             0.100    21.443
n1367.out[0] (.names)                                            0.235    21.678
n8807.in[0] (.names)                                             0.332    22.010
n8807.out[0] (.names)                                            0.235    22.245
n8808.in[3] (.names)                                             0.100    22.345
n8808.out[0] (.names)                                            0.235    22.580
n8668.D[0] (.latch)                                              0.000    22.580
data arrival time                                                         22.580

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8668.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.580
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.604


#Path 41
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1307.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n4971.in[1] (.names)                                             0.100    15.197
n4971.out[0] (.names)                                            0.235    15.432
n4972.in[2] (.names)                                             0.100    15.532
n4972.out[0] (.names)                                            0.235    15.767
n4467.in[3] (.names)                                             0.100    15.867
n4467.out[0] (.names)                                            0.235    16.102
n4616.in[0] (.names)                                             0.489    16.591
n4616.out[0] (.names)                                            0.235    16.826
n4006.in[3] (.names)                                             0.100    16.926
n4006.out[0] (.names)                                            0.235    17.161
n4626.in[0] (.names)                                             0.481    17.642
n4626.out[0] (.names)                                            0.235    17.877
n4627.in[0] (.names)                                             0.100    17.977
n4627.out[0] (.names)                                            0.235    18.212
n4456.in[0] (.names)                                             0.100    18.312
n4456.out[0] (.names)                                            0.235    18.547
n4961.in[2] (.names)                                             0.472    19.019
n4961.out[0] (.names)                                            0.235    19.254
n4960.in[1] (.names)                                             0.100    19.354
n4960.out[0] (.names)                                            0.235    19.589
n4963.in[0] (.names)                                             0.100    19.689
n4963.out[0] (.names)                                            0.235    19.924
n1084.in[0] (.names)                                             0.100    20.024
n1084.out[0] (.names)                                            0.235    20.259
n4426.in[1] (.names)                                             0.100    20.359
n4426.out[0] (.names)                                            0.235    20.594
n4964.in[0] (.names)                                             0.100    20.694
n4964.out[0] (.names)                                            0.235    20.929
n4486.in[2] (.names)                                             0.100    21.029
n4486.out[0] (.names)                                            0.235    21.264
n4499.in[0] (.names)                                             0.100    21.364
n4499.out[0] (.names)                                            0.235    21.599
n1307.in[0] (.names)                                             0.100    21.699
n1307.out[0] (.names)                                            0.235    21.934
out:n1307.outpad[0] (.output)                                    0.662    22.596
data arrival time                                                         22.596

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -22.596
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.596


#Path 42
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n1305.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n3984.in[0] (.names)                                             0.769    14.995
n3984.out[0] (.names)                                            0.235    15.230
n3988.in[1] (.names)                                             0.100    15.330
n3988.out[0] (.names)                                            0.235    15.565
n3990.in[0] (.names)                                             0.100    15.665
n3990.out[0] (.names)                                            0.235    15.900
n3991.in[1] (.names)                                             0.100    16.000
n3991.out[0] (.names)                                            0.235    16.235
n3992.in[0] (.names)                                             0.481    16.716
n3992.out[0] (.names)                                            0.235    16.951
n4228.in[2] (.names)                                             0.100    17.051
n4228.out[0] (.names)                                            0.235    17.286
n4229.in[1] (.names)                                             0.100    17.386
n4229.out[0] (.names)                                            0.235    17.621
n3863.in[0] (.names)                                             0.100    17.721
n3863.out[0] (.names)                                            0.235    17.956
n4190.in[3] (.names)                                             0.483    18.440
n4190.out[0] (.names)                                            0.235    18.675
n4185.in[0] (.names)                                             0.490    19.165
n4185.out[0] (.names)                                            0.235    19.400
n4212.in[0] (.names)                                             0.339    19.739
n4212.out[0] (.names)                                            0.235    19.974
n4216.in[0] (.names)                                             0.100    20.074
n4216.out[0] (.names)                                            0.235    20.309
n4200.in[0] (.names)                                             0.100    20.409
n4200.out[0] (.names)                                            0.235    20.644
n4220.in[2] (.names)                                             0.338    20.982
n4220.out[0] (.names)                                            0.235    21.217
n4221.in[0] (.names)                                             0.100    21.317
n4221.out[0] (.names)                                            0.235    21.552
n4206.in[1] (.names)                                             0.100    21.652
n4206.out[0] (.names)                                            0.235    21.887
n1341.in[0] (.names)                                             0.100    21.987
n1341.out[0] (.names)                                            0.235    22.222
n1305.D[0] (.latch)                                              0.335    22.557
data arrival time                                                         22.557

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1305.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.557
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.580


#Path 43
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n1507.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n3984.in[0] (.names)                                             0.769    14.995
n3984.out[0] (.names)                                            0.235    15.230
n3988.in[1] (.names)                                             0.100    15.330
n3988.out[0] (.names)                                            0.235    15.565
n3990.in[0] (.names)                                             0.100    15.665
n3990.out[0] (.names)                                            0.235    15.900
n3991.in[1] (.names)                                             0.100    16.000
n3991.out[0] (.names)                                            0.235    16.235
n3992.in[0] (.names)                                             0.481    16.716
n3992.out[0] (.names)                                            0.235    16.951
n4228.in[2] (.names)                                             0.100    17.051
n4228.out[0] (.names)                                            0.235    17.286
n4229.in[1] (.names)                                             0.100    17.386
n4229.out[0] (.names)                                            0.235    17.621
n3863.in[0] (.names)                                             0.100    17.721
n3863.out[0] (.names)                                            0.235    17.956
n4190.in[3] (.names)                                             0.483    18.440
n4190.out[0] (.names)                                            0.235    18.675
n4185.in[0] (.names)                                             0.490    19.165
n4185.out[0] (.names)                                            0.235    19.400
n4212.in[0] (.names)                                             0.339    19.739
n4212.out[0] (.names)                                            0.235    19.974
n4216.in[0] (.names)                                             0.100    20.074
n4216.out[0] (.names)                                            0.235    20.309
n4200.in[0] (.names)                                             0.100    20.409
n4200.out[0] (.names)                                            0.235    20.644
n4220.in[2] (.names)                                             0.338    20.982
n4220.out[0] (.names)                                            0.235    21.217
n4221.in[0] (.names)                                             0.100    21.317
n4221.out[0] (.names)                                            0.235    21.552
n4206.in[1] (.names)                                             0.100    21.652
n4206.out[0] (.names)                                            0.235    21.887
n1341.in[0] (.names)                                             0.100    21.987
n1341.out[0] (.names)                                            0.235    22.222
n1506.in[0] (.names)                                             0.100    22.322
n1506.out[0] (.names)                                            0.235    22.557
n1507.D[0] (.latch)                                              0.000    22.557
data arrival time                                                         22.557

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1507.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.557
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.580


#Path 44
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n3522.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n3984.in[0] (.names)                                             0.769    14.995
n3984.out[0] (.names)                                            0.235    15.230
n3988.in[1] (.names)                                             0.100    15.330
n3988.out[0] (.names)                                            0.235    15.565
n3990.in[0] (.names)                                             0.100    15.665
n3990.out[0] (.names)                                            0.235    15.900
n3991.in[1] (.names)                                             0.100    16.000
n3991.out[0] (.names)                                            0.235    16.235
n3992.in[0] (.names)                                             0.481    16.716
n3992.out[0] (.names)                                            0.235    16.951
n4228.in[2] (.names)                                             0.100    17.051
n4228.out[0] (.names)                                            0.235    17.286
n4229.in[1] (.names)                                             0.100    17.386
n4229.out[0] (.names)                                            0.235    17.621
n3876.in[0] (.names)                                             0.100    17.721
n3876.out[0] (.names)                                            0.235    17.956
n4246.in[1] (.names)                                             0.489    18.445
n4246.out[0] (.names)                                            0.235    18.680
n1438.in[1] (.names)                                             0.100    18.780
n1438.out[0] (.names)                                            0.235    19.015
n3484.in[1] (.names)                                             0.769    19.784
n3484.out[0] (.names)                                            0.235    20.019
n3485.in[2] (.names)                                             0.342    20.361
n3485.out[0] (.names)                                            0.235    20.596
n3487.in[0] (.names)                                             0.100    20.696
n3487.out[0] (.names)                                            0.235    20.931
n3488.in[0] (.names)                                             0.336    21.267
n3488.out[0] (.names)                                            0.235    21.502
n3490.in[2] (.names)                                             0.100    21.602
n3490.out[0] (.names)                                            0.235    21.837
n3491.in[0] (.names)                                             0.100    21.937
n3491.out[0] (.names)                                            0.235    22.172
n3522.D[0] (.latch)                                              0.335    22.507
data arrival time                                                         22.507

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3522.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.507
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.531


#Path 45
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n1200.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n3984.in[0] (.names)                                             0.769    14.995
n3984.out[0] (.names)                                            0.235    15.230
n3988.in[1] (.names)                                             0.100    15.330
n3988.out[0] (.names)                                            0.235    15.565
n3990.in[0] (.names)                                             0.100    15.665
n3990.out[0] (.names)                                            0.235    15.900
n3991.in[1] (.names)                                             0.100    16.000
n3991.out[0] (.names)                                            0.235    16.235
n3992.in[0] (.names)                                             0.481    16.716
n3992.out[0] (.names)                                            0.235    16.951
n4228.in[2] (.names)                                             0.100    17.051
n4228.out[0] (.names)                                            0.235    17.286
n4229.in[1] (.names)                                             0.100    17.386
n4229.out[0] (.names)                                            0.235    17.621
n3876.in[0] (.names)                                             0.100    17.721
n3876.out[0] (.names)                                            0.235    17.956
n4246.in[1] (.names)                                             0.489    18.445
n4246.out[0] (.names)                                            0.235    18.680
n1438.in[1] (.names)                                             0.100    18.780
n1438.out[0] (.names)                                            0.235    19.015
n3484.in[1] (.names)                                             0.769    19.784
n3484.out[0] (.names)                                            0.235    20.019
n3485.in[2] (.names)                                             0.342    20.361
n3485.out[0] (.names)                                            0.235    20.596
n3487.in[0] (.names)                                             0.100    20.696
n3487.out[0] (.names)                                            0.235    20.931
n3488.in[0] (.names)                                             0.336    21.267
n3488.out[0] (.names)                                            0.235    21.502
n3490.in[2] (.names)                                             0.100    21.602
n3490.out[0] (.names)                                            0.235    21.837
n3491.in[0] (.names)                                             0.100    21.937
n3491.out[0] (.names)                                            0.235    22.172
n1200.D[0] (.latch)                                              0.335    22.507
data arrival time                                                         22.507

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1200.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.507
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.531


#Path 46
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n5669.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n5239.in[3] (.names)                                             0.100    15.197
n5239.out[0] (.names)                                            0.235    15.432
n5325.in[2] (.names)                                             0.621    16.053
n5325.out[0] (.names)                                            0.235    16.288
n5326.in[0] (.names)                                             0.485    16.772
n5326.out[0] (.names)                                            0.235    17.007
n5327.in[0] (.names)                                             0.100    17.107
n5327.out[0] (.names)                                            0.235    17.342
n5328.in[0] (.names)                                             0.100    17.442
n5328.out[0] (.names)                                            0.235    17.677
n5367.in[0] (.names)                                             0.100    17.777
n5367.out[0] (.names)                                            0.235    18.012
n5369.in[1] (.names)                                             0.100    18.112
n5369.out[0] (.names)                                            0.235    18.347
n5331.in[3] (.names)                                             0.100    18.447
n5331.out[0] (.names)                                            0.235    18.682
n5374.in[1] (.names)                                             0.100    18.782
n5374.out[0] (.names)                                            0.235    19.017
n5362.in[0] (.names)                                             0.100    19.117
n5362.out[0] (.names)                                            0.235    19.352
n5363.in[2] (.names)                                             0.482    19.835
n5363.out[0] (.names)                                            0.235    20.070
n5364.in[0] (.names)                                             0.100    20.170
n5364.out[0] (.names)                                            0.235    20.405
n5376.in[1] (.names)                                             0.488    20.893
n5376.out[0] (.names)                                            0.235    21.128
n5377.in[0] (.names)                                             0.100    21.228
n5377.out[0] (.names)                                            0.235    21.463
n5378.in[0] (.names)                                             0.100    21.563
n5378.out[0] (.names)                                            0.235    21.798
n3862.in[0] (.names)                                             0.100    21.898
n3862.out[0] (.names)                                            0.235    22.133
n5668.in[1] (.names)                                             0.100    22.233
n5668.out[0] (.names)                                            0.235    22.468
n5669.D[0] (.latch)                                              0.000    22.468
data arrival time                                                         22.468

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5669.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.468
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.491


#Path 47
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n4899.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4740.in[0] (.names)                                             0.628    15.389
n4740.out[0] (.names)                                            0.235    15.624
n4742.in[1] (.names)                                             0.100    15.724
n4742.out[0] (.names)                                            0.235    15.959
n4743.in[1] (.names)                                             0.328    16.287
n4743.out[0] (.names)                                            0.235    16.522
n4744.in[1] (.names)                                             0.100    16.622
n4744.out[0] (.names)                                            0.235    16.857
n4745.in[0] (.names)                                             0.342    17.200
n4745.out[0] (.names)                                            0.235    17.435
n4777.in[0] (.names)                                             0.100    17.535
n4777.out[0] (.names)                                            0.235    17.770
n4778.in[0] (.names)                                             0.100    17.870
n4778.out[0] (.names)                                            0.235    18.105
n4755.in[1] (.names)                                             0.100    18.205
n4755.out[0] (.names)                                            0.235    18.440
n4756.in[1] (.names)                                             0.100    18.540
n4756.out[0] (.names)                                            0.235    18.775
n4762.in[2] (.names)                                             0.636    19.410
n4762.out[0] (.names)                                            0.235    19.645
n4763.in[0] (.names)                                             0.100    19.745
n4763.out[0] (.names)                                            0.235    19.980
n4764.in[0] (.names)                                             0.100    20.080
n4764.out[0] (.names)                                            0.235    20.315
n4765.in[0] (.names)                                             0.490    20.806
n4765.out[0] (.names)                                            0.235    21.041
n4767.in[1] (.names)                                             0.100    21.141
n4767.out[0] (.names)                                            0.235    21.376
n4480.in[0] (.names)                                             0.489    21.865
n4480.out[0] (.names)                                            0.235    22.100
n4899.D[0] (.latch)                                              0.335    22.435
data arrival time                                                         22.435

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4899.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.435
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.458


#Path 48
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n4481.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4740.in[0] (.names)                                             0.628    15.389
n4740.out[0] (.names)                                            0.235    15.624
n4742.in[1] (.names)                                             0.100    15.724
n4742.out[0] (.names)                                            0.235    15.959
n4743.in[1] (.names)                                             0.328    16.287
n4743.out[0] (.names)                                            0.235    16.522
n4744.in[1] (.names)                                             0.100    16.622
n4744.out[0] (.names)                                            0.235    16.857
n4745.in[0] (.names)                                             0.342    17.200
n4745.out[0] (.names)                                            0.235    17.435
n4777.in[0] (.names)                                             0.100    17.535
n4777.out[0] (.names)                                            0.235    17.770
n4778.in[0] (.names)                                             0.100    17.870
n4778.out[0] (.names)                                            0.235    18.105
n4755.in[1] (.names)                                             0.100    18.205
n4755.out[0] (.names)                                            0.235    18.440
n4756.in[1] (.names)                                             0.100    18.540
n4756.out[0] (.names)                                            0.235    18.775
n4762.in[2] (.names)                                             0.636    19.410
n4762.out[0] (.names)                                            0.235    19.645
n4763.in[0] (.names)                                             0.100    19.745
n4763.out[0] (.names)                                            0.235    19.980
n4764.in[0] (.names)                                             0.100    20.080
n4764.out[0] (.names)                                            0.235    20.315
n4765.in[0] (.names)                                             0.490    20.806
n4765.out[0] (.names)                                            0.235    21.041
n4767.in[1] (.names)                                             0.100    21.141
n4767.out[0] (.names)                                            0.235    21.376
n4480.in[0] (.names)                                             0.489    21.865
n4480.out[0] (.names)                                            0.235    22.100
n4481.D[0] (.latch)                                              0.335    22.435
data arrival time                                                         22.435

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4481.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.435
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.458


#Path 49
Startpoint: n3176.Q[0] (.latch clocked by pclk)
Endpoint  : n8574.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3176.clk[0] (.latch)                                            0.042     0.042
n3176.Q[0] (.latch) [clock-to-output]                            0.124     0.166
n3178.in[0] (.names)                                             0.807     0.973
n3178.out[0] (.names)                                            0.235     1.208
n3179.in[0] (.names)                                             0.336     1.544
n3179.out[0] (.names)                                            0.235     1.779
n3177.in[0] (.names)                                             0.100     1.879
n3177.out[0] (.names)                                            0.235     2.114
n3173.in[2] (.names)                                             0.774     2.888
n3173.out[0] (.names)                                            0.235     3.123
n3174.in[0] (.names)                                             0.617     3.740
n3174.out[0] (.names)                                            0.235     3.975
n3175.in[1] (.names)                                             0.100     4.075
n3175.out[0] (.names)                                            0.235     4.310
n1215.in[0] (.names)                                             0.100     4.410
n1215.out[0] (.names)                                            0.235     4.645
n9000.in[3] (.names)                                             3.285     7.930
n9000.out[0] (.names)                                            0.235     8.165
n9199.in[0] (.names)                                             0.490     8.656
n9199.out[0] (.names)                                            0.235     8.891
n8699.in[1] (.names)                                             0.339     9.230
n8699.out[0] (.names)                                            0.235     9.465
n8802.in[1] (.names)                                             0.489     9.954
n8802.out[0] (.names)                                            0.235    10.189
n8844.in[1] (.names)                                             1.053    11.242
n8844.out[0] (.names)                                            0.235    11.477
n8850.in[2] (.names)                                             0.488    11.965
n8850.out[0] (.names)                                            0.235    12.200
n8851.in[1] (.names)                                             0.100    12.300
n8851.out[0] (.names)                                            0.235    12.535
n8853.in[1] (.names)                                             0.100    12.635
n8853.out[0] (.names)                                            0.235    12.870
n8854.in[0] (.names)                                             0.338    13.208
n8854.out[0] (.names)                                            0.235    13.443
n8856.in[0] (.names)                                             0.100    13.543
n8856.out[0] (.names)                                            0.235    13.778
n8858.in[2] (.names)                                             0.100    13.878
n8858.out[0] (.names)                                            0.235    14.113
n8836.in[0] (.names)                                             0.640    14.753
n8836.out[0] (.names)                                            0.235    14.988
n8838.in[0] (.names)                                             0.100    15.088
n8838.out[0] (.names)                                            0.235    15.323
n8839.in[1] (.names)                                             0.100    15.423
n8839.out[0] (.names)                                            0.235    15.658
n8816.in[0] (.names)                                             0.100    15.758
n8816.out[0] (.names)                                            0.235    15.993
n8817.in[1] (.names)                                             0.100    16.093
n8817.out[0] (.names)                                            0.235    16.328
n8540.in[1] (.names)                                             0.100    16.428
n8540.out[0] (.names)                                            0.235    16.663
n8822.in[0] (.names)                                             0.100    16.763
n8822.out[0] (.names)                                            0.235    16.998
n8556.in[1] (.names)                                             0.100    17.098
n8556.out[0] (.names)                                            0.235    17.333
n8824.in[1] (.names)                                             0.910    18.243
n8824.out[0] (.names)                                            0.235    18.478
n8571.in[0] (.names)                                             0.100    18.578
n8571.out[0] (.names)                                            0.235    18.813
n7997.in[2] (.names)                                             0.777    19.589
n7997.out[0] (.names)                                            0.235    19.824
n8825.in[0] (.names)                                             0.100    19.924
n8825.out[0] (.names)                                            0.235    20.159
n8610.in[0] (.names)                                             0.622    20.782
n8610.out[0] (.names)                                            0.235    21.017
n8611.in[1] (.names)                                             0.100    21.117
n8611.out[0] (.names)                                            0.235    21.352
n8573.in[0] (.names)                                             0.100    21.452
n8573.out[0] (.names)                                            0.235    21.687
n8574.D[0] (.latch)                                              0.726    22.413
data arrival time                                                         22.413

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8574.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.413
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.436


#Path 50
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1198.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n4971.in[1] (.names)                                             0.100    15.197
n4971.out[0] (.names)                                            0.235    15.432
n4972.in[2] (.names)                                             0.100    15.532
n4972.out[0] (.names)                                            0.235    15.767
n4467.in[3] (.names)                                             0.100    15.867
n4467.out[0] (.names)                                            0.235    16.102
n4616.in[0] (.names)                                             0.489    16.591
n4616.out[0] (.names)                                            0.235    16.826
n4006.in[3] (.names)                                             0.100    16.926
n4006.out[0] (.names)                                            0.235    17.161
n4626.in[0] (.names)                                             0.481    17.642
n4626.out[0] (.names)                                            0.235    17.877
n4627.in[0] (.names)                                             0.100    17.977
n4627.out[0] (.names)                                            0.235    18.212
n4456.in[0] (.names)                                             0.100    18.312
n4456.out[0] (.names)                                            0.235    18.547
n5015.in[2] (.names)                                             0.100    18.647
n5015.out[0] (.names)                                            0.235    18.882
n5018.in[2] (.names)                                             0.100    18.982
n5018.out[0] (.names)                                            0.235    19.217
n5021.in[1] (.names)                                             0.100    19.317
n5021.out[0] (.names)                                            0.235    19.552
n5022.in[0] (.names)                                             0.623    20.175
n5022.out[0] (.names)                                            0.235    20.410
n5027.in[1] (.names)                                             0.100    20.510
n5027.out[0] (.names)                                            0.235    20.745
n5028.in[0] (.names)                                             0.100    20.845
n5028.out[0] (.names)                                            0.235    21.080
n1198.in[0] (.names)                                             0.100    21.180
n1198.out[0] (.names)                                            0.235    21.415
out:n1198.outpad[0] (.output)                                    0.936    22.351
data arrival time                                                         22.351

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -22.351
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.351


#Path 51
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n1359.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n4971.in[1] (.names)                                             0.100    15.197
n4971.out[0] (.names)                                            0.235    15.432
n4972.in[2] (.names)                                             0.100    15.532
n4972.out[0] (.names)                                            0.235    15.767
n4467.in[3] (.names)                                             0.100    15.867
n4467.out[0] (.names)                                            0.235    16.102
n4616.in[0] (.names)                                             0.489    16.591
n4616.out[0] (.names)                                            0.235    16.826
n4006.in[3] (.names)                                             0.100    16.926
n4006.out[0] (.names)                                            0.235    17.161
n4626.in[0] (.names)                                             0.481    17.642
n4626.out[0] (.names)                                            0.235    17.877
n4627.in[0] (.names)                                             0.100    17.977
n4627.out[0] (.names)                                            0.235    18.212
n4456.in[0] (.names)                                             0.100    18.312
n4456.out[0] (.names)                                            0.235    18.547
n4961.in[2] (.names)                                             0.472    19.019
n4961.out[0] (.names)                                            0.235    19.254
n4960.in[1] (.names)                                             0.100    19.354
n4960.out[0] (.names)                                            0.235    19.589
n4449.in[1] (.names)                                             0.477    20.066
n4449.out[0] (.names)                                            0.235    20.301
n1358.in[0] (.names)                                             1.449    21.750
n1358.out[0] (.names)                                            0.235    21.985
n1359.D[0] (.latch)                                              0.335    22.320
data arrival time                                                         22.320

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1359.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.320
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.343


#Path 52
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n1494.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n7701.in[0] (.names)                                             0.100    14.326
n7701.out[0] (.names)                                            0.235    14.561
n7707.in[1] (.names)                                             0.100    14.661
n7707.out[0] (.names)                                            0.235    14.896
n7709.in[0] (.names)                                             0.100    14.996
n7709.out[0] (.names)                                            0.235    15.231
n7710.in[0] (.names)                                             0.784    16.015
n7710.out[0] (.names)                                            0.235    16.250
n7722.in[2] (.names)                                             0.339    16.590
n7722.out[0] (.names)                                            0.235    16.825
n5755.in[1] (.names)                                             0.100    16.925
n5755.out[0] (.names)                                            0.235    17.160
n7719.in[0] (.names)                                             0.100    17.260
n7719.out[0] (.names)                                            0.235    17.495
n7723.in[0] (.names)                                             0.100    17.595
n7723.out[0] (.names)                                            0.235    17.830
n1408.in[0] (.names)                                             0.100    17.930
n1408.out[0] (.names)                                            0.235    18.165
n7743.in[0] (.names)                                             0.100    18.265
n7743.out[0] (.names)                                            0.235    18.500
n7744.in[0] (.names)                                             0.628    19.127
n7744.out[0] (.names)                                            0.235    19.362
n5741.in[1] (.names)                                             0.492    19.855
n5741.out[0] (.names)                                            0.235    20.090
n7745.in[3] (.names)                                             0.341    20.431
n7745.out[0] (.names)                                            0.235    20.666
n7730.in[0] (.names)                                             0.100    20.766
n7730.out[0] (.names)                                            0.235    21.001
n1493.in[1] (.names)                                             1.081    22.082
n1493.out[0] (.names)                                            0.235    22.317
n1494.D[0] (.latch)                                              0.000    22.317
data arrival time                                                         22.317

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1494.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.317
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.340


#Path 53
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n5138.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n5239.in[3] (.names)                                             0.100    15.197
n5239.out[0] (.names)                                            0.235    15.432
n5325.in[2] (.names)                                             0.621    16.053
n5325.out[0] (.names)                                            0.235    16.288
n5326.in[0] (.names)                                             0.485    16.772
n5326.out[0] (.names)                                            0.235    17.007
n5327.in[0] (.names)                                             0.100    17.107
n5327.out[0] (.names)                                            0.235    17.342
n5328.in[0] (.names)                                             0.100    17.442
n5328.out[0] (.names)                                            0.235    17.677
n5367.in[0] (.names)                                             0.100    17.777
n5367.out[0] (.names)                                            0.235    18.012
n5369.in[1] (.names)                                             0.100    18.112
n5369.out[0] (.names)                                            0.235    18.347
n5331.in[3] (.names)                                             0.100    18.447
n5331.out[0] (.names)                                            0.235    18.682
n5374.in[1] (.names)                                             0.100    18.782
n5374.out[0] (.names)                                            0.235    19.017
n5362.in[0] (.names)                                             0.100    19.117
n5362.out[0] (.names)                                            0.235    19.352
n5592.in[1] (.names)                                             0.481    19.834
n5592.out[0] (.names)                                            0.235    20.069
n5595.in[1] (.names)                                             0.100    20.169
n5595.out[0] (.names)                                            0.235    20.404
n5599.in[0] (.names)                                             0.100    20.504
n5599.out[0] (.names)                                            0.235    20.739
n5600.in[2] (.names)                                             0.100    20.839
n5600.out[0] (.names)                                            0.235    21.074
n5596.in[1] (.names)                                             0.100    21.174
n5596.out[0] (.names)                                            0.235    21.409
n5602.in[0] (.names)                                             0.332    21.741
n5602.out[0] (.names)                                            0.235    21.976
n5138.D[0] (.latch)                                              0.335    22.311
data arrival time                                                         22.311

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5138.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.311
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.335


#Path 54
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n4965.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n4971.in[1] (.names)                                             0.100    15.197
n4971.out[0] (.names)                                            0.235    15.432
n4972.in[2] (.names)                                             0.100    15.532
n4972.out[0] (.names)                                            0.235    15.767
n4467.in[3] (.names)                                             0.100    15.867
n4467.out[0] (.names)                                            0.235    16.102
n4616.in[0] (.names)                                             0.489    16.591
n4616.out[0] (.names)                                            0.235    16.826
n4006.in[3] (.names)                                             0.100    16.926
n4006.out[0] (.names)                                            0.235    17.161
n4626.in[0] (.names)                                             0.481    17.642
n4626.out[0] (.names)                                            0.235    17.877
n4627.in[0] (.names)                                             0.100    17.977
n4627.out[0] (.names)                                            0.235    18.212
n4456.in[0] (.names)                                             0.100    18.312
n4456.out[0] (.names)                                            0.235    18.547
n4961.in[2] (.names)                                             0.472    19.019
n4961.out[0] (.names)                                            0.235    19.254
n4960.in[1] (.names)                                             0.100    19.354
n4960.out[0] (.names)                                            0.235    19.589
n4963.in[0] (.names)                                             0.100    19.689
n4963.out[0] (.names)                                            0.235    19.924
n1084.in[0] (.names)                                             0.100    20.024
n1084.out[0] (.names)                                            0.235    20.259
n4426.in[1] (.names)                                             0.100    20.359
n4426.out[0] (.names)                                            0.235    20.594
n4964.in[0] (.names)                                             0.100    20.694
n4964.out[0] (.names)                                            0.235    20.929
n4486.in[2] (.names)                                             0.100    21.029
n4486.out[0] (.names)                                            0.235    21.264
n4499.in[0] (.names)                                             0.100    21.364
n4499.out[0] (.names)                                            0.235    21.599
n1307.in[0] (.names)                                             0.100    21.699
n1307.out[0] (.names)                                            0.235    21.934
n4965.D[0] (.latch)                                              0.335    22.269
data arrival time                                                         22.269

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4965.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.269
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.293


#Path 55
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n1266.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n5239.in[3] (.names)                                             0.100    15.197
n5239.out[0] (.names)                                            0.235    15.432
n5325.in[2] (.names)                                             0.621    16.053
n5325.out[0] (.names)                                            0.235    16.288
n9753.in[1] (.names)                                             0.100    16.388
n9753.out[0] (.names)                                            0.235    16.623
n9754.in[0] (.names)                                             0.100    16.723
n9754.out[0] (.names)                                            0.235    16.958
n9747.in[0] (.names)                                             0.100    17.058
n9747.out[0] (.names)                                            0.235    17.293
n9748.in[1] (.names)                                             0.919    18.212
n9748.out[0] (.names)                                            0.235    18.447
n9758.in[2] (.names)                                             0.100    18.547
n9758.out[0] (.names)                                            0.235    18.782
n9780.in[1] (.names)                                             0.100    18.882
n9780.out[0] (.names)                                            0.235    19.117
n9453.in[0] (.names)                                             0.100    19.217
n9453.out[0] (.names)                                            0.235    19.452
n9792.in[0] (.names)                                             0.100    19.552
n9792.out[0] (.names)                                            0.235    19.787
n9798.in[0] (.names)                                             0.489    20.276
n9798.out[0] (.names)                                            0.235    20.511
n9799.in[0] (.names)                                             0.100    20.611
n9799.out[0] (.names)                                            0.235    20.846
n9700.in[0] (.names)                                             0.100    20.946
n9700.out[0] (.names)                                            0.235    21.181
n9394.in[0] (.names)                                             0.100    21.281
n9394.out[0] (.names)                                            0.235    21.516
n1266.D[0] (.latch)                                              0.725    22.241
data arrival time                                                         22.241

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1266.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.241
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.264


#Path 56
Startpoint: n391.inpad[0] (.input clocked by pclk)
Endpoint  : n6782.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n391.inpad[0] (.input)                                           0.000     0.000
n991.in[0] (.names)                                              1.072     1.072
n991.out[0] (.names)                                             0.235     1.307
n3340.in[0] (.names)                                             0.928     2.234
n3340.out[0] (.names)                                            0.235     2.469
n3431.in[0] (.names)                                             0.343     2.813
n3431.out[0] (.names)                                            0.235     3.048
n2596.in[0] (.names)                                             0.475     3.522
n2596.out[0] (.names)                                            0.235     3.757
n2597.in[3] (.names)                                             0.483     4.241
n2597.out[0] (.names)                                            0.235     4.476
n2601.in[1] (.names)                                             0.100     4.576
n2601.out[0] (.names)                                            0.235     4.811
n1087.in[0] (.names)                                             0.100     4.911
n1087.out[0] (.names)                                            0.235     5.146
n2829.in[1] (.names)                                             0.628     5.774
n2829.out[0] (.names)                                            0.235     6.009
n2719.in[0] (.names)                                             0.100     6.109
n2719.out[0] (.names)                                            0.235     6.344
n2728.in[0] (.names)                                             0.100     6.444
n2728.out[0] (.names)                                            0.235     6.679
n2790.in[1] (.names)                                             0.100     6.779
n2790.out[0] (.names)                                            0.235     7.014
n2792.in[1] (.names)                                             0.100     7.114
n2792.out[0] (.names)                                            0.235     7.349
n2778.in[1] (.names)                                             0.100     7.449
n2778.out[0] (.names)                                            0.235     7.684
n2796.in[1] (.names)                                             0.480     8.164
n2796.out[0] (.names)                                            0.235     8.399
n2806.in[2] (.names)                                             0.488     8.887
n2806.out[0] (.names)                                            0.235     9.122
n2672.in[0] (.names)                                             0.100     9.222
n2672.out[0] (.names)                                            0.235     9.457
n2724.in[1] (.names)                                             0.338     9.795
n2724.out[0] (.names)                                            0.235    10.030
n2647.in[0] (.names)                                             0.631    10.661
n2647.out[0] (.names)                                            0.235    10.896
n2717.in[0] (.names)                                             0.100    10.996
n2717.out[0] (.names)                                            0.235    11.231
n2718.in[2] (.names)                                             0.100    11.331
n2718.out[0] (.names)                                            0.235    11.566
n2731.in[0] (.names)                                             0.100    11.666
n2731.out[0] (.names)                                            0.235    11.901
n2748.in[0] (.names)                                             0.100    12.001
n2748.out[0] (.names)                                            0.235    12.236
n1378.in[0] (.names)                                             0.100    12.336
n1378.out[0] (.names)                                            0.235    12.571
n7457.in[0] (.names)                                             1.053    13.624
n7457.out[0] (.names)                                            0.235    13.859
n7458.in[0] (.names)                                             0.100    13.959
n7458.out[0] (.names)                                            0.235    14.194
n7459.in[0] (.names)                                             0.100    14.294
n7459.out[0] (.names)                                            0.235    14.529
n7460.in[0] (.names)                                             0.100    14.629
n7460.out[0] (.names)                                            0.235    14.864
n6965.in[0] (.names)                                             0.100    14.964
n6965.out[0] (.names)                                            0.235    15.199
n1032.in[1] (.names)                                             0.630    15.829
n1032.out[0] (.names)                                            0.235    16.064
n6966.in[0] (.names)                                             1.636    17.700
n6966.out[0] (.names)                                            0.235    17.935
n5560.in[0] (.names)                                             0.100    18.035
n5560.out[0] (.names)                                            0.235    18.270
n6967.in[0] (.names)                                             0.100    18.370
n6967.out[0] (.names)                                            0.235    18.605
n7305.in[2] (.names)                                             0.100    18.705
n7305.out[0] (.names)                                            0.235    18.940
n7295.in[2] (.names)                                             0.100    19.040
n7295.out[0] (.names)                                            0.235    19.275
n7301.in[0] (.names)                                             0.100    19.375
n7301.out[0] (.names)                                            0.235    19.610
n7300.in[0] (.names)                                             0.100    19.710
n7300.out[0] (.names)                                            0.235    19.945
n5802.in[1] (.names)                                             0.480    20.426
n5802.out[0] (.names)                                            0.235    20.661
n7306.in[1] (.names)                                             0.629    21.290
n7306.out[0] (.names)                                            0.235    21.525
n6781.in[0] (.names)                                             0.100    21.625
n6781.out[0] (.names)                                            0.235    21.860
n6782.D[0] (.latch)                                              0.335    22.195
data arrival time                                                         22.195

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6782.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.218


#Path 57
Startpoint: n391.inpad[0] (.input clocked by pclk)
Endpoint  : n7353.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n391.inpad[0] (.input)                                           0.000     0.000
n991.in[0] (.names)                                              1.072     1.072
n991.out[0] (.names)                                             0.235     1.307
n3340.in[0] (.names)                                             0.928     2.234
n3340.out[0] (.names)                                            0.235     2.469
n3431.in[0] (.names)                                             0.343     2.813
n3431.out[0] (.names)                                            0.235     3.048
n2596.in[0] (.names)                                             0.475     3.522
n2596.out[0] (.names)                                            0.235     3.757
n2597.in[3] (.names)                                             0.483     4.241
n2597.out[0] (.names)                                            0.235     4.476
n2601.in[1] (.names)                                             0.100     4.576
n2601.out[0] (.names)                                            0.235     4.811
n1087.in[0] (.names)                                             0.100     4.911
n1087.out[0] (.names)                                            0.235     5.146
n2829.in[1] (.names)                                             0.628     5.774
n2829.out[0] (.names)                                            0.235     6.009
n2719.in[0] (.names)                                             0.100     6.109
n2719.out[0] (.names)                                            0.235     6.344
n2728.in[0] (.names)                                             0.100     6.444
n2728.out[0] (.names)                                            0.235     6.679
n2790.in[1] (.names)                                             0.100     6.779
n2790.out[0] (.names)                                            0.235     7.014
n2792.in[1] (.names)                                             0.100     7.114
n2792.out[0] (.names)                                            0.235     7.349
n2778.in[1] (.names)                                             0.100     7.449
n2778.out[0] (.names)                                            0.235     7.684
n2796.in[1] (.names)                                             0.480     8.164
n2796.out[0] (.names)                                            0.235     8.399
n2806.in[2] (.names)                                             0.488     8.887
n2806.out[0] (.names)                                            0.235     9.122
n2672.in[0] (.names)                                             0.100     9.222
n2672.out[0] (.names)                                            0.235     9.457
n2724.in[1] (.names)                                             0.338     9.795
n2724.out[0] (.names)                                            0.235    10.030
n2647.in[0] (.names)                                             0.631    10.661
n2647.out[0] (.names)                                            0.235    10.896
n2717.in[0] (.names)                                             0.100    10.996
n2717.out[0] (.names)                                            0.235    11.231
n2718.in[2] (.names)                                             0.100    11.331
n2718.out[0] (.names)                                            0.235    11.566
n2731.in[0] (.names)                                             0.100    11.666
n2731.out[0] (.names)                                            0.235    11.901
n2748.in[0] (.names)                                             0.100    12.001
n2748.out[0] (.names)                                            0.235    12.236
n1378.in[0] (.names)                                             0.100    12.336
n1378.out[0] (.names)                                            0.235    12.571
n7457.in[0] (.names)                                             1.053    13.624
n7457.out[0] (.names)                                            0.235    13.859
n7458.in[0] (.names)                                             0.100    13.959
n7458.out[0] (.names)                                            0.235    14.194
n7459.in[0] (.names)                                             0.100    14.294
n7459.out[0] (.names)                                            0.235    14.529
n7460.in[0] (.names)                                             0.100    14.629
n7460.out[0] (.names)                                            0.235    14.864
n6965.in[0] (.names)                                             0.100    14.964
n6965.out[0] (.names)                                            0.235    15.199
n1032.in[1] (.names)                                             0.630    15.829
n1032.out[0] (.names)                                            0.235    16.064
n6966.in[0] (.names)                                             1.636    17.700
n6966.out[0] (.names)                                            0.235    17.935
n5560.in[0] (.names)                                             0.100    18.035
n5560.out[0] (.names)                                            0.235    18.270
n6967.in[0] (.names)                                             0.100    18.370
n6967.out[0] (.names)                                            0.235    18.605
n7305.in[2] (.names)                                             0.100    18.705
n7305.out[0] (.names)                                            0.235    18.940
n7295.in[2] (.names)                                             0.100    19.040
n7295.out[0] (.names)                                            0.235    19.275
n7301.in[0] (.names)                                             0.100    19.375
n7301.out[0] (.names)                                            0.235    19.610
n7300.in[0] (.names)                                             0.100    19.710
n7300.out[0] (.names)                                            0.235    19.945
n5802.in[1] (.names)                                             0.480    20.426
n5802.out[0] (.names)                                            0.235    20.661
n7306.in[1] (.names)                                             0.629    21.290
n7306.out[0] (.names)                                            0.235    21.525
n6781.in[0] (.names)                                             0.100    21.625
n6781.out[0] (.names)                                            0.235    21.860
n7307.in[0] (.names)                                             0.100    21.960
n7307.out[0] (.names)                                            0.235    22.195
n7353.D[0] (.latch)                                              0.000    22.195
data arrival time                                                         22.195

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7353.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.218


#Path 58
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n3589.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n3984.in[0] (.names)                                             0.769    14.995
n3984.out[0] (.names)                                            0.235    15.230
n3988.in[1] (.names)                                             0.100    15.330
n3988.out[0] (.names)                                            0.235    15.565
n3990.in[0] (.names)                                             0.100    15.665
n3990.out[0] (.names)                                            0.235    15.900
n3991.in[1] (.names)                                             0.100    16.000
n3991.out[0] (.names)                                            0.235    16.235
n3992.in[0] (.names)                                             0.481    16.716
n3992.out[0] (.names)                                            0.235    16.951
n4228.in[2] (.names)                                             0.100    17.051
n4228.out[0] (.names)                                            0.235    17.286
n4229.in[1] (.names)                                             0.100    17.386
n4229.out[0] (.names)                                            0.235    17.621
n3876.in[0] (.names)                                             0.100    17.721
n3876.out[0] (.names)                                            0.235    17.956
n4246.in[1] (.names)                                             0.489    18.445
n4246.out[0] (.names)                                            0.235    18.680
n1438.in[1] (.names)                                             0.100    18.780
n1438.out[0] (.names)                                            0.235    19.015
n3484.in[1] (.names)                                             0.769    19.784
n3484.out[0] (.names)                                            0.235    20.019
n3485.in[2] (.names)                                             0.342    20.361
n3485.out[0] (.names)                                            0.235    20.596
n3487.in[0] (.names)                                             0.100    20.696
n3487.out[0] (.names)                                            0.235    20.931
n3488.in[0] (.names)                                             0.336    21.267
n3488.out[0] (.names)                                            0.235    21.502
n3490.in[2] (.names)                                             0.100    21.602
n3490.out[0] (.names)                                            0.235    21.837
n3589.D[0] (.latch)                                              0.335    22.172
data arrival time                                                         22.172

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3589.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.172
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.196


#Path 59
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n4623.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n4971.in[1] (.names)                                             0.100    15.197
n4971.out[0] (.names)                                            0.235    15.432
n4972.in[2] (.names)                                             0.100    15.532
n4972.out[0] (.names)                                            0.235    15.767
n4467.in[3] (.names)                                             0.100    15.867
n4467.out[0] (.names)                                            0.235    16.102
n4973.in[0] (.names)                                             0.482    16.584
n4973.out[0] (.names)                                            0.235    16.819
n1485.in[1] (.names)                                             0.623    17.442
n1485.out[0] (.names)                                            0.235    17.677
n4975.in[0] (.names)                                             0.100    17.777
n4975.out[0] (.names)                                            0.235    18.012
n4967.in[0] (.names)                                             0.100    18.112
n4967.out[0] (.names)                                            0.235    18.347
n4976.in[0] (.names)                                             0.634    18.982
n4976.out[0] (.names)                                            0.235    19.217
n4998.in[0] (.names)                                             0.633    19.850
n4998.out[0] (.names)                                            0.235    20.085
n5000.in[1] (.names)                                             0.100    20.185
n5000.out[0] (.names)                                            0.235    20.420
n4632.in[1] (.names)                                             0.100    20.520
n4632.out[0] (.names)                                            0.235    20.755
n4629.in[2] (.names)                                             0.495    21.250
n4629.out[0] (.names)                                            0.235    21.485
n4488.in[0] (.names)                                             0.100    21.585
n4488.out[0] (.names)                                            0.235    21.820
n4633.in[1] (.names)                                             0.100    21.920
n4633.out[0] (.names)                                            0.235    22.155
n4623.D[0] (.latch)                                              0.000    22.155
data arrival time                                                         22.155

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4623.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.155
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.178


#Path 60
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n2428.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4740.in[0] (.names)                                             0.628    15.389
n4740.out[0] (.names)                                            0.235    15.624
n4742.in[1] (.names)                                             0.100    15.724
n4742.out[0] (.names)                                            0.235    15.959
n4743.in[1] (.names)                                             0.328    16.287
n4743.out[0] (.names)                                            0.235    16.522
n4748.in[1] (.names)                                             0.100    16.622
n4748.out[0] (.names)                                            0.235    16.857
n4749.in[0] (.names)                                             0.100    16.957
n4749.out[0] (.names)                                            0.235    17.192
n4750.in[0] (.names)                                             0.100    17.292
n4750.out[0] (.names)                                            0.235    17.527
n4746.in[0] (.names)                                             0.100    17.627
n4746.out[0] (.names)                                            0.235    17.862
n4747.in[0] (.names)                                             0.100    17.962
n4747.out[0] (.names)                                            0.235    18.197
n1141.in[0] (.names)                                             0.100    18.297
n1141.out[0] (.names)                                            0.235    18.532
n3830.in[1] (.names)                                             0.100    18.632
n3830.out[0] (.names)                                            0.235    18.867
n5024.in[0] (.names)                                             0.485    19.352
n5024.out[0] (.names)                                            0.235    19.587
n5025.in[0] (.names)                                             0.100    19.687
n5025.out[0] (.names)                                            0.235    19.922
n5029.in[0] (.names)                                             0.100    20.022
n5029.out[0] (.names)                                            0.235    20.257
n5035.in[1] (.names)                                             0.100    20.357
n5035.out[0] (.names)                                            0.235    20.592
n5037.in[1] (.names)                                             0.100    20.692
n5037.out[0] (.names)                                            0.235    20.927
n4515.in[0] (.names)                                             0.100    21.027
n4515.out[0] (.names)                                            0.235    21.262
n2428.D[0] (.latch)                                              0.863    22.125
data arrival time                                                         22.125

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2428.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.125
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.148


#Path 61
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n3832.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n3984.in[0] (.names)                                             0.769    14.995
n3984.out[0] (.names)                                            0.235    15.230
n3988.in[1] (.names)                                             0.100    15.330
n3988.out[0] (.names)                                            0.235    15.565
n3990.in[0] (.names)                                             0.100    15.665
n3990.out[0] (.names)                                            0.235    15.900
n3991.in[1] (.names)                                             0.100    16.000
n3991.out[0] (.names)                                            0.235    16.235
n3992.in[0] (.names)                                             0.481    16.716
n3992.out[0] (.names)                                            0.235    16.951
n3969.in[0] (.names)                                             0.100    17.051
n3969.out[0] (.names)                                            0.235    17.286
n3970.in[0] (.names)                                             0.100    17.386
n3970.out[0] (.names)                                            0.235    17.621
n4005.in[3] (.names)                                             0.100    17.721
n4005.out[0] (.names)                                            0.235    17.956
n4007.in[0] (.names)                                             0.330    18.286
n4007.out[0] (.names)                                            0.235    18.521
n4008.in[2] (.names)                                             0.100    18.621
n4008.out[0] (.names)                                            0.235    18.856
n4009.in[0] (.names)                                             0.100    18.956
n4009.out[0] (.names)                                            0.235    19.191
n979.in[1] (.names)                                              0.100    19.291
n979.out[0] (.names)                                             0.235    19.526
n4010.in[0] (.names)                                             0.482    20.009
n4010.out[0] (.names)                                            0.235    20.244
n4001.in[0] (.names)                                             0.100    20.344
n4001.out[0] (.names)                                            0.235    20.579
n4002.in[1] (.names)                                             0.100    20.679
n4002.out[0] (.names)                                            0.235    20.914
n3831.in[1] (.names)                                             0.100    21.014
n3831.out[0] (.names)                                            0.235    21.249
n3832.D[0] (.latch)                                              0.865    22.114
data arrival time                                                         22.114

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3832.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.114
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.137


#Path 62
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n4281.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n3984.in[0] (.names)                                             0.769    14.995
n3984.out[0] (.names)                                            0.235    15.230
n3988.in[1] (.names)                                             0.100    15.330
n3988.out[0] (.names)                                            0.235    15.565
n3990.in[0] (.names)                                             0.100    15.665
n3990.out[0] (.names)                                            0.235    15.900
n3991.in[1] (.names)                                             0.100    16.000
n3991.out[0] (.names)                                            0.235    16.235
n4357.in[2] (.names)                                             0.487    16.722
n4357.out[0] (.names)                                            0.235    16.957
n4358.in[0] (.names)                                             0.482    17.439
n4358.out[0] (.names)                                            0.235    17.674
n4362.in[1] (.names)                                             0.100    17.774
n4362.out[0] (.names)                                            0.235    18.009
n4351.in[1] (.names)                                             0.100    18.109
n4351.out[0] (.names)                                            0.235    18.344
n4137.in[0] (.names)                                             0.100    18.444
n4137.out[0] (.names)                                            0.235    18.679
n4138.in[0] (.names)                                             0.100    18.779
n4138.out[0] (.names)                                            0.235    19.014
n4140.in[1] (.names)                                             0.100    19.114
n4140.out[0] (.names)                                            0.235    19.349
n4141.in[2] (.names)                                             0.100    19.449
n4141.out[0] (.names)                                            0.235    19.684
n4142.in[0] (.names)                                             0.100    19.784
n4142.out[0] (.names)                                            0.235    20.019
n4153.in[1] (.names)                                             0.100    20.119
n4153.out[0] (.names)                                            0.235    20.354
n3952.in[0] (.names)                                             0.100    20.454
n3952.out[0] (.names)                                            0.235    20.689
n3953.in[1] (.names)                                             0.481    21.170
n3953.out[0] (.names)                                            0.235    21.405
n1364.in[1] (.names)                                             0.100    21.505
n1364.out[0] (.names)                                            0.235    21.740
n4281.D[0] (.latch)                                              0.335    22.075
data arrival time                                                         22.075

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4281.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.075
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.099


#Path 63
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n1028.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n3984.in[0] (.names)                                             0.769    14.995
n3984.out[0] (.names)                                            0.235    15.230
n3988.in[1] (.names)                                             0.100    15.330
n3988.out[0] (.names)                                            0.235    15.565
n3990.in[0] (.names)                                             0.100    15.665
n3990.out[0] (.names)                                            0.235    15.900
n3991.in[1] (.names)                                             0.100    16.000
n3991.out[0] (.names)                                            0.235    16.235
n4357.in[2] (.names)                                             0.487    16.722
n4357.out[0] (.names)                                            0.235    16.957
n4358.in[0] (.names)                                             0.482    17.439
n4358.out[0] (.names)                                            0.235    17.674
n4362.in[1] (.names)                                             0.100    17.774
n4362.out[0] (.names)                                            0.235    18.009
n4351.in[1] (.names)                                             0.100    18.109
n4351.out[0] (.names)                                            0.235    18.344
n4137.in[0] (.names)                                             0.100    18.444
n4137.out[0] (.names)                                            0.235    18.679
n4138.in[0] (.names)                                             0.100    18.779
n4138.out[0] (.names)                                            0.235    19.014
n4140.in[1] (.names)                                             0.100    19.114
n4140.out[0] (.names)                                            0.235    19.349
n4141.in[2] (.names)                                             0.100    19.449
n4141.out[0] (.names)                                            0.235    19.684
n4142.in[0] (.names)                                             0.100    19.784
n4142.out[0] (.names)                                            0.235    20.019
n4153.in[1] (.names)                                             0.100    20.119
n4153.out[0] (.names)                                            0.235    20.354
n3952.in[0] (.names)                                             0.100    20.454
n3952.out[0] (.names)                                            0.235    20.689
n3953.in[1] (.names)                                             0.481    21.170
n3953.out[0] (.names)                                            0.235    21.405
n1364.in[1] (.names)                                             0.100    21.505
n1364.out[0] (.names)                                            0.235    21.740
n1028.D[0] (.latch)                                              0.335    22.075
data arrival time                                                         22.075

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1028.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.075
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.099


#Path 64
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n3560.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n3984.in[0] (.names)                                             0.769    14.995
n3984.out[0] (.names)                                            0.235    15.230
n3988.in[1] (.names)                                             0.100    15.330
n3988.out[0] (.names)                                            0.235    15.565
n3990.in[0] (.names)                                             0.100    15.665
n3990.out[0] (.names)                                            0.235    15.900
n3991.in[1] (.names)                                             0.100    16.000
n3991.out[0] (.names)                                            0.235    16.235
n3992.in[0] (.names)                                             0.481    16.716
n3992.out[0] (.names)                                            0.235    16.951
n4228.in[2] (.names)                                             0.100    17.051
n4228.out[0] (.names)                                            0.235    17.286
n4229.in[1] (.names)                                             0.100    17.386
n4229.out[0] (.names)                                            0.235    17.621
n3876.in[0] (.names)                                             0.100    17.721
n3876.out[0] (.names)                                            0.235    17.956
n4246.in[1] (.names)                                             0.489    18.445
n4246.out[0] (.names)                                            0.235    18.680
n1438.in[1] (.names)                                             0.100    18.780
n1438.out[0] (.names)                                            0.235    19.015
n3484.in[1] (.names)                                             0.769    19.784
n3484.out[0] (.names)                                            0.235    20.019
n3557.in[3] (.names)                                             0.480    20.499
n3557.out[0] (.names)                                            0.235    20.734
n3558.in[2] (.names)                                             0.100    20.834
n3558.out[0] (.names)                                            0.235    21.069
n3537.in[0] (.names)                                             0.100    21.169
n3537.out[0] (.names)                                            0.235    21.404
n3559.in[0] (.names)                                             0.100    21.504
n3559.out[0] (.names)                                            0.235    21.739
n3560.D[0] (.latch)                                              0.335    22.074
data arrival time                                                         22.074

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3560.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.074
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.098


#Path 65
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n3165.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n3984.in[0] (.names)                                             0.769    14.995
n3984.out[0] (.names)                                            0.235    15.230
n3988.in[1] (.names)                                             0.100    15.330
n3988.out[0] (.names)                                            0.235    15.565
n3990.in[0] (.names)                                             0.100    15.665
n3990.out[0] (.names)                                            0.235    15.900
n3991.in[1] (.names)                                             0.100    16.000
n3991.out[0] (.names)                                            0.235    16.235
n3992.in[0] (.names)                                             0.481    16.716
n3992.out[0] (.names)                                            0.235    16.951
n4228.in[2] (.names)                                             0.100    17.051
n4228.out[0] (.names)                                            0.235    17.286
n4229.in[1] (.names)                                             0.100    17.386
n4229.out[0] (.names)                                            0.235    17.621
n3876.in[0] (.names)                                             0.100    17.721
n3876.out[0] (.names)                                            0.235    17.956
n4246.in[1] (.names)                                             0.489    18.445
n4246.out[0] (.names)                                            0.235    18.680
n1438.in[1] (.names)                                             0.100    18.780
n1438.out[0] (.names)                                            0.235    19.015
n3484.in[1] (.names)                                             0.769    19.784
n3484.out[0] (.names)                                            0.235    20.019
n3557.in[3] (.names)                                             0.480    20.499
n3557.out[0] (.names)                                            0.235    20.734
n3558.in[2] (.names)                                             0.100    20.834
n3558.out[0] (.names)                                            0.235    21.069
n3537.in[0] (.names)                                             0.100    21.169
n3537.out[0] (.names)                                            0.235    21.404
n3559.in[0] (.names)                                             0.100    21.504
n3559.out[0] (.names)                                            0.235    21.739
n3164.in[0] (.names)                                             0.100    21.839
n3164.out[0] (.names)                                            0.235    22.074
n3165.D[0] (.latch)                                              0.000    22.074
data arrival time                                                         22.074

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3165.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.074
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.098


#Path 66
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n3857.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n4971.in[1] (.names)                                             0.100    15.197
n4971.out[0] (.names)                                            0.235    15.432
n4972.in[2] (.names)                                             0.100    15.532
n4972.out[0] (.names)                                            0.235    15.767
n4467.in[3] (.names)                                             0.100    15.867
n4467.out[0] (.names)                                            0.235    16.102
n4616.in[0] (.names)                                             0.489    16.591
n4616.out[0] (.names)                                            0.235    16.826
n4006.in[3] (.names)                                             0.100    16.926
n4006.out[0] (.names)                                            0.235    17.161
n4626.in[0] (.names)                                             0.481    17.642
n4626.out[0] (.names)                                            0.235    17.877
n4627.in[0] (.names)                                             0.100    17.977
n4627.out[0] (.names)                                            0.235    18.212
n4456.in[0] (.names)                                             0.100    18.312
n4456.out[0] (.names)                                            0.235    18.547
n4961.in[2] (.names)                                             0.472    19.019
n4961.out[0] (.names)                                            0.235    19.254
n4960.in[1] (.names)                                             0.100    19.354
n4960.out[0] (.names)                                            0.235    19.589
n4449.in[1] (.names)                                             0.477    20.066
n4449.out[0] (.names)                                            0.235    20.301
n5659.in[0] (.names)                                             0.480    20.781
n5659.out[0] (.names)                                            0.235    21.016
n5666.in[1] (.names)                                             0.100    21.116
n5666.out[0] (.names)                                            0.235    21.351
n5667.in[1] (.names)                                             0.100    21.451
n5667.out[0] (.names)                                            0.235    21.686
n3856.in[0] (.names)                                             0.100    21.786
n3856.out[0] (.names)                                            0.235    22.021
n3857.D[0] (.latch)                                              0.000    22.021
data arrival time                                                         22.021

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3857.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.021
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.045


#Path 67
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n2706.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n7701.in[0] (.names)                                             0.100    14.326
n7701.out[0] (.names)                                            0.235    14.561
n7707.in[1] (.names)                                             0.100    14.661
n7707.out[0] (.names)                                            0.235    14.896
n7709.in[0] (.names)                                             0.100    14.996
n7709.out[0] (.names)                                            0.235    15.231
n7710.in[0] (.names)                                             0.784    16.015
n7710.out[0] (.names)                                            0.235    16.250
n7722.in[2] (.names)                                             0.339    16.590
n7722.out[0] (.names)                                            0.235    16.825
n5755.in[1] (.names)                                             0.100    16.925
n5755.out[0] (.names)                                            0.235    17.160
n7719.in[0] (.names)                                             0.100    17.260
n7719.out[0] (.names)                                            0.235    17.495
n7723.in[0] (.names)                                             0.100    17.595
n7723.out[0] (.names)                                            0.235    17.830
n1408.in[0] (.names)                                             0.100    17.930
n1408.out[0] (.names)                                            0.235    18.165
n7743.in[0] (.names)                                             0.100    18.265
n7743.out[0] (.names)                                            0.235    18.500
n7744.in[0] (.names)                                             0.628    19.127
n7744.out[0] (.names)                                            0.235    19.362
n5741.in[1] (.names)                                             0.492    19.855
n5741.out[0] (.names)                                            0.235    20.090
n7745.in[3] (.names)                                             0.341    20.431
n7745.out[0] (.names)                                            0.235    20.666
n7730.in[0] (.names)                                             0.100    20.766
n7730.out[0] (.names)                                            0.235    21.001
n7731.in[0] (.names)                                             0.100    21.101
n7731.out[0] (.names)                                            0.235    21.336
n5749.in[1] (.names)                                             0.100    21.436
n5749.out[0] (.names)                                            0.235    21.671
n2706.D[0] (.latch)                                              0.335    22.006
data arrival time                                                         22.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2706.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.030


#Path 68
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n1035.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n7701.in[0] (.names)                                             0.100    14.326
n7701.out[0] (.names)                                            0.235    14.561
n7707.in[1] (.names)                                             0.100    14.661
n7707.out[0] (.names)                                            0.235    14.896
n7709.in[0] (.names)                                             0.100    14.996
n7709.out[0] (.names)                                            0.235    15.231
n7710.in[0] (.names)                                             0.784    16.015
n7710.out[0] (.names)                                            0.235    16.250
n7722.in[2] (.names)                                             0.339    16.590
n7722.out[0] (.names)                                            0.235    16.825
n5755.in[1] (.names)                                             0.100    16.925
n5755.out[0] (.names)                                            0.235    17.160
n7719.in[0] (.names)                                             0.100    17.260
n7719.out[0] (.names)                                            0.235    17.495
n7723.in[0] (.names)                                             0.100    17.595
n7723.out[0] (.names)                                            0.235    17.830
n1408.in[0] (.names)                                             0.100    17.930
n1408.out[0] (.names)                                            0.235    18.165
n7743.in[0] (.names)                                             0.100    18.265
n7743.out[0] (.names)                                            0.235    18.500
n7744.in[0] (.names)                                             0.628    19.127
n7744.out[0] (.names)                                            0.235    19.362
n5741.in[1] (.names)                                             0.492    19.855
n5741.out[0] (.names)                                            0.235    20.090
n7745.in[3] (.names)                                             0.341    20.431
n7745.out[0] (.names)                                            0.235    20.666
n7730.in[0] (.names)                                             0.100    20.766
n7730.out[0] (.names)                                            0.235    21.001
n7731.in[0] (.names)                                             0.100    21.101
n7731.out[0] (.names)                                            0.235    21.336
n5749.in[1] (.names)                                             0.100    21.436
n5749.out[0] (.names)                                            0.235    21.671
n1514.in[1] (.names)                                             0.100    21.771
n1514.out[0] (.names)                                            0.235    22.006
n1035.D[0] (.latch)                                              0.000    22.006
data arrival time                                                         22.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1035.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.030


#Path 69
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n1568.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n4953.in[0] (.names)                                             0.100    12.500
n4953.out[0] (.names)                                            0.235    12.735
n1642.in[1] (.names)                                             0.100    12.835
n1642.out[0] (.names)                                            0.235    13.070
n964.in[1] (.names)                                              0.100    13.170
n964.out[0] (.names)                                             0.235    13.405
n1711.in[0] (.names)                                             0.100    13.505
n1711.out[0] (.names)                                            0.235    13.740
n1712.in[0] (.names)                                             0.100    13.840
n1712.out[0] (.names)                                            0.235    14.075
n1713.in[3] (.names)                                             0.100    14.175
n1713.out[0] (.names)                                            0.235    14.410
n1717.in[1] (.names)                                             0.100    14.510
n1717.out[0] (.names)                                            0.235    14.745
n1719.in[0] (.names)                                             0.641    15.386
n1719.out[0] (.names)                                            0.235    15.621
n1696.in[1] (.names)                                             0.483    16.105
n1696.out[0] (.names)                                            0.235    16.340
n1557.in[0] (.names)                                             0.100    16.440
n1557.out[0] (.names)                                            0.235    16.675
n1698.in[0] (.names)                                             0.100    16.775
n1698.out[0] (.names)                                            0.235    17.010
n1708.in[0] (.names)                                             0.100    17.110
n1708.out[0] (.names)                                            0.235    17.345
n1722.in[3] (.names)                                             0.100    17.445
n1722.out[0] (.names)                                            0.235    17.680
n1724.in[1] (.names)                                             0.100    17.780
n1724.out[0] (.names)                                            0.235    18.015
n1731.in[2] (.names)                                             0.342    18.357
n1731.out[0] (.names)                                            0.235    18.592
n1733.in[0] (.names)                                             0.100    18.692
n1733.out[0] (.names)                                            0.235    18.927
n1735.in[0] (.names)                                             0.487    19.414
n1735.out[0] (.names)                                            0.235    19.649
n1508.in[2] (.names)                                             0.100    19.749
n1508.out[0] (.names)                                            0.235    19.984
n1940.in[0] (.names)                                             0.100    20.084
n1940.out[0] (.names)                                            0.235    20.319
n1946.in[1] (.names)                                             0.100    20.419
n1946.out[0] (.names)                                            0.235    20.654
n1948.in[1] (.names)                                             0.100    20.754
n1948.out[0] (.names)                                            0.235    20.989
n1949.in[1] (.names)                                             0.100    21.089
n1949.out[0] (.names)                                            0.235    21.324
n1567.in[0] (.names)                                             0.100    21.424
n1567.out[0] (.names)                                            0.235    21.659
n1568.D[0] (.latch)                                              0.335    21.994
data arrival time                                                         21.994

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1568.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.994
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.017


#Path 70
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n1932.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n4953.in[0] (.names)                                             0.100    12.500
n4953.out[0] (.names)                                            0.235    12.735
n1642.in[1] (.names)                                             0.100    12.835
n1642.out[0] (.names)                                            0.235    13.070
n964.in[1] (.names)                                              0.100    13.170
n964.out[0] (.names)                                             0.235    13.405
n1711.in[0] (.names)                                             0.100    13.505
n1711.out[0] (.names)                                            0.235    13.740
n1712.in[0] (.names)                                             0.100    13.840
n1712.out[0] (.names)                                            0.235    14.075
n1713.in[3] (.names)                                             0.100    14.175
n1713.out[0] (.names)                                            0.235    14.410
n1717.in[1] (.names)                                             0.100    14.510
n1717.out[0] (.names)                                            0.235    14.745
n1719.in[0] (.names)                                             0.641    15.386
n1719.out[0] (.names)                                            0.235    15.621
n1696.in[1] (.names)                                             0.483    16.105
n1696.out[0] (.names)                                            0.235    16.340
n1557.in[0] (.names)                                             0.100    16.440
n1557.out[0] (.names)                                            0.235    16.675
n1698.in[0] (.names)                                             0.100    16.775
n1698.out[0] (.names)                                            0.235    17.010
n1708.in[0] (.names)                                             0.100    17.110
n1708.out[0] (.names)                                            0.235    17.345
n1722.in[3] (.names)                                             0.100    17.445
n1722.out[0] (.names)                                            0.235    17.680
n1724.in[1] (.names)                                             0.100    17.780
n1724.out[0] (.names)                                            0.235    18.015
n1731.in[2] (.names)                                             0.342    18.357
n1731.out[0] (.names)                                            0.235    18.592
n1733.in[0] (.names)                                             0.100    18.692
n1733.out[0] (.names)                                            0.235    18.927
n1735.in[0] (.names)                                             0.487    19.414
n1735.out[0] (.names)                                            0.235    19.649
n1508.in[2] (.names)                                             0.100    19.749
n1508.out[0] (.names)                                            0.235    19.984
n1940.in[0] (.names)                                             0.100    20.084
n1940.out[0] (.names)                                            0.235    20.319
n1946.in[1] (.names)                                             0.100    20.419
n1946.out[0] (.names)                                            0.235    20.654
n1948.in[1] (.names)                                             0.100    20.754
n1948.out[0] (.names)                                            0.235    20.989
n1949.in[1] (.names)                                             0.100    21.089
n1949.out[0] (.names)                                            0.235    21.324
n1567.in[0] (.names)                                             0.100    21.424
n1567.out[0] (.names)                                            0.235    21.659
n1932.D[0] (.latch)                                              0.335    21.994
data arrival time                                                         21.994

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1932.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.994
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.017


#Path 71
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n4606.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4740.in[0] (.names)                                             0.628    15.389
n4740.out[0] (.names)                                            0.235    15.624
n4742.in[1] (.names)                                             0.100    15.724
n4742.out[0] (.names)                                            0.235    15.959
n4743.in[1] (.names)                                             0.328    16.287
n4743.out[0] (.names)                                            0.235    16.522
n4748.in[1] (.names)                                             0.100    16.622
n4748.out[0] (.names)                                            0.235    16.857
n4749.in[0] (.names)                                             0.100    16.957
n4749.out[0] (.names)                                            0.235    17.192
n4750.in[0] (.names)                                             0.100    17.292
n4750.out[0] (.names)                                            0.235    17.527
n4746.in[0] (.names)                                             0.100    17.627
n4746.out[0] (.names)                                            0.235    17.862
n4747.in[0] (.names)                                             0.100    17.962
n4747.out[0] (.names)                                            0.235    18.197
n1141.in[0] (.names)                                             0.100    18.297
n1141.out[0] (.names)                                            0.235    18.532
n3830.in[1] (.names)                                             0.100    18.632
n3830.out[0] (.names)                                            0.235    18.867
n4641.in[1] (.names)                                             0.481    19.349
n4641.out[0] (.names)                                            0.235    19.584
n3872.in[2] (.names)                                             0.776    20.359
n3872.out[0] (.names)                                            0.235    20.594
n4545.in[0] (.names)                                             0.100    20.694
n4545.out[0] (.names)                                            0.235    20.929
n4606.D[0] (.latch)                                              1.006    21.935
data arrival time                                                         21.935

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4606.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.959


#Path 72
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n4514.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4740.in[0] (.names)                                             0.628    15.389
n4740.out[0] (.names)                                            0.235    15.624
n4742.in[1] (.names)                                             0.100    15.724
n4742.out[0] (.names)                                            0.235    15.959
n4743.in[1] (.names)                                             0.328    16.287
n4743.out[0] (.names)                                            0.235    16.522
n4748.in[1] (.names)                                             0.100    16.622
n4748.out[0] (.names)                                            0.235    16.857
n4749.in[0] (.names)                                             0.100    16.957
n4749.out[0] (.names)                                            0.235    17.192
n4750.in[0] (.names)                                             0.100    17.292
n4750.out[0] (.names)                                            0.235    17.527
n4746.in[0] (.names)                                             0.100    17.627
n4746.out[0] (.names)                                            0.235    17.862
n4747.in[0] (.names)                                             0.100    17.962
n4747.out[0] (.names)                                            0.235    18.197
n1141.in[0] (.names)                                             0.100    18.297
n1141.out[0] (.names)                                            0.235    18.532
n3830.in[1] (.names)                                             0.100    18.632
n3830.out[0] (.names)                                            0.235    18.867
n4641.in[1] (.names)                                             0.481    19.349
n4641.out[0] (.names)                                            0.235    19.584
n3872.in[2] (.names)                                             0.776    20.359
n3872.out[0] (.names)                                            0.235    20.594
n4545.in[0] (.names)                                             0.100    20.694
n4545.out[0] (.names)                                            0.235    20.929
n4435.in[0] (.names)                                             0.100    21.029
n4435.out[0] (.names)                                            0.235    21.264
n4513.in[1] (.names)                                             0.100    21.364
n4513.out[0] (.names)                                            0.235    21.599
n4514.D[0] (.latch)                                              0.335    21.934
data arrival time                                                         21.934

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4514.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.934
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.958


#Path 73
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n5087.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4740.in[0] (.names)                                             0.628    15.389
n4740.out[0] (.names)                                            0.235    15.624
n4742.in[1] (.names)                                             0.100    15.724
n4742.out[0] (.names)                                            0.235    15.959
n4743.in[1] (.names)                                             0.328    16.287
n4743.out[0] (.names)                                            0.235    16.522
n4748.in[1] (.names)                                             0.100    16.622
n4748.out[0] (.names)                                            0.235    16.857
n4749.in[0] (.names)                                             0.100    16.957
n4749.out[0] (.names)                                            0.235    17.192
n4750.in[0] (.names)                                             0.100    17.292
n4750.out[0] (.names)                                            0.235    17.527
n4746.in[0] (.names)                                             0.100    17.627
n4746.out[0] (.names)                                            0.235    17.862
n4747.in[0] (.names)                                             0.100    17.962
n4747.out[0] (.names)                                            0.235    18.197
n1141.in[0] (.names)                                             0.100    18.297
n1141.out[0] (.names)                                            0.235    18.532
n3830.in[1] (.names)                                             0.100    18.632
n3830.out[0] (.names)                                            0.235    18.867
n4641.in[1] (.names)                                             0.481    19.349
n4641.out[0] (.names)                                            0.235    19.584
n3872.in[2] (.names)                                             0.776    20.359
n3872.out[0] (.names)                                            0.235    20.594
n4545.in[0] (.names)                                             0.100    20.694
n4545.out[0] (.names)                                            0.235    20.929
n4435.in[0] (.names)                                             0.100    21.029
n4435.out[0] (.names)                                            0.235    21.264
n4513.in[1] (.names)                                             0.100    21.364
n4513.out[0] (.names)                                            0.235    21.599
n5087.D[0] (.latch)                                              0.335    21.934
data arrival time                                                         21.934

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5087.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.934
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.958


#Path 74
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n5128.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4740.in[0] (.names)                                             0.628    15.389
n4740.out[0] (.names)                                            0.235    15.624
n4742.in[1] (.names)                                             0.100    15.724
n4742.out[0] (.names)                                            0.235    15.959
n4743.in[1] (.names)                                             0.328    16.287
n4743.out[0] (.names)                                            0.235    16.522
n4748.in[1] (.names)                                             0.100    16.622
n4748.out[0] (.names)                                            0.235    16.857
n4749.in[0] (.names)                                             0.100    16.957
n4749.out[0] (.names)                                            0.235    17.192
n4750.in[0] (.names)                                             0.100    17.292
n4750.out[0] (.names)                                            0.235    17.527
n4746.in[0] (.names)                                             0.100    17.627
n4746.out[0] (.names)                                            0.235    17.862
n4747.in[0] (.names)                                             0.100    17.962
n4747.out[0] (.names)                                            0.235    18.197
n1141.in[0] (.names)                                             0.100    18.297
n1141.out[0] (.names)                                            0.235    18.532
n3830.in[1] (.names)                                             0.100    18.632
n3830.out[0] (.names)                                            0.235    18.867
n4641.in[1] (.names)                                             0.481    19.349
n4641.out[0] (.names)                                            0.235    19.584
n3872.in[2] (.names)                                             0.776    20.359
n3872.out[0] (.names)                                            0.235    20.594
n4545.in[0] (.names)                                             0.100    20.694
n4545.out[0] (.names)                                            0.235    20.929
n4435.in[0] (.names)                                             0.100    21.029
n4435.out[0] (.names)                                            0.235    21.264
n4513.in[1] (.names)                                             0.100    21.364
n4513.out[0] (.names)                                            0.235    21.599
n5128.D[0] (.latch)                                              0.335    21.934
data arrival time                                                         21.934

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5128.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.934
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.958


#Path 75
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n4500.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n4971.in[1] (.names)                                             0.100    15.197
n4971.out[0] (.names)                                            0.235    15.432
n4972.in[2] (.names)                                             0.100    15.532
n4972.out[0] (.names)                                            0.235    15.767
n4467.in[3] (.names)                                             0.100    15.867
n4467.out[0] (.names)                                            0.235    16.102
n4616.in[0] (.names)                                             0.489    16.591
n4616.out[0] (.names)                                            0.235    16.826
n4006.in[3] (.names)                                             0.100    16.926
n4006.out[0] (.names)                                            0.235    17.161
n4626.in[0] (.names)                                             0.481    17.642
n4626.out[0] (.names)                                            0.235    17.877
n4627.in[0] (.names)                                             0.100    17.977
n4627.out[0] (.names)                                            0.235    18.212
n4456.in[0] (.names)                                             0.100    18.312
n4456.out[0] (.names)                                            0.235    18.547
n4961.in[2] (.names)                                             0.472    19.019
n4961.out[0] (.names)                                            0.235    19.254
n4960.in[1] (.names)                                             0.100    19.354
n4960.out[0] (.names)                                            0.235    19.589
n4963.in[0] (.names)                                             0.100    19.689
n4963.out[0] (.names)                                            0.235    19.924
n1084.in[0] (.names)                                             0.100    20.024
n1084.out[0] (.names)                                            0.235    20.259
n4426.in[1] (.names)                                             0.100    20.359
n4426.out[0] (.names)                                            0.235    20.594
n4964.in[0] (.names)                                             0.100    20.694
n4964.out[0] (.names)                                            0.235    20.929
n4486.in[2] (.names)                                             0.100    21.029
n4486.out[0] (.names)                                            0.235    21.264
n4499.in[0] (.names)                                             0.100    21.364
n4499.out[0] (.names)                                            0.235    21.599
n4500.D[0] (.latch)                                              0.335    21.934
data arrival time                                                         21.934

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4500.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.934
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.958


#Path 76
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n5032.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4740.in[0] (.names)                                             0.628    15.389
n4740.out[0] (.names)                                            0.235    15.624
n4742.in[1] (.names)                                             0.100    15.724
n4742.out[0] (.names)                                            0.235    15.959
n4743.in[1] (.names)                                             0.328    16.287
n4743.out[0] (.names)                                            0.235    16.522
n4748.in[1] (.names)                                             0.100    16.622
n4748.out[0] (.names)                                            0.235    16.857
n4749.in[0] (.names)                                             0.100    16.957
n4749.out[0] (.names)                                            0.235    17.192
n4750.in[0] (.names)                                             0.100    17.292
n4750.out[0] (.names)                                            0.235    17.527
n4746.in[0] (.names)                                             0.100    17.627
n4746.out[0] (.names)                                            0.235    17.862
n4747.in[0] (.names)                                             0.100    17.962
n4747.out[0] (.names)                                            0.235    18.197
n1141.in[0] (.names)                                             0.100    18.297
n1141.out[0] (.names)                                            0.235    18.532
n3830.in[1] (.names)                                             0.100    18.632
n3830.out[0] (.names)                                            0.235    18.867
n5024.in[0] (.names)                                             0.485    19.352
n5024.out[0] (.names)                                            0.235    19.587
n5025.in[0] (.names)                                             0.100    19.687
n5025.out[0] (.names)                                            0.235    19.922
n5029.in[0] (.names)                                             0.100    20.022
n5029.out[0] (.names)                                            0.235    20.257
n5035.in[1] (.names)                                             0.100    20.357
n5035.out[0] (.names)                                            0.235    20.592
n5037.in[1] (.names)                                             0.100    20.692
n5037.out[0] (.names)                                            0.235    20.927
n4515.in[0] (.names)                                             0.100    21.027
n4515.out[0] (.names)                                            0.235    21.262
n4543.in[1] (.names)                                             0.100    21.362
n4543.out[0] (.names)                                            0.235    21.597
n5031.in[0] (.names)                                             0.100    21.697
n5031.out[0] (.names)                                            0.235    21.932
n5032.D[0] (.latch)                                              0.000    21.932
data arrival time                                                         21.932

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5032.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.932
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.956


#Path 77
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n4544.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4740.in[0] (.names)                                             0.628    15.389
n4740.out[0] (.names)                                            0.235    15.624
n4742.in[1] (.names)                                             0.100    15.724
n4742.out[0] (.names)                                            0.235    15.959
n4743.in[1] (.names)                                             0.328    16.287
n4743.out[0] (.names)                                            0.235    16.522
n4748.in[1] (.names)                                             0.100    16.622
n4748.out[0] (.names)                                            0.235    16.857
n4749.in[0] (.names)                                             0.100    16.957
n4749.out[0] (.names)                                            0.235    17.192
n4750.in[0] (.names)                                             0.100    17.292
n4750.out[0] (.names)                                            0.235    17.527
n4746.in[0] (.names)                                             0.100    17.627
n4746.out[0] (.names)                                            0.235    17.862
n4747.in[0] (.names)                                             0.100    17.962
n4747.out[0] (.names)                                            0.235    18.197
n1141.in[0] (.names)                                             0.100    18.297
n1141.out[0] (.names)                                            0.235    18.532
n3830.in[1] (.names)                                             0.100    18.632
n3830.out[0] (.names)                                            0.235    18.867
n5024.in[0] (.names)                                             0.485    19.352
n5024.out[0] (.names)                                            0.235    19.587
n5025.in[0] (.names)                                             0.100    19.687
n5025.out[0] (.names)                                            0.235    19.922
n5029.in[0] (.names)                                             0.100    20.022
n5029.out[0] (.names)                                            0.235    20.257
n5035.in[1] (.names)                                             0.100    20.357
n5035.out[0] (.names)                                            0.235    20.592
n5037.in[1] (.names)                                             0.100    20.692
n5037.out[0] (.names)                                            0.235    20.927
n4515.in[0] (.names)                                             0.100    21.027
n4515.out[0] (.names)                                            0.235    21.262
n4543.in[1] (.names)                                             0.100    21.362
n4543.out[0] (.names)                                            0.235    21.597
n4544.D[0] (.latch)                                              0.335    21.932
data arrival time                                                         21.932

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4544.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.932
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.956


#Path 78
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n1276.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4740.in[0] (.names)                                             0.628    15.389
n4740.out[0] (.names)                                            0.235    15.624
n4742.in[1] (.names)                                             0.100    15.724
n4742.out[0] (.names)                                            0.235    15.959
n4743.in[1] (.names)                                             0.328    16.287
n4743.out[0] (.names)                                            0.235    16.522
n4748.in[1] (.names)                                             0.100    16.622
n4748.out[0] (.names)                                            0.235    16.857
n4749.in[0] (.names)                                             0.100    16.957
n4749.out[0] (.names)                                            0.235    17.192
n4750.in[0] (.names)                                             0.100    17.292
n4750.out[0] (.names)                                            0.235    17.527
n4746.in[0] (.names)                                             0.100    17.627
n4746.out[0] (.names)                                            0.235    17.862
n4747.in[0] (.names)                                             0.100    17.962
n4747.out[0] (.names)                                            0.235    18.197
n1141.in[0] (.names)                                             0.100    18.297
n1141.out[0] (.names)                                            0.235    18.532
n3830.in[1] (.names)                                             0.100    18.632
n3830.out[0] (.names)                                            0.235    18.867
n4641.in[1] (.names)                                             0.481    19.349
n4641.out[0] (.names)                                            0.235    19.584
n3872.in[2] (.names)                                             0.776    20.359
n3872.out[0] (.names)                                            0.235    20.594
n4545.in[0] (.names)                                             0.100    20.694
n4545.out[0] (.names)                                            0.235    20.929
n1276.D[0] (.latch)                                              1.001    21.930
data arrival time                                                         21.930

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1276.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.930
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.953


#Path 79
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n4928.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4740.in[0] (.names)                                             0.628    15.389
n4740.out[0] (.names)                                            0.235    15.624
n4742.in[1] (.names)                                             0.100    15.724
n4742.out[0] (.names)                                            0.235    15.959
n4743.in[1] (.names)                                             0.328    16.287
n4743.out[0] (.names)                                            0.235    16.522
n4744.in[1] (.names)                                             0.100    16.622
n4744.out[0] (.names)                                            0.235    16.857
n4745.in[0] (.names)                                             0.342    17.200
n4745.out[0] (.names)                                            0.235    17.435
n4777.in[0] (.names)                                             0.100    17.535
n4777.out[0] (.names)                                            0.235    17.770
n4778.in[0] (.names)                                             0.100    17.870
n4778.out[0] (.names)                                            0.235    18.105
n4921.in[0] (.names)                                             0.100    18.205
n4921.out[0] (.names)                                            0.235    18.440
n4922.in[0] (.names)                                             0.489    18.929
n4922.out[0] (.names)                                            0.235    19.164
n4923.in[3] (.names)                                             0.100    19.264
n4923.out[0] (.names)                                            0.235    19.499
n4924.in[0] (.names)                                             0.336    19.835
n4924.out[0] (.names)                                            0.235    20.070
n4508.in[1] (.names)                                             0.100    20.170
n4508.out[0] (.names)                                            0.235    20.405
n4926.in[0] (.names)                                             0.100    20.505
n4926.out[0] (.names)                                            0.235    20.740
n4928.D[0] (.latch)                                              1.156    21.896
data arrival time                                                         21.896

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4928.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.896
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.919


#Path 80
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n2044.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n5239.in[3] (.names)                                             0.100    15.197
n5239.out[0] (.names)                                            0.235    15.432
n5325.in[2] (.names)                                             0.621    16.053
n5325.out[0] (.names)                                            0.235    16.288
n5326.in[0] (.names)                                             0.485    16.772
n5326.out[0] (.names)                                            0.235    17.007
n5327.in[0] (.names)                                             0.100    17.107
n5327.out[0] (.names)                                            0.235    17.342
n5328.in[0] (.names)                                             0.100    17.442
n5328.out[0] (.names)                                            0.235    17.677
n5367.in[0] (.names)                                             0.100    17.777
n5367.out[0] (.names)                                            0.235    18.012
n5369.in[1] (.names)                                             0.100    18.112
n5369.out[0] (.names)                                            0.235    18.347
n5331.in[3] (.names)                                             0.100    18.447
n5331.out[0] (.names)                                            0.235    18.682
n5374.in[1] (.names)                                             0.100    18.782
n5374.out[0] (.names)                                            0.235    19.017
n5362.in[0] (.names)                                             0.100    19.117
n5362.out[0] (.names)                                            0.235    19.352
n5363.in[2] (.names)                                             0.482    19.835
n5363.out[0] (.names)                                            0.235    20.070
n5364.in[0] (.names)                                             0.100    20.170
n5364.out[0] (.names)                                            0.235    20.405
n4434.in[0] (.names)                                             0.100    20.505
n4434.out[0] (.names)                                            0.235    20.740
n2044.D[0] (.latch)                                              1.153    21.892
data arrival time                                                         21.892

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2044.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.892
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.916


#Path 81
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n947.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n3984.in[0] (.names)                                             0.769    14.995
n3984.out[0] (.names)                                            0.235    15.230
n3988.in[1] (.names)                                             0.100    15.330
n3988.out[0] (.names)                                            0.235    15.565
n3990.in[0] (.names)                                             0.100    15.665
n3990.out[0] (.names)                                            0.235    15.900
n3991.in[1] (.names)                                             0.100    16.000
n3991.out[0] (.names)                                            0.235    16.235
n3992.in[0] (.names)                                             0.481    16.716
n3992.out[0] (.names)                                            0.235    16.951
n4228.in[2] (.names)                                             0.100    17.051
n4228.out[0] (.names)                                            0.235    17.286
n4229.in[1] (.names)                                             0.100    17.386
n4229.out[0] (.names)                                            0.235    17.621
n3863.in[0] (.names)                                             0.100    17.721
n3863.out[0] (.names)                                            0.235    17.956
n4342.in[2] (.names)                                             0.100    18.056
n4342.out[0] (.names)                                            0.235    18.291
n4332.in[0] (.names)                                             0.100    18.391
n4332.out[0] (.names)                                            0.235    18.626
n4223.in[0] (.names)                                             0.100    18.726
n4223.out[0] (.names)                                            0.235    18.961
n4217.in[0] (.names)                                             0.100    19.061
n4217.out[0] (.names)                                            0.235    19.296
n4334.in[0] (.names)                                             0.337    19.633
n4334.out[0] (.names)                                            0.235    19.868
n4335.in[1] (.names)                                             0.100    19.968
n4335.out[0] (.names)                                            0.235    20.203
n4336.in[0] (.names)                                             0.100    20.303
n4336.out[0] (.names)                                            0.235    20.538
n4279.in[2] (.names)                                             0.100    20.638
n4279.out[0] (.names)                                            0.235    20.873
n4338.in[0] (.names)                                             0.100    20.973
n4338.out[0] (.names)                                            0.235    21.208
n3833.in[1] (.names)                                             0.100    21.308
n3833.out[0] (.names)                                            0.235    21.543
n3875.in[0] (.names)                                             0.100    21.643
n3875.out[0] (.names)                                            0.235    21.878
n947.D[0] (.latch)                                               0.000    21.878
data arrival time                                                         21.878

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n947.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.878
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.902


#Path 82
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n3834.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n3984.in[0] (.names)                                             0.769    14.995
n3984.out[0] (.names)                                            0.235    15.230
n3988.in[1] (.names)                                             0.100    15.330
n3988.out[0] (.names)                                            0.235    15.565
n3990.in[0] (.names)                                             0.100    15.665
n3990.out[0] (.names)                                            0.235    15.900
n3991.in[1] (.names)                                             0.100    16.000
n3991.out[0] (.names)                                            0.235    16.235
n3992.in[0] (.names)                                             0.481    16.716
n3992.out[0] (.names)                                            0.235    16.951
n4228.in[2] (.names)                                             0.100    17.051
n4228.out[0] (.names)                                            0.235    17.286
n4229.in[1] (.names)                                             0.100    17.386
n4229.out[0] (.names)                                            0.235    17.621
n3863.in[0] (.names)                                             0.100    17.721
n3863.out[0] (.names)                                            0.235    17.956
n4342.in[2] (.names)                                             0.100    18.056
n4342.out[0] (.names)                                            0.235    18.291
n4332.in[0] (.names)                                             0.100    18.391
n4332.out[0] (.names)                                            0.235    18.626
n4223.in[0] (.names)                                             0.100    18.726
n4223.out[0] (.names)                                            0.235    18.961
n4217.in[0] (.names)                                             0.100    19.061
n4217.out[0] (.names)                                            0.235    19.296
n4334.in[0] (.names)                                             0.337    19.633
n4334.out[0] (.names)                                            0.235    19.868
n4335.in[1] (.names)                                             0.100    19.968
n4335.out[0] (.names)                                            0.235    20.203
n4336.in[0] (.names)                                             0.100    20.303
n4336.out[0] (.names)                                            0.235    20.538
n4279.in[2] (.names)                                             0.100    20.638
n4279.out[0] (.names)                                            0.235    20.873
n4338.in[0] (.names)                                             0.100    20.973
n4338.out[0] (.names)                                            0.235    21.208
n3833.in[1] (.names)                                             0.100    21.308
n3833.out[0] (.names)                                            0.235    21.543
n3834.D[0] (.latch)                                              0.335    21.878
data arrival time                                                         21.878

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3834.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.878
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.902


#Path 83
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1081.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n4953.in[0] (.names)                                             0.100    12.500
n4953.out[0] (.names)                                            0.235    12.735
n1642.in[1] (.names)                                             0.100    12.835
n1642.out[0] (.names)                                            0.235    13.070
n964.in[1] (.names)                                              0.100    13.170
n964.out[0] (.names)                                             0.235    13.405
n1711.in[0] (.names)                                             0.100    13.505
n1711.out[0] (.names)                                            0.235    13.740
n1712.in[0] (.names)                                             0.100    13.840
n1712.out[0] (.names)                                            0.235    14.075
n1713.in[3] (.names)                                             0.100    14.175
n1713.out[0] (.names)                                            0.235    14.410
n1717.in[1] (.names)                                             0.100    14.510
n1717.out[0] (.names)                                            0.235    14.745
n1719.in[0] (.names)                                             0.641    15.386
n1719.out[0] (.names)                                            0.235    15.621
n1696.in[1] (.names)                                             0.483    16.105
n1696.out[0] (.names)                                            0.235    16.340
n1557.in[0] (.names)                                             0.100    16.440
n1557.out[0] (.names)                                            0.235    16.675
n1698.in[0] (.names)                                             0.100    16.775
n1698.out[0] (.names)                                            0.235    17.010
n1708.in[0] (.names)                                             0.100    17.110
n1708.out[0] (.names)                                            0.235    17.345
n1722.in[3] (.names)                                             0.100    17.445
n1722.out[0] (.names)                                            0.235    17.680
n1724.in[1] (.names)                                             0.100    17.780
n1724.out[0] (.names)                                            0.235    18.015
n1731.in[2] (.names)                                             0.342    18.357
n1731.out[0] (.names)                                            0.235    18.592
n1733.in[0] (.names)                                             0.100    18.692
n1733.out[0] (.names)                                            0.235    18.927
n1735.in[0] (.names)                                             0.487    19.414
n1735.out[0] (.names)                                            0.235    19.649
n1737.in[2] (.names)                                             0.480    20.129
n1737.out[0] (.names)                                            0.235    20.364
n1559.in[1] (.names)                                             0.100    20.464
n1559.out[0] (.names)                                            0.235    20.699
n1738.in[0] (.names)                                             0.100    20.799
n1738.out[0] (.names)                                            0.235    21.034
n1081.in[1] (.names)                                             0.100    21.134
n1081.out[0] (.names)                                            0.235    21.369
out:n1081.outpad[0] (.output)                                    0.521    21.890
data arrival time                                                         21.890

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -21.890
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.890


#Path 84
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n4538.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n4971.in[1] (.names)                                             0.100    15.197
n4971.out[0] (.names)                                            0.235    15.432
n4972.in[2] (.names)                                             0.100    15.532
n4972.out[0] (.names)                                            0.235    15.767
n4467.in[3] (.names)                                             0.100    15.867
n4467.out[0] (.names)                                            0.235    16.102
n4973.in[0] (.names)                                             0.482    16.584
n4973.out[0] (.names)                                            0.235    16.819
n4990.in[1] (.names)                                             0.482    17.301
n4990.out[0] (.names)                                            0.235    17.536
n4843.in[1] (.names)                                             0.100    17.636
n4843.out[0] (.names)                                            0.235    17.871
n4844.in[1] (.names)                                             0.483    18.355
n4844.out[0] (.names)                                            0.235    18.590
n4847.in[0] (.names)                                             0.338    18.928
n4847.out[0] (.names)                                            0.235    19.163
n4848.in[0] (.names)                                             0.100    19.263
n4848.out[0] (.names)                                            0.235    19.498
n4850.in[3] (.names)                                             0.100    19.598
n4850.out[0] (.names)                                            0.235    19.833
n4852.in[0] (.names)                                             0.100    19.933
n4852.out[0] (.names)                                            0.235    20.168
n4855.in[0] (.names)                                             0.100    20.268
n4855.out[0] (.names)                                            0.235    20.503
n4537.in[1] (.names)                                             0.100    20.603
n4537.out[0] (.names)                                            0.235    20.838
n4538.D[0] (.latch)                                              1.022    21.859
data arrival time                                                         21.859

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4538.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.859
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.883


#Path 85
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n4510.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n4971.in[1] (.names)                                             0.100    15.197
n4971.out[0] (.names)                                            0.235    15.432
n4972.in[2] (.names)                                             0.100    15.532
n4972.out[0] (.names)                                            0.235    15.767
n4467.in[3] (.names)                                             0.100    15.867
n4467.out[0] (.names)                                            0.235    16.102
n4973.in[0] (.names)                                             0.482    16.584
n4973.out[0] (.names)                                            0.235    16.819
n4990.in[1] (.names)                                             0.482    17.301
n4990.out[0] (.names)                                            0.235    17.536
n4843.in[1] (.names)                                             0.100    17.636
n4843.out[0] (.names)                                            0.235    17.871
n4844.in[1] (.names)                                             0.483    18.355
n4844.out[0] (.names)                                            0.235    18.590
n4847.in[0] (.names)                                             0.338    18.928
n4847.out[0] (.names)                                            0.235    19.163
n4848.in[0] (.names)                                             0.100    19.263
n4848.out[0] (.names)                                            0.235    19.498
n4850.in[3] (.names)                                             0.100    19.598
n4850.out[0] (.names)                                            0.235    19.833
n4852.in[0] (.names)                                             0.100    19.933
n4852.out[0] (.names)                                            0.235    20.168
n4855.in[0] (.names)                                             0.100    20.268
n4855.out[0] (.names)                                            0.235    20.503
n4537.in[1] (.names)                                             0.100    20.603
n4537.out[0] (.names)                                            0.235    20.838
n3839.in[2] (.names)                                             0.100    20.938
n3839.out[0] (.names)                                            0.235    21.173
n4509.in[0] (.names)                                             0.100    21.273
n4509.out[0] (.names)                                            0.235    21.508
n4510.D[0] (.latch)                                              0.335    21.843
data arrival time                                                         21.843

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4510.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.843
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.866


#Path 86
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n4483.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n4971.in[1] (.names)                                             0.100    15.197
n4971.out[0] (.names)                                            0.235    15.432
n4972.in[2] (.names)                                             0.100    15.532
n4972.out[0] (.names)                                            0.235    15.767
n4467.in[3] (.names)                                             0.100    15.867
n4467.out[0] (.names)                                            0.235    16.102
n4973.in[0] (.names)                                             0.482    16.584
n4973.out[0] (.names)                                            0.235    16.819
n4990.in[1] (.names)                                             0.482    17.301
n4990.out[0] (.names)                                            0.235    17.536
n4843.in[1] (.names)                                             0.100    17.636
n4843.out[0] (.names)                                            0.235    17.871
n4844.in[1] (.names)                                             0.483    18.355
n4844.out[0] (.names)                                            0.235    18.590
n4847.in[0] (.names)                                             0.338    18.928
n4847.out[0] (.names)                                            0.235    19.163
n4848.in[0] (.names)                                             0.100    19.263
n4848.out[0] (.names)                                            0.235    19.498
n4850.in[3] (.names)                                             0.100    19.598
n4850.out[0] (.names)                                            0.235    19.833
n4852.in[0] (.names)                                             0.100    19.933
n4852.out[0] (.names)                                            0.235    20.168
n4855.in[0] (.names)                                             0.100    20.268
n4855.out[0] (.names)                                            0.235    20.503
n4537.in[1] (.names)                                             0.100    20.603
n4537.out[0] (.names)                                            0.235    20.838
n3839.in[2] (.names)                                             0.100    20.938
n3839.out[0] (.names)                                            0.235    21.173
n4509.in[0] (.names)                                             0.100    21.273
n4509.out[0] (.names)                                            0.235    21.508
n4482.in[0] (.names)                                             0.100    21.608
n4482.out[0] (.names)                                            0.235    21.843
n4483.D[0] (.latch)                                              0.000    21.843
data arrival time                                                         21.843

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4483.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.843
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.866


#Path 87
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1143.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n4953.in[0] (.names)                                             0.100    12.500
n4953.out[0] (.names)                                            0.235    12.735
n1642.in[1] (.names)                                             0.100    12.835
n1642.out[0] (.names)                                            0.235    13.070
n964.in[1] (.names)                                              0.100    13.170
n964.out[0] (.names)                                             0.235    13.405
n1711.in[0] (.names)                                             0.100    13.505
n1711.out[0] (.names)                                            0.235    13.740
n1712.in[0] (.names)                                             0.100    13.840
n1712.out[0] (.names)                                            0.235    14.075
n1713.in[3] (.names)                                             0.100    14.175
n1713.out[0] (.names)                                            0.235    14.410
n1717.in[1] (.names)                                             0.100    14.510
n1717.out[0] (.names)                                            0.235    14.745
n1719.in[0] (.names)                                             0.641    15.386
n1719.out[0] (.names)                                            0.235    15.621
n1696.in[1] (.names)                                             0.483    16.105
n1696.out[0] (.names)                                            0.235    16.340
n1557.in[0] (.names)                                             0.100    16.440
n1557.out[0] (.names)                                            0.235    16.675
n1698.in[0] (.names)                                             0.100    16.775
n1698.out[0] (.names)                                            0.235    17.010
n1708.in[0] (.names)                                             0.100    17.110
n1708.out[0] (.names)                                            0.235    17.345
n1722.in[3] (.names)                                             0.100    17.445
n1722.out[0] (.names)                                            0.235    17.680
n1724.in[1] (.names)                                             0.100    17.780
n1724.out[0] (.names)                                            0.235    18.015
n1731.in[2] (.names)                                             0.342    18.357
n1731.out[0] (.names)                                            0.235    18.592
n1733.in[0] (.names)                                             0.100    18.692
n1733.out[0] (.names)                                            0.235    18.927
n1735.in[0] (.names)                                             0.487    19.414
n1735.out[0] (.names)                                            0.235    19.649
n1737.in[2] (.names)                                             0.480    20.129
n1737.out[0] (.names)                                            0.235    20.364
n1559.in[1] (.names)                                             0.100    20.464
n1559.out[0] (.names)                                            0.235    20.699
n1738.in[0] (.names)                                             0.100    20.799
n1738.out[0] (.names)                                            0.235    21.034
n1143.in[0] (.names)                                             0.100    21.134
n1143.out[0] (.names)                                            0.235    21.369
out:n1143.outpad[0] (.output)                                    0.492    21.861
data arrival time                                                         21.861

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -21.861
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.861


#Path 88
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n4014.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n3984.in[0] (.names)                                             0.769    14.995
n3984.out[0] (.names)                                            0.235    15.230
n3988.in[1] (.names)                                             0.100    15.330
n3988.out[0] (.names)                                            0.235    15.565
n3990.in[0] (.names)                                             0.100    15.665
n3990.out[0] (.names)                                            0.235    15.900
n3991.in[1] (.names)                                             0.100    16.000
n3991.out[0] (.names)                                            0.235    16.235
n4357.in[2] (.names)                                             0.487    16.722
n4357.out[0] (.names)                                            0.235    16.957
n4358.in[0] (.names)                                             0.482    17.439
n4358.out[0] (.names)                                            0.235    17.674
n4362.in[1] (.names)                                             0.100    17.774
n4362.out[0] (.names)                                            0.235    18.009
n4351.in[1] (.names)                                             0.100    18.109
n4351.out[0] (.names)                                            0.235    18.344
n4137.in[0] (.names)                                             0.100    18.444
n4137.out[0] (.names)                                            0.235    18.679
n4138.in[0] (.names)                                             0.100    18.779
n4138.out[0] (.names)                                            0.235    19.014
n4140.in[1] (.names)                                             0.100    19.114
n4140.out[0] (.names)                                            0.235    19.349
n4141.in[2] (.names)                                             0.100    19.449
n4141.out[0] (.names)                                            0.235    19.684
n4144.in[1] (.names)                                             0.338    20.022
n4144.out[0] (.names)                                            0.235    20.257
n3848.in[1] (.names)                                             0.100    20.357
n3848.out[0] (.names)                                            0.235    20.592
n3837.in[0] (.names)                                             0.100    20.692
n3837.out[0] (.names)                                            0.235    20.927
n3964.in[0] (.names)                                             0.100    21.027
n3964.out[0] (.names)                                            0.235    21.262
n4014.D[0] (.latch)                                              0.575    21.837
data arrival time                                                         21.837

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4014.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.837
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.861


#Path 89
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n3999.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n3984.in[0] (.names)                                             0.769    14.995
n3984.out[0] (.names)                                            0.235    15.230
n3988.in[1] (.names)                                             0.100    15.330
n3988.out[0] (.names)                                            0.235    15.565
n3990.in[0] (.names)                                             0.100    15.665
n3990.out[0] (.names)                                            0.235    15.900
n3991.in[1] (.names)                                             0.100    16.000
n3991.out[0] (.names)                                            0.235    16.235
n3992.in[0] (.names)                                             0.481    16.716
n3992.out[0] (.names)                                            0.235    16.951
n3969.in[0] (.names)                                             0.100    17.051
n3969.out[0] (.names)                                            0.235    17.286
n3970.in[0] (.names)                                             0.100    17.386
n3970.out[0] (.names)                                            0.235    17.621
n4005.in[3] (.names)                                             0.100    17.721
n4005.out[0] (.names)                                            0.235    17.956
n4007.in[0] (.names)                                             0.330    18.286
n4007.out[0] (.names)                                            0.235    18.521
n4008.in[2] (.names)                                             0.100    18.621
n4008.out[0] (.names)                                            0.235    18.856
n4009.in[0] (.names)                                             0.100    18.956
n4009.out[0] (.names)                                            0.235    19.191
n979.in[1] (.names)                                              0.100    19.291
n979.out[0] (.names)                                             0.235    19.526
n4010.in[0] (.names)                                             0.482    20.009
n4010.out[0] (.names)                                            0.235    20.244
n4001.in[0] (.names)                                             0.100    20.344
n4001.out[0] (.names)                                            0.235    20.579
n4002.in[1] (.names)                                             0.100    20.679
n4002.out[0] (.names)                                            0.235    20.914
n4003.in[0] (.names)                                             0.336    21.249
n4003.out[0] (.names)                                            0.235    21.484
n3999.D[0] (.latch)                                              0.335    21.819
data arrival time                                                         21.819

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3999.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.819
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.843


#Path 90
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n4034.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n3984.in[0] (.names)                                             0.769    14.995
n3984.out[0] (.names)                                            0.235    15.230
n3988.in[1] (.names)                                             0.100    15.330
n3988.out[0] (.names)                                            0.235    15.565
n3990.in[0] (.names)                                             0.100    15.665
n3990.out[0] (.names)                                            0.235    15.900
n3991.in[1] (.names)                                             0.100    16.000
n3991.out[0] (.names)                                            0.235    16.235
n3992.in[0] (.names)                                             0.481    16.716
n3992.out[0] (.names)                                            0.235    16.951
n3969.in[0] (.names)                                             0.100    17.051
n3969.out[0] (.names)                                            0.235    17.286
n3970.in[0] (.names)                                             0.100    17.386
n3970.out[0] (.names)                                            0.235    17.621
n4005.in[3] (.names)                                             0.100    17.721
n4005.out[0] (.names)                                            0.235    17.956
n4007.in[0] (.names)                                             0.330    18.286
n4007.out[0] (.names)                                            0.235    18.521
n4008.in[2] (.names)                                             0.100    18.621
n4008.out[0] (.names)                                            0.235    18.856
n4009.in[0] (.names)                                             0.100    18.956
n4009.out[0] (.names)                                            0.235    19.191
n979.in[1] (.names)                                              0.100    19.291
n979.out[0] (.names)                                             0.235    19.526
n4010.in[0] (.names)                                             0.482    20.009
n4010.out[0] (.names)                                            0.235    20.244
n4001.in[0] (.names)                                             0.100    20.344
n4001.out[0] (.names)                                            0.235    20.579
n4002.in[1] (.names)                                             0.100    20.679
n4002.out[0] (.names)                                            0.235    20.914
n4003.in[0] (.names)                                             0.336    21.249
n4003.out[0] (.names)                                            0.235    21.484
n4034.D[0] (.latch)                                              0.335    21.819
data arrival time                                                         21.819

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4034.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.819
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.843


#Path 91
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n4209.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n3984.in[0] (.names)                                             0.769    14.995
n3984.out[0] (.names)                                            0.235    15.230
n3988.in[1] (.names)                                             0.100    15.330
n3988.out[0] (.names)                                            0.235    15.565
n3990.in[0] (.names)                                             0.100    15.665
n3990.out[0] (.names)                                            0.235    15.900
n3991.in[1] (.names)                                             0.100    16.000
n3991.out[0] (.names)                                            0.235    16.235
n4357.in[2] (.names)                                             0.487    16.722
n4357.out[0] (.names)                                            0.235    16.957
n4358.in[0] (.names)                                             0.482    17.439
n4358.out[0] (.names)                                            0.235    17.674
n4362.in[1] (.names)                                             0.100    17.774
n4362.out[0] (.names)                                            0.235    18.009
n4351.in[1] (.names)                                             0.100    18.109
n4351.out[0] (.names)                                            0.235    18.344
n4137.in[0] (.names)                                             0.100    18.444
n4137.out[0] (.names)                                            0.235    18.679
n4138.in[0] (.names)                                             0.100    18.779
n4138.out[0] (.names)                                            0.235    19.014
n4140.in[1] (.names)                                             0.100    19.114
n4140.out[0] (.names)                                            0.235    19.349
n4141.in[2] (.names)                                             0.100    19.449
n4141.out[0] (.names)                                            0.235    19.684
n4142.in[0] (.names)                                             0.100    19.784
n4142.out[0] (.names)                                            0.235    20.019
n4153.in[1] (.names)                                             0.100    20.119
n4153.out[0] (.names)                                            0.235    20.354
n3952.in[0] (.names)                                             0.100    20.454
n3952.out[0] (.names)                                            0.235    20.689
n4154.in[0] (.names)                                             0.100    20.789
n4154.out[0] (.names)                                            0.235    21.024
n4209.D[0] (.latch)                                              0.727    21.751
data arrival time                                                         21.751

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4209.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.751
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.775


#Path 92
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n1208.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n4971.in[1] (.names)                                             0.100    15.197
n4971.out[0] (.names)                                            0.235    15.432
n4972.in[2] (.names)                                             0.100    15.532
n4972.out[0] (.names)                                            0.235    15.767
n4467.in[3] (.names)                                             0.100    15.867
n4467.out[0] (.names)                                            0.235    16.102
n4616.in[0] (.names)                                             0.489    16.591
n4616.out[0] (.names)                                            0.235    16.826
n4006.in[3] (.names)                                             0.100    16.926
n4006.out[0] (.names)                                            0.235    17.161
n4626.in[0] (.names)                                             0.481    17.642
n4626.out[0] (.names)                                            0.235    17.877
n4627.in[0] (.names)                                             0.100    17.977
n4627.out[0] (.names)                                            0.235    18.212
n4456.in[0] (.names)                                             0.100    18.312
n4456.out[0] (.names)                                            0.235    18.547
n5015.in[2] (.names)                                             0.100    18.647
n5015.out[0] (.names)                                            0.235    18.882
n5018.in[2] (.names)                                             0.100    18.982
n5018.out[0] (.names)                                            0.235    19.217
n5021.in[1] (.names)                                             0.100    19.317
n5021.out[0] (.names)                                            0.235    19.552
n5022.in[0] (.names)                                             0.623    20.175
n5022.out[0] (.names)                                            0.235    20.410
n5027.in[1] (.names)                                             0.100    20.510
n5027.out[0] (.names)                                            0.235    20.745
n5028.in[0] (.names)                                             0.100    20.845
n5028.out[0] (.names)                                            0.235    21.080
n1198.in[0] (.names)                                             0.100    21.180
n1198.out[0] (.names)                                            0.235    21.415
n4540.in[1] (.names)                                             0.100    21.515
n4540.out[0] (.names)                                            0.235    21.750
n1208.D[0] (.latch)                                              0.000    21.750
data arrival time                                                         21.750

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1208.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.750
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.774


#Path 93
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n9701.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4994.in[1] (.names)                                             0.100    14.862
n4994.out[0] (.names)                                            0.235    15.097
n5239.in[3] (.names)                                             0.100    15.197
n5239.out[0] (.names)                                            0.235    15.432
n5325.in[2] (.names)                                             0.621    16.053
n5325.out[0] (.names)                                            0.235    16.288
n9753.in[1] (.names)                                             0.100    16.388
n9753.out[0] (.names)                                            0.235    16.623
n9754.in[0] (.names)                                             0.100    16.723
n9754.out[0] (.names)                                            0.235    16.958
n9747.in[0] (.names)                                             0.100    17.058
n9747.out[0] (.names)                                            0.235    17.293
n9748.in[1] (.names)                                             0.919    18.212
n9748.out[0] (.names)                                            0.235    18.447
n9758.in[2] (.names)                                             0.100    18.547
n9758.out[0] (.names)                                            0.235    18.782
n9780.in[1] (.names)                                             0.100    18.882
n9780.out[0] (.names)                                            0.235    19.117
n9453.in[0] (.names)                                             0.100    19.217
n9453.out[0] (.names)                                            0.235    19.452
n9792.in[0] (.names)                                             0.100    19.552
n9792.out[0] (.names)                                            0.235    19.787
n9798.in[0] (.names)                                             0.489    20.276
n9798.out[0] (.names)                                            0.235    20.511
n9799.in[0] (.names)                                             0.100    20.611
n9799.out[0] (.names)                                            0.235    20.846
n9700.in[0] (.names)                                             0.100    20.946
n9700.out[0] (.names)                                            0.235    21.181
n9701.D[0] (.latch)                                              0.567    21.748
data arrival time                                                         21.748

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9701.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.748
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.772


#Path 94
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n3538.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n3984.in[0] (.names)                                             0.769    14.995
n3984.out[0] (.names)                                            0.235    15.230
n3988.in[1] (.names)                                             0.100    15.330
n3988.out[0] (.names)                                            0.235    15.565
n3990.in[0] (.names)                                             0.100    15.665
n3990.out[0] (.names)                                            0.235    15.900
n3991.in[1] (.names)                                             0.100    16.000
n3991.out[0] (.names)                                            0.235    16.235
n3992.in[0] (.names)                                             0.481    16.716
n3992.out[0] (.names)                                            0.235    16.951
n4228.in[2] (.names)                                             0.100    17.051
n4228.out[0] (.names)                                            0.235    17.286
n4229.in[1] (.names)                                             0.100    17.386
n4229.out[0] (.names)                                            0.235    17.621
n3876.in[0] (.names)                                             0.100    17.721
n3876.out[0] (.names)                                            0.235    17.956
n4246.in[1] (.names)                                             0.489    18.445
n4246.out[0] (.names)                                            0.235    18.680
n1438.in[1] (.names)                                             0.100    18.780
n1438.out[0] (.names)                                            0.235    19.015
n3484.in[1] (.names)                                             0.769    19.784
n3484.out[0] (.names)                                            0.235    20.019
n3557.in[3] (.names)                                             0.480    20.499
n3557.out[0] (.names)                                            0.235    20.734
n3558.in[2] (.names)                                             0.100    20.834
n3558.out[0] (.names)                                            0.235    21.069
n3537.in[0] (.names)                                             0.100    21.169
n3537.out[0] (.names)                                            0.235    21.404
n3538.D[0] (.latch)                                              0.335    21.739
data arrival time                                                         21.739

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3538.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.739
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.763


#Path 95
Startpoint: n391.inpad[0] (.input clocked by pclk)
Endpoint  : n7403.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n391.inpad[0] (.input)                                           0.000     0.000
n991.in[0] (.names)                                              1.072     1.072
n991.out[0] (.names)                                             0.235     1.307
n3340.in[0] (.names)                                             0.928     2.234
n3340.out[0] (.names)                                            0.235     2.469
n3431.in[0] (.names)                                             0.343     2.813
n3431.out[0] (.names)                                            0.235     3.048
n2596.in[0] (.names)                                             0.475     3.522
n2596.out[0] (.names)                                            0.235     3.757
n2597.in[3] (.names)                                             0.483     4.241
n2597.out[0] (.names)                                            0.235     4.476
n2601.in[1] (.names)                                             0.100     4.576
n2601.out[0] (.names)                                            0.235     4.811
n1087.in[0] (.names)                                             0.100     4.911
n1087.out[0] (.names)                                            0.235     5.146
n2829.in[1] (.names)                                             0.628     5.774
n2829.out[0] (.names)                                            0.235     6.009
n2719.in[0] (.names)                                             0.100     6.109
n2719.out[0] (.names)                                            0.235     6.344
n2728.in[0] (.names)                                             0.100     6.444
n2728.out[0] (.names)                                            0.235     6.679
n2790.in[1] (.names)                                             0.100     6.779
n2790.out[0] (.names)                                            0.235     7.014
n2792.in[1] (.names)                                             0.100     7.114
n2792.out[0] (.names)                                            0.235     7.349
n2778.in[1] (.names)                                             0.100     7.449
n2778.out[0] (.names)                                            0.235     7.684
n2796.in[1] (.names)                                             0.480     8.164
n2796.out[0] (.names)                                            0.235     8.399
n2806.in[2] (.names)                                             0.488     8.887
n2806.out[0] (.names)                                            0.235     9.122
n2672.in[0] (.names)                                             0.100     9.222
n2672.out[0] (.names)                                            0.235     9.457
n2724.in[1] (.names)                                             0.338     9.795
n2724.out[0] (.names)                                            0.235    10.030
n2647.in[0] (.names)                                             0.631    10.661
n2647.out[0] (.names)                                            0.235    10.896
n2717.in[0] (.names)                                             0.100    10.996
n2717.out[0] (.names)                                            0.235    11.231
n2718.in[2] (.names)                                             0.100    11.331
n2718.out[0] (.names)                                            0.235    11.566
n2731.in[0] (.names)                                             0.100    11.666
n2731.out[0] (.names)                                            0.235    11.901
n2748.in[0] (.names)                                             0.100    12.001
n2748.out[0] (.names)                                            0.235    12.236
n1378.in[0] (.names)                                             0.100    12.336
n1378.out[0] (.names)                                            0.235    12.571
n7457.in[0] (.names)                                             1.053    13.624
n7457.out[0] (.names)                                            0.235    13.859
n7458.in[0] (.names)                                             0.100    13.959
n7458.out[0] (.names)                                            0.235    14.194
n7459.in[0] (.names)                                             0.100    14.294
n7459.out[0] (.names)                                            0.235    14.529
n7460.in[0] (.names)                                             0.100    14.629
n7460.out[0] (.names)                                            0.235    14.864
n6965.in[0] (.names)                                             0.100    14.964
n6965.out[0] (.names)                                            0.235    15.199
n1032.in[1] (.names)                                             0.630    15.829
n1032.out[0] (.names)                                            0.235    16.064
n6966.in[0] (.names)                                             1.636    17.700
n6966.out[0] (.names)                                            0.235    17.935
n5560.in[0] (.names)                                             0.100    18.035
n5560.out[0] (.names)                                            0.235    18.270
n6967.in[0] (.names)                                             0.100    18.370
n6967.out[0] (.names)                                            0.235    18.605
n5775.in[1] (.names)                                             0.100    18.705
n5775.out[0] (.names)                                            0.235    18.940
n7762.in[1] (.names)                                             0.100    19.040
n7762.out[0] (.names)                                            0.235    19.275
n2062.in[0] (.names)                                             0.100    19.375
n2062.out[0] (.names)                                            0.235    19.610
n5717.in[0] (.names)                                             0.100    19.710
n5717.out[0] (.names)                                            0.235    19.945
n7765.in[0] (.names)                                             0.100    20.045
n7765.out[0] (.names)                                            0.235    20.280
n5769.in[1] (.names)                                             0.341    20.622
n5769.out[0] (.names)                                            0.235    20.857
n7402.in[1] (.names)                                             0.629    21.486
n7402.out[0] (.names)                                            0.235    21.721
n7403.D[0] (.latch)                                              0.000    21.721
data arrival time                                                         21.721

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7403.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.721
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.744


#Path 96
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n4529.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n4739.in[0] (.names)                                             0.636    14.527
n4739.out[0] (.names)                                            0.235    14.762
n4740.in[0] (.names)                                             0.628    15.389
n4740.out[0] (.names)                                            0.235    15.624
n4742.in[1] (.names)                                             0.100    15.724
n4742.out[0] (.names)                                            0.235    15.959
n4743.in[1] (.names)                                             0.328    16.287
n4743.out[0] (.names)                                            0.235    16.522
n4744.in[1] (.names)                                             0.100    16.622
n4744.out[0] (.names)                                            0.235    16.857
n4745.in[0] (.names)                                             0.342    17.200
n4745.out[0] (.names)                                            0.235    17.435
n4777.in[0] (.names)                                             0.100    17.535
n4777.out[0] (.names)                                            0.235    17.770
n4778.in[0] (.names)                                             0.100    17.870
n4778.out[0] (.names)                                            0.235    18.105
n4755.in[1] (.names)                                             0.100    18.205
n4755.out[0] (.names)                                            0.235    18.440
n4756.in[1] (.names)                                             0.100    18.540
n4756.out[0] (.names)                                            0.235    18.775
n4762.in[2] (.names)                                             0.636    19.410
n4762.out[0] (.names)                                            0.235    19.645
n4763.in[0] (.names)                                             0.100    19.745
n4763.out[0] (.names)                                            0.235    19.980
n4764.in[0] (.names)                                             0.100    20.080
n4764.out[0] (.names)                                            0.235    20.315
n4765.in[0] (.names)                                             0.490    20.806
n4765.out[0] (.names)                                            0.235    21.041
n4767.in[1] (.names)                                             0.100    21.141
n4767.out[0] (.names)                                            0.235    21.376
n4528.in[1] (.names)                                             0.100    21.476
n4528.out[0] (.names)                                            0.235    21.711
n4529.D[0] (.latch)                                              0.000    21.711
data arrival time                                                         21.711

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4529.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.711
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.734


#Path 97
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n1966.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n4953.in[0] (.names)                                             0.100    12.500
n4953.out[0] (.names)                                            0.235    12.735
n1642.in[1] (.names)                                             0.100    12.835
n1642.out[0] (.names)                                            0.235    13.070
n964.in[1] (.names)                                              0.100    13.170
n964.out[0] (.names)                                             0.235    13.405
n1711.in[0] (.names)                                             0.100    13.505
n1711.out[0] (.names)                                            0.235    13.740
n1712.in[0] (.names)                                             0.100    13.840
n1712.out[0] (.names)                                            0.235    14.075
n1713.in[3] (.names)                                             0.100    14.175
n1713.out[0] (.names)                                            0.235    14.410
n1717.in[1] (.names)                                             0.100    14.510
n1717.out[0] (.names)                                            0.235    14.745
n1719.in[0] (.names)                                             0.641    15.386
n1719.out[0] (.names)                                            0.235    15.621
n1696.in[1] (.names)                                             0.483    16.105
n1696.out[0] (.names)                                            0.235    16.340
n1557.in[0] (.names)                                             0.100    16.440
n1557.out[0] (.names)                                            0.235    16.675
n1698.in[0] (.names)                                             0.100    16.775
n1698.out[0] (.names)                                            0.235    17.010
n1708.in[0] (.names)                                             0.100    17.110
n1708.out[0] (.names)                                            0.235    17.345
n1722.in[3] (.names)                                             0.100    17.445
n1722.out[0] (.names)                                            0.235    17.680
n1724.in[1] (.names)                                             0.100    17.780
n1724.out[0] (.names)                                            0.235    18.015
n1731.in[2] (.names)                                             0.342    18.357
n1731.out[0] (.names)                                            0.235    18.592
n1733.in[0] (.names)                                             0.100    18.692
n1733.out[0] (.names)                                            0.235    18.927
n1735.in[0] (.names)                                             0.487    19.414
n1735.out[0] (.names)                                            0.235    19.649
n1737.in[2] (.names)                                             0.480    20.129
n1737.out[0] (.names)                                            0.235    20.364
n1559.in[1] (.names)                                             0.100    20.464
n1559.out[0] (.names)                                            0.235    20.699
n1738.in[0] (.names)                                             0.100    20.799
n1738.out[0] (.names)                                            0.235    21.034
n1081.in[1] (.names)                                             0.100    21.134
n1081.out[0] (.names)                                            0.235    21.369
n1966.D[0] (.latch)                                              0.335    21.704
data arrival time                                                         21.704

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1966.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.704
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.727


#Path 98
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n1700.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n4953.in[0] (.names)                                             0.100    12.500
n4953.out[0] (.names)                                            0.235    12.735
n1642.in[1] (.names)                                             0.100    12.835
n1642.out[0] (.names)                                            0.235    13.070
n964.in[1] (.names)                                              0.100    13.170
n964.out[0] (.names)                                             0.235    13.405
n1711.in[0] (.names)                                             0.100    13.505
n1711.out[0] (.names)                                            0.235    13.740
n1712.in[0] (.names)                                             0.100    13.840
n1712.out[0] (.names)                                            0.235    14.075
n1713.in[3] (.names)                                             0.100    14.175
n1713.out[0] (.names)                                            0.235    14.410
n1717.in[1] (.names)                                             0.100    14.510
n1717.out[0] (.names)                                            0.235    14.745
n1719.in[0] (.names)                                             0.641    15.386
n1719.out[0] (.names)                                            0.235    15.621
n1696.in[1] (.names)                                             0.483    16.105
n1696.out[0] (.names)                                            0.235    16.340
n1557.in[0] (.names)                                             0.100    16.440
n1557.out[0] (.names)                                            0.235    16.675
n1698.in[0] (.names)                                             0.100    16.775
n1698.out[0] (.names)                                            0.235    17.010
n1708.in[0] (.names)                                             0.100    17.110
n1708.out[0] (.names)                                            0.235    17.345
n1722.in[3] (.names)                                             0.100    17.445
n1722.out[0] (.names)                                            0.235    17.680
n1724.in[1] (.names)                                             0.100    17.780
n1724.out[0] (.names)                                            0.235    18.015
n1731.in[2] (.names)                                             0.342    18.357
n1731.out[0] (.names)                                            0.235    18.592
n1733.in[0] (.names)                                             0.100    18.692
n1733.out[0] (.names)                                            0.235    18.927
n1735.in[0] (.names)                                             0.487    19.414
n1735.out[0] (.names)                                            0.235    19.649
n1508.in[2] (.names)                                             0.100    19.749
n1508.out[0] (.names)                                            0.235    19.984
n1940.in[0] (.names)                                             0.100    20.084
n1940.out[0] (.names)                                            0.235    20.319
n1946.in[1] (.names)                                             0.100    20.419
n1946.out[0] (.names)                                            0.235    20.654
n1948.in[1] (.names)                                             0.100    20.754
n1948.out[0] (.names)                                            0.235    20.989
n1700.D[0] (.latch)                                              0.708    21.697
data arrival time                                                         21.697

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1700.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.697
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.721


#Path 99
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n2136.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n3984.in[0] (.names)                                             0.769    14.995
n3984.out[0] (.names)                                            0.235    15.230
n3988.in[1] (.names)                                             0.100    15.330
n3988.out[0] (.names)                                            0.235    15.565
n3990.in[0] (.names)                                             0.100    15.665
n3990.out[0] (.names)                                            0.235    15.900
n3991.in[1] (.names)                                             0.100    16.000
n3991.out[0] (.names)                                            0.235    16.235
n3992.in[0] (.names)                                             0.481    16.716
n3992.out[0] (.names)                                            0.235    16.951
n4228.in[2] (.names)                                             0.100    17.051
n4228.out[0] (.names)                                            0.235    17.286
n4229.in[1] (.names)                                             0.100    17.386
n4229.out[0] (.names)                                            0.235    17.621
n3876.in[0] (.names)                                             0.100    17.721
n3876.out[0] (.names)                                            0.235    17.956
n4246.in[1] (.names)                                             0.489    18.445
n4246.out[0] (.names)                                            0.235    18.680
n1438.in[1] (.names)                                             0.100    18.780
n1438.out[0] (.names)                                            0.235    19.015
n3484.in[1] (.names)                                             0.769    19.784
n3484.out[0] (.names)                                            0.235    20.019
n3523.in[0] (.names)                                             0.100    20.119
n3523.out[0] (.names)                                            0.235    20.354
n3526.in[0] (.names)                                             0.100    20.454
n3526.out[0] (.names)                                            0.235    20.689
n3530.in[2] (.names)                                             0.100    20.789
n3530.out[0] (.names)                                            0.235    21.024
n2135.in[1] (.names)                                             0.100    21.124
n2135.out[0] (.names)                                            0.235    21.359
n2136.D[0] (.latch)                                              0.335    21.694
data arrival time                                                         21.694

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2136.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.694
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.718


#Path 100
Startpoint: n970.Q[0] (.latch clocked by pclk)
Endpoint  : n3462.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n970.clk[0] (.latch)                                             0.042     0.042
n970.Q[0] (.latch) [clock-to-output]                             0.124     0.166
n8500.in[1] (.names)                                             2.365     2.531
n8500.out[0] (.names)                                            0.235     2.766
n8323.in[0] (.names)                                             0.100     2.866
n8323.out[0] (.names)                                            0.235     3.101
n8324.in[2] (.names)                                             0.100     3.201
n8324.out[0] (.names)                                            0.235     3.436
n8236.in[0] (.names)                                             0.100     3.536
n8236.out[0] (.names)                                            0.235     3.771
n8425.in[2] (.names)                                             0.338     4.109
n8425.out[0] (.names)                                            0.235     4.344
n8423.in[0] (.names)                                             0.100     4.444
n8423.out[0] (.names)                                            0.235     4.679
n8424.in[0] (.names)                                             0.100     4.779
n8424.out[0] (.names)                                            0.235     5.014
n8400.in[2] (.names)                                             0.475     5.489
n8400.out[0] (.names)                                            0.235     5.724
n8401.in[1] (.names)                                             1.076     6.800
n8401.out[0] (.names)                                            0.235     7.035
n5444.in[0] (.names)                                             0.100     7.135
n5444.out[0] (.names)                                            0.235     7.370
n8295.in[1] (.names)                                             1.309     8.679
n8295.out[0] (.names)                                            0.235     8.914
n8283.in[2] (.names)                                             0.100     9.014
n8283.out[0] (.names)                                            0.235     9.249
n8284.in[1] (.names)                                             0.100     9.349
n8284.out[0] (.names)                                            0.235     9.584
n8252.in[0] (.names)                                             0.100     9.684
n8252.out[0] (.names)                                            0.235     9.919
n4952.in[2] (.names)                                             0.341    10.261
n4952.out[0] (.names)                                            0.235    10.496
n4546.in[2] (.names)                                             1.670    12.165
n4546.out[0] (.names)                                            0.235    12.400
n5009.in[0] (.names)                                             0.921    13.321
n5009.out[0] (.names)                                            0.235    13.556
n4993.in[0] (.names)                                             0.100    13.656
n4993.out[0] (.names)                                            0.235    13.891
n1360.in[0] (.names)                                             0.100    13.991
n1360.out[0] (.names)                                            0.235    14.226
n3984.in[0] (.names)                                             0.769    14.995
n3984.out[0] (.names)                                            0.235    15.230
n3988.in[1] (.names)                                             0.100    15.330
n3988.out[0] (.names)                                            0.235    15.565
n3990.in[0] (.names)                                             0.100    15.665
n3990.out[0] (.names)                                            0.235    15.900
n3991.in[1] (.names)                                             0.100    16.000
n3991.out[0] (.names)                                            0.235    16.235
n3992.in[0] (.names)                                             0.481    16.716
n3992.out[0] (.names)                                            0.235    16.951
n4228.in[2] (.names)                                             0.100    17.051
n4228.out[0] (.names)                                            0.235    17.286
n4229.in[1] (.names)                                             0.100    17.386
n4229.out[0] (.names)                                            0.235    17.621
n3876.in[0] (.names)                                             0.100    17.721
n3876.out[0] (.names)                                            0.235    17.956
n4246.in[1] (.names)                                             0.489    18.445
n4246.out[0] (.names)                                            0.235    18.680
n1438.in[1] (.names)                                             0.100    18.780
n1438.out[0] (.names)                                            0.235    19.015
n3484.in[1] (.names)                                             0.769    19.784
n3484.out[0] (.names)                                            0.235    20.019
n3523.in[0] (.names)                                             0.100    20.119
n3523.out[0] (.names)                                            0.235    20.354
n3526.in[0] (.names)                                             0.100    20.454
n3526.out[0] (.names)                                            0.235    20.689
n3530.in[2] (.names)                                             0.100    20.789
n3530.out[0] (.names)                                            0.235    21.024
n2135.in[1] (.names)                                             0.100    21.124
n2135.out[0] (.names)                                            0.235    21.359
n3531.in[0] (.names)                                             0.100    21.459
n3531.out[0] (.names)                                            0.235    21.694
n3462.D[0] (.latch)                                              0.000    21.694
data arrival time                                                         21.694

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3462.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.694
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.718


#End of timing report
