// Seed: 1601759687
module module_0 #(
    parameter id_2 = 32'd77,
    parameter id_3 = 32'd13
);
  bit id_1;
  ;
  wire _id_2;
  always if (-1) id_1 <= id_2;
  assign id_1 = 1;
  wire [1 : 1] _id_3, id_4;
  wire  id_5;
  logic id_6 [id_2 : id_3];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  logic id_21 = 1;
endmodule
