Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Dec 21 14:03:17 2025
| Host         : DESKTOP-OVHT03F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RV32I46F5SPSoCTOP_timing_summary_routed.rpt -pb RV32I46F5SPSoCTOP_timing_summary_routed.pb -rpx RV32I46F5SPSoCTOP_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I46F5SPSoCTOP
| Device       : 7a200t-sbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints                                              128         
TIMING-10  Warning   Missing property on synchronizer                                                                       1           
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.766        0.000                      0                 9285        0.092        0.000                      0                 9285        4.500        0.000                       0                  1905  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clk_50mhz  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.961        0.000                      0                    1        0.376        0.000                      0                    1        4.500        0.000                       0                     2  
  clk_50mhz         4.766        0.000                      0                 8143        0.092        0.000                      0                 8143        8.950        0.000                       0                  1903  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_50mhz          clk_50mhz               12.571        0.000                      0                 1141        0.481        0.000                      0                 1141  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_50mhz     
(none)        sys_clk_pin   clk_50mhz     
(none)                      sys_clk_pin   
(none)        clk_50mhz     sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_50mhz                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.961ns  (required time - arrival time)
  Source:                 clk_50mhz_unbuffered_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_50mhz_unbuffered_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.438ns (42.377%)  route 0.596ns (57.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 13.989 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 f  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.596     5.183    clk_50mhz_unbuffered
    SLICE_X83Y146        LUT1 (Prop_lut1_I0_O)        0.097     5.280 r  clk_50mhz_unbuffered_i_1/O
                         net (fo=1, routed)           0.000     5.280    clk_50mhz_unbuffered_i_1_n_0
    SLICE_X83Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    13.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C
                         clock pessimism              0.258    14.247    
                         clock uncertainty           -0.035    14.211    
    SLICE_X83Y146        FDCE (Setup_fdce_C_D)        0.030    14.241    clk_50mhz_unbuffered_reg
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                          -5.280    
  -------------------------------------------------------------------
                         slack                                  8.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 clk_50mhz_unbuffered_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_50mhz_unbuffered_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.865%)  route 0.281ns (60.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 f  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.281     1.931    clk_50mhz_unbuffered
    SLICE_X83Y146        LUT1 (Prop_lut1_I0_O)        0.045     1.976 r  clk_50mhz_unbuffered_i_1/O
                         net (fo=1, routed)           0.000     1.976    clk_50mhz_unbuffered_i_1_n_0
    SLICE_X83Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C
                         clock pessimism             -0.518     1.510    
    SLICE_X83Y146        FDCE (Hold_fdce_C_D)         0.091     1.601    clk_50mhz_unbuffered_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.376    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X83Y146  clk_50mhz_unbuffered_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X83Y146  clk_50mhz_unbuffered_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X83Y146  clk_50mhz_unbuffered_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X83Y146  clk_50mhz_unbuffered_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X83Y146  clk_50mhz_unbuffered_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50mhz
  To Clock:  clk_50mhz

Setup :            0  Failing Endpoints,  Worst Slack        4.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/id_ex_register/EX_read_data1_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        15.005ns  (logic 2.599ns (17.320%)  route 12.406ns (82.680%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT5=4 LUT6=9 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.150ns = ( 26.150 - 20.000 ) 
    Source Clock Delay      (SCD):    6.642ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.471     6.642    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X29Y51         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.341     6.983 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]/Q
                         net (fo=115, routed)         1.222     8.206    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/A2
    SLICE_X12Y53         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.097     8.303 r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.303    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/OD
    SLICE_X12Y53         MUXF7 (Prop_muxf7_I0_O)      0.182     8.485 r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/F7.B/O
                         net (fo=1, routed)           0.000     8.485    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/O0
    SLICE_X12Y53         MUXF8 (Prop_muxf8_I0_O)      0.075     8.560 r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/F8/O
                         net (fo=1, routed)           0.584     9.143    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I0_O)        0.230     9.373 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_4_4_i_2/O
                         net (fo=3, routed)           0.762    10.135    rv32i46f_5sp_debug/ex_mem_register/data_memory_read_data[4]
    SLICE_X23Y50         LUT5 (Prop_lut5_I4_O)        0.111    10.246 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_134/O
                         net (fo=1, routed)           0.596    10.842    rv32i46f_5sp_debug/ex_mem_register/byte_enable_logic_register_file_write_data[4]
    SLICE_X30Y49         LUT6 (Prop_lut6_I1_O)        0.247    11.089 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_111/O
                         net (fo=2, routed)           0.531    11.620    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_111_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I4_O)        0.097    11.717 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_65/O
                         net (fo=1, routed)           0.411    12.127    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[0]_i_77
    SLICE_X33Y51         LUT6 (Prop_lut6_I0_O)        0.097    12.224 r  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[30]_i_27/O
                         net (fo=113, routed)         0.983    13.207    rv32i46f_5sp_debug/id_ex_register/EX_alu_src_B_select_reg[0]_3
    SLICE_X43Y61         LUT2 (Prop_lut2_I1_O)        0.097    13.304 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[29]_i_20/O
                         net (fo=16, routed)          0.751    14.055    rv32i46f_5sp_debug/id_ex_register/EX_alu_src_B_select_reg[0]_7
    SLICE_X44Y64         LUT6 (Prop_lut6_I2_O)        0.097    14.152 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[4]_i_19/O
                         net (fo=5, routed)           0.564    14.716    rv32i46f_5sp_debug/id_ex_register/EX_alu_src_B_select_reg[0]_6
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.112    14.828 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[4]_i_11/O
                         net (fo=2, routed)           0.431    15.259    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[4]_i_2
    SLICE_X47Y63         LUT5 (Prop_lut5_I3_O)        0.234    15.493 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[4]_i_5/O
                         net (fo=1, routed)           0.443    15.936    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result_reg[4]
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.097    16.033 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[4]_i_2/O
                         net (fo=8, routed)           1.473    17.506    rv32i46f_5sp_debug/id_ex_register/EX_opcode_reg[1]_0[3]
    SLICE_X24Y52         LUT3 (Prop_lut3_I0_O)        0.097    17.603 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_6/O
                         net (fo=1, routed)           1.127    18.731    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.097    18.828 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_3/O
                         net (fo=2, routed)           0.518    19.345    rv32i46f_5sp_debug/id_ex_register/alu_zero
    SLICE_X31Y48         LUT6 (Prop_lut6_I4_O)        0.097    19.442 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_8/O
                         net (fo=34, routed)          0.302    19.744    rv32i46f_5sp_debug/id_ex_register/branch_prediction_miss
    SLICE_X31Y48         LUT5 (Prop_lut5_I2_O)        0.097    19.841 f  rv32i46f_5sp_debug/id_ex_register/EX_pc[31]_i_3/O
                         net (fo=244, routed)         0.470    20.311    rv32i46f_5sp_debug/trap_controller/ID_EX_flush
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.097    20.408 r  rv32i46f_5sp_debug/trap_controller/EX_pc[31]_i_1/O
                         net (fo=243, routed)         1.240    21.648    rv32i46f_5sp_debug/id_ex_register/E[0]
    SLICE_X25Y61         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_read_data1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.363    26.150    rv32i46f_5sp_debug/id_ex_register/clk_50mhz
    SLICE_X25Y61         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_read_data1_reg[24]/C
                         clock pessimism              0.449    26.599    
                         clock uncertainty           -0.035    26.564    
    SLICE_X25Y61         FDCE (Setup_fdce_C_CE)      -0.150    26.414    rv32i46f_5sp_debug/id_ex_register/EX_read_data1_reg[24]
  -------------------------------------------------------------------
                         required time                         26.414    
                         arrival time                         -21.648    
  -------------------------------------------------------------------
                         slack                                  4.766    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/id_ex_register/EX_read_data1_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        15.005ns  (logic 2.599ns (17.320%)  route 12.406ns (82.680%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT5=4 LUT6=9 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.150ns = ( 26.150 - 20.000 ) 
    Source Clock Delay      (SCD):    6.642ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.471     6.642    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X29Y51         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.341     6.983 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]/Q
                         net (fo=115, routed)         1.222     8.206    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/A2
    SLICE_X12Y53         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.097     8.303 r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.303    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/OD
    SLICE_X12Y53         MUXF7 (Prop_muxf7_I0_O)      0.182     8.485 r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/F7.B/O
                         net (fo=1, routed)           0.000     8.485    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/O0
    SLICE_X12Y53         MUXF8 (Prop_muxf8_I0_O)      0.075     8.560 r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/F8/O
                         net (fo=1, routed)           0.584     9.143    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I0_O)        0.230     9.373 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_4_4_i_2/O
                         net (fo=3, routed)           0.762    10.135    rv32i46f_5sp_debug/ex_mem_register/data_memory_read_data[4]
    SLICE_X23Y50         LUT5 (Prop_lut5_I4_O)        0.111    10.246 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_134/O
                         net (fo=1, routed)           0.596    10.842    rv32i46f_5sp_debug/ex_mem_register/byte_enable_logic_register_file_write_data[4]
    SLICE_X30Y49         LUT6 (Prop_lut6_I1_O)        0.247    11.089 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_111/O
                         net (fo=2, routed)           0.531    11.620    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_111_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I4_O)        0.097    11.717 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_65/O
                         net (fo=1, routed)           0.411    12.127    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[0]_i_77
    SLICE_X33Y51         LUT6 (Prop_lut6_I0_O)        0.097    12.224 r  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[30]_i_27/O
                         net (fo=113, routed)         0.983    13.207    rv32i46f_5sp_debug/id_ex_register/EX_alu_src_B_select_reg[0]_3
    SLICE_X43Y61         LUT2 (Prop_lut2_I1_O)        0.097    13.304 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[29]_i_20/O
                         net (fo=16, routed)          0.751    14.055    rv32i46f_5sp_debug/id_ex_register/EX_alu_src_B_select_reg[0]_7
    SLICE_X44Y64         LUT6 (Prop_lut6_I2_O)        0.097    14.152 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[4]_i_19/O
                         net (fo=5, routed)           0.564    14.716    rv32i46f_5sp_debug/id_ex_register/EX_alu_src_B_select_reg[0]_6
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.112    14.828 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[4]_i_11/O
                         net (fo=2, routed)           0.431    15.259    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[4]_i_2
    SLICE_X47Y63         LUT5 (Prop_lut5_I3_O)        0.234    15.493 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[4]_i_5/O
                         net (fo=1, routed)           0.443    15.936    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result_reg[4]
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.097    16.033 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[4]_i_2/O
                         net (fo=8, routed)           1.473    17.506    rv32i46f_5sp_debug/id_ex_register/EX_opcode_reg[1]_0[3]
    SLICE_X24Y52         LUT3 (Prop_lut3_I0_O)        0.097    17.603 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_6/O
                         net (fo=1, routed)           1.127    18.731    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.097    18.828 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_3/O
                         net (fo=2, routed)           0.518    19.345    rv32i46f_5sp_debug/id_ex_register/alu_zero
    SLICE_X31Y48         LUT6 (Prop_lut6_I4_O)        0.097    19.442 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_8/O
                         net (fo=34, routed)          0.302    19.744    rv32i46f_5sp_debug/id_ex_register/branch_prediction_miss
    SLICE_X31Y48         LUT5 (Prop_lut5_I2_O)        0.097    19.841 f  rv32i46f_5sp_debug/id_ex_register/EX_pc[31]_i_3/O
                         net (fo=244, routed)         0.470    20.311    rv32i46f_5sp_debug/trap_controller/ID_EX_flush
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.097    20.408 r  rv32i46f_5sp_debug/trap_controller/EX_pc[31]_i_1/O
                         net (fo=243, routed)         1.240    21.648    rv32i46f_5sp_debug/id_ex_register/E[0]
    SLICE_X25Y61         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_read_data1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.363    26.150    rv32i46f_5sp_debug/id_ex_register/clk_50mhz
    SLICE_X25Y61         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_read_data1_reg[25]/C
                         clock pessimism              0.449    26.599    
                         clock uncertainty           -0.035    26.564    
    SLICE_X25Y61         FDCE (Setup_fdce_C_CE)      -0.150    26.414    rv32i46f_5sp_debug/id_ex_register/EX_read_data1_reg[25]
  -------------------------------------------------------------------
                         required time                         26.414    
                         arrival time                         -21.648    
  -------------------------------------------------------------------
                         slack                                  4.766    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/id_ex_register/EX_read_data1_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        15.005ns  (logic 2.599ns (17.320%)  route 12.406ns (82.680%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT5=4 LUT6=9 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.150ns = ( 26.150 - 20.000 ) 
    Source Clock Delay      (SCD):    6.642ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.471     6.642    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X29Y51         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.341     6.983 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]/Q
                         net (fo=115, routed)         1.222     8.206    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/A2
    SLICE_X12Y53         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.097     8.303 r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.303    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/OD
    SLICE_X12Y53         MUXF7 (Prop_muxf7_I0_O)      0.182     8.485 r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/F7.B/O
                         net (fo=1, routed)           0.000     8.485    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/O0
    SLICE_X12Y53         MUXF8 (Prop_muxf8_I0_O)      0.075     8.560 r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/F8/O
                         net (fo=1, routed)           0.584     9.143    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I0_O)        0.230     9.373 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_4_4_i_2/O
                         net (fo=3, routed)           0.762    10.135    rv32i46f_5sp_debug/ex_mem_register/data_memory_read_data[4]
    SLICE_X23Y50         LUT5 (Prop_lut5_I4_O)        0.111    10.246 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_134/O
                         net (fo=1, routed)           0.596    10.842    rv32i46f_5sp_debug/ex_mem_register/byte_enable_logic_register_file_write_data[4]
    SLICE_X30Y49         LUT6 (Prop_lut6_I1_O)        0.247    11.089 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_111/O
                         net (fo=2, routed)           0.531    11.620    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_111_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I4_O)        0.097    11.717 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_65/O
                         net (fo=1, routed)           0.411    12.127    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[0]_i_77
    SLICE_X33Y51         LUT6 (Prop_lut6_I0_O)        0.097    12.224 r  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[30]_i_27/O
                         net (fo=113, routed)         0.983    13.207    rv32i46f_5sp_debug/id_ex_register/EX_alu_src_B_select_reg[0]_3
    SLICE_X43Y61         LUT2 (Prop_lut2_I1_O)        0.097    13.304 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[29]_i_20/O
                         net (fo=16, routed)          0.751    14.055    rv32i46f_5sp_debug/id_ex_register/EX_alu_src_B_select_reg[0]_7
    SLICE_X44Y64         LUT6 (Prop_lut6_I2_O)        0.097    14.152 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[4]_i_19/O
                         net (fo=5, routed)           0.564    14.716    rv32i46f_5sp_debug/id_ex_register/EX_alu_src_B_select_reg[0]_6
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.112    14.828 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[4]_i_11/O
                         net (fo=2, routed)           0.431    15.259    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[4]_i_2
    SLICE_X47Y63         LUT5 (Prop_lut5_I3_O)        0.234    15.493 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[4]_i_5/O
                         net (fo=1, routed)           0.443    15.936    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result_reg[4]
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.097    16.033 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[4]_i_2/O
                         net (fo=8, routed)           1.473    17.506    rv32i46f_5sp_debug/id_ex_register/EX_opcode_reg[1]_0[3]
    SLICE_X24Y52         LUT3 (Prop_lut3_I0_O)        0.097    17.603 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_6/O
                         net (fo=1, routed)           1.127    18.731    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.097    18.828 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_3/O
                         net (fo=2, routed)           0.518    19.345    rv32i46f_5sp_debug/id_ex_register/alu_zero
    SLICE_X31Y48         LUT6 (Prop_lut6_I4_O)        0.097    19.442 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_8/O
                         net (fo=34, routed)          0.302    19.744    rv32i46f_5sp_debug/id_ex_register/branch_prediction_miss
    SLICE_X31Y48         LUT5 (Prop_lut5_I2_O)        0.097    19.841 f  rv32i46f_5sp_debug/id_ex_register/EX_pc[31]_i_3/O
                         net (fo=244, routed)         0.470    20.311    rv32i46f_5sp_debug/trap_controller/ID_EX_flush
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.097    20.408 r  rv32i46f_5sp_debug/trap_controller/EX_pc[31]_i_1/O
                         net (fo=243, routed)         1.240    21.648    rv32i46f_5sp_debug/id_ex_register/E[0]
    SLICE_X25Y61         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_read_data1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.363    26.150    rv32i46f_5sp_debug/id_ex_register/clk_50mhz
    SLICE_X25Y61         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_read_data1_reg[28]/C
                         clock pessimism              0.449    26.599    
                         clock uncertainty           -0.035    26.564    
    SLICE_X25Y61         FDCE (Setup_fdce_C_CE)      -0.150    26.414    rv32i46f_5sp_debug/id_ex_register/EX_read_data1_reg[28]
  -------------------------------------------------------------------
                         required time                         26.414    
                         arrival time                         -21.648    
  -------------------------------------------------------------------
                         slack                                  4.766    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/id_ex_register/EX_pc_plus_4_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        14.988ns  (logic 2.599ns (17.341%)  route 12.389ns (82.659%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT5=4 LUT6=9 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.156ns = ( 26.156 - 20.000 ) 
    Source Clock Delay      (SCD):    6.642ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.471     6.642    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X29Y51         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.341     6.983 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]/Q
                         net (fo=115, routed)         1.222     8.206    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/A2
    SLICE_X12Y53         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.097     8.303 r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.303    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/OD
    SLICE_X12Y53         MUXF7 (Prop_muxf7_I0_O)      0.182     8.485 r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/F7.B/O
                         net (fo=1, routed)           0.000     8.485    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/O0
    SLICE_X12Y53         MUXF8 (Prop_muxf8_I0_O)      0.075     8.560 r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/F8/O
                         net (fo=1, routed)           0.584     9.143    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I0_O)        0.230     9.373 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_4_4_i_2/O
                         net (fo=3, routed)           0.762    10.135    rv32i46f_5sp_debug/ex_mem_register/data_memory_read_data[4]
    SLICE_X23Y50         LUT5 (Prop_lut5_I4_O)        0.111    10.246 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_134/O
                         net (fo=1, routed)           0.596    10.842    rv32i46f_5sp_debug/ex_mem_register/byte_enable_logic_register_file_write_data[4]
    SLICE_X30Y49         LUT6 (Prop_lut6_I1_O)        0.247    11.089 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_111/O
                         net (fo=2, routed)           0.531    11.620    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_111_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I4_O)        0.097    11.717 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_65/O
                         net (fo=1, routed)           0.411    12.127    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[0]_i_77
    SLICE_X33Y51         LUT6 (Prop_lut6_I0_O)        0.097    12.224 r  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[30]_i_27/O
                         net (fo=113, routed)         0.983    13.207    rv32i46f_5sp_debug/id_ex_register/EX_alu_src_B_select_reg[0]_3
    SLICE_X43Y61         LUT2 (Prop_lut2_I1_O)        0.097    13.304 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[29]_i_20/O
                         net (fo=16, routed)          0.751    14.055    rv32i46f_5sp_debug/id_ex_register/EX_alu_src_B_select_reg[0]_7
    SLICE_X44Y64         LUT6 (Prop_lut6_I2_O)        0.097    14.152 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[4]_i_19/O
                         net (fo=5, routed)           0.564    14.716    rv32i46f_5sp_debug/id_ex_register/EX_alu_src_B_select_reg[0]_6
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.112    14.828 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[4]_i_11/O
                         net (fo=2, routed)           0.431    15.259    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[4]_i_2
    SLICE_X47Y63         LUT5 (Prop_lut5_I3_O)        0.234    15.493 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[4]_i_5/O
                         net (fo=1, routed)           0.443    15.936    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result_reg[4]
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.097    16.033 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[4]_i_2/O
                         net (fo=8, routed)           1.473    17.506    rv32i46f_5sp_debug/id_ex_register/EX_opcode_reg[1]_0[3]
    SLICE_X24Y52         LUT3 (Prop_lut3_I0_O)        0.097    17.603 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_6/O
                         net (fo=1, routed)           1.127    18.731    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.097    18.828 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_3/O
                         net (fo=2, routed)           0.518    19.345    rv32i46f_5sp_debug/id_ex_register/alu_zero
    SLICE_X31Y48         LUT6 (Prop_lut6_I4_O)        0.097    19.442 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_8/O
                         net (fo=34, routed)          0.302    19.744    rv32i46f_5sp_debug/id_ex_register/branch_prediction_miss
    SLICE_X31Y48         LUT5 (Prop_lut5_I2_O)        0.097    19.841 f  rv32i46f_5sp_debug/id_ex_register/EX_pc[31]_i_3/O
                         net (fo=244, routed)         0.470    20.311    rv32i46f_5sp_debug/trap_controller/ID_EX_flush
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.097    20.408 r  rv32i46f_5sp_debug/trap_controller/EX_pc[31]_i_1/O
                         net (fo=243, routed)         1.223    21.630    rv32i46f_5sp_debug/id_ex_register/E[0]
    SLICE_X21Y62         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_pc_plus_4_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.369    26.156    rv32i46f_5sp_debug/id_ex_register/clk_50mhz
    SLICE_X21Y62         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_pc_plus_4_reg[22]/C
                         clock pessimism              0.449    26.605    
                         clock uncertainty           -0.035    26.570    
    SLICE_X21Y62         FDCE (Setup_fdce_C_CE)      -0.150    26.420    rv32i46f_5sp_debug/id_ex_register/EX_pc_plus_4_reg[22]
  -------------------------------------------------------------------
                         required time                         26.420    
                         arrival time                         -21.630    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/id_ex_register/EX_pc_plus_4_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        14.988ns  (logic 2.599ns (17.341%)  route 12.389ns (82.659%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT5=4 LUT6=9 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.156ns = ( 26.156 - 20.000 ) 
    Source Clock Delay      (SCD):    6.642ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.471     6.642    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X29Y51         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.341     6.983 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]/Q
                         net (fo=115, routed)         1.222     8.206    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/A2
    SLICE_X12Y53         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.097     8.303 r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.303    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/OD
    SLICE_X12Y53         MUXF7 (Prop_muxf7_I0_O)      0.182     8.485 r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/F7.B/O
                         net (fo=1, routed)           0.000     8.485    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/O0
    SLICE_X12Y53         MUXF8 (Prop_muxf8_I0_O)      0.075     8.560 r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/F8/O
                         net (fo=1, routed)           0.584     9.143    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I0_O)        0.230     9.373 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_4_4_i_2/O
                         net (fo=3, routed)           0.762    10.135    rv32i46f_5sp_debug/ex_mem_register/data_memory_read_data[4]
    SLICE_X23Y50         LUT5 (Prop_lut5_I4_O)        0.111    10.246 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_134/O
                         net (fo=1, routed)           0.596    10.842    rv32i46f_5sp_debug/ex_mem_register/byte_enable_logic_register_file_write_data[4]
    SLICE_X30Y49         LUT6 (Prop_lut6_I1_O)        0.247    11.089 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_111/O
                         net (fo=2, routed)           0.531    11.620    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_111_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I4_O)        0.097    11.717 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_65/O
                         net (fo=1, routed)           0.411    12.127    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[0]_i_77
    SLICE_X33Y51         LUT6 (Prop_lut6_I0_O)        0.097    12.224 r  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[30]_i_27/O
                         net (fo=113, routed)         0.983    13.207    rv32i46f_5sp_debug/id_ex_register/EX_alu_src_B_select_reg[0]_3
    SLICE_X43Y61         LUT2 (Prop_lut2_I1_O)        0.097    13.304 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[29]_i_20/O
                         net (fo=16, routed)          0.751    14.055    rv32i46f_5sp_debug/id_ex_register/EX_alu_src_B_select_reg[0]_7
    SLICE_X44Y64         LUT6 (Prop_lut6_I2_O)        0.097    14.152 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[4]_i_19/O
                         net (fo=5, routed)           0.564    14.716    rv32i46f_5sp_debug/id_ex_register/EX_alu_src_B_select_reg[0]_6
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.112    14.828 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[4]_i_11/O
                         net (fo=2, routed)           0.431    15.259    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[4]_i_2
    SLICE_X47Y63         LUT5 (Prop_lut5_I3_O)        0.234    15.493 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[4]_i_5/O
                         net (fo=1, routed)           0.443    15.936    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result_reg[4]
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.097    16.033 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[4]_i_2/O
                         net (fo=8, routed)           1.473    17.506    rv32i46f_5sp_debug/id_ex_register/EX_opcode_reg[1]_0[3]
    SLICE_X24Y52         LUT3 (Prop_lut3_I0_O)        0.097    17.603 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_6/O
                         net (fo=1, routed)           1.127    18.731    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.097    18.828 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_3/O
                         net (fo=2, routed)           0.518    19.345    rv32i46f_5sp_debug/id_ex_register/alu_zero
    SLICE_X31Y48         LUT6 (Prop_lut6_I4_O)        0.097    19.442 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_8/O
                         net (fo=34, routed)          0.302    19.744    rv32i46f_5sp_debug/id_ex_register/branch_prediction_miss
    SLICE_X31Y48         LUT5 (Prop_lut5_I2_O)        0.097    19.841 f  rv32i46f_5sp_debug/id_ex_register/EX_pc[31]_i_3/O
                         net (fo=244, routed)         0.470    20.311    rv32i46f_5sp_debug/trap_controller/ID_EX_flush
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.097    20.408 r  rv32i46f_5sp_debug/trap_controller/EX_pc[31]_i_1/O
                         net (fo=243, routed)         1.223    21.630    rv32i46f_5sp_debug/id_ex_register/E[0]
    SLICE_X21Y62         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_pc_plus_4_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.369    26.156    rv32i46f_5sp_debug/id_ex_register/clk_50mhz
    SLICE_X21Y62         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_pc_plus_4_reg[23]/C
                         clock pessimism              0.449    26.605    
                         clock uncertainty           -0.035    26.570    
    SLICE_X21Y62         FDCE (Setup_fdce_C_CE)      -0.150    26.420    rv32i46f_5sp_debug/id_ex_register/EX_pc_plus_4_reg[23]
  -------------------------------------------------------------------
                         required time                         26.420    
                         arrival time                         -21.630    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/id_ex_register/EX_read_data2_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        14.988ns  (logic 2.599ns (17.341%)  route 12.389ns (82.659%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT5=4 LUT6=9 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.156ns = ( 26.156 - 20.000 ) 
    Source Clock Delay      (SCD):    6.642ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.471     6.642    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X29Y51         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.341     6.983 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]/Q
                         net (fo=115, routed)         1.222     8.206    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/A2
    SLICE_X12Y53         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.097     8.303 r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.303    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/OD
    SLICE_X12Y53         MUXF7 (Prop_muxf7_I0_O)      0.182     8.485 r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/F7.B/O
                         net (fo=1, routed)           0.000     8.485    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/O0
    SLICE_X12Y53         MUXF8 (Prop_muxf8_I0_O)      0.075     8.560 r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/F8/O
                         net (fo=1, routed)           0.584     9.143    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I0_O)        0.230     9.373 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_4_4_i_2/O
                         net (fo=3, routed)           0.762    10.135    rv32i46f_5sp_debug/ex_mem_register/data_memory_read_data[4]
    SLICE_X23Y50         LUT5 (Prop_lut5_I4_O)        0.111    10.246 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_134/O
                         net (fo=1, routed)           0.596    10.842    rv32i46f_5sp_debug/ex_mem_register/byte_enable_logic_register_file_write_data[4]
    SLICE_X30Y49         LUT6 (Prop_lut6_I1_O)        0.247    11.089 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_111/O
                         net (fo=2, routed)           0.531    11.620    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_111_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I4_O)        0.097    11.717 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_65/O
                         net (fo=1, routed)           0.411    12.127    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[0]_i_77
    SLICE_X33Y51         LUT6 (Prop_lut6_I0_O)        0.097    12.224 r  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[30]_i_27/O
                         net (fo=113, routed)         0.983    13.207    rv32i46f_5sp_debug/id_ex_register/EX_alu_src_B_select_reg[0]_3
    SLICE_X43Y61         LUT2 (Prop_lut2_I1_O)        0.097    13.304 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[29]_i_20/O
                         net (fo=16, routed)          0.751    14.055    rv32i46f_5sp_debug/id_ex_register/EX_alu_src_B_select_reg[0]_7
    SLICE_X44Y64         LUT6 (Prop_lut6_I2_O)        0.097    14.152 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[4]_i_19/O
                         net (fo=5, routed)           0.564    14.716    rv32i46f_5sp_debug/id_ex_register/EX_alu_src_B_select_reg[0]_6
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.112    14.828 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[4]_i_11/O
                         net (fo=2, routed)           0.431    15.259    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[4]_i_2
    SLICE_X47Y63         LUT5 (Prop_lut5_I3_O)        0.234    15.493 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[4]_i_5/O
                         net (fo=1, routed)           0.443    15.936    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result_reg[4]
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.097    16.033 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[4]_i_2/O
                         net (fo=8, routed)           1.473    17.506    rv32i46f_5sp_debug/id_ex_register/EX_opcode_reg[1]_0[3]
    SLICE_X24Y52         LUT3 (Prop_lut3_I0_O)        0.097    17.603 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_6/O
                         net (fo=1, routed)           1.127    18.731    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.097    18.828 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_3/O
                         net (fo=2, routed)           0.518    19.345    rv32i46f_5sp_debug/id_ex_register/alu_zero
    SLICE_X31Y48         LUT6 (Prop_lut6_I4_O)        0.097    19.442 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_8/O
                         net (fo=34, routed)          0.302    19.744    rv32i46f_5sp_debug/id_ex_register/branch_prediction_miss
    SLICE_X31Y48         LUT5 (Prop_lut5_I2_O)        0.097    19.841 f  rv32i46f_5sp_debug/id_ex_register/EX_pc[31]_i_3/O
                         net (fo=244, routed)         0.470    20.311    rv32i46f_5sp_debug/trap_controller/ID_EX_flush
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.097    20.408 r  rv32i46f_5sp_debug/trap_controller/EX_pc[31]_i_1/O
                         net (fo=243, routed)         1.223    21.630    rv32i46f_5sp_debug/id_ex_register/E[0]
    SLICE_X21Y62         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_read_data2_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.369    26.156    rv32i46f_5sp_debug/id_ex_register/clk_50mhz
    SLICE_X21Y62         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_read_data2_reg[22]/C
                         clock pessimism              0.449    26.605    
                         clock uncertainty           -0.035    26.570    
    SLICE_X21Y62         FDCE (Setup_fdce_C_CE)      -0.150    26.420    rv32i46f_5sp_debug/id_ex_register/EX_read_data2_reg[22]
  -------------------------------------------------------------------
                         required time                         26.420    
                         arrival time                         -21.630    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/id_ex_register/EX_read_data2_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        14.988ns  (logic 2.599ns (17.341%)  route 12.389ns (82.659%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT5=4 LUT6=9 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.156ns = ( 26.156 - 20.000 ) 
    Source Clock Delay      (SCD):    6.642ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.471     6.642    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X29Y51         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.341     6.983 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]/Q
                         net (fo=115, routed)         1.222     8.206    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/A2
    SLICE_X12Y53         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.097     8.303 r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.303    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/OD
    SLICE_X12Y53         MUXF7 (Prop_muxf7_I0_O)      0.182     8.485 r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/F7.B/O
                         net (fo=1, routed)           0.000     8.485    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/O0
    SLICE_X12Y53         MUXF8 (Prop_muxf8_I0_O)      0.075     8.560 r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/F8/O
                         net (fo=1, routed)           0.584     9.143    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I0_O)        0.230     9.373 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_4_4_i_2/O
                         net (fo=3, routed)           0.762    10.135    rv32i46f_5sp_debug/ex_mem_register/data_memory_read_data[4]
    SLICE_X23Y50         LUT5 (Prop_lut5_I4_O)        0.111    10.246 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_134/O
                         net (fo=1, routed)           0.596    10.842    rv32i46f_5sp_debug/ex_mem_register/byte_enable_logic_register_file_write_data[4]
    SLICE_X30Y49         LUT6 (Prop_lut6_I1_O)        0.247    11.089 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_111/O
                         net (fo=2, routed)           0.531    11.620    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_111_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I4_O)        0.097    11.717 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_65/O
                         net (fo=1, routed)           0.411    12.127    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[0]_i_77
    SLICE_X33Y51         LUT6 (Prop_lut6_I0_O)        0.097    12.224 r  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[30]_i_27/O
                         net (fo=113, routed)         0.983    13.207    rv32i46f_5sp_debug/id_ex_register/EX_alu_src_B_select_reg[0]_3
    SLICE_X43Y61         LUT2 (Prop_lut2_I1_O)        0.097    13.304 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[29]_i_20/O
                         net (fo=16, routed)          0.751    14.055    rv32i46f_5sp_debug/id_ex_register/EX_alu_src_B_select_reg[0]_7
    SLICE_X44Y64         LUT6 (Prop_lut6_I2_O)        0.097    14.152 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[4]_i_19/O
                         net (fo=5, routed)           0.564    14.716    rv32i46f_5sp_debug/id_ex_register/EX_alu_src_B_select_reg[0]_6
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.112    14.828 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[4]_i_11/O
                         net (fo=2, routed)           0.431    15.259    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[4]_i_2
    SLICE_X47Y63         LUT5 (Prop_lut5_I3_O)        0.234    15.493 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[4]_i_5/O
                         net (fo=1, routed)           0.443    15.936    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result_reg[4]
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.097    16.033 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[4]_i_2/O
                         net (fo=8, routed)           1.473    17.506    rv32i46f_5sp_debug/id_ex_register/EX_opcode_reg[1]_0[3]
    SLICE_X24Y52         LUT3 (Prop_lut3_I0_O)        0.097    17.603 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_6/O
                         net (fo=1, routed)           1.127    18.731    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.097    18.828 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_3/O
                         net (fo=2, routed)           0.518    19.345    rv32i46f_5sp_debug/id_ex_register/alu_zero
    SLICE_X31Y48         LUT6 (Prop_lut6_I4_O)        0.097    19.442 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_8/O
                         net (fo=34, routed)          0.302    19.744    rv32i46f_5sp_debug/id_ex_register/branch_prediction_miss
    SLICE_X31Y48         LUT5 (Prop_lut5_I2_O)        0.097    19.841 f  rv32i46f_5sp_debug/id_ex_register/EX_pc[31]_i_3/O
                         net (fo=244, routed)         0.470    20.311    rv32i46f_5sp_debug/trap_controller/ID_EX_flush
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.097    20.408 r  rv32i46f_5sp_debug/trap_controller/EX_pc[31]_i_1/O
                         net (fo=243, routed)         1.223    21.630    rv32i46f_5sp_debug/id_ex_register/E[0]
    SLICE_X21Y62         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_read_data2_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.369    26.156    rv32i46f_5sp_debug/id_ex_register/clk_50mhz
    SLICE_X21Y62         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_read_data2_reg[23]/C
                         clock pessimism              0.449    26.605    
                         clock uncertainty           -0.035    26.570    
    SLICE_X21Y62         FDCE (Setup_fdce_C_CE)      -0.150    26.420    rv32i46f_5sp_debug/id_ex_register/EX_read_data2_reg[23]
  -------------------------------------------------------------------
                         required time                         26.420    
                         arrival time                         -21.630    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/id_ex_register/EX_read_data1_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        14.906ns  (logic 2.599ns (17.436%)  route 12.307ns (82.564%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT5=4 LUT6=9 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.151ns = ( 26.151 - 20.000 ) 
    Source Clock Delay      (SCD):    6.642ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.471     6.642    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X29Y51         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.341     6.983 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]/Q
                         net (fo=115, routed)         1.222     8.206    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/A2
    SLICE_X12Y53         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.097     8.303 r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.303    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/OD
    SLICE_X12Y53         MUXF7 (Prop_muxf7_I0_O)      0.182     8.485 r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/F7.B/O
                         net (fo=1, routed)           0.000     8.485    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/O0
    SLICE_X12Y53         MUXF8 (Prop_muxf8_I0_O)      0.075     8.560 r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/F8/O
                         net (fo=1, routed)           0.584     9.143    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I0_O)        0.230     9.373 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_4_4_i_2/O
                         net (fo=3, routed)           0.762    10.135    rv32i46f_5sp_debug/ex_mem_register/data_memory_read_data[4]
    SLICE_X23Y50         LUT5 (Prop_lut5_I4_O)        0.111    10.246 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_134/O
                         net (fo=1, routed)           0.596    10.842    rv32i46f_5sp_debug/ex_mem_register/byte_enable_logic_register_file_write_data[4]
    SLICE_X30Y49         LUT6 (Prop_lut6_I1_O)        0.247    11.089 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_111/O
                         net (fo=2, routed)           0.531    11.620    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_111_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I4_O)        0.097    11.717 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_65/O
                         net (fo=1, routed)           0.411    12.127    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[0]_i_77
    SLICE_X33Y51         LUT6 (Prop_lut6_I0_O)        0.097    12.224 r  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[30]_i_27/O
                         net (fo=113, routed)         0.983    13.207    rv32i46f_5sp_debug/id_ex_register/EX_alu_src_B_select_reg[0]_3
    SLICE_X43Y61         LUT2 (Prop_lut2_I1_O)        0.097    13.304 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[29]_i_20/O
                         net (fo=16, routed)          0.751    14.055    rv32i46f_5sp_debug/id_ex_register/EX_alu_src_B_select_reg[0]_7
    SLICE_X44Y64         LUT6 (Prop_lut6_I2_O)        0.097    14.152 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[4]_i_19/O
                         net (fo=5, routed)           0.564    14.716    rv32i46f_5sp_debug/id_ex_register/EX_alu_src_B_select_reg[0]_6
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.112    14.828 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[4]_i_11/O
                         net (fo=2, routed)           0.431    15.259    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[4]_i_2
    SLICE_X47Y63         LUT5 (Prop_lut5_I3_O)        0.234    15.493 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[4]_i_5/O
                         net (fo=1, routed)           0.443    15.936    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result_reg[4]
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.097    16.033 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[4]_i_2/O
                         net (fo=8, routed)           1.473    17.506    rv32i46f_5sp_debug/id_ex_register/EX_opcode_reg[1]_0[3]
    SLICE_X24Y52         LUT3 (Prop_lut3_I0_O)        0.097    17.603 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_6/O
                         net (fo=1, routed)           1.127    18.731    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.097    18.828 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_3/O
                         net (fo=2, routed)           0.518    19.345    rv32i46f_5sp_debug/id_ex_register/alu_zero
    SLICE_X31Y48         LUT6 (Prop_lut6_I4_O)        0.097    19.442 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_8/O
                         net (fo=34, routed)          0.302    19.744    rv32i46f_5sp_debug/id_ex_register/branch_prediction_miss
    SLICE_X31Y48         LUT5 (Prop_lut5_I2_O)        0.097    19.841 f  rv32i46f_5sp_debug/id_ex_register/EX_pc[31]_i_3/O
                         net (fo=244, routed)         0.470    20.311    rv32i46f_5sp_debug/trap_controller/ID_EX_flush
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.097    20.408 r  rv32i46f_5sp_debug/trap_controller/EX_pc[31]_i_1/O
                         net (fo=243, routed)         1.141    21.549    rv32i46f_5sp_debug/id_ex_register/E[0]
    SLICE_X25Y60         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_read_data1_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.364    26.151    rv32i46f_5sp_debug/id_ex_register/clk_50mhz
    SLICE_X25Y60         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_read_data1_reg[22]/C
                         clock pessimism              0.449    26.600    
                         clock uncertainty           -0.035    26.565    
    SLICE_X25Y60         FDCE (Setup_fdce_C_CE)      -0.150    26.415    rv32i46f_5sp_debug/id_ex_register/EX_read_data1_reg[22]
  -------------------------------------------------------------------
                         required time                         26.415    
                         arrival time                         -21.549    
  -------------------------------------------------------------------
                         slack                                  4.866    

Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/id_ex_register/EX_read_data1_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        14.906ns  (logic 2.599ns (17.436%)  route 12.307ns (82.564%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT5=4 LUT6=9 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.151ns = ( 26.151 - 20.000 ) 
    Source Clock Delay      (SCD):    6.642ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.471     6.642    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X29Y51         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.341     6.983 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]/Q
                         net (fo=115, routed)         1.222     8.206    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/A2
    SLICE_X12Y53         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.097     8.303 r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.303    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/OD
    SLICE_X12Y53         MUXF7 (Prop_muxf7_I0_O)      0.182     8.485 r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/F7.B/O
                         net (fo=1, routed)           0.000     8.485    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/O0
    SLICE_X12Y53         MUXF8 (Prop_muxf8_I0_O)      0.075     8.560 r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/F8/O
                         net (fo=1, routed)           0.584     9.143    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I0_O)        0.230     9.373 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_4_4_i_2/O
                         net (fo=3, routed)           0.762    10.135    rv32i46f_5sp_debug/ex_mem_register/data_memory_read_data[4]
    SLICE_X23Y50         LUT5 (Prop_lut5_I4_O)        0.111    10.246 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_134/O
                         net (fo=1, routed)           0.596    10.842    rv32i46f_5sp_debug/ex_mem_register/byte_enable_logic_register_file_write_data[4]
    SLICE_X30Y49         LUT6 (Prop_lut6_I1_O)        0.247    11.089 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_111/O
                         net (fo=2, routed)           0.531    11.620    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_111_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I4_O)        0.097    11.717 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_65/O
                         net (fo=1, routed)           0.411    12.127    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[0]_i_77
    SLICE_X33Y51         LUT6 (Prop_lut6_I0_O)        0.097    12.224 r  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[30]_i_27/O
                         net (fo=113, routed)         0.983    13.207    rv32i46f_5sp_debug/id_ex_register/EX_alu_src_B_select_reg[0]_3
    SLICE_X43Y61         LUT2 (Prop_lut2_I1_O)        0.097    13.304 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[29]_i_20/O
                         net (fo=16, routed)          0.751    14.055    rv32i46f_5sp_debug/id_ex_register/EX_alu_src_B_select_reg[0]_7
    SLICE_X44Y64         LUT6 (Prop_lut6_I2_O)        0.097    14.152 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[4]_i_19/O
                         net (fo=5, routed)           0.564    14.716    rv32i46f_5sp_debug/id_ex_register/EX_alu_src_B_select_reg[0]_6
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.112    14.828 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[4]_i_11/O
                         net (fo=2, routed)           0.431    15.259    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[4]_i_2
    SLICE_X47Y63         LUT5 (Prop_lut5_I3_O)        0.234    15.493 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[4]_i_5/O
                         net (fo=1, routed)           0.443    15.936    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result_reg[4]
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.097    16.033 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[4]_i_2/O
                         net (fo=8, routed)           1.473    17.506    rv32i46f_5sp_debug/id_ex_register/EX_opcode_reg[1]_0[3]
    SLICE_X24Y52         LUT3 (Prop_lut3_I0_O)        0.097    17.603 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_6/O
                         net (fo=1, routed)           1.127    18.731    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.097    18.828 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_3/O
                         net (fo=2, routed)           0.518    19.345    rv32i46f_5sp_debug/id_ex_register/alu_zero
    SLICE_X31Y48         LUT6 (Prop_lut6_I4_O)        0.097    19.442 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_8/O
                         net (fo=34, routed)          0.302    19.744    rv32i46f_5sp_debug/id_ex_register/branch_prediction_miss
    SLICE_X31Y48         LUT5 (Prop_lut5_I2_O)        0.097    19.841 f  rv32i46f_5sp_debug/id_ex_register/EX_pc[31]_i_3/O
                         net (fo=244, routed)         0.470    20.311    rv32i46f_5sp_debug/trap_controller/ID_EX_flush
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.097    20.408 r  rv32i46f_5sp_debug/trap_controller/EX_pc[31]_i_1/O
                         net (fo=243, routed)         1.141    21.549    rv32i46f_5sp_debug/id_ex_register/E[0]
    SLICE_X25Y60         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_read_data1_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.364    26.151    rv32i46f_5sp_debug/id_ex_register/clk_50mhz
    SLICE_X25Y60         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_read_data1_reg[23]/C
                         clock pessimism              0.449    26.600    
                         clock uncertainty           -0.035    26.565    
    SLICE_X25Y60         FDCE (Setup_fdce_C_CE)      -0.150    26.415    rv32i46f_5sp_debug/id_ex_register/EX_read_data1_reg[23]
  -------------------------------------------------------------------
                         required time                         26.415    
                         arrival time                         -21.549    
  -------------------------------------------------------------------
                         slack                                  4.866    

Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/id_ex_register/EX_read_data1_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        14.906ns  (logic 2.599ns (17.436%)  route 12.307ns (82.564%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT5=4 LUT6=9 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.151ns = ( 26.151 - 20.000 ) 
    Source Clock Delay      (SCD):    6.642ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.471     6.642    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X29Y51         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.341     6.983 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]/Q
                         net (fo=115, routed)         1.222     8.206    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/A2
    SLICE_X12Y53         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.097     8.303 r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.303    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/OD
    SLICE_X12Y53         MUXF7 (Prop_muxf7_I0_O)      0.182     8.485 r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/F7.B/O
                         net (fo=1, routed)           0.000     8.485    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/O0
    SLICE_X12Y53         MUXF8 (Prop_muxf8_I0_O)      0.075     8.560 r  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4/F8/O
                         net (fo=1, routed)           0.584     9.143    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_4_4_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I0_O)        0.230     9.373 r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_4_4_i_2/O
                         net (fo=3, routed)           0.762    10.135    rv32i46f_5sp_debug/ex_mem_register/data_memory_read_data[4]
    SLICE_X23Y50         LUT5 (Prop_lut5_I4_O)        0.111    10.246 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_134/O
                         net (fo=1, routed)           0.596    10.842    rv32i46f_5sp_debug/ex_mem_register/byte_enable_logic_register_file_write_data[4]
    SLICE_X30Y49         LUT6 (Prop_lut6_I1_O)        0.247    11.089 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_111/O
                         net (fo=2, routed)           0.531    11.620    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_111_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I4_O)        0.097    11.717 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_65/O
                         net (fo=1, routed)           0.411    12.127    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[0]_i_77
    SLICE_X33Y51         LUT6 (Prop_lut6_I0_O)        0.097    12.224 r  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[30]_i_27/O
                         net (fo=113, routed)         0.983    13.207    rv32i46f_5sp_debug/id_ex_register/EX_alu_src_B_select_reg[0]_3
    SLICE_X43Y61         LUT2 (Prop_lut2_I1_O)        0.097    13.304 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[29]_i_20/O
                         net (fo=16, routed)          0.751    14.055    rv32i46f_5sp_debug/id_ex_register/EX_alu_src_B_select_reg[0]_7
    SLICE_X44Y64         LUT6 (Prop_lut6_I2_O)        0.097    14.152 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[4]_i_19/O
                         net (fo=5, routed)           0.564    14.716    rv32i46f_5sp_debug/id_ex_register/EX_alu_src_B_select_reg[0]_6
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.112    14.828 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[4]_i_11/O
                         net (fo=2, routed)           0.431    15.259    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[4]_i_2
    SLICE_X47Y63         LUT5 (Prop_lut5_I3_O)        0.234    15.493 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[4]_i_5/O
                         net (fo=1, routed)           0.443    15.936    rv32i46f_5sp_debug/id_ex_register/MEM_alu_result_reg[4]
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.097    16.033 f  rv32i46f_5sp_debug/id_ex_register/MEM_alu_result[4]_i_2/O
                         net (fo=8, routed)           1.473    17.506    rv32i46f_5sp_debug/id_ex_register/EX_opcode_reg[1]_0[3]
    SLICE_X24Y52         LUT3 (Prop_lut3_I0_O)        0.097    17.603 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_6/O
                         net (fo=1, routed)           1.127    18.731    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_6_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.097    18.828 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_3/O
                         net (fo=2, routed)           0.518    19.345    rv32i46f_5sp_debug/id_ex_register/alu_zero
    SLICE_X31Y48         LUT6 (Prop_lut6_I4_O)        0.097    19.442 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_8/O
                         net (fo=34, routed)          0.302    19.744    rv32i46f_5sp_debug/id_ex_register/branch_prediction_miss
    SLICE_X31Y48         LUT5 (Prop_lut5_I2_O)        0.097    19.841 f  rv32i46f_5sp_debug/id_ex_register/EX_pc[31]_i_3/O
                         net (fo=244, routed)         0.470    20.311    rv32i46f_5sp_debug/trap_controller/ID_EX_flush
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.097    20.408 r  rv32i46f_5sp_debug/trap_controller/EX_pc[31]_i_1/O
                         net (fo=243, routed)         1.141    21.549    rv32i46f_5sp_debug/id_ex_register/E[0]
    SLICE_X25Y60         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_read_data1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.364    26.151    rv32i46f_5sp_debug/id_ex_register/clk_50mhz
    SLICE_X25Y60         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_read_data1_reg[26]/C
                         clock pessimism              0.449    26.600    
                         clock uncertainty           -0.035    26.565    
    SLICE_X25Y60         FDCE (Setup_fdce_C_CE)      -0.150    26.415    rv32i46f_5sp_debug/id_ex_register/EX_read_data1_reg[26]
  -------------------------------------------------------------------
                         required time                         26.415    
                         arrival time                         -21.549    
  -------------------------------------------------------------------
                         slack                                  4.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/id_ex_register/EX_memory_write_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/ex_mem_register/MEM_memory_write_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.968%)  route 0.194ns (51.032%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.478ns
    Source Clock Delay      (SCD):    2.685ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.761     2.685    rv32i46f_5sp_debug/id_ex_register/clk_50mhz
    SLICE_X25Y48         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_memory_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDCE (Prop_fdce_C_Q)         0.141     2.826 r  rv32i46f_5sp_debug/id_ex_register/EX_memory_write_reg/Q
                         net (fo=1, routed)           0.194     3.020    rv32i46f_5sp_debug/id_ex_register/EX_memory_write
    SLICE_X25Y50         LUT2 (Prop_lut2_I0_O)        0.045     3.065 r  rv32i46f_5sp_debug/id_ex_register/MEM_memory_write_i_1/O
                         net (fo=1, routed)           0.000     3.065    rv32i46f_5sp_debug/ex_mem_register/MEM_memory_write_reg_2
    SLICE_X25Y50         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_memory_write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.965     3.478    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X25Y50         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_memory_write_reg/C
                         clock pessimism             -0.598     2.881    
    SLICE_X25Y50         FDCE (Hold_fdce_C_D)         0.092     2.973    rv32i46f_5sp_debug/ex_mem_register/MEM_memory_write_reg
  -------------------------------------------------------------------
                         required time                         -2.973    
                         arrival time                           3.065    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 button_controller/button_prev_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/button_rising_edge_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.822%)  route 0.053ns (22.178%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.683     2.608    button_controller/clk_50mhz
    SLICE_X21Y80         FDCE                                         r  button_controller/button_prev_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y80         FDCE (Prop_fdce_C_Q)         0.141     2.749 f  button_controller/button_prev_reg[4]/Q
                         net (fo=1, routed)           0.053     2.802    button_controller/button_prev[4]
    SLICE_X20Y80         LUT2 (Prop_lut2_I1_O)        0.045     2.847 r  button_controller/button_rising_edge[4]_i_1/O
                         net (fo=1, routed)           0.000     2.847    button_controller/button_rising_edge[4]_i_1_n_0
    SLICE_X20Y80         FDCE                                         r  button_controller/button_rising_edge_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.958     3.471    button_controller/clk_50mhz
    SLICE_X20Y80         FDCE                                         r  button_controller/button_rising_edge_reg[4]/C
                         clock pessimism             -0.851     2.621    
    SLICE_X20Y80         FDCE (Hold_fdce_C_D)         0.121     2.742    button_controller/button_rising_edge_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           2.847    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/data_memory/memory_reg_256_511_4_4/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.450%)  route 0.294ns (67.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.483ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.693     2.618    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X15Y53         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDCE (Prop_fdce_C_Q)         0.141     2.759 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__2/Q
                         net (fo=129, routed)         0.294     3.052    rv32i46f_5sp_debug/data_memory/memory_reg_256_511_4_4/A0
    SLICE_X14Y52         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_256_511_4_4/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.970     3.483    rv32i46f_5sp_debug/data_memory/memory_reg_256_511_4_4/WCLK
    SLICE_X14Y52         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_256_511_4_4/RAMS64E_A/CLK
                         clock pessimism             -0.849     2.635    
    SLICE_X14Y52         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     2.945    rv32i46f_5sp_debug/data_memory/memory_reg_256_511_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -2.945    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/data_memory/memory_reg_256_511_4_4/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.450%)  route 0.294ns (67.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.483ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.693     2.618    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X15Y53         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDCE (Prop_fdce_C_Q)         0.141     2.759 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__2/Q
                         net (fo=129, routed)         0.294     3.052    rv32i46f_5sp_debug/data_memory/memory_reg_256_511_4_4/A0
    SLICE_X14Y52         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_256_511_4_4/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.970     3.483    rv32i46f_5sp_debug/data_memory/memory_reg_256_511_4_4/WCLK
    SLICE_X14Y52         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_256_511_4_4/RAMS64E_B/CLK
                         clock pessimism             -0.849     2.635    
    SLICE_X14Y52         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     2.945    rv32i46f_5sp_debug/data_memory/memory_reg_256_511_4_4/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -2.945    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/data_memory/memory_reg_256_511_4_4/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.450%)  route 0.294ns (67.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.483ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.693     2.618    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X15Y53         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDCE (Prop_fdce_C_Q)         0.141     2.759 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__2/Q
                         net (fo=129, routed)         0.294     3.052    rv32i46f_5sp_debug/data_memory/memory_reg_256_511_4_4/A0
    SLICE_X14Y52         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_256_511_4_4/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.970     3.483    rv32i46f_5sp_debug/data_memory/memory_reg_256_511_4_4/WCLK
    SLICE_X14Y52         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_256_511_4_4/RAMS64E_C/CLK
                         clock pessimism             -0.849     2.635    
    SLICE_X14Y52         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     2.945    rv32i46f_5sp_debug/data_memory/memory_reg_256_511_4_4/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -2.945    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/data_memory/memory_reg_256_511_4_4/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.450%)  route 0.294ns (67.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.483ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.693     2.618    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X15Y53         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDCE (Prop_fdce_C_Q)         0.141     2.759 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__2/Q
                         net (fo=129, routed)         0.294     3.052    rv32i46f_5sp_debug/data_memory/memory_reg_256_511_4_4/A0
    SLICE_X14Y52         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_256_511_4_4/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.970     3.483    rv32i46f_5sp_debug/data_memory/memory_reg_256_511_4_4/WCLK
    SLICE_X14Y52         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_256_511_4_4/RAMS64E_D/CLK
                         clock pessimism             -0.849     2.635    
    SLICE_X14Y52         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     2.945    rv32i46f_5sp_debug/data_memory/memory_reg_256_511_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.945    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/csr_file/mepc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/csr_file/csr_read_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.427%)  route 0.197ns (48.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    2.650ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.726     2.650    rv32i46f_5sp_debug/csr_file/clk_50mhz
    SLICE_X44Y49         FDCE                                         r  rv32i46f_5sp_debug/csr_file/mepc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.164     2.814 r  rv32i46f_5sp_debug/csr_file/mepc_reg[12]/Q
                         net (fo=1, routed)           0.197     3.012    rv32i46f_5sp_debug/trap_controller/csr_read_out_reg[31]_0[9]
    SLICE_X43Y50         LUT6 (Prop_lut6_I3_O)        0.045     3.057 r  rv32i46f_5sp_debug/trap_controller/csr_read_out[12]_i_1/O
                         net (fo=1, routed)           0.000     3.057    rv32i46f_5sp_debug/csr_file/D[10]
    SLICE_X43Y50         FDCE                                         r  rv32i46f_5sp_debug/csr_file/csr_read_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.928     3.441    rv32i46f_5sp_debug/csr_file/clk_50mhz
    SLICE_X43Y50         FDCE                                         r  rv32i46f_5sp_debug/csr_file/csr_read_out_reg[12]/C
                         clock pessimism             -0.598     2.844    
    SLICE_X43Y50         FDCE (Hold_fdce_C_D)         0.091     2.935    rv32i46f_5sp_debug/csr_file/csr_read_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           3.057    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/if_id_register/ID_pc_plus_4_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/id_ex_register/EX_pc_plus_4_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.105%)  route 0.393ns (67.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.688     2.613    rv32i46f_5sp_debug/if_id_register/clk_50mhz
    SLICE_X27Y53         FDCE                                         r  rv32i46f_5sp_debug/if_id_register/ID_pc_plus_4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y53         FDCE (Prop_fdce_C_Q)         0.141     2.754 r  rv32i46f_5sp_debug/if_id_register/ID_pc_plus_4_reg[5]/Q
                         net (fo=1, routed)           0.393     3.147    rv32i46f_5sp_debug/if_id_register/ID_pc_plus_4[5]
    SLICE_X27Y49         LUT2 (Prop_lut2_I0_O)        0.045     3.192 r  rv32i46f_5sp_debug/if_id_register/EX_pc_plus_4[5]_i_1/O
                         net (fo=1, routed)           0.000     3.192    rv32i46f_5sp_debug/id_ex_register/EX_pc_plus_4_reg[31]_1[4]
    SLICE_X27Y49         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_pc_plus_4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.041     3.554    rv32i46f_5sp_debug/id_ex_register/clk_50mhz
    SLICE_X27Y49         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_pc_plus_4_reg[5]/C
                         clock pessimism             -0.598     2.957    
    SLICE_X27Y49         FDCE (Hold_fdce_C_D)         0.107     3.064    rv32i46f_5sp_debug/id_ex_register/EX_pc_plus_4_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.064    
                         arrival time                           3.192    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 debug_uart_controller/send_buf_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_uart_controller/send_buf_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.184ns (40.176%)  route 0.274ns (59.824%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.483ns
    Source Clock Delay      (SCD):    2.689ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.765     2.689    debug_uart_controller/clk_50mhz
    SLICE_X19Y48         FDRE                                         r  debug_uart_controller/send_buf_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.141     2.830 r  debug_uart_controller/send_buf_reg[74]/Q
                         net (fo=1, routed)           0.274     3.104    debug_uart_controller/send_buf_reg_n_0_[74]
    SLICE_X18Y51         LUT4 (Prop_lut4_I3_O)        0.043     3.147 r  debug_uart_controller/send_buf[82]_i_1/O
                         net (fo=1, routed)           0.000     3.147    debug_uart_controller/send_buf[82]
    SLICE_X18Y51         FDRE                                         r  debug_uart_controller/send_buf_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.970     3.483    debug_uart_controller/clk_50mhz
    SLICE_X18Y51         FDRE                                         r  debug_uart_controller/send_buf_reg[82]/C
                         clock pessimism             -0.598     2.886    
    SLICE_X18Y51         FDRE (Hold_fdre_C_D)         0.131     3.017    debug_uart_controller/send_buf_reg[82]
  -------------------------------------------------------------------
                         required time                         -3.017    
                         arrival time                           3.147    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/data_memory/memory_reg_512_767_5_5/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.941%)  route 0.315ns (69.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    2.618ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.693     2.618    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X13Y55         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDCE (Prop_fdce_C_Q)         0.141     2.759 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__2/Q
                         net (fo=129, routed)         0.315     3.073    rv32i46f_5sp_debug/data_memory/memory_reg_512_767_5_5/A1
    SLICE_X14Y55         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_512_767_5_5/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.969     3.482    rv32i46f_5sp_debug/data_memory/memory_reg_512_767_5_5/WCLK
    SLICE_X14Y55         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_512_767_5_5/RAMS64E_A/CLK
                         clock pessimism             -0.849     2.634    
    SLICE_X14Y55         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     2.943    rv32i46f_5sp_debug/data_memory/memory_reg_512_767_5_5/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -2.943    
                         arrival time                           3.073    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50mhz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50mhz_bufg/O }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X30Y78   FSM_onehot_step_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X30Y78   FSM_onehot_step_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X31Y78   FSM_onehot_step_state_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X30Y78   cpu_clk_enable_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X51Y102  reset_sync_reg[0]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X51Y102  reset_sync_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X39Y77   reset_sync_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X21Y80   button_controller/alu_trigger_reg_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X31Y78   button_controller/button_prev_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X39Y82   button_controller/button_prev_reg[1]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X18Y56   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X18Y56   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X18Y56   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X18Y56   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X18Y56   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X18Y56   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X18Y56   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X18Y56   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X14Y63   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X14Y63   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X18Y56   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X18Y56   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X18Y56   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X18Y56   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X18Y56   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X18Y56   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X18Y56   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X18Y56   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X14Y63   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X14Y63   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50mhz
  To Clock:  clk_50mhz

Setup :            0  Failing Endpoints,  Worst Slack       12.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.481ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.571ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        7.091ns  (logic 0.341ns (4.809%)  route 6.750ns (95.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.160ns = ( 26.160 - 20.000 ) 
    Source Clock Delay      (SCD):    6.619ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.448     6.619    clk_50mhz
    SLICE_X39Y77         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDPE (Prop_fdpe_C_Q)         0.341     6.960 f  reset_sync_reg[2]/Q
                         net (fo=1144, routed)        6.750    13.710    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__2_0
    SLICE_X13Y55         FDCE                                         f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.373    26.160    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X13Y55         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__1/C
                         clock pessimism              0.449    26.609    
                         clock uncertainty           -0.035    26.574    
    SLICE_X13Y55         FDCE (Recov_fdce_C_CLR)     -0.293    26.281    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         26.281    
                         arrival time                         -13.710    
  -------------------------------------------------------------------
                         slack                                 12.571    

Slack (MET) :             12.571ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        7.091ns  (logic 0.341ns (4.809%)  route 6.750ns (95.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.160ns = ( 26.160 - 20.000 ) 
    Source Clock Delay      (SCD):    6.619ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.448     6.619    clk_50mhz
    SLICE_X39Y77         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDPE (Prop_fdpe_C_Q)         0.341     6.960 f  reset_sync_reg[2]/Q
                         net (fo=1144, routed)        6.750    13.710    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__2_0
    SLICE_X13Y55         FDCE                                         f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.373    26.160    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X13Y55         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__2/C
                         clock pessimism              0.449    26.609    
                         clock uncertainty           -0.035    26.574    
    SLICE_X13Y55         FDCE (Recov_fdce_C_CLR)     -0.293    26.281    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         26.281    
                         arrival time                         -13.710    
  -------------------------------------------------------------------
                         slack                                 12.571    

Slack (MET) :             12.721ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/id_ex_register/EX_alu_src_A_select_reg[1]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 0.341ns (4.872%)  route 6.659ns (95.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.274ns = ( 26.274 - 20.000 ) 
    Source Clock Delay      (SCD):    6.619ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.448     6.619    clk_50mhz
    SLICE_X39Y77         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDPE (Prop_fdpe_C_Q)         0.341     6.960 f  reset_sync_reg[2]/Q
                         net (fo=1144, routed)        6.659    13.619    rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[0]_0
    SLICE_X32Y44         FDCE                                         f  rv32i46f_5sp_debug/id_ex_register/EX_alu_src_A_select_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.486    26.274    rv32i46f_5sp_debug/id_ex_register/clk_50mhz
    SLICE_X32Y44         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_alu_src_A_select_reg[1]/C
                         clock pessimism              0.395    26.668    
                         clock uncertainty           -0.035    26.633    
    SLICE_X32Y44         FDCE (Recov_fdce_C_CLR)     -0.293    26.340    rv32i46f_5sp_debug/id_ex_register/EX_alu_src_A_select_reg[1]
  -------------------------------------------------------------------
                         required time                         26.340    
                         arrival time                         -13.619    
  -------------------------------------------------------------------
                         slack                                 12.721    

Slack (MET) :             12.721ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/id_ex_register/EX_opcode_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 0.341ns (4.872%)  route 6.659ns (95.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.274ns = ( 26.274 - 20.000 ) 
    Source Clock Delay      (SCD):    6.619ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.448     6.619    clk_50mhz
    SLICE_X39Y77         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDPE (Prop_fdpe_C_Q)         0.341     6.960 f  reset_sync_reg[2]/Q
                         net (fo=1144, routed)        6.659    13.619    rv32i46f_5sp_debug/id_ex_register/EX_csr_read_data_reg[0]_0
    SLICE_X32Y44         FDCE                                         f  rv32i46f_5sp_debug/id_ex_register/EX_opcode_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.486    26.274    rv32i46f_5sp_debug/id_ex_register/clk_50mhz
    SLICE_X32Y44         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_opcode_reg[2]/C
                         clock pessimism              0.395    26.668    
                         clock uncertainty           -0.035    26.633    
    SLICE_X32Y44         FDCE (Recov_fdce_C_CLR)     -0.293    26.340    rv32i46f_5sp_debug/id_ex_register/EX_opcode_reg[2]
  -------------------------------------------------------------------
                         required time                         26.340    
                         arrival time                         -13.619    
  -------------------------------------------------------------------
                         slack                                 12.721    

Slack (MET) :             12.790ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/ex_mem_register/MEM_funct3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        6.932ns  (logic 0.341ns (4.919%)  route 6.591ns (95.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 26.275 - 20.000 ) 
    Source Clock Delay      (SCD):    6.619ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.448     6.619    clk_50mhz
    SLICE_X39Y77         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDPE (Prop_fdpe_C_Q)         0.341     6.960 f  reset_sync_reg[2]/Q
                         net (fo=1144, routed)        6.591    13.551    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__2_0
    SLICE_X30Y47         FDCE                                         f  rv32i46f_5sp_debug/ex_mem_register/MEM_funct3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.487    26.275    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X30Y47         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_funct3_reg[2]/C
                         clock pessimism              0.395    26.669    
                         clock uncertainty           -0.035    26.634    
    SLICE_X30Y47         FDCE (Recov_fdce_C_CLR)     -0.293    26.341    rv32i46f_5sp_debug/ex_mem_register/MEM_funct3_reg[2]
  -------------------------------------------------------------------
                         required time                         26.341    
                         arrival time                         -13.551    
  -------------------------------------------------------------------
                         slack                                 12.790    

Slack (MET) :             12.790ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/ex_mem_register/MEM_memory_read_reg/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        6.932ns  (logic 0.341ns (4.919%)  route 6.591ns (95.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 26.275 - 20.000 ) 
    Source Clock Delay      (SCD):    6.619ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.448     6.619    clk_50mhz
    SLICE_X39Y77         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDPE (Prop_fdpe_C_Q)         0.341     6.960 f  reset_sync_reg[2]/Q
                         net (fo=1144, routed)        6.591    13.551    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__2_0
    SLICE_X30Y47         FDCE                                         f  rv32i46f_5sp_debug/ex_mem_register/MEM_memory_read_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.487    26.275    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X30Y47         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_memory_read_reg/C
                         clock pessimism              0.395    26.669    
                         clock uncertainty           -0.035    26.634    
    SLICE_X30Y47         FDCE (Recov_fdce_C_CLR)     -0.293    26.341    rv32i46f_5sp_debug/ex_mem_register/MEM_memory_read_reg
  -------------------------------------------------------------------
                         required time                         26.341    
                         arrival time                         -13.551    
  -------------------------------------------------------------------
                         slack                                 12.790    

Slack (MET) :             12.790ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/ex_mem_register/MEM_register_file_write_data_select_reg[1]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        6.932ns  (logic 0.341ns (4.919%)  route 6.591ns (95.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 26.275 - 20.000 ) 
    Source Clock Delay      (SCD):    6.619ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.448     6.619    clk_50mhz
    SLICE_X39Y77         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDPE (Prop_fdpe_C_Q)         0.341     6.960 f  reset_sync_reg[2]/Q
                         net (fo=1144, routed)        6.591    13.551    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__2_0
    SLICE_X30Y47         FDCE                                         f  rv32i46f_5sp_debug/ex_mem_register/MEM_register_file_write_data_select_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.487    26.275    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X30Y47         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_register_file_write_data_select_reg[1]/C
                         clock pessimism              0.395    26.669    
                         clock uncertainty           -0.035    26.634    
    SLICE_X30Y47         FDCE (Recov_fdce_C_CLR)     -0.293    26.341    rv32i46f_5sp_debug/ex_mem_register/MEM_register_file_write_data_select_reg[1]
  -------------------------------------------------------------------
                         required time                         26.341    
                         arrival time                         -13.551    
  -------------------------------------------------------------------
                         slack                                 12.790    

Slack (MET) :             12.790ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/ex_mem_register/MEM_register_file_write_data_select_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        6.932ns  (logic 0.341ns (4.919%)  route 6.591ns (95.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 26.275 - 20.000 ) 
    Source Clock Delay      (SCD):    6.619ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.448     6.619    clk_50mhz
    SLICE_X39Y77         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDPE (Prop_fdpe_C_Q)         0.341     6.960 f  reset_sync_reg[2]/Q
                         net (fo=1144, routed)        6.591    13.551    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__2_0
    SLICE_X30Y47         FDCE                                         f  rv32i46f_5sp_debug/ex_mem_register/MEM_register_file_write_data_select_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.487    26.275    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X30Y47         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_register_file_write_data_select_reg[2]/C
                         clock pessimism              0.395    26.669    
                         clock uncertainty           -0.035    26.634    
    SLICE_X30Y47         FDCE (Recov_fdce_C_CLR)     -0.293    26.341    rv32i46f_5sp_debug/ex_mem_register/MEM_register_file_write_data_select_reg[2]
  -------------------------------------------------------------------
                         required time                         26.341    
                         arrival time                         -13.551    
  -------------------------------------------------------------------
                         slack                                 12.790    

Slack (MET) :             12.790ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/mem_wb_register/WB_register_file_write_data_select_reg[1]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        6.932ns  (logic 0.341ns (4.919%)  route 6.591ns (95.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 26.275 - 20.000 ) 
    Source Clock Delay      (SCD):    6.619ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.448     6.619    clk_50mhz
    SLICE_X39Y77         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDPE (Prop_fdpe_C_Q)         0.341     6.960 f  reset_sync_reg[2]/Q
                         net (fo=1144, routed)        6.591    13.551    rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[0]_1
    SLICE_X30Y47         FDCE                                         f  rv32i46f_5sp_debug/mem_wb_register/WB_register_file_write_data_select_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.487    26.275    rv32i46f_5sp_debug/mem_wb_register/clk_50mhz
    SLICE_X30Y47         FDCE                                         r  rv32i46f_5sp_debug/mem_wb_register/WB_register_file_write_data_select_reg[1]/C
                         clock pessimism              0.395    26.669    
                         clock uncertainty           -0.035    26.634    
    SLICE_X30Y47         FDCE (Recov_fdce_C_CLR)     -0.293    26.341    rv32i46f_5sp_debug/mem_wb_register/WB_register_file_write_data_select_reg[1]
  -------------------------------------------------------------------
                         required time                         26.341    
                         arrival time                         -13.551    
  -------------------------------------------------------------------
                         slack                                 12.790    

Slack (MET) :             12.790ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/mem_wb_register/WB_register_file_write_data_select_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        6.932ns  (logic 0.341ns (4.919%)  route 6.591ns (95.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 26.275 - 20.000 ) 
    Source Clock Delay      (SCD):    6.619ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.448     6.619    clk_50mhz
    SLICE_X39Y77         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDPE (Prop_fdpe_C_Q)         0.341     6.960 f  reset_sync_reg[2]/Q
                         net (fo=1144, routed)        6.591    13.551    rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[0]_1
    SLICE_X30Y47         FDCE                                         f  rv32i46f_5sp_debug/mem_wb_register/WB_register_file_write_data_select_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.487    26.275    rv32i46f_5sp_debug/mem_wb_register/clk_50mhz
    SLICE_X30Y47         FDCE                                         r  rv32i46f_5sp_debug/mem_wb_register/WB_register_file_write_data_select_reg[2]/C
                         clock pessimism              0.395    26.669    
                         clock uncertainty           -0.035    26.634    
    SLICE_X30Y47         FDCE (Recov_fdce_C_CLR)     -0.293    26.341    rv32i46f_5sp_debug/mem_wb_register/WB_register_file_write_data_select_reg[2]
  -------------------------------------------------------------------
                         required time                         26.341    
                         arrival time                         -13.551    
  -------------------------------------------------------------------
                         slack                                 12.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/button_prev_reg[1]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.635%)  route 0.266ns (65.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.672     2.597    clk_50mhz
    SLICE_X39Y77         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDPE (Prop_fdpe_C_Q)         0.141     2.738 f  reset_sync_reg[2]/Q
                         net (fo=1144, routed)        0.266     3.004    button_controller/reg_trigger_reg_reg_1
    SLICE_X39Y82         FDCE                                         f  button_controller/button_prev_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.950     3.463    button_controller/clk_50mhz
    SLICE_X39Y82         FDCE                                         r  button_controller/button_prev_reg[1]/C
                         clock pessimism             -0.849     2.615    
    SLICE_X39Y82         FDCE (Remov_fdce_C_CLR)     -0.092     2.523    button_controller/button_prev_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/button_rising_edge_reg[1]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.361%)  route 0.269ns (65.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.672     2.597    clk_50mhz
    SLICE_X39Y77         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDPE (Prop_fdpe_C_Q)         0.141     2.738 f  reset_sync_reg[2]/Q
                         net (fo=1144, routed)        0.269     3.007    button_controller/reg_trigger_reg_reg_1
    SLICE_X38Y82         FDCE                                         f  button_controller/button_rising_edge_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.950     3.463    button_controller/clk_50mhz
    SLICE_X38Y82         FDCE                                         r  button_controller/button_rising_edge_reg[1]/C
                         clock pessimism             -0.849     2.615    
    SLICE_X38Y82         FDCE (Remov_fdce_C_CLR)     -0.092     2.523    button_controller/button_rising_edge_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/button_stable_reg[1]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.361%)  route 0.269ns (65.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.672     2.597    clk_50mhz
    SLICE_X39Y77         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDPE (Prop_fdpe_C_Q)         0.141     2.738 f  reset_sync_reg[2]/Q
                         net (fo=1144, routed)        0.269     3.007    button_controller/reg_trigger_reg_reg_1
    SLICE_X38Y82         FDCE                                         f  button_controller/button_stable_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.950     3.463    button_controller/clk_50mhz
    SLICE_X38Y82         FDCE                                         r  button_controller/button_stable_reg[1]/C
                         clock pessimism             -0.849     2.615    
    SLICE_X38Y82         FDCE (Remov_fdce_C_CLR)     -0.092     2.523    button_controller/button_stable_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/debounce_counter_reg[1][0]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.361%)  route 0.269ns (65.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.672     2.597    clk_50mhz
    SLICE_X39Y77         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDPE (Prop_fdpe_C_Q)         0.141     2.738 f  reset_sync_reg[2]/Q
                         net (fo=1144, routed)        0.269     3.007    button_controller/reg_trigger_reg_reg_1
    SLICE_X38Y82         FDCE                                         f  button_controller/debounce_counter_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.950     3.463    button_controller/clk_50mhz
    SLICE_X38Y82         FDCE                                         r  button_controller/debounce_counter_reg[1][0]/C
                         clock pessimism             -0.849     2.615    
    SLICE_X38Y82         FDCE (Remov_fdce_C_CLR)     -0.092     2.523    button_controller/debounce_counter_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/debounce_counter_reg[1][1]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.361%)  route 0.269ns (65.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.672     2.597    clk_50mhz
    SLICE_X39Y77         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDPE (Prop_fdpe_C_Q)         0.141     2.738 f  reset_sync_reg[2]/Q
                         net (fo=1144, routed)        0.269     3.007    button_controller/reg_trigger_reg_reg_1
    SLICE_X38Y82         FDCE                                         f  button_controller/debounce_counter_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.950     3.463    button_controller/clk_50mhz
    SLICE_X38Y82         FDCE                                         r  button_controller/debounce_counter_reg[1][1]/C
                         clock pessimism             -0.849     2.615    
    SLICE_X38Y82         FDCE (Remov_fdce_C_CLR)     -0.092     2.523    button_controller/debounce_counter_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/debounce_counter_reg[1][2]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.361%)  route 0.269ns (65.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.672     2.597    clk_50mhz
    SLICE_X39Y77         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDPE (Prop_fdpe_C_Q)         0.141     2.738 f  reset_sync_reg[2]/Q
                         net (fo=1144, routed)        0.269     3.007    button_controller/reg_trigger_reg_reg_1
    SLICE_X38Y82         FDCE                                         f  button_controller/debounce_counter_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.950     3.463    button_controller/clk_50mhz
    SLICE_X38Y82         FDCE                                         r  button_controller/debounce_counter_reg[1][2]/C
                         clock pessimism             -0.849     2.615    
    SLICE_X38Y82         FDCE (Remov_fdce_C_CLR)     -0.092     2.523    button_controller/debounce_counter_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/debounce_counter_reg[1][3]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.361%)  route 0.269ns (65.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.672     2.597    clk_50mhz
    SLICE_X39Y77         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDPE (Prop_fdpe_C_Q)         0.141     2.738 f  reset_sync_reg[2]/Q
                         net (fo=1144, routed)        0.269     3.007    button_controller/reg_trigger_reg_reg_1
    SLICE_X38Y82         FDCE                                         f  button_controller/debounce_counter_reg[1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.950     3.463    button_controller/clk_50mhz
    SLICE_X38Y82         FDCE                                         r  button_controller/debounce_counter_reg[1][3]/C
                         clock pessimism             -0.849     2.615    
    SLICE_X38Y82         FDCE (Remov_fdce_C_CLR)     -0.092     2.523    button_controller/debounce_counter_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/debounce_counter_reg[1][4]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.361%)  route 0.269ns (65.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.672     2.597    clk_50mhz
    SLICE_X39Y77         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDPE (Prop_fdpe_C_Q)         0.141     2.738 f  reset_sync_reg[2]/Q
                         net (fo=1144, routed)        0.269     3.007    button_controller/reg_trigger_reg_reg_1
    SLICE_X38Y82         FDCE                                         f  button_controller/debounce_counter_reg[1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.950     3.463    button_controller/clk_50mhz
    SLICE_X38Y82         FDCE                                         r  button_controller/debounce_counter_reg[1][4]/C
                         clock pessimism             -0.849     2.615    
    SLICE_X38Y82         FDCE (Remov_fdce_C_CLR)     -0.092     2.523    button_controller/debounce_counter_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/debounce_counter_reg[1][5]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.496%)  route 0.354ns (71.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.672     2.597    clk_50mhz
    SLICE_X39Y77         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDPE (Prop_fdpe_C_Q)         0.141     2.738 f  reset_sync_reg[2]/Q
                         net (fo=1144, routed)        0.354     3.091    button_controller/reg_trigger_reg_reg_1
    SLICE_X38Y83         FDCE                                         f  button_controller/debounce_counter_reg[1][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.951     3.464    button_controller/clk_50mhz
    SLICE_X38Y83         FDCE                                         r  button_controller/debounce_counter_reg[1][5]/C
                         clock pessimism             -0.849     2.616    
    SLICE_X38Y83         FDCE (Remov_fdce_C_CLR)     -0.092     2.524    button_controller/debounce_counter_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           3.091    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/debounce_counter_reg[1][6]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.496%)  route 0.354ns (71.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.672     2.597    clk_50mhz
    SLICE_X39Y77         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDPE (Prop_fdpe_C_Q)         0.141     2.738 f  reset_sync_reg[2]/Q
                         net (fo=1144, routed)        0.354     3.091    button_controller/reg_trigger_reg_reg_1
    SLICE_X38Y83         FDCE                                         f  button_controller/debounce_counter_reg[1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.951     3.464    button_controller/clk_50mhz
    SLICE_X38Y83         FDCE                                         r  button_controller/debounce_counter_reg[1][6]/C
                         clock pessimism             -0.849     2.616    
    SLICE_X38Y83         FDCE (Remov_fdce_C_CLR)     -0.092     2.524    button_controller/debounce_counter_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           3.091    
  -------------------------------------------------------------------
                         slack                                  0.568    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50mhz

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[2]/PRE
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.035ns  (logic 0.914ns (12.991%)  route 6.121ns (87.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.817     0.817 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.252     4.069    reset_n_IBUF
    SLICE_X83Y148        LUT1 (Prop_lut1_I0_O)        0.097     4.166 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           2.869     7.035    reset
    SLICE_X39Y77         FDPE                                         f  reset_sync_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147     3.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274     4.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453     4.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.788 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.345     6.132    clk_50mhz
    SLICE_X39Y77         FDPE                                         r  reset_sync_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[0]/PRE
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.191ns  (logic 0.914ns (14.760%)  route 5.278ns (85.240%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.817     0.817 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.252     4.069    reset_n_IBUF
    SLICE_X83Y148        LUT1 (Prop_lut1_I0_O)        0.097     4.166 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           2.025     6.191    reset
    SLICE_X51Y102        FDPE                                         f  reset_sync_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147     3.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274     4.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453     4.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.788 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.176     5.964    clk_50mhz
    SLICE_X51Y102        FDPE                                         r  reset_sync_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[1]/PRE
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.191ns  (logic 0.914ns (14.760%)  route 5.278ns (85.240%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.817     0.817 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.252     4.069    reset_n_IBUF
    SLICE_X83Y148        LUT1 (Prop_lut1_I0_O)        0.097     4.166 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           2.025     6.191    reset
    SLICE_X51Y102        FDPE                                         f  reset_sync_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147     3.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274     4.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453     4.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.788 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.176     5.964    clk_50mhz
    SLICE_X51Y102        FDPE                                         r  reset_sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[0]/PRE
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.266ns  (logic 0.171ns (5.232%)  route 3.096ns (94.768%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.916     2.042    reset_n_IBUF
    SLICE_X83Y148        LUT1 (Prop_lut1_I0_O)        0.045     2.087 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           1.179     3.266    reset
    SLICE_X51Y102        FDPE                                         f  reset_sync_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.857     3.370    clk_50mhz
    SLICE_X51Y102        FDPE                                         r  reset_sync_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[1]/PRE
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.266ns  (logic 0.171ns (5.232%)  route 3.096ns (94.768%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.916     2.042    reset_n_IBUF
    SLICE_X83Y148        LUT1 (Prop_lut1_I0_O)        0.045     2.087 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           1.179     3.266    reset
    SLICE_X51Y102        FDPE                                         f  reset_sync_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.857     3.370    clk_50mhz
    SLICE_X51Y102        FDPE                                         r  reset_sync_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[2]/PRE
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.734ns  (logic 0.171ns (4.577%)  route 3.563ns (95.423%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.916     2.042    reset_n_IBUF
    SLICE_X83Y148        LUT1 (Prop_lut1_I0_O)        0.045     2.087 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           1.647     3.734    reset
    SLICE_X39Y77         FDPE                                         f  reset_sync_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.945     3.458    clk_50mhz
    SLICE_X39Y77         FDPE                                         r  reset_sync_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  clk_50mhz

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_right
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.044ns  (logic 0.933ns (18.489%)  route 4.112ns (81.511%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        6.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  8.000     8.000    
    D14                                               0.000     8.000 r  btn_right (IN)
                         net (fo=0)                   0.000     8.000    btn_right
    D14                  IBUF (Prop_ibuf_I_O)         0.933     8.933 r  btn_right_IBUF_inst/O
                         net (fo=1, routed)           4.112    13.044    button_controller/button_sync_reg[0][4]_0[4]
    SLICE_X21Y81         FDCE                                         r  button_controller/button_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147     3.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274     4.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453     4.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.788 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.364     6.151    button_controller/clk_50mhz
    SLICE_X21Y81         FDCE                                         r  button_controller/button_sync_reg[0][4]/C

Slack:                    inf
  Source:                 btn_up
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.025ns  (logic 0.918ns (18.258%)  route 4.108ns (81.742%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        6.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  8.000     8.000    
    F15                                               0.000     8.000 r  btn_up (IN)
                         net (fo=0)                   0.000     8.000    btn_up
    F15                  IBUF (Prop_ibuf_I_O)         0.918     8.918 r  btn_up_IBUF_inst/O
                         net (fo=1, routed)           4.108    13.025    button_controller/button_sync_reg[0][4]_0[1]
    SLICE_X39Y84         FDCE                                         r  button_controller/button_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147     3.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274     4.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453     4.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.788 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.351     6.138    button_controller/clk_50mhz
    SLICE_X39Y84         FDCE                                         r  button_controller/button_sync_reg[0][1]/C

Slack:                    inf
  Source:                 btn_center
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.858ns  (logic 0.940ns (19.340%)  route 3.918ns (80.660%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        6.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.147ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  8.000     8.000    
    B22                                               0.000     8.000 r  btn_center (IN)
                         net (fo=0)                   0.000     8.000    btn_center
    B22                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  btn_center_IBUF_inst/O
                         net (fo=1, routed)           3.918    12.858    button_controller/button_sync_reg[0][4]_0[0]
    SLICE_X28Y86         FDCE                                         r  button_controller/button_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147     3.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274     4.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453     4.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.788 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.360     6.147    button_controller/clk_50mhz
    SLICE_X28Y86         FDCE                                         r  button_controller/button_sync_reg[0][0]/C

Slack:                    inf
  Source:                 btn_left
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.414ns  (logic 0.938ns (21.255%)  route 3.476ns (78.745%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        6.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  8.000     8.000    
    C22                                               0.000     8.000 r  btn_left (IN)
                         net (fo=0)                   0.000     8.000    btn_left
    C22                  IBUF (Prop_ibuf_I_O)         0.938     8.938 r  btn_left_IBUF_inst/O
                         net (fo=1, routed)           3.476    12.414    button_controller/button_sync_reg[0][4]_0[3]
    SLICE_X16Y86         FDCE                                         r  button_controller/button_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147     3.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274     4.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453     4.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.788 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.368     6.155    button_controller/clk_50mhz
    SLICE_X16Y86         FDCE                                         r  button_controller/button_sync_reg[0][3]/C

Slack:                    inf
  Source:                 btn_down
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.273ns  (logic 0.930ns (21.763%)  route 3.343ns (78.237%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        6.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  8.000     8.000    
    D22                                               0.000     8.000 r  btn_down (IN)
                         net (fo=0)                   0.000     8.000    btn_down
    D22                  IBUF (Prop_ibuf_I_O)         0.930     8.930 r  btn_down_IBUF_inst/O
                         net (fo=1, routed)           3.343    12.273    button_controller/button_sync_reg[0][4]_0[2]
    SLICE_X18Y86         FDCE                                         r  button_controller/button_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147     3.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274     4.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453     4.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.788 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.368     6.155    button_controller/clk_50mhz
    SLICE_X18Y86         FDCE                                         r  button_controller/button_sync_reg[0][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_down
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.016ns  (logic 0.206ns (10.200%)  route 1.811ns (89.800%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    D22                                               0.000     2.000 r  btn_down (IN)
                         net (fo=0)                   0.000     2.000    btn_down
    D22                  IBUF (Prop_ibuf_I_O)         0.206     2.206 r  btn_down_IBUF_inst/O
                         net (fo=1, routed)           1.811     4.016    button_controller/button_sync_reg[0][4]_0[2]
    SLICE_X18Y86         FDCE                                         r  button_controller/button_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.964     3.477    button_controller/clk_50mhz
    SLICE_X18Y86         FDCE                                         r  button_controller/button_sync_reg[0][2]/C

Slack:                    inf
  Source:                 btn_left
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.097ns  (logic 0.214ns (10.205%)  route 1.883ns (89.795%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    C22                                               0.000     2.000 r  btn_left (IN)
                         net (fo=0)                   0.000     2.000    btn_left
    C22                  IBUF (Prop_ibuf_I_O)         0.214     2.214 r  btn_left_IBUF_inst/O
                         net (fo=1, routed)           1.883     4.097    button_controller/button_sync_reg[0][4]_0[3]
    SLICE_X16Y86         FDCE                                         r  button_controller/button_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.964     3.477    button_controller/clk_50mhz
    SLICE_X16Y86         FDCE                                         r  button_controller/button_sync_reg[0][3]/C

Slack:                    inf
  Source:                 btn_right
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.354ns  (logic 0.208ns (8.855%)  route 2.146ns (91.145%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    D14                                               0.000     2.000 r  btn_right (IN)
                         net (fo=0)                   0.000     2.000    btn_right
    D14                  IBUF (Prop_ibuf_I_O)         0.208     2.208 r  btn_right_IBUF_inst/O
                         net (fo=1, routed)           2.146     4.354    button_controller/button_sync_reg[0][4]_0[4]
    SLICE_X21Y81         FDCE                                         r  button_controller/button_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.959     3.472    button_controller/clk_50mhz
    SLICE_X21Y81         FDCE                                         r  button_controller/button_sync_reg[0][4]/C

Slack:                    inf
  Source:                 btn_up
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.371ns  (logic 0.193ns (8.159%)  route 2.178ns (91.841%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    F15                                               0.000     2.000 r  btn_up (IN)
                         net (fo=0)                   0.000     2.000    btn_up
    F15                  IBUF (Prop_ibuf_I_O)         0.193     2.193 r  btn_up_IBUF_inst/O
                         net (fo=1, routed)           2.178     4.371    button_controller/button_sync_reg[0][4]_0[1]
    SLICE_X39Y84         FDCE                                         r  button_controller/button_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.952     3.465    button_controller/clk_50mhz
    SLICE_X39Y84         FDCE                                         r  button_controller/button_sync_reg[0][1]/C

Slack:                    inf
  Source:                 btn_center
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.477ns  (logic 0.215ns (8.691%)  route 2.261ns (91.309%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    B22                                               0.000     2.000 r  btn_center (IN)
                         net (fo=0)                   0.000     2.000    btn_center
    B22                  IBUF (Prop_ibuf_I_O)         0.215     2.215 r  btn_center_IBUF_inst/O
                         net (fo=1, routed)           2.261     4.477    button_controller/button_sync_reg[0][4]_0[0]
    SLICE_X28Y86         FDCE                                         r  button_controller/button_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.957     3.470    button_controller/clk_50mhz
    SLICE_X28Y86         FDCE                                         r  button_controller/button_sync_reg[0][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            clk_50mhz_unbuffered_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.505ns  (logic 0.914ns (20.286%)  route 3.591ns (79.714%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.817     0.817 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.252     4.069    reset_n_IBUF
    SLICE_X83Y148        LUT1 (Prop_lut1_I0_O)        0.097     4.166 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           0.339     4.505    reset
    SLICE_X83Y146        FDCE                                         f  clk_50mhz_unbuffered_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147     3.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            clk_50mhz_unbuffered_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.264ns  (logic 0.171ns (7.548%)  route 2.093ns (92.452%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.916     2.042    reset_n_IBUF
    SLICE_X83Y148        LUT1 (Prop_lut1_I0_O)        0.045     2.087 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           0.177     2.264    reset
    SLICE_X83Y146        FDCE                                         f  clk_50mhz_unbuffered_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50mhz
  To Clock:  sys_clk_pin

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[7]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.845ns  (logic 3.127ns (35.352%)  route 5.718ns (64.648%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.472     6.643    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X26Y51         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDCE (Prop_fdce_C_Q)         0.341     6.984 r  rv32i46f_5sp_debug/program_counter/pc_reg[2]/Q
                         net (fo=65, routed)          2.147     9.131    rv32i46f_5sp_debug/program_counter/pc_reg[31]_0[1]
    SLICE_X14Y50         LUT6 (Prop_lut6_I5_O)        0.097     9.228 r  rv32i46f_5sp_debug/program_counter/led_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.494     9.722    rv32i46f_5sp_debug/program_counter_n_168
    SLICE_X14Y50         LUT4 (Prop_lut4_I0_O)        0.097     9.819 r  rv32i46f_5sp_debug/led_OBUF[7]_inst_i_1/O
                         net (fo=6, routed)           3.078    12.897    led_OBUF[7]
    Y13                  OBUF (Prop_obuf_I_O)         2.592    15.489 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.489    led[7]
    Y13                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.525ns  (logic 3.364ns (39.457%)  route 5.161ns (60.543%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.472     6.643    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X27Y52         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDCE (Prop_fdce_C_Q)         0.341     6.984 r  rv32i46f_5sp_debug/program_counter/pc_reg[5]/Q
                         net (fo=63, routed)          2.387     9.371    rv32i46f_5sp_debug/program_counter/pc_reg[31]_0[4]
    SLICE_X17Y46         LUT5 (Prop_lut5_I3_O)        0.105     9.476 r  rv32i46f_5sp_debug/program_counter/led_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.731    10.208    rv32i46f_5sp_debug/program_counter_n_198
    SLICE_X16Y48         LUT4 (Prop_lut4_I2_O)        0.242    10.450 r  rv32i46f_5sp_debug/led_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           2.043    12.493    led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         2.676    15.168 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.168    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.812ns  (logic 3.220ns (41.214%)  route 4.592ns (58.786%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.472     6.643    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X26Y51         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDCE (Prop_fdce_C_Q)         0.341     6.984 r  rv32i46f_5sp_debug/program_counter/pc_reg[2]/Q
                         net (fo=65, routed)          2.074     9.058    rv32i46f_5sp_debug/program_counter/pc_reg[31]_0[1]
    SLICE_X15Y49         LUT6 (Prop_lut6_I2_O)        0.097     9.155 r  rv32i46f_5sp_debug/program_counter/led_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.488     9.643    rv32i46f_5sp_debug/program_counter_n_199
    SLICE_X15Y49         LUT4 (Prop_lut4_I2_O)        0.101     9.744 r  rv32i46f_5sp_debug/led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           2.031    11.775    led_OBUF[6]
    W15                  OBUF (Prop_obuf_I_O)         2.681    14.455 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.455    led[6]
    W15                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.667ns  (logic 3.090ns (40.297%)  route 4.578ns (59.703%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.472     6.643    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X26Y51         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDCE (Prop_fdce_C_Q)         0.341     6.984 r  rv32i46f_5sp_debug/program_counter/pc_reg[2]/Q
                         net (fo=65, routed)          2.000     8.985    rv32i46f_5sp_debug/program_counter/pc_reg[31]_0[1]
    SLICE_X16Y49         LUT6 (Prop_lut6_I2_O)        0.097     9.082 r  rv32i46f_5sp_debug/program_counter/led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.501     9.583    rv32i46f_5sp_debug/program_counter_n_172
    SLICE_X16Y49         LUT4 (Prop_lut4_I2_O)        0.097     9.680 r  rv32i46f_5sp_debug/led_OBUF[4]_inst_i_1/O
                         net (fo=6, routed)           2.076    11.756    led_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         2.555    14.311 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.311    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.432ns  (logic 3.076ns (41.384%)  route 4.356ns (58.616%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.472     6.643    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X26Y52         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y52         FDCE (Prop_fdce_C_Q)         0.341     6.984 r  rv32i46f_5sp_debug/program_counter/pc_reg[4]/Q
                         net (fo=62, routed)          2.004     8.989    rv32i46f_5sp_debug/program_counter/pc_reg[31]_0[3]
    SLICE_X13Y50         LUT3 (Prop_lut3_I0_O)        0.097     9.086 r  rv32i46f_5sp_debug/program_counter/led_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.558     9.644    rv32i46f_5sp_debug/program_counter_n_217
    SLICE_X13Y49         LUT6 (Prop_lut6_I1_O)        0.097     9.741 r  rv32i46f_5sp_debug/led_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           1.794    11.535    led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.541    14.075 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.075    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.329ns  (logic 3.079ns (42.014%)  route 4.250ns (57.986%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.472     6.643    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X26Y51         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDCE (Prop_fdce_C_Q)         0.341     6.984 r  rv32i46f_5sp_debug/program_counter/pc_reg[2]/Q
                         net (fo=65, routed)          2.050     9.034    rv32i46f_5sp_debug/program_counter/pc_reg[31]_0[1]
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.097     9.131 r  rv32i46f_5sp_debug/program_counter/led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.302     9.433    rv32i46f_5sp_debug/program_counter_n_169
    SLICE_X13Y50         LUT4 (Prop_lut4_I2_O)        0.097     9.530 r  rv32i46f_5sp_debug/led_OBUF[5]_inst_i_1/O
                         net (fo=40, routed)          1.898    11.428    led_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         2.544    13.972 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.972    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.886ns  (logic 1.426ns (49.407%)  route 1.460ns (50.593%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.689     2.614    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X26Y51         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDCE (Prop_fdce_C_Q)         0.141     2.755 r  rv32i46f_5sp_debug/program_counter/pc_reg[2]/Q
                         net (fo=65, routed)          0.444     3.199    rv32i46f_5sp_debug/program_counter/pc_reg[31]_0[1]
    SLICE_X16Y49         LUT6 (Prop_lut6_I4_O)        0.045     3.244 r  rv32i46f_5sp_debug/program_counter/led_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.157     3.400    rv32i46f_5sp_debug/program_counter_n_216
    SLICE_X16Y49         LUT4 (Prop_lut4_I0_O)        0.045     3.445 r  rv32i46f_5sp_debug/led_OBUF[4]_inst_i_1/O
                         net (fo=6, routed)           0.860     4.305    led_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         1.195     5.500 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.500    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.928ns  (logic 1.367ns (46.694%)  route 1.561ns (53.306%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.686     2.611    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X31Y53         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.141     2.752 r  rv32i46f_5sp_debug/program_counter/pc_reg[12]/Q
                         net (fo=50, routed)          0.856     3.608    rv32i46f_5sp_debug/pc_value[12]
    SLICE_X13Y49         LUT6 (Prop_lut6_I0_O)        0.045     3.653 r  rv32i46f_5sp_debug/led_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           0.705     4.357    led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         1.181     5.538 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.538    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.958ns  (logic 1.416ns (47.854%)  route 1.543ns (52.146%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.689     2.614    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X27Y51         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         FDCE (Prop_fdce_C_Q)         0.141     2.755 r  rv32i46f_5sp_debug/program_counter/pc_reg[3]/Q
                         net (fo=65, routed)          0.758     3.512    rv32i46f_5sp_debug/program_counter/pc_reg[31]_0[2]
    SLICE_X13Y50         LUT6 (Prop_lut6_I5_O)        0.045     3.557 r  rv32i46f_5sp_debug/program_counter/led_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.050     3.607    rv32i46f_5sp_debug/program_counter_n_197
    SLICE_X13Y50         LUT4 (Prop_lut4_I0_O)        0.045     3.652 r  rv32i46f_5sp_debug/led_OBUF[5]_inst_i_1/O
                         net (fo=40, routed)          0.735     4.387    led_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         1.185     5.572 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.572    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.110ns  (logic 1.429ns (45.950%)  route 1.681ns (54.050%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.689     2.614    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X26Y51         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDCE (Prop_fdce_C_Q)         0.141     2.755 r  rv32i46f_5sp_debug/program_counter/pc_reg[6]/Q
                         net (fo=39, routed)          0.849     3.604    rv32i46f_5sp_debug/pc_value[6]
    SLICE_X16Y48         LUT4 (Prop_lut4_I1_O)        0.043     3.647 r  rv32i46f_5sp_debug/led_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           0.832     4.479    led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         1.245     5.724 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.724    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/trap_controller/debug_mode_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.073ns  (logic 1.424ns (46.346%)  route 1.649ns (53.654%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.759     2.683    rv32i46f_5sp_debug/trap_controller/clk_50mhz
    SLICE_X35Y47         FDCE                                         r  rv32i46f_5sp_debug/trap_controller/debug_mode_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141     2.824 f  rv32i46f_5sp_debug/trap_controller/debug_mode_reg_reg/Q
                         net (fo=33, routed)          0.837     3.661    rv32i46f_5sp_debug/debug_mode
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.042     3.703 r  rv32i46f_5sp_debug/led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.812     4.515    led_OBUF[6]
    W15                  OBUF (Prop_obuf_I_O)         1.241     5.756 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.756    led[6]
    W15                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[7]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.608ns  (logic 1.463ns (40.545%)  route 2.145ns (59.455%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.689     2.614    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X27Y51         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         FDCE (Prop_fdce_C_Q)         0.141     2.755 r  rv32i46f_5sp_debug/program_counter/pc_reg[3]/Q
                         net (fo=65, routed)          0.673     3.427    rv32i46f_5sp_debug/program_counter/pc_reg[31]_0[2]
    SLICE_X14Y50         LUT6 (Prop_lut6_I3_O)        0.045     3.472 r  rv32i46f_5sp_debug/program_counter/led_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.052     3.524    rv32i46f_5sp_debug/program_counter_n_177
    SLICE_X14Y50         LUT4 (Prop_lut4_I2_O)        0.045     3.569 r  rv32i46f_5sp_debug/led_OBUF[7]_inst_i_1/O
                         net (fo=6, routed)           1.421     4.990    led_OBUF[7]
    Y13                  OBUF (Prop_obuf_I_O)         1.232     6.222 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.222    led[7]
    Y13                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50mhz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_in
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.013ns  (logic 3.532ns (58.738%)  route 2.481ns (41.262%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        1.460     6.631    uart_tx/clk_50mhz
    SLICE_X21Y76         FDPE                                         r  uart_tx/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDPE (Prop_fdpe_C_Q)         0.341     6.972 r  uart_tx/tx_reg/Q
                         net (fo=1, routed)           2.481     9.453    uart_tx_in_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         3.191    12.644 r  uart_tx_in_OBUF_inst/O
                         net (fo=0)                   0.000    12.644    uart_tx_in
    AA19                                                              r  uart_tx_in (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_in
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.461ns  (logic 1.410ns (57.292%)  route 1.051ns (42.708%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1903, routed)        0.679     2.604    uart_tx/clk_50mhz
    SLICE_X21Y76         FDPE                                         r  uart_tx/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDPE (Prop_fdpe_C_Q)         0.141     2.745 r  uart_tx/tx_reg/Q
                         net (fo=1, routed)           1.051     3.796    uart_tx_in_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         1.269     5.064 r  uart_tx_in_OBUF_inst/O
                         net (fo=0)                   0.000     5.064    uart_tx_in
    AA19                                                              r  uart_tx_in (OUT)
  -------------------------------------------------------------------    -------------------





