
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4.1 (64-bit)
  **** SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
  **** IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7888 
WARNING: [Synth 8-2507] parameter declaration becomes local in delay with formal parameter declaration list [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/sources_1/new/delay.sv:11]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 360.340 ; gain = 106.191
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/sources_1/new/top.sv:23]
	Parameter ADC_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/sources_1/new/clk_div.sv:3]
	Parameter NUM_DIVISIONS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/sources_1/new/clk_div.sv:3]
INFO: [Synth 8-638] synthesizing module 'AnalogXADC' [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/sources_1/new/AnalogXADC.v:23]
INFO: [Synth 8-638] synthesizing module 'xadc_wiz_0' [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.runs/synth_1/.Xil/Vivado-1756-COM1490/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'xadc_wiz_0' (2#1) [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.runs/synth_1/.Xil/Vivado-1756-COM1490/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'AnalogXADC' (3#1) [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/sources_1/new/AnalogXADC.v:23]
WARNING: [Synth 8-689] width (12) of port connection 'aux_data' does not match port width (16) of module 'AnalogXADC' [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/sources_1/new/top.sv:53]
WARNING: [Synth 8-689] width (12) of port connection 'temp_data' does not match port width (16) of module 'AnalogXADC' [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/sources_1/new/top.sv:54]
INFO: [Synth 8-638] synthesizing module 'delay' [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/sources_1/new/delay.sv:3]
	Parameter N bound to: 12 - type: integer 
	Parameter DELAY bound to: 17 - type: integer 
	Parameter ADDRESS_LIMIT bound to: 131071 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SRAM' [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/sources_1/new/sram.sv:6]
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter LOG_DEPTH bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SRAM' (4#1) [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/sources_1/new/sram.sv:6]
WARNING: [Synth 8-689] width (17) of port connection 'read_addr' does not match port width (16) of module 'SRAM' [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/sources_1/new/delay.sv:22]
WARNING: [Synth 8-689] width (17) of port connection 'write_addr' does not match port width (16) of module 'SRAM' [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/sources_1/new/delay.sv:23]
INFO: [Synth 8-256] done synthesizing module 'delay' (5#1) [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/sources_1/new/delay.sv:3]
INFO: [Synth 8-638] synthesizing module 'pwm' [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/sources_1/new/pwm.sv:3]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm' (6#1) [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/sources_1/new/pwm.sv:3]
INFO: [Synth 8-256] done synthesizing module 'top' (7#1) [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/sources_1/new/top.sv:23]
WARNING: [Synth 8-3917] design top has port AUD_SD driven by constant 1
WARNING: [Synth 8-3331] design pwm has unconnected port PWM_in[11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 406.637 ; gain = 152.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 406.637 ; gain = 152.488
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.runs/synth_1/.Xil/Vivado-1756-COM1490/dcp1/xadc_wiz_0_in_context.xdc] for cell 'xadc/XLXI_7'
Finished Parsing XDC File [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.runs/synth_1/.Xil/Vivado-1756-COM1490/dcp1/xadc_wiz_0_in_context.xdc] for cell 'xadc/XLXI_7'
Parsing XDC File [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'LED16_R'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'LED17_G'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'rstn'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'BTND'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'JC1'. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:120]
Finished Parsing XDC File [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 737.559 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 737.559 ; gain = 483.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 737.559 ; gain = 483.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for xadc/XLXI_7. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 737.559 ; gain = 483.410
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/sources_1/new/clk_div.sv:14]
INFO: [Synth 8-5546] ROM "aux_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Address_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_pwm" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element PWM_ramp_reg was removed.  [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/sources_1/new/pwm.sv:17]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 737.559 ; gain = 483.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	             768K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module AnalogXADC 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module SRAM 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	             768K Bit         RAMs := 1     
Module delay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element xadc/temp_data_reg was removed.  [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/sources_1/new/AnalogXADC.v:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'PWM_reg' and it is trimmed from '12' to '11' bits. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/sources_1/new/top.sv:71]
WARNING: [Synth 8-3936] Found unconnected internal register 'top_delay/audio_out_reg' and it is trimmed from '12' to '11' bits. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/sources_1/new/delay.sv:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'xadc/aux_data_reg' and it is trimmed from '16' to '12' bits. [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/sources_1/new/AnalogXADC.v:70]
INFO: [Synth 8-5546] ROM "cdiv/clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xadc/Address_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xadc/aux_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xadc/temp_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pwm_0/new_pwm" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cdiv/count_reg was removed.  [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/sources_1/new/clk_div.sv:14]
WARNING: [Synth 8-6014] Unused sequential element pwm_0/PWM_ramp_reg was removed.  [C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.srcs/sources_1/new/pwm.sv:17]
WARNING: [Synth 8-3917] design top has port AUD_SD driven by constant 1
INFO: [Synth 8-4652] Swapped enable and write-enable on 12 RAM instances of RAM top_delay/block_ram/memory_reg to conserve power
INFO: [Synth 8-3886] merging instance 'xadc/Address_in_reg[0]' (FDE) to 'xadc/Address_in_reg[1]'
INFO: [Synth 8-3886] merging instance 'xadc/Address_in_reg[5]' (FDE) to 'xadc/Address_in_reg[2]'
INFO: [Synth 8-3886] merging instance 'xadc/Address_in_reg[6]' (FDE) to 'xadc/Address_in_reg[2]'
INFO: [Synth 8-3886] merging instance 'xadc/Address_in_reg[2]' (FDE) to 'xadc/Address_in_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xadc/Address_in_reg[3] )
INFO: [Synth 8-3886] merging instance 'xadc/Address_in_reg[4]' (FDE) to 'xadc/Address_in_reg[1]'
INFO: [Synth 8-3886] merging instance 'xadc/aux_data_reg[0]' (FDE) to 'xadc/aux_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'xadc/aux_data_reg[1]' (FDE) to 'xadc/aux_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'xadc/aux_data_reg[2]' (FDE) to 'xadc/aux_data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xadc/aux_data_reg[3] )
WARNING: [Synth 8-3332] Sequential element (xadc/Address_in_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (xadc/aux_data_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (top_delay/delay_in_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 737.559 ; gain = 483.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|SRAM:       | memory_reg | 64 K x 12(READ_FIRST)  | W |   | 64 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 24     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 750.313 ; gain = 496.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 750.563 ; gain = 496.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|SRAM:       | memory_reg | 64 K x 12(READ_FIRST)  | W |   | 64 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 24     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance top_delay/block_ram/memory_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_delay/block_ram/memory_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_delay/block_ram/memory_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_delay/block_ram/memory_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_delay/block_ram/memory_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_delay/block_ram/memory_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_delay/block_ram/memory_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_delay/block_ram/memory_reg_1_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_delay/block_ram/memory_reg_1_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_delay/block_ram/memory_reg_1_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_delay/block_ram/memory_reg_1_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 771.730 ; gain = 517.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 771.730 ; gain = 517.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 771.730 ; gain = 517.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 771.730 ; gain = 517.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 771.730 ; gain = 517.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 771.730 ; gain = 517.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 771.730 ; gain = 517.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |xadc_wiz_0 |     1|
|2     |BUFG       |     2|
|3     |CARRY4     |    14|
|4     |LUT1       |     2|
|5     |LUT2       |    13|
|6     |LUT3       |    12|
|7     |LUT4       |    32|
|8     |LUT5       |     4|
|9     |LUT6       |    40|
|10    |RAMB36E1   |    11|
|11    |RAMB36E1_1 |    11|
|12    |FDRE       |   107|
|13    |FDSE       |     1|
|14    |IBUF       |     5|
|15    |OBUF       |     2|
+------+-----------+------+

Report Instance Areas: 
+------+--------------+-----------+------+
|      |Instance      |Module     |Cells |
+------+--------------+-----------+------+
|1     |top           |           |   282|
|2     |  cdiv        |clk_div    |    20|
|3     |  pwm_0       |pwm        |    52|
|4     |  top_delay   |delay      |   143|
|5     |    block_ram |SRAM       |    34|
|6     |  xadc        |AnalogXADC |    47|
+------+--------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 771.730 ; gain = 517.582
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 771.730 ; gain = 186.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 771.730 ; gain = 517.582
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 771.750 ; gain = 529.066
INFO: [Common 17-1381] The checkpoint 'C:/Users/sraby1/Documents/GitHub/Nexys4-Audio/Audio/audio.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 771.750 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov  1 20:22:51 2018...
