{
  "module_name": "ccs-pll.h",
  "hash_id": "b0b927052c5573478ca0b7244d7d785812ef49ca8fbadbcb49582a209384ea58",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/i2c/ccs-pll.h",
  "human_readable_source": " \n \n\n#ifndef CCS_PLL_H\n#define CCS_PLL_H\n\n#include <linux/bits.h>\n\n \n#define CCS_PLL_BUS_TYPE_CSI2_DPHY\t\t\t\t0x00\n#define CCS_PLL_BUS_TYPE_CSI2_CPHY\t\t\t\t0x01\n\n \n \n#define CCS_PLL_FLAG_OP_PIX_CLOCK_PER_LANE\t\t\tBIT(0)\n#define CCS_PLL_FLAG_NO_OP_CLOCKS\t\t\t\tBIT(1)\n \n#define CCS_PLL_FLAG_LANE_SPEED_MODEL\t\t\t\tBIT(2)\n#define CCS_PLL_FLAG_LINK_DECOUPLED\t\t\t\tBIT(3)\n#define CCS_PLL_FLAG_EXT_IP_PLL_DIVIDER\t\t\t\tBIT(4)\n#define CCS_PLL_FLAG_FLEXIBLE_OP_PIX_CLK_DIV\t\t\tBIT(5)\n#define CCS_PLL_FLAG_FIFO_DERATING\t\t\t\tBIT(6)\n#define CCS_PLL_FLAG_FIFO_OVERRATING\t\t\t\tBIT(7)\n#define CCS_PLL_FLAG_DUAL_PLL\t\t\t\t\tBIT(8)\n#define CCS_PLL_FLAG_OP_SYS_DDR\t\t\t\t\tBIT(9)\n#define CCS_PLL_FLAG_OP_PIX_DDR\t\t\t\t\tBIT(10)\n\n \nstruct ccs_pll_branch_fr {\n\tu16 pre_pll_clk_div;\n\tu16 pll_multiplier;\n\tu32 pll_ip_clk_freq_hz;\n\tu32 pll_op_clk_freq_hz;\n};\n\n \nstruct ccs_pll_branch_bk {\n\tu16 sys_clk_div;\n\tu16 pix_clk_div;\n\tu32 sys_clk_freq_hz;\n\tu32 pix_clk_freq_hz;\n};\n\n \nstruct ccs_pll {\n\t \n\tu8 bus_type;\n\tu8 op_lanes;\n\tu8 vt_lanes;\n\tstruct {\n\t\tu8 lanes;\n\t} csi2;\n\tu8 binning_horizontal;\n\tu8 binning_vertical;\n\tu8 scale_m;\n\tu8 scale_n;\n\tu8 bits_per_pixel;\n\tu8 op_bits_per_lane;\n\tu16 flags;\n\tu32 link_freq;\n\tu32 ext_clk_freq_hz;\n\n\t \n\tstruct ccs_pll_branch_fr vt_fr;\n\tstruct ccs_pll_branch_bk vt_bk;\n\tstruct ccs_pll_branch_fr op_fr;\n\tstruct ccs_pll_branch_bk op_bk;\n\n\tu32 pixel_rate_csi;\n\tu32 pixel_rate_pixel_array;\n};\n\n \nstruct ccs_pll_branch_limits_fr {\n\tu16 min_pre_pll_clk_div;\n\tu16 max_pre_pll_clk_div;\n\tu32 min_pll_ip_clk_freq_hz;\n\tu32 max_pll_ip_clk_freq_hz;\n\tu16 min_pll_multiplier;\n\tu16 max_pll_multiplier;\n\tu32 min_pll_op_clk_freq_hz;\n\tu32 max_pll_op_clk_freq_hz;\n};\n\n \nstruct ccs_pll_branch_limits_bk {\n\tu16 min_sys_clk_div;\n\tu16 max_sys_clk_div;\n\tu32 min_sys_clk_freq_hz;\n\tu32 max_sys_clk_freq_hz;\n\tu16 min_pix_clk_div;\n\tu16 max_pix_clk_div;\n\tu32 min_pix_clk_freq_hz;\n\tu32 max_pix_clk_freq_hz;\n};\n\n \nstruct ccs_pll_limits {\n\t \n\tu32 min_ext_clk_freq_hz;\n\tu32 max_ext_clk_freq_hz;\n\n\tstruct ccs_pll_branch_limits_fr vt_fr;\n\tstruct ccs_pll_branch_limits_bk vt_bk;\n\tstruct ccs_pll_branch_limits_fr op_fr;\n\tstruct ccs_pll_branch_limits_bk op_bk;\n\n\t \n\tu32 min_line_length_pck_bin;\n\tu32 min_line_length_pck;\n};\n\nstruct device;\n\n \nint ccs_pll_calculate(struct device *dev, const struct ccs_pll_limits *limits,\n\t\t      struct ccs_pll *pll);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}