// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module layer8 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        corr7_out_V_valid_V_dout,
        corr7_out_V_valid_V_empty_n,
        corr7_out_V_valid_V_read,
        corr7_out_V_data_V_dout,
        corr7_out_V_data_V_empty_n,
        corr7_out_V_data_V_read,
        corr7_out_V_keep_V_dout,
        corr7_out_V_keep_V_empty_n,
        corr7_out_V_keep_V_read,
        corr7_out_V_user_V_dout,
        corr7_out_V_user_V_empty_n,
        corr7_out_V_user_V_read,
        corr7_out_V_last_V_dout,
        corr7_out_V_last_V_empty_n,
        corr7_out_V_last_V_read,
        corr7_out_V_id_V_dout,
        corr7_out_V_id_V_empty_n,
        corr7_out_V_id_V_read,
        corr7_out_V_dest_V_dout,
        corr7_out_V_dest_V_empty_n,
        corr7_out_V_dest_V_read,
        corr8_out_V_valid_V_din,
        corr8_out_V_valid_V_full_n,
        corr8_out_V_valid_V_write,
        corr8_out_V_data_V_din,
        corr8_out_V_data_V_full_n,
        corr8_out_V_data_V_write,
        corr8_out_V_keep_V_din,
        corr8_out_V_keep_V_full_n,
        corr8_out_V_keep_V_write,
        corr8_out_V_user_V_din,
        corr8_out_V_user_V_full_n,
        corr8_out_V_user_V_write,
        corr8_out_V_last_V_din,
        corr8_out_V_last_V_full_n,
        corr8_out_V_last_V_write,
        corr8_out_V_id_V_din,
        corr8_out_V_id_V_full_n,
        corr8_out_V_id_V_write,
        corr8_out_V_dest_V_din,
        corr8_out_V_dest_V_full_n,
        corr8_out_V_dest_V_write
);

parameter    ap_ST_fsm_state1 = 54'd1;
parameter    ap_ST_fsm_state2 = 54'd2;
parameter    ap_ST_fsm_state3 = 54'd4;
parameter    ap_ST_fsm_state4 = 54'd8;
parameter    ap_ST_fsm_state5 = 54'd16;
parameter    ap_ST_fsm_state6 = 54'd32;
parameter    ap_ST_fsm_state7 = 54'd64;
parameter    ap_ST_fsm_state8 = 54'd128;
parameter    ap_ST_fsm_state9 = 54'd256;
parameter    ap_ST_fsm_state10 = 54'd512;
parameter    ap_ST_fsm_state11 = 54'd1024;
parameter    ap_ST_fsm_state12 = 54'd2048;
parameter    ap_ST_fsm_state13 = 54'd4096;
parameter    ap_ST_fsm_state14 = 54'd8192;
parameter    ap_ST_fsm_state15 = 54'd16384;
parameter    ap_ST_fsm_state16 = 54'd32768;
parameter    ap_ST_fsm_state17 = 54'd65536;
parameter    ap_ST_fsm_state18 = 54'd131072;
parameter    ap_ST_fsm_state19 = 54'd262144;
parameter    ap_ST_fsm_state20 = 54'd524288;
parameter    ap_ST_fsm_state21 = 54'd1048576;
parameter    ap_ST_fsm_state22 = 54'd2097152;
parameter    ap_ST_fsm_state23 = 54'd4194304;
parameter    ap_ST_fsm_state24 = 54'd8388608;
parameter    ap_ST_fsm_state25 = 54'd16777216;
parameter    ap_ST_fsm_state26 = 54'd33554432;
parameter    ap_ST_fsm_state27 = 54'd67108864;
parameter    ap_ST_fsm_state28 = 54'd134217728;
parameter    ap_ST_fsm_state29 = 54'd268435456;
parameter    ap_ST_fsm_state30 = 54'd536870912;
parameter    ap_ST_fsm_state31 = 54'd1073741824;
parameter    ap_ST_fsm_state32 = 54'd2147483648;
parameter    ap_ST_fsm_state33 = 54'd4294967296;
parameter    ap_ST_fsm_state34 = 54'd8589934592;
parameter    ap_ST_fsm_state35 = 54'd17179869184;
parameter    ap_ST_fsm_state36 = 54'd34359738368;
parameter    ap_ST_fsm_state37 = 54'd68719476736;
parameter    ap_ST_fsm_state38 = 54'd137438953472;
parameter    ap_ST_fsm_state39 = 54'd274877906944;
parameter    ap_ST_fsm_state40 = 54'd549755813888;
parameter    ap_ST_fsm_state41 = 54'd1099511627776;
parameter    ap_ST_fsm_state42 = 54'd2199023255552;
parameter    ap_ST_fsm_state43 = 54'd4398046511104;
parameter    ap_ST_fsm_state44 = 54'd8796093022208;
parameter    ap_ST_fsm_state45 = 54'd17592186044416;
parameter    ap_ST_fsm_state46 = 54'd35184372088832;
parameter    ap_ST_fsm_state47 = 54'd70368744177664;
parameter    ap_ST_fsm_state48 = 54'd140737488355328;
parameter    ap_ST_fsm_state49 = 54'd281474976710656;
parameter    ap_ST_fsm_state50 = 54'd562949953421312;
parameter    ap_ST_fsm_state51 = 54'd1125899906842624;
parameter    ap_ST_fsm_state52 = 54'd2251799813685248;
parameter    ap_ST_fsm_state53 = 54'd4503599627370496;
parameter    ap_ST_fsm_state54 = 54'd9007199254740992;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [0:0] corr7_out_V_valid_V_dout;
input   corr7_out_V_valid_V_empty_n;
output   corr7_out_V_valid_V_read;
input  [11:0] corr7_out_V_data_V_dout;
input   corr7_out_V_data_V_empty_n;
output   corr7_out_V_data_V_read;
input  [3:0] corr7_out_V_keep_V_dout;
input   corr7_out_V_keep_V_empty_n;
output   corr7_out_V_keep_V_read;
input  [0:0] corr7_out_V_user_V_dout;
input   corr7_out_V_user_V_empty_n;
output   corr7_out_V_user_V_read;
input  [0:0] corr7_out_V_last_V_dout;
input   corr7_out_V_last_V_empty_n;
output   corr7_out_V_last_V_read;
input  [0:0] corr7_out_V_id_V_dout;
input   corr7_out_V_id_V_empty_n;
output   corr7_out_V_id_V_read;
input  [0:0] corr7_out_V_dest_V_dout;
input   corr7_out_V_dest_V_empty_n;
output   corr7_out_V_dest_V_read;
output  [0:0] corr8_out_V_valid_V_din;
input   corr8_out_V_valid_V_full_n;
output   corr8_out_V_valid_V_write;
output  [11:0] corr8_out_V_data_V_din;
input   corr8_out_V_data_V_full_n;
output   corr8_out_V_data_V_write;
output  [3:0] corr8_out_V_keep_V_din;
input   corr8_out_V_keep_V_full_n;
output   corr8_out_V_keep_V_write;
output  [0:0] corr8_out_V_user_V_din;
input   corr8_out_V_user_V_full_n;
output   corr8_out_V_user_V_write;
output  [0:0] corr8_out_V_last_V_din;
input   corr8_out_V_last_V_full_n;
output   corr8_out_V_last_V_write;
output  [0:0] corr8_out_V_id_V_din;
input   corr8_out_V_id_V_full_n;
output   corr8_out_V_id_V_write;
output  [0:0] corr8_out_V_dest_V_din;
input   corr8_out_V_dest_V_full_n;
output   corr8_out_V_dest_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg corr7_out_V_valid_V_read;
reg corr7_out_V_data_V_read;
reg corr7_out_V_keep_V_read;
reg corr7_out_V_user_V_read;
reg corr7_out_V_last_V_read;
reg corr7_out_V_id_V_read;
reg corr7_out_V_dest_V_read;
reg[0:0] corr8_out_V_valid_V_din;
reg corr8_out_V_valid_V_write;
reg[11:0] corr8_out_V_data_V_din;
reg corr8_out_V_data_V_write;
reg corr8_out_V_keep_V_write;
reg[0:0] corr8_out_V_user_V_din;
reg corr8_out_V_user_V_write;
reg[0:0] corr8_out_V_last_V_din;
reg corr8_out_V_last_V_write;
reg[0:0] corr8_out_V_id_V_din;
reg corr8_out_V_id_V_write;
reg[0:0] corr8_out_V_dest_V_din;
reg corr8_out_V_dest_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [53:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [12:0] weights_layer8_V_0_address0;
reg    weights_layer8_V_0_ce0;
wire   [3:0] weights_layer8_V_0_q0;
reg    corr7_out_V_valid_V_blk_n;
wire    ap_CS_fsm_state19;
wire   [0:0] icmp_ln1113_fu_2760_p2;
wire    ap_CS_fsm_state21;
wire   [0:0] icmp_ln1132_fu_2894_p2;
reg    corr7_out_V_data_V_blk_n;
reg    corr7_out_V_keep_V_blk_n;
reg    corr7_out_V_user_V_blk_n;
reg    corr7_out_V_last_V_blk_n;
reg    corr7_out_V_id_V_blk_n;
reg    corr7_out_V_dest_V_blk_n;
reg    corr8_out_V_valid_V_blk_n;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state54;
reg    corr8_out_V_data_V_blk_n;
reg    corr8_out_V_keep_V_blk_n;
reg    corr8_out_V_user_V_blk_n;
reg    corr8_out_V_last_V_blk_n;
reg    corr8_out_V_id_V_blk_n;
reg    corr8_out_V_dest_V_blk_n;
wire   [3:0] img_channel_keep_V_q0;
reg   [3:0] reg_2204;
wire    ap_CS_fsm_state48;
wire   [3:0] img_channel_keep_V_q1;
wire    ap_CS_fsm_state52;
reg    ap_block_state1;
wire   [0:0] icmp_ln1073_fu_2210_p2;
wire    ap_CS_fsm_state2;
wire   [6:0] row_idx_fu_2216_p2;
reg   [6:0] row_idx_reg_3901;
wire   [7:0] add_ln1089_fu_2228_p2;
wire    ap_CS_fsm_state3;
wire   [7:0] add_ln1089_1_fu_2245_p2;
wire    ap_CS_fsm_state5;
wire   [7:0] add_ln1089_2_fu_2262_p2;
wire    ap_CS_fsm_state7;
wire   [7:0] add_ln1089_3_fu_2279_p2;
wire    ap_CS_fsm_state9;
wire   [7:0] add_ln1089_4_fu_2296_p2;
wire    ap_CS_fsm_state11;
wire   [7:0] add_ln1089_5_fu_2313_p2;
wire    ap_CS_fsm_state13;
wire   [0:0] icmp_ln1099_fu_2324_p2;
reg   [0:0] icmp_ln1099_reg_3954;
wire    ap_CS_fsm_state14;
wire  signed [14:0] sext_ln321_fu_2366_p1;
reg  signed [14:0] sext_ln321_reg_3958;
wire   [0:0] icmp_ln1129_fu_2370_p2;
reg   [0:0] icmp_ln1129_reg_3964;
wire   [0:0] and_ln1148_fu_2398_p2;
reg   [0:0] and_ln1148_reg_3968;
wire   [0:0] or_ln1110_fu_2426_p2;
reg   [0:0] or_ln1110_reg_3972;
wire   [0:0] or_ln1129_fu_2432_p2;
reg   [0:0] or_ln1129_reg_3976;
wire   [5:0] current_input_channe_1_fu_2444_p2;
reg   [5:0] current_input_channe_1_reg_3983;
wire    ap_CS_fsm_state15;
wire   [10:0] zext_ln1101_fu_2450_p1;
reg   [10:0] zext_ln1101_reg_3988;
wire   [0:0] icmp_ln1096_fu_2438_p2;
wire   [0:0] grp_fu_2156_p2;
reg   [0:0] icmp_ln1165_reg_3994;
wire   [0:0] icmp_ln1187_fu_2454_p2;
reg   [0:0] icmp_ln1187_reg_3998;
wire   [0:0] icmp_ln1228_fu_2460_p2;
reg   [0:0] icmp_ln1228_reg_4002;
wire   [2:0] filter_line_fu_2472_p2;
reg   [2:0] filter_line_reg_4010;
wire    ap_CS_fsm_state16;
wire   [15:0] add_ln321_1_fu_2541_p2;
reg   [15:0] add_ln321_1_reg_4015;
wire   [0:0] icmp_ln1101_fu_2466_p2;
wire   [15:0] add_ln321_3_fu_2610_p2;
reg   [15:0] add_ln321_3_reg_4020;
wire   [15:0] add_ln321_5_fu_2645_p2;
reg   [15:0] add_ln321_5_reg_4025;
reg   [14:0] img_channel_valid_V_3_reg_4030;
reg   [14:0] img_channel_valid_V_4_reg_4035;
reg   [14:0] img_channel_valid_V_5_reg_4040;
reg   [14:0] img_channel_valid_V_6_reg_4045;
reg   [14:0] img_channel_data_V_a_2_reg_4050;
reg   [14:0] img_channel_data_V_a_3_reg_4055;
reg   [14:0] img_channel_data_V_a_4_reg_4060;
reg   [14:0] img_channel_data_V_a_5_reg_4065;
reg   [14:0] img_channel_keep_V_a_2_reg_4070;
reg   [14:0] img_channel_keep_V_a_3_reg_4075;
reg   [14:0] img_channel_keep_V_a_4_reg_4080;
reg   [14:0] img_channel_keep_V_a_5_reg_4085;
reg   [14:0] img_channel_user_V_a_2_reg_4090;
reg   [14:0] img_channel_user_V_a_3_reg_4095;
reg   [14:0] img_channel_user_V_a_4_reg_4100;
reg   [14:0] img_channel_user_V_a_5_reg_4105;
reg   [14:0] img_channel_last_V_a_2_reg_4110;
reg   [14:0] img_channel_last_V_a_3_reg_4115;
reg   [14:0] img_channel_last_V_a_4_reg_4120;
reg   [14:0] img_channel_last_V_a_5_reg_4125;
reg   [14:0] img_channel_id_V_add_2_reg_4130;
reg   [14:0] img_channel_id_V_add_3_reg_4135;
reg   [14:0] img_channel_id_V_add_4_reg_4140;
reg   [14:0] img_channel_id_V_add_5_reg_4145;
reg   [14:0] img_channel_dest_V_a_2_reg_4150;
reg   [14:0] img_channel_dest_V_a_3_reg_4155;
reg   [14:0] img_channel_dest_V_a_4_reg_4160;
reg   [14:0] img_channel_dest_V_a_5_reg_4165;
wire   [6:0] index_input_element_fu_2719_p2;
reg   [6:0] index_input_element_reg_4173;
wire    ap_CS_fsm_state17;
wire   [0:0] icmp_ln1103_fu_2713_p2;
wire   [15:0] add_ln321_9_fu_2745_p2;
reg   [15:0] add_ln321_9_reg_4183;
wire   [6:0] index_input_element_1_fu_2786_p2;
wire    io_acc_block_signal_op363;
reg    ap_block_state19;
wire   [14:0] add_ln321_12_fu_2826_p2;
reg   [14:0] add_ln321_12_reg_4226;
wire    ap_CS_fsm_state20;
reg   [14:0] img_channel_valid_V_10_reg_4231;
reg   [14:0] img_channel_valid_V_11_reg_4236;
reg   [14:0] img_channel_valid_V_12_reg_4241;
reg   [14:0] img_channel_valid_V_13_reg_4246;
reg   [14:0] img_channel_data_V_a_7_reg_4251;
reg   [14:0] img_channel_data_V_a_8_reg_4256;
reg   [14:0] img_channel_data_V_a_9_reg_4261;
reg   [14:0] img_channel_data_V_a_10_reg_4266;
reg   [14:0] img_channel_keep_V_a_7_reg_4271;
reg   [14:0] img_channel_keep_V_a_8_reg_4276;
reg   [14:0] img_channel_keep_V_a_9_reg_4281;
reg   [14:0] img_channel_keep_V_a_10_reg_4286;
reg   [14:0] img_channel_user_V_a_7_reg_4291;
reg   [14:0] img_channel_user_V_a_8_reg_4296;
reg   [14:0] img_channel_user_V_a_9_reg_4301;
reg   [14:0] img_channel_user_V_a_10_reg_4306;
reg   [14:0] img_channel_last_V_a_7_reg_4311;
reg   [14:0] img_channel_last_V_a_8_reg_4316;
reg   [14:0] img_channel_last_V_a_9_reg_4321;
reg   [14:0] img_channel_last_V_a_10_reg_4326;
reg   [14:0] img_channel_id_V_add_7_reg_4331;
reg   [14:0] img_channel_id_V_add_8_reg_4336;
reg   [14:0] img_channel_id_V_add_9_reg_4341;
reg   [14:0] img_channel_id_V_add_10_reg_4346;
reg   [14:0] img_channel_dest_V_a_7_reg_4351;
reg   [14:0] img_channel_dest_V_a_8_reg_4356;
reg   [14:0] img_channel_dest_V_a_9_reg_4361;
reg   [14:0] img_channel_dest_V_a_10_reg_4366;
wire   [6:0] index_input_element_2_fu_2920_p2;
wire    io_acc_block_signal_op481;
reg    ap_block_state21;
wire   [12:0] add_ln321_19_fu_2954_p2;
reg   [12:0] add_ln321_19_reg_4379;
wire    ap_CS_fsm_state22;
wire   [15:0] add_ln321_21_fu_2985_p2;
reg   [15:0] add_ln321_21_reg_4384;
wire   [6:0] index_input_element_3_fu_2997_p2;
reg   [6:0] index_input_element_3_reg_4392;
wire    ap_CS_fsm_state23;
wire   [0:0] icmp_ln1150_fu_2991_p2;
wire   [15:0] add_ln321_23_fu_3027_p2;
reg   [15:0] add_ln321_23_reg_4402;
wire   [13:0] add_ln321_25_fu_3070_p2;
reg   [13:0] add_ln321_25_reg_4437;
wire   [14:0] add_ln321_26_fu_3076_p2;
reg   [14:0] add_ln321_26_reg_4442;
wire   [6:0] index_input_element_4_fu_3098_p2;
reg   [6:0] index_input_element_4_reg_4450;
wire    ap_CS_fsm_state25;
wire   [0:0] icmp_ln1158_fu_3092_p2;
wire   [14:0] add_ln321_28_fu_3128_p2;
reg   [14:0] add_ln321_28_reg_4460;
wire   [5:0] add_ln1169_fu_3149_p2;
reg   [5:0] add_ln1169_reg_4498;
wire    ap_CS_fsm_state27;
wire   [13:0] zext_ln1171_fu_3155_p1;
reg   [13:0] zext_ln1171_reg_4503;
wire   [0:0] icmp_ln1169_fu_3143_p2;
wire   [10:0] zext_ln1171_1_fu_3159_p1;
reg   [10:0] zext_ln1171_1_reg_4508;
wire   [6:0] add_ln1171_fu_3169_p2;
reg   [6:0] add_ln1171_reg_4516;
wire    ap_CS_fsm_state28;
wire   [0:0] icmp_ln1171_fu_3163_p2;
wire   [2:0] add_ln1177_fu_3231_p2;
reg   [2:0] add_ln1177_reg_4529;
wire    ap_CS_fsm_state30;
wire   [9:0] add_ln203_1_fu_3261_p2;
reg   [9:0] add_ln203_1_reg_4534;
wire   [0:0] icmp_ln1177_fu_3225_p2;
wire   [15:0] add_ln203_3_fu_3318_p2;
reg   [15:0] add_ln203_3_reg_4539;
wire   [6:0] add_ln1179_fu_3330_p2;
reg   [6:0] add_ln1179_reg_4547;
wire    ap_CS_fsm_state31;
wire   [9:0] add_ln203_4_fu_3344_p2;
reg   [9:0] add_ln203_4_reg_4552;
wire   [0:0] icmp_ln1179_fu_3324_p2;
wire   [2:0] add_ln1203_fu_3373_p2;
reg   [2:0] add_ln1203_reg_4565;
wire    ap_CS_fsm_state34;
wire   [10:0] zext_ln1207_fu_3387_p1;
reg   [10:0] zext_ln1207_reg_4570;
wire   [0:0] icmp_ln1203_fu_3367_p2;
wire   [10:0] mul_ln203_1_fu_3401_p2;
reg   [10:0] mul_ln203_1_reg_4576;
wire   [1:0] add_ln1189_fu_3417_p2;
reg   [1:0] add_ln1189_reg_4584;
wire   [9:0] zext_ln1193_fu_3431_p1;
reg   [9:0] zext_ln1193_reg_4589;
wire   [0:0] icmp_ln1189_fu_3411_p2;
wire   [10:0] mul_ln203_fu_3445_p2;
reg   [10:0] mul_ln203_reg_4595;
wire    ap_CS_fsm_state35;
wire   [0:0] icmp_ln1205_fu_3451_p2;
wire   [7:0] add_ln1205_fu_3491_p2;
wire    ap_CS_fsm_state36;
wire   [7:0] add_ln1209_fu_3503_p2;
reg   [7:0] add_ln1209_reg_4616;
wire    ap_CS_fsm_state37;
wire   [0:0] icmp_ln1209_fu_3497_p2;
reg   [6:0] out_layer_0_data_V_3_reg_4626;
reg   [6:0] out_layer_1_data_V_3_reg_4631;
reg   [6:0] out_layer_2_data_V_3_reg_4636;
reg   [6:0] out_layer_3_data_V_3_reg_4641;
reg   [6:0] out_layer_4_data_V_3_reg_4646;
reg   [6:0] out_layer_5_data_V_3_reg_4651;
wire   [11:0] add_ln703_fu_3551_p2;
reg   [11:0] add_ln703_reg_4656;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state40;
wire   [0:0] icmp_ln1191_fu_3557_p2;
wire   [0:0] trunc_ln1265_1_fu_3577_p1;
reg   [0:0] trunc_ln1265_1_reg_4674;
wire   [7:0] add_ln1191_fu_3601_p2;
wire    ap_CS_fsm_state41;
wire   [7:0] add_ln1195_fu_3613_p2;
reg   [7:0] add_ln1195_reg_4687;
wire    ap_CS_fsm_state42;
wire   [0:0] icmp_ln1195_fu_3607_p2;
reg   [6:0] out_layer_0_data_V_5_reg_4697;
reg   [6:0] out_layer_1_data_V_5_reg_4702;
wire   [2:0] add_ln1238_fu_3660_p2;
reg   [2:0] add_ln1238_reg_4710;
wire    ap_CS_fsm_state44;
wire   [1:0] add_ln1224_fu_3672_p2;
reg   [1:0] add_ln1224_reg_4718;
wire   [12:0] mul_ln321_fu_3682_p2;
reg   [12:0] mul_ln321_reg_4723;
wire   [0:0] icmp_ln1218_fu_3666_p2;
wire   [0:0] trunc_ln1265_fu_3694_p1;
reg   [0:0] trunc_ln1265_reg_4728;
wire   [0:0] and_ln1228_fu_3698_p2;
reg   [0:0] and_ln1228_reg_4735;
wire   [5:0] trunc_ln1240_fu_3703_p1;
reg   [5:0] trunc_ln1240_reg_4740;
wire    ap_CS_fsm_state45;
wire   [7:0] add_ln1240_fu_3713_p2;
reg   [7:0] add_ln1240_reg_4748;
wire   [63:0] zext_ln1242_fu_3719_p1;
reg   [63:0] zext_ln1242_reg_4753;
wire   [0:0] icmp_ln1240_fu_3707_p2;
reg   [6:0] out_layer_0_data_V_1_reg_4765;
reg   [6:0] out_layer_1_data_V_1_reg_4770;
reg   [6:0] out_layer_2_data_V_1_reg_4775;
reg   [6:0] out_layer_3_data_V_1_reg_4780;
reg   [6:0] out_layer_4_data_V_1_reg_4785;
reg   [6:0] out_layer_5_data_V_1_reg_4790;
reg   [6:0] out_layer_0_valid_V_1_reg_4795;
wire    ap_CS_fsm_state46;
reg   [6:0] out_layer_1_valid_V_1_reg_4800;
reg   [6:0] out_layer_2_valid_V_1_reg_4805;
reg   [6:0] out_layer_3_valid_V_1_reg_4810;
reg   [6:0] out_layer_4_valid_V_1_reg_4815;
reg   [6:0] out_layer_5_valid_V_1_reg_4820;
wire   [11:0] tmp_data_V_2_fu_3747_p2;
reg   [11:0] tmp_data_V_2_reg_4825;
wire    ap_CS_fsm_state47;
reg   [6:0] out_layer_0_0_user_2_reg_4856;
reg   [6:0] out_layer_1_0_user_1_reg_4861;
wire   [0:0] img_channel_dest_V_q0;
reg   [0:0] tmp_dest_V_2_reg_4866;
wire   [0:0] img_channel_id_V_q0;
reg   [0:0] tmp_id_V_2_reg_4871;
wire   [0:0] img_channel_last_V_q0;
reg   [0:0] tmp_last_V_2_reg_4876;
wire   [5:0] trunc_ln1220_fu_3803_p1;
reg   [5:0] trunc_ln1220_reg_4881;
wire    ap_CS_fsm_state50;
wire   [7:0] add_ln1220_fu_3813_p2;
reg   [7:0] add_ln1220_reg_4889;
wire   [63:0] zext_ln1222_fu_3819_p1;
reg   [63:0] zext_ln1222_reg_4894;
wire   [0:0] icmp_ln1220_fu_3807_p2;
reg   [6:0] out_layer_0_data_V_7_reg_4904;
reg   [6:0] out_layer_1_data_V_7_reg_4909;
reg   [6:0] out_layer_0_valid_V_4_reg_4914;
wire    ap_CS_fsm_state51;
reg   [6:0] out_layer_1_valid_V_4_reg_4919;
wire   [11:0] tmp_data_V_3_fu_3832_p2;
reg   [11:0] tmp_data_V_3_reg_4924;
wire   [0:0] and_ln1228_1_fu_3872_p2;
reg   [0:0] and_ln1228_1_reg_4949;
wire   [0:0] img_channel_dest_V_q1;
reg   [0:0] tmp_dest_V_3_reg_4953;
wire   [0:0] img_channel_id_V_q1;
reg   [0:0] tmp_id_V_3_reg_4958;
wire   [0:0] img_channel_last_V_q1;
reg   [0:0] tmp_last_V_3_reg_4963;
wire   [0:0] tmp_valid_V_3_fu_3877_p3;
reg   [0:0] tmp_valid_V_3_reg_4968;
wire    ap_CS_fsm_state53;
wire   [6:0] out_layer_0_0_user_3_gep_fu_1808_p3;
wire   [6:0] out_layer_1_0_user_2_gep_fu_1814_p3;
reg   [6:0] subfilter_layer_V_address0;
reg    subfilter_layer_V_ce0;
reg    subfilter_layer_V_we0;
wire   [4:0] subfilter_layer_V_d0;
wire   [4:0] subfilter_layer_V_q0;
reg   [9:0] decorrelate_img_V_address0;
reg    decorrelate_img_V_ce0;
reg    decorrelate_img_V_we0;
wire   [11:0] decorrelate_img_V_q0;
reg   [8:0] decorr_temp_V_address0;
reg    decorr_temp_V_ce0;
reg    decorr_temp_V_we0;
wire   [11:0] decorr_temp_V_q0;
reg   [14:0] img_channel_valid_V_address0;
reg    img_channel_valid_V_ce0;
reg    img_channel_valid_V_we0;
reg   [0:0] img_channel_valid_V_d0;
wire   [0:0] img_channel_valid_V_q0;
reg   [14:0] img_channel_valid_V_address1;
reg    img_channel_valid_V_ce1;
reg    img_channel_valid_V_we1;
reg   [0:0] img_channel_valid_V_d1;
wire   [0:0] img_channel_valid_V_q1;
reg   [14:0] img_channel_data_V_address0;
reg    img_channel_data_V_ce0;
reg    img_channel_data_V_we0;
reg   [11:0] img_channel_data_V_d0;
wire   [11:0] img_channel_data_V_q0;
reg   [14:0] img_channel_data_V_address1;
reg    img_channel_data_V_ce1;
reg    img_channel_data_V_we1;
reg   [11:0] img_channel_data_V_d1;
wire   [11:0] img_channel_data_V_q1;
reg   [14:0] img_channel_keep_V_address0;
reg    img_channel_keep_V_ce0;
reg    img_channel_keep_V_we0;
reg   [3:0] img_channel_keep_V_d0;
reg   [14:0] img_channel_keep_V_address1;
reg    img_channel_keep_V_ce1;
reg    img_channel_keep_V_we1;
reg   [3:0] img_channel_keep_V_d1;
reg   [14:0] img_channel_user_V_address0;
reg    img_channel_user_V_ce0;
reg    img_channel_user_V_we0;
reg   [0:0] img_channel_user_V_d0;
wire   [0:0] img_channel_user_V_q0;
reg   [14:0] img_channel_user_V_address1;
reg    img_channel_user_V_ce1;
reg    img_channel_user_V_we1;
reg   [0:0] img_channel_user_V_d1;
wire   [0:0] img_channel_user_V_q1;
reg   [14:0] img_channel_last_V_address0;
reg    img_channel_last_V_ce0;
reg    img_channel_last_V_we0;
reg   [0:0] img_channel_last_V_d0;
reg   [14:0] img_channel_last_V_address1;
reg    img_channel_last_V_ce1;
reg    img_channel_last_V_we1;
reg   [0:0] img_channel_last_V_d1;
reg   [14:0] img_channel_id_V_address0;
reg    img_channel_id_V_ce0;
reg    img_channel_id_V_we0;
reg   [0:0] img_channel_id_V_d0;
reg   [14:0] img_channel_id_V_address1;
reg    img_channel_id_V_ce1;
reg    img_channel_id_V_we1;
reg   [0:0] img_channel_id_V_d1;
reg   [14:0] img_channel_dest_V_address0;
reg    img_channel_dest_V_ce0;
reg    img_channel_dest_V_we0;
reg   [0:0] img_channel_dest_V_d0;
reg   [14:0] img_channel_dest_V_address1;
reg    img_channel_dest_V_ce1;
reg    img_channel_dest_V_we1;
reg   [0:0] img_channel_dest_V_d1;
reg   [11:0] expanded_channel_address0;
reg    expanded_channel_ce0;
reg    expanded_channel_we0;
wire   [11:0] expanded_channel_q0;
reg    expanded_channel_ce1;
reg    expanded_channel_we1;
wire   [11:0] expanded_channel_q1;
reg   [6:0] out_layer_0_valid_V_address0;
reg    out_layer_0_valid_V_ce0;
wire   [0:0] out_layer_0_valid_V_q0;
reg   [6:0] out_layer_1_valid_V_address0;
reg    out_layer_1_valid_V_ce0;
wire   [0:0] out_layer_1_valid_V_q0;
reg    out_layer_2_valid_V_ce0;
wire   [0:0] out_layer_2_valid_V_q0;
reg    out_layer_3_valid_V_ce0;
wire   [0:0] out_layer_3_valid_V_q0;
reg    out_layer_4_valid_V_ce0;
wire   [0:0] out_layer_4_valid_V_q0;
reg    out_layer_5_valid_V_ce0;
wire   [0:0] out_layer_5_valid_V_q0;
reg   [6:0] out_layer_0_data_V_address0;
reg    out_layer_0_data_V_ce0;
reg    out_layer_0_data_V_we0;
reg   [11:0] out_layer_0_data_V_d0;
wire   [11:0] out_layer_0_data_V_q0;
reg   [6:0] out_layer_1_data_V_address0;
reg    out_layer_1_data_V_ce0;
reg    out_layer_1_data_V_we0;
reg   [11:0] out_layer_1_data_V_d0;
wire   [11:0] out_layer_1_data_V_q0;
reg   [6:0] out_layer_2_data_V_address0;
reg    out_layer_2_data_V_ce0;
reg    out_layer_2_data_V_we0;
reg   [11:0] out_layer_2_data_V_d0;
wire   [11:0] out_layer_2_data_V_q0;
reg   [6:0] out_layer_3_data_V_address0;
reg    out_layer_3_data_V_ce0;
reg    out_layer_3_data_V_we0;
reg   [11:0] out_layer_3_data_V_d0;
wire   [11:0] out_layer_3_data_V_q0;
reg   [6:0] out_layer_4_data_V_address0;
reg    out_layer_4_data_V_ce0;
reg    out_layer_4_data_V_we0;
reg   [11:0] out_layer_4_data_V_d0;
wire   [11:0] out_layer_4_data_V_q0;
reg   [6:0] out_layer_5_data_V_address0;
reg    out_layer_5_data_V_ce0;
reg    out_layer_5_data_V_we0;
reg   [11:0] out_layer_5_data_V_d0;
wire   [11:0] out_layer_5_data_V_q0;
reg   [6:0] out_layer_0_0_user_address0;
reg    out_layer_0_0_user_ce0;
reg    out_layer_0_0_user_we0;
reg   [0:0] out_layer_0_0_user_d0;
wire   [0:0] out_layer_0_0_user_q0;
reg   [6:0] out_layer_1_0_user_address0;
reg    out_layer_1_0_user_ce0;
reg    out_layer_1_0_user_we0;
wire   [0:0] out_layer_1_0_user_q0;
wire    grp_DECORRELATE_fu_2139_ap_start;
wire    grp_DECORRELATE_fu_2139_ap_done;
wire    grp_DECORRELATE_fu_2139_ap_idle;
wire    grp_DECORRELATE_fu_2139_ap_ready;
wire   [8:0] grp_DECORRELATE_fu_2139_padded_channel_V_address0;
wire    grp_DECORRELATE_fu_2139_padded_channel_V_ce0;
wire   [6:0] grp_DECORRELATE_fu_2139_filter_V_address0;
wire    grp_DECORRELATE_fu_2139_filter_V_ce0;
wire   [11:0] grp_DECORRELATE_fu_2139_expanded_channel_V_address0;
wire    grp_DECORRELATE_fu_2139_expanded_channel_V_ce0;
wire    grp_DECORRELATE_fu_2139_expanded_channel_V_we0;
wire   [11:0] grp_DECORRELATE_fu_2139_expanded_channel_V_d0;
wire   [11:0] grp_DECORRELATE_fu_2139_expanded_channel_V_address1;
wire    grp_DECORRELATE_fu_2139_expanded_channel_V_ce1;
wire    grp_DECORRELATE_fu_2139_expanded_channel_V_we1;
wire   [11:0] grp_DECORRELATE_fu_2139_expanded_channel_V_d1;
reg   [6:0] row_idx_0_reg_1822;
wire   [0:0] icmp_ln1238_fu_3654_p2;
reg   [7:0] j_0_0_0_reg_1834;
wire   [0:0] icmp_ln1089_fu_2222_p2;
reg   [7:0] j_0_0_1_reg_1845;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln1089_1_fu_2239_p2;
reg   [7:0] j_0_0_2_reg_1856;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln1089_2_fu_2256_p2;
reg   [7:0] j_0_0_3_reg_1867;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln1089_3_fu_2273_p2;
reg   [7:0] j_0_0_4_reg_1878;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln1089_4_fu_2290_p2;
reg   [7:0] j_0_0_5_reg_1889;
wire    ap_CS_fsm_state12;
wire   [0:0] icmp_ln1089_5_fu_2307_p2;
reg   [5:0] current_input_channe_reg_1900;
reg   [2:0] filter_line_0_reg_1912;
reg   [6:0] index_input_element_s_reg_1923;
wire    ap_CS_fsm_state18;
reg   [6:0] index_input_element2_reg_1934;
reg   [6:0] index_input_element3_reg_1945;
reg   [6:0] index_input_element3_1_reg_1956;
wire    ap_CS_fsm_state24;
reg   [6:0] index_input_element3_2_reg_1967;
wire    ap_CS_fsm_state26;
reg   [5:0] current_input_channe_2_reg_1978;
reg   [6:0] subfilter_element_0_s_reg_1989;
wire    ap_CS_fsm_state29;
reg   [2:0] input_line_0_0_reg_2001;
reg   [6:0] index_input_element3_3_reg_2012;
wire    ap_CS_fsm_state32;
reg   [2:0] out_row_idx40_0_0_reg_2023;
wire    ap_CS_fsm_state33;
reg   [1:0] out_row_idx_0_0_reg_2035;
reg   [7:0] output_col41_0_0_reg_2047;
reg   [7:0] index_input_element4_1_reg_2059;
wire    ap_CS_fsm_state39;
reg   [7:0] output_col_0_0_reg_2070;
reg   [7:0] index_input_element3_4_reg_2082;
wire    ap_CS_fsm_state43;
reg   [2:0] out_row_idx45_0_0_reg_2093;
reg   [1:0] out_row_idx43_0_0_reg_2105;
reg   [7:0] index_input_element4_reg_2116;
wire    io_acc_block_signal_op985;
reg   [7:0] index_input_element4_2_reg_2127;
wire    io_acc_block_signal_op1052;
reg    grp_DECORRELATE_fu_2139_ap_start_reg;
wire   [63:0] zext_ln1091_fu_2234_p1;
wire   [63:0] zext_ln1091_1_fu_2251_p1;
wire   [63:0] zext_ln1091_2_fu_2268_p1;
wire   [63:0] zext_ln1091_3_fu_2285_p1;
wire   [63:0] zext_ln1091_4_fu_2302_p1;
wire   [63:0] zext_ln1091_5_fu_2319_p1;
wire   [63:0] zext_ln321_8_fu_2668_p1;
wire   [63:0] zext_ln321_7_fu_2651_p1;
wire   [63:0] zext_ln321_9_fu_2685_p1;
wire   [63:0] zext_ln321_10_fu_2702_p1;
wire   [63:0] zext_ln321_12_fu_2734_p1;
wire   [63:0] zext_ln321_13_fu_2750_p1;
wire   [63:0] zext_ln321_16_fu_2775_p1;
wire   [63:0] zext_ln321_21_fu_2849_p1;
wire   [63:0] zext_ln321_20_fu_2832_p1;
wire   [63:0] zext_ln321_22_fu_2866_p1;
wire   [63:0] zext_ln321_23_fu_2883_p1;
wire   [63:0] zext_ln321_29_fu_2909_p1;
wire   [63:0] zext_ln321_35_fu_3016_p1;
wire   [63:0] zext_ln321_36_fu_3082_p1;
wire   [63:0] zext_ln321_43_fu_3117_p1;
wire   [63:0] zext_ln321_44_fu_3133_p1;
wire  signed [63:0] sext_ln203_fu_3210_p1;
wire   [63:0] zext_ln1173_fu_3215_p1;
wire   [63:0] zext_ln203_8_fu_3354_p1;
wire   [63:0] zext_ln203_7_fu_3359_p1;
wire   [63:0] zext_ln203_18_fu_3466_p1;
wire   [63:0] zext_ln203_16_fu_3486_p1;
wire   [63:0] zext_ln1265_3_fu_3528_p1;
wire   [63:0] zext_ln1211_fu_3509_p1;
wire   [63:0] zext_ln203_14_fu_3572_p1;
wire   [63:0] zext_ln203_12_fu_3596_p1;
wire   [63:0] zext_ln1265_1_fu_3634_p1;
wire   [63:0] zext_ln1197_fu_3619_p1;
wire   [63:0] zext_ln321_27_fu_3776_p1;
wire   [63:0] zext_ln321_25_fu_3858_p1;
wire   [0:0] tmp_valid_V_2_fu_3784_p8;
wire   [0:0] tmp_user_V_2_fu_3884_p3;
wire   [11:0] add_ln703_2_fu_3646_p2;
wire   [4:0] grp_fu_2146_p4;
wire   [12:0] tmp_13_fu_2336_p3;
wire   [9:0] tmp_15_fu_2348_p3;
wire   [13:0] zext_ln321_fu_2344_p1;
wire   [13:0] zext_ln321_1_fu_2356_p1;
wire   [13:0] sub_ln321_fu_2360_p2;
wire   [5:0] tmp_19_fu_2376_p4;
wire   [0:0] icmp_ln1148_fu_2386_p2;
wire   [0:0] icmp_ln1148_1_fu_2392_p2;
wire   [5:0] tmp_22_fu_2404_p4;
wire   [0:0] icmp_ln1110_1_fu_2414_p2;
wire   [0:0] icmp_ln1110_fu_2330_p2;
wire   [0:0] and_ln1110_fu_2420_p2;
wire   [8:0] tmp_16_fu_2478_p3;
wire   [5:0] tmp_17_fu_2490_p3;
wire   [9:0] zext_ln321_2_fu_2486_p1;
wire   [9:0] zext_ln321_3_fu_2498_p1;
wire   [9:0] sub_ln321_1_fu_2502_p2;
wire  signed [10:0] sext_ln321_1_fu_2508_p1;
wire   [10:0] add_ln321_fu_2512_p2;
wire   [9:0] trunc_ln321_fu_2517_p1;
wire   [11:0] tmp_26_fu_2529_p3;
wire  signed [15:0] sext_ln321_2_fu_2537_p1;
wire   [15:0] p_shl_cast_fu_2521_p3;
wire   [8:0] tmp_20_fu_2547_p3;
wire   [5:0] tmp_21_fu_2559_p3;
wire   [9:0] zext_ln321_4_fu_2555_p1;
wire   [9:0] zext_ln321_5_fu_2567_p1;
wire   [9:0] sub_ln321_2_fu_2571_p2;
wire  signed [10:0] sext_ln321_3_fu_2577_p1;
wire   [10:0] add_ln321_2_fu_2581_p2;
wire   [9:0] trunc_ln321_1_fu_2586_p1;
wire   [11:0] tmp_27_fu_2598_p3;
wire  signed [15:0] sext_ln321_4_fu_2606_p1;
wire   [15:0] p_shl2_cast_fu_2590_p3;
wire   [14:0] zext_ln321_6_fu_2616_p1;
wire   [14:0] add_ln321_4_fu_2620_p2;
wire   [9:0] trunc_ln321_2_fu_2625_p1;
wire   [15:0] p_shl4_cast_fu_2629_p3;
wire   [15:0] p_shl5_cast_fu_2637_p3;
wire   [15:0] or_ln321_fu_2662_p2;
wire   [15:0] add_ln321_6_fu_2679_p2;
wire   [15:0] add_ln321_7_fu_2696_p2;
wire   [15:0] zext_ln321_11_fu_2725_p1;
wire   [15:0] add_ln321_8_fu_2729_p2;
wire   [15:0] zext_ln321_15_fu_2766_p1;
wire   [15:0] add_ln321_10_fu_2770_p2;
wire   [11:0] tmp_32_fu_2792_p3;
wire   [6:0] tmp_33_fu_2804_p3;
wire   [12:0] zext_ln321_18_fu_2812_p1;
wire   [12:0] zext_ln321_17_fu_2800_p1;
wire   [12:0] add_ln321_11_fu_2816_p2;
wire   [14:0] zext_ln321_19_fu_2822_p1;
wire   [14:0] add_ln321_13_fu_2843_p2;
wire   [14:0] add_ln321_14_fu_2860_p2;
wire   [14:0] add_ln321_15_fu_2877_p2;
wire   [14:0] zext_ln321_28_fu_2900_p1;
wire   [14:0] add_ln321_18_fu_2904_p2;
wire   [11:0] tmp_36_fu_2930_p3;
wire   [6:0] tmp_37_fu_2942_p3;
wire   [12:0] zext_ln321_31_fu_2938_p1;
wire   [12:0] zext_ln321_32_fu_2950_p1;
wire   [14:0] zext_ln321_30_fu_2926_p1;
wire   [14:0] add_ln321_20_fu_2960_p2;
wire   [9:0] trunc_ln321_3_fu_2965_p1;
wire   [15:0] p_shl8_cast_fu_2969_p3;
wire   [15:0] p_shl9_cast_fu_2977_p3;
wire   [12:0] zext_ln321_34_fu_3007_p1;
wire   [12:0] add_ln321_22_fu_3011_p2;
wire   [15:0] zext_ln321_33_fu_3003_p1;
wire   [11:0] tmp_38_fu_3032_p3;
wire   [6:0] tmp_39_fu_3044_p3;
wire   [12:0] zext_ln321_38_fu_3052_p1;
wire   [12:0] zext_ln321_37_fu_3040_p1;
wire   [12:0] add_ln321_24_fu_3056_p2;
wire   [13:0] zext_ln321_40_fu_3066_p1;
wire   [14:0] zext_ln321_39_fu_3062_p1;
wire   [13:0] zext_ln321_42_fu_3108_p1;
wire   [13:0] add_ln321_27_fu_3112_p2;
wire   [14:0] zext_ln321_41_fu_3104_p1;
wire   [12:0] tmp_24_fu_3175_p3;
wire   [9:0] tmp_25_fu_3187_p3;
wire   [13:0] zext_ln203_fu_3183_p1;
wire   [13:0] zext_ln203_1_fu_3195_p1;
wire   [13:0] sub_ln203_fu_3199_p2;
wire   [13:0] add_ln203_fu_3205_p2;
wire   [8:0] tmp_28_fu_3237_p3;
wire   [3:0] tmp_29_fu_3249_p3;
wire   [9:0] zext_ln203_3_fu_3257_p1;
wire   [9:0] zext_ln203_2_fu_3245_p1;
wire   [5:0] tmp_30_fu_3267_p3;
wire   [9:0] zext_ln203_4_fu_3275_p1;
wire   [9:0] sub_ln203_1_fu_3279_p2;
wire  signed [10:0] sext_ln203_2_fu_3285_p1;
wire   [10:0] add_ln203_2_fu_3289_p2;
wire   [9:0] trunc_ln203_fu_3294_p1;
wire   [11:0] tmp_31_fu_3306_p3;
wire  signed [15:0] sext_ln203_3_fu_3314_p1;
wire   [15:0] p_shl6_cast_fu_3298_p3;
wire   [9:0] zext_ln203_6_fu_3340_p1;
wire   [15:0] zext_ln203_5_fu_3336_p1;
wire   [15:0] add_ln203_5_fu_3349_p2;
wire   [9:0] tmp_35_fu_3379_p3;
wire   [3:0] zext_ln1203_fu_3363_p1;
wire   [3:0] add_ln1207_fu_3391_p2;
wire   [3:0] mul_ln203_1_fu_3401_p0;
wire   [8:0] tmp_34_fu_3423_p3;
wire   [3:0] zext_ln1189_fu_3407_p1;
wire   [3:0] add_ln1193_fu_3435_p2;
wire   [3:0] mul_ln203_fu_3445_p0;
wire   [10:0] zext_ln203_17_fu_3457_p1;
wire   [10:0] add_ln203_9_fu_3461_p2;
wire   [7:0] add_ln1207_1_fu_3471_p2;
wire   [10:0] zext_ln203_15_fu_3477_p1;
wire   [10:0] add_ln203_8_fu_3481_p2;
wire   [10:0] zext_ln1265_2_fu_3519_p1;
wire   [10:0] add_ln1265_1_fu_3523_p2;
wire   [11:0] tmp_14_fu_3533_p8;
wire   [10:0] zext_ln203_13_fu_3563_p1;
wire   [10:0] add_ln203_7_fu_3567_p2;
wire   [7:0] add_ln1193_1_fu_3581_p2;
wire   [9:0] zext_ln203_11_fu_3587_p1;
wire   [9:0] add_ln203_6_fu_3591_p2;
wire   [9:0] zext_ln1265_fu_3625_p1;
wire   [9:0] add_ln1265_fu_3629_p2;
wire   [11:0] select_ln1265_3_fu_3639_p3;
wire   [1:0] mul_ln321_fu_3682_p1;
wire   [0:0] icmp_ln1228_1_fu_3688_p2;
wire   [11:0] tmp_12_fu_3729_p8;
wire   [6:0] zext_ln1244_fu_3753_p1;
wire   [6:0] add_ln1244_fu_3756_p2;
wire   [9:0] zext_ln321_26_fu_3762_p1;
wire   [9:0] add_ln321_17_fu_3766_p2;
wire  signed [11:0] sext_ln321_5_fu_3772_p1;
wire   [11:0] select_ln1265_fu_3825_p3;
wire   [6:0] zext_ln1224_fu_3840_p1;
wire   [6:0] add_ln1224_1_fu_3843_p2;
wire   [12:0] zext_ln321_24_fu_3849_p1;
wire   [12:0] add_ln321_16_fu_3853_p2;
wire   [0:0] icmp_ln1228_2_fu_3866_p2;
reg   [53:0] ap_NS_fsm;
wire   [10:0] mul_ln203_1_fu_3401_p00;
wire   [10:0] mul_ln203_fu_3445_p00;
wire   [12:0] mul_ln321_fu_3682_p10;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 54'd1;
#0 grp_DECORRELATE_fu_2139_ap_start_reg = 1'b0;
end

layer8_weights_lab8t #(
    .DataWidth( 4 ),
    .AddressRange( 4536 ),
    .AddressWidth( 13 ))
weights_layer8_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_layer8_V_0_address0),
    .ce0(weights_layer8_V_0_ce0),
    .q0(weights_layer8_V_0_q0)
);

layer8_subfilter_b9t #(
    .DataWidth( 5 ),
    .AddressRange( 81 ),
    .AddressWidth( 7 ))
subfilter_layer_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(subfilter_layer_V_address0),
    .ce0(subfilter_layer_V_ce0),
    .we0(subfilter_layer_V_we0),
    .d0(subfilter_layer_V_d0),
    .q0(subfilter_layer_V_q0)
);

layer2_out_layer_Aem #(
    .DataWidth( 12 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
decorrelate_img_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decorrelate_img_V_address0),
    .ce0(decorrelate_img_V_ce0),
    .we0(decorrelate_img_V_we0),
    .d0(expanded_channel_q0),
    .q0(decorrelate_img_V_q0)
);

layer8_decorr_temcbu #(
    .DataWidth( 12 ),
    .AddressRange( 330 ),
    .AddressWidth( 9 ))
decorr_temp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decorr_temp_V_address0),
    .ce0(decorr_temp_V_ce0),
    .we0(decorr_temp_V_we0),
    .d0(img_channel_data_V_q0),
    .q0(decorr_temp_V_q0)
);

layer8_img_channeccu #(
    .DataWidth( 1 ),
    .AddressRange( 18480 ),
    .AddressWidth( 15 ))
img_channel_valid_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_valid_V_address0),
    .ce0(img_channel_valid_V_ce0),
    .we0(img_channel_valid_V_we0),
    .d0(img_channel_valid_V_d0),
    .q0(img_channel_valid_V_q0),
    .address1(img_channel_valid_V_address1),
    .ce1(img_channel_valid_V_ce1),
    .we1(img_channel_valid_V_we1),
    .d1(img_channel_valid_V_d1),
    .q1(img_channel_valid_V_q1)
);

layer8_img_channecdu #(
    .DataWidth( 12 ),
    .AddressRange( 18480 ),
    .AddressWidth( 15 ))
img_channel_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_data_V_address0),
    .ce0(img_channel_data_V_ce0),
    .we0(img_channel_data_V_we0),
    .d0(img_channel_data_V_d0),
    .q0(img_channel_data_V_q0),
    .address1(img_channel_data_V_address1),
    .ce1(img_channel_data_V_ce1),
    .we1(img_channel_data_V_we1),
    .d1(img_channel_data_V_d1),
    .q1(img_channel_data_V_q1)
);

layer8_img_channeceu #(
    .DataWidth( 4 ),
    .AddressRange( 18480 ),
    .AddressWidth( 15 ))
img_channel_keep_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_keep_V_address0),
    .ce0(img_channel_keep_V_ce0),
    .we0(img_channel_keep_V_we0),
    .d0(img_channel_keep_V_d0),
    .q0(img_channel_keep_V_q0),
    .address1(img_channel_keep_V_address1),
    .ce1(img_channel_keep_V_ce1),
    .we1(img_channel_keep_V_we1),
    .d1(img_channel_keep_V_d1),
    .q1(img_channel_keep_V_q1)
);

layer8_img_channeccu #(
    .DataWidth( 1 ),
    .AddressRange( 18480 ),
    .AddressWidth( 15 ))
img_channel_user_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_user_V_address0),
    .ce0(img_channel_user_V_ce0),
    .we0(img_channel_user_V_we0),
    .d0(img_channel_user_V_d0),
    .q0(img_channel_user_V_q0),
    .address1(img_channel_user_V_address1),
    .ce1(img_channel_user_V_ce1),
    .we1(img_channel_user_V_we1),
    .d1(img_channel_user_V_d1),
    .q1(img_channel_user_V_q1)
);

layer8_img_channeccu #(
    .DataWidth( 1 ),
    .AddressRange( 18480 ),
    .AddressWidth( 15 ))
img_channel_last_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_last_V_address0),
    .ce0(img_channel_last_V_ce0),
    .we0(img_channel_last_V_we0),
    .d0(img_channel_last_V_d0),
    .q0(img_channel_last_V_q0),
    .address1(img_channel_last_V_address1),
    .ce1(img_channel_last_V_ce1),
    .we1(img_channel_last_V_we1),
    .d1(img_channel_last_V_d1),
    .q1(img_channel_last_V_q1)
);

layer8_img_channeccu #(
    .DataWidth( 1 ),
    .AddressRange( 18480 ),
    .AddressWidth( 15 ))
img_channel_id_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_id_V_address0),
    .ce0(img_channel_id_V_ce0),
    .we0(img_channel_id_V_we0),
    .d0(img_channel_id_V_d0),
    .q0(img_channel_id_V_q0),
    .address1(img_channel_id_V_address1),
    .ce1(img_channel_id_V_ce1),
    .we1(img_channel_id_V_we1),
    .d1(img_channel_id_V_d1),
    .q1(img_channel_id_V_q1)
);

layer8_img_channeccu #(
    .DataWidth( 1 ),
    .AddressRange( 18480 ),
    .AddressWidth( 15 ))
img_channel_dest_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_dest_V_address0),
    .ce0(img_channel_dest_V_ce0),
    .we0(img_channel_dest_V_we0),
    .d0(img_channel_dest_V_d0),
    .q0(img_channel_dest_V_q0),
    .address1(img_channel_dest_V_address1),
    .ce1(img_channel_dest_V_ce1),
    .we1(img_channel_dest_V_we1),
    .d1(img_channel_dest_V_d1),
    .q1(img_channel_dest_V_q1)
);

layer8_expanded_ccjv #(
    .DataWidth( 12 ),
    .AddressRange( 2363 ),
    .AddressWidth( 12 ))
expanded_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(expanded_channel_address0),
    .ce0(expanded_channel_ce0),
    .we0(expanded_channel_we0),
    .d0(grp_DECORRELATE_fu_2139_expanded_channel_V_d0),
    .q0(expanded_channel_q0),
    .address1(grp_DECORRELATE_fu_2139_expanded_channel_V_address1),
    .ce1(expanded_channel_ce1),
    .we1(expanded_channel_we1),
    .d1(grp_DECORRELATE_fu_2139_expanded_channel_V_d1),
    .q1(expanded_channel_q1)
);

layer8_out_layer_ckv #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
out_layer_0_valid_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_0_valid_V_address0),
    .ce0(out_layer_0_valid_V_ce0),
    .q0(out_layer_0_valid_V_q0)
);

layer8_out_layer_ckv #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
out_layer_1_valid_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_1_valid_V_address0),
    .ce0(out_layer_1_valid_V_ce0),
    .q0(out_layer_1_valid_V_q0)
);

layer8_out_layer_ckv #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
out_layer_2_valid_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_2_valid_V_1_reg_4805),
    .ce0(out_layer_2_valid_V_ce0),
    .q0(out_layer_2_valid_V_q0)
);

layer8_out_layer_ckv #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
out_layer_3_valid_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_3_valid_V_1_reg_4810),
    .ce0(out_layer_3_valid_V_ce0),
    .q0(out_layer_3_valid_V_q0)
);

layer8_out_layer_ckv #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
out_layer_4_valid_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_4_valid_V_1_reg_4815),
    .ce0(out_layer_4_valid_V_ce0),
    .q0(out_layer_4_valid_V_q0)
);

layer8_out_layer_ckv #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
out_layer_5_valid_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_5_valid_V_1_reg_4820),
    .ce0(out_layer_5_valid_V_ce0),
    .q0(out_layer_5_valid_V_q0)
);

layer8_out_layer_cqw #(
    .DataWidth( 12 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
out_layer_0_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_0_data_V_address0),
    .ce0(out_layer_0_data_V_ce0),
    .we0(out_layer_0_data_V_we0),
    .d0(out_layer_0_data_V_d0),
    .q0(out_layer_0_data_V_q0)
);

layer8_out_layer_cqw #(
    .DataWidth( 12 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
out_layer_1_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_1_data_V_address0),
    .ce0(out_layer_1_data_V_ce0),
    .we0(out_layer_1_data_V_we0),
    .d0(out_layer_1_data_V_d0),
    .q0(out_layer_1_data_V_q0)
);

layer8_out_layer_cqw #(
    .DataWidth( 12 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
out_layer_2_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_2_data_V_address0),
    .ce0(out_layer_2_data_V_ce0),
    .we0(out_layer_2_data_V_we0),
    .d0(out_layer_2_data_V_d0),
    .q0(out_layer_2_data_V_q0)
);

layer8_out_layer_cqw #(
    .DataWidth( 12 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
out_layer_3_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_3_data_V_address0),
    .ce0(out_layer_3_data_V_ce0),
    .we0(out_layer_3_data_V_we0),
    .d0(out_layer_3_data_V_d0),
    .q0(out_layer_3_data_V_q0)
);

layer8_out_layer_cqw #(
    .DataWidth( 12 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
out_layer_4_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_4_data_V_address0),
    .ce0(out_layer_4_data_V_ce0),
    .we0(out_layer_4_data_V_we0),
    .d0(out_layer_4_data_V_d0),
    .q0(out_layer_4_data_V_q0)
);

layer8_out_layer_cqw #(
    .DataWidth( 12 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
out_layer_5_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_5_data_V_address0),
    .ce0(out_layer_5_data_V_ce0),
    .we0(out_layer_5_data_V_we0),
    .d0(out_layer_5_data_V_d0),
    .q0(out_layer_5_data_V_q0)
);

layer8_out_layer_cwx #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
out_layer_0_0_user_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_0_0_user_address0),
    .ce0(out_layer_0_0_user_ce0),
    .we0(out_layer_0_0_user_we0),
    .d0(out_layer_0_0_user_d0),
    .q0(out_layer_0_0_user_q0)
);

layer8_out_layer_cwx #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
out_layer_1_0_user_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_1_0_user_address0),
    .ce0(out_layer_1_0_user_ce0),
    .we0(out_layer_1_0_user_we0),
    .d0(1'd0),
    .q0(out_layer_1_0_user_q0)
);

DECORRELATE grp_DECORRELATE_fu_2139(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_DECORRELATE_fu_2139_ap_start),
    .ap_done(grp_DECORRELATE_fu_2139_ap_done),
    .ap_idle(grp_DECORRELATE_fu_2139_ap_idle),
    .ap_ready(grp_DECORRELATE_fu_2139_ap_ready),
    .padded_channel_V_address0(grp_DECORRELATE_fu_2139_padded_channel_V_address0),
    .padded_channel_V_ce0(grp_DECORRELATE_fu_2139_padded_channel_V_ce0),
    .padded_channel_V_q0(decorr_temp_V_q0),
    .filter_V_address0(grp_DECORRELATE_fu_2139_filter_V_address0),
    .filter_V_ce0(grp_DECORRELATE_fu_2139_filter_V_ce0),
    .filter_V_q0(subfilter_layer_V_q0),
    .expanded_channel_V_address0(grp_DECORRELATE_fu_2139_expanded_channel_V_address0),
    .expanded_channel_V_ce0(grp_DECORRELATE_fu_2139_expanded_channel_V_ce0),
    .expanded_channel_V_we0(grp_DECORRELATE_fu_2139_expanded_channel_V_we0),
    .expanded_channel_V_d0(grp_DECORRELATE_fu_2139_expanded_channel_V_d0),
    .expanded_channel_V_address1(grp_DECORRELATE_fu_2139_expanded_channel_V_address1),
    .expanded_channel_V_ce1(grp_DECORRELATE_fu_2139_expanded_channel_V_ce1),
    .expanded_channel_V_we1(grp_DECORRELATE_fu_2139_expanded_channel_V_we1),
    .expanded_channel_V_d1(grp_DECORRELATE_fu_2139_expanded_channel_V_d1),
    .expanded_channel_V_q1(expanded_channel_q1)
);

FSRCNN_mux_63_12_cyx #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 12 ),
    .din3_WIDTH( 12 ),
    .din4_WIDTH( 12 ),
    .din5_WIDTH( 12 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 12 ))
FSRCNN_mux_63_12_cyx_U157(
    .din0(out_layer_0_data_V_q0),
    .din1(out_layer_1_data_V_q0),
    .din2(out_layer_2_data_V_q0),
    .din3(out_layer_3_data_V_q0),
    .din4(out_layer_4_data_V_q0),
    .din5(out_layer_5_data_V_q0),
    .din6(out_row_idx40_0_0_reg_2023),
    .dout(tmp_14_fu_3533_p8)
);

FSRCNN_mux_63_12_cyx #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 12 ),
    .din3_WIDTH( 12 ),
    .din4_WIDTH( 12 ),
    .din5_WIDTH( 12 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 12 ))
FSRCNN_mux_63_12_cyx_U158(
    .din0(out_layer_0_data_V_q0),
    .din1(out_layer_1_data_V_q0),
    .din2(out_layer_2_data_V_q0),
    .din3(out_layer_3_data_V_q0),
    .din4(out_layer_4_data_V_q0),
    .din5(out_layer_5_data_V_q0),
    .din6(out_row_idx45_0_0_reg_2093),
    .dout(tmp_12_fu_3729_p8)
);

FSRCNN_mux_63_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 1 ))
FSRCNN_mux_63_1_1_1_U159(
    .din0(out_layer_0_valid_V_q0),
    .din1(out_layer_1_valid_V_q0),
    .din2(out_layer_2_valid_V_q0),
    .din3(out_layer_3_valid_V_q0),
    .din4(out_layer_4_valid_V_q0),
    .din5(out_layer_5_valid_V_q0),
    .din6(out_row_idx45_0_0_reg_2093),
    .dout(tmp_valid_V_2_fu_3784_p8)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln1073_fu_2210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_DECORRELATE_fu_2139_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1177_fu_3225_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
            grp_DECORRELATE_fu_2139_ap_start_reg <= 1'b1;
        end else if ((grp_DECORRELATE_fu_2139_ap_ready == 1'b1)) begin
            grp_DECORRELATE_fu_2139_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1096_fu_2438_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15) & (grp_fu_2156_p2 == 1'd0))) begin
        current_input_channe_2_reg_1978 <= 6'd0;
    end else if (((1'b1 == ap_CS_fsm_state34) & (((icmp_ln1189_fu_3411_p2 == 1'd1) & (icmp_ln1187_reg_3998 == 1'd1)) | ((icmp_ln1203_fu_3367_p2 == 1'd1) & (icmp_ln1187_reg_3998 == 1'd0))))) begin
        current_input_channe_2_reg_1978 <= add_ln1169_reg_4498;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        current_input_channe_reg_1900 <= 6'd0;
    end else if (((1'b1 == ap_CS_fsm_state25) & ((icmp_ln1158_fu_3092_p2 == 1'd1) | (icmp_ln1129_reg_3964 == 1'd0)))) begin
        current_input_channe_reg_1900 <= current_input_channe_1_reg_3983;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1103_fu_2713_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        filter_line_0_reg_1912 <= filter_line_reg_4010;
    end else if (((icmp_ln1099_reg_3954 == 1'd1) & (1'b1 == ap_CS_fsm_state15) & (icmp_ln1096_fu_2438_p2 == 1'd0))) begin
        filter_line_0_reg_1912 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0))) begin
        index_input_element2_reg_1934 <= index_input_element_1_fu_2786_p2;
    end else if (((1'b1 == ap_CS_fsm_state16) & (((or_ln1110_reg_3972 == 1'd1) & (icmp_ln1099_reg_3954 == 1'd0)) | ((icmp_ln1101_fu_2466_p2 == 1'd1) & (or_ln1110_reg_3972 == 1'd1))))) begin
        index_input_element2_reg_1934 <= 7'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln1148_reg_3968) & (1'b1 == ap_CS_fsm_state22))) begin
        index_input_element3_1_reg_1956 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        index_input_element3_1_reg_1956 <= index_input_element_3_reg_4392;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) & (((icmp_ln1129_reg_3964 == 1'd1) & (1'd0 == and_ln1148_reg_3968)) | ((icmp_ln1150_fu_2991_p2 == 1'd1) & (icmp_ln1129_reg_3964 == 1'd1))))) begin
        index_input_element3_2_reg_1967 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        index_input_element3_2_reg_1967 <= index_input_element_4_reg_4450;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln1177_fu_3225_p2 == 1'd0))) begin
        index_input_element3_3_reg_2012 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        index_input_element3_3_reg_2012 <= add_ln1179_reg_4547;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1191_fu_3557_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        index_input_element3_4_reg_2082 <= 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        index_input_element3_4_reg_2082 <= add_ln1195_reg_4687;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & (or_ln1129_reg_3976 == 1'd0))) begin
        index_input_element3_reg_1945 <= 7'd1;
    end else if ((~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0))) begin
        index_input_element3_reg_1945 <= index_input_element_2_fu_2920_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1205_fu_3451_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
        index_input_element4_1_reg_2059 <= 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        index_input_element4_1_reg_2059 <= add_ln1209_reg_4616;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1187_reg_3998 == 1'd1) & (1'b1 == ap_CS_fsm_state44) & (icmp_ln1218_fu_3666_p2 == 1'd0) & (icmp_ln1165_reg_3994 == 1'd0))) begin
        index_input_element4_2_reg_2127 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state54) & (io_acc_block_signal_op1052 == 1'b1))) begin
        index_input_element4_2_reg_2127 <= add_ln1220_reg_4889;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (icmp_ln1187_reg_3998 == 1'd0) & (icmp_ln1165_reg_3994 == 1'd0) & (icmp_ln1238_fu_3654_p2 == 1'd0))) begin
        index_input_element4_reg_2116 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state49) & (io_acc_block_signal_op985 == 1'b1))) begin
        index_input_element4_reg_2116 <= add_ln1240_reg_4748;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1099_reg_3954 == 1'd1) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln1101_fu_2466_p2 == 1'd0))) begin
        index_input_element_s_reg_1923 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        index_input_element_s_reg_1923 <= index_input_element_reg_4173;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1171_fu_3163_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        input_line_0_0_reg_2001 <= 3'd0;
    end else if (((icmp_ln1179_fu_3324_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        input_line_0_0_reg_2001 <= add_ln1177_reg_4529;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln1089_fu_2222_p2 == 1'd0))) begin
        j_0_0_0_reg_1834 <= add_ln1089_fu_2228_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln1073_fu_2210_p2 == 1'd0))) begin
        j_0_0_0_reg_1834 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln1089_1_fu_2239_p2 == 1'd0))) begin
        j_0_0_1_reg_1845 <= add_ln1089_1_fu_2245_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        j_0_0_1_reg_1845 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln1089_2_fu_2256_p2 == 1'd0))) begin
        j_0_0_2_reg_1856 <= add_ln1089_2_fu_2262_p2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        j_0_0_2_reg_1856 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1089_3_fu_2273_p2 == 1'd0))) begin
        j_0_0_3_reg_1867 <= add_ln1089_3_fu_2279_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        j_0_0_3_reg_1867 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln1089_4_fu_2290_p2 == 1'd0))) begin
        j_0_0_4_reg_1878 <= add_ln1089_4_fu_2296_p2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        j_0_0_4_reg_1878 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln1089_5_fu_2307_p2 == 1'd0))) begin
        j_0_0_5_reg_1889 <= add_ln1089_5_fu_2313_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        j_0_0_5_reg_1889 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) & (icmp_ln1187_reg_3998 == 1'd0) & (grp_DECORRELATE_fu_2139_ap_done == 1'b1))) begin
        out_row_idx40_0_0_reg_2023 <= 3'd0;
    end else if (((icmp_ln1209_fu_3497_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
        out_row_idx40_0_0_reg_2023 <= add_ln1203_reg_4565;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1169_fu_3143_p2 == 1'd1) & (icmp_ln1187_reg_3998 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        out_row_idx43_0_0_reg_2105 <= 2'd0;
    end else if (((icmp_ln1220_fu_3807_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50))) begin
        out_row_idx43_0_0_reg_2105 <= add_ln1224_reg_4718;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1169_fu_3143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27) & (icmp_ln1187_reg_3998 == 1'd0))) begin
        out_row_idx45_0_0_reg_2093 <= 3'd0;
    end else if (((icmp_ln1240_fu_3707_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state45))) begin
        out_row_idx45_0_0_reg_2093 <= add_ln1238_reg_4710;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1187_reg_3998 == 1'd1) & (1'b1 == ap_CS_fsm_state33) & (grp_DECORRELATE_fu_2139_ap_done == 1'b1))) begin
        out_row_idx_0_0_reg_2035 <= 2'd0;
    end else if (((icmp_ln1195_fu_3607_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state42))) begin
        out_row_idx_0_0_reg_2035 <= add_ln1189_reg_4584;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state34) & (icmp_ln1203_fu_3367_p2 == 1'd0) & (icmp_ln1187_reg_3998 == 1'd0))) begin
        output_col41_0_0_reg_2047 <= 8'd7;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        output_col41_0_0_reg_2047 <= add_ln1205_fu_3491_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1187_reg_3998 == 1'd1) & (1'b1 == ap_CS_fsm_state34) & (icmp_ln1189_fu_3411_p2 == 1'd0))) begin
        output_col_0_0_reg_2070 <= 8'd7;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        output_col_0_0_reg_2070 <= add_ln1191_fu_3601_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        reg_2204 <= img_channel_keep_V_q1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        reg_2204 <= img_channel_keep_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        row_idx_0_reg_1822 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state44) & ((icmp_ln1165_reg_3994 == 1'd1) | (((icmp_ln1218_fu_3666_p2 == 1'd1) & (icmp_ln1187_reg_3998 == 1'd1)) | ((icmp_ln1238_fu_3654_p2 == 1'd1) & (icmp_ln1187_reg_3998 == 1'd0)))))) begin
        row_idx_0_reg_1822 <= row_idx_reg_3901;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) & (icmp_ln1169_fu_3143_p2 == 1'd0))) begin
        subfilter_element_0_s_reg_1989 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        subfilter_element_0_s_reg_1989 <= add_ln1171_reg_4516;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        add_ln1169_reg_4498 <= add_ln1169_fu_3149_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        add_ln1171_reg_4516 <= add_ln1171_fu_3169_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        add_ln1177_reg_4529 <= add_ln1177_fu_3231_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        add_ln1179_reg_4547 <= add_ln1179_fu_3330_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1187_reg_3998 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
        add_ln1189_reg_4584 <= add_ln1189_fu_3417_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        add_ln1195_reg_4687 <= add_ln1195_fu_3613_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state34) & (icmp_ln1187_reg_3998 == 1'd0))) begin
        add_ln1203_reg_4565 <= add_ln1203_fu_3373_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        add_ln1209_reg_4616 <= add_ln1209_fu_3503_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        add_ln1220_reg_4889 <= add_ln1220_fu_3813_p2;
        trunc_ln1220_reg_4881 <= trunc_ln1220_fu_3803_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1187_reg_3998 == 1'd1) & (1'b1 == ap_CS_fsm_state44) & (icmp_ln1165_reg_3994 == 1'd0))) begin
        add_ln1224_reg_4718 <= add_ln1224_fu_3672_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (icmp_ln1187_reg_3998 == 1'd0) & (icmp_ln1165_reg_3994 == 1'd0))) begin
        add_ln1238_reg_4710 <= add_ln1238_fu_3660_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        add_ln1240_reg_4748 <= add_ln1240_fu_3713_p2;
        trunc_ln1240_reg_4740 <= trunc_ln1240_fu_3703_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln1177_fu_3225_p2 == 1'd0))) begin
        add_ln203_1_reg_4534[9 : 1] <= add_ln203_1_fu_3261_p2[9 : 1];
        add_ln203_3_reg_4539[15 : 1] <= add_ln203_3_fu_3318_p2[15 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln1179_fu_3324_p2 == 1'd0))) begin
        add_ln203_4_reg_4552 <= add_ln203_4_fu_3344_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & (or_ln1129_reg_3976 == 1'd0))) begin
        add_ln321_12_reg_4226[14 : 1] <= add_ln321_12_fu_2826_p2[14 : 1];
        img_channel_data_V_a_10_reg_4266[14 : 1] <= zext_ln321_23_fu_2883_p1[14 : 1];
        img_channel_data_V_a_7_reg_4251[14 : 1] <= zext_ln321_21_fu_2849_p1[14 : 1];
        img_channel_data_V_a_8_reg_4256[14 : 1] <= zext_ln321_20_fu_2832_p1[14 : 1];
        img_channel_data_V_a_9_reg_4261[14 : 1] <= zext_ln321_22_fu_2866_p1[14 : 1];
        img_channel_dest_V_a_10_reg_4366[14 : 1] <= zext_ln321_23_fu_2883_p1[14 : 1];
        img_channel_dest_V_a_7_reg_4351[14 : 1] <= zext_ln321_21_fu_2849_p1[14 : 1];
        img_channel_dest_V_a_8_reg_4356[14 : 1] <= zext_ln321_20_fu_2832_p1[14 : 1];
        img_channel_dest_V_a_9_reg_4361[14 : 1] <= zext_ln321_22_fu_2866_p1[14 : 1];
        img_channel_id_V_add_10_reg_4346[14 : 1] <= zext_ln321_23_fu_2883_p1[14 : 1];
        img_channel_id_V_add_7_reg_4331[14 : 1] <= zext_ln321_21_fu_2849_p1[14 : 1];
        img_channel_id_V_add_8_reg_4336[14 : 1] <= zext_ln321_20_fu_2832_p1[14 : 1];
        img_channel_id_V_add_9_reg_4341[14 : 1] <= zext_ln321_22_fu_2866_p1[14 : 1];
        img_channel_keep_V_a_10_reg_4286[14 : 1] <= zext_ln321_23_fu_2883_p1[14 : 1];
        img_channel_keep_V_a_7_reg_4271[14 : 1] <= zext_ln321_21_fu_2849_p1[14 : 1];
        img_channel_keep_V_a_8_reg_4276[14 : 1] <= zext_ln321_20_fu_2832_p1[14 : 1];
        img_channel_keep_V_a_9_reg_4281[14 : 1] <= zext_ln321_22_fu_2866_p1[14 : 1];
        img_channel_last_V_a_10_reg_4326[14 : 1] <= zext_ln321_23_fu_2883_p1[14 : 1];
        img_channel_last_V_a_7_reg_4311[14 : 1] <= zext_ln321_21_fu_2849_p1[14 : 1];
        img_channel_last_V_a_8_reg_4316[14 : 1] <= zext_ln321_20_fu_2832_p1[14 : 1];
        img_channel_last_V_a_9_reg_4321[14 : 1] <= zext_ln321_22_fu_2866_p1[14 : 1];
        img_channel_user_V_a_10_reg_4306[14 : 1] <= zext_ln321_23_fu_2883_p1[14 : 1];
        img_channel_user_V_a_7_reg_4291[14 : 1] <= zext_ln321_21_fu_2849_p1[14 : 1];
        img_channel_user_V_a_8_reg_4296[14 : 1] <= zext_ln321_20_fu_2832_p1[14 : 1];
        img_channel_user_V_a_9_reg_4301[14 : 1] <= zext_ln321_22_fu_2866_p1[14 : 1];
        img_channel_valid_V_10_reg_4231[14 : 1] <= zext_ln321_21_fu_2849_p1[14 : 1];
        img_channel_valid_V_11_reg_4236[14 : 1] <= zext_ln321_20_fu_2832_p1[14 : 1];
        img_channel_valid_V_12_reg_4241[14 : 1] <= zext_ln321_22_fu_2866_p1[14 : 1];
        img_channel_valid_V_13_reg_4246[14 : 1] <= zext_ln321_23_fu_2883_p1[14 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln1148_reg_3968) & (1'b1 == ap_CS_fsm_state22))) begin
        add_ln321_19_reg_4379[12 : 1] <= add_ln321_19_fu_2954_p2[12 : 1];
        add_ln321_21_reg_4384[15 : 1] <= add_ln321_21_fu_2985_p2[15 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1099_reg_3954 == 1'd1) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln1101_fu_2466_p2 == 1'd0))) begin
        add_ln321_1_reg_4015[15 : 1] <= add_ln321_1_fu_2541_p2[15 : 1];
        add_ln321_3_reg_4020[15 : 1] <= add_ln321_3_fu_2610_p2[15 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln1148_reg_3968) & (1'b1 == ap_CS_fsm_state23) & (icmp_ln1150_fu_2991_p2 == 1'd0))) begin
        add_ln321_23_reg_4402 <= add_ln321_23_fu_3027_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) & (((icmp_ln1129_reg_3964 == 1'd1) & (1'd0 == and_ln1148_reg_3968)) | ((icmp_ln1150_fu_2991_p2 == 1'd1) & (icmp_ln1129_reg_3964 == 1'd1))))) begin
        add_ln321_25_reg_4437[13 : 1] <= add_ln321_25_fu_3070_p2[13 : 1];
        add_ln321_26_reg_4442[14 : 1] <= add_ln321_26_fu_3076_p2[14 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1129_reg_3964 == 1'd1) & (1'b1 == ap_CS_fsm_state25) & (icmp_ln1158_fu_3092_p2 == 1'd0))) begin
        add_ln321_28_reg_4460 <= add_ln321_28_fu_3128_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (((or_ln1110_reg_3972 == 1'd1) & (icmp_ln1099_reg_3954 == 1'd0)) | ((icmp_ln1101_fu_2466_p2 == 1'd1) & (or_ln1110_reg_3972 == 1'd1))))) begin
        add_ln321_5_reg_4025[15 : 1] <= add_ln321_5_fu_2645_p2[15 : 1];
        img_channel_data_V_a_2_reg_4050[14 : 1] <= zext_ln321_8_fu_2668_p1[14 : 1];
        img_channel_data_V_a_3_reg_4055[14 : 1] <= zext_ln321_7_fu_2651_p1[14 : 1];
        img_channel_data_V_a_4_reg_4060[14 : 1] <= zext_ln321_9_fu_2685_p1[14 : 1];
        img_channel_data_V_a_5_reg_4065[14 : 1] <= zext_ln321_10_fu_2702_p1[14 : 1];
        img_channel_dest_V_a_2_reg_4150[14 : 1] <= zext_ln321_8_fu_2668_p1[14 : 1];
        img_channel_dest_V_a_3_reg_4155[14 : 1] <= zext_ln321_7_fu_2651_p1[14 : 1];
        img_channel_dest_V_a_4_reg_4160[14 : 1] <= zext_ln321_9_fu_2685_p1[14 : 1];
        img_channel_dest_V_a_5_reg_4165[14 : 1] <= zext_ln321_10_fu_2702_p1[14 : 1];
        img_channel_id_V_add_2_reg_4130[14 : 1] <= zext_ln321_8_fu_2668_p1[14 : 1];
        img_channel_id_V_add_3_reg_4135[14 : 1] <= zext_ln321_7_fu_2651_p1[14 : 1];
        img_channel_id_V_add_4_reg_4140[14 : 1] <= zext_ln321_9_fu_2685_p1[14 : 1];
        img_channel_id_V_add_5_reg_4145[14 : 1] <= zext_ln321_10_fu_2702_p1[14 : 1];
        img_channel_keep_V_a_2_reg_4070[14 : 1] <= zext_ln321_8_fu_2668_p1[14 : 1];
        img_channel_keep_V_a_3_reg_4075[14 : 1] <= zext_ln321_7_fu_2651_p1[14 : 1];
        img_channel_keep_V_a_4_reg_4080[14 : 1] <= zext_ln321_9_fu_2685_p1[14 : 1];
        img_channel_keep_V_a_5_reg_4085[14 : 1] <= zext_ln321_10_fu_2702_p1[14 : 1];
        img_channel_last_V_a_2_reg_4110[14 : 1] <= zext_ln321_8_fu_2668_p1[14 : 1];
        img_channel_last_V_a_3_reg_4115[14 : 1] <= zext_ln321_7_fu_2651_p1[14 : 1];
        img_channel_last_V_a_4_reg_4120[14 : 1] <= zext_ln321_9_fu_2685_p1[14 : 1];
        img_channel_last_V_a_5_reg_4125[14 : 1] <= zext_ln321_10_fu_2702_p1[14 : 1];
        img_channel_user_V_a_2_reg_4090[14 : 1] <= zext_ln321_8_fu_2668_p1[14 : 1];
        img_channel_user_V_a_3_reg_4095[14 : 1] <= zext_ln321_7_fu_2651_p1[14 : 1];
        img_channel_user_V_a_4_reg_4100[14 : 1] <= zext_ln321_9_fu_2685_p1[14 : 1];
        img_channel_user_V_a_5_reg_4105[14 : 1] <= zext_ln321_10_fu_2702_p1[14 : 1];
        img_channel_valid_V_3_reg_4030[14 : 1] <= zext_ln321_8_fu_2668_p1[14 : 1];
        img_channel_valid_V_4_reg_4035[14 : 1] <= zext_ln321_7_fu_2651_p1[14 : 1];
        img_channel_valid_V_5_reg_4040[14 : 1] <= zext_ln321_9_fu_2685_p1[14 : 1];
        img_channel_valid_V_6_reg_4045[14 : 1] <= zext_ln321_10_fu_2702_p1[14 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln1103_fu_2713_p2 == 1'd0))) begin
        add_ln321_9_reg_4183 <= add_ln321_9_fu_2745_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        add_ln703_reg_4656 <= add_ln703_fu_3551_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        and_ln1148_reg_3968 <= and_ln1148_fu_2398_p2;
        icmp_ln1099_reg_3954 <= icmp_ln1099_fu_2324_p2;
        icmp_ln1129_reg_3964 <= icmp_ln1129_fu_2370_p2;
        or_ln1110_reg_3972 <= or_ln1110_fu_2426_p2;
        or_ln1129_reg_3976 <= or_ln1129_fu_2432_p2;
        sext_ln321_reg_3958[14 : 3] <= sext_ln321_fu_2366_p1[14 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        and_ln1228_1_reg_4949 <= and_ln1228_1_fu_3872_p2;
        tmp_data_V_3_reg_4924 <= tmp_data_V_3_fu_3832_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1187_reg_3998 == 1'd1) & (1'b1 == ap_CS_fsm_state44) & (icmp_ln1218_fu_3666_p2 == 1'd0) & (icmp_ln1165_reg_3994 == 1'd0))) begin
        and_ln1228_reg_4735 <= and_ln1228_fu_3698_p2;
        mul_ln321_reg_4723 <= mul_ln321_fu_3682_p2;
        trunc_ln1265_reg_4728 <= trunc_ln1265_fu_3694_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        current_input_channe_1_reg_3983 <= current_input_channe_1_fu_2444_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1099_reg_3954 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        filter_line_reg_4010 <= filter_line_fu_2472_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1096_fu_2438_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        icmp_ln1165_reg_3994 <= grp_fu_2156_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1096_fu_2438_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15) & (grp_fu_2156_p2 == 1'd0))) begin
        icmp_ln1187_reg_3998 <= icmp_ln1187_fu_2454_p2;
        icmp_ln1228_reg_4002 <= icmp_ln1228_fu_2460_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln1148_reg_3968) & (1'b1 == ap_CS_fsm_state23))) begin
        index_input_element_3_reg_4392 <= index_input_element_3_fu_2997_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1129_reg_3964 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        index_input_element_4_reg_4450 <= index_input_element_4_fu_3098_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        index_input_element_reg_4173 <= index_input_element_fu_2719_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state34) & (icmp_ln1203_fu_3367_p2 == 1'd0) & (icmp_ln1187_reg_3998 == 1'd0))) begin
        mul_ln203_1_reg_4576 <= mul_ln203_1_fu_3401_p2;
        zext_ln1207_reg_4570[9 : 7] <= zext_ln1207_fu_3387_p1[9 : 7];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1187_reg_3998 == 1'd1) & (1'b1 == ap_CS_fsm_state34) & (icmp_ln1189_fu_3411_p2 == 1'd0))) begin
        mul_ln203_reg_4595 <= mul_ln203_fu_3445_p2;
        zext_ln1193_reg_4589[8 : 7] <= zext_ln1193_fu_3431_p1[8 : 7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        out_layer_0_0_user_2_reg_4856 <= zext_ln1242_reg_4753;
        out_layer_1_0_user_1_reg_4861 <= zext_ln1242_reg_4753;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state45) & (icmp_ln1240_fu_3707_p2 == 1'd0))) begin
        out_layer_0_data_V_1_reg_4765 <= zext_ln1242_fu_3719_p1;
        out_layer_1_data_V_1_reg_4770 <= zext_ln1242_fu_3719_p1;
        out_layer_2_data_V_1_reg_4775 <= zext_ln1242_fu_3719_p1;
        out_layer_3_data_V_1_reg_4780 <= zext_ln1242_fu_3719_p1;
        out_layer_4_data_V_1_reg_4785 <= zext_ln1242_fu_3719_p1;
        out_layer_5_data_V_1_reg_4790 <= zext_ln1242_fu_3719_p1;
        zext_ln1242_reg_4753[7 : 0] <= zext_ln1242_fu_3719_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) & (icmp_ln1209_fu_3497_p2 == 1'd0))) begin
        out_layer_0_data_V_3_reg_4626 <= zext_ln1211_fu_3509_p1;
        out_layer_1_data_V_3_reg_4631 <= zext_ln1211_fu_3509_p1;
        out_layer_2_data_V_3_reg_4636 <= zext_ln1211_fu_3509_p1;
        out_layer_3_data_V_3_reg_4641 <= zext_ln1211_fu_3509_p1;
        out_layer_4_data_V_3_reg_4646 <= zext_ln1211_fu_3509_p1;
        out_layer_5_data_V_3_reg_4651 <= zext_ln1211_fu_3509_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) & (icmp_ln1195_fu_3607_p2 == 1'd0))) begin
        out_layer_0_data_V_5_reg_4697 <= zext_ln1197_fu_3619_p1;
        out_layer_1_data_V_5_reg_4702 <= zext_ln1197_fu_3619_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state50) & (icmp_ln1220_fu_3807_p2 == 1'd0))) begin
        out_layer_0_data_V_7_reg_4904 <= zext_ln1222_fu_3819_p1;
        out_layer_1_data_V_7_reg_4909 <= zext_ln1222_fu_3819_p1;
        zext_ln1222_reg_4894[7 : 0] <= zext_ln1222_fu_3819_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        out_layer_0_valid_V_1_reg_4795 <= zext_ln1242_reg_4753;
        out_layer_1_valid_V_1_reg_4800 <= zext_ln1242_reg_4753;
        out_layer_2_valid_V_1_reg_4805 <= zext_ln1242_reg_4753;
        out_layer_3_valid_V_1_reg_4810 <= zext_ln1242_reg_4753;
        out_layer_4_valid_V_1_reg_4815 <= zext_ln1242_reg_4753;
        out_layer_5_valid_V_1_reg_4820 <= zext_ln1242_reg_4753;
        tmp_data_V_2_reg_4825 <= tmp_data_V_2_fu_3747_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state51) & (trunc_ln1265_reg_4728 == 1'd0))) begin
        out_layer_0_valid_V_4_reg_4914 <= zext_ln1222_reg_4894;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln1265_reg_4728 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
        out_layer_1_valid_V_4_reg_4919 <= zext_ln1222_reg_4894;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        row_idx_reg_3901 <= row_idx_fu_2216_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        tmp_dest_V_2_reg_4866 <= img_channel_dest_V_q0;
        tmp_id_V_2_reg_4871 <= img_channel_id_V_q0;
        tmp_last_V_2_reg_4876 <= img_channel_last_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        tmp_dest_V_3_reg_4953 <= img_channel_dest_V_q1;
        tmp_id_V_3_reg_4958 <= img_channel_id_V_q1;
        tmp_last_V_3_reg_4963 <= img_channel_last_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        tmp_valid_V_3_reg_4968 <= tmp_valid_V_3_fu_3877_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1191_fu_3557_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        trunc_ln1265_1_reg_4674 <= trunc_ln1265_1_fu_3577_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1099_reg_3954 == 1'd1) & (1'b1 == ap_CS_fsm_state15) & (icmp_ln1096_fu_2438_p2 == 1'd0))) begin
        zext_ln1101_reg_3988[5 : 0] <= zext_ln1101_fu_2450_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) & (icmp_ln1169_fu_3143_p2 == 1'd0))) begin
        zext_ln1171_1_reg_4508[5 : 0] <= zext_ln1171_1_fu_3159_p1[5 : 0];
        zext_ln1171_reg_4503[5 : 0] <= zext_ln1171_fu_3155_p1[5 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln1073_fu_2210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0)))) begin
        corr7_out_V_data_V_blk_n = corr7_out_V_data_V_empty_n;
    end else begin
        corr7_out_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0)))) begin
        corr7_out_V_data_V_read = 1'b1;
    end else begin
        corr7_out_V_data_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0)))) begin
        corr7_out_V_dest_V_blk_n = corr7_out_V_dest_V_empty_n;
    end else begin
        corr7_out_V_dest_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0)))) begin
        corr7_out_V_dest_V_read = 1'b1;
    end else begin
        corr7_out_V_dest_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0)))) begin
        corr7_out_V_id_V_blk_n = corr7_out_V_id_V_empty_n;
    end else begin
        corr7_out_V_id_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0)))) begin
        corr7_out_V_id_V_read = 1'b1;
    end else begin
        corr7_out_V_id_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0)))) begin
        corr7_out_V_keep_V_blk_n = corr7_out_V_keep_V_empty_n;
    end else begin
        corr7_out_V_keep_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0)))) begin
        corr7_out_V_keep_V_read = 1'b1;
    end else begin
        corr7_out_V_keep_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0)))) begin
        corr7_out_V_last_V_blk_n = corr7_out_V_last_V_empty_n;
    end else begin
        corr7_out_V_last_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0)))) begin
        corr7_out_V_last_V_read = 1'b1;
    end else begin
        corr7_out_V_last_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0)))) begin
        corr7_out_V_user_V_blk_n = corr7_out_V_user_V_empty_n;
    end else begin
        corr7_out_V_user_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0)))) begin
        corr7_out_V_user_V_read = 1'b1;
    end else begin
        corr7_out_V_user_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0)))) begin
        corr7_out_V_valid_V_blk_n = corr7_out_V_valid_V_empty_n;
    end else begin
        corr7_out_V_valid_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0)))) begin
        corr7_out_V_valid_V_read = 1'b1;
    end else begin
        corr7_out_V_valid_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state49))) begin
        corr8_out_V_data_V_blk_n = corr8_out_V_data_V_full_n;
    end else begin
        corr8_out_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) & (io_acc_block_signal_op1052 == 1'b1))) begin
        corr8_out_V_data_V_din = tmp_data_V_3_reg_4924;
    end else if (((1'b1 == ap_CS_fsm_state49) & (io_acc_block_signal_op985 == 1'b1))) begin
        corr8_out_V_data_V_din = tmp_data_V_2_reg_4825;
    end else begin
        corr8_out_V_data_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (io_acc_block_signal_op1052 == 1'b1)) | ((1'b1 == ap_CS_fsm_state49) & (io_acc_block_signal_op985 == 1'b1)))) begin
        corr8_out_V_data_V_write = 1'b1;
    end else begin
        corr8_out_V_data_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state49))) begin
        corr8_out_V_dest_V_blk_n = corr8_out_V_dest_V_full_n;
    end else begin
        corr8_out_V_dest_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) & (io_acc_block_signal_op1052 == 1'b1))) begin
        corr8_out_V_dest_V_din = tmp_dest_V_3_reg_4953;
    end else if (((1'b1 == ap_CS_fsm_state49) & (io_acc_block_signal_op985 == 1'b1))) begin
        corr8_out_V_dest_V_din = tmp_dest_V_2_reg_4866;
    end else begin
        corr8_out_V_dest_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (io_acc_block_signal_op1052 == 1'b1)) | ((1'b1 == ap_CS_fsm_state49) & (io_acc_block_signal_op985 == 1'b1)))) begin
        corr8_out_V_dest_V_write = 1'b1;
    end else begin
        corr8_out_V_dest_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state49))) begin
        corr8_out_V_id_V_blk_n = corr8_out_V_id_V_full_n;
    end else begin
        corr8_out_V_id_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) & (io_acc_block_signal_op1052 == 1'b1))) begin
        corr8_out_V_id_V_din = tmp_id_V_3_reg_4958;
    end else if (((1'b1 == ap_CS_fsm_state49) & (io_acc_block_signal_op985 == 1'b1))) begin
        corr8_out_V_id_V_din = tmp_id_V_2_reg_4871;
    end else begin
        corr8_out_V_id_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (io_acc_block_signal_op1052 == 1'b1)) | ((1'b1 == ap_CS_fsm_state49) & (io_acc_block_signal_op985 == 1'b1)))) begin
        corr8_out_V_id_V_write = 1'b1;
    end else begin
        corr8_out_V_id_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state49))) begin
        corr8_out_V_keep_V_blk_n = corr8_out_V_keep_V_full_n;
    end else begin
        corr8_out_V_keep_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (io_acc_block_signal_op1052 == 1'b1)) | ((1'b1 == ap_CS_fsm_state49) & (io_acc_block_signal_op985 == 1'b1)))) begin
        corr8_out_V_keep_V_write = 1'b1;
    end else begin
        corr8_out_V_keep_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state49))) begin
        corr8_out_V_last_V_blk_n = corr8_out_V_last_V_full_n;
    end else begin
        corr8_out_V_last_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) & (io_acc_block_signal_op1052 == 1'b1))) begin
        corr8_out_V_last_V_din = tmp_last_V_3_reg_4963;
    end else if (((1'b1 == ap_CS_fsm_state49) & (io_acc_block_signal_op985 == 1'b1))) begin
        corr8_out_V_last_V_din = tmp_last_V_2_reg_4876;
    end else begin
        corr8_out_V_last_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (io_acc_block_signal_op1052 == 1'b1)) | ((1'b1 == ap_CS_fsm_state49) & (io_acc_block_signal_op985 == 1'b1)))) begin
        corr8_out_V_last_V_write = 1'b1;
    end else begin
        corr8_out_V_last_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state49))) begin
        corr8_out_V_user_V_blk_n = corr8_out_V_user_V_full_n;
    end else begin
        corr8_out_V_user_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) & (io_acc_block_signal_op1052 == 1'b1))) begin
        corr8_out_V_user_V_din = tmp_user_V_2_fu_3884_p3;
    end else if (((1'b1 == ap_CS_fsm_state49) & (io_acc_block_signal_op985 == 1'b1))) begin
        corr8_out_V_user_V_din = 1'd0;
    end else begin
        corr8_out_V_user_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (io_acc_block_signal_op1052 == 1'b1)) | ((1'b1 == ap_CS_fsm_state49) & (io_acc_block_signal_op985 == 1'b1)))) begin
        corr8_out_V_user_V_write = 1'b1;
    end else begin
        corr8_out_V_user_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state49))) begin
        corr8_out_V_valid_V_blk_n = corr8_out_V_valid_V_full_n;
    end else begin
        corr8_out_V_valid_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) & (io_acc_block_signal_op1052 == 1'b1))) begin
        corr8_out_V_valid_V_din = tmp_valid_V_3_reg_4968;
    end else if (((1'b1 == ap_CS_fsm_state49) & (io_acc_block_signal_op985 == 1'b1))) begin
        corr8_out_V_valid_V_din = tmp_valid_V_2_fu_3784_p8;
    end else begin
        corr8_out_V_valid_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (io_acc_block_signal_op1052 == 1'b1)) | ((1'b1 == ap_CS_fsm_state49) & (io_acc_block_signal_op985 == 1'b1)))) begin
        corr8_out_V_valid_V_write = 1'b1;
    end else begin
        corr8_out_V_valid_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        decorr_temp_V_address0 = zext_ln203_7_fu_3359_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        decorr_temp_V_address0 = grp_DECORRELATE_fu_2139_padded_channel_V_address0;
    end else begin
        decorr_temp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        decorr_temp_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        decorr_temp_V_ce0 = grp_DECORRELATE_fu_2139_padded_channel_V_ce0;
    end else begin
        decorr_temp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        decorr_temp_V_we0 = 1'b1;
    end else begin
        decorr_temp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        decorrelate_img_V_address0 = zext_ln1265_1_fu_3634_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        decorrelate_img_V_address0 = zext_ln203_12_fu_3596_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        decorrelate_img_V_address0 = zext_ln1265_3_fu_3528_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        decorrelate_img_V_address0 = zext_ln203_16_fu_3486_p1;
    end else begin
        decorrelate_img_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36))) begin
        decorrelate_img_V_ce0 = 1'b1;
    end else begin
        decorrelate_img_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state36))) begin
        decorrelate_img_V_we0 = 1'b1;
    end else begin
        decorrelate_img_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        expanded_channel_address0 = zext_ln203_14_fu_3572_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        expanded_channel_address0 = zext_ln203_18_fu_3466_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        expanded_channel_address0 = grp_DECORRELATE_fu_2139_expanded_channel_V_address0;
    end else begin
        expanded_channel_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state35))) begin
        expanded_channel_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        expanded_channel_ce0 = grp_DECORRELATE_fu_2139_expanded_channel_V_ce0;
    end else begin
        expanded_channel_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        expanded_channel_ce1 = grp_DECORRELATE_fu_2139_expanded_channel_V_ce1;
    end else begin
        expanded_channel_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        expanded_channel_we0 = grp_DECORRELATE_fu_2139_expanded_channel_V_we0;
    end else begin
        expanded_channel_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        expanded_channel_we1 = grp_DECORRELATE_fu_2139_expanded_channel_V_we1;
    end else begin
        expanded_channel_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        img_channel_data_V_address0 = zext_ln203_8_fu_3354_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        img_channel_data_V_address0 = zext_ln321_43_fu_3117_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        img_channel_data_V_address0 = img_channel_data_V_a_10_reg_4266;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        img_channel_data_V_address0 = img_channel_data_V_a_9_reg_4261;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        img_channel_data_V_address0 = img_channel_data_V_a_5_reg_4065;
    end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd1))) begin
        img_channel_data_V_address0 = img_channel_data_V_a_2_reg_4050;
    end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0))) begin
        img_channel_data_V_address0 = zext_ln321_16_fu_2775_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        img_channel_data_V_address0 = zext_ln321_13_fu_2750_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        img_channel_data_V_address0 = zext_ln321_12_fu_2734_p1;
    end else begin
        img_channel_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        img_channel_data_V_address1 = zext_ln321_44_fu_3133_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        img_channel_data_V_address1 = zext_ln321_36_fu_3082_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        img_channel_data_V_address1 = zext_ln321_35_fu_3016_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        img_channel_data_V_address1 = img_channel_data_V_a_8_reg_4256;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd1))) begin
        img_channel_data_V_address1 = img_channel_data_V_a_7_reg_4251;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0))) begin
        img_channel_data_V_address1 = zext_ln321_29_fu_2909_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        img_channel_data_V_address1 = img_channel_data_V_a_3_reg_4055;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        img_channel_data_V_address1 = img_channel_data_V_a_4_reg_4060;
    end else begin
        img_channel_data_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state18) | (~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd1)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0)))) begin
        img_channel_data_V_ce0 = 1'b1;
    end else begin
        img_channel_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd1)) | (~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19)))) begin
        img_channel_data_V_ce1 = 1'b1;
    end else begin
        img_channel_data_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        img_channel_data_V_d0 = img_channel_data_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0))) begin
        img_channel_data_V_d0 = corr7_out_V_data_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        img_channel_data_V_d0 = img_channel_data_V_q0;
    end else begin
        img_channel_data_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state24))) begin
        img_channel_data_V_d1 = img_channel_data_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0))) begin
        img_channel_data_V_d1 = corr7_out_V_data_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state26))) begin
        img_channel_data_V_d1 = img_channel_data_V_q0;
    end else begin
        img_channel_data_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((1'b1 == ap_CS_fsm_state22) & (or_ln1129_reg_3976 == 1'd0)) | ((or_ln1110_reg_3972 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0)))) begin
        img_channel_data_V_we0 = 1'b1;
    end else begin
        img_channel_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | ((1'b1 == ap_CS_fsm_state22) & (or_ln1129_reg_3976 == 1'd0)) | ((or_ln1110_reg_3972 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | (~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0)))) begin
        img_channel_data_V_we1 = 1'b1;
    end else begin
        img_channel_data_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        img_channel_dest_V_address0 = zext_ln321_27_fu_3776_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        img_channel_dest_V_address0 = zext_ln321_43_fu_3117_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        img_channel_dest_V_address0 = img_channel_dest_V_a_10_reg_4366;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        img_channel_dest_V_address0 = img_channel_dest_V_a_9_reg_4361;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        img_channel_dest_V_address0 = img_channel_dest_V_a_5_reg_4165;
    end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd1))) begin
        img_channel_dest_V_address0 = img_channel_dest_V_a_2_reg_4150;
    end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0))) begin
        img_channel_dest_V_address0 = zext_ln321_16_fu_2775_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        img_channel_dest_V_address0 = zext_ln321_13_fu_2750_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        img_channel_dest_V_address0 = zext_ln321_12_fu_2734_p1;
    end else begin
        img_channel_dest_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        img_channel_dest_V_address1 = zext_ln321_25_fu_3858_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        img_channel_dest_V_address1 = zext_ln321_44_fu_3133_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        img_channel_dest_V_address1 = zext_ln321_36_fu_3082_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        img_channel_dest_V_address1 = zext_ln321_35_fu_3016_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        img_channel_dest_V_address1 = img_channel_dest_V_a_8_reg_4356;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd1))) begin
        img_channel_dest_V_address1 = img_channel_dest_V_a_7_reg_4351;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0))) begin
        img_channel_dest_V_address1 = zext_ln321_29_fu_2909_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        img_channel_dest_V_address1 = img_channel_dest_V_a_3_reg_4155;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        img_channel_dest_V_address1 = img_channel_dest_V_a_4_reg_4160;
    end else begin
        img_channel_dest_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state18) | (~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd1)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0)))) begin
        img_channel_dest_V_ce0 = 1'b1;
    end else begin
        img_channel_dest_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd1)) | (~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19)))) begin
        img_channel_dest_V_ce1 = 1'b1;
    end else begin
        img_channel_dest_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        img_channel_dest_V_d0 = img_channel_dest_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0))) begin
        img_channel_dest_V_d0 = corr7_out_V_dest_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        img_channel_dest_V_d0 = img_channel_dest_V_q0;
    end else begin
        img_channel_dest_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state24))) begin
        img_channel_dest_V_d1 = img_channel_dest_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0))) begin
        img_channel_dest_V_d1 = corr7_out_V_dest_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state26))) begin
        img_channel_dest_V_d1 = img_channel_dest_V_q0;
    end else begin
        img_channel_dest_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((1'b1 == ap_CS_fsm_state22) & (or_ln1129_reg_3976 == 1'd0)) | ((or_ln1110_reg_3972 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0)))) begin
        img_channel_dest_V_we0 = 1'b1;
    end else begin
        img_channel_dest_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | ((1'b1 == ap_CS_fsm_state22) & (or_ln1129_reg_3976 == 1'd0)) | ((or_ln1110_reg_3972 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | (~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0)))) begin
        img_channel_dest_V_we1 = 1'b1;
    end else begin
        img_channel_dest_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        img_channel_id_V_address0 = zext_ln321_27_fu_3776_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        img_channel_id_V_address0 = zext_ln321_43_fu_3117_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        img_channel_id_V_address0 = img_channel_id_V_add_10_reg_4346;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        img_channel_id_V_address0 = img_channel_id_V_add_9_reg_4341;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        img_channel_id_V_address0 = img_channel_id_V_add_5_reg_4145;
    end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd1))) begin
        img_channel_id_V_address0 = img_channel_id_V_add_2_reg_4130;
    end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0))) begin
        img_channel_id_V_address0 = zext_ln321_16_fu_2775_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        img_channel_id_V_address0 = zext_ln321_13_fu_2750_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        img_channel_id_V_address0 = zext_ln321_12_fu_2734_p1;
    end else begin
        img_channel_id_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        img_channel_id_V_address1 = zext_ln321_25_fu_3858_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        img_channel_id_V_address1 = zext_ln321_44_fu_3133_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        img_channel_id_V_address1 = zext_ln321_36_fu_3082_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        img_channel_id_V_address1 = zext_ln321_35_fu_3016_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        img_channel_id_V_address1 = img_channel_id_V_add_8_reg_4336;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd1))) begin
        img_channel_id_V_address1 = img_channel_id_V_add_7_reg_4331;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0))) begin
        img_channel_id_V_address1 = zext_ln321_29_fu_2909_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        img_channel_id_V_address1 = img_channel_id_V_add_3_reg_4135;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        img_channel_id_V_address1 = img_channel_id_V_add_4_reg_4140;
    end else begin
        img_channel_id_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state18) | (~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd1)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0)))) begin
        img_channel_id_V_ce0 = 1'b1;
    end else begin
        img_channel_id_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd1)) | (~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19)))) begin
        img_channel_id_V_ce1 = 1'b1;
    end else begin
        img_channel_id_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        img_channel_id_V_d0 = img_channel_id_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0))) begin
        img_channel_id_V_d0 = corr7_out_V_id_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        img_channel_id_V_d0 = img_channel_id_V_q0;
    end else begin
        img_channel_id_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state24))) begin
        img_channel_id_V_d1 = img_channel_id_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0))) begin
        img_channel_id_V_d1 = corr7_out_V_id_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state26))) begin
        img_channel_id_V_d1 = img_channel_id_V_q0;
    end else begin
        img_channel_id_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((1'b1 == ap_CS_fsm_state22) & (or_ln1129_reg_3976 == 1'd0)) | ((or_ln1110_reg_3972 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0)))) begin
        img_channel_id_V_we0 = 1'b1;
    end else begin
        img_channel_id_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | ((1'b1 == ap_CS_fsm_state22) & (or_ln1129_reg_3976 == 1'd0)) | ((or_ln1110_reg_3972 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | (~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0)))) begin
        img_channel_id_V_we1 = 1'b1;
    end else begin
        img_channel_id_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        img_channel_keep_V_address0 = zext_ln321_27_fu_3776_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        img_channel_keep_V_address0 = zext_ln321_43_fu_3117_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        img_channel_keep_V_address0 = img_channel_keep_V_a_10_reg_4286;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        img_channel_keep_V_address0 = img_channel_keep_V_a_9_reg_4281;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        img_channel_keep_V_address0 = img_channel_keep_V_a_5_reg_4085;
    end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd1))) begin
        img_channel_keep_V_address0 = img_channel_keep_V_a_2_reg_4070;
    end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0))) begin
        img_channel_keep_V_address0 = zext_ln321_16_fu_2775_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        img_channel_keep_V_address0 = zext_ln321_13_fu_2750_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        img_channel_keep_V_address0 = zext_ln321_12_fu_2734_p1;
    end else begin
        img_channel_keep_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        img_channel_keep_V_address1 = zext_ln321_25_fu_3858_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        img_channel_keep_V_address1 = zext_ln321_44_fu_3133_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        img_channel_keep_V_address1 = zext_ln321_36_fu_3082_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        img_channel_keep_V_address1 = zext_ln321_35_fu_3016_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        img_channel_keep_V_address1 = img_channel_keep_V_a_8_reg_4276;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd1))) begin
        img_channel_keep_V_address1 = img_channel_keep_V_a_7_reg_4271;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0))) begin
        img_channel_keep_V_address1 = zext_ln321_29_fu_2909_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        img_channel_keep_V_address1 = img_channel_keep_V_a_3_reg_4075;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        img_channel_keep_V_address1 = img_channel_keep_V_a_4_reg_4080;
    end else begin
        img_channel_keep_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state18) | (~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd1)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0)))) begin
        img_channel_keep_V_ce0 = 1'b1;
    end else begin
        img_channel_keep_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd1)) | (~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19)))) begin
        img_channel_keep_V_ce1 = 1'b1;
    end else begin
        img_channel_keep_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        img_channel_keep_V_d0 = img_channel_keep_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0))) begin
        img_channel_keep_V_d0 = corr7_out_V_keep_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        img_channel_keep_V_d0 = img_channel_keep_V_q0;
    end else begin
        img_channel_keep_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state24))) begin
        img_channel_keep_V_d1 = img_channel_keep_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0))) begin
        img_channel_keep_V_d1 = corr7_out_V_keep_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state26))) begin
        img_channel_keep_V_d1 = img_channel_keep_V_q0;
    end else begin
        img_channel_keep_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((1'b1 == ap_CS_fsm_state22) & (or_ln1129_reg_3976 == 1'd0)) | ((or_ln1110_reg_3972 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0)))) begin
        img_channel_keep_V_we0 = 1'b1;
    end else begin
        img_channel_keep_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | ((1'b1 == ap_CS_fsm_state22) & (or_ln1129_reg_3976 == 1'd0)) | ((or_ln1110_reg_3972 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | (~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0)))) begin
        img_channel_keep_V_we1 = 1'b1;
    end else begin
        img_channel_keep_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        img_channel_last_V_address0 = zext_ln321_27_fu_3776_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        img_channel_last_V_address0 = zext_ln321_43_fu_3117_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        img_channel_last_V_address0 = img_channel_last_V_a_10_reg_4326;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        img_channel_last_V_address0 = img_channel_last_V_a_9_reg_4321;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        img_channel_last_V_address0 = img_channel_last_V_a_5_reg_4125;
    end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd1))) begin
        img_channel_last_V_address0 = img_channel_last_V_a_2_reg_4110;
    end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0))) begin
        img_channel_last_V_address0 = zext_ln321_16_fu_2775_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        img_channel_last_V_address0 = zext_ln321_13_fu_2750_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        img_channel_last_V_address0 = zext_ln321_12_fu_2734_p1;
    end else begin
        img_channel_last_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        img_channel_last_V_address1 = zext_ln321_25_fu_3858_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        img_channel_last_V_address1 = zext_ln321_44_fu_3133_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        img_channel_last_V_address1 = zext_ln321_36_fu_3082_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        img_channel_last_V_address1 = zext_ln321_35_fu_3016_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        img_channel_last_V_address1 = img_channel_last_V_a_8_reg_4316;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd1))) begin
        img_channel_last_V_address1 = img_channel_last_V_a_7_reg_4311;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0))) begin
        img_channel_last_V_address1 = zext_ln321_29_fu_2909_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        img_channel_last_V_address1 = img_channel_last_V_a_3_reg_4115;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        img_channel_last_V_address1 = img_channel_last_V_a_4_reg_4120;
    end else begin
        img_channel_last_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state18) | (~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd1)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0)))) begin
        img_channel_last_V_ce0 = 1'b1;
    end else begin
        img_channel_last_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd1)) | (~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19)))) begin
        img_channel_last_V_ce1 = 1'b1;
    end else begin
        img_channel_last_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        img_channel_last_V_d0 = img_channel_last_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0))) begin
        img_channel_last_V_d0 = corr7_out_V_last_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        img_channel_last_V_d0 = img_channel_last_V_q0;
    end else begin
        img_channel_last_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state24))) begin
        img_channel_last_V_d1 = img_channel_last_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0))) begin
        img_channel_last_V_d1 = corr7_out_V_last_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state26))) begin
        img_channel_last_V_d1 = img_channel_last_V_q0;
    end else begin
        img_channel_last_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((1'b1 == ap_CS_fsm_state22) & (or_ln1129_reg_3976 == 1'd0)) | ((or_ln1110_reg_3972 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0)))) begin
        img_channel_last_V_we0 = 1'b1;
    end else begin
        img_channel_last_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | ((1'b1 == ap_CS_fsm_state22) & (or_ln1129_reg_3976 == 1'd0)) | ((or_ln1110_reg_3972 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | (~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0)))) begin
        img_channel_last_V_we1 = 1'b1;
    end else begin
        img_channel_last_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        img_channel_user_V_address0 = zext_ln321_43_fu_3117_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        img_channel_user_V_address0 = img_channel_user_V_a_10_reg_4306;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        img_channel_user_V_address0 = img_channel_user_V_a_9_reg_4301;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        img_channel_user_V_address0 = img_channel_user_V_a_5_reg_4105;
    end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd1))) begin
        img_channel_user_V_address0 = img_channel_user_V_a_2_reg_4090;
    end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0))) begin
        img_channel_user_V_address0 = zext_ln321_16_fu_2775_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        img_channel_user_V_address0 = zext_ln321_13_fu_2750_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        img_channel_user_V_address0 = zext_ln321_12_fu_2734_p1;
    end else begin
        img_channel_user_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        img_channel_user_V_address1 = zext_ln321_44_fu_3133_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        img_channel_user_V_address1 = zext_ln321_36_fu_3082_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        img_channel_user_V_address1 = zext_ln321_35_fu_3016_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        img_channel_user_V_address1 = img_channel_user_V_a_8_reg_4296;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd1))) begin
        img_channel_user_V_address1 = img_channel_user_V_a_7_reg_4291;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0))) begin
        img_channel_user_V_address1 = zext_ln321_29_fu_2909_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        img_channel_user_V_address1 = img_channel_user_V_a_3_reg_4095;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        img_channel_user_V_address1 = img_channel_user_V_a_4_reg_4100;
    end else begin
        img_channel_user_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state18) | (~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd1)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0)))) begin
        img_channel_user_V_ce0 = 1'b1;
    end else begin
        img_channel_user_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd1)) | (~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19)))) begin
        img_channel_user_V_ce1 = 1'b1;
    end else begin
        img_channel_user_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        img_channel_user_V_d0 = img_channel_user_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0))) begin
        img_channel_user_V_d0 = corr7_out_V_user_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        img_channel_user_V_d0 = img_channel_user_V_q0;
    end else begin
        img_channel_user_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state24))) begin
        img_channel_user_V_d1 = img_channel_user_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0))) begin
        img_channel_user_V_d1 = corr7_out_V_user_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state26))) begin
        img_channel_user_V_d1 = img_channel_user_V_q0;
    end else begin
        img_channel_user_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((1'b1 == ap_CS_fsm_state22) & (or_ln1129_reg_3976 == 1'd0)) | ((or_ln1110_reg_3972 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0)))) begin
        img_channel_user_V_we0 = 1'b1;
    end else begin
        img_channel_user_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | ((1'b1 == ap_CS_fsm_state22) & (or_ln1129_reg_3976 == 1'd0)) | ((or_ln1110_reg_3972 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | (~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0)))) begin
        img_channel_user_V_we1 = 1'b1;
    end else begin
        img_channel_user_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        img_channel_valid_V_address0 = zext_ln321_43_fu_3117_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        img_channel_valid_V_address0 = img_channel_valid_V_13_reg_4246;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        img_channel_valid_V_address0 = img_channel_valid_V_12_reg_4241;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        img_channel_valid_V_address0 = img_channel_valid_V_6_reg_4045;
    end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd1))) begin
        img_channel_valid_V_address0 = img_channel_valid_V_3_reg_4030;
    end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0))) begin
        img_channel_valid_V_address0 = zext_ln321_16_fu_2775_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        img_channel_valid_V_address0 = zext_ln321_13_fu_2750_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        img_channel_valid_V_address0 = zext_ln321_12_fu_2734_p1;
    end else begin
        img_channel_valid_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        img_channel_valid_V_address1 = zext_ln321_44_fu_3133_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        img_channel_valid_V_address1 = zext_ln321_36_fu_3082_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        img_channel_valid_V_address1 = zext_ln321_35_fu_3016_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        img_channel_valid_V_address1 = img_channel_valid_V_11_reg_4236;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd1))) begin
        img_channel_valid_V_address1 = img_channel_valid_V_10_reg_4231;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0))) begin
        img_channel_valid_V_address1 = zext_ln321_29_fu_2909_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        img_channel_valid_V_address1 = img_channel_valid_V_4_reg_4035;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        img_channel_valid_V_address1 = img_channel_valid_V_5_reg_4040;
    end else begin
        img_channel_valid_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state18) | (~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd1)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0)))) begin
        img_channel_valid_V_ce0 = 1'b1;
    end else begin
        img_channel_valid_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd1)) | (~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19)))) begin
        img_channel_valid_V_ce1 = 1'b1;
    end else begin
        img_channel_valid_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        img_channel_valid_V_d0 = img_channel_valid_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0))) begin
        img_channel_valid_V_d0 = corr7_out_V_valid_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        img_channel_valid_V_d0 = img_channel_valid_V_q0;
    end else begin
        img_channel_valid_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state24))) begin
        img_channel_valid_V_d1 = img_channel_valid_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0))) begin
        img_channel_valid_V_d1 = corr7_out_V_valid_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state26))) begin
        img_channel_valid_V_d1 = img_channel_valid_V_q0;
    end else begin
        img_channel_valid_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((1'b1 == ap_CS_fsm_state22) & (or_ln1129_reg_3976 == 1'd0)) | ((or_ln1110_reg_3972 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | (~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0)))) begin
        img_channel_valid_V_we0 = 1'b1;
    end else begin
        img_channel_valid_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | ((1'b1 == ap_CS_fsm_state22) & (or_ln1129_reg_3976 == 1'd0)) | ((or_ln1110_reg_3972 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | (~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0)))) begin
        img_channel_valid_V_we1 = 1'b1;
    end else begin
        img_channel_valid_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1073_fu_2210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        out_layer_0_0_user_address0 = out_layer_0_0_user_3_gep_fu_1808_p3;
    end else if (((1'd1 == and_ln1228_1_reg_4949) & (1'b1 == ap_CS_fsm_state52))) begin
        out_layer_0_0_user_address0 = 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state52) & (1'd0 == and_ln1228_1_reg_4949) & (trunc_ln1265_reg_4728 == 1'd0))) begin
        out_layer_0_0_user_address0 = zext_ln1222_reg_4894;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_0_0_user_address0 = out_layer_0_0_user_2_reg_4856;
    end else begin
        out_layer_0_0_user_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state48) | ((1'b1 == ap_CS_fsm_state52) & (1'd0 == and_ln1228_1_reg_4949) & (trunc_ln1265_reg_4728 == 1'd0)) | ((1'd1 == and_ln1228_1_reg_4949) & (1'b1 == ap_CS_fsm_state52)))) begin
        out_layer_0_0_user_ce0 = 1'b1;
    end else begin
        out_layer_0_0_user_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln1228_1_reg_4949) & (1'b1 == ap_CS_fsm_state52))) begin
        out_layer_0_0_user_d0 = 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state48) | ((1'b1 == ap_CS_fsm_state52) & (1'd0 == and_ln1228_1_reg_4949) & (trunc_ln1265_reg_4728 == 1'd0)))) begin
        out_layer_0_0_user_d0 = 1'd0;
    end else begin
        out_layer_0_0_user_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state52) & (1'd0 == and_ln1228_1_reg_4949) & (trunc_ln1265_reg_4728 == 1'd0)) | ((1'd1 == and_ln1228_1_reg_4949) & (1'b1 == ap_CS_fsm_state52)) | ((1'b1 == ap_CS_fsm_state48) & (out_row_idx45_0_0_reg_2093 == 3'd0)))) begin
        out_layer_0_0_user_we0 = 1'b1;
    end else begin
        out_layer_0_0_user_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        out_layer_0_data_V_address0 = out_layer_0_data_V_7_reg_4904;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_0_data_V_address0 = zext_ln1222_fu_3819_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        out_layer_0_data_V_address0 = out_layer_0_data_V_1_reg_4765;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        out_layer_0_data_V_address0 = zext_ln1242_fu_3719_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        out_layer_0_data_V_address0 = out_layer_0_data_V_5_reg_4697;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        out_layer_0_data_V_address0 = zext_ln1197_fu_3619_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        out_layer_0_data_V_address0 = out_layer_0_data_V_3_reg_4626;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        out_layer_0_data_V_address0 = zext_ln1211_fu_3509_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        out_layer_0_data_V_address0 = zext_ln1091_fu_2234_p1;
    end else begin
        out_layer_0_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state39))) begin
        out_layer_0_data_V_ce0 = 1'b1;
    end else begin
        out_layer_0_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        out_layer_0_data_V_d0 = tmp_data_V_3_fu_3832_p2;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        out_layer_0_data_V_d0 = tmp_data_V_2_reg_4825;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        out_layer_0_data_V_d0 = add_ln703_2_fu_3646_p2;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        out_layer_0_data_V_d0 = add_ln703_reg_4656;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        out_layer_0_data_V_d0 = 12'd0;
    end else begin
        out_layer_0_data_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state51) & (trunc_ln1265_reg_4728 == 1'd0)) | ((1'b1 == ap_CS_fsm_state47) & (out_row_idx45_0_0_reg_2093 == 3'd0)) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln1089_fu_2222_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state43) & (trunc_ln1265_1_reg_4674 == 1'd0)) | ((1'b1 == ap_CS_fsm_state39) & (out_row_idx40_0_0_reg_2023 == 3'd0)))) begin
        out_layer_0_data_V_we0 = 1'b1;
    end else begin
        out_layer_0_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        out_layer_0_valid_V_address0 = out_layer_0_valid_V_4_reg_4914;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_0_valid_V_address0 = out_layer_0_valid_V_1_reg_4795;
    end else begin
        out_layer_0_valid_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48))) begin
        out_layer_0_valid_V_ce0 = 1'b1;
    end else begin
        out_layer_0_valid_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        out_layer_1_0_user_address0 = out_layer_1_0_user_2_gep_fu_1814_p3;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        out_layer_1_0_user_address0 = zext_ln1222_reg_4894;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_1_0_user_address0 = out_layer_1_0_user_1_reg_4861;
    end else begin
        out_layer_1_0_user_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48))) begin
        out_layer_1_0_user_ce0 = 1'b1;
    end else begin
        out_layer_1_0_user_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln1265_reg_4728 == 1'd1) & (1'b1 == ap_CS_fsm_state52) & (1'd0 == and_ln1228_1_reg_4949)) | ((1'b1 == ap_CS_fsm_state48) & (out_row_idx45_0_0_reg_2093 == 3'd1)))) begin
        out_layer_1_0_user_we0 = 1'b1;
    end else begin
        out_layer_1_0_user_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        out_layer_1_data_V_address0 = out_layer_1_data_V_7_reg_4909;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        out_layer_1_data_V_address0 = zext_ln1222_fu_3819_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        out_layer_1_data_V_address0 = out_layer_1_data_V_1_reg_4770;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        out_layer_1_data_V_address0 = zext_ln1242_fu_3719_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        out_layer_1_data_V_address0 = out_layer_1_data_V_5_reg_4702;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        out_layer_1_data_V_address0 = zext_ln1197_fu_3619_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        out_layer_1_data_V_address0 = out_layer_1_data_V_3_reg_4631;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        out_layer_1_data_V_address0 = zext_ln1211_fu_3509_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        out_layer_1_data_V_address0 = zext_ln1091_1_fu_2251_p1;
    end else begin
        out_layer_1_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state39))) begin
        out_layer_1_data_V_ce0 = 1'b1;
    end else begin
        out_layer_1_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        out_layer_1_data_V_d0 = tmp_data_V_3_fu_3832_p2;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        out_layer_1_data_V_d0 = tmp_data_V_2_reg_4825;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        out_layer_1_data_V_d0 = add_ln703_2_fu_3646_p2;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        out_layer_1_data_V_d0 = add_ln703_reg_4656;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        out_layer_1_data_V_d0 = 12'd0;
    end else begin
        out_layer_1_data_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1265_reg_4728 == 1'd1) & (1'b1 == ap_CS_fsm_state51)) | ((1'b1 == ap_CS_fsm_state47) & (out_row_idx45_0_0_reg_2093 == 3'd1)) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln1089_1_fu_2239_p2 == 1'd0)) | ((trunc_ln1265_1_reg_4674 == 1'd1) & (1'b1 == ap_CS_fsm_state43)) | ((1'b1 == ap_CS_fsm_state39) & (out_row_idx40_0_0_reg_2023 == 3'd1)))) begin
        out_layer_1_data_V_we0 = 1'b1;
    end else begin
        out_layer_1_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        out_layer_1_valid_V_address0 = out_layer_1_valid_V_4_reg_4919;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_1_valid_V_address0 = out_layer_1_valid_V_1_reg_4800;
    end else begin
        out_layer_1_valid_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48))) begin
        out_layer_1_valid_V_ce0 = 1'b1;
    end else begin
        out_layer_1_valid_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        out_layer_2_data_V_address0 = out_layer_2_data_V_1_reg_4775;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        out_layer_2_data_V_address0 = zext_ln1242_fu_3719_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        out_layer_2_data_V_address0 = out_layer_2_data_V_3_reg_4636;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        out_layer_2_data_V_address0 = zext_ln1211_fu_3509_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        out_layer_2_data_V_address0 = zext_ln1091_2_fu_2268_p1;
    end else begin
        out_layer_2_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state39))) begin
        out_layer_2_data_V_ce0 = 1'b1;
    end else begin
        out_layer_2_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        out_layer_2_data_V_d0 = tmp_data_V_2_reg_4825;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        out_layer_2_data_V_d0 = add_ln703_reg_4656;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        out_layer_2_data_V_d0 = 12'd0;
    end else begin
        out_layer_2_data_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state47) & (out_row_idx45_0_0_reg_2093 == 3'd2)) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln1089_2_fu_2256_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state39) & (out_row_idx40_0_0_reg_2023 == 3'd2)))) begin
        out_layer_2_data_V_we0 = 1'b1;
    end else begin
        out_layer_2_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_2_valid_V_ce0 = 1'b1;
    end else begin
        out_layer_2_valid_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        out_layer_3_data_V_address0 = out_layer_3_data_V_1_reg_4780;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        out_layer_3_data_V_address0 = zext_ln1242_fu_3719_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        out_layer_3_data_V_address0 = out_layer_3_data_V_3_reg_4641;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        out_layer_3_data_V_address0 = zext_ln1211_fu_3509_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        out_layer_3_data_V_address0 = zext_ln1091_3_fu_2285_p1;
    end else begin
        out_layer_3_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state39))) begin
        out_layer_3_data_V_ce0 = 1'b1;
    end else begin
        out_layer_3_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        out_layer_3_data_V_d0 = tmp_data_V_2_reg_4825;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        out_layer_3_data_V_d0 = add_ln703_reg_4656;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        out_layer_3_data_V_d0 = 12'd0;
    end else begin
        out_layer_3_data_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state47) & (out_row_idx45_0_0_reg_2093 == 3'd3)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln1089_3_fu_2273_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state39) & (out_row_idx40_0_0_reg_2023 == 3'd3)))) begin
        out_layer_3_data_V_we0 = 1'b1;
    end else begin
        out_layer_3_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_3_valid_V_ce0 = 1'b1;
    end else begin
        out_layer_3_valid_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        out_layer_4_data_V_address0 = out_layer_4_data_V_1_reg_4785;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        out_layer_4_data_V_address0 = zext_ln1242_fu_3719_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        out_layer_4_data_V_address0 = out_layer_4_data_V_3_reg_4646;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        out_layer_4_data_V_address0 = zext_ln1211_fu_3509_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        out_layer_4_data_V_address0 = zext_ln1091_4_fu_2302_p1;
    end else begin
        out_layer_4_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state39))) begin
        out_layer_4_data_V_ce0 = 1'b1;
    end else begin
        out_layer_4_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        out_layer_4_data_V_d0 = tmp_data_V_2_reg_4825;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        out_layer_4_data_V_d0 = add_ln703_reg_4656;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        out_layer_4_data_V_d0 = 12'd0;
    end else begin
        out_layer_4_data_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state47) & (out_row_idx45_0_0_reg_2093 == 3'd4)) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln1089_4_fu_2290_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state39) & (out_row_idx40_0_0_reg_2023 == 3'd4)))) begin
        out_layer_4_data_V_we0 = 1'b1;
    end else begin
        out_layer_4_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_4_valid_V_ce0 = 1'b1;
    end else begin
        out_layer_4_valid_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        out_layer_5_data_V_address0 = out_layer_5_data_V_1_reg_4790;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        out_layer_5_data_V_address0 = zext_ln1242_fu_3719_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        out_layer_5_data_V_address0 = out_layer_5_data_V_3_reg_4651;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        out_layer_5_data_V_address0 = zext_ln1211_fu_3509_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        out_layer_5_data_V_address0 = zext_ln1091_5_fu_2319_p1;
    end else begin
        out_layer_5_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state39))) begin
        out_layer_5_data_V_ce0 = 1'b1;
    end else begin
        out_layer_5_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        out_layer_5_data_V_d0 = tmp_data_V_2_reg_4825;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        out_layer_5_data_V_d0 = add_ln703_reg_4656;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        out_layer_5_data_V_d0 = 12'd0;
    end else begin
        out_layer_5_data_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state47) & ((out_row_idx45_0_0_reg_2093 == 3'd5) | ((out_row_idx45_0_0_reg_2093 == 3'd6) | (out_row_idx45_0_0_reg_2093 == 3'd7)))) | ((1'b1 == ap_CS_fsm_state13) & (icmp_ln1089_5_fu_2307_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state39) & ((out_row_idx40_0_0_reg_2023 == 3'd5) | ((out_row_idx40_0_0_reg_2023 == 3'd6) | (out_row_idx40_0_0_reg_2023 == 3'd7)))))) begin
        out_layer_5_data_V_we0 = 1'b1;
    end else begin
        out_layer_5_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        out_layer_5_valid_V_ce0 = 1'b1;
    end else begin
        out_layer_5_valid_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        subfilter_layer_V_address0 = zext_ln1173_fu_3215_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        subfilter_layer_V_address0 = grp_DECORRELATE_fu_2139_filter_V_address0;
    end else begin
        subfilter_layer_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        subfilter_layer_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        subfilter_layer_V_ce0 = grp_DECORRELATE_fu_2139_filter_V_ce0;
    end else begin
        subfilter_layer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        subfilter_layer_V_we0 = 1'b1;
    end else begin
        subfilter_layer_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        weights_layer8_V_0_ce0 = 1'b1;
    end else begin
        weights_layer8_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln1073_fu_2210_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln1089_fu_2222_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln1089_1_fu_2239_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln1089_2_fu_2256_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1089_3_fu_2273_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln1089_4_fu_2290_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln1089_5_fu_2307_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((icmp_ln1096_fu_2438_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15) & (grp_fu_2156_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else if (((grp_fu_2156_p2 == 1'd1) & (icmp_ln1096_fu_2438_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (((or_ln1110_reg_3972 == 1'd1) & (icmp_ln1099_reg_3954 == 1'd0)) | ((icmp_ln1101_fu_2466_p2 == 1'd1) & (or_ln1110_reg_3972 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else if (((1'b1 == ap_CS_fsm_state16) & (((or_ln1110_reg_3972 == 1'd0) & (icmp_ln1099_reg_3954 == 1'd0)) | ((icmp_ln1101_fu_2466_p2 == 1'd1) & (or_ln1110_reg_3972 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((icmp_ln1103_fu_2713_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state19 : begin
            if ((~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else if ((~((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln1113_fu_2760_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((1'b1 == ap_CS_fsm_state20) & (or_ln1129_reg_3976 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state21 : begin
            if ((~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else if ((~((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state21) & (icmp_ln1132_fu_2894_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((1'b1 == ap_CS_fsm_state23) & ((icmp_ln1150_fu_2991_p2 == 1'd1) | (1'd0 == and_ln1148_reg_3968)))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state25 : begin
            if (((1'b1 == ap_CS_fsm_state25) & ((icmp_ln1158_fu_3092_p2 == 1'd1) | (icmp_ln1129_reg_3964 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state27 : begin
            if (((icmp_ln1169_fu_3143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((icmp_ln1171_fu_3163_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state30 : begin
            if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln1177_fu_3225_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((icmp_ln1179_fu_3324_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state33 : begin
            if (((1'b1 == ap_CS_fsm_state33) & (grp_DECORRELATE_fu_2139_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            if (((1'b1 == ap_CS_fsm_state34) & (((icmp_ln1189_fu_3411_p2 == 1'd1) & (icmp_ln1187_reg_3998 == 1'd1)) | ((icmp_ln1203_fu_3367_p2 == 1'd1) & (icmp_ln1187_reg_3998 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else if (((icmp_ln1187_reg_3998 == 1'd1) & (1'b1 == ap_CS_fsm_state34) & (icmp_ln1189_fu_3411_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state35 : begin
            if (((icmp_ln1205_fu_3451_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state37 : begin
            if (((icmp_ln1209_fu_3497_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state40 : begin
            if (((icmp_ln1191_fu_3557_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state42 : begin
            if (((icmp_ln1195_fu_3607_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state44 : begin
            if (((1'b1 == ap_CS_fsm_state44) & ((icmp_ln1165_reg_3994 == 1'd1) | (((icmp_ln1218_fu_3666_p2 == 1'd1) & (icmp_ln1187_reg_3998 == 1'd1)) | ((icmp_ln1238_fu_3654_p2 == 1'd1) & (icmp_ln1187_reg_3998 == 1'd0)))))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((icmp_ln1187_reg_3998 == 1'd1) & (1'b1 == ap_CS_fsm_state44) & (icmp_ln1218_fu_3666_p2 == 1'd0) & (icmp_ln1165_reg_3994 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state45 : begin
            if (((icmp_ln1240_fu_3707_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state45))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            if (((1'b1 == ap_CS_fsm_state49) & (io_acc_block_signal_op985 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state50 : begin
            if (((icmp_ln1220_fu_3807_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            if (((1'b1 == ap_CS_fsm_state54) & (io_acc_block_signal_op1052 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1089_1_fu_2245_p2 = (j_0_0_1_reg_1845 + 8'd1);

assign add_ln1089_2_fu_2262_p2 = (j_0_0_2_reg_1856 + 8'd1);

assign add_ln1089_3_fu_2279_p2 = (j_0_0_3_reg_1867 + 8'd1);

assign add_ln1089_4_fu_2296_p2 = (j_0_0_4_reg_1878 + 8'd1);

assign add_ln1089_5_fu_2313_p2 = (j_0_0_5_reg_1889 + 8'd1);

assign add_ln1089_fu_2228_p2 = (j_0_0_0_reg_1834 + 8'd1);

assign add_ln1169_fu_3149_p2 = (current_input_channe_2_reg_1978 + 6'd1);

assign add_ln1171_fu_3169_p2 = (subfilter_element_0_s_reg_1989 + 7'd1);

assign add_ln1177_fu_3231_p2 = (input_line_0_0_reg_2001 + 3'd1);

assign add_ln1179_fu_3330_p2 = (index_input_element3_3_reg_2012 + 7'd1);

assign add_ln1189_fu_3417_p2 = (out_row_idx_0_0_reg_2035 + 2'd1);

assign add_ln1191_fu_3601_p2 = (output_col_0_0_reg_2070 + 8'd1);

assign add_ln1193_1_fu_3581_p2 = ($signed(output_col_0_0_reg_2070) + $signed(8'd249));

assign add_ln1193_fu_3435_p2 = (zext_ln1189_fu_3407_p1 + 4'd7);

assign add_ln1195_fu_3613_p2 = (index_input_element3_4_reg_2082 + 8'd1);

assign add_ln1203_fu_3373_p2 = (out_row_idx40_0_0_reg_2023 + 3'd1);

assign add_ln1205_fu_3491_p2 = (output_col41_0_0_reg_2047 + 8'd1);

assign add_ln1207_1_fu_3471_p2 = ($signed(output_col41_0_0_reg_2047) + $signed(8'd249));

assign add_ln1207_fu_3391_p2 = (zext_ln1203_fu_3363_p1 + 4'd7);

assign add_ln1209_fu_3503_p2 = (index_input_element4_1_reg_2059 + 8'd1);

assign add_ln1220_fu_3813_p2 = (8'd1 + index_input_element4_2_reg_2127);

assign add_ln1224_1_fu_3843_p2 = (zext_ln1224_fu_3840_p1 + 7'd1);

assign add_ln1224_fu_3672_p2 = (out_row_idx43_0_0_reg_2105 + 2'd1);

assign add_ln1238_fu_3660_p2 = (out_row_idx45_0_0_reg_2093 + 3'd1);

assign add_ln1240_fu_3713_p2 = (8'd1 + index_input_element4_reg_2116);

assign add_ln1244_fu_3756_p2 = (zext_ln1244_fu_3753_p1 + 7'd1);

assign add_ln1265_1_fu_3523_p2 = (zext_ln1207_reg_4570 + zext_ln1265_2_fu_3519_p1);

assign add_ln1265_fu_3629_p2 = (zext_ln1193_reg_4589 + zext_ln1265_fu_3625_p1);

assign add_ln203_1_fu_3261_p2 = (zext_ln203_3_fu_3257_p1 + zext_ln203_2_fu_3245_p1);

assign add_ln203_2_fu_3289_p2 = ($signed(sext_ln203_2_fu_3285_p1) + $signed(zext_ln1171_1_reg_4508));

assign add_ln203_3_fu_3318_p2 = ($signed(sext_ln203_3_fu_3314_p1) + $signed(p_shl6_cast_fu_3298_p3));

assign add_ln203_4_fu_3344_p2 = (add_ln203_1_reg_4534 + zext_ln203_6_fu_3340_p1);

assign add_ln203_5_fu_3349_p2 = (add_ln203_3_reg_4539 + zext_ln203_5_fu_3336_p1);

assign add_ln203_6_fu_3591_p2 = (zext_ln1193_reg_4589 + zext_ln203_11_fu_3587_p1);

assign add_ln203_7_fu_3567_p2 = (mul_ln203_reg_4595 + zext_ln203_13_fu_3563_p1);

assign add_ln203_8_fu_3481_p2 = (zext_ln1207_reg_4570 + zext_ln203_15_fu_3477_p1);

assign add_ln203_9_fu_3461_p2 = (mul_ln203_1_reg_4576 + zext_ln203_17_fu_3457_p1);

assign add_ln203_fu_3205_p2 = (sub_ln203_fu_3199_p2 + zext_ln1171_reg_4503);

assign add_ln321_10_fu_2770_p2 = (add_ln321_5_reg_4025 + zext_ln321_15_fu_2766_p1);

assign add_ln321_11_fu_2816_p2 = (zext_ln321_18_fu_2812_p1 + zext_ln321_17_fu_2800_p1);

assign add_ln321_12_fu_2826_p2 = (zext_ln321_19_fu_2822_p1 + 15'd14784);

assign add_ln321_13_fu_2843_p2 = (zext_ln321_19_fu_2822_p1 + 15'd14785);

assign add_ln321_14_fu_2860_p2 = (zext_ln321_19_fu_2822_p1 + 15'd14848);

assign add_ln321_15_fu_2877_p2 = (zext_ln321_19_fu_2822_p1 + 15'd14849);

assign add_ln321_16_fu_3853_p2 = (mul_ln321_reg_4723 + zext_ln321_24_fu_3849_p1);

assign add_ln321_17_fu_3766_p2 = ($signed(zext_ln321_26_fu_3762_p1) + $signed(10'd624));

assign add_ln321_18_fu_2904_p2 = (add_ln321_12_reg_4226 + zext_ln321_28_fu_2900_p1);

assign add_ln321_19_fu_2954_p2 = (zext_ln321_31_fu_2938_p1 + zext_ln321_32_fu_2950_p1);

assign add_ln321_1_fu_2541_p2 = ($signed(sext_ln321_2_fu_2537_p1) + $signed(p_shl_cast_fu_2521_p3));

assign add_ln321_20_fu_2960_p2 = ($signed(zext_ln321_30_fu_2926_p1) + $signed(sext_ln321_reg_3958));

assign add_ln321_21_fu_2985_p2 = (p_shl8_cast_fu_2969_p3 + p_shl9_cast_fu_2977_p3);

assign add_ln321_22_fu_3011_p2 = (add_ln321_19_reg_4379 + zext_ln321_34_fu_3007_p1);

assign add_ln321_23_fu_3027_p2 = (add_ln321_21_reg_4384 + zext_ln321_33_fu_3003_p1);

assign add_ln321_24_fu_3056_p2 = (zext_ln321_38_fu_3052_p1 + zext_ln321_37_fu_3040_p1);

assign add_ln321_25_fu_3070_p2 = ($signed(zext_ln321_40_fu_3066_p1) + $signed(14'd11088));

assign add_ln321_26_fu_3076_p2 = (zext_ln321_39_fu_3062_p1 + 15'd14784);

assign add_ln321_27_fu_3112_p2 = (add_ln321_25_reg_4437 + zext_ln321_42_fu_3108_p1);

assign add_ln321_28_fu_3128_p2 = (add_ln321_26_reg_4442 + zext_ln321_41_fu_3104_p1);

assign add_ln321_2_fu_2581_p2 = ($signed(sext_ln321_3_fu_2577_p1) + $signed(zext_ln1101_reg_3988));

assign add_ln321_3_fu_2610_p2 = ($signed(sext_ln321_4_fu_2606_p1) + $signed(p_shl2_cast_fu_2590_p3));

assign add_ln321_4_fu_2620_p2 = ($signed(zext_ln321_6_fu_2616_p1) + $signed(sext_ln321_reg_3958));

assign add_ln321_5_fu_2645_p2 = (p_shl4_cast_fu_2629_p3 + p_shl5_cast_fu_2637_p3);

assign add_ln321_6_fu_2679_p2 = (16'd64 + add_ln321_5_fu_2645_p2);

assign add_ln321_7_fu_2696_p2 = (16'd65 + add_ln321_5_fu_2645_p2);

assign add_ln321_8_fu_2729_p2 = (add_ln321_3_reg_4020 + zext_ln321_11_fu_2725_p1);

assign add_ln321_9_fu_2745_p2 = (add_ln321_1_reg_4015 + zext_ln321_11_fu_2725_p1);

assign add_ln321_fu_2512_p2 = ($signed(sext_ln321_1_fu_2508_p1) + $signed(zext_ln1101_reg_3988));

assign add_ln703_2_fu_3646_p2 = (select_ln1265_3_fu_3639_p3 + decorrelate_img_V_q0);

assign add_ln703_fu_3551_p2 = (tmp_14_fu_3533_p8 + decorrelate_img_V_q0);

assign and_ln1110_fu_2420_p2 = (icmp_ln1110_1_fu_2414_p2 & grp_fu_2156_p2);

assign and_ln1148_fu_2398_p2 = (icmp_ln1148_fu_2386_p2 & icmp_ln1148_1_fu_2392_p2);

assign and_ln1228_1_fu_3872_p2 = (icmp_ln1228_2_fu_3866_p2 & and_ln1228_reg_4735);

assign and_ln1228_fu_3698_p2 = (icmp_ln1228_reg_4002 & icmp_ln1228_1_fu_3688_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state19 = ((io_acc_block_signal_op363 == 1'b0) & (icmp_ln1113_fu_2760_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state21 = ((io_acc_block_signal_op481 == 1'b0) & (icmp_ln1132_fu_2894_p2 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign corr8_out_V_keep_V_din = reg_2204;

assign current_input_channe_1_fu_2444_p2 = (current_input_channe_reg_1900 + 6'd1);

assign filter_line_fu_2472_p2 = (filter_line_0_reg_1912 + 3'd1);

assign grp_DECORRELATE_fu_2139_ap_start = grp_DECORRELATE_fu_2139_ap_start_reg;

assign grp_fu_2146_p4 = {{row_idx_0_reg_1822[6:2]}};

assign grp_fu_2156_p2 = ((grp_fu_2146_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln1073_fu_2210_p2 = ((row_idx_0_reg_1822 == 7'd66) ? 1'b1 : 1'b0);

assign icmp_ln1089_1_fu_2239_p2 = ((j_0_0_1_reg_1845 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln1089_2_fu_2256_p2 = ((j_0_0_2_reg_1856 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln1089_3_fu_2273_p2 = ((j_0_0_3_reg_1867 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln1089_4_fu_2290_p2 = ((j_0_0_4_reg_1878 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln1089_5_fu_2307_p2 = ((j_0_0_5_reg_1889 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln1089_fu_2222_p2 = ((j_0_0_0_reg_1834 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln1096_fu_2438_p2 = ((current_input_channe_reg_1900 == 6'd56) ? 1'b1 : 1'b0);

assign icmp_ln1099_fu_2324_p2 = ((row_idx_0_reg_1822 > 7'd4) ? 1'b1 : 1'b0);

assign icmp_ln1101_fu_2466_p2 = ((filter_line_0_reg_1912 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln1103_fu_2713_p2 = ((index_input_element_s_reg_1923 == 7'd66) ? 1'b1 : 1'b0);

assign icmp_ln1110_1_fu_2414_p2 = ((tmp_22_fu_2404_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln1110_fu_2330_p2 = ((row_idx_0_reg_1822 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln1113_fu_2760_p2 = ((index_input_element2_reg_1934 == 7'd65) ? 1'b1 : 1'b0);

assign icmp_ln1129_fu_2370_p2 = ((row_idx_0_reg_1822 > 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln1132_fu_2894_p2 = ((index_input_element3_reg_1945 == 7'd65) ? 1'b1 : 1'b0);

assign icmp_ln1148_1_fu_2392_p2 = ((row_idx_0_reg_1822 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln1148_fu_2386_p2 = ((tmp_19_fu_2376_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln1150_fu_2991_p2 = ((index_input_element3_1_reg_1956 == 7'd66) ? 1'b1 : 1'b0);

assign icmp_ln1158_fu_3092_p2 = ((index_input_element3_2_reg_1967 == 7'd66) ? 1'b1 : 1'b0);

assign icmp_ln1169_fu_3143_p2 = ((current_input_channe_2_reg_1978 == 6'd56) ? 1'b1 : 1'b0);

assign icmp_ln1171_fu_3163_p2 = ((subfilter_element_0_s_reg_1989 == 7'd81) ? 1'b1 : 1'b0);

assign icmp_ln1177_fu_3225_p2 = ((input_line_0_0_reg_2001 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln1179_fu_3324_p2 = ((index_input_element3_3_reg_2012 == 7'd66) ? 1'b1 : 1'b0);

assign icmp_ln1187_fu_2454_p2 = ((row_idx_0_reg_1822 < 7'd65) ? 1'b1 : 1'b0);

assign icmp_ln1189_fu_3411_p2 = ((out_row_idx_0_0_reg_2035 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln1191_fu_3557_p2 = ((output_col_0_0_reg_2070 == 8'd135) ? 1'b1 : 1'b0);

assign icmp_ln1195_fu_3607_p2 = ((index_input_element3_4_reg_2082 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln1203_fu_3367_p2 = ((out_row_idx40_0_0_reg_2023 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln1205_fu_3451_p2 = ((output_col41_0_0_reg_2047 == 8'd135) ? 1'b1 : 1'b0);

assign icmp_ln1209_fu_3497_p2 = ((index_input_element4_1_reg_2059 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln1218_fu_3666_p2 = ((out_row_idx43_0_0_reg_2105 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln1220_fu_3807_p2 = ((index_input_element4_2_reg_2127 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln1228_1_fu_3688_p2 = ((out_row_idx43_0_0_reg_2105 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln1228_2_fu_3866_p2 = ((index_input_element4_2_reg_2127 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1228_fu_2460_p2 = ((row_idx_0_reg_1822 == 7'd4) ? 1'b1 : 1'b0);

assign icmp_ln1238_fu_3654_p2 = ((out_row_idx45_0_0_reg_2093 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln1240_fu_3707_p2 = ((index_input_element4_reg_2116 == 8'd128) ? 1'b1 : 1'b0);

assign index_input_element_1_fu_2786_p2 = (index_input_element2_reg_1934 + 7'd1);

assign index_input_element_2_fu_2920_p2 = (index_input_element3_reg_1945 + 7'd1);

assign index_input_element_3_fu_2997_p2 = (index_input_element3_1_reg_1956 + 7'd1);

assign index_input_element_4_fu_3098_p2 = (index_input_element3_2_reg_1967 + 7'd1);

assign index_input_element_fu_2719_p2 = (index_input_element_s_reg_1923 + 7'd1);

assign io_acc_block_signal_op1052 = (corr8_out_V_valid_V_full_n & corr8_out_V_user_V_full_n & corr8_out_V_last_V_full_n & corr8_out_V_keep_V_full_n & corr8_out_V_id_V_full_n & corr8_out_V_dest_V_full_n & corr8_out_V_data_V_full_n);

assign io_acc_block_signal_op363 = (corr7_out_V_valid_V_empty_n & corr7_out_V_user_V_empty_n & corr7_out_V_last_V_empty_n & corr7_out_V_keep_V_empty_n & corr7_out_V_id_V_empty_n & corr7_out_V_dest_V_empty_n & corr7_out_V_data_V_empty_n);

assign io_acc_block_signal_op481 = (corr7_out_V_valid_V_empty_n & corr7_out_V_user_V_empty_n & corr7_out_V_last_V_empty_n & corr7_out_V_keep_V_empty_n & corr7_out_V_id_V_empty_n & corr7_out_V_dest_V_empty_n & corr7_out_V_data_V_empty_n);

assign io_acc_block_signal_op985 = (corr8_out_V_valid_V_full_n & corr8_out_V_user_V_full_n & corr8_out_V_last_V_full_n & corr8_out_V_keep_V_full_n & corr8_out_V_id_V_full_n & corr8_out_V_dest_V_full_n & corr8_out_V_data_V_full_n);

assign mul_ln203_1_fu_3401_p0 = mul_ln203_1_fu_3401_p00;

assign mul_ln203_1_fu_3401_p00 = add_ln1207_fu_3391_p2;

assign mul_ln203_1_fu_3401_p2 = (mul_ln203_1_fu_3401_p0 * $signed('h8B));

assign mul_ln203_fu_3445_p0 = mul_ln203_fu_3445_p00;

assign mul_ln203_fu_3445_p00 = add_ln1193_fu_3435_p2;

assign mul_ln203_fu_3445_p2 = (mul_ln203_fu_3445_p0 * $signed('h8B));

assign mul_ln321_fu_3682_p1 = mul_ln321_fu_3682_p10;

assign mul_ln321_fu_3682_p10 = add_ln1224_fu_3672_p2;

assign mul_ln321_fu_3682_p2 = (13'd3696 * mul_ln321_fu_3682_p1);

assign or_ln1110_fu_2426_p2 = (icmp_ln1110_fu_2330_p2 | and_ln1110_fu_2420_p2);

assign or_ln1129_fu_2432_p2 = (icmp_ln1129_fu_2370_p2 | grp_fu_2156_p2);

assign or_ln321_fu_2662_p2 = (16'd1 | add_ln321_5_fu_2645_p2);

assign out_layer_0_0_user_3_gep_fu_1808_p3 = zext_ln1222_reg_4894;

assign out_layer_1_0_user_2_gep_fu_1814_p3 = zext_ln1222_reg_4894;

assign p_shl2_cast_fu_2590_p3 = {{trunc_ln321_1_fu_2586_p1}, {6'd0}};

assign p_shl4_cast_fu_2629_p3 = {{trunc_ln321_2_fu_2625_p1}, {6'd0}};

assign p_shl5_cast_fu_2637_p3 = {{add_ln321_4_fu_2620_p2}, {1'd0}};

assign p_shl6_cast_fu_3298_p3 = {{trunc_ln203_fu_3294_p1}, {6'd0}};

assign p_shl8_cast_fu_2969_p3 = {{trunc_ln321_3_fu_2965_p1}, {6'd0}};

assign p_shl9_cast_fu_2977_p3 = {{add_ln321_20_fu_2960_p2}, {1'd0}};

assign p_shl_cast_fu_2521_p3 = {{trunc_ln321_fu_2517_p1}, {6'd0}};

assign row_idx_fu_2216_p2 = (row_idx_0_reg_1822 + 7'd1);

assign select_ln1265_3_fu_3639_p3 = ((trunc_ln1265_1_reg_4674[0:0] === 1'b1) ? out_layer_1_data_V_q0 : out_layer_0_data_V_q0);

assign select_ln1265_fu_3825_p3 = ((trunc_ln1265_reg_4728[0:0] === 1'b1) ? out_layer_1_data_V_q0 : out_layer_0_data_V_q0);

assign sext_ln203_2_fu_3285_p1 = $signed(sub_ln203_1_fu_3279_p2);

assign sext_ln203_3_fu_3314_p1 = $signed(tmp_31_fu_3306_p3);

assign sext_ln203_fu_3210_p1 = $signed(add_ln203_fu_3205_p2);

assign sext_ln321_1_fu_2508_p1 = $signed(sub_ln321_1_fu_2502_p2);

assign sext_ln321_2_fu_2537_p1 = $signed(tmp_26_fu_2529_p3);

assign sext_ln321_3_fu_2577_p1 = $signed(sub_ln321_2_fu_2571_p2);

assign sext_ln321_4_fu_2606_p1 = $signed(tmp_27_fu_2598_p3);

assign sext_ln321_5_fu_3772_p1 = $signed(add_ln321_17_fu_3766_p2);

assign sext_ln321_fu_2366_p1 = $signed(sub_ln321_fu_2360_p2);

assign start_out = real_start;

assign sub_ln203_1_fu_3279_p2 = (zext_ln203_2_fu_3245_p1 - zext_ln203_4_fu_3275_p1);

assign sub_ln203_fu_3199_p2 = (zext_ln203_fu_3183_p1 - zext_ln203_1_fu_3195_p1);

assign sub_ln321_1_fu_2502_p2 = (zext_ln321_2_fu_2486_p1 - zext_ln321_3_fu_2498_p1);

assign sub_ln321_2_fu_2571_p2 = (zext_ln321_4_fu_2555_p1 - zext_ln321_5_fu_2567_p1);

assign sub_ln321_fu_2360_p2 = (zext_ln321_fu_2344_p1 - zext_ln321_1_fu_2356_p1);

assign subfilter_layer_V_d0 = $signed(weights_layer8_V_0_q0);

assign tmp_13_fu_2336_p3 = {{row_idx_0_reg_1822}, {6'd0}};

assign tmp_15_fu_2348_p3 = {{row_idx_0_reg_1822}, {3'd0}};

assign tmp_16_fu_2478_p3 = {{filter_line_0_reg_1912}, {6'd0}};

assign tmp_17_fu_2490_p3 = {{filter_line_0_reg_1912}, {3'd0}};

assign tmp_19_fu_2376_p4 = {{row_idx_0_reg_1822[6:1]}};

assign tmp_20_fu_2547_p3 = {{filter_line_fu_2472_p2}, {6'd0}};

assign tmp_21_fu_2559_p3 = {{filter_line_fu_2472_p2}, {3'd0}};

assign tmp_22_fu_2404_p4 = {{row_idx_0_reg_1822[6:1]}};

assign tmp_24_fu_3175_p3 = {{subfilter_element_0_s_reg_1989}, {6'd0}};

assign tmp_25_fu_3187_p3 = {{subfilter_element_0_s_reg_1989}, {3'd0}};

assign tmp_26_fu_2529_p3 = {{add_ln321_fu_2512_p2}, {1'd0}};

assign tmp_27_fu_2598_p3 = {{add_ln321_2_fu_2581_p2}, {1'd0}};

assign tmp_28_fu_3237_p3 = {{input_line_0_0_reg_2001}, {6'd0}};

assign tmp_29_fu_3249_p3 = {{input_line_0_0_reg_2001}, {1'd0}};

assign tmp_30_fu_3267_p3 = {{input_line_0_0_reg_2001}, {3'd0}};

assign tmp_31_fu_3306_p3 = {{add_ln203_2_fu_3289_p2}, {1'd0}};

assign tmp_32_fu_2792_p3 = {{current_input_channe_reg_1900}, {6'd0}};

assign tmp_33_fu_2804_p3 = {{current_input_channe_reg_1900}, {1'd0}};

assign tmp_34_fu_3423_p3 = {{out_row_idx_0_0_reg_2035}, {7'd0}};

assign tmp_35_fu_3379_p3 = {{out_row_idx40_0_0_reg_2023}, {7'd0}};

assign tmp_36_fu_2930_p3 = {{current_input_channe_reg_1900}, {6'd0}};

assign tmp_37_fu_2942_p3 = {{current_input_channe_reg_1900}, {1'd0}};

assign tmp_38_fu_3032_p3 = {{current_input_channe_reg_1900}, {6'd0}};

assign tmp_39_fu_3044_p3 = {{current_input_channe_reg_1900}, {1'd0}};

assign tmp_data_V_2_fu_3747_p2 = ($signed(tmp_12_fu_3729_p8) + $signed(12'd4095));

assign tmp_data_V_3_fu_3832_p2 = ($signed(select_ln1265_fu_3825_p3) + $signed(12'd4095));

assign tmp_user_V_2_fu_3884_p3 = ((trunc_ln1265_reg_4728[0:0] === 1'b1) ? out_layer_1_0_user_q0 : out_layer_0_0_user_q0);

assign tmp_valid_V_3_fu_3877_p3 = ((trunc_ln1265_reg_4728[0:0] === 1'b1) ? out_layer_1_valid_V_q0 : out_layer_0_valid_V_q0);

assign trunc_ln1220_fu_3803_p1 = index_input_element4_2_reg_2127[5:0];

assign trunc_ln1240_fu_3703_p1 = index_input_element4_reg_2116[5:0];

assign trunc_ln1265_1_fu_3577_p1 = out_row_idx_0_0_reg_2035[0:0];

assign trunc_ln1265_fu_3694_p1 = out_row_idx43_0_0_reg_2105[0:0];

assign trunc_ln203_fu_3294_p1 = add_ln203_2_fu_3289_p2[9:0];

assign trunc_ln321_1_fu_2586_p1 = add_ln321_2_fu_2581_p2[9:0];

assign trunc_ln321_2_fu_2625_p1 = add_ln321_4_fu_2620_p2[9:0];

assign trunc_ln321_3_fu_2965_p1 = add_ln321_20_fu_2960_p2[9:0];

assign trunc_ln321_fu_2517_p1 = add_ln321_fu_2512_p2[9:0];

assign weights_layer8_V_0_address0 = sext_ln203_fu_3210_p1;

assign zext_ln1091_1_fu_2251_p1 = j_0_0_1_reg_1845;

assign zext_ln1091_2_fu_2268_p1 = j_0_0_2_reg_1856;

assign zext_ln1091_3_fu_2285_p1 = j_0_0_3_reg_1867;

assign zext_ln1091_4_fu_2302_p1 = j_0_0_4_reg_1878;

assign zext_ln1091_5_fu_2319_p1 = j_0_0_5_reg_1889;

assign zext_ln1091_fu_2234_p1 = j_0_0_0_reg_1834;

assign zext_ln1101_fu_2450_p1 = current_input_channe_reg_1900;

assign zext_ln1171_1_fu_3159_p1 = current_input_channe_2_reg_1978;

assign zext_ln1171_fu_3155_p1 = current_input_channe_2_reg_1978;

assign zext_ln1173_fu_3215_p1 = subfilter_element_0_s_reg_1989;

assign zext_ln1189_fu_3407_p1 = out_row_idx_0_0_reg_2035;

assign zext_ln1193_fu_3431_p1 = tmp_34_fu_3423_p3;

assign zext_ln1197_fu_3619_p1 = index_input_element3_4_reg_2082;

assign zext_ln1203_fu_3363_p1 = out_row_idx40_0_0_reg_2023;

assign zext_ln1207_fu_3387_p1 = tmp_35_fu_3379_p3;

assign zext_ln1211_fu_3509_p1 = index_input_element4_1_reg_2059;

assign zext_ln1222_fu_3819_p1 = index_input_element4_2_reg_2127;

assign zext_ln1224_fu_3840_p1 = trunc_ln1220_reg_4881;

assign zext_ln1242_fu_3719_p1 = index_input_element4_reg_2116;

assign zext_ln1244_fu_3753_p1 = trunc_ln1240_reg_4740;

assign zext_ln1265_1_fu_3634_p1 = add_ln1265_fu_3629_p2;

assign zext_ln1265_2_fu_3519_p1 = index_input_element4_1_reg_2059;

assign zext_ln1265_3_fu_3528_p1 = add_ln1265_1_fu_3523_p2;

assign zext_ln1265_fu_3625_p1 = index_input_element3_4_reg_2082;

assign zext_ln203_11_fu_3587_p1 = add_ln1193_1_fu_3581_p2;

assign zext_ln203_12_fu_3596_p1 = add_ln203_6_fu_3591_p2;

assign zext_ln203_13_fu_3563_p1 = output_col_0_0_reg_2070;

assign zext_ln203_14_fu_3572_p1 = add_ln203_7_fu_3567_p2;

assign zext_ln203_15_fu_3477_p1 = add_ln1207_1_fu_3471_p2;

assign zext_ln203_16_fu_3486_p1 = add_ln203_8_fu_3481_p2;

assign zext_ln203_17_fu_3457_p1 = output_col41_0_0_reg_2047;

assign zext_ln203_18_fu_3466_p1 = add_ln203_9_fu_3461_p2;

assign zext_ln203_1_fu_3195_p1 = tmp_25_fu_3187_p3;

assign zext_ln203_2_fu_3245_p1 = tmp_28_fu_3237_p3;

assign zext_ln203_3_fu_3257_p1 = tmp_29_fu_3249_p3;

assign zext_ln203_4_fu_3275_p1 = tmp_30_fu_3267_p3;

assign zext_ln203_5_fu_3336_p1 = index_input_element3_3_reg_2012;

assign zext_ln203_6_fu_3340_p1 = index_input_element3_3_reg_2012;

assign zext_ln203_7_fu_3359_p1 = add_ln203_4_reg_4552;

assign zext_ln203_8_fu_3354_p1 = add_ln203_5_fu_3349_p2;

assign zext_ln203_fu_3183_p1 = tmp_24_fu_3175_p3;

assign zext_ln321_10_fu_2702_p1 = add_ln321_7_fu_2696_p2;

assign zext_ln321_11_fu_2725_p1 = index_input_element_s_reg_1923;

assign zext_ln321_12_fu_2734_p1 = add_ln321_8_fu_2729_p2;

assign zext_ln321_13_fu_2750_p1 = add_ln321_9_reg_4183;

assign zext_ln321_15_fu_2766_p1 = index_input_element2_reg_1934;

assign zext_ln321_16_fu_2775_p1 = add_ln321_10_fu_2770_p2;

assign zext_ln321_17_fu_2800_p1 = tmp_32_fu_2792_p3;

assign zext_ln321_18_fu_2812_p1 = tmp_33_fu_2804_p3;

assign zext_ln321_19_fu_2822_p1 = add_ln321_11_fu_2816_p2;

assign zext_ln321_1_fu_2356_p1 = tmp_15_fu_2348_p3;

assign zext_ln321_20_fu_2832_p1 = add_ln321_12_fu_2826_p2;

assign zext_ln321_21_fu_2849_p1 = add_ln321_13_fu_2843_p2;

assign zext_ln321_22_fu_2866_p1 = add_ln321_14_fu_2860_p2;

assign zext_ln321_23_fu_2883_p1 = add_ln321_15_fu_2877_p2;

assign zext_ln321_24_fu_3849_p1 = add_ln1224_1_fu_3843_p2;

assign zext_ln321_25_fu_3858_p1 = add_ln321_16_fu_3853_p2;

assign zext_ln321_26_fu_3762_p1 = add_ln1244_fu_3756_p2;

assign zext_ln321_27_fu_3776_p1 = $unsigned(sext_ln321_5_fu_3772_p1);

assign zext_ln321_28_fu_2900_p1 = index_input_element3_reg_1945;

assign zext_ln321_29_fu_2909_p1 = add_ln321_18_fu_2904_p2;

assign zext_ln321_2_fu_2486_p1 = tmp_16_fu_2478_p3;

assign zext_ln321_30_fu_2926_p1 = current_input_channe_reg_1900;

assign zext_ln321_31_fu_2938_p1 = tmp_36_fu_2930_p3;

assign zext_ln321_32_fu_2950_p1 = tmp_37_fu_2942_p3;

assign zext_ln321_33_fu_3003_p1 = index_input_element3_1_reg_1956;

assign zext_ln321_34_fu_3007_p1 = index_input_element3_1_reg_1956;

assign zext_ln321_35_fu_3016_p1 = add_ln321_22_fu_3011_p2;

assign zext_ln321_36_fu_3082_p1 = add_ln321_23_reg_4402;

assign zext_ln321_37_fu_3040_p1 = tmp_38_fu_3032_p3;

assign zext_ln321_38_fu_3052_p1 = tmp_39_fu_3044_p3;

assign zext_ln321_39_fu_3062_p1 = add_ln321_24_fu_3056_p2;

assign zext_ln321_3_fu_2498_p1 = tmp_17_fu_2490_p3;

assign zext_ln321_40_fu_3066_p1 = add_ln321_24_fu_3056_p2;

assign zext_ln321_41_fu_3104_p1 = index_input_element3_2_reg_1967;

assign zext_ln321_42_fu_3108_p1 = index_input_element3_2_reg_1967;

assign zext_ln321_43_fu_3117_p1 = add_ln321_27_fu_3112_p2;

assign zext_ln321_44_fu_3133_p1 = add_ln321_28_reg_4460;

assign zext_ln321_4_fu_2555_p1 = tmp_20_fu_2547_p3;

assign zext_ln321_5_fu_2567_p1 = tmp_21_fu_2559_p3;

assign zext_ln321_6_fu_2616_p1 = current_input_channe_reg_1900;

assign zext_ln321_7_fu_2651_p1 = add_ln321_5_fu_2645_p2;

assign zext_ln321_8_fu_2668_p1 = or_ln321_fu_2662_p2;

assign zext_ln321_9_fu_2685_p1 = add_ln321_6_fu_2679_p2;

assign zext_ln321_fu_2344_p1 = tmp_13_fu_2336_p3;

always @ (posedge ap_clk) begin
    sext_ln321_reg_3958[2:0] <= 3'b000;
    zext_ln1101_reg_3988[10:6] <= 5'b00000;
    add_ln321_1_reg_4015[0] <= 1'b0;
    add_ln321_3_reg_4020[0] <= 1'b0;
    add_ln321_5_reg_4025[0] <= 1'b0;
    img_channel_valid_V_3_reg_4030[0] <= 1'b1;
    img_channel_valid_V_4_reg_4035[0] <= 1'b0;
    img_channel_valid_V_5_reg_4040[0] <= 1'b0;
    img_channel_valid_V_6_reg_4045[0] <= 1'b1;
    img_channel_data_V_a_2_reg_4050[0] <= 1'b1;
    img_channel_data_V_a_3_reg_4055[0] <= 1'b0;
    img_channel_data_V_a_4_reg_4060[0] <= 1'b0;
    img_channel_data_V_a_5_reg_4065[0] <= 1'b1;
    img_channel_keep_V_a_2_reg_4070[0] <= 1'b1;
    img_channel_keep_V_a_3_reg_4075[0] <= 1'b0;
    img_channel_keep_V_a_4_reg_4080[0] <= 1'b0;
    img_channel_keep_V_a_5_reg_4085[0] <= 1'b1;
    img_channel_user_V_a_2_reg_4090[0] <= 1'b1;
    img_channel_user_V_a_3_reg_4095[0] <= 1'b0;
    img_channel_user_V_a_4_reg_4100[0] <= 1'b0;
    img_channel_user_V_a_5_reg_4105[0] <= 1'b1;
    img_channel_last_V_a_2_reg_4110[0] <= 1'b1;
    img_channel_last_V_a_3_reg_4115[0] <= 1'b0;
    img_channel_last_V_a_4_reg_4120[0] <= 1'b0;
    img_channel_last_V_a_5_reg_4125[0] <= 1'b1;
    img_channel_id_V_add_2_reg_4130[0] <= 1'b1;
    img_channel_id_V_add_3_reg_4135[0] <= 1'b0;
    img_channel_id_V_add_4_reg_4140[0] <= 1'b0;
    img_channel_id_V_add_5_reg_4145[0] <= 1'b1;
    img_channel_dest_V_a_2_reg_4150[0] <= 1'b1;
    img_channel_dest_V_a_3_reg_4155[0] <= 1'b0;
    img_channel_dest_V_a_4_reg_4160[0] <= 1'b0;
    img_channel_dest_V_a_5_reg_4165[0] <= 1'b1;
    add_ln321_12_reg_4226[0] <= 1'b0;
    img_channel_valid_V_10_reg_4231[0] <= 1'b1;
    img_channel_valid_V_11_reg_4236[0] <= 1'b0;
    img_channel_valid_V_12_reg_4241[0] <= 1'b0;
    img_channel_valid_V_13_reg_4246[0] <= 1'b1;
    img_channel_data_V_a_7_reg_4251[0] <= 1'b1;
    img_channel_data_V_a_8_reg_4256[0] <= 1'b0;
    img_channel_data_V_a_9_reg_4261[0] <= 1'b0;
    img_channel_data_V_a_10_reg_4266[0] <= 1'b1;
    img_channel_keep_V_a_7_reg_4271[0] <= 1'b1;
    img_channel_keep_V_a_8_reg_4276[0] <= 1'b0;
    img_channel_keep_V_a_9_reg_4281[0] <= 1'b0;
    img_channel_keep_V_a_10_reg_4286[0] <= 1'b1;
    img_channel_user_V_a_7_reg_4291[0] <= 1'b1;
    img_channel_user_V_a_8_reg_4296[0] <= 1'b0;
    img_channel_user_V_a_9_reg_4301[0] <= 1'b0;
    img_channel_user_V_a_10_reg_4306[0] <= 1'b1;
    img_channel_last_V_a_7_reg_4311[0] <= 1'b1;
    img_channel_last_V_a_8_reg_4316[0] <= 1'b0;
    img_channel_last_V_a_9_reg_4321[0] <= 1'b0;
    img_channel_last_V_a_10_reg_4326[0] <= 1'b1;
    img_channel_id_V_add_7_reg_4331[0] <= 1'b1;
    img_channel_id_V_add_8_reg_4336[0] <= 1'b0;
    img_channel_id_V_add_9_reg_4341[0] <= 1'b0;
    img_channel_id_V_add_10_reg_4346[0] <= 1'b1;
    img_channel_dest_V_a_7_reg_4351[0] <= 1'b1;
    img_channel_dest_V_a_8_reg_4356[0] <= 1'b0;
    img_channel_dest_V_a_9_reg_4361[0] <= 1'b0;
    img_channel_dest_V_a_10_reg_4366[0] <= 1'b1;
    add_ln321_19_reg_4379[0] <= 1'b0;
    add_ln321_21_reg_4384[0] <= 1'b0;
    add_ln321_25_reg_4437[0] <= 1'b0;
    add_ln321_26_reg_4442[0] <= 1'b0;
    zext_ln1171_reg_4503[13:6] <= 8'b00000000;
    zext_ln1171_1_reg_4508[10:6] <= 5'b00000;
    add_ln203_1_reg_4534[0] <= 1'b0;
    add_ln203_3_reg_4539[0] <= 1'b0;
    zext_ln1207_reg_4570[6:0] <= 7'b0000000;
    zext_ln1207_reg_4570[10] <= 1'b0;
    zext_ln1193_reg_4589[6:0] <= 7'b0000000;
    zext_ln1193_reg_4589[9] <= 1'b0;
    zext_ln1242_reg_4753[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln1222_reg_4894[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end

endmodule //layer8
