// Seed: 4053601929
module module_0 (
    input supply0 id_0,
    input wand id_1
);
  always $signed(70);
  ;
  id_3 :
  assert property (@(posedge id_0) id_0)
  else;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_12 = 32'd94,
    parameter id_6  = 32'd17,
    parameter id_8  = 32'd46
) (
    input tri1 id_0,
    input tri0 id_1,
    output tri id_2,
    output wire id_3,
    output wand id_4,
    output tri id_5,
    input wand _id_6,
    output tri0 id_7,
    input wire _id_8,
    input wand id_9,
    input wire id_10,
    output tri0 id_11,
    input tri0 _id_12,
    output supply0 id_13,
    output tri0 id_14,
    input uwire id_15,
    input tri0 id_16
);
  logic [id_8 : -1 'b0] id_18;
  ;
  logic [id_12  /  id_6 : 1  *  -1] id_19;
  module_0 modCall_1 (
      id_16,
      id_10
  );
endmodule
