/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire [19:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [11:0] celloutsig_0_20z;
  wire [11:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire [12:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire [4:0] celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  reg [5:0] celloutsig_1_13z;
  wire [9:0] celloutsig_1_15z;
  wire [14:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [15:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [14:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [22:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = ~celloutsig_0_17z;
  assign celloutsig_0_1z = ~celloutsig_0_0z[2];
  assign celloutsig_1_6z = ~celloutsig_1_3z[5];
  assign celloutsig_0_5z = { in_data[65:56], celloutsig_0_1z, celloutsig_0_0z[2], celloutsig_0_0z[2] } + { in_data[77:66], celloutsig_0_0z[2] };
  assign celloutsig_0_13z = celloutsig_0_5z[10:7] + { celloutsig_0_8z[6:4], celloutsig_0_12z };
  assign celloutsig_0_14z = { celloutsig_0_13z, celloutsig_0_8z } + { celloutsig_0_2z[11], celloutsig_0_17z, celloutsig_0_2z[9], 2'h3, celloutsig_0_11z };
  assign celloutsig_1_1z = { in_data[126:122], celloutsig_1_0z } + { celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[120:115], celloutsig_1_1z } + { celloutsig_1_0z[4:1], celloutsig_1_0z, 7'h7f };
  assign celloutsig_0_7z = - { celloutsig_0_0z[2], celloutsig_0_0z[2], celloutsig_0_0z[2], celloutsig_0_1z };
  assign celloutsig_0_10z = - in_data[50:42];
  assign celloutsig_0_16z = - { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_0z[2] };
  assign celloutsig_0_19z = - celloutsig_0_14z[6:1];
  assign celloutsig_1_5z = - { celloutsig_1_3z[13], in_data[120:117] };
  assign celloutsig_1_7z = - { in_data[179:177], celloutsig_1_0z, 7'h7f };
  assign celloutsig_1_8z = - celloutsig_1_0z;
  assign celloutsig_0_3z = in_data[77:72] ~^ { in_data[64], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_19z = { in_data[122:113], celloutsig_1_5z } ~^ { celloutsig_1_7z[11:2], celloutsig_1_8z };
  assign celloutsig_0_8z = { celloutsig_0_0z[2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z[2] } ~^ { in_data[89:81], celloutsig_0_1z };
  assign celloutsig_0_11z = celloutsig_0_5z[11:3] ~^ in_data[93:85];
  assign celloutsig_0_20z = in_data[52:41] ~^ { celloutsig_0_16z[8:6], celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[169:165] ~^ in_data[190:186];
  assign celloutsig_1_9z = { in_data[147:136], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z } ~^ { celloutsig_1_5z[3:0], celloutsig_1_7z, in_data[120:117] };
  assign celloutsig_1_10z = { celloutsig_1_9z[15:8], celloutsig_1_8z, celloutsig_1_6z } ~^ celloutsig_1_3z[13:0];
  assign celloutsig_1_15z = { celloutsig_1_1z[5:1], celloutsig_1_0z } ~^ { celloutsig_1_10z[9:6], celloutsig_1_13z };
  always_latch
    if (clkin_data[32]) celloutsig_0_0z = 4'h0;
    else if (!celloutsig_1_3z[5]) celloutsig_0_0z = in_data[86:83];
  always_latch
    if (!clkin_data[64]) celloutsig_1_13z = 6'h00;
    else if (clkin_data[0]) celloutsig_1_13z = in_data[143:138];
  assign { celloutsig_0_2z[0], celloutsig_0_2z[4], celloutsig_0_2z[11], celloutsig_0_2z[3], celloutsig_0_17z, celloutsig_0_2z[2], celloutsig_0_2z[9], celloutsig_0_2z[1] } = { celloutsig_0_1z, celloutsig_0_0z[3], celloutsig_0_0z[3:2], celloutsig_0_0z[2:1], celloutsig_0_0z[1:0] } ~^ { celloutsig_0_0z[0], celloutsig_0_1z, celloutsig_0_0z[2], celloutsig_0_0z[3], celloutsig_0_0z[1], celloutsig_0_0z[2], celloutsig_0_0z[0], celloutsig_0_0z[1] };
  assign out_data[139:129] = { celloutsig_1_1z[7:1], in_data[120:117] } ~^ { celloutsig_1_5z[2], celloutsig_1_15z };
  assign { celloutsig_0_2z[10], celloutsig_0_2z[8:5] } = { celloutsig_0_17z, 4'hf };
  assign { out_data[128], out_data[110:96], out_data[37:32], out_data[11:0] } = { celloutsig_1_3z[5], celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
