{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637947990517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637947990517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 27 01:33:10 2021 " "Processing started: Sat Nov 27 01:33:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637947990517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637947990517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC-V-Processor -c RISC-V-Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V-Processor -c RISC-V-Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637947990517 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637947990724 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637947990724 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RISC_V_Processor.v(637) " "Verilog HDL information at RISC_V_Processor.v(637): always construct contains both blocking and non-blocking assignments" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 637 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1637947994974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v_processor.v 6 6 " "Found 6 design units, including 6 entities, in source file risc_v_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_to_digit " "Found entity 1: ascii_to_digit" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637947994974 ""} { "Info" "ISGN_ENTITY_NAME" "2 output_int32_ascii " "Found entity 2: output_int32_ascii" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637947994974 ""} { "Info" "ISGN_ENTITY_NAME" "3 output_hex_ascii " "Found entity 3: output_hex_ascii" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637947994974 ""} { "Info" "ISGN_ENTITY_NAME" "4 pc_reg " "Found entity 4: pc_reg" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637947994974 ""} { "Info" "ISGN_ENTITY_NAME" "5 sig_translate " "Found entity 5: sig_translate" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637947994974 ""} { "Info" "ISGN_ENTITY_NAME" "6 RISC_V_Processor " "Found entity 6: RISC_V_Processor" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637947994974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637947994974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637947994976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637947994976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_constructor.v 1 1 " "Found 1 design units, including 1 entities, in source file immediate_constructor.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_constructor " "Found entity 1: immediate_constructor" {  } { { "immediate_constructor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/immediate_constructor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637947994977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637947994977 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type memory.v(6) " "Verilog HDL Declaration warning at memory.v(6): \"type\" is SystemVerilog-2005 keyword" {  } { { "memory.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/memory.v" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1637947994977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637947994978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637947994978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637947994978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637947994978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637947994980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637947994980 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "RISC_V_Processor.v(60) " "Verilog HDL Instantiation warning at RISC_V_Processor.v(60): instance has no name" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 60 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1637947994980 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "RISC_V_Processor.v(107) " "Verilog HDL Instantiation warning at RISC_V_Processor.v(107): instance has no name" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 107 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1637947994980 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_V_Processor " "Elaborating entity \"RISC_V_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637947995113 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "id_wire_opcode RISC_V_Processor.v(300) " "Verilog HDL or VHDL warning at RISC_V_Processor.v(300): object \"id_wire_opcode\" assigned a value but never read" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 300 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637947995115 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_Stype RISC_V_Processor.v(379) " "Verilog HDL or VHDL warning at RISC_V_Processor.v(379): object \"ex_Stype\" assigned a value but never read" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 379 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637947995115 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_Btype RISC_V_Processor.v(380) " "Verilog HDL or VHDL warning at RISC_V_Processor.v(380): object \"ex_Btype\" assigned a value but never read" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 380 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637947995115 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_Utype RISC_V_Processor.v(381) " "Verilog HDL or VHDL warning at RISC_V_Processor.v(381): object \"ex_Utype\" assigned a value but never read" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 381 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637947995115 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_Jtype RISC_V_Processor.v(382) " "Verilog HDL or VHDL warning at RISC_V_Processor.v(382): object \"ex_Jtype\" assigned a value but never read" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 382 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637947995115 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_Rtype RISC_V_Processor.v(383) " "Verilog HDL or VHDL warning at RISC_V_Processor.v(383): object \"ex_Rtype\" assigned a value but never read" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 383 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637947995115 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_rs1 RISC_V_Processor.v(396) " "Verilog HDL or VHDL warning at RISC_V_Processor.v(396): object \"ex_rs1\" assigned a value but never read" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 396 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637947995115 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_rs2 RISC_V_Processor.v(397) " "Verilog HDL or VHDL warning at RISC_V_Processor.v(397): object \"ex_rs2\" assigned a value but never read" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 397 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637947995116 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_rd RISC_V_Processor.v(398) " "Verilog HDL or VHDL warning at RISC_V_Processor.v(398): object \"ex_rd\" assigned a value but never read" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 398 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637947995116 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_reg_r2 RISC_V_Processor.v(402) " "Verilog HDL or VHDL warning at RISC_V_Processor.v(402): object \"ex_reg_r2\" assigned a value but never read" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 402 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637947995116 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RISC_V_Processor.v(452) " "Verilog HDL assignment warning at RISC_V_Processor.v(452): truncated value with size 32 to match size of target (1)" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637947995116 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RISC_V_Processor.v(598) " "Verilog HDL assignment warning at RISC_V_Processor.v(598): truncated value with size 32 to match size of target (16)" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637947995116 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RISC_V_Processor.v(630) " "Verilog HDL assignment warning at RISC_V_Processor.v(630): truncated value with size 32 to match size of target (16)" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637947995116 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 RISC_V_Processor.v(632) " "Verilog HDL assignment warning at RISC_V_Processor.v(632): truncated value with size 16 to match size of target (4)" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637947995116 "|RISC_V_Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led_out\[8\] RISC_V_Processor.v(176) " "Output port \"led_out\[8\]\" at RISC_V_Processor.v(176) has no driver" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1637947995116 "|RISC_V_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_hex_ascii output_hex_ascii:out_number " "Elaborating entity \"output_hex_ascii\" for hierarchy \"output_hex_ascii:out_number\"" {  } { { "RISC_V_Processor.v" "out_number" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637947995116 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RISC_V_Processor.v(98) " "Verilog HDL assignment warning at RISC_V_Processor.v(98): truncated value with size 32 to match size of target (8)" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637947995117 "|RISC_V_Processor|output_hex_ascii:out_number"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RISC_V_Processor.v(99) " "Verilog HDL assignment warning at RISC_V_Processor.v(99): truncated value with size 32 to match size of target (8)" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637947995117 "|RISC_V_Processor|output_hex_ascii:out_number"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RISC_V_Processor.v(100) " "Verilog HDL assignment warning at RISC_V_Processor.v(100): truncated value with size 32 to match size of target (8)" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637947995117 "|RISC_V_Processor|output_hex_ascii:out_number"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RISC_V_Processor.v(101) " "Verilog HDL assignment warning at RISC_V_Processor.v(101): truncated value with size 32 to match size of target (8)" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637947995117 "|RISC_V_Processor|output_hex_ascii:out_number"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_to_digit output_hex_ascii:out_number\|ascii_to_digit:comb_96 " "Elaborating entity \"ascii_to_digit\" for hierarchy \"output_hex_ascii:out_number\|ascii_to_digit:comb_96\"" {  } { { "RISC_V_Processor.v" "comb_96" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637947995117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg pc_reg:pcreg0 " "Elaborating entity \"pc_reg\" for hierarchy \"pc_reg:pcreg0\"" {  } { { "RISC_V_Processor.v" "pcreg0" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637947995118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:reg0 " "Elaborating entity \"register\" for hierarchy \"register:reg0\"" {  } { { "RISC_V_Processor.v" "reg0" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637947995118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sig_translate sig_translate:st0 " "Elaborating entity \"sig_translate\" for hierarchy \"sig_translate:st0\"" {  } { { "RISC_V_Processor.v" "st0" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637947995123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_constructor immediate_constructor:id_immc " "Elaborating entity \"immediate_constructor\" for hierarchy \"immediate_constructor:id_immc\"" {  } { { "RISC_V_Processor.v" "id_immc" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637947995123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"alu:alu0\"" {  } { { "RISC_V_Processor.v" "alu0" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637947995124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mem0 " "Elaborating entity \"memory\" for hierarchy \"memory:mem0\"" {  } { { "RISC_V_Processor.v" "mem0" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637947995126 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 memory.v(52) " "Verilog HDL assignment warning at memory.v(52): truncated value with size 32 to match size of target (24)" {  } { { "memory.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/memory.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637947995127 "|RISC_V_Processor|memory:mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 memory.v(58) " "Verilog HDL assignment warning at memory.v(58): truncated value with size 32 to match size of target (16)" {  } { { "memory.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/memory.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637947995127 "|RISC_V_Processor|memory:mem0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram memory:mem0\|ram:ram0 " "Elaborating entity \"ram\" for hierarchy \"memory:mem0\|ram:ram0\"" {  } { { "memory.v" "ram0" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/memory.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637947995131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:mem0\|ram:ram0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:mem0\|ram:ram0\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ram.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637947995152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:mem0\|ram:ram0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:mem0\|ram:ram0\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ram.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637947995153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:mem0\|ram:ram0\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:mem0\|ram:ram0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947995153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947995153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947995153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947995153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947995153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memory_init.hex " "Parameter \"init_file\" = \"memory_init.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947995153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947995153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947995153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947995153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947995153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947995153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947995153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947995153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947995153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947995153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947995153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947995153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947995153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947995153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947995153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947995153 ""}  } { { "ram.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ram.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637947995153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7st1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7st1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7st1 " "Found entity 1: altsyncram_7st1" {  } { { "db/altsyncram_7st1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/altsyncram_7st1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637947995184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637947995184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7st1 memory:mem0\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_7st1:auto_generated " "Elaborating entity \"altsyncram_7st1\" for hierarchy \"memory:mem0\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_7st1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637947995184 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "RISC_V_Processor.v" "Mod0" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 630 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947997136 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:alu0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:alu0\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947997136 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:alu0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:alu0\|Mult1\"" {  } { { "ALU.v" "Mult1" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947997136 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:alu0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:alu0\|Mult2\"" {  } { { "ALU.v" "Mult2" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 63 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947997136 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:alu0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:alu0\|Div0\"" {  } { { "ALU.v" "Div0" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947997136 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:alu0\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:alu0\|Mult3\"" {  } { { "ALU.v" "Mult3" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947997136 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1637947997136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 630 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637947997155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997155 ""}  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 630 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637947997155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/lpm_divide_5bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637947997182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637947997182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/sign_div_unsign_slh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637947997189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637947997189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/alt_u_div_87f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637947997199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637947997199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637947997227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637947997227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637947997254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637947997254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"alu:alu0\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637947997269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu0\|lpm_mult:Mult0 " "Instantiated megafunction \"alu:alu0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997269 ""}  } { { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637947997269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_46t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637947997297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637947997297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"alu:alu0\|lpm_mult:Mult1\"" {  } { { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637947997301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu0\|lpm_mult:Mult1 " "Instantiated megafunction \"alu:alu0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 64 " "Parameter \"LPM_WIDTHA\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 96 " "Parameter \"LPM_WIDTHP\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 96 " "Parameter \"LPM_WIDTHR\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997301 ""}  } { { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637947997301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_hdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_hdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_hdt " "Found entity 1: mult_hdt" {  } { { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637947997329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637947997329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu0\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"alu:alu0\|lpm_mult:Mult2\"" {  } { { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637947997333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu0\|lpm_mult:Mult2 " "Instantiated megafunction \"alu:alu0\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997333 ""}  } { { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637947997333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637947997361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637947997361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"alu:alu0\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637947997365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu0\|lpm_divide:Div0 " "Instantiated megafunction \"alu:alu0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997365 ""}  } { { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637947997365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637947997391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637947997391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637947997398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637947997398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637947997433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637947997433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu0\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"alu:alu0\|lpm_mult:Mult3\"" {  } { { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637947997448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu0\|lpm_mult:Mult3 " "Instantiated megafunction \"alu:alu0\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997448 ""}  } { { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637947997448 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult3\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"alu:alu0\|lpm_mult:Mult3\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 74 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947997540 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult3|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult3\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"alu:alu0\|lpm_mult:Mult3\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 74 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947997540 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult3|mult_7dt:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|mac_mult15 " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|mac_mult15\"" {  } { { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 68 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947997540 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|mac_mult15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|mac_out16 " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|mac_out16\"" {  } { { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 128 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947997540 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|mac_out16"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1637947997540 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1637947997540 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "3 " "Converted 3 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 18 " "Used 18 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 18 18 " "Used 18 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 18 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1637947997804 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1637947997804 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "3 " "Converted the following 3 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) alu:alu0\|lpm_mult:Mult2\|mult_7dt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"alu:alu0\|lpm_mult:Mult2\|mult_7dt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "alu:alu0\|lpm_mult:Mult2\|mult_7dt:auto_generated\|mac_out8 " "DSP block output node \"alu:alu0\|lpm_mult:Mult2\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 63 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947997804 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "alu:alu0\|lpm_mult:Mult2\|mult_7dt:auto_generated\|mac_mult7 " "DSP block multiplier node \"alu:alu0\|lpm_mult:Mult2\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 63 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947997804 ""}  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 63 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997804 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) alu:alu0\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"alu:alu0\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "alu:alu0\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8 " "DSP block output node \"alu:alu0\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 61 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947997804 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "alu:alu0\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7 " "DSP block multiplier node \"alu:alu0\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_46t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 61 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947997804 ""}  } { { "db/mult_46t.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 61 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997804 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|mac_out14 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|mac_out14\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|mac_out14 " "DSP block output node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|mac_out14\"" {  } { { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 123 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947997804 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|mac_mult13 " "DSP block multiplier node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|mac_mult13\"" {  } { { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947997804 ""}  } { { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 123 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997804 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1637947997804 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 15 " "Used 15 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 15 15 " "Used 15 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 15 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1637947997804 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1637947997804 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1637947997804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu0\|lpm_mult:Mult2\|mult_7dt:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"alu:alu0\|lpm_mult:Mult2\|mult_7dt:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_7dt.tdf" 67 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637947997832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu0\|lpm_mult:Mult2\|mult_7dt:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"alu:alu0\|lpm_mult:Mult2\|mult_7dt:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 14 " "Parameter \"dataa_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 14 " "Parameter \"datab_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 28 " "Parameter \"output_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997832 ""}  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_7dt.tdf" 67 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637947997832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_2vg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_2vg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_2vg1 " "Found entity 1: mac_mult_2vg1" {  } { { "db/mac_mult_2vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_2vg1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637947997858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637947997858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qql.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qql.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qql " "Found entity 1: mult_qql" {  } { { "db/mult_qql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_qql.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637947997887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637947997887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu0\|lpm_mult:Mult2\|mult_7dt:auto_generated\|alt_mac_out:mac_out8 " "Elaborated megafunction instantiation \"alu:alu0\|lpm_mult:Mult2\|mult_7dt:auto_generated\|alt_mac_out:mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_7dt.tdf" 91 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637947997902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu0\|lpm_mult:Mult2\|mult_7dt:auto_generated\|alt_mac_out:mac_out8 " "Instantiated megafunction \"alu:alu0\|lpm_mult:Mult2\|mult_7dt:auto_generated\|alt_mac_out:mac_out8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 28 " "Parameter \"dataa_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 28 " "Parameter \"output_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997902 ""}  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_7dt.tdf" 91 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637947997902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_4s82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_4s82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_4s82 " "Found entity 1: mac_out_4s82" {  } { { "db/mac_out_4s82.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_out_4s82.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637947997929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637947997929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu0\|lpm_mult:Mult0\|mult_46t:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"alu:alu0\|lpm_mult:Mult0\|mult_46t:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_46t.tdf" 67 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637947997933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu0\|lpm_mult:Mult0\|mult_46t:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"alu:alu0\|lpm_mult:Mult0\|mult_46t:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 14 " "Parameter \"dataa_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 14 " "Parameter \"datab_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 28 " "Parameter \"output_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997933 ""}  } { { "db/mult_46t.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_46t.tdf" 67 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637947997933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_m9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_m9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_m9h1 " "Found entity 1: mac_mult_m9h1" {  } { { "db/mac_mult_m9h1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_m9h1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637947997960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637947997960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ggo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ggo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ggo " "Found entity 1: mult_ggo" {  } { { "db/mult_ggo.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_ggo.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637947997989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637947997989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13 " "Elaborated megafunction instantiation \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\"" {  } { { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637947997997 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13 " "Instantiated megafunction \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 10 " "Parameter \"dataa_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 18 " "Parameter \"datab_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 28 " "Parameter \"output_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947997997 ""}  } { { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637947997997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_3vg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_3vg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_3vg1 " "Found entity 1: mac_mult_3vg1" {  } { { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637947998024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637947998024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rql.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rql.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rql " "Found entity 1: mult_rql" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637947998053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637947998053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_out:mac_out14 " "Elaborated megafunction instantiation \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_out:mac_out14\"" {  } { { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 123 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637947998058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_out:mac_out14 " "Instantiated megafunction \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_out:mac_out14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 28 " "Parameter \"dataa_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 28 " "Parameter \"output_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637947998058 ""}  } { { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 123 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637947998058 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[19\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[19\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 44 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le4a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[19\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[19\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[18\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[18\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[19\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[19\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[18\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[18\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[17\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[17\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[16\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[16\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[15\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[15\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[14\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[14\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[10\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[10\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[9\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[9\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[8\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[8\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[7\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[7\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[6\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[6\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[5\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[5\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[4\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[4\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[3\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[3\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[2\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[2\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[18\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[18\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[17\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[17\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[16\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[16\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[15\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[15\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[14\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[14\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[13\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[13\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[12\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[12\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[11\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[11\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[10\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[10\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[9\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[9\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[8\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[8\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[7\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[7\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[6\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[6\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[5\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[5\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[4\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[4\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[3\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[3\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[2\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[2\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[1\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le9a\[1\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 49 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998117 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le9a[1]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1637947998117 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1637947998117 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[18\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[18\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 44 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le4a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[17\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[17\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 44 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le4a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[16\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[16\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 44 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le4a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[15\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[15\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 44 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le4a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[14\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[14\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 44 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le4a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[13\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[13\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 44 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le4a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[12\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[12\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 44 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le4a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[11\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[11\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 44 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le4a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[10\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le4a\[10\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 44 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le4a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[19\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[19\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 45 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le5a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[18\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[18\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 45 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le5a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[17\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[17\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 45 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le5a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[16\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[16\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 45 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le5a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[15\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[15\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 45 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le5a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[14\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[14\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 45 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[13\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[13\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 45 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[12\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[12\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 45 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[11\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[11\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 45 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le5a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[10\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[10\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 45 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le5a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[9\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[9\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 45 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le5a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[8\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le5a\[8\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 45 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le5a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[19\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[19\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 46 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le6a[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[18\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[18\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 46 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le6a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[17\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[17\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 46 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le6a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[16\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[16\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 46 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le6a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[15\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[15\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 46 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le6a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[14\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[14\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 46 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le6a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[13\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[13\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 46 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le6a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[12\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[12\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 46 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le6a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[11\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[11\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 46 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le6a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[10\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[10\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 46 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le6a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[9\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[9\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 46 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[8\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[8\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 46 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[7\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[7\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 46 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le6a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[6\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le6a\[6\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 46 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le6a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[17\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[17\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[16\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[16\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[15\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[15\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[14\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[14\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[13\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[13\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[12\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[12\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[11\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[11\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[10\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[10\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[9\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[9\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[8\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[8\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[7\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[7\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[6\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[6\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[5\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[5\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[4\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le7a\[4\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 47 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le7a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[13\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[13\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[12\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[12\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[11\] " "Synthesized away node \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|le8a\[11\]\"" {  } { { "db/mult_rql.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_rql.tdf" 48 6 0 } } { "db/mac_mult_3vg1.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mac_mult_3vg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_hdt.tdf" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/db/mult_hdt.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/ALU.v" 62 -1 0 } } { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 394 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637947998125 "|RISC_V_Processor|alu:alu0|lpm_mult:Mult1|mult_hdt:auto_generated|alt_mac_mult:mac_mult13|mac_mult_3vg1:auto_generated|mult_rql:mult1|le8a[11]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1637947998125 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1637947998125 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1698 " "Ignored 1698 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "36 " "Ignored 36 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1637947998384 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "1662 " "Ignored 1662 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1637947998384 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1637947998384 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[8\] GND " "Pin \"led_out\[8\]\" is stuck at GND" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637948000795 "|RISC_V_Processor|led_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decimal_out\[3\] GND " "Pin \"decimal_out\[3\]\" is stuck at GND" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637948000795 "|RISC_V_Processor|decimal_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_out\[0\] GND " "Pin \"digit_out\[0\]\" is stuck at GND" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637948000795 "|RISC_V_Processor|digit_out[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637948000795 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637948000918 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637948003963 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|op_2~0 " "Logic cell \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|op_2~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637948003982 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|op_2~2 " "Logic cell \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|op_2~2\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637948003982 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|op_3~0 " "Logic cell \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|op_3~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637948003982 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|op_3~2 " "Logic cell \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|op_3~2\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637948003982 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|op_4~0 " "Logic cell \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|op_4~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637948003982 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|op_4~2 " "Logic cell \"alu:alu0\|lpm_mult:Mult1\|mult_hdt:auto_generated\|alt_mac_mult:mac_mult13\|mac_mult_3vg1:auto_generated\|mult_rql:mult1\|op_4~2\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637948003982 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1637948003982 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/output_files/RISC-V-Processor.map.smsg " "Generated suppressed messages file C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/output_files/RISC-V-Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637948004081 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637948004262 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637948004262 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button_in\[1\] " "No output dependent on input pin \"button_in\[1\]\"" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637948004464 "|RISC_V_Processor|button_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button_in\[2\] " "No output dependent on input pin \"button_in\[2\]\"" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637948004464 "|RISC_V_Processor|button_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button_in\[3\] " "No output dependent on input pin \"button_in\[3\]\"" {  } { { "RISC_V_Processor.v" "" { Text "C:/Users/zijia/Desktop/Homework/2021 Fall/Fundamentals of Digital Electronics/Lab4/RISC-V-Processor-ALTERA/RISC_V_Processor.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637948004464 "|RISC_V_Processor|button_in[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1637948004464 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6710 " "Implemented 6710 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637948004464 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637948004464 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6609 " "Implemented 6609 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637948004464 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1637948004464 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1637948004464 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637948004464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 131 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 131 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4922 " "Peak virtual memory: 4922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637948004500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 27 01:33:24 2021 " "Processing ended: Sat Nov 27 01:33:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637948004500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637948004500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637948004500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637948004500 ""}
