Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Mar 17 13:17:23 2023
| Host         : Centurion-Heavy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               32          
TIMING-18  Warning           Missing input or output delay                       30          
XDCC-5     Warning           User Non-Timing constraint/property overwritten     4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.688     -107.494                     58                 4443        0.046        0.000                      0                 4429        1.845        0.000                       0                  2177  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                          ------------         ----------      --------------
adc_clk                                        {0.000 4.000}        8.000           125.000         
clk_fpga_0                                     {0.000 4.000}        8.000           125.000         
rx_clk                                         {0.000 2.000}        4.000           250.000         
system_i/DAC_Interface/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                  {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                             -3.688     -103.459                     32                  852        0.046        0.000                      0                  838        3.500        0.000                       0                   541  
clk_fpga_0                                           0.945        0.000                      0                 3591        0.075        0.000                      0                 3591        3.020        0.000                       0                  1628  
system_i/DAC_Interface/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                    1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -3.174      -89.646                     58                  126        0.245        0.000                      0                  126  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       adc_clk                                                   
(none)                       clk_out1_system_clk_wiz_0_0                               
(none)                       clkfbout_system_clk_wiz_0_0                               
(none)                       rx_clk                                                    
(none)                                                    adc_clk                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           32  Failing Endpoints,  Worst Slack       -3.688ns,  Total Violation     -103.459ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.688ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.563ns  (logic 8.790ns (76.017%)  route 2.773ns (23.983%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.763     4.924    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y6           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.932 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.934    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.452 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2/P[1]
                         net (fo=2, routed)           1.074    11.526    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2_n_104
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124    11.650 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2/O
                         net (fo=1, routed)           0.000    11.650    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.030 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.030    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.147 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.147    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.462 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1/O[3]
                         net (fo=2, routed)           0.878    13.340    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1_n_4
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.332    13.672 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4/O
                         net (fo=2, routed)           0.810    14.482    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.332    14.814 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8/O
                         net (fo=1, routed)           0.000    14.814    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.346 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.346    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.460 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    15.460    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.574 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009    15.583    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.697 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.697    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.811 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.811    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.925 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.925    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.039 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.039    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.153 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    16.153    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.487 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[1]
                         net (fo=1, routed)           0.000    16.487    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_6
    SLICE_X11Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]/C
                         clock pessimism              0.364    12.772    
                         clock uncertainty           -0.035    12.737    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)        0.062    12.799    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]
  -------------------------------------------------------------------
                         required time                         12.799    
                         arrival time                         -16.487    
  -------------------------------------------------------------------
                         slack                                 -3.688    

Slack (VIOLATED) :        -3.667ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.542ns  (logic 8.769ns (75.973%)  route 2.773ns (24.027%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.763     4.924    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y6           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.932 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.934    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.452 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2/P[1]
                         net (fo=2, routed)           1.074    11.526    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2_n_104
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124    11.650 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2/O
                         net (fo=1, routed)           0.000    11.650    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.030 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.030    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.147 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.147    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.462 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1/O[3]
                         net (fo=2, routed)           0.878    13.340    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1_n_4
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.332    13.672 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4/O
                         net (fo=2, routed)           0.810    14.482    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.332    14.814 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8/O
                         net (fo=1, routed)           0.000    14.814    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.346 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.346    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.460 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    15.460    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.574 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009    15.583    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.697 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.697    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.811 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.811    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.925 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.925    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.039 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.039    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.153 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    16.153    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.466 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[3]
                         net (fo=1, routed)           0.000    16.466    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_4
    SLICE_X11Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]/C
                         clock pessimism              0.364    12.772    
                         clock uncertainty           -0.035    12.737    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)        0.062    12.799    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]
  -------------------------------------------------------------------
                         required time                         12.799    
                         arrival time                         -16.466    
  -------------------------------------------------------------------
                         slack                                 -3.667    

Slack (VIOLATED) :        -3.593ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.468ns  (logic 8.695ns (75.818%)  route 2.773ns (24.182%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.763     4.924    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y6           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.932 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.934    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.452 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2/P[1]
                         net (fo=2, routed)           1.074    11.526    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2_n_104
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124    11.650 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2/O
                         net (fo=1, routed)           0.000    11.650    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.030 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.030    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.147 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.147    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.462 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1/O[3]
                         net (fo=2, routed)           0.878    13.340    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1_n_4
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.332    13.672 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4/O
                         net (fo=2, routed)           0.810    14.482    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.332    14.814 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8/O
                         net (fo=1, routed)           0.000    14.814    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.346 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.346    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.460 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    15.460    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.574 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009    15.583    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.697 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.697    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.811 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.811    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.925 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.925    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.039 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.039    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.153 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    16.153    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.392 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[2]
                         net (fo=1, routed)           0.000    16.392    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_5
    SLICE_X11Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[62]/C
                         clock pessimism              0.364    12.772    
                         clock uncertainty           -0.035    12.737    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)        0.062    12.799    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[62]
  -------------------------------------------------------------------
                         required time                         12.799    
                         arrival time                         -16.392    
  -------------------------------------------------------------------
                         slack                                 -3.593    

Slack (VIOLATED) :        -3.577ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.452ns  (logic 8.679ns (75.784%)  route 2.773ns (24.216%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.763     4.924    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y6           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.932 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.934    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.452 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2/P[1]
                         net (fo=2, routed)           1.074    11.526    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2_n_104
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124    11.650 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2/O
                         net (fo=1, routed)           0.000    11.650    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.030 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.030    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.147 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.147    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.462 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1/O[3]
                         net (fo=2, routed)           0.878    13.340    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1_n_4
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.332    13.672 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4/O
                         net (fo=2, routed)           0.810    14.482    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.332    14.814 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8/O
                         net (fo=1, routed)           0.000    14.814    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.346 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.346    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.460 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    15.460    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.574 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009    15.583    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.697 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.697    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.811 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.811    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.925 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.925    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.039 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.039    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.153 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    16.153    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.376 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[0]
                         net (fo=1, routed)           0.000    16.376    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_7
    SLICE_X11Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[60]/C
                         clock pessimism              0.364    12.772    
                         clock uncertainty           -0.035    12.737    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)        0.062    12.799    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[60]
  -------------------------------------------------------------------
                         required time                         12.799    
                         arrival time                         -16.376    
  -------------------------------------------------------------------
                         slack                                 -3.577    

Slack (VIOLATED) :        -3.574ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.449ns  (logic 8.676ns (75.778%)  route 2.773ns (24.222%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.763     4.924    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y6           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.932 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.934    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.452 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2/P[1]
                         net (fo=2, routed)           1.074    11.526    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2_n_104
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124    11.650 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2/O
                         net (fo=1, routed)           0.000    11.650    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.030 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.030    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.147 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.147    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.462 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1/O[3]
                         net (fo=2, routed)           0.878    13.340    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1_n_4
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.332    13.672 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4/O
                         net (fo=2, routed)           0.810    14.482    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.332    14.814 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8/O
                         net (fo=1, routed)           0.000    14.814    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.346 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.346    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.460 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    15.460    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.574 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009    15.583    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.697 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.697    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.811 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.811    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.925 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.925    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.039 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.039    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.373 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/O[1]
                         net (fo=1, routed)           0.000    16.373    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_6
    SLICE_X11Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]/C
                         clock pessimism              0.364    12.772    
                         clock uncertainty           -0.035    12.737    
    SLICE_X11Y29         FDRE (Setup_fdre_C_D)        0.062    12.799    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]
  -------------------------------------------------------------------
                         required time                         12.799    
                         arrival time                         -16.373    
  -------------------------------------------------------------------
                         slack                                 -3.574    

Slack (VIOLATED) :        -3.553ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.428ns  (logic 8.655ns (75.733%)  route 2.773ns (24.267%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.763     4.924    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y6           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.932 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.934    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.452 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2/P[1]
                         net (fo=2, routed)           1.074    11.526    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2_n_104
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124    11.650 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2/O
                         net (fo=1, routed)           0.000    11.650    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.030 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.030    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.147 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.147    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.462 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1/O[3]
                         net (fo=2, routed)           0.878    13.340    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1_n_4
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.332    13.672 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4/O
                         net (fo=2, routed)           0.810    14.482    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.332    14.814 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8/O
                         net (fo=1, routed)           0.000    14.814    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.346 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.346    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.460 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    15.460    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.574 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009    15.583    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.697 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.697    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.811 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.811    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.925 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.925    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.039 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.039    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.352 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/O[3]
                         net (fo=1, routed)           0.000    16.352    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_4
    SLICE_X11Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[59]/C
                         clock pessimism              0.364    12.772    
                         clock uncertainty           -0.035    12.737    
    SLICE_X11Y29         FDRE (Setup_fdre_C_D)        0.062    12.799    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[59]
  -------------------------------------------------------------------
                         required time                         12.799    
                         arrival time                         -16.352    
  -------------------------------------------------------------------
                         slack                                 -3.553    

Slack (VIOLATED) :        -3.479ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.354ns  (logic 8.581ns (75.575%)  route 2.773ns (24.425%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.763     4.924    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y6           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.932 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.934    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.452 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2/P[1]
                         net (fo=2, routed)           1.074    11.526    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2_n_104
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124    11.650 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2/O
                         net (fo=1, routed)           0.000    11.650    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.030 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.030    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.147 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.147    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.462 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1/O[3]
                         net (fo=2, routed)           0.878    13.340    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1_n_4
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.332    13.672 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4/O
                         net (fo=2, routed)           0.810    14.482    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.332    14.814 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8/O
                         net (fo=1, routed)           0.000    14.814    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.346 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.346    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.460 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    15.460    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.574 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009    15.583    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.697 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.697    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.811 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.811    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.925 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.925    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.039 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.039    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.278 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/O[2]
                         net (fo=1, routed)           0.000    16.278    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_5
    SLICE_X11Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[58]/C
                         clock pessimism              0.364    12.772    
                         clock uncertainty           -0.035    12.737    
    SLICE_X11Y29         FDRE (Setup_fdre_C_D)        0.062    12.799    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[58]
  -------------------------------------------------------------------
                         required time                         12.799    
                         arrival time                         -16.278    
  -------------------------------------------------------------------
                         slack                                 -3.479    

Slack (VIOLATED) :        -3.463ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.338ns  (logic 8.565ns (75.541%)  route 2.773ns (24.459%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.763     4.924    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y6           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.932 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.934    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.452 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2/P[1]
                         net (fo=2, routed)           1.074    11.526    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2_n_104
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124    11.650 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2/O
                         net (fo=1, routed)           0.000    11.650    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.030 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.030    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.147 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.147    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.462 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1/O[3]
                         net (fo=2, routed)           0.878    13.340    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1_n_4
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.332    13.672 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4/O
                         net (fo=2, routed)           0.810    14.482    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.332    14.814 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8/O
                         net (fo=1, routed)           0.000    14.814    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.346 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.346    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.460 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    15.460    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.574 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009    15.583    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.697 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.697    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.811 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.811    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.925 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.925    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.039 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.039    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.262 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/O[0]
                         net (fo=1, routed)           0.000    16.262    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_7
    SLICE_X11Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[56]/C
                         clock pessimism              0.364    12.772    
                         clock uncertainty           -0.035    12.737    
    SLICE_X11Y29         FDRE (Setup_fdre_C_D)        0.062    12.799    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[56]
  -------------------------------------------------------------------
                         required time                         12.799    
                         arrival time                         -16.262    
  -------------------------------------------------------------------
                         slack                                 -3.463    

Slack (VIOLATED) :        -3.461ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.335ns  (logic 8.562ns (75.534%)  route 2.773ns (24.466%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.763     4.924    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y6           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.932 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.934    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.452 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2/P[1]
                         net (fo=2, routed)           1.074    11.526    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2_n_104
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124    11.650 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2/O
                         net (fo=1, routed)           0.000    11.650    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.030 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.030    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.147 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.147    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.462 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1/O[3]
                         net (fo=2, routed)           0.878    13.340    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1_n_4
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.332    13.672 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4/O
                         net (fo=2, routed)           0.810    14.482    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.332    14.814 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8/O
                         net (fo=1, routed)           0.000    14.814    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.346 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.346    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.460 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    15.460    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.574 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009    15.583    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.697 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.697    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.811 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.811    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.925 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.925    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.259 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/O[1]
                         net (fo=1, routed)           0.000    16.259    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_6
    SLICE_X11Y28         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.495    12.407    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y28         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[53]/C
                         clock pessimism              0.364    12.771    
                         clock uncertainty           -0.035    12.736    
    SLICE_X11Y28         FDRE (Setup_fdre_C_D)        0.062    12.798    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[53]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -16.259    
  -------------------------------------------------------------------
                         slack                                 -3.461    

Slack (VIOLATED) :        -3.440ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.314ns  (logic 8.541ns (75.489%)  route 2.773ns (24.511%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.763     4.924    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y6           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.932 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.934    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.452 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2/P[1]
                         net (fo=2, routed)           1.074    11.526    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2_n_104
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124    11.650 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2/O
                         net (fo=1, routed)           0.000    11.650    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.030 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.030    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.147 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.147    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.462 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1/O[3]
                         net (fo=2, routed)           0.878    13.340    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1_n_4
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.332    13.672 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4/O
                         net (fo=2, routed)           0.810    14.482    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.332    14.814 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8/O
                         net (fo=1, routed)           0.000    14.814    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.346 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.346    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.460 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    15.460    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.574 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009    15.583    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.697 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.697    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.811 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.811    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.925 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.925    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.238 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/O[3]
                         net (fo=1, routed)           0.000    16.238    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_4
    SLICE_X11Y28         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.495    12.407    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y28         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[55]/C
                         clock pessimism              0.364    12.771    
                         clock uncertainty           -0.035    12.736    
    SLICE_X11Y28         FDRE (Setup_fdre_C_D)        0.062    12.798    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[55]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -16.238    
  -------------------------------------------------------------------
                         slack                                 -3.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.066%)  route 0.208ns (55.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.558     1.613    system_i/Custom_System_0/inst/ADC_Debug_NCO/AD_CLK_in
    SLICE_X20Y38         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDRE (Prop_fdre_C_Q)         0.164     1.777 r  system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[4]/Q
                         net (fo=1, routed)           0.208     1.985    system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer[4]
    SLICE_X22Y36         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.823     1.969    system_i/Custom_System_0/inst/ADC_Debug_NCO/AD_CLK_in
    SLICE_X22Y36         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[4]/C
                         clock pessimism             -0.095     1.874    
    SLICE_X22Y36         FDRE (Hold_fdre_C_D)         0.066     1.940    system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.526%)  route 0.222ns (57.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.556     1.611    system_i/Custom_System_0/inst/ADC_Debug_NCO/AD_CLK_in
    SLICE_X20Y36         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.164     1.775 r  system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[1]/Q
                         net (fo=1, routed)           0.222     1.997    system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer[1]
    SLICE_X25Y35         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.823     1.969    system_i/Custom_System_0/inst/ADC_Debug_NCO/AD_CLK_in
    SLICE_X25Y35         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[1]/C
                         clock pessimism             -0.095     1.874    
    SLICE_X25Y35         FDRE (Hold_fdre_C_D)         0.070     1.944    system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/section_out2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.252ns (58.360%)  route 0.180ns (41.640%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.553     1.608    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    SLICE_X22Y31         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/section_out2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  system_i/Custom_System_0/inst/Loop_Filter/section_out2_reg[10]/Q
                         net (fo=6, routed)           0.180     1.929    system_i/Custom_System_0/inst/Loop_Filter/section_out2_reg[10]
    SLICE_X21Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.974 r  system_i/Custom_System_0/inst/Loop_Filter/sub_temp_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.974    system_i/Custom_System_0/inst/Loop_Filter/sub_temp_carry__1_i_2_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.040 r  system_i/Custom_System_0/inst/Loop_Filter/sub_temp_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.040    system_i/Custom_System_0/inst/Loop_Filter/sub_temp[10]
    SLICE_X21Y31         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.821     1.967    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    SLICE_X21Y31         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[10]/C
                         clock pessimism             -0.095     1.872    
    SLICE_X21Y31         FDRE (Hold_fdre_C_D)         0.105     1.977    system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.995%)  route 0.257ns (61.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.558     1.613    system_i/Custom_System_0/inst/ADC_Debug_NCO/AD_CLK_in
    SLICE_X20Y39         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.164     1.777 r  system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer_reg[9]/Q
                         net (fo=1, routed)           0.257     2.034    system_i/Custom_System_0/inst/ADC_Debug_NCO/databuffer[9]
    SLICE_X26Y38         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.829     1.975    system_i/Custom_System_0/inst/ADC_Debug_NCO/AD_CLK_in
    SLICE_X26Y38         FDRE                                         r  system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[9]/C
                         clock pessimism             -0.095     1.880    
    SLICE_X26Y38         FDRE (Hold_fdre_C_D)         0.070     1.950    system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/section_out2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.285ns (61.317%)  route 0.180ns (38.683%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.553     1.608    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    SLICE_X22Y31         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/section_out2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  system_i/Custom_System_0/inst/Loop_Filter/section_out2_reg[10]/Q
                         net (fo=6, routed)           0.180     1.929    system_i/Custom_System_0/inst/Loop_Filter/section_out2_reg[10]
    SLICE_X21Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.974 r  system_i/Custom_System_0/inst/Loop_Filter/sub_temp_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.974    system_i/Custom_System_0/inst/Loop_Filter/sub_temp_carry__1_i_2_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.073 r  system_i/Custom_System_0/inst/Loop_Filter/sub_temp_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.073    system_i/Custom_System_0/inst/Loop_Filter/sub_temp[11]
    SLICE_X21Y31         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.821     1.967    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    SLICE_X21Y31         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[11]/C
                         clock pessimism             -0.095     1.872    
    SLICE_X21Y31         FDRE (Hold_fdre_C_D)         0.105     1.977    system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/section_out2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.252ns (51.873%)  route 0.234ns (48.127%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.556     1.611    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    SLICE_X22Y35         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/section_out2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  system_i/Custom_System_0/inst/Loop_Filter/section_out2_reg[26]/Q
                         net (fo=6, routed)           0.234     1.986    system_i/Custom_System_0/inst/Loop_Filter/section_out2_reg[26]
    SLICE_X21Y35         LUT2 (Prop_lut2_I0_O)        0.045     2.031 r  system_i/Custom_System_0/inst/Loop_Filter/sub_temp_carry__5_i_2/O
                         net (fo=1, routed)           0.000     2.031    system_i/Custom_System_0/inst/Loop_Filter/sub_temp_carry__5_i_2_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.097 r  system_i/Custom_System_0/inst/Loop_Filter/sub_temp_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.097    system_i/Custom_System_0/inst/Loop_Filter/sub_temp[26]
    SLICE_X21Y35         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.825     1.971    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    SLICE_X21Y35         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[26]/C
                         clock pessimism             -0.095     1.876    
    SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.105     1.981    system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/section_out2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.252ns (51.873%)  route 0.234ns (48.127%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.555     1.610    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    SLICE_X22Y33         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/section_out2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.141     1.751 r  system_i/Custom_System_0/inst/Loop_Filter/section_out2_reg[18]/Q
                         net (fo=6, routed)           0.234     1.985    system_i/Custom_System_0/inst/Loop_Filter/section_out2_reg[18]
    SLICE_X21Y33         LUT2 (Prop_lut2_I0_O)        0.045     2.030 r  system_i/Custom_System_0/inst/Loop_Filter/sub_temp_carry__3_i_2/O
                         net (fo=1, routed)           0.000     2.030    system_i/Custom_System_0/inst/Loop_Filter/sub_temp_carry__3_i_2_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.096 r  system_i/Custom_System_0/inst/Loop_Filter/sub_temp_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.096    system_i/Custom_System_0/inst/Loop_Filter/sub_temp[18]
    SLICE_X21Y33         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.823     1.969    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    SLICE_X21Y33         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[18]/C
                         clock pessimism             -0.095     1.874    
    SLICE_X21Y33         FDRE (Hold_fdre_C_D)         0.105     1.979    system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/section_out2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.252ns (51.873%)  route 0.234ns (48.127%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.554     1.609    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    SLICE_X22Y32         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/section_out2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.141     1.750 r  system_i/Custom_System_0/inst/Loop_Filter/section_out2_reg[14]/Q
                         net (fo=6, routed)           0.234     1.984    system_i/Custom_System_0/inst/Loop_Filter/section_out2_reg[14]
    SLICE_X21Y32         LUT2 (Prop_lut2_I0_O)        0.045     2.029 r  system_i/Custom_System_0/inst/Loop_Filter/sub_temp_carry__2_i_2/O
                         net (fo=1, routed)           0.000     2.029    system_i/Custom_System_0/inst/Loop_Filter/sub_temp_carry__2_i_2_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.095 r  system_i/Custom_System_0/inst/Loop_Filter/sub_temp_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.095    system_i/Custom_System_0/inst/Loop_Filter/sub_temp[14]
    SLICE_X21Y32         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.822     1.968    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    SLICE_X21Y32         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[14]/C
                         clock pessimism             -0.095     1.873    
    SLICE_X21Y32         FDRE (Hold_fdre_C_D)         0.105     1.978    system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/section_out2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.252ns (51.873%)  route 0.234ns (48.127%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.552     1.607    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    SLICE_X22Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/section_out2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.141     1.748 r  system_i/Custom_System_0/inst/Loop_Filter/section_out2_reg[6]/Q
                         net (fo=6, routed)           0.234     1.982    system_i/Custom_System_0/inst/Loop_Filter/section_out2_reg[6]
    SLICE_X21Y30         LUT2 (Prop_lut2_I0_O)        0.045     2.027 r  system_i/Custom_System_0/inst/Loop_Filter/sub_temp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.027    system_i/Custom_System_0/inst/Loop_Filter/sub_temp_carry__0_i_2_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.093 r  system_i/Custom_System_0/inst/Loop_Filter/sub_temp_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.093    system_i/Custom_System_0/inst/Loop_Filter/sub_temp[6]
    SLICE_X21Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.820     1.966    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    SLICE_X21Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[6]/C
                         clock pessimism             -0.095     1.871    
    SLICE_X21Y30         FDRE (Hold_fdre_C_D)         0.105     1.976    system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/section_out2_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.252ns (51.873%)  route 0.234ns (48.127%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.556     1.611    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    SLICE_X22Y34         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/section_out2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  system_i/Custom_System_0/inst/Loop_Filter/section_out2_reg[22]/Q
                         net (fo=6, routed)           0.234     1.986    system_i/Custom_System_0/inst/Loop_Filter/section_out2_reg[22]
    SLICE_X21Y34         LUT2 (Prop_lut2_I0_O)        0.045     2.031 r  system_i/Custom_System_0/inst/Loop_Filter/sub_temp_carry__4_i_2/O
                         net (fo=1, routed)           0.000     2.031    system_i/Custom_System_0/inst/Loop_Filter/sub_temp_carry__4_i_2_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.097 r  system_i/Custom_System_0/inst/Loop_Filter/sub_temp_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.097    system_i/Custom_System_0/inst/Loop_Filter/sub_temp[22]
    SLICE_X21Y34         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.824     1.970    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    SLICE_X21Y34         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[22]/C
                         clock pessimism             -0.095     1.875    
    SLICE_X21Y34         FDRE (Hold_fdre_C_D)         0.105     1.980    system_i/Custom_System_0/inst/Loop_Filter/diff2_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y14    system_i/Custom_System_0/inst/Phase_Mixer/Dout/CLK
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y86   system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/C
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y70   system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[10].ODDR_inst/C
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y69   system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[11].ODDR_inst/C
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y91   system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y92   system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y85   system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/C
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y82   system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/C
Min Period        n/a     ODDR/C       n/a            1.474         8.000       6.526      OLOGIC_X0Y81   system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X24Y37   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X24Y37   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X27Y36   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X27Y36   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X29Y33   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X29Y33   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X28Y37   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X28Y37   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X25Y35   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X25Y35   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X24Y37   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X24Y37   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X27Y36   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X27Y36   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X29Y33   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X29Y33   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X28Y37   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X28Y37   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X25Y35   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X25Y35   system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 1.047ns (17.842%)  route 4.821ns (82.158%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 10.781 - 8.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.711     3.019    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X0Y30          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.478     3.497 f  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=91, routed)          1.658     5.155    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[2]
    SLICE_X14Y23         LUT3 (Prop_lut3_I0_O)        0.295     5.450 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_2/O
                         net (fo=33, routed)          1.417     6.867    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/f_mux_return76_in
    SLICE_X3Y23          LUT6 (Prop_lut6_I3_O)        0.124     6.991 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.759     7.750    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.150     7.900 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.987     8.887    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.589    10.781    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.266    11.048    
                         clock uncertainty           -0.125    10.923    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -1.091     9.832    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          9.832    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             1.896ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 1.726ns (29.157%)  route 4.194ns (70.843%))
  Logic Levels:           5  (LUT4=3 LUT5=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.711     3.019    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X0Y30          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.478     3.497 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=91, routed)          1.466     4.963    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1_0[2]
    SLICE_X4Y22          LUT5 (Prop_lut5_I2_O)        0.295     5.258 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.440     5.698    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid_0_sn_1
    SLICE_X3Y24          LUT4 (Prop_lut4_I1_O)        0.124     5.822 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.403     6.225    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__3
    SLICE_X3Y24          LUT5 (Prop_lut5_I4_O)        0.118     6.343 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.466     7.809    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X9Y43          LUT4 (Prop_lut4_I0_O)        0.355     8.164 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.419     8.583    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X9Y42          LUT4 (Prop_lut4_I2_O)        0.356     8.939 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     8.939    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.506    10.698    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y42          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.230    10.929    
                         clock uncertainty           -0.125    10.804    
    SLICE_X9Y42          FDRE (Setup_fdre_C_D)        0.031    10.835    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         10.835    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             1.898ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 1.726ns (29.177%)  route 4.190ns (70.823%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.711     3.019    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X0Y30          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.478     3.497 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=91, routed)          1.466     4.963    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1_0[2]
    SLICE_X4Y22          LUT5 (Prop_lut5_I2_O)        0.295     5.258 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.440     5.698    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid_0_sn_1
    SLICE_X3Y24          LUT4 (Prop_lut4_I1_O)        0.124     5.822 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.403     6.225    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__3
    SLICE_X3Y24          LUT5 (Prop_lut5_I4_O)        0.118     6.343 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.466     7.809    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X9Y43          LUT4 (Prop_lut4_I0_O)        0.355     8.164 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.415     8.579    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X9Y42          LUT6 (Prop_lut6_I4_O)        0.356     8.935 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000     8.935    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.506    10.698    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y42          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.230    10.929    
                         clock uncertainty           -0.125    10.804    
    SLICE_X9Y42          FDRE (Setup_fdre_C_D)        0.029    10.833    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         10.833    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                  1.898    

Slack (MET) :             1.907ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_Kd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 1.610ns (29.609%)  route 3.828ns (70.391%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.272     6.679    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.124     6.803 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=6, routed)           0.975     7.778    system_i/GPIO_Interface/GPIO_Kd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X5Y19          LUT5 (Prop_lut5_I2_O)        0.152     7.930 r  system_i/GPIO_Interface/GPIO_Kd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.580     8.510    system_i/GPIO_Interface/GPIO_Kd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  system_i/GPIO_Interface/GPIO_Kd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.496    10.688    system_i/GPIO_Interface/GPIO_Kd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X8Y19          FDRE                                         r  system_i/GPIO_Interface/GPIO_Kd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                         clock pessimism              0.230    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X8Y19          FDRE (Setup_fdre_C_CE)      -0.377    10.417    system_i/GPIO_Interface/GPIO_Kd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                         10.417    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  1.907    

Slack (MET) :             1.907ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_Kd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 1.610ns (29.609%)  route 3.828ns (70.391%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.272     6.679    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.124     6.803 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=6, routed)           0.975     7.778    system_i/GPIO_Interface/GPIO_Kd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X5Y19          LUT5 (Prop_lut5_I2_O)        0.152     7.930 r  system_i/GPIO_Interface/GPIO_Kd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.580     8.510    system_i/GPIO_Interface/GPIO_Kd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  system_i/GPIO_Interface/GPIO_Kd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.496    10.688    system_i/GPIO_Interface/GPIO_Kd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X8Y19          FDRE                                         r  system_i/GPIO_Interface/GPIO_Kd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism              0.230    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X8Y19          FDRE (Setup_fdre_C_CE)      -0.377    10.417    system_i/GPIO_Interface/GPIO_Kd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         10.417    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  1.907    

Slack (MET) :             1.907ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_Kd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 1.610ns (29.609%)  route 3.828ns (70.391%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.272     6.679    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.124     6.803 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=6, routed)           0.975     7.778    system_i/GPIO_Interface/GPIO_Kd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X5Y19          LUT5 (Prop_lut5_I2_O)        0.152     7.930 r  system_i/GPIO_Interface/GPIO_Kd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.580     8.510    system_i/GPIO_Interface/GPIO_Kd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X8Y19          FDRE                                         r  system_i/GPIO_Interface/GPIO_Kd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.496    10.688    system_i/GPIO_Interface/GPIO_Kd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X8Y19          FDRE                                         r  system_i/GPIO_Interface/GPIO_Kd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                         clock pessimism              0.230    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X8Y19          FDRE (Setup_fdre_C_CE)      -0.377    10.417    system_i/GPIO_Interface/GPIO_Kd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]
  -------------------------------------------------------------------
                         required time                         10.417    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  1.907    

Slack (MET) :             1.954ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.367ns  (logic 1.608ns (29.961%)  route 3.759ns (70.039%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.040     6.447    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X3Y21          LUT5 (Prop_lut5_I1_O)        0.124     6.571 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=6, routed)           1.046     7.617    system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X6Y19          LUT5 (Prop_lut5_I2_O)        0.150     7.767 r  system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.673     8.440    system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X12Y19         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.496    10.688    system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y19         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                         clock pessimism              0.230    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X12Y19         FDRE (Setup_fdre_C_CE)      -0.400    10.394    system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  1.954    

Slack (MET) :             1.954ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.367ns  (logic 1.608ns (29.961%)  route 3.759ns (70.039%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.040     6.447    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X3Y21          LUT5 (Prop_lut5_I1_O)        0.124     6.571 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=6, routed)           1.046     7.617    system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X6Y19          LUT5 (Prop_lut5_I2_O)        0.150     7.767 r  system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.673     8.440    system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X12Y19         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.496    10.688    system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y19         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism              0.230    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X12Y19         FDRE (Setup_fdre_C_CE)      -0.400    10.394    system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  1.954    

Slack (MET) :             1.954ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.367ns  (logic 1.608ns (29.961%)  route 3.759ns (70.039%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.040     6.447    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X3Y21          LUT5 (Prop_lut5_I1_O)        0.124     6.571 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=6, routed)           1.046     7.617    system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X6Y19          LUT5 (Prop_lut5_I2_O)        0.150     7.767 r  system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.673     8.440    system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X12Y19         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.496    10.688    system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y19         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                         clock pessimism              0.230    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X12Y19         FDRE (Setup_fdre_C_CE)      -0.400    10.394    system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  1.954    

Slack (MET) :             1.954ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.367ns  (logic 1.608ns (29.961%)  route 3.759ns (70.039%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.040     6.447    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X3Y21          LUT5 (Prop_lut5_I1_O)        0.124     6.571 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=6, routed)           1.046     7.617    system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X6Y19          LUT5 (Prop_lut5_I2_O)        0.150     7.767 r  system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.673     8.440    system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X12Y19         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.496    10.688    system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y19         FDRE                                         r  system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                         clock pessimism              0.230    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X12Y19         FDRE (Setup_fdre_C_CE)      -0.400    10.394    system_i/GPIO_Interface/GPIO_Kp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  1.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.564     0.905    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y39         FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.110     1.179    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X10Y38         SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.832     1.202    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y38         SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X10Y38         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.474%)  route 0.246ns (63.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.584     0.925    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/Q
                         net (fo=1, routed)           0.246     1.311    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[21]
    SLICE_X6Y49          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.835     1.205    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X6Y49          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.052     1.228    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (55.965%)  route 0.116ns (44.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.565     0.906    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X8Y41          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.148     1.054 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.116     1.170    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X8Y40          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.833     1.203    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y40          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.281     0.922    
    SLICE_X8Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.052    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.585     0.926    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y45          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.056     1.122    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X3Y45          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.853     1.223    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y45          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.297     0.926    
    SLICE_X3Y45          FDRE (Hold_fdre_C_D)         0.076     1.002    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.566     0.907    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X7Y46          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.056     1.103    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X7Y46          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.834     1.204    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X7Y46          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.297     0.907    
    SLICE_X7Y46          FDRE (Hold_fdre_C_D)         0.076     0.983    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.259%)  route 0.296ns (67.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.584     0.925    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.296     1.362    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[27]
    SLICE_X6Y49          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.835     1.205    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X6Y49          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.063     1.239    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.566     0.907    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X7Y46          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.112     1.160    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X6Y46          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.834     1.204    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X6Y46          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.284     0.920    
    SLICE_X6Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.035    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.585     0.926    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y45          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.056     1.122    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[5]
    SLICE_X3Y45          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.853     1.223    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y45          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                         clock pessimism             -0.297     0.926    
    SLICE_X3Y45          FDRE (Hold_fdre_C_D)         0.071     0.997    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.566     0.907    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X7Y46          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.056     1.103    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[6]
    SLICE_X7Y46          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.834     1.204    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X7Y46          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                         clock pessimism             -0.297     0.907    
    SLICE_X7Y46          FDRE (Hold_fdre_C_D)         0.071     0.978    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.209ns (42.425%)  route 0.284ns (57.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.582     0.923    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.284     1.370    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[31]
    SLICE_X1Y48          LUT4 (Prop_lut4_I3_O)        0.045     1.415 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[32]_i_2/O
                         net (fo=1, routed)           0.000     1.415    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[32]
    SLICE_X1Y48          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.852     1.222    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y48          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.092     1.285    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y17    system_i/GPIO_Interface/GPIO_ADC_Override/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y17    system_i/GPIO_Interface/GPIO_ADC_Override/U0/ip2bus_data_i_D1_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X1Y19    system_i/GPIO_Interface/GPIO_ADC_Override/U0/ip2bus_rdack_i_D1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X3Y19    system_i/GPIO_Interface/GPIO_ADC_Override/U0/ip2bus_wrack_i_D1_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         8.000       7.000      SLICE_X0Y21    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y21    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y20    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y20    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y19    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y41    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y41    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y40    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y40    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y41    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y41    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y40    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y40    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/DAC_Interface/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/DAC_Interface/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/DAC_Interface/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :           58  Failing Endpoints,  Worst Slack       -3.174ns,  Total Violation      -89.646ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.174ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.550ns  (logic 9.439ns (75.210%)  route 3.111ns (24.790%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.661     2.969    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y24          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456     3.425 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.591     4.016    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     8.052 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.054    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.572 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[0]
                         net (fo=2, routed)           0.791    10.363    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_105
    SLICE_X10Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.487 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.487    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.020 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.020    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.137 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.137    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.254 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.254    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.371 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.371    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.488 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.488    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.614    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.929 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__5/O[3]
                         net (fo=2, routed)           0.908    12.837    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__5_n_4
    SLICE_X11Y25         LUT3 (Prop_lut3_I0_O)        0.332    13.169 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4/O
                         net (fo=2, routed)           0.810    13.979    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4_n_0
    SLICE_X11Y26         LUT4 (Prop_lut4_I3_O)        0.332    14.311 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8/O
                         net (fo=1, routed)           0.000    14.311    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.843 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.843    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.957    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.071 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.071    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.185 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    15.185    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.519 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[1]
                         net (fo=1, routed)           0.000    15.519    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_6
    SLICE_X11Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)        0.062    12.345    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -15.519    
  -------------------------------------------------------------------
                         slack                                 -3.174    

Slack (VIOLATED) :        -3.153ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.529ns  (logic 9.418ns (75.169%)  route 3.111ns (24.831%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.661     2.969    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y24          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456     3.425 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.591     4.016    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     8.052 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.054    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.572 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[0]
                         net (fo=2, routed)           0.791    10.363    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_105
    SLICE_X10Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.487 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.487    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.020 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.020    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.137 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.137    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.254 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.254    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.371 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.371    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.488 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.488    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.614    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.929 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__5/O[3]
                         net (fo=2, routed)           0.908    12.837    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__5_n_4
    SLICE_X11Y25         LUT3 (Prop_lut3_I0_O)        0.332    13.169 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4/O
                         net (fo=2, routed)           0.810    13.979    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4_n_0
    SLICE_X11Y26         LUT4 (Prop_lut4_I3_O)        0.332    14.311 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8/O
                         net (fo=1, routed)           0.000    14.311    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.843 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.843    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.957    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.071 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.071    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.185 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    15.185    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.498 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[3]
                         net (fo=1, routed)           0.000    15.498    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_4
    SLICE_X11Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)        0.062    12.345    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -15.498    
  -------------------------------------------------------------------
                         slack                                 -3.153    

Slack (VIOLATED) :        -3.079ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.455ns  (logic 9.344ns (75.021%)  route 3.111ns (24.979%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.661     2.969    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y24          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456     3.425 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.591     4.016    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     8.052 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.054    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.572 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[0]
                         net (fo=2, routed)           0.791    10.363    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_105
    SLICE_X10Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.487 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.487    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.020 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.020    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.137 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.137    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.254 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.254    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.371 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.371    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.488 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.488    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.614    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.929 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__5/O[3]
                         net (fo=2, routed)           0.908    12.837    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__5_n_4
    SLICE_X11Y25         LUT3 (Prop_lut3_I0_O)        0.332    13.169 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4/O
                         net (fo=2, routed)           0.810    13.979    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4_n_0
    SLICE_X11Y26         LUT4 (Prop_lut4_I3_O)        0.332    14.311 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8/O
                         net (fo=1, routed)           0.000    14.311    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.843 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.843    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.957    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.071 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.071    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.185 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    15.185    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.424 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[2]
                         net (fo=1, routed)           0.000    15.424    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_5
    SLICE_X11Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[62]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)        0.062    12.345    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[62]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -15.424    
  -------------------------------------------------------------------
                         slack                                 -3.079    

Slack (VIOLATED) :        -3.063ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.439ns  (logic 9.328ns (74.989%)  route 3.111ns (25.011%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.661     2.969    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y24          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456     3.425 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.591     4.016    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     8.052 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.054    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.572 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[0]
                         net (fo=2, routed)           0.791    10.363    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_105
    SLICE_X10Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.487 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.487    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.020 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.020    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.137 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.137    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.254 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.254    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.371 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.371    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.488 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.488    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.614    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.929 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__5/O[3]
                         net (fo=2, routed)           0.908    12.837    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__5_n_4
    SLICE_X11Y25         LUT3 (Prop_lut3_I0_O)        0.332    13.169 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4/O
                         net (fo=2, routed)           0.810    13.979    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4_n_0
    SLICE_X11Y26         LUT4 (Prop_lut4_I3_O)        0.332    14.311 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8/O
                         net (fo=1, routed)           0.000    14.311    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.843 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.843    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.957    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.071 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.071    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.185 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    15.185    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.408 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[0]
                         net (fo=1, routed)           0.000    15.408    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_7
    SLICE_X11Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[60]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)        0.062    12.345    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[60]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -15.408    
  -------------------------------------------------------------------
                         slack                                 -3.063    

Slack (VIOLATED) :        -3.060ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.436ns  (logic 9.325ns (74.983%)  route 3.111ns (25.017%))
  Logic Levels:           16  (CARRY4=11 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.661     2.969    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y24          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456     3.425 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.591     4.016    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     8.052 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.054    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.572 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[0]
                         net (fo=2, routed)           0.791    10.363    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_105
    SLICE_X10Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.487 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.487    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.020 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.020    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.137 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.137    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.254 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.254    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.371 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.371    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.488 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.488    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.614    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.929 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__5/O[3]
                         net (fo=2, routed)           0.908    12.837    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__5_n_4
    SLICE_X11Y25         LUT3 (Prop_lut3_I0_O)        0.332    13.169 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4/O
                         net (fo=2, routed)           0.810    13.979    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4_n_0
    SLICE_X11Y26         LUT4 (Prop_lut4_I3_O)        0.332    14.311 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8/O
                         net (fo=1, routed)           0.000    14.311    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.843 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.843    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.957    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.071 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.071    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.405 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/O[1]
                         net (fo=1, routed)           0.000    15.405    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_6
    SLICE_X11Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X11Y29         FDRE (Setup_fdre_C_D)        0.062    12.345    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -15.405    
  -------------------------------------------------------------------
                         slack                                 -3.060    

Slack (VIOLATED) :        -3.039ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.415ns  (logic 9.304ns (74.941%)  route 3.111ns (25.059%))
  Logic Levels:           16  (CARRY4=11 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.661     2.969    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y24          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456     3.425 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.591     4.016    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     8.052 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.054    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.572 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[0]
                         net (fo=2, routed)           0.791    10.363    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_105
    SLICE_X10Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.487 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.487    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.020 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.020    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.137 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.137    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.254 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.254    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.371 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.371    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.488 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.488    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.614    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.929 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__5/O[3]
                         net (fo=2, routed)           0.908    12.837    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__5_n_4
    SLICE_X11Y25         LUT3 (Prop_lut3_I0_O)        0.332    13.169 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4/O
                         net (fo=2, routed)           0.810    13.979    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4_n_0
    SLICE_X11Y26         LUT4 (Prop_lut4_I3_O)        0.332    14.311 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8/O
                         net (fo=1, routed)           0.000    14.311    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.843 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.843    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.957    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.071 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.071    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.384 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/O[3]
                         net (fo=1, routed)           0.000    15.384    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_4
    SLICE_X11Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[59]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X11Y29         FDRE (Setup_fdre_C_D)        0.062    12.345    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[59]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -15.384    
  -------------------------------------------------------------------
                         slack                                 -3.039    

Slack (VIOLATED) :        -2.965ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.341ns  (logic 9.230ns (74.790%)  route 3.111ns (25.210%))
  Logic Levels:           16  (CARRY4=11 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.661     2.969    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y24          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456     3.425 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.591     4.016    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     8.052 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.054    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.572 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[0]
                         net (fo=2, routed)           0.791    10.363    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_105
    SLICE_X10Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.487 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.487    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.020 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.020    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.137 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.137    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.254 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.254    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.371 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.371    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.488 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.488    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.614    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.929 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__5/O[3]
                         net (fo=2, routed)           0.908    12.837    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__5_n_4
    SLICE_X11Y25         LUT3 (Prop_lut3_I0_O)        0.332    13.169 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4/O
                         net (fo=2, routed)           0.810    13.979    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4_n_0
    SLICE_X11Y26         LUT4 (Prop_lut4_I3_O)        0.332    14.311 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8/O
                         net (fo=1, routed)           0.000    14.311    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.843 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.843    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.957    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.071 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.071    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.310 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/O[2]
                         net (fo=1, routed)           0.000    15.310    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_5
    SLICE_X11Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[58]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X11Y29         FDRE (Setup_fdre_C_D)        0.062    12.345    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[58]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -15.310    
  -------------------------------------------------------------------
                         slack                                 -2.965    

Slack (VIOLATED) :        -2.949ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.325ns  (logic 9.214ns (74.758%)  route 3.111ns (25.242%))
  Logic Levels:           16  (CARRY4=11 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.661     2.969    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y24          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456     3.425 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.591     4.016    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     8.052 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.054    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.572 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[0]
                         net (fo=2, routed)           0.791    10.363    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_105
    SLICE_X10Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.487 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.487    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.020 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.020    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.137 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.137    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.254 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.254    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.371 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.371    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.488 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.488    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.614    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.929 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__5/O[3]
                         net (fo=2, routed)           0.908    12.837    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__5_n_4
    SLICE_X11Y25         LUT3 (Prop_lut3_I0_O)        0.332    13.169 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4/O
                         net (fo=2, routed)           0.810    13.979    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4_n_0
    SLICE_X11Y26         LUT4 (Prop_lut4_I3_O)        0.332    14.311 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8/O
                         net (fo=1, routed)           0.000    14.311    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.843 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.843    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.957    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.071 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.071    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.294 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/O[0]
                         net (fo=1, routed)           0.000    15.294    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_7
    SLICE_X11Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.496    12.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[56]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X11Y29         FDRE (Setup_fdre_C_D)        0.062    12.345    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[56]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -15.294    
  -------------------------------------------------------------------
                         slack                                 -2.949    

Slack (VIOLATED) :        -2.947ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.322ns  (logic 9.211ns (74.752%)  route 3.111ns (25.248%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.661     2.969    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y24          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456     3.425 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.591     4.016    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     8.052 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.054    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.572 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[0]
                         net (fo=2, routed)           0.791    10.363    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_105
    SLICE_X10Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.487 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.487    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.020 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.020    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.137 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.137    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.254 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.254    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.371 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.371    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.488 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.488    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.614    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.929 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__5/O[3]
                         net (fo=2, routed)           0.908    12.837    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__5_n_4
    SLICE_X11Y25         LUT3 (Prop_lut3_I0_O)        0.332    13.169 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4/O
                         net (fo=2, routed)           0.810    13.979    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4_n_0
    SLICE_X11Y26         LUT4 (Prop_lut4_I3_O)        0.332    14.311 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8/O
                         net (fo=1, routed)           0.000    14.311    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.843 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.843    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.957    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.291 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/O[1]
                         net (fo=1, routed)           0.000    15.291    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_6
    SLICE_X11Y28         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.495    12.407    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y28         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[53]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X11Y28         FDRE (Setup_fdre_C_D)        0.062    12.344    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[53]
  -------------------------------------------------------------------
                         required time                         12.344    
                         arrival time                         -15.291    
  -------------------------------------------------------------------
                         slack                                 -2.947    

Slack (VIOLATED) :        -2.926ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.301ns  (logic 9.190ns (74.709%)  route 3.111ns (25.292%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.661     2.969    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y24          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456     3.425 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.591     4.016    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     8.052 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.054    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.572 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[0]
                         net (fo=2, routed)           0.791    10.363    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_105
    SLICE_X10Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.487 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3/O
                         net (fo=1, routed)           0.000    10.487    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_i_3_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.020 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.020    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.137 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.137    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__0_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.254 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.254    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.371 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.371    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.488 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.488    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.605 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4/CO[3]
                         net (fo=1, routed)           0.009    11.614    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.929 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__5/O[3]
                         net (fo=2, routed)           0.908    12.837    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__5_n_4
    SLICE_X11Y25         LUT3 (Prop_lut3_I0_O)        0.332    13.169 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4/O
                         net (fo=2, routed)           0.810    13.979    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_4_n_0
    SLICE_X11Y26         LUT4 (Prop_lut4_I3_O)        0.332    14.311 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8/O
                         net (fo=1, routed)           0.000    14.311    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_i_8_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.843 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.843    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    14.957    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.270 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/O[3]
                         net (fo=1, routed)           0.000    15.270    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_4
    SLICE_X11Y28         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.495    12.407    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y28         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[55]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X11Y28         FDRE (Setup_fdre_C_D)        0.062    12.344    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[55]
  -------------------------------------------------------------------
                         required time                         12.344    
                         arrival time                         -15.270    
  -------------------------------------------------------------------
                         slack                                 -2.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/phase_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.545ns  (logic 0.593ns (38.390%)  route 0.952ns (61.610%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.562     0.903    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y34         FDRE                                         r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.321     1.352    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[24]
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.102     1.454 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[24]_hold_fix/O
                         net (fo=2, routed)           0.483     1.937    system_i/Custom_System_0/inst/PLL_NCO/gpio_io_o[24]_hold_fix_1_alias
    SLICE_X14Y35         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.191     2.128 r  system_i/Custom_System_0/inst/PLL_NCO/phase0_carry__5/O[1]
                         net (fo=1, routed)           0.147     2.275    system_i/Custom_System_0/inst/PLL_NCO/in__0[25]
    SLICE_X15Y35         LUT2 (Prop_lut2_I1_O)        0.107     2.382 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__5_i_3/O
                         net (fo=1, routed)           0.000     2.382    system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__5_i_3_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.447 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.447    system_i/Custom_System_0/inst/PLL_NCO/phase0[25]
    SLICE_X15Y35         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.826     1.972    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X15Y35         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[25]/C
                         clock pessimism              0.000     1.972    
                         clock uncertainty            0.125     2.097    
    SLICE_X15Y35         FDRE (Hold_fdre_C_D)         0.105     2.202    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/phase_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.577ns  (logic 0.629ns (39.894%)  route 0.948ns (60.106%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.558     0.899    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y30         FDRE                                         r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/Q
                         net (fo=2, routed)           0.410     1.450    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[10]
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.046     1.496 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[10]_hold_fix/O
                         net (fo=2, routed)           0.419     1.915    system_i/Custom_System_0/inst/PLL_NCO/gpio_io_o[10]_hold_fix_1_alias
    SLICE_X14Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.179     2.094 r  system_i/Custom_System_0/inst/PLL_NCO/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.094    system_i/Custom_System_0/inst/PLL_NCO/phase0_carry__1_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     2.185 r  system_i/Custom_System_0/inst/PLL_NCO/phase0_carry__2/O[1]
                         net (fo=1, routed)           0.118     2.303    system_i/Custom_System_0/inst/PLL_NCO/in__0[13]
    SLICE_X15Y32         LUT2 (Prop_lut2_I1_O)        0.107     2.410 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__2_i_3/O
                         net (fo=1, routed)           0.000     2.410    system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__2_i_3_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.475 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__2/O[1]
                         net (fo=1, routed)           0.000     2.475    system_i/Custom_System_0/inst/PLL_NCO/phase0[13]
    SLICE_X15Y32         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.823     1.969    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X15Y32         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[13]/C
                         clock pessimism              0.000     1.969    
                         clock uncertainty            0.125     2.094    
    SLICE_X15Y32         FDRE (Hold_fdre_C_D)         0.105     2.199    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/phase_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.543ns (34.145%)  route 1.047ns (65.855%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.562     0.903    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y36         FDRE                                         r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.453     1.496    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[20]
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.044     1.540 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[20]_hold_fix/O
                         net (fo=2, routed)           0.476     2.016    system_i/Custom_System_0/inst/PLL_NCO/gpio_io_o[20]_hold_fix_1_alias
    SLICE_X14Y34         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.186     2.202 r  system_i/Custom_System_0/inst/PLL_NCO/phase0_carry__4/O[1]
                         net (fo=1, routed)           0.118     2.321    system_i/Custom_System_0/inst/PLL_NCO/in__0[21]
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.107     2.428 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__4_i_3/O
                         net (fo=1, routed)           0.000     2.428    system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__4_i_3_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.493 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__4/O[1]
                         net (fo=1, routed)           0.000     2.493    system_i/Custom_System_0/inst/PLL_NCO/phase0[21]
    SLICE_X15Y34         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.825     1.971    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X15Y34         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[21]/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.125     2.096    
    SLICE_X15Y34         FDRE (Hold_fdre_C_D)         0.105     2.201    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/phase_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.530ns (33.257%)  route 1.064ns (66.743%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT2=2)
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.562     0.903    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y36         FDRE                                         r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.395     1.438    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[30]
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.042     1.480 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[30]_hold_fix/O
                         net (fo=2, routed)           0.529     2.010    system_i/Custom_System_0/inst/Loop_Controller/gpio_io_o[30]_hold_fix_1_alias
    SLICE_X14Y36         LUT2 (Prop_lut2_I0_O)        0.107     2.117 r  system_i/Custom_System_0/inst/Loop_Controller/phase0_carry__6_i_2/O
                         net (fo=1, routed)           0.000     2.117    system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__6_i_4_0[2]
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.183 r  system_i/Custom_System_0/inst/PLL_NCO/phase0_carry__6/O[2]
                         net (fo=1, routed)           0.140     2.322    system_i/Custom_System_0/inst/PLL_NCO/in__0[30]
    SLICE_X15Y36         LUT2 (Prop_lut2_I1_O)        0.108     2.430 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__6_i_2/O
                         net (fo=1, routed)           0.000     2.430    system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__6_i_2_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.496 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.496    system_i/Custom_System_0/inst/PLL_NCO/phase0[30]
    SLICE_X15Y36         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.826     1.972    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X15Y36         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[30]/C
                         clock pessimism              0.000     1.972    
                         clock uncertainty            0.125     2.097    
    SLICE_X15Y36         FDRE (Hold_fdre_C_D)         0.105     2.202    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 1.120ns (69.619%)  route 0.489ns (30.381%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT4=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.554     0.895    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y23          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[23]/Q
                         net (fo=2, routed)           0.198     1.234    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[8]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      0.609     1.843 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/P[15]
                         net (fo=2, routed)           0.291     2.133    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_90
    SLICE_X11Y18         LUT4 (Prop_lut4_I0_O)        0.045     2.178 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.178    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__2_i_5_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.293 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.293    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__2_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.332 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.332    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__3_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.371 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.371    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__4_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.410 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.410    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__5_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.449 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     2.449    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.503 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/O[0]
                         net (fo=1, routed)           0.000     2.503    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_7
    SLICE_X11Y23         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.819     1.965    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y23         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[32]/C
                         clock pessimism              0.000     1.965    
                         clock uncertainty            0.125     2.090    
    SLICE_X11Y23         FDRE (Hold_fdre_C_D)         0.105     2.195    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/phase_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.601ns (37.403%)  route 1.006ns (62.597%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.562     0.903    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y34         FDRE                                         r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=2, routed)           0.397     1.441    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[14]
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.042     1.483 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[14]_hold_fix/O
                         net (fo=2, routed)           0.469     1.952    system_i/Custom_System_0/inst/PLL_NCO/gpio_io_o[14]_hold_fix_1_alias
    SLICE_X14Y32         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.179     2.131 r  system_i/Custom_System_0/inst/PLL_NCO/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.131    system_i/Custom_System_0/inst/PLL_NCO/phase0_carry__2_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.196 r  system_i/Custom_System_0/inst/PLL_NCO/phase0_carry__3/O[2]
                         net (fo=1, routed)           0.140     2.335    system_i/Custom_System_0/inst/PLL_NCO/in__0[18]
    SLICE_X15Y33         LUT2 (Prop_lut2_I1_O)        0.108     2.443 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__3_i_2/O
                         net (fo=1, routed)           0.000     2.443    system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__3_i_2_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.509 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.509    system_i/Custom_System_0/inst/PLL_NCO/phase0[18]
    SLICE_X15Y33         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.824     1.970    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X15Y33         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[18]/C
                         clock pessimism              0.000     1.970    
                         clock uncertainty            0.125     2.095    
    SLICE_X15Y33         FDRE (Hold_fdre_C_D)         0.105     2.200    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 1.131ns (69.825%)  route 0.489ns (30.175%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT4=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.554     0.895    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y23          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[23]/Q
                         net (fo=2, routed)           0.198     1.234    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[8]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      0.609     1.843 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/P[15]
                         net (fo=2, routed)           0.291     2.133    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_90
    SLICE_X11Y18         LUT4 (Prop_lut4_I0_O)        0.045     2.178 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     2.178    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__2_i_5_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.293 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.293    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__2_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.332 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.332    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__3_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.371 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.371    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__4_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.410 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.410    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__5_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.449 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     2.449    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.514 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/O[2]
                         net (fo=1, routed)           0.000     2.514    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_5
    SLICE_X11Y23         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.819     1.965    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y23         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[34]/C
                         clock pessimism              0.000     1.965    
                         clock uncertainty            0.125     2.090    
    SLICE_X11Y23         FDRE (Hold_fdre_C_D)         0.105     2.195    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/phase_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.597ns (36.738%)  route 1.028ns (63.262%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.558     0.899    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y30         FDRE                                         r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/Q
                         net (fo=2, routed)           0.410     1.450    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[10]
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.046     1.496 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[10]_hold_fix/O
                         net (fo=2, routed)           0.419     1.915    system_i/Custom_System_0/inst/PLL_NCO/gpio_io_o[10]_hold_fix_1_alias
    SLICE_X14Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.179     2.094 r  system_i/Custom_System_0/inst/PLL_NCO/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.094    system_i/Custom_System_0/inst/PLL_NCO/phase0_carry__1_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.148 r  system_i/Custom_System_0/inst/PLL_NCO/phase0_carry__2/O[0]
                         net (fo=1, routed)           0.199     2.347    system_i/Custom_System_0/inst/PLL_NCO/in__0[12]
    SLICE_X15Y32         LUT2 (Prop_lut2_I1_O)        0.107     2.454 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__2_i_4/O
                         net (fo=1, routed)           0.000     2.454    system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__2_i_4_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.524 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.524    system_i/Custom_System_0/inst/PLL_NCO/phase0[12]
    SLICE_X15Y32         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.823     1.969    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X15Y32         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[12]/C
                         clock pessimism              0.000     1.969    
                         clock uncertainty            0.125     2.094    
    SLICE_X15Y32         FDRE (Hold_fdre_C_D)         0.105     2.199    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/phase_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.628ns (38.628%)  route 0.998ns (61.371%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.562     0.903    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y34         FDRE                                         r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.321     1.352    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[24]
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.102     1.454 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[24]_hold_fix/O
                         net (fo=2, routed)           0.483     1.937    system_i/Custom_System_0/inst/PLL_NCO/gpio_io_o[24]_hold_fix_1_alias
    SLICE_X14Y35         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.224     2.161 r  system_i/Custom_System_0/inst/PLL_NCO/phase0_carry__5/O[2]
                         net (fo=1, routed)           0.194     2.354    system_i/Custom_System_0/inst/PLL_NCO/in__0[26]
    SLICE_X15Y35         LUT2 (Prop_lut2_I1_O)        0.108     2.462 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__5_i_2/O
                         net (fo=1, routed)           0.000     2.462    system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__5_i_2_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.528 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.528    system_i/Custom_System_0/inst/PLL_NCO/phase0[26]
    SLICE_X15Y35         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.826     1.972    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X15Y35         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[26]/C
                         clock pessimism              0.000     1.972    
                         clock uncertainty            0.125     2.097    
    SLICE_X15Y35         FDRE (Hold_fdre_C_D)         0.105     2.202    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/phase_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.563ns (34.611%)  route 1.064ns (65.389%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT2=2)
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.562     0.903    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y36         FDRE                                         r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.395     1.438    system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[30]
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.042     1.480 r  system_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0/gpio_core_1/gpio_io_o[30]_hold_fix/O
                         net (fo=2, routed)           0.529     2.010    system_i/Custom_System_0/inst/Loop_Controller/gpio_io_o[30]_hold_fix_1_alias
    SLICE_X14Y36         LUT2 (Prop_lut2_I0_O)        0.107     2.117 r  system_i/Custom_System_0/inst/Loop_Controller/phase0_carry__6_i_2/O
                         net (fo=1, routed)           0.000     2.117    system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__6_i_4_0[2]
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.183 r  system_i/Custom_System_0/inst/PLL_NCO/phase0_carry__6/O[2]
                         net (fo=1, routed)           0.140     2.322    system_i/Custom_System_0/inst/PLL_NCO/in__0[30]
    SLICE_X15Y36         LUT2 (Prop_lut2_I1_O)        0.108     2.430 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__6_i_2/O
                         net (fo=1, routed)           0.000     2.430    system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__6_i_2_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.529 r  system_i/Custom_System_0/inst/PLL_NCO/phase0__93_carry__6/O[3]
                         net (fo=1, routed)           0.000     2.529    system_i/Custom_System_0/inst/PLL_NCO/phase0[31]
    SLICE_X15Y36         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.826     1.972    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X15Y36         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[31]/C
                         clock pessimism              0.000     1.972    
                         clock uncertainty            0.125     2.097    
    SLICE_X15Y36         FDRE (Hold_fdre_C_D)         0.105     2.202    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.327    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.428ns  (logic 0.124ns (5.106%)  route 2.304ns (94.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.304     2.304    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X22Y28         LUT1 (Prop_lut1_I0_O)        0.124     2.428 r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.428    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X22Y28         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        1.483     2.675    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X22Y28         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.045ns (4.293%)  route 1.003ns (95.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.003     1.003    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X22Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.048 r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.048    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X22Y28         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1629, routed)        0.816     1.186    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X22Y28         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.054ns  (logic 2.875ns (56.894%)  route 2.178ns (43.106%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.178     3.151    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     3.153 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.153    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     1.901     5.054 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     5.054    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.044ns  (logic 2.867ns (56.834%)  route 2.177ns (43.166%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 f  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.177     3.150    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     1.895     5.044 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     5.044    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.965ns  (logic 2.861ns (57.623%)  route 2.104ns (42.377%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     3.051    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     4.965 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     4.965    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.961ns  (logic 2.856ns (57.570%)  route 2.105ns (42.430%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     3.052    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     3.054 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.054    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     4.961 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     4.961    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 1.134ns (71.142%)  route 0.460ns (28.858%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.826    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.828 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.828    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.594 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.594    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.598ns  (logic 1.139ns (71.272%)  route 0.459ns (28.728%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.825    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.598 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.598    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.603ns  (logic 1.143ns (71.279%)  route 0.460ns (28.721%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.849    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     0.754     1.603 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.603    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 1.151ns (71.382%)  route 0.461ns (28.618%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 f  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.461     0.850    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     0.852 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.852    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     0.760     1.612 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.612    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.730ns  (logic 3.729ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.759     8.921    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.257    12.650 r  dac_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.650    dac_dat_o[0]
    M19                                                               r  dac_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.720ns  (logic 3.719ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.759     8.921    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.247    12.641 r  dac_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.641    dac_dat_o[1]
    M20                                                               r  dac_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.695ns  (logic 3.694ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.755     8.917    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y81         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[3]
    L20                  OBUF (Prop_obuf_I_O)         3.222    12.611 r  dac_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.611    dac_dat_o[3]
    L20                                                               r  dac_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.693ns  (logic 3.692ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.755     8.917    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y82         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.220    12.610 r  dac_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.610    dac_dat_o[2]
    L19                                                               r  dac_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.675ns  (logic 3.674ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.751     8.913    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y79         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         3.202    12.587 r  dac_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.587    dac_dat_o[5]
    J19                                                               r  dac_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.763     8.925    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.585    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.763     8.925    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y58         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     9.398    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.585    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.672ns  (logic 3.671ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.751     8.913    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y80         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[4]
    K19                  OBUF (Prop_obuf_I_O)         3.199    12.584 r  dac_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.584    dac_dat_o[4]
    K19                                                               r  dac_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.659ns  (logic 3.658ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.763     8.925    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y91         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         3.186    12.583 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.583    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.658ns  (logic 3.657ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.763     8.925    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y57         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     9.398    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.185    12.583 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.583    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[7].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.515ns  (logic 1.514ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.578     1.633    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y65         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[7].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y65         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[7].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[7]
    H20                  OBUF (Prop_obuf_I_O)         1.337     3.148 r  dac_dat_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.148    dac_dat_o[7]
    H20                                                               r  dac_dat_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[11].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.574     1.629    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y69         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[11].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y69         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[11].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[11]
    F20                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[11]
    F20                                                               r  dac_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[10].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.574     1.629    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y70         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[10].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[10].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[10]
    F19                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[10]
    F19                                                               r  dac_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[6].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.517ns  (logic 1.516ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.578     1.633    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y66         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[6].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[6].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[6]
    J20                  OBUF (Prop_obuf_I_O)         1.339     3.150 r  dac_dat_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.150    dac_dat_o[6]
    J20                                                               r  dac_dat_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[9].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.518ns  (logic 1.517ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.578     1.633    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y63         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[9].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y63         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[9].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[9]
    G20                  OBUF (Prop_obuf_I_O)         1.340     3.151 r  dac_dat_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.151    dac_dat_o[9]
    G20                                                               r  dac_dat_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[8].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.521ns  (logic 1.520ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.578     1.633    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y64         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[8].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[8].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.343     3.154 r  dac_dat_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.154    dac_dat_o[8]
    G19                                                               r  dac_dat_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.527ns  (logic 1.526ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.580     1.635    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y57         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     1.813    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.349     3.162 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.162    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.528ns  (logic 1.527ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.580     1.635    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y91         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         1.350     3.163 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.163    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.529ns  (logic 1.528ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.580     1.635    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y58         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     1.813    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.351     3.165 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.165    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.530ns  (logic 1.529ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.580     1.635    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y92         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         1.352     3.165 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.165    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.725ns  (logic 3.724ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.677     3.677    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/DAC_Interface/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     4.231    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.252     7.483 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.483    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.718ns  (logic 3.717ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.677     3.677    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/DAC_Interface/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     4.231    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     7.477 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.477    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 1.586ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.546     0.546    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC_Interface/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     0.756    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.409     2.164 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.164    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 1.592ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.546     0.546    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC_Interface/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     0.756    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.415     2.171 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.171    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.677     5.677    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     2.139 f  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     3.899    system_i/DAC_Interface/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.000 f  system_i/DAC_Interface/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     5.677    system_i/DAC_Interface/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.546     0.546    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC_Interface/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC_Interface/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    system_i/DAC_Interface/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.963ns  (logic 2.859ns (57.606%)  route 2.104ns (42.394%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     5.049    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     6.963 f  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     6.963    daisy_p_o[1]
    U14                                                               f  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.959ns  (logic 2.854ns (57.553%)  route 2.105ns (42.447%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     5.050    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     5.052 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     5.052    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     6.959 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     6.959    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.592ns  (logic 1.132ns (71.105%)  route 0.460ns (28.895%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.824    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.826 f  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.826    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.592 f  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.592    daisy_n_o[1]
    U15                                                               f  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.596ns  (logic 1.137ns (71.236%)  route 0.459ns (28.764%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.823    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.596 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.596    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  adc_clk

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.676ns  (logic 6.903ns (71.340%)  route 2.773ns (28.660%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1_n_24
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[1])
                                                      3.639     3.641 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2/P[1]
                         net (fo=2, routed)           1.074     4.715    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2_n_104
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124     4.839 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.839    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.219 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.219    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.336 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.336    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.651 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1/O[3]
                         net (fo=2, routed)           0.878     6.529    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1_n_4
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.332     6.861 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4/O
                         net (fo=2, routed)           0.810     7.671    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.332     8.003 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8/O
                         net (fo=1, routed)           0.000     8.003    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.535 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.535    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.649    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.763 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     8.772    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.886    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.000    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.114    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.228 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.228    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.342    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[1]
                         net (fo=1, routed)           0.000     9.676    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_6
    SLICE_X11Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.496     4.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[61]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.655ns  (logic 6.882ns (71.277%)  route 2.773ns (28.723%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1_n_24
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[1])
                                                      3.639     3.641 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2/P[1]
                         net (fo=2, routed)           1.074     4.715    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2_n_104
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124     4.839 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.839    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.219 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.219    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.336 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.336    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.651 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1/O[3]
                         net (fo=2, routed)           0.878     6.529    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1_n_4
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.332     6.861 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4/O
                         net (fo=2, routed)           0.810     7.671    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.332     8.003 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8/O
                         net (fo=1, routed)           0.000     8.003    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.535 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.535    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.649    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.763 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     8.772    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.886    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.000    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.114    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.228 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.228    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.342    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.655 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[3]
                         net (fo=1, routed)           0.000     9.655    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_4
    SLICE_X11Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.496     4.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[63]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.581ns  (logic 6.808ns (71.055%)  route 2.773ns (28.945%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1_n_24
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[1])
                                                      3.639     3.641 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2/P[1]
                         net (fo=2, routed)           1.074     4.715    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2_n_104
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124     4.839 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.839    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.219 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.219    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.336 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.336    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.651 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1/O[3]
                         net (fo=2, routed)           0.878     6.529    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1_n_4
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.332     6.861 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4/O
                         net (fo=2, routed)           0.810     7.671    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.332     8.003 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8/O
                         net (fo=1, routed)           0.000     8.003    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.535 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.535    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.649    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.763 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     8.772    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.886    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.000    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.114    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.228 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.228    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.342    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.581 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[2]
                         net (fo=1, routed)           0.000     9.581    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_5
    SLICE_X11Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.496     4.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[62]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.565ns  (logic 6.792ns (71.007%)  route 2.773ns (28.993%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1_n_24
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[1])
                                                      3.639     3.641 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2/P[1]
                         net (fo=2, routed)           1.074     4.715    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2_n_104
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124     4.839 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.839    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.219 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.219    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.336 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.336    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.651 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1/O[3]
                         net (fo=2, routed)           0.878     6.529    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1_n_4
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.332     6.861 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4/O
                         net (fo=2, routed)           0.810     7.671    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.332     8.003 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8/O
                         net (fo=1, routed)           0.000     8.003    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.535 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.535    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.649    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.763 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     8.772    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.886    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.000    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.114    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.228 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.228    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.342    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.565 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14/O[0]
                         net (fo=1, routed)           0.000     9.565    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__14_n_7
    SLICE_X11Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.496     4.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y30         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[60]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.562ns  (logic 6.789ns (70.998%)  route 2.773ns (29.002%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1_n_24
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[1])
                                                      3.639     3.641 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2/P[1]
                         net (fo=2, routed)           1.074     4.715    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2_n_104
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124     4.839 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.839    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.219 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.219    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.336 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.336    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.651 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1/O[3]
                         net (fo=2, routed)           0.878     6.529    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1_n_4
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.332     6.861 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4/O
                         net (fo=2, routed)           0.810     7.671    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.332     8.003 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8/O
                         net (fo=1, routed)           0.000     8.003    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.535 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.535    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.649    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.763 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     8.772    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.886    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.000    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.114    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.228 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.228    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.562 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/O[1]
                         net (fo=1, routed)           0.000     9.562    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_6
    SLICE_X11Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.496     4.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.541ns  (logic 6.768ns (70.934%)  route 2.773ns (29.066%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1_n_24
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[1])
                                                      3.639     3.641 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2/P[1]
                         net (fo=2, routed)           1.074     4.715    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2_n_104
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124     4.839 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.839    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.219 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.219    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.336 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.336    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.651 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1/O[3]
                         net (fo=2, routed)           0.878     6.529    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1_n_4
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.332     6.861 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4/O
                         net (fo=2, routed)           0.810     7.671    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.332     8.003 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8/O
                         net (fo=1, routed)           0.000     8.003    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.535 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.535    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.649    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.763 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     8.772    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.886    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.000    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.114    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.228 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.228    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.541 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/O[3]
                         net (fo=1, routed)           0.000     9.541    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_4
    SLICE_X11Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.496     4.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[59]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.467ns  (logic 6.694ns (70.707%)  route 2.773ns (29.293%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1_n_24
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[1])
                                                      3.639     3.641 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2/P[1]
                         net (fo=2, routed)           1.074     4.715    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2_n_104
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124     4.839 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.839    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.219 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.219    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.336 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.336    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.651 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1/O[3]
                         net (fo=2, routed)           0.878     6.529    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1_n_4
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.332     6.861 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4/O
                         net (fo=2, routed)           0.810     7.671    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.332     8.003 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8/O
                         net (fo=1, routed)           0.000     8.003    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.535 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.535    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.649    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.763 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     8.772    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.886    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.000    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.114    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.228 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.228    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.467 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/O[2]
                         net (fo=1, routed)           0.000     9.467    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_5
    SLICE_X11Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.496     4.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[58]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.451ns  (logic 6.678ns (70.657%)  route 2.773ns (29.343%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1_n_24
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[1])
                                                      3.639     3.641 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2/P[1]
                         net (fo=2, routed)           1.074     4.715    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2_n_104
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124     4.839 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.839    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.219 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.219    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.336 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.336    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.651 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1/O[3]
                         net (fo=2, routed)           0.878     6.529    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1_n_4
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.332     6.861 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4/O
                         net (fo=2, routed)           0.810     7.671    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.332     8.003 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8/O
                         net (fo=1, routed)           0.000     8.003    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.535 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.535    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.649    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.763 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     8.772    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.886    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.000    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.114    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.228 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.228    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.451 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/O[0]
                         net (fo=1, routed)           0.000     9.451    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_7
    SLICE_X11Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.496     4.408    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[56]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.448ns  (logic 6.675ns (70.648%)  route 2.773ns (29.352%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1_n_24
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[1])
                                                      3.639     3.641 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2/P[1]
                         net (fo=2, routed)           1.074     4.715    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2_n_104
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124     4.839 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.839    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.219 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.219    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.336 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.336    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.651 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1/O[3]
                         net (fo=2, routed)           0.878     6.529    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1_n_4
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.332     6.861 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4/O
                         net (fo=2, routed)           0.810     7.671    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.332     8.003 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8/O
                         net (fo=1, routed)           0.000     8.003    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.535 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.535    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.649    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.763 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     8.772    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.886    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.000    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.114    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.448 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/O[1]
                         net (fo=1, routed)           0.000     9.448    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_6
    SLICE_X11Y28         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.495     4.407    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y28         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[53]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.427ns  (logic 6.654ns (70.583%)  route 2.773ns (29.417%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__1_n_24
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[1])
                                                      3.639     3.641 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2/P[1]
                         net (fo=2, routed)           1.074     4.715    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1__2_n_104
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124     4.839 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2/O
                         net (fo=1, routed)           0.000     4.839    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_i_2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.219 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.219    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.336 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.336    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__0_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.651 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1/O[3]
                         net (fo=2, routed)           0.878     6.529    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer1_carry__1_n_4
    SLICE_X11Y21         LUT3 (Prop_lut3_I1_O)        0.332     6.861 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4/O
                         net (fo=2, routed)           0.810     7.671    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_4_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I3_O)        0.332     8.003 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8/O
                         net (fo=1, routed)           0.000     8.003    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_8_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.535 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.535    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.649    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.763 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     8.772    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.886    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__9_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.000    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__10_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.114    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__11_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.427 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12/O[3]
                         net (fo=1, routed)           0.000     9.427    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__12_n_4
    SLICE_X11Y28         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         1.495     4.407    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y28         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[55]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.284ns  (logic 0.811ns (63.171%)  route 0.473ns (36.829%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_24
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[15])
                                                      0.521     0.523 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[15]
                         net (fo=2, routed)           0.254     0.777    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_90
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.822 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__3_i_4/O
                         net (fo=1, routed)           0.000     0.822    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__3_i_4_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.892 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__3/O[0]
                         net (fo=2, routed)           0.217     1.109    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__3_n_7
    SLICE_X11Y23         LUT4 (Prop_lut4_I0_O)        0.105     1.214 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_i_8/O
                         net (fo=1, routed)           0.000     1.214    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_i_8_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.284 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/O[0]
                         net (fo=1, routed)           0.000     1.284    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_7
    SLICE_X11Y23         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.819     1.965    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y23         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[32]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.311ns  (logic 0.919ns (70.082%)  route 0.392ns (29.918%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_24
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[13])
                                                      0.521     0.523 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[13]
                         net (fo=2, routed)           0.197     0.720    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_92
    SLICE_X10Y22         LUT2 (Prop_lut2_I0_O)        0.045     0.765 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_i_2/O
                         net (fo=1, routed)           0.000     0.765    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_i_2_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.830 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/O[2]
                         net (fo=2, routed)           0.194     1.023    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_5
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.108     1.131 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_6/O
                         net (fo=1, routed)           0.000     1.131    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_6_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.246 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.246    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.311 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/O[2]
                         net (fo=1, routed)           0.000     1.311    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_5
    SLICE_X11Y23         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.819     1.965    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y23         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[34]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.811ns (61.686%)  route 0.504ns (38.314%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_24
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[19])
                                                      0.521     0.523 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[19]
                         net (fo=2, routed)           0.285     0.808    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_86
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.045     0.853 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4_i_4/O
                         net (fo=1, routed)           0.000     0.853    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4_i_4_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.923 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4/O[0]
                         net (fo=2, routed)           0.217     1.140    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4_n_7
    SLICE_X11Y24         LUT4 (Prop_lut4_I0_O)        0.105     1.245 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_i_8/O
                         net (fo=1, routed)           0.000     1.245    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_i_8_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.315 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/O[0]
                         net (fo=1, routed)           0.000     1.315    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_7
    SLICE_X11Y24         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.818     1.964    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y24         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[36]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.316ns  (logic 0.859ns (65.274%)  route 0.457ns (34.726%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_24
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[19])
                                                      0.521     0.523 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[19]
                         net (fo=2, routed)           0.261     0.784    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_86
    SLICE_X10Y24         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164     0.948 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4/O[2]
                         net (fo=2, routed)           0.194     1.142    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4_n_5
    SLICE_X11Y24         LUT4 (Prop_lut4_I0_O)        0.108     1.250 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_i_6/O
                         net (fo=1, routed)           0.000     1.250    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_i_6_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.316 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/O[2]
                         net (fo=1, routed)           0.000     1.316    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_5
    SLICE_X11Y24         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.818     1.964    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y24         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[38]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.320ns  (logic 0.847ns (64.175%)  route 0.473ns (35.825%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_24
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[15])
                                                      0.521     0.523 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[15]
                         net (fo=2, routed)           0.254     0.777    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_90
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.822 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__3_i_4/O
                         net (fo=1, routed)           0.000     0.822    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__3_i_4_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.892 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__3/O[0]
                         net (fo=2, routed)           0.217     1.109    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__3_n_7
    SLICE_X11Y23         LUT4 (Prop_lut4_I0_O)        0.105     1.214 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_i_8/O
                         net (fo=1, routed)           0.000     1.214    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_i_8_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.320 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/O[1]
                         net (fo=1, routed)           0.000     1.320    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_6
    SLICE_X11Y23         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.819     1.965    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y23         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[33]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.322ns  (logic 0.823ns (62.267%)  route 0.499ns (37.733%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_24
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[39])
                                                      0.521     0.523 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[39]
                         net (fo=2, routed)           0.302     0.825    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_66
    SLICE_X10Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.954 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__9/O[1]
                         net (fo=2, routed)           0.195     1.149    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__9_n_6
    SLICE_X11Y29         LUT4 (Prop_lut4_I0_O)        0.108     1.257 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_i_7/O
                         net (fo=1, routed)           0.000     1.257    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_i_7_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.322 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/O[1]
                         net (fo=1, routed)           0.000     1.322    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_6
    SLICE_X11Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.823     1.969    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[57]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.336ns  (logic 0.944ns (70.642%)  route 0.392ns (29.358%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_24
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[13])
                                                      0.521     0.523 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[13]
                         net (fo=2, routed)           0.197     0.720    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_92
    SLICE_X10Y22         LUT2 (Prop_lut2_I0_O)        0.045     0.765 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_i_2/O
                         net (fo=1, routed)           0.000     0.765    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_i_2_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.830 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2/O[2]
                         net (fo=2, routed)           0.194     1.023    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__2_n_5
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.108     1.131 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_6/O
                         net (fo=1, routed)           0.000     1.131    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_i_6_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.246 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.246    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__6_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.336 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7/O[3]
                         net (fo=1, routed)           0.000     1.336    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__7_n_4
    SLICE_X11Y23         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.819     1.965    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y23         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[35]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.892ns (66.124%)  route 0.457ns (33.876%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_24
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[19])
                                                      0.521     0.523 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[19]
                         net (fo=2, routed)           0.261     0.784    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_86
    SLICE_X10Y24         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164     0.948 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4/O[2]
                         net (fo=2, routed)           0.194     1.142    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4_n_5
    SLICE_X11Y24         LUT4 (Prop_lut4_I0_O)        0.108     1.250 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_i_6/O
                         net (fo=1, routed)           0.000     1.250    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_i_6_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.349 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/O[3]
                         net (fo=1, routed)           0.000     1.349    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_4
    SLICE_X11Y24         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.818     1.964    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y24         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[39]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.351ns  (logic 0.847ns (62.707%)  route 0.504ns (37.293%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_24
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[19])
                                                      0.521     0.523 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[19]
                         net (fo=2, routed)           0.285     0.808    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_86
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.045     0.853 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4_i_4/O
                         net (fo=1, routed)           0.000     0.853    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4_i_4_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.923 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4/O[0]
                         net (fo=2, routed)           0.217     1.140    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__4_n_7
    SLICE_X11Y24         LUT4 (Prop_lut4_I0_O)        0.105     1.245 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_i_8/O
                         net (fo=1, routed)           0.000     1.245    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_i_8_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.351 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8/O[1]
                         net (fo=1, routed)           0.000     1.351    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__8_n_6
    SLICE_X11Y24         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.818     1.964    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y24         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[37]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.356ns  (logic 0.859ns (63.340%)  route 0.497ns (36.660%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__1_n_24
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[39])
                                                      0.521     0.523 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2/P[39]
                         net (fo=2, routed)           0.302     0.825    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2__2_n_66
    SLICE_X10Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164     0.989 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__9/O[2]
                         net (fo=2, routed)           0.194     1.182    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer2_carry__9_n_5
    SLICE_X11Y29         LUT4 (Prop_lut4_I0_O)        0.108     1.290 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_i_6/O
                         net (fo=1, routed)           0.000     1.290    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_i_6_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.356 r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13/O[2]
                         net (fo=1, routed)           0.000     1.356    system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer0__0_carry__13_n_5
    SLICE_X11Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=553, routed)         0.823     1.969    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X11Y29         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/Sig_Buffer_reg[58]/C





