$date
	Fri Apr 04 23:47:04 2025
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module counter_4bit_tb $end
$var reg 1 ! clk $end
$var reg 1 " dir $end
$var wire 1 # count [3] $end
$var wire 1 $ count [2] $end
$var wire 1 % count [1] $end
$var wire 1 & count [0] $end

$scope module dut $end
$var wire 1 ' clk $end
$var wire 1 ( dir $end
$var reg 4 ) count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
bx )
x&
x%
x$
x#
1(
0'
$end
#5000
1!
1'
#10000
0!
0'
#15000
1!
1'
#20000
0!
0'
#25000
1!
1'
#30000
0!
0'
#35000
1!
1'
#40000
0!
0'
#45000
1!
1'
#50000
0!
0'
#55000
1!
1'
#60000
0!
0'
#65000
1!
1'
#70000
0!
0'
#75000
1!
1'
#80000
0!
0'
#85000
1!
1'
#90000
0!
0'
#95000
1!
1'
#100000
0"
0!
0(
0'
#105000
1!
1'
#110000
0!
0'
#115000
1!
1'
#120000
0!
0'
#125000
1!
1'
#130000
0!
0'
#135000
1!
1'
#140000
0!
0'
#145000
1!
1'
#150000
0!
0'
#155000
1!
1'
#160000
0!
0'
#165000
1!
1'
#170000
0!
0'
#175000
1!
1'
#180000
0!
0'
#185000
1!
1'
#190000
0!
0'
#195000
1!
1'
