{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 21 11:28:08 2021 " "Info: Processing started: Wed Apr 21 11:28:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off jhcpu -c jhcpu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off jhcpu -c jhcpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jhcpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file jhcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 jhcpu " "Info: Found entity 1: jhcpu" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "olda jhcpu.v(80) " "Warning (10236): Verilog HDL Implicit Net warning at jhcpu.v(80): created implicit net for \"olda\"" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oadd jhcpu.v(81) " "Warning (10236): Verilog HDL Implicit Net warning at jhcpu.v(81): created implicit net for \"oadd\"" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "osub jhcpu.v(82) " "Warning (10236): Verilog HDL Implicit Net warning at jhcpu.v(82): created implicit net for \"osub\"" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oout jhcpu.v(83) " "Warning (10236): Verilog HDL Implicit Net warning at jhcpu.v(83): created implicit net for \"oout\"" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ojmp jhcpu.v(84) " "Warning (10236): Verilog HDL Implicit Net warning at jhcpu.v(84): created implicit net for \"ojmp\"" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ostr jhcpu.v(85) " "Warning (10236): Verilog HDL Implicit Net warning at jhcpu.v(85): created implicit net for \"ostr\"" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "osdal jhcpu.v(86) " "Warning (10236): Verilog HDL Implicit Net warning at jhcpu.v(86): created implicit net for \"osdal\"" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "osdah jhcpu.v(87) " "Warning (10236): Verilog HDL Implicit Net warning at jhcpu.v(87): created implicit net for \"osdah\"" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ocall jhcpu.v(88) " "Warning (10236): Verilog HDL Implicit Net warning at jhcpu.v(88): created implicit net for \"ocall\"" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oret jhcpu.v(89) " "Warning (10236): Verilog HDL Implicit Net warning at jhcpu.v(89): created implicit net for \"oret\"" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ojz jhcpu.v(90) " "Warning (10236): Verilog HDL Implicit Net warning at jhcpu.v(90): created implicit net for \"ojz\"" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ojn jhcpu.v(91) " "Warning (10236): Verilog HDL Implicit Net warning at jhcpu.v(91): created implicit net for \"ojn\"" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oir jhcpu.v(93) " "Warning (10236): Verilog HDL Implicit Net warning at jhcpu.v(93): created implicit net for \"oir\"" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "jhcpu " "Info: Elaborating entity \"jhcpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "olda jhcpu.v(80) " "Warning (10036): Verilog HDL or VHDL warning at jhcpu.v(80): object \"olda\" assigned a value but never read" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oadd jhcpu.v(81) " "Warning (10036): Verilog HDL or VHDL warning at jhcpu.v(81): object \"oadd\" assigned a value but never read" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "osub jhcpu.v(82) " "Warning (10036): Verilog HDL or VHDL warning at jhcpu.v(82): object \"osub\" assigned a value but never read" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oout jhcpu.v(83) " "Warning (10036): Verilog HDL or VHDL warning at jhcpu.v(83): object \"oout\" assigned a value but never read" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ojmp jhcpu.v(84) " "Warning (10036): Verilog HDL or VHDL warning at jhcpu.v(84): object \"ojmp\" assigned a value but never read" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ostr jhcpu.v(85) " "Warning (10036): Verilog HDL or VHDL warning at jhcpu.v(85): object \"ostr\" assigned a value but never read" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "osdal jhcpu.v(86) " "Warning (10036): Verilog HDL or VHDL warning at jhcpu.v(86): object \"osdal\" assigned a value but never read" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "osdah jhcpu.v(87) " "Warning (10036): Verilog HDL or VHDL warning at jhcpu.v(87): object \"osdah\" assigned a value but never read" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ocall jhcpu.v(88) " "Warning (10036): Verilog HDL or VHDL warning at jhcpu.v(88): object \"ocall\" assigned a value but never read" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oret jhcpu.v(89) " "Warning (10036): Verilog HDL or VHDL warning at jhcpu.v(89): object \"oret\" assigned a value but never read" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ojz jhcpu.v(90) " "Warning (10036): Verilog HDL or VHDL warning at jhcpu.v(90): object \"ojz\" assigned a value but never read" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ojn jhcpu.v(91) " "Warning (10036): Verilog HDL or VHDL warning at jhcpu.v(91): object \"ojn\" assigned a value but never read" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oir jhcpu.v(93) " "Warning (10036): Verilog HDL or VHDL warning at jhcpu.v(93): object \"oir\" assigned a value but never read" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ir jhcpu.v(53) " "Warning (10858): Verilog HDL warning at jhcpu.v(53): object ir used but never assigned" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 53 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mult jhcpu.v(70) " "Warning (10036): Verilog HDL or VHDL warning at jhcpu.v(70): object \"mult\" assigned a value but never read" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "divi jhcpu.v(71) " "Warning (10036): Verilog HDL or VHDL warning at jhcpu.v(71): object \"divi\" assigned a value but never read" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stp jhcpu.v(72) " "Warning (10036): Verilog HDL or VHDL warning at jhcpu.v(72): object \"stp\" assigned a value but never read" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 jhcpu.v(93) " "Warning (10230): Verilog HDL assignment warning at jhcpu.v(93): truncated value with size 16 to match size of target (1)" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 jhcpu.v(188) " "Warning (10230): Verilog HDL assignment warning at jhcpu.v(188): truncated value with size 32 to match size of target (11)" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 jhcpu.v(195) " "Warning (10230): Verilog HDL assignment warning at jhcpu.v(195): truncated value with size 32 to match size of target (11)" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 jhcpu.v(216) " "Warning (10230): Verilog HDL assignment warning at jhcpu.v(216): truncated value with size 32 to match size of target (11)" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 jhcpu.v(223) " "Warning (10230): Verilog HDL assignment warning at jhcpu.v(223): truncated value with size 32 to match size of target (11)" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 jhcpu.v(228) " "Warning (10230): Verilog HDL assignment warning at jhcpu.v(228): truncated value with size 32 to match size of target (11)" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 jhcpu.v(275) " "Warning (10230): Verilog HDL assignment warning at jhcpu.v(275): truncated value with size 32 to match size of target (11)" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 jhcpu.v(292) " "Warning (10230): Verilog HDL assignment warning at jhcpu.v(292): truncated value with size 32 to match size of target (11)" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 jhcpu.v(303) " "Warning (10230): Verilog HDL assignment warning at jhcpu.v(303): truncated value with size 32 to match size of target (11)" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 jhcpu.v(318) " "Warning (10230): Verilog HDL assignment warning at jhcpu.v(318): truncated value with size 32 to match size of target (11)" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 jhcpu.v(342) " "Warning (10230): Verilog HDL assignment warning at jhcpu.v(342): truncated value with size 32 to match size of target (11)" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 jhcpu.v(349) " "Warning (10230): Verilog HDL assignment warning at jhcpu.v(349): truncated value with size 32 to match size of target (11)" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 jhcpu.v(355) " "Warning (10230): Verilog HDL assignment warning at jhcpu.v(355): truncated value with size 32 to match size of target (11)" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 jhcpu.v(372) " "Warning (10230): Verilog HDL assignment warning at jhcpu.v(372): truncated value with size 32 to match size of target (11)" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 jhcpu.v(378) " "Warning (10230): Verilog HDL assignment warning at jhcpu.v(378): truncated value with size 32 to match size of target (11)" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom lpm_rom:iram " "Info: Elaborating entity \"lpm_rom\" for hierarchy \"lpm_rom:iram\"" {  } { { "jhcpu.v" "iram" { Text "C:/quartus/jhcpu/jhcpu.v" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom:iram " "Info: Elaborated megafunction instantiation \"lpm_rom:iram\"" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom:iram " "Info: Instantiated megafunction \"lpm_rom:iram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 11 " "Info: Parameter \"lpm_widthad\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Info: Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Info: Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Info: Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file jhcpu.mif " "Info: Parameter \"lpm_file\" = \"jhcpu.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 97 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom lpm_rom:iram\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"lpm_rom:iram\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_rom:iram\|altrom:srom lpm_rom:iram " "Info: Elaborated megafunction instantiation \"lpm_rom:iram\|altrom:srom\", which is child of megafunction instantiation \"lpm_rom:iram\"" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom:iram\|altrom:srom\|altsyncram:rom_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom:iram\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "d:/quartus/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_rom:iram\|altrom:srom\|altsyncram:rom_block lpm_rom:iram " "Info: Elaborated megafunction instantiation \"lpm_rom:iram\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"lpm_rom:iram\"" {  } { { "altrom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4601.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4601.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4601 " "Info: Found entity 1: altsyncram_4601" {  } { { "db/altsyncram_4601.tdf" "" { Text "C:/quartus/jhcpu/db/altsyncram_4601.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4601 lpm_rom:iram\|altrom:srom\|altsyncram:rom_block\|altsyncram_4601:auto_generated " "Info: Elaborating entity \"altsyncram_4601\" for hierarchy \"lpm_rom:iram\|altrom:srom\|altsyncram:rom_block\|altsyncram_4601:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "2048 4096 jhcpu.mif " "Critical Warning: Memory depth (2048) in the design file differs from memory depth (4096) in the Memory Initialization File \"jhcpu.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 97 0 0 } }  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq lpm_ram_dq:dram " "Info: Elaborating entity \"lpm_ram_dq\" for hierarchy \"lpm_ram_dq:dram\"" {  } { { "jhcpu.v" "dram" { Text "C:/quartus/jhcpu/jhcpu.v" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_dq:dram " "Info: Elaborated megafunction instantiation \"lpm_ram_dq:dram\"" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 105 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_dq:dram " "Info: Instantiated megafunction \"lpm_ram_dq:dram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 10 " "Info: Parameter \"lpm_widthad\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Info: Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Info: Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Info: Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 105 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram lpm_ram_dq:dram\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"lpm_ram_dq:dram\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 105 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_dq:dram\|altram:sram lpm_ram_dq:dram " "Info: Elaborated megafunction instantiation \"lpm_ram_dq:dram\|altram:sram\", which is child of megafunction instantiation \"lpm_ram_dq:dram\"" {  } { { "lpm_ram_dq.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 105 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block lpm_ram_dq:dram " "Info: Elaborated megafunction instantiation \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"lpm_ram_dq:dram\"" {  } { { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 105 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sp71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_sp71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sp71 " "Info: Found entity 1: altsyncram_sp71" {  } { { "db/altsyncram_sp71.tdf" "" { Text "C:/quartus/jhcpu/db/altsyncram_sp71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sp71 lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_sp71:auto_generated " "Info: Elaborating entity \"altsyncram_sp71\" for hierarchy \"lpm_ram_dq:dram\|altram:sram\|altsyncram:ram_block\|altsyncram_sp71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq lpm_ram_dq:sram " "Info: Elaborating entity \"lpm_ram_dq\" for hierarchy \"lpm_ram_dq:sram\"" {  } { { "jhcpu.v" "sram" { Text "C:/quartus/jhcpu/jhcpu.v" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_dq:sram " "Info: Elaborated megafunction instantiation \"lpm_ram_dq:sram\"" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 112 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_dq:sram " "Info: Instantiated megafunction \"lpm_ram_dq:sram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Info: Parameter \"lpm_width\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 10 " "Info: Parameter \"lpm_widthad\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Info: Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Info: Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Info: Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 112 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram lpm_ram_dq:sram\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"lpm_ram_dq:sram\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 112 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_dq:sram\|altram:sram lpm_ram_dq:sram " "Info: Elaborated megafunction instantiation \"lpm_ram_dq:sram\|altram:sram\", which is child of megafunction instantiation \"lpm_ram_dq:sram\"" {  } { { "lpm_ram_dq.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 112 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_ram_dq:sram\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_ram_dq:sram\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_dq:sram\|altram:sram\|altsyncram:ram_block lpm_ram_dq:sram " "Info: Elaborated megafunction instantiation \"lpm_ram_dq:sram\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"lpm_ram_dq:sram\"" {  } { { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 112 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_np71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_np71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_np71 " "Info: Found entity 1: altsyncram_np71" {  } { { "db/altsyncram_np71.tdf" "" { Text "C:/quartus/jhcpu/db/altsyncram_np71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_np71 lpm_ram_dq:sram\|altram:sram\|altsyncram:ram_block\|altsyncram_np71:auto_generated " "Info: Elaborating entity \"altsyncram_np71\" for hierarchy \"lpm_ram_dq:sram\|altram:sram\|altsyncram:ram_block\|altsyncram_np71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address sram 11 10 " "Warning (12020): Port \"address\" on the entity instantiation of \"sram\" is connected to a signal of width 11. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "jhcpu.v" "sram" { Text "C:/quartus/jhcpu/jhcpu.v" 112 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address dram 11 10 " "Warning (12020): Port \"address\" on the entity instantiation of \"dram\" is connected to a signal of width 11. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "jhcpu.v" "dram" { Text "C:/quartus/jhcpu/jhcpu.v" 105 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "jhcpu.v" "Div0" { Text "C:/quartus/jhcpu/jhcpu.v" 377 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "jhcpu.v" "Mult0" { Text "C:/quartus/jhcpu/jhcpu.v" 371 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 377 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Info: Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Info: Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Info: Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 377 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5hm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_5hm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5hm " "Info: Found entity 1: lpm_divide_5hm" {  } { { "db/lpm_divide_5hm.tdf" "" { Text "C:/quartus/jhcpu/db/lpm_divide_5hm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Info: Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/quartus/jhcpu/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u6f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u6f " "Info: Found entity 1: alt_u_div_u6f" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "C:/quartus/jhcpu/db/alt_u_div_u6f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 371 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Info: Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Info: Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Info: Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Info: Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Info: Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jhcpu.v" "" { Text "C:/quartus/jhcpu/jhcpu.v" 371 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_b011.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_b011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_b011 " "Info: Found entity 1: mult_b011" {  } { { "db/mult_b011.tdf" "" { Text "C:/quartus/jhcpu/db/mult_b011.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[0\] oqw\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[0\]\" to the node \"oqw\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[1\] oqw\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[1\]\" to the node \"oqw\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[2\] oqw\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[2\]\" to the node \"oqw\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[3\] oqw\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[3\]\" to the node \"oqw\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[4\] oqw\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[4\]\" to the node \"oqw\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[5\] oqw\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[5\]\" to the node \"oqw\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[6\] oqw\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[6\]\" to the node \"oqw\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[7\] oqw\[7\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[7\]\" to the node \"oqw\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[8\] oqw\[8\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[8\]\" to the node \"oqw\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[9\] oqw\[9\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[9\]\" to the node \"oqw\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[10\] oqw\[10\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[10\]\" to the node \"oqw\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[11\] oqw\[11\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[11\]\" to the node \"oqw\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[12\] oqw\[12\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[12\]\" to the node \"oqw\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[13\] oqw\[13\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[13\]\" to the node \"oqw\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[14\] oqw\[14\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[14\]\" to the node \"oqw\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:iram\|otri\[15\] oqw\[15\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:iram\|otri\[15\]\" to the node \"oqw\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[0\] mar\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[0\]\" to the node \"mar\[0\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[1\] mar\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[1\]\" to the node \"mar\[1\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[2\] mar\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[2\]\" to the node \"mar\[2\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[3\] mar\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[3\]\" to the node \"mar\[3\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[4\] mar\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[4\]\" to the node \"mar\[4\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[5\] mar\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[5\]\" to the node \"mar\[5\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[6\] mar\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[6\]\" to the node \"mar\[6\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[7\] mar\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[7\]\" to the node \"mar\[7\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[8\] mar\[8\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[8\]\" to the node \"mar\[8\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[9\] mar\[9\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[9\]\" to the node \"mar\[9\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[10\] mar\[10\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[10\]\" to the node \"mar\[10\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[11\] WideOr7 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[11\]\" to the node \"WideOr7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[12\] da " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[12\]\" to the node \"da\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[13\] WideOr7 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[13\]\" to the node \"WideOr7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[14\] WideOr7 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[14\]\" to the node \"WideOr7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom:iram\|otri\[15\] WideOr7 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom:iram\|otri\[15\]\" to the node \"WideOr7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "jp~13 " "Info: Register \"jp~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "jp~14 " "Info: Register \"jp~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "jp~15 " "Info: Register \"jp~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "617 " "Info: Implemented 617 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Info: Implemented 85 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "485 " "Info: Implemented 485 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "43 " "Info: Implemented 43 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Info: Implemented 2 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 21 11:28:18 2021 " "Info: Processing ended: Wed Apr 21 11:28:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
