[02/25 13:33:31      0s] 
[02/25 13:33:31      0s] Cadence Innovus(TM) Implementation System.
[02/25 13:33:31      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/25 13:33:31      0s] 
[02/25 13:33:31      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[02/25 13:33:31      0s] Options:	
[02/25 13:33:31      0s] Date:		Sat Feb 25 13:33:31 2023
[02/25 13:33:31      0s] Host:		sig2.eecs.wsu.edu (x86_64 w/Linux 3.10.0-1160.81.1.el7.x86_64) (3cores*6cpus*Intel(R) Xeon(R) CPU E5-2680 v4 @ 2.40GHz 35840KB)
[02/25 13:33:31      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[02/25 13:33:31      0s] 
[02/25 13:33:31      0s] License:
[02/25 13:33:31      0s] 		[13:33:31.383860] Configured Lic search path (21.01-s002): :27012@linlic1.vcea.wsu.edu::27012@linlic1.vcea.wsu.edu

[02/25 13:33:31      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[02/25 13:33:31      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[02/25 13:34:47     21s] Reset Parastics called with the command setExtractRCMode -reset**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[02/25 13:34:58     26s] @(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[02/25 13:34:58     26s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[02/25 13:34:58     26s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[02/25 13:34:58     26s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[02/25 13:34:58     26s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[02/25 13:34:58     26s] @(#)CDS: CPE v21.15-s076
[02/25 13:34:58     26s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[02/25 13:34:58     26s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[02/25 13:34:58     26s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[02/25 13:34:58     26s] @(#)CDS: RCDB 11.15.0
[02/25 13:34:58     26s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[02/25 13:34:58     26s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[02/25 13:34:58     26s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_9687_sig2.eecs.wsu.edu_jtschir1_oS1405.

[02/25 13:34:58     26s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[02/25 13:35:14     29s] 
[02/25 13:35:14     29s] **INFO:  MMMC transition support version v31-84 
[02/25 13:35:14     29s] 
[02/25 13:35:14     29s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[02/25 13:35:14     29s] <CMD> suppressMessage ENCEXT-2799
[02/25 13:35:15     29s] <CMD> win
[02/25 13:40:35    124s] <CMD> encMessage warning 0
[02/25 13:40:35    124s] Suppress "**WARN ..." messages.
[02/25 13:40:35    124s] <CMD> encMessage debug 0
[02/25 13:40:35    124s] <CMD> is_common_ui_mode
[02/25 13:40:35    124s] <CMD> restoreDesign /net/ugrads/jtschir1/pvt/ee434/lab3/lab3_02_pg.enc.dat myPMul32_4
[02/25 13:40:35    124s] #% Begin load design ... (date=02/25 13:40:35, mem=816.4M)
[02/25 13:40:36    124s] Loading design 'myPMul32_4' saved by 'Innovus' '21.15-s110_1' on 'Wed Feb 22 19:04:38 2023'.
[02/25 13:40:36    124s] % Begin Load MMMC data ... (date=02/25 13:40:36, mem=819.7M)
[02/25 13:40:36    124s] % End Load MMMC data ... (date=02/25 13:40:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=819.8M, current mem=819.8M)
[02/25 13:40:36    124s] 
[02/25 13:40:36    124s] Loading LEF file /net/ugrads/jtschir1/pvt/ee434/lab3/lab3_02_pg.enc.dat/libs/lef/NangateOpenCellLibrary.lef ...
[02/25 13:40:36    124s] Set DBUPerIGU to M2 pitch 280.
[02/25 13:40:37    124s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[02/25 13:40:37    124s] Loading view definition file from /net/ugrads/jtschir1/pvt/ee434/lab3/lab3_02_pg.enc.dat/viewDefinition.tcl
[02/25 13:40:37    124s] Reading VTLib timing library '/net/ugrads/jtschir1/pvt/ee434/lab3/lib/lib/NangateOpenCellLibrary_typical.lib' ...
[02/25 13:40:37    125s] Read 134 cells in library 'NangateOpenCellLibrary' 
[02/25 13:40:38    125s] Ending "PreSetAnalysisView" (total cpu=0:00:00.5, real=0:00:01.0, peak res=889.5M, current mem=838.0M)
[02/25 13:40:38    125s] *** End library_loading (cpu=0.01min, real=0.02min, mem=11.0M, fe_cpu=2.09min, fe_real=7.12min, fe_mem=1074.9M) ***
[02/25 13:40:38    125s] % Begin Load netlist data ... (date=02/25 13:40:38, mem=837.0M)
[02/25 13:40:38    125s] *** Begin netlist parsing (mem=1074.9M) ***
[02/25 13:40:38    125s] Created 134 new cells from 1 timing libraries.
[02/25 13:40:38    125s] Reading netlist ...
[02/25 13:40:38    125s] Backslashed names will retain backslash and a trailing blank character.
[02/25 13:40:38    125s] Reading verilogBinary netlist '/net/ugrads/jtschir1/pvt/ee434/lab3/lab3_02_pg.enc.dat/myPMul32_4.v.bin'
[02/25 13:40:38    125s] 
[02/25 13:40:38    125s] *** Memory Usage v#1 (Current mem = 1084.891M, initial mem = 476.039M) ***
[02/25 13:40:38    125s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1084.9M) ***
[02/25 13:40:38    125s] % End Load netlist data ... (date=02/25 13:40:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=844.7M, current mem=844.7M)
[02/25 13:40:38    125s] Top level cell is myPMul32_4.
[02/25 13:40:39    125s] Hooked 134 DB cells to tlib cells.
[02/25 13:40:39    125s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=849.9M, current mem=849.9M)
[02/25 13:40:39    125s] Starting recursive module instantiation check.
[02/25 13:40:39    125s] No recursion found.
[02/25 13:40:39    125s] Building hierarchical netlist for Cell myPMul32_4 ...
[02/25 13:40:39    125s] *** Netlist is unique.
[02/25 13:40:40    125s] Set DBUPerIGU to techSite FreePDK45_38x28_10R_NP_162NW_34O width 380.
[02/25 13:40:40    125s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[02/25 13:40:40    125s] ** info: there are 135 modules.
[02/25 13:40:40    125s] ** info: there are 15045 stdCell insts.
[02/25 13:40:40    125s] 
[02/25 13:40:40    125s] *** Memory Usage v#1 (Current mem = 1137.816M, initial mem = 476.039M) ***
[02/25 13:40:40    125s] *info: set bottom ioPad orient R0
[02/25 13:40:40    125s] Start create_tracks
[02/25 13:40:40    125s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[02/25 13:40:40    125s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[02/25 13:40:40    125s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[02/25 13:40:40    125s] Loading preference file /net/ugrads/jtschir1/pvt/ee434/lab3/lab3_02_pg.enc.dat/gui.pref.tcl ...
[02/25 13:40:40    125s] addRing command will ignore shorts while creating rings.
[02/25 13:40:40    125s] addRing command will disallow rings to go over rows.
[02/25 13:40:40    125s] addRing command will consider rows while creating rings.
[02/25 13:40:40    125s] The ring targets are set to core/block ring wires.
[02/25 13:40:40    125s] Change floorplan default-technical-site to 'FreePDK45_38x28_10R_NP_162NW_34O'.
[02/25 13:40:40    126s] Extraction setup Delayed 
[02/25 13:40:40    126s] *Info: initialize multi-corner CTS.
[02/25 13:40:41    126s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1117.3M, current mem=883.0M)
[02/25 13:40:41    126s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/25 13:40:41    126s] 
[02/25 13:40:41    126s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[02/25 13:40:41    126s] Summary for sequential cells identification: 
[02/25 13:40:41    126s]   Identified SBFF number: 16
[02/25 13:40:41    126s]   Identified MBFF number: 0
[02/25 13:40:41    126s]   Identified SB Latch number: 0
[02/25 13:40:41    126s]   Identified MB Latch number: 0
[02/25 13:40:41    126s]   Not identified SBFF number: 0
[02/25 13:40:41    126s]   Not identified MBFF number: 0
[02/25 13:40:41    126s]   Not identified SB Latch number: 0
[02/25 13:40:41    126s]   Not identified MB Latch number: 0
[02/25 13:40:41    126s]   Number of sequential cells which are not FFs: 13
[02/25 13:40:41    126s] Total number of combinational cells: 99
[02/25 13:40:41    126s] Total number of sequential cells: 29
[02/25 13:40:41    126s] Total number of tristate cells: 6
[02/25 13:40:41    126s] Total number of level shifter cells: 0
[02/25 13:40:41    126s] Total number of power gating cells: 0
[02/25 13:40:41    126s] Total number of isolation cells: 0
[02/25 13:40:41    126s] Total number of power switch cells: 0
[02/25 13:40:41    126s] Total number of pulse generator cells: 0
[02/25 13:40:41    126s] Total number of always on buffers: 0
[02/25 13:40:41    126s] Total number of retention cells: 0
[02/25 13:40:41    126s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[02/25 13:40:41    126s] Total number of usable buffers: 9
[02/25 13:40:41    126s] List of unusable buffers:
[02/25 13:40:41    126s] Total number of unusable buffers: 0
[02/25 13:40:41    126s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[02/25 13:40:41    126s] Total number of usable inverters: 6
[02/25 13:40:41    126s] List of unusable inverters:
[02/25 13:40:41    126s] Total number of unusable inverters: 0
[02/25 13:40:41    126s] List of identified usable delay cells:
[02/25 13:40:41    126s] Total number of identified usable delay cells: 0
[02/25 13:40:41    126s] List of identified unusable delay cells:
[02/25 13:40:41    126s] Total number of identified unusable delay cells: 0
[02/25 13:40:41    126s] 
[02/25 13:40:41    126s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[02/25 13:40:41    126s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[02/25 13:40:41    126s] 
[02/25 13:40:41    126s] TimeStamp Deleting Cell Server Begin ...
[02/25 13:40:41    126s] 
[02/25 13:40:41    126s] TimeStamp Deleting Cell Server End ...
[02/25 13:40:41    126s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1123.8M, current mem=1123.8M)
[02/25 13:40:41    126s] 
[02/25 13:40:41    126s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[02/25 13:40:41    126s] Summary for sequential cells identification: 
[02/25 13:40:41    126s]   Identified SBFF number: 16
[02/25 13:40:41    126s]   Identified MBFF number: 0
[02/25 13:40:41    126s]   Identified SB Latch number: 0
[02/25 13:40:41    126s]   Identified MB Latch number: 0
[02/25 13:40:41    126s]   Not identified SBFF number: 0
[02/25 13:40:41    126s]   Not identified MBFF number: 0
[02/25 13:40:41    126s]   Not identified SB Latch number: 0
[02/25 13:40:41    126s]   Not identified MB Latch number: 0
[02/25 13:40:41    126s]   Number of sequential cells which are not FFs: 13
[02/25 13:40:41    126s] 
[02/25 13:40:41    126s] Trim Metal Layers:
[02/25 13:40:41    126s]  Visiting view : VView1
[02/25 13:40:41    126s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[02/25 13:40:41    126s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/25 13:40:41    126s]  Visiting view : VView1
[02/25 13:40:41    126s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[02/25 13:40:41    126s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/25 13:40:41    126s] 
[02/25 13:40:41    126s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[02/25 13:40:41    126s] 
[02/25 13:40:41    126s] TimeStamp Deleting Cell Server Begin ...
[02/25 13:40:41    126s] 
[02/25 13:40:41    126s] TimeStamp Deleting Cell Server End ...
[02/25 13:40:41    126s] Reading floorplan file - /net/ugrads/jtschir1/pvt/ee434/lab3/lab3_02_pg.enc.dat/myPMul32_4.fp.gz (mem = 1382.9M).
[02/25 13:40:41    126s] % Begin Load floorplan data ... (date=02/25 13:40:41, mem=1124.4M)
[02/25 13:40:42    126s] *info: reset 21147 existing net BottomPreferredLayer and AvoidDetour
[02/25 13:40:42    126s] Deleting old partition specification.
[02/25 13:40:42    126s] Set FPlanBox to (0 0 544320 535360)
[02/25 13:40:42    126s] Start create_tracks
[02/25 13:40:42    126s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[02/25 13:40:42    126s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[02/25 13:40:42    126s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[02/25 13:40:42    126s]  ... processed partition successfully.
[02/25 13:40:42    126s] Reading binary special route file /net/ugrads/jtschir1/pvt/ee434/lab3/lab3_02_pg.enc.dat/myPMul32_4.fp.spr.gz (Created by Innovus v21.15-s110_1 on Wed Feb 22 19:04:36 2023, version: 1)
[02/25 13:40:42    126s] Convert 0 swires and 0 svias from compressed groups
[02/25 13:40:42    126s] 14 swires and 10 svias were compressed
[02/25 13:40:42    126s] 14 swires and 10 svias were decompressed from small or sparse groups
[02/25 13:40:42    126s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1125.2M, current mem=1125.2M)
[02/25 13:40:42    126s] Extracting standard cell pins and blockage ...... 
[02/25 13:40:42    126s] Pin and blockage extraction finished
[02/25 13:40:42    126s] % End Load floorplan data ... (date=02/25 13:40:42, total cpu=0:00:00.1, real=0:00:01.0, peak res=1125.4M, current mem=1125.4M)
[02/25 13:40:42    126s] Reading congestion map file /net/ugrads/jtschir1/pvt/ee434/lab3/lab3_02_pg.enc.dat/myPMul32_4.route.congmap.gz ...
[02/25 13:40:42    126s] % Begin Load SymbolTable ... (date=02/25 13:40:42, mem=1125.5M)
[02/25 13:40:43    126s] % End Load SymbolTable ... (date=02/25 13:40:43, total cpu=0:00:00.1, real=0:00:01.0, peak res=1127.2M, current mem=1127.2M)
[02/25 13:40:43    126s] Loading place ...
[02/25 13:40:43    126s] % Begin Load placement data ... (date=02/25 13:40:43, mem=1127.2M)
[02/25 13:40:43    126s] Reading placement file - /net/ugrads/jtschir1/pvt/ee434/lab3/lab3_02_pg.enc.dat/myPMul32_4.place.gz.
[02/25 13:40:43    126s] ** Reading stdCellPlacement_binary (Created by Innovus v21.15-s110_1 on Wed Feb 22 19:04:37 2023, version# 2) ...
[02/25 13:40:43    126s] Read Views for adaptive view pruning ...
[02/25 13:40:43    126s] Read 0 views from Binary DB for adaptive view pruning
[02/25 13:40:43    126s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1385.9M) ***
[02/25 13:40:43    126s] Total net length = 2.114e+01 (1.057e+01 1.057e+01) (ext = 2.570e-01)
[02/25 13:40:43    126s] % End Load placement data ... (date=02/25 13:40:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=1127.4M, current mem=1127.3M)
[02/25 13:40:43    126s] % Begin Load routing data ... (date=02/25 13:40:43, mem=1127.3M)
[02/25 13:40:43    126s] Reading routing file - /net/ugrads/jtschir1/pvt/ee434/lab3/lab3_02_pg.enc.dat/myPMul32_4.route.gz.
[02/25 13:40:43    126s] Reading Innovus routing data (Created by Innovus v21.15-s110_1 on Wed Feb 22 19:04:37 2023 Format: 20.1) ...
[02/25 13:40:43    126s] *** Total 21145 nets are successfully restored.
[02/25 13:40:43    126s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1382.9M) ***
[02/25 13:40:43    126s] % End Load routing data ... (date=02/25 13:40:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=1128.9M, current mem=1127.9M)
[02/25 13:40:43    126s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[02/25 13:40:43    126s] Reading property file /net/ugrads/jtschir1/pvt/ee434/lab3/lab3_02_pg.enc.dat/myPMul32_4.prop
[02/25 13:40:43    126s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1385.9M) ***
[02/25 13:40:44    127s] eee: readRCCornerMetaData, file read unsuccessful: /net/ugrads/jtschir1/pvt/ee434/lab3/lab3_02_pg.enc.dat/extraction/extractionMetaData.gz
[02/25 13:40:44    127s] Extraction setup Started 
[02/25 13:40:44    127s] 
[02/25 13:40:44    127s] Trim Metal Layers:
[02/25 13:40:44    127s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[02/25 13:40:44    127s] Reading Capacitance Table File /net/ugrads/jtschir1/pvt/ee434/lab3/lab3_02_pg.enc.dat/libs/mmmc/NangateOpenCellLibrary.cap ...
[02/25 13:40:44    127s] Cap table was created using Encounter 08.10-p004_1.
[02/25 13:40:44    127s] Process name: master_techFreePDK45.
[02/25 13:40:44    127s] Importing multi-corner RC tables ... 
[02/25 13:40:44    127s] Summary of Active RC-Corners : 
[02/25 13:40:44    127s]  
[02/25 13:40:44    127s]  Analysis View: VView1
[02/25 13:40:44    127s]     RC-Corner Name        : VRCCorner
[02/25 13:40:44    127s]     RC-Corner Index       : 0
[02/25 13:40:44    127s]     RC-Corner Temperature : 25 Celsius
[02/25 13:40:44    127s]     RC-Corner Cap Table   : '/net/ugrads/jtschir1/pvt/ee434/lab3/lab3_02_pg.enc.dat/libs/mmmc/NangateOpenCellLibrary.cap'
[02/25 13:40:44    127s]     RC-Corner PreRoute Res Factor         : 1
[02/25 13:40:44    127s]     RC-Corner PreRoute Cap Factor         : 1
[02/25 13:40:44    127s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/25 13:40:44    127s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/25 13:40:44    127s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/25 13:40:44    127s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/25 13:40:44    127s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/25 13:40:44    127s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/25 13:40:44    127s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/25 13:40:44    127s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[02/25 13:40:44    127s] 
[02/25 13:40:44    127s] Trim Metal Layers:
[02/25 13:40:44    127s] LayerId::1 widthSet size::4
[02/25 13:40:44    127s] LayerId::2 widthSet size::4
[02/25 13:40:44    127s] LayerId::3 widthSet size::4
[02/25 13:40:44    127s] LayerId::4 widthSet size::4
[02/25 13:40:44    127s] LayerId::5 widthSet size::4
[02/25 13:40:44    127s] LayerId::6 widthSet size::4
[02/25 13:40:44    127s] LayerId::7 widthSet size::4
[02/25 13:40:44    127s] LayerId::8 widthSet size::4
[02/25 13:40:44    127s] LayerId::9 widthSet size::4
[02/25 13:40:44    127s] LayerId::10 widthSet size::3
[02/25 13:40:44    127s] Updating RC grid for preRoute extraction ...
[02/25 13:40:44    127s] eee: pegSigSF::1.070000
[02/25 13:40:44    127s] Initializing multi-corner capacitance tables ... 
[02/25 13:40:44    127s] Initializing multi-corner resistance tables ...
[02/25 13:40:44    127s] eee: l::1 avDens::0.095937 usedTrk::3837.469009 availTrk::40000.000000 sigTrk::3837.469009
[02/25 13:40:44    127s] eee: l::2 avDens::0.030256 usedTrk::121.022254 availTrk::4000.000000 sigTrk::121.022254
[02/25 13:40:44    127s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 13:40:44    127s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 13:40:44    127s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 13:40:44    127s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 13:40:44    127s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 13:40:44    127s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 13:40:44    127s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 13:40:44    127s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 13:40:44    127s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/25 13:40:44    127s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.500500 newSi=0.000000 wHLS=1.251250 siPrev=0 viaL=0.000000
[02/25 13:40:44    127s] Start generating vias ..
[02/25 13:40:44    127s] #create default rule from bind_ndr_rule rule=0x7f312d0ec950 0x7f31061fc018
[02/25 13:40:44    127s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[02/25 13:40:44    127s] #Skip building auto via since it is not turned on.
[02/25 13:40:44    127s] Extracting standard cell pins and blockage ...... 
[02/25 13:40:44    127s] Pin and blockage extraction finished
[02/25 13:40:44    127s] Via generation completed.
[02/25 13:40:44    127s] % Begin Load power constraints ... (date=02/25 13:40:44, mem=1135.4M)
[02/25 13:40:44    127s] % End Load power constraints ... (date=02/25 13:40:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1135.4M, current mem=1135.4M)
[02/25 13:40:44    127s] % Begin load AAE data ... (date=02/25 13:40:44, mem=1142.0M)
[02/25 13:40:44    127s] % End load AAE data ... (date=02/25 13:40:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1142.0M, current mem=1142.0M)
[02/25 13:40:44    127s] 
[02/25 13:40:44    127s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[02/25 13:40:44    127s] Summary for sequential cells identification: 
[02/25 13:40:44    127s]   Identified SBFF number: 16
[02/25 13:40:44    127s]   Identified MBFF number: 0
[02/25 13:40:44    127s]   Identified SB Latch number: 0
[02/25 13:40:44    127s]   Identified MB Latch number: 0
[02/25 13:40:44    127s]   Not identified SBFF number: 0
[02/25 13:40:44    127s]   Not identified MBFF number: 0
[02/25 13:40:44    127s]   Not identified SB Latch number: 0
[02/25 13:40:44    127s]   Not identified MB Latch number: 0
[02/25 13:40:44    127s]   Number of sequential cells which are not FFs: 13
[02/25 13:40:44    127s] Total number of combinational cells: 99
[02/25 13:40:44    127s] Total number of sequential cells: 29
[02/25 13:40:44    127s] Total number of tristate cells: 6
[02/25 13:40:44    127s] Total number of level shifter cells: 0
[02/25 13:40:44    127s] Total number of power gating cells: 0
[02/25 13:40:44    127s] Total number of isolation cells: 0
[02/25 13:40:44    127s] Total number of power switch cells: 0
[02/25 13:40:44    127s] Total number of pulse generator cells: 0
[02/25 13:40:44    127s] Total number of always on buffers: 0
[02/25 13:40:44    127s] Total number of retention cells: 0
[02/25 13:40:44    127s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[02/25 13:40:44    127s] Total number of usable buffers: 9
[02/25 13:40:44    127s] List of unusable buffers:
[02/25 13:40:44    127s] Total number of unusable buffers: 0
[02/25 13:40:44    127s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[02/25 13:40:44    127s] Total number of usable inverters: 6
[02/25 13:40:44    127s] List of unusable inverters:
[02/25 13:40:44    127s] Total number of unusable inverters: 0
[02/25 13:40:44    127s] List of identified usable delay cells:
[02/25 13:40:44    127s] Total number of identified usable delay cells: 0
[02/25 13:40:44    127s] List of identified unusable delay cells:
[02/25 13:40:44    127s] Total number of identified unusable delay cells: 0
[02/25 13:40:44    127s] 
[02/25 13:40:44    127s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[02/25 13:40:44    127s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[02/25 13:40:44    127s] 
[02/25 13:40:44    127s] TimeStamp Deleting Cell Server Begin ...
[02/25 13:40:44    127s] 
[02/25 13:40:44    127s] TimeStamp Deleting Cell Server End ...
[02/25 13:40:44    127s] #% End load design ... (date=02/25 13:40:44, total cpu=0:00:03.4, real=0:00:09.0, peak res=1172.5M, current mem=1141.1M)
[02/25 13:40:45    127s] *** Message Summary: 0 warning(s), 0 error(s)
[02/25 13:40:45    127s] 
[02/25 13:40:45    127s] <CMD> setDrawView fplan
[02/25 13:40:45    127s] <CMD> encMessage warning 1
[02/25 13:40:45    127s] Un-suppress "**WARN ..." messages.
[02/25 13:40:45    127s] <CMD> encMessage debug 0
[02/25 13:41:53    127s] <CMD> fit
[02/25 13:42:22    128s] <CMD> fit
[02/25 13:55:54    242s] <CMD> selectWire 5.0400 76.3550 267.0500 76.5250 1 VSS
[02/25 14:00:00    268s] <CMD> clearGlobalNets
[02/25 14:00:00    268s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
[02/25 14:00:00    268s] <CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename *
[02/25 14:00:00    268s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
[02/25 14:00:00    268s] <CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename *
[02/25 14:00:02    268s] Warning: term B of inst mult_22/S0_55 is not connect to global special net.
[02/25 14:02:26    281s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[02/25 14:02:26    281s] <CMD> setEndCapMode -reset
[02/25 14:02:26    281s] <CMD> setEndCapMode -boundary_tap false
[02/25 14:02:26    282s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[02/25 14:02:26    282s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[02/25 14:02:26    282s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[02/25 14:02:26    282s] <CMD> setPlaceMode -reset
[02/25 14:02:26    282s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -maxRouteLayer 8 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[02/25 14:02:26    282s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[02/25 14:02:42    282s] <CMD> setPlaceMode -fp false
[02/25 14:02:42    282s] <CMD> place_design
[02/25 14:02:42    282s] **WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
[02/25 14:02:42    282s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[02/25 14:02:42    282s] *** placeDesign #1 [begin] : totSession cpu/real = 0:04:42.2/0:28:24.9 (0.2), mem = 1469.1M
[02/25 14:02:43    282s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 384, percentage of missing scan cell = 0.00% (0 / 384)
[02/25 14:02:43    282s] #Start colorize_geometry on Sat Feb 25 14:02:43 2023
[02/25 14:02:43    282s] #
[02/25 14:02:43    282s] ### Time Record (colorize_geometry) is installed.
[02/25 14:02:43    282s] ### Time Record (Pre Callback) is installed.
[02/25 14:02:43    282s] ### Time Record (Pre Callback) is uninstalled.
[02/25 14:02:43    282s] ### Time Record (DB Import) is installed.
[02/25 14:02:43    282s] #create default rule from bind_ndr_rule rule=0x7f312d0ec950 0x7f311ddd8018
[02/25 14:02:43    282s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1195746136 placement=984943660 pin_access=1 inst_pattern=1
[02/25 14:02:43    282s] ### Time Record (DB Import) is uninstalled.
[02/25 14:02:43    282s] ### Time Record (DB Export) is installed.
[02/25 14:02:43    282s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1195746136 placement=984943660 pin_access=1 inst_pattern=1
[02/25 14:02:43    282s] ### Time Record (DB Export) is uninstalled.
[02/25 14:02:43    282s] ### Time Record (Post Callback) is installed.
[02/25 14:02:43    282s] ### Time Record (Post Callback) is uninstalled.
[02/25 14:02:43    282s] #
[02/25 14:02:43    282s] #colorize_geometry statistics:
[02/25 14:02:43    282s] #Cpu time = 00:00:00
[02/25 14:02:43    282s] #Elapsed time = 00:00:00
[02/25 14:02:43    282s] #Increased memory = -9.04 (MB)
[02/25 14:02:43    282s] #Total memory = 1216.34 (MB)
[02/25 14:02:43    282s] #Peak memory = 1225.39 (MB)
[02/25 14:02:43    282s] #Number of warnings = 0
[02/25 14:02:43    282s] #Total number of warnings = 0
[02/25 14:02:43    282s] #Number of fails = 0
[02/25 14:02:43    282s] #Total number of fails = 0
[02/25 14:02:43    282s] #Complete colorize_geometry on Sat Feb 25 14:02:43 2023
[02/25 14:02:43    282s] #
[02/25 14:02:43    282s] ### Time Record (colorize_geometry) is uninstalled.
[02/25 14:02:43    282s] ### 
[02/25 14:02:43    282s] ###   Scalability Statistics
[02/25 14:02:43    282s] ### 
[02/25 14:02:43    282s] ### ------------------------+----------------+----------------+----------------+
[02/25 14:02:43    282s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[02/25 14:02:43    282s] ### ------------------------+----------------+----------------+----------------+
[02/25 14:02:43    282s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[02/25 14:02:43    282s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[02/25 14:02:43    282s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[02/25 14:02:43    282s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[02/25 14:02:43    282s] ###   Entire Command        |        00:00:00|        00:00:00|             0.6|
[02/25 14:02:43    282s] ### ------------------------+----------------+----------------+----------------+
[02/25 14:02:43    282s] ### 
[02/25 14:02:43    282s] *** Starting placeDesign default flow ***
[02/25 14:02:43    282s] ### Creating LA Mngr. totSessionCpu=0:04:42 mem=1460.1M
[02/25 14:02:43    282s] ### Creating LA Mngr, finished. totSessionCpu=0:04:42 mem=1460.1M
[02/25 14:02:43    282s] *** Start deleteBufferTree ***
[02/25 14:02:44    283s] Info: Detect buffers to remove automatically.
[02/25 14:02:44    283s] Analyzing netlist ...
[02/25 14:02:45    283s] Updating netlist
[02/25 14:02:45    283s] 
[02/25 14:02:45    283s] *summary: 1199 instances (buffers/inverters) removed
[02/25 14:02:45    283s] *** Finish deleteBufferTree (0:00:01.3) ***
[02/25 14:02:45    283s] **INFO: Enable pre-place timing setting for timing analysis
[02/25 14:02:45    283s] Set Using Default Delay Limit as 101.
[02/25 14:02:45    283s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/25 14:02:45    283s] Set Default Net Delay as 0 ps.
[02/25 14:02:45    283s] Set Default Net Load as 0 pF. 
[02/25 14:02:45    283s] Set Default Input Pin Transition as 1 ps.
[02/25 14:02:45    283s] **INFO: Analyzing IO path groups for slack adjustment
[02/25 14:02:46    284s] Effort level <high> specified for reg2reg_tmp.9687 path_group
[02/25 14:02:46    284s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/25 14:02:47    285s] AAE DB initialization (MEM=1582.22 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/25 14:02:47    285s] #################################################################################
[02/25 14:02:47    285s] # Design Stage: PreRoute
[02/25 14:02:47    285s] # Design Name: myPMul32_4
[02/25 14:02:47    285s] # Design Mode: 90nm
[02/25 14:02:47    285s] # Analysis Mode: MMMC Non-OCV 
[02/25 14:02:47    285s] # Parasitics Mode: No SPEF/RCDB 
[02/25 14:02:47    285s] # Signoff Settings: SI Off 
[02/25 14:02:47    285s] #################################################################################
[02/25 14:02:47    285s] Calculate delays in Single mode...
[02/25 14:02:48    285s] Topological Sorting (REAL = 0:00:01.0, MEM = 1585.2M, InitMEM = 1584.2M)
[02/25 14:02:48    285s] Start delay calculation (fullDC) (1 T). (MEM=1585.23)
[02/25 14:02:48    285s] siFlow : Timing analysis mode is single, using late cdB files
[02/25 14:02:48    285s] Start AAE Lib Loading. (MEM=1596.75)
[02/25 14:02:48    285s] End AAE Lib Loading. (MEM=1634.9 CPU=0:00:00.0 Real=0:00:00.0)
[02/25 14:02:48    285s] End AAE Lib Interpolated Model. (MEM=1634.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/25 14:02:52    289s] Total number of fetched objects 20079
[02/25 14:02:52    289s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/25 14:02:52    289s] End delay calculation. (MEM=1735.83 CPU=0:00:03.4 REAL=0:00:04.0)
[02/25 14:02:52    289s] End delay calculation (fullDC). (MEM=1699.21 CPU=0:00:04.0 REAL=0:00:04.0)
[02/25 14:02:52    289s] *** CDM Built up (cpu=0:00:04.1  real=0:00:05.0  mem= 1699.2M) ***
[02/25 14:02:53    289s] **INFO: Disable pre-place timing setting for timing analysis
[02/25 14:02:53    290s] Set Using Default Delay Limit as 1000.
[02/25 14:02:53    290s] Set Default Net Delay as 1000 ps.
[02/25 14:02:53    290s] Set Default Input Pin Transition as 0.1 ps.
[02/25 14:02:53    290s] Set Default Net Load as 0.5 pF. 
[02/25 14:02:53    290s] **INFO: Pre-place timing setting for timing analysis already disabled
[02/25 14:02:53    290s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1689.7M, EPOCH TIME: 1677362573.429220
[02/25 14:02:53    290s] Deleted 0 physical inst  (cell - / prefix -).
[02/25 14:02:53    290s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.041, MEM:1689.7M, EPOCH TIME: 1677362573.470567
[02/25 14:02:53    290s] INFO: #ExclusiveGroups=0
[02/25 14:02:53    290s] INFO: There are no Exclusive Groups.
[02/25 14:02:53    290s] *** Starting "NanoPlace(TM) placement v#6 (mem=1689.7M)" ...
[02/25 14:02:53    290s] Wait...
[02/25 14:02:54    290s] *** Build Buffered Sizing Timing Model
[02/25 14:02:54    290s] (cpu=0:00:00.4 mem=1697.7M) ***
[02/25 14:02:54    290s] *** Build Virtual Sizing Timing Model
[02/25 14:02:54    290s] (cpu=0:00:00.5 mem=1697.7M) ***
[02/25 14:02:54    290s] No user-set net weight.
[02/25 14:02:54    290s] Net fanout histogram:
[02/25 14:02:54    290s] 2		: 18353 (92.5%) nets
[02/25 14:02:54    290s] 3		: 722 (3.6%) nets
[02/25 14:02:54    290s] 4     -	14	: 506 (2.6%) nets
[02/25 14:02:54    290s] 15    -	39	: 133 (0.7%) nets
[02/25 14:02:54    290s] 40    -	79	: 128 (0.6%) nets
[02/25 14:02:54    290s] 80    -	159	: 0 (0.0%) nets
[02/25 14:02:54    290s] 160   -	319	: 0 (0.0%) nets
[02/25 14:02:54    290s] 320   -	639	: 1 (0.0%) nets
[02/25 14:02:54    290s] 640   -	1279	: 0 (0.0%) nets
[02/25 14:02:54    290s] 1280  -	2559	: 0 (0.0%) nets
[02/25 14:02:54    290s] 2560  -	5119	: 0 (0.0%) nets
[02/25 14:02:54    290s] 5120+		: 0 (0.0%) nets
[02/25 14:02:54    290s] no activity file in design. spp won't run.
[02/25 14:02:54    290s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[02/25 14:02:54    290s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[02/25 14:02:54    290s] Define the scan chains before using this option.
[02/25 14:02:54    290s] Type 'man IMPSP-9042' for more detail.
[02/25 14:02:54    290s] # Init pin-track-align, new floorplan.
[02/25 14:02:54    290s] Processing tracks to init pin-track alignment.
[02/25 14:02:54    290s] z: 2, totalTracks: 1
[02/25 14:02:54    290s] z: 4, totalTracks: 1
[02/25 14:02:54    290s] z: 6, totalTracks: 1
[02/25 14:02:54    290s] z: 8, totalTracks: 1
[02/25 14:02:54    290s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:02:54    290s] All LLGs are deleted
[02/25 14:02:54    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:02:54    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:02:54    290s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1697.7M, EPOCH TIME: 1677362574.295688
[02/25 14:02:54    290s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.044, MEM:1697.7M, EPOCH TIME: 1677362574.339968
[02/25 14:02:54    290s] # Building myPMul32_4 llgBox search-tree.
[02/25 14:02:54    290s] #std cell=13852 (0 fixed + 13852 movable) #buf cell=0 #inv cell=181 #block=0 (0 floating + 0 preplaced)
[02/25 14:02:54    290s] #ioInst=0 #net=19843 #term=53831 #term/net=2.71, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=257
[02/25 14:02:54    290s] stdCell: 13852 single + 0 double + 0 multi
[02/25 14:02:54    290s] Total standard cell length = 23.4122 (mm), area = 0.0328 (mm^2)
[02/25 14:02:54    290s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1697.7M, EPOCH TIME: 1677362574.348170
[02/25 14:02:54    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:02:54    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:02:54    290s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1697.7M, EPOCH TIME: 1677362574.348661
[02/25 14:02:54    290s] Max number of tech site patterns supported in site array is 256.
[02/25 14:02:54    290s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:02:54    290s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1697.7M, EPOCH TIME: 1677362574.456726
[02/25 14:02:54    290s] After signature check, allow fast init is false, keep pre-filter is false.
[02/25 14:02:54    290s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/25 14:02:54    290s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1697.7M, EPOCH TIME: 1677362574.457310
[02/25 14:02:54    290s] Use non-trimmed site array because memory saving is not enough.
[02/25 14:02:54    290s] SiteArray: non-trimmed site array dimensions = 184 x 1379
[02/25 14:02:54    290s] SiteArray: use 1,413,120 bytes
[02/25 14:02:54    290s] SiteArray: current memory after site array memory allocation 1699.1M
[02/25 14:02:54    290s] SiteArray: FP blocked sites are writable
[02/25 14:02:54    290s] Estimated cell power/ground rail width = 0.197 um
[02/25 14:02:54    290s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/25 14:02:54    290s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1699.1M, EPOCH TIME: 1677362574.464297
[02/25 14:02:54    290s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1699.1M, EPOCH TIME: 1677362574.464606
[02/25 14:02:54    290s] SiteArray: number of non floorplan blocked sites for llg default is 253736
[02/25 14:02:54    290s] Atter site array init, number of instance map data is 0.
[02/25 14:02:54    290s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.120, MEM:1699.1M, EPOCH TIME: 1677362574.469110
[02/25 14:02:54    290s] 
[02/25 14:02:54    290s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:02:54    290s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.128, MEM:1699.1M, EPOCH TIME: 1677362574.475915
[02/25 14:02:54    290s] 
[02/25 14:02:54    290s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:02:54    290s] Average module density = 0.486.
[02/25 14:02:54    290s] Density for the design = 0.486.
[02/25 14:02:54    290s]        = stdcell_area 123222 sites (32777 um^2) / alloc_area 253736 sites (67494 um^2).
[02/25 14:02:54    290s] Pin Density = 0.2122.
[02/25 14:02:54    290s]             = total # of pins 53831 / total area 253736.
[02/25 14:02:54    290s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1699.1M, EPOCH TIME: 1677362574.541037
[02/25 14:02:54    290s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.003, MEM:1699.1M, EPOCH TIME: 1677362574.544063
[02/25 14:02:54    290s] OPERPROF: Starting pre-place ADS at level 1, MEM:1699.1M, EPOCH TIME: 1677362574.548002
[02/25 14:02:54    290s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1699.1M, EPOCH TIME: 1677362574.577245
[02/25 14:02:54    290s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1699.1M, EPOCH TIME: 1677362574.577449
[02/25 14:02:54    290s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1699.1M, EPOCH TIME: 1677362574.577730
[02/25 14:02:54    290s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1699.1M, EPOCH TIME: 1677362574.577891
[02/25 14:02:54    290s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1699.1M, EPOCH TIME: 1677362574.578040
[02/25 14:02:54    290s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1699.1M, EPOCH TIME: 1677362574.578488
[02/25 14:02:54    290s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1699.1M, EPOCH TIME: 1677362574.578658
[02/25 14:02:54    290s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1699.1M, EPOCH TIME: 1677362574.578840
[02/25 14:02:54    290s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1699.1M, EPOCH TIME: 1677362574.578989
[02/25 14:02:54    290s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.002, MEM:1699.1M, EPOCH TIME: 1677362574.579309
[02/25 14:02:54    290s] ADSU 0.486 -> 0.486. site 253736.000 -> 253736.000. GS 11.200
[02/25 14:02:54    290s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.020, REAL:0.044, MEM:1699.1M, EPOCH TIME: 1677362574.591801
[02/25 14:02:54    290s] OPERPROF: Starting spMPad at level 1, MEM:1667.1M, EPOCH TIME: 1677362574.593386
[02/25 14:02:54    290s] OPERPROF:   Starting spContextMPad at level 2, MEM:1667.1M, EPOCH TIME: 1677362574.594344
[02/25 14:02:54    290s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1667.1M, EPOCH TIME: 1677362574.594498
[02/25 14:02:54    290s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1667.1M, EPOCH TIME: 1677362574.594665
[02/25 14:02:54    290s] Initial padding reaches pin density 0.461 for top
[02/25 14:02:54    290s] InitPadU 0.486 -> 0.661 for top
[02/25 14:02:54    290s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1667.1M, EPOCH TIME: 1677362574.711271
[02/25 14:02:54    290s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.010, REAL:0.004, MEM:1667.1M, EPOCH TIME: 1677362574.714902
[02/25 14:02:54    290s] === lastAutoLevel = 9 
[02/25 14:02:54    290s] OPERPROF: Starting spInitNetWt at level 1, MEM:1667.1M, EPOCH TIME: 1677362574.747398
[02/25 14:02:54    290s] no activity file in design. spp won't run.
[02/25 14:02:54    290s] [spp] 0
[02/25 14:02:54    290s] [adp] 0:1:1:3
[02/25 14:02:57    293s] OPERPROF: Finished spInitNetWt at level 1, CPU:2.740, REAL:2.824, MEM:1696.4M, EPOCH TIME: 1677362577.571710
[02/25 14:02:57    293s] Clock gating cells determined by native netlist tracing.
[02/25 14:02:57    293s] no activity file in design. spp won't run.
[02/25 14:02:57    293s] no activity file in design. spp won't run.
[02/25 14:02:57    293s] Effort level <high> specified for reg2reg path_group
[02/25 14:02:58    294s] OPERPROF: Starting npMain at level 1, MEM:1699.4M, EPOCH TIME: 1677362578.677359
[02/25 14:02:59    294s] OPERPROF:   Starting npPlace at level 2, MEM:1721.4M, EPOCH TIME: 1677362579.833325
[02/25 14:02:59    294s] Iteration  1: Total net bbox = 2.415e-09 (1.01e-09 1.40e-09)
[02/25 14:02:59    294s]               Est.  stn bbox = 2.567e-09 (1.09e-09 1.48e-09)
[02/25 14:02:59    294s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1726.4M
[02/25 14:02:59    294s] Iteration  2: Total net bbox = 2.415e-09 (1.01e-09 1.40e-09)
[02/25 14:02:59    294s]               Est.  stn bbox = 2.567e-09 (1.09e-09 1.48e-09)
[02/25 14:02:59    294s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1726.4M
[02/25 14:03:00    294s] exp_mt_sequential is set from setPlaceMode option to 1
[02/25 14:03:00    294s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[02/25 14:03:00    294s] place_exp_mt_interval set to default 32
[02/25 14:03:00    294s] place_exp_mt_interval_bias (first half) set to default 0.750000
[02/25 14:03:00    295s] Iteration  3: Total net bbox = 4.214e+02 (2.19e+02 2.03e+02)
[02/25 14:03:00    295s]               Est.  stn bbox = 5.416e+02 (2.84e+02 2.57e+02)
[02/25 14:03:00    295s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1756.1M
[02/25 14:03:00    295s] Total number of setup views is 1.
[02/25 14:03:00    295s] Total number of active setup views is 1.
[02/25 14:03:00    295s] Active setup views:
[02/25 14:03:00    295s]     VView1
[02/25 14:03:03    298s] Iteration  4: Total net bbox = 8.829e+04 (4.63e+04 4.20e+04)
[02/25 14:03:03    298s]               Est.  stn bbox = 1.261e+05 (6.71e+04 5.89e+04)
[02/25 14:03:03    298s]               cpu = 0:00:03.4 real = 0:00:03.0 mem = 1756.1M
[02/25 14:03:07    301s] Iteration  5: Total net bbox = 1.022e+05 (6.00e+04 4.21e+04)
[02/25 14:03:07    301s]               Est.  stn bbox = 1.484e+05 (8.64e+04 6.19e+04)
[02/25 14:03:07    301s]               cpu = 0:00:03.4 real = 0:00:04.0 mem = 1756.1M
[02/25 14:03:07    301s] OPERPROF:   Finished npPlace at level 2, CPU:7.440, REAL:7.424, MEM:1756.1M, EPOCH TIME: 1677362587.257151
[02/25 14:03:07    301s] OPERPROF: Finished npMain at level 1, CPU:7.520, REAL:8.598, MEM:1756.1M, EPOCH TIME: 1677362587.275084
[02/25 14:03:07    301s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1756.1M, EPOCH TIME: 1677362587.299381
[02/25 14:03:07    301s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/25 14:03:07    301s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.003, MEM:1756.1M, EPOCH TIME: 1677362587.302553
[02/25 14:03:07    301s] OPERPROF: Starting npMain at level 1, MEM:1756.1M, EPOCH TIME: 1677362587.304358
[02/25 14:03:07    302s] OPERPROF:   Starting npPlace at level 2, MEM:1756.1M, EPOCH TIME: 1677362587.374320
[02/25 14:03:11    306s] Iteration  6: Total net bbox = 1.028e+05 (5.67e+04 4.61e+04)
[02/25 14:03:11    306s]               Est.  stn bbox = 1.525e+05 (8.13e+04 7.11e+04)
[02/25 14:03:11    306s]               cpu = 0:00:04.4 real = 0:00:04.0 mem = 1758.4M
[02/25 14:03:11    306s] OPERPROF:   Finished npPlace at level 2, CPU:4.450, REAL:4.449, MEM:1758.4M, EPOCH TIME: 1677362591.822872
[02/25 14:03:11    306s] OPERPROF: Finished npMain at level 1, CPU:4.540, REAL:4.536, MEM:1758.4M, EPOCH TIME: 1677362591.840834
[02/25 14:03:11    306s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1758.4M, EPOCH TIME: 1677362591.842512
[02/25 14:03:11    306s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/25 14:03:11    306s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:1758.4M, EPOCH TIME: 1677362591.844342
[02/25 14:03:11    306s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1758.4M, EPOCH TIME: 1677362591.844866
[02/25 14:03:11    306s] Starting Early Global Route rough congestion estimation: mem = 1758.4M
[02/25 14:03:12    306s] (I)      ==================== Layers =====================
[02/25 14:03:12    306s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:03:12    306s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/25 14:03:12    306s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:03:12    306s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/25 14:03:12    306s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/25 14:03:12    306s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/25 14:03:12    306s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/25 14:03:12    306s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/25 14:03:12    306s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/25 14:03:12    306s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/25 14:03:12    306s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/25 14:03:12    306s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/25 14:03:12    306s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/25 14:03:12    306s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/25 14:03:12    306s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/25 14:03:12    306s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/25 14:03:12    306s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/25 14:03:12    306s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/25 14:03:12    306s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/25 14:03:12    306s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/25 14:03:12    306s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/25 14:03:12    306s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/25 14:03:12    306s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:03:12    306s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/25 14:03:12    306s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/25 14:03:12    306s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/25 14:03:12    306s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:03:12    306s] (I)      Started Import and model ( Curr Mem: 1758.41 MB )
[02/25 14:03:12    306s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:03:12    306s] (I)      == Non-default Options ==
[02/25 14:03:12    306s] (I)      Print mode                                         : 2
[02/25 14:03:12    306s] (I)      Stop if highly congested                           : false
[02/25 14:03:12    306s] (I)      Maximum routing layer                              : 8
[02/25 14:03:12    306s] (I)      Assign partition pins                              : false
[02/25 14:03:12    306s] (I)      Support large GCell                                : true
[02/25 14:03:12    306s] (I)      Number of threads                                  : 1
[02/25 14:03:12    306s] (I)      Number of rows per GCell                           : 12
[02/25 14:03:12    306s] (I)      Max num rows per GCell                             : 32
[02/25 14:03:12    306s] (I)      Method to set GCell size                           : row
[02/25 14:03:12    306s] (I)      Counted 941 PG shapes. We will not process PG shapes layer by layer.
[02/25 14:03:12    306s] (I)      Use row-based GCell size
[02/25 14:03:12    306s] (I)      Use row-based GCell align
[02/25 14:03:12    306s] (I)      layer 0 area = 0
[02/25 14:03:12    306s] (I)      layer 1 area = 0
[02/25 14:03:12    306s] (I)      layer 2 area = 0
[02/25 14:03:12    306s] (I)      layer 3 area = 0
[02/25 14:03:12    306s] (I)      layer 4 area = 0
[02/25 14:03:12    306s] (I)      layer 5 area = 0
[02/25 14:03:12    306s] (I)      layer 6 area = 0
[02/25 14:03:12    306s] (I)      layer 7 area = 0
[02/25 14:03:12    306s] (I)      GCell unit size   : 2800
[02/25 14:03:12    306s] (I)      GCell multiplier  : 12
[02/25 14:03:12    306s] (I)      GCell row height  : 2800
[02/25 14:03:12    306s] (I)      Actual row height : 2800
[02/25 14:03:12    306s] (I)      GCell align ref   : 10080 10080
[02/25 14:03:12    306s] [NR-eGR] Track table information for default rule: 
[02/25 14:03:12    306s] [NR-eGR] metal1 has single uniform track structure
[02/25 14:03:12    306s] [NR-eGR] metal2 has single uniform track structure
[02/25 14:03:12    306s] [NR-eGR] metal3 has single uniform track structure
[02/25 14:03:12    306s] [NR-eGR] metal4 has single uniform track structure
[02/25 14:03:12    306s] [NR-eGR] metal5 has single uniform track structure
[02/25 14:03:12    306s] [NR-eGR] metal6 has single uniform track structure
[02/25 14:03:12    306s] [NR-eGR] metal7 has single uniform track structure
[02/25 14:03:12    306s] [NR-eGR] metal8 has single uniform track structure
[02/25 14:03:12    306s] [NR-eGR] metal9 has single uniform track structure
[02/25 14:03:12    306s] [NR-eGR] metal10 has single uniform track structure
[02/25 14:03:12    306s] (I)      ============== Default via ===============
[02/25 14:03:12    306s] (I)      +---+------------------+-----------------+
[02/25 14:03:12    306s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/25 14:03:12    306s] (I)      +---+------------------+-----------------+
[02/25 14:03:12    306s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/25 14:03:12    306s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/25 14:03:12    306s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/25 14:03:12    306s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/25 14:03:12    306s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/25 14:03:12    306s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/25 14:03:12    306s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/25 14:03:12    306s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/25 14:03:12    306s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/25 14:03:12    306s] (I)      +---+------------------+-----------------+
[02/25 14:03:12    306s] [NR-eGR] Read 382 PG shapes
[02/25 14:03:12    306s] [NR-eGR] Read 0 clock shapes
[02/25 14:03:12    306s] [NR-eGR] Read 0 other shapes
[02/25 14:03:12    306s] [NR-eGR] #Routing Blockages  : 0
[02/25 14:03:12    306s] [NR-eGR] #Instance Blockages : 0
[02/25 14:03:12    306s] [NR-eGR] #PG Blockages       : 382
[02/25 14:03:12    306s] [NR-eGR] #Halo Blockages     : 0
[02/25 14:03:12    306s] [NR-eGR] #Boundary Blockages : 0
[02/25 14:03:12    306s] [NR-eGR] #Clock Blockages    : 0
[02/25 14:03:12    306s] [NR-eGR] #Other Blockages    : 0
[02/25 14:03:12    306s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/25 14:03:12    306s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/25 14:03:12    306s] [NR-eGR] Read 19587 nets ( ignored 0 )
[02/25 14:03:12    306s] (I)      early_global_route_priority property id does not exist.
[02/25 14:03:12    306s] (I)      Read Num Blocks=382  Num Prerouted Wires=0  Num CS=0
[02/25 14:03:12    306s] (I)      Layer 1 (V) : #blockages 382 : #preroutes 0
[02/25 14:03:12    306s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/25 14:03:12    306s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/25 14:03:12    306s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/25 14:03:12    306s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/25 14:03:12    306s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/25 14:03:12    306s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/25 14:03:12    306s] (I)      Number of ignored nets                =      0
[02/25 14:03:12    306s] (I)      Number of connected nets              =      0
[02/25 14:03:12    306s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/25 14:03:12    306s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/25 14:03:12    306s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/25 14:03:12    306s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/25 14:03:12    306s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/25 14:03:12    306s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/25 14:03:12    306s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/25 14:03:12    306s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/25 14:03:12    306s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/25 14:03:12    306s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/25 14:03:12    306s] (I)      Ndr track 0 does not exist
[02/25 14:03:12    306s] (I)      ---------------------Grid Graph Info--------------------
[02/25 14:03:12    306s] (I)      Routing area        : (0, 0) - (544320, 535360)
[02/25 14:03:12    306s] (I)      Core area           : (10080, 10080) - (534240, 525280)
[02/25 14:03:12    306s] (I)      Site width          :   380  (dbu)
[02/25 14:03:12    306s] (I)      Row height          :  2800  (dbu)
[02/25 14:03:12    306s] (I)      GCell row height    :  2800  (dbu)
[02/25 14:03:12    306s] (I)      GCell width         : 33600  (dbu)
[02/25 14:03:12    306s] (I)      GCell height        : 33600  (dbu)
[02/25 14:03:12    306s] (I)      Grid                :    17    16     8
[02/25 14:03:12    306s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8
[02/25 14:03:12    306s] (I)      Vertical capacity   :     0 33600     0 33600     0 33600     0 33600
[02/25 14:03:12    306s] (I)      Horizontal capacity :     0     0 33600     0 33600     0 33600     0
[02/25 14:03:12    306s] (I)      Default wire width  :   140   140   140   280   280   280   800   800
[02/25 14:03:12    306s] (I)      Default wire space  :   130   140   140   280   280   280   800   800
[02/25 14:03:12    306s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600
[02/25 14:03:12    306s] (I)      Default pitch size  :   270   280   280   560   560   560  1680  1680
[02/25 14:03:12    306s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870
[02/25 14:03:12    306s] (I)      Num tracks per GCell: 124.44 120.00 120.00 60.00 60.00 60.00 20.00 20.00
[02/25 14:03:12    306s] (I)      Total num of tracks :  1912  1944  1912   971   955   971   318   323
[02/25 14:03:12    306s] (I)      Num of masks        :     1     1     1     1     1     1     1     1
[02/25 14:03:12    306s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0
[02/25 14:03:12    306s] (I)      --------------------------------------------------------
[02/25 14:03:12    306s] 
[02/25 14:03:12    306s] [NR-eGR] ============ Routing rule table ============
[02/25 14:03:12    306s] [NR-eGR] Rule id: 0  Nets: 19587
[02/25 14:03:12    306s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/25 14:03:12    306s] (I)                    Layer    2    3    4    5    6     7     8 
[02/25 14:03:12    306s] (I)                    Pitch  280  280  560  560  560  1680  1680 
[02/25 14:03:12    306s] (I)             #Used tracks    1    1    1    1    1     1     1 
[02/25 14:03:12    306s] (I)       #Fully used tracks    1    1    1    1    1     1     1 
[02/25 14:03:12    306s] [NR-eGR] ========================================
[02/25 14:03:12    306s] [NR-eGR] 
[02/25 14:03:12    306s] (I)      =============== Blocked Tracks ===============
[02/25 14:03:12    306s] (I)      +-------+---------+----------+---------------+
[02/25 14:03:12    306s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/25 14:03:12    306s] (I)      +-------+---------+----------+---------------+
[02/25 14:03:12    306s] (I)      |     1 |       0 |        0 |         0.00% |
[02/25 14:03:12    306s] (I)      |     2 |   31104 |      720 |         2.31% |
[02/25 14:03:12    306s] (I)      |     3 |   32504 |        0 |         0.00% |
[02/25 14:03:12    306s] (I)      |     4 |   15536 |        0 |         0.00% |
[02/25 14:03:12    306s] (I)      |     5 |   16235 |        0 |         0.00% |
[02/25 14:03:12    306s] (I)      |     6 |   15536 |        0 |         0.00% |
[02/25 14:03:12    306s] (I)      |     7 |    5406 |        0 |         0.00% |
[02/25 14:03:12    306s] (I)      |     8 |    5168 |        0 |         0.00% |
[02/25 14:03:12    306s] (I)      +-------+---------+----------+---------------+
[02/25 14:03:12    306s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.26 sec, Curr Mem: 1758.41 MB )
[02/25 14:03:12    306s] (I)      Reset routing kernel
[02/25 14:03:12    306s] (I)      numLocalWires=54572  numGlobalNetBranches=10551  numLocalNetBranches=16788
[02/25 14:03:12    306s] (I)      totalPins=53318  totalGlobalPin=10417 (19.54%)
[02/25 14:03:12    306s] (I)      total 2D Cap : 120772 = (54145 H, 66627 V)
[02/25 14:03:12    306s] (I)      
[02/25 14:03:12    306s] (I)      ============  Phase 1a Route ============
[02/25 14:03:12    306s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/25 14:03:12    306s] (I)      Usage: 6697 = (3502 H, 3195 V) = (6.47% H, 4.80% V) = (5.883e+04um H, 5.368e+04um V)
[02/25 14:03:12    306s] (I)      
[02/25 14:03:12    306s] (I)      ============  Phase 1b Route ============
[02/25 14:03:12    306s] (I)      Usage: 6697 = (3502 H, 3195 V) = (6.47% H, 4.80% V) = (5.883e+04um H, 5.368e+04um V)
[02/25 14:03:12    306s] (I)      eGR overflow: 0.00% H + 0.00% V
[02/25 14:03:12    306s] 
[02/25 14:03:12    306s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/25 14:03:12    306s] Finished Early Global Route rough congestion estimation: mem = 1758.4M
[02/25 14:03:12    306s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.130, REAL:0.598, MEM:1758.4M, EPOCH TIME: 1677362592.442464
[02/25 14:03:12    306s] earlyGlobalRoute rough estimation gcell size 12 row height
[02/25 14:03:12    306s] OPERPROF: Starting CDPad at level 1, MEM:1758.4M, EPOCH TIME: 1677362592.443157
[02/25 14:03:12    306s] CDPadU 0.661 -> 0.659. R=0.486, N=13852, GS=16.800
[02/25 14:03:12    306s] OPERPROF: Finished CDPad at level 1, CPU:0.040, REAL:0.040, MEM:1758.4M, EPOCH TIME: 1677362592.482821
[02/25 14:03:12    306s] OPERPROF: Starting npMain at level 1, MEM:1758.4M, EPOCH TIME: 1677362592.485222
[02/25 14:03:12    306s] OPERPROF:   Starting npPlace at level 2, MEM:1758.4M, EPOCH TIME: 1677362592.550328
[02/25 14:03:12    306s] OPERPROF:   Finished npPlace at level 2, CPU:0.060, REAL:0.054, MEM:1778.7M, EPOCH TIME: 1677362592.604665
[02/25 14:03:12    306s] OPERPROF: Finished npMain at level 1, CPU:0.140, REAL:0.138, MEM:1778.7M, EPOCH TIME: 1677362592.622855
[02/25 14:03:12    306s] Global placement CDP skipped at cutLevel 7.
[02/25 14:03:12    306s] Iteration  7: Total net bbox = 1.136e+05 (6.05e+04 5.31e+04)
[02/25 14:03:12    306s]               Est.  stn bbox = 1.631e+05 (8.50e+04 7.81e+04)
[02/25 14:03:12    306s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1778.7M
[02/25 14:03:15    309s] 
[02/25 14:03:15    309s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/25 14:03:15    309s] TLC MultiMap info (StdDelay):
[02/25 14:03:15    309s]   : VDCCorner + VTLib + 1 + no RcCorner := 9.5ps
[02/25 14:03:15    309s]   : VDCCorner + VTLib + 1 + VRCCorner := 10.1ps
[02/25 14:03:15    309s]  Setting StdDelay to: 10.1ps
[02/25 14:03:15    309s] 
[02/25 14:03:15    309s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/25 14:03:16    310s] nrCritNet: 4.99% ( 990 / 19843 ) cutoffSlk: -1934.1ps stdDelay: 10.1ps
[02/25 14:03:19    313s] nrCritNet: 1.83% ( 364 / 19843 ) cutoffSlk: -2002.0ps stdDelay: 10.1ps
[02/25 14:03:19    313s] Iteration  8: Total net bbox = 1.191e+05 (6.46e+04 5.46e+04)
[02/25 14:03:19    313s]               Est.  stn bbox = 1.687e+05 (8.91e+04 7.96e+04)
[02/25 14:03:19    313s]               cpu = 0:00:07.0 real = 0:00:07.0 mem = 1778.7M
[02/25 14:03:19    313s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1778.7M, EPOCH TIME: 1677362599.705331
[02/25 14:03:19    313s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/25 14:03:19    313s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.003, MEM:1778.7M, EPOCH TIME: 1677362599.707836
[02/25 14:03:19    313s] OPERPROF: Starting npMain at level 1, MEM:1778.7M, EPOCH TIME: 1677362599.709636
[02/25 14:03:19    313s] OPERPROF:   Starting npPlace at level 2, MEM:1778.7M, EPOCH TIME: 1677362599.782019
[02/25 14:03:22    316s] OPERPROF:   Finished npPlace at level 2, CPU:2.520, REAL:2.496, MEM:1778.7M, EPOCH TIME: 1677362602.277588
[02/25 14:03:22    316s] OPERPROF: Finished npMain at level 1, CPU:2.610, REAL:2.586, MEM:1778.7M, EPOCH TIME: 1677362602.295924
[02/25 14:03:22    316s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1778.7M, EPOCH TIME: 1677362602.297618
[02/25 14:03:22    316s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/25 14:03:22    316s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:1778.7M, EPOCH TIME: 1677362602.299368
[02/25 14:03:22    316s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1778.7M, EPOCH TIME: 1677362602.299857
[02/25 14:03:22    316s] Starting Early Global Route rough congestion estimation: mem = 1778.7M
[02/25 14:03:22    316s] (I)      ==================== Layers =====================
[02/25 14:03:22    316s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:03:22    316s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/25 14:03:22    316s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:03:22    316s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/25 14:03:22    316s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/25 14:03:22    316s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/25 14:03:22    316s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/25 14:03:22    316s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/25 14:03:22    316s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/25 14:03:22    316s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/25 14:03:22    316s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/25 14:03:22    316s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/25 14:03:22    316s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/25 14:03:22    316s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/25 14:03:22    316s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/25 14:03:22    316s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/25 14:03:22    316s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/25 14:03:22    316s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/25 14:03:22    316s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/25 14:03:22    316s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/25 14:03:22    316s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/25 14:03:22    316s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/25 14:03:22    316s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:03:22    316s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/25 14:03:22    316s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/25 14:03:22    316s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/25 14:03:22    316s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:03:22    316s] (I)      Started Import and model ( Curr Mem: 1778.70 MB )
[02/25 14:03:22    316s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:03:22    316s] (I)      == Non-default Options ==
[02/25 14:03:22    316s] (I)      Print mode                                         : 2
[02/25 14:03:22    316s] (I)      Stop if highly congested                           : false
[02/25 14:03:22    316s] (I)      Maximum routing layer                              : 8
[02/25 14:03:22    316s] (I)      Assign partition pins                              : false
[02/25 14:03:22    316s] (I)      Support large GCell                                : true
[02/25 14:03:22    316s] (I)      Number of threads                                  : 1
[02/25 14:03:22    316s] (I)      Number of rows per GCell                           : 6
[02/25 14:03:22    316s] (I)      Max num rows per GCell                             : 32
[02/25 14:03:22    316s] (I)      Method to set GCell size                           : row
[02/25 14:03:22    316s] (I)      Counted 941 PG shapes. We will not process PG shapes layer by layer.
[02/25 14:03:22    316s] (I)      Use row-based GCell size
[02/25 14:03:22    316s] (I)      Use row-based GCell align
[02/25 14:03:22    316s] (I)      layer 0 area = 0
[02/25 14:03:22    316s] (I)      layer 1 area = 0
[02/25 14:03:22    316s] (I)      layer 2 area = 0
[02/25 14:03:22    316s] (I)      layer 3 area = 0
[02/25 14:03:22    316s] (I)      layer 4 area = 0
[02/25 14:03:22    316s] (I)      layer 5 area = 0
[02/25 14:03:22    316s] (I)      layer 6 area = 0
[02/25 14:03:22    316s] (I)      layer 7 area = 0
[02/25 14:03:22    316s] (I)      GCell unit size   : 2800
[02/25 14:03:22    316s] (I)      GCell multiplier  : 6
[02/25 14:03:22    316s] (I)      GCell row height  : 2800
[02/25 14:03:22    316s] (I)      Actual row height : 2800
[02/25 14:03:22    316s] (I)      GCell align ref   : 10080 10080
[02/25 14:03:22    316s] [NR-eGR] Track table information for default rule: 
[02/25 14:03:22    316s] [NR-eGR] metal1 has single uniform track structure
[02/25 14:03:22    316s] [NR-eGR] metal2 has single uniform track structure
[02/25 14:03:22    316s] [NR-eGR] metal3 has single uniform track structure
[02/25 14:03:22    316s] [NR-eGR] metal4 has single uniform track structure
[02/25 14:03:22    316s] [NR-eGR] metal5 has single uniform track structure
[02/25 14:03:22    316s] [NR-eGR] metal6 has single uniform track structure
[02/25 14:03:22    316s] [NR-eGR] metal7 has single uniform track structure
[02/25 14:03:22    316s] [NR-eGR] metal8 has single uniform track structure
[02/25 14:03:22    316s] [NR-eGR] metal9 has single uniform track structure
[02/25 14:03:22    316s] [NR-eGR] metal10 has single uniform track structure
[02/25 14:03:22    316s] (I)      ============== Default via ===============
[02/25 14:03:22    316s] (I)      +---+------------------+-----------------+
[02/25 14:03:22    316s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/25 14:03:22    316s] (I)      +---+------------------+-----------------+
[02/25 14:03:22    316s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/25 14:03:22    316s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/25 14:03:22    316s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/25 14:03:22    316s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/25 14:03:22    316s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/25 14:03:22    316s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/25 14:03:22    316s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/25 14:03:22    316s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/25 14:03:22    316s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/25 14:03:22    316s] (I)      +---+------------------+-----------------+
[02/25 14:03:22    316s] [NR-eGR] Read 382 PG shapes
[02/25 14:03:22    316s] [NR-eGR] Read 0 clock shapes
[02/25 14:03:22    316s] [NR-eGR] Read 0 other shapes
[02/25 14:03:22    316s] [NR-eGR] #Routing Blockages  : 0
[02/25 14:03:22    316s] [NR-eGR] #Instance Blockages : 0
[02/25 14:03:22    316s] [NR-eGR] #PG Blockages       : 382
[02/25 14:03:22    316s] [NR-eGR] #Halo Blockages     : 0
[02/25 14:03:22    316s] [NR-eGR] #Boundary Blockages : 0
[02/25 14:03:22    316s] [NR-eGR] #Clock Blockages    : 0
[02/25 14:03:22    316s] [NR-eGR] #Other Blockages    : 0
[02/25 14:03:22    316s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/25 14:03:22    316s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/25 14:03:22    316s] [NR-eGR] Read 19843 nets ( ignored 0 )
[02/25 14:03:22    316s] (I)      early_global_route_priority property id does not exist.
[02/25 14:03:22    316s] (I)      Read Num Blocks=382  Num Prerouted Wires=0  Num CS=0
[02/25 14:03:22    316s] (I)      Layer 1 (V) : #blockages 382 : #preroutes 0
[02/25 14:03:22    316s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/25 14:03:22    316s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/25 14:03:22    316s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/25 14:03:22    316s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/25 14:03:22    316s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/25 14:03:22    316s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/25 14:03:22    316s] (I)      Number of ignored nets                =      0
[02/25 14:03:22    316s] (I)      Number of connected nets              =      0
[02/25 14:03:22    316s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/25 14:03:22    316s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/25 14:03:22    316s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/25 14:03:22    316s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/25 14:03:22    316s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/25 14:03:22    316s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/25 14:03:22    316s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/25 14:03:22    316s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/25 14:03:22    316s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/25 14:03:22    316s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/25 14:03:22    316s] (I)      Ndr track 0 does not exist
[02/25 14:03:22    316s] (I)      ---------------------Grid Graph Info--------------------
[02/25 14:03:22    316s] (I)      Routing area        : (0, 0) - (544320, 535360)
[02/25 14:03:22    316s] (I)      Core area           : (10080, 10080) - (534240, 525280)
[02/25 14:03:22    316s] (I)      Site width          :   380  (dbu)
[02/25 14:03:22    316s] (I)      Row height          :  2800  (dbu)
[02/25 14:03:22    316s] (I)      GCell row height    :  2800  (dbu)
[02/25 14:03:22    316s] (I)      GCell width         : 16800  (dbu)
[02/25 14:03:22    316s] (I)      GCell height        : 16800  (dbu)
[02/25 14:03:22    316s] (I)      Grid                :    33    32     8
[02/25 14:03:22    316s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8
[02/25 14:03:22    316s] (I)      Vertical capacity   :     0 16800     0 16800     0 16800     0 16800
[02/25 14:03:22    316s] (I)      Horizontal capacity :     0     0 16800     0 16800     0 16800     0
[02/25 14:03:22    316s] (I)      Default wire width  :   140   140   140   280   280   280   800   800
[02/25 14:03:22    316s] (I)      Default wire space  :   130   140   140   280   280   280   800   800
[02/25 14:03:22    316s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600
[02/25 14:03:22    316s] (I)      Default pitch size  :   270   280   280   560   560   560  1680  1680
[02/25 14:03:22    316s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870
[02/25 14:03:22    316s] (I)      Num tracks per GCell: 62.22 60.00 60.00 30.00 30.00 30.00 10.00 10.00
[02/25 14:03:22    316s] (I)      Total num of tracks :  1912  1944  1912   971   955   971   318   323
[02/25 14:03:22    316s] (I)      Num of masks        :     1     1     1     1     1     1     1     1
[02/25 14:03:22    316s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0
[02/25 14:03:22    316s] (I)      --------------------------------------------------------
[02/25 14:03:22    316s] 
[02/25 14:03:22    316s] [NR-eGR] ============ Routing rule table ============
[02/25 14:03:22    316s] [NR-eGR] Rule id: 0  Nets: 19843
[02/25 14:03:22    316s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/25 14:03:22    316s] (I)                    Layer    2    3    4    5    6     7     8 
[02/25 14:03:22    316s] (I)                    Pitch  280  280  560  560  560  1680  1680 
[02/25 14:03:22    316s] (I)             #Used tracks    1    1    1    1    1     1     1 
[02/25 14:03:22    316s] (I)       #Fully used tracks    1    1    1    1    1     1     1 
[02/25 14:03:22    316s] [NR-eGR] ========================================
[02/25 14:03:22    316s] [NR-eGR] 
[02/25 14:03:22    316s] (I)      =============== Blocked Tracks ===============
[02/25 14:03:22    316s] (I)      +-------+---------+----------+---------------+
[02/25 14:03:22    316s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/25 14:03:22    316s] (I)      +-------+---------+----------+---------------+
[02/25 14:03:22    316s] (I)      |     1 |       0 |        0 |         0.00% |
[02/25 14:03:22    316s] (I)      |     2 |   62208 |     1440 |         2.31% |
[02/25 14:03:22    316s] (I)      |     3 |   63096 |        0 |         0.00% |
[02/25 14:03:22    316s] (I)      |     4 |   31072 |        0 |         0.00% |
[02/25 14:03:22    316s] (I)      |     5 |   31515 |        0 |         0.00% |
[02/25 14:03:22    316s] (I)      |     6 |   31072 |        0 |         0.00% |
[02/25 14:03:22    316s] (I)      |     7 |   10494 |        0 |         0.00% |
[02/25 14:03:22    316s] (I)      |     8 |   10336 |        0 |         0.00% |
[02/25 14:03:22    316s] (I)      +-------+---------+----------+---------------+
[02/25 14:03:22    316s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1778.70 MB )
[02/25 14:03:22    316s] (I)      Reset routing kernel
[02/25 14:03:22    316s] (I)      numLocalWires=42989  numGlobalNetBranches=8507  numLocalNetBranches=13047
[02/25 14:03:22    316s] (I)      totalPins=53830  totalGlobalPin=20008 (37.17%)
[02/25 14:03:22    316s] (I)      total 2D Cap : 238366 = (105105 H, 133261 V)
[02/25 14:03:22    316s] (I)      
[02/25 14:03:22    316s] (I)      ============  Phase 1a Route ============
[02/25 14:03:22    316s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/25 14:03:22    316s] (I)      Usage: 14049 = (7548 H, 6501 V) = (7.18% H, 4.88% V) = (6.340e+04um H, 5.461e+04um V)
[02/25 14:03:22    316s] (I)      
[02/25 14:03:22    316s] (I)      ============  Phase 1b Route ============
[02/25 14:03:22    316s] (I)      Usage: 14049 = (7548 H, 6501 V) = (7.18% H, 4.88% V) = (6.340e+04um H, 5.461e+04um V)
[02/25 14:03:22    316s] (I)      eGR overflow: 0.00% H + 0.00% V
[02/25 14:03:22    316s] 
[02/25 14:03:22    316s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/25 14:03:22    316s] Finished Early Global Route rough congestion estimation: mem = 1778.7M
[02/25 14:03:22    316s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.120, REAL:0.115, MEM:1778.7M, EPOCH TIME: 1677362602.415191
[02/25 14:03:22    316s] earlyGlobalRoute rough estimation gcell size 6 row height
[02/25 14:03:22    316s] OPERPROF: Starting CDPad at level 1, MEM:1778.7M, EPOCH TIME: 1677362602.415889
[02/25 14:03:22    316s] CDPadU 0.659 -> 0.659. R=0.486, N=13852, GS=8.400
[02/25 14:03:22    316s] OPERPROF: Finished CDPad at level 1, CPU:0.040, REAL:0.043, MEM:1778.7M, EPOCH TIME: 1677362602.459200
[02/25 14:03:22    316s] OPERPROF: Starting npMain at level 1, MEM:1778.7M, EPOCH TIME: 1677362602.461602
[02/25 14:03:22    316s] OPERPROF:   Starting npPlace at level 2, MEM:1778.7M, EPOCH TIME: 1677362602.528850
[02/25 14:03:22    316s] OPERPROF:   Finished npPlace at level 2, CPU:0.050, REAL:0.048, MEM:1778.7M, EPOCH TIME: 1677362602.576604
[02/25 14:03:22    316s] OPERPROF: Finished npMain at level 1, CPU:0.140, REAL:0.133, MEM:1778.7M, EPOCH TIME: 1677362602.594683
[02/25 14:03:22    316s] Global placement CDP skipped at cutLevel 9.
[02/25 14:03:22    316s] Iteration  9: Total net bbox = 1.116e+05 (5.84e+04 5.32e+04)
[02/25 14:03:22    316s]               Est.  stn bbox = 1.629e+05 (8.24e+04 8.05e+04)
[02/25 14:03:22    316s]               cpu = 0:00:02.9 real = 0:00:03.0 mem = 1778.7M
[02/25 14:03:26    320s] nrCritNet: 4.90% ( 973 / 19843 ) cutoffSlk: -1915.6ps stdDelay: 10.1ps
[02/25 14:03:29    323s] nrCritNet: 2.00% ( 396 / 19843 ) cutoffSlk: -1965.7ps stdDelay: 10.1ps
[02/25 14:03:29    323s] Iteration 10: Total net bbox = 1.139e+05 (6.02e+04 5.37e+04)
[02/25 14:03:29    323s]               Est.  stn bbox = 1.652e+05 (8.42e+04 8.10e+04)
[02/25 14:03:29    323s]               cpu = 0:00:07.1 real = 0:00:07.0 mem = 1778.7M
[02/25 14:03:29    323s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1778.7M, EPOCH TIME: 1677362609.660252
[02/25 14:03:29    323s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/25 14:03:29    323s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:1778.7M, EPOCH TIME: 1677362609.662735
[02/25 14:03:29    323s] OPERPROF: Starting npMain at level 1, MEM:1778.7M, EPOCH TIME: 1677362609.664575
[02/25 14:03:29    323s] OPERPROF:   Starting npPlace at level 2, MEM:1778.7M, EPOCH TIME: 1677362609.730990
[02/25 14:03:30    325s] OPERPROF:   Finished npPlace at level 2, CPU:1.210, REAL:1.202, MEM:1778.7M, EPOCH TIME: 1677362610.932614
[02/25 14:03:30    325s] OPERPROF: Finished npMain at level 1, CPU:1.290, REAL:1.286, MEM:1778.7M, EPOCH TIME: 1677362610.950869
[02/25 14:03:30    325s] Legalizing MH Cells... 0 / 0 (level 6)
[02/25 14:03:30    325s] No instances found in the vector
[02/25 14:03:30    325s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1778.7M, DRC: 0)
[02/25 14:03:30    325s] 0 (out of 0) MH cells were successfully legalized.
[02/25 14:03:30    325s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1778.7M, EPOCH TIME: 1677362610.953332
[02/25 14:03:30    325s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/25 14:03:30    325s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:1778.7M, EPOCH TIME: 1677362610.955124
[02/25 14:03:30    325s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1778.7M, EPOCH TIME: 1677362610.955618
[02/25 14:03:30    325s] Starting Early Global Route rough congestion estimation: mem = 1778.7M
[02/25 14:03:30    325s] (I)      ==================== Layers =====================
[02/25 14:03:30    325s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:03:30    325s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/25 14:03:30    325s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:03:30    325s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/25 14:03:30    325s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/25 14:03:30    325s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/25 14:03:30    325s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/25 14:03:30    325s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/25 14:03:30    325s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/25 14:03:30    325s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/25 14:03:30    325s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/25 14:03:30    325s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/25 14:03:30    325s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/25 14:03:30    325s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/25 14:03:30    325s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/25 14:03:30    325s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/25 14:03:30    325s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/25 14:03:30    325s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/25 14:03:30    325s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/25 14:03:30    325s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/25 14:03:30    325s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/25 14:03:30    325s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/25 14:03:30    325s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:03:30    325s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/25 14:03:30    325s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/25 14:03:30    325s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/25 14:03:30    325s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:03:30    325s] (I)      Started Import and model ( Curr Mem: 1778.70 MB )
[02/25 14:03:30    325s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:03:31    325s] (I)      == Non-default Options ==
[02/25 14:03:31    325s] (I)      Print mode                                         : 2
[02/25 14:03:31    325s] (I)      Stop if highly congested                           : false
[02/25 14:03:31    325s] (I)      Maximum routing layer                              : 8
[02/25 14:03:31    325s] (I)      Assign partition pins                              : false
[02/25 14:03:31    325s] (I)      Support large GCell                                : true
[02/25 14:03:31    325s] (I)      Number of threads                                  : 1
[02/25 14:03:31    325s] (I)      Number of rows per GCell                           : 3
[02/25 14:03:31    325s] (I)      Max num rows per GCell                             : 32
[02/25 14:03:31    325s] (I)      Method to set GCell size                           : row
[02/25 14:03:31    325s] (I)      Counted 941 PG shapes. We will not process PG shapes layer by layer.
[02/25 14:03:31    325s] (I)      Use row-based GCell size
[02/25 14:03:31    325s] (I)      Use row-based GCell align
[02/25 14:03:31    325s] (I)      layer 0 area = 0
[02/25 14:03:31    325s] (I)      layer 1 area = 0
[02/25 14:03:31    325s] (I)      layer 2 area = 0
[02/25 14:03:31    325s] (I)      layer 3 area = 0
[02/25 14:03:31    325s] (I)      layer 4 area = 0
[02/25 14:03:31    325s] (I)      layer 5 area = 0
[02/25 14:03:31    325s] (I)      layer 6 area = 0
[02/25 14:03:31    325s] (I)      layer 7 area = 0
[02/25 14:03:31    325s] (I)      GCell unit size   : 2800
[02/25 14:03:31    325s] (I)      GCell multiplier  : 3
[02/25 14:03:31    325s] (I)      GCell row height  : 2800
[02/25 14:03:31    325s] (I)      Actual row height : 2800
[02/25 14:03:31    325s] (I)      GCell align ref   : 10080 10080
[02/25 14:03:31    325s] [NR-eGR] Track table information for default rule: 
[02/25 14:03:31    325s] [NR-eGR] metal1 has single uniform track structure
[02/25 14:03:31    325s] [NR-eGR] metal2 has single uniform track structure
[02/25 14:03:31    325s] [NR-eGR] metal3 has single uniform track structure
[02/25 14:03:31    325s] [NR-eGR] metal4 has single uniform track structure
[02/25 14:03:31    325s] [NR-eGR] metal5 has single uniform track structure
[02/25 14:03:31    325s] [NR-eGR] metal6 has single uniform track structure
[02/25 14:03:31    325s] [NR-eGR] metal7 has single uniform track structure
[02/25 14:03:31    325s] [NR-eGR] metal8 has single uniform track structure
[02/25 14:03:31    325s] [NR-eGR] metal9 has single uniform track structure
[02/25 14:03:31    325s] [NR-eGR] metal10 has single uniform track structure
[02/25 14:03:31    325s] (I)      ============== Default via ===============
[02/25 14:03:31    325s] (I)      +---+------------------+-----------------+
[02/25 14:03:31    325s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/25 14:03:31    325s] (I)      +---+------------------+-----------------+
[02/25 14:03:31    325s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/25 14:03:31    325s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/25 14:03:31    325s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/25 14:03:31    325s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/25 14:03:31    325s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/25 14:03:31    325s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/25 14:03:31    325s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/25 14:03:31    325s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/25 14:03:31    325s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/25 14:03:31    325s] (I)      +---+------------------+-----------------+
[02/25 14:03:31    325s] [NR-eGR] Read 382 PG shapes
[02/25 14:03:31    325s] [NR-eGR] Read 0 clock shapes
[02/25 14:03:31    325s] [NR-eGR] Read 0 other shapes
[02/25 14:03:31    325s] [NR-eGR] #Routing Blockages  : 0
[02/25 14:03:31    325s] [NR-eGR] #Instance Blockages : 0
[02/25 14:03:31    325s] [NR-eGR] #PG Blockages       : 382
[02/25 14:03:31    325s] [NR-eGR] #Halo Blockages     : 0
[02/25 14:03:31    325s] [NR-eGR] #Boundary Blockages : 0
[02/25 14:03:31    325s] [NR-eGR] #Clock Blockages    : 0
[02/25 14:03:31    325s] [NR-eGR] #Other Blockages    : 0
[02/25 14:03:31    325s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/25 14:03:31    325s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/25 14:03:31    325s] [NR-eGR] Read 19843 nets ( ignored 0 )
[02/25 14:03:31    325s] (I)      early_global_route_priority property id does not exist.
[02/25 14:03:31    325s] (I)      Read Num Blocks=382  Num Prerouted Wires=0  Num CS=0
[02/25 14:03:31    325s] (I)      Layer 1 (V) : #blockages 382 : #preroutes 0
[02/25 14:03:31    325s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/25 14:03:31    325s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/25 14:03:31    325s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/25 14:03:31    325s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/25 14:03:31    325s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/25 14:03:31    325s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/25 14:03:31    325s] (I)      Number of ignored nets                =      0
[02/25 14:03:31    325s] (I)      Number of connected nets              =      0
[02/25 14:03:31    325s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/25 14:03:31    325s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/25 14:03:31    325s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/25 14:03:31    325s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/25 14:03:31    325s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/25 14:03:31    325s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/25 14:03:31    325s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/25 14:03:31    325s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/25 14:03:31    325s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/25 14:03:31    325s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/25 14:03:31    325s] (I)      Ndr track 0 does not exist
[02/25 14:03:31    325s] (I)      ---------------------Grid Graph Info--------------------
[02/25 14:03:31    325s] (I)      Routing area        : (0, 0) - (544320, 535360)
[02/25 14:03:31    325s] (I)      Core area           : (10080, 10080) - (534240, 525280)
[02/25 14:03:31    325s] (I)      Site width          :   380  (dbu)
[02/25 14:03:31    325s] (I)      Row height          :  2800  (dbu)
[02/25 14:03:31    325s] (I)      GCell row height    :  2800  (dbu)
[02/25 14:03:31    325s] (I)      GCell width         :  8400  (dbu)
[02/25 14:03:31    325s] (I)      GCell height        :  8400  (dbu)
[02/25 14:03:31    325s] (I)      Grid                :    65    64     8
[02/25 14:03:31    325s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8
[02/25 14:03:31    325s] (I)      Vertical capacity   :     0  8400     0  8400     0  8400     0  8400
[02/25 14:03:31    325s] (I)      Horizontal capacity :     0     0  8400     0  8400     0  8400     0
[02/25 14:03:31    325s] (I)      Default wire width  :   140   140   140   280   280   280   800   800
[02/25 14:03:31    325s] (I)      Default wire space  :   130   140   140   280   280   280   800   800
[02/25 14:03:31    325s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600
[02/25 14:03:31    325s] (I)      Default pitch size  :   270   280   280   560   560   560  1680  1680
[02/25 14:03:31    325s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870
[02/25 14:03:31    325s] (I)      Num tracks per GCell: 31.11 30.00 30.00 15.00 15.00 15.00  5.00  5.00
[02/25 14:03:31    325s] (I)      Total num of tracks :  1912  1944  1912   971   955   971   318   323
[02/25 14:03:31    325s] (I)      Num of masks        :     1     1     1     1     1     1     1     1
[02/25 14:03:31    325s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0
[02/25 14:03:31    325s] (I)      --------------------------------------------------------
[02/25 14:03:31    325s] 
[02/25 14:03:31    325s] [NR-eGR] ============ Routing rule table ============
[02/25 14:03:31    325s] [NR-eGR] Rule id: 0  Nets: 19843
[02/25 14:03:31    325s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/25 14:03:31    325s] (I)                    Layer    2    3    4    5    6     7     8 
[02/25 14:03:31    325s] (I)                    Pitch  280  280  560  560  560  1680  1680 
[02/25 14:03:31    325s] (I)             #Used tracks    1    1    1    1    1     1     1 
[02/25 14:03:31    325s] (I)       #Fully used tracks    1    1    1    1    1     1     1 
[02/25 14:03:31    325s] [NR-eGR] ========================================
[02/25 14:03:31    325s] [NR-eGR] 
[02/25 14:03:31    325s] (I)      =============== Blocked Tracks ===============
[02/25 14:03:31    325s] (I)      +-------+---------+----------+---------------+
[02/25 14:03:31    325s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/25 14:03:31    325s] (I)      +-------+---------+----------+---------------+
[02/25 14:03:31    325s] (I)      |     1 |       0 |        0 |         0.00% |
[02/25 14:03:31    325s] (I)      |     2 |  124416 |     2857 |         2.30% |
[02/25 14:03:31    325s] (I)      |     3 |  124280 |        0 |         0.00% |
[02/25 14:03:31    325s] (I)      |     4 |   62144 |        0 |         0.00% |
[02/25 14:03:31    325s] (I)      |     5 |   62075 |        0 |         0.00% |
[02/25 14:03:31    325s] (I)      |     6 |   62144 |        0 |         0.00% |
[02/25 14:03:31    325s] (I)      |     7 |   20670 |        0 |         0.00% |
[02/25 14:03:31    325s] (I)      |     8 |   20672 |        0 |         0.00% |
[02/25 14:03:31    325s] (I)      +-------+---------+----------+---------------+
[02/25 14:03:31    325s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 1778.70 MB )
[02/25 14:03:31    325s] (I)      Reset routing kernel
[02/25 14:03:31    325s] (I)      numLocalWires=23853  numGlobalNetBranches=4514  numLocalNetBranches=7445
[02/25 14:03:31    325s] (I)      totalPins=53830  totalGlobalPin=34798 (64.64%)
[02/25 14:03:31    325s] (I)      total 2D Cap : 473556 = (207025 H, 266531 V)
[02/25 14:03:31    325s] (I)      
[02/25 14:03:31    325s] (I)      ============  Phase 1a Route ============
[02/25 14:03:31    325s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/25 14:03:31    325s] (I)      Usage: 28097 = (15060 H, 13037 V) = (7.27% H, 4.89% V) = (6.325e+04um H, 5.476e+04um V)
[02/25 14:03:31    325s] (I)      
[02/25 14:03:31    325s] (I)      ============  Phase 1b Route ============
[02/25 14:03:31    325s] (I)      Usage: 28097 = (15060 H, 13037 V) = (7.27% H, 4.89% V) = (6.325e+04um H, 5.476e+04um V)
[02/25 14:03:31    325s] (I)      eGR overflow: 0.00% H + 0.00% V
[02/25 14:03:31    325s] 
[02/25 14:03:31    325s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/25 14:03:31    325s] Finished Early Global Route rough congestion estimation: mem = 1778.7M
[02/25 14:03:31    325s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.120, REAL:0.158, MEM:1778.7M, EPOCH TIME: 1677362611.114077
[02/25 14:03:31    325s] earlyGlobalRoute rough estimation gcell size 3 row height
[02/25 14:03:31    325s] OPERPROF: Starting CDPad at level 1, MEM:1778.7M, EPOCH TIME: 1677362611.114778
[02/25 14:03:31    325s] CDPadU 0.659 -> 0.658. R=0.485, N=13852, GS=4.200
[02/25 14:03:31    325s] OPERPROF: Finished CDPad at level 1, CPU:0.050, REAL:0.057, MEM:1778.7M, EPOCH TIME: 1677362611.171975
[02/25 14:03:31    325s] OPERPROF: Starting npMain at level 1, MEM:1778.7M, EPOCH TIME: 1677362611.174243
[02/25 14:03:31    325s] OPERPROF:   Starting npPlace at level 2, MEM:1778.7M, EPOCH TIME: 1677362611.241124
[02/25 14:03:31    325s] OPERPROF:   Finished npPlace at level 2, CPU:0.060, REAL:0.062, MEM:1778.7M, EPOCH TIME: 1677362611.303383
[02/25 14:03:31    325s] OPERPROF: Finished npMain at level 1, CPU:0.150, REAL:0.148, MEM:1778.7M, EPOCH TIME: 1677362611.322098
[02/25 14:03:31    325s] Global placement CDP skipped at cutLevel 11.
[02/25 14:03:31    325s] Iteration 11: Total net bbox = 1.122e+05 (5.88e+04 5.33e+04)
[02/25 14:03:31    325s]               Est.  stn bbox = 1.637e+05 (8.29e+04 8.08e+04)
[02/25 14:03:31    325s]               cpu = 0:00:01.7 real = 0:00:02.0 mem = 1778.7M
[02/25 14:03:34    329s] nrCritNet: 4.97% ( 987 / 19843 ) cutoffSlk: -1908.9ps stdDelay: 10.1ps
[02/25 14:03:38    332s] nrCritNet: 1.87% ( 371 / 19843 ) cutoffSlk: -1954.8ps stdDelay: 10.1ps
[02/25 14:03:38    332s] Iteration 12: Total net bbox = 1.154e+05 (6.12e+04 5.42e+04)
[02/25 14:03:38    332s]               Est.  stn bbox = 1.670e+05 (8.53e+04 8.17e+04)
[02/25 14:03:38    332s]               cpu = 0:00:07.1 real = 0:00:07.0 mem = 1778.7M
[02/25 14:03:38    332s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1778.7M, EPOCH TIME: 1677362618.404233
[02/25 14:03:38    332s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/25 14:03:38    332s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.003, MEM:1778.7M, EPOCH TIME: 1677362618.407134
[02/25 14:03:38    332s] Legalizing MH Cells... 0 / 0 (level 9)
[02/25 14:03:38    332s] No instances found in the vector
[02/25 14:03:38    332s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1778.7M, DRC: 0)
[02/25 14:03:38    332s] 0 (out of 0) MH cells were successfully legalized.
[02/25 14:03:38    332s] OPERPROF: Starting npMain at level 1, MEM:1778.7M, EPOCH TIME: 1677362618.408905
[02/25 14:03:38    332s] OPERPROF:   Starting npPlace at level 2, MEM:1778.7M, EPOCH TIME: 1677362618.475694
[02/25 14:03:44    338s] GP RA stats: MHOnly 0 nrInst 13852 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[02/25 14:03:45    340s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1778.7M, EPOCH TIME: 1677362625.976824
[02/25 14:03:45    340s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1778.7M, EPOCH TIME: 1677362625.977096
[02/25 14:03:45    340s] OPERPROF:   Finished npPlace at level 2, CPU:7.530, REAL:7.503, MEM:1778.7M, EPOCH TIME: 1677362625.978825
[02/25 14:03:46    340s] OPERPROF: Finished npMain at level 1, CPU:7.640, REAL:7.607, MEM:1778.7M, EPOCH TIME: 1677362626.015588
[02/25 14:03:46    340s] Iteration 13: Total net bbox = 1.229e+05 (6.32e+04 5.97e+04)
[02/25 14:03:46    340s]               Est.  stn bbox = 1.744e+05 (8.72e+04 8.72e+04)
[02/25 14:03:46    340s]               cpu = 0:00:07.7 real = 0:00:08.0 mem = 1778.7M
[02/25 14:03:46    340s] [adp] clock
[02/25 14:03:46    340s] [adp] weight, nr nets, wire length
[02/25 14:03:46    340s] [adp]      0        1  521.891500
[02/25 14:03:46    340s] [adp] data
[02/25 14:03:46    340s] [adp] weight, nr nets, wire length
[02/25 14:03:46    340s] [adp]      0    19842  122699.848500
[02/25 14:03:46    340s] [adp] 0.000000|0.000000|0.000000
[02/25 14:03:46    340s] Iteration 14: Total net bbox = 1.229e+05 (6.32e+04 5.97e+04)
[02/25 14:03:46    340s]               Est.  stn bbox = 1.744e+05 (8.72e+04 8.72e+04)
[02/25 14:03:46    340s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1778.7M
[02/25 14:03:46    340s] *** cost = 1.229e+05 (6.32e+04 5.97e+04) (cpu for global=0:00:46.9) real=0:00:49.0***
[02/25 14:03:46    340s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[02/25 14:03:46    340s] Saved padding area to DB
[02/25 14:03:46    340s] All LLGs are deleted
[02/25 14:03:46    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:03:46    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:03:46    340s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1778.7M, EPOCH TIME: 1677362626.198565
[02/25 14:03:46    340s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1778.7M, EPOCH TIME: 1677362626.198860
[02/25 14:03:46    340s] Solver runtime cpu: 0:00:22.3 real: 0:00:22.1
[02/25 14:03:46    340s] Core Placement runtime cpu: 0:00:24.0 real: 0:00:25.0
[02/25 14:03:46    340s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/25 14:03:46    340s] Type 'man IMPSP-9025' for more detail.
[02/25 14:03:46    340s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1778.7M, EPOCH TIME: 1677362626.235293
[02/25 14:03:46    340s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1778.7M, EPOCH TIME: 1677362626.235711
[02/25 14:03:46    340s] Processing tracks to init pin-track alignment.
[02/25 14:03:46    340s] z: 2, totalTracks: 1
[02/25 14:03:46    340s] z: 4, totalTracks: 1
[02/25 14:03:46    340s] z: 6, totalTracks: 1
[02/25 14:03:46    340s] z: 8, totalTracks: 1
[02/25 14:03:46    340s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:03:46    340s] All LLGs are deleted
[02/25 14:03:46    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:03:46    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:03:46    340s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1778.7M, EPOCH TIME: 1677362626.244104
[02/25 14:03:46    340s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1778.7M, EPOCH TIME: 1677362626.244311
[02/25 14:03:46    340s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1778.7M, EPOCH TIME: 1677362626.248360
[02/25 14:03:46    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:03:46    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:03:46    340s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1778.7M, EPOCH TIME: 1677362626.249204
[02/25 14:03:46    340s] Max number of tech site patterns supported in site array is 256.
[02/25 14:03:46    340s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:03:46    340s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1778.7M, EPOCH TIME: 1677362626.253934
[02/25 14:03:46    340s] After signature check, allow fast init is true, keep pre-filter is true.
[02/25 14:03:46    340s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/25 14:03:46    340s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.002, MEM:1778.7M, EPOCH TIME: 1677362626.255516
[02/25 14:03:46    340s] Fast DP-INIT is on for default
[02/25 14:03:46    340s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/25 14:03:46    340s] Atter site array init, number of instance map data is 0.
[02/25 14:03:46    340s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.011, MEM:1778.7M, EPOCH TIME: 1677362626.260653
[02/25 14:03:46    340s] 
[02/25 14:03:46    340s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:03:46    340s] OPERPROF:       Starting CMU at level 4, MEM:1778.7M, EPOCH TIME: 1677362626.276378
[02/25 14:03:46    340s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.093, MEM:1778.7M, EPOCH TIME: 1677362626.369304
[02/25 14:03:46    340s] 
[02/25 14:03:46    340s] Bad Lib Cell Checking (CMU) is done! (0)
[02/25 14:03:46    340s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.123, MEM:1778.7M, EPOCH TIME: 1677362626.371693
[02/25 14:03:46    340s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1778.7M, EPOCH TIME: 1677362626.371857
[02/25 14:03:46    340s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1778.7M, EPOCH TIME: 1677362626.372030
[02/25 14:03:46    340s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1778.7MB).
[02/25 14:03:46    340s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.144, MEM:1778.7M, EPOCH TIME: 1677362626.379732
[02/25 14:03:46    340s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.145, MEM:1778.7M, EPOCH TIME: 1677362626.379893
[02/25 14:03:46    340s] TDRefine: refinePlace mode is spiral
[02/25 14:03:46    340s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9687.1
[02/25 14:03:46    340s] OPERPROF: Starting RefinePlace at level 1, MEM:1778.7M, EPOCH TIME: 1677362626.441505
[02/25 14:03:46    340s] *** Starting refinePlace (0:05:40 mem=1778.7M) ***
[02/25 14:03:46    340s] Total net bbox length = 1.232e+05 (6.351e+04 5.971e+04) (ext = 3.919e+03)
[02/25 14:03:46    340s] 
[02/25 14:03:46    340s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:03:46    340s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/25 14:03:46    340s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:03:46    340s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:03:46    340s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1778.7M, EPOCH TIME: 1677362626.591646
[02/25 14:03:46    340s] Starting refinePlace ...
[02/25 14:03:46    340s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:03:46    340s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:03:46    340s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1778.7M, EPOCH TIME: 1677362626.733463
[02/25 14:03:46    340s] DDP initSite1 nrRow 184 nrJob 184
[02/25 14:03:46    340s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1778.7M, EPOCH TIME: 1677362626.733753
[02/25 14:03:46    340s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1778.7M, EPOCH TIME: 1677362626.734209
[02/25 14:03:46    340s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1778.7M, EPOCH TIME: 1677362626.734365
[02/25 14:03:46    340s] DDP markSite nrRow 184 nrJob 184
[02/25 14:03:46    340s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:1778.7M, EPOCH TIME: 1677362626.735249
[02/25 14:03:46    340s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.002, MEM:1778.7M, EPOCH TIME: 1677362626.735400
[02/25 14:03:46    340s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1778.7M, EPOCH TIME: 1677362626.783872
[02/25 14:03:46    340s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1778.7M, EPOCH TIME: 1677362626.784065
[02/25 14:03:46    340s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.005, MEM:1778.7M, EPOCH TIME: 1677362626.789139
[02/25 14:03:46    340s] ** Cut row section cpu time 0:00:00.0.
[02/25 14:03:46    340s]  ** Cut row section real time 0:00:00.0.
[02/25 14:03:46    340s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.005, MEM:1778.7M, EPOCH TIME: 1677362626.789346
[02/25 14:03:47    340s]   Spread Effort: high, standalone mode, useDDP on.
[02/25 14:03:47    340s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=1778.7MB) @(0:05:40 - 0:05:41).
[02/25 14:03:47    340s] Move report: preRPlace moves 13852 insts, mean move: 0.27 um, max move: 1.81 um 
[02/25 14:03:47    340s] 	Max move on inst (U11205): (144.19, 160.78) --> (144.12, 159.04)
[02/25 14:03:47    340s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
[02/25 14:03:47    340s] wireLenOptFixPriorityInst 0 inst fixed
[02/25 14:03:47    340s] Placement tweakage begins.
[02/25 14:03:47    340s] wire length = 1.368e+05
[02/25 14:03:48    342s] wire length = 1.313e+05
[02/25 14:03:48    342s] Placement tweakage ends.
[02/25 14:03:48    342s] Move report: tweak moves 1065 insts, mean move: 2.68 um, max move: 47.68 um 
[02/25 14:03:48    342s] 	Max move on inst (U15916): (131.77, 178.64) --> (168.25, 189.84)
[02/25 14:03:48    342s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.9, real=0:00:01.0, mem=1786.7MB) @(0:05:41 - 0:05:43).
[02/25 14:03:48    342s] 
[02/25 14:03:48    342s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[02/25 14:03:49    342s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/25 14:03:49    342s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[02/25 14:03:49    342s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/25 14:03:49    342s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1802.7MB) @(0:05:43 - 0:05:43).
[02/25 14:03:49    342s] Move report: Detail placement moves 13852 insts, mean move: 0.47 um, max move: 47.34 um 
[02/25 14:03:49    342s] 	Max move on inst (U15916): (131.83, 178.92) --> (168.25, 189.84)
[02/25 14:03:49    342s] 	Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 1802.7MB
[02/25 14:03:49    342s] Statistics of distance of Instance movement in refine placement:
[02/25 14:03:49    342s]   maximum (X+Y) =        47.34 um
[02/25 14:03:49    342s]   inst (U15916) with max move: (131.829, 178.923) -> (168.25, 189.84)
[02/25 14:03:49    342s]   mean    (X+Y) =         0.47 um
[02/25 14:03:49    342s] Summary Report:
[02/25 14:03:49    342s] Instances move: 13852 (out of 13852 movable)
[02/25 14:03:49    342s] Instances flipped: 0
[02/25 14:03:49    342s] Mean displacement: 0.47 um
[02/25 14:03:49    342s] Max displacement: 47.34 um (Instance: U15916) (131.829, 178.923) -> (168.25, 189.84)
[02/25 14:03:49    342s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[02/25 14:03:49    342s] Total instances moved : 13852
[02/25 14:03:49    342s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.490, REAL:2.986, MEM:1802.7M, EPOCH TIME: 1677362629.577644
[02/25 14:03:49    342s] Total net bbox length = 1.194e+05 (5.910e+04 6.029e+04) (ext = 3.794e+03)
[02/25 14:03:49    342s] Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 1802.7MB
[02/25 14:03:49    342s] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:03.0, mem=1802.7MB) @(0:05:40 - 0:05:43).
[02/25 14:03:49    342s] *** Finished refinePlace (0:05:43 mem=1802.7M) ***
[02/25 14:03:49    342s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9687.1
[02/25 14:03:49    342s] OPERPROF: Finished RefinePlace at level 1, CPU:2.530, REAL:3.143, MEM:1802.7M, EPOCH TIME: 1677362629.584023
[02/25 14:03:49    342s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1802.7M, EPOCH TIME: 1677362629.584194
[02/25 14:03:49    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13852).
[02/25 14:03:49    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:03:49    342s] All LLGs are deleted
[02/25 14:03:49    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:03:49    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:03:49    342s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1802.7M, EPOCH TIME: 1677362629.598797
[02/25 14:03:49    342s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1802.7M, EPOCH TIME: 1677362629.599065
[02/25 14:03:49    342s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.022, MEM:1756.7M, EPOCH TIME: 1677362629.606180
[02/25 14:03:49    342s] *** End of Placement (cpu=0:00:52.9, real=0:00:56.0, mem=1756.7M) ***
[02/25 14:03:49    342s] Processing tracks to init pin-track alignment.
[02/25 14:03:49    342s] z: 2, totalTracks: 1
[02/25 14:03:49    342s] z: 4, totalTracks: 1
[02/25 14:03:49    342s] z: 6, totalTracks: 1
[02/25 14:03:49    342s] z: 8, totalTracks: 1
[02/25 14:03:49    342s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:03:49    342s] All LLGs are deleted
[02/25 14:03:49    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:03:49    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:03:49    342s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1756.7M, EPOCH TIME: 1677362629.615320
[02/25 14:03:49    342s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1756.7M, EPOCH TIME: 1677362629.615593
[02/25 14:03:49    342s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1756.7M, EPOCH TIME: 1677362629.619255
[02/25 14:03:49    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:03:49    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:03:49    342s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1756.7M, EPOCH TIME: 1677362629.619711
[02/25 14:03:49    342s] Max number of tech site patterns supported in site array is 256.
[02/25 14:03:49    342s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:03:49    342s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1756.7M, EPOCH TIME: 1677362629.624710
[02/25 14:03:49    342s] After signature check, allow fast init is true, keep pre-filter is true.
[02/25 14:03:49    342s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/25 14:03:49    342s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1756.7M, EPOCH TIME: 1677362629.626835
[02/25 14:03:49    342s] Fast DP-INIT is on for default
[02/25 14:03:49    342s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/25 14:03:49    342s] Atter site array init, number of instance map data is 0.
[02/25 14:03:49    342s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:1756.7M, EPOCH TIME: 1677362629.632325
[02/25 14:03:49    342s] 
[02/25 14:03:49    342s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:03:49    342s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.017, MEM:1756.7M, EPOCH TIME: 1677362629.635806
[02/25 14:03:49    342s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1756.7M, EPOCH TIME: 1677362629.639482
[02/25 14:03:49    342s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1756.7M, EPOCH TIME: 1677362629.642616
[02/25 14:03:49    342s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.005, MEM:1756.7M, EPOCH TIME: 1677362629.647348
[02/25 14:03:49    342s] default core: bins with density > 0.750 =  0.28 % ( 1 / 361 )
[02/25 14:03:49    342s] Density distribution unevenness ratio = 18.403%
[02/25 14:03:49    342s] Density distribution unevenness ratio (U70) = 0.037%
[02/25 14:03:49    342s] Density distribution unevenness ratio (U80) = 0.000%
[02/25 14:03:49    342s] Density distribution unevenness ratio (U90) = 0.000%
[02/25 14:03:49    342s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.008, MEM:1756.7M, EPOCH TIME: 1677362629.647646
[02/25 14:03:49    342s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1756.7M, EPOCH TIME: 1677362629.647802
[02/25 14:03:49    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:03:49    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:03:49    343s] All LLGs are deleted
[02/25 14:03:49    343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:03:49    343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:03:49    343s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1756.7M, EPOCH TIME: 1677362629.659708
[02/25 14:03:49    343s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1756.7M, EPOCH TIME: 1677362629.660003
[02/25 14:03:49    343s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.013, MEM:1756.7M, EPOCH TIME: 1677362629.660649
[02/25 14:03:49    343s] *** Free Virtual Timing Model ...(mem=1756.7M)
[02/25 14:03:49    343s] Starting IO pin assignment...
[02/25 14:03:49    343s] The design is not routed. Using placement based method for pin assignment.
[02/25 14:03:50    343s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[02/25 14:03:50    343s] Completed IO pin assignment.
[02/25 14:03:51    343s] **INFO: Enable pre-place timing setting for timing analysis
[02/25 14:03:51    343s] Set Using Default Delay Limit as 101.
[02/25 14:03:51    343s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/25 14:03:51    343s] Set Default Net Delay as 0 ps.
[02/25 14:03:51    343s] Set Default Net Load as 0 pF. 
[02/25 14:03:51    343s] **INFO: Analyzing IO path groups for slack adjustment
[02/25 14:03:52    344s] Effort level <high> specified for reg2reg_tmp.9687 path_group
[02/25 14:03:52    344s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/25 14:03:52    344s] #################################################################################
[02/25 14:03:52    344s] # Design Stage: PreRoute
[02/25 14:03:52    344s] # Design Name: myPMul32_4
[02/25 14:03:52    344s] # Design Mode: 90nm
[02/25 14:03:52    344s] # Analysis Mode: MMMC Non-OCV 
[02/25 14:03:52    344s] # Parasitics Mode: No SPEF/RCDB 
[02/25 14:03:52    344s] # Signoff Settings: SI Off 
[02/25 14:03:52    344s] #################################################################################
[02/25 14:03:52    344s] Calculate delays in Single mode...
[02/25 14:03:52    344s] Topological Sorting (REAL = 0:00:00.0, MEM = 1748.0M, InitMEM = 1748.0M)
[02/25 14:03:52    344s] Start delay calculation (fullDC) (1 T). (MEM=1747.95)
[02/25 14:03:52    344s] End AAE Lib Interpolated Model. (MEM=1759.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/25 14:03:56    348s] Total number of fetched objects 20079
[02/25 14:03:56    348s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/25 14:03:56    348s] End delay calculation. (MEM=1791.16 CPU=0:00:03.5 REAL=0:00:04.0)
[02/25 14:03:56    348s] End delay calculation (fullDC). (MEM=1791.16 CPU=0:00:03.9 REAL=0:00:04.0)
[02/25 14:03:56    348s] *** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 1791.2M) ***
[02/25 14:03:56    348s] **INFO: Disable pre-place timing setting for timing analysis
[02/25 14:03:56    348s] Set Using Default Delay Limit as 1000.
[02/25 14:03:56    348s] Set Default Net Delay as 1000 ps.
[02/25 14:03:56    348s] Set Default Net Load as 0.5 pF. 
[02/25 14:03:56    348s] Info: Disable timing driven in postCTS congRepair.
[02/25 14:03:56    348s] 
[02/25 14:03:56    348s] Starting congRepair ...
[02/25 14:03:56    348s] User Input Parameters:
[02/25 14:03:56    348s] - Congestion Driven    : On
[02/25 14:03:56    348s] - Timing Driven        : Off
[02/25 14:03:56    348s] - Area-Violation Based : On
[02/25 14:03:56    348s] - Start Rollback Level : -5
[02/25 14:03:56    348s] - Legalized            : On
[02/25 14:03:56    348s] - Window Based         : Off
[02/25 14:03:56    348s] - eDen incr mode       : Off
[02/25 14:03:56    348s] - Small incr mode      : Off
[02/25 14:03:56    348s] 
[02/25 14:03:56    348s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1781.6M, EPOCH TIME: 1677362636.690634
[02/25 14:03:57    348s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.329, MEM:1781.6M, EPOCH TIME: 1677362637.019158
[02/25 14:03:57    348s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1781.6M, EPOCH TIME: 1677362637.019462
[02/25 14:03:57    348s] Starting Early Global Route congestion estimation: mem = 1781.6M
[02/25 14:03:57    348s] (I)      ==================== Layers =====================
[02/25 14:03:57    348s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:03:57    348s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/25 14:03:57    348s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:03:57    348s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/25 14:03:57    348s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/25 14:03:57    348s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/25 14:03:57    348s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/25 14:03:57    348s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/25 14:03:57    348s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/25 14:03:57    348s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/25 14:03:57    348s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/25 14:03:57    348s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/25 14:03:57    348s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/25 14:03:57    348s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/25 14:03:57    348s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/25 14:03:57    348s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/25 14:03:57    348s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/25 14:03:57    348s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/25 14:03:57    348s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/25 14:03:57    348s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/25 14:03:57    348s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/25 14:03:57    348s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/25 14:03:57    348s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:03:57    348s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/25 14:03:57    348s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/25 14:03:57    348s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/25 14:03:57    348s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:03:57    348s] (I)      Started Import and model ( Curr Mem: 1781.64 MB )
[02/25 14:03:57    348s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:03:57    348s] (I)      == Non-default Options ==
[02/25 14:03:57    348s] (I)      Maximum routing layer                              : 8
[02/25 14:03:57    348s] (I)      Number of threads                                  : 1
[02/25 14:03:57    348s] (I)      Use non-blocking free Dbs wires                    : false
[02/25 14:03:57    348s] (I)      Method to set GCell size                           : row
[02/25 14:03:57    348s] (I)      Counted 941 PG shapes. We will not process PG shapes layer by layer.
[02/25 14:03:57    348s] (I)      Use row-based GCell size
[02/25 14:03:57    348s] (I)      Use row-based GCell align
[02/25 14:03:57    348s] (I)      layer 0 area = 0
[02/25 14:03:57    348s] (I)      layer 1 area = 0
[02/25 14:03:57    348s] (I)      layer 2 area = 0
[02/25 14:03:57    348s] (I)      layer 3 area = 0
[02/25 14:03:57    348s] (I)      layer 4 area = 0
[02/25 14:03:57    348s] (I)      layer 5 area = 0
[02/25 14:03:57    348s] (I)      layer 6 area = 0
[02/25 14:03:57    348s] (I)      layer 7 area = 0
[02/25 14:03:57    348s] (I)      GCell unit size   : 2800
[02/25 14:03:57    348s] (I)      GCell multiplier  : 1
[02/25 14:03:57    348s] (I)      GCell row height  : 2800
[02/25 14:03:57    348s] (I)      Actual row height : 2800
[02/25 14:03:57    348s] (I)      GCell align ref   : 10080 10080
[02/25 14:03:57    348s] [NR-eGR] Track table information for default rule: 
[02/25 14:03:57    348s] [NR-eGR] metal1 has single uniform track structure
[02/25 14:03:57    348s] [NR-eGR] metal2 has single uniform track structure
[02/25 14:03:57    348s] [NR-eGR] metal3 has single uniform track structure
[02/25 14:03:57    348s] [NR-eGR] metal4 has single uniform track structure
[02/25 14:03:57    348s] [NR-eGR] metal5 has single uniform track structure
[02/25 14:03:57    348s] [NR-eGR] metal6 has single uniform track structure
[02/25 14:03:57    348s] [NR-eGR] metal7 has single uniform track structure
[02/25 14:03:57    348s] [NR-eGR] metal8 has single uniform track structure
[02/25 14:03:57    348s] [NR-eGR] metal9 has single uniform track structure
[02/25 14:03:57    348s] [NR-eGR] metal10 has single uniform track structure
[02/25 14:03:57    348s] (I)      ============== Default via ===============
[02/25 14:03:57    348s] (I)      +---+------------------+-----------------+
[02/25 14:03:57    348s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/25 14:03:57    348s] (I)      +---+------------------+-----------------+
[02/25 14:03:57    348s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/25 14:03:57    348s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/25 14:03:57    348s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/25 14:03:57    348s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/25 14:03:57    348s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/25 14:03:57    348s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/25 14:03:57    348s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/25 14:03:57    348s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/25 14:03:57    348s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/25 14:03:57    348s] (I)      +---+------------------+-----------------+
[02/25 14:03:57    348s] [NR-eGR] Read 382 PG shapes
[02/25 14:03:57    348s] [NR-eGR] Read 0 clock shapes
[02/25 14:03:57    348s] [NR-eGR] Read 0 other shapes
[02/25 14:03:57    348s] [NR-eGR] #Routing Blockages  : 0
[02/25 14:03:57    348s] [NR-eGR] #Instance Blockages : 0
[02/25 14:03:57    348s] [NR-eGR] #PG Blockages       : 382
[02/25 14:03:57    348s] [NR-eGR] #Halo Blockages     : 0
[02/25 14:03:57    348s] [NR-eGR] #Boundary Blockages : 0
[02/25 14:03:57    348s] [NR-eGR] #Clock Blockages    : 0
[02/25 14:03:57    348s] [NR-eGR] #Other Blockages    : 0
[02/25 14:03:57    348s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/25 14:03:57    348s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/25 14:03:57    348s] [NR-eGR] Read 19843 nets ( ignored 0 )
[02/25 14:03:57    348s] (I)      early_global_route_priority property id does not exist.
[02/25 14:03:57    348s] (I)      Read Num Blocks=382  Num Prerouted Wires=0  Num CS=0
[02/25 14:03:57    348s] (I)      Layer 1 (V) : #blockages 382 : #preroutes 0
[02/25 14:03:57    348s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/25 14:03:57    348s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/25 14:03:57    348s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/25 14:03:57    348s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/25 14:03:57    348s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/25 14:03:57    348s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/25 14:03:57    348s] (I)      Number of ignored nets                =      0
[02/25 14:03:57    348s] (I)      Number of connected nets              =      0
[02/25 14:03:57    348s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/25 14:03:57    348s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/25 14:03:57    348s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/25 14:03:57    348s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/25 14:03:57    348s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/25 14:03:57    348s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/25 14:03:57    348s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/25 14:03:57    348s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/25 14:03:57    348s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/25 14:03:57    348s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/25 14:03:57    348s] (I)      Ndr track 0 does not exist
[02/25 14:03:57    348s] (I)      ---------------------Grid Graph Info--------------------
[02/25 14:03:57    348s] (I)      Routing area        : (0, 0) - (544320, 535360)
[02/25 14:03:57    348s] (I)      Core area           : (10080, 10080) - (534240, 525280)
[02/25 14:03:57    348s] (I)      Site width          :   380  (dbu)
[02/25 14:03:57    348s] (I)      Row height          :  2800  (dbu)
[02/25 14:03:57    348s] (I)      GCell row height    :  2800  (dbu)
[02/25 14:03:57    348s] (I)      GCell width         :  2800  (dbu)
[02/25 14:03:57    348s] (I)      GCell height        :  2800  (dbu)
[02/25 14:03:57    348s] (I)      Grid                :   194   191     8
[02/25 14:03:57    348s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8
[02/25 14:03:57    348s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800
[02/25 14:03:57    348s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0
[02/25 14:03:57    348s] (I)      Default wire width  :   140   140   140   280   280   280   800   800
[02/25 14:03:57    348s] (I)      Default wire space  :   130   140   140   280   280   280   800   800
[02/25 14:03:57    348s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600
[02/25 14:03:57    348s] (I)      Default pitch size  :   270   280   280   560   560   560  1680  1680
[02/25 14:03:57    348s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870
[02/25 14:03:57    348s] (I)      Num tracks per GCell: 10.37 10.00 10.00  5.00  5.00  5.00  1.67  1.67
[02/25 14:03:57    348s] (I)      Total num of tracks :  1912  1944  1912   971   955   971   318   323
[02/25 14:03:57    348s] (I)      Num of masks        :     1     1     1     1     1     1     1     1
[02/25 14:03:57    348s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0
[02/25 14:03:57    348s] (I)      --------------------------------------------------------
[02/25 14:03:57    348s] 
[02/25 14:03:57    348s] [NR-eGR] ============ Routing rule table ============
[02/25 14:03:57    348s] [NR-eGR] Rule id: 0  Nets: 19843
[02/25 14:03:57    348s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/25 14:03:57    348s] (I)                    Layer    2    3    4    5    6     7     8 
[02/25 14:03:57    348s] (I)                    Pitch  280  280  560  560  560  1680  1680 
[02/25 14:03:57    348s] (I)             #Used tracks    1    1    1    1    1     1     1 
[02/25 14:03:57    348s] (I)       #Fully used tracks    1    1    1    1    1     1     1 
[02/25 14:03:57    348s] [NR-eGR] ========================================
[02/25 14:03:57    348s] [NR-eGR] 
[02/25 14:03:57    348s] (I)      =============== Blocked Tracks ===============
[02/25 14:03:57    348s] (I)      +-------+---------+----------+---------------+
[02/25 14:03:57    348s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/25 14:03:57    348s] (I)      +-------+---------+----------+---------------+
[02/25 14:03:57    348s] (I)      |     1 |       0 |        0 |         0.00% |
[02/25 14:03:57    348s] (I)      |     2 |  371304 |     8504 |         2.29% |
[02/25 14:03:57    348s] (I)      |     3 |  370928 |        0 |         0.00% |
[02/25 14:03:57    348s] (I)      |     4 |  185461 |        0 |         0.00% |
[02/25 14:03:57    348s] (I)      |     5 |  185270 |        0 |         0.00% |
[02/25 14:03:57    348s] (I)      |     6 |  185461 |        0 |         0.00% |
[02/25 14:03:57    348s] (I)      |     7 |   61692 |        0 |         0.00% |
[02/25 14:03:57    348s] (I)      |     8 |   61693 |        0 |         0.00% |
[02/25 14:03:57    348s] (I)      +-------+---------+----------+---------------+
[02/25 14:03:57    348s] (I)      Finished Import and model ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 1781.64 MB )
[02/25 14:03:57    348s] (I)      Reset routing kernel
[02/25 14:03:57    348s] (I)      Started Global Routing ( Curr Mem: 1781.64 MB )
[02/25 14:03:57    348s] (I)      totalPins=53831  totalGlobalPin=53602 (99.57%)
[02/25 14:03:57    348s] (I)      total 2D Cap : 1413305 = (617890 H, 795415 V)
[02/25 14:03:57    348s] [NR-eGR] Layer group 1: route 19843 net(s) in layer range [2, 8]
[02/25 14:03:57    348s] (I)      
[02/25 14:03:57    348s] (I)      ============  Phase 1a Route ============
[02/25 14:03:57    348s] (I)      Usage: 91087 = (45885 H, 45202 V) = (7.43% H, 5.68% V) = (6.424e+04um H, 6.328e+04um V)
[02/25 14:03:57    348s] (I)      
[02/25 14:03:57    348s] (I)      ============  Phase 1b Route ============
[02/25 14:03:57    348s] (I)      Usage: 91087 = (45885 H, 45202 V) = (7.43% H, 5.68% V) = (6.424e+04um H, 6.328e+04um V)
[02/25 14:03:57    348s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.275218e+05um
[02/25 14:03:57    348s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/25 14:03:57    348s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/25 14:03:57    348s] (I)      
[02/25 14:03:57    348s] (I)      ============  Phase 1c Route ============
[02/25 14:03:57    348s] (I)      Usage: 91087 = (45885 H, 45202 V) = (7.43% H, 5.68% V) = (6.424e+04um H, 6.328e+04um V)
[02/25 14:03:57    348s] (I)      
[02/25 14:03:57    348s] (I)      ============  Phase 1d Route ============
[02/25 14:03:57    348s] (I)      Usage: 91087 = (45885 H, 45202 V) = (7.43% H, 5.68% V) = (6.424e+04um H, 6.328e+04um V)
[02/25 14:03:57    348s] (I)      
[02/25 14:03:57    348s] (I)      ============  Phase 1e Route ============
[02/25 14:03:57    348s] (I)      Usage: 91087 = (45885 H, 45202 V) = (7.43% H, 5.68% V) = (6.424e+04um H, 6.328e+04um V)
[02/25 14:03:57    348s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.275218e+05um
[02/25 14:03:57    348s] (I)      
[02/25 14:03:57    348s] (I)      ============  Phase 1l Route ============
[02/25 14:03:57    348s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/25 14:03:57    348s] (I)      Layer  2:     360856     63389         0           0      368600    ( 0.00%) 
[02/25 14:03:57    348s] (I)      Layer  3:     369016     45819         0           0      368630    ( 0.00%) 
[02/25 14:03:57    348s] (I)      Layer  4:     184490       136         0           0      184300    ( 0.00%) 
[02/25 14:03:57    348s] (I)      Layer  5:     184315        40         0           0      184315    ( 0.00%) 
[02/25 14:03:57    348s] (I)      Layer  6:     184490         2         0           0      184300    ( 0.00%) 
[02/25 14:03:57    348s] (I)      Layer  7:      61374         0         0           0       61438    ( 0.00%) 
[02/25 14:03:57    348s] (I)      Layer  8:      61370         0         0           0       61433    ( 0.00%) 
[02/25 14:03:57    348s] (I)      Total:       1405911    109386         0           0     1413016    ( 0.00%) 
[02/25 14:03:57    348s] (I)      
[02/25 14:03:57    348s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/25 14:03:57    348s] [NR-eGR]                        OverCon            
[02/25 14:03:57    348s] [NR-eGR]                         #Gcell     %Gcell
[02/25 14:03:57    348s] [NR-eGR]        Layer             (1-0)    OverCon
[02/25 14:03:57    348s] [NR-eGR] ----------------------------------------------
[02/25 14:03:57    348s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/25 14:03:57    348s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/25 14:03:57    348s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/25 14:03:57    348s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/25 14:03:57    348s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/25 14:03:57    348s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/25 14:03:57    348s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/25 14:03:57    348s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/25 14:03:57    348s] [NR-eGR] ----------------------------------------------
[02/25 14:03:57    348s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/25 14:03:57    348s] [NR-eGR] 
[02/25 14:03:57    348s] (I)      Finished Global Routing ( CPU: 0.16 sec, Real: 0.18 sec, Curr Mem: 1789.65 MB )
[02/25 14:03:57    348s] (I)      total 2D Cap : 1413305 = (617890 H, 795415 V)
[02/25 14:03:57    348s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/25 14:03:57    349s] Early Global Route congestion estimation runtime: 0.31 seconds, mem = 1789.6M
[02/25 14:03:57    349s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.290, REAL:0.310, MEM:1789.6M, EPOCH TIME: 1677362637.329391
[02/25 14:03:57    349s] OPERPROF: Starting HotSpotCal at level 1, MEM:1789.6M, EPOCH TIME: 1677362637.329583
[02/25 14:03:57    349s] [hotspot] +------------+---------------+---------------+
[02/25 14:03:57    349s] [hotspot] |            |   max hotspot | total hotspot |
[02/25 14:03:57    349s] [hotspot] +------------+---------------+---------------+
[02/25 14:03:57    349s] [hotspot] | normalized |          0.00 |          0.00 |
[02/25 14:03:57    349s] [hotspot] +------------+---------------+---------------+
[02/25 14:03:57    349s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/25 14:03:57    349s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/25 14:03:57    349s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.032, MEM:1789.6M, EPOCH TIME: 1677362637.361632
[02/25 14:03:57    349s] Skipped repairing congestion.
[02/25 14:03:57    349s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1789.6M, EPOCH TIME: 1677362637.379415
[02/25 14:03:57    349s] Starting Early Global Route wiring: mem = 1789.6M
[02/25 14:03:57    349s] (I)      ============= Track Assignment ============
[02/25 14:03:57    349s] (I)      Started Track Assignment (1T) ( Curr Mem: 1789.65 MB )
[02/25 14:03:57    349s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/25 14:03:57    349s] (I)      Run Multi-thread track assignment
[02/25 14:03:57    349s] (I)      Finished Track Assignment (1T) ( CPU: 0.18 sec, Real: 0.27 sec, Curr Mem: 1789.65 MB )
[02/25 14:03:57    349s] (I)      Started Export ( Curr Mem: 1789.65 MB )
[02/25 14:03:57    349s] [NR-eGR]                  Length (um)    Vias 
[02/25 14:03:57    349s] [NR-eGR] -------------------------------------
[02/25 14:03:57    349s] [NR-eGR]  metal1   (1H)             0   53574 
[02/25 14:03:57    349s] [NR-eGR]  metal2   (2V)         68858   72454 
[02/25 14:03:57    349s] [NR-eGR]  metal3   (3H)         65118     164 
[02/25 14:03:57    349s] [NR-eGR]  metal4   (4V)           198       9 
[02/25 14:03:57    349s] [NR-eGR]  metal5   (5H)            60       2 
[02/25 14:03:57    349s] [NR-eGR]  metal6   (6V)             0       2 
[02/25 14:03:57    349s] [NR-eGR]  metal7   (7H)             0       0 
[02/25 14:03:57    349s] [NR-eGR]  metal8   (8V)             0       0 
[02/25 14:03:57    349s] [NR-eGR]  metal9   (9H)             0       0 
[02/25 14:03:57    349s] [NR-eGR]  metal10  (10V)            0       0 
[02/25 14:03:57    349s] [NR-eGR] -------------------------------------
[02/25 14:03:57    349s] [NR-eGR]           Total       134234  126205 
[02/25 14:03:57    349s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:03:57    349s] [NR-eGR] Total half perimeter of net bounding box: 119233um
[02/25 14:03:57    349s] [NR-eGR] Total length: 134234um, number of vias: 126205
[02/25 14:03:57    349s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:03:57    349s] [NR-eGR] Total eGR-routed clock nets wire length: 1525um, number of vias: 937
[02/25 14:03:57    349s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:03:57    349s] (I)      Finished Export ( CPU: 0.16 sec, Real: 0.25 sec, Curr Mem: 1789.65 MB )
[02/25 14:03:57    349s] Early Global Route wiring runtime: 0.55 seconds, mem = 1754.6M
[02/25 14:03:57    349s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.360, REAL:0.546, MEM:1754.6M, EPOCH TIME: 1677362637.925155
[02/25 14:03:57    349s] Tdgp not successfully inited but do clear! skip clearing
[02/25 14:03:57    349s] End of congRepair (cpu=0:00:00.7, real=0:00:01.0)
[02/25 14:03:57    349s] *** Finishing placeDesign default flow ***
[02/25 14:03:57    349s] **placeDesign ... cpu = 0: 1: 7, real = 0: 1:15, mem = 1744.6M **
[02/25 14:03:57    349s] Tdgp not successfully inited but do clear! skip clearing
[02/25 14:03:58    349s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[02/25 14:03:58    349s] **WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.
[02/25 14:03:58    349s] 
[02/25 14:03:58    349s] *** Summary of all messages that are not suppressed in this session:
[02/25 14:03:58    349s] Severity  ID               Count  Summary                                  
[02/25 14:03:58    349s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[02/25 14:03:58    349s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[02/25 14:03:58    349s] WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[02/25 14:03:58    349s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[02/25 14:03:58    349s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[02/25 14:03:58    349s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[02/25 14:03:58    349s] *** Message Summary: 8 warning(s), 0 error(s)
[02/25 14:03:58    349s] 
[02/25 14:03:58    349s] *** placeDesign #1 [finish] : cpu/real = 0:01:07.3/0:01:15.1 (0.9), totSession cpu/real = 0:05:49.5/0:29:40.1 (0.2), mem = 1744.6M
[02/25 14:03:58    349s] 
[02/25 14:03:58    349s] =============================================================================================
[02/25 14:03:58    349s]  Final TAT Report : placeDesign #1                                              21.15-s110_1
[02/25 14:03:58    349s] =============================================================================================
[02/25 14:03:58    349s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:03:58    349s] ---------------------------------------------------------------------------------------------
[02/25 14:03:58    349s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:03:58    349s] [ TimingUpdate           ]     12   0:00:03.9  (   5.2 % )     0:00:03.9 /  0:00:03.8    1.0
[02/25 14:03:58    349s] [ FullDelayCalc          ]      9   0:00:25.1  (  33.4 % )     0:00:25.1 /  0:00:24.4    1.0
[02/25 14:03:58    349s] [ MISC                   ]          0:00:46.2  (  61.4 % )     0:00:46.2 /  0:00:39.1    0.8
[02/25 14:03:58    349s] ---------------------------------------------------------------------------------------------
[02/25 14:03:58    349s]  placeDesign #1 TOTAL               0:01:15.1  ( 100.0 % )     0:01:15.1 /  0:01:07.3    0.9
[02/25 14:03:58    349s] ---------------------------------------------------------------------------------------------
[02/25 14:03:58    349s] 
[02/25 14:04:49    354s] <CMD> report_power
[02/25 14:04:49    354s] env CDS_WORKAREA is set to /net/ugrads/jtschir1/pvt/ee434/lab3
[02/25 14:04:49    354s] 
[02/25 14:04:49    354s] Power Net Detected:
[02/25 14:04:49    354s]         Voltage	    Name
[02/25 14:04:49    354s]              0V	    VSS
[02/25 14:04:49    354s]            1.1V	    VDD
[02/25 14:04:50    354s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/25 14:04:50    354s] #################################################################################
[02/25 14:04:50    354s] # Design Stage: PreRoute
[02/25 14:04:50    354s] # Design Name: myPMul32_4
[02/25 14:04:50    354s] # Design Mode: 90nm
[02/25 14:04:50    354s] # Analysis Mode: MMMC Non-OCV 
[02/25 14:04:50    354s] # Parasitics Mode: No SPEF/RCDB 
[02/25 14:04:50    354s] # Signoff Settings: SI Off 
[02/25 14:04:50    354s] #################################################################################
[02/25 14:04:50    354s] Extraction called for design 'myPMul32_4' of instances=13852 and nets=19954 using extraction engine 'preRoute' .
[02/25 14:04:50    354s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/25 14:04:50    354s] Type 'man IMPEXT-3530' for more detail.
[02/25 14:04:50    354s] PreRoute RC Extraction called for design myPMul32_4.
[02/25 14:04:50    354s] RC Extraction called in multi-corner(1) mode.
[02/25 14:04:50    354s] RCMode: PreRoute
[02/25 14:04:50    354s]       RC Corner Indexes            0   
[02/25 14:04:50    354s] Capacitance Scaling Factor   : 1.00000 
[02/25 14:04:50    354s] Resistance Scaling Factor    : 1.00000 
[02/25 14:04:50    354s] Clock Cap. Scaling Factor    : 1.00000 
[02/25 14:04:50    354s] Clock Res. Scaling Factor    : 1.00000 
[02/25 14:04:50    354s] Shrink Factor                : 1.00000
[02/25 14:04:50    354s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/25 14:04:50    354s] Using capacitance table file ...
[02/25 14:04:50    354s] 
[02/25 14:04:50    354s] Trim Metal Layers:
[02/25 14:04:50    354s] LayerId::1 widthSet size::4
[02/25 14:04:50    354s] LayerId::2 widthSet size::4
[02/25 14:04:50    354s] LayerId::3 widthSet size::4
[02/25 14:04:50    354s] LayerId::4 widthSet size::4
[02/25 14:04:50    354s] LayerId::5 widthSet size::4
[02/25 14:04:50    354s] LayerId::6 widthSet size::4
[02/25 14:04:50    354s] LayerId::7 widthSet size::4
[02/25 14:04:50    354s] LayerId::8 widthSet size::4
[02/25 14:04:50    354s] LayerId::9 widthSet size::4
[02/25 14:04:50    354s] LayerId::10 widthSet size::3
[02/25 14:04:50    354s] Updating RC grid for preRoute extraction ...
[02/25 14:04:50    354s] eee: pegSigSF::1.070000
[02/25 14:04:50    354s] Initializing multi-corner capacitance tables ... 
[02/25 14:04:50    354s] Initializing multi-corner resistance tables ...
[02/25 14:04:50    354s] eee: l::1 avDens::0.095937 usedTrk::3837.469009 availTrk::40000.000000 sigTrk::3837.469009
[02/25 14:04:50    354s] eee: l::2 avDens::0.138441 usedTrk::5080.776172 availTrk::36700.000000 sigTrk::5080.776172
[02/25 14:04:50    354s] eee: l::3 avDens::0.136091 usedTrk::4681.542514 availTrk::34400.000000 sigTrk::4681.542514
[02/25 14:04:50    354s] eee: l::4 avDens::0.004426 usedTrk::15.050000 availTrk::3400.000000 sigTrk::15.050000
[02/25 14:04:50    354s] eee: l::5 avDens::0.021302 usedTrk::4.260357 availTrk::200.000000 sigTrk::4.260357
[02/25 14:04:50    354s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:04:50    354s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:04:50    354s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:04:50    354s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:04:50    354s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:04:50    354s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/25 14:04:50    354s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.001922 aWlH=0.000000 lMod=0 pMax=0.811000 pMod=83 wcR=0.500500 newSi=0.001600 wHLS=1.251250 siPrev=0 viaL=0.000000
[02/25 14:04:50    354s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1746.742M)
[02/25 14:04:50    355s] Calculate delays in Single mode...
[02/25 14:04:50    355s] Topological Sorting (REAL = 0:00:00.0, MEM = 1748.5M, InitMEM = 1748.5M)
[02/25 14:04:50    355s] Start delay calculation (fullDC) (1 T). (MEM=1748.5)
[02/25 14:04:51    355s] End AAE Lib Interpolated Model. (MEM=1760.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/25 14:04:57    359s] Total number of fetched objects 20079
[02/25 14:04:57    359s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/25 14:04:57    359s] End delay calculation. (MEM=1805.24 CPU=0:00:04.0 REAL=0:00:06.0)
[02/25 14:04:57    359s] End delay calculation (fullDC). (MEM=1805.24 CPU=0:00:04.7 REAL=0:00:07.0)
[02/25 14:04:57    359s] *** CDM Built up (cpu=0:00:05.6  real=0:00:07.0  mem= 1805.2M) ***
[02/25 14:04:57    360s] 
[02/25 14:04:57    360s] Begin Power Analysis
[02/25 14:04:57    360s] 
[02/25 14:04:57    360s]              0V	    VSS
[02/25 14:04:57    360s]            1.1V	    VDD
[02/25 14:04:57    360s] Begin Processing Timing Library for Power Calculation
[02/25 14:04:57    360s] 
[02/25 14:04:57    360s] Begin Processing Timing Library for Power Calculation
[02/25 14:04:57    360s] 
[02/25 14:04:57    360s] 
[02/25 14:04:57    360s] 
[02/25 14:04:57    360s] Begin Processing Power Net/Grid for Power Calculation
[02/25 14:04:57    360s] 
[02/25 14:04:57    360s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1444.57MB/3260.74MB/1464.31MB)
[02/25 14:04:57    360s] 
[02/25 14:04:57    360s] Begin Processing Timing Window Data for Power Calculation
[02/25 14:04:57    360s] 
[02/25 14:04:57    360s] myCLK(156.25MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1445.52MB/3260.74MB/1464.31MB)
[02/25 14:04:57    360s] 
[02/25 14:04:57    360s] Begin Processing User Attributes
[02/25 14:04:57    360s] 
[02/25 14:04:57    360s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1445.60MB/3260.74MB/1464.31MB)
[02/25 14:04:57    360s] 
[02/25 14:04:57    360s] Begin Processing Signal Activity
[02/25 14:04:57    360s] 
[02/25 14:04:58    361s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1446.55MB/3260.74MB/1464.31MB)
[02/25 14:04:58    361s] 
[02/25 14:04:58    361s] Begin Power Computation
[02/25 14:04:58    361s] 
[02/25 14:04:58    361s]       ----------------------------------------------------------
[02/25 14:04:58    361s]       # of cell(s) missing both power/leakage table: 0
[02/25 14:04:58    361s]       # of cell(s) missing power table: 0
[02/25 14:04:58    361s]       # of cell(s) missing leakage table: 0
[02/25 14:04:58    361s]       ----------------------------------------------------------
[02/25 14:04:58    361s] 
[02/25 14:04:58    361s] 
[02/25 14:05:01    363s]       # of MSMV cell(s) missing power_level: 0
[02/25 14:05:01    363s] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1447.71MB/3268.75MB/1464.31MB)
[02/25 14:05:01    363s] 
[02/25 14:05:01    363s] Begin Processing User Attributes
[02/25 14:05:01    363s] 
[02/25 14:05:01    363s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1447.72MB/3268.75MB/1464.31MB)
[02/25 14:05:01    363s] 
[02/25 14:05:01    363s] Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1447.79MB/3268.75MB/1464.31MB)
[02/25 14:05:01    363s] 
[02/25 14:05:01    363s] *



[02/25 14:05:01    363s] Total Power
[02/25 14:05:01    363s] -----------------------------------------------------------------------------------------
[02/25 14:05:01    363s] Total Internal Power:       14.44119165 	   56.7505%
[02/25 14:05:01    363s] Total Switching Power:      10.43564717 	   41.0096%
[02/25 14:05:01    363s] Total Leakage Power:         0.56999291 	    2.2399%
[02/25 14:05:01    363s] Total Power:                25.44683173
[02/25 14:05:01    363s] -----------------------------------------------------------------------------------------
[02/25 14:06:23    376s] <CMD> report_area
[02/25 14:06:40    379s] <CMD> report_timing
[02/25 14:07:09    384s] invalid command name "report_density"
[02/25 14:07:58    389s] <CMD> timeDesign -preCTS
[02/25 14:07:58    390s] AAE DB initialization (MEM=1803.73 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/25 14:07:58    390s] #optDebug: fT-S <1 1 0 0 0>
[02/25 14:07:58    390s] *** timeDesign #1 [begin] : totSession cpu/real = 0:06:30.1/0:33:40.7 (0.2), mem = 1803.7M
[02/25 14:07:58    390s] Setting timing_disable_library_data_to_data_checks to 'true'.
[02/25 14:07:58    390s] Setting timing_disable_user_data_to_data_checks to 'true'.
[02/25 14:07:58    390s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1755.7M, EPOCH TIME: 1677362878.843474
[02/25 14:07:58    390s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:07:58    390s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:07:58    390s] All LLGs are deleted
[02/25 14:07:58    390s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:07:58    390s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:07:58    390s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1755.7M, EPOCH TIME: 1677362878.843757
[02/25 14:07:58    390s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1755.7M, EPOCH TIME: 1677362878.843939
[02/25 14:07:58    390s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1755.7M, EPOCH TIME: 1677362878.844131
[02/25 14:07:58    390s] Start to check current routing status for nets...
[02/25 14:07:59    390s] All nets are already routed correctly.
[02/25 14:07:59    390s] End to check current routing status for nets (mem=1755.7M)
[02/25 14:07:59    390s] Effort level <high> specified for reg2reg path_group
[02/25 14:07:59    391s] All LLGs are deleted
[02/25 14:07:59    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:07:59    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:07:59    391s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1763.5M, EPOCH TIME: 1677362879.868369
[02/25 14:07:59    391s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1763.5M, EPOCH TIME: 1677362879.868587
[02/25 14:07:59    391s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1763.5M, EPOCH TIME: 1677362879.873182
[02/25 14:07:59    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:07:59    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:07:59    391s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1763.5M, EPOCH TIME: 1677362879.873679
[02/25 14:07:59    391s] Max number of tech site patterns supported in site array is 256.
[02/25 14:07:59    391s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:07:59    391s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1763.5M, EPOCH TIME: 1677362879.878650
[02/25 14:07:59    391s] After signature check, allow fast init is true, keep pre-filter is true.
[02/25 14:07:59    391s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/25 14:07:59    391s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1763.5M, EPOCH TIME: 1677362879.880242
[02/25 14:07:59    391s] Fast DP-INIT is on for default
[02/25 14:07:59    391s] Atter site array init, number of instance map data is 0.
[02/25 14:07:59    391s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1763.5M, EPOCH TIME: 1677362879.886016
[02/25 14:07:59    391s] 
[02/25 14:07:59    391s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:07:59    391s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.016, MEM:1763.5M, EPOCH TIME: 1677362879.889460
[02/25 14:07:59    391s] All LLGs are deleted
[02/25 14:07:59    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:07:59    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:07:59    391s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1763.5M, EPOCH TIME: 1677362879.896636
[02/25 14:07:59    391s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1763.5M, EPOCH TIME: 1677362879.896830
[02/25 14:07:59    391s] Starting delay calculation for Setup views
[02/25 14:08:00    391s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/25 14:08:00    391s] #################################################################################
[02/25 14:08:00    391s] # Design Stage: PreRoute
[02/25 14:08:00    391s] # Design Name: myPMul32_4
[02/25 14:08:00    391s] # Design Mode: 90nm
[02/25 14:08:00    391s] # Analysis Mode: MMMC Non-OCV 
[02/25 14:08:00    391s] # Parasitics Mode: No SPEF/RCDB 
[02/25 14:08:00    391s] # Signoff Settings: SI Off 
[02/25 14:08:00    391s] #################################################################################
[02/25 14:08:00    391s] Calculate delays in Single mode...
[02/25 14:08:00    391s] Topological Sorting (REAL = 0:00:00.0, MEM = 1761.5M, InitMEM = 1761.5M)
[02/25 14:08:00    391s] Start delay calculation (fullDC) (1 T). (MEM=1761.51)
[02/25 14:08:00    391s] siFlow : Timing analysis mode is single, using late cdB files
[02/25 14:08:00    391s] Start AAE Lib Loading. (MEM=1773.02)
[02/25 14:08:00    391s] End AAE Lib Loading. (MEM=1792.1 CPU=0:00:00.0 Real=0:00:00.0)
[02/25 14:08:00    391s] End AAE Lib Interpolated Model. (MEM=1792.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/25 14:08:04    396s] Total number of fetched objects 20079
[02/25 14:08:04    396s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/25 14:08:04    396s] End delay calculation. (MEM=1850.86 CPU=0:00:04.1 REAL=0:00:04.0)
[02/25 14:08:04    396s] End delay calculation (fullDC). (MEM=1814.24 CPU=0:00:04.9 REAL=0:00:04.0)
[02/25 14:08:04    396s] *** CDM Built up (cpu=0:00:04.9  real=0:00:04.0  mem= 1814.2M) ***
[02/25 14:08:05    396s] *** Done Building Timing Graph (cpu=0:00:05.5 real=0:00:06.0 totSessionCpu=0:06:37 mem=1814.2M)
[02/25 14:08:09    397s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.200  | -2.200  |  6.361  |
|           TNS (ns):| -96.583 | -96.583 |  0.000  |
|    Violating Paths:|   70    |   70    |    0    |
|          All Paths:|   384   |   256   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    257 (257)     |   -0.077   |    257 (257)     |
|   max_tran     |    128 (8165)    |   -0.151   |    128 (8165)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/25 14:08:09    397s] All LLGs are deleted
[02/25 14:08:09    397s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:08:09    397s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:08:09    397s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1787.7M, EPOCH TIME: 1677362889.289986
[02/25 14:08:09    397s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1787.7M, EPOCH TIME: 1677362889.290201
[02/25 14:08:09    397s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1787.7M, EPOCH TIME: 1677362889.294322
[02/25 14:08:09    397s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:08:09    397s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:08:09    397s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1787.7M, EPOCH TIME: 1677362889.294755
[02/25 14:08:09    397s] Max number of tech site patterns supported in site array is 256.
[02/25 14:08:09    397s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:08:09    397s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1787.7M, EPOCH TIME: 1677362889.299404
[02/25 14:08:09    397s] After signature check, allow fast init is true, keep pre-filter is true.
[02/25 14:08:09    397s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/25 14:08:09    397s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.001, MEM:1787.7M, EPOCH TIME: 1677362889.300837
[02/25 14:08:09    397s] Fast DP-INIT is on for default
[02/25 14:08:09    397s] Atter site array init, number of instance map data is 0.
[02/25 14:08:09    397s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1787.7M, EPOCH TIME: 1677362889.305824
[02/25 14:08:09    397s] 
[02/25 14:08:09    397s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:08:09    397s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.015, MEM:1787.7M, EPOCH TIME: 1677362889.309243
[02/25 14:08:09    397s] All LLGs are deleted
[02/25 14:08:09    397s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:08:09    397s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:08:09    397s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1787.7M, EPOCH TIME: 1677362889.315636
[02/25 14:08:09    397s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1787.7M, EPOCH TIME: 1677362889.315831
[02/25 14:08:09    397s] Density: 48.563%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[02/25 14:08:09    397s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:08:09    397s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:08:09    397s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1787.7M, EPOCH TIME: 1677362889.323959
[02/25 14:08:09    397s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1787.7M, EPOCH TIME: 1677362889.324210
[02/25 14:08:09    397s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1787.7M, EPOCH TIME: 1677362889.328360
[02/25 14:08:09    397s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:08:09    397s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:08:09    397s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1787.7M, EPOCH TIME: 1677362889.328741
[02/25 14:08:09    397s] Max number of tech site patterns supported in site array is 256.
[02/25 14:08:09    397s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:08:09    397s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1787.7M, EPOCH TIME: 1677362889.333487
[02/25 14:08:09    397s] After signature check, allow fast init is true, keep pre-filter is true.
[02/25 14:08:09    397s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/25 14:08:09    397s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1787.7M, EPOCH TIME: 1677362889.334643
[02/25 14:08:09    397s] Fast DP-INIT is on for default
[02/25 14:08:09    397s] Atter site array init, number of instance map data is 0.
[02/25 14:08:09    397s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1787.7M, EPOCH TIME: 1677362889.339592
[02/25 14:08:09    397s] 
[02/25 14:08:09    397s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:08:09    397s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.015, MEM:1787.7M, EPOCH TIME: 1677362889.343022
[02/25 14:08:09    397s] All LLGs are deleted
[02/25 14:08:09    397s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:08:09    397s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:08:09    397s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1787.7M, EPOCH TIME: 1677362889.349696
[02/25 14:08:09    397s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1787.7M, EPOCH TIME: 1677362889.349898
[02/25 14:08:09    397s] Reported timing to dir ./timingReports
[02/25 14:08:09    397s] Total CPU time: 7.96 sec
[02/25 14:08:09    397s] Total Real time: 11.0 sec
[02/25 14:08:09    397s] Total Memory Usage: 1787.652344 Mbytes
[02/25 14:08:09    397s] Info: pop threads available for lower-level modules during optimization.
[02/25 14:08:09    397s] *** timeDesign #1 [finish] : cpu/real = 0:00:07.7/0:00:10.7 (0.7), totSession cpu/real = 0:06:37.8/0:33:51.4 (0.2), mem = 1787.7M
[02/25 14:08:09    397s] 
[02/25 14:08:09    397s] =============================================================================================
[02/25 14:08:09    397s]  Final TAT Report : timeDesign #1                                               21.15-s110_1
[02/25 14:08:09    397s] =============================================================================================
[02/25 14:08:09    397s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:08:09    397s] ---------------------------------------------------------------------------------------------
[02/25 14:08:09    397s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:08:09    397s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.1 % )     0:00:09.5 /  0:00:06.7    0.7
[02/25 14:08:09    397s] [ DrvReport              ]      1   0:00:03.3  (  31.2 % )     0:00:03.3 /  0:00:00.6    0.2
[02/25 14:08:09    397s] [ TimingUpdate           ]      1   0:00:00.5  (   4.9 % )     0:00:05.4 /  0:00:05.5    1.0
[02/25 14:08:09    397s] [ FullDelayCalc          ]      1   0:00:04.9  (  45.7 % )     0:00:04.9 /  0:00:04.9    1.0
[02/25 14:08:09    397s] [ TimingReport           ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.0    0.4
[02/25 14:08:09    397s] [ GenerateReports        ]      1   0:00:00.5  (   4.7 % )     0:00:00.5 /  0:00:00.5    0.9
[02/25 14:08:09    397s] [ MISC                   ]          0:00:01.2  (  11.4 % )     0:00:01.2 /  0:00:01.1    0.9
[02/25 14:08:09    397s] ---------------------------------------------------------------------------------------------
[02/25 14:08:09    397s]  timeDesign #1 TOTAL                0:00:10.7  ( 100.0 % )     0:00:10.7 /  0:00:07.7    0.7
[02/25 14:08:09    397s] ---------------------------------------------------------------------------------------------
[02/25 14:08:09    397s] 
[02/25 14:09:31    410s] <CMD> setDelayCalMode -siAware false
[02/25 14:09:54    414s] <CMD> timeDesign -preCTS
[02/25 14:09:54    414s] #optDebug: fT-S <1 1 0 0 0>
[02/25 14:09:54    414s] *** timeDesign #2 [begin] : totSession cpu/real = 0:06:54.4/0:35:36.2 (0.2), mem = 1787.7M
[02/25 14:09:54    414s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1787.7M, EPOCH TIME: 1677362994.155461
[02/25 14:09:54    414s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:09:54    414s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:09:54    414s] All LLGs are deleted
[02/25 14:09:54    414s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:09:54    414s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:09:54    414s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1787.7M, EPOCH TIME: 1677362994.155703
[02/25 14:09:54    414s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1787.7M, EPOCH TIME: 1677362994.155870
[02/25 14:09:54    414s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1787.7M, EPOCH TIME: 1677362994.156048
[02/25 14:09:54    414s] Start to check current routing status for nets...
[02/25 14:09:54    414s] All nets are already routed correctly.
[02/25 14:09:54    414s] End to check current routing status for nets (mem=1787.7M)
[02/25 14:09:54    414s] Effort level <high> specified for reg2reg path_group
[02/25 14:09:54    414s] All LLGs are deleted
[02/25 14:09:54    414s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:09:54    414s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:09:54    414s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1789.7M, EPOCH TIME: 1677362994.612464
[02/25 14:09:54    414s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:1789.7M, EPOCH TIME: 1677362994.612693
[02/25 14:09:54    414s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1789.7M, EPOCH TIME: 1677362994.616851
[02/25 14:09:54    414s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:09:54    414s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:09:54    414s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1789.7M, EPOCH TIME: 1677362994.617306
[02/25 14:09:54    414s] Max number of tech site patterns supported in site array is 256.
[02/25 14:09:54    414s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:09:54    414s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1789.7M, EPOCH TIME: 1677362994.621955
[02/25 14:09:54    414s] After signature check, allow fast init is true, keep pre-filter is true.
[02/25 14:09:54    414s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/25 14:09:54    414s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.001, MEM:1789.7M, EPOCH TIME: 1677362994.623402
[02/25 14:09:54    414s] Fast DP-INIT is on for default
[02/25 14:09:54    414s] Atter site array init, number of instance map data is 0.
[02/25 14:09:54    414s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1789.7M, EPOCH TIME: 1677362994.628418
[02/25 14:09:54    414s] 
[02/25 14:09:54    414s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:09:54    414s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.015, MEM:1789.7M, EPOCH TIME: 1677362994.631862
[02/25 14:09:54    414s] All LLGs are deleted
[02/25 14:09:54    414s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:09:54    414s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:09:54    414s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1789.7M, EPOCH TIME: 1677362994.638238
[02/25 14:09:54    414s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1789.7M, EPOCH TIME: 1677362994.638440
[02/25 14:09:58    416s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.200  | -2.200  |  6.361  |
|           TNS (ns):| -96.583 | -96.583 |  0.000  |
|    Violating Paths:|   70    |   70    |    0    |
|          All Paths:|   384   |   256   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    257 (257)     |   -0.077   |    257 (257)     |
|   max_tran     |    128 (8165)    |   -0.151   |    128 (8165)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/25 14:09:58    416s] All LLGs are deleted
[02/25 14:09:58    416s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:09:58    416s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:09:58    416s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1787.8M, EPOCH TIME: 1677362998.895329
[02/25 14:09:58    416s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1787.8M, EPOCH TIME: 1677362998.895570
[02/25 14:09:58    416s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1787.8M, EPOCH TIME: 1677362998.899684
[02/25 14:09:58    416s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:09:58    416s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:09:58    416s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1787.8M, EPOCH TIME: 1677362998.900099
[02/25 14:09:58    416s] Max number of tech site patterns supported in site array is 256.
[02/25 14:09:58    416s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:09:58    416s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1787.8M, EPOCH TIME: 1677362998.904772
[02/25 14:09:58    416s] After signature check, allow fast init is true, keep pre-filter is true.
[02/25 14:09:58    416s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/25 14:09:58    416s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1787.8M, EPOCH TIME: 1677362998.906180
[02/25 14:09:58    416s] Fast DP-INIT is on for default
[02/25 14:09:58    416s] Atter site array init, number of instance map data is 0.
[02/25 14:09:58    416s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1787.8M, EPOCH TIME: 1677362998.911171
[02/25 14:09:58    416s] 
[02/25 14:09:58    416s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:09:58    416s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.015, MEM:1787.8M, EPOCH TIME: 1677362998.914624
[02/25 14:09:58    416s] All LLGs are deleted
[02/25 14:09:58    416s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:09:58    416s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:09:58    416s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1787.8M, EPOCH TIME: 1677362998.920993
[02/25 14:09:58    416s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1787.8M, EPOCH TIME: 1677362998.921188
[02/25 14:09:58    416s] Density: 48.563%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[02/25 14:09:58    416s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:09:58    416s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:09:58    416s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1787.8M, EPOCH TIME: 1677362998.929465
[02/25 14:09:58    416s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1787.8M, EPOCH TIME: 1677362998.929698
[02/25 14:09:58    416s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1787.8M, EPOCH TIME: 1677362998.933923
[02/25 14:09:58    416s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:09:58    416s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:09:58    416s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1787.8M, EPOCH TIME: 1677362998.934299
[02/25 14:09:58    416s] Max number of tech site patterns supported in site array is 256.
[02/25 14:09:58    416s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:09:58    416s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1787.8M, EPOCH TIME: 1677362998.938916
[02/25 14:09:58    416s] After signature check, allow fast init is true, keep pre-filter is true.
[02/25 14:09:58    416s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/25 14:09:58    416s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.001, MEM:1787.8M, EPOCH TIME: 1677362998.940049
[02/25 14:09:58    416s] Fast DP-INIT is on for default
[02/25 14:09:58    416s] Atter site array init, number of instance map data is 0.
[02/25 14:09:58    416s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1787.8M, EPOCH TIME: 1677362998.945027
[02/25 14:09:58    416s] 
[02/25 14:09:58    416s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:09:58    416s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.015, MEM:1787.8M, EPOCH TIME: 1677362998.948439
[02/25 14:09:58    416s] All LLGs are deleted
[02/25 14:09:58    416s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:09:58    416s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:09:58    416s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1787.8M, EPOCH TIME: 1677362998.954903
[02/25 14:09:58    416s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1787.8M, EPOCH TIME: 1677362998.955099
[02/25 14:09:58    416s] Reported timing to dir ./timingReports
[02/25 14:09:58    416s] Total CPU time: 2.19 sec
[02/25 14:09:58    416s] Total Real time: 4.0 sec
[02/25 14:09:58    416s] Total Memory Usage: 1787.816406 Mbytes
[02/25 14:09:58    416s] Info: pop threads available for lower-level modules during optimization.
[02/25 14:09:58    416s] *** timeDesign #2 [finish] : cpu/real = 0:00:02.2/0:00:04.9 (0.5), totSession cpu/real = 0:06:56.5/0:35:41.0 (0.2), mem = 1787.8M
[02/25 14:09:58    416s] 
[02/25 14:09:58    416s] =============================================================================================
[02/25 14:09:58    416s]  Final TAT Report : timeDesign #2                                               21.15-s110_1
[02/25 14:09:58    416s] =============================================================================================
[02/25 14:09:58    416s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:09:58    416s] ---------------------------------------------------------------------------------------------
[02/25 14:09:58    416s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:09:58    416s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.3 % )     0:00:04.4 /  0:00:01.7    0.4
[02/25 14:09:58    416s] [ DrvReport              ]      1   0:00:03.2  (  66.5 % )     0:00:03.2 /  0:00:00.6    0.2
[02/25 14:09:58    416s] [ TimingUpdate           ]      1   0:00:00.4  (   8.8 % )     0:00:00.4 /  0:00:00.4    1.0
[02/25 14:09:58    416s] [ TimingReport           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[02/25 14:09:58    416s] [ GenerateReports        ]      1   0:00:00.6  (  11.3 % )     0:00:00.6 /  0:00:00.5    1.0
[02/25 14:09:58    416s] [ MISC                   ]          0:00:00.5  (  10.3 % )     0:00:00.5 /  0:00:00.5    1.0
[02/25 14:09:58    416s] ---------------------------------------------------------------------------------------------
[02/25 14:09:58    416s]  timeDesign #2 TOTAL                0:00:04.9  ( 100.0 % )     0:00:04.9 /  0:00:02.2    0.5
[02/25 14:09:58    416s] ---------------------------------------------------------------------------------------------
[02/25 14:09:58    416s] 
[02/25 14:10:06    417s] <CMD> report_timing
[02/25 14:10:51    423s] <CMD> optDesign -preCTS
[02/25 14:10:51    423s] Executing: place_opt_design -opt
[02/25 14:10:51    423s] **INFO: User settings:
[02/25 14:10:51    423s] setExtractRCMode -engine                            preRoute
[02/25 14:10:51    423s] setUsefulSkewMode -maxAllowedDelay                  1
[02/25 14:10:51    423s] setUsefulSkewMode -noBoundary                       false
[02/25 14:10:51    423s] setDelayCalMode -enable_high_fanout                 true
[02/25 14:10:51    423s] setDelayCalMode -engine                             aae
[02/25 14:10:51    423s] setDelayCalMode -ignoreNetLoad                      false
[02/25 14:10:51    423s] setDelayCalMode -SIAware                            false
[02/25 14:10:51    423s] setDelayCalMode -socv_accuracy_mode                 low
[02/25 14:10:51    423s] setPlaceMode -maxRouteLayer                         8
[02/25 14:10:51    423s] setPlaceMode -place_design_floorplan_mode           false
[02/25 14:10:51    423s] setPlaceMode -place_detail_check_route              false
[02/25 14:10:51    423s] setPlaceMode -place_detail_preserve_routing         true
[02/25 14:10:51    423s] setPlaceMode -place_detail_remove_affected_routing  false
[02/25 14:10:51    423s] setPlaceMode -place_detail_swap_eeq_cells           false
[02/25 14:10:51    423s] setPlaceMode -place_global_clock_gate_aware         true
[02/25 14:10:51    423s] setPlaceMode -place_global_cong_effort              auto
[02/25 14:10:51    423s] setPlaceMode -place_global_ignore_scan              true
[02/25 14:10:51    423s] setPlaceMode -place_global_ignore_spare             false
[02/25 14:10:51    423s] setPlaceMode -place_global_module_aware_spare       false
[02/25 14:10:51    423s] setPlaceMode -place_global_place_io_pins            true
[02/25 14:10:51    423s] setPlaceMode -place_global_reorder_scan             true
[02/25 14:10:51    423s] setPlaceMode -powerDriven                           false
[02/25 14:10:51    423s] setPlaceMode -timingDriven                          true
[02/25 14:10:51    423s] setAnalysisMode -analysisType                       single
[02/25 14:10:51    423s] setAnalysisMode -checkType                          setup
[02/25 14:10:51    423s] setAnalysisMode -clkSrcPath                         true
[02/25 14:10:51    423s] setAnalysisMode -clockPropagation                   forcedIdeal
[02/25 14:10:51    423s] setAnalysisMode -virtualIPO                         false
[02/25 14:10:51    423s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[02/25 14:10:51    423s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[02/25 14:10:51    423s] 
[02/25 14:10:51    423s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:07:03.4/0:36:33.3 (0.2), mem = 1793.9M
[02/25 14:10:51    423s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[02/25 14:10:51    423s] *** Starting GigaPlace ***
[02/25 14:10:51    423s] #optDebug: fT-E <X 2 3 1 0>
[02/25 14:10:51    423s] OPERPROF: Starting DPlace-Init at level 1, MEM:1793.9M, EPOCH TIME: 1677363051.292198
[02/25 14:10:51    423s] Processing tracks to init pin-track alignment.
[02/25 14:10:51    423s] z: 2, totalTracks: 1
[02/25 14:10:51    423s] z: 4, totalTracks: 1
[02/25 14:10:51    423s] z: 6, totalTracks: 1
[02/25 14:10:51    423s] z: 8, totalTracks: 1
[02/25 14:10:51    423s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:10:51    423s] All LLGs are deleted
[02/25 14:10:51    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:51    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:51    423s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1793.9M, EPOCH TIME: 1677363051.300363
[02/25 14:10:51    423s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1792.6M, EPOCH TIME: 1677363051.300905
[02/25 14:10:51    423s] # Building myPMul32_4 llgBox search-tree.
[02/25 14:10:51    423s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1792.6M, EPOCH TIME: 1677363051.305006
[02/25 14:10:51    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:51    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:51    423s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1792.6M, EPOCH TIME: 1677363051.305822
[02/25 14:10:51    423s] Max number of tech site patterns supported in site array is 256.
[02/25 14:10:51    423s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:10:51    423s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1792.6M, EPOCH TIME: 1677363051.310609
[02/25 14:10:51    423s] After signature check, allow fast init is true, keep pre-filter is true.
[02/25 14:10:51    423s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/25 14:10:51    423s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1792.6M, EPOCH TIME: 1677363051.312069
[02/25 14:10:51    423s] SiteArray: non-trimmed site array dimensions = 184 x 1379
[02/25 14:10:51    423s] SiteArray: use 1,413,120 bytes
[02/25 14:10:51    423s] SiteArray: current memory after site array memory allocation 1793.9M
[02/25 14:10:51    423s] SiteArray: FP blocked sites are writable
[02/25 14:10:51    423s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/25 14:10:51    423s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1793.9M, EPOCH TIME: 1677363051.317490
[02/25 14:10:51    423s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1793.9M, EPOCH TIME: 1677363051.317781
[02/25 14:10:51    423s] SiteArray: number of non floorplan blocked sites for llg default is 253736
[02/25 14:10:51    423s] Atter site array init, number of instance map data is 0.
[02/25 14:10:51    423s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.016, MEM:1793.9M, EPOCH TIME: 1677363051.321335
[02/25 14:10:51    423s] 
[02/25 14:10:51    423s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:10:51    423s] OPERPROF:     Starting CMU at level 3, MEM:1793.9M, EPOCH TIME: 1677363051.323456
[02/25 14:10:51    423s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1793.9M, EPOCH TIME: 1677363051.324818
[02/25 14:10:51    423s] 
[02/25 14:10:51    423s] Bad Lib Cell Checking (CMU) is done! (0)
[02/25 14:10:51    423s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.022, MEM:1793.9M, EPOCH TIME: 1677363051.327113
[02/25 14:10:51    423s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1793.9M, EPOCH TIME: 1677363051.327272
[02/25 14:10:51    423s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1793.9M, EPOCH TIME: 1677363051.327460
[02/25 14:10:51    423s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1793.9MB).
[02/25 14:10:51    423s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:1793.9M, EPOCH TIME: 1677363051.334538
[02/25 14:10:51    423s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1793.9M, EPOCH TIME: 1677363051.334691
[02/25 14:10:51    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:51    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:51    423s] All LLGs are deleted
[02/25 14:10:51    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:51    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:51    423s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1793.9M, EPOCH TIME: 1677363051.374931
[02/25 14:10:51    423s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1793.9M, EPOCH TIME: 1677363051.375198
[02/25 14:10:51    423s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.042, MEM:1787.9M, EPOCH TIME: 1677363051.376747
[02/25 14:10:51    423s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:03.5/0:36:33.4 (0.2), mem = 1787.9M
[02/25 14:10:51    423s] VSMManager cleared!
[02/25 14:10:51    423s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:03.5/0:36:33.4 (0.2), mem = 1787.9M
[02/25 14:10:51    423s] 
[02/25 14:10:51    423s] =============================================================================================
[02/25 14:10:51    423s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.15-s110_1
[02/25 14:10:51    423s] =============================================================================================
[02/25 14:10:51    423s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:10:51    423s] ---------------------------------------------------------------------------------------------
[02/25 14:10:51    423s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:10:51    423s] ---------------------------------------------------------------------------------------------
[02/25 14:10:51    423s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:10:51    423s] ---------------------------------------------------------------------------------------------
[02/25 14:10:51    423s] 
[02/25 14:10:51    423s] Enable CTE adjustment.
[02/25 14:10:51    423s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1452.0M, totSessionCpu=0:07:04 **
[02/25 14:10:51    423s] Info: 1 threads available for lower-level modules during optimization.
[02/25 14:10:51    423s] GigaOpt running with 1 threads.
[02/25 14:10:51    423s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:03.5/0:36:33.4 (0.2), mem = 1787.9M
[02/25 14:10:51    423s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/25 14:10:51    423s] OPERPROF: Starting DPlace-Init at level 1, MEM:1787.9M, EPOCH TIME: 1677363051.452311
[02/25 14:10:51    423s] Processing tracks to init pin-track alignment.
[02/25 14:10:51    423s] z: 2, totalTracks: 1
[02/25 14:10:51    423s] z: 4, totalTracks: 1
[02/25 14:10:51    423s] z: 6, totalTracks: 1
[02/25 14:10:51    423s] z: 8, totalTracks: 1
[02/25 14:10:51    423s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:10:51    423s] All LLGs are deleted
[02/25 14:10:51    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:51    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:51    423s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1787.9M, EPOCH TIME: 1677363051.460230
[02/25 14:10:51    423s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1787.9M, EPOCH TIME: 1677363051.460436
[02/25 14:10:51    423s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1787.9M, EPOCH TIME: 1677363051.464463
[02/25 14:10:51    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:51    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:51    423s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1787.9M, EPOCH TIME: 1677363051.465245
[02/25 14:10:51    423s] Max number of tech site patterns supported in site array is 256.
[02/25 14:10:51    423s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:10:51    423s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1787.9M, EPOCH TIME: 1677363051.469893
[02/25 14:10:51    423s] After signature check, allow fast init is true, keep pre-filter is true.
[02/25 14:10:51    423s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/25 14:10:51    423s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1787.9M, EPOCH TIME: 1677363051.471307
[02/25 14:10:51    423s] Fast DP-INIT is on for default
[02/25 14:10:51    423s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/25 14:10:51    423s] Atter site array init, number of instance map data is 0.
[02/25 14:10:51    423s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:1787.9M, EPOCH TIME: 1677363051.476306
[02/25 14:10:51    423s] 
[02/25 14:10:51    423s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:10:51    423s] OPERPROF:     Starting CMU at level 3, MEM:1787.9M, EPOCH TIME: 1677363051.478412
[02/25 14:10:51    423s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1787.9M, EPOCH TIME: 1677363051.479649
[02/25 14:10:51    423s] 
[02/25 14:10:51    423s] Bad Lib Cell Checking (CMU) is done! (0)
[02/25 14:10:51    423s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1787.9M, EPOCH TIME: 1677363051.481938
[02/25 14:10:51    423s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1787.9M, EPOCH TIME: 1677363051.482099
[02/25 14:10:51    423s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1787.9M, EPOCH TIME: 1677363051.482256
[02/25 14:10:51    423s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1787.9MB).
[02/25 14:10:51    423s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.037, MEM:1787.9M, EPOCH TIME: 1677363051.489213
[02/25 14:10:51    423s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1787.9M, EPOCH TIME: 1677363051.489375
[02/25 14:10:51    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:51    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:51    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:51    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:51    423s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.039, MEM:1787.9M, EPOCH TIME: 1677363051.528103
[02/25 14:10:51    423s] 
[02/25 14:10:51    423s] Creating Lib Analyzer ...
[02/25 14:10:51    423s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/25 14:10:51    423s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/25 14:10:51    423s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/25 14:10:51    423s] 
[02/25 14:10:51    423s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/25 14:10:51    423s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:04 mem=1809.9M
[02/25 14:10:51    423s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:04 mem=1809.9M
[02/25 14:10:51    423s] Creating Lib Analyzer, finished. 
[02/25 14:10:51    423s] #optDebug: fT-S <1 2 3 1 0>
[02/25 14:10:51    423s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1458.1M, totSessionCpu=0:07:04 **
[02/25 14:10:51    423s] *** optDesign -preCTS ***
[02/25 14:10:51    423s] DRC Margin: user margin 0.0; extra margin 0.2
[02/25 14:10:51    423s] Setup Target Slack: user slack 0; extra slack 0.0
[02/25 14:10:51    423s] Hold Target Slack: user slack 0
[02/25 14:10:52    423s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1810.9M, EPOCH TIME: 1677363052.007308
[02/25 14:10:52    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:52    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:52    424s] 
[02/25 14:10:52    424s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:10:52    424s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1810.9M, EPOCH TIME: 1677363052.018034
[02/25 14:10:52    424s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:52    424s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:52    424s] Multi-VT timing optimization disabled based on library information.
[02/25 14:10:52    424s] 
[02/25 14:10:52    424s] TimeStamp Deleting Cell Server Begin ...
[02/25 14:10:52    424s] Deleting Lib Analyzer.
[02/25 14:10:52    424s] 
[02/25 14:10:52    424s] TimeStamp Deleting Cell Server End ...
[02/25 14:10:52    424s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/25 14:10:52    424s] 
[02/25 14:10:52    424s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/25 14:10:52    424s] Summary for sequential cells identification: 
[02/25 14:10:52    424s]   Identified SBFF number: 16
[02/25 14:10:52    424s]   Identified MBFF number: 0
[02/25 14:10:52    424s]   Identified SB Latch number: 0
[02/25 14:10:52    424s]   Identified MB Latch number: 0
[02/25 14:10:52    424s]   Not identified SBFF number: 0
[02/25 14:10:52    424s]   Not identified MBFF number: 0
[02/25 14:10:52    424s]   Not identified SB Latch number: 0
[02/25 14:10:52    424s]   Not identified MB Latch number: 0
[02/25 14:10:52    424s]   Number of sequential cells which are not FFs: 13
[02/25 14:10:52    424s]  Visiting view : VView1
[02/25 14:10:52    424s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/25 14:10:52    424s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/25 14:10:52    424s]  Visiting view : VView1
[02/25 14:10:52    424s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/25 14:10:52    424s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/25 14:10:52    424s] TLC MultiMap info (StdDelay):
[02/25 14:10:52    424s]   : VDCCorner + VTLib + 1 + no RcCorner := 9.5ps
[02/25 14:10:52    424s]   : VDCCorner + VTLib + 1 + VRCCorner := 10.1ps
[02/25 14:10:52    424s]  Setting StdDelay to: 10.1ps
[02/25 14:10:52    424s] 
[02/25 14:10:52    424s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/25 14:10:52    424s] 
[02/25 14:10:52    424s] TimeStamp Deleting Cell Server Begin ...
[02/25 14:10:52    424s] 
[02/25 14:10:52    424s] TimeStamp Deleting Cell Server End ...
[02/25 14:10:52    424s] 
[02/25 14:10:52    424s] Creating Lib Analyzer ...
[02/25 14:10:52    424s] 
[02/25 14:10:52    424s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/25 14:10:52    424s] Summary for sequential cells identification: 
[02/25 14:10:52    424s]   Identified SBFF number: 16
[02/25 14:10:52    424s]   Identified MBFF number: 0
[02/25 14:10:52    424s]   Identified SB Latch number: 0
[02/25 14:10:52    424s]   Identified MB Latch number: 0
[02/25 14:10:52    424s]   Not identified SBFF number: 0
[02/25 14:10:52    424s]   Not identified MBFF number: 0
[02/25 14:10:52    424s]   Not identified SB Latch number: 0
[02/25 14:10:52    424s]   Not identified MB Latch number: 0
[02/25 14:10:52    424s]   Number of sequential cells which are not FFs: 13
[02/25 14:10:52    424s]  Visiting view : VView1
[02/25 14:10:52    424s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/25 14:10:52    424s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/25 14:10:52    424s]  Visiting view : VView1
[02/25 14:10:52    424s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/25 14:10:52    424s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/25 14:10:52    424s] TLC MultiMap info (StdDelay):
[02/25 14:10:52    424s]   : VDCCorner + VTLib + 1 + no RcCorner := 9.5ps
[02/25 14:10:52    424s]   : VDCCorner + VTLib + 1 + VRCCorner := 10.1ps
[02/25 14:10:52    424s]  Setting StdDelay to: 10.1ps
[02/25 14:10:52    424s] 
[02/25 14:10:52    424s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/25 14:10:52    424s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/25 14:10:52    424s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/25 14:10:52    424s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/25 14:10:52    424s] 
[02/25 14:10:52    424s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/25 14:10:52    424s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:04 mem=1810.9M
[02/25 14:10:52    424s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:04 mem=1810.9M
[02/25 14:10:52    424s] Creating Lib Analyzer, finished. 
[02/25 14:10:52    424s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1810.9M, EPOCH TIME: 1677363052.364264
[02/25 14:10:52    424s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:52    424s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:52    424s] All LLGs are deleted
[02/25 14:10:52    424s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:52    424s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:52    424s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1810.9M, EPOCH TIME: 1677363052.364484
[02/25 14:10:52    424s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1810.9M, EPOCH TIME: 1677363052.364663
[02/25 14:10:52    424s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1810.9M, EPOCH TIME: 1677363052.364917
[02/25 14:10:52    424s] {MMLU 0 0 19950}
[02/25 14:10:52    424s] ### Creating LA Mngr. totSessionCpu=0:07:04 mem=1810.9M
[02/25 14:10:52    424s] ### Creating LA Mngr, finished. totSessionCpu=0:07:04 mem=1810.9M
[02/25 14:10:52    424s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1810.93 MB )
[02/25 14:10:52    424s] (I)      ==================== Layers =====================
[02/25 14:10:52    424s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:10:52    424s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/25 14:10:52    424s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:10:52    424s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/25 14:10:52    424s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/25 14:10:52    424s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/25 14:10:52    424s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/25 14:10:52    424s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/25 14:10:52    424s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/25 14:10:52    424s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/25 14:10:52    424s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/25 14:10:52    424s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/25 14:10:52    424s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/25 14:10:52    424s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/25 14:10:52    424s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/25 14:10:52    424s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/25 14:10:52    424s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/25 14:10:52    424s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/25 14:10:52    424s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/25 14:10:52    424s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/25 14:10:52    424s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/25 14:10:52    424s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/25 14:10:52    424s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:10:52    424s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/25 14:10:52    424s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/25 14:10:52    424s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/25 14:10:52    424s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:10:52    424s] (I)      Started Import and model ( Curr Mem: 1810.93 MB )
[02/25 14:10:52    424s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:10:52    424s] (I)      Number of ignored instance 0
[02/25 14:10:52    424s] (I)      Number of inbound cells 0
[02/25 14:10:52    424s] (I)      Number of opened ILM blockages 0
[02/25 14:10:52    424s] (I)      Number of instances temporarily fixed by detailed placement 0
[02/25 14:10:52    424s] (I)      numMoveCells=13852, numMacros=0  numPads=257  numMultiRowHeightInsts=0
[02/25 14:10:52    424s] (I)      cell height: 2800, count: 13852
[02/25 14:10:52    424s] (I)      Number of nets = 19843 ( 107 ignored )
[02/25 14:10:52    424s] (I)      Read rows... (mem=1820.9M)
[02/25 14:10:52    424s] (I)      rowRegion is not equal to core box, resetting core box
[02/25 14:10:52    424s] (I)      rowRegion : (10080, 10080) - (534100, 525280)
[02/25 14:10:52    424s] (I)      coreBox   : (10080, 10080) - (534240, 525280)
[02/25 14:10:52    424s] (I)      Done Read rows (cpu=0.000s, mem=1820.9M)
[02/25 14:10:52    424s] (I)      Identified Clock instances: Flop 384, Clock buffer/inverter 0, Gate 0, Logic 0
[02/25 14:10:52    424s] (I)      Read module constraints... (mem=1820.9M)
[02/25 14:10:52    424s] (I)      Done Read module constraints (cpu=0.000s, mem=1820.9M)
[02/25 14:10:52    424s] (I)      == Non-default Options ==
[02/25 14:10:52    424s] (I)      Maximum routing layer                              : 10
[02/25 14:10:52    424s] (I)      Buffering-aware routing                            : true
[02/25 14:10:52    424s] (I)      Spread congestion away from blockages              : true
[02/25 14:10:52    424s] (I)      Number of threads                                  : 1
[02/25 14:10:52    424s] (I)      Overflow penalty cost                              : 10
[02/25 14:10:52    424s] (I)      Punch through distance                             : 5129.830000
[02/25 14:10:52    424s] (I)      Source-to-sink ratio                               : 0.300000
[02/25 14:10:52    424s] (I)      Method to set GCell size                           : row
[02/25 14:10:52    424s] (I)      Counted 941 PG shapes. We will not process PG shapes layer by layer.
[02/25 14:10:52    424s] (I)      Use row-based GCell size
[02/25 14:10:52    424s] (I)      Use row-based GCell align
[02/25 14:10:52    424s] (I)      layer 0 area = 0
[02/25 14:10:52    424s] (I)      layer 1 area = 0
[02/25 14:10:52    424s] (I)      layer 2 area = 0
[02/25 14:10:52    424s] (I)      layer 3 area = 0
[02/25 14:10:52    424s] (I)      layer 4 area = 0
[02/25 14:10:52    424s] (I)      layer 5 area = 0
[02/25 14:10:52    424s] (I)      layer 6 area = 0
[02/25 14:10:52    424s] (I)      layer 7 area = 0
[02/25 14:10:52    424s] (I)      layer 8 area = 0
[02/25 14:10:52    424s] (I)      layer 9 area = 0
[02/25 14:10:52    424s] (I)      GCell unit size   : 2800
[02/25 14:10:52    424s] (I)      GCell multiplier  : 1
[02/25 14:10:52    424s] (I)      GCell row height  : 2800
[02/25 14:10:52    424s] (I)      Actual row height : 2800
[02/25 14:10:52    424s] (I)      GCell align ref   : 10080 10080
[02/25 14:10:52    424s] [NR-eGR] Track table information for default rule: 
[02/25 14:10:52    424s] [NR-eGR] metal1 has single uniform track structure
[02/25 14:10:52    424s] [NR-eGR] metal2 has single uniform track structure
[02/25 14:10:52    424s] [NR-eGR] metal3 has single uniform track structure
[02/25 14:10:52    424s] [NR-eGR] metal4 has single uniform track structure
[02/25 14:10:52    424s] [NR-eGR] metal5 has single uniform track structure
[02/25 14:10:52    424s] [NR-eGR] metal6 has single uniform track structure
[02/25 14:10:52    424s] [NR-eGR] metal7 has single uniform track structure
[02/25 14:10:52    424s] [NR-eGR] metal8 has single uniform track structure
[02/25 14:10:52    424s] [NR-eGR] metal9 has single uniform track structure
[02/25 14:10:52    424s] [NR-eGR] metal10 has single uniform track structure
[02/25 14:10:52    424s] (I)      ============== Default via ===============
[02/25 14:10:52    424s] (I)      +---+------------------+-----------------+
[02/25 14:10:52    424s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/25 14:10:52    424s] (I)      +---+------------------+-----------------+
[02/25 14:10:52    424s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/25 14:10:52    424s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/25 14:10:52    424s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/25 14:10:52    424s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/25 14:10:52    424s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/25 14:10:52    424s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/25 14:10:52    424s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/25 14:10:52    424s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/25 14:10:52    424s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/25 14:10:52    424s] (I)      +---+------------------+-----------------+
[02/25 14:10:52    424s] [NR-eGR] Read 382 PG shapes
[02/25 14:10:52    424s] [NR-eGR] Read 0 clock shapes
[02/25 14:10:52    424s] [NR-eGR] Read 0 other shapes
[02/25 14:10:52    424s] [NR-eGR] #Routing Blockages  : 0
[02/25 14:10:52    424s] [NR-eGR] #Instance Blockages : 0
[02/25 14:10:52    424s] [NR-eGR] #PG Blockages       : 382
[02/25 14:10:52    424s] [NR-eGR] #Halo Blockages     : 0
[02/25 14:10:52    424s] [NR-eGR] #Boundary Blockages : 0
[02/25 14:10:52    424s] [NR-eGR] #Clock Blockages    : 0
[02/25 14:10:52    424s] [NR-eGR] #Other Blockages    : 0
[02/25 14:10:52    424s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/25 14:10:52    424s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/25 14:10:52    424s] [NR-eGR] Read 19843 nets ( ignored 0 )
[02/25 14:10:52    424s] (I)      early_global_route_priority property id does not exist.
[02/25 14:10:52    424s] (I)      Read Num Blocks=382  Num Prerouted Wires=0  Num CS=0
[02/25 14:10:52    424s] (I)      Layer 1 (V) : #blockages 382 : #preroutes 0
[02/25 14:10:52    424s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/25 14:10:52    424s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/25 14:10:52    424s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/25 14:10:52    424s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/25 14:10:52    424s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/25 14:10:52    424s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/25 14:10:52    424s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[02/25 14:10:52    424s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[02/25 14:10:52    424s] (I)      Number of ignored nets                =      0
[02/25 14:10:52    424s] (I)      Number of connected nets              =      0
[02/25 14:10:52    424s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/25 14:10:52    424s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/25 14:10:52    424s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/25 14:10:52    424s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/25 14:10:52    424s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/25 14:10:52    424s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/25 14:10:52    424s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/25 14:10:52    424s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/25 14:10:52    424s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/25 14:10:52    424s] (I)      Constructing bin map
[02/25 14:10:52    424s] (I)      Initialize bin information with width=5600 height=5600
[02/25 14:10:52    424s] (I)      Done constructing bin map
[02/25 14:10:52    424s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/25 14:10:52    424s] (I)      Ndr track 0 does not exist
[02/25 14:10:52    424s] (I)      ---------------------Grid Graph Info--------------------
[02/25 14:10:52    424s] (I)      Routing area        : (0, 0) - (544320, 535360)
[02/25 14:10:52    424s] (I)      Core area           : (10080, 10080) - (534100, 525280)
[02/25 14:10:52    424s] (I)      Site width          :   380  (dbu)
[02/25 14:10:52    424s] (I)      Row height          :  2800  (dbu)
[02/25 14:10:52    424s] (I)      GCell row height    :  2800  (dbu)
[02/25 14:10:52    424s] (I)      GCell width         :  2800  (dbu)
[02/25 14:10:52    424s] (I)      GCell height        :  2800  (dbu)
[02/25 14:10:52    424s] (I)      Grid                :   194   191    10
[02/25 14:10:52    424s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/25 14:10:52    424s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/25 14:10:52    424s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/25 14:10:52    424s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/25 14:10:52    424s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/25 14:10:52    424s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/25 14:10:52    424s] (I)      Default pitch size  :   270   280   280   560   560   560  1680  1680  3200  3360
[02/25 14:10:52    424s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3820  3550
[02/25 14:10:52    424s] (I)      Num tracks per GCell: 10.37 10.00 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/25 14:10:52    424s] (I)      Total num of tracks :  1912  1944  1912   971   955   971   318   323   166   161
[02/25 14:10:52    424s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/25 14:10:52    424s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/25 14:10:52    424s] (I)      --------------------------------------------------------
[02/25 14:10:52    424s] 
[02/25 14:10:52    424s] [NR-eGR] ============ Routing rule table ============
[02/25 14:10:52    424s] [NR-eGR] Rule id: 0  Nets: 19843
[02/25 14:10:52    424s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/25 14:10:52    424s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[02/25 14:10:52    424s] (I)                    Pitch  280  280  560  560  560  1680  1680  3200  3360 
[02/25 14:10:52    424s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[02/25 14:10:52    424s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[02/25 14:10:52    424s] [NR-eGR] ========================================
[02/25 14:10:52    424s] [NR-eGR] 
[02/25 14:10:52    424s] (I)      =============== Blocked Tracks ===============
[02/25 14:10:52    424s] (I)      +-------+---------+----------+---------------+
[02/25 14:10:52    424s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/25 14:10:52    424s] (I)      +-------+---------+----------+---------------+
[02/25 14:10:52    424s] (I)      |     1 |       0 |        0 |         0.00% |
[02/25 14:10:52    424s] (I)      |     2 |  371304 |     8504 |         2.29% |
[02/25 14:10:52    424s] (I)      |     3 |  370928 |        0 |         0.00% |
[02/25 14:10:52    424s] (I)      |     4 |  185461 |        0 |         0.00% |
[02/25 14:10:52    424s] (I)      |     5 |  185270 |        0 |         0.00% |
[02/25 14:10:52    424s] (I)      |     6 |  185461 |        0 |         0.00% |
[02/25 14:10:52    424s] (I)      |     7 |   61692 |        0 |         0.00% |
[02/25 14:10:52    424s] (I)      |     8 |   61693 |        0 |         0.00% |
[02/25 14:10:52    424s] (I)      |     9 |   32204 |        0 |         0.00% |
[02/25 14:10:52    424s] (I)      |    10 |   30751 |        0 |         0.00% |
[02/25 14:10:52    424s] (I)      +-------+---------+----------+---------------+
[02/25 14:10:52    424s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 1827.20 MB )
[02/25 14:10:52    424s] (I)      Reset routing kernel
[02/25 14:10:52    424s] (I)      Started Global Routing ( Curr Mem: 1827.20 MB )
[02/25 14:10:52    424s] (I)      totalPins=53831  totalGlobalPin=53602 (99.57%)
[02/25 14:10:52    424s] (I)      total 2D Cap : 1476260 = (650094 H, 826166 V)
[02/25 14:10:52    424s] (I)      #blocked areas for congestion spreading : 0
[02/25 14:10:52    424s] [NR-eGR] Layer group 1: route 19843 net(s) in layer range [2, 10]
[02/25 14:10:52    424s] (I)      
[02/25 14:10:52    424s] (I)      ============  Phase 1a Route ============
[02/25 14:10:52    424s] (I)      Usage: 91280 = (46084 H, 45196 V) = (7.09% H, 5.47% V) = (6.452e+04um H, 6.327e+04um V)
[02/25 14:10:52    424s] (I)      
[02/25 14:10:52    424s] (I)      ============  Phase 1b Route ============
[02/25 14:10:52    424s] (I)      Usage: 91280 = (46084 H, 45196 V) = (7.09% H, 5.47% V) = (6.452e+04um H, 6.327e+04um V)
[02/25 14:10:52    424s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.277920e+05um
[02/25 14:10:52    424s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/25 14:10:52    424s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/25 14:10:52    424s] (I)      
[02/25 14:10:52    424s] (I)      ============  Phase 1c Route ============
[02/25 14:10:52    424s] (I)      Usage: 91280 = (46084 H, 45196 V) = (7.09% H, 5.47% V) = (6.452e+04um H, 6.327e+04um V)
[02/25 14:10:52    424s] (I)      
[02/25 14:10:52    424s] (I)      ============  Phase 1d Route ============
[02/25 14:10:52    424s] (I)      Usage: 91280 = (46084 H, 45196 V) = (7.09% H, 5.47% V) = (6.452e+04um H, 6.327e+04um V)
[02/25 14:10:52    424s] (I)      
[02/25 14:10:52    424s] (I)      ============  Phase 1e Route ============
[02/25 14:10:52    424s] (I)      Usage: 91280 = (46084 H, 45196 V) = (7.09% H, 5.47% V) = (6.452e+04um H, 6.327e+04um V)
[02/25 14:10:52    424s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.277920e+05um
[02/25 14:10:52    424s] (I)      
[02/25 14:10:52    424s] (I)      ============  Phase 1l Route ============
[02/25 14:10:52    424s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/25 14:10:52    424s] (I)      Layer  2:     360856     63428         0           0      368600    ( 0.00%) 
[02/25 14:10:52    424s] (I)      Layer  3:     369016     46014         0           0      368630    ( 0.00%) 
[02/25 14:10:52    424s] (I)      Layer  4:     184490       114         0           0      184300    ( 0.00%) 
[02/25 14:10:52    424s] (I)      Layer  5:     184315        45         0           0      184315    ( 0.00%) 
[02/25 14:10:52    424s] (I)      Layer  6:     184490         2         0           0      184300    ( 0.00%) 
[02/25 14:10:52    424s] (I)      Layer  7:      61374         0         0           0       61438    ( 0.00%) 
[02/25 14:10:52    424s] (I)      Layer  8:      61370         0         0           0       61433    ( 0.00%) 
[02/25 14:10:52    424s] (I)      Layer  9:      32038         0         0        4222       28033    (13.09%) 
[02/25 14:10:52    424s] (I)      Layer 10:      30590         0         0        5225       25492    (17.01%) 
[02/25 14:10:52    424s] (I)      Total:       1468539    109603         0        9446     1466540    ( 0.64%) 
[02/25 14:10:52    424s] (I)      
[02/25 14:10:52    424s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/25 14:10:52    424s] [NR-eGR]                        OverCon            
[02/25 14:10:52    424s] [NR-eGR]                         #Gcell     %Gcell
[02/25 14:10:52    424s] [NR-eGR]        Layer             (1-0)    OverCon
[02/25 14:10:52    424s] [NR-eGR] ----------------------------------------------
[02/25 14:10:52    424s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/25 14:10:52    424s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/25 14:10:52    424s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/25 14:10:52    424s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/25 14:10:52    424s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/25 14:10:52    424s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/25 14:10:52    424s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/25 14:10:52    424s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/25 14:10:52    424s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/25 14:10:52    424s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/25 14:10:52    424s] [NR-eGR] ----------------------------------------------
[02/25 14:10:52    424s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/25 14:10:52    424s] [NR-eGR] 
[02/25 14:10:52    424s] (I)      Finished Global Routing ( CPU: 0.18 sec, Real: 0.19 sec, Curr Mem: 1833.20 MB )
[02/25 14:10:52    424s] (I)      total 2D Cap : 1476260 = (650094 H, 826166 V)
[02/25 14:10:52    424s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/25 14:10:52    424s] (I)      ============= Track Assignment ============
[02/25 14:10:52    424s] (I)      Started Track Assignment (1T) ( Curr Mem: 1833.20 MB )
[02/25 14:10:52    424s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/25 14:10:52    424s] (I)      Run Multi-thread track assignment
[02/25 14:10:52    424s] (I)      Finished Track Assignment (1T) ( CPU: 0.20 sec, Real: 0.19 sec, Curr Mem: 1835.20 MB )
[02/25 14:10:52    424s] (I)      Started Export ( Curr Mem: 1835.20 MB )
[02/25 14:10:53    425s] [NR-eGR]                  Length (um)    Vias 
[02/25 14:10:53    425s] [NR-eGR] -------------------------------------
[02/25 14:10:53    425s] [NR-eGR]  metal1   (1H)             0   53574 
[02/25 14:10:53    425s] [NR-eGR]  metal2   (2V)         68960   72540 
[02/25 14:10:53    425s] [NR-eGR]  metal3   (3H)         65393      60 
[02/25 14:10:53    425s] [NR-eGR]  metal4   (4V)           157      11 
[02/25 14:10:53    425s] [NR-eGR]  metal5   (5H)            67       2 
[02/25 14:10:53    425s] [NR-eGR]  metal6   (6V)             0       2 
[02/25 14:10:53    425s] [NR-eGR]  metal7   (7H)             0       0 
[02/25 14:10:53    425s] [NR-eGR]  metal8   (8V)             0       0 
[02/25 14:10:53    425s] [NR-eGR]  metal9   (9H)             0       0 
[02/25 14:10:53    425s] [NR-eGR]  metal10  (10V)            0       0 
[02/25 14:10:53    425s] [NR-eGR] -------------------------------------
[02/25 14:10:53    425s] [NR-eGR]           Total       134576  126189 
[02/25 14:10:53    425s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:10:53    425s] [NR-eGR] Total half perimeter of net bounding box: 119233um
[02/25 14:10:53    425s] [NR-eGR] Total length: 134576um, number of vias: 126189
[02/25 14:10:53    425s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:10:53    425s] [NR-eGR] Total eGR-routed clock nets wire length: 1551um, number of vias: 945
[02/25 14:10:53    425s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:10:53    425s] (I)      Finished Export ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 1825.69 MB )
[02/25 14:10:53    425s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.82 sec, Real: 0.82 sec, Curr Mem: 1819.69 MB )
[02/25 14:10:53    425s] (I)      ======================================= Runtime Summary ========================================
[02/25 14:10:53    425s] (I)       Step                                             %       Start      Finish      Real       CPU 
[02/25 14:10:53    425s] (I)      ------------------------------------------------------------------------------------------------
[02/25 14:10:53    425s] (I)       Early Global Route kernel                  100.00%  460.30 sec  461.12 sec  0.82 sec  0.82 sec 
[02/25 14:10:53    425s] (I)       +-Import and model                          16.10%  460.30 sec  460.44 sec  0.13 sec  0.14 sec 
[02/25 14:10:53    425s] (I)       | +-Create place DB                          7.50%  460.31 sec  460.37 sec  0.06 sec  0.06 sec 
[02/25 14:10:53    425s] (I)       | | +-Import place data                      7.45%  460.31 sec  460.37 sec  0.06 sec  0.06 sec 
[02/25 14:10:53    425s] (I)       | | | +-Read instances and placement         2.01%  460.31 sec  460.32 sec  0.02 sec  0.01 sec 
[02/25 14:10:53    425s] (I)       | | | +-Read nets                            4.74%  460.32 sec  460.36 sec  0.04 sec  0.04 sec 
[02/25 14:10:53    425s] (I)       | +-Create route DB                          6.12%  460.37 sec  460.42 sec  0.05 sec  0.05 sec 
[02/25 14:10:53    425s] (I)       | | +-Import route data (1T)                 6.02%  460.37 sec  460.42 sec  0.05 sec  0.05 sec 
[02/25 14:10:53    425s] (I)       | | | +-Read blockages ( Layer 2-10 )        0.81%  460.37 sec  460.38 sec  0.01 sec  0.01 sec 
[02/25 14:10:53    425s] (I)       | | | | +-Read routing blockages             0.00%  460.37 sec  460.37 sec  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)       | | | | +-Read instance blockages            0.40%  460.37 sec  460.38 sec  0.00 sec  0.01 sec 
[02/25 14:10:53    425s] (I)       | | | | +-Read PG blockages                  0.01%  460.38 sec  460.38 sec  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)       | | | | +-Read clock blockages               0.00%  460.38 sec  460.38 sec  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)       | | | | +-Read other blockages               0.00%  460.38 sec  460.38 sec  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)       | | | | +-Read halo blockages                0.02%  460.38 sec  460.38 sec  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)       | | | | +-Read boundary cut boxes            0.00%  460.38 sec  460.38 sec  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)       | | | +-Read blackboxes                      0.00%  460.38 sec  460.38 sec  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)       | | | +-Read prerouted                       0.11%  460.38 sec  460.38 sec  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)       | | | +-Read unlegalized nets                0.16%  460.38 sec  460.38 sec  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)       | | | +-Read nets                            0.75%  460.38 sec  460.39 sec  0.01 sec  0.01 sec 
[02/25 14:10:53    425s] (I)       | | | +-Set up via pillars                   0.01%  460.39 sec  460.39 sec  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)       | | | +-Initialize 3D grid graph             0.17%  460.39 sec  460.40 sec  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)       | | | +-Model blockage capacity              2.31%  460.40 sec  460.41 sec  0.02 sec  0.01 sec 
[02/25 14:10:53    425s] (I)       | | | | +-Initialize 3D capacity             2.04%  460.40 sec  460.41 sec  0.02 sec  0.01 sec 
[02/25 14:10:53    425s] (I)       | +-Read aux data                            0.55%  460.42 sec  460.42 sec  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)       | +-Others data preparation                  0.18%  460.42 sec  460.42 sec  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)       | +-Create route kernel                      1.25%  460.42 sec  460.43 sec  0.01 sec  0.02 sec 
[02/25 14:10:53    425s] (I)       +-Global Routing                            23.41%  460.44 sec  460.63 sec  0.19 sec  0.18 sec 
[02/25 14:10:53    425s] (I)       | +-Initialization                           0.70%  460.44 sec  460.44 sec  0.01 sec  0.00 sec 
[02/25 14:10:53    425s] (I)       | +-Net group 1                             20.88%  460.44 sec  460.61 sec  0.17 sec  0.16 sec 
[02/25 14:10:53    425s] (I)       | | +-Generate topology                      1.52%  460.44 sec  460.46 sec  0.01 sec  0.01 sec 
[02/25 14:10:53    425s] (I)       | | +-Phase 1a                               4.82%  460.47 sec  460.51 sec  0.04 sec  0.04 sec 
[02/25 14:10:53    425s] (I)       | | | +-Pattern routing (1T)                 3.88%  460.47 sec  460.50 sec  0.03 sec  0.03 sec 
[02/25 14:10:53    425s] (I)       | | | +-Add via demand to 2D                 0.77%  460.50 sec  460.50 sec  0.01 sec  0.01 sec 
[02/25 14:10:53    425s] (I)       | | +-Phase 1b                               0.04%  460.51 sec  460.51 sec  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)       | | +-Phase 1c                               0.00%  460.51 sec  460.51 sec  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)       | | +-Phase 1d                               0.00%  460.51 sec  460.51 sec  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)       | | +-Phase 1e                               0.21%  460.51 sec  460.51 sec  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)       | | | +-Route legalization                   0.14%  460.51 sec  460.51 sec  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)       | | | | +-Legalize Reach Aware Violations    0.09%  460.51 sec  460.51 sec  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)       | | +-Phase 1l                              12.85%  460.51 sec  460.61 sec  0.10 sec  0.10 sec 
[02/25 14:10:53    425s] (I)       | | | +-Layer assignment (1T)               12.28%  460.51 sec  460.61 sec  0.10 sec  0.10 sec 
[02/25 14:10:53    425s] (I)       | +-Clean cong LA                            0.00%  460.61 sec  460.61 sec  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)       +-Export 3D cong map                         1.55%  460.63 sec  460.64 sec  0.01 sec  0.01 sec 
[02/25 14:10:53    425s] (I)       | +-Export 2D cong map                       0.13%  460.64 sec  460.64 sec  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)       +-Extract Global 3D Wires                    0.44%  460.64 sec  460.65 sec  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)       +-Track Assignment (1T)                     22.95%  460.65 sec  460.83 sec  0.19 sec  0.20 sec 
[02/25 14:10:53    425s] (I)       | +-Initialization                           0.15%  460.65 sec  460.65 sec  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)       | +-Track Assignment Kernel                 22.27%  460.65 sec  460.83 sec  0.18 sec  0.19 sec 
[02/25 14:10:53    425s] (I)       | +-Free Memory                              0.01%  460.83 sec  460.83 sec  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)       +-Export                                    32.66%  460.83 sec  461.10 sec  0.27 sec  0.27 sec 
[02/25 14:10:53    425s] (I)       | +-Export DB wires                         10.65%  460.83 sec  460.92 sec  0.09 sec  0.09 sec 
[02/25 14:10:53    425s] (I)       | | +-Export all nets                        8.38%  460.84 sec  460.91 sec  0.07 sec  0.07 sec 
[02/25 14:10:53    425s] (I)       | | +-Set wire vias                          1.61%  460.91 sec  460.92 sec  0.01 sec  0.02 sec 
[02/25 14:10:53    425s] (I)       | +-Report wirelength                        2.90%  460.92 sec  460.95 sec  0.02 sec  0.02 sec 
[02/25 14:10:53    425s] (I)       | +-Update net boxes                         4.19%  460.95 sec  460.98 sec  0.03 sec  0.04 sec 
[02/25 14:10:53    425s] (I)       | +-Update timing                           14.71%  460.98 sec  461.10 sec  0.12 sec  0.12 sec 
[02/25 14:10:53    425s] (I)       +-Postprocess design                         0.82%  461.10 sec  461.11 sec  0.01 sec  0.00 sec 
[02/25 14:10:53    425s] (I)      ====================== Summary by functions ======================
[02/25 14:10:53    425s] (I)       Lv  Step                                   %      Real       CPU 
[02/25 14:10:53    425s] (I)      ------------------------------------------------------------------
[02/25 14:10:53    425s] (I)        0  Early Global Route kernel        100.00%  0.82 sec  0.82 sec 
[02/25 14:10:53    425s] (I)        1  Export                            32.66%  0.27 sec  0.27 sec 
[02/25 14:10:53    425s] (I)        1  Global Routing                    23.41%  0.19 sec  0.18 sec 
[02/25 14:10:53    425s] (I)        1  Track Assignment (1T)             22.95%  0.19 sec  0.20 sec 
[02/25 14:10:53    425s] (I)        1  Import and model                  16.10%  0.13 sec  0.14 sec 
[02/25 14:10:53    425s] (I)        1  Export 3D cong map                 1.55%  0.01 sec  0.01 sec 
[02/25 14:10:53    425s] (I)        1  Postprocess design                 0.82%  0.01 sec  0.00 sec 
[02/25 14:10:53    425s] (I)        1  Extract Global 3D Wires            0.44%  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)        2  Track Assignment Kernel           22.27%  0.18 sec  0.19 sec 
[02/25 14:10:53    425s] (I)        2  Net group 1                       20.88%  0.17 sec  0.16 sec 
[02/25 14:10:53    425s] (I)        2  Update timing                     14.71%  0.12 sec  0.12 sec 
[02/25 14:10:53    425s] (I)        2  Export DB wires                   10.65%  0.09 sec  0.09 sec 
[02/25 14:10:53    425s] (I)        2  Create place DB                    7.50%  0.06 sec  0.06 sec 
[02/25 14:10:53    425s] (I)        2  Create route DB                    6.12%  0.05 sec  0.05 sec 
[02/25 14:10:53    425s] (I)        2  Update net boxes                   4.19%  0.03 sec  0.04 sec 
[02/25 14:10:53    425s] (I)        2  Report wirelength                  2.90%  0.02 sec  0.02 sec 
[02/25 14:10:53    425s] (I)        2  Create route kernel                1.25%  0.01 sec  0.02 sec 
[02/25 14:10:53    425s] (I)        2  Initialization                     0.85%  0.01 sec  0.00 sec 
[02/25 14:10:53    425s] (I)        2  Read aux data                      0.55%  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)        2  Others data preparation            0.18%  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)        2  Export 2D cong map                 0.13%  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)        3  Phase 1l                          12.85%  0.10 sec  0.10 sec 
[02/25 14:10:53    425s] (I)        3  Export all nets                    8.38%  0.07 sec  0.07 sec 
[02/25 14:10:53    425s] (I)        3  Import place data                  7.45%  0.06 sec  0.06 sec 
[02/25 14:10:53    425s] (I)        3  Import route data (1T)             6.02%  0.05 sec  0.05 sec 
[02/25 14:10:53    425s] (I)        3  Phase 1a                           4.82%  0.04 sec  0.04 sec 
[02/25 14:10:53    425s] (I)        3  Set wire vias                      1.61%  0.01 sec  0.02 sec 
[02/25 14:10:53    425s] (I)        3  Generate topology                  1.52%  0.01 sec  0.01 sec 
[02/25 14:10:53    425s] (I)        3  Phase 1e                           0.21%  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)        3  Phase 1b                           0.04%  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)        3  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)        3  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)        4  Layer assignment (1T)             12.28%  0.10 sec  0.10 sec 
[02/25 14:10:53    425s] (I)        4  Read nets                          5.50%  0.04 sec  0.05 sec 
[02/25 14:10:53    425s] (I)        4  Pattern routing (1T)               3.88%  0.03 sec  0.03 sec 
[02/25 14:10:53    425s] (I)        4  Model blockage capacity            2.31%  0.02 sec  0.01 sec 
[02/25 14:10:53    425s] (I)        4  Read instances and placement       2.01%  0.02 sec  0.01 sec 
[02/25 14:10:53    425s] (I)        4  Read blockages ( Layer 2-10 )      0.81%  0.01 sec  0.01 sec 
[02/25 14:10:53    425s] (I)        4  Add via demand to 2D               0.77%  0.01 sec  0.01 sec 
[02/25 14:10:53    425s] (I)        4  Initialize 3D grid graph           0.17%  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)        4  Read unlegalized nets              0.16%  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)        4  Route legalization                 0.14%  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)        4  Read prerouted                     0.11%  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)        4  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)        4  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)        5  Initialize 3D capacity             2.04%  0.02 sec  0.01 sec 
[02/25 14:10:53    425s] (I)        5  Read instance blockages            0.40%  0.00 sec  0.01 sec 
[02/25 14:10:53    425s] (I)        5  Legalize Reach Aware Violations    0.09%  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)        5  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)        5  Read PG blockages                  0.01%  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)        5  Read clock blockages               0.00%  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)        5  Read other blockages               0.00%  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[02/25 14:10:53    425s] {MMLU 0 0 19950}
[02/25 14:10:53    425s] ### Creating LA Mngr. totSessionCpu=0:07:05 mem=1809.7M
[02/25 14:10:53    425s] 
[02/25 14:10:53    425s] Trim Metal Layers:
[02/25 14:10:53    425s] LayerId::1 widthSet size::4
[02/25 14:10:53    425s] LayerId::2 widthSet size::4
[02/25 14:10:53    425s] LayerId::3 widthSet size::4
[02/25 14:10:53    425s] LayerId::4 widthSet size::4
[02/25 14:10:53    425s] LayerId::5 widthSet size::4
[02/25 14:10:53    425s] LayerId::6 widthSet size::4
[02/25 14:10:53    425s] LayerId::7 widthSet size::4
[02/25 14:10:53    425s] LayerId::8 widthSet size::4
[02/25 14:10:53    425s] LayerId::9 widthSet size::4
[02/25 14:10:53    425s] LayerId::10 widthSet size::3
[02/25 14:10:53    425s] Updating RC grid for preRoute extraction ...
[02/25 14:10:53    425s] eee: pegSigSF::1.070000
[02/25 14:10:53    425s] Initializing multi-corner capacitance tables ... 
[02/25 14:10:53    425s] Initializing multi-corner resistance tables ...
[02/25 14:10:53    425s] eee: l::1 avDens::0.095937 usedTrk::3837.469009 availTrk::40000.000000 sigTrk::3837.469009
[02/25 14:10:53    425s] eee: l::2 avDens::0.138639 usedTrk::5088.065819 availTrk::36700.000000 sigTrk::5088.065819
[02/25 14:10:53    425s] eee: l::3 avDens::0.136661 usedTrk::4701.152496 availTrk::34400.000000 sigTrk::4701.152496
[02/25 14:10:53    425s] eee: l::4 avDens::0.010101 usedTrk::12.121071 availTrk::1200.000000 sigTrk::12.121071
[02/25 14:10:53    425s] eee: l::5 avDens::0.015868 usedTrk::4.760357 availTrk::300.000000 sigTrk::4.760357
[02/25 14:10:53    425s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:10:53    425s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:10:53    425s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:10:53    425s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:10:53    425s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:10:53    425s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/25 14:10:53    425s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.001665 aWlH=0.000000 lMod=0 pMax=0.810900 pMod=83 wcR=0.500500 newSi=0.001600 wHLS=1.251250 siPrev=0 viaL=0.000000
[02/25 14:10:53    425s] ### Creating LA Mngr, finished. totSessionCpu=0:07:05 mem=1809.7M
[02/25 14:10:53    425s] Extraction called for design 'myPMul32_4' of instances=13852 and nets=19954 using extraction engine 'preRoute' .
[02/25 14:10:53    425s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/25 14:10:53    425s] Type 'man IMPEXT-3530' for more detail.
[02/25 14:10:53    425s] PreRoute RC Extraction called for design myPMul32_4.
[02/25 14:10:53    425s] RC Extraction called in multi-corner(1) mode.
[02/25 14:10:53    425s] RCMode: PreRoute
[02/25 14:10:53    425s]       RC Corner Indexes            0   
[02/25 14:10:53    425s] Capacitance Scaling Factor   : 1.00000 
[02/25 14:10:53    425s] Resistance Scaling Factor    : 1.00000 
[02/25 14:10:53    425s] Clock Cap. Scaling Factor    : 1.00000 
[02/25 14:10:53    425s] Clock Res. Scaling Factor    : 1.00000 
[02/25 14:10:53    425s] Shrink Factor                : 1.00000
[02/25 14:10:53    425s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/25 14:10:53    425s] Using capacitance table file ...
[02/25 14:10:53    425s] 
[02/25 14:10:53    425s] Trim Metal Layers:
[02/25 14:10:53    425s] LayerId::1 widthSet size::4
[02/25 14:10:53    425s] LayerId::2 widthSet size::4
[02/25 14:10:53    425s] LayerId::3 widthSet size::4
[02/25 14:10:53    425s] LayerId::4 widthSet size::4
[02/25 14:10:53    425s] LayerId::5 widthSet size::4
[02/25 14:10:53    425s] LayerId::6 widthSet size::4
[02/25 14:10:53    425s] LayerId::7 widthSet size::4
[02/25 14:10:53    425s] LayerId::8 widthSet size::4
[02/25 14:10:53    425s] LayerId::9 widthSet size::4
[02/25 14:10:53    425s] LayerId::10 widthSet size::3
[02/25 14:10:53    425s] Updating RC grid for preRoute extraction ...
[02/25 14:10:53    425s] eee: pegSigSF::1.070000
[02/25 14:10:53    425s] Initializing multi-corner capacitance tables ... 
[02/25 14:10:53    425s] Initializing multi-corner resistance tables ...
[02/25 14:10:53    425s] eee: l::1 avDens::0.095937 usedTrk::3837.469009 availTrk::40000.000000 sigTrk::3837.469009
[02/25 14:10:53    425s] eee: l::2 avDens::0.138639 usedTrk::5088.065819 availTrk::36700.000000 sigTrk::5088.065819
[02/25 14:10:53    425s] eee: l::3 avDens::0.136661 usedTrk::4701.152496 availTrk::34400.000000 sigTrk::4701.152496
[02/25 14:10:53    425s] eee: l::4 avDens::0.010101 usedTrk::12.121071 availTrk::1200.000000 sigTrk::12.121071
[02/25 14:10:53    425s] eee: l::5 avDens::0.015868 usedTrk::4.760357 availTrk::300.000000 sigTrk::4.760357
[02/25 14:10:53    425s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:10:53    425s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:10:53    425s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:10:53    425s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:10:53    425s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:10:53    425s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/25 14:10:53    425s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.001665 aWlH=0.000000 lMod=0 pMax=0.810900 pMod=83 wcR=0.500500 newSi=0.001600 wHLS=1.251250 siPrev=0 viaL=0.000000
[02/25 14:10:53    425s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1809.688M)
[02/25 14:10:53    425s] All LLGs are deleted
[02/25 14:10:53    425s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:53    425s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:53    425s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1809.7M, EPOCH TIME: 1677363053.578423
[02/25 14:10:53    425s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1809.7M, EPOCH TIME: 1677363053.578648
[02/25 14:10:53    425s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1809.7M, EPOCH TIME: 1677363053.582749
[02/25 14:10:53    425s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:53    425s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:53    425s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1809.7M, EPOCH TIME: 1677363053.583573
[02/25 14:10:53    425s] Max number of tech site patterns supported in site array is 256.
[02/25 14:10:53    425s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:10:53    425s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1809.7M, EPOCH TIME: 1677363053.588549
[02/25 14:10:53    425s] After signature check, allow fast init is true, keep pre-filter is true.
[02/25 14:10:53    425s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/25 14:10:53    425s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1809.7M, EPOCH TIME: 1677363053.590118
[02/25 14:10:53    425s] Fast DP-INIT is on for default
[02/25 14:10:53    425s] Atter site array init, number of instance map data is 0.
[02/25 14:10:53    425s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:1809.7M, EPOCH TIME: 1677363053.595515
[02/25 14:10:53    425s] 
[02/25 14:10:53    425s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:10:53    425s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.017, MEM:1809.7M, EPOCH TIME: 1677363053.599903
[02/25 14:10:53    425s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:53    425s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:53    425s] Starting delay calculation for Setup views
[02/25 14:10:53    425s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/25 14:10:53    425s] #################################################################################
[02/25 14:10:53    425s] # Design Stage: PreRoute
[02/25 14:10:53    425s] # Design Name: myPMul32_4
[02/25 14:10:53    425s] # Design Mode: 90nm
[02/25 14:10:53    425s] # Analysis Mode: MMMC Non-OCV 
[02/25 14:10:53    425s] # Parasitics Mode: No SPEF/RCDB 
[02/25 14:10:53    425s] # Signoff Settings: SI Off 
[02/25 14:10:53    425s] #################################################################################
[02/25 14:10:54    426s] Calculate delays in Single mode...
[02/25 14:10:54    426s] Topological Sorting (REAL = 0:00:00.0, MEM = 1811.7M, InitMEM = 1811.7M)
[02/25 14:10:54    426s] Start delay calculation (fullDC) (1 T). (MEM=1811.7)
[02/25 14:10:54    426s] End AAE Lib Interpolated Model. (MEM=1823.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/25 14:10:59    431s] Total number of fetched objects 20079
[02/25 14:10:59    431s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/25 14:10:59    431s] End delay calculation. (MEM=1839.64 CPU=0:00:04.1 REAL=0:00:04.0)
[02/25 14:10:59    431s] End delay calculation (fullDC). (MEM=1839.64 CPU=0:00:04.8 REAL=0:00:05.0)
[02/25 14:10:59    431s] *** CDM Built up (cpu=0:00:05.5  real=0:00:06.0  mem= 1839.6M) ***
[02/25 14:10:59    431s] *** Done Building Timing Graph (cpu=0:00:06.0 real=0:00:06.0 totSessionCpu=0:07:12 mem=1839.6M)
[02/25 14:10:59    431s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.198  |
|           TNS (ns):| -96.493 |
|    Violating Paths:|   70    |
|          All Paths:|   384   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    258 (258)     |   -0.077   |    258 (258)     |
|   max_tran     |    128 (8165)    |   -0.150   |    128 (8165)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1854.9M, EPOCH TIME: 1677363059.918685
[02/25 14:10:59    431s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:59    431s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:59    431s] 
[02/25 14:10:59    431s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:10:59    431s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1854.9M, EPOCH TIME: 1677363059.929381
[02/25 14:10:59    431s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:59    431s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:59    431s] Density: 48.563%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1472.1M, totSessionCpu=0:07:12 **
[02/25 14:10:59    431s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:08.4/0:00:08.5 (1.0), totSession cpu/real = 0:07:11.9/0:36:42.0 (0.2), mem = 1811.9M
[02/25 14:10:59    431s] 
[02/25 14:10:59    431s] =============================================================================================
[02/25 14:10:59    431s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.15-s110_1
[02/25 14:10:59    431s] =============================================================================================
[02/25 14:10:59    431s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:10:59    431s] ---------------------------------------------------------------------------------------------
[02/25 14:10:59    431s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:10:59    431s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.9 % )     0:00:06.4 /  0:00:06.4    1.0
[02/25 14:10:59    431s] [ DrvReport              ]      1   0:00:00.3  (   2.9 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:10:59    431s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:10:59    431s] [ LibAnalyzerInit        ]      2   0:00:00.7  (   7.9 % )     0:00:00.7 /  0:00:00.6    0.9
[02/25 14:10:59    431s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:10:59    431s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:10:59    431s] [ EarlyGlobalRoute       ]      1   0:00:00.8  (   9.8 % )     0:00:00.8 /  0:00:00.8    1.0
[02/25 14:10:59    431s] [ ExtractRC              ]      1   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.2    1.0
[02/25 14:10:59    431s] [ TimingUpdate           ]      1   0:00:00.6  (   6.7 % )     0:00:06.0 /  0:00:06.0    1.0
[02/25 14:10:59    431s] [ FullDelayCalc          ]      1   0:00:05.5  (  63.9 % )     0:00:05.5 /  0:00:05.5    1.0
[02/25 14:10:59    431s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[02/25 14:10:59    431s] [ MISC                   ]          0:00:00.5  (   5.4 % )     0:00:00.5 /  0:00:00.4    0.9
[02/25 14:10:59    431s] ---------------------------------------------------------------------------------------------
[02/25 14:10:59    431s]  InitOpt #1 TOTAL                   0:00:08.5  ( 100.0 % )     0:00:08.5 /  0:00:08.4    1.0
[02/25 14:10:59    431s] ---------------------------------------------------------------------------------------------
[02/25 14:10:59    431s] 
[02/25 14:10:59    431s] ** INFO : this run is activating medium effort placeOptDesign flow
[02/25 14:10:59    431s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/25 14:10:59    431s] ### Creating PhyDesignMc. totSessionCpu=0:07:12 mem=1811.9M
[02/25 14:10:59    431s] OPERPROF: Starting DPlace-Init at level 1, MEM:1811.9M, EPOCH TIME: 1677363059.964856
[02/25 14:10:59    431s] Processing tracks to init pin-track alignment.
[02/25 14:10:59    431s] z: 2, totalTracks: 1
[02/25 14:10:59    431s] z: 4, totalTracks: 1
[02/25 14:10:59    431s] z: 6, totalTracks: 1
[02/25 14:10:59    431s] z: 8, totalTracks: 1
[02/25 14:10:59    431s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:10:59    431s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1811.9M, EPOCH TIME: 1677363059.975996
[02/25 14:10:59    431s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:59    431s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:10:59    431s] 
[02/25 14:10:59    431s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:10:59    431s] OPERPROF:     Starting CMU at level 3, MEM:1811.9M, EPOCH TIME: 1677363059.984295
[02/25 14:10:59    431s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1811.9M, EPOCH TIME: 1677363059.985562
[02/25 14:10:59    431s] 
[02/25 14:10:59    431s] Bad Lib Cell Checking (CMU) is done! (0)
[02/25 14:10:59    431s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1811.9M, EPOCH TIME: 1677363059.987912
[02/25 14:10:59    431s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1811.9M, EPOCH TIME: 1677363059.988076
[02/25 14:10:59    431s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1811.9M, EPOCH TIME: 1677363059.988234
[02/25 14:10:59    431s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1811.9MB).
[02/25 14:10:59    431s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.026, MEM:1811.9M, EPOCH TIME: 1677363059.990694
[02/25 14:11:00    431s] TotalInstCnt at PhyDesignMc Initialization: 13852
[02/25 14:11:00    431s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:12 mem=1811.9M
[02/25 14:11:00    431s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1811.9M, EPOCH TIME: 1677363060.014378
[02/25 14:11:00    431s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:11:00    431s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:11:00    432s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:11:00    432s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:11:00    432s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.040, MEM:1811.9M, EPOCH TIME: 1677363060.054785
[02/25 14:11:00    432s] TotalInstCnt at PhyDesignMc Destruction: 13852
[02/25 14:11:00    432s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/25 14:11:00    432s] ### Creating PhyDesignMc. totSessionCpu=0:07:12 mem=1811.9M
[02/25 14:11:00    432s] OPERPROF: Starting DPlace-Init at level 1, MEM:1811.9M, EPOCH TIME: 1677363060.055713
[02/25 14:11:00    432s] Processing tracks to init pin-track alignment.
[02/25 14:11:00    432s] z: 2, totalTracks: 1
[02/25 14:11:00    432s] z: 4, totalTracks: 1
[02/25 14:11:00    432s] z: 6, totalTracks: 1
[02/25 14:11:00    432s] z: 8, totalTracks: 1
[02/25 14:11:00    432s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:11:00    432s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1811.9M, EPOCH TIME: 1677363060.067157
[02/25 14:11:00    432s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:11:00    432s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:11:00    432s] 
[02/25 14:11:00    432s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:11:00    432s] OPERPROF:     Starting CMU at level 3, MEM:1811.9M, EPOCH TIME: 1677363060.075569
[02/25 14:11:00    432s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1811.9M, EPOCH TIME: 1677363060.076818
[02/25 14:11:00    432s] 
[02/25 14:11:00    432s] Bad Lib Cell Checking (CMU) is done! (0)
[02/25 14:11:00    432s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1811.9M, EPOCH TIME: 1677363060.079155
[02/25 14:11:00    432s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1811.9M, EPOCH TIME: 1677363060.079324
[02/25 14:11:00    432s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1811.9M, EPOCH TIME: 1677363060.079482
[02/25 14:11:00    432s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1811.9MB).
[02/25 14:11:00    432s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.026, MEM:1811.9M, EPOCH TIME: 1677363060.081891
[02/25 14:11:00    432s] TotalInstCnt at PhyDesignMc Initialization: 13852
[02/25 14:11:00    432s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:12 mem=1811.9M
[02/25 14:11:00    432s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1811.9M, EPOCH TIME: 1677363060.103764
[02/25 14:11:00    432s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:11:00    432s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:11:00    432s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:11:00    432s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:11:00    432s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.039, MEM:1811.9M, EPOCH TIME: 1677363060.142769
[02/25 14:11:00    432s] TotalInstCnt at PhyDesignMc Destruction: 13852
[02/25 14:11:00    432s] *** Starting optimizing excluded clock nets MEM= 1811.9M) ***
[02/25 14:11:00    432s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1811.9M) ***
[02/25 14:11:00    432s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[02/25 14:11:00    432s] Begin: GigaOpt Route Type Constraints Refinement
[02/25 14:11:00    432s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:12.1/0:36:42.2 (0.2), mem = 1811.9M
[02/25 14:11:00    432s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9687.1
[02/25 14:11:00    432s] ### Creating RouteCongInterface, started
[02/25 14:11:00    432s] ### Creating TopoMgr, started
[02/25 14:11:00    432s] ### Creating TopoMgr, finished
[02/25 14:11:00    432s] #optDebug: Start CG creation (mem=1811.9M)
[02/25 14:11:00    432s]  ...initializing CG  maxDriveDist 354.453000 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 35.445000 
[02/25 14:11:00    432s] (cpu=0:00:00.2, mem=1991.6M)
[02/25 14:11:00    432s]  ...processing cgPrt (cpu=0:00:00.2, mem=1991.6M)
[02/25 14:11:00    432s]  ...processing cgEgp (cpu=0:00:00.2, mem=1991.6M)
[02/25 14:11:00    432s]  ...processing cgPbk (cpu=0:00:00.2, mem=1991.6M)
[02/25 14:11:00    432s]  ...processing cgNrb(cpu=0:00:00.2, mem=1991.6M)
[02/25 14:11:00    432s]  ...processing cgObs (cpu=0:00:00.2, mem=1991.6M)
[02/25 14:11:00    432s]  ...processing cgCon (cpu=0:00:00.2, mem=1991.6M)
[02/25 14:11:00    432s]  ...processing cgPdm (cpu=0:00:00.2, mem=1991.6M)
[02/25 14:11:00    432s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=1991.6M)
[02/25 14:11:00    432s] 
[02/25 14:11:00    432s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[02/25 14:11:00    432s] 
[02/25 14:11:00    432s] #optDebug: {0, 1.000}
[02/25 14:11:00    432s] ### Creating RouteCongInterface, finished
[02/25 14:11:00    432s] Updated routing constraints on 0 nets.
[02/25 14:11:00    432s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9687.1
[02/25 14:11:00    432s] Bottom Preferred Layer:
[02/25 14:11:00    432s]     None
[02/25 14:11:00    432s] Via Pillar Rule:
[02/25 14:11:00    432s]     None
[02/25 14:11:00    432s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (0.9), totSession cpu/real = 0:07:12.4/0:36:42.5 (0.2), mem = 1991.6M
[02/25 14:11:00    432s] 
[02/25 14:11:00    432s] =============================================================================================
[02/25 14:11:00    432s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.15-s110_1
[02/25 14:11:00    432s] =============================================================================================
[02/25 14:11:00    432s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:11:00    432s] ---------------------------------------------------------------------------------------------
[02/25 14:11:00    432s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (  86.3 % )     0:00:00.3 /  0:00:00.2    1.0
[02/25 14:11:00    432s] [ MISC                   ]          0:00:00.0  (  13.7 % )     0:00:00.0 /  0:00:00.0    0.5
[02/25 14:11:00    432s] ---------------------------------------------------------------------------------------------
[02/25 14:11:00    432s]  CongRefineRouteType #1 TOTAL       0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    0.9
[02/25 14:11:00    432s] ---------------------------------------------------------------------------------------------
[02/25 14:11:00    432s] 
[02/25 14:11:00    432s] End: GigaOpt Route Type Constraints Refinement
[02/25 14:11:00    432s] The useful skew maximum allowed delay set by user is: 1
[02/25 14:11:00    432s] Deleting Lib Analyzer.
[02/25 14:11:00    432s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:12.9/0:36:43.0 (0.2), mem = 1906.6M
[02/25 14:11:01    432s] Info: 1 clock net  excluded from IPO operation.
[02/25 14:11:01    432s] ### Creating LA Mngr. totSessionCpu=0:07:13 mem=1906.6M
[02/25 14:11:01    432s] ### Creating LA Mngr, finished. totSessionCpu=0:07:13 mem=1906.6M
[02/25 14:11:01    432s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/25 14:11:01    432s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9687.2
[02/25 14:11:01    432s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/25 14:11:01    432s] ### Creating PhyDesignMc. totSessionCpu=0:07:13 mem=1906.6M
[02/25 14:11:01    432s] OPERPROF: Starting DPlace-Init at level 1, MEM:1906.6M, EPOCH TIME: 1677363061.048298
[02/25 14:11:01    432s] Processing tracks to init pin-track alignment.
[02/25 14:11:01    432s] z: 2, totalTracks: 1
[02/25 14:11:01    432s] z: 4, totalTracks: 1
[02/25 14:11:01    432s] z: 6, totalTracks: 1
[02/25 14:11:01    432s] z: 8, totalTracks: 1
[02/25 14:11:01    432s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:11:01    432s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1906.6M, EPOCH TIME: 1677363061.060002
[02/25 14:11:01    432s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:11:01    432s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:11:01    432s] 
[02/25 14:11:01    432s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:11:01    432s] OPERPROF:     Starting CMU at level 3, MEM:1906.6M, EPOCH TIME: 1677363061.068515
[02/25 14:11:01    432s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1906.6M, EPOCH TIME: 1677363061.069778
[02/25 14:11:01    432s] 
[02/25 14:11:01    432s] Bad Lib Cell Checking (CMU) is done! (0)
[02/25 14:11:01    432s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1906.6M, EPOCH TIME: 1677363061.072079
[02/25 14:11:01    432s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1906.6M, EPOCH TIME: 1677363061.072239
[02/25 14:11:01    432s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1906.6M, EPOCH TIME: 1677363061.072404
[02/25 14:11:01    432s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1906.6MB).
[02/25 14:11:01    432s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.027, MEM:1906.6M, EPOCH TIME: 1677363061.074881
[02/25 14:11:01    433s] TotalInstCnt at PhyDesignMc Initialization: 13852
[02/25 14:11:01    433s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:13 mem=1906.6M
[02/25 14:11:01    433s] 
[02/25 14:11:01    433s] Footprint cell information for calculating maxBufDist
[02/25 14:11:01    433s] *info: There are 9 candidate Buffer cells
[02/25 14:11:01    433s] *info: There are 6 candidate Inverter cells
[02/25 14:11:01    433s] 
[02/25 14:11:01    433s] #optDebug: Start CG creation (mem=1906.6M)
[02/25 14:11:01    433s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 9.800000 
[02/25 14:11:01    433s] (cpu=0:00:00.1, mem=1992.5M)
[02/25 14:11:01    433s]  ...processing cgPrt (cpu=0:00:00.1, mem=1992.5M)
[02/25 14:11:01    433s]  ...processing cgEgp (cpu=0:00:00.1, mem=1992.5M)
[02/25 14:11:01    433s]  ...processing cgPbk (cpu=0:00:00.1, mem=1992.5M)
[02/25 14:11:01    433s]  ...processing cgNrb(cpu=0:00:00.1, mem=1992.5M)
[02/25 14:11:01    433s]  ...processing cgObs (cpu=0:00:00.1, mem=1992.5M)
[02/25 14:11:01    433s]  ...processing cgCon (cpu=0:00:00.1, mem=1992.5M)
[02/25 14:11:01    433s]  ...processing cgPdm (cpu=0:00:00.1, mem=1992.5M)
[02/25 14:11:01    433s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=1992.5M)
[02/25 14:11:01    433s] ### Creating RouteCongInterface, started
[02/25 14:11:01    433s] 
[02/25 14:11:01    433s] Creating Lib Analyzer ...
[02/25 14:11:01    433s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/25 14:11:01    433s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/25 14:11:01    433s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/25 14:11:01    433s] 
[02/25 14:11:01    433s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/25 14:11:01    433s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:14 mem=2008.5M
[02/25 14:11:01    433s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:14 mem=2008.5M
[02/25 14:11:01    433s] Creating Lib Analyzer, finished. 
[02/25 14:11:01    433s] 
[02/25 14:11:01    433s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[02/25 14:11:01    433s] 
[02/25 14:11:01    433s] #optDebug: {0, 1.000}
[02/25 14:11:01    433s] ### Creating RouteCongInterface, finished
[02/25 14:11:01    433s] {MG  {4 0 1 0.0290146}  {7 0 1.4 0.143932}  {9 0 5.8 0.574576} }
[02/25 14:11:02    433s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2027.6M, EPOCH TIME: 1677363062.145408
[02/25 14:11:02    433s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2027.6M, EPOCH TIME: 1677363062.145836
[02/25 14:11:02    433s] 
[02/25 14:11:02    433s] Netlist preparation processing... 
[02/25 14:11:02    433s] Removed 0 instance
[02/25 14:11:02    433s] *info: Marking 0 isolation instances dont touch
[02/25 14:11:02    433s] *info: Marking 0 level shifter instances dont touch
[02/25 14:11:02    433s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2027.6M, EPOCH TIME: 1677363062.249225
[02/25 14:11:02    433s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13852).
[02/25 14:11:02    433s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:11:02    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:11:02    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:11:02    434s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.046, MEM:1924.6M, EPOCH TIME: 1677363062.295544
[02/25 14:11:02    434s] TotalInstCnt at PhyDesignMc Destruction: 13852
[02/25 14:11:02    434s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9687.2
[02/25 14:11:02    434s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.3 (0.9), totSession cpu/real = 0:07:14.0/0:36:44.3 (0.2), mem = 1924.6M
[02/25 14:11:02    434s] 
[02/25 14:11:02    434s] =============================================================================================
[02/25 14:11:02    434s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.15-s110_1
[02/25 14:11:02    434s] =============================================================================================
[02/25 14:11:02    434s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:11:02    434s] ---------------------------------------------------------------------------------------------
[02/25 14:11:02    434s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  22.8 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:11:02    434s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:11:02    434s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  10.1 % )     0:00:00.1 /  0:00:00.1    0.9
[02/25 14:11:02    434s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    1.0
[02/25 14:11:02    434s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.5 % )     0:00:00.4 /  0:00:00.4    1.0
[02/25 14:11:02    434s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (  28.5 % )     0:00:00.4 /  0:00:00.4    1.0
[02/25 14:11:02    434s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.4
[02/25 14:11:02    434s] [ IncrDelayCalc          ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.6
[02/25 14:11:02    434s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:11:02    434s] [ MISC                   ]          0:00:00.4  (  27.6 % )     0:00:00.4 /  0:00:00.2    0.6
[02/25 14:11:02    434s] ---------------------------------------------------------------------------------------------
[02/25 14:11:02    434s]  SimplifyNetlist #1 TOTAL           0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.1    0.9
[02/25 14:11:02    434s] ---------------------------------------------------------------------------------------------
[02/25 14:11:02    434s] 
[02/25 14:11:02    434s] Deleting Lib Analyzer.
[02/25 14:11:02    434s] Begin: GigaOpt high fanout net optimization
[02/25 14:11:02    434s] GigaOpt HFN: use maxLocalDensity 1.2
[02/25 14:11:02    434s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/25 14:11:02    434s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:14.2/0:36:44.5 (0.2), mem = 1924.6M
[02/25 14:11:02    434s] Info: 1 clock net  excluded from IPO operation.
[02/25 14:11:02    434s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9687.3
[02/25 14:11:02    434s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/25 14:11:02    434s] ### Creating PhyDesignMc. totSessionCpu=0:07:14 mem=1924.6M
[02/25 14:11:02    434s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/25 14:11:02    434s] OPERPROF: Starting DPlace-Init at level 1, MEM:1924.6M, EPOCH TIME: 1677363062.544507
[02/25 14:11:02    434s] Processing tracks to init pin-track alignment.
[02/25 14:11:02    434s] z: 2, totalTracks: 1
[02/25 14:11:02    434s] z: 4, totalTracks: 1
[02/25 14:11:02    434s] z: 6, totalTracks: 1
[02/25 14:11:02    434s] z: 8, totalTracks: 1
[02/25 14:11:02    434s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:11:02    434s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1924.6M, EPOCH TIME: 1677363062.556274
[02/25 14:11:02    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:11:02    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:11:02    434s] 
[02/25 14:11:02    434s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:11:02    434s] OPERPROF:     Starting CMU at level 3, MEM:1924.6M, EPOCH TIME: 1677363062.564779
[02/25 14:11:02    434s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1924.6M, EPOCH TIME: 1677363062.566086
[02/25 14:11:02    434s] 
[02/25 14:11:02    434s] Bad Lib Cell Checking (CMU) is done! (0)
[02/25 14:11:02    434s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1924.6M, EPOCH TIME: 1677363062.568394
[02/25 14:11:02    434s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1924.6M, EPOCH TIME: 1677363062.568567
[02/25 14:11:02    434s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1924.6M, EPOCH TIME: 1677363062.568727
[02/25 14:11:02    434s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1924.6MB).
[02/25 14:11:02    434s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.027, MEM:1924.6M, EPOCH TIME: 1677363062.571203
[02/25 14:11:02    434s] TotalInstCnt at PhyDesignMc Initialization: 13852
[02/25 14:11:02    434s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:14 mem=1924.6M
[02/25 14:11:02    434s] ### Creating RouteCongInterface, started
[02/25 14:11:02    434s] 
[02/25 14:11:02    434s] Creating Lib Analyzer ...
[02/25 14:11:02    434s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/25 14:11:02    434s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/25 14:11:02    434s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/25 14:11:02    434s] 
[02/25 14:11:02    434s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/25 14:11:02    434s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:15 mem=1924.6M
[02/25 14:11:02    434s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:15 mem=1924.6M
[02/25 14:11:02    434s] Creating Lib Analyzer, finished. 
[02/25 14:11:03    434s] 
[02/25 14:11:03    434s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[02/25 14:11:03    434s] 
[02/25 14:11:03    434s] #optDebug: {0, 1.000}
[02/25 14:11:03    434s] ### Creating RouteCongInterface, finished
[02/25 14:11:03    434s] {MG  {4 0 1 0.0290146}  {7 0 1.4 0.143932}  {9 0 5.8 0.574576} }
[02/25 14:11:03    435s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/25 14:11:03    435s] Total-nets :: 19843, Stn-nets :: 0, ratio :: 0 %, Total-len 134576, Stn-len 0
[02/25 14:11:03    435s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1962.8M, EPOCH TIME: 1677363063.500045
[02/25 14:11:03    435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:11:03    435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:11:03    435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:11:03    435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:11:03    435s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.041, MEM:1924.8M, EPOCH TIME: 1677363063.540582
[02/25 14:11:03    435s] TotalInstCnt at PhyDesignMc Destruction: 13852
[02/25 14:11:03    435s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9687.3
[02/25 14:11:03    435s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:07:15.3/0:36:45.6 (0.2), mem = 1924.8M
[02/25 14:11:03    435s] 
[02/25 14:11:03    435s] =============================================================================================
[02/25 14:11:03    435s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.15-s110_1
[02/25 14:11:03    435s] =============================================================================================
[02/25 14:11:03    435s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:11:03    435s] ---------------------------------------------------------------------------------------------
[02/25 14:11:03    435s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  28.5 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:11:03    435s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:11:03    435s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  11.4 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:11:03    435s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   7.1 % )     0:00:00.4 /  0:00:00.4    1.0
[02/25 14:11:03    435s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:11:03    435s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:11:03    435s] [ MISC                   ]          0:00:00.5  (  52.6 % )     0:00:00.5 /  0:00:00.5    1.0
[02/25 14:11:03    435s] ---------------------------------------------------------------------------------------------
[02/25 14:11:03    435s]  DrvOpt #1 TOTAL                    0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[02/25 14:11:03    435s] ---------------------------------------------------------------------------------------------
[02/25 14:11:03    435s] 
[02/25 14:11:03    435s] GigaOpt HFN: restore maxLocalDensity to 0.98
[02/25 14:11:03    435s] End: GigaOpt high fanout net optimization
[02/25 14:11:03    435s] Begin: GigaOpt DRV Optimization
[02/25 14:11:03    435s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/25 14:11:03    435s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:15.3/0:36:45.6 (0.2), mem = 1924.8M
[02/25 14:11:03    435s] Info: 1 clock net  excluded from IPO operation.
[02/25 14:11:03    435s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9687.4
[02/25 14:11:03    435s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/25 14:11:03    435s] ### Creating PhyDesignMc. totSessionCpu=0:07:15 mem=1924.8M
[02/25 14:11:03    435s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/25 14:11:03    435s] OPERPROF: Starting DPlace-Init at level 1, MEM:1924.8M, EPOCH TIME: 1677363063.582289
[02/25 14:11:03    435s] Processing tracks to init pin-track alignment.
[02/25 14:11:03    435s] z: 2, totalTracks: 1
[02/25 14:11:03    435s] z: 4, totalTracks: 1
[02/25 14:11:03    435s] z: 6, totalTracks: 1
[02/25 14:11:03    435s] z: 8, totalTracks: 1
[02/25 14:11:03    435s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:11:03    435s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1924.8M, EPOCH TIME: 1677363063.594092
[02/25 14:11:03    435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:11:03    435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:11:03    435s] 
[02/25 14:11:03    435s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:11:03    435s] OPERPROF:     Starting CMU at level 3, MEM:1924.8M, EPOCH TIME: 1677363063.602599
[02/25 14:11:03    435s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1924.8M, EPOCH TIME: 1677363063.603909
[02/25 14:11:03    435s] 
[02/25 14:11:03    435s] Bad Lib Cell Checking (CMU) is done! (0)
[02/25 14:11:03    435s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1924.8M, EPOCH TIME: 1677363063.606209
[02/25 14:11:03    435s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1924.8M, EPOCH TIME: 1677363063.606379
[02/25 14:11:03    435s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1924.8M, EPOCH TIME: 1677363063.606547
[02/25 14:11:03    435s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1924.8MB).
[02/25 14:11:03    435s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.027, MEM:1924.8M, EPOCH TIME: 1677363063.609026
[02/25 14:11:03    435s] TotalInstCnt at PhyDesignMc Initialization: 13852
[02/25 14:11:03    435s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:15 mem=1924.8M
[02/25 14:11:03    435s] ### Creating RouteCongInterface, started
[02/25 14:11:03    435s] 
[02/25 14:11:03    435s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[02/25 14:11:03    435s] 
[02/25 14:11:03    435s] #optDebug: {0, 1.000}
[02/25 14:11:03    435s] ### Creating RouteCongInterface, finished
[02/25 14:11:03    435s] {MG  {4 0 1 0.0290146}  {7 0 1.4 0.143932}  {9 0 5.8 0.574576} }
[02/25 14:11:04    435s] [GPS-DRV] Optimizer parameters ============================= 
[02/25 14:11:04    435s] [GPS-DRV] maxDensity (design): 0.95
[02/25 14:11:04    435s] [GPS-DRV] maxLocalDensity: 1.2
[02/25 14:11:04    435s] [GPS-DRV] All active and enabled setup views
[02/25 14:11:04    435s] [GPS-DRV]     VView1
[02/25 14:11:04    435s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/25 14:11:04    435s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/25 14:11:04    435s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/25 14:11:04    435s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[02/25 14:11:04    435s] [GPS-DRV] timing-driven DRV settings
[02/25 14:11:04    435s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[02/25 14:11:04    435s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1982.0M, EPOCH TIME: 1677363064.205754
[02/25 14:11:04    435s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1982.0M, EPOCH TIME: 1677363064.206090
[02/25 14:11:04    436s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/25 14:11:04    436s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/25 14:11:04    436s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/25 14:11:04    436s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/25 14:11:04    436s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/25 14:11:04    436s] Info: violation cost 8652.410156 (cap = 266.087128, tran = 8386.328125, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/25 14:11:04    436s] |   190| 10134|    -0.19|   259|   259|    -0.09|     0|     0|     0|     0|    -2.20|   -96.49|       0|       0|       0| 48.56%|          |         |
[02/25 14:11:14    446s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/25 14:11:14    446s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.14|   -92.37|     249|       0|      10| 48.91%| 0:00:10.0|  2033.6M|
[02/25 14:11:14    446s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/25 14:11:14    446s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.14|   -92.37|       0|       0|       0| 48.91%| 0:00:00.0|  2033.6M|
[02/25 14:11:14    446s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/25 14:11:14    446s] Bottom Preferred Layer:
[02/25 14:11:14    446s]     None
[02/25 14:11:14    446s] Via Pillar Rule:
[02/25 14:11:14    446s]     None
[02/25 14:11:14    446s] 
[02/25 14:11:14    446s] *** Finish DRV Fixing (cpu=0:00:10.5 real=0:00:10.0 mem=2033.6M) ***
[02/25 14:11:14    446s] 
[02/25 14:11:14    446s] Total-nets :: 20092, Stn-nets :: 0, ratio :: 0 %, Total-len 134579, Stn-len 0
[02/25 14:11:14    446s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2014.5M, EPOCH TIME: 1677363074.780367
[02/25 14:11:14    446s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14101).
[02/25 14:11:14    446s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:11:14    446s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:11:14    446s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:11:14    446s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.047, MEM:1953.5M, EPOCH TIME: 1677363074.827292
[02/25 14:11:14    446s] TotalInstCnt at PhyDesignMc Destruction: 14101
[02/25 14:11:14    446s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9687.4
[02/25 14:11:14    446s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:11.2/0:00:11.3 (1.0), totSession cpu/real = 0:07:26.4/0:36:56.9 (0.2), mem = 1953.5M
[02/25 14:11:14    446s] 
[02/25 14:11:14    446s] =============================================================================================
[02/25 14:11:14    446s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.15-s110_1
[02/25 14:11:14    446s] =============================================================================================
[02/25 14:11:14    446s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:11:14    446s] ---------------------------------------------------------------------------------------------
[02/25 14:11:14    446s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.2
[02/25 14:11:14    446s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:11:14    446s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:11:14    446s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.5
[02/25 14:11:14    446s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:11:14    446s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:11:14    446s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:10.4 /  0:00:10.3    1.0
[02/25 14:11:14    446s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:10.1 /  0:00:10.0    1.0
[02/25 14:11:14    446s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:11:14    446s] [ OptEval                ]      2   0:00:03.7  (  33.1 % )     0:00:03.7 /  0:00:03.7    1.0
[02/25 14:11:14    446s] [ OptCommit              ]      2   0:00:00.3  (   2.9 % )     0:00:00.3 /  0:00:00.3    0.9
[02/25 14:11:14    446s] [ PostCommitDelayUpdate  ]      2   0:00:00.2  (   1.9 % )     0:00:05.3 /  0:00:05.3    1.0
[02/25 14:11:14    446s] [ IncrDelayCalc          ]     81   0:00:05.1  (  45.4 % )     0:00:05.1 /  0:00:05.1    1.0
[02/25 14:11:14    446s] [ DrvFindVioNets         ]      3   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[02/25 14:11:14    446s] [ DrvComputeSummary      ]      3   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.0    0.4
[02/25 14:11:14    446s] [ IncrTimingUpdate       ]      2   0:00:00.7  (   6.2 % )     0:00:00.7 /  0:00:00.7    1.0
[02/25 14:11:14    446s] [ MISC                   ]          0:00:00.5  (   4.7 % )     0:00:00.5 /  0:00:00.5    1.0
[02/25 14:11:14    446s] ---------------------------------------------------------------------------------------------
[02/25 14:11:14    446s]  DrvOpt #2 TOTAL                    0:00:11.3  ( 100.0 % )     0:00:11.3 /  0:00:11.2    1.0
[02/25 14:11:14    446s] ---------------------------------------------------------------------------------------------
[02/25 14:11:14    446s] 
[02/25 14:11:14    446s] End: GigaOpt DRV Optimization
[02/25 14:11:14    446s] GigaOpt DRV: restore maxLocalDensity to 0.98
[02/25 14:11:14    446s] **optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 1584.5M, totSessionCpu=0:07:26 **
[02/25 14:11:14    446s] 
[02/25 14:11:14    446s] Active setup views:
[02/25 14:11:14    446s]  VView1
[02/25 14:11:14    446s]   Dominating endpoints: 0
[02/25 14:11:14    446s]   Dominating TNS: -0.000
[02/25 14:11:14    446s] 
[02/25 14:11:14    446s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/25 14:11:14    446s] Deleting Lib Analyzer.
[02/25 14:11:14    446s] Begin: GigaOpt Global Optimization
[02/25 14:11:14    446s] *info: use new DP (enabled)
[02/25 14:11:14    446s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[02/25 14:11:15    446s] Info: 1 clock net  excluded from IPO operation.
[02/25 14:11:15    446s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:26.6/0:36:57.0 (0.2), mem = 1991.7M
[02/25 14:11:15    446s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9687.5
[02/25 14:11:15    446s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/25 14:11:15    446s] ### Creating PhyDesignMc. totSessionCpu=0:07:27 mem=1991.7M
[02/25 14:11:15    446s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/25 14:11:15    446s] OPERPROF: Starting DPlace-Init at level 1, MEM:1991.7M, EPOCH TIME: 1677363075.039089
[02/25 14:11:15    446s] Processing tracks to init pin-track alignment.
[02/25 14:11:15    446s] z: 2, totalTracks: 1
[02/25 14:11:15    446s] z: 4, totalTracks: 1
[02/25 14:11:15    446s] z: 6, totalTracks: 1
[02/25 14:11:15    446s] z: 8, totalTracks: 1
[02/25 14:11:15    446s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:11:15    446s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1991.7M, EPOCH TIME: 1677363075.050942
[02/25 14:11:15    446s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:11:15    446s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:11:15    446s] 
[02/25 14:11:15    446s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:11:15    446s] OPERPROF:     Starting CMU at level 3, MEM:1991.7M, EPOCH TIME: 1677363075.059544
[02/25 14:11:15    446s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1991.7M, EPOCH TIME: 1677363075.060851
[02/25 14:11:15    446s] 
[02/25 14:11:15    446s] Bad Lib Cell Checking (CMU) is done! (0)
[02/25 14:11:15    446s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1991.7M, EPOCH TIME: 1677363075.063220
[02/25 14:11:15    446s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1991.7M, EPOCH TIME: 1677363075.063382
[02/25 14:11:15    446s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1991.7M, EPOCH TIME: 1677363075.063564
[02/25 14:11:15    446s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1991.7MB).
[02/25 14:11:15    446s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.027, MEM:1991.7M, EPOCH TIME: 1677363075.066038
[02/25 14:11:15    446s] TotalInstCnt at PhyDesignMc Initialization: 14101
[02/25 14:11:15    446s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:27 mem=1991.7M
[02/25 14:11:15    446s] ### Creating RouteCongInterface, started
[02/25 14:11:15    446s] 
[02/25 14:11:15    446s] Creating Lib Analyzer ...
[02/25 14:11:15    446s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/25 14:11:15    446s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/25 14:11:15    446s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/25 14:11:15    446s] 
[02/25 14:11:15    446s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/25 14:11:15    447s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:27 mem=1991.7M
[02/25 14:11:15    447s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:27 mem=1991.7M
[02/25 14:11:15    447s] Creating Lib Analyzer, finished. 
[02/25 14:11:15    447s] 
[02/25 14:11:15    447s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[02/25 14:11:15    447s] 
[02/25 14:11:15    447s] #optDebug: {0, 1.000}
[02/25 14:11:15    447s] ### Creating RouteCongInterface, finished
[02/25 14:11:15    447s] {MG  {4 0 1 0.0290146}  {7 0 1.4 0.143932}  {9 0 5.8 0.574576} }
[02/25 14:11:15    447s] *info: 1 clock net excluded
[02/25 14:11:15    447s] *info: 2 no-driver nets excluded.
[02/25 14:11:15    447s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2010.8M, EPOCH TIME: 1677363075.820330
[02/25 14:11:15    447s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2010.8M, EPOCH TIME: 1677363075.820703
[02/25 14:11:16    447s] ** GigaOpt Global Opt WNS Slack -2.139  TNS Slack -92.367 
[02/25 14:11:16    447s] +--------+--------+---------+------------+--------+----------+---------+---------------------+
[02/25 14:11:16    447s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[02/25 14:11:16    447s] +--------+--------+---------+------------+--------+----------+---------+---------------------+
[02/25 14:11:16    447s] |  -2.139| -92.367|   48.91%|   0:00:00.0| 2010.8M|    VView1|  default| reg_out_reg[127]/D  |
[02/25 14:11:22    453s] |  -1.865| -74.296|   48.97%|   0:00:06.0| 2055.9M|    VView1|  default| reg_out_reg[127]/D  |
[02/25 14:11:24    456s] |  -1.845| -72.985|   49.04%|   0:00:02.0| 2057.4M|    VView1|  default| reg_out_reg[127]/D  |
[02/25 14:11:27    458s] |  -1.825| -71.710|   49.05%|   0:00:03.0| 2057.4M|    VView1|  default| reg_out_reg[127]/D  |
[02/25 14:11:31    463s] |  -1.761| -68.916|   49.07%|   0:00:04.0| 2057.4M|    VView1|  default| reg_out_reg[127]/D  |
[02/25 14:11:37    469s] |  -1.732| -67.209|   49.07%|   0:00:06.0| 2076.4M|    VView1|  default| reg_out_reg[127]/D  |
[02/25 14:11:39    470s] |  -1.732| -67.208|   49.08%|   0:00:02.0| 2076.4M|    VView1|  default| reg_out_reg[127]/D  |
[02/25 14:11:40    471s] |  -1.725| -66.831|   49.08%|   0:00:01.0| 2076.4M|    VView1|  default| reg_out_reg[127]/D  |
[02/25 14:11:41    473s] |  -1.725| -66.827|   49.09%|   0:00:01.0| 2076.4M|    VView1|  default| reg_out_reg[127]/D  |
[02/25 14:11:45    477s] |  -1.725| -66.827|   49.09%|   0:00:04.0| 2076.4M|    VView1|  default| reg_out_reg[127]/D  |
[02/25 14:11:47    478s] |  -1.725| -66.828|   49.11%|   0:00:02.0| 2076.4M|    VView1|  default| reg_out_reg[127]/D  |
[02/25 14:11:48    480s] |  -1.725| -66.828|   49.11%|   0:00:01.0| 2076.4M|    VView1|  default| reg_out_reg[127]/D  |
[02/25 14:11:49    481s] |  -1.725| -66.828|   49.11%|   0:00:01.0| 2076.4M|    VView1|  default| reg_out_reg[127]/D  |
[02/25 14:11:53    485s] |  -1.725| -66.828|   49.13%|   0:00:04.0| 2076.4M|    VView1|  default| reg_out_reg[127]/D  |
[02/25 14:11:55    486s] |  -1.725| -66.828|   49.13%|   0:00:02.0| 2076.4M|    VView1|  default| reg_out_reg[127]/D  |
[02/25 14:11:56    487s] |  -1.725| -66.828|   49.13%|   0:00:01.0| 2076.4M|    VView1|  default| reg_out_reg[127]/D  |
[02/25 14:11:57    488s] |  -1.725| -66.828|   49.14%|   0:00:01.0| 2076.4M|    VView1|  default| reg_out_reg[127]/D  |
[02/25 14:12:01    492s] |  -1.725| -66.828|   49.14%|   0:00:04.0| 2076.4M|    VView1|  default| reg_out_reg[127]/D  |
[02/25 14:12:02    493s] |  -1.725| -66.828|   49.14%|   0:00:01.0| 2076.4M|    VView1|  default| reg_out_reg[127]/D  |
[02/25 14:12:03    494s] |  -1.725| -66.828|   49.15%|   0:00:01.0| 2076.4M|    VView1|  default| reg_out_reg[127]/D  |
[02/25 14:12:04    495s] |  -1.725| -66.828|   49.15%|   0:00:01.0| 2076.4M|    VView1|  default| reg_out_reg[127]/D  |
[02/25 14:12:09    500s] |  -1.725| -66.786|   49.15%|   0:00:05.0| 2076.4M|    VView1|  default| reg_out_reg[127]/D  |
[02/25 14:12:09    500s] +--------+--------+---------+------------+--------+----------+---------+---------------------+
[02/25 14:12:09    500s] 
[02/25 14:12:09    500s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:53.2 real=0:00:53.0 mem=2076.4M) ***
[02/25 14:12:09    500s] 
[02/25 14:12:09    500s] *** Finish pre-CTS Setup Fixing (cpu=0:00:53.2 real=0:00:53.0 mem=2076.4M) ***
[02/25 14:12:09    500s] Bottom Preferred Layer:
[02/25 14:12:09    500s] +---------------+------------+----------+
[02/25 14:12:09    500s] |     Layer     |   OPT_LA   |   Rule   |
[02/25 14:12:09    500s] +---------------+------------+----------+
[02/25 14:12:09    500s] | metal4 (z=4)  |         30 | default  |
[02/25 14:12:09    500s] | metal7 (z=7)  |          1 | default  |
[02/25 14:12:09    500s] +---------------+------------+----------+
[02/25 14:12:09    500s] Via Pillar Rule:
[02/25 14:12:09    500s]     None
[02/25 14:12:09    500s] ** GigaOpt Global Opt End WNS Slack -1.725  TNS Slack -66.786 
[02/25 14:12:09    500s] Total-nets :: 20254, Stn-nets :: 72, ratio :: 0.355485 %, Total-len 134581, Stn-len 4558.04
[02/25 14:12:09    500s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2057.4M, EPOCH TIME: 1677363129.279380
[02/25 14:12:09    500s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14263).
[02/25 14:12:09    500s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:12:09    500s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:12:09    500s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:12:09    500s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.049, MEM:1971.4M, EPOCH TIME: 1677363129.328815
[02/25 14:12:09    500s] TotalInstCnt at PhyDesignMc Destruction: 14263
[02/25 14:12:09    500s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9687.5
[02/25 14:12:09    500s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:54.3/0:00:54.3 (1.0), totSession cpu/real = 0:08:20.9/0:37:51.4 (0.2), mem = 1971.4M
[02/25 14:12:09    500s] 
[02/25 14:12:09    500s] =============================================================================================
[02/25 14:12:09    500s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.15-s110_1
[02/25 14:12:09    500s] =============================================================================================
[02/25 14:12:09    500s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:12:09    500s] ---------------------------------------------------------------------------------------------
[02/25 14:12:09    500s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:12:09    500s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:12:09    500s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:12:09    500s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:12:09    500s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[02/25 14:12:09    500s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[02/25 14:12:09    500s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:12:09    500s] [ BottleneckAnalyzerInit ]      6   0:00:10.7  (  19.6 % )     0:00:10.7 /  0:00:10.8    1.0
[02/25 14:12:09    500s] [ TransformInit          ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    0.9
[02/25 14:12:09    500s] [ OptSingleIteration     ]     21   0:00:00.1  (   0.2 % )     0:00:42.3 /  0:00:42.3    1.0
[02/25 14:12:09    500s] [ OptGetWeight           ]     21   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.8
[02/25 14:12:09    500s] [ OptEval                ]     21   0:00:15.6  (  28.8 % )     0:00:15.6 /  0:00:15.6    1.0
[02/25 14:12:09    500s] [ OptCommit              ]     21   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:12:09    500s] [ PostCommitDelayUpdate  ]     21   0:00:00.2  (   0.4 % )     0:00:05.1 /  0:00:05.1    1.0
[02/25 14:12:09    500s] [ IncrDelayCalc          ]    497   0:00:04.9  (   9.0 % )     0:00:04.9 /  0:00:04.9    1.0
[02/25 14:12:09    500s] [ SetupOptGetWorkingSet  ]     21   0:00:08.1  (  15.0 % )     0:00:08.1 /  0:00:08.2    1.0
[02/25 14:12:09    500s] [ SetupOptGetActiveNode  ]     21   0:00:01.1  (   2.1 % )     0:00:01.1 /  0:00:01.2    1.0
[02/25 14:12:09    500s] [ SetupOptSlackGraph     ]     21   0:00:09.9  (  18.3 % )     0:00:09.9 /  0:00:10.0    1.0
[02/25 14:12:09    500s] [ IncrTimingUpdate       ]     21   0:00:01.8  (   3.3 % )     0:00:01.8 /  0:00:01.8    1.0
[02/25 14:12:09    500s] [ MISC                   ]          0:00:00.4  (   0.7 % )     0:00:00.4 /  0:00:00.4    1.0
[02/25 14:12:09    500s] ---------------------------------------------------------------------------------------------
[02/25 14:12:09    500s]  GlobalOpt #1 TOTAL                 0:00:54.3  ( 100.0 % )     0:00:54.3 /  0:00:54.3    1.0
[02/25 14:12:09    500s] ---------------------------------------------------------------------------------------------
[02/25 14:12:09    500s] 
[02/25 14:12:09    500s] End: GigaOpt Global Optimization
[02/25 14:12:09    500s] *** Timing NOT met, worst failing slack is -1.725
[02/25 14:12:09    500s] *** Check timing (0:00:00.0)
[02/25 14:12:09    500s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/25 14:12:09    500s] Deleting Lib Analyzer.
[02/25 14:12:09    500s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[02/25 14:12:09    500s] Info: 1 clock net  excluded from IPO operation.
[02/25 14:12:09    500s] ### Creating LA Mngr. totSessionCpu=0:08:21 mem=1971.4M
[02/25 14:12:09    500s] ### Creating LA Mngr, finished. totSessionCpu=0:08:21 mem=1971.4M
[02/25 14:12:09    500s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/25 14:12:09    500s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/25 14:12:09    500s] ### Creating PhyDesignMc. totSessionCpu=0:08:21 mem=2028.6M
[02/25 14:12:09    500s] OPERPROF: Starting DPlace-Init at level 1, MEM:2028.6M, EPOCH TIME: 1677363129.433138
[02/25 14:12:09    500s] Processing tracks to init pin-track alignment.
[02/25 14:12:09    500s] z: 2, totalTracks: 1
[02/25 14:12:09    500s] z: 4, totalTracks: 1
[02/25 14:12:09    500s] z: 6, totalTracks: 1
[02/25 14:12:09    500s] z: 8, totalTracks: 1
[02/25 14:12:09    501s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:12:09    501s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2028.6M, EPOCH TIME: 1677363129.445634
[02/25 14:12:09    501s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:12:09    501s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:12:09    501s] 
[02/25 14:12:09    501s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:12:09    501s] OPERPROF:     Starting CMU at level 3, MEM:2028.6M, EPOCH TIME: 1677363129.454322
[02/25 14:12:09    501s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2028.6M, EPOCH TIME: 1677363129.455682
[02/25 14:12:09    501s] 
[02/25 14:12:09    501s] Bad Lib Cell Checking (CMU) is done! (0)
[02/25 14:12:09    501s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2028.6M, EPOCH TIME: 1677363129.458028
[02/25 14:12:09    501s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2028.6M, EPOCH TIME: 1677363129.458188
[02/25 14:12:09    501s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2028.6M, EPOCH TIME: 1677363129.458347
[02/25 14:12:09    501s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2028.6MB).
[02/25 14:12:09    501s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.028, MEM:2028.6M, EPOCH TIME: 1677363129.460832
[02/25 14:12:09    501s] TotalInstCnt at PhyDesignMc Initialization: 14263
[02/25 14:12:09    501s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:21 mem=2028.6M
[02/25 14:12:09    501s] Begin: Area Reclaim Optimization
[02/25 14:12:09    501s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:08:21.1/0:37:51.6 (0.2), mem = 2028.6M
[02/25 14:12:09    501s] 
[02/25 14:12:09    501s] Creating Lib Analyzer ...
[02/25 14:12:09    501s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/25 14:12:09    501s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/25 14:12:09    501s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/25 14:12:09    501s] 
[02/25 14:12:09    501s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/25 14:12:09    501s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:21 mem=2030.6M
[02/25 14:12:09    501s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:21 mem=2030.6M
[02/25 14:12:09    501s] Creating Lib Analyzer, finished. 
[02/25 14:12:09    501s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9687.6
[02/25 14:12:09    501s] ### Creating RouteCongInterface, started
[02/25 14:12:09    501s] 
[02/25 14:12:09    501s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[02/25 14:12:09    501s] 
[02/25 14:12:09    501s] #optDebug: {0, 1.000}
[02/25 14:12:09    501s] ### Creating RouteCongInterface, finished
[02/25 14:12:09    501s] {MG  {4 0 1 0.0290146}  {7 0 1.4 0.143932}  {9 0 5.8 0.574576} }
[02/25 14:12:10    501s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2030.6M, EPOCH TIME: 1677363130.000510
[02/25 14:12:10    501s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2030.6M, EPOCH TIME: 1677363130.000913
[02/25 14:12:10    501s] Reclaim Optimization WNS Slack -1.725  TNS Slack -66.786 Density 49.15
[02/25 14:12:10    501s] +---------+---------+--------+--------+------------+--------+
[02/25 14:12:10    501s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/25 14:12:10    501s] +---------+---------+--------+--------+------------+--------+
[02/25 14:12:10    501s] |   49.15%|        -|  -1.725| -66.786|   0:00:00.0| 2030.6M|
[02/25 14:12:11    502s] |   49.15%|        0|  -1.725| -66.786|   0:00:01.0| 2030.6M|
[02/25 14:12:11    502s] #optDebug: <stH: 1.4000 MiSeL: 25.9160>
[02/25 14:12:11    503s] |   49.15%|       17|  -1.725| -66.786|   0:00:00.0| 2054.2M|
[02/25 14:12:13    504s] |   49.14%|        2|  -1.721| -66.730|   0:00:02.0| 2054.2M|
[02/25 14:12:14    506s] |   49.13%|       23|  -1.719| -66.725|   0:00:01.0| 2054.2M|
[02/25 14:12:14    506s] |   49.13%|        0|  -1.719| -66.725|   0:00:00.0| 2054.2M|
[02/25 14:12:14    506s] #optDebug: <stH: 1.4000 MiSeL: 25.9160>
[02/25 14:12:14    506s] |   49.13%|        0|  -1.719| -66.725|   0:00:00.0| 2054.2M|
[02/25 14:12:14    506s] +---------+---------+--------+--------+------------+--------+
[02/25 14:12:14    506s] Reclaim Optimization End WNS Slack -1.719  TNS Slack -66.725 Density 49.13
[02/25 14:12:14    506s] 
[02/25 14:12:14    506s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 2 Resize = 20 **
[02/25 14:12:14    506s] --------------------------------------------------------------
[02/25 14:12:14    506s] |                                   | Total     | Sequential |
[02/25 14:12:14    506s] --------------------------------------------------------------
[02/25 14:12:14    506s] | Num insts resized                 |      20  |       3    |
[02/25 14:12:14    506s] | Num insts undone                  |       3  |       0    |
[02/25 14:12:14    506s] | Num insts Downsized               |      20  |       3    |
[02/25 14:12:14    506s] | Num insts Samesized               |       0  |       0    |
[02/25 14:12:14    506s] | Num insts Upsized                 |       0  |       0    |
[02/25 14:12:14    506s] | Num multiple commits+uncommits    |       0  |       -    |
[02/25 14:12:14    506s] --------------------------------------------------------------
[02/25 14:12:14    506s] Bottom Preferred Layer:
[02/25 14:12:14    506s] +---------------+------------+----------+
[02/25 14:12:14    506s] |     Layer     |   OPT_LA   |   Rule   |
[02/25 14:12:14    506s] +---------------+------------+----------+
[02/25 14:12:14    506s] | metal4 (z=4)  |         14 | default  |
[02/25 14:12:14    506s] +---------------+------------+----------+
[02/25 14:12:14    506s] Via Pillar Rule:
[02/25 14:12:14    506s]     None
[02/25 14:12:14    506s] 
[02/25 14:12:14    506s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/25 14:12:14    506s] End: Core Area Reclaim Optimization (cpu = 0:00:05.3) (real = 0:00:05.0) **
[02/25 14:12:14    506s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9687.6
[02/25 14:12:14    506s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:05.3/0:00:05.3 (1.0), totSession cpu/real = 0:08:26.4/0:37:56.9 (0.2), mem = 2054.2M
[02/25 14:12:14    506s] 
[02/25 14:12:14    506s] =============================================================================================
[02/25 14:12:14    506s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.15-s110_1
[02/25 14:12:14    506s] =============================================================================================
[02/25 14:12:14    506s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:12:14    506s] ---------------------------------------------------------------------------------------------
[02/25 14:12:14    506s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.1
[02/25 14:12:14    506s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   5.5 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:12:14    506s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:12:14    506s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[02/25 14:12:14    506s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:12:14    506s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:12:14    506s] [ OptimizationStep       ]      1   0:00:00.3  (   6.2 % )     0:00:04.7 /  0:00:04.7    1.0
[02/25 14:12:14    506s] [ OptSingleIteration     ]      6   0:00:00.4  (   6.7 % )     0:00:04.4 /  0:00:04.4    1.0
[02/25 14:12:14    506s] [ OptGetWeight           ]    553   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.1
[02/25 14:12:14    506s] [ OptEval                ]    553   0:00:02.0  (  37.1 % )     0:00:02.0 /  0:00:01.8    0.9
[02/25 14:12:14    506s] [ OptCommit              ]    553   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.8
[02/25 14:12:14    506s] [ PostCommitDelayUpdate  ]    555   0:00:00.1  (   2.6 % )     0:00:01.2 /  0:00:01.2    1.0
[02/25 14:12:14    506s] [ IncrDelayCalc          ]    150   0:00:01.1  (  20.0 % )     0:00:01.1 /  0:00:01.1    1.0
[02/25 14:12:14    506s] [ IncrTimingUpdate       ]     13   0:00:00.7  (  13.1 % )     0:00:00.7 /  0:00:00.7    1.0
[02/25 14:12:14    506s] [ MISC                   ]          0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:12:14    506s] ---------------------------------------------------------------------------------------------
[02/25 14:12:14    506s]  AreaOpt #1 TOTAL                   0:00:05.3  ( 100.0 % )     0:00:05.3 /  0:00:05.3    1.0
[02/25 14:12:14    506s] ---------------------------------------------------------------------------------------------
[02/25 14:12:14    506s] 
[02/25 14:12:14    506s] Executing incremental physical updates
[02/25 14:12:14    506s] Executing incremental physical updates
[02/25 14:12:14    506s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2035.1M, EPOCH TIME: 1677363134.889968
[02/25 14:12:14    506s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14261).
[02/25 14:12:14    506s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:12:14    506s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:12:14    506s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:12:14    506s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.044, MEM:1974.1M, EPOCH TIME: 1677363134.934116
[02/25 14:12:14    506s] TotalInstCnt at PhyDesignMc Destruction: 14261
[02/25 14:12:14    506s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1974.13M, totSessionCpu=0:08:26).
[02/25 14:12:15    506s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1974.1M, EPOCH TIME: 1677363135.144056
[02/25 14:12:15    506s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:12:15    506s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:12:15    506s] 
[02/25 14:12:15    506s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:12:15    506s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.011, MEM:1974.1M, EPOCH TIME: 1677363135.154980
[02/25 14:12:15    506s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:12:15    506s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:12:15    506s] **INFO: Flow update: Design is easy to close.
[02/25 14:12:15    506s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:08:26.7/0:37:57.2 (0.2), mem = 1974.1M
[02/25 14:12:15    506s] 
[02/25 14:12:15    506s] *** Start incrementalPlace ***
[02/25 14:12:15    506s] User Input Parameters:
[02/25 14:12:15    506s] - Congestion Driven    : On
[02/25 14:12:15    506s] - Timing Driven        : On
[02/25 14:12:15    506s] - Area-Violation Based : On
[02/25 14:12:15    506s] - Start Rollback Level : -5
[02/25 14:12:15    506s] - Legalized            : On
[02/25 14:12:15    506s] - Window Based         : Off
[02/25 14:12:15    506s] - eDen incr mode       : Off
[02/25 14:12:15    506s] - Small incr mode      : Off
[02/25 14:12:15    506s] 
[02/25 14:12:15    506s] no activity file in design. spp won't run.
[02/25 14:12:15    506s] Effort level <high> specified for reg2reg path_group
[02/25 14:12:15    507s] No Views given, use default active views for adaptive view pruning
[02/25 14:12:15    507s] SKP will enable view:
[02/25 14:12:15    507s]   VView1
[02/25 14:12:15    507s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1976.1M, EPOCH TIME: 1677363135.609598
[02/25 14:12:15    507s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.008, MEM:1976.1M, EPOCH TIME: 1677363135.617591
[02/25 14:12:15    507s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1976.1M, EPOCH TIME: 1677363135.617769
[02/25 14:12:15    507s] Starting Early Global Route congestion estimation: mem = 1976.1M
[02/25 14:12:15    507s] (I)      ==================== Layers =====================
[02/25 14:12:15    507s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:12:15    507s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/25 14:12:15    507s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:12:15    507s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/25 14:12:15    507s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/25 14:12:15    507s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/25 14:12:15    507s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/25 14:12:15    507s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/25 14:12:15    507s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/25 14:12:15    507s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/25 14:12:15    507s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/25 14:12:15    507s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/25 14:12:15    507s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/25 14:12:15    507s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/25 14:12:15    507s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/25 14:12:15    507s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/25 14:12:15    507s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/25 14:12:15    507s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/25 14:12:15    507s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/25 14:12:15    507s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/25 14:12:15    507s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/25 14:12:15    507s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/25 14:12:15    507s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:12:15    507s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/25 14:12:15    507s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/25 14:12:15    507s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/25 14:12:15    507s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:12:15    507s] (I)      Started Import and model ( Curr Mem: 1976.13 MB )
[02/25 14:12:15    507s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:12:15    507s] (I)      == Non-default Options ==
[02/25 14:12:15    507s] (I)      Maximum routing layer                              : 10
[02/25 14:12:15    507s] (I)      Number of threads                                  : 1
[02/25 14:12:15    507s] (I)      Use non-blocking free Dbs wires                    : false
[02/25 14:12:15    507s] (I)      Method to set GCell size                           : row
[02/25 14:12:15    507s] (I)      Counted 941 PG shapes. We will not process PG shapes layer by layer.
[02/25 14:12:15    507s] (I)      Use row-based GCell size
[02/25 14:12:15    507s] (I)      Use row-based GCell align
[02/25 14:12:15    507s] (I)      layer 0 area = 0
[02/25 14:12:15    507s] (I)      layer 1 area = 0
[02/25 14:12:15    507s] (I)      layer 2 area = 0
[02/25 14:12:15    507s] (I)      layer 3 area = 0
[02/25 14:12:15    507s] (I)      layer 4 area = 0
[02/25 14:12:15    507s] (I)      layer 5 area = 0
[02/25 14:12:15    507s] (I)      layer 6 area = 0
[02/25 14:12:15    507s] (I)      layer 7 area = 0
[02/25 14:12:15    507s] (I)      layer 8 area = 0
[02/25 14:12:15    507s] (I)      layer 9 area = 0
[02/25 14:12:15    507s] (I)      GCell unit size   : 2800
[02/25 14:12:15    507s] (I)      GCell multiplier  : 1
[02/25 14:12:15    507s] (I)      GCell row height  : 2800
[02/25 14:12:15    507s] (I)      Actual row height : 2800
[02/25 14:12:15    507s] (I)      GCell align ref   : 10080 10080
[02/25 14:12:15    507s] [NR-eGR] Track table information for default rule: 
[02/25 14:12:15    507s] [NR-eGR] metal1 has single uniform track structure
[02/25 14:12:15    507s] [NR-eGR] metal2 has single uniform track structure
[02/25 14:12:15    507s] [NR-eGR] metal3 has single uniform track structure
[02/25 14:12:15    507s] [NR-eGR] metal4 has single uniform track structure
[02/25 14:12:15    507s] [NR-eGR] metal5 has single uniform track structure
[02/25 14:12:15    507s] [NR-eGR] metal6 has single uniform track structure
[02/25 14:12:15    507s] [NR-eGR] metal7 has single uniform track structure
[02/25 14:12:15    507s] [NR-eGR] metal8 has single uniform track structure
[02/25 14:12:15    507s] [NR-eGR] metal9 has single uniform track structure
[02/25 14:12:15    507s] [NR-eGR] metal10 has single uniform track structure
[02/25 14:12:15    507s] (I)      ============== Default via ===============
[02/25 14:12:15    507s] (I)      +---+------------------+-----------------+
[02/25 14:12:15    507s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/25 14:12:15    507s] (I)      +---+------------------+-----------------+
[02/25 14:12:15    507s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/25 14:12:15    507s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/25 14:12:15    507s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/25 14:12:15    507s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/25 14:12:15    507s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/25 14:12:15    507s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/25 14:12:15    507s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/25 14:12:15    507s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/25 14:12:15    507s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/25 14:12:15    507s] (I)      +---+------------------+-----------------+
[02/25 14:12:15    507s] [NR-eGR] Read 382 PG shapes
[02/25 14:12:15    507s] [NR-eGR] Read 0 clock shapes
[02/25 14:12:15    507s] [NR-eGR] Read 0 other shapes
[02/25 14:12:15    507s] [NR-eGR] #Routing Blockages  : 0
[02/25 14:12:15    507s] [NR-eGR] #Instance Blockages : 0
[02/25 14:12:15    507s] [NR-eGR] #PG Blockages       : 382
[02/25 14:12:15    507s] [NR-eGR] #Halo Blockages     : 0
[02/25 14:12:15    507s] [NR-eGR] #Boundary Blockages : 0
[02/25 14:12:15    507s] [NR-eGR] #Clock Blockages    : 0
[02/25 14:12:15    507s] [NR-eGR] #Other Blockages    : 0
[02/25 14:12:15    507s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/25 14:12:15    507s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/25 14:12:15    507s] [NR-eGR] Read 20252 nets ( ignored 0 )
[02/25 14:12:15    507s] (I)      early_global_route_priority property id does not exist.
[02/25 14:12:15    507s] (I)      Read Num Blocks=382  Num Prerouted Wires=0  Num CS=0
[02/25 14:12:15    507s] (I)      Layer 1 (V) : #blockages 382 : #preroutes 0
[02/25 14:12:15    507s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/25 14:12:15    507s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/25 14:12:15    507s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/25 14:12:15    507s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/25 14:12:15    507s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/25 14:12:15    507s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/25 14:12:15    507s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[02/25 14:12:15    507s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[02/25 14:12:15    507s] (I)      Number of ignored nets                =      0
[02/25 14:12:15    507s] (I)      Number of connected nets              =      0
[02/25 14:12:15    507s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/25 14:12:15    507s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/25 14:12:15    507s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/25 14:12:15    507s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/25 14:12:15    507s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/25 14:12:15    507s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/25 14:12:15    507s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/25 14:12:15    507s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/25 14:12:15    507s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/25 14:12:15    507s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/25 14:12:15    507s] (I)      Ndr track 0 does not exist
[02/25 14:12:15    507s] (I)      ---------------------Grid Graph Info--------------------
[02/25 14:12:15    507s] (I)      Routing area        : (0, 0) - (544320, 535360)
[02/25 14:12:15    507s] (I)      Core area           : (10080, 10080) - (534240, 525280)
[02/25 14:12:15    507s] (I)      Site width          :   380  (dbu)
[02/25 14:12:15    507s] (I)      Row height          :  2800  (dbu)
[02/25 14:12:15    507s] (I)      GCell row height    :  2800  (dbu)
[02/25 14:12:15    507s] (I)      GCell width         :  2800  (dbu)
[02/25 14:12:15    507s] (I)      GCell height        :  2800  (dbu)
[02/25 14:12:15    507s] (I)      Grid                :   194   191    10
[02/25 14:12:15    507s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/25 14:12:15    507s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/25 14:12:15    507s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/25 14:12:15    507s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/25 14:12:15    507s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/25 14:12:15    507s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/25 14:12:15    507s] (I)      Default pitch size  :   270   280   280   560   560   560  1680  1680  3200  3360
[02/25 14:12:15    507s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3820  3550
[02/25 14:12:15    507s] (I)      Num tracks per GCell: 10.37 10.00 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/25 14:12:15    507s] (I)      Total num of tracks :  1912  1944  1912   971   955   971   318   323   166   161
[02/25 14:12:15    507s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/25 14:12:15    507s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/25 14:12:15    507s] (I)      --------------------------------------------------------
[02/25 14:12:15    507s] 
[02/25 14:12:15    507s] [NR-eGR] ============ Routing rule table ============
[02/25 14:12:15    507s] [NR-eGR] Rule id: 0  Nets: 20252
[02/25 14:12:15    507s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/25 14:12:15    507s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[02/25 14:12:15    507s] (I)                    Pitch  280  280  560  560  560  1680  1680  3200  3360 
[02/25 14:12:15    507s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[02/25 14:12:15    507s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[02/25 14:12:15    507s] [NR-eGR] ========================================
[02/25 14:12:15    507s] [NR-eGR] 
[02/25 14:12:15    507s] (I)      =============== Blocked Tracks ===============
[02/25 14:12:15    507s] (I)      +-------+---------+----------+---------------+
[02/25 14:12:15    507s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/25 14:12:15    507s] (I)      +-------+---------+----------+---------------+
[02/25 14:12:15    507s] (I)      |     1 |       0 |        0 |         0.00% |
[02/25 14:12:15    507s] (I)      |     2 |  371304 |     8504 |         2.29% |
[02/25 14:12:15    507s] (I)      |     3 |  370928 |        0 |         0.00% |
[02/25 14:12:15    507s] (I)      |     4 |  185461 |        0 |         0.00% |
[02/25 14:12:15    507s] (I)      |     5 |  185270 |        0 |         0.00% |
[02/25 14:12:15    507s] (I)      |     6 |  185461 |        0 |         0.00% |
[02/25 14:12:15    507s] (I)      |     7 |   61692 |        0 |         0.00% |
[02/25 14:12:15    507s] (I)      |     8 |   61693 |        0 |         0.00% |
[02/25 14:12:15    507s] (I)      |     9 |   32204 |        0 |         0.00% |
[02/25 14:12:15    507s] (I)      |    10 |   30751 |        0 |         0.00% |
[02/25 14:12:15    507s] (I)      +-------+---------+----------+---------------+
[02/25 14:12:15    507s] (I)      Finished Import and model ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1989.19 MB )
[02/25 14:12:15    507s] (I)      Reset routing kernel
[02/25 14:12:15    507s] (I)      Started Global Routing ( Curr Mem: 1989.19 MB )
[02/25 14:12:15    507s] (I)      totalPins=54645  totalGlobalPin=54103 (99.01%)
[02/25 14:12:15    507s] (I)      total 2D Cap : 1476260 = (650094 H, 826166 V)
[02/25 14:12:15    507s] [NR-eGR] Layer group 1: route 20252 net(s) in layer range [2, 10]
[02/25 14:12:15    507s] (I)      
[02/25 14:12:15    507s] (I)      ============  Phase 1a Route ============
[02/25 14:12:15    507s] (I)      Usage: 91237 = (45922 H, 45315 V) = (7.06% H, 5.48% V) = (6.429e+04um H, 6.344e+04um V)
[02/25 14:12:15    507s] (I)      
[02/25 14:12:15    507s] (I)      ============  Phase 1b Route ============
[02/25 14:12:15    507s] (I)      Usage: 91237 = (45922 H, 45315 V) = (7.06% H, 5.48% V) = (6.429e+04um H, 6.344e+04um V)
[02/25 14:12:15    507s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.277318e+05um
[02/25 14:12:15    507s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/25 14:12:15    507s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/25 14:12:15    507s] (I)      
[02/25 14:12:15    507s] (I)      ============  Phase 1c Route ============
[02/25 14:12:15    507s] (I)      Usage: 91237 = (45922 H, 45315 V) = (7.06% H, 5.48% V) = (6.429e+04um H, 6.344e+04um V)
[02/25 14:12:15    507s] (I)      
[02/25 14:12:15    507s] (I)      ============  Phase 1d Route ============
[02/25 14:12:15    507s] (I)      Usage: 91237 = (45922 H, 45315 V) = (7.06% H, 5.48% V) = (6.429e+04um H, 6.344e+04um V)
[02/25 14:12:15    507s] (I)      
[02/25 14:12:15    507s] (I)      ============  Phase 1e Route ============
[02/25 14:12:15    507s] (I)      Usage: 91237 = (45922 H, 45315 V) = (7.06% H, 5.48% V) = (6.429e+04um H, 6.344e+04um V)
[02/25 14:12:15    507s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.277318e+05um
[02/25 14:12:15    507s] (I)      
[02/25 14:12:15    507s] (I)      ============  Phase 1l Route ============
[02/25 14:12:15    507s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/25 14:12:15    507s] (I)      Layer  2:     360856     63627         0           0      368600    ( 0.00%) 
[02/25 14:12:15    507s] (I)      Layer  3:     369016     45677         0           0      368630    ( 0.00%) 
[02/25 14:12:15    507s] (I)      Layer  4:     184490       697         0           0      184300    ( 0.00%) 
[02/25 14:12:15    507s] (I)      Layer  5:     184315       454         0           0      184315    ( 0.00%) 
[02/25 14:12:15    507s] (I)      Layer  6:     184490         2         0           0      184300    ( 0.00%) 
[02/25 14:12:15    507s] (I)      Layer  7:      61374         0         0           0       61438    ( 0.00%) 
[02/25 14:12:15    507s] (I)      Layer  8:      61370         0         0           0       61433    ( 0.00%) 
[02/25 14:12:15    507s] (I)      Layer  9:      32038         0         0        4222       28033    (13.09%) 
[02/25 14:12:15    507s] (I)      Layer 10:      30590         0         0        5225       25492    (17.01%) 
[02/25 14:12:15    507s] (I)      Total:       1468539    110457         0        9446     1466540    ( 0.64%) 
[02/25 14:12:15    507s] (I)      
[02/25 14:12:15    507s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/25 14:12:15    507s] [NR-eGR]                        OverCon            
[02/25 14:12:15    507s] [NR-eGR]                         #Gcell     %Gcell
[02/25 14:12:15    507s] [NR-eGR]        Layer             (1-0)    OverCon
[02/25 14:12:15    507s] [NR-eGR] ----------------------------------------------
[02/25 14:12:15    507s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/25 14:12:15    507s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/25 14:12:15    507s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/25 14:12:15    507s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/25 14:12:15    507s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/25 14:12:15    507s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/25 14:12:15    507s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/25 14:12:15    507s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/25 14:12:15    507s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/25 14:12:15    507s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/25 14:12:15    507s] [NR-eGR] ----------------------------------------------
[02/25 14:12:15    507s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/25 14:12:15    507s] [NR-eGR] 
[02/25 14:12:15    507s] (I)      Finished Global Routing ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1995.19 MB )
[02/25 14:12:15    507s] (I)      total 2D Cap : 1476260 = (650094 H, 826166 V)
[02/25 14:12:15    507s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/25 14:12:15    507s] Early Global Route congestion estimation runtime: 0.32 seconds, mem = 1995.2M
[02/25 14:12:15    507s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.330, REAL:0.325, MEM:1995.2M, EPOCH TIME: 1677363135.942511
[02/25 14:12:15    507s] OPERPROF: Starting HotSpotCal at level 1, MEM:1995.2M, EPOCH TIME: 1677363135.942705
[02/25 14:12:15    507s] [hotspot] +------------+---------------+---------------+
[02/25 14:12:15    507s] [hotspot] |            |   max hotspot | total hotspot |
[02/25 14:12:15    507s] [hotspot] +------------+---------------+---------------+
[02/25 14:12:15    507s] [hotspot] | normalized |          0.00 |          0.00 |
[02/25 14:12:15    507s] [hotspot] +------------+---------------+---------------+
[02/25 14:12:15    507s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/25 14:12:15    507s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/25 14:12:15    507s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:1995.2M, EPOCH TIME: 1677363135.946195
[02/25 14:12:15    507s] 
[02/25 14:12:15    507s] === incrementalPlace Internal Loop 1 ===
[02/25 14:12:15    507s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[02/25 14:12:15    507s] OPERPROF: Starting IPInitSPData at level 1, MEM:1995.2M, EPOCH TIME: 1677363135.947054
[02/25 14:12:15    507s] Processing tracks to init pin-track alignment.
[02/25 14:12:15    507s] z: 2, totalTracks: 1
[02/25 14:12:15    507s] z: 4, totalTracks: 1
[02/25 14:12:15    507s] z: 6, totalTracks: 1
[02/25 14:12:15    507s] z: 8, totalTracks: 1
[02/25 14:12:15    507s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:12:15    507s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1995.2M, EPOCH TIME: 1677363135.959242
[02/25 14:12:15    507s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:12:15    507s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:12:15    507s] 
[02/25 14:12:15    507s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:12:15    507s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1995.2M, EPOCH TIME: 1677363135.968892
[02/25 14:12:15    507s] OPERPROF:   Starting post-place ADS at level 2, MEM:1995.2M, EPOCH TIME: 1677363135.969074
[02/25 14:12:16    507s] ADSU 0.491 -> 0.491. site 253736.000 -> 253736.000. GS 11.200
[02/25 14:12:16    507s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.040, REAL:0.042, MEM:1995.2M, EPOCH TIME: 1677363136.011035
[02/25 14:12:16    507s] OPERPROF:   Starting spMPad at level 2, MEM:1990.2M, EPOCH TIME: 1677363136.014211
[02/25 14:12:16    507s] OPERPROF:     Starting spContextMPad at level 3, MEM:1990.2M, EPOCH TIME: 1677363136.015234
[02/25 14:12:16    507s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1990.2M, EPOCH TIME: 1677363136.015390
[02/25 14:12:16    507s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.006, MEM:1990.2M, EPOCH TIME: 1677363136.020650
[02/25 14:12:16    507s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:1990.2M, EPOCH TIME: 1677363136.027212
[02/25 14:12:16    507s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.001, MEM:1990.2M, EPOCH TIME: 1677363136.028024
[02/25 14:12:16    507s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1990.2M, EPOCH TIME: 1677363136.029417
[02/25 14:12:16    507s] no activity file in design. spp won't run.
[02/25 14:12:16    507s] [spp] 0
[02/25 14:12:16    507s] [adp] 0:1:1:3
[02/25 14:12:16    507s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.004, MEM:1990.2M, EPOCH TIME: 1677363136.033878
[02/25 14:12:16    507s] SP #FI/SF FL/PI 0/0 14261/0
[02/25 14:12:16    507s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.090, REAL:0.089, MEM:1990.2M, EPOCH TIME: 1677363136.036391
[02/25 14:12:16    507s] PP off. flexM 0
[02/25 14:12:16    507s] OPERPROF: Starting CDPad at level 1, MEM:1990.2M, EPOCH TIME: 1677363136.049034
[02/25 14:12:16    507s] 3DP is on.
[02/25 14:12:16    507s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[02/25 14:12:16    507s] design sh 0.142. rd 0.200
[02/25 14:12:16    507s] design sh 0.142. rd 0.200
[02/25 14:12:16    507s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[02/25 14:12:16    507s] design sh 0.142. rd 0.200
[02/25 14:12:16    507s] CDPadU 0.682 -> 0.546. R=0.491, N=14261, GS=1.400
[02/25 14:12:16    507s] OPERPROF: Finished CDPad at level 1, CPU:0.260, REAL:0.263, MEM:1993.2M, EPOCH TIME: 1677363136.311980
[02/25 14:12:16    507s] OPERPROF: Starting InitSKP at level 1, MEM:1993.2M, EPOCH TIME: 1677363136.312205
[02/25 14:12:16    507s] no activity file in design. spp won't run.
[02/25 14:12:16    508s] no activity file in design. spp won't run.
[02/25 14:12:18    509s] *** Finished SKP initialization (cpu=0:00:02.1, real=0:00:02.0)***
[02/25 14:12:18    509s] OPERPROF: Finished InitSKP at level 1, CPU:2.080, REAL:2.206, MEM:2014.9M, EPOCH TIME: 1677363138.518169
[02/25 14:12:18    509s] NP #FI/FS/SF FL/PI: 0/0/0 14261/0
[02/25 14:12:18    509s] no activity file in design. spp won't run.
[02/25 14:12:18    509s] 
[02/25 14:12:18    509s] AB Est...
[02/25 14:12:18    509s] OPERPROF: Starting npPlace at level 1, MEM:2020.8M, EPOCH TIME: 1677363138.580929
[02/25 14:12:18    510s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.064, MEM:2051.1M, EPOCH TIME: 1677363138.644770
[02/25 14:12:18    510s] Iteration  4: Skipped, with CDP Off
[02/25 14:12:18    510s] 
[02/25 14:12:18    510s] AB Est...
[02/25 14:12:18    510s] OPERPROF: Starting npPlace at level 1, MEM:2051.1M, EPOCH TIME: 1677363138.685083
[02/25 14:12:18    510s] OPERPROF: Finished npPlace at level 1, CPU:0.050, REAL:0.052, MEM:2051.1M, EPOCH TIME: 1677363138.737011
[02/25 14:12:18    510s] Iteration  5: Skipped, with CDP Off
[02/25 14:12:18    510s] 
[02/25 14:12:18    510s] AB Est...
[02/25 14:12:18    510s] OPERPROF: Starting npPlace at level 1, MEM:2051.1M, EPOCH TIME: 1677363138.777478
[02/25 14:12:18    510s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.052, MEM:2051.1M, EPOCH TIME: 1677363138.829792
[02/25 14:12:18    510s] Iteration  6: Skipped, with CDP Off
[02/25 14:12:18    510s] OPERPROF: Starting npPlace at level 1, MEM:2051.1M, EPOCH TIME: 1677363138.919780
[02/25 14:12:23    514s] Iteration  7: Total net bbox = 1.079e+05 (5.86e+04 4.93e+04)
[02/25 14:12:23    514s]               Est.  stn bbox = 1.446e+05 (7.56e+04 6.90e+04)
[02/25 14:12:23    514s]               cpu = 0:00:04.2 real = 0:00:05.0 mem = 2084.9M
[02/25 14:12:23    514s] OPERPROF: Finished npPlace at level 1, CPU:4.210, REAL:4.231, MEM:2084.9M, EPOCH TIME: 1677363143.150364
[02/25 14:12:23    514s] no activity file in design. spp won't run.
[02/25 14:12:23    514s] NP #FI/FS/SF FL/PI: 0/0/0 14261/0
[02/25 14:12:23    514s] no activity file in design. spp won't run.
[02/25 14:12:23    514s] OPERPROF: Starting npPlace at level 1, MEM:2084.9M, EPOCH TIME: 1677363143.301240
[02/25 14:12:28    520s] Iteration  8: Total net bbox = 1.040e+05 (5.59e+04 4.81e+04)
[02/25 14:12:28    520s]               Est.  stn bbox = 1.391e+05 (7.16e+04 6.75e+04)
[02/25 14:12:28    520s]               cpu = 0:00:05.6 real = 0:00:05.0 mem = 2077.9M
[02/25 14:12:28    520s] OPERPROF: Finished npPlace at level 1, CPU:5.640, REAL:5.632, MEM:2077.9M, EPOCH TIME: 1677363148.933189
[02/25 14:12:28    520s] Legalizing MH Cells... 0 / 0 (level 6)
[02/25 14:12:28    520s] No instances found in the vector
[02/25 14:12:28    520s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2077.9M, DRC: 0)
[02/25 14:12:28    520s] 0 (out of 0) MH cells were successfully legalized.
[02/25 14:12:28    520s] no activity file in design. spp won't run.
[02/25 14:12:28    520s] NP #FI/FS/SF FL/PI: 0/0/0 14261/0
[02/25 14:12:29    520s] no activity file in design. spp won't run.
[02/25 14:12:29    520s] OPERPROF: Starting npPlace at level 1, MEM:2077.9M, EPOCH TIME: 1677363149.080376
[02/25 14:12:31    522s] Iteration  9: Total net bbox = 1.030e+05 (5.53e+04 4.77e+04)
[02/25 14:12:31    522s]               Est.  stn bbox = 1.382e+05 (7.10e+04 6.72e+04)
[02/25 14:12:31    522s]               cpu = 0:00:02.5 real = 0:00:02.0 mem = 2077.9M
[02/25 14:12:31    522s] OPERPROF: Finished npPlace at level 1, CPU:2.520, REAL:2.515, MEM:2077.9M, EPOCH TIME: 1677363151.595716
[02/25 14:12:31    523s] Legalizing MH Cells... 0 / 0 (level 7)
[02/25 14:12:31    523s] No instances found in the vector
[02/25 14:12:31    523s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2077.9M, DRC: 0)
[02/25 14:12:31    523s] 0 (out of 0) MH cells were successfully legalized.
[02/25 14:12:31    523s] no activity file in design. spp won't run.
[02/25 14:12:31    523s] NP #FI/FS/SF FL/PI: 0/0/0 14261/0
[02/25 14:12:31    523s] no activity file in design. spp won't run.
[02/25 14:12:31    523s] OPERPROF: Starting npPlace at level 1, MEM:2077.9M, EPOCH TIME: 1677363151.753058
[02/25 14:12:31    523s] Starting Early Global Route supply map. mem = 2078.9M
[02/25 14:12:31    523s] (I)      ==================== Layers =====================
[02/25 14:12:31    523s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:12:31    523s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/25 14:12:31    523s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:12:31    523s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/25 14:12:31    523s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/25 14:12:31    523s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/25 14:12:31    523s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/25 14:12:31    523s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/25 14:12:31    523s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/25 14:12:31    523s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/25 14:12:31    523s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/25 14:12:31    523s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/25 14:12:31    523s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/25 14:12:31    523s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/25 14:12:31    523s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/25 14:12:31    523s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/25 14:12:31    523s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/25 14:12:31    523s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/25 14:12:31    523s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/25 14:12:31    523s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/25 14:12:31    523s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/25 14:12:31    523s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/25 14:12:31    523s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:12:31    523s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/25 14:12:31    523s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/25 14:12:31    523s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/25 14:12:31    523s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:12:31    523s] Finished Early Global Route supply map. mem = 2089.8M
[02/25 14:12:50    541s] Iteration 10: Total net bbox = 1.162e+05 (6.04e+04 5.58e+04)
[02/25 14:12:50    541s]               Est.  stn bbox = 1.518e+05 (7.63e+04 7.55e+04)
[02/25 14:12:50    541s]               cpu = 0:00:18.7 real = 0:00:19.0 mem = 2103.9M
[02/25 14:12:50    541s] OPERPROF: Finished npPlace at level 1, CPU:18.780, REAL:18.728, MEM:2103.9M, EPOCH TIME: 1677363170.480616
[02/25 14:12:50    541s] Legalizing MH Cells... 0 / 0 (level 8)
[02/25 14:12:50    541s] No instances found in the vector
[02/25 14:12:50    541s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2103.9M, DRC: 0)
[02/25 14:12:50    541s] 0 (out of 0) MH cells were successfully legalized.
[02/25 14:12:50    541s] no activity file in design. spp won't run.
[02/25 14:12:50    541s] NP #FI/FS/SF FL/PI: 0/0/0 14261/0
[02/25 14:12:50    542s] no activity file in design. spp won't run.
[02/25 14:12:50    542s] OPERPROF: Starting npPlace at level 1, MEM:2103.9M, EPOCH TIME: 1677363170.627735
[02/25 14:12:50    542s] GP RA stats: MHOnly 0 nrInst 14261 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[02/25 14:12:55    547s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2085.9M, EPOCH TIME: 1677363175.583697
[02/25 14:12:55    547s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2085.9M, EPOCH TIME: 1677363175.583969
[02/25 14:12:55    547s] Iteration 11: Total net bbox = 1.174e+05 (6.08e+04 5.67e+04)
[02/25 14:12:55    547s]               Est.  stn bbox = 1.530e+05 (7.67e+04 7.63e+04)
[02/25 14:12:55    547s]               cpu = 0:00:04.9 real = 0:00:05.0 mem = 2085.9M
[02/25 14:12:55    547s] OPERPROF: Finished npPlace at level 1, CPU:4.960, REAL:4.961, MEM:2085.9M, EPOCH TIME: 1677363175.589179
[02/25 14:12:55    547s] Legalizing MH Cells... 0 / 0 (level 9)
[02/25 14:12:55    547s] No instances found in the vector
[02/25 14:12:55    547s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2085.9M, DRC: 0)
[02/25 14:12:55    547s] 0 (out of 0) MH cells were successfully legalized.
[02/25 14:12:55    547s] Move report: Timing Driven Placement moves 14261 insts, mean move: 7.01 um, max move: 43.11 um 
[02/25 14:12:55    547s] 	Max move on inst (U15781): (74.58, 70.84) --> (75.63, 28.78)
[02/25 14:12:55    547s] no activity file in design. spp won't run.
[02/25 14:12:55    547s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2085.9M, EPOCH TIME: 1677363175.641566
[02/25 14:12:55    547s] Saved padding area to DB
[02/25 14:12:55    547s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2085.9M, EPOCH TIME: 1677363175.643176
[02/25 14:12:55    547s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.003, MEM:2085.9M, EPOCH TIME: 1677363175.646597
[02/25 14:12:55    547s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2085.9M, EPOCH TIME: 1677363175.650274
[02/25 14:12:55    547s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/25 14:12:55    547s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.002, MEM:2085.9M, EPOCH TIME: 1677363175.652733
[02/25 14:12:55    547s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:12:55    547s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:12:55    547s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2085.9M, EPOCH TIME: 1677363175.654274
[02/25 14:12:55    547s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2085.9M, EPOCH TIME: 1677363175.654495
[02/25 14:12:55    547s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.014, MEM:2085.9M, EPOCH TIME: 1677363175.655087
[02/25 14:12:55    547s] 
[02/25 14:12:55    547s] Finished Incremental Placement (cpu=0:00:39.6, real=0:00:40.0, mem=2085.9M)
[02/25 14:12:55    547s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/25 14:12:55    547s] Type 'man IMPSP-9025' for more detail.
[02/25 14:12:55    547s] CongRepair sets shifter mode to gplace
[02/25 14:12:55    547s] TDRefine: refinePlace mode is spiral
[02/25 14:12:55    547s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2085.9M, EPOCH TIME: 1677363175.658204
[02/25 14:12:55    547s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2085.9M, EPOCH TIME: 1677363175.658383
[02/25 14:12:55    547s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2085.9M, EPOCH TIME: 1677363175.658699
[02/25 14:12:55    547s] Processing tracks to init pin-track alignment.
[02/25 14:12:55    547s] z: 2, totalTracks: 1
[02/25 14:12:55    547s] z: 4, totalTracks: 1
[02/25 14:12:55    547s] z: 6, totalTracks: 1
[02/25 14:12:55    547s] z: 8, totalTracks: 1
[02/25 14:12:55    547s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:12:55    547s] All LLGs are deleted
[02/25 14:12:55    547s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:12:55    547s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:12:55    547s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2085.9M, EPOCH TIME: 1677363175.666654
[02/25 14:12:55    547s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2085.9M, EPOCH TIME: 1677363175.666880
[02/25 14:12:55    547s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2085.9M, EPOCH TIME: 1677363175.670865
[02/25 14:12:55    547s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:12:55    547s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:12:55    547s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2085.9M, EPOCH TIME: 1677363175.671662
[02/25 14:12:55    547s] Max number of tech site patterns supported in site array is 256.
[02/25 14:12:55    547s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:12:55    547s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2085.9M, EPOCH TIME: 1677363175.676372
[02/25 14:12:55    547s] After signature check, allow fast init is true, keep pre-filter is true.
[02/25 14:12:55    547s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/25 14:12:55    547s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.002, MEM:2085.9M, EPOCH TIME: 1677363175.677876
[02/25 14:12:55    547s] Fast DP-INIT is on for default
[02/25 14:12:55    547s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/25 14:12:55    547s] Atter site array init, number of instance map data is 0.
[02/25 14:12:55    547s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.011, MEM:2085.9M, EPOCH TIME: 1677363175.682978
[02/25 14:12:55    547s] 
[02/25 14:12:55    547s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:12:55    547s] OPERPROF:         Starting CMU at level 5, MEM:2085.9M, EPOCH TIME: 1677363175.685135
[02/25 14:12:55    547s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:2085.9M, EPOCH TIME: 1677363175.686394
[02/25 14:12:55    547s] 
[02/25 14:12:55    547s] Bad Lib Cell Checking (CMU) is done! (0)
[02/25 14:12:55    547s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.018, MEM:2085.9M, EPOCH TIME: 1677363175.688768
[02/25 14:12:55    547s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2085.9M, EPOCH TIME: 1677363175.688925
[02/25 14:12:55    547s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2085.9M, EPOCH TIME: 1677363175.689082
[02/25 14:12:55    547s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2085.9MB).
[02/25 14:12:55    547s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.033, MEM:2085.9M, EPOCH TIME: 1677363175.691638
[02/25 14:12:55    547s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.033, MEM:2085.9M, EPOCH TIME: 1677363175.691789
[02/25 14:12:55    547s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9687.2
[02/25 14:12:55    547s] OPERPROF:   Starting RefinePlace at level 2, MEM:2085.9M, EPOCH TIME: 1677363175.691956
[02/25 14:12:55    547s] *** Starting refinePlace (0:09:07 mem=2085.9M) ***
[02/25 14:12:55    547s] Total net bbox length = 1.187e+05 (6.132e+04 5.740e+04) (ext = 5.453e+03)
[02/25 14:12:55    547s] 
[02/25 14:12:55    547s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:12:55    547s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/25 14:12:55    547s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:12:55    547s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:12:55    547s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2085.9M, EPOCH TIME: 1677363175.715701
[02/25 14:12:55    547s] Starting refinePlace ...
[02/25 14:12:55    547s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:12:55    547s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:12:55    547s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2085.9M, EPOCH TIME: 1677363175.754809
[02/25 14:12:55    547s] DDP initSite1 nrRow 184 nrJob 184
[02/25 14:12:55    547s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2085.9M, EPOCH TIME: 1677363175.755007
[02/25 14:12:55    547s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2085.9M, EPOCH TIME: 1677363175.755460
[02/25 14:12:55    547s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2085.9M, EPOCH TIME: 1677363175.755629
[02/25 14:12:55    547s] DDP markSite nrRow 184 nrJob 184
[02/25 14:12:55    547s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.001, MEM:2085.9M, EPOCH TIME: 1677363175.756440
[02/25 14:12:55    547s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.002, MEM:2085.9M, EPOCH TIME: 1677363175.756610
[02/25 14:12:55    547s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[02/25 14:12:55    547s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2085.9M, EPOCH TIME: 1677363175.761830
[02/25 14:12:55    547s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2085.9M, EPOCH TIME: 1677363175.761993
[02/25 14:12:55    547s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.005, MEM:2085.9M, EPOCH TIME: 1677363175.766983
[02/25 14:12:55    547s] ** Cut row section cpu time 0:00:00.0.
[02/25 14:12:55    547s]  ** Cut row section real time 0:00:00.0.
[02/25 14:12:55    547s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.005, MEM:2085.9M, EPOCH TIME: 1677363175.767184
[02/25 14:12:56    547s]   Spread Effort: high, pre-route mode, useDDP on.
[02/25 14:12:56    547s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=2085.9MB) @(0:09:07 - 0:09:07).
[02/25 14:12:56    547s] Move report: preRPlace moves 14261 insts, mean move: 0.12 um, max move: 2.28 um 
[02/25 14:12:56    547s] 	Max move on inst (U11779): (185.13, 168.37) --> (185.54, 170.24)
[02/25 14:12:56    547s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
[02/25 14:12:56    547s] wireLenOptFixPriorityInst 0 inst fixed
[02/25 14:12:56    547s] Placement tweakage begins.
[02/25 14:12:56    547s] wire length = 1.301e+05
[02/25 14:12:57    548s] wire length = 1.240e+05
[02/25 14:12:57    548s] Placement tweakage ends.
[02/25 14:12:57    548s] Move report: tweak moves 1412 insts, mean move: 1.67 um, max move: 16.53 um 
[02/25 14:12:57    548s] 	Max move on inst (FE_OFC0_n1807): (28.79, 14.84) --> (45.32, 14.84)
[02/25 14:12:57    548s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.2, real=0:00:01.0, mem=2092.6MB) @(0:09:07 - 0:09:09).
[02/25 14:12:57    548s] 
[02/25 14:12:57    548s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[02/25 14:12:57    548s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/25 14:12:57    548s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[02/25 14:12:57    548s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/25 14:12:57    548s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2092.6MB) @(0:09:09 - 0:09:09).
[02/25 14:12:57    548s] Move report: Detail placement moves 14261 insts, mean move: 0.28 um, max move: 16.64 um 
[02/25 14:12:57    548s] 	Max move on inst (FE_OFC0_n1807): (28.76, 14.92) --> (45.32, 14.84)
[02/25 14:12:57    548s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2092.6MB
[02/25 14:12:57    548s] Statistics of distance of Instance movement in refine placement:
[02/25 14:12:57    548s]   maximum (X+Y) =        16.64 um
[02/25 14:12:57    548s]   inst (FE_OFC0_n1807) with max move: (28.76, 14.919) -> (45.32, 14.84)
[02/25 14:12:57    548s]   mean    (X+Y) =         0.28 um
[02/25 14:12:57    548s] Summary Report:
[02/25 14:12:57    548s] Instances move: 14261 (out of 14261 movable)
[02/25 14:12:57    548s] Instances flipped: 0
[02/25 14:12:57    548s] Mean displacement: 0.28 um
[02/25 14:12:57    548s] Max displacement: 16.64 um (Instance: FE_OFC0_n1807) (28.76, 14.919) -> (45.32, 14.84)
[02/25 14:12:57    548s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
[02/25 14:12:57    548s] Total instances moved : 14261
[02/25 14:12:57    548s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.760, REAL:1.753, MEM:2092.6M, EPOCH TIME: 1677363177.468728
[02/25 14:12:57    548s] Total net bbox length = 1.144e+05 (5.649e+04 5.792e+04) (ext = 5.355e+03)
[02/25 14:12:57    548s] Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2092.6MB
[02/25 14:12:57    548s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:02.0, mem=2092.6MB) @(0:09:07 - 0:09:09).
[02/25 14:12:57    548s] *** Finished refinePlace (0:09:09 mem=2092.6M) ***
[02/25 14:12:57    548s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9687.2
[02/25 14:12:57    548s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.790, REAL:1.783, MEM:2092.6M, EPOCH TIME: 1677363177.475247
[02/25 14:12:57    548s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2092.6M, EPOCH TIME: 1677363177.475415
[02/25 14:12:57    548s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14261).
[02/25 14:12:57    548s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:12:57    548s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:12:57    548s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:12:57    548s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.050, REAL:0.054, MEM:2067.6M, EPOCH TIME: 1677363177.529605
[02/25 14:12:57    548s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.880, REAL:1.872, MEM:2067.6M, EPOCH TIME: 1677363177.529845
[02/25 14:12:57    548s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2067.6M, EPOCH TIME: 1677363177.530609
[02/25 14:12:57    548s] Starting Early Global Route congestion estimation: mem = 2067.6M
[02/25 14:12:57    548s] (I)      ==================== Layers =====================
[02/25 14:12:57    548s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:12:57    548s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/25 14:12:57    548s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:12:57    548s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/25 14:12:57    548s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/25 14:12:57    548s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/25 14:12:57    548s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/25 14:12:57    548s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/25 14:12:57    548s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/25 14:12:57    548s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/25 14:12:57    548s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/25 14:12:57    548s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/25 14:12:57    548s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/25 14:12:57    548s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/25 14:12:57    548s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/25 14:12:57    548s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/25 14:12:57    548s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/25 14:12:57    548s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/25 14:12:57    548s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/25 14:12:57    548s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/25 14:12:57    548s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/25 14:12:57    548s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/25 14:12:57    548s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:12:57    548s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/25 14:12:57    548s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/25 14:12:57    548s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/25 14:12:57    548s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:12:57    548s] (I)      Started Import and model ( Curr Mem: 2067.57 MB )
[02/25 14:12:57    548s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:12:57    549s] (I)      == Non-default Options ==
[02/25 14:12:57    549s] (I)      Maximum routing layer                              : 10
[02/25 14:12:57    549s] (I)      Number of threads                                  : 1
[02/25 14:12:57    549s] (I)      Use non-blocking free Dbs wires                    : false
[02/25 14:12:57    549s] (I)      Method to set GCell size                           : row
[02/25 14:12:57    549s] (I)      Counted 941 PG shapes. We will not process PG shapes layer by layer.
[02/25 14:12:57    549s] (I)      Use row-based GCell size
[02/25 14:12:57    549s] (I)      Use row-based GCell align
[02/25 14:12:57    549s] (I)      layer 0 area = 0
[02/25 14:12:57    549s] (I)      layer 1 area = 0
[02/25 14:12:57    549s] (I)      layer 2 area = 0
[02/25 14:12:57    549s] (I)      layer 3 area = 0
[02/25 14:12:57    549s] (I)      layer 4 area = 0
[02/25 14:12:57    549s] (I)      layer 5 area = 0
[02/25 14:12:57    549s] (I)      layer 6 area = 0
[02/25 14:12:57    549s] (I)      layer 7 area = 0
[02/25 14:12:57    549s] (I)      layer 8 area = 0
[02/25 14:12:57    549s] (I)      layer 9 area = 0
[02/25 14:12:57    549s] (I)      GCell unit size   : 2800
[02/25 14:12:57    549s] (I)      GCell multiplier  : 1
[02/25 14:12:57    549s] (I)      GCell row height  : 2800
[02/25 14:12:57    549s] (I)      Actual row height : 2800
[02/25 14:12:57    549s] (I)      GCell align ref   : 10080 10080
[02/25 14:12:57    549s] [NR-eGR] Track table information for default rule: 
[02/25 14:12:57    549s] [NR-eGR] metal1 has single uniform track structure
[02/25 14:12:57    549s] [NR-eGR] metal2 has single uniform track structure
[02/25 14:12:57    549s] [NR-eGR] metal3 has single uniform track structure
[02/25 14:12:57    549s] [NR-eGR] metal4 has single uniform track structure
[02/25 14:12:57    549s] [NR-eGR] metal5 has single uniform track structure
[02/25 14:12:57    549s] [NR-eGR] metal6 has single uniform track structure
[02/25 14:12:57    549s] [NR-eGR] metal7 has single uniform track structure
[02/25 14:12:57    549s] [NR-eGR] metal8 has single uniform track structure
[02/25 14:12:57    549s] [NR-eGR] metal9 has single uniform track structure
[02/25 14:12:57    549s] [NR-eGR] metal10 has single uniform track structure
[02/25 14:12:57    549s] (I)      ============== Default via ===============
[02/25 14:12:57    549s] (I)      +---+------------------+-----------------+
[02/25 14:12:57    549s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/25 14:12:57    549s] (I)      +---+------------------+-----------------+
[02/25 14:12:57    549s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/25 14:12:57    549s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/25 14:12:57    549s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/25 14:12:57    549s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/25 14:12:57    549s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/25 14:12:57    549s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/25 14:12:57    549s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/25 14:12:57    549s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/25 14:12:57    549s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/25 14:12:57    549s] (I)      +---+------------------+-----------------+
[02/25 14:12:57    549s] [NR-eGR] Read 382 PG shapes
[02/25 14:12:57    549s] [NR-eGR] Read 0 clock shapes
[02/25 14:12:57    549s] [NR-eGR] Read 0 other shapes
[02/25 14:12:57    549s] [NR-eGR] #Routing Blockages  : 0
[02/25 14:12:57    549s] [NR-eGR] #Instance Blockages : 0
[02/25 14:12:57    549s] [NR-eGR] #PG Blockages       : 382
[02/25 14:12:57    549s] [NR-eGR] #Halo Blockages     : 0
[02/25 14:12:57    549s] [NR-eGR] #Boundary Blockages : 0
[02/25 14:12:57    549s] [NR-eGR] #Clock Blockages    : 0
[02/25 14:12:57    549s] [NR-eGR] #Other Blockages    : 0
[02/25 14:12:57    549s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/25 14:12:57    549s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/25 14:12:57    549s] [NR-eGR] Read 20252 nets ( ignored 0 )
[02/25 14:12:57    549s] (I)      early_global_route_priority property id does not exist.
[02/25 14:12:57    549s] (I)      Read Num Blocks=382  Num Prerouted Wires=0  Num CS=0
[02/25 14:12:57    549s] (I)      Layer 1 (V) : #blockages 382 : #preroutes 0
[02/25 14:12:57    549s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/25 14:12:57    549s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/25 14:12:57    549s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/25 14:12:57    549s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/25 14:12:57    549s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/25 14:12:57    549s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/25 14:12:57    549s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[02/25 14:12:57    549s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[02/25 14:12:57    549s] (I)      Number of ignored nets                =      0
[02/25 14:12:57    549s] (I)      Number of connected nets              =      0
[02/25 14:12:57    549s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/25 14:12:57    549s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/25 14:12:57    549s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/25 14:12:57    549s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/25 14:12:57    549s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/25 14:12:57    549s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/25 14:12:57    549s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/25 14:12:57    549s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/25 14:12:57    549s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/25 14:12:57    549s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/25 14:12:57    549s] (I)      Ndr track 0 does not exist
[02/25 14:12:57    549s] (I)      ---------------------Grid Graph Info--------------------
[02/25 14:12:57    549s] (I)      Routing area        : (0, 0) - (544320, 535360)
[02/25 14:12:57    549s] (I)      Core area           : (10080, 10080) - (534240, 525280)
[02/25 14:12:57    549s] (I)      Site width          :   380  (dbu)
[02/25 14:12:57    549s] (I)      Row height          :  2800  (dbu)
[02/25 14:12:57    549s] (I)      GCell row height    :  2800  (dbu)
[02/25 14:12:57    549s] (I)      GCell width         :  2800  (dbu)
[02/25 14:12:57    549s] (I)      GCell height        :  2800  (dbu)
[02/25 14:12:57    549s] (I)      Grid                :   194   191    10
[02/25 14:12:57    549s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/25 14:12:57    549s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/25 14:12:57    549s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/25 14:12:57    549s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/25 14:12:57    549s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/25 14:12:57    549s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/25 14:12:57    549s] (I)      Default pitch size  :   270   280   280   560   560   560  1680  1680  3200  3360
[02/25 14:12:57    549s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3820  3550
[02/25 14:12:57    549s] (I)      Num tracks per GCell: 10.37 10.00 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/25 14:12:57    549s] (I)      Total num of tracks :  1912  1944  1912   971   955   971   318   323   166   161
[02/25 14:12:57    549s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/25 14:12:57    549s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/25 14:12:57    549s] (I)      --------------------------------------------------------
[02/25 14:12:57    549s] 
[02/25 14:12:57    549s] [NR-eGR] ============ Routing rule table ============
[02/25 14:12:57    549s] [NR-eGR] Rule id: 0  Nets: 20252
[02/25 14:12:57    549s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/25 14:12:57    549s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[02/25 14:12:57    549s] (I)                    Pitch  280  280  560  560  560  1680  1680  3200  3360 
[02/25 14:12:57    549s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[02/25 14:12:57    549s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[02/25 14:12:57    549s] [NR-eGR] ========================================
[02/25 14:12:57    549s] [NR-eGR] 
[02/25 14:12:57    549s] (I)      =============== Blocked Tracks ===============
[02/25 14:12:57    549s] (I)      +-------+---------+----------+---------------+
[02/25 14:12:57    549s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/25 14:12:57    549s] (I)      +-------+---------+----------+---------------+
[02/25 14:12:57    549s] (I)      |     1 |       0 |        0 |         0.00% |
[02/25 14:12:57    549s] (I)      |     2 |  371304 |     8504 |         2.29% |
[02/25 14:12:57    549s] (I)      |     3 |  370928 |        0 |         0.00% |
[02/25 14:12:57    549s] (I)      |     4 |  185461 |        0 |         0.00% |
[02/25 14:12:57    549s] (I)      |     5 |  185270 |        0 |         0.00% |
[02/25 14:12:57    549s] (I)      |     6 |  185461 |        0 |         0.00% |
[02/25 14:12:57    549s] (I)      |     7 |   61692 |        0 |         0.00% |
[02/25 14:12:57    549s] (I)      |     8 |   61693 |        0 |         0.00% |
[02/25 14:12:57    549s] (I)      |     9 |   32204 |        0 |         0.00% |
[02/25 14:12:57    549s] (I)      |    10 |   30751 |        0 |         0.00% |
[02/25 14:12:57    549s] (I)      +-------+---------+----------+---------------+
[02/25 14:12:57    549s] (I)      Finished Import and model ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2074.20 MB )
[02/25 14:12:57    549s] (I)      Reset routing kernel
[02/25 14:12:57    549s] (I)      Started Global Routing ( Curr Mem: 2074.20 MB )
[02/25 14:12:57    549s] (I)      totalPins=54645  totalGlobalPin=53388 (97.70%)
[02/25 14:12:57    549s] (I)      total 2D Cap : 1476260 = (650094 H, 826166 V)
[02/25 14:12:57    549s] [NR-eGR] Layer group 1: route 20252 net(s) in layer range [2, 10]
[02/25 14:12:57    549s] (I)      
[02/25 14:12:57    549s] (I)      ============  Phase 1a Route ============
[02/25 14:12:57    549s] (I)      Usage: 85554 = (42991 H, 42563 V) = (6.61% H, 5.15% V) = (6.019e+04um H, 5.959e+04um V)
[02/25 14:12:57    549s] (I)      
[02/25 14:12:57    549s] (I)      ============  Phase 1b Route ============
[02/25 14:12:57    549s] (I)      Usage: 85554 = (42991 H, 42563 V) = (6.61% H, 5.15% V) = (6.019e+04um H, 5.959e+04um V)
[02/25 14:12:57    549s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.197756e+05um
[02/25 14:12:57    549s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/25 14:12:57    549s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/25 14:12:57    549s] (I)      
[02/25 14:12:57    549s] (I)      ============  Phase 1c Route ============
[02/25 14:12:57    549s] (I)      Usage: 85554 = (42991 H, 42563 V) = (6.61% H, 5.15% V) = (6.019e+04um H, 5.959e+04um V)
[02/25 14:12:57    549s] (I)      
[02/25 14:12:57    549s] (I)      ============  Phase 1d Route ============
[02/25 14:12:57    549s] (I)      Usage: 85554 = (42991 H, 42563 V) = (6.61% H, 5.15% V) = (6.019e+04um H, 5.959e+04um V)
[02/25 14:12:57    549s] (I)      
[02/25 14:12:57    549s] (I)      ============  Phase 1e Route ============
[02/25 14:12:57    549s] (I)      Usage: 85554 = (42991 H, 42563 V) = (6.61% H, 5.15% V) = (6.019e+04um H, 5.959e+04um V)
[02/25 14:12:57    549s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.197756e+05um
[02/25 14:12:57    549s] (I)      
[02/25 14:12:57    549s] (I)      ============  Phase 1l Route ============
[02/25 14:12:57    549s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/25 14:12:57    549s] (I)      Layer  2:     360856     61238         0           0      368600    ( 0.00%) 
[02/25 14:12:57    549s] (I)      Layer  3:     369016     42892         0           0      368630    ( 0.00%) 
[02/25 14:12:57    549s] (I)      Layer  4:     184490       747         0           0      184300    ( 0.00%) 
[02/25 14:12:57    549s] (I)      Layer  5:     184315       312         0           0      184315    ( 0.00%) 
[02/25 14:12:57    549s] (I)      Layer  6:     184490         2         0           0      184300    ( 0.00%) 
[02/25 14:12:57    549s] (I)      Layer  7:      61374         0         0           0       61438    ( 0.00%) 
[02/25 14:12:57    549s] (I)      Layer  8:      61370         0         0           0       61433    ( 0.00%) 
[02/25 14:12:57    549s] (I)      Layer  9:      32038         0         0        4222       28033    (13.09%) 
[02/25 14:12:57    549s] (I)      Layer 10:      30590         0         0        5225       25492    (17.01%) 
[02/25 14:12:57    549s] (I)      Total:       1468539    105191         0        9446     1466540    ( 0.64%) 
[02/25 14:12:57    549s] (I)      
[02/25 14:12:57    549s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/25 14:12:57    549s] [NR-eGR]                        OverCon            
[02/25 14:12:57    549s] [NR-eGR]                         #Gcell     %Gcell
[02/25 14:12:57    549s] [NR-eGR]        Layer             (1-0)    OverCon
[02/25 14:12:57    549s] [NR-eGR] ----------------------------------------------
[02/25 14:12:57    549s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/25 14:12:57    549s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/25 14:12:57    549s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/25 14:12:57    549s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/25 14:12:57    549s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/25 14:12:57    549s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/25 14:12:57    549s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/25 14:12:57    549s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/25 14:12:57    549s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/25 14:12:57    549s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/25 14:12:57    549s] [NR-eGR] ----------------------------------------------
[02/25 14:12:57    549s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/25 14:12:57    549s] [NR-eGR] 
[02/25 14:12:57    549s] (I)      Finished Global Routing ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2074.20 MB )
[02/25 14:12:57    549s] (I)      total 2D Cap : 1476260 = (650094 H, 826166 V)
[02/25 14:12:57    549s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/25 14:12:57    549s] Early Global Route congestion estimation runtime: 0.32 seconds, mem = 2074.2M
[02/25 14:12:57    549s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.330, REAL:0.324, MEM:2074.2M, EPOCH TIME: 1677363177.854213
[02/25 14:12:57    549s] OPERPROF: Starting HotSpotCal at level 1, MEM:2074.2M, EPOCH TIME: 1677363177.854369
[02/25 14:12:57    549s] [hotspot] +------------+---------------+---------------+
[02/25 14:12:57    549s] [hotspot] |            |   max hotspot | total hotspot |
[02/25 14:12:57    549s] [hotspot] +------------+---------------+---------------+
[02/25 14:12:57    549s] [hotspot] | normalized |          0.00 |          0.00 |
[02/25 14:12:57    549s] [hotspot] +------------+---------------+---------------+
[02/25 14:12:57    549s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/25 14:12:57    549s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/25 14:12:57    549s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:2074.2M, EPOCH TIME: 1677363177.857839
[02/25 14:12:57    549s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2074.2M, EPOCH TIME: 1677363177.859580
[02/25 14:12:57    549s] Starting Early Global Route wiring: mem = 2074.2M
[02/25 14:12:57    549s] (I)      ============= Track Assignment ============
[02/25 14:12:57    549s] (I)      Started Track Assignment (1T) ( Curr Mem: 2074.20 MB )
[02/25 14:12:57    549s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/25 14:12:57    549s] (I)      Run Multi-thread track assignment
[02/25 14:12:58    549s] (I)      Finished Track Assignment (1T) ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2074.20 MB )
[02/25 14:12:58    549s] (I)      Started Export ( Curr Mem: 2074.20 MB )
[02/25 14:12:58    549s] [NR-eGR]                  Length (um)    Vias 
[02/25 14:12:58    549s] [NR-eGR] -------------------------------------
[02/25 14:12:58    549s] [NR-eGR]  metal1   (1H)             0   54388 
[02/25 14:12:58    549s] [NR-eGR]  metal2   (2V)         64937   72593 
[02/25 14:12:58    549s] [NR-eGR]  metal3   (3H)         60688     317 
[02/25 14:12:58    549s] [NR-eGR]  metal4   (4V)           991     236 
[02/25 14:12:58    549s] [NR-eGR]  metal5   (5H)           418       4 
[02/25 14:12:58    549s] [NR-eGR]  metal6   (6V)             0       2 
[02/25 14:12:58    549s] [NR-eGR]  metal7   (7H)             1       0 
[02/25 14:12:58    549s] [NR-eGR]  metal8   (8V)             0       0 
[02/25 14:12:58    549s] [NR-eGR]  metal9   (9H)             0       0 
[02/25 14:12:58    549s] [NR-eGR]  metal10  (10V)            0       0 
[02/25 14:12:58    549s] [NR-eGR] -------------------------------------
[02/25 14:12:58    549s] [NR-eGR]           Total       127035  127540 
[02/25 14:12:58    549s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:12:58    549s] [NR-eGR] Total half perimeter of net bounding box: 114416um
[02/25 14:12:58    549s] [NR-eGR] Total length: 127035um, number of vias: 127540
[02/25 14:12:58    549s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:12:58    549s] [NR-eGR] Total eGR-routed clock nets wire length: 1468um, number of vias: 934
[02/25 14:12:58    549s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:12:58    549s] (I)      Finished Export ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2074.20 MB )
[02/25 14:12:58    549s] Early Global Route wiring runtime: 0.37 seconds, mem = 2068.2M
[02/25 14:12:58    549s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.370, REAL:0.371, MEM:2068.2M, EPOCH TIME: 1677363178.230737
[02/25 14:12:58    549s] 0 delay mode for cte disabled.
[02/25 14:12:58    549s] SKP cleared!
[02/25 14:12:58    549s] 
[02/25 14:12:58    549s] *** Finished incrementalPlace (cpu=0:00:43.0, real=0:00:43.0)***
[02/25 14:12:58    549s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2068.2M, EPOCH TIME: 1677363178.259233
[02/25 14:12:58    549s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:12:58    549s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:12:58    549s] All LLGs are deleted
[02/25 14:12:58    549s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:12:58    549s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:12:58    549s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2068.2M, EPOCH TIME: 1677363178.259481
[02/25 14:12:58    549s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2068.2M, EPOCH TIME: 1677363178.259677
[02/25 14:12:58    549s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.010, MEM:2005.2M, EPOCH TIME: 1677363178.269113
[02/25 14:12:58    549s] Start to check current routing status for nets...
[02/25 14:12:58    549s] All nets are already routed correctly.
[02/25 14:12:58    549s] End to check current routing status for nets (mem=2005.2M)
[02/25 14:12:58    549s] Extraction called for design 'myPMul32_4' of instances=14261 and nets=20363 using extraction engine 'preRoute' .
[02/25 14:12:58    549s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/25 14:12:58    549s] Type 'man IMPEXT-3530' for more detail.
[02/25 14:12:58    549s] PreRoute RC Extraction called for design myPMul32_4.
[02/25 14:12:58    549s] RC Extraction called in multi-corner(1) mode.
[02/25 14:12:58    549s] RCMode: PreRoute
[02/25 14:12:58    549s]       RC Corner Indexes            0   
[02/25 14:12:58    549s] Capacitance Scaling Factor   : 1.00000 
[02/25 14:12:58    549s] Resistance Scaling Factor    : 1.00000 
[02/25 14:12:58    549s] Clock Cap. Scaling Factor    : 1.00000 
[02/25 14:12:58    549s] Clock Res. Scaling Factor    : 1.00000 
[02/25 14:12:58    549s] Shrink Factor                : 1.00000
[02/25 14:12:58    549s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/25 14:12:58    549s] Using capacitance table file ...
[02/25 14:12:58    549s] 
[02/25 14:12:58    549s] Trim Metal Layers:
[02/25 14:12:58    549s] LayerId::1 widthSet size::4
[02/25 14:12:58    549s] LayerId::2 widthSet size::4
[02/25 14:12:58    549s] LayerId::3 widthSet size::4
[02/25 14:12:58    549s] LayerId::4 widthSet size::4
[02/25 14:12:58    549s] LayerId::5 widthSet size::4
[02/25 14:12:58    549s] LayerId::6 widthSet size::4
[02/25 14:12:58    549s] LayerId::7 widthSet size::4
[02/25 14:12:58    549s] LayerId::8 widthSet size::4
[02/25 14:12:58    549s] LayerId::9 widthSet size::4
[02/25 14:12:58    549s] LayerId::10 widthSet size::3
[02/25 14:12:58    549s] Updating RC grid for preRoute extraction ...
[02/25 14:12:58    549s] eee: pegSigSF::1.070000
[02/25 14:12:58    549s] Initializing multi-corner capacitance tables ... 
[02/25 14:12:58    549s] Initializing multi-corner resistance tables ...
[02/25 14:12:58    549s] eee: l::1 avDens::0.095937 usedTrk::3837.469009 availTrk::40000.000000 sigTrk::3837.469009
[02/25 14:12:58    549s] eee: l::2 avDens::0.138770 usedTrk::4801.428400 availTrk::34600.000000 sigTrk::4801.428400
[02/25 14:12:58    549s] eee: l::3 avDens::0.125065 usedTrk::4402.272221 availTrk::35200.000000 sigTrk::4402.272221
[02/25 14:12:58    549s] eee: l::4 avDens::0.015780 usedTrk::72.587035 availTrk::4600.000000 sigTrk::72.587035
[02/25 14:12:58    549s] eee: l::5 avDens::0.009945 usedTrk::29.833929 availTrk::3000.000000 sigTrk::29.833929
[02/25 14:12:58    549s] eee: l::6 avDens::0.000400 usedTrk::0.020000 availTrk::50.000000 sigTrk::0.020000
[02/25 14:12:58    549s] eee: l::7 avDens::0.004007 usedTrk::0.066786 availTrk::16.666667 sigTrk::0.066786
[02/25 14:12:58    549s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:12:58    549s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:12:58    549s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:12:58    549s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/25 14:12:58    549s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.990083 uaWlH=0.001932 aWlH=0.009167 lMod=0 pMax=0.811000 pMod=83 wcR=0.500500 newSi=0.001800 wHLS=1.278724 siPrev=0 viaL=0.000000
[02/25 14:12:58    549s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2005.195M)
[02/25 14:12:58    550s] Compute RC Scale Done ...
[02/25 14:12:58    550s] **optDesign ... cpu = 0:02:07, real = 0:02:07, mem = 1608.0M, totSessionCpu=0:09:10 **
[02/25 14:12:59    550s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/25 14:12:59    550s] #################################################################################
[02/25 14:12:59    550s] # Design Stage: PreRoute
[02/25 14:12:59    550s] # Design Name: myPMul32_4
[02/25 14:12:59    550s] # Design Mode: 90nm
[02/25 14:12:59    550s] # Analysis Mode: MMMC Non-OCV 
[02/25 14:12:59    550s] # Parasitics Mode: No SPEF/RCDB 
[02/25 14:12:59    550s] # Signoff Settings: SI Off 
[02/25 14:12:59    550s] #################################################################################
[02/25 14:12:59    551s] Calculate delays in Single mode...
[02/25 14:12:59    551s] Topological Sorting (REAL = 0:00:00.0, MEM = 1999.3M, InitMEM = 1999.3M)
[02/25 14:12:59    551s] Start delay calculation (fullDC) (1 T). (MEM=1999.29)
[02/25 14:12:59    551s] End AAE Lib Interpolated Model. (MEM=2010.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/25 14:13:04    556s] Total number of fetched objects 20488
[02/25 14:13:04    556s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/25 14:13:04    556s] End delay calculation. (MEM=2019.23 CPU=0:00:04.1 REAL=0:00:04.0)
[02/25 14:13:04    556s] End delay calculation (fullDC). (MEM=2019.23 CPU=0:00:04.8 REAL=0:00:05.0)
[02/25 14:13:04    556s] *** CDM Built up (cpu=0:00:05.6  real=0:00:05.0  mem= 2019.2M) ***
[02/25 14:13:05    556s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:49.8/0:00:49.9 (1.0), totSession cpu/real = 0:09:16.5/0:38:47.1 (0.2), mem = 2019.2M
[02/25 14:13:05    556s] 
[02/25 14:13:05    556s] =============================================================================================
[02/25 14:13:05    556s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.15-s110_1
[02/25 14:13:05    556s] =============================================================================================
[02/25 14:13:05    556s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:13:05    556s] ---------------------------------------------------------------------------------------------
[02/25 14:13:05    556s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:13:05    556s] [ ExtractRC              ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[02/25 14:13:05    556s] [ TimingUpdate           ]      4   0:00:01.0  (   1.9 % )     0:00:01.0 /  0:00:01.0    1.0
[02/25 14:13:05    556s] [ FullDelayCalc          ]      1   0:00:05.6  (  11.1 % )     0:00:05.6 /  0:00:05.6    1.0
[02/25 14:13:05    556s] [ MISC                   ]          0:00:43.2  (  86.5 % )     0:00:43.2 /  0:00:43.1    1.0
[02/25 14:13:05    556s] ---------------------------------------------------------------------------------------------
[02/25 14:13:05    556s]  IncrReplace #1 TOTAL               0:00:49.9  ( 100.0 % )     0:00:49.9 /  0:00:49.8    1.0
[02/25 14:13:05    556s] ---------------------------------------------------------------------------------------------
[02/25 14:13:05    556s] 
[02/25 14:13:05    557s] *** Timing NOT met, worst failing slack is -1.726
[02/25 14:13:05    557s] *** Check timing (0:00:00.0)
[02/25 14:13:05    557s] Deleting Lib Analyzer.
[02/25 14:13:05    557s] Begin: GigaOpt Optimization in WNS mode
[02/25 14:13:05    557s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[02/25 14:13:05    557s] Info: 1 clock net  excluded from IPO operation.
[02/25 14:13:05    557s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:09:17.2/0:38:47.8 (0.2), mem = 2035.2M
[02/25 14:13:05    557s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9687.7
[02/25 14:13:05    557s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/25 14:13:05    557s] ### Creating PhyDesignMc. totSessionCpu=0:09:17 mem=2035.2M
[02/25 14:13:05    557s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/25 14:13:05    557s] OPERPROF: Starting DPlace-Init at level 1, MEM:2035.2M, EPOCH TIME: 1677363185.732655
[02/25 14:13:05    557s] Processing tracks to init pin-track alignment.
[02/25 14:13:05    557s] z: 2, totalTracks: 1
[02/25 14:13:05    557s] z: 4, totalTracks: 1
[02/25 14:13:05    557s] z: 6, totalTracks: 1
[02/25 14:13:05    557s] z: 8, totalTracks: 1
[02/25 14:13:05    557s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:13:05    557s] All LLGs are deleted
[02/25 14:13:05    557s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:13:05    557s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:13:05    557s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2035.2M, EPOCH TIME: 1677363185.741156
[02/25 14:13:05    557s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2035.2M, EPOCH TIME: 1677363185.741376
[02/25 14:13:05    557s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2035.2M, EPOCH TIME: 1677363185.745432
[02/25 14:13:05    557s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:13:05    557s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:13:05    557s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2035.2M, EPOCH TIME: 1677363185.746314
[02/25 14:13:05    557s] Max number of tech site patterns supported in site array is 256.
[02/25 14:13:05    557s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:13:05    557s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2035.2M, EPOCH TIME: 1677363185.751072
[02/25 14:13:05    557s] After signature check, allow fast init is true, keep pre-filter is true.
[02/25 14:13:05    557s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/25 14:13:05    557s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2035.2M, EPOCH TIME: 1677363185.752853
[02/25 14:13:05    557s] Fast DP-INIT is on for default
[02/25 14:13:05    557s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/25 14:13:05    557s] Atter site array init, number of instance map data is 0.
[02/25 14:13:05    557s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.012, MEM:2035.2M, EPOCH TIME: 1677363185.758356
[02/25 14:13:05    557s] 
[02/25 14:13:05    557s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:13:05    557s] OPERPROF:     Starting CMU at level 3, MEM:2035.2M, EPOCH TIME: 1677363185.760660
[02/25 14:13:05    557s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2035.2M, EPOCH TIME: 1677363185.761938
[02/25 14:13:05    557s] 
[02/25 14:13:05    557s] Bad Lib Cell Checking (CMU) is done! (0)
[02/25 14:13:05    557s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2035.2M, EPOCH TIME: 1677363185.764378
[02/25 14:13:05    557s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2035.2M, EPOCH TIME: 1677363185.764548
[02/25 14:13:05    557s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2035.2M, EPOCH TIME: 1677363185.764706
[02/25 14:13:05    557s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2035.2MB).
[02/25 14:13:05    557s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.035, MEM:2035.2M, EPOCH TIME: 1677363185.767270
[02/25 14:13:05    557s] TotalInstCnt at PhyDesignMc Initialization: 14261
[02/25 14:13:05    557s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:17 mem=2035.2M
[02/25 14:13:05    557s] ### Creating RouteCongInterface, started
[02/25 14:13:05    557s] 
[02/25 14:13:05    557s] Creating Lib Analyzer ...
[02/25 14:13:05    557s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/25 14:13:05    557s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/25 14:13:05    557s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/25 14:13:05    557s] 
[02/25 14:13:05    557s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/25 14:13:06    557s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:18 mem=2035.2M
[02/25 14:13:06    557s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:18 mem=2035.2M
[02/25 14:13:06    557s] Creating Lib Analyzer, finished. 
[02/25 14:13:06    557s] 
[02/25 14:13:06    557s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[02/25 14:13:06    557s] 
[02/25 14:13:06    557s] #optDebug: {0, 1.000}
[02/25 14:13:06    557s] ### Creating RouteCongInterface, finished
[02/25 14:13:06    557s] {MG  {4 0 1 0.0290146}  {7 0 1.4 0.143932}  {9 0 5.8 0.574576} }
[02/25 14:13:06    557s] ### Creating LA Mngr. totSessionCpu=0:09:18 mem=2035.2M
[02/25 14:13:06    557s] ### Creating LA Mngr, finished. totSessionCpu=0:09:18 mem=2035.2M
[02/25 14:13:06    557s] *info: 1 clock net excluded
[02/25 14:13:06    557s] *info: 2 no-driver nets excluded.
[02/25 14:13:06    558s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9687.1
[02/25 14:13:07    558s] PathGroup :  reg2reg  TargetSlack : 0.0101 
[02/25 14:13:07    559s] ** GigaOpt Optimizer WNS Slack -1.726 TNS Slack -67.033 Density 49.13
[02/25 14:13:07    559s] Optimizer WNS Pass 0
[02/25 14:13:07    559s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 6.361|  0.000|
|reg2reg   |-1.726|-67.033|
|HEPG      |-1.726|-67.033|
|All Paths |-1.726|-67.033|
+----------+------+-------+

[02/25 14:13:07    559s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2070.3M, EPOCH TIME: 1677363187.553245
[02/25 14:13:07    559s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2070.3M, EPOCH TIME: 1677363187.553619
[02/25 14:13:07    559s] Active Path Group: reg2reg  
[02/25 14:13:07    559s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------+
[02/25 14:13:07    559s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[02/25 14:13:07    559s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------+
[02/25 14:13:07    559s] |  -1.726|   -1.726| -67.033|  -67.033|   49.13%|   0:00:00.0| 2070.3M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:09    560s] |  -1.707|   -1.707| -66.643|  -66.643|   49.14%|   0:00:02.0| 2089.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:09    561s] |  -1.690|   -1.690| -66.045|  -66.045|   49.15%|   0:00:00.0| 2089.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:09    561s] |  -1.679|   -1.679| -65.512|  -65.512|   49.15%|   0:00:00.0| 2089.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:10    561s] |  -1.667|   -1.667| -65.085|  -65.085|   49.16%|   0:00:01.0| 2089.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:10    561s] |  -1.664|   -1.664| -65.256|  -65.256|   49.16%|   0:00:00.0| 2089.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:10    562s] |  -1.660|   -1.660| -65.062|  -65.062|   49.16%|   0:00:00.0| 2089.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:10    562s] |  -1.653|   -1.653| -65.146|  -65.146|   49.16%|   0:00:00.0| 2089.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:11    562s] |  -1.640|   -1.640| -64.419|  -64.419|   49.16%|   0:00:01.0| 2089.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:11    562s] |  -1.626|   -1.626| -64.010|  -64.010|   49.17%|   0:00:00.0| 2089.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:11    563s] |  -1.616|   -1.616| -63.782|  -63.782|   49.17%|   0:00:00.0| 2089.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:11    563s] |  -1.603|   -1.603| -63.615|  -63.615|   49.17%|   0:00:00.0| 2089.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:12    563s] |  -1.595|   -1.595| -63.615|  -63.615|   49.18%|   0:00:01.0| 2089.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:12    564s] |  -1.598|   -1.598| -63.536|  -63.536|   49.19%|   0:00:00.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:12    564s] |  -1.590|   -1.590| -63.454|  -63.454|   49.19%|   0:00:00.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:13    564s] |  -1.587|   -1.587| -63.445|  -63.445|   49.20%|   0:00:01.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:13    565s] |  -1.571|   -1.571| -62.095|  -62.095|   49.21%|   0:00:00.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:14    565s] |  -1.560|   -1.560| -61.895|  -61.895|   49.26%|   0:00:01.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:14    565s] |  -1.552|   -1.552| -61.707|  -61.707|   49.31%|   0:00:00.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:15    566s] |  -1.548|   -1.548| -61.293|  -61.293|   49.33%|   0:00:01.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:15    566s] |  -1.541|   -1.541| -60.703|  -60.703|   49.36%|   0:00:00.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:15    567s] |  -1.535|   -1.535| -60.302|  -60.302|   49.38%|   0:00:00.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:15    567s] |  -1.535|   -1.535| -60.310|  -60.310|   49.38%|   0:00:00.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:16    567s] |  -1.527|   -1.527| -60.235|  -60.235|   49.39%|   0:00:01.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:16    567s] |  -1.528|   -1.528| -60.175|  -60.175|   49.39%|   0:00:00.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:16    568s] |  -1.515|   -1.515| -60.098|  -60.098|   49.40%|   0:00:00.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:17    568s] |  -1.507|   -1.507| -59.611|  -59.611|   49.40%|   0:00:01.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:17    568s] |  -1.496|   -1.496| -59.170|  -59.170|   49.41%|   0:00:00.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:17    569s] |  -1.493|   -1.493| -58.837|  -58.837|   49.43%|   0:00:00.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:18    569s] |  -1.485|   -1.485| -58.119|  -58.119|   49.46%|   0:00:01.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:18    569s] |  -1.480|   -1.480| -57.894|  -57.894|   49.53%|   0:00:00.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:18    570s] |  -1.473|   -1.473| -57.522|  -57.522|   49.54%|   0:00:00.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:18    570s] |  -1.470|   -1.470| -57.270|  -57.270|   49.58%|   0:00:00.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:19    570s] |  -1.457|   -1.457| -56.655|  -56.655|   49.60%|   0:00:01.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:19    570s] |  -1.456|   -1.456| -56.533|  -56.533|   49.62%|   0:00:00.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:19    571s] |  -1.448|   -1.448| -55.999|  -55.999|   49.64%|   0:00:00.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:20    571s] |  -1.440|   -1.440| -55.345|  -55.345|   49.72%|   0:00:01.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:20    572s] |  -1.438|   -1.438| -55.082|  -55.082|   49.83%|   0:00:00.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:21    572s] |  -1.431|   -1.431| -54.821|  -54.821|   50.01%|   0:00:01.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:22    573s] |  -1.419|   -1.419| -53.986|  -53.986|   50.16%|   0:00:01.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:23    574s] |  -1.411|   -1.411| -53.482|  -53.482|   50.37%|   0:00:01.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:24    575s] |  -1.411|   -1.411| -53.327|  -53.327|   50.63%|   0:00:01.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:24    576s] |  -1.406|   -1.406| -53.183|  -53.183|   50.67%|   0:00:00.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:25    577s] |  -1.401|   -1.401| -52.555|  -52.555|   50.96%|   0:00:01.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:25    577s] |  -1.394|   -1.394| -52.338|  -52.338|   50.96%|   0:00:00.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:26    577s] |  -1.386|   -1.386| -51.624|  -51.624|   51.07%|   0:00:01.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:27    578s] |  -1.380|   -1.380| -51.249|  -51.249|   51.22%|   0:00:01.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:28    579s] |  -1.372|   -1.372| -50.831|  -50.831|   51.42%|   0:00:01.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:28    580s] |  -1.363|   -1.363| -49.992|  -49.992|   51.57%|   0:00:00.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:29    580s] |  -1.354|   -1.354| -49.453|  -49.453|   51.61%|   0:00:01.0| 2097.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:29    581s] |  -1.347|   -1.347| -49.075|  -49.075|   51.78%|   0:00:00.0| 2098.9M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:30    581s] |  -1.339|   -1.339| -48.541|  -48.541|   51.83%|   0:00:01.0| 2098.9M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:31    582s] |  -1.336|   -1.336| -48.354|  -48.354|   51.96%|   0:00:01.0| 2098.9M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:31    582s] |  -1.331|   -1.331| -47.993|  -47.993|   52.06%|   0:00:00.0| 2098.9M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:32    583s] |  -1.328|   -1.328| -47.591|  -47.591|   52.18%|   0:00:01.0| 2098.9M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:32    583s] |  -1.322|   -1.322| -47.305|  -47.305|   52.19%|   0:00:00.0| 2098.9M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:32    584s] |  -1.318|   -1.318| -47.091|  -47.091|   52.24%|   0:00:00.0| 2098.9M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:33    584s] |  -1.312|   -1.312| -46.691|  -46.691|   52.39%|   0:00:01.0| 2098.9M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:33    585s] |  -1.306|   -1.306| -46.276|  -46.276|   52.49%|   0:00:00.0| 2098.9M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:34    585s] |  -1.301|   -1.301| -45.979|  -45.979|   52.59%|   0:00:01.0| 2098.9M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:34    586s] |  -1.295|   -1.295| -45.574|  -45.574|   52.69%|   0:00:00.0| 2098.9M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:35    586s] |  -1.290|   -1.290| -45.235|  -45.235|   52.80%|   0:00:01.0| 2102.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:35    587s] |  -1.287|   -1.287| -45.080|  -45.080|   52.89%|   0:00:00.0| 2102.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:36    588s] |  -1.283|   -1.283| -44.888|  -44.888|   53.10%|   0:00:01.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:37    589s] |  -1.275|   -1.275| -44.262|  -44.262|   53.27%|   0:00:01.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:37    589s] |  -1.270|   -1.270| -44.005|  -44.005|   53.30%|   0:00:00.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:39    591s] |  -1.264|   -1.264| -43.643|  -43.643|   53.73%|   0:00:02.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:40    592s] |  -1.259|   -1.259| -43.161|  -43.161|   54.05%|   0:00:01.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:40    592s] |  -1.249|   -1.249| -42.633|  -42.633|   54.08%|   0:00:00.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:41    592s] |  -1.243|   -1.243| -42.250|  -42.250|   54.08%|   0:00:01.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:41    593s] |  -1.237|   -1.237| -41.842|  -41.842|   54.20%|   0:00:00.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:42    593s] |  -1.232|   -1.232| -41.569|  -41.569|   54.25%|   0:00:01.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:42    594s] |  -1.227|   -1.227| -41.212|  -41.212|   54.36%|   0:00:00.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:44    596s] |  -1.226|   -1.226| -41.160|  -41.160|   54.88%|   0:00:02.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:45    596s] |  -1.220|   -1.220| -40.697|  -40.697|   55.08%|   0:00:01.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:46    597s] |  -1.213|   -1.213| -40.443|  -40.443|   55.20%|   0:00:00.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:46    598s] |  -1.213|   -1.213| -40.162|  -40.162|   55.33%|   0:00:01.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:46    598s] |  -1.206|   -1.206| -39.849|  -39.849|   55.35%|   0:00:00.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:47    598s] |  -1.201|   -1.201| -39.455|  -39.455|   55.40%|   0:00:01.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:47    598s] |  -1.192|   -1.192| -38.778|  -38.778|   55.48%|   0:00:00.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:47    599s] |  -1.184|   -1.184| -38.448|  -38.448|   55.50%|   0:00:00.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:48    599s] |  -1.179|   -1.179| -38.104|  -38.104|   55.57%|   0:00:01.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:48    600s] |  -1.176|   -1.176| -37.892|  -37.892|   55.76%|   0:00:00.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:49    601s] |  -1.172|   -1.172| -37.667|  -37.667|   55.85%|   0:00:01.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:49    601s] |  -1.165|   -1.165| -37.129|  -37.129|   55.94%|   0:00:00.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:50    601s] |  -1.158|   -1.158| -36.700|  -36.700|   55.96%|   0:00:01.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:50    602s] |  -1.152|   -1.152| -36.421|  -36.421|   56.08%|   0:00:00.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:51    602s] |  -1.148|   -1.148| -36.161|  -36.161|   56.11%|   0:00:01.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:51    603s] |  -1.142|   -1.142| -35.771|  -35.771|   56.16%|   0:00:00.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:52    604s] |  -1.137|   -1.137| -35.424|  -35.424|   56.26%|   0:00:01.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:52    604s] |  -1.131|   -1.131| -35.166|  -35.166|   56.28%|   0:00:00.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:53    604s] |  -1.128|   -1.128| -35.046|  -35.046|   56.33%|   0:00:01.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:53    605s] |  -1.123|   -1.123| -34.509|  -34.509|   56.36%|   0:00:00.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:54    606s] |  -1.123|   -1.123| -34.444|  -34.444|   56.47%|   0:00:01.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:54    606s] |  -1.117|   -1.117| -34.189|  -34.189|   56.50%|   0:00:00.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:55    606s] |  -1.111|   -1.111| -33.844|  -33.844|   56.55%|   0:00:01.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:55    606s] |  -1.106|   -1.106| -33.691|  -33.691|   56.59%|   0:00:00.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:56    607s] |  -1.100|   -1.100| -33.141|  -33.141|   56.65%|   0:00:01.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:56    607s] |  -1.097|   -1.097| -33.007|  -33.007|   56.71%|   0:00:00.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:57    608s] |  -1.091|   -1.091| -32.780|  -32.780|   56.79%|   0:00:01.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:58    609s] |  -1.089|   -1.089| -32.458|  -32.458|   56.90%|   0:00:01.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:13:58    609s] |  -1.084|   -1.084| -32.285|  -32.285|   56.91%|   0:00:00.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:14:00    612s] |  -1.080|   -1.080| -32.018|  -32.018|   57.01%|   0:00:02.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:14:01    613s] |  -1.074|   -1.074| -31.594|  -31.594|   57.11%|   0:00:01.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:14:02    614s] |  -1.069|   -1.069| -31.409|  -31.409|   57.22%|   0:00:01.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:14:04    615s] |  -1.065|   -1.065| -31.088|  -31.088|   57.29%|   0:00:02.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:14:04    616s] |  -1.057|   -1.057| -30.645|  -30.645|   57.35%|   0:00:00.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:14:05    616s] |  -1.036|   -1.036| -30.473|  -30.473|   57.36%|   0:00:01.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:14:05    616s] |  -1.020|   -1.020| -29.893|  -29.893|   57.36%|   0:00:00.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:14:05    617s] |  -1.011|   -1.011| -29.600|  -29.600|   57.37%|   0:00:00.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:14:06    617s] |  -0.984|   -0.984| -28.847|  -28.847|   57.37%|   0:00:01.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:14:06    618s] |  -0.954|   -0.954| -28.406|  -28.406|   57.38%|   0:00:00.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:14:06    618s] |  -0.935|   -0.935| -28.110|  -28.110|   57.38%|   0:00:00.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:14:07    618s] |  -0.914|   -0.914| -27.752|  -27.752|   57.39%|   0:00:01.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:14:07    619s] |  -0.897|   -0.897| -27.626|  -27.626|   57.40%|   0:00:00.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:14:08    619s] |  -0.880|   -0.880| -27.527|  -27.527|   57.40%|   0:00:01.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:14:08    619s] |  -0.860|   -0.860| -27.014|  -27.014|   57.41%|   0:00:00.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:14:08    620s] |  -0.849|   -0.849| -26.984|  -26.984|   57.41%|   0:00:00.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[125]/D  |
[02/25 14:14:09    620s] |  -0.840|   -0.840| -26.843|  -26.843|   57.41%|   0:00:01.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:14:09    621s] |  -0.829|   -0.829| -26.713|  -26.713|   57.42%|   0:00:00.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[125]/D  |
[02/25 14:14:09    621s] |  -0.798|   -0.798| -26.482|  -26.482|   57.42%|   0:00:00.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[126]/D  |
[02/25 14:14:10    621s] |  -0.781|   -0.781| -26.345|  -26.345|   57.43%|   0:00:01.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[126]/D  |
[02/25 14:14:10    622s] |  -0.769|   -0.769| -26.302|  -26.302|   57.44%|   0:00:00.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[125]/D  |
[02/25 14:14:11    622s] |  -0.759|   -0.759| -25.892|  -25.892|   57.46%|   0:00:01.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[126]/D  |
[02/25 14:14:11    622s] |  -0.748|   -0.748| -25.811|  -25.811|   57.46%|   0:00:00.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[126]/D  |
[02/25 14:14:11    623s] |  -0.738|   -0.738| -25.417|  -25.417|   57.48%|   0:00:00.0| 2103.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:14:36    648s] |  -0.735|   -0.735| -25.224|  -25.224|   57.60%|   0:00:25.0| 2105.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:14:38    649s] |  -0.727|   -0.727| -24.760|  -24.760|   57.66%|   0:00:02.0| 2105.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:14:38    650s] |  -0.724|   -0.724| -24.617|  -24.617|   57.68%|   0:00:00.0| 2105.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:14:39    650s] |  -0.716|   -0.716| -24.271|  -24.271|   57.68%|   0:00:01.0| 2105.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:14:39    651s] |  -0.713|   -0.713| -24.085|  -24.085|   57.71%|   0:00:00.0| 2105.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:14:42    653s] |  -0.709|   -0.709| -23.798|  -23.798|   57.81%|   0:00:03.0| 2105.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:14:46    658s] |  -0.709|   -0.709| -23.733|  -23.733|   57.82%|   0:00:04.0| 2105.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:14:47    659s] |  -0.706|   -0.706| -23.625|  -23.625|   57.87%|   0:00:01.0| 2105.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:14:49    660s] |  -0.703|   -0.703| -23.147|  -23.147|   58.00%|   0:00:02.0| 2105.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:14:50    661s] |  -0.695|   -0.695| -23.047|  -23.047|   58.04%|   0:00:01.0| 2105.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:14:51    663s] |  -0.692|   -0.692| -22.815|  -22.815|   58.19%|   0:00:01.0| 2105.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:14:53    664s] |  -0.687|   -0.687| -22.567|  -22.567|   58.30%|   0:00:02.0| 2106.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:14:56    667s] |  -0.685|   -0.685| -22.416|  -22.416|   58.41%|   0:00:03.0| 2106.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:14:57    669s] |  -0.678|   -0.678| -21.964|  -21.964|   58.43%|   0:00:01.0| 2107.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:15:01    673s] |  -0.672|   -0.672| -21.613|  -21.613|   58.45%|   0:00:04.0| 2107.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:15:04    676s] |  -0.661|   -0.661| -21.099|  -21.099|   58.68%|   0:00:03.0| 2107.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:15:05    677s] |  -0.661|   -0.661| -21.093|  -21.093|   58.73%|   0:00:01.0| 2107.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:15:05    677s] |  -0.657|   -0.657| -20.864|  -20.864|   58.74%|   0:00:00.0| 2107.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:15:12    684s] |  -0.652|   -0.652| -20.601|  -20.601|   58.92%|   0:00:07.0| 2107.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:15:15    686s] |  -0.649|   -0.649| -20.449|  -20.449|   58.96%|   0:00:03.0| 2107.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:15:23    694s] |  -0.646|   -0.646| -20.243|  -20.243|   59.48%|   0:00:08.0| 2107.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:15:23    695s] |  -0.640|   -0.640| -19.925|  -19.925|   59.49%|   0:00:00.0| 2107.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:15:28    700s] |  -0.636|   -0.636| -19.708|  -19.708|   59.68%|   0:00:05.0| 2107.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:15:33    705s] |  -0.630|   -0.630| -19.451|  -19.451|   59.69%|   0:00:05.0| 2107.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:15:35    706s] |  -0.623|   -0.623| -19.372|  -19.372|   59.75%|   0:00:02.0| 2109.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:15:35    707s] |  -0.612|   -0.612| -19.326|  -19.326|   59.75%|   0:00:00.0| 2109.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:15:36    707s] |  -0.606|   -0.606| -19.452|  -19.452|   59.76%|   0:00:01.0| 2109.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:15:36    708s] |  -0.602|   -0.602| -19.252|  -19.252|   59.76%|   0:00:00.0| 2109.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:15:42    713s] |  -0.598|   -0.598| -19.030|  -19.030|   59.98%|   0:00:06.0| 2110.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:15:44    716s] |  -0.595|   -0.595| -19.029|  -19.029|   59.99%|   0:00:02.0| 2110.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:15:45    716s] |  -0.593|   -0.593| -18.925|  -18.925|   60.03%|   0:00:01.0| 2110.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:15:45    717s] |  -0.589|   -0.589| -18.828|  -18.828|   60.04%|   0:00:00.0| 2110.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:15:46    718s] |  -0.593|   -0.593| -18.661|  -18.661|   60.07%|   0:00:01.0| 2110.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:15:47    718s] |  -0.586|   -0.586| -18.674|  -18.674|   60.08%|   0:00:01.0| 2110.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:15:47    719s] |  -0.581|   -0.581| -18.368|  -18.368|   60.12%|   0:00:00.0| 2110.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:15:53    724s] |  -0.578|   -0.578| -18.253|  -18.253|   60.21%|   0:00:06.0| 2111.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:15:55    726s] |  -0.576|   -0.576| -18.071|  -18.071|   60.32%|   0:00:02.0| 2111.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:15:56    727s] |  -0.574|   -0.574| -18.011|  -18.011|   60.33%|   0:00:01.0| 2111.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:16:00    732s] |  -0.572|   -0.572| -17.585|  -17.585|   60.39%|   0:00:04.0| 2111.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:16:04    736s] |  -0.564|   -0.564| -17.444|  -17.444|   60.45%|   0:00:04.0| 2111.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:16:15    746s] |  -0.561|   -0.561| -17.314|  -17.314|   60.55%|   0:00:11.0| 2111.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:16:16    748s] |  -0.556|   -0.556| -17.059|  -17.059|   60.59%|   0:00:01.0| 2111.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:16:19    751s] |  -0.551|   -0.551| -16.813|  -16.813|   60.80%|   0:00:03.0| 2111.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:16:21    752s] |  -0.544|   -0.544| -16.416|  -16.416|   60.82%|   0:00:02.0| 2111.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:16:24    756s] |  -0.541|   -0.541| -16.275|  -16.275|   60.83%|   0:00:03.0| 2111.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:16:26    758s] |  -0.536|   -0.536| -16.021|  -16.021|   60.90%|   0:00:02.0| 2112.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:16:27    759s] |  -0.518|   -0.518| -15.711|  -15.711|   60.90%|   0:00:01.0| 2112.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:16:27    759s] |  -0.512|   -0.512| -15.628|  -15.628|   60.91%|   0:00:00.0| 2112.4M|    VView1|  reg2reg| reg_out_reg[118]/D  |
[02/25 14:16:28    759s] |  -0.507|   -0.507| -15.592|  -15.592|   60.92%|   0:00:01.0| 2112.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:16:28    760s] |  -0.494|   -0.494| -15.081|  -15.081|   60.92%|   0:00:00.0| 2112.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:16:29    760s] |  -0.487|   -0.487| -14.757|  -14.757|   60.91%|   0:00:01.0| 2112.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:16:29    761s] |  -0.474|   -0.474| -14.673|  -14.673|   60.91%|   0:00:00.0| 2112.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:16:30    761s] |  -0.459|   -0.459| -14.335|  -14.335|   60.91%|   0:00:01.0| 2112.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:16:30    762s] |  -0.451|   -0.451| -14.252|  -14.252|   60.92%|   0:00:00.0| 2112.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:16:31    762s] |  -0.441|   -0.441| -14.073|  -14.073|   60.93%|   0:00:01.0| 2112.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:16:31    763s] |  -0.434|   -0.434| -13.918|  -13.918|   60.94%|   0:00:00.0| 2112.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:16:34    766s] |  -0.430|   -0.430| -13.752|  -13.752|   60.94%|   0:00:03.0| 2112.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:16:35    767s] |  -0.427|   -0.427| -13.661|  -13.661|   60.95%|   0:00:01.0| 2112.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:16:36    768s] |  -0.426|   -0.426| -13.631|  -13.631|   60.95%|   0:00:01.0| 2112.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:16:38    769s] |  -0.425|   -0.425| -13.525|  -13.525|   60.97%|   0:00:02.0| 2112.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:16:40    772s] |  -0.423|   -0.423| -13.523|  -13.523|   60.99%|   0:00:02.0| 2112.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:16:41    773s] |  -0.419|   -0.419| -13.280|  -13.280|   61.00%|   0:00:01.0| 2112.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:16:46    778s] |  -0.413|   -0.413| -13.092|  -13.092|   61.07%|   0:00:05.0| 2113.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:16:47    778s] |  -0.406|   -0.406| -12.727|  -12.727|   61.07%|   0:00:01.0| 2113.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:16:48    779s] |  -0.396|   -0.396| -12.627|  -12.627|   61.08%|   0:00:01.0| 2113.4M|    VView1|  reg2reg| reg_out_reg[121]/D  |
[02/25 14:16:48    780s] |  -0.393|   -0.393| -12.568|  -12.568|   61.09%|   0:00:00.0| 2113.4M|    VView1|  reg2reg| reg_out_reg[109]/D  |
[02/25 14:16:48    780s] |  -0.388|   -0.388| -12.503|  -12.503|   61.10%|   0:00:00.0| 2113.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:16:49    781s] |  -0.380|   -0.380| -12.255|  -12.255|   61.10%|   0:00:01.0| 2113.4M|    VView1|  reg2reg| reg_out_reg[122]/D  |
[02/25 14:16:49    781s] |  -0.370|   -0.370| -11.949|  -11.949|   61.12%|   0:00:00.0| 2113.4M|    VView1|  reg2reg| reg_out_reg[109]/D  |
[02/25 14:16:50    781s] |  -0.356|   -0.356| -11.891|  -11.891|   61.13%|   0:00:01.0| 2113.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:16:50    782s] |  -0.348|   -0.348| -11.792|  -11.792|   61.14%|   0:00:00.0| 2113.4M|    VView1|  reg2reg| reg_out_reg[122]/D  |
[02/25 14:16:51    782s] |  -0.342|   -0.342| -11.481|  -11.481|   61.14%|   0:00:01.0| 2113.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:16:51    783s] |  -0.321|   -0.321| -10.839|  -10.839|   61.15%|   0:00:00.0| 2113.4M|    VView1|  reg2reg| reg_out_reg[108]/D  |
[02/25 14:16:51    783s] |  -0.308|   -0.308| -10.695|  -10.695|   61.15%|   0:00:00.0| 2113.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:16:52    784s] |  -0.302|   -0.302| -10.550|  -10.550|   61.17%|   0:00:01.0| 2113.4M|    VView1|  reg2reg| reg_out_reg[122]/D  |
[02/25 14:16:52    784s] |  -0.294|   -0.294| -10.351|  -10.351|   61.17%|   0:00:00.0| 2113.4M|    VView1|  reg2reg| reg_out_reg[122]/D  |
[02/25 14:16:53    785s] |  -0.292|   -0.292| -10.275|  -10.275|   61.18%|   0:00:01.0| 2113.4M|    VView1|  reg2reg| reg_out_reg[119]/D  |
[02/25 14:16:53    785s] |  -0.291|   -0.291| -10.217|  -10.217|   61.19%|   0:00:00.0| 2113.4M|    VView1|  reg2reg| reg_out_reg[119]/D  |
[02/25 14:16:54    786s] |  -0.281|   -0.281| -10.043|  -10.043|   61.20%|   0:00:01.0| 2113.4M|    VView1|  reg2reg| reg_out_reg[96]/D   |
[02/25 14:16:54    786s] |  -0.272|   -0.272|  -9.907|   -9.907|   61.22%|   0:00:00.0| 2113.4M|    VView1|  reg2reg| reg_out_reg[108]/D  |
[02/25 14:16:55    786s] |  -0.266|   -0.266|  -9.860|   -9.860|   61.22%|   0:00:01.0| 2113.4M|    VView1|  reg2reg| reg_out_reg[118]/D  |
[02/25 14:16:55    787s] |  -0.264|   -0.264|  -9.734|   -9.734|   61.23%|   0:00:00.0| 2113.4M|    VView1|  reg2reg| reg_out_reg[118]/D  |
[02/25 14:16:56    787s] |  -0.259|   -0.259|  -9.630|   -9.630|   61.24%|   0:00:01.0| 2113.4M|    VView1|  reg2reg| reg_out_reg[122]/D  |
[02/25 14:16:56    788s] |  -0.258|   -0.258|  -9.548|   -9.548|   61.25%|   0:00:00.0| 2113.4M|    VView1|  reg2reg| reg_out_reg[108]/D  |
[02/25 14:16:57    788s] |  -0.251|   -0.251|  -9.486|   -9.486|   61.27%|   0:00:01.0| 2113.4M|    VView1|  reg2reg| reg_out_reg[122]/D  |
[02/25 14:16:57    789s] |  -0.244|   -0.244|  -9.279|   -9.279|   61.31%|   0:00:00.0| 2113.4M|    VView1|  reg2reg| reg_out_reg[125]/D  |
[02/25 14:17:10    802s] |  -0.240|   -0.240|  -9.111|   -9.111|   61.32%|   0:00:13.0| 2113.4M|    VView1|  reg2reg| reg_out_reg[125]/D  |
[02/25 14:17:11    803s] |  -0.240|   -0.240|  -9.067|   -9.067|   61.33%|   0:00:01.0| 2113.4M|    VView1|  reg2reg| reg_out_reg[125]/D  |
[02/25 14:17:11    803s] |  -0.240|   -0.240|  -9.066|   -9.066|   61.33%|   0:00:00.0| 2113.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:17:12    804s] |  -0.234|   -0.234|  -9.092|   -9.092|   61.34%|   0:00:01.0| 2113.4M|    VView1|  reg2reg| reg_out_reg[121]/D  |
[02/25 14:17:13    805s] |  -0.230|   -0.230|  -9.009|   -9.009|   61.40%|   0:00:01.0| 2113.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:17:14    806s] |  -0.227|   -0.227|  -8.924|   -8.924|   61.42%|   0:00:01.0| 2114.4M|    VView1|  reg2reg| reg_out_reg[122]/D  |
[02/25 14:17:25    817s] |  -0.221|   -0.221|  -8.759|   -8.759|   61.47%|   0:00:11.0| 2115.4M|    VView1|  reg2reg| reg_out_reg[122]/D  |
[02/25 14:17:28    820s] |  -0.218|   -0.218|  -8.576|   -8.576|   61.50%|   0:00:03.0| 2115.4M|    VView1|  reg2reg| reg_out_reg[124]/D  |
[02/25 14:17:29    821s] |  -0.213|   -0.213|  -8.447|   -8.447|   61.52%|   0:00:01.0| 2115.4M|    VView1|  reg2reg| reg_out_reg[122]/D  |
[02/25 14:17:30    822s] |  -0.210|   -0.210|  -8.380|   -8.380|   61.55%|   0:00:01.0| 2115.4M|    VView1|  reg2reg| reg_out_reg[124]/D  |
[02/25 14:17:33    825s] |  -0.206|   -0.206|  -8.179|   -8.179|   61.58%|   0:00:03.0| 2115.4M|    VView1|  reg2reg| reg_out_reg[122]/D  |
[02/25 14:17:34    826s] |  -0.205|   -0.205|  -8.143|   -8.143|   61.60%|   0:00:01.0| 2115.4M|    VView1|  reg2reg| reg_out_reg[120]/D  |
[02/25 14:17:37    828s] |  -0.200|   -0.200|  -8.067|   -8.067|   61.62%|   0:00:03.0| 2115.4M|    VView1|  reg2reg| reg_out_reg[120]/D  |
[02/25 14:17:39    831s] |  -0.197|   -0.197|  -7.846|   -7.846|   61.65%|   0:00:02.0| 2115.4M|    VView1|  reg2reg| reg_out_reg[126]/D  |
[02/25 14:17:41    833s] |  -0.196|   -0.196|  -7.703|   -7.703|   61.66%|   0:00:02.0| 2115.4M|    VView1|  reg2reg| reg_out_reg[120]/D  |
[02/25 14:17:50    842s] |  -0.192|   -0.192|  -7.665|   -7.665|   61.73%|   0:00:09.0| 2115.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:17:54    845s] |  -0.187|   -0.187|  -7.510|   -7.510|   61.75%|   0:00:04.0| 2115.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:17:58    850s] |  -0.184|   -0.184|  -7.315|   -7.315|   61.80%|   0:00:04.0| 2116.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:18:01    853s] |  -0.181|   -0.181|  -7.160|   -7.160|   61.80%|   0:00:03.0| 2116.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:18:06    858s] |  -0.179|   -0.179|  -7.071|   -7.071|   61.82%|   0:00:05.0| 2116.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:18:09    861s] |  -0.176|   -0.176|  -6.922|   -6.922|   61.87%|   0:00:03.0| 2117.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:18:12    864s] |  -0.169|   -0.169|  -6.641|   -6.641|   61.89%|   0:00:03.0| 2117.4M|    VView1|  reg2reg| reg_out_reg[120]/D  |
[02/25 14:18:26    877s] |  -0.162|   -0.162|  -6.382|   -6.382|   61.94%|   0:00:14.0| 2118.4M|    VView1|  reg2reg| reg_out_reg[123]/D  |
[02/25 14:18:29    881s] |  -0.159|   -0.159|  -6.253|   -6.253|   61.99%|   0:00:03.0| 2119.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:18:42    893s] |  -0.158|   -0.158|  -6.217|   -6.217|   62.09%|   0:00:13.0| 2119.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:18:44    896s] |  -0.155|   -0.155|  -6.112|   -6.112|   62.15%|   0:00:02.0| 2119.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:18:51    903s] |  -0.154|   -0.154|  -5.992|   -5.992|   62.16%|   0:00:07.0| 2119.4M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:18:54    906s] |  -0.153|   -0.153|  -5.966|   -5.966|   62.16%|   0:00:03.0| 2138.5M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:18:56    908s] |  -0.152|   -0.152|  -5.959|   -5.959|   62.17%|   0:00:02.0| 2138.5M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:19:06    918s] |  -0.151|   -0.151|  -5.927|   -5.927|   62.18%|   0:00:10.0| 2138.5M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:19:07    919s] |  -0.149|   -0.149|  -5.741|   -5.741|   62.20%|   0:00:01.0| 2138.5M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:19:09    921s] |  -0.149|   -0.149|  -5.737|   -5.737|   62.21%|   0:00:02.0| 2138.5M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:19:10    922s] |  -0.148|   -0.148|  -5.767|   -5.767|   62.21%|   0:00:01.0| 2138.5M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:19:18    930s] |  -0.149|   -0.149|  -5.632|   -5.632|   62.25%|   0:00:08.0| 2138.5M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:19:22    933s] |  -0.148|   -0.148|  -5.583|   -5.583|   62.28%|   0:00:04.0| 2138.5M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:19:24    936s] |  -0.148|   -0.148|  -5.511|   -5.511|   62.31%|   0:00:02.0| 2138.5M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:19:26    938s] |  -0.148|   -0.148|  -5.500|   -5.500|   62.32%|   0:00:02.0| 2138.5M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:20:12    984s] |  -0.148|   -0.148|  -5.486|   -5.486|   62.56%|   0:00:46.0| 2138.5M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:20:13    985s] |  -0.148|   -0.148|  -5.474|   -5.474|   62.65%|   0:00:01.0| 2138.5M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:20:13    985s] |  -0.148|   -0.148|  -5.474|   -5.474|   62.65%|   0:00:00.0| 2138.5M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:20:13    985s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------+
[02/25 14:20:13    985s] 
[02/25 14:20:13    985s] *** Finish Core Optimize Step (cpu=0:07:06 real=0:07:06 mem=2138.5M) ***
[02/25 14:20:13    985s] 
[02/25 14:20:13    985s] *** Finished Optimize Step Cumulative (cpu=0:07:06 real=0:07:06 mem=2138.5M) ***
[02/25 14:20:13    985s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 6.361| 0.000|
|reg2reg   |-0.148|-5.474|
|HEPG      |-0.148|-5.474|
|All Paths |-0.148|-5.474|
+----------+------+------+

[02/25 14:20:13    985s] ** GigaOpt Optimizer WNS Slack -0.148 TNS Slack -5.474 Density 62.65
[02/25 14:20:13    985s] Placement Snapshot: Density distribution:
[02/25 14:20:13    985s] [1.00 -  +++]: 66 (19.30%)
[02/25 14:20:13    985s] [0.95 - 1.00]: 6 (1.75%)
[02/25 14:20:13    985s] [0.90 - 0.95]: 9 (2.63%)
[02/25 14:20:13    985s] [0.85 - 0.90]: 4 (1.17%)
[02/25 14:20:13    985s] [0.80 - 0.85]: 1 (0.29%)
[02/25 14:20:13    985s] [0.75 - 0.80]: 2 (0.58%)
[02/25 14:20:13    985s] [0.70 - 0.75]: 3 (0.88%)
[02/25 14:20:13    985s] [0.65 - 0.70]: 6 (1.75%)
[02/25 14:20:13    985s] [0.60 - 0.65]: 6 (1.75%)
[02/25 14:20:13    985s] [0.55 - 0.60]: 9 (2.63%)
[02/25 14:20:13    985s] [0.50 - 0.55]: 11 (3.22%)
[02/25 14:20:13    985s] [0.45 - 0.50]: 4 (1.17%)
[02/25 14:20:13    985s] [0.40 - 0.45]: 8 (2.34%)
[02/25 14:20:13    985s] [0.35 - 0.40]: 40 (11.70%)
[02/25 14:20:13    985s] [0.30 - 0.35]: 57 (16.67%)
[02/25 14:20:13    985s] [0.25 - 0.30]: 13 (3.80%)
[02/25 14:20:13    985s] [0.20 - 0.25]: 7 (2.05%)
[02/25 14:20:13    985s] [0.15 - 0.20]: 12 (3.51%)
[02/25 14:20:13    985s] [0.10 - 0.15]: 9 (2.63%)
[02/25 14:20:13    985s] [0.05 - 0.10]: 3 (0.88%)
[02/25 14:20:13    985s] [0.00 - 0.05]: 66 (19.30%)
[02/25 14:20:13    985s] Begin: Area Reclaim Optimization
[02/25 14:20:13    985s] *** AreaOpt #2 [begin] (WnsOpt #1 / place_opt_design #1) : totSession cpu/real = 0:16:25.6/0:45:55.7 (0.4), mem = 2138.5M
[02/25 14:20:13    985s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2138.5M, EPOCH TIME: 1677363613.703236
[02/25 14:20:13    985s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2138.5M, EPOCH TIME: 1677363613.703799
[02/25 14:20:13    985s] Reclaim Optimization WNS Slack -0.148  TNS Slack -5.474 Density 62.65
[02/25 14:20:13    985s] +---------+---------+--------+--------+------------+--------+
[02/25 14:20:13    985s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/25 14:20:13    985s] +---------+---------+--------+--------+------------+--------+
[02/25 14:20:13    985s] |   62.65%|        -|  -0.148|  -5.474|   0:00:00.0| 2138.5M|
[02/25 14:20:13    985s] #optDebug: <stH: 1.4000 MiSeL: 25.9160>
[02/25 14:20:15    987s] |   62.63%|       21|  -0.148|  -5.474|   0:00:02.0| 2138.5M|
[02/25 14:20:18    990s] |   62.42%|      236|  -0.147|  -5.443|   0:00:03.0| 2138.5M|
[02/25 14:20:19    991s] |   62.42%|        0|  -0.147|  -5.443|   0:00:01.0| 2138.5M|
[02/25 14:20:19    991s] #optDebug: <stH: 1.4000 MiSeL: 25.9160>
[02/25 14:20:19    991s] +---------+---------+--------+--------+------------+--------+
[02/25 14:20:19    991s] Reclaim Optimization End WNS Slack -0.147  TNS Slack -5.443 Density 62.42
[02/25 14:20:19    991s] 
[02/25 14:20:19    991s] ** Summary: Restruct = 0 Buffer Deletion = 11 Declone = 10 Resize = 224 **
[02/25 14:20:19    991s] --------------------------------------------------------------
[02/25 14:20:19    991s] |                                   | Total     | Sequential |
[02/25 14:20:19    991s] --------------------------------------------------------------
[02/25 14:20:19    991s] | Num insts resized                 |     224  |       1    |
[02/25 14:20:19    991s] | Num insts undone                  |      12  |       0    |
[02/25 14:20:19    991s] | Num insts Downsized               |     224  |       1    |
[02/25 14:20:19    991s] | Num insts Samesized               |       0  |       0    |
[02/25 14:20:19    991s] | Num insts Upsized                 |       0  |       0    |
[02/25 14:20:19    991s] | Num multiple commits+uncommits    |       0  |       -    |
[02/25 14:20:19    991s] --------------------------------------------------------------
[02/25 14:20:19    991s] Bottom Preferred Layer:
[02/25 14:20:19    991s] +---------------+------------+----------+
[02/25 14:20:19    991s] |     Layer     |   OPT_LA   |   Rule   |
[02/25 14:20:19    991s] +---------------+------------+----------+
[02/25 14:20:19    991s] | metal4 (z=4)  |         33 | default  |
[02/25 14:20:19    991s] +---------------+------------+----------+
[02/25 14:20:19    991s] Via Pillar Rule:
[02/25 14:20:19    991s]     None
[02/25 14:20:19    991s] 
[02/25 14:20:19    991s] Number of times islegalLocAvaiable called = 347 skipped = 0, called in commitmove = 236, skipped in commitmove = 0
[02/25 14:20:19    991s] End: Core Area Reclaim Optimization (cpu = 0:00:05.6) (real = 0:00:06.0) **
[02/25 14:20:19    991s] *** AreaOpt #2 [finish] (WnsOpt #1 / place_opt_design #1) : cpu/real = 0:00:05.6/0:00:05.6 (1.0), totSession cpu/real = 0:16:31.2/0:46:01.3 (0.4), mem = 2138.5M
[02/25 14:20:19    991s] 
[02/25 14:20:19    991s] =============================================================================================
[02/25 14:20:19    991s]  Step TAT Report : AreaOpt #2 / WnsOpt #1 / place_opt_design #1                 21.15-s110_1
[02/25 14:20:19    991s] =============================================================================================
[02/25 14:20:19    991s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:20:19    991s] ---------------------------------------------------------------------------------------------
[02/25 14:20:19    991s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.1    1.0
[02/25 14:20:19    991s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:20:19    991s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.0    1.0
[02/25 14:20:19    991s] [ OptimizationStep       ]      1   0:00:00.3  (   5.4 % )     0:00:05.4 /  0:00:05.4    1.0
[02/25 14:20:19    991s] [ OptSingleIteration     ]      3   0:00:00.4  (   7.6 % )     0:00:05.1 /  0:00:05.0    1.0
[02/25 14:20:19    991s] [ OptGetWeight           ]    573   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:20:19    991s] [ OptEval                ]    573   0:00:01.5  (  27.0 % )     0:00:01.5 /  0:00:01.5    1.0
[02/25 14:20:19    991s] [ OptCommit              ]    573   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    0.8
[02/25 14:20:19    991s] [ PostCommitDelayUpdate  ]    582   0:00:00.2  (   3.7 % )     0:00:02.1 /  0:00:02.0    1.0
[02/25 14:20:19    991s] [ IncrDelayCalc          ]    388   0:00:01.8  (  33.0 % )     0:00:01.8 /  0:00:01.8    1.0
[02/25 14:20:19    991s] [ IncrTimingUpdate       ]    121   0:00:00.8  (  14.9 % )     0:00:00.8 /  0:00:00.8    1.0
[02/25 14:20:19    991s] [ MISC                   ]          0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[02/25 14:20:19    991s] ---------------------------------------------------------------------------------------------
[02/25 14:20:19    991s]  AreaOpt #2 TOTAL                   0:00:05.6  ( 100.0 % )     0:00:05.6 /  0:00:05.6    1.0
[02/25 14:20:19    991s] ---------------------------------------------------------------------------------------------
[02/25 14:20:19    991s] 
[02/25 14:20:19    991s] End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=2119.48M, totSessionCpu=0:16:31).
[02/25 14:20:19    991s] Placement Snapshot: Density distribution:
[02/25 14:20:19    991s] [1.00 -  +++]: 66 (19.30%)
[02/25 14:20:19    991s] [0.95 - 1.00]: 6 (1.75%)
[02/25 14:20:19    991s] [0.90 - 0.95]: 9 (2.63%)
[02/25 14:20:19    991s] [0.85 - 0.90]: 4 (1.17%)
[02/25 14:20:19    991s] [0.80 - 0.85]: 1 (0.29%)
[02/25 14:20:19    991s] [0.75 - 0.80]: 2 (0.58%)
[02/25 14:20:19    991s] [0.70 - 0.75]: 3 (0.88%)
[02/25 14:20:19    991s] [0.65 - 0.70]: 6 (1.75%)
[02/25 14:20:19    991s] [0.60 - 0.65]: 6 (1.75%)
[02/25 14:20:19    991s] [0.55 - 0.60]: 9 (2.63%)
[02/25 14:20:19    991s] [0.50 - 0.55]: 11 (3.22%)
[02/25 14:20:19    991s] [0.45 - 0.50]: 5 (1.46%)
[02/25 14:20:19    991s] [0.40 - 0.45]: 7 (2.05%)
[02/25 14:20:19    991s] [0.35 - 0.40]: 40 (11.70%)
[02/25 14:20:19    991s] [0.30 - 0.35]: 57 (16.67%)
[02/25 14:20:19    991s] [0.25 - 0.30]: 14 (4.09%)
[02/25 14:20:19    991s] [0.20 - 0.25]: 7 (2.05%)
[02/25 14:20:19    991s] [0.15 - 0.20]: 12 (3.51%)
[02/25 14:20:19    991s] [0.10 - 0.15]: 8 (2.34%)
[02/25 14:20:19    991s] [0.05 - 0.10]: 6 (1.75%)
[02/25 14:20:19    991s] [0.00 - 0.05]: 63 (18.42%)
[02/25 14:20:19    991s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9687.1
[02/25 14:20:19    991s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2119.5M, EPOCH TIME: 1677363619.304226
[02/25 14:20:19    991s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:27855).
[02/25 14:20:19    991s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:20:19    991s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:20:19    991s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:20:19    991s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.076, MEM:2119.5M, EPOCH TIME: 1677363619.380255
[02/25 14:20:19    991s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2119.5M, EPOCH TIME: 1677363619.381152
[02/25 14:20:19    991s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2119.5M, EPOCH TIME: 1677363619.381477
[02/25 14:20:19    991s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2119.5M, EPOCH TIME: 1677363619.405249
[02/25 14:20:19    991s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:20:19    991s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:20:19    991s] 
[02/25 14:20:19    991s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:20:19    991s] OPERPROF:       Starting CMU at level 4, MEM:2119.5M, EPOCH TIME: 1677363619.417280
[02/25 14:20:19    991s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:2119.5M, EPOCH TIME: 1677363619.419756
[02/25 14:20:19    991s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:2119.5M, EPOCH TIME: 1677363619.423860
[02/25 14:20:19    991s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2119.5M, EPOCH TIME: 1677363619.424023
[02/25 14:20:19    991s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2119.5M, EPOCH TIME: 1677363619.424202
[02/25 14:20:19    991s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.048, MEM:2119.5M, EPOCH TIME: 1677363619.428999
[02/25 14:20:19    991s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.048, MEM:2119.5M, EPOCH TIME: 1677363619.429160
[02/25 14:20:19    991s] TDRefine: refinePlace mode is spiral
[02/25 14:20:19    991s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9687.3
[02/25 14:20:19    991s] OPERPROF: Starting RefinePlace at level 1, MEM:2119.5M, EPOCH TIME: 1677363619.429352
[02/25 14:20:19    991s] *** Starting refinePlace (0:16:31 mem=2119.5M) ***
[02/25 14:20:19    991s] Total net bbox length = 1.418e+05 (6.989e+04 7.186e+04) (ext = 5.378e+03)
[02/25 14:20:19    991s] 
[02/25 14:20:19    991s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:20:19    991s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/25 14:20:19    991s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:20:19    991s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:20:19    991s] 
[02/25 14:20:19    991s] Starting Small incrNP...
[02/25 14:20:19    991s] User Input Parameters:
[02/25 14:20:19    991s] - Congestion Driven    : Off
[02/25 14:20:19    991s] - Timing Driven        : Off
[02/25 14:20:19    991s] - Area-Violation Based : Off
[02/25 14:20:19    991s] - Start Rollback Level : -5
[02/25 14:20:19    991s] - Legalized            : On
[02/25 14:20:19    991s] - Window Based         : Off
[02/25 14:20:19    991s] - eDen incr mode       : Off
[02/25 14:20:19    991s] - Small incr mode      : On
[02/25 14:20:19    991s] 
[02/25 14:20:19    991s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2119.5M, EPOCH TIME: 1677363619.472832
[02/25 14:20:19    991s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2119.5M, EPOCH TIME: 1677363619.478199
[02/25 14:20:19    991s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.008, MEM:2119.5M, EPOCH TIME: 1677363619.486187
[02/25 14:20:19    991s] default core: bins with density > 0.750 = 29.92 % ( 108 / 361 )
[02/25 14:20:19    991s] Density distribution unevenness ratio = 27.088%
[02/25 14:20:19    991s] Density distribution unevenness ratio (U70) = 20.213%
[02/25 14:20:19    991s] Density distribution unevenness ratio (U80) = 14.755%
[02/25 14:20:19    991s] Density distribution unevenness ratio (U90) = 10.710%
[02/25 14:20:19    991s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.020, REAL:0.014, MEM:2119.5M, EPOCH TIME: 1677363619.486411
[02/25 14:20:19    991s] cost 1.850000, thresh 1.000000
[02/25 14:20:19    991s] OPERPROF:   Starting spMPad at level 2, MEM:2119.5M, EPOCH TIME: 1677363619.486938
[02/25 14:20:19    991s] OPERPROF:     Starting spContextMPad at level 3, MEM:2119.5M, EPOCH TIME: 1677363619.488922
[02/25 14:20:19    991s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2119.5M, EPOCH TIME: 1677363619.489079
[02/25 14:20:19    991s] MP Top (27855): mp=1.050. U=0.624.
[02/25 14:20:19    991s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.012, MEM:2119.5M, EPOCH TIME: 1677363619.498725
[02/25 14:20:19    991s] MPU (27855) 0.624 -> 0.655
[02/25 14:20:19    991s] incrNP th 1.000, 0.100
[02/25 14:20:19    991s] Legalizing MH Cells... 0 / 0 (level 100)
[02/25 14:20:19    991s] No instances found in the vector
[02/25 14:20:19    991s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2119.5M, DRC: 0)
[02/25 14:20:19    991s] 0 (out of 0) MH cells were successfully legalized.
[02/25 14:20:19    991s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[02/25 14:20:19    991s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2119.5M, EPOCH TIME: 1677363619.513824
[02/25 14:20:19    991s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2119.5M, EPOCH TIME: 1677363619.516923
[02/25 14:20:19    991s] no activity file in design. spp won't run.
[02/25 14:20:19    991s] [spp] 0
[02/25 14:20:19    991s] [adp] 0:1:1:3
[02/25 14:20:19    991s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.000, REAL:0.008, MEM:2119.5M, EPOCH TIME: 1677363619.525110
[02/25 14:20:19    991s] SP #FI/SF FL/PI 0/5513 22342/0
[02/25 14:20:19    991s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.020, REAL:0.016, MEM:2119.5M, EPOCH TIME: 1677363619.530261
[02/25 14:20:19    991s] NP #FI/FS/SF FL/PI: 5513/0/5513 22342/0
[02/25 14:20:19    991s] RPlace IncrNP: Rollback Lev = -3
[02/25 14:20:19    991s] OPERPROF:   Starting npPlace at level 2, MEM:2129.7M, EPOCH TIME: 1677363619.633995
[02/25 14:20:30   1002s] GP RA stats: MHOnly 0 nrInst 22342 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[02/25 14:20:33   1005s] OPERPROF:   Finished npPlace at level 2, CPU:13.940, REAL:13.853, MEM:2157.8M, EPOCH TIME: 1677363633.486883
[02/25 14:20:33   1005s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2157.8M, EPOCH TIME: 1677363633.578235
[02/25 14:20:33   1005s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2157.8M, EPOCH TIME: 1677363633.578508
[02/25 14:20:33   1005s] 
[02/25 14:20:33   1005s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2157.8M, EPOCH TIME: 1677363633.581681
[02/25 14:20:33   1005s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2157.8M, EPOCH TIME: 1677363633.587035
[02/25 14:20:33   1005s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.008, MEM:2157.8M, EPOCH TIME: 1677363633.594997
[02/25 14:20:33   1005s] default core: bins with density > 0.750 = 52.08 % ( 188 / 361 )
[02/25 14:20:33   1005s] Density distribution unevenness ratio = 20.002%
[02/25 14:20:33   1005s] Density distribution unevenness ratio (U70) = 11.496%
[02/25 14:20:33   1005s] Density distribution unevenness ratio (U80) = 2.617%
[02/25 14:20:33   1005s] Density distribution unevenness ratio (U90) = 0.000%
[02/25 14:20:33   1005s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.020, REAL:0.014, MEM:2157.8M, EPOCH TIME: 1677363633.595220
[02/25 14:20:33   1005s] RPlace postIncrNP: Density = 1.850000 -> 0.879730.
[02/25 14:20:33   1005s] RPlace postIncrNP Info: Density distribution changes:
[02/25 14:20:33   1005s] [1.10+      ] :	 43 (11.91%) -> 0 (0.00%)
[02/25 14:20:33   1005s] [1.05 - 1.10] :	 8 (2.22%) -> 0 (0.00%)
[02/25 14:20:33   1005s] [1.00 - 1.05] :	 8 (2.22%) -> 0 (0.00%)
[02/25 14:20:33   1005s] [0.95 - 1.00] :	 10 (2.77%) -> 0 (0.00%)
[02/25 14:20:33   1005s] [0.90 - 0.95] :	 5 (1.39%) -> 0 (0.00%)
[02/25 14:20:33   1005s] [0.85 - 0.90] :	 13 (3.60%) -> 35 (9.70%)
[02/25 14:20:33   1005s] [0.80 - 0.85] :	 9 (2.49%) -> 119 (32.96%)
[02/25 14:20:33   1005s] Move report: incrNP moves 22294 insts, mean move: 10.90 um, max move: 43.85 um 
[02/25 14:20:33   1005s] 	Max move on inst (FE_RC_14883_0): (238.36, 76.44) --> (264.01, 94.64)
[02/25 14:20:33   1005s] Finished incrNP (cpu=0:00:14.2, real=0:00:14.0, mem=2157.8M)
[02/25 14:20:33   1005s] End of Small incrNP (cpu=0:00:14.2, real=0:00:14.0)
[02/25 14:20:33   1005s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2157.8M, EPOCH TIME: 1677363633.598265
[02/25 14:20:33   1005s] Starting refinePlace ...
[02/25 14:20:33   1005s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:20:33   1005s] Rule aware DDP is turned off due to no Spiral.
[02/25 14:20:33   1005s] Rule aware DDP is turned off.
[02/25 14:20:33   1005s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:20:33   1005s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2157.8M, EPOCH TIME: 1677363633.671837
[02/25 14:20:33   1005s] DDP initSite1 nrRow 184 nrJob 184
[02/25 14:20:33   1005s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2157.8M, EPOCH TIME: 1677363633.672053
[02/25 14:20:33   1005s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.010, REAL:0.000, MEM:2157.8M, EPOCH TIME: 1677363633.672511
[02/25 14:20:33   1005s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2157.8M, EPOCH TIME: 1677363633.672706
[02/25 14:20:33   1005s] DDP markSite nrRow 184 nrJob 184
[02/25 14:20:33   1005s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2157.8M, EPOCH TIME: 1677363633.673554
[02/25 14:20:33   1005s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.010, REAL:0.002, MEM:2157.8M, EPOCH TIME: 1677363633.673714
[02/25 14:20:33   1005s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2157.8M, EPOCH TIME: 1677363633.681915
[02/25 14:20:33   1005s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2157.8M, EPOCH TIME: 1677363633.682076
[02/25 14:20:33   1005s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.010, REAL:0.005, MEM:2157.8M, EPOCH TIME: 1677363633.687059
[02/25 14:20:33   1005s] ** Cut row section cpu time 0:00:00.0.
[02/25 14:20:33   1005s]  ** Cut row section real time 0:00:00.0.
[02/25 14:20:33   1005s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.010, REAL:0.005, MEM:2157.8M, EPOCH TIME: 1677363633.687267
[02/25 14:20:34   1006s]   Spread Effort: high, pre-route mode, useDDP on.
[02/25 14:20:34   1006s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=2157.8MB) @(0:16:46 - 0:16:46).
[02/25 14:20:34   1006s] Move report: preRPlace moves 5998 insts, mean move: 0.36 um, max move: 4.70 um 
[02/25 14:20:34   1006s] 	Max move on inst (FE_RC_14888_0): (236.84, 147.84) --> (234.94, 145.04)
[02/25 14:20:34   1006s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[02/25 14:20:34   1006s] Move report: Detail placement moves 5998 insts, mean move: 0.36 um, max move: 4.70 um 
[02/25 14:20:34   1006s] 	Max move on inst (FE_RC_14888_0): (236.84, 147.84) --> (234.94, 145.04)
[02/25 14:20:34   1006s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2157.8MB
[02/25 14:20:34   1006s] Statistics of distance of Instance movement in refine placement:
[02/25 14:20:34   1006s]   maximum (X+Y) =        43.85 um
[02/25 14:20:34   1006s]   inst (FE_RC_14883_0) with max move: (238.36, 76.44) -> (264.01, 94.64)
[02/25 14:20:34   1006s]   mean    (X+Y) =        10.61 um
[02/25 14:20:34   1006s] Total instances flipped for legalization: 23
[02/25 14:20:34   1006s] Summary Report:
[02/25 14:20:34   1006s] Instances move: 22978 (out of 27855 movable)
[02/25 14:20:34   1006s] Instances flipped: 23
[02/25 14:20:34   1006s] Mean displacement: 10.61 um
[02/25 14:20:34   1006s] Max displacement: 43.85 um (Instance: FE_RC_14883_0) (238.36, 76.44) -> (264.01, 94.64)
[02/25 14:20:34   1006s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X2
[02/25 14:20:34   1006s] Total instances moved : 22978
[02/25 14:20:34   1006s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.570, REAL:0.565, MEM:2157.8M, EPOCH TIME: 1677363634.163345
[02/25 14:20:34   1006s] Total net bbox length = 1.479e+05 (7.779e+04 7.009e+04) (ext = 4.615e+03)
[02/25 14:20:34   1006s] Runtime: CPU: 0:00:14.8 REAL: 0:00:15.0 MEM: 2157.8MB
[02/25 14:20:34   1006s] [CPU] RefinePlace/total (cpu=0:00:14.8, real=0:00:15.0, mem=2157.8MB) @(0:16:31 - 0:16:46).
[02/25 14:20:34   1006s] *** Finished refinePlace (0:16:46 mem=2157.8M) ***
[02/25 14:20:34   1006s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9687.3
[02/25 14:20:34   1006s] OPERPROF: Finished RefinePlace at level 1, CPU:14.830, REAL:14.746, MEM:2157.8M, EPOCH TIME: 1677363634.175796
[02/25 14:20:34   1006s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2157.8M, EPOCH TIME: 1677363634.443258
[02/25 14:20:34   1006s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:20:34   1006s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:20:34   1006s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:20:34   1006s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:20:34   1006s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.055, MEM:2127.8M, EPOCH TIME: 1677363634.498397
[02/25 14:20:34   1006s] *** maximum move = 43.85 um ***
[02/25 14:20:34   1006s] *** Finished re-routing un-routed nets (2127.8M) ***
[02/25 14:20:39   1011s] OPERPROF: Starting DPlace-Init at level 1, MEM:2127.8M, EPOCH TIME: 1677363639.655066
[02/25 14:20:39   1011s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2127.8M, EPOCH TIME: 1677363639.680318
[02/25 14:20:39   1011s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:20:39   1011s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:20:39   1011s] 
[02/25 14:20:39   1011s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:20:39   1011s] OPERPROF:     Starting CMU at level 3, MEM:2127.8M, EPOCH TIME: 1677363639.692041
[02/25 14:20:39   1011s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2127.8M, EPOCH TIME: 1677363639.694387
[02/25 14:20:39   1011s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2127.8M, EPOCH TIME: 1677363639.698248
[02/25 14:20:39   1011s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2127.8M, EPOCH TIME: 1677363639.698408
[02/25 14:20:39   1011s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2127.8M, EPOCH TIME: 1677363639.698598
[02/25 14:20:39   1011s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2127.8M, EPOCH TIME: 1677363639.703463
[02/25 14:20:39   1011s] 
[02/25 14:20:39   1011s] *** Finish Physical Update (cpu=0:00:20.7 real=0:00:20.0 mem=2127.8M) ***
[02/25 14:20:39   1011s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9687.1
[02/25 14:20:40   1012s] ** GigaOpt Optimizer WNS Slack -0.165 TNS Slack -6.413 Density 62.42
[02/25 14:20:40   1012s] Skipped Place ECO bump recovery (WNS opt)
[02/25 14:20:40   1012s] Optimizer WNS Pass 1
[02/25 14:20:40   1012s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 6.361| 0.000|
|reg2reg   |-0.165|-6.413|
|HEPG      |-0.165|-6.413|
|All Paths |-0.165|-6.413|
+----------+------+------+

[02/25 14:20:40   1012s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2127.8M, EPOCH TIME: 1677363640.374300
[02/25 14:20:40   1012s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2127.8M, EPOCH TIME: 1677363640.374857
[02/25 14:20:40   1012s] Active Path Group: reg2reg  
[02/25 14:20:40   1012s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------+
[02/25 14:20:40   1012s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[02/25 14:20:40   1012s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------+
[02/25 14:20:40   1012s] |  -0.165|   -0.165|  -6.413|   -6.413|   62.42%|   0:00:00.0| 2127.8M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:20:43   1015s] |  -0.151|   -0.151|  -5.759|   -5.759|   62.59%|   0:00:03.0| 2129.3M|    VView1|  reg2reg| reg_out_reg[127]/D  |
[02/25 14:20:44   1016s] |  -0.151|   -0.151|  -5.723|   -5.723|   62.63%|   0:00:01.0| 2130.8M|    VView1|  reg2reg| reg_out_reg[121]/D  |
[02/25 14:20:44   1016s] |  -0.146|   -0.146|  -5.492|   -5.492|   62.64%|   0:00:00.0| 2130.8M|    VView1|  reg2reg| reg_out_reg[121]/D  |
[02/25 14:20:45   1017s] |  -0.144|   -0.144|  -5.415|   -5.415|   62.71%|   0:00:01.0| 2150.9M|    VView1|  reg2reg| reg_out_reg[121]/D  |
[02/25 14:20:45   1017s] |  -0.137|   -0.137|  -5.055|   -5.055|   62.74%|   0:00:00.0| 2150.9M|    VView1|  reg2reg| reg_out_reg[121]/D  |
[02/25 14:20:46   1018s] |  -0.131|   -0.131|  -4.730|   -4.730|   62.91%|   0:00:01.0| 2170.0M|    VView1|  reg2reg| reg_out_reg[122]/D  |
[02/25 14:20:47   1019s] |  -0.126|   -0.126|  -4.502|   -4.502|   63.00%|   0:00:01.0| 2170.0M|    VView1|  reg2reg| reg_out_reg[122]/D  |
[02/25 14:20:48   1020s] |  -0.122|   -0.122|  -4.288|   -4.288|   63.13%|   0:00:01.0| 2170.0M|    VView1|  reg2reg| reg_out_reg[122]/D  |
[02/25 14:20:48   1020s] |  -0.116|   -0.116|  -4.038|   -4.038|   63.17%|   0:00:00.0| 2170.0M|    VView1|  reg2reg| reg_out_reg[122]/D  |
[02/25 14:20:49   1021s] |  -0.114|   -0.114|  -3.929|   -3.929|   63.30%|   0:00:01.0| 2170.0M|    VView1|  reg2reg| reg_out_reg[121]/D  |
[02/25 14:20:49   1021s] |  -0.109|   -0.109|  -3.713|   -3.713|   63.34%|   0:00:00.0| 2170.0M|    VView1|  reg2reg| reg_out_reg[121]/D  |
[02/25 14:20:50   1022s] |  -0.104|   -0.104|  -3.496|   -3.496|   63.40%|   0:00:01.0| 2170.0M|    VView1|  reg2reg| reg_out_reg[121]/D  |
[02/25 14:20:51   1023s] |  -0.098|   -0.098|  -3.235|   -3.235|   63.53%|   0:00:01.0| 2170.0M|    VView1|  reg2reg| reg_out_reg[121]/D  |
[02/25 14:20:52   1024s] |  -0.093|   -0.093|  -3.013|   -3.013|   63.63%|   0:00:01.0| 2170.0M|    VView1|  reg2reg| reg_out_reg[122]/D  |
[02/25 14:20:53   1025s] |  -0.086|   -0.086|  -2.720|   -2.720|   63.69%|   0:00:01.0| 2170.0M|    VView1|  reg2reg| reg_out_reg[122]/D  |
[02/25 14:20:54   1026s] |  -0.080|   -0.080|  -2.470|   -2.470|   63.99%|   0:00:01.0| 2170.0M|    VView1|  reg2reg| reg_out_reg[122]/D  |
[02/25 14:20:55   1027s] |  -0.075|   -0.075|  -2.251|   -2.251|   64.04%|   0:00:01.0| 2170.0M|    VView1|  reg2reg| reg_out_reg[121]/D  |
[02/25 14:20:56   1028s] |  -0.072|   -0.072|  -2.004|   -2.004|   64.23%|   0:00:01.0| 2170.0M|    VView1|  reg2reg| reg_out_reg[122]/D  |
[02/25 14:20:56   1028s] |  -0.066|   -0.066|  -1.866|   -1.866|   64.27%|   0:00:00.0| 2170.0M|    VView1|  reg2reg| reg_out_reg[122]/D  |
[02/25 14:20:57   1029s] |  -0.064|   -0.064|  -1.756|   -1.756|   64.50%|   0:00:01.0| 2170.0M|    VView1|  reg2reg| reg_out_reg[121]/D  |
[02/25 14:20:57   1029s] |  -0.057|   -0.057|  -1.514|   -1.514|   64.54%|   0:00:00.0| 2170.0M|    VView1|  reg2reg| reg_out_reg[121]/D  |
[02/25 14:20:58   1030s] |  -0.051|   -0.051|  -1.221|   -1.221|   64.63%|   0:00:01.0| 2170.0M|    VView1|  reg2reg| reg_out_reg[122]/D  |
[02/25 14:20:59   1031s] |  -0.044|   -0.044|  -1.022|   -1.022|   64.75%|   0:00:01.0| 2170.0M|    VView1|  reg2reg| reg_out_reg[121]/D  |
[02/25 14:20:59   1031s] |  -0.038|   -0.038|  -0.836|   -0.836|   64.83%|   0:00:00.0| 2170.0M|    VView1|  reg2reg| reg_out_reg[121]/D  |
[02/25 14:21:00   1032s] |  -0.035|   -0.035|  -0.647|   -0.647|   64.93%|   0:00:01.0| 2170.0M|    VView1|  reg2reg| reg_out_reg[122]/D  |
[02/25 14:21:00   1032s] |  -0.029|   -0.029|  -0.507|   -0.507|   64.98%|   0:00:00.0| 2170.0M|    VView1|  reg2reg| reg_out_reg[122]/D  |
[02/25 14:21:01   1033s] |  -0.025|   -0.025|  -0.369|   -0.369|   65.16%|   0:00:01.0| 2170.0M|    VView1|  reg2reg| reg_out_reg[121]/D  |
[02/25 14:21:02   1034s] |  -0.022|   -0.022|  -0.289|   -0.289|   65.31%|   0:00:01.0| 2170.0M|    VView1|  reg2reg| reg_out_reg[121]/D  |
[02/25 14:21:02   1034s] |  -0.018|   -0.018|  -0.190|   -0.190|   65.33%|   0:00:00.0| 2170.0M|    VView1|  reg2reg| reg_out_reg[121]/D  |
[02/25 14:21:03   1035s] |  -0.011|   -0.011|  -0.096|   -0.096|   65.44%|   0:00:01.0| 2170.0M|    VView1|  reg2reg| reg_out_reg[121]/D  |
[02/25 14:21:04   1036s] |  -0.006|   -0.006|  -0.030|   -0.030|   65.55%|   0:00:01.0| 2170.0M|    VView1|  reg2reg| reg_out_reg[121]/D  |
[02/25 14:21:04   1036s] |  -0.001|   -0.001|  -0.001|   -0.001|   65.64%|   0:00:00.0| 2170.0M|    VView1|  reg2reg| reg_out_reg[121]/D  |
[02/25 14:21:06   1038s] |   0.007|    0.007|   0.000|    0.000|   65.89%|   0:00:02.0| 2170.0M|    VView1|  reg2reg| reg_out_reg[121]/D  |
[02/25 14:21:06   1038s] |   0.012|    0.012|   0.000|    0.000|   65.99%|   0:00:00.0| 2170.0M|    VView1|  reg2reg| reg_out_reg[121]/D  |
[02/25 14:21:06   1038s] |   0.012|    0.012|   0.000|    0.000|   65.99%|   0:00:00.0| 2170.0M|    VView1|  reg2reg| reg_out_reg[121]/D  |
[02/25 14:21:06   1038s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------+
[02/25 14:21:06   1038s] 
[02/25 14:21:06   1038s] *** Finish Core Optimize Step (cpu=0:00:26.2 real=0:00:26.0 mem=2170.0M) ***
[02/25 14:21:06   1038s] 
[02/25 14:21:06   1038s] *** Finished Optimize Step Cumulative (cpu=0:00:26.3 real=0:00:26.0 mem=2170.0M) ***
[02/25 14:21:06   1038s] OptDebug: End of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |6.361|0.000|
|reg2reg   |0.012|0.000|
|HEPG      |0.012|0.000|
|All Paths |0.012|0.000|
+----------+-----+-----+

[02/25 14:21:06   1038s] ** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 65.99
[02/25 14:21:06   1038s] Placement Snapshot: Density distribution:
[02/25 14:21:06   1038s] [1.00 -  +++]: 47 (13.74%)
[02/25 14:21:06   1038s] [0.95 - 1.00]: 8 (2.34%)
[02/25 14:21:06   1038s] [0.90 - 0.95]: 5 (1.46%)
[02/25 14:21:06   1038s] [0.85 - 0.90]: 1 (0.29%)
[02/25 14:21:06   1038s] [0.80 - 0.85]: 1 (0.29%)
[02/25 14:21:06   1038s] [0.75 - 0.80]: 2 (0.58%)
[02/25 14:21:06   1038s] [0.70 - 0.75]: 2 (0.58%)
[02/25 14:21:06   1038s] [0.65 - 0.70]: 1 (0.29%)
[02/25 14:21:06   1038s] [0.60 - 0.65]: 4 (1.17%)
[02/25 14:21:06   1038s] [0.55 - 0.60]: 7 (2.05%)
[02/25 14:21:06   1038s] [0.50 - 0.55]: 6 (1.75%)
[02/25 14:21:06   1038s] [0.45 - 0.50]: 7 (2.05%)
[02/25 14:21:06   1038s] [0.40 - 0.45]: 4 (1.17%)
[02/25 14:21:06   1038s] [0.35 - 0.40]: 18 (5.26%)
[02/25 14:21:06   1038s] [0.30 - 0.35]: 35 (10.23%)
[02/25 14:21:06   1038s] [0.25 - 0.30]: 27 (7.89%)
[02/25 14:21:06   1038s] [0.20 - 0.25]: 51 (14.91%)
[02/25 14:21:06   1038s] [0.15 - 0.20]: 39 (11.40%)
[02/25 14:21:06   1038s] [0.10 - 0.15]: 38 (11.11%)
[02/25 14:21:06   1038s] [0.05 - 0.10]: 14 (4.09%)
[02/25 14:21:06   1038s] [0.00 - 0.05]: 25 (7.31%)
[02/25 14:21:06   1038s] Begin: Area Reclaim Optimization
[02/25 14:21:06   1038s] *** AreaOpt #3 [begin] (WnsOpt #1 / place_opt_design #1) : totSession cpu/real = 0:17:18.9/0:46:48.8 (0.4), mem = 2170.0M
[02/25 14:21:06   1038s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2170.0M, EPOCH TIME: 1677363666.881706
[02/25 14:21:06   1038s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2170.0M, EPOCH TIME: 1677363666.882351
[02/25 14:21:07   1039s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 65.99
[02/25 14:21:07   1039s] +---------+---------+--------+--------+------------+--------+
[02/25 14:21:07   1039s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/25 14:21:07   1039s] +---------+---------+--------+--------+------------+--------+
[02/25 14:21:07   1039s] |   65.99%|        -|   0.000|   0.000|   0:00:00.0| 2170.0M|
[02/25 14:21:07   1039s] #optDebug: <stH: 1.4000 MiSeL: 25.9160>
[02/25 14:21:12   1044s] |   64.61%|      788|   0.000|   0.000|   0:00:05.0| 2170.0M|
[02/25 14:21:15   1047s] |   64.46%|      153|   0.000|   0.000|   0:00:03.0| 2170.0M|
[02/25 14:21:15   1047s] |   64.46%|        2|   0.000|   0.000|   0:00:00.0| 2170.0M|
[02/25 14:21:15   1048s] |   64.46%|        0|   0.000|   0.000|   0:00:00.0| 2170.0M|
[02/25 14:21:15   1048s] #optDebug: <stH: 1.4000 MiSeL: 25.9160>
[02/25 14:21:15   1048s] +---------+---------+--------+--------+------------+--------+
[02/25 14:21:15   1048s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 64.46
[02/25 14:21:15   1048s] 
[02/25 14:21:15   1048s] ** Summary: Restruct = 0 Buffer Deletion = 6 Declone = 1725 Resize = 155 **
[02/25 14:21:15   1048s] --------------------------------------------------------------
[02/25 14:21:15   1048s] |                                   | Total     | Sequential |
[02/25 14:21:15   1048s] --------------------------------------------------------------
[02/25 14:21:15   1048s] | Num insts resized                 |     153  |       4    |
[02/25 14:21:15   1048s] | Num insts undone                  |       0  |       0    |
[02/25 14:21:15   1048s] | Num insts Downsized               |     153  |       4    |
[02/25 14:21:15   1048s] | Num insts Samesized               |       0  |       0    |
[02/25 14:21:15   1048s] | Num insts Upsized                 |       0  |       0    |
[02/25 14:21:15   1048s] | Num multiple commits+uncommits    |       2  |       -    |
[02/25 14:21:15   1048s] --------------------------------------------------------------
[02/25 14:21:15   1048s] Bottom Preferred Layer:
[02/25 14:21:15   1048s] +---------------+------------+----------+
[02/25 14:21:15   1048s] |     Layer     |   OPT_LA   |   Rule   |
[02/25 14:21:15   1048s] +---------------+------------+----------+
[02/25 14:21:15   1048s] | metal4 (z=4)  |         30 | default  |
[02/25 14:21:15   1048s] +---------------+------------+----------+
[02/25 14:21:15   1048s] Via Pillar Rule:
[02/25 14:21:15   1048s]     None
[02/25 14:21:15   1048s] 
[02/25 14:21:15   1048s] Number of times islegalLocAvaiable called = 177 skipped = 0, called in commitmove = 155, skipped in commitmove = 0
[02/25 14:21:15   1048s] End: Core Area Reclaim Optimization (cpu = 0:00:09.2) (real = 0:00:09.0) **
[02/25 14:21:15   1048s] *** AreaOpt #3 [finish] (WnsOpt #1 / place_opt_design #1) : cpu/real = 0:00:09.2/0:00:09.2 (1.0), totSession cpu/real = 0:17:28.1/0:46:58.0 (0.4), mem = 2170.0M
[02/25 14:21:15   1048s] 
[02/25 14:21:15   1048s] =============================================================================================
[02/25 14:21:15   1048s]  Step TAT Report : AreaOpt #3 / WnsOpt #1 / place_opt_design #1                 21.15-s110_1
[02/25 14:21:15   1048s] =============================================================================================
[02/25 14:21:15   1048s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:21:15   1048s] ---------------------------------------------------------------------------------------------
[02/25 14:21:15   1048s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[02/25 14:21:15   1048s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:21:15   1048s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[02/25 14:21:15   1048s] [ OptimizationStep       ]      1   0:00:00.4  (   4.1 % )     0:00:08.8 /  0:00:08.8    1.0
[02/25 14:21:15   1048s] [ OptSingleIteration     ]      4   0:00:00.6  (   6.4 % )     0:00:08.5 /  0:00:08.5    1.0
[02/25 14:21:15   1048s] [ OptGetWeight           ]    793   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.0    0.4
[02/25 14:21:15   1048s] [ OptEval                ]    793   0:00:02.5  (  27.5 % )     0:00:02.5 /  0:00:02.6    1.0
[02/25 14:21:15   1048s] [ OptCommit              ]    793   0:00:00.7  (   8.0 % )     0:00:00.7 /  0:00:00.7    1.0
[02/25 14:21:15   1048s] [ PostCommitDelayUpdate  ]    793   0:00:00.3  (   3.2 % )     0:00:02.5 /  0:00:02.4    1.0
[02/25 14:21:15   1048s] [ IncrDelayCalc          ]    494   0:00:02.2  (  23.6 % )     0:00:02.2 /  0:00:02.1    1.0
[02/25 14:21:15   1048s] [ IncrTimingUpdate       ]    186   0:00:02.0  (  22.2 % )     0:00:02.0 /  0:00:02.0    1.0
[02/25 14:21:15   1048s] [ MISC                   ]          0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:21:15   1048s] ---------------------------------------------------------------------------------------------
[02/25 14:21:15   1048s]  AreaOpt #3 TOTAL                   0:00:09.2  ( 100.0 % )     0:00:09.2 /  0:00:09.2    1.0
[02/25 14:21:15   1048s] ---------------------------------------------------------------------------------------------
[02/25 14:21:15   1048s] 
[02/25 14:21:15   1048s] End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=2142.96M, totSessionCpu=0:17:28).
[02/25 14:21:15   1048s] Placement Snapshot: Density distribution:
[02/25 14:21:15   1048s] [1.00 -  +++]: 47 (13.74%)
[02/25 14:21:15   1048s] [0.95 - 1.00]: 8 (2.34%)
[02/25 14:21:15   1048s] [0.90 - 0.95]: 5 (1.46%)
[02/25 14:21:15   1048s] [0.85 - 0.90]: 1 (0.29%)
[02/25 14:21:15   1048s] [0.80 - 0.85]: 1 (0.29%)
[02/25 14:21:15   1048s] [0.75 - 0.80]: 2 (0.58%)
[02/25 14:21:15   1048s] [0.70 - 0.75]: 2 (0.58%)
[02/25 14:21:15   1048s] [0.65 - 0.70]: 1 (0.29%)
[02/25 14:21:15   1048s] [0.60 - 0.65]: 4 (1.17%)
[02/25 14:21:15   1048s] [0.55 - 0.60]: 7 (2.05%)
[02/25 14:21:15   1048s] [0.50 - 0.55]: 8 (2.34%)
[02/25 14:21:15   1048s] [0.45 - 0.50]: 5 (1.46%)
[02/25 14:21:15   1048s] [0.40 - 0.45]: 5 (1.46%)
[02/25 14:21:15   1048s] [0.35 - 0.40]: 18 (5.26%)
[02/25 14:21:15   1048s] [0.30 - 0.35]: 36 (10.53%)
[02/25 14:21:15   1048s] [0.25 - 0.30]: 49 (14.33%)
[02/25 14:21:15   1048s] [0.20 - 0.25]: 52 (15.20%)
[02/25 14:21:15   1048s] [0.15 - 0.20]: 37 (10.82%)
[02/25 14:21:15   1048s] [0.10 - 0.15]: 23 (6.73%)
[02/25 14:21:15   1048s] [0.05 - 0.10]: 16 (4.68%)
[02/25 14:21:15   1048s] [0.00 - 0.05]: 15 (4.39%)
[02/25 14:21:15   1048s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9687.2
[02/25 14:21:16   1048s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2143.0M, EPOCH TIME: 1677363676.016349
[02/25 14:21:16   1048s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29854).
[02/25 14:21:16   1048s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:16   1048s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:16   1048s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:16   1048s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.081, MEM:2143.0M, EPOCH TIME: 1677363676.097520
[02/25 14:21:16   1048s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2143.0M, EPOCH TIME: 1677363676.098348
[02/25 14:21:16   1048s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2143.0M, EPOCH TIME: 1677363676.098671
[02/25 14:21:16   1048s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2143.0M, EPOCH TIME: 1677363676.124005
[02/25 14:21:16   1048s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:16   1048s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:16   1048s] 
[02/25 14:21:16   1048s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:21:16   1048s] OPERPROF:       Starting CMU at level 4, MEM:2143.0M, EPOCH TIME: 1677363676.136110
[02/25 14:21:16   1048s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:2143.0M, EPOCH TIME: 1677363676.138627
[02/25 14:21:16   1048s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:2143.0M, EPOCH TIME: 1677363676.142948
[02/25 14:21:16   1048s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2143.0M, EPOCH TIME: 1677363676.143108
[02/25 14:21:16   1048s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2143.0M, EPOCH TIME: 1677363676.143270
[02/25 14:21:16   1048s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.050, MEM:2143.0M, EPOCH TIME: 1677363676.148555
[02/25 14:21:16   1048s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.050, MEM:2143.0M, EPOCH TIME: 1677363676.148711
[02/25 14:21:16   1048s] TDRefine: refinePlace mode is spiral
[02/25 14:21:16   1048s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9687.4
[02/25 14:21:16   1048s] OPERPROF: Starting RefinePlace at level 1, MEM:2143.0M, EPOCH TIME: 1677363676.148897
[02/25 14:21:16   1048s] *** Starting refinePlace (0:17:28 mem=2143.0M) ***
[02/25 14:21:16   1048s] Total net bbox length = 1.545e+05 (8.153e+04 7.292e+04) (ext = 4.615e+03)
[02/25 14:21:16   1048s] 
[02/25 14:21:16   1048s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:21:16   1048s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/25 14:21:16   1048s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:21:16   1048s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:21:16   1048s] 
[02/25 14:21:16   1048s] Starting Small incrNP...
[02/25 14:21:16   1048s] User Input Parameters:
[02/25 14:21:16   1048s] - Congestion Driven    : Off
[02/25 14:21:16   1048s] - Timing Driven        : Off
[02/25 14:21:16   1048s] - Area-Violation Based : Off
[02/25 14:21:16   1048s] - Start Rollback Level : -5
[02/25 14:21:16   1048s] - Legalized            : On
[02/25 14:21:16   1048s] - Window Based         : Off
[02/25 14:21:16   1048s] - eDen incr mode       : Off
[02/25 14:21:16   1048s] - Small incr mode      : On
[02/25 14:21:16   1048s] 
[02/25 14:21:16   1048s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2143.0M, EPOCH TIME: 1677363676.198357
[02/25 14:21:16   1048s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2143.0M, EPOCH TIME: 1677363676.204578
[02/25 14:21:16   1048s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.008, MEM:2143.0M, EPOCH TIME: 1677363676.212931
[02/25 14:21:16   1048s] default core: bins with density > 0.750 = 52.63 % ( 190 / 361 )
[02/25 14:21:16   1048s] Density distribution unevenness ratio = 20.355%
[02/25 14:21:16   1048s] Density distribution unevenness ratio (U70) = 14.367%
[02/25 14:21:16   1048s] Density distribution unevenness ratio (U80) = 5.953%
[02/25 14:21:16   1048s] Density distribution unevenness ratio (U90) = 1.801%
[02/25 14:21:16   1048s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.015, MEM:2143.0M, EPOCH TIME: 1677363676.213155
[02/25 14:21:16   1048s] cost 1.328378, thresh 1.000000
[02/25 14:21:16   1048s] OPERPROF:   Starting spMPad at level 2, MEM:2143.0M, EPOCH TIME: 1677363676.213585
[02/25 14:21:16   1048s] OPERPROF:     Starting spContextMPad at level 3, MEM:2143.0M, EPOCH TIME: 1677363676.215677
[02/25 14:21:16   1048s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2143.0M, EPOCH TIME: 1677363676.215833
[02/25 14:21:16   1048s] MP Top (29854): mp=1.050. U=0.645.
[02/25 14:21:16   1048s] OPERPROF:   Finished spMPad at level 2, CPU:0.020, REAL:0.013, MEM:2143.0M, EPOCH TIME: 1677363676.226135
[02/25 14:21:16   1048s] MPU (29854) 0.645 -> 0.677
[02/25 14:21:16   1048s] incrNP th 1.000, 0.100
[02/25 14:21:16   1048s] Legalizing MH Cells... 0 / 0 (level 100)
[02/25 14:21:16   1048s] No instances found in the vector
[02/25 14:21:16   1048s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2143.0M, DRC: 0)
[02/25 14:21:16   1048s] 0 (out of 0) MH cells were successfully legalized.
[02/25 14:21:16   1048s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[02/25 14:21:16   1048s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2143.0M, EPOCH TIME: 1677363676.240412
[02/25 14:21:16   1048s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2143.0M, EPOCH TIME: 1677363676.243719
[02/25 14:21:16   1048s] no activity file in design. spp won't run.
[02/25 14:21:16   1048s] [spp] 0
[02/25 14:21:16   1048s] [adp] 0:1:1:3
[02/25 14:21:16   1048s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.010, REAL:0.009, MEM:2143.0M, EPOCH TIME: 1677363676.252512
[02/25 14:21:16   1048s] SP #FI/SF FL/PI 0/17258 12596/0
[02/25 14:21:16   1048s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.020, REAL:0.018, MEM:2143.0M, EPOCH TIME: 1677363676.258372
[02/25 14:21:16   1048s] NP #FI/FS/SF FL/PI: 17258/0/17258 12596/0
[02/25 14:21:16   1048s] RPlace IncrNP: Rollback Lev = -3
[02/25 14:21:16   1048s] OPERPROF:   Starting npPlace at level 2, MEM:2152.8M, EPOCH TIME: 1677363676.361139
[02/25 14:21:19   1051s] GP RA stats: MHOnly 0 nrInst 12596 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[02/25 14:21:20   1052s] OPERPROF:   Finished npPlace at level 2, CPU:4.060, REAL:4.043, MEM:2166.9M, EPOCH TIME: 1677363680.404393
[02/25 14:21:20   1052s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2166.9M, EPOCH TIME: 1677363680.497707
[02/25 14:21:20   1052s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2166.9M, EPOCH TIME: 1677363680.497967
[02/25 14:21:20   1052s] 
[02/25 14:21:20   1052s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2166.9M, EPOCH TIME: 1677363680.500843
[02/25 14:21:20   1052s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2166.9M, EPOCH TIME: 1677363680.506666
[02/25 14:21:20   1052s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.009, MEM:2166.9M, EPOCH TIME: 1677363680.515243
[02/25 14:21:20   1052s] default core: bins with density > 0.750 = 53.74 % ( 194 / 361 )
[02/25 14:21:20   1052s] Density distribution unevenness ratio = 20.013%
[02/25 14:21:20   1052s] Density distribution unevenness ratio (U70) = 14.008%
[02/25 14:21:20   1052s] Density distribution unevenness ratio (U80) = 5.358%
[02/25 14:21:20   1052s] Density distribution unevenness ratio (U90) = 0.592%
[02/25 14:21:20   1052s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.020, REAL:0.015, MEM:2166.9M, EPOCH TIME: 1677363680.515473
[02/25 14:21:20   1052s] RPlace postIncrNP: Density = 1.328378 -> 1.021622.
[02/25 14:21:20   1052s] RPlace postIncrNP Info: Density distribution changes:
[02/25 14:21:20   1052s] [1.10+      ] :	 2 (0.55%) -> 0 (0.00%)
[02/25 14:21:20   1052s] [1.05 - 1.10] :	 2 (0.55%) -> 0 (0.00%)
[02/25 14:21:20   1052s] [1.00 - 1.05] :	 11 (3.05%) -> 2 (0.55%)
[02/25 14:21:20   1052s] [0.95 - 1.00] :	 12 (3.32%) -> 10 (2.77%)
[02/25 14:21:20   1052s] [0.90 - 0.95] :	 28 (7.76%) -> 25 (6.93%)
[02/25 14:21:20   1052s] [0.85 - 0.90] :	 33 (9.14%) -> 75 (20.78%)
[02/25 14:21:20   1052s] [0.80 - 0.85] :	 46 (12.74%) -> 39 (10.80%)
[02/25 14:21:20   1052s] Move report: incrNP moves 12303 insts, mean move: 2.72 um, max move: 16.79 um 
[02/25 14:21:20   1052s] 	Max move on inst (FE_RC_16554_0): (211.57, 7.84) --> (226.96, 9.24)
[02/25 14:21:20   1052s] Finished incrNP (cpu=0:00:04.3, real=0:00:04.0, mem=2166.9M)
[02/25 14:21:20   1052s] End of Small incrNP (cpu=0:00:04.3, real=0:00:04.0)
[02/25 14:21:20   1052s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2166.9M, EPOCH TIME: 1677363680.518518
[02/25 14:21:20   1052s] Starting refinePlace ...
[02/25 14:21:20   1052s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:21:20   1052s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:21:20   1052s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2166.9M, EPOCH TIME: 1677363680.598330
[02/25 14:21:20   1052s] DDP initSite1 nrRow 184 nrJob 184
[02/25 14:21:20   1052s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2166.9M, EPOCH TIME: 1677363680.598581
[02/25 14:21:20   1052s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2166.9M, EPOCH TIME: 1677363680.599041
[02/25 14:21:20   1052s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2166.9M, EPOCH TIME: 1677363680.599198
[02/25 14:21:20   1052s] DDP markSite nrRow 184 nrJob 184
[02/25 14:21:20   1052s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2166.9M, EPOCH TIME: 1677363680.600042
[02/25 14:21:20   1052s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.002, MEM:2166.9M, EPOCH TIME: 1677363680.600197
[02/25 14:21:20   1052s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[02/25 14:21:20   1052s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2166.9M, EPOCH TIME: 1677363680.614147
[02/25 14:21:20   1052s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2166.9M, EPOCH TIME: 1677363680.614314
[02/25 14:21:20   1052s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.010, REAL:0.005, MEM:2166.9M, EPOCH TIME: 1677363680.619335
[02/25 14:21:20   1052s] ** Cut row section cpu time 0:00:00.0.
[02/25 14:21:20   1052s]  ** Cut row section real time 0:00:00.0.
[02/25 14:21:20   1052s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.010, REAL:0.005, MEM:2166.9M, EPOCH TIME: 1677363680.619561
[02/25 14:21:21   1053s]   Spread Effort: high, pre-route mode, useDDP on.
[02/25 14:21:21   1053s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=2166.9MB) @(0:17:33 - 0:17:33).
[02/25 14:21:21   1053s] Move report: preRPlace moves 10814 insts, mean move: 0.63 um, max move: 4.70 um 
[02/25 14:21:21   1053s] 	Max move on inst (FE_RC_19782_0): (113.34, 135.24) --> (115.24, 132.44)
[02/25 14:21:21   1053s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[02/25 14:21:21   1053s] wireLenOptFixPriorityInst 0 inst fixed
[02/25 14:21:21   1053s] Placement tweakage begins.
[02/25 14:21:21   1053s] wire length = 1.725e+05
[02/25 14:21:23   1055s] wire length = 1.634e+05
[02/25 14:21:23   1055s] Placement tweakage ends.
[02/25 14:21:23   1055s] Move report: tweak moves 8223 insts, mean move: 0.99 um, max move: 7.22 um 
[02/25 14:21:23   1055s] 	Max move on inst (FE_RC_17124_0): (92.25, 171.64) --> (99.47, 171.64)
[02/25 14:21:23   1055s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.0, real=0:00:02.0, mem=2178.5MB) @(0:17:33 - 0:17:35).
[02/25 14:21:23   1055s] 
[02/25 14:21:23   1055s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[02/25 14:21:23   1055s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/25 14:21:23   1055s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[02/25 14:21:23   1055s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/25 14:21:23   1055s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=2178.5MB) @(0:17:35 - 0:17:36).
[02/25 14:21:23   1055s] Move report: Detail placement moves 14075 insts, mean move: 0.87 um, max move: 6.98 um 
[02/25 14:21:23   1055s] 	Max move on inst (FE_RC_20177_0): (72.30, 122.64) --> (76.48, 119.84)
[02/25 14:21:23   1055s] 	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 2178.5MB
[02/25 14:21:23   1055s] Statistics of distance of Instance movement in refine placement:
[02/25 14:21:23   1055s]   maximum (X+Y) =        16.79 um
[02/25 14:21:23   1055s]   inst (FE_RC_16554_0) with max move: (211.57, 7.84) -> (226.96, 9.24)
[02/25 14:21:23   1055s]   mean    (X+Y) =         2.23 um
[02/25 14:21:23   1055s] Total instances flipped for legalization: 4242
[02/25 14:21:23   1055s] Summary Report:
[02/25 14:21:23   1055s] Instances move: 18892 (out of 29854 movable)
[02/25 14:21:23   1055s] Instances flipped: 4242
[02/25 14:21:23   1055s] Mean displacement: 2.23 um
[02/25 14:21:23   1055s] Max displacement: 16.79 um (Instance: FE_RC_16554_0) (211.57, 7.84) -> (226.96, 9.24)
[02/25 14:21:23   1055s] 	Length: 9 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X4
[02/25 14:21:23   1055s] Total instances moved : 18892
[02/25 14:21:23   1055s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.260, REAL:3.265, MEM:2178.5M, EPOCH TIME: 1677363683.783101
[02/25 14:21:23   1055s] Total net bbox length = 1.498e+05 (7.571e+04 7.413e+04) (ext = 4.616e+03)
[02/25 14:21:23   1055s] Runtime: CPU: 0:00:07.7 REAL: 0:00:07.0 MEM: 2178.5MB
[02/25 14:21:23   1055s] [CPU] RefinePlace/total (cpu=0:00:07.7, real=0:00:07.0, mem=2178.5MB) @(0:17:28 - 0:17:36).
[02/25 14:21:23   1055s] *** Finished refinePlace (0:17:36 mem=2178.5M) ***
[02/25 14:21:23   1055s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9687.4
[02/25 14:21:23   1055s] OPERPROF: Finished RefinePlace at level 1, CPU:7.670, REAL:7.647, MEM:2178.5M, EPOCH TIME: 1677363683.795589
[02/25 14:21:24   1056s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2178.5M, EPOCH TIME: 1677363684.020294
[02/25 14:21:24   1056s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29854).
[02/25 14:21:24   1056s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:24   1056s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:24   1056s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:24   1056s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.099, MEM:2146.5M, EPOCH TIME: 1677363684.119297
[02/25 14:21:24   1056s] *** maximum move = 16.79 um ***
[02/25 14:21:24   1056s] *** Finished re-routing un-routed nets (2146.5M) ***
[02/25 14:21:24   1056s] OPERPROF: Starting DPlace-Init at level 1, MEM:2146.5M, EPOCH TIME: 1677363684.632398
[02/25 14:21:24   1056s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2146.5M, EPOCH TIME: 1677363684.660175
[02/25 14:21:24   1056s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:24   1056s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:24   1056s] 
[02/25 14:21:24   1056s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:21:24   1056s] OPERPROF:     Starting CMU at level 3, MEM:2146.5M, EPOCH TIME: 1677363684.672784
[02/25 14:21:24   1056s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:2146.5M, EPOCH TIME: 1677363684.675316
[02/25 14:21:24   1056s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2146.5M, EPOCH TIME: 1677363684.679413
[02/25 14:21:24   1056s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2146.5M, EPOCH TIME: 1677363684.679585
[02/25 14:21:24   1056s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2146.5M, EPOCH TIME: 1677363684.679746
[02/25 14:21:24   1056s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.052, MEM:2146.5M, EPOCH TIME: 1677363684.684861
[02/25 14:21:24   1056s] 
[02/25 14:21:24   1056s] *** Finish Physical Update (cpu=0:00:08.9 real=0:00:09.0 mem=2146.5M) ***
[02/25 14:21:24   1056s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9687.2
[02/25 14:21:25   1057s] ** GigaOpt Optimizer WNS Slack 0.006 TNS Slack 0.000 Density 64.46
[02/25 14:21:25   1057s] Skipped Place ECO bump recovery (WNS opt)
[02/25 14:21:25   1057s] Optimizer WNS Pass 2
[02/25 14:21:25   1057s] OptDebug: Start of Optimizer WNS Pass 2:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |6.361|0.000|
|reg2reg   |0.006|0.000|
|HEPG      |0.006|0.000|
|All Paths |0.006|0.000|
+----------+-----+-----+

[02/25 14:21:25   1057s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2146.5M, EPOCH TIME: 1677363685.279941
[02/25 14:21:25   1057s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2146.5M, EPOCH TIME: 1677363685.280503
[02/25 14:21:25   1057s] Active Path Group: reg2reg  
[02/25 14:21:25   1057s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------+
[02/25 14:21:25   1057s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[02/25 14:21:25   1057s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------+
[02/25 14:21:25   1057s] |   0.006|    0.006|   0.000|    0.000|   64.46%|   0:00:00.0| 2146.5M|    VView1|  reg2reg| reg_out_reg[122]/D  |
[02/25 14:21:26   1058s] |   0.011|    0.011|   0.000|    0.000|   64.52%|   0:00:01.0| 2146.5M|    VView1|  reg2reg| reg_out_reg[121]/D  |
[02/25 14:21:26   1058s] |   0.011|    0.011|   0.000|    0.000|   64.52%|   0:00:00.0| 2146.5M|    VView1|  reg2reg| reg_out_reg[121]/D  |
[02/25 14:21:26   1058s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------+
[02/25 14:21:26   1058s] 
[02/25 14:21:26   1058s] *** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=2146.5M) ***
[02/25 14:21:26   1058s] 
[02/25 14:21:26   1058s] *** Finished Optimize Step Cumulative (cpu=0:00:01.3 real=0:00:01.0 mem=2146.5M) ***
[02/25 14:21:26   1058s] OptDebug: End of Optimizer WNS Pass 2:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |6.361|0.000|
|reg2reg   |0.011|0.000|
|HEPG      |0.011|0.000|
|All Paths |0.011|0.000|
+----------+-----+-----+

[02/25 14:21:26   1058s] ** GigaOpt Optimizer WNS Slack 0.011 TNS Slack 0.000 Density 64.52
[02/25 14:21:26   1058s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9687.3
[02/25 14:21:26   1058s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2146.5M, EPOCH TIME: 1677363686.767544
[02/25 14:21:26   1058s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29907).
[02/25 14:21:26   1058s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:26   1058s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:26   1058s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:26   1058s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.081, MEM:2146.5M, EPOCH TIME: 1677363686.848559
[02/25 14:21:26   1058s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2146.5M, EPOCH TIME: 1677363686.849336
[02/25 14:21:26   1058s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2146.5M, EPOCH TIME: 1677363686.849655
[02/25 14:21:26   1058s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2146.5M, EPOCH TIME: 1677363686.874591
[02/25 14:21:26   1058s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:26   1058s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:26   1058s] 
[02/25 14:21:26   1058s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:21:26   1058s] OPERPROF:       Starting CMU at level 4, MEM:2146.5M, EPOCH TIME: 1677363686.886657
[02/25 14:21:26   1058s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:2146.5M, EPOCH TIME: 1677363686.889174
[02/25 14:21:26   1058s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:2146.5M, EPOCH TIME: 1677363686.893495
[02/25 14:21:26   1058s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2146.5M, EPOCH TIME: 1677363686.893665
[02/25 14:21:26   1058s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2146.5M, EPOCH TIME: 1677363686.893826
[02/25 14:21:26   1059s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.049, MEM:2146.5M, EPOCH TIME: 1677363686.898902
[02/25 14:21:26   1059s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.050, MEM:2146.5M, EPOCH TIME: 1677363686.899052
[02/25 14:21:26   1059s] TDRefine: refinePlace mode is spiral
[02/25 14:21:26   1059s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9687.5
[02/25 14:21:26   1059s] OPERPROF: Starting RefinePlace at level 1, MEM:2146.5M, EPOCH TIME: 1677363686.899237
[02/25 14:21:26   1059s] *** Starting refinePlace (0:17:39 mem=2146.5M) ***
[02/25 14:21:26   1059s] Total net bbox length = 1.499e+05 (7.576e+04 7.416e+04) (ext = 4.616e+03)
[02/25 14:21:26   1059s] 
[02/25 14:21:26   1059s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:21:26   1059s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/25 14:21:26   1059s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:21:26   1059s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:21:26   1059s] 
[02/25 14:21:26   1059s] Starting Small incrNP...
[02/25 14:21:26   1059s] User Input Parameters:
[02/25 14:21:26   1059s] - Congestion Driven    : Off
[02/25 14:21:26   1059s] - Timing Driven        : Off
[02/25 14:21:26   1059s] - Area-Violation Based : Off
[02/25 14:21:26   1059s] - Start Rollback Level : -5
[02/25 14:21:26   1059s] - Legalized            : On
[02/25 14:21:26   1059s] - Window Based         : Off
[02/25 14:21:26   1059s] - eDen incr mode       : Off
[02/25 14:21:26   1059s] - Small incr mode      : On
[02/25 14:21:26   1059s] 
[02/25 14:21:26   1059s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2146.5M, EPOCH TIME: 1677363686.949384
[02/25 14:21:26   1059s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2146.5M, EPOCH TIME: 1677363686.955650
[02/25 14:21:26   1059s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.009, MEM:2146.5M, EPOCH TIME: 1677363686.964191
[02/25 14:21:26   1059s] default core: bins with density > 0.750 = 53.74 % ( 194 / 361 )
[02/25 14:21:26   1059s] Density distribution unevenness ratio = 19.993%
[02/25 14:21:26   1059s] Density distribution unevenness ratio (U70) = 14.058%
[02/25 14:21:26   1059s] Density distribution unevenness ratio (U80) = 5.332%
[02/25 14:21:26   1059s] Density distribution unevenness ratio (U90) = 0.357%
[02/25 14:21:26   1059s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.015, MEM:2146.5M, EPOCH TIME: 1677363686.964422
[02/25 14:21:26   1059s] cost 0.994595, thresh 1.000000
[02/25 14:21:26   1059s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2146.5M)
[02/25 14:21:26   1059s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[02/25 14:21:26   1059s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2146.5M, EPOCH TIME: 1677363686.965914
[02/25 14:21:26   1059s] Starting refinePlace ...
[02/25 14:21:26   1059s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:21:26   1059s] One DDP V2 for no tweak run.
[02/25 14:21:26   1059s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:21:27   1059s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2148.6M, EPOCH TIME: 1677363687.048384
[02/25 14:21:27   1059s] DDP initSite1 nrRow 184 nrJob 184
[02/25 14:21:27   1059s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2148.6M, EPOCH TIME: 1677363687.048651
[02/25 14:21:27   1059s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2148.6M, EPOCH TIME: 1677363687.049106
[02/25 14:21:27   1059s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2148.6M, EPOCH TIME: 1677363687.049261
[02/25 14:21:27   1059s] DDP markSite nrRow 184 nrJob 184
[02/25 14:21:27   1059s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2148.6M, EPOCH TIME: 1677363687.050113
[02/25 14:21:27   1059s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.002, MEM:2148.6M, EPOCH TIME: 1677363687.050266
[02/25 14:21:27   1059s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[02/25 14:21:27   1059s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2152.7M, EPOCH TIME: 1677363687.070805
[02/25 14:21:27   1059s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2152.7M, EPOCH TIME: 1677363687.070977
[02/25 14:21:27   1059s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.010, REAL:0.005, MEM:2152.7M, EPOCH TIME: 1677363687.076018
[02/25 14:21:27   1059s] ** Cut row section cpu time 0:00:00.0.
[02/25 14:21:27   1059s]  ** Cut row section real time 0:00:00.0.
[02/25 14:21:27   1059s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.010, REAL:0.005, MEM:2152.7M, EPOCH TIME: 1677363687.076221
[02/25 14:21:27   1059s]   Spread Effort: high, pre-route mode, useDDP on.
[02/25 14:21:27   1059s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=2152.7MB) @(0:17:39 - 0:17:40).
[02/25 14:21:27   1059s] Move report: preRPlace moves 357 insts, mean move: 0.66 um, max move: 3.49 um 
[02/25 14:21:27   1059s] 	Max move on inst (FE_RC_20351_0): (242.35, 97.44) --> (244.44, 96.04)
[02/25 14:21:27   1059s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI22_X1
[02/25 14:21:27   1059s] wireLenOptFixPriorityInst 0 inst fixed
[02/25 14:21:27   1059s] 
[02/25 14:21:27   1059s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[02/25 14:21:28   1060s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/25 14:21:28   1060s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:01.0)
[02/25 14:21:28   1060s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/25 14:21:28   1060s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2152.7MB) @(0:17:40 - 0:17:40).
[02/25 14:21:28   1060s] Move report: Detail placement moves 357 insts, mean move: 0.66 um, max move: 3.49 um 
[02/25 14:21:28   1060s] 	Max move on inst (FE_RC_20351_0): (242.35, 97.44) --> (244.44, 96.04)
[02/25 14:21:28   1060s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 2152.7MB
[02/25 14:21:28   1060s] Statistics of distance of Instance movement in refine placement:
[02/25 14:21:28   1060s]   maximum (X+Y) =         3.49 um
[02/25 14:21:28   1060s]   inst (FE_RC_20351_0) with max move: (242.35, 97.44) -> (244.44, 96.04)
[02/25 14:21:28   1060s]   mean    (X+Y) =         0.66 um
[02/25 14:21:28   1060s] Summary Report:
[02/25 14:21:28   1060s] Instances move: 357 (out of 29907 movable)
[02/25 14:21:28   1060s] Instances flipped: 0
[02/25 14:21:28   1060s] Mean displacement: 0.66 um
[02/25 14:21:28   1060s] Max displacement: 3.49 um (Instance: FE_RC_20351_0) (242.35, 97.44) -> (244.44, 96.04)
[02/25 14:21:28   1060s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI22_X1
[02/25 14:21:28   1060s] Total instances moved : 357
[02/25 14:21:28   1060s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.250, REAL:1.256, MEM:2152.7M, EPOCH TIME: 1677363688.221967
[02/25 14:21:28   1060s] Total net bbox length = 1.501e+05 (7.586e+04 7.424e+04) (ext = 4.616e+03)
[02/25 14:21:28   1060s] Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2152.7MB
[02/25 14:21:28   1060s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:02.0, mem=2152.7MB) @(0:17:39 - 0:17:40).
[02/25 14:21:28   1060s] *** Finished refinePlace (0:17:40 mem=2152.7M) ***
[02/25 14:21:28   1060s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9687.5
[02/25 14:21:28   1060s] OPERPROF: Finished RefinePlace at level 1, CPU:1.330, REAL:1.336, MEM:2152.7M, EPOCH TIME: 1677363688.235163
[02/25 14:21:28   1060s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2152.7M, EPOCH TIME: 1677363688.452311
[02/25 14:21:28   1060s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29907).
[02/25 14:21:28   1060s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:28   1060s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:28   1060s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:28   1060s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.086, MEM:2146.7M, EPOCH TIME: 1677363688.538700
[02/25 14:21:28   1060s] *** maximum move = 3.49 um ***
[02/25 14:21:28   1060s] *** Finished re-routing un-routed nets (2146.7M) ***
[02/25 14:21:28   1060s] OPERPROF: Starting DPlace-Init at level 1, MEM:2146.7M, EPOCH TIME: 1677363688.580425
[02/25 14:21:28   1060s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2146.7M, EPOCH TIME: 1677363688.605898
[02/25 14:21:28   1060s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:28   1060s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:28   1060s] 
[02/25 14:21:28   1060s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:21:28   1060s] OPERPROF:     Starting CMU at level 3, MEM:2146.7M, EPOCH TIME: 1677363688.618126
[02/25 14:21:28   1060s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2146.7M, EPOCH TIME: 1677363688.620659
[02/25 14:21:28   1060s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.019, MEM:2146.7M, EPOCH TIME: 1677363688.624768
[02/25 14:21:28   1060s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2146.7M, EPOCH TIME: 1677363688.624928
[02/25 14:21:28   1060s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2146.7M, EPOCH TIME: 1677363688.625088
[02/25 14:21:28   1060s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2146.7M, EPOCH TIME: 1677363688.630163
[02/25 14:21:28   1060s] 
[02/25 14:21:28   1060s] *** Finish Physical Update (cpu=0:00:02.1 real=0:00:02.0 mem=2146.7M) ***
[02/25 14:21:28   1060s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9687.3
[02/25 14:21:29   1061s] ** GigaOpt Optimizer WNS Slack 0.011 TNS Slack 0.000 Density 64.52
[02/25 14:21:29   1061s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |6.361|0.000|
|reg2reg   |0.011|0.000|
|HEPG      |0.011|0.000|
|All Paths |0.011|0.000|
+----------+-----+-----+

[02/25 14:21:29   1061s] Bottom Preferred Layer:
[02/25 14:21:29   1061s] +---------------+------------+----------+
[02/25 14:21:29   1061s] |     Layer     |   OPT_LA   |   Rule   |
[02/25 14:21:29   1061s] +---------------+------------+----------+
[02/25 14:21:29   1061s] | metal4 (z=4)  |         30 | default  |
[02/25 14:21:29   1061s] +---------------+------------+----------+
[02/25 14:21:29   1061s] Via Pillar Rule:
[02/25 14:21:29   1061s]     None
[02/25 14:21:29   1061s] 
[02/25 14:21:29   1061s] *** Finish pre-CTS Setup Fixing (cpu=0:08:23 real=0:08:23 mem=2146.7M) ***
[02/25 14:21:29   1061s] 
[02/25 14:21:29   1061s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9687.1
[02/25 14:21:29   1061s] Total-nets :: 34941, Stn-nets :: 22993, ratio :: 65.8052 %, Total-len 165266, Stn-len 97838
[02/25 14:21:29   1061s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2127.6M, EPOCH TIME: 1677363689.055661
[02/25 14:21:29   1061s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:29   1061s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:29   1061s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:29   1061s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:29   1061s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.085, MEM:2064.6M, EPOCH TIME: 1677363689.140389
[02/25 14:21:29   1061s] TotalInstCnt at PhyDesignMc Destruction: 29907
[02/25 14:21:29   1061s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9687.7
[02/25 14:21:29   1061s] *** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:08:24.0/0:08:23.4 (1.0), totSession cpu/real = 0:17:41.2/0:47:11.2 (0.4), mem = 2064.6M
[02/25 14:21:29   1061s] 
[02/25 14:21:29   1061s] =============================================================================================
[02/25 14:21:29   1061s]  Step TAT Report : WnsOpt #1 / place_opt_design #1                              21.15-s110_1
[02/25 14:21:29   1061s] =============================================================================================
[02/25 14:21:29   1061s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:21:29   1061s] ---------------------------------------------------------------------------------------------
[02/25 14:21:29   1061s] [ AreaOpt                ]      2   0:00:14.8  (   2.9 % )     0:00:14.8 /  0:00:14.8    1.0
[02/25 14:21:29   1061s] [ SlackTraversorInit     ]      4   0:00:01.4  (   0.3 % )     0:00:01.4 /  0:00:01.4    1.0
[02/25 14:21:29   1061s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:21:29   1061s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:21:29   1061s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:21:29   1061s] [ PlacerPlacementInit    ]      3   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/25 14:21:29   1061s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[02/25 14:21:29   1061s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:21:29   1061s] [ TransformInit          ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:21:29   1061s] [ OptimizationStep       ]      3   0:00:00.5  (   0.1 % )     0:07:33.4 /  0:07:33.9    1.0
[02/25 14:21:29   1061s] [ OptSingleIteration     ]    302   0:00:01.2  (   0.2 % )     0:07:33.0 /  0:07:33.5    1.0
[02/25 14:21:29   1061s] [ OptGetWeight           ]    302   0:00:04.4  (   0.9 % )     0:00:04.4 /  0:00:04.4    1.0
[02/25 14:21:29   1061s] [ OptEval                ]    302   0:05:43.6  (  68.3 % )     0:05:43.6 /  0:05:43.9    1.0
[02/25 14:21:29   1061s] [ OptCommit              ]    302   0:00:03.9  (   0.8 % )     0:00:03.9 /  0:00:03.8    1.0
[02/25 14:21:29   1061s] [ PostCommitDelayUpdate  ]    302   0:00:01.1  (   0.2 % )     0:00:18.3 /  0:00:18.3    1.0
[02/25 14:21:29   1061s] [ IncrDelayCalc          ]   2629   0:00:17.2  (   3.4 % )     0:00:17.2 /  0:00:17.0    1.0
[02/25 14:21:29   1061s] [ SetupOptGetWorkingSet  ]    824   0:00:14.0  (   2.8 % )     0:00:14.0 /  0:00:14.1    1.0
[02/25 14:21:29   1061s] [ SetupOptGetActiveNode  ]    824   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.5
[02/25 14:21:29   1061s] [ SetupOptSlackGraph     ]    302   0:00:11.0  (   2.2 % )     0:00:11.0 /  0:00:11.0    1.0
[02/25 14:21:29   1061s] [ RefinePlace            ]      3   0:00:31.0  (   6.1 % )     0:00:31.6 /  0:00:31.8    1.0
[02/25 14:21:29   1061s] [ TimingUpdate           ]      4   0:00:01.3  (   0.3 % )     0:00:01.3 /  0:00:01.3    1.0
[02/25 14:21:29   1061s] [ IncrTimingUpdate       ]    309   0:00:56.5  (  11.2 % )     0:00:56.5 /  0:00:56.6    1.0
[02/25 14:21:29   1061s] [ MISC                   ]          0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.5    0.9
[02/25 14:21:29   1061s] ---------------------------------------------------------------------------------------------
[02/25 14:21:29   1061s]  WnsOpt #1 TOTAL                    0:08:23.4  ( 100.0 % )     0:08:23.4 /  0:08:24.0    1.0
[02/25 14:21:29   1061s] ---------------------------------------------------------------------------------------------
[02/25 14:21:29   1061s] 
[02/25 14:21:29   1061s] End: GigaOpt Optimization in WNS mode
[02/25 14:21:29   1061s] *** Timing Is met
[02/25 14:21:29   1061s] *** Check timing (0:00:00.0)
[02/25 14:21:29   1061s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[02/25 14:21:29   1061s] Info: 1 clock net  excluded from IPO operation.
[02/25 14:21:29   1061s] ### Creating LA Mngr. totSessionCpu=0:17:42 mem=2064.6M
[02/25 14:21:29   1061s] ### Creating LA Mngr, finished. totSessionCpu=0:17:42 mem=2064.6M
[02/25 14:21:29   1061s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/25 14:21:29   1061s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/25 14:21:29   1061s] ### Creating PhyDesignMc. totSessionCpu=0:17:42 mem=2121.8M
[02/25 14:21:29   1061s] OPERPROF: Starting DPlace-Init at level 1, MEM:2121.8M, EPOCH TIME: 1677363689.415143
[02/25 14:21:29   1061s] Processing tracks to init pin-track alignment.
[02/25 14:21:29   1061s] z: 2, totalTracks: 1
[02/25 14:21:29   1061s] z: 4, totalTracks: 1
[02/25 14:21:29   1061s] z: 6, totalTracks: 1
[02/25 14:21:29   1061s] z: 8, totalTracks: 1
[02/25 14:21:29   1061s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:21:29   1061s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2121.8M, EPOCH TIME: 1677363689.440937
[02/25 14:21:29   1061s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:29   1061s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:29   1061s] 
[02/25 14:21:29   1061s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:21:29   1061s] OPERPROF:     Starting CMU at level 3, MEM:2121.8M, EPOCH TIME: 1677363689.453129
[02/25 14:21:29   1061s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:2121.8M, EPOCH TIME: 1677363689.455657
[02/25 14:21:29   1061s] 
[02/25 14:21:29   1061s] Bad Lib Cell Checking (CMU) is done! (0)
[02/25 14:21:29   1061s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2121.8M, EPOCH TIME: 1677363689.459749
[02/25 14:21:29   1061s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2121.8M, EPOCH TIME: 1677363689.459908
[02/25 14:21:29   1061s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2121.8M, EPOCH TIME: 1677363689.460068
[02/25 14:21:29   1061s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2121.8MB).
[02/25 14:21:29   1061s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2121.8M, EPOCH TIME: 1677363689.465122
[02/25 14:21:29   1061s] TotalInstCnt at PhyDesignMc Initialization: 29907
[02/25 14:21:29   1061s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:42 mem=2121.8M
[02/25 14:21:29   1061s] Begin: Area Reclaim Optimization
[02/25 14:21:29   1061s] *** AreaOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:17:41.8/0:47:11.7 (0.4), mem = 2121.8M
[02/25 14:21:29   1061s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9687.8
[02/25 14:21:29   1061s] ### Creating RouteCongInterface, started
[02/25 14:21:29   1061s] 
[02/25 14:21:29   1061s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[02/25 14:21:29   1061s] 
[02/25 14:21:29   1061s] #optDebug: {0, 1.000}
[02/25 14:21:29   1061s] ### Creating RouteCongInterface, finished
[02/25 14:21:29   1061s] {MG  {4 0 1 0.0290146}  {7 0 1.4 0.143932}  {9 0 5.8 0.574576} }
[02/25 14:21:29   1061s] ### Creating LA Mngr. totSessionCpu=0:17:42 mem=2121.8M
[02/25 14:21:29   1061s] ### Creating LA Mngr, finished. totSessionCpu=0:17:42 mem=2121.8M
[02/25 14:21:29   1061s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2121.8M, EPOCH TIME: 1677363689.861701
[02/25 14:21:29   1061s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2121.8M, EPOCH TIME: 1677363689.862275
[02/25 14:21:30   1062s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 64.52
[02/25 14:21:30   1062s] +---------+---------+--------+--------+------------+--------+
[02/25 14:21:30   1062s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/25 14:21:30   1062s] +---------+---------+--------+--------+------------+--------+
[02/25 14:21:30   1062s] |   64.52%|        -|   0.000|   0.000|   0:00:00.0| 2121.8M|
[02/25 14:21:30   1062s] #optDebug: <stH: 1.4000 MiSeL: 25.9160>
[02/25 14:21:30   1062s] |   64.52%|        6|   0.000|   0.000|   0:00:00.0| 2145.4M|
[02/25 14:21:32   1064s] |   64.12%|      228|   0.000|   0.000|   0:00:02.0| 2145.4M|
[02/25 14:21:33   1065s] |   64.11%|        8|   0.000|   0.000|   0:00:01.0| 2145.4M|
[02/25 14:21:34   1066s] |   64.11%|        0|   0.000|   0.000|   0:00:01.0| 2145.4M|
[02/25 14:21:34   1066s] #optDebug: <stH: 1.4000 MiSeL: 25.9160>
[02/25 14:21:34   1066s] #optDebug: RTR_SNLTF <10.0000 1.4000> <14.0000> 
[02/25 14:21:34   1066s] |   64.11%|        0|   0.000|   0.000|   0:00:00.0| 2145.4M|
[02/25 14:21:34   1066s] +---------+---------+--------+--------+------------+--------+
[02/25 14:21:34   1066s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 64.11
[02/25 14:21:34   1066s] 
[02/25 14:21:34   1066s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 504 Resize = 8 **
[02/25 14:21:34   1066s] --------------------------------------------------------------
[02/25 14:21:34   1066s] |                                   | Total     | Sequential |
[02/25 14:21:34   1066s] --------------------------------------------------------------
[02/25 14:21:34   1066s] | Num insts resized                 |       8  |       0    |
[02/25 14:21:34   1066s] | Num insts undone                  |       0  |       0    |
[02/25 14:21:34   1066s] | Num insts Downsized               |       8  |       0    |
[02/25 14:21:34   1066s] | Num insts Samesized               |       0  |       0    |
[02/25 14:21:34   1066s] | Num insts Upsized                 |       0  |       0    |
[02/25 14:21:34   1066s] | Num multiple commits+uncommits    |       0  |       -    |
[02/25 14:21:34   1066s] --------------------------------------------------------------
[02/25 14:21:34   1066s] Bottom Preferred Layer:
[02/25 14:21:34   1066s] +---------------+------------+----------+
[02/25 14:21:34   1066s] |     Layer     |   OPT_LA   |   Rule   |
[02/25 14:21:34   1066s] +---------------+------------+----------+
[02/25 14:21:34   1066s] | metal4 (z=4)  |         24 | default  |
[02/25 14:21:34   1066s] +---------------+------------+----------+
[02/25 14:21:34   1066s] Via Pillar Rule:
[02/25 14:21:34   1066s]     None
[02/25 14:21:34   1066s] 
[02/25 14:21:34   1066s] Number of times islegalLocAvaiable called = 16 skipped = 0, called in commitmove = 8, skipped in commitmove = 0
[02/25 14:21:34   1066s] End: Core Area Reclaim Optimization (cpu = 0:00:04.6) (real = 0:00:05.0) **
[02/25 14:21:34   1066s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2145.4M, EPOCH TIME: 1677363694.262814
[02/25 14:21:34   1066s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29402).
[02/25 14:21:34   1066s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:34   1066s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:34   1066s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:34   1066s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.086, MEM:2145.4M, EPOCH TIME: 1677363694.348701
[02/25 14:21:34   1066s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2145.4M, EPOCH TIME: 1677363694.350703
[02/25 14:21:34   1066s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2145.4M, EPOCH TIME: 1677363694.351015
[02/25 14:21:34   1066s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2145.4M, EPOCH TIME: 1677363694.376727
[02/25 14:21:34   1066s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:34   1066s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:34   1066s] 
[02/25 14:21:34   1066s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:21:34   1066s] OPERPROF:       Starting CMU at level 4, MEM:2145.4M, EPOCH TIME: 1677363694.389296
[02/25 14:21:34   1066s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:2145.4M, EPOCH TIME: 1677363694.391937
[02/25 14:21:34   1066s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:2145.4M, EPOCH TIME: 1677363694.396027
[02/25 14:21:34   1066s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2145.4M, EPOCH TIME: 1677363694.396188
[02/25 14:21:34   1066s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2145.4M, EPOCH TIME: 1677363694.396347
[02/25 14:21:34   1066s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2145.4M, EPOCH TIME: 1677363694.401292
[02/25 14:21:34   1066s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:2145.4M, EPOCH TIME: 1677363694.401865
[02/25 14:21:34   1066s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.051, MEM:2145.4M, EPOCH TIME: 1677363694.402164
[02/25 14:21:34   1066s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.052, MEM:2145.4M, EPOCH TIME: 1677363694.402320
[02/25 14:21:34   1066s] TDRefine: refinePlace mode is spiral
[02/25 14:21:34   1066s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9687.6
[02/25 14:21:34   1066s] OPERPROF: Starting RefinePlace at level 1, MEM:2145.4M, EPOCH TIME: 1677363694.402506
[02/25 14:21:34   1066s] *** Starting refinePlace (0:17:47 mem=2145.4M) ***
[02/25 14:21:34   1066s] Total net bbox length = 1.499e+05 (7.591e+04 7.401e+04) (ext = 4.616e+03)
[02/25 14:21:34   1066s] 
[02/25 14:21:34   1066s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:21:34   1066s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/25 14:21:34   1066s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:21:34   1066s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:21:34   1066s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2145.4M, EPOCH TIME: 1677363694.452857
[02/25 14:21:34   1066s] Starting refinePlace ...
[02/25 14:21:34   1066s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:21:34   1066s] One DDP V2 for no tweak run.
[02/25 14:21:34   1066s] 
[02/25 14:21:34   1066s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[02/25 14:21:35   1067s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/25 14:21:35   1067s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:01.0)
[02/25 14:21:35   1067s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/25 14:21:35   1067s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2145.4MB) @(0:17:47 - 0:17:47).
[02/25 14:21:35   1067s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/25 14:21:35   1067s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2145.4MB
[02/25 14:21:35   1067s] Statistics of distance of Instance movement in refine placement:
[02/25 14:21:35   1067s]   maximum (X+Y) =         0.00 um
[02/25 14:21:35   1067s]   mean    (X+Y) =         0.00 um
[02/25 14:21:35   1067s] Summary Report:
[02/25 14:21:35   1067s] Instances move: 0 (out of 29402 movable)
[02/25 14:21:35   1067s] Instances flipped: 0
[02/25 14:21:35   1067s] Mean displacement: 0.00 um
[02/25 14:21:35   1067s] Max displacement: 0.00 um 
[02/25 14:21:35   1067s] Total instances moved : 0
[02/25 14:21:35   1067s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.630, REAL:0.633, MEM:2145.4M, EPOCH TIME: 1677363695.086236
[02/25 14:21:35   1067s] Total net bbox length = 1.499e+05 (7.591e+04 7.401e+04) (ext = 4.616e+03)
[02/25 14:21:35   1067s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2145.4MB
[02/25 14:21:35   1067s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=2145.4MB) @(0:17:47 - 0:17:47).
[02/25 14:21:35   1067s] *** Finished refinePlace (0:17:47 mem=2145.4M) ***
[02/25 14:21:35   1067s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9687.6
[02/25 14:21:35   1067s] OPERPROF: Finished RefinePlace at level 1, CPU:0.720, REAL:0.705, MEM:2145.4M, EPOCH TIME: 1677363695.107589
[02/25 14:21:35   1067s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2145.4M, EPOCH TIME: 1677363695.325040
[02/25 14:21:35   1067s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29402).
[02/25 14:21:35   1067s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:35   1067s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:35   1067s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:35   1067s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.086, MEM:2145.4M, EPOCH TIME: 1677363695.410968
[02/25 14:21:35   1067s] *** maximum move = 0.00 um ***
[02/25 14:21:35   1067s] *** Finished re-routing un-routed nets (2145.4M) ***
[02/25 14:21:35   1067s] OPERPROF: Starting DPlace-Init at level 1, MEM:2145.4M, EPOCH TIME: 1677363695.455136
[02/25 14:21:35   1067s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2145.4M, EPOCH TIME: 1677363695.480872
[02/25 14:21:35   1067s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:35   1067s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:35   1067s] 
[02/25 14:21:35   1067s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:21:35   1067s] OPERPROF:     Starting CMU at level 3, MEM:2145.4M, EPOCH TIME: 1677363695.493420
[02/25 14:21:35   1067s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:2145.4M, EPOCH TIME: 1677363695.495922
[02/25 14:21:35   1067s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2145.4M, EPOCH TIME: 1677363695.499973
[02/25 14:21:35   1067s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2145.4M, EPOCH TIME: 1677363695.500135
[02/25 14:21:35   1067s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2145.4M, EPOCH TIME: 1677363695.500295
[02/25 14:21:35   1067s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2145.4M, EPOCH TIME: 1677363695.505215
[02/25 14:21:35   1067s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2145.4M, EPOCH TIME: 1677363695.505786
[02/25 14:21:35   1067s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.051, MEM:2145.4M, EPOCH TIME: 1677363695.506083
[02/25 14:21:35   1067s] 
[02/25 14:21:35   1067s] *** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=2145.4M) ***
[02/25 14:21:35   1067s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9687.8
[02/25 14:21:35   1067s] *** AreaOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:06.1/0:00:06.0 (1.0), totSession cpu/real = 0:17:47.8/0:47:17.7 (0.4), mem = 2145.4M
[02/25 14:21:35   1067s] 
[02/25 14:21:35   1067s] =============================================================================================
[02/25 14:21:35   1067s]  Step TAT Report : AreaOpt #4 / place_opt_design #1                             21.15-s110_1
[02/25 14:21:35   1067s] =============================================================================================
[02/25 14:21:35   1067s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:21:35   1067s] ---------------------------------------------------------------------------------------------
[02/25 14:21:35   1067s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.0
[02/25 14:21:35   1067s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:21:35   1067s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:21:35   1067s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.1
[02/25 14:21:35   1067s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:21:35   1067s] [ OptimizationStep       ]      1   0:00:00.5  (   8.2 % )     0:00:04.1 /  0:00:04.1    1.0
[02/25 14:21:35   1067s] [ OptSingleIteration     ]      5   0:00:00.4  (   6.6 % )     0:00:03.6 /  0:00:03.6    1.0
[02/25 14:21:35   1067s] [ OptGetWeight           ]    596   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.3
[02/25 14:21:35   1067s] [ OptEval                ]    596   0:00:01.3  (  21.9 % )     0:00:01.3 /  0:00:01.3    1.0
[02/25 14:21:35   1067s] [ OptCommit              ]    596   0:00:00.3  (   4.3 % )     0:00:00.3 /  0:00:00.3    1.1
[02/25 14:21:35   1067s] [ PostCommitDelayUpdate  ]    596   0:00:00.1  (   2.3 % )     0:00:00.9 /  0:00:00.9    1.0
[02/25 14:21:35   1067s] [ IncrDelayCalc          ]    152   0:00:00.7  (  12.4 % )     0:00:00.7 /  0:00:00.8    1.0
[02/25 14:21:35   1067s] [ RefinePlace            ]      1   0:00:01.4  (  23.8 % )     0:00:01.5 /  0:00:01.5    1.0
[02/25 14:21:35   1067s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[02/25 14:21:35   1067s] [ IncrTimingUpdate       ]     51   0:00:00.7  (  11.1 % )     0:00:00.7 /  0:00:00.6    1.0
[02/25 14:21:35   1067s] [ MISC                   ]          0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:21:35   1067s] ---------------------------------------------------------------------------------------------
[02/25 14:21:35   1067s]  AreaOpt #4 TOTAL                   0:00:06.0  ( 100.0 % )     0:00:06.0 /  0:00:06.1    1.0
[02/25 14:21:35   1067s] ---------------------------------------------------------------------------------------------
[02/25 14:21:35   1067s] 
[02/25 14:21:35   1067s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2126.4M, EPOCH TIME: 1677363695.715410
[02/25 14:21:35   1067s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:35   1067s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:35   1067s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:35   1067s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:35   1067s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.072, MEM:2065.4M, EPOCH TIME: 1677363695.787633
[02/25 14:21:35   1067s] TotalInstCnt at PhyDesignMc Destruction: 29402
[02/25 14:21:35   1067s] End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=2065.37M, totSessionCpu=0:17:48).
[02/25 14:21:35   1068s] **INFO: Flow update: Design timing is met.
[02/25 14:21:35   1068s] Begin: GigaOpt postEco DRV Optimization
[02/25 14:21:35   1068s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[02/25 14:21:35   1068s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:17:48.1/0:47:18.0 (0.4), mem = 2065.4M
[02/25 14:21:36   1068s] Info: 1 clock net  excluded from IPO operation.
[02/25 14:21:36   1068s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9687.9
[02/25 14:21:36   1068s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/25 14:21:36   1068s] ### Creating PhyDesignMc. totSessionCpu=0:17:48 mem=2065.4M
[02/25 14:21:36   1068s] OPERPROF: Starting DPlace-Init at level 1, MEM:2065.4M, EPOCH TIME: 1677363696.055419
[02/25 14:21:36   1068s] Processing tracks to init pin-track alignment.
[02/25 14:21:36   1068s] z: 2, totalTracks: 1
[02/25 14:21:36   1068s] z: 4, totalTracks: 1
[02/25 14:21:36   1068s] z: 6, totalTracks: 1
[02/25 14:21:36   1068s] z: 8, totalTracks: 1
[02/25 14:21:36   1068s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:21:36   1068s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2065.4M, EPOCH TIME: 1677363696.080857
[02/25 14:21:36   1068s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:36   1068s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:36   1068s] 
[02/25 14:21:36   1068s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:21:36   1068s] OPERPROF:     Starting CMU at level 3, MEM:2065.4M, EPOCH TIME: 1677363696.092943
[02/25 14:21:36   1068s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2065.4M, EPOCH TIME: 1677363696.095437
[02/25 14:21:36   1068s] 
[02/25 14:21:36   1068s] Bad Lib Cell Checking (CMU) is done! (0)
[02/25 14:21:36   1068s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2065.4M, EPOCH TIME: 1677363696.099706
[02/25 14:21:36   1068s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2065.4M, EPOCH TIME: 1677363696.099866
[02/25 14:21:36   1068s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2065.4M, EPOCH TIME: 1677363696.100025
[02/25 14:21:36   1068s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2065.4MB).
[02/25 14:21:36   1068s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.050, MEM:2065.4M, EPOCH TIME: 1677363696.105066
[02/25 14:21:36   1068s] TotalInstCnt at PhyDesignMc Initialization: 29402
[02/25 14:21:36   1068s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:48 mem=2065.4M
[02/25 14:21:36   1068s] ### Creating RouteCongInterface, started
[02/25 14:21:36   1068s] 
[02/25 14:21:36   1068s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[02/25 14:21:36   1068s] 
[02/25 14:21:36   1068s] #optDebug: {0, 1.000}
[02/25 14:21:36   1068s] ### Creating RouteCongInterface, finished
[02/25 14:21:36   1068s] {MG  {4 0 1 0.0290146}  {7 0 1.4 0.143932}  {9 0 5.8 0.574576} }
[02/25 14:21:36   1068s] ### Creating LA Mngr. totSessionCpu=0:17:49 mem=2065.4M
[02/25 14:21:36   1068s] ### Creating LA Mngr, finished. totSessionCpu=0:17:49 mem=2065.4M
[02/25 14:21:37   1069s] [GPS-DRV] Optimizer parameters ============================= 
[02/25 14:21:37   1069s] [GPS-DRV] maxDensity (design): 0.95
[02/25 14:21:37   1069s] [GPS-DRV] maxLocalDensity: 0.98
[02/25 14:21:37   1069s] [GPS-DRV] All active and enabled setup views
[02/25 14:21:37   1069s] [GPS-DRV]     VView1
[02/25 14:21:37   1069s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/25 14:21:37   1069s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/25 14:21:37   1069s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/25 14:21:37   1069s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[02/25 14:21:37   1069s] [GPS-DRV] timing-driven DRV settings
[02/25 14:21:37   1069s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[02/25 14:21:37   1069s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2122.6M, EPOCH TIME: 1677363697.004450
[02/25 14:21:37   1069s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2122.6M, EPOCH TIME: 1677363697.005033
[02/25 14:21:37   1069s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/25 14:21:37   1069s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/25 14:21:37   1069s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/25 14:21:37   1069s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/25 14:21:37   1069s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/25 14:21:37   1069s] Info: violation cost 0.177865 (cap = 0.177865, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/25 14:21:37   1069s] |     0|     0|     0.00|    28|    28|    -0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 64.11%|          |         |
[02/25 14:21:39   1071s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/25 14:21:39   1071s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       3| 64.11%| 0:00:02.0|  2165.3M|
[02/25 14:21:39   1071s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/25 14:21:39   1071s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 64.11%| 0:00:00.0|  2165.3M|
[02/25 14:21:39   1071s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/25 14:21:39   1071s] Bottom Preferred Layer:
[02/25 14:21:39   1071s] +---------------+------------+----------+
[02/25 14:21:39   1071s] |     Layer     |   OPT_LA   |   Rule   |
[02/25 14:21:39   1071s] +---------------+------------+----------+
[02/25 14:21:39   1071s] | metal4 (z=4)  |         49 | default  |
[02/25 14:21:39   1071s] +---------------+------------+----------+
[02/25 14:21:39   1071s] Via Pillar Rule:
[02/25 14:21:39   1071s]     None
[02/25 14:21:39   1071s] 
[02/25 14:21:39   1071s] *** Finish DRV Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=2165.3M) ***
[02/25 14:21:39   1071s] 
[02/25 14:21:39   1071s] Total-nets :: 34436, Stn-nets :: 22488, ratio :: 65.3038 %, Total-len 164752, Stn-len 97324.3
[02/25 14:21:39   1071s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2146.2M, EPOCH TIME: 1677363699.093785
[02/25 14:21:39   1071s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29402).
[02/25 14:21:39   1071s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:39   1071s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:39   1071s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:39   1071s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.083, MEM:2065.2M, EPOCH TIME: 1677363699.176382
[02/25 14:21:39   1071s] TotalInstCnt at PhyDesignMc Destruction: 29402
[02/25 14:21:39   1071s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9687.9
[02/25 14:21:39   1071s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:17:51.3/0:47:21.2 (0.4), mem = 2065.2M
[02/25 14:21:39   1071s] 
[02/25 14:21:39   1071s] =============================================================================================
[02/25 14:21:39   1071s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.15-s110_1
[02/25 14:21:39   1071s] =============================================================================================
[02/25 14:21:39   1071s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:21:39   1071s] ---------------------------------------------------------------------------------------------
[02/25 14:21:39   1071s] [ SlackTraversorInit     ]      1   0:00:00.2  (   5.3 % )     0:00:00.2 /  0:00:00.2    0.9
[02/25 14:21:39   1071s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:21:39   1071s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   8.1 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:21:39   1071s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.1
[02/25 14:21:39   1071s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:21:39   1071s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:21:39   1071s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:01.8 /  0:00:01.8    1.0
[02/25 14:21:39   1071s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:01.4 /  0:00:01.4    1.0
[02/25 14:21:39   1071s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:21:39   1071s] [ OptEval                ]      1   0:00:01.0  (  32.2 % )     0:00:01.0 /  0:00:01.0    1.0
[02/25 14:21:39   1071s] [ OptCommit              ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[02/25 14:21:39   1071s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:21:39   1071s] [ IncrDelayCalc          ]      5   0:00:00.2  (   7.4 % )     0:00:00.2 /  0:00:00.2    0.9
[02/25 14:21:39   1071s] [ DrvFindVioNets         ]      3   0:00:00.3  (   9.3 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:21:39   1071s] [ DrvComputeSummary      ]      3   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.1
[02/25 14:21:39   1071s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:21:39   1071s] [ MISC                   ]          0:00:00.8  (  24.4 % )     0:00:00.8 /  0:00:00.8    1.0
[02/25 14:21:39   1071s] ---------------------------------------------------------------------------------------------
[02/25 14:21:39   1071s]  DrvOpt #3 TOTAL                    0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:03.2    1.0
[02/25 14:21:39   1071s] ---------------------------------------------------------------------------------------------
[02/25 14:21:39   1071s] 
[02/25 14:21:39   1071s] End: GigaOpt postEco DRV Optimization
[02/25 14:21:39   1071s] **INFO: Flow update: Design timing is met.
[02/25 14:21:39   1071s] Running refinePlace -preserveRouting true -hardFence false
[02/25 14:21:39   1071s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2065.2M, EPOCH TIME: 1677363699.183420
[02/25 14:21:39   1071s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2065.2M, EPOCH TIME: 1677363699.183617
[02/25 14:21:39   1071s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2065.2M, EPOCH TIME: 1677363699.183906
[02/25 14:21:39   1071s] Processing tracks to init pin-track alignment.
[02/25 14:21:39   1071s] z: 2, totalTracks: 1
[02/25 14:21:39   1071s] z: 4, totalTracks: 1
[02/25 14:21:39   1071s] z: 6, totalTracks: 1
[02/25 14:21:39   1071s] z: 8, totalTracks: 1
[02/25 14:21:39   1071s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:21:39   1071s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2065.2M, EPOCH TIME: 1677363699.209185
[02/25 14:21:39   1071s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:39   1071s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:39   1071s] 
[02/25 14:21:39   1071s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:21:39   1071s] OPERPROF:         Starting CMU at level 5, MEM:2065.2M, EPOCH TIME: 1677363699.221378
[02/25 14:21:39   1071s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.003, MEM:2065.2M, EPOCH TIME: 1677363699.223894
[02/25 14:21:39   1071s] 
[02/25 14:21:39   1071s] Bad Lib Cell Checking (CMU) is done! (0)
[02/25 14:21:39   1071s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.019, MEM:2065.2M, EPOCH TIME: 1677363699.228044
[02/25 14:21:39   1071s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2065.2M, EPOCH TIME: 1677363699.228204
[02/25 14:21:39   1071s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2065.2M, EPOCH TIME: 1677363699.228364
[02/25 14:21:39   1071s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2065.2MB).
[02/25 14:21:39   1071s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.049, MEM:2065.2M, EPOCH TIME: 1677363699.233400
[02/25 14:21:39   1071s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.050, MEM:2065.2M, EPOCH TIME: 1677363699.233563
[02/25 14:21:39   1071s] TDRefine: refinePlace mode is spiral
[02/25 14:21:39   1071s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9687.7
[02/25 14:21:39   1071s] OPERPROF:   Starting RefinePlace at level 2, MEM:2065.2M, EPOCH TIME: 1677363699.233744
[02/25 14:21:39   1071s] *** Starting refinePlace (0:17:51 mem=2065.2M) ***
[02/25 14:21:39   1071s] Total net bbox length = 1.499e+05 (7.591e+04 7.401e+04) (ext = 4.616e+03)
[02/25 14:21:39   1071s] 
[02/25 14:21:39   1071s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:21:39   1071s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:21:39   1071s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:21:39   1071s] 
[02/25 14:21:39   1071s] Starting Small incrNP...
[02/25 14:21:39   1071s] User Input Parameters:
[02/25 14:21:39   1071s] - Congestion Driven    : Off
[02/25 14:21:39   1071s] - Timing Driven        : Off
[02/25 14:21:39   1071s] - Area-Violation Based : Off
[02/25 14:21:39   1071s] - Start Rollback Level : -5
[02/25 14:21:39   1071s] - Legalized            : On
[02/25 14:21:39   1071s] - Window Based         : Off
[02/25 14:21:39   1071s] - eDen incr mode       : Off
[02/25 14:21:39   1071s] - Small incr mode      : On
[02/25 14:21:39   1071s] 
[02/25 14:21:39   1071s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2065.2M, EPOCH TIME: 1677363699.319977
[02/25 14:21:39   1071s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2065.2M, EPOCH TIME: 1677363699.326328
[02/25 14:21:39   1071s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.010, REAL:0.008, MEM:2065.2M, EPOCH TIME: 1677363699.334764
[02/25 14:21:39   1071s] default core: bins with density > 0.750 = 53.74 % ( 194 / 361 )
[02/25 14:21:39   1071s] Density distribution unevenness ratio = 19.936%
[02/25 14:21:39   1071s] Density distribution unevenness ratio (U70) = 13.511%
[02/25 14:21:39   1071s] Density distribution unevenness ratio (U80) = 4.744%
[02/25 14:21:39   1071s] Density distribution unevenness ratio (U90) = 0.196%
[02/25 14:21:39   1071s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.020, REAL:0.015, MEM:2065.2M, EPOCH TIME: 1677363699.335010
[02/25 14:21:39   1071s] cost 0.939189, thresh 1.000000
[02/25 14:21:39   1071s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2065.2M)
[02/25 14:21:39   1071s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[02/25 14:21:39   1071s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2065.2M, EPOCH TIME: 1677363699.336648
[02/25 14:21:39   1071s] Starting refinePlace ...
[02/25 14:21:39   1071s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:21:39   1071s] One DDP V2 for no tweak run.
[02/25 14:21:39   1071s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:21:39   1071s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2067.2M, EPOCH TIME: 1677363699.420065
[02/25 14:21:39   1071s] DDP initSite1 nrRow 184 nrJob 184
[02/25 14:21:39   1071s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2067.2M, EPOCH TIME: 1677363699.420306
[02/25 14:21:39   1071s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2067.2M, EPOCH TIME: 1677363699.420787
[02/25 14:21:39   1071s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2067.2M, EPOCH TIME: 1677363699.420949
[02/25 14:21:39   1071s] DDP markSite nrRow 184 nrJob 184
[02/25 14:21:39   1071s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.010, REAL:0.001, MEM:2067.2M, EPOCH TIME: 1677363699.421808
[02/25 14:21:39   1071s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.010, REAL:0.002, MEM:2067.2M, EPOCH TIME: 1677363699.421964
[02/25 14:21:39   1071s]   Spread Effort: high, pre-route mode, useDDP on.
[02/25 14:21:39   1071s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2071.3MB) @(0:17:51 - 0:17:52).
[02/25 14:21:39   1071s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/25 14:21:39   1071s] wireLenOptFixPriorityInst 0 inst fixed
[02/25 14:21:39   1071s] 
[02/25 14:21:39   1071s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[02/25 14:21:40   1072s] Move report: legalization moves 10 insts, mean move: 0.70 um, max move: 2.35 um spiral
[02/25 14:21:40   1072s] 	Max move on inst (FE_RC_14558_0): (236.08, 171.64) --> (237.03, 170.24)
[02/25 14:21:40   1072s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[02/25 14:21:40   1072s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/25 14:21:40   1072s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2071.3MB) @(0:17:52 - 0:17:52).
[02/25 14:21:40   1072s] Move report: Detail placement moves 10 insts, mean move: 0.70 um, max move: 2.35 um 
[02/25 14:21:40   1072s] 	Max move on inst (FE_RC_14558_0): (236.08, 171.64) --> (237.03, 170.24)
[02/25 14:21:40   1072s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2071.3MB
[02/25 14:21:40   1072s] Statistics of distance of Instance movement in refine placement:
[02/25 14:21:40   1072s]   maximum (X+Y) =         2.35 um
[02/25 14:21:40   1072s]   inst (FE_RC_14558_0) with max move: (236.08, 171.64) -> (237.03, 170.24)
[02/25 14:21:40   1072s]   mean    (X+Y) =         0.70 um
[02/25 14:21:40   1072s] Summary Report:
[02/25 14:21:40   1072s] Instances move: 10 (out of 29402 movable)
[02/25 14:21:40   1072s] Instances flipped: 0
[02/25 14:21:40   1072s] Mean displacement: 0.70 um
[02/25 14:21:40   1072s] Max displacement: 2.35 um (Instance: FE_RC_14558_0) (236.08, 171.64) -> (237.03, 170.24)
[02/25 14:21:40   1072s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[02/25 14:21:40   1072s] Total instances moved : 10
[02/25 14:21:40   1072s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.760, REAL:0.785, MEM:2071.3M, EPOCH TIME: 1677363700.121854
[02/25 14:21:40   1072s] Total net bbox length = 1.499e+05 (7.591e+04 7.401e+04) (ext = 4.616e+03)
[02/25 14:21:40   1072s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2071.3MB
[02/25 14:21:40   1072s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=2071.3MB) @(0:17:51 - 0:17:52).
[02/25 14:21:40   1072s] *** Finished refinePlace (0:17:52 mem=2071.3M) ***
[02/25 14:21:40   1072s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9687.7
[02/25 14:21:40   1072s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.840, REAL:0.901, MEM:2071.3M, EPOCH TIME: 1677363700.134436
[02/25 14:21:40   1072s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2071.3M, EPOCH TIME: 1677363700.134705
[02/25 14:21:40   1072s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29402).
[02/25 14:21:40   1072s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:40   1072s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:40   1072s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:40   1072s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.080, REAL:0.084, MEM:2065.3M, EPOCH TIME: 1677363700.219053
[02/25 14:21:40   1072s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.980, REAL:1.036, MEM:2065.3M, EPOCH TIME: 1677363700.219281
[02/25 14:21:40   1072s] **INFO: Flow update: Design timing is met.
[02/25 14:21:40   1072s] **INFO: Flow update: Design timing is met.
[02/25 14:21:40   1072s] **INFO: Flow update: Design timing is met.
[02/25 14:21:40   1072s] Register exp ratio and priority group on 49 nets on 34543 nets : 
[02/25 14:21:40   1072s] z=4 : 49 nets
[02/25 14:21:40   1072s] 
[02/25 14:21:40   1072s] Active setup views:
[02/25 14:21:40   1072s]  VView1
[02/25 14:21:40   1072s]   Dominating endpoints: 0
[02/25 14:21:40   1072s]   Dominating TNS: -0.000
[02/25 14:21:40   1072s] 
[02/25 14:21:40   1072s] Extraction called for design 'myPMul32_4' of instances=29402 and nets=34547 using extraction engine 'preRoute' .
[02/25 14:21:40   1072s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/25 14:21:40   1072s] Type 'man IMPEXT-3530' for more detail.
[02/25 14:21:40   1072s] PreRoute RC Extraction called for design myPMul32_4.
[02/25 14:21:40   1072s] RC Extraction called in multi-corner(1) mode.
[02/25 14:21:40   1072s] RCMode: PreRoute
[02/25 14:21:40   1072s]       RC Corner Indexes            0   
[02/25 14:21:40   1072s] Capacitance Scaling Factor   : 1.00000 
[02/25 14:21:40   1072s] Resistance Scaling Factor    : 1.00000 
[02/25 14:21:40   1072s] Clock Cap. Scaling Factor    : 1.00000 
[02/25 14:21:40   1072s] Clock Res. Scaling Factor    : 1.00000 
[02/25 14:21:40   1072s] Shrink Factor                : 1.00000
[02/25 14:21:40   1072s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/25 14:21:40   1072s] Using capacitance table file ...
[02/25 14:21:40   1072s] RC Grid backup saved.
[02/25 14:21:40   1072s] 
[02/25 14:21:40   1072s] Trim Metal Layers:
[02/25 14:21:40   1072s] LayerId::1 widthSet size::4
[02/25 14:21:40   1072s] LayerId::2 widthSet size::4
[02/25 14:21:40   1072s] LayerId::3 widthSet size::4
[02/25 14:21:40   1072s] LayerId::4 widthSet size::4
[02/25 14:21:40   1072s] LayerId::5 widthSet size::4
[02/25 14:21:40   1072s] LayerId::6 widthSet size::4
[02/25 14:21:40   1072s] LayerId::7 widthSet size::4
[02/25 14:21:40   1072s] LayerId::8 widthSet size::4
[02/25 14:21:40   1072s] LayerId::9 widthSet size::4
[02/25 14:21:40   1072s] LayerId::10 widthSet size::3
[02/25 14:21:40   1072s] Skipped RC grid update for preRoute extraction.
[02/25 14:21:40   1072s] eee: pegSigSF::1.070000
[02/25 14:21:40   1072s] Initializing multi-corner capacitance tables ... 
[02/25 14:21:40   1072s] Initializing multi-corner resistance tables ...
[02/25 14:21:40   1072s] eee: l::1 avDens::0.095937 usedTrk::3837.469009 availTrk::40000.000000 sigTrk::3837.469009
[02/25 14:21:40   1072s] eee: l::2 avDens::0.138770 usedTrk::4801.428400 availTrk::34600.000000 sigTrk::4801.428400
[02/25 14:21:40   1072s] eee: l::3 avDens::0.125065 usedTrk::4402.272221 availTrk::35200.000000 sigTrk::4402.272221
[02/25 14:21:40   1072s] eee: l::4 avDens::0.015780 usedTrk::72.587035 availTrk::4600.000000 sigTrk::72.587035
[02/25 14:21:40   1072s] eee: l::5 avDens::0.009945 usedTrk::29.833929 availTrk::3000.000000 sigTrk::29.833929
[02/25 14:21:40   1072s] eee: l::6 avDens::0.000400 usedTrk::0.020000 availTrk::50.000000 sigTrk::0.020000
[02/25 14:21:40   1072s] eee: l::7 avDens::0.004007 usedTrk::0.066786 availTrk::16.666667 sigTrk::0.066786
[02/25 14:21:40   1072s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:21:40   1072s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:21:40   1072s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:21:40   1072s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/25 14:21:40   1072s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.811000 pMod=83 wcR=0.500500 newSi=0.001800 wHLS=1.278724 siPrev=0 viaL=0.000000
[02/25 14:21:40   1072s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2049.906M)
[02/25 14:21:40   1073s] Skewing Data Summary (End_of_FINAL)
[02/25 14:21:41   1073s] --------------------------------------------------
[02/25 14:21:41   1073s]  Total skewed count:0
[02/25 14:21:41   1073s] --------------------------------------------------
[02/25 14:21:41   1073s] Starting delay calculation for Setup views
[02/25 14:21:41   1073s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/25 14:21:41   1073s] #################################################################################
[02/25 14:21:41   1073s] # Design Stage: PreRoute
[02/25 14:21:41   1073s] # Design Name: myPMul32_4
[02/25 14:21:41   1073s] # Design Mode: 90nm
[02/25 14:21:41   1073s] # Analysis Mode: MMMC Non-OCV 
[02/25 14:21:41   1073s] # Parasitics Mode: No SPEF/RCDB 
[02/25 14:21:41   1073s] # Signoff Settings: SI Off 
[02/25 14:21:41   1073s] #################################################################################
[02/25 14:21:42   1074s] Calculate delays in Single mode...
[02/25 14:21:42   1074s] Topological Sorting (REAL = 0:00:00.0, MEM = 2043.9M, InitMEM = 2043.9M)
[02/25 14:21:42   1074s] Start delay calculation (fullDC) (1 T). (MEM=2043.92)
[02/25 14:21:42   1074s] End AAE Lib Interpolated Model. (MEM=2055.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/25 14:21:49   1081s] Total number of fetched objects 34671
[02/25 14:21:49   1081s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/25 14:21:49   1081s] End delay calculation. (MEM=2071.12 CPU=0:00:06.3 REAL=0:00:06.0)
[02/25 14:21:49   1081s] End delay calculation (fullDC). (MEM=2071.12 CPU=0:00:07.3 REAL=0:00:07.0)
[02/25 14:21:49   1081s] *** CDM Built up (cpu=0:00:08.1  real=0:00:08.0  mem= 2071.1M) ***
[02/25 14:21:50   1082s] *** Done Building Timing Graph (cpu=0:00:08.8 real=0:00:09.0 totSessionCpu=0:18:02 mem=2071.1M)
[02/25 14:21:50   1082s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2071.12 MB )
[02/25 14:21:50   1082s] (I)      ==================== Layers =====================
[02/25 14:21:50   1082s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:21:50   1082s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/25 14:21:50   1082s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:21:50   1082s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/25 14:21:50   1082s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/25 14:21:50   1082s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/25 14:21:50   1082s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/25 14:21:50   1082s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/25 14:21:50   1082s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/25 14:21:50   1082s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/25 14:21:50   1082s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/25 14:21:50   1082s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/25 14:21:50   1082s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/25 14:21:50   1082s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/25 14:21:50   1082s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/25 14:21:50   1082s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/25 14:21:50   1082s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/25 14:21:50   1082s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/25 14:21:50   1082s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/25 14:21:50   1082s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/25 14:21:50   1082s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/25 14:21:50   1082s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/25 14:21:50   1082s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:21:50   1082s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/25 14:21:50   1082s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/25 14:21:50   1082s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/25 14:21:50   1082s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:21:50   1082s] (I)      Started Import and model ( Curr Mem: 2071.12 MB )
[02/25 14:21:50   1082s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:21:50   1082s] (I)      == Non-default Options ==
[02/25 14:21:50   1082s] (I)      Build term to term wires                           : false
[02/25 14:21:50   1082s] (I)      Maximum routing layer                              : 10
[02/25 14:21:50   1082s] (I)      Number of threads                                  : 1
[02/25 14:21:50   1082s] (I)      Method to set GCell size                           : row
[02/25 14:21:50   1082s] (I)      Counted 941 PG shapes. We will not process PG shapes layer by layer.
[02/25 14:21:50   1082s] (I)      Use row-based GCell size
[02/25 14:21:50   1082s] (I)      Use row-based GCell align
[02/25 14:21:50   1082s] (I)      layer 0 area = 0
[02/25 14:21:50   1082s] (I)      layer 1 area = 0
[02/25 14:21:50   1082s] (I)      layer 2 area = 0
[02/25 14:21:50   1082s] (I)      layer 3 area = 0
[02/25 14:21:50   1082s] (I)      layer 4 area = 0
[02/25 14:21:50   1082s] (I)      layer 5 area = 0
[02/25 14:21:50   1082s] (I)      layer 6 area = 0
[02/25 14:21:50   1082s] (I)      layer 7 area = 0
[02/25 14:21:50   1082s] (I)      layer 8 area = 0
[02/25 14:21:50   1082s] (I)      layer 9 area = 0
[02/25 14:21:50   1082s] (I)      GCell unit size   : 2800
[02/25 14:21:50   1082s] (I)      GCell multiplier  : 1
[02/25 14:21:50   1082s] (I)      GCell row height  : 2800
[02/25 14:21:50   1082s] (I)      Actual row height : 2800
[02/25 14:21:50   1082s] (I)      GCell align ref   : 10080 10080
[02/25 14:21:50   1082s] [NR-eGR] Track table information for default rule: 
[02/25 14:21:50   1082s] [NR-eGR] metal1 has single uniform track structure
[02/25 14:21:50   1082s] [NR-eGR] metal2 has single uniform track structure
[02/25 14:21:50   1082s] [NR-eGR] metal3 has single uniform track structure
[02/25 14:21:50   1082s] [NR-eGR] metal4 has single uniform track structure
[02/25 14:21:50   1082s] [NR-eGR] metal5 has single uniform track structure
[02/25 14:21:50   1082s] [NR-eGR] metal6 has single uniform track structure
[02/25 14:21:50   1082s] [NR-eGR] metal7 has single uniform track structure
[02/25 14:21:50   1082s] [NR-eGR] metal8 has single uniform track structure
[02/25 14:21:50   1082s] [NR-eGR] metal9 has single uniform track structure
[02/25 14:21:50   1082s] [NR-eGR] metal10 has single uniform track structure
[02/25 14:21:50   1082s] (I)      ============== Default via ===============
[02/25 14:21:50   1082s] (I)      +---+------------------+-----------------+
[02/25 14:21:50   1082s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/25 14:21:50   1082s] (I)      +---+------------------+-----------------+
[02/25 14:21:50   1082s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/25 14:21:50   1082s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/25 14:21:50   1082s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/25 14:21:50   1082s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/25 14:21:50   1082s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/25 14:21:50   1082s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/25 14:21:50   1082s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/25 14:21:50   1082s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/25 14:21:50   1082s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/25 14:21:50   1082s] (I)      +---+------------------+-----------------+
[02/25 14:21:50   1082s] [NR-eGR] Read 382 PG shapes
[02/25 14:21:50   1082s] [NR-eGR] Read 0 clock shapes
[02/25 14:21:50   1082s] [NR-eGR] Read 0 other shapes
[02/25 14:21:50   1082s] [NR-eGR] #Routing Blockages  : 0
[02/25 14:21:50   1082s] [NR-eGR] #Instance Blockages : 0
[02/25 14:21:50   1082s] [NR-eGR] #PG Blockages       : 382
[02/25 14:21:50   1082s] [NR-eGR] #Halo Blockages     : 0
[02/25 14:21:50   1082s] [NR-eGR] #Boundary Blockages : 0
[02/25 14:21:50   1082s] [NR-eGR] #Clock Blockages    : 0
[02/25 14:21:50   1082s] [NR-eGR] #Other Blockages    : 0
[02/25 14:21:50   1082s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/25 14:21:50   1082s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/25 14:21:50   1082s] [NR-eGR] Read 34436 nets ( ignored 0 )
[02/25 14:21:50   1082s] (I)      early_global_route_priority property id does not exist.
[02/25 14:21:50   1082s] (I)      Read Num Blocks=382  Num Prerouted Wires=0  Num CS=0
[02/25 14:21:50   1082s] (I)      Layer 1 (V) : #blockages 382 : #preroutes 0
[02/25 14:21:50   1082s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/25 14:21:50   1082s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/25 14:21:50   1082s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/25 14:21:50   1082s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/25 14:21:50   1082s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/25 14:21:50   1082s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/25 14:21:50   1082s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[02/25 14:21:50   1082s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[02/25 14:21:50   1082s] (I)      Number of ignored nets                =      0
[02/25 14:21:50   1082s] (I)      Number of connected nets              =      0
[02/25 14:21:50   1082s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/25 14:21:50   1082s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/25 14:21:50   1082s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/25 14:21:50   1082s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/25 14:21:50   1082s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/25 14:21:50   1082s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/25 14:21:50   1082s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/25 14:21:50   1082s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/25 14:21:50   1082s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/25 14:21:50   1082s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/25 14:21:50   1082s] (I)      Ndr track 0 does not exist
[02/25 14:21:50   1082s] (I)      ---------------------Grid Graph Info--------------------
[02/25 14:21:50   1082s] (I)      Routing area        : (0, 0) - (544320, 535360)
[02/25 14:21:50   1082s] (I)      Core area           : (10080, 10080) - (534240, 525280)
[02/25 14:21:50   1082s] (I)      Site width          :   380  (dbu)
[02/25 14:21:50   1082s] (I)      Row height          :  2800  (dbu)
[02/25 14:21:50   1082s] (I)      GCell row height    :  2800  (dbu)
[02/25 14:21:50   1082s] (I)      GCell width         :  2800  (dbu)
[02/25 14:21:50   1082s] (I)      GCell height        :  2800  (dbu)
[02/25 14:21:50   1082s] (I)      Grid                :   194   191    10
[02/25 14:21:50   1082s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/25 14:21:50   1082s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/25 14:21:50   1082s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/25 14:21:50   1082s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/25 14:21:50   1082s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/25 14:21:50   1082s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/25 14:21:50   1082s] (I)      Default pitch size  :   270   280   280   560   560   560  1680  1680  3200  3360
[02/25 14:21:50   1082s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3820  3550
[02/25 14:21:50   1082s] (I)      Num tracks per GCell: 10.37 10.00 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/25 14:21:50   1082s] (I)      Total num of tracks :  1912  1944  1912   971   955   971   318   323   166   161
[02/25 14:21:50   1082s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/25 14:21:50   1082s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/25 14:21:50   1082s] (I)      --------------------------------------------------------
[02/25 14:21:50   1082s] 
[02/25 14:21:50   1082s] [NR-eGR] ============ Routing rule table ============
[02/25 14:21:50   1082s] [NR-eGR] Rule id: 0  Nets: 34436
[02/25 14:21:50   1082s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/25 14:21:50   1082s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[02/25 14:21:50   1082s] (I)                    Pitch  280  280  560  560  560  1680  1680  3200  3360 
[02/25 14:21:50   1082s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[02/25 14:21:50   1082s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[02/25 14:21:50   1082s] [NR-eGR] ========================================
[02/25 14:21:50   1082s] [NR-eGR] 
[02/25 14:21:50   1082s] (I)      =============== Blocked Tracks ===============
[02/25 14:21:50   1082s] (I)      +-------+---------+----------+---------------+
[02/25 14:21:50   1082s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/25 14:21:50   1082s] (I)      +-------+---------+----------+---------------+
[02/25 14:21:50   1082s] (I)      |     1 |       0 |        0 |         0.00% |
[02/25 14:21:50   1082s] (I)      |     2 |  371304 |     8504 |         2.29% |
[02/25 14:21:50   1082s] (I)      |     3 |  370928 |        0 |         0.00% |
[02/25 14:21:50   1082s] (I)      |     4 |  185461 |        0 |         0.00% |
[02/25 14:21:50   1082s] (I)      |     5 |  185270 |        0 |         0.00% |
[02/25 14:21:50   1082s] (I)      |     6 |  185461 |        0 |         0.00% |
[02/25 14:21:50   1082s] (I)      |     7 |   61692 |        0 |         0.00% |
[02/25 14:21:50   1082s] (I)      |     8 |   61693 |        0 |         0.00% |
[02/25 14:21:50   1082s] (I)      |     9 |   32204 |        0 |         0.00% |
[02/25 14:21:50   1082s] (I)      |    10 |   30751 |        0 |         0.00% |
[02/25 14:21:50   1082s] (I)      +-------+---------+----------+---------------+
[02/25 14:21:50   1082s] (I)      Finished Import and model ( CPU: 0.22 sec, Real: 0.21 sec, Curr Mem: 2071.12 MB )
[02/25 14:21:50   1082s] (I)      Reset routing kernel
[02/25 14:21:50   1082s] (I)      Started Global Routing ( Curr Mem: 2071.12 MB )
[02/25 14:21:50   1082s] (I)      totalPins=94526  totalGlobalPin=81260 (85.97%)
[02/25 14:21:50   1082s] (I)      total 2D Cap : 742532 = (279166 H, 463366 V)
[02/25 14:21:50   1082s] [NR-eGR] Layer group 1: route 49 net(s) in layer range [4, 10]
[02/25 14:21:50   1082s] (I)      
[02/25 14:21:50   1082s] (I)      ============  Phase 1a Route ============
[02/25 14:21:50   1082s] (I)      Usage: 4707 = (1860 H, 2847 V) = (0.67% H, 0.61% V) = (2.604e+03um H, 3.986e+03um V)
[02/25 14:21:50   1082s] (I)      
[02/25 14:21:50   1082s] (I)      ============  Phase 1b Route ============
[02/25 14:21:50   1082s] (I)      Usage: 4707 = (1860 H, 2847 V) = (0.67% H, 0.61% V) = (2.604e+03um H, 3.986e+03um V)
[02/25 14:21:50   1082s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.589800e+03um
[02/25 14:21:50   1082s] (I)      
[02/25 14:21:50   1082s] (I)      ============  Phase 1c Route ============
[02/25 14:21:50   1082s] (I)      Usage: 4707 = (1860 H, 2847 V) = (0.67% H, 0.61% V) = (2.604e+03um H, 3.986e+03um V)
[02/25 14:21:50   1082s] (I)      
[02/25 14:21:50   1082s] (I)      ============  Phase 1d Route ============
[02/25 14:21:50   1082s] (I)      Usage: 4707 = (1860 H, 2847 V) = (0.67% H, 0.61% V) = (2.604e+03um H, 3.986e+03um V)
[02/25 14:21:50   1082s] (I)      
[02/25 14:21:50   1082s] (I)      ============  Phase 1e Route ============
[02/25 14:21:50   1082s] (I)      Usage: 4707 = (1860 H, 2847 V) = (0.67% H, 0.61% V) = (2.604e+03um H, 3.986e+03um V)
[02/25 14:21:50   1082s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.589800e+03um
[02/25 14:21:50   1082s] (I)      
[02/25 14:21:50   1082s] (I)      ============  Phase 1l Route ============
[02/25 14:21:50   1082s] (I)      total 2D Cap : 1476260 = (650094 H, 826166 V)
[02/25 14:21:50   1082s] [NR-eGR] Layer group 2: route 34387 net(s) in layer range [2, 10]
[02/25 14:21:50   1082s] (I)      
[02/25 14:21:50   1082s] (I)      ============  Phase 1a Route ============
[02/25 14:21:50   1082s] (I)      Usage: 110733 = (57505 H, 53228 V) = (8.85% H, 6.44% V) = (8.051e+04um H, 7.452e+04um V)
[02/25 14:21:50   1082s] (I)      
[02/25 14:21:50   1082s] (I)      ============  Phase 1b Route ============
[02/25 14:21:50   1082s] (I)      Usage: 110733 = (57505 H, 53228 V) = (8.85% H, 6.44% V) = (8.051e+04um H, 7.452e+04um V)
[02/25 14:21:50   1082s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.550262e+05um
[02/25 14:21:50   1082s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/25 14:21:50   1082s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/25 14:21:50   1082s] (I)      
[02/25 14:21:50   1082s] (I)      ============  Phase 1c Route ============
[02/25 14:21:50   1082s] (I)      Usage: 110733 = (57505 H, 53228 V) = (8.85% H, 6.44% V) = (8.051e+04um H, 7.452e+04um V)
[02/25 14:21:50   1082s] (I)      
[02/25 14:21:50   1082s] (I)      ============  Phase 1d Route ============
[02/25 14:21:50   1082s] (I)      Usage: 110733 = (57505 H, 53228 V) = (8.85% H, 6.44% V) = (8.051e+04um H, 7.452e+04um V)
[02/25 14:21:50   1082s] (I)      
[02/25 14:21:50   1082s] (I)      ============  Phase 1e Route ============
[02/25 14:21:50   1082s] (I)      Usage: 110733 = (57505 H, 53228 V) = (8.85% H, 6.44% V) = (8.051e+04um H, 7.452e+04um V)
[02/25 14:21:50   1082s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.550262e+05um
[02/25 14:21:50   1082s] (I)      
[02/25 14:21:50   1082s] (I)      ============  Phase 1l Route ============
[02/25 14:21:50   1082s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/25 14:21:50   1082s] (I)      Layer  2:     360856     88881         0           0      368600    ( 0.00%) 
[02/25 14:21:50   1082s] (I)      Layer  3:     369016     57435         0           0      368630    ( 0.00%) 
[02/25 14:21:50   1082s] (I)      Layer  4:     184490      6277         0           0      184300    ( 0.00%) 
[02/25 14:21:50   1082s] (I)      Layer  5:     184315      1924         0           0      184315    ( 0.00%) 
[02/25 14:21:50   1082s] (I)      Layer  6:     184490       154         0           0      184300    ( 0.00%) 
[02/25 14:21:50   1082s] (I)      Layer  7:      61374         0         0           0       61438    ( 0.00%) 
[02/25 14:21:50   1082s] (I)      Layer  8:      61370         0         0           0       61433    ( 0.00%) 
[02/25 14:21:50   1082s] (I)      Layer  9:      32038         0         0        4222       28033    (13.09%) 
[02/25 14:21:50   1082s] (I)      Layer 10:      30590         0         0        5225       25492    (17.01%) 
[02/25 14:21:50   1082s] (I)      Total:       1468539    154671         0        9446     1466540    ( 0.64%) 
[02/25 14:21:50   1082s] (I)      
[02/25 14:21:50   1082s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/25 14:21:50   1082s] [NR-eGR]                        OverCon            
[02/25 14:21:50   1082s] [NR-eGR]                         #Gcell     %Gcell
[02/25 14:21:50   1082s] [NR-eGR]        Layer             (1-0)    OverCon
[02/25 14:21:50   1082s] [NR-eGR] ----------------------------------------------
[02/25 14:21:50   1082s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/25 14:21:50   1082s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/25 14:21:50   1082s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/25 14:21:50   1082s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/25 14:21:50   1082s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/25 14:21:50   1082s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/25 14:21:50   1082s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/25 14:21:50   1082s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/25 14:21:50   1082s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/25 14:21:50   1082s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/25 14:21:50   1082s] [NR-eGR] ----------------------------------------------
[02/25 14:21:50   1082s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/25 14:21:50   1082s] [NR-eGR] 
[02/25 14:21:50   1082s] (I)      Finished Global Routing ( CPU: 0.27 sec, Real: 0.28 sec, Curr Mem: 2079.13 MB )
[02/25 14:21:50   1082s] (I)      total 2D Cap : 1476260 = (650094 H, 826166 V)
[02/25 14:21:50   1082s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/25 14:21:50   1082s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.51 sec, Real: 0.51 sec, Curr Mem: 2077.13 MB )
[02/25 14:21:50   1082s] (I)      ====================================== Runtime Summary =======================================
[02/25 14:21:50   1082s] (I)       Step                                         %        Start       Finish      Real       CPU 
[02/25 14:21:50   1082s] (I)      ----------------------------------------------------------------------------------------------
[02/25 14:21:50   1082s] (I)       Early Global Route kernel              100.00%  1118.23 sec  1118.74 sec  0.51 sec  0.51 sec 
[02/25 14:21:50   1082s] (I)       +-Import and model                      41.33%  1118.23 sec  1118.45 sec  0.21 sec  0.22 sec 
[02/25 14:21:50   1082s] (I)       | +-Create place DB                     20.41%  1118.23 sec  1118.34 sec  0.10 sec  0.11 sec 
[02/25 14:21:50   1082s] (I)       | | +-Import place data                 20.33%  1118.23 sec  1118.34 sec  0.10 sec  0.11 sec 
[02/25 14:21:50   1082s] (I)       | | | +-Read instances and placement     5.75%  1118.23 sec  1118.26 sec  0.03 sec  0.03 sec 
[02/25 14:21:50   1082s] (I)       | | | +-Read nets                       14.41%  1118.26 sec  1118.34 sec  0.07 sec  0.08 sec 
[02/25 14:21:50   1082s] (I)       | +-Create route DB                     16.67%  1118.34 sec  1118.43 sec  0.09 sec  0.08 sec 
[02/25 14:21:50   1082s] (I)       | | +-Import route data (1T)            16.50%  1118.34 sec  1118.43 sec  0.08 sec  0.08 sec 
[02/25 14:21:50   1082s] (I)       | | | +-Read blockages ( Layer 2-10 )    2.07%  1118.35 sec  1118.36 sec  0.01 sec  0.01 sec 
[02/25 14:21:50   1082s] (I)       | | | | +-Read routing blockages         0.00%  1118.35 sec  1118.35 sec  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)       | | | | +-Read instance blockages        1.39%  1118.35 sec  1118.36 sec  0.01 sec  0.01 sec 
[02/25 14:21:50   1082s] (I)       | | | | +-Read PG blockages              0.02%  1118.36 sec  1118.36 sec  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)       | | | | +-Read clock blockages           0.01%  1118.36 sec  1118.36 sec  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)       | | | | +-Read other blockages           0.01%  1118.36 sec  1118.36 sec  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)       | | | | +-Read halo blockages            0.07%  1118.36 sec  1118.36 sec  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)       | | | | +-Read boundary cut boxes        0.00%  1118.36 sec  1118.36 sec  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)       | | | +-Read blackboxes                  0.01%  1118.36 sec  1118.36 sec  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)       | | | +-Read prerouted                   2.59%  1118.36 sec  1118.38 sec  0.01 sec  0.01 sec 
[02/25 14:21:50   1082s] (I)       | | | +-Read unlegalized nets            1.11%  1118.38 sec  1118.38 sec  0.01 sec  0.01 sec 
[02/25 14:21:50   1082s] (I)       | | | +-Read nets                        2.28%  1118.38 sec  1118.39 sec  0.01 sec  0.01 sec 
[02/25 14:21:50   1082s] (I)       | | | +-Set up via pillars               0.04%  1118.40 sec  1118.40 sec  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)       | | | +-Initialize 3D grid graph         0.36%  1118.40 sec  1118.40 sec  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)       | | | +-Model blockage capacity          3.67%  1118.40 sec  1118.42 sec  0.02 sec  0.02 sec 
[02/25 14:21:50   1082s] (I)       | | | | +-Initialize 3D capacity         3.24%  1118.40 sec  1118.42 sec  0.02 sec  0.02 sec 
[02/25 14:21:50   1082s] (I)       | +-Read aux data                        0.00%  1118.43 sec  1118.43 sec  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)       | +-Others data preparation              0.51%  1118.43 sec  1118.43 sec  0.00 sec  0.01 sec 
[02/25 14:21:50   1082s] (I)       | +-Create route kernel                  2.02%  1118.43 sec  1118.44 sec  0.01 sec  0.01 sec 
[02/25 14:21:50   1082s] (I)       +-Global Routing                        53.51%  1118.45 sec  1118.72 sec  0.28 sec  0.27 sec 
[02/25 14:21:50   1082s] (I)       | +-Initialization                       1.55%  1118.45 sec  1118.46 sec  0.01 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)       | +-Net group 1                          5.47%  1118.46 sec  1118.49 sec  0.03 sec  0.02 sec 
[02/25 14:21:50   1082s] (I)       | | +-Generate topology                  0.25%  1118.46 sec  1118.46 sec  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)       | | +-Phase 1a                           0.62%  1118.46 sec  1118.47 sec  0.00 sec  0.01 sec 
[02/25 14:21:50   1082s] (I)       | | | +-Pattern routing (1T)             0.52%  1118.46 sec  1118.47 sec  0.00 sec  0.01 sec 
[02/25 14:21:50   1082s] (I)       | | +-Phase 1b                           0.04%  1118.47 sec  1118.47 sec  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)       | | +-Phase 1c                           0.01%  1118.47 sec  1118.47 sec  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)       | | +-Phase 1d                           0.01%  1118.47 sec  1118.47 sec  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)       | | +-Phase 1e                           0.13%  1118.47 sec  1118.47 sec  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)       | | | +-Route legalization               0.00%  1118.47 sec  1118.47 sec  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)       | | +-Phase 1l                           2.89%  1118.47 sec  1118.49 sec  0.01 sec  0.01 sec 
[02/25 14:21:50   1082s] (I)       | | | +-Layer assignment (1T)            2.80%  1118.47 sec  1118.49 sec  0.01 sec  0.01 sec 
[02/25 14:21:50   1082s] (I)       | +-Net group 2                         43.50%  1118.49 sec  1118.71 sec  0.22 sec  0.23 sec 
[02/25 14:21:50   1082s] (I)       | | +-Generate topology                  3.34%  1118.49 sec  1118.50 sec  0.02 sec  0.02 sec 
[02/25 14:21:50   1082s] (I)       | | +-Phase 1a                          10.41%  1118.51 sec  1118.57 sec  0.05 sec  0.05 sec 
[02/25 14:21:50   1082s] (I)       | | | +-Pattern routing (1T)             8.02%  1118.51 sec  1118.55 sec  0.04 sec  0.04 sec 
[02/25 14:21:50   1082s] (I)       | | | +-Add via demand to 2D             2.01%  1118.55 sec  1118.56 sec  0.01 sec  0.01 sec 
[02/25 14:21:50   1082s] (I)       | | +-Phase 1b                           0.07%  1118.57 sec  1118.57 sec  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)       | | +-Phase 1c                           0.01%  1118.57 sec  1118.57 sec  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)       | | +-Phase 1d                           0.01%  1118.57 sec  1118.57 sec  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)       | | +-Phase 1e                           0.12%  1118.57 sec  1118.57 sec  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)       | | | +-Route legalization               0.00%  1118.57 sec  1118.57 sec  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)       | | +-Phase 1l                          27.38%  1118.57 sec  1118.71 sec  0.14 sec  0.14 sec 
[02/25 14:21:50   1082s] (I)       | | | +-Layer assignment (1T)           26.43%  1118.57 sec  1118.71 sec  0.14 sec  0.14 sec 
[02/25 14:21:50   1082s] (I)       | +-Clean cong LA                        0.00%  1118.71 sec  1118.71 sec  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)       +-Export 3D cong map                     2.35%  1118.72 sec  1118.74 sec  0.01 sec  0.01 sec 
[02/25 14:21:50   1082s] (I)       | +-Export 2D cong map                   0.21%  1118.73 sec  1118.74 sec  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)      ===================== Summary by functions =====================
[02/25 14:21:50   1082s] (I)       Lv  Step                                 %      Real       CPU 
[02/25 14:21:50   1082s] (I)      ----------------------------------------------------------------
[02/25 14:21:50   1082s] (I)        0  Early Global Route kernel      100.00%  0.51 sec  0.51 sec 
[02/25 14:21:50   1082s] (I)        1  Global Routing                  53.51%  0.28 sec  0.27 sec 
[02/25 14:21:50   1082s] (I)        1  Import and model                41.33%  0.21 sec  0.22 sec 
[02/25 14:21:50   1082s] (I)        1  Export 3D cong map               2.35%  0.01 sec  0.01 sec 
[02/25 14:21:50   1082s] (I)        2  Net group 2                     43.50%  0.22 sec  0.23 sec 
[02/25 14:21:50   1082s] (I)        2  Create place DB                 20.41%  0.10 sec  0.11 sec 
[02/25 14:21:50   1082s] (I)        2  Create route DB                 16.67%  0.09 sec  0.08 sec 
[02/25 14:21:50   1082s] (I)        2  Net group 1                      5.47%  0.03 sec  0.02 sec 
[02/25 14:21:50   1082s] (I)        2  Create route kernel              2.02%  0.01 sec  0.01 sec 
[02/25 14:21:50   1082s] (I)        2  Initialization                   1.55%  0.01 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)        2  Others data preparation          0.51%  0.00 sec  0.01 sec 
[02/25 14:21:50   1082s] (I)        2  Export 2D cong map               0.21%  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)        3  Phase 1l                        30.27%  0.16 sec  0.15 sec 
[02/25 14:21:50   1082s] (I)        3  Import place data               20.33%  0.10 sec  0.11 sec 
[02/25 14:21:50   1082s] (I)        3  Import route data (1T)          16.50%  0.08 sec  0.08 sec 
[02/25 14:21:50   1082s] (I)        3  Phase 1a                        11.03%  0.06 sec  0.06 sec 
[02/25 14:21:50   1082s] (I)        3  Generate topology                3.59%  0.02 sec  0.02 sec 
[02/25 14:21:50   1082s] (I)        3  Phase 1e                         0.25%  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)        3  Phase 1b                         0.11%  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)        4  Layer assignment (1T)           29.23%  0.15 sec  0.15 sec 
[02/25 14:21:50   1082s] (I)        4  Read nets                       16.69%  0.09 sec  0.09 sec 
[02/25 14:21:50   1082s] (I)        4  Pattern routing (1T)             8.54%  0.04 sec  0.05 sec 
[02/25 14:21:50   1082s] (I)        4  Read instances and placement     5.75%  0.03 sec  0.03 sec 
[02/25 14:21:50   1082s] (I)        4  Model blockage capacity          3.67%  0.02 sec  0.02 sec 
[02/25 14:21:50   1082s] (I)        4  Read prerouted                   2.59%  0.01 sec  0.01 sec 
[02/25 14:21:50   1082s] (I)        4  Read blockages ( Layer 2-10 )    2.07%  0.01 sec  0.01 sec 
[02/25 14:21:50   1082s] (I)        4  Add via demand to 2D             2.01%  0.01 sec  0.01 sec 
[02/25 14:21:50   1082s] (I)        4  Read unlegalized nets            1.11%  0.01 sec  0.01 sec 
[02/25 14:21:50   1082s] (I)        4  Initialize 3D grid graph         0.36%  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)        4  Set up via pillars               0.04%  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)        5  Initialize 3D capacity           3.24%  0.02 sec  0.02 sec 
[02/25 14:21:50   1082s] (I)        5  Read instance blockages          1.39%  0.01 sec  0.01 sec 
[02/25 14:21:50   1082s] (I)        5  Read halo blockages              0.07%  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)        5  Read PG blockages                0.02%  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[02/25 14:21:50   1082s] OPERPROF: Starting HotSpotCal at level 1, MEM:2077.1M, EPOCH TIME: 1677363710.858997
[02/25 14:21:50   1082s] [hotspot] +------------+---------------+---------------+
[02/25 14:21:50   1082s] [hotspot] |            |   max hotspot | total hotspot |
[02/25 14:21:50   1082s] [hotspot] +------------+---------------+---------------+
[02/25 14:21:50   1082s] [hotspot] | normalized |          0.00 |          0.00 |
[02/25 14:21:50   1082s] [hotspot] +------------+---------------+---------------+
[02/25 14:21:50   1082s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/25 14:21:50   1082s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/25 14:21:50   1082s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.006, MEM:2077.1M, EPOCH TIME: 1677363710.864812
[02/25 14:21:50   1082s] [hotspot] Hotspot report including placement blocked areas
[02/25 14:21:50   1082s] OPERPROF: Starting HotSpotCal at level 1, MEM:2077.1M, EPOCH TIME: 1677363710.865122
[02/25 14:21:50   1082s] [hotspot] +------------+---------------+---------------+
[02/25 14:21:50   1082s] [hotspot] |            |   max hotspot | total hotspot |
[02/25 14:21:50   1082s] [hotspot] +------------+---------------+---------------+
[02/25 14:21:50   1082s] [hotspot] | normalized |          0.00 |          0.00 |
[02/25 14:21:50   1082s] [hotspot] +------------+---------------+---------------+
[02/25 14:21:50   1082s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/25 14:21:50   1082s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/25 14:21:50   1082s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.005, MEM:2077.1M, EPOCH TIME: 1677363710.870265
[02/25 14:21:50   1082s] Reported timing to dir ./timingReports
[02/25 14:21:50   1082s] **optDesign ... cpu = 0:10:59, real = 0:10:59, mem = 1705.1M, totSessionCpu=0:18:03 **
[02/25 14:21:50   1083s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2035.1M, EPOCH TIME: 1677363710.930350
[02/25 14:21:50   1083s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:50   1083s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:50   1083s] 
[02/25 14:21:50   1083s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:21:50   1083s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:2035.1M, EPOCH TIME: 1677363710.946328
[02/25 14:21:50   1083s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:50   1083s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:54   1084s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.008  |  0.008  |  6.361  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   384   |   256   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2050.6M, EPOCH TIME: 1677363715.017802
[02/25 14:21:55   1084s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:55   1084s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:55   1084s] 
[02/25 14:21:55   1084s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:21:55   1084s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.017, MEM:2050.6M, EPOCH TIME: 1677363715.034457
[02/25 14:21:55   1084s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:55   1084s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:55   1084s] Density: 64.109%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2050.6M, EPOCH TIME: 1677363715.072402
[02/25 14:21:55   1084s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:55   1084s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:55   1084s] 
[02/25 14:21:55   1084s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:21:55   1084s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:2050.6M, EPOCH TIME: 1677363715.088347
[02/25 14:21:55   1084s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:55   1084s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:55   1084s] **optDesign ... cpu = 0:11:01, real = 0:11:04, mem = 1706.2M, totSessionCpu=0:18:05 **
[02/25 14:21:55   1084s] *** Finished optDesign ***
[02/25 14:21:55   1084s] 
[02/25 14:21:55   1084s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:11:10 real=  0:11:13)
[02/25 14:21:55   1084s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.1 real=0:00:01.3)
[02/25 14:21:55   1084s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:54.3 real=0:00:54.4)
[02/25 14:21:55   1084s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:12.0 real=0:00:12.0)
[02/25 14:21:55   1084s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:43.7 real=0:00:43.7)
[02/25 14:21:55   1084s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:08:24 real=  0:08:23)
[02/25 14:21:55   1084s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:04.2 real=0:00:04.3)
[02/25 14:21:55   1084s] Deleting Lib Analyzer.
[02/25 14:21:55   1084s] clean pInstBBox. size 0
[02/25 14:21:55   1084s] All LLGs are deleted
[02/25 14:21:55   1084s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:55   1084s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:21:55   1084s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2050.6M, EPOCH TIME: 1677363715.243397
[02/25 14:21:55   1084s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2050.6M, EPOCH TIME: 1677363715.243684
[02/25 14:21:55   1084s] Info: pop threads available for lower-level modules during optimization.
[02/25 14:21:55   1084s] 
[02/25 14:21:55   1084s] TimeStamp Deleting Cell Server Begin ...
[02/25 14:21:55   1084s] 
[02/25 14:21:55   1084s] TimeStamp Deleting Cell Server End ...
[02/25 14:21:55   1084s] Disable CTE adjustment.
[02/25 14:21:55   1084s] #optDebug: fT-D <X 1 0 0 0>
[02/25 14:21:55   1084s] VSMManager cleared!
[02/25 14:21:55   1084s] **place_opt_design ... cpu = 0:11:02, real = 0:11:04, mem = 1959.6M **
[02/25 14:21:55   1084s] *** Finished GigaPlace ***
[02/25 14:21:55   1084s] 
[02/25 14:21:55   1084s] *** Summary of all messages that are not suppressed in this session:
[02/25 14:21:55   1084s] Severity  ID               Count  Summary                                  
[02/25 14:21:55   1084s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[02/25 14:21:55   1084s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[02/25 14:21:55   1084s] *** Message Summary: 4 warning(s), 0 error(s)
[02/25 14:21:55   1084s] 
[02/25 14:21:55   1084s] *** place_opt_design #1 [finish] : cpu/real = 0:11:01.5/0:11:04.0 (1.0), totSession cpu/real = 0:18:04.9/0:47:37.3 (0.4), mem = 1959.6M
[02/25 14:21:55   1084s] 
[02/25 14:21:55   1084s] =============================================================================================
[02/25 14:21:55   1084s]  Final TAT Report : place_opt_design #1                                         21.15-s110_1
[02/25 14:21:55   1084s] =============================================================================================
[02/25 14:21:55   1084s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:21:55   1084s] ---------------------------------------------------------------------------------------------
[02/25 14:21:55   1084s] [ InitOpt                ]      1   0:00:01.1  (   0.2 % )     0:00:08.5 /  0:00:08.4    1.0
[02/25 14:21:55   1084s] [ WnsOpt                 ]      1   0:07:36.4  (  68.7 % )     0:08:23.4 /  0:08:24.0    1.0
[02/25 14:21:55   1084s] [ GlobalOpt              ]      1   0:00:54.3  (   8.2 % )     0:00:54.3 /  0:00:54.3    1.0
[02/25 14:21:55   1084s] [ DrvOpt                 ]      3   0:00:15.5  (   2.3 % )     0:00:15.5 /  0:00:15.4    1.0
[02/25 14:21:55   1084s] [ SimplifyNetlist        ]      1   0:00:01.3  (   0.2 % )     0:00:01.3 /  0:00:01.1    0.9
[02/25 14:21:55   1084s] [ SkewPreCTSReport       ]      1   0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:00.7    1.0
[02/25 14:21:55   1084s] [ AreaOpt                ]      4   0:00:24.7  (   3.7 % )     0:00:26.1 /  0:00:26.2    1.0
[02/25 14:21:55   1084s] [ ViewPruning            ]      8   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[02/25 14:21:55   1084s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.0 % )     0:00:10.6 /  0:00:08.2    0.8
[02/25 14:21:55   1084s] [ DrvReport              ]      2   0:00:03.6  (   0.5 % )     0:00:03.6 /  0:00:01.2    0.3
[02/25 14:21:55   1084s] [ CongRefineRouteType    ]      1   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    0.9
[02/25 14:21:55   1084s] [ SlackTraversorInit     ]      5   0:00:00.9  (   0.1 % )     0:00:00.9 /  0:00:00.9    1.0
[02/25 14:21:55   1084s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:21:55   1084s] [ PlacerInterfaceInit    ]      2   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[02/25 14:21:55   1084s] [ ReportTranViolation    ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:21:55   1084s] [ ReportCapViolation     ]      2   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/25 14:21:55   1084s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:21:55   1084s] [ IncrReplace            ]      1   0:00:43.2  (   6.5 % )     0:00:49.9 /  0:00:49.8    1.0
[02/25 14:21:55   1084s] [ RefinePlace            ]      5   0:00:33.4  (   5.0 % )     0:00:34.1 /  0:00:34.2    1.0
[02/25 14:21:55   1084s] [ EarlyGlobalRoute       ]      2   0:00:01.4  (   0.2 % )     0:00:01.4 /  0:00:01.3    1.0
[02/25 14:21:55   1084s] [ ExtractRC              ]      3   0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[02/25 14:21:55   1084s] [ TimingUpdate           ]     31   0:00:03.6  (   0.5 % )     0:00:17.1 /  0:00:17.2    1.0
[02/25 14:21:55   1084s] [ FullDelayCalc          ]      3   0:00:19.0  (   2.9 % )     0:00:19.0 /  0:00:19.2    1.0
[02/25 14:21:55   1084s] [ TimingReport           ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[02/25 14:21:55   1084s] [ GenerateReports        ]      1   0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[02/25 14:21:55   1084s] [ MISC                   ]          0:00:02.0  (   0.3 % )     0:00:02.0 /  0:00:01.8    0.9
[02/25 14:21:55   1084s] ---------------------------------------------------------------------------------------------
[02/25 14:21:55   1084s]  place_opt_design #1 TOTAL          0:11:04.0  ( 100.0 % )     0:11:04.0 /  0:11:01.5    1.0
[02/25 14:21:55   1084s] ---------------------------------------------------------------------------------------------
[02/25 14:21:55   1084s] 
[02/25 14:22:50   1093s] <CMD> report_power
[02/25 14:22:50   1093s] env CDS_WORKAREA is set to /net/ugrads/jtschir1/pvt/ee434/lab3
[02/25 14:22:51   1094s] 
[02/25 14:22:51   1094s] Begin Power Analysis
[02/25 14:22:51   1094s] 
[02/25 14:22:51   1094s]              0V	    VSS
[02/25 14:22:51   1094s]            1.1V	    VDD
[02/25 14:22:51   1094s] Begin Processing Timing Library for Power Calculation
[02/25 14:22:51   1094s] 
[02/25 14:22:51   1094s] Begin Processing Timing Library for Power Calculation
[02/25 14:22:51   1094s] 
[02/25 14:22:51   1094s] 
[02/25 14:22:51   1094s] 
[02/25 14:22:51   1094s] Begin Processing Power Net/Grid for Power Calculation
[02/25 14:22:51   1094s] 
[02/25 14:22:51   1094s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1618.36MB/3419.71MB/1774.05MB)
[02/25 14:22:51   1094s] 
[02/25 14:22:51   1094s] Begin Processing Timing Window Data for Power Calculation
[02/25 14:22:51   1094s] 
[02/25 14:22:52   1094s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1618.36MB/3419.71MB/1774.05MB)
[02/25 14:22:52   1094s] 
[02/25 14:22:52   1094s] Begin Processing User Attributes
[02/25 14:22:52   1094s] 
[02/25 14:22:52   1094s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1618.36MB/3419.71MB/1774.05MB)
[02/25 14:22:52   1094s] 
[02/25 14:22:52   1094s] Begin Processing Signal Activity
[02/25 14:22:52   1094s] 
[02/25 14:22:53   1096s] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1619.28MB/3419.71MB/1774.05MB)
[02/25 14:22:53   1096s] 
[02/25 14:22:53   1096s] Begin Power Computation
[02/25 14:22:53   1096s] 
[02/25 14:22:53   1096s]       ----------------------------------------------------------
[02/25 14:22:53   1096s]       # of cell(s) missing both power/leakage table: 0
[02/25 14:22:53   1096s]       # of cell(s) missing power table: 0
[02/25 14:22:53   1096s]       # of cell(s) missing leakage table: 0
[02/25 14:22:53   1096s]       ----------------------------------------------------------
[02/25 14:22:53   1096s] 
[02/25 14:22:53   1096s] 
[02/25 14:22:56   1099s]       # of MSMV cell(s) missing power_level: 0
[02/25 14:22:56   1099s] Ended Power Computation: (cpu=0:00:02, real=0:00:03, mem(process/total/peak)=1619.28MB/3419.71MB/1774.05MB)
[02/25 14:22:56   1099s] 
[02/25 14:22:56   1099s] Begin Processing User Attributes
[02/25 14:22:56   1099s] 
[02/25 14:22:56   1099s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1619.28MB/3419.71MB/1774.05MB)
[02/25 14:22:56   1099s] 
[02/25 14:22:56   1099s] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1619.28MB/3419.71MB/1774.05MB)
[02/25 14:22:56   1099s] 
[02/25 14:22:57   1099s] *



[02/25 14:22:57   1099s] Total Power
[02/25 14:22:57   1099s] -----------------------------------------------------------------------------------------
[02/25 14:22:57   1099s] Total Internal Power:       14.53777786 	   51.1740%
[02/25 14:22:57   1099s] Total Switching Power:      12.95404694 	   45.5991%
[02/25 14:22:57   1099s] Total Leakage Power:         0.91672421 	    3.2269%
[02/25 14:22:57   1099s] Total Power:                28.40854901
[02/25 14:22:57   1099s] -----------------------------------------------------------------------------------------
[02/25 14:22:57   1099s] Processing average sequential pin duty cycle 
[02/25 14:22:57   1099s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/25 14:22:57   1099s] 
[02/25 14:22:57   1099s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/25 14:22:57   1099s] Summary for sequential cells identification: 
[02/25 14:22:57   1099s]   Identified SBFF number: 16
[02/25 14:22:57   1099s]   Identified MBFF number: 0
[02/25 14:22:57   1099s]   Identified SB Latch number: 0
[02/25 14:22:57   1099s]   Identified MB Latch number: 0
[02/25 14:22:57   1099s]   Not identified SBFF number: 0
[02/25 14:22:57   1099s]   Not identified MBFF number: 0
[02/25 14:22:57   1099s]   Not identified SB Latch number: 0
[02/25 14:22:57   1099s]   Not identified MB Latch number: 0
[02/25 14:22:57   1099s]   Number of sequential cells which are not FFs: 13
[02/25 14:22:57   1099s]  Visiting view : VView1
[02/25 14:22:57   1099s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/25 14:22:57   1099s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/25 14:22:57   1099s]  Visiting view : VView1
[02/25 14:22:57   1099s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/25 14:22:57   1099s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/25 14:22:57   1099s] TLC MultiMap info (StdDelay):
[02/25 14:22:57   1099s]   : VDCCorner + VTLib + 1 + no RcCorner := 9.5ps
[02/25 14:22:57   1099s]   : VDCCorner + VTLib + 1 + VRCCorner := 10.1ps
[02/25 14:22:57   1099s]  Setting StdDelay to: 10.1ps
[02/25 14:22:57   1099s] 
[02/25 14:22:57   1099s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/25 14:26:07   1131s] <CMD> saveDesign lab3_04_prectsopt.enc
[02/25 14:26:07   1131s] #% Begin save design ... (date=02/25 14:26:07, mem=1621.8M)
[02/25 14:26:07   1131s] % Begin Save ccopt configuration ... (date=02/25 14:26:07, mem=1621.8M)
[02/25 14:26:08   1131s] % End Save ccopt configuration ... (date=02/25 14:26:08, total cpu=0:00:00.0, real=0:00:01.0, peak res=1622.8M, current mem=1622.8M)
[02/25 14:26:08   1131s] % Begin Save netlist data ... (date=02/25 14:26:08, mem=1622.8M)
[02/25 14:26:08   1131s] Writing Binary DB to lab3_04_prectsopt.enc.dat/myPMul32_4.v.bin in single-threaded mode...
[02/25 14:26:08   1131s] % End Save netlist data ... (date=02/25 14:26:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1622.8M, current mem=1622.8M)
[02/25 14:26:08   1131s] Saving symbol-table file ...
[02/25 14:26:08   1131s] Saving congestion map file lab3_04_prectsopt.enc.dat/myPMul32_4.route.congmap.gz ...
[02/25 14:26:09   1131s] % Begin Save AAE data ... (date=02/25 14:26:09, mem=1623.2M)
[02/25 14:26:09   1131s] Saving AAE Data ...
[02/25 14:26:09   1131s] % End Save AAE data ... (date=02/25 14:26:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1623.2M, current mem=1623.2M)
[02/25 14:26:09   1131s] Saving preference file lab3_04_prectsopt.enc.dat/gui.pref.tcl ...
[02/25 14:26:09   1131s] Saving mode setting ...
[02/25 14:26:09   1131s] Saving global file ...
[02/25 14:26:10   1131s] % Begin Save floorplan data ... (date=02/25 14:26:10, mem=1624.0M)
[02/25 14:26:10   1131s] Saving floorplan file ...
[02/25 14:26:10   1131s] Convert 0 swires and 0 svias from compressed groups
[02/25 14:26:11   1131s] % End Save floorplan data ... (date=02/25 14:26:11, total cpu=0:00:00.1, real=0:00:01.0, peak res=1624.4M, current mem=1624.4M)
[02/25 14:26:11   1131s] Saving PG file lab3_04_prectsopt.enc.dat/myPMul32_4.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Sat Feb 25 14:26:11 2023)
[02/25 14:26:11   1131s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1961.7M) ***
[02/25 14:26:11   1131s] Saving Drc markers ...
[02/25 14:26:11   1131s] ... No Drc file written since there is no markers found.
[02/25 14:26:11   1131s] % Begin Save placement data ... (date=02/25 14:26:11, mem=1624.5M)
[02/25 14:26:11   1131s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/25 14:26:11   1131s] Save Adaptive View Pruning View Names to Binary file
[02/25 14:26:11   1131s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1964.7M) ***
[02/25 14:26:11   1131s] % End Save placement data ... (date=02/25 14:26:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=1624.5M, current mem=1624.5M)
[02/25 14:26:11   1131s] % Begin Save routing data ... (date=02/25 14:26:11, mem=1624.5M)
[02/25 14:26:11   1131s] Saving route file ...
[02/25 14:26:12   1132s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=1961.7M) ***
[02/25 14:26:12   1132s] % End Save routing data ... (date=02/25 14:26:12, total cpu=0:00:00.3, real=0:00:01.0, peak res=1624.8M, current mem=1624.8M)
[02/25 14:26:12   1132s] Saving property file lab3_04_prectsopt.enc.dat/myPMul32_4.prop
[02/25 14:26:12   1132s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1964.7M) ***
[02/25 14:26:12   1132s] Saving rc congestion map lab3_04_prectsopt.enc.dat/myPMul32_4.congmap.gz ...
[02/25 14:26:13   1132s] % Begin Save power constraints data ... (date=02/25 14:26:13, mem=1625.3M)
[02/25 14:26:13   1132s] % End Save power constraints data ... (date=02/25 14:26:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1625.3M, current mem=1625.3M)
[02/25 14:26:13   1132s] Generated self-contained design lab3_04_prectsopt.enc.dat
[02/25 14:26:13   1132s] #% End save design ... (date=02/25 14:26:13, total cpu=0:00:01.5, real=0:00:06.0, peak res=1625.6M, current mem=1625.6M)
[02/25 14:26:13   1132s] *** Message Summary: 0 warning(s), 0 error(s)
[02/25 14:26:13   1132s] 
[02/25 14:26:52   1138s] <CMD> create_ccopt_clock_tree_spec
[02/25 14:26:52   1138s] Creating clock tree spec for modes (timing configs): VSDC
[02/25 14:26:52   1138s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[02/25 14:26:52   1138s] Reset timing graph...
[02/25 14:26:52   1139s] Ignoring AAE DB Resetting ...
[02/25 14:26:52   1139s] Reset timing graph done.
[02/25 14:26:52   1139s] Ignoring AAE DB Resetting ...
[02/25 14:26:53   1140s] Analyzing clock structure...
[02/25 14:26:53   1140s] Analyzing clock structure done.
[02/25 14:26:53   1140s] Reset timing graph...
[02/25 14:26:53   1140s] Ignoring AAE DB Resetting ...
[02/25 14:26:53   1140s] Reset timing graph done.
[02/25 14:26:53   1140s] Extracting original clock gating for myCLK...
[02/25 14:26:53   1140s]   clock_tree myCLK contains 384 sinks and 0 clock gates.
[02/25 14:26:53   1140s] Extracting original clock gating for myCLK done.
[02/25 14:26:53   1140s] The skew group myCLK/VSDC was created. It contains 384 sinks and 1 sources.
[02/25 14:26:53   1140s] Checking clock tree convergence...
[02/25 14:26:53   1140s] Checking clock tree convergence done.
[02/25 14:27:06   1142s] <CMD> get_ccopt_clock_trees *
[02/25 14:27:40   1148s] <CMD> set_ccopt_property target_max_trans 0.05
[02/25 14:27:57   1150s] <CMD> set_ccopt_property target_skew 0.03
[02/25 14:28:03   1151s] <CMD> ccopt_design
[02/25 14:28:03   1151s] #% Begin ccopt_design (date=02/25 14:28:03, mem=1597.9M)
[02/25 14:28:03   1151s] Turning off fast DC mode.
[02/25 14:28:03   1152s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:19:12.0/0:53:46.0 (0.4), mem = 1990.6M
[02/25 14:28:03   1152s] Runtime...
[02/25 14:28:04   1152s] **INFO: User's settings:
[02/25 14:28:04   1152s] setNanoRouteMode -droutePostRouteSpreadWire         1
[02/25 14:28:04   1152s] setNanoRouteMode -extractThirdPartyCompatible       false
[02/25 14:28:04   1152s] setNanoRouteMode -grouteExpTdStdDelay               10.1
[02/25 14:28:04   1152s] setNanoRouteMode -timingEngine                      {}
[02/25 14:28:04   1152s] setExtractRCMode -engine                            preRoute
[02/25 14:28:04   1152s] setDelayCalMode -enable_high_fanout                 true
[02/25 14:28:04   1152s] setDelayCalMode -engine                             aae
[02/25 14:28:04   1152s] setDelayCalMode -ignoreNetLoad                      false
[02/25 14:28:04   1152s] setDelayCalMode -SIAware                            false
[02/25 14:28:04   1152s] setDelayCalMode -socv_accuracy_mode                 low
[02/25 14:28:04   1152s] setOptMode -activeHoldViews                         { VView1 }
[02/25 14:28:04   1152s] setOptMode -activeSetupViews                        { VView1 }
[02/25 14:28:04   1152s] setOptMode -autoSetupViews                          { VView1}
[02/25 14:28:04   1152s] setOptMode -autoTDGRSetupViews                      { VView1}
[02/25 14:28:04   1152s] setOptMode -drcMargin                               0
[02/25 14:28:04   1152s] setOptMode -fixDrc                                  true
[02/25 14:28:04   1152s] setOptMode -optimizeFF                              true
[02/25 14:28:04   1152s] setOptMode -preserveAllSequential                   true
[02/25 14:28:04   1152s] setOptMode -setupTargetSlack                        0
[02/25 14:28:04   1152s] setPlaceMode -maxRouteLayer                         8
[02/25 14:28:04   1152s] setPlaceMode -place_design_floorplan_mode           false
[02/25 14:28:04   1152s] setPlaceMode -place_detail_check_route              false
[02/25 14:28:04   1152s] setPlaceMode -place_detail_preserve_routing         true
[02/25 14:28:04   1152s] setPlaceMode -place_detail_remove_affected_routing  false
[02/25 14:28:04   1152s] setPlaceMode -place_detail_swap_eeq_cells           false
[02/25 14:28:04   1152s] setPlaceMode -place_global_clock_gate_aware         true
[02/25 14:28:04   1152s] setPlaceMode -place_global_cong_effort              auto
[02/25 14:28:04   1152s] setPlaceMode -place_global_ignore_scan              true
[02/25 14:28:04   1152s] setPlaceMode -place_global_ignore_spare             false
[02/25 14:28:04   1152s] setPlaceMode -place_global_module_aware_spare       false
[02/25 14:28:04   1152s] setPlaceMode -place_global_place_io_pins            true
[02/25 14:28:04   1152s] setPlaceMode -place_global_reorder_scan             true
[02/25 14:28:04   1152s] setPlaceMode -powerDriven                           false
[02/25 14:28:04   1152s] setPlaceMode -timingDriven                          true
[02/25 14:28:04   1152s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[02/25 14:28:04   1152s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[02/25 14:28:04   1152s] 
[02/25 14:28:04   1152s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[02/25 14:28:04   1152s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[02/25 14:28:04   1152s] Set place::cacheFPlanSiteMark to 1
[02/25 14:28:04   1152s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[02/25 14:28:04   1152s] Using CCOpt effort standard.
[02/25 14:28:04   1152s] CCOpt::Phase::Initialization...
[02/25 14:28:04   1152s] Check Prerequisites...
[02/25 14:28:04   1152s] Leaving CCOpt scope - CheckPlace...
[02/25 14:28:04   1152s] OPERPROF: Starting checkPlace at level 1, MEM:1990.6M, EPOCH TIME: 1677364084.101807
[02/25 14:28:04   1152s] Processing tracks to init pin-track alignment.
[02/25 14:28:04   1152s] z: 2, totalTracks: 1
[02/25 14:28:04   1152s] z: 4, totalTracks: 1
[02/25 14:28:04   1152s] z: 6, totalTracks: 1
[02/25 14:28:04   1152s] z: 8, totalTracks: 1
[02/25 14:28:04   1152s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:28:04   1152s] All LLGs are deleted
[02/25 14:28:04   1152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:04   1152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:04   1152s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1990.6M, EPOCH TIME: 1677364084.124214
[02/25 14:28:04   1152s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1990.6M, EPOCH TIME: 1677364084.124474
[02/25 14:28:04   1152s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1990.6M, EPOCH TIME: 1677364084.125661
[02/25 14:28:04   1152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:04   1152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:04   1152s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1990.6M, EPOCH TIME: 1677364084.127013
[02/25 14:28:04   1152s] Max number of tech site patterns supported in site array is 256.
[02/25 14:28:04   1152s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:28:04   1152s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1990.6M, EPOCH TIME: 1677364084.128376
[02/25 14:28:04   1152s] After signature check, allow fast init is false, keep pre-filter is true.
[02/25 14:28:04   1152s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/25 14:28:04   1152s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.003, MEM:1990.6M, EPOCH TIME: 1677364084.131871
[02/25 14:28:04   1152s] SiteArray: non-trimmed site array dimensions = 184 x 1379
[02/25 14:28:04   1152s] SiteArray: use 1,413,120 bytes
[02/25 14:28:04   1152s] SiteArray: current memory after site array memory allocation 1990.6M
[02/25 14:28:04   1152s] SiteArray: FP blocked sites are writable
[02/25 14:28:04   1152s] SiteArray: number of non floorplan blocked sites for llg default is 253736
[02/25 14:28:04   1152s] Atter site array init, number of instance map data is 0.
[02/25 14:28:04   1152s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.015, MEM:1990.6M, EPOCH TIME: 1677364084.141634
[02/25 14:28:04   1152s] 
[02/25 14:28:04   1152s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:28:04   1152s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.018, MEM:1990.6M, EPOCH TIME: 1677364084.143616
[02/25 14:28:04   1152s] Begin checking placement ... (start mem=1990.6M, init mem=1990.6M)
[02/25 14:28:04   1152s] Begin checking exclusive groups violation ...
[02/25 14:28:04   1152s] There are 0 groups to check, max #box is 0, total #box is 0
[02/25 14:28:04   1152s] Finished checking exclusive groups violations. Found 0 Vio.
[02/25 14:28:04   1152s] 
[02/25 14:28:04   1152s] Running CheckPlace using 1 thread in normal mode...
[02/25 14:28:04   1152s] 
[02/25 14:28:04   1152s] ...checkPlace normal is done!
[02/25 14:28:04   1152s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1990.6M, EPOCH TIME: 1677364084.517880
[02/25 14:28:04   1152s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.020, REAL:0.023, MEM:1990.6M, EPOCH TIME: 1677364084.540694
[02/25 14:28:04   1152s] *info: Placed = 29402         
[02/25 14:28:04   1152s] *info: Unplaced = 0           
[02/25 14:28:04   1152s] Placement Density:64.11%(43269/67494)
[02/25 14:28:04   1152s] Placement Density (including fixed std cells):64.11%(43269/67494)
[02/25 14:28:04   1152s] All LLGs are deleted
[02/25 14:28:04   1152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29402).
[02/25 14:28:04   1152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:04   1152s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1990.6M, EPOCH TIME: 1677364084.554973
[02/25 14:28:04   1152s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1990.6M, EPOCH TIME: 1677364084.555248
[02/25 14:28:04   1152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:04   1152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:04   1152s] Finished checkPlace (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=1990.6M)
[02/25 14:28:04   1152s] OPERPROF: Finished checkPlace at level 1, CPU:0.430, REAL:0.455, MEM:1990.6M, EPOCH TIME: 1677364084.556308
[02/25 14:28:04   1152s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.4 real=0:00:00.5)
[02/25 14:28:04   1152s] Innovus will update I/O latencies
[02/25 14:28:04   1152s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[02/25 14:28:04   1152s] 
[02/25 14:28:04   1152s] 
[02/25 14:28:04   1152s] 
[02/25 14:28:04   1152s] Check Prerequisites done. (took cpu=0:00:00.4 real=0:00:00.5)
[02/25 14:28:04   1152s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.4 real=0:00:00.5)
[02/25 14:28:04   1152s] Info: 1 threads available for lower-level modules during optimization.
[02/25 14:28:04   1152s] Processing average sequential pin duty cycle 
[02/25 14:28:04   1152s] Executing ccopt post-processing.
[02/25 14:28:04   1152s] Synthesizing clock trees with CCOpt...
[02/25 14:28:04   1152s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:19:12.5/0:53:46.6 (0.4), mem = 2027.2M
[02/25 14:28:04   1152s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/25 14:28:04   1152s] CCOpt::Phase::PreparingToBalance...
[02/25 14:28:04   1152s] Leaving CCOpt scope - Initializing power interface...
[02/25 14:28:04   1152s] Processing average sequential pin duty cycle 
[02/25 14:28:04   1152s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:04   1152s] 
[02/25 14:28:04   1152s] Positive (advancing) pin insertion delays
[02/25 14:28:04   1152s] =========================================
[02/25 14:28:04   1152s] 
[02/25 14:28:04   1152s] Found 0 advancing pin insertion delay (0.000% of 384 clock tree sinks)
[02/25 14:28:04   1152s] 
[02/25 14:28:04   1152s] Negative (delaying) pin insertion delays
[02/25 14:28:04   1152s] ========================================
[02/25 14:28:04   1152s] 
[02/25 14:28:04   1152s] Found 0 delaying pin insertion delay (0.000% of 384 clock tree sinks)
[02/25 14:28:04   1152s] Notify start of optimization...
[02/25 14:28:04   1152s] Notify start of optimization done.
[02/25 14:28:04   1152s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[02/25 14:28:04   1152s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2027.2M, EPOCH TIME: 1677364084.603999
[02/25 14:28:04   1152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:04   1152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:04   1152s] All LLGs are deleted
[02/25 14:28:04   1152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:04   1152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:04   1152s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2027.2M, EPOCH TIME: 1677364084.604223
[02/25 14:28:04   1152s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2027.2M, EPOCH TIME: 1677364084.604385
[02/25 14:28:04   1152s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2025.2M, EPOCH TIME: 1677364084.605116
[02/25 14:28:04   1152s] ### Creating LA Mngr. totSessionCpu=0:19:13 mem=2025.2M
[02/25 14:28:04   1152s] ### Creating LA Mngr, finished. totSessionCpu=0:19:13 mem=2025.2M
[02/25 14:28:04   1152s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2025.20 MB )
[02/25 14:28:04   1152s] (I)      ==================== Layers =====================
[02/25 14:28:04   1152s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:28:04   1152s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/25 14:28:04   1152s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:28:04   1152s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/25 14:28:04   1152s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/25 14:28:04   1152s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/25 14:28:04   1152s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/25 14:28:04   1152s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/25 14:28:04   1152s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/25 14:28:04   1152s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/25 14:28:04   1152s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/25 14:28:04   1152s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/25 14:28:04   1152s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/25 14:28:04   1152s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/25 14:28:04   1152s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/25 14:28:04   1152s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/25 14:28:04   1152s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/25 14:28:04   1152s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/25 14:28:04   1152s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/25 14:28:04   1152s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/25 14:28:04   1152s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/25 14:28:04   1152s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/25 14:28:04   1152s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:28:04   1152s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/25 14:28:04   1152s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/25 14:28:04   1152s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/25 14:28:04   1152s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:28:04   1152s] (I)      Started Import and model ( Curr Mem: 2025.20 MB )
[02/25 14:28:04   1152s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:28:04   1152s] (I)      == Non-default Options ==
[02/25 14:28:04   1152s] (I)      Maximum routing layer                              : 10
[02/25 14:28:04   1152s] (I)      Number of threads                                  : 1
[02/25 14:28:04   1152s] (I)      Method to set GCell size                           : row
[02/25 14:28:04   1152s] (I)      Counted 941 PG shapes. We will not process PG shapes layer by layer.
[02/25 14:28:04   1152s] (I)      Use row-based GCell size
[02/25 14:28:04   1152s] (I)      Use row-based GCell align
[02/25 14:28:04   1152s] (I)      layer 0 area = 0
[02/25 14:28:04   1152s] (I)      layer 1 area = 0
[02/25 14:28:04   1152s] (I)      layer 2 area = 0
[02/25 14:28:04   1152s] (I)      layer 3 area = 0
[02/25 14:28:04   1152s] (I)      layer 4 area = 0
[02/25 14:28:04   1152s] (I)      layer 5 area = 0
[02/25 14:28:04   1152s] (I)      layer 6 area = 0
[02/25 14:28:04   1152s] (I)      layer 7 area = 0
[02/25 14:28:04   1152s] (I)      layer 8 area = 0
[02/25 14:28:04   1152s] (I)      layer 9 area = 0
[02/25 14:28:04   1152s] (I)      GCell unit size   : 2800
[02/25 14:28:04   1152s] (I)      GCell multiplier  : 1
[02/25 14:28:04   1152s] (I)      GCell row height  : 2800
[02/25 14:28:04   1152s] (I)      Actual row height : 2800
[02/25 14:28:04   1152s] (I)      GCell align ref   : 10080 10080
[02/25 14:28:04   1152s] [NR-eGR] Track table information for default rule: 
[02/25 14:28:04   1152s] [NR-eGR] metal1 has single uniform track structure
[02/25 14:28:04   1152s] [NR-eGR] metal2 has single uniform track structure
[02/25 14:28:04   1152s] [NR-eGR] metal3 has single uniform track structure
[02/25 14:28:04   1152s] [NR-eGR] metal4 has single uniform track structure
[02/25 14:28:04   1152s] [NR-eGR] metal5 has single uniform track structure
[02/25 14:28:04   1152s] [NR-eGR] metal6 has single uniform track structure
[02/25 14:28:04   1152s] [NR-eGR] metal7 has single uniform track structure
[02/25 14:28:04   1152s] [NR-eGR] metal8 has single uniform track structure
[02/25 14:28:04   1152s] [NR-eGR] metal9 has single uniform track structure
[02/25 14:28:04   1152s] [NR-eGR] metal10 has single uniform track structure
[02/25 14:28:04   1152s] (I)      ============== Default via ===============
[02/25 14:28:04   1152s] (I)      +---+------------------+-----------------+
[02/25 14:28:04   1152s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/25 14:28:04   1152s] (I)      +---+------------------+-----------------+
[02/25 14:28:04   1152s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/25 14:28:04   1152s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/25 14:28:04   1152s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/25 14:28:04   1152s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/25 14:28:04   1152s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/25 14:28:04   1152s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/25 14:28:04   1152s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/25 14:28:04   1152s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/25 14:28:04   1152s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/25 14:28:04   1152s] (I)      +---+------------------+-----------------+
[02/25 14:28:04   1152s] [NR-eGR] Read 382 PG shapes
[02/25 14:28:04   1152s] [NR-eGR] Read 0 clock shapes
[02/25 14:28:04   1152s] [NR-eGR] Read 0 other shapes
[02/25 14:28:04   1152s] [NR-eGR] #Routing Blockages  : 0
[02/25 14:28:04   1152s] [NR-eGR] #Instance Blockages : 0
[02/25 14:28:04   1152s] [NR-eGR] #PG Blockages       : 382
[02/25 14:28:04   1152s] [NR-eGR] #Halo Blockages     : 0
[02/25 14:28:04   1152s] [NR-eGR] #Boundary Blockages : 0
[02/25 14:28:04   1152s] [NR-eGR] #Clock Blockages    : 0
[02/25 14:28:04   1152s] [NR-eGR] #Other Blockages    : 0
[02/25 14:28:04   1152s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/25 14:28:04   1152s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/25 14:28:04   1152s] [NR-eGR] Read 34436 nets ( ignored 0 )
[02/25 14:28:04   1152s] (I)      early_global_route_priority property id does not exist.
[02/25 14:28:04   1152s] (I)      Read Num Blocks=382  Num Prerouted Wires=0  Num CS=0
[02/25 14:28:04   1152s] (I)      Layer 1 (V) : #blockages 382 : #preroutes 0
[02/25 14:28:04   1152s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/25 14:28:04   1152s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/25 14:28:04   1152s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/25 14:28:04   1152s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/25 14:28:04   1152s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/25 14:28:04   1152s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/25 14:28:04   1152s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[02/25 14:28:04   1152s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[02/25 14:28:04   1152s] (I)      Number of ignored nets                =      0
[02/25 14:28:04   1152s] (I)      Number of connected nets              =      0
[02/25 14:28:04   1152s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/25 14:28:04   1152s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/25 14:28:04   1152s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/25 14:28:04   1152s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/25 14:28:04   1152s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/25 14:28:04   1152s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/25 14:28:04   1152s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/25 14:28:04   1152s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/25 14:28:04   1152s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/25 14:28:04   1152s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/25 14:28:04   1152s] (I)      Ndr track 0 does not exist
[02/25 14:28:04   1152s] (I)      ---------------------Grid Graph Info--------------------
[02/25 14:28:04   1152s] (I)      Routing area        : (0, 0) - (544320, 535360)
[02/25 14:28:04   1152s] (I)      Core area           : (10080, 10080) - (534240, 525280)
[02/25 14:28:04   1152s] (I)      Site width          :   380  (dbu)
[02/25 14:28:04   1152s] (I)      Row height          :  2800  (dbu)
[02/25 14:28:04   1152s] (I)      GCell row height    :  2800  (dbu)
[02/25 14:28:04   1152s] (I)      GCell width         :  2800  (dbu)
[02/25 14:28:04   1152s] (I)      GCell height        :  2800  (dbu)
[02/25 14:28:04   1152s] (I)      Grid                :   194   191    10
[02/25 14:28:04   1152s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/25 14:28:04   1152s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/25 14:28:04   1152s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/25 14:28:04   1152s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/25 14:28:04   1152s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/25 14:28:04   1152s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/25 14:28:04   1152s] (I)      Default pitch size  :   270   280   280   560   560   560  1680  1680  3200  3360
[02/25 14:28:04   1152s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3820  3550
[02/25 14:28:04   1152s] (I)      Num tracks per GCell: 10.37 10.00 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/25 14:28:04   1152s] (I)      Total num of tracks :  1912  1944  1912   971   955   971   318   323   166   161
[02/25 14:28:04   1152s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/25 14:28:04   1152s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/25 14:28:04   1152s] (I)      --------------------------------------------------------
[02/25 14:28:04   1152s] 
[02/25 14:28:04   1152s] [NR-eGR] ============ Routing rule table ============
[02/25 14:28:04   1152s] [NR-eGR] Rule id: 0  Nets: 34436
[02/25 14:28:04   1152s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/25 14:28:04   1152s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[02/25 14:28:04   1152s] (I)                    Pitch  280  280  560  560  560  1680  1680  3200  3360 
[02/25 14:28:04   1152s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[02/25 14:28:04   1152s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[02/25 14:28:04   1152s] [NR-eGR] ========================================
[02/25 14:28:04   1152s] [NR-eGR] 
[02/25 14:28:04   1152s] (I)      =============== Blocked Tracks ===============
[02/25 14:28:04   1152s] (I)      +-------+---------+----------+---------------+
[02/25 14:28:04   1152s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/25 14:28:04   1152s] (I)      +-------+---------+----------+---------------+
[02/25 14:28:04   1152s] (I)      |     1 |       0 |        0 |         0.00% |
[02/25 14:28:04   1152s] (I)      |     2 |  371304 |     8504 |         2.29% |
[02/25 14:28:04   1152s] (I)      |     3 |  370928 |        0 |         0.00% |
[02/25 14:28:04   1152s] (I)      |     4 |  185461 |        0 |         0.00% |
[02/25 14:28:04   1152s] (I)      |     5 |  185270 |        0 |         0.00% |
[02/25 14:28:04   1152s] (I)      |     6 |  185461 |        0 |         0.00% |
[02/25 14:28:04   1152s] (I)      |     7 |   61692 |        0 |         0.00% |
[02/25 14:28:04   1152s] (I)      |     8 |   61693 |        0 |         0.00% |
[02/25 14:28:04   1152s] (I)      |     9 |   32204 |        0 |         0.00% |
[02/25 14:28:04   1152s] (I)      |    10 |   30751 |        0 |         0.00% |
[02/25 14:28:04   1152s] (I)      +-------+---------+----------+---------------+
[02/25 14:28:04   1152s] (I)      Finished Import and model ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2051.49 MB )
[02/25 14:28:04   1152s] (I)      Reset routing kernel
[02/25 14:28:04   1152s] (I)      Started Global Routing ( Curr Mem: 2051.49 MB )
[02/25 14:28:04   1152s] (I)      totalPins=94526  totalGlobalPin=81260 (85.97%)
[02/25 14:28:04   1152s] (I)      total 2D Cap : 742532 = (279166 H, 463366 V)
[02/25 14:28:04   1152s] [NR-eGR] Layer group 1: route 49 net(s) in layer range [4, 10]
[02/25 14:28:04   1152s] (I)      
[02/25 14:28:04   1152s] (I)      ============  Phase 1a Route ============
[02/25 14:28:04   1152s] (I)      Usage: 4707 = (1860 H, 2847 V) = (0.67% H, 0.61% V) = (2.604e+03um H, 3.986e+03um V)
[02/25 14:28:04   1152s] (I)      
[02/25 14:28:04   1152s] (I)      ============  Phase 1b Route ============
[02/25 14:28:04   1152s] (I)      Usage: 4707 = (1860 H, 2847 V) = (0.67% H, 0.61% V) = (2.604e+03um H, 3.986e+03um V)
[02/25 14:28:04   1152s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.589800e+03um
[02/25 14:28:04   1152s] (I)      
[02/25 14:28:04   1152s] (I)      ============  Phase 1c Route ============
[02/25 14:28:04   1152s] (I)      Usage: 4707 = (1860 H, 2847 V) = (0.67% H, 0.61% V) = (2.604e+03um H, 3.986e+03um V)
[02/25 14:28:04   1152s] (I)      
[02/25 14:28:04   1152s] (I)      ============  Phase 1d Route ============
[02/25 14:28:04   1152s] (I)      Usage: 4707 = (1860 H, 2847 V) = (0.67% H, 0.61% V) = (2.604e+03um H, 3.986e+03um V)
[02/25 14:28:04   1152s] (I)      
[02/25 14:28:04   1152s] (I)      ============  Phase 1e Route ============
[02/25 14:28:04   1152s] (I)      Usage: 4707 = (1860 H, 2847 V) = (0.67% H, 0.61% V) = (2.604e+03um H, 3.986e+03um V)
[02/25 14:28:04   1152s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.589800e+03um
[02/25 14:28:04   1152s] (I)      
[02/25 14:28:04   1152s] (I)      ============  Phase 1l Route ============
[02/25 14:28:04   1152s] (I)      total 2D Cap : 1476260 = (650094 H, 826166 V)
[02/25 14:28:04   1152s] [NR-eGR] Layer group 2: route 34387 net(s) in layer range [2, 10]
[02/25 14:28:04   1152s] (I)      
[02/25 14:28:04   1152s] (I)      ============  Phase 1a Route ============
[02/25 14:28:05   1152s] (I)      Usage: 110733 = (57505 H, 53228 V) = (8.85% H, 6.44% V) = (8.051e+04um H, 7.452e+04um V)
[02/25 14:28:05   1152s] (I)      
[02/25 14:28:05   1152s] (I)      ============  Phase 1b Route ============
[02/25 14:28:05   1152s] (I)      Usage: 110733 = (57505 H, 53228 V) = (8.85% H, 6.44% V) = (8.051e+04um H, 7.452e+04um V)
[02/25 14:28:05   1152s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.550262e+05um
[02/25 14:28:05   1152s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/25 14:28:05   1152s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/25 14:28:05   1152s] (I)      
[02/25 14:28:05   1152s] (I)      ============  Phase 1c Route ============
[02/25 14:28:05   1152s] (I)      Usage: 110733 = (57505 H, 53228 V) = (8.85% H, 6.44% V) = (8.051e+04um H, 7.452e+04um V)
[02/25 14:28:05   1152s] (I)      
[02/25 14:28:05   1152s] (I)      ============  Phase 1d Route ============
[02/25 14:28:05   1152s] (I)      Usage: 110733 = (57505 H, 53228 V) = (8.85% H, 6.44% V) = (8.051e+04um H, 7.452e+04um V)
[02/25 14:28:05   1152s] (I)      
[02/25 14:28:05   1152s] (I)      ============  Phase 1e Route ============
[02/25 14:28:05   1152s] (I)      Usage: 110733 = (57505 H, 53228 V) = (8.85% H, 6.44% V) = (8.051e+04um H, 7.452e+04um V)
[02/25 14:28:05   1152s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.550262e+05um
[02/25 14:28:05   1152s] (I)      
[02/25 14:28:05   1152s] (I)      ============  Phase 1l Route ============
[02/25 14:28:05   1153s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/25 14:28:05   1153s] (I)      Layer  2:     360856     88881         0           0      368600    ( 0.00%) 
[02/25 14:28:05   1153s] (I)      Layer  3:     369016     57435         0           0      368630    ( 0.00%) 
[02/25 14:28:05   1153s] (I)      Layer  4:     184490      6277         0           0      184300    ( 0.00%) 
[02/25 14:28:05   1153s] (I)      Layer  5:     184315      1924         0           0      184315    ( 0.00%) 
[02/25 14:28:05   1153s] (I)      Layer  6:     184490       154         0           0      184300    ( 0.00%) 
[02/25 14:28:05   1153s] (I)      Layer  7:      61374         0         0           0       61438    ( 0.00%) 
[02/25 14:28:05   1153s] (I)      Layer  8:      61370         0         0           0       61433    ( 0.00%) 
[02/25 14:28:05   1153s] (I)      Layer  9:      32038         0         0        4222       28033    (13.09%) 
[02/25 14:28:05   1153s] (I)      Layer 10:      30590         0         0        5225       25492    (17.01%) 
[02/25 14:28:05   1153s] (I)      Total:       1468539    154671         0        9446     1466540    ( 0.64%) 
[02/25 14:28:05   1153s] (I)      
[02/25 14:28:05   1153s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/25 14:28:05   1153s] [NR-eGR]                        OverCon            
[02/25 14:28:05   1153s] [NR-eGR]                         #Gcell     %Gcell
[02/25 14:28:05   1153s] [NR-eGR]        Layer             (1-0)    OverCon
[02/25 14:28:05   1153s] [NR-eGR] ----------------------------------------------
[02/25 14:28:05   1153s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:05   1153s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:05   1153s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:05   1153s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:05   1153s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:05   1153s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:05   1153s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:05   1153s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:05   1153s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:05   1153s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:05   1153s] [NR-eGR] ----------------------------------------------
[02/25 14:28:05   1153s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/25 14:28:05   1153s] [NR-eGR] 
[02/25 14:28:05   1153s] (I)      Finished Global Routing ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 2051.49 MB )
[02/25 14:28:05   1153s] (I)      total 2D Cap : 1476260 = (650094 H, 826166 V)
[02/25 14:28:05   1153s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/25 14:28:05   1153s] (I)      ============= Track Assignment ============
[02/25 14:28:05   1153s] (I)      Started Track Assignment (1T) ( Curr Mem: 2051.49 MB )
[02/25 14:28:05   1153s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/25 14:28:05   1153s] (I)      Run Multi-thread track assignment
[02/25 14:28:05   1153s] (I)      Finished Track Assignment (1T) ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 2051.49 MB )
[02/25 14:28:05   1153s] (I)      Started Export ( Curr Mem: 2051.49 MB )
[02/25 14:28:05   1153s] [NR-eGR]                  Length (um)    Vias 
[02/25 14:28:05   1153s] [NR-eGR] -------------------------------------
[02/25 14:28:05   1153s] [NR-eGR]  metal1   (1H)             0   94269 
[02/25 14:28:05   1153s] [NR-eGR]  metal2   (2V)         79386  117457 
[02/25 14:28:05   1153s] [NR-eGR]  metal3   (3H)         79690    2902 
[02/25 14:28:05   1153s] [NR-eGR]  metal4   (4V)          8322    1810 
[02/25 14:28:05   1153s] [NR-eGR]  metal5   (5H)          2580      43 
[02/25 14:28:05   1153s] [NR-eGR]  metal6   (6V)           215       2 
[02/25 14:28:05   1153s] [NR-eGR]  metal7   (7H)             2       0 
[02/25 14:28:05   1153s] [NR-eGR]  metal8   (8V)             0       0 
[02/25 14:28:05   1153s] [NR-eGR]  metal9   (9H)             0       0 
[02/25 14:28:05   1153s] [NR-eGR]  metal10  (10V)            0       0 
[02/25 14:28:05   1153s] [NR-eGR] -------------------------------------
[02/25 14:28:05   1153s] [NR-eGR]           Total       170195  216483 
[02/25 14:28:05   1153s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:28:05   1153s] [NR-eGR] Total half perimeter of net bounding box: 149929um
[02/25 14:28:05   1153s] [NR-eGR] Total length: 170195um, number of vias: 216483
[02/25 14:28:05   1153s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:28:05   1153s] [NR-eGR] Total eGR-routed clock nets wire length: 1621um, number of vias: 959
[02/25 14:28:05   1153s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:28:05   1153s] (I)      Finished Export ( CPU: 0.35 sec, Real: 0.30 sec, Curr Mem: 2051.49 MB )
[02/25 14:28:05   1153s] Saved RC grid cleaned up.
[02/25 14:28:05   1153s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.17 sec, Real: 1.13 sec, Curr Mem: 2039.49 MB )
[02/25 14:28:05   1153s] (I)      ====================================== Runtime Summary =======================================
[02/25 14:28:05   1153s] (I)       Step                                         %        Start       Finish      Real       CPU 
[02/25 14:28:05   1153s] (I)      ----------------------------------------------------------------------------------------------
[02/25 14:28:05   1153s] (I)       Early Global Route kernel              100.00%  1492.57 sec  1493.70 sec  1.13 sec  1.17 sec 
[02/25 14:28:05   1153s] (I)       +-Import and model                      19.55%  1492.58 sec  1492.80 sec  0.22 sec  0.22 sec 
[02/25 14:28:05   1153s] (I)       | +-Create place DB                     11.08%  1492.58 sec  1492.70 sec  0.13 sec  0.12 sec 
[02/25 14:28:05   1153s] (I)       | | +-Import place data                 11.04%  1492.58 sec  1492.70 sec  0.12 sec  0.12 sec 
[02/25 14:28:05   1153s] (I)       | | | +-Read instances and placement     3.05%  1492.58 sec  1492.61 sec  0.03 sec  0.03 sec 
[02/25 14:28:05   1153s] (I)       | | | +-Read nets                        7.90%  1492.61 sec  1492.70 sec  0.09 sec  0.09 sec 
[02/25 14:28:05   1153s] (I)       | +-Create route DB                      6.65%  1492.70 sec  1492.78 sec  0.08 sec  0.08 sec 
[02/25 14:28:05   1153s] (I)       | | +-Import route data (1T)             6.57%  1492.70 sec  1492.78 sec  0.07 sec  0.08 sec 
[02/25 14:28:05   1153s] (I)       | | | +-Read blockages ( Layer 2-10 )    0.95%  1492.71 sec  1492.72 sec  0.01 sec  0.01 sec 
[02/25 14:28:05   1153s] (I)       | | | | +-Read routing blockages         0.00%  1492.71 sec  1492.71 sec  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)       | | | | +-Read instance blockages        0.63%  1492.71 sec  1492.72 sec  0.01 sec  0.01 sec 
[02/25 14:28:05   1153s] (I)       | | | | +-Read PG blockages              0.01%  1492.72 sec  1492.72 sec  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)       | | | | +-Read clock blockages           0.00%  1492.72 sec  1492.72 sec  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)       | | | | +-Read other blockages           0.00%  1492.72 sec  1492.72 sec  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)       | | | | +-Read halo blockages            0.04%  1492.72 sec  1492.72 sec  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)       | | | | +-Read boundary cut boxes        0.00%  1492.72 sec  1492.72 sec  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)       | | | +-Read blackboxes                  0.00%  1492.73 sec  1492.73 sec  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)       | | | +-Read prerouted                   0.16%  1492.73 sec  1492.73 sec  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)       | | | +-Read unlegalized nets            0.31%  1492.73 sec  1492.73 sec  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)       | | | +-Read nets                        1.21%  1492.73 sec  1492.75 sec  0.01 sec  0.01 sec 
[02/25 14:28:05   1153s] (I)       | | | +-Set up via pillars               0.02%  1492.75 sec  1492.75 sec  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)       | | | +-Initialize 3D grid graph         0.19%  1492.75 sec  1492.75 sec  0.00 sec  0.01 sec 
[02/25 14:28:05   1153s] (I)       | | | +-Model blockage capacity          1.67%  1492.76 sec  1492.77 sec  0.02 sec  0.02 sec 
[02/25 14:28:05   1153s] (I)       | | | | +-Initialize 3D capacity         1.48%  1492.76 sec  1492.77 sec  0.02 sec  0.02 sec 
[02/25 14:28:05   1153s] (I)       | +-Read aux data                        0.00%  1492.78 sec  1492.78 sec  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)       | +-Others data preparation              0.21%  1492.78 sec  1492.78 sec  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)       | +-Create route kernel                  0.94%  1492.78 sec  1492.79 sec  0.01 sec  0.01 sec 
[02/25 14:28:05   1153s] (I)       +-Global Routing                        23.31%  1492.80 sec  1493.06 sec  0.26 sec  0.26 sec 
[02/25 14:28:05   1153s] (I)       | +-Initialization                       0.67%  1492.80 sec  1492.81 sec  0.01 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)       | +-Net group 1                          2.50%  1492.81 sec  1492.84 sec  0.03 sec  0.03 sec 
[02/25 14:28:05   1153s] (I)       | | +-Generate topology                  0.10%  1492.81 sec  1492.81 sec  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)       | | +-Phase 1a                           0.28%  1492.81 sec  1492.82 sec  0.00 sec  0.01 sec 
[02/25 14:28:05   1153s] (I)       | | | +-Pattern routing (1T)             0.24%  1492.81 sec  1492.82 sec  0.00 sec  0.01 sec 
[02/25 14:28:05   1153s] (I)       | | +-Phase 1b                           0.02%  1492.82 sec  1492.82 sec  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)       | | +-Phase 1c                           0.00%  1492.82 sec  1492.82 sec  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)       | | +-Phase 1d                           0.00%  1492.82 sec  1492.82 sec  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)       | | +-Phase 1e                           0.06%  1492.82 sec  1492.82 sec  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)       | | | +-Route legalization               0.00%  1492.82 sec  1492.82 sec  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)       | | +-Phase 1l                           1.29%  1492.82 sec  1492.84 sec  0.01 sec  0.01 sec 
[02/25 14:28:05   1153s] (I)       | | | +-Layer assignment (1T)            1.25%  1492.82 sec  1492.83 sec  0.01 sec  0.01 sec 
[02/25 14:28:05   1153s] (I)       | +-Net group 2                         18.79%  1492.84 sec  1493.05 sec  0.21 sec  0.21 sec 
[02/25 14:28:05   1153s] (I)       | | +-Generate topology                  1.53%  1492.84 sec  1492.85 sec  0.02 sec  0.01 sec 
[02/25 14:28:05   1153s] (I)       | | +-Phase 1a                           4.64%  1492.86 sec  1492.91 sec  0.05 sec  0.06 sec 
[02/25 14:28:05   1153s] (I)       | | | +-Pattern routing (1T)             3.55%  1492.86 sec  1492.90 sec  0.04 sec  0.05 sec 
[02/25 14:28:05   1153s] (I)       | | | +-Add via demand to 2D             0.91%  1492.90 sec  1492.91 sec  0.01 sec  0.01 sec 
[02/25 14:28:05   1153s] (I)       | | +-Phase 1b                           0.03%  1492.91 sec  1492.91 sec  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)       | | +-Phase 1c                           0.00%  1492.92 sec  1492.92 sec  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)       | | +-Phase 1d                           0.00%  1492.92 sec  1492.92 sec  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)       | | +-Phase 1e                           0.06%  1492.92 sec  1492.92 sec  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)       | | | +-Route legalization               0.00%  1492.92 sec  1492.92 sec  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)       | | +-Phase 1l                          11.54%  1492.92 sec  1493.05 sec  0.13 sec  0.13 sec 
[02/25 14:28:05   1153s] (I)       | | | +-Layer assignment (1T)           11.13%  1492.92 sec  1493.05 sec  0.13 sec  0.13 sec 
[02/25 14:28:05   1153s] (I)       | +-Clean cong LA                        0.00%  1493.05 sec  1493.05 sec  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)       +-Export 3D cong map                     1.11%  1493.06 sec  1493.07 sec  0.01 sec  0.01 sec 
[02/25 14:28:05   1153s] (I)       | +-Export 2D cong map                   0.09%  1493.07 sec  1493.07 sec  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)       +-Extract Global 3D Wires                0.48%  1493.08 sec  1493.08 sec  0.01 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)       +-Track Assignment (1T)                 26.49%  1493.08 sec  1493.38 sec  0.30 sec  0.30 sec 
[02/25 14:28:05   1153s] (I)       | +-Initialization                       0.37%  1493.08 sec  1493.09 sec  0.00 sec  0.01 sec 
[02/25 14:28:05   1153s] (I)       | +-Track Assignment Kernel             25.42%  1493.09 sec  1493.38 sec  0.29 sec  0.29 sec 
[02/25 14:28:05   1153s] (I)       | +-Free Memory                          0.01%  1493.38 sec  1493.38 sec  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)       +-Export                                26.45%  1493.38 sec  1493.68 sec  0.30 sec  0.35 sec 
[02/25 14:28:05   1153s] (I)       | +-Export DB wires                     15.40%  1493.38 sec  1493.56 sec  0.17 sec  0.21 sec 
[02/25 14:28:05   1153s] (I)       | | +-Export all nets                   11.45%  1493.39 sec  1493.52 sec  0.13 sec  0.14 sec 
[02/25 14:28:05   1153s] (I)       | | +-Set wire vias                      2.76%  1493.53 sec  1493.56 sec  0.03 sec  0.05 sec 
[02/25 14:28:05   1153s] (I)       | +-Report wirelength                    4.24%  1493.56 sec  1493.61 sec  0.05 sec  0.06 sec 
[02/25 14:28:05   1153s] (I)       | +-Update net boxes                     6.65%  1493.61 sec  1493.68 sec  0.08 sec  0.07 sec 
[02/25 14:28:05   1153s] (I)       | +-Update timing                        0.00%  1493.68 sec  1493.68 sec  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)       +-Postprocess design                     0.63%  1493.68 sec  1493.69 sec  0.01 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)      ===================== Summary by functions =====================
[02/25 14:28:05   1153s] (I)       Lv  Step                                 %      Real       CPU 
[02/25 14:28:05   1153s] (I)      ----------------------------------------------------------------
[02/25 14:28:05   1153s] (I)        0  Early Global Route kernel      100.00%  1.13 sec  1.17 sec 
[02/25 14:28:05   1153s] (I)        1  Track Assignment (1T)           26.49%  0.30 sec  0.30 sec 
[02/25 14:28:05   1153s] (I)        1  Export                          26.45%  0.30 sec  0.35 sec 
[02/25 14:28:05   1153s] (I)        1  Global Routing                  23.31%  0.26 sec  0.26 sec 
[02/25 14:28:05   1153s] (I)        1  Import and model                19.55%  0.22 sec  0.22 sec 
[02/25 14:28:05   1153s] (I)        1  Export 3D cong map               1.11%  0.01 sec  0.01 sec 
[02/25 14:28:05   1153s] (I)        1  Postprocess design               0.63%  0.01 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)        1  Extract Global 3D Wires          0.48%  0.01 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)        2  Track Assignment Kernel         25.42%  0.29 sec  0.29 sec 
[02/25 14:28:05   1153s] (I)        2  Net group 2                     18.79%  0.21 sec  0.21 sec 
[02/25 14:28:05   1153s] (I)        2  Export DB wires                 15.40%  0.17 sec  0.21 sec 
[02/25 14:28:05   1153s] (I)        2  Create place DB                 11.08%  0.13 sec  0.12 sec 
[02/25 14:28:05   1153s] (I)        2  Update net boxes                 6.65%  0.08 sec  0.07 sec 
[02/25 14:28:05   1153s] (I)        2  Create route DB                  6.65%  0.08 sec  0.08 sec 
[02/25 14:28:05   1153s] (I)        2  Report wirelength                4.24%  0.05 sec  0.06 sec 
[02/25 14:28:05   1153s] (I)        2  Net group 1                      2.50%  0.03 sec  0.03 sec 
[02/25 14:28:05   1153s] (I)        2  Initialization                   1.04%  0.01 sec  0.01 sec 
[02/25 14:28:05   1153s] (I)        2  Create route kernel              0.94%  0.01 sec  0.01 sec 
[02/25 14:28:05   1153s] (I)        2  Others data preparation          0.21%  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)        2  Export 2D cong map               0.09%  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)        3  Phase 1l                        12.83%  0.15 sec  0.14 sec 
[02/25 14:28:05   1153s] (I)        3  Export all nets                 11.45%  0.13 sec  0.14 sec 
[02/25 14:28:05   1153s] (I)        3  Import place data               11.04%  0.12 sec  0.12 sec 
[02/25 14:28:05   1153s] (I)        3  Import route data (1T)           6.57%  0.07 sec  0.08 sec 
[02/25 14:28:05   1153s] (I)        3  Phase 1a                         4.92%  0.06 sec  0.07 sec 
[02/25 14:28:05   1153s] (I)        3  Set wire vias                    2.76%  0.03 sec  0.05 sec 
[02/25 14:28:05   1153s] (I)        3  Generate topology                1.63%  0.02 sec  0.01 sec 
[02/25 14:28:05   1153s] (I)        3  Phase 1e                         0.11%  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)        3  Phase 1b                         0.05%  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)        4  Layer assignment (1T)           12.38%  0.14 sec  0.14 sec 
[02/25 14:28:05   1153s] (I)        4  Read nets                        9.12%  0.10 sec  0.10 sec 
[02/25 14:28:05   1153s] (I)        4  Pattern routing (1T)             3.80%  0.04 sec  0.06 sec 
[02/25 14:28:05   1153s] (I)        4  Read instances and placement     3.05%  0.03 sec  0.03 sec 
[02/25 14:28:05   1153s] (I)        4  Model blockage capacity          1.67%  0.02 sec  0.02 sec 
[02/25 14:28:05   1153s] (I)        4  Read blockages ( Layer 2-10 )    0.95%  0.01 sec  0.01 sec 
[02/25 14:28:05   1153s] (I)        4  Add via demand to 2D             0.91%  0.01 sec  0.01 sec 
[02/25 14:28:05   1153s] (I)        4  Read unlegalized nets            0.31%  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)        4  Initialize 3D grid graph         0.19%  0.00 sec  0.01 sec 
[02/25 14:28:05   1153s] (I)        4  Read prerouted                   0.16%  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)        5  Initialize 3D capacity           1.48%  0.02 sec  0.02 sec 
[02/25 14:28:05   1153s] (I)        5  Read instance blockages          0.63%  0.01 sec  0.01 sec 
[02/25 14:28:05   1153s] (I)        5  Read halo blockages              0.04%  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)        5  Read PG blockages                0.01%  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[02/25 14:28:05   1153s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.3 real=0:00:01.2)
[02/25 14:28:05   1153s] Legalization setup...
[02/25 14:28:05   1153s] Using cell based legalization.
[02/25 14:28:05   1153s] Initializing placement interface...
[02/25 14:28:05   1153s]   Use check_library -place or consult logv if problems occur.
[02/25 14:28:05   1153s]   Leaving CCOpt scope - Initializing placement interface...
[02/25 14:28:05   1153s] OPERPROF: Starting DPlace-Init at level 1, MEM:2025.5M, EPOCH TIME: 1677364085.906011
[02/25 14:28:05   1153s] Processing tracks to init pin-track alignment.
[02/25 14:28:05   1153s] z: 2, totalTracks: 1
[02/25 14:28:05   1153s] z: 4, totalTracks: 1
[02/25 14:28:05   1153s] z: 6, totalTracks: 1
[02/25 14:28:05   1153s] z: 8, totalTracks: 1
[02/25 14:28:05   1153s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:28:05   1153s] All LLGs are deleted
[02/25 14:28:05   1153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:05   1153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:05   1153s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2025.5M, EPOCH TIME: 1677364085.923383
[02/25 14:28:05   1153s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2025.5M, EPOCH TIME: 1677364085.923677
[02/25 14:28:05   1153s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2025.5M, EPOCH TIME: 1677364085.933269
[02/25 14:28:05   1153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:05   1153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:05   1153s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2025.5M, EPOCH TIME: 1677364085.934597
[02/25 14:28:05   1153s] Max number of tech site patterns supported in site array is 256.
[02/25 14:28:05   1153s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:28:05   1153s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2025.5M, EPOCH TIME: 1677364085.940666
[02/25 14:28:05   1153s] After signature check, allow fast init is false, keep pre-filter is true.
[02/25 14:28:05   1153s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/25 14:28:05   1153s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:2025.5M, EPOCH TIME: 1677364085.944061
[02/25 14:28:05   1153s] SiteArray: non-trimmed site array dimensions = 184 x 1379
[02/25 14:28:05   1153s] SiteArray: use 1,413,120 bytes
[02/25 14:28:05   1153s] SiteArray: current memory after site array memory allocation 2025.5M
[02/25 14:28:05   1153s] SiteArray: FP blocked sites are writable
[02/25 14:28:05   1153s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/25 14:28:05   1153s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2025.5M, EPOCH TIME: 1677364085.950696
[02/25 14:28:05   1153s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.000, MEM:2025.5M, EPOCH TIME: 1677364085.950975
[02/25 14:28:05   1153s] SiteArray: number of non floorplan blocked sites for llg default is 253736
[02/25 14:28:05   1153s] Atter site array init, number of instance map data is 0.
[02/25 14:28:05   1153s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.021, MEM:2025.5M, EPOCH TIME: 1677364085.955237
[02/25 14:28:05   1153s] 
[02/25 14:28:05   1153s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:28:05   1153s] OPERPROF:     Starting CMU at level 3, MEM:2025.5M, EPOCH TIME: 1677364085.958929
[02/25 14:28:05   1153s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2025.5M, EPOCH TIME: 1677364085.961120
[02/25 14:28:05   1153s] 
[02/25 14:28:05   1153s] Bad Lib Cell Checking (CMU) is done! (0)
[02/25 14:28:05   1153s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2025.5M, EPOCH TIME: 1677364085.965247
[02/25 14:28:05   1153s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2025.5M, EPOCH TIME: 1677364085.965407
[02/25 14:28:05   1153s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2025.5M, EPOCH TIME: 1677364085.965576
[02/25 14:28:05   1153s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2025.5MB).
[02/25 14:28:05   1153s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.073, MEM:2025.5M, EPOCH TIME: 1677364085.979097
[02/25 14:28:05   1153s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/25 14:28:05   1153s] Initializing placement interface done.
[02/25 14:28:05   1153s] Leaving CCOpt scope - Cleaning up placement interface...
[02/25 14:28:05   1153s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2025.5M, EPOCH TIME: 1677364085.979458
[02/25 14:28:05   1153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:05   1153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:06   1153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:06   1153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:06   1153s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.080, REAL:0.079, MEM:2025.5M, EPOCH TIME: 1677364086.058410
[02/25 14:28:06   1153s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/25 14:28:06   1153s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[02/25 14:28:06   1153s] Leaving CCOpt scope - Initializing placement interface...
[02/25 14:28:06   1153s] OPERPROF: Starting DPlace-Init at level 1, MEM:2025.5M, EPOCH TIME: 1677364086.095471
[02/25 14:28:06   1153s] Processing tracks to init pin-track alignment.
[02/25 14:28:06   1153s] z: 2, totalTracks: 1
[02/25 14:28:06   1153s] z: 4, totalTracks: 1
[02/25 14:28:06   1153s] z: 6, totalTracks: 1
[02/25 14:28:06   1153s] z: 8, totalTracks: 1
[02/25 14:28:06   1153s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:28:06   1153s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2025.5M, EPOCH TIME: 1677364086.120639
[02/25 14:28:06   1153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:06   1153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:06   1154s] 
[02/25 14:28:06   1154s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:28:06   1154s] OPERPROF:     Starting CMU at level 3, MEM:2025.5M, EPOCH TIME: 1677364086.132323
[02/25 14:28:06   1154s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2025.5M, EPOCH TIME: 1677364086.134552
[02/25 14:28:06   1154s] 
[02/25 14:28:06   1154s] Bad Lib Cell Checking (CMU) is done! (0)
[02/25 14:28:06   1154s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2025.5M, EPOCH TIME: 1677364086.138706
[02/25 14:28:06   1154s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2025.5M, EPOCH TIME: 1677364086.138865
[02/25 14:28:06   1154s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2025.5M, EPOCH TIME: 1677364086.139022
[02/25 14:28:06   1154s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2025.5MB).
[02/25 14:28:06   1154s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.049, MEM:2025.5M, EPOCH TIME: 1677364086.144171
[02/25 14:28:06   1154s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:06   1154s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:28:06   1154s] (I)      Load db... (mem=2025.5M)
[02/25 14:28:06   1154s] (I)      Read data from FE... (mem=2025.5M)
[02/25 14:28:06   1154s] (I)      Number of ignored instance 0
[02/25 14:28:06   1154s] (I)      Number of inbound cells 0
[02/25 14:28:06   1154s] (I)      Number of opened ILM blockages 0
[02/25 14:28:06   1154s] (I)      Number of instances temporarily fixed by detailed placement 0
[02/25 14:28:06   1154s] (I)      numMoveCells=29402, numMacros=0  numPads=257  numMultiRowHeightInsts=0
[02/25 14:28:06   1154s] (I)      cell height: 2800, count: 29402
[02/25 14:28:06   1154s] (I)      Read rows... (mem=2031.9M)
[02/25 14:28:06   1154s] (I)      rowRegion is not equal to core box, resetting core box
[02/25 14:28:06   1154s] (I)      rowRegion : (10080, 10080) - (534100, 525280)
[02/25 14:28:06   1154s] (I)      coreBox   : (10080, 10080) - (534240, 525280)
[02/25 14:28:06   1154s] (I)      Done Read rows (cpu=0.000s, mem=2031.9M)
[02/25 14:28:06   1154s] (I)      Done Read data from FE (cpu=0.030s, mem=2031.9M)
[02/25 14:28:06   1154s] (I)      Done Load db (cpu=0.030s, mem=2031.9M)
[02/25 14:28:06   1154s] (I)      Constructing placeable region... (mem=2031.9M)
[02/25 14:28:06   1154s] (I)      Constructing bin map
[02/25 14:28:06   1154s] (I)      Initialize bin information with width=28000 height=28000
[02/25 14:28:06   1154s] (I)      Done constructing bin map
[02/25 14:28:06   1154s] (I)      Compute region effective width... (mem=2031.9M)
[02/25 14:28:06   1154s] (I)      Done Compute region effective width (cpu=0.000s, mem=2031.9M)
[02/25 14:28:06   1154s] (I)      Done Constructing placeable region (cpu=0.010s, mem=2031.9M)
[02/25 14:28:06   1154s] Legalization setup done. (took cpu=0:00:00.3 real=0:00:00.4)
[02/25 14:28:06   1154s] Validating CTS configuration...
[02/25 14:28:06   1154s] Checking module port directions...
[02/25 14:28:06   1154s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:06   1154s] Non-default CCOpt properties:
[02/25 14:28:06   1154s]   Public non-default CCOpt properties:
[02/25 14:28:06   1154s]     cts_merge_clock_gates is set for at least one object
[02/25 14:28:06   1154s]     cts_merge_clock_logic is set for at least one object
[02/25 14:28:06   1154s]     route_type is set for at least one object
[02/25 14:28:06   1154s]     target_max_trans is set for at least one object
[02/25 14:28:06   1154s]     target_skew is set for at least one object
[02/25 14:28:06   1154s]   No private non-default CCOpt properties
[02/25 14:28:06   1154s] Route type trimming info:
[02/25 14:28:06   1154s]   No route type modifications were made.
[02/25 14:28:06   1154s] 
[02/25 14:28:06   1154s] Trim Metal Layers:
[02/25 14:28:06   1154s] LayerId::1 widthSet size::4
[02/25 14:28:06   1154s] LayerId::2 widthSet size::4
[02/25 14:28:06   1154s] LayerId::3 widthSet size::4
[02/25 14:28:06   1154s] LayerId::4 widthSet size::4
[02/25 14:28:06   1154s] LayerId::5 widthSet size::4
[02/25 14:28:06   1154s] LayerId::6 widthSet size::4
[02/25 14:28:06   1154s] LayerId::7 widthSet size::4
[02/25 14:28:06   1154s] LayerId::8 widthSet size::4
[02/25 14:28:06   1154s] LayerId::9 widthSet size::4
[02/25 14:28:06   1154s] LayerId::10 widthSet size::3
[02/25 14:28:06   1154s] Updating RC grid for preRoute extraction ...
[02/25 14:28:06   1154s] eee: pegSigSF::1.070000
[02/25 14:28:06   1154s] Initializing multi-corner capacitance tables ... 
[02/25 14:28:06   1154s] Initializing multi-corner resistance tables ...
[02/25 14:28:06   1154s] eee: l::1 avDens::0.095937 usedTrk::3837.469009 availTrk::40000.000000 sigTrk::3837.469009
[02/25 14:28:06   1154s] eee: l::2 avDens::0.163281 usedTrk::5845.457440 availTrk::35800.000000 sigTrk::5845.457440
[02/25 14:28:06   1154s] eee: l::3 avDens::0.161050 usedTrk::5765.582031 availTrk::35800.000000 sigTrk::5765.582031
[02/25 14:28:06   1154s] eee: l::4 avDens::0.050447 usedTrk::597.795142 availTrk::11850.000000 sigTrk::597.795142
[02/25 14:28:06   1154s] eee: l::5 avDens::0.020031 usedTrk::184.283929 availTrk::9200.000000 sigTrk::184.283929
[02/25 14:28:06   1154s] eee: l::6 avDens::0.015343 usedTrk::15.342857 availTrk::1000.000000 sigTrk::15.342857
[02/25 14:28:06   1154s] eee: l::7 avDens::0.004007 usedTrk::0.133571 availTrk::33.333333 sigTrk::0.133571
[02/25 14:28:06   1154s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:28:06   1154s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:28:06   1154s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:28:06   1154s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/25 14:28:06   1154s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.226964 uaWl=0.958856 uaWlH=0.026683 aWlH=0.038643 lMod=0 pMax=0.812800 pMod=83 wcR=0.500500 newSi=0.002500 wHLS=1.367064 siPrev=0 viaL=0.000000
[02/25 14:28:06   1154s] End AAE Lib Interpolated Model. (MEM=2031.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/25 14:28:06   1154s] Accumulated time to calculate placeable region: 0
[02/25 14:28:06   1154s] Accumulated time to calculate placeable region: 0
[02/25 14:28:06   1154s] Accumulated time to calculate placeable region: 0
[02/25 14:28:06   1154s] (I)      Initializing Steiner engine. 
[02/25 14:28:06   1154s] (I)      ==================== Layers =====================
[02/25 14:28:06   1154s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:28:06   1154s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/25 14:28:06   1154s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:28:06   1154s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/25 14:28:06   1154s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/25 14:28:06   1154s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/25 14:28:06   1154s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/25 14:28:06   1154s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/25 14:28:06   1154s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/25 14:28:06   1154s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/25 14:28:06   1154s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/25 14:28:06   1154s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/25 14:28:06   1154s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/25 14:28:06   1154s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/25 14:28:06   1154s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/25 14:28:06   1154s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/25 14:28:06   1154s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/25 14:28:06   1154s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/25 14:28:06   1154s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/25 14:28:06   1154s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/25 14:28:06   1154s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/25 14:28:06   1154s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/25 14:28:06   1154s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:28:06   1154s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/25 14:28:06   1154s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/25 14:28:06   1154s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/25 14:28:06   1154s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:28:06   1154s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree myCLK. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[02/25 14:28:06   1154s] Library trimming buffers in power domain auto-default and half-corner VDCCorner:both.late removed 0 of 3 cells
[02/25 14:28:06   1154s] Original list had 3 cells:
[02/25 14:28:06   1154s] CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[02/25 14:28:06   1154s] Library trimming was not able to trim any cells:
[02/25 14:28:06   1154s] CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[02/25 14:28:06   1154s] Accumulated time to calculate placeable region: 0
[02/25 14:28:06   1154s] Accumulated time to calculate placeable region: 0
[02/25 14:28:06   1154s] Accumulated time to calculate placeable region: 0
[02/25 14:28:06   1154s] Accumulated time to calculate placeable region: 0
[02/25 14:28:06   1154s] Accumulated time to calculate placeable region: 0
[02/25 14:28:06   1154s] Accumulated time to calculate placeable region: 0
[02/25 14:28:06   1154s] Accumulated time to calculate placeable region: 0
[02/25 14:28:06   1154s] Accumulated time to calculate placeable region: 0
[02/25 14:28:07   1155s] Clock tree balancer configuration for clock_tree myCLK:
[02/25 14:28:07   1155s] Non-default CCOpt properties:
[02/25 14:28:07   1155s]   Public non-default CCOpt properties:
[02/25 14:28:07   1155s]     cts_merge_clock_gates: true (default: false)
[02/25 14:28:07   1155s]     cts_merge_clock_logic: true (default: false)
[02/25 14:28:07   1155s]     route_type (leaf): default_route_type_leaf (default: default)
[02/25 14:28:07   1155s]     route_type (top): default_route_type_nonleaf (default: default)
[02/25 14:28:07   1155s]     route_type (trunk): default_route_type_nonleaf (default: default)
[02/25 14:28:07   1155s]   No private non-default CCOpt properties
[02/25 14:28:07   1155s] For power domain auto-default:
[02/25 14:28:07   1155s]   Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[02/25 14:28:07   1155s]   Inverters:   
[02/25 14:28:07   1155s]   Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
[02/25 14:28:07   1155s]   Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
[02/25 14:28:07   1155s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 67493.776um^2
[02/25 14:28:07   1155s] Top Routing info:
[02/25 14:28:07   1155s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[02/25 14:28:07   1155s]   Unshielded; Mask Constraint: 0; Source: route_type.
[02/25 14:28:07   1155s] Trunk Routing info:
[02/25 14:28:07   1155s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[02/25 14:28:07   1155s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/25 14:28:07   1155s] Leaf Routing info:
[02/25 14:28:07   1155s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[02/25 14:28:07   1155s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/25 14:28:07   1155s] For timing_corner VDCCorner:both, late and power domain auto-default:
[02/25 14:28:07   1155s]   Slew time target (leaf):    0.050ns
[02/25 14:28:07   1155s]   Slew time target (trunk):   0.050ns
[02/25 14:28:07   1155s]   Slew time target (top):     0.050ns (Note: no nets are considered top nets in this clock tree)
[02/25 14:28:07   1155s]   Buffer unit delay: 0.042ns
[02/25 14:28:07   1155s]   Buffer max distance: 384.286um
[02/25 14:28:07   1155s] Fastest wire driving cells and distances:
[02/25 14:28:07   1155s]   Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=VDCCorner:both.late, optimalDrivingDistance=384.286um, saturatedSlew=0.043ns, speed=3961.711um per ns, cellArea=3.461um^2 per 1000um}
[02/25 14:28:07   1155s]   Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=VDCCorner:both.late, optimalDrivingDistance=542.642um, saturatedSlew=0.044ns, speed=5481.233um per ns, cellArea=14.216um^2 per 1000um}
[02/25 14:28:07   1155s]   Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=VDCCorner:both.late, optimalDrivingDistance=543.846um, saturatedSlew=0.044ns, speed=5682.822um per ns, cellArea=12.717um^2 per 1000um}
[02/25 14:28:07   1155s] 
[02/25 14:28:07   1155s] 
[02/25 14:28:07   1155s] Logic Sizing Table:
[02/25 14:28:07   1155s] 
[02/25 14:28:07   1155s] ----------------------------------------------------------
[02/25 14:28:07   1155s] Cell    Instance count    Source    Eligible library cells
[02/25 14:28:07   1155s] ----------------------------------------------------------
[02/25 14:28:07   1155s]   (empty table)
[02/25 14:28:07   1155s] ----------------------------------------------------------
[02/25 14:28:07   1155s] 
[02/25 14:28:07   1155s] 
[02/25 14:28:07   1155s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/25 14:28:07   1155s] Type 'man IMPCCOPT-1261' for more detail.
[02/25 14:28:07   1155s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/25 14:28:07   1155s] Type 'man IMPCCOPT-1261' for more detail.
[02/25 14:28:07   1155s] Clock tree balancer configuration for skew_group myCLK/VSDC:
[02/25 14:28:07   1155s]   Sources:                     pin g_inClk
[02/25 14:28:07   1155s]   Total number of sinks:       384
[02/25 14:28:07   1155s]   Delay constrained sinks:     384
[02/25 14:28:07   1155s]   Constrains:                  default
[02/25 14:28:07   1155s]   Non-leaf sinks:              0
[02/25 14:28:07   1155s]   Ignore pins:                 0
[02/25 14:28:07   1155s]  Timing corner VDCCorner:both.late:
[02/25 14:28:07   1155s]   Skew target:                 0.042ns
[02/25 14:28:07   1155s] Primary reporting skew groups are:
[02/25 14:28:07   1155s] skew_group myCLK/VSDC with 384 clock sinks
[02/25 14:28:07   1155s] 
[02/25 14:28:07   1155s] Clock DAG stats initial state:
[02/25 14:28:07   1155s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/25 14:28:07   1155s]   sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:07   1155s]   misc counts      : r=1, pp=0
[02/25 14:28:07   1155s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/25 14:28:07   1155s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/25 14:28:07   1155s] Clock DAG hash initial state: 6012171935276842731 8520068115411683770
[02/25 14:28:07   1155s] CTS services accumulated run-time stats initial state:
[02/25 14:28:07   1155s]   delay calculator: calls=2864, total_wall_time=0.138s, mean_wall_time=0.048ms
[02/25 14:28:07   1155s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/25 14:28:07   1155s]   steiner router: calls=1517, total_wall_time=0.019s, mean_wall_time=0.013ms
[02/25 14:28:07   1155s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[02/25 14:28:07   1155s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/25 14:28:07   1155s] 
[02/25 14:28:07   1155s] Layer information for route type default_route_type_leaf:
[02/25 14:28:07   1155s] 
[02/25 14:28:07   1155s] ----------------------------------------------------------------------
[02/25 14:28:07   1155s] Layer      Preferred    Route    Res.          Cap.          RC
[02/25 14:28:07   1155s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/25 14:28:07   1155s] ----------------------------------------------------------------------
[02/25 14:28:07   1155s] metal1     N            H          5.429         0.119         0.646
[02/25 14:28:07   1155s] metal2     N            V          3.571         0.132         0.472
[02/25 14:28:07   1155s] metal3     Y            H          3.571         0.131         0.468
[02/25 14:28:07   1155s] metal4     Y            V          1.500         0.146         0.219
[02/25 14:28:07   1155s] metal5     N            H          1.500         0.124         0.185
[02/25 14:28:07   1155s] metal6     N            V          1.500         0.122         0.184
[02/25 14:28:07   1155s] metal7     N            H          0.188         0.158         0.030
[02/25 14:28:07   1155s] metal8     N            V          0.188         0.125         0.024
[02/25 14:28:07   1155s] metal9     N            H          0.038         0.155         0.006
[02/25 14:28:07   1155s] metal10    N            V          0.038         0.124         0.005
[02/25 14:28:07   1155s] ----------------------------------------------------------------------
[02/25 14:28:07   1155s] 
[02/25 14:28:07   1155s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[02/25 14:28:07   1155s] Unshielded; Mask Constraint: 0; Source: route_type.
[02/25 14:28:07   1155s] 
[02/25 14:28:07   1155s] Layer information for route type default_route_type_nonleaf:
[02/25 14:28:07   1155s] 
[02/25 14:28:07   1155s] ----------------------------------------------------------------------
[02/25 14:28:07   1155s] Layer      Preferred    Route    Res.          Cap.          RC
[02/25 14:28:07   1155s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/25 14:28:07   1155s] ----------------------------------------------------------------------
[02/25 14:28:07   1155s] metal1     N            H          5.429         0.168         0.911
[02/25 14:28:07   1155s] metal2     N            V          3.571         0.175         0.626
[02/25 14:28:07   1155s] metal3     Y            H          3.571         0.175         0.624
[02/25 14:28:07   1155s] metal4     Y            V          1.500         0.190         0.285
[02/25 14:28:07   1155s] metal5     N            H          1.500         0.175         0.262
[02/25 14:28:07   1155s] metal6     N            V          1.500         0.174         0.261
[02/25 14:28:07   1155s] metal7     N            H          0.188         0.196         0.037
[02/25 14:28:07   1155s] metal8     N            V          0.188         0.171         0.032
[02/25 14:28:07   1155s] metal9     N            H          0.038         0.205         0.008
[02/25 14:28:07   1155s] metal10    N            V          0.038         0.180         0.007
[02/25 14:28:07   1155s] ----------------------------------------------------------------------
[02/25 14:28:07   1155s] 
[02/25 14:28:07   1155s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[02/25 14:28:07   1155s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/25 14:28:07   1155s] 
[02/25 14:28:07   1155s] Layer information for route type default_route_type_nonleaf:
[02/25 14:28:07   1155s] 
[02/25 14:28:07   1155s] ----------------------------------------------------------------------
[02/25 14:28:07   1155s] Layer      Preferred    Route    Res.          Cap.          RC
[02/25 14:28:07   1155s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/25 14:28:07   1155s] ----------------------------------------------------------------------
[02/25 14:28:07   1155s] metal1     N            H          5.429         0.119         0.646
[02/25 14:28:07   1155s] metal2     N            V          3.571         0.132         0.472
[02/25 14:28:07   1155s] metal3     Y            H          3.571         0.131         0.468
[02/25 14:28:07   1155s] metal4     Y            V          1.500         0.146         0.219
[02/25 14:28:07   1155s] metal5     N            H          1.500         0.124         0.185
[02/25 14:28:07   1155s] metal6     N            V          1.500         0.122         0.184
[02/25 14:28:07   1155s] metal7     N            H          0.188         0.158         0.030
[02/25 14:28:07   1155s] metal8     N            V          0.188         0.125         0.024
[02/25 14:28:07   1155s] metal9     N            H          0.038         0.155         0.006
[02/25 14:28:07   1155s] metal10    N            V          0.038         0.124         0.005
[02/25 14:28:07   1155s] ----------------------------------------------------------------------
[02/25 14:28:07   1155s] 
[02/25 14:28:07   1155s] 
[02/25 14:28:07   1155s] Via selection for estimated routes (rule default):
[02/25 14:28:07   1155s] 
[02/25 14:28:07   1155s] ---------------------------------------------------------------------
[02/25 14:28:07   1155s] Layer             Via Cell    Res.     Cap.     RC       Top of Stack
[02/25 14:28:07   1155s] Range                         (Ohm)    (fF)     (fs)     Only
[02/25 14:28:07   1155s] ---------------------------------------------------------------------
[02/25 14:28:07   1155s] metal1-metal2     via1_7      5.000    0.008    0.040    false
[02/25 14:28:07   1155s] metal2-metal3     via2_5      5.000    0.008    0.038    false
[02/25 14:28:07   1155s] metal3-metal4     via3_2      5.000    0.008    0.041    false
[02/25 14:28:07   1155s] metal4-metal5     via4_0      3.000    0.008    0.024    false
[02/25 14:28:07   1155s] metal5-metal6     via5_0      3.000    0.007    0.021    false
[02/25 14:28:07   1155s] metal6-metal7     via6_0      3.000    0.017    0.051    false
[02/25 14:28:07   1155s] metal7-metal8     via7_0      1.000    0.023    0.023    false
[02/25 14:28:07   1155s] metal8-metal9     via8_0      1.000    0.035    0.035    false
[02/25 14:28:07   1155s] metal9-metal10    via9_0      0.500    0.041    0.020    false
[02/25 14:28:07   1155s] ---------------------------------------------------------------------
[02/25 14:28:07   1155s] 
[02/25 14:28:07   1155s] No ideal or dont_touch nets found in the clock tree
[02/25 14:28:07   1155s] No dont_touch hnets found in the clock tree
[02/25 14:28:07   1155s] No dont_touch hpins found in the clock network.
[02/25 14:28:07   1155s] Checking for illegal sizes of clock logic instances...
[02/25 14:28:07   1155s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:07   1155s] 
[02/25 14:28:07   1155s] Filtering reasons for cell type: buffer
[02/25 14:28:07   1155s] =======================================
[02/25 14:28:07   1155s] 
[02/25 14:28:07   1155s] -------------------------------------------------------------------------------------------------------------
[02/25 14:28:07   1155s] Clock trees    Power domain    Reason                         Library cells
[02/25 14:28:07   1155s] -------------------------------------------------------------------------------------------------------------
[02/25 14:28:07   1155s] all            auto-default    Unbalanced rise/fall delays    { BUF_X1 BUF_X16 BUF_X2 BUF_X32 BUF_X4 BUF_X8 }
[02/25 14:28:07   1155s] -------------------------------------------------------------------------------------------------------------
[02/25 14:28:07   1155s] 
[02/25 14:28:07   1155s] Filtering reasons for cell type: inverter
[02/25 14:28:07   1155s] =========================================
[02/25 14:28:07   1155s] 
[02/25 14:28:07   1155s] -------------------------------------------------------------------------------------------------------------
[02/25 14:28:07   1155s] Clock trees    Power domain    Reason                         Library cells
[02/25 14:28:07   1155s] -------------------------------------------------------------------------------------------------------------
[02/25 14:28:07   1155s] all            auto-default    Unbalanced rise/fall delays    { INV_X1 INV_X16 INV_X2 INV_X32 INV_X4 INV_X8 }
[02/25 14:28:07   1155s] -------------------------------------------------------------------------------------------------------------
[02/25 14:28:07   1155s] 
[02/25 14:28:07   1155s] 
[02/25 14:28:07   1155s] Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:01.7)
[02/25 14:28:07   1155s] CCOpt configuration status: all checks passed.
[02/25 14:28:07   1155s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[02/25 14:28:07   1155s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[02/25 14:28:07   1155s]   No exclusion drivers are needed.
[02/25 14:28:07   1155s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[02/25 14:28:07   1155s] Antenna diode management...
[02/25 14:28:07   1155s]   Found 0 antenna diodes in the clock trees.
[02/25 14:28:07   1155s]   
[02/25 14:28:07   1155s] Antenna diode management done.
[02/25 14:28:07   1155s] Adding driver cells for primary IOs...
[02/25 14:28:07   1155s]   
[02/25 14:28:07   1155s]   ----------------------------------------------------------------------------------------------
[02/25 14:28:07   1155s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[02/25 14:28:07   1155s]   ----------------------------------------------------------------------------------------------
[02/25 14:28:07   1155s]     (empty table)
[02/25 14:28:07   1155s]   ----------------------------------------------------------------------------------------------
[02/25 14:28:07   1155s]   
[02/25 14:28:07   1155s]   
[02/25 14:28:07   1155s] Adding driver cells for primary IOs done.
[02/25 14:28:07   1155s] Adding driver cell for primary IO roots...
[02/25 14:28:07   1155s] Adding driver cell for primary IO roots done.
[02/25 14:28:07   1155s] Maximizing clock DAG abstraction...
[02/25 14:28:07   1155s]   Removing clock DAG drivers
[02/25 14:28:07   1155s] Maximizing clock DAG abstraction done.
[02/25 14:28:07   1155s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.6 real=0:00:03.3)
[02/25 14:28:07   1155s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/25 14:28:07   1155s] Type 'man IMPCCOPT-1261' for more detail.
[02/25 14:28:07   1155s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/25 14:28:07   1155s] Type 'man IMPCCOPT-1261' for more detail.
[02/25 14:28:07   1155s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/25 14:28:07   1155s] Type 'man IMPCCOPT-1261' for more detail.
[02/25 14:28:07   1155s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/25 14:28:07   1155s] Type 'man IMPCCOPT-1261' for more detail.
[02/25 14:28:07   1155s] Synthesizing clock trees...
[02/25 14:28:07   1155s]   Preparing To Balance...
[02/25 14:28:07   1155s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/25 14:28:07   1155s] Type 'man IMPCCOPT-1261' for more detail.
[02/25 14:28:07   1155s]   Leaving CCOpt scope - Cleaning up placement interface...
[02/25 14:28:07   1155s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2088.3M, EPOCH TIME: 1677364087.876967
[02/25 14:28:07   1155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:07   1155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:07   1155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:07   1155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:07   1155s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.080, REAL:0.083, MEM:2081.3M, EPOCH TIME: 1677364087.960319
[02/25 14:28:07   1155s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/25 14:28:07   1155s]   Leaving CCOpt scope - Initializing placement interface...
[02/25 14:28:07   1155s] OPERPROF: Starting DPlace-Init at level 1, MEM:2071.8M, EPOCH TIME: 1677364087.960942
[02/25 14:28:07   1155s] Processing tracks to init pin-track alignment.
[02/25 14:28:07   1155s] z: 2, totalTracks: 1
[02/25 14:28:07   1155s] z: 4, totalTracks: 1
[02/25 14:28:07   1155s] z: 6, totalTracks: 1
[02/25 14:28:07   1155s] z: 8, totalTracks: 1
[02/25 14:28:07   1155s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:28:07   1155s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2071.8M, EPOCH TIME: 1677364087.985798
[02/25 14:28:07   1155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:07   1155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:07   1155s] 
[02/25 14:28:07   1155s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:28:07   1155s] OPERPROF:     Starting CMU at level 3, MEM:2071.8M, EPOCH TIME: 1677364087.997857
[02/25 14:28:08   1155s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2071.8M, EPOCH TIME: 1677364088.000084
[02/25 14:28:08   1155s] 
[02/25 14:28:08   1155s] Bad Lib Cell Checking (CMU) is done! (0)
[02/25 14:28:08   1155s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2071.8M, EPOCH TIME: 1677364088.004185
[02/25 14:28:08   1155s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2071.8M, EPOCH TIME: 1677364088.004356
[02/25 14:28:08   1155s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2071.8M, EPOCH TIME: 1677364088.004553
[02/25 14:28:08   1155s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2071.8MB).
[02/25 14:28:08   1155s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2071.8M, EPOCH TIME: 1677364088.011194
[02/25 14:28:08   1155s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/25 14:28:08   1155s]   Merging duplicate siblings in DAG...
[02/25 14:28:08   1155s]     Clock DAG stats before merging:
[02/25 14:28:08   1155s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/25 14:28:08   1155s]       sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:08   1155s]       misc counts      : r=1, pp=0
[02/25 14:28:08   1155s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/25 14:28:08   1155s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/25 14:28:08   1155s]     Clock DAG hash before merging: 6012171935276842731 8520068115411683770
[02/25 14:28:08   1155s]     CTS services accumulated run-time stats before merging:
[02/25 14:28:08   1155s]       delay calculator: calls=2864, total_wall_time=0.138s, mean_wall_time=0.048ms
[02/25 14:28:08   1155s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/25 14:28:08   1155s]       steiner router: calls=1517, total_wall_time=0.019s, mean_wall_time=0.013ms
[02/25 14:28:08   1155s]     Resynthesising clock tree into netlist...
[02/25 14:28:08   1155s]       Reset timing graph...
[02/25 14:28:08   1155s] Ignoring AAE DB Resetting ...
[02/25 14:28:08   1155s]       Reset timing graph done.
[02/25 14:28:08   1155s]     Resynthesising clock tree into netlist done.
[02/25 14:28:08   1155s]     Merging duplicate clock dag driver clones in DAG...
[02/25 14:28:08   1155s]     Merging duplicate clock dag driver clones in DAG done.
[02/25 14:28:08   1155s]     
[02/25 14:28:08   1155s]     Disconnecting clock tree from netlist...
[02/25 14:28:08   1155s]     Disconnecting clock tree from netlist done.
[02/25 14:28:08   1155s]   Merging duplicate siblings in DAG done.
[02/25 14:28:08   1155s]   Applying movement limits...
[02/25 14:28:08   1155s]   Applying movement limits done.
[02/25 14:28:08   1155s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/25 14:28:08   1155s]   CCOpt::Phase::Construction...
[02/25 14:28:08   1155s]   Stage::Clustering...
[02/25 14:28:08   1155s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/25 14:28:08   1155s] Type 'man IMPCCOPT-1261' for more detail.
[02/25 14:28:08   1155s]   Clustering...
[02/25 14:28:08   1155s]     Clock DAG hash before 'Clustering': 6012171935276842731 8520068115411683770
[02/25 14:28:08   1155s]     CTS services accumulated run-time stats before 'Clustering':
[02/25 14:28:08   1155s]       delay calculator: calls=2864, total_wall_time=0.138s, mean_wall_time=0.048ms
[02/25 14:28:08   1155s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/25 14:28:08   1155s]       steiner router: calls=1517, total_wall_time=0.019s, mean_wall_time=0.013ms
[02/25 14:28:08   1155s]     Initialize for clustering...
[02/25 14:28:08   1155s]     Clock DAG stats before clustering:
[02/25 14:28:08   1155s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/25 14:28:08   1155s]       sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:08   1155s]       misc counts      : r=1, pp=0
[02/25 14:28:08   1155s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/25 14:28:08   1155s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/25 14:28:08   1155s]     Clock DAG hash before clustering: 6012171935276842731 8520068115411683770
[02/25 14:28:08   1155s]     CTS services accumulated run-time stats before clustering:
[02/25 14:28:08   1155s]       delay calculator: calls=2864, total_wall_time=0.138s, mean_wall_time=0.048ms
[02/25 14:28:08   1155s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[02/25 14:28:08   1155s]       steiner router: calls=1517, total_wall_time=0.019s, mean_wall_time=0.013ms
[02/25 14:28:08   1155s]     Computing max distances from locked parents...
[02/25 14:28:08   1155s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[02/25 14:28:08   1155s]     Computing max distances from locked parents done.
[02/25 14:28:08   1155s]     Computing optimal clock node locations...
[02/25 14:28:08   1155s]     : ...20% ...40% ...60% ...80% ...100% 
[02/25 14:28:08   1155s]     Optimal path computation stats:
[02/25 14:28:08   1155s]       Successful          : 10
[02/25 14:28:08   1155s]       Unsuccessful        : 0
[02/25 14:28:08   1155s]       Immovable           : 139848430125057
[02/25 14:28:08   1155s]       lockedParentLocation: 0
[02/25 14:28:08   1155s]       Region hash         : e4d0d11cb7a6f7ec
[02/25 14:28:08   1155s]     Unsuccessful details:
[02/25 14:28:08   1155s]     
[02/25 14:28:08   1155s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:08   1155s] End AAE Lib Interpolated Model. (MEM=2071.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/25 14:28:08   1155s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:08   1155s]     Bottom-up phase...
[02/25 14:28:08   1155s]     Clustering bottom-up starting from leaves...
[02/25 14:28:08   1155s]       Clustering clock_tree myCLK...
[02/25 14:28:08   1155s]       Clustering clock_tree myCLK done.
[02/25 14:28:08   1155s]     Clustering bottom-up starting from leaves done.
[02/25 14:28:08   1155s]     Rebuilding the clock tree after clustering...
[02/25 14:28:08   1155s]     Rebuilding the clock tree after clustering done.
[02/25 14:28:08   1155s]     Clock DAG stats after bottom-up phase:
[02/25 14:28:08   1155s]       cell counts      : b=10, i=0, icg=0, dcg=0, l=0, total=10
[02/25 14:28:08   1155s]       sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:08   1155s]       misc counts      : r=1, pp=0
[02/25 14:28:08   1155s]       cell areas       : b=13.300um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=13.300um^2
[02/25 14:28:08   1155s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1245.330um, total=1245.330um
[02/25 14:28:08   1155s]     Clock DAG library cell distribution after bottom-up phase {count}:
[02/25 14:28:08   1155s]        Bufs: CLKBUF_X3: 10 
[02/25 14:28:08   1155s]     Clock DAG hash after bottom-up phase: 13444782844520973961 8639953882542948841
[02/25 14:28:08   1155s]     CTS services accumulated run-time stats after bottom-up phase:
[02/25 14:28:08   1155s]       delay calculator: calls=2950, total_wall_time=0.163s, mean_wall_time=0.055ms
[02/25 14:28:08   1155s]       legalizer: calls=87, total_wall_time=0.002s, mean_wall_time=0.018ms
[02/25 14:28:08   1155s]       steiner router: calls=1601, total_wall_time=0.066s, mean_wall_time=0.041ms
[02/25 14:28:08   1155s]     Bottom-up phase done. (took cpu=0:00:00.3 real=0:00:00.4)
[02/25 14:28:08   1155s]     Legalizing clock trees...
[02/25 14:28:08   1155s]     Resynthesising clock tree into netlist...
[02/25 14:28:08   1155s]       Reset timing graph...
[02/25 14:28:08   1155s] Ignoring AAE DB Resetting ...
[02/25 14:28:08   1155s]       Reset timing graph done.
[02/25 14:28:08   1155s]     Resynthesising clock tree into netlist done.
[02/25 14:28:08   1155s]     Commiting net attributes....
[02/25 14:28:08   1155s]     Commiting net attributes. done.
[02/25 14:28:08   1155s]     Leaving CCOpt scope - ClockRefiner...
[02/25 14:28:08   1155s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2071.8M, EPOCH TIME: 1677364088.413121
[02/25 14:28:08   1155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:08   1155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:08   1155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:08   1155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:08   1155s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.080, REAL:0.082, MEM:2033.8M, EPOCH TIME: 1677364088.494850
[02/25 14:28:08   1155s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[02/25 14:28:08   1155s]     Assigned high priority to 394 instances.
[02/25 14:28:08   1155s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[02/25 14:28:08   1155s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[02/25 14:28:08   1155s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2033.8M, EPOCH TIME: 1677364088.512064
[02/25 14:28:08   1155s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2033.8M, EPOCH TIME: 1677364088.512417
[02/25 14:28:08   1155s] Processing tracks to init pin-track alignment.
[02/25 14:28:08   1155s] z: 2, totalTracks: 1
[02/25 14:28:08   1155s] z: 4, totalTracks: 1
[02/25 14:28:08   1155s] z: 6, totalTracks: 1
[02/25 14:28:08   1155s] z: 8, totalTracks: 1
[02/25 14:28:08   1155s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:28:08   1155s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2033.8M, EPOCH TIME: 1677364088.539228
[02/25 14:28:08   1155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:08   1155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:08   1155s] 
[02/25 14:28:08   1155s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:28:08   1155s] OPERPROF:       Starting CMU at level 4, MEM:2033.8M, EPOCH TIME: 1677364088.552408
[02/25 14:28:08   1155s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:2033.8M, EPOCH TIME: 1677364088.554668
[02/25 14:28:08   1155s] 
[02/25 14:28:08   1155s] Bad Lib Cell Checking (CMU) is done! (0)
[02/25 14:28:08   1155s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.020, MEM:2033.8M, EPOCH TIME: 1677364088.558742
[02/25 14:28:08   1155s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2033.8M, EPOCH TIME: 1677364088.558910
[02/25 14:28:08   1155s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2033.8M, EPOCH TIME: 1677364088.559070
[02/25 14:28:08   1155s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2033.8MB).
[02/25 14:28:08   1155s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.053, MEM:2033.8M, EPOCH TIME: 1677364088.565414
[02/25 14:28:08   1155s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.054, MEM:2033.8M, EPOCH TIME: 1677364088.565579
[02/25 14:28:08   1155s] TDRefine: refinePlace mode is spiral
[02/25 14:28:08   1155s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9687.8
[02/25 14:28:08   1155s] OPERPROF: Starting RefinePlace at level 1, MEM:2033.8M, EPOCH TIME: 1677364088.565785
[02/25 14:28:08   1155s] *** Starting refinePlace (0:19:16 mem=2033.8M) ***
[02/25 14:28:08   1155s] Total net bbox length = 1.511e+05 (7.653e+04 7.462e+04) (ext = 4.616e+03)
[02/25 14:28:08   1155s] 
[02/25 14:28:08   1155s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:28:08   1155s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/25 14:28:08   1155s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:28:08   1155s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:28:08   1155s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2033.8M, EPOCH TIME: 1677364088.613735
[02/25 14:28:08   1155s] Starting refinePlace ...
[02/25 14:28:08   1155s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:28:08   1155s] One DDP V2 for no tweak run.
[02/25 14:28:08   1155s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:28:08   1155s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2035.8M, EPOCH TIME: 1677364088.702337
[02/25 14:28:08   1155s] DDP initSite1 nrRow 184 nrJob 184
[02/25 14:28:08   1155s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2035.8M, EPOCH TIME: 1677364088.702560
[02/25 14:28:08   1155s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2035.8M, EPOCH TIME: 1677364088.703025
[02/25 14:28:08   1155s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2035.8M, EPOCH TIME: 1677364088.703180
[02/25 14:28:08   1155s] DDP markSite nrRow 184 nrJob 184
[02/25 14:28:08   1155s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2035.8M, EPOCH TIME: 1677364088.704016
[02/25 14:28:08   1155s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.002, MEM:2035.8M, EPOCH TIME: 1677364088.704169
[02/25 14:28:08   1155s]   Spread Effort: high, standalone mode, useDDP on.
[02/25 14:28:08   1155s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2039.9MB) @(0:19:16 - 0:19:16).
[02/25 14:28:08   1155s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/25 14:28:08   1155s] wireLenOptFixPriorityInst 384 inst fixed
[02/25 14:28:08   1155s] 
[02/25 14:28:08   1155s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[02/25 14:28:09   1156s] Move report: legalization moves 45 insts, mean move: 1.27 um, max move: 2.80 um spiral
[02/25 14:28:09   1156s] 	Max move on inst (U16058): (218.41, 212.24) --> (218.41, 209.44)
[02/25 14:28:09   1156s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:01.0)
[02/25 14:28:09   1156s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/25 14:28:09   1156s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2055.9MB) @(0:19:16 - 0:19:17).
[02/25 14:28:09   1156s] Move report: Detail placement moves 45 insts, mean move: 1.27 um, max move: 2.80 um 
[02/25 14:28:09   1156s] 	Max move on inst (U16058): (218.41, 212.24) --> (218.41, 209.44)
[02/25 14:28:09   1156s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2055.9MB
[02/25 14:28:09   1156s] Statistics of distance of Instance movement in refine placement:
[02/25 14:28:09   1156s]   maximum (X+Y) =         2.80 um
[02/25 14:28:09   1156s]   inst (U16058) with max move: (218.41, 212.24) -> (218.41, 209.44)
[02/25 14:28:09   1156s]   mean    (X+Y) =         1.27 um
[02/25 14:28:09   1156s] Summary Report:
[02/25 14:28:09   1156s] Instances move: 45 (out of 29412 movable)
[02/25 14:28:09   1156s] Instances flipped: 0
[02/25 14:28:09   1156s] Mean displacement: 1.27 um
[02/25 14:28:09   1156s] Max displacement: 2.80 um (Instance: U16058) (218.41, 212.24) -> (218.41, 209.44)
[02/25 14:28:09   1156s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
[02/25 14:28:09   1156s] Total instances moved : 45
[02/25 14:28:09   1156s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.770, REAL:0.756, MEM:2055.9M, EPOCH TIME: 1677364089.369827
[02/25 14:28:09   1156s] Total net bbox length = 1.512e+05 (7.655e+04 7.464e+04) (ext = 4.620e+03)
[02/25 14:28:09   1156s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2055.9MB
[02/25 14:28:09   1156s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=2055.9MB) @(0:19:16 - 0:19:17).
[02/25 14:28:09   1156s] *** Finished refinePlace (0:19:17 mem=2055.9M) ***
[02/25 14:28:09   1156s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9687.8
[02/25 14:28:09   1156s] OPERPROF: Finished RefinePlace at level 1, CPU:0.830, REAL:0.816, MEM:2055.9M, EPOCH TIME: 1677364089.381883
[02/25 14:28:09   1156s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2055.9M, EPOCH TIME: 1677364089.382047
[02/25 14:28:09   1156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29412).
[02/25 14:28:09   1156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:09   1156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:09   1156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:09   1156s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.100, REAL:0.096, MEM:2049.9M, EPOCH TIME: 1677364089.477985
[02/25 14:28:09   1156s]     ClockRefiner summary
[02/25 14:28:09   1156s]     All clock instances: Moved 6, flipped 4 and cell swapped 0 (out of a total of 394).
[02/25 14:28:09   1156s]     The largest move was 2.28 um for reg_ini_0_reg[19].
[02/25 14:28:09   1156s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 10).
[02/25 14:28:09   1156s]     Clock sinks: Moved 6, flipped 4 and cell swapped 0 (out of a total of 384).
[02/25 14:28:09   1156s]     The largest move was 2.28 um for reg_ini_0_reg[19].
[02/25 14:28:09   1156s]     Revert refine place priority changes on 0 instances.
[02/25 14:28:09   1156s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[02/25 14:28:09   1156s] OPERPROF: Starting DPlace-Init at level 1, MEM:2049.9M, EPOCH TIME: 1677364089.498979
[02/25 14:28:09   1156s] Processing tracks to init pin-track alignment.
[02/25 14:28:09   1156s] z: 2, totalTracks: 1
[02/25 14:28:09   1156s] z: 4, totalTracks: 1
[02/25 14:28:09   1156s] z: 6, totalTracks: 1
[02/25 14:28:09   1156s] z: 8, totalTracks: 1
[02/25 14:28:09   1156s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:28:09   1156s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2049.9M, EPOCH TIME: 1677364089.524482
[02/25 14:28:09   1156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:09   1156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:09   1156s] 
[02/25 14:28:09   1156s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:28:09   1156s] OPERPROF:     Starting CMU at level 3, MEM:2049.9M, EPOCH TIME: 1677364089.537748
[02/25 14:28:09   1156s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2049.9M, EPOCH TIME: 1677364089.540145
[02/25 14:28:09   1156s] 
[02/25 14:28:09   1156s] Bad Lib Cell Checking (CMU) is done! (0)
[02/25 14:28:09   1156s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:2049.9M, EPOCH TIME: 1677364089.544275
[02/25 14:28:09   1156s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2049.9M, EPOCH TIME: 1677364089.544437
[02/25 14:28:09   1156s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2049.9M, EPOCH TIME: 1677364089.544615
[02/25 14:28:09   1156s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2049.9MB).
[02/25 14:28:09   1156s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.052, MEM:2049.9M, EPOCH TIME: 1677364089.551459
[02/25 14:28:09   1156s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.2 real=0:00:01.1)
[02/25 14:28:09   1156s]     Disconnecting clock tree from netlist...
[02/25 14:28:09   1156s]     Disconnecting clock tree from netlist done.
[02/25 14:28:09   1156s]     Leaving CCOpt scope - Cleaning up placement interface...
[02/25 14:28:09   1156s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2049.9M, EPOCH TIME: 1677364089.555666
[02/25 14:28:09   1156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:09   1156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:09   1156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:09   1156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:09   1156s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.080, REAL:0.081, MEM:2049.9M, EPOCH TIME: 1677364089.636471
[02/25 14:28:09   1156s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/25 14:28:09   1156s]     Leaving CCOpt scope - Initializing placement interface...
[02/25 14:28:09   1156s] OPERPROF: Starting DPlace-Init at level 1, MEM:2049.9M, EPOCH TIME: 1677364089.637053
[02/25 14:28:09   1156s] Processing tracks to init pin-track alignment.
[02/25 14:28:09   1156s] z: 2, totalTracks: 1
[02/25 14:28:09   1156s] z: 4, totalTracks: 1
[02/25 14:28:09   1156s] z: 6, totalTracks: 1
[02/25 14:28:09   1156s] z: 8, totalTracks: 1
[02/25 14:28:09   1156s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:28:09   1156s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2049.9M, EPOCH TIME: 1677364089.662616
[02/25 14:28:09   1156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:09   1156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:09   1156s] 
[02/25 14:28:09   1156s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:28:09   1156s] OPERPROF:     Starting CMU at level 3, MEM:2049.9M, EPOCH TIME: 1677364089.676204
[02/25 14:28:09   1156s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2049.9M, EPOCH TIME: 1677364089.678412
[02/25 14:28:09   1156s] 
[02/25 14:28:09   1156s] Bad Lib Cell Checking (CMU) is done! (0)
[02/25 14:28:09   1156s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:2049.9M, EPOCH TIME: 1677364089.682541
[02/25 14:28:09   1156s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2049.9M, EPOCH TIME: 1677364089.682711
[02/25 14:28:09   1156s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2049.9M, EPOCH TIME: 1677364089.682871
[02/25 14:28:09   1156s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2049.9MB).
[02/25 14:28:09   1156s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.052, MEM:2049.9M, EPOCH TIME: 1677364089.688605
[02/25 14:28:09   1156s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/25 14:28:09   1156s]     Clock tree timing engine global stage delay update for VDCCorner:both.late...
[02/25 14:28:09   1156s] End AAE Lib Interpolated Model. (MEM=2049.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/25 14:28:09   1156s]     Clock tree timing engine global stage delay update for VDCCorner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:09   1156s]     
[02/25 14:28:09   1156s]     Clock tree legalization - Histogram:
[02/25 14:28:09   1156s]     ====================================
[02/25 14:28:09   1156s]     
[02/25 14:28:09   1156s]     --------------------------------
[02/25 14:28:09   1156s]     Movement (um)    Number of cells
[02/25 14:28:09   1156s]     --------------------------------
[02/25 14:28:09   1156s]       (empty table)
[02/25 14:28:09   1156s]     --------------------------------
[02/25 14:28:09   1156s]     
[02/25 14:28:09   1156s]     
[02/25 14:28:09   1156s]     Clock tree legalization - There are no Movements:
[02/25 14:28:09   1156s]     =================================================
[02/25 14:28:09   1156s]     
[02/25 14:28:09   1156s]     ---------------------------------------------
[02/25 14:28:09   1156s]     Movement (um)    Desired     Achieved    Node
[02/25 14:28:09   1156s]                      location    location    
[02/25 14:28:09   1156s]     ---------------------------------------------
[02/25 14:28:09   1156s]       (empty table)
[02/25 14:28:09   1156s]     ---------------------------------------------
[02/25 14:28:09   1156s]     
[02/25 14:28:09   1156s]     Legalizing clock trees done. (took cpu=0:00:01.3 real=0:00:01.3)
[02/25 14:28:09   1156s]     Clock DAG stats after 'Clustering':
[02/25 14:28:09   1156s]       cell counts      : b=10, i=0, icg=0, dcg=0, l=0, total=10
[02/25 14:28:09   1156s]       sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:09   1156s]       misc counts      : r=1, pp=0
[02/25 14:28:09   1156s]       cell areas       : b=13.300um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=13.300um^2
[02/25 14:28:09   1156s]       cell capacitance : b=14.212fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.212fF
[02/25 14:28:09   1156s]       sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:09   1156s]       wire capacitance : top=0.000fF, trunk=60.667fF, leaf=153.733fF, total=214.400fF
[02/25 14:28:09   1156s]       wire lengths     : top=0.000um, trunk=683.400um, leaf=1569.504um, total=2252.903um
[02/25 14:28:09   1156s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1245.330um, total=1245.330um
[02/25 14:28:09   1156s]     Clock DAG net violations after 'Clustering': none
[02/25 14:28:09   1156s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[02/25 14:28:09   1156s]       Trunk : target=0.050ns count=1 avg=0.020ns sd=0.000ns min=0.020ns max=0.020ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:09   1156s]       Leaf  : target=0.050ns count=10 avg=0.044ns sd=0.003ns min=0.040ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 3 <= 0.048ns, 2 <= 0.050ns}
[02/25 14:28:09   1156s]     Clock DAG library cell distribution after 'Clustering' {count}:
[02/25 14:28:09   1156s]        Bufs: CLKBUF_X3: 10 
[02/25 14:28:09   1156s]     Clock DAG hash after 'Clustering': 1216747238333768375 7698557637648217415
[02/25 14:28:09   1156s]     CTS services accumulated run-time stats after 'Clustering':
[02/25 14:28:09   1156s]       delay calculator: calls=2961, total_wall_time=0.167s, mean_wall_time=0.056ms
[02/25 14:28:09   1156s]       legalizer: calls=117, total_wall_time=0.002s, mean_wall_time=0.016ms
[02/25 14:28:09   1156s]       steiner router: calls=1612, total_wall_time=0.071s, mean_wall_time=0.044ms
[02/25 14:28:09   1156s]     Primary reporting skew groups after 'Clustering':
[02/25 14:28:09   1156s]       skew_group myCLK/VSDC: insertion delay [min=0.062, max=0.107, avg=0.085, sd=0.014], skew [0.045 vs 0.042*], 96.1% {0.066, 0.107} (wid=0.030 ws=0.029) (gid=0.078 gs=0.017)
[02/25 14:28:09   1156s]           min path sink: reg_out_reg[27]/CK
[02/25 14:28:09   1156s]           max path sink: reg_mid_0_reg[43]/CK
[02/25 14:28:09   1156s]     Skew group summary after 'Clustering':
[02/25 14:28:09   1156s]       skew_group myCLK/VSDC: insertion delay [min=0.062, max=0.107, avg=0.085, sd=0.014], skew [0.045 vs 0.042*], 96.1% {0.066, 0.107} (wid=0.030 ws=0.029) (gid=0.078 gs=0.017)
[02/25 14:28:09   1156s]     Legalizer API calls during this step: 117 succeeded with high effort: 117 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:09   1156s]   Clustering done. (took cpu=0:00:01.7 real=0:00:01.7)
[02/25 14:28:09   1156s]   
[02/25 14:28:09   1156s]   Post-Clustering Statistics Report
[02/25 14:28:09   1156s]   =================================
[02/25 14:28:09   1156s]   
[02/25 14:28:09   1156s]   Fanout Statistics:
[02/25 14:28:09   1156s]   
[02/25 14:28:09   1156s]   ----------------------------------------------------------------------------------------------------
[02/25 14:28:09   1156s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[02/25 14:28:09   1156s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[02/25 14:28:09   1156s]   ----------------------------------------------------------------------------------------------------
[02/25 14:28:09   1156s]   Trunk         2       5.500       1        10        6.364      {1 <= 2, 1 <= 10}
[02/25 14:28:09   1156s]   Leaf         10      38.400      32        43        3.864      {2 <= 34, 2 <= 37, 2 <= 40, 4 <= 43}
[02/25 14:28:09   1156s]   ----------------------------------------------------------------------------------------------------
[02/25 14:28:09   1156s]   
[02/25 14:28:09   1156s]   Clustering Failure Statistics:
[02/25 14:28:09   1156s]   
[02/25 14:28:09   1156s]   ----------------------------------------------
[02/25 14:28:09   1156s]   Net Type    Clusters    Clusters    Transition
[02/25 14:28:09   1156s]               Tried       Failed      Failures
[02/25 14:28:09   1156s]   ----------------------------------------------
[02/25 14:28:09   1156s]   Leaf           76          39           39
[02/25 14:28:09   1156s]   ----------------------------------------------
[02/25 14:28:09   1156s]   
[02/25 14:28:09   1156s]   Clustering Partition Statistics:
[02/25 14:28:09   1156s]   
[02/25 14:28:09   1156s]   -------------------------------------------------------------------------------------
[02/25 14:28:09   1156s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[02/25 14:28:09   1156s]               Fraction    Fraction    Count        Size       Size    Size    Size
[02/25 14:28:09   1156s]   -------------------------------------------------------------------------------------
[02/25 14:28:09   1156s]   Leaf         0.000       1.000          1        384.000    384     384       0.000
[02/25 14:28:09   1156s]   -------------------------------------------------------------------------------------
[02/25 14:28:09   1156s]   
[02/25 14:28:09   1156s]   
[02/25 14:28:09   1156s]   Looking for fanout violations...
[02/25 14:28:09   1156s]   Looking for fanout violations done.
[02/25 14:28:09   1156s]   CongRepair After Initial Clustering...
[02/25 14:28:09   1156s]   Reset timing graph...
[02/25 14:28:09   1156s] Ignoring AAE DB Resetting ...
[02/25 14:28:09   1156s]   Reset timing graph done.
[02/25 14:28:09   1156s]   Leaving CCOpt scope - Early Global Route...
[02/25 14:28:09   1156s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2088.0M, EPOCH TIME: 1677364089.750938
[02/25 14:28:09   1156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:384).
[02/25 14:28:09   1156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:09   1156s] All LLGs are deleted
[02/25 14:28:09   1156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:09   1156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:09   1156s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2088.0M, EPOCH TIME: 1677364089.832038
[02/25 14:28:09   1156s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2088.0M, EPOCH TIME: 1677364089.832309
[02/25 14:28:09   1156s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.080, REAL:0.082, MEM:2050.0M, EPOCH TIME: 1677364089.833181
[02/25 14:28:09   1156s]   Clock implementation routing...
[02/25 14:28:09   1157s] Net route status summary:
[02/25 14:28:09   1157s]   Clock:        11 (unrouted=11, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/25 14:28:09   1157s]   Non-clock: 34546 (unrouted=111, trialRouted=34435, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=111, (crossesIlmBoundary AND tooFewTerms=0)])
[02/25 14:28:09   1157s]     Routing using eGR only...
[02/25 14:28:09   1157s]       Early Global Route - eGR only step...
[02/25 14:28:09   1157s] (ccopt eGR): There are 11 nets to be routed. 0 nets have skip routing designation.
[02/25 14:28:09   1157s] (ccopt eGR): There are 11 nets for routing of which 11 have one or more fixed wires.
[02/25 14:28:10   1157s] (ccopt eGR): Start to route 11 all nets
[02/25 14:28:10   1157s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2050.02 MB )
[02/25 14:28:10   1157s] (I)      ==================== Layers =====================
[02/25 14:28:10   1157s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:28:10   1157s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/25 14:28:10   1157s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:28:10   1157s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/25 14:28:10   1157s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/25 14:28:10   1157s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/25 14:28:10   1157s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/25 14:28:10   1157s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/25 14:28:10   1157s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/25 14:28:10   1157s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/25 14:28:10   1157s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/25 14:28:10   1157s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/25 14:28:10   1157s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/25 14:28:10   1157s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/25 14:28:10   1157s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/25 14:28:10   1157s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/25 14:28:10   1157s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/25 14:28:10   1157s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/25 14:28:10   1157s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/25 14:28:10   1157s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/25 14:28:10   1157s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/25 14:28:10   1157s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/25 14:28:10   1157s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:28:10   1157s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/25 14:28:10   1157s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/25 14:28:10   1157s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/25 14:28:10   1157s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:28:10   1157s] (I)      Started Import and model ( Curr Mem: 2050.02 MB )
[02/25 14:28:10   1157s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:28:10   1157s] (I)      == Non-default Options ==
[02/25 14:28:10   1157s] (I)      Clean congestion better                            : true
[02/25 14:28:10   1157s] (I)      Estimate vias on DPT layer                         : true
[02/25 14:28:10   1157s] (I)      Clean congestion layer assignment rounds           : 3
[02/25 14:28:10   1157s] (I)      Layer constraints as soft constraints              : true
[02/25 14:28:10   1157s] (I)      Soft top layer                                     : true
[02/25 14:28:10   1157s] (I)      Skip prospective layer relax nets                  : true
[02/25 14:28:10   1157s] (I)      Better NDR handling                                : true
[02/25 14:28:10   1157s] (I)      Improved NDR modeling in LA                        : true
[02/25 14:28:10   1157s] (I)      Routing cost fix for NDR handling                  : true
[02/25 14:28:10   1157s] (I)      Block tracks for preroutes                         : true
[02/25 14:28:10   1157s] (I)      Assign IRoute by net group key                     : true
[02/25 14:28:10   1157s] (I)      Block unroutable channels                          : true
[02/25 14:28:10   1157s] (I)      Block unroutable channels 3D                       : true
[02/25 14:28:10   1157s] (I)      Bound layer relaxed segment wl                     : true
[02/25 14:28:10   1157s] (I)      Blocked pin reach length threshold                 : 2
[02/25 14:28:10   1157s] (I)      Check blockage within NDR space in TA              : true
[02/25 14:28:10   1157s] (I)      Skip must join for term with via pillar            : true
[02/25 14:28:10   1157s] (I)      Model find APA for IO pin                          : true
[02/25 14:28:10   1157s] (I)      On pin location for off pin term                   : true
[02/25 14:28:10   1157s] (I)      Handle EOL spacing                                 : true
[02/25 14:28:10   1157s] (I)      Merge PG vias by gap                               : true
[02/25 14:28:10   1157s] (I)      Maximum routing layer                              : 10
[02/25 14:28:10   1157s] (I)      Route selected nets only                           : true
[02/25 14:28:10   1157s] (I)      Refine MST                                         : true
[02/25 14:28:10   1157s] (I)      Honor PRL                                          : true
[02/25 14:28:10   1157s] (I)      Strong congestion aware                            : true
[02/25 14:28:10   1157s] (I)      Improved initial location for IRoutes              : true
[02/25 14:28:10   1157s] (I)      Multi panel TA                                     : true
[02/25 14:28:10   1157s] (I)      Penalize wire overlap                              : true
[02/25 14:28:10   1157s] (I)      Expand small instance blockage                     : true
[02/25 14:28:10   1157s] (I)      Reduce via in TA                                   : true
[02/25 14:28:10   1157s] (I)      SS-aware routing                                   : true
[02/25 14:28:10   1157s] (I)      Improve tree edge sharing                          : true
[02/25 14:28:10   1157s] (I)      Improve 2D via estimation                          : true
[02/25 14:28:10   1157s] (I)      Refine Steiner tree                                : true
[02/25 14:28:10   1157s] (I)      Build spine tree                                   : true
[02/25 14:28:10   1157s] (I)      Model pass through capacity                        : true
[02/25 14:28:10   1157s] (I)      Extend blockages by a half GCell                   : true
[02/25 14:28:10   1157s] (I)      Consider pin shapes                                : true
[02/25 14:28:10   1157s] (I)      Consider pin shapes for all nodes                  : true
[02/25 14:28:10   1157s] (I)      Consider NR APA                                    : true
[02/25 14:28:10   1157s] (I)      Consider IO pin shape                              : true
[02/25 14:28:10   1157s] (I)      Fix pin connection bug                             : true
[02/25 14:28:10   1157s] (I)      Consider layer RC for local wires                  : true
[02/25 14:28:10   1157s] (I)      Route to clock mesh pin                            : true
[02/25 14:28:10   1157s] (I)      LA-aware pin escape length                         : 2
[02/25 14:28:10   1157s] (I)      Connect multiple ports                             : true
[02/25 14:28:10   1157s] (I)      Split for must join                                : true
[02/25 14:28:10   1157s] (I)      Number of threads                                  : 1
[02/25 14:28:10   1157s] (I)      Routing effort level                               : 10000
[02/25 14:28:10   1157s] (I)      Prefer layer length threshold                      : 8
[02/25 14:28:10   1157s] (I)      Overflow penalty cost                              : 10
[02/25 14:28:10   1157s] (I)      A-star cost                                        : 0.300000
[02/25 14:28:10   1157s] (I)      Misalignment cost                                  : 10.000000
[02/25 14:28:10   1157s] (I)      Threshold for short IRoute                         : 6
[02/25 14:28:10   1157s] (I)      Via cost during post routing                       : 1.000000
[02/25 14:28:10   1157s] (I)      Layer congestion ratios                            : { { 1.0 } }
[02/25 14:28:10   1157s] (I)      Source-to-sink ratio                               : 0.300000
[02/25 14:28:10   1157s] (I)      Scenic ratio bound                                 : 3.000000
[02/25 14:28:10   1157s] (I)      Segment layer relax scenic ratio                   : 1.250000
[02/25 14:28:10   1157s] (I)      Source-sink aware LA ratio                         : 0.500000
[02/25 14:28:10   1157s] (I)      PG-aware similar topology routing                  : true
[02/25 14:28:10   1157s] (I)      Maze routing via cost fix                          : true
[02/25 14:28:10   1157s] (I)      Apply PRL on PG terms                              : true
[02/25 14:28:10   1157s] (I)      Apply PRL on obs objects                           : true
[02/25 14:28:10   1157s] (I)      Handle range-type spacing rules                    : true
[02/25 14:28:10   1157s] (I)      PG gap threshold multiplier                        : 10.000000
[02/25 14:28:10   1157s] (I)      Parallel spacing query fix                         : true
[02/25 14:28:10   1157s] (I)      Force source to root IR                            : true
[02/25 14:28:10   1157s] (I)      Layer Weights                                      : L2:4 L3:2.5
[02/25 14:28:10   1157s] (I)      Do not relax to DPT layer                          : true
[02/25 14:28:10   1157s] (I)      No DPT in post routing                             : true
[02/25 14:28:10   1157s] (I)      Modeling PG via merging fix                        : true
[02/25 14:28:10   1157s] (I)      Shield aware TA                                    : true
[02/25 14:28:10   1157s] (I)      Strong shield aware TA                             : true
[02/25 14:28:10   1157s] (I)      Overflow calculation fix in LA                     : true
[02/25 14:28:10   1157s] (I)      Post routing fix                                   : true
[02/25 14:28:10   1157s] (I)      Strong post routing                                : true
[02/25 14:28:10   1157s] (I)      Access via pillar from top                         : true
[02/25 14:28:10   1157s] (I)      NDR via pillar fix                                 : true
[02/25 14:28:10   1157s] (I)      Violation on path threshold                        : 1
[02/25 14:28:10   1157s] (I)      Pass through capacity modeling                     : true
[02/25 14:28:10   1157s] (I)      Select the non-relaxed segments in post routing stage : true
[02/25 14:28:10   1157s] (I)      Select term pin box for io pin                     : true
[02/25 14:28:10   1157s] (I)      Penalize NDR sharing                               : true
[02/25 14:28:10   1157s] (I)      Enable special modeling                            : false
[02/25 14:28:10   1157s] (I)      Keep fixed segments                                : true
[02/25 14:28:10   1157s] (I)      Reorder net groups by key                          : true
[02/25 14:28:10   1157s] (I)      Increase net scenic ratio                          : true
[02/25 14:28:10   1157s] (I)      Method to set GCell size                           : row
[02/25 14:28:10   1157s] (I)      Connect multiple ports and must join fix           : true
[02/25 14:28:10   1157s] (I)      Avoid high resistance layers                       : true
[02/25 14:28:10   1157s] (I)      Model find APA for IO pin fix                      : true
[02/25 14:28:10   1157s] (I)      Avoid connecting non-metal layers                  : true
[02/25 14:28:10   1157s] (I)      Use track pitch for NDR                            : true
[02/25 14:28:10   1157s] (I)      Enable layer relax to lower layer                  : true
[02/25 14:28:10   1157s] (I)      Enable layer relax to upper layer                  : true
[02/25 14:28:10   1157s] (I)      Top layer relaxation fix                           : true
[02/25 14:28:10   1157s] (I)      Handle non-default track width                     : false
[02/25 14:28:10   1157s] (I)      Counted 941 PG shapes. We will not process PG shapes layer by layer.
[02/25 14:28:10   1157s] (I)      Use row-based GCell size
[02/25 14:28:10   1157s] (I)      Use row-based GCell align
[02/25 14:28:10   1157s] (I)      layer 0 area = 0
[02/25 14:28:10   1157s] (I)      layer 1 area = 0
[02/25 14:28:10   1157s] (I)      layer 2 area = 0
[02/25 14:28:10   1157s] (I)      layer 3 area = 0
[02/25 14:28:10   1157s] (I)      layer 4 area = 0
[02/25 14:28:10   1157s] (I)      layer 5 area = 0
[02/25 14:28:10   1157s] (I)      layer 6 area = 0
[02/25 14:28:10   1157s] (I)      layer 7 area = 0
[02/25 14:28:10   1157s] (I)      layer 8 area = 0
[02/25 14:28:10   1157s] (I)      layer 9 area = 0
[02/25 14:28:10   1157s] (I)      GCell unit size   : 2800
[02/25 14:28:10   1157s] (I)      GCell multiplier  : 1
[02/25 14:28:10   1157s] (I)      GCell row height  : 2800
[02/25 14:28:10   1157s] (I)      Actual row height : 2800
[02/25 14:28:10   1157s] (I)      GCell align ref   : 10080 10080
[02/25 14:28:10   1157s] [NR-eGR] Track table information for default rule: 
[02/25 14:28:10   1157s] [NR-eGR] metal1 has single uniform track structure
[02/25 14:28:10   1157s] [NR-eGR] metal2 has single uniform track structure
[02/25 14:28:10   1157s] [NR-eGR] metal3 has single uniform track structure
[02/25 14:28:10   1157s] [NR-eGR] metal4 has single uniform track structure
[02/25 14:28:10   1157s] [NR-eGR] metal5 has single uniform track structure
[02/25 14:28:10   1157s] [NR-eGR] metal6 has single uniform track structure
[02/25 14:28:10   1157s] [NR-eGR] metal7 has single uniform track structure
[02/25 14:28:10   1157s] [NR-eGR] metal8 has single uniform track structure
[02/25 14:28:10   1157s] [NR-eGR] metal9 has single uniform track structure
[02/25 14:28:10   1157s] [NR-eGR] metal10 has single uniform track structure
[02/25 14:28:10   1157s] (I)      ============== Default via ===============
[02/25 14:28:10   1157s] (I)      +---+------------------+-----------------+
[02/25 14:28:10   1157s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/25 14:28:10   1157s] (I)      +---+------------------+-----------------+
[02/25 14:28:10   1157s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/25 14:28:10   1157s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/25 14:28:10   1157s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/25 14:28:10   1157s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/25 14:28:10   1157s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/25 14:28:10   1157s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/25 14:28:10   1157s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/25 14:28:10   1157s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/25 14:28:10   1157s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/25 14:28:10   1157s] (I)      +---+------------------+-----------------+
[02/25 14:28:10   1157s] [NR-eGR] Read 1162 PG shapes
[02/25 14:28:10   1157s] [NR-eGR] Read 0 clock shapes
[02/25 14:28:10   1157s] [NR-eGR] Read 0 other shapes
[02/25 14:28:10   1157s] [NR-eGR] #Routing Blockages  : 0
[02/25 14:28:10   1157s] [NR-eGR] #Instance Blockages : 0
[02/25 14:28:10   1157s] [NR-eGR] #PG Blockages       : 1162
[02/25 14:28:10   1157s] [NR-eGR] #Halo Blockages     : 0
[02/25 14:28:10   1157s] [NR-eGR] #Boundary Blockages : 0
[02/25 14:28:10   1157s] [NR-eGR] #Clock Blockages    : 0
[02/25 14:28:10   1157s] [NR-eGR] #Other Blockages    : 0
[02/25 14:28:10   1157s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/25 14:28:10   1157s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/25 14:28:10   1157s] [NR-eGR] Read 34446 nets ( ignored 34435 )
[02/25 14:28:10   1157s] [NR-eGR] Connected 0 must-join pins/ports
[02/25 14:28:10   1157s] (I)      early_global_route_priority property id does not exist.
[02/25 14:28:10   1157s] (I)      Read Num Blocks=1162  Num Prerouted Wires=0  Num CS=0
[02/25 14:28:10   1157s] (I)      Layer 1 (V) : #blockages 1162 : #preroutes 0
[02/25 14:28:10   1157s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/25 14:28:10   1157s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/25 14:28:10   1157s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/25 14:28:10   1157s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/25 14:28:10   1157s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/25 14:28:10   1157s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/25 14:28:10   1157s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[02/25 14:28:10   1157s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[02/25 14:28:10   1157s] (I)      Moved 1 terms for better access 
[02/25 14:28:10   1157s] (I)      Number of ignored nets                =      0
[02/25 14:28:10   1157s] (I)      Number of connected nets              =      0
[02/25 14:28:10   1157s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/25 14:28:10   1157s] (I)      Number of clock nets                  =     11.  Ignored: No
[02/25 14:28:10   1157s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/25 14:28:10   1157s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/25 14:28:10   1157s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/25 14:28:10   1157s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/25 14:28:10   1157s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/25 14:28:10   1157s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/25 14:28:10   1157s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/25 14:28:10   1157s] [NR-eGR] There are 11 clock nets ( 11 with NDR ).
[02/25 14:28:10   1157s] (I)      Ndr track 0 does not exist
[02/25 14:28:10   1157s] (I)      ---------------------Grid Graph Info--------------------
[02/25 14:28:10   1157s] (I)      Routing area        : (0, 0) - (544320, 535360)
[02/25 14:28:10   1157s] (I)      Core area           : (10080, 10080) - (534240, 525280)
[02/25 14:28:10   1157s] (I)      Site width          :   380  (dbu)
[02/25 14:28:10   1157s] (I)      Row height          :  2800  (dbu)
[02/25 14:28:10   1157s] (I)      GCell row height    :  2800  (dbu)
[02/25 14:28:10   1157s] (I)      GCell width         :  2800  (dbu)
[02/25 14:28:10   1157s] (I)      GCell height        :  2800  (dbu)
[02/25 14:28:10   1157s] (I)      Grid                :   194   191    10
[02/25 14:28:10   1157s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/25 14:28:10   1157s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/25 14:28:10   1157s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/25 14:28:10   1157s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/25 14:28:10   1157s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/25 14:28:10   1157s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/25 14:28:10   1157s] (I)      Default pitch size  :   270   280   280   560   560   560  1680  1680  3200  3360
[02/25 14:28:10   1157s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3820  3550
[02/25 14:28:10   1157s] (I)      Num tracks per GCell: 10.37 10.00 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/25 14:28:10   1157s] (I)      Total num of tracks :  1912  1944  1912   971   955   971   318   323   166   161
[02/25 14:28:10   1157s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/25 14:28:10   1157s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/25 14:28:10   1157s] (I)      --------------------------------------------------------
[02/25 14:28:10   1157s] 
[02/25 14:28:10   1157s] [NR-eGR] ============ Routing rule table ============
[02/25 14:28:10   1157s] [NR-eGR] Rule id: 0  Nets: 11
[02/25 14:28:10   1157s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[02/25 14:28:10   1157s] (I)                    Layer    2    3     4     5     6     7     8     9    10 
[02/25 14:28:10   1157s] (I)                    Pitch  560  560  1120  1120  1120  3200  3200  6400  6400 
[02/25 14:28:10   1157s] (I)             #Used tracks    2    2     2     2     2     2     2     2     2 
[02/25 14:28:10   1157s] (I)       #Fully used tracks    1    1     1     1     1     1     1     1     1 
[02/25 14:28:10   1157s] [NR-eGR] ========================================
[02/25 14:28:10   1157s] [NR-eGR] 
[02/25 14:28:10   1157s] (I)      =============== Blocked Tracks ===============
[02/25 14:28:10   1157s] (I)      +-------+---------+----------+---------------+
[02/25 14:28:10   1157s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/25 14:28:10   1157s] (I)      +-------+---------+----------+---------------+
[02/25 14:28:10   1157s] (I)      |     1 |       0 |        0 |         0.00% |
[02/25 14:28:10   1157s] (I)      |     2 |  371304 |    11438 |         3.08% |
[02/25 14:28:10   1157s] (I)      |     3 |  370928 |        0 |         0.00% |
[02/25 14:28:10   1157s] (I)      |     4 |  185461 |        0 |         0.00% |
[02/25 14:28:10   1157s] (I)      |     5 |  185270 |        0 |         0.00% |
[02/25 14:28:10   1157s] (I)      |     6 |  185461 |        0 |         0.00% |
[02/25 14:28:10   1157s] (I)      |     7 |   61692 |        0 |         0.00% |
[02/25 14:28:10   1157s] (I)      |     8 |   61693 |        0 |         0.00% |
[02/25 14:28:10   1157s] (I)      |     9 |   32204 |        0 |         0.00% |
[02/25 14:28:10   1157s] (I)      |    10 |   30751 |        0 |         0.00% |
[02/25 14:28:10   1157s] (I)      +-------+---------+----------+---------------+
[02/25 14:28:10   1157s] (I)      Finished Import and model ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 2067.89 MB )
[02/25 14:28:10   1157s] (I)      Reset routing kernel
[02/25 14:28:10   1157s] (I)      Started Global Routing ( Curr Mem: 2067.89 MB )
[02/25 14:28:10   1157s] (I)      totalPins=405  totalGlobalPin=405 (100.00%)
[02/25 14:28:10   1157s] (I)      total 2D Cap : 556389 = (370928 H, 185461 V)
[02/25 14:28:10   1157s] [NR-eGR] Layer group 1: route 11 net(s) in layer range [3, 4]
[02/25 14:28:10   1157s] (I)      
[02/25 14:28:10   1157s] (I)      ============  Phase 1a Route ============
[02/25 14:28:10   1157s] (I)      Usage: 1596 = (842 H, 754 V) = (0.23% H, 0.41% V) = (1.179e+03um H, 1.056e+03um V)
[02/25 14:28:10   1157s] (I)      
[02/25 14:28:10   1157s] (I)      ============  Phase 1b Route ============
[02/25 14:28:10   1157s] (I)      Usage: 1596 = (842 H, 754 V) = (0.23% H, 0.41% V) = (1.179e+03um H, 1.056e+03um V)
[02/25 14:28:10   1157s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.234400e+03um
[02/25 14:28:10   1157s] (I)      
[02/25 14:28:10   1157s] (I)      ============  Phase 1c Route ============
[02/25 14:28:10   1157s] (I)      Usage: 1596 = (842 H, 754 V) = (0.23% H, 0.41% V) = (1.179e+03um H, 1.056e+03um V)
[02/25 14:28:10   1157s] (I)      
[02/25 14:28:10   1157s] (I)      ============  Phase 1d Route ============
[02/25 14:28:10   1157s] (I)      Usage: 1596 = (842 H, 754 V) = (0.23% H, 0.41% V) = (1.179e+03um H, 1.056e+03um V)
[02/25 14:28:10   1157s] (I)      
[02/25 14:28:10   1157s] (I)      ============  Phase 1e Route ============
[02/25 14:28:10   1157s] (I)      Usage: 1596 = (842 H, 754 V) = (0.23% H, 0.41% V) = (1.179e+03um H, 1.056e+03um V)
[02/25 14:28:10   1157s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.234400e+03um
[02/25 14:28:10   1157s] (I)      
[02/25 14:28:10   1157s] (I)      ============  Phase 1f Route ============
[02/25 14:28:10   1157s] (I)      Usage: 1596 = (842 H, 754 V) = (0.23% H, 0.41% V) = (1.179e+03um H, 1.056e+03um V)
[02/25 14:28:10   1157s] (I)      
[02/25 14:28:10   1157s] (I)      ============  Phase 1g Route ============
[02/25 14:28:10   1157s] (I)      Usage: 1595 = (843 H, 752 V) = (0.23% H, 0.41% V) = (1.180e+03um H, 1.053e+03um V)
[02/25 14:28:10   1157s] (I)      #Nets         : 11
[02/25 14:28:10   1157s] (I)      #Relaxed nets : 0
[02/25 14:28:10   1157s] (I)      Wire length   : 1595
[02/25 14:28:10   1157s] (I)      
[02/25 14:28:10   1157s] (I)      ============  Phase 1h Route ============
[02/25 14:28:10   1157s] (I)      Usage: 1594 = (843 H, 751 V) = (0.23% H, 0.40% V) = (1.180e+03um H, 1.051e+03um V)
[02/25 14:28:10   1157s] (I)      
[02/25 14:28:10   1157s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/25 14:28:10   1157s] [NR-eGR]                        OverCon            
[02/25 14:28:10   1157s] [NR-eGR]                         #Gcell     %Gcell
[02/25 14:28:10   1157s] [NR-eGR]        Layer             (1-0)    OverCon
[02/25 14:28:10   1157s] [NR-eGR] ----------------------------------------------
[02/25 14:28:10   1157s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:10   1157s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:10   1157s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:10   1157s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:10   1157s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:10   1157s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:10   1157s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:10   1157s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:10   1157s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:10   1157s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:10   1157s] [NR-eGR] ----------------------------------------------
[02/25 14:28:10   1157s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/25 14:28:10   1157s] [NR-eGR] 
[02/25 14:28:10   1157s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2067.89 MB )
[02/25 14:28:10   1157s] (I)      total 2D Cap : 1473326 = (650094 H, 823232 V)
[02/25 14:28:10   1157s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/25 14:28:10   1157s] (I)      ============= Track Assignment ============
[02/25 14:28:10   1157s] (I)      Started Track Assignment (1T) ( Curr Mem: 2067.89 MB )
[02/25 14:28:10   1157s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/25 14:28:10   1157s] (I)      Run Multi-thread track assignment
[02/25 14:28:10   1157s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2067.89 MB )
[02/25 14:28:10   1157s] (I)      Started Export ( Curr Mem: 2067.89 MB )
[02/25 14:28:10   1157s] [NR-eGR]                  Length (um)    Vias 
[02/25 14:28:10   1157s] [NR-eGR] -------------------------------------
[02/25 14:28:10   1157s] [NR-eGR]  metal1   (1H)             0   94289 
[02/25 14:28:10   1157s] [NR-eGR]  metal2   (2V)         78747  117307 
[02/25 14:28:10   1157s] [NR-eGR]  metal3   (3H)         80122    3171 
[02/25 14:28:10   1157s] [NR-eGR]  metal4   (4V)          9197    1810 
[02/25 14:28:10   1157s] [NR-eGR]  metal5   (5H)          2580      43 
[02/25 14:28:10   1157s] [NR-eGR]  metal6   (6V)           215       2 
[02/25 14:28:10   1157s] [NR-eGR]  metal7   (7H)             2       0 
[02/25 14:28:10   1157s] [NR-eGR]  metal8   (8V)             0       0 
[02/25 14:28:10   1157s] [NR-eGR]  metal9   (9H)             0       0 
[02/25 14:28:10   1157s] [NR-eGR]  metal10  (10V)            0       0 
[02/25 14:28:10   1157s] [NR-eGR] -------------------------------------
[02/25 14:28:10   1157s] [NR-eGR]           Total       170863  216622 
[02/25 14:28:10   1157s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:28:10   1157s] [NR-eGR] Total half perimeter of net bounding box: 151189um
[02/25 14:28:10   1157s] [NR-eGR] Total length: 170863um, number of vias: 216622
[02/25 14:28:10   1157s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:28:10   1157s] [NR-eGR] Total eGR-routed clock nets wire length: 2289um, number of vias: 1098
[02/25 14:28:10   1157s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:28:10   1157s] [NR-eGR] Report for selected net(s) only.
[02/25 14:28:10   1157s] [NR-eGR]                  Length (um)  Vias 
[02/25 14:28:10   1157s] [NR-eGR] -----------------------------------
[02/25 14:28:10   1157s] [NR-eGR]  metal1   (1H)             0   404 
[02/25 14:28:10   1157s] [NR-eGR]  metal2   (2V)           140   407 
[02/25 14:28:10   1157s] [NR-eGR]  metal3   (3H)          1204   287 
[02/25 14:28:10   1157s] [NR-eGR]  metal4   (4V)           944     0 
[02/25 14:28:10   1157s] [NR-eGR]  metal5   (5H)             0     0 
[02/25 14:28:10   1157s] [NR-eGR]  metal6   (6V)             0     0 
[02/25 14:28:10   1157s] [NR-eGR]  metal7   (7H)             0     0 
[02/25 14:28:10   1157s] [NR-eGR]  metal8   (8V)             0     0 
[02/25 14:28:10   1157s] [NR-eGR]  metal9   (9H)             0     0 
[02/25 14:28:10   1157s] [NR-eGR]  metal10  (10V)            0     0 
[02/25 14:28:10   1157s] [NR-eGR] -----------------------------------
[02/25 14:28:10   1157s] [NR-eGR]           Total         2289  1098 
[02/25 14:28:10   1157s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:28:10   1157s] [NR-eGR] Total half perimeter of net bounding box: 1738um
[02/25 14:28:10   1157s] [NR-eGR] Total length: 2289um, number of vias: 1098
[02/25 14:28:10   1157s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:28:10   1157s] [NR-eGR] Total routed clock nets wire length: 2289um, number of vias: 1098
[02/25 14:28:10   1157s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:28:10   1157s] (I)      Finished Export ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 2067.89 MB )
[02/25 14:28:10   1157s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.42 sec, Real: 0.42 sec, Curr Mem: 2050.89 MB )
[02/25 14:28:10   1157s] (I)      ====================================== Runtime Summary =======================================
[02/25 14:28:10   1157s] (I)       Step                                         %        Start       Finish      Real       CPU 
[02/25 14:28:10   1157s] (I)      ----------------------------------------------------------------------------------------------
[02/25 14:28:10   1157s] (I)       Early Global Route kernel              100.00%  1497.91 sec  1498.33 sec  0.42 sec  0.42 sec 
[02/25 14:28:10   1157s] (I)       +-Import and model                      48.56%  1497.92 sec  1498.12 sec  0.20 sec  0.20 sec 
[02/25 14:28:10   1157s] (I)       | +-Create place DB                     27.13%  1497.92 sec  1498.03 sec  0.11 sec  0.11 sec 
[02/25 14:28:10   1157s] (I)       | | +-Import place data                 27.03%  1497.92 sec  1498.03 sec  0.11 sec  0.11 sec 
[02/25 14:28:10   1157s] (I)       | | | +-Read instances and placement     7.89%  1497.92 sec  1497.95 sec  0.03 sec  0.02 sec 
[02/25 14:28:10   1157s] (I)       | | | +-Read nets                       18.92%  1497.95 sec  1498.03 sec  0.08 sec  0.09 sec 
[02/25 14:28:10   1157s] (I)       | +-Create route DB                     17.04%  1498.03 sec  1498.11 sec  0.07 sec  0.07 sec 
[02/25 14:28:10   1157s] (I)       | | +-Import route data (1T)            16.43%  1498.04 sec  1498.11 sec  0.07 sec  0.07 sec 
[02/25 14:28:10   1157s] (I)       | | | +-Read blockages ( Layer 2-10 )    2.49%  1498.05 sec  1498.06 sec  0.01 sec  0.01 sec 
[02/25 14:28:10   1157s] (I)       | | | | +-Read routing blockages         0.00%  1498.05 sec  1498.05 sec  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)       | | | | +-Read instance blockages        1.64%  1498.05 sec  1498.05 sec  0.01 sec  0.01 sec 
[02/25 14:28:10   1157s] (I)       | | | | +-Read PG blockages              0.03%  1498.06 sec  1498.06 sec  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)       | | | | +-Read clock blockages           0.01%  1498.06 sec  1498.06 sec  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)       | | | | +-Read other blockages           0.01%  1498.06 sec  1498.06 sec  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)       | | | | +-Read halo blockages            0.08%  1498.06 sec  1498.06 sec  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)       | | | | +-Read boundary cut boxes        0.00%  1498.06 sec  1498.06 sec  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)       | | | +-Read blackboxes                  0.01%  1498.06 sec  1498.06 sec  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)       | | | +-Read prerouted                   2.62%  1498.06 sec  1498.07 sec  0.01 sec  0.01 sec 
[02/25 14:28:10   1157s] (I)       | | | +-Read unlegalized nets            1.10%  1498.07 sec  1498.07 sec  0.00 sec  0.01 sec 
[02/25 14:28:10   1157s] (I)       | | | +-Read nets                        0.07%  1498.08 sec  1498.08 sec  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)       | | | +-Set up via pillars               0.00%  1498.08 sec  1498.08 sec  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)       | | | +-Initialize 3D grid graph         0.80%  1498.08 sec  1498.08 sec  0.00 sec  0.01 sec 
[02/25 14:28:10   1157s] (I)       | | | +-Model blockage capacity          5.97%  1498.08 sec  1498.11 sec  0.03 sec  0.02 sec 
[02/25 14:28:10   1157s] (I)       | | | | +-Initialize 3D capacity         5.15%  1498.08 sec  1498.10 sec  0.02 sec  0.02 sec 
[02/25 14:28:10   1157s] (I)       | | | +-Move terms for access (1T)       0.04%  1498.11 sec  1498.11 sec  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)       | +-Read aux data                        0.00%  1498.11 sec  1498.11 sec  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)       | +-Others data preparation              0.06%  1498.11 sec  1498.11 sec  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)       | +-Create route kernel                  2.49%  1498.11 sec  1498.12 sec  0.01 sec  0.01 sec 
[02/25 14:28:10   1157s] (I)       +-Global Routing                        10.98%  1498.12 sec  1498.17 sec  0.05 sec  0.04 sec 
[02/25 14:28:10   1157s] (I)       | +-Initialization                       0.04%  1498.13 sec  1498.13 sec  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)       | +-Net group 1                          8.96%  1498.13 sec  1498.16 sec  0.04 sec  0.03 sec 
[02/25 14:28:10   1157s] (I)       | | +-Generate topology                  3.16%  1498.13 sec  1498.14 sec  0.01 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)       | | +-Phase 1a                           0.37%  1498.14 sec  1498.14 sec  0.00 sec  0.01 sec 
[02/25 14:28:10   1157s] (I)       | | | +-Pattern routing (1T)             0.21%  1498.14 sec  1498.14 sec  0.00 sec  0.01 sec 
[02/25 14:28:10   1157s] (I)       | | +-Phase 1b                           0.11%  1498.15 sec  1498.15 sec  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)       | | +-Phase 1c                           0.01%  1498.15 sec  1498.15 sec  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)       | | +-Phase 1d                           0.01%  1498.15 sec  1498.15 sec  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)       | | +-Phase 1e                           0.16%  1498.15 sec  1498.15 sec  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)       | | | +-Route legalization               0.00%  1498.15 sec  1498.15 sec  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)       | | +-Phase 1f                           0.01%  1498.15 sec  1498.15 sec  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)       | | +-Phase 1g                           0.76%  1498.15 sec  1498.15 sec  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)       | | | +-Post Routing                     0.65%  1498.15 sec  1498.15 sec  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)       | | +-Phase 1h                           1.25%  1498.15 sec  1498.16 sec  0.01 sec  0.01 sec 
[02/25 14:28:10   1157s] (I)       | | | +-Post Routing                     1.13%  1498.15 sec  1498.16 sec  0.00 sec  0.01 sec 
[02/25 14:28:10   1157s] (I)       | | +-Layer assignment (1T)              0.63%  1498.16 sec  1498.16 sec  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)       +-Export 3D cong map                     2.92%  1498.17 sec  1498.18 sec  0.01 sec  0.01 sec 
[02/25 14:28:10   1157s] (I)       | +-Export 2D cong map                   0.26%  1498.18 sec  1498.18 sec  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)       +-Extract Global 3D Wires                0.01%  1498.18 sec  1498.18 sec  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)       +-Track Assignment (1T)                  3.44%  1498.18 sec  1498.20 sec  0.01 sec  0.01 sec 
[02/25 14:28:10   1157s] (I)       | +-Initialization                       0.01%  1498.18 sec  1498.18 sec  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)       | +-Track Assignment Kernel              3.12%  1498.19 sec  1498.20 sec  0.01 sec  0.01 sec 
[02/25 14:28:10   1157s] (I)       | +-Free Memory                          0.00%  1498.20 sec  1498.20 sec  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)       +-Export                                30.77%  1498.20 sec  1498.33 sec  0.13 sec  0.14 sec 
[02/25 14:28:10   1157s] (I)       | +-Export DB wires                      0.36%  1498.20 sec  1498.20 sec  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)       | | +-Export all nets                    0.14%  1498.20 sec  1498.20 sec  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)       | | +-Set wire vias                      0.02%  1498.20 sec  1498.20 sec  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)       | +-Report wirelength                   12.39%  1498.20 sec  1498.25 sec  0.05 sec  0.05 sec 
[02/25 14:28:10   1157s] (I)       | +-Update net boxes                    17.59%  1498.25 sec  1498.33 sec  0.07 sec  0.07 sec 
[02/25 14:28:10   1157s] (I)       | +-Update timing                        0.00%  1498.33 sec  1498.33 sec  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)       +-Postprocess design                     1.03%  1498.33 sec  1498.33 sec  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)      ===================== Summary by functions =====================
[02/25 14:28:10   1157s] (I)       Lv  Step                                 %      Real       CPU 
[02/25 14:28:10   1157s] (I)      ----------------------------------------------------------------
[02/25 14:28:10   1157s] (I)        0  Early Global Route kernel      100.00%  0.42 sec  0.42 sec 
[02/25 14:28:10   1157s] (I)        1  Import and model                48.56%  0.20 sec  0.20 sec 
[02/25 14:28:10   1157s] (I)        1  Export                          30.77%  0.13 sec  0.14 sec 
[02/25 14:28:10   1157s] (I)        1  Global Routing                  10.98%  0.05 sec  0.04 sec 
[02/25 14:28:10   1157s] (I)        1  Track Assignment (1T)            3.44%  0.01 sec  0.01 sec 
[02/25 14:28:10   1157s] (I)        1  Export 3D cong map               2.92%  0.01 sec  0.01 sec 
[02/25 14:28:10   1157s] (I)        1  Postprocess design               1.03%  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)        1  Extract Global 3D Wires          0.01%  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)        2  Create place DB                 27.13%  0.11 sec  0.11 sec 
[02/25 14:28:10   1157s] (I)        2  Update net boxes                17.59%  0.07 sec  0.07 sec 
[02/25 14:28:10   1157s] (I)        2  Create route DB                 17.04%  0.07 sec  0.07 sec 
[02/25 14:28:10   1157s] (I)        2  Report wirelength               12.39%  0.05 sec  0.05 sec 
[02/25 14:28:10   1157s] (I)        2  Net group 1                      8.96%  0.04 sec  0.03 sec 
[02/25 14:28:10   1157s] (I)        2  Track Assignment Kernel          3.12%  0.01 sec  0.01 sec 
[02/25 14:28:10   1157s] (I)        2  Create route kernel              2.49%  0.01 sec  0.01 sec 
[02/25 14:28:10   1157s] (I)        2  Export DB wires                  0.36%  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)        2  Export 2D cong map               0.26%  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)        2  Others data preparation          0.06%  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)        2  Initialization                   0.05%  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)        3  Import place data               27.03%  0.11 sec  0.11 sec 
[02/25 14:28:10   1157s] (I)        3  Import route data (1T)          16.43%  0.07 sec  0.07 sec 
[02/25 14:28:10   1157s] (I)        3  Generate topology                3.16%  0.01 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)        3  Phase 1h                         1.25%  0.01 sec  0.01 sec 
[02/25 14:28:10   1157s] (I)        3  Phase 1g                         0.76%  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)        3  Layer assignment (1T)            0.63%  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)        3  Phase 1a                         0.37%  0.00 sec  0.01 sec 
[02/25 14:28:10   1157s] (I)        3  Phase 1e                         0.16%  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)        3  Export all nets                  0.14%  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)        3  Phase 1b                         0.11%  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)        3  Set wire vias                    0.02%  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)        3  Phase 1f                         0.01%  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)        4  Read nets                       18.99%  0.08 sec  0.09 sec 
[02/25 14:28:10   1157s] (I)        4  Read instances and placement     7.89%  0.03 sec  0.02 sec 
[02/25 14:28:10   1157s] (I)        4  Model blockage capacity          5.97%  0.03 sec  0.02 sec 
[02/25 14:28:10   1157s] (I)        4  Read prerouted                   2.62%  0.01 sec  0.01 sec 
[02/25 14:28:10   1157s] (I)        4  Read blockages ( Layer 2-10 )    2.49%  0.01 sec  0.01 sec 
[02/25 14:28:10   1157s] (I)        4  Post Routing                     1.79%  0.01 sec  0.01 sec 
[02/25 14:28:10   1157s] (I)        4  Read unlegalized nets            1.10%  0.00 sec  0.01 sec 
[02/25 14:28:10   1157s] (I)        4  Initialize 3D grid graph         0.80%  0.00 sec  0.01 sec 
[02/25 14:28:10   1157s] (I)        4  Pattern routing (1T)             0.21%  0.00 sec  0.01 sec 
[02/25 14:28:10   1157s] (I)        4  Move terms for access (1T)       0.04%  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)        5  Initialize 3D capacity           5.15%  0.02 sec  0.02 sec 
[02/25 14:28:10   1157s] (I)        5  Read instance blockages          1.64%  0.01 sec  0.01 sec 
[02/25 14:28:10   1157s] (I)        5  Read halo blockages              0.08%  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)        5  Read PG blockages                0.03%  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[02/25 14:28:10   1157s]       Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.6)
[02/25 14:28:10   1157s]     Routing using eGR only done.
[02/25 14:28:10   1157s] Net route status summary:
[02/25 14:28:10   1157s]   Clock:        11 (unrouted=0, trialRouted=0, noStatus=0, routed=11, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/25 14:28:10   1157s]   Non-clock: 34546 (unrouted=111, trialRouted=34435, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=111, (crossesIlmBoundary AND tooFewTerms=0)])
[02/25 14:28:10   1157s] 
[02/25 14:28:10   1157s] CCOPT: Done with clock implementation routing.
[02/25 14:28:10   1157s] 
[02/25 14:28:10   1157s]   Clock implementation routing done.
[02/25 14:28:10   1157s]   Fixed 11 wires.
[02/25 14:28:10   1157s]   CCOpt: Starting congestion repair using flow wrapper...
[02/25 14:28:10   1157s]     Congestion Repair...
[02/25 14:28:10   1157s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:19:17.5/0:53:52.5 (0.4), mem = 2050.9M
[02/25 14:28:10   1157s] Info: Disable timing driven in postCTS congRepair.
[02/25 14:28:10   1157s] 
[02/25 14:28:10   1157s] Starting congRepair ...
[02/25 14:28:10   1157s] User Input Parameters:
[02/25 14:28:10   1157s] - Congestion Driven    : On
[02/25 14:28:10   1157s] - Timing Driven        : Off
[02/25 14:28:10   1157s] - Area-Violation Based : On
[02/25 14:28:10   1157s] - Start Rollback Level : -5
[02/25 14:28:10   1157s] - Legalized            : On
[02/25 14:28:10   1157s] - Window Based         : Off
[02/25 14:28:10   1157s] - eDen incr mode       : Off
[02/25 14:28:10   1157s] - Small incr mode      : Off
[02/25 14:28:10   1157s] 
[02/25 14:28:10   1157s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2050.9M, EPOCH TIME: 1677364090.510780
[02/25 14:28:10   1157s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.013, MEM:2050.9M, EPOCH TIME: 1677364090.523301
[02/25 14:28:10   1157s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2050.9M, EPOCH TIME: 1677364090.525464
[02/25 14:28:10   1157s] Starting Early Global Route congestion estimation: mem = 2050.9M
[02/25 14:28:10   1157s] (I)      ==================== Layers =====================
[02/25 14:28:10   1157s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:28:10   1157s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/25 14:28:10   1157s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:28:10   1157s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/25 14:28:10   1157s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/25 14:28:10   1157s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/25 14:28:10   1157s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/25 14:28:10   1157s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/25 14:28:10   1157s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/25 14:28:10   1157s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/25 14:28:10   1157s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/25 14:28:10   1157s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/25 14:28:10   1157s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/25 14:28:10   1157s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/25 14:28:10   1157s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/25 14:28:10   1157s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/25 14:28:10   1157s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/25 14:28:10   1157s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/25 14:28:10   1157s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/25 14:28:10   1157s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/25 14:28:10   1157s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/25 14:28:10   1157s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/25 14:28:10   1157s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:28:10   1157s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/25 14:28:10   1157s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/25 14:28:10   1157s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/25 14:28:10   1157s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:28:10   1157s] (I)      Started Import and model ( Curr Mem: 2050.89 MB )
[02/25 14:28:10   1157s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:28:10   1157s] (I)      == Non-default Options ==
[02/25 14:28:10   1157s] (I)      Maximum routing layer                              : 10
[02/25 14:28:10   1157s] (I)      Number of threads                                  : 1
[02/25 14:28:10   1157s] (I)      Use non-blocking free Dbs wires                    : false
[02/25 14:28:10   1157s] (I)      Method to set GCell size                           : row
[02/25 14:28:10   1157s] (I)      Counted 941 PG shapes. We will not process PG shapes layer by layer.
[02/25 14:28:10   1157s] (I)      Use row-based GCell size
[02/25 14:28:10   1157s] (I)      Use row-based GCell align
[02/25 14:28:10   1157s] (I)      layer 0 area = 0
[02/25 14:28:10   1157s] (I)      layer 1 area = 0
[02/25 14:28:10   1157s] (I)      layer 2 area = 0
[02/25 14:28:10   1157s] (I)      layer 3 area = 0
[02/25 14:28:10   1157s] (I)      layer 4 area = 0
[02/25 14:28:10   1157s] (I)      layer 5 area = 0
[02/25 14:28:10   1157s] (I)      layer 6 area = 0
[02/25 14:28:10   1157s] (I)      layer 7 area = 0
[02/25 14:28:10   1157s] (I)      layer 8 area = 0
[02/25 14:28:10   1157s] (I)      layer 9 area = 0
[02/25 14:28:10   1157s] (I)      GCell unit size   : 2800
[02/25 14:28:10   1157s] (I)      GCell multiplier  : 1
[02/25 14:28:10   1157s] (I)      GCell row height  : 2800
[02/25 14:28:10   1157s] (I)      Actual row height : 2800
[02/25 14:28:10   1157s] (I)      GCell align ref   : 10080 10080
[02/25 14:28:10   1157s] [NR-eGR] Track table information for default rule: 
[02/25 14:28:10   1157s] [NR-eGR] metal1 has single uniform track structure
[02/25 14:28:10   1157s] [NR-eGR] metal2 has single uniform track structure
[02/25 14:28:10   1157s] [NR-eGR] metal3 has single uniform track structure
[02/25 14:28:10   1157s] [NR-eGR] metal4 has single uniform track structure
[02/25 14:28:10   1157s] [NR-eGR] metal5 has single uniform track structure
[02/25 14:28:10   1157s] [NR-eGR] metal6 has single uniform track structure
[02/25 14:28:10   1157s] [NR-eGR] metal7 has single uniform track structure
[02/25 14:28:10   1157s] [NR-eGR] metal8 has single uniform track structure
[02/25 14:28:10   1157s] [NR-eGR] metal9 has single uniform track structure
[02/25 14:28:10   1157s] [NR-eGR] metal10 has single uniform track structure
[02/25 14:28:10   1157s] (I)      ============== Default via ===============
[02/25 14:28:10   1157s] (I)      +---+------------------+-----------------+
[02/25 14:28:10   1157s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/25 14:28:10   1157s] (I)      +---+------------------+-----------------+
[02/25 14:28:10   1157s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/25 14:28:10   1157s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/25 14:28:10   1157s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/25 14:28:10   1157s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/25 14:28:10   1157s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/25 14:28:10   1157s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/25 14:28:10   1157s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/25 14:28:10   1157s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/25 14:28:10   1157s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/25 14:28:10   1157s] (I)      +---+------------------+-----------------+
[02/25 14:28:10   1157s] [NR-eGR] Read 382 PG shapes
[02/25 14:28:10   1157s] [NR-eGR] Read 0 clock shapes
[02/25 14:28:10   1157s] [NR-eGR] Read 0 other shapes
[02/25 14:28:10   1157s] [NR-eGR] #Routing Blockages  : 0
[02/25 14:28:10   1157s] [NR-eGR] #Instance Blockages : 0
[02/25 14:28:10   1157s] [NR-eGR] #PG Blockages       : 382
[02/25 14:28:10   1157s] [NR-eGR] #Halo Blockages     : 0
[02/25 14:28:10   1157s] [NR-eGR] #Boundary Blockages : 0
[02/25 14:28:10   1157s] [NR-eGR] #Clock Blockages    : 0
[02/25 14:28:10   1157s] [NR-eGR] #Other Blockages    : 0
[02/25 14:28:10   1157s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/25 14:28:10   1157s] [NR-eGR] Num Prerouted Nets = 11  Num Prerouted Wires = 1416
[02/25 14:28:10   1157s] [NR-eGR] Read 34446 nets ( ignored 11 )
[02/25 14:28:10   1157s] (I)      early_global_route_priority property id does not exist.
[02/25 14:28:10   1157s] (I)      Read Num Blocks=382  Num Prerouted Wires=1416  Num CS=0
[02/25 14:28:10   1157s] (I)      Layer 1 (V) : #blockages 382 : #preroutes 820
[02/25 14:28:10   1157s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 520
[02/25 14:28:10   1157s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 76
[02/25 14:28:10   1157s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/25 14:28:10   1157s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/25 14:28:10   1157s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/25 14:28:10   1157s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/25 14:28:10   1157s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[02/25 14:28:10   1157s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[02/25 14:28:10   1157s] (I)      Number of ignored nets                =     11
[02/25 14:28:10   1157s] (I)      Number of connected nets              =      0
[02/25 14:28:10   1157s] (I)      Number of fixed nets                  =     11.  Ignored: Yes
[02/25 14:28:10   1157s] (I)      Number of clock nets                  =     11.  Ignored: No
[02/25 14:28:10   1157s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/25 14:28:10   1157s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/25 14:28:10   1157s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/25 14:28:10   1157s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/25 14:28:10   1157s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/25 14:28:10   1157s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/25 14:28:10   1157s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/25 14:28:10   1157s] (I)      Ndr track 0 does not exist
[02/25 14:28:10   1157s] (I)      ---------------------Grid Graph Info--------------------
[02/25 14:28:10   1157s] (I)      Routing area        : (0, 0) - (544320, 535360)
[02/25 14:28:10   1157s] (I)      Core area           : (10080, 10080) - (534240, 525280)
[02/25 14:28:10   1157s] (I)      Site width          :   380  (dbu)
[02/25 14:28:10   1157s] (I)      Row height          :  2800  (dbu)
[02/25 14:28:10   1157s] (I)      GCell row height    :  2800  (dbu)
[02/25 14:28:10   1157s] (I)      GCell width         :  2800  (dbu)
[02/25 14:28:10   1157s] (I)      GCell height        :  2800  (dbu)
[02/25 14:28:10   1157s] (I)      Grid                :   194   191    10
[02/25 14:28:10   1157s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/25 14:28:10   1157s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/25 14:28:10   1157s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/25 14:28:10   1157s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/25 14:28:10   1157s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/25 14:28:10   1157s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/25 14:28:10   1157s] (I)      Default pitch size  :   270   280   280   560   560   560  1680  1680  3200  3360
[02/25 14:28:10   1157s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3820  3550
[02/25 14:28:10   1157s] (I)      Num tracks per GCell: 10.37 10.00 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/25 14:28:10   1157s] (I)      Total num of tracks :  1912  1944  1912   971   955   971   318   323   166   161
[02/25 14:28:10   1157s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/25 14:28:10   1157s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/25 14:28:10   1157s] (I)      --------------------------------------------------------
[02/25 14:28:10   1157s] 
[02/25 14:28:10   1157s] [NR-eGR] ============ Routing rule table ============
[02/25 14:28:10   1157s] [NR-eGR] Rule id: 1  Nets: 34435
[02/25 14:28:10   1157s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/25 14:28:10   1157s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[02/25 14:28:10   1157s] (I)                    Pitch  280  280  560  560  560  1680  1680  3200  3360 
[02/25 14:28:10   1157s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[02/25 14:28:10   1157s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[02/25 14:28:10   1157s] [NR-eGR] ========================================
[02/25 14:28:10   1157s] [NR-eGR] 
[02/25 14:28:10   1157s] (I)      =============== Blocked Tracks ===============
[02/25 14:28:10   1157s] (I)      +-------+---------+----------+---------------+
[02/25 14:28:10   1157s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/25 14:28:10   1157s] (I)      +-------+---------+----------+---------------+
[02/25 14:28:10   1157s] (I)      |     1 |       0 |        0 |         0.00% |
[02/25 14:28:10   1157s] (I)      |     2 |  371304 |     8504 |         2.29% |
[02/25 14:28:10   1157s] (I)      |     3 |  370928 |        0 |         0.00% |
[02/25 14:28:10   1157s] (I)      |     4 |  185461 |        0 |         0.00% |
[02/25 14:28:10   1157s] (I)      |     5 |  185270 |        0 |         0.00% |
[02/25 14:28:10   1157s] (I)      |     6 |  185461 |        0 |         0.00% |
[02/25 14:28:10   1157s] (I)      |     7 |   61692 |        0 |         0.00% |
[02/25 14:28:10   1157s] (I)      |     8 |   61693 |        0 |         0.00% |
[02/25 14:28:10   1157s] (I)      |     9 |   32204 |        0 |         0.00% |
[02/25 14:28:10   1157s] (I)      |    10 |   30751 |        0 |         0.00% |
[02/25 14:28:10   1157s] (I)      +-------+---------+----------+---------------+
[02/25 14:28:10   1157s] (I)      Finished Import and model ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2077.18 MB )
[02/25 14:28:10   1157s] (I)      Reset routing kernel
[02/25 14:28:10   1157s] (I)      Started Global Routing ( Curr Mem: 2077.18 MB )
[02/25 14:28:10   1157s] (I)      totalPins=94141  totalGlobalPin=80902 (85.94%)
[02/25 14:28:10   1157s] (I)      total 2D Cap : 742532 = (279166 H, 463366 V)
[02/25 14:28:10   1157s] [NR-eGR] Layer group 1: route 49 net(s) in layer range [4, 10]
[02/25 14:28:10   1157s] (I)      
[02/25 14:28:10   1157s] (I)      ============  Phase 1a Route ============
[02/25 14:28:10   1157s] (I)      Usage: 4706 = (1859 H, 2847 V) = (0.67% H, 0.61% V) = (2.603e+03um H, 3.986e+03um V)
[02/25 14:28:10   1157s] (I)      
[02/25 14:28:10   1157s] (I)      ============  Phase 1b Route ============
[02/25 14:28:10   1157s] (I)      Usage: 4706 = (1859 H, 2847 V) = (0.67% H, 0.61% V) = (2.603e+03um H, 3.986e+03um V)
[02/25 14:28:10   1157s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.588400e+03um
[02/25 14:28:10   1157s] (I)      
[02/25 14:28:10   1157s] (I)      ============  Phase 1c Route ============
[02/25 14:28:10   1157s] (I)      Usage: 4706 = (1859 H, 2847 V) = (0.67% H, 0.61% V) = (2.603e+03um H, 3.986e+03um V)
[02/25 14:28:10   1157s] (I)      
[02/25 14:28:10   1157s] (I)      ============  Phase 1d Route ============
[02/25 14:28:10   1157s] (I)      Usage: 4706 = (1859 H, 2847 V) = (0.67% H, 0.61% V) = (2.603e+03um H, 3.986e+03um V)
[02/25 14:28:10   1157s] (I)      
[02/25 14:28:10   1157s] (I)      ============  Phase 1e Route ============
[02/25 14:28:10   1157s] (I)      Usage: 4706 = (1859 H, 2847 V) = (0.67% H, 0.61% V) = (2.603e+03um H, 3.986e+03um V)
[02/25 14:28:10   1157s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.588400e+03um
[02/25 14:28:10   1157s] (I)      
[02/25 14:28:10   1157s] (I)      ============  Phase 1l Route ============
[02/25 14:28:10   1157s] (I)      total 2D Cap : 1476260 = (650094 H, 826166 V)
[02/25 14:28:10   1157s] [NR-eGR] Layer group 2: route 34386 net(s) in layer range [2, 10]
[02/25 14:28:10   1157s] (I)      
[02/25 14:28:10   1157s] (I)      ============  Phase 1a Route ============
[02/25 14:28:10   1157s] (I)      Usage: 109653 = (56979 H, 52674 V) = (8.76% H, 6.38% V) = (7.977e+04um H, 7.374e+04um V)
[02/25 14:28:10   1157s] (I)      
[02/25 14:28:10   1157s] (I)      ============  Phase 1b Route ============
[02/25 14:28:10   1157s] (I)      Usage: 109653 = (56979 H, 52674 V) = (8.76% H, 6.38% V) = (7.977e+04um H, 7.374e+04um V)
[02/25 14:28:10   1157s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.535142e+05um
[02/25 14:28:10   1157s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/25 14:28:10   1157s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/25 14:28:10   1157s] (I)      
[02/25 14:28:10   1157s] (I)      ============  Phase 1c Route ============
[02/25 14:28:10   1157s] (I)      Usage: 109653 = (56979 H, 52674 V) = (8.76% H, 6.38% V) = (7.977e+04um H, 7.374e+04um V)
[02/25 14:28:10   1157s] (I)      
[02/25 14:28:10   1157s] (I)      ============  Phase 1d Route ============
[02/25 14:28:10   1157s] (I)      Usage: 109653 = (56979 H, 52674 V) = (8.76% H, 6.38% V) = (7.977e+04um H, 7.374e+04um V)
[02/25 14:28:10   1157s] (I)      
[02/25 14:28:10   1157s] (I)      ============  Phase 1e Route ============
[02/25 14:28:10   1157s] (I)      Usage: 109653 = (56979 H, 52674 V) = (8.76% H, 6.38% V) = (7.977e+04um H, 7.374e+04um V)
[02/25 14:28:10   1157s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.535142e+05um
[02/25 14:28:10   1157s] (I)      
[02/25 14:28:10   1157s] (I)      ============  Phase 1l Route ============
[02/25 14:28:11   1158s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/25 14:28:11   1158s] (I)      Layer  2:     360856     88577         0           0      368600    ( 0.00%) 
[02/25 14:28:11   1158s] (I)      Layer  3:     369016     59516         0           0      368630    ( 0.00%) 
[02/25 14:28:11   1158s] (I)      Layer  4:     184490      8265         0           0      184300    ( 0.00%) 
[02/25 14:28:11   1158s] (I)      Layer  5:     184315      1973         0           0      184315    ( 0.00%) 
[02/25 14:28:11   1158s] (I)      Layer  6:     184490       275         0           0      184300    ( 0.00%) 
[02/25 14:28:11   1158s] (I)      Layer  7:      61374         0         0           0       61438    ( 0.00%) 
[02/25 14:28:11   1158s] (I)      Layer  8:      61370         0         0           0       61433    ( 0.00%) 
[02/25 14:28:11   1158s] (I)      Layer  9:      32038         0         0        4222       28033    (13.09%) 
[02/25 14:28:11   1158s] (I)      Layer 10:      30590         0         0        5225       25492    (17.01%) 
[02/25 14:28:11   1158s] (I)      Total:       1468539    158606         0        9446     1466540    ( 0.64%) 
[02/25 14:28:11   1158s] (I)      
[02/25 14:28:11   1158s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/25 14:28:11   1158s] [NR-eGR]                        OverCon            
[02/25 14:28:11   1158s] [NR-eGR]                         #Gcell     %Gcell
[02/25 14:28:11   1158s] [NR-eGR]        Layer             (1-0)    OverCon
[02/25 14:28:11   1158s] [NR-eGR] ----------------------------------------------
[02/25 14:28:11   1158s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:11   1158s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:11   1158s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:11   1158s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:11   1158s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:11   1158s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:11   1158s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:11   1158s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:11   1158s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:11   1158s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:11   1158s] [NR-eGR] ----------------------------------------------
[02/25 14:28:11   1158s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/25 14:28:11   1158s] [NR-eGR] 
[02/25 14:28:11   1158s] (I)      Finished Global Routing ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 2077.18 MB )
[02/25 14:28:11   1158s] (I)      total 2D Cap : 1476260 = (650094 H, 826166 V)
[02/25 14:28:11   1158s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/25 14:28:11   1158s] Early Global Route congestion estimation runtime: 0.52 seconds, mem = 2077.2M
[02/25 14:28:11   1158s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.510, REAL:0.516, MEM:2077.2M, EPOCH TIME: 1677364091.041331
[02/25 14:28:11   1158s] OPERPROF: Starting HotSpotCal at level 1, MEM:2077.2M, EPOCH TIME: 1677364091.041492
[02/25 14:28:11   1158s] [hotspot] +------------+---------------+---------------+
[02/25 14:28:11   1158s] [hotspot] |            |   max hotspot | total hotspot |
[02/25 14:28:11   1158s] [hotspot] +------------+---------------+---------------+
[02/25 14:28:11   1158s] [hotspot] | normalized |          0.00 |          0.00 |
[02/25 14:28:11   1158s] [hotspot] +------------+---------------+---------------+
[02/25 14:28:11   1158s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/25 14:28:11   1158s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/25 14:28:11   1158s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.006, MEM:2077.2M, EPOCH TIME: 1677364091.047211
[02/25 14:28:11   1158s] Skipped repairing congestion.
[02/25 14:28:11   1158s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2077.2M, EPOCH TIME: 1677364091.047423
[02/25 14:28:11   1158s] Starting Early Global Route wiring: mem = 2077.2M
[02/25 14:28:11   1158s] (I)      ============= Track Assignment ============
[02/25 14:28:11   1158s] (I)      Started Track Assignment (1T) ( Curr Mem: 2077.18 MB )
[02/25 14:28:11   1158s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/25 14:28:11   1158s] (I)      Run Multi-thread track assignment
[02/25 14:28:11   1158s] (I)      Finished Track Assignment (1T) ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 2081.18 MB )
[02/25 14:28:11   1158s] (I)      Started Export ( Curr Mem: 2081.18 MB )
[02/25 14:28:11   1158s] [NR-eGR]                  Length (um)    Vias 
[02/25 14:28:11   1158s] [NR-eGR] -------------------------------------
[02/25 14:28:11   1158s] [NR-eGR]  metal1   (1H)             0   94289 
[02/25 14:28:11   1158s] [NR-eGR]  metal2   (2V)         78663  117416 
[02/25 14:28:11   1158s] [NR-eGR]  metal3   (3H)         80089    3212 
[02/25 14:28:11   1158s] [NR-eGR]  metal4   (4V)          9153    1821 
[02/25 14:28:11   1158s] [NR-eGR]  metal5   (5H)          2645      70 
[02/25 14:28:11   1158s] [NR-eGR]  metal6   (6V)           387       2 
[02/25 14:28:11   1158s] [NR-eGR]  metal7   (7H)             1       0 
[02/25 14:28:11   1158s] [NR-eGR]  metal8   (8V)             0       0 
[02/25 14:28:11   1158s] [NR-eGR]  metal9   (9H)             0       0 
[02/25 14:28:11   1158s] [NR-eGR]  metal10  (10V)            0       0 
[02/25 14:28:11   1158s] [NR-eGR] -------------------------------------
[02/25 14:28:11   1158s] [NR-eGR]           Total       170938  216810 
[02/25 14:28:11   1158s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:28:11   1158s] [NR-eGR] Total half perimeter of net bounding box: 151189um
[02/25 14:28:11   1158s] [NR-eGR] Total length: 170938um, number of vias: 216810
[02/25 14:28:11   1158s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:28:11   1158s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/25 14:28:11   1158s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:28:11   1158s] (I)      Finished Export ( CPU: 0.31 sec, Real: 0.30 sec, Curr Mem: 2081.18 MB )
[02/25 14:28:11   1158s] Early Global Route wiring runtime: 0.65 seconds, mem = 2078.2M
[02/25 14:28:11   1158s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.660, REAL:0.647, MEM:2078.2M, EPOCH TIME: 1677364091.694808
[02/25 14:28:11   1158s] Tdgp not successfully inited but do clear! skip clearing
[02/25 14:28:11   1158s] End of congRepair (cpu=0:00:01.2, real=0:00:01.0)
[02/25 14:28:11   1158s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:19:18.7/0:53:53.7 (0.4), mem = 2078.2M
[02/25 14:28:11   1158s] 
[02/25 14:28:11   1158s] =============================================================================================
[02/25 14:28:11   1158s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.15-s110_1
[02/25 14:28:11   1158s] =============================================================================================
[02/25 14:28:11   1158s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:28:11   1158s] ---------------------------------------------------------------------------------------------
[02/25 14:28:11   1158s] [ MISC                   ]          0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[02/25 14:28:11   1158s] ---------------------------------------------------------------------------------------------
[02/25 14:28:11   1158s]  IncrReplace #1 TOTAL               0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[02/25 14:28:11   1158s] ---------------------------------------------------------------------------------------------
[02/25 14:28:11   1158s] 
[02/25 14:28:11   1158s]     Congestion Repair done. (took cpu=0:00:01.2 real=0:00:01.2)
[02/25 14:28:11   1158s]   CCOpt: Starting congestion repair using flow wrapper done.
[02/25 14:28:11   1158s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[02/25 14:28:11   1158s] OPERPROF: Starting DPlace-Init at level 1, MEM:2078.2M, EPOCH TIME: 1677364091.739048
[02/25 14:28:11   1158s] Processing tracks to init pin-track alignment.
[02/25 14:28:11   1158s] z: 2, totalTracks: 1
[02/25 14:28:11   1158s] z: 4, totalTracks: 1
[02/25 14:28:11   1158s] z: 6, totalTracks: 1
[02/25 14:28:11   1158s] z: 8, totalTracks: 1
[02/25 14:28:11   1158s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:28:11   1158s] All LLGs are deleted
[02/25 14:28:11   1158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:11   1158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:11   1158s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2078.2M, EPOCH TIME: 1677364091.754976
[02/25 14:28:11   1158s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2078.2M, EPOCH TIME: 1677364091.755342
[02/25 14:28:11   1158s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2078.2M, EPOCH TIME: 1677364091.765054
[02/25 14:28:11   1158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:11   1158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:11   1158s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2078.2M, EPOCH TIME: 1677364091.766538
[02/25 14:28:11   1158s] Max number of tech site patterns supported in site array is 256.
[02/25 14:28:11   1158s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:28:11   1158s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2078.2M, EPOCH TIME: 1677364091.772305
[02/25 14:28:11   1158s] After signature check, allow fast init is true, keep pre-filter is true.
[02/25 14:28:11   1158s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/25 14:28:11   1158s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:2078.2M, EPOCH TIME: 1677364091.775647
[02/25 14:28:11   1158s] Fast DP-INIT is on for default
[02/25 14:28:11   1158s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/25 14:28:11   1158s] Atter site array init, number of instance map data is 0.
[02/25 14:28:11   1158s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.016, MEM:2078.2M, EPOCH TIME: 1677364091.782312
[02/25 14:28:11   1158s] 
[02/25 14:28:11   1158s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:28:11   1158s] OPERPROF:     Starting CMU at level 3, MEM:2078.2M, EPOCH TIME: 1677364091.786944
[02/25 14:28:11   1158s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2078.2M, EPOCH TIME: 1677364091.789358
[02/25 14:28:11   1158s] 
[02/25 14:28:11   1158s] Bad Lib Cell Checking (CMU) is done! (0)
[02/25 14:28:11   1158s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.029, MEM:2078.2M, EPOCH TIME: 1677364091.793604
[02/25 14:28:11   1158s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2078.2M, EPOCH TIME: 1677364091.793776
[02/25 14:28:11   1158s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2078.2M, EPOCH TIME: 1677364091.793935
[02/25 14:28:11   1158s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2078.2MB).
[02/25 14:28:11   1158s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:2078.2M, EPOCH TIME: 1677364091.799085
[02/25 14:28:11   1158s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.9 real=0:00:02.0)
[02/25 14:28:11   1158s]   Leaving CCOpt scope - extractRC...
[02/25 14:28:11   1158s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[02/25 14:28:11   1158s] Extraction called for design 'myPMul32_4' of instances=29412 and nets=34557 using extraction engine 'preRoute' .
[02/25 14:28:11   1158s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/25 14:28:11   1158s] Type 'man IMPEXT-3530' for more detail.
[02/25 14:28:11   1158s] PreRoute RC Extraction called for design myPMul32_4.
[02/25 14:28:11   1158s] RC Extraction called in multi-corner(1) mode.
[02/25 14:28:11   1158s] RCMode: PreRoute
[02/25 14:28:11   1158s]       RC Corner Indexes            0   
[02/25 14:28:11   1158s] Capacitance Scaling Factor   : 1.00000 
[02/25 14:28:11   1158s] Resistance Scaling Factor    : 1.00000 
[02/25 14:28:11   1158s] Clock Cap. Scaling Factor    : 1.00000 
[02/25 14:28:11   1158s] Clock Res. Scaling Factor    : 1.00000 
[02/25 14:28:11   1158s] Shrink Factor                : 1.00000
[02/25 14:28:11   1158s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/25 14:28:11   1158s] Using capacitance table file ...
[02/25 14:28:11   1158s] 
[02/25 14:28:11   1158s] Trim Metal Layers:
[02/25 14:28:11   1158s] LayerId::1 widthSet size::4
[02/25 14:28:11   1158s] LayerId::2 widthSet size::4
[02/25 14:28:11   1158s] LayerId::3 widthSet size::4
[02/25 14:28:11   1158s] LayerId::4 widthSet size::4
[02/25 14:28:11   1158s] LayerId::5 widthSet size::4
[02/25 14:28:11   1158s] LayerId::6 widthSet size::4
[02/25 14:28:11   1158s] LayerId::7 widthSet size::4
[02/25 14:28:11   1158s] LayerId::8 widthSet size::4
[02/25 14:28:11   1158s] LayerId::9 widthSet size::4
[02/25 14:28:11   1158s] LayerId::10 widthSet size::3
[02/25 14:28:11   1158s] Updating RC grid for preRoute extraction ...
[02/25 14:28:11   1158s] eee: pegSigSF::1.070000
[02/25 14:28:11   1158s] Initializing multi-corner capacitance tables ... 
[02/25 14:28:11   1158s] Initializing multi-corner resistance tables ...
[02/25 14:28:11   1158s] eee: l::1 avDens::0.095937 usedTrk::3837.469009 availTrk::40000.000000 sigTrk::3837.469009
[02/25 14:28:11   1158s] eee: l::2 avDens::0.161826 usedTrk::5793.366312 availTrk::35800.000000 sigTrk::5793.366312
[02/25 14:28:11   1158s] eee: l::3 avDens::0.161038 usedTrk::5797.358240 availTrk::36000.000000 sigTrk::5797.358240
[02/25 14:28:11   1158s] eee: l::4 avDens::0.049475 usedTrk::658.013821 availTrk::13300.000000 sigTrk::658.013821
[02/25 14:28:11   1158s] eee: l::5 avDens::0.020645 usedTrk::188.900715 availTrk::9150.000000 sigTrk::188.900715
[02/25 14:28:11   1158s] eee: l::6 avDens::0.017851 usedTrk::27.668928 availTrk::1550.000000 sigTrk::27.668928
[02/25 14:28:11   1158s] eee: l::7 avDens::0.004007 usedTrk::0.066786 availTrk::16.666667 sigTrk::0.066786
[02/25 14:28:11   1158s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:28:11   1158s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:28:11   1158s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:28:11   1158s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/25 14:28:11   1158s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.214138 uaWl=0.958493 uaWlH=0.027647 aWlH=0.039008 lMod=0 pMax=0.812900 pMod=83 wcR=0.500500 newSi=0.002500 wHLS=1.368158 siPrev=0 viaL=0.000000
[02/25 14:28:12   1159s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2078.184M)
[02/25 14:28:12   1159s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/25 14:28:12   1159s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/25 14:28:12   1159s]   Clock tree timing engine global stage delay update for VDCCorner:both.late...
[02/25 14:28:12   1159s] End AAE Lib Interpolated Model. (MEM=2078.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/25 14:28:12   1159s]   Clock tree timing engine global stage delay update for VDCCorner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:12   1159s]   Clock DAG stats after clustering cong repair call:
[02/25 14:28:12   1159s]     cell counts      : b=10, i=0, icg=0, dcg=0, l=0, total=10
[02/25 14:28:12   1159s]     sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:12   1159s]     misc counts      : r=1, pp=0
[02/25 14:28:12   1159s]     cell areas       : b=13.300um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=13.300um^2
[02/25 14:28:12   1159s]     cell capacitance : b=14.212fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.212fF
[02/25 14:28:12   1159s]     sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:12   1159s]     wire capacitance : top=0.000fF, trunk=60.919fF, leaf=154.476fF, total=215.394fF
[02/25 14:28:12   1159s]     wire lengths     : top=0.000um, trunk=683.400um, leaf=1569.504um, total=2252.903um
[02/25 14:28:12   1159s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1245.330um, total=1245.330um
[02/25 14:28:12   1159s]   Clock DAG net violations after clustering cong repair call: none
[02/25 14:28:12   1159s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[02/25 14:28:12   1159s]     Trunk : target=0.050ns count=1 avg=0.020ns sd=0.000ns min=0.020ns max=0.020ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:12   1159s]     Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.003ns min=0.040ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 3 <= 0.048ns, 2 <= 0.050ns}
[02/25 14:28:12   1159s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[02/25 14:28:12   1159s]      Bufs: CLKBUF_X3: 10 
[02/25 14:28:12   1159s]   Clock DAG hash after clustering cong repair call: 1216747238333768375 7698557637648217415
[02/25 14:28:12   1159s]   CTS services accumulated run-time stats after clustering cong repair call:
[02/25 14:28:12   1159s]     delay calculator: calls=2972, total_wall_time=0.170s, mean_wall_time=0.057ms
[02/25 14:28:12   1159s]     legalizer: calls=117, total_wall_time=0.002s, mean_wall_time=0.016ms
[02/25 14:28:12   1159s]     steiner router: calls=1634, total_wall_time=0.082s, mean_wall_time=0.050ms
[02/25 14:28:12   1159s]   Primary reporting skew groups after clustering cong repair call:
[02/25 14:28:12   1159s]     skew_group myCLK/VSDC: insertion delay [min=0.063, max=0.107, avg=0.085, sd=0.014], skew [0.044 vs 0.042*], 96.4% {0.066, 0.107} (wid=0.030 ws=0.029) (gid=0.078 gs=0.016)
[02/25 14:28:12   1159s]         min path sink: reg_out_reg[27]/CK
[02/25 14:28:12   1159s]         max path sink: reg_mid_0_reg[43]/CK
[02/25 14:28:12   1159s]   Skew group summary after clustering cong repair call:
[02/25 14:28:12   1159s]     skew_group myCLK/VSDC: insertion delay [min=0.063, max=0.107, avg=0.085, sd=0.014], skew [0.044 vs 0.042*], 96.4% {0.066, 0.107} (wid=0.030 ws=0.029) (gid=0.078 gs=0.016)
[02/25 14:28:12   1159s]   CongRepair After Initial Clustering done. (took cpu=0:00:02.3 real=0:00:02.4)
[02/25 14:28:12   1159s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/25 14:28:12   1159s] Type 'man IMPCCOPT-1261' for more detail.
[02/25 14:28:12   1159s]   Stage::Clustering done. (took cpu=0:00:04.0 real=0:00:04.1)
[02/25 14:28:12   1159s]   Stage::DRV Fixing...
[02/25 14:28:12   1159s]   Fixing clock tree slew time and max cap violations...
[02/25 14:28:12   1159s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 1216747238333768375 7698557637648217415
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[02/25 14:28:12   1159s]       delay calculator: calls=2972, total_wall_time=0.170s, mean_wall_time=0.057ms
[02/25 14:28:12   1159s]       legalizer: calls=117, total_wall_time=0.002s, mean_wall_time=0.016ms
[02/25 14:28:12   1159s]       steiner router: calls=1634, total_wall_time=0.082s, mean_wall_time=0.050ms
[02/25 14:28:12   1159s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/25 14:28:12   1159s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[02/25 14:28:12   1159s]       cell counts      : b=10, i=0, icg=0, dcg=0, l=0, total=10
[02/25 14:28:12   1159s]       sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:12   1159s]       misc counts      : r=1, pp=0
[02/25 14:28:12   1159s]       cell areas       : b=13.300um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=13.300um^2
[02/25 14:28:12   1159s]       cell capacitance : b=14.212fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.212fF
[02/25 14:28:12   1159s]       sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:12   1159s]       wire capacitance : top=0.000fF, trunk=60.919fF, leaf=154.476fF, total=215.394fF
[02/25 14:28:12   1159s]       wire lengths     : top=0.000um, trunk=683.400um, leaf=1569.504um, total=2252.903um
[02/25 14:28:12   1159s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1245.330um, total=1245.330um
[02/25 14:28:12   1159s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[02/25 14:28:12   1159s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[02/25 14:28:12   1159s]       Trunk : target=0.050ns count=1 avg=0.020ns sd=0.000ns min=0.020ns max=0.020ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:12   1159s]       Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.003ns min=0.040ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 3 <= 0.048ns, 2 <= 0.050ns}
[02/25 14:28:12   1159s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[02/25 14:28:12   1159s]        Bufs: CLKBUF_X3: 10 
[02/25 14:28:12   1159s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 1216747238333768375 7698557637648217415
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[02/25 14:28:12   1159s]       delay calculator: calls=2972, total_wall_time=0.170s, mean_wall_time=0.057ms
[02/25 14:28:12   1159s]       legalizer: calls=117, total_wall_time=0.002s, mean_wall_time=0.016ms
[02/25 14:28:12   1159s]       steiner router: calls=1634, total_wall_time=0.082s, mean_wall_time=0.050ms
[02/25 14:28:12   1159s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.063, max=0.107], skew [0.044 vs 0.042*]
[02/25 14:28:12   1159s]           min path sink: reg_out_reg[27]/CK
[02/25 14:28:12   1159s]           max path sink: reg_mid_0_reg[43]/CK
[02/25 14:28:12   1159s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.063, max=0.107], skew [0.044 vs 0.042*]
[02/25 14:28:12   1159s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:12   1159s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:12   1159s]   Fixing clock tree slew time and max cap violations - detailed pass...
[02/25 14:28:12   1159s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 1216747238333768375 7698557637648217415
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/25 14:28:12   1159s]       delay calculator: calls=2972, total_wall_time=0.170s, mean_wall_time=0.057ms
[02/25 14:28:12   1159s]       legalizer: calls=117, total_wall_time=0.002s, mean_wall_time=0.016ms
[02/25 14:28:12   1159s]       steiner router: calls=1634, total_wall_time=0.082s, mean_wall_time=0.050ms
[02/25 14:28:12   1159s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/25 14:28:12   1159s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/25 14:28:12   1159s]       cell counts      : b=10, i=0, icg=0, dcg=0, l=0, total=10
[02/25 14:28:12   1159s]       sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:12   1159s]       misc counts      : r=1, pp=0
[02/25 14:28:12   1159s]       cell areas       : b=13.300um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=13.300um^2
[02/25 14:28:12   1159s]       cell capacitance : b=14.212fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.212fF
[02/25 14:28:12   1159s]       sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:12   1159s]       wire capacitance : top=0.000fF, trunk=60.919fF, leaf=154.476fF, total=215.394fF
[02/25 14:28:12   1159s]       wire lengths     : top=0.000um, trunk=683.400um, leaf=1569.504um, total=2252.903um
[02/25 14:28:12   1159s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1245.330um, total=1245.330um
[02/25 14:28:12   1159s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[02/25 14:28:12   1159s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/25 14:28:12   1159s]       Trunk : target=0.050ns count=1 avg=0.020ns sd=0.000ns min=0.020ns max=0.020ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:12   1159s]       Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.003ns min=0.040ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 3 <= 0.048ns, 2 <= 0.050ns}
[02/25 14:28:12   1159s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[02/25 14:28:12   1159s]        Bufs: CLKBUF_X3: 10 
[02/25 14:28:12   1159s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 1216747238333768375 7698557637648217415
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/25 14:28:12   1159s]       delay calculator: calls=2972, total_wall_time=0.170s, mean_wall_time=0.057ms
[02/25 14:28:12   1159s]       legalizer: calls=117, total_wall_time=0.002s, mean_wall_time=0.016ms
[02/25 14:28:12   1159s]       steiner router: calls=1634, total_wall_time=0.082s, mean_wall_time=0.050ms
[02/25 14:28:12   1159s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.063, max=0.107, avg=0.085, sd=0.014], skew [0.044 vs 0.042*], 96.4% {0.066, 0.107} (wid=0.030 ws=0.029) (gid=0.078 gs=0.016)
[02/25 14:28:12   1159s]           min path sink: reg_out_reg[27]/CK
[02/25 14:28:12   1159s]           max path sink: reg_mid_0_reg[43]/CK
[02/25 14:28:12   1159s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.063, max=0.107, avg=0.085, sd=0.014], skew [0.044 vs 0.042*], 96.4% {0.066, 0.107} (wid=0.030 ws=0.029) (gid=0.078 gs=0.016)
[02/25 14:28:12   1159s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:12   1159s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:12   1159s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:12   1159s]   Stage::Insertion Delay Reduction...
[02/25 14:28:12   1159s]   Removing unnecessary root buffering...
[02/25 14:28:12   1159s]     Clock DAG hash before 'Removing unnecessary root buffering': 1216747238333768375 7698557637648217415
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[02/25 14:28:12   1159s]       delay calculator: calls=2972, total_wall_time=0.170s, mean_wall_time=0.057ms
[02/25 14:28:12   1159s]       legalizer: calls=117, total_wall_time=0.002s, mean_wall_time=0.016ms
[02/25 14:28:12   1159s]       steiner router: calls=1634, total_wall_time=0.082s, mean_wall_time=0.050ms
[02/25 14:28:12   1159s]     Clock DAG stats after 'Removing unnecessary root buffering':
[02/25 14:28:12   1159s]       cell counts      : b=10, i=0, icg=0, dcg=0, l=0, total=10
[02/25 14:28:12   1159s]       sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:12   1159s]       misc counts      : r=1, pp=0
[02/25 14:28:12   1159s]       cell areas       : b=13.300um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=13.300um^2
[02/25 14:28:12   1159s]       cell capacitance : b=14.212fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.212fF
[02/25 14:28:12   1159s]       sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:12   1159s]       wire capacitance : top=0.000fF, trunk=60.919fF, leaf=154.476fF, total=215.394fF
[02/25 14:28:12   1159s]       wire lengths     : top=0.000um, trunk=683.400um, leaf=1569.504um, total=2252.903um
[02/25 14:28:12   1159s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1245.330um, total=1245.330um
[02/25 14:28:12   1159s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[02/25 14:28:12   1159s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[02/25 14:28:12   1159s]       Trunk : target=0.050ns count=1 avg=0.020ns sd=0.000ns min=0.020ns max=0.020ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:12   1159s]       Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.003ns min=0.040ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 3 <= 0.048ns, 2 <= 0.050ns}
[02/25 14:28:12   1159s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[02/25 14:28:12   1159s]        Bufs: CLKBUF_X3: 10 
[02/25 14:28:12   1159s]     Clock DAG hash after 'Removing unnecessary root buffering': 1216747238333768375 7698557637648217415
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[02/25 14:28:12   1159s]       delay calculator: calls=2972, total_wall_time=0.170s, mean_wall_time=0.057ms
[02/25 14:28:12   1159s]       legalizer: calls=117, total_wall_time=0.002s, mean_wall_time=0.016ms
[02/25 14:28:12   1159s]       steiner router: calls=1634, total_wall_time=0.082s, mean_wall_time=0.050ms
[02/25 14:28:12   1159s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.063, max=0.107], skew [0.044 vs 0.042*]
[02/25 14:28:12   1159s]           min path sink: reg_out_reg[27]/CK
[02/25 14:28:12   1159s]           max path sink: reg_mid_0_reg[43]/CK
[02/25 14:28:12   1159s]     Skew group summary after 'Removing unnecessary root buffering':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.063, max=0.107], skew [0.044 vs 0.042*]
[02/25 14:28:12   1159s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:12   1159s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:12   1159s]   Removing unconstrained drivers...
[02/25 14:28:12   1159s]     Clock DAG hash before 'Removing unconstrained drivers': 1216747238333768375 7698557637648217415
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[02/25 14:28:12   1159s]       delay calculator: calls=2972, total_wall_time=0.170s, mean_wall_time=0.057ms
[02/25 14:28:12   1159s]       legalizer: calls=117, total_wall_time=0.002s, mean_wall_time=0.016ms
[02/25 14:28:12   1159s]       steiner router: calls=1634, total_wall_time=0.082s, mean_wall_time=0.050ms
[02/25 14:28:12   1159s]     Clock DAG stats after 'Removing unconstrained drivers':
[02/25 14:28:12   1159s]       cell counts      : b=10, i=0, icg=0, dcg=0, l=0, total=10
[02/25 14:28:12   1159s]       sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:12   1159s]       misc counts      : r=1, pp=0
[02/25 14:28:12   1159s]       cell areas       : b=13.300um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=13.300um^2
[02/25 14:28:12   1159s]       cell capacitance : b=14.212fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.212fF
[02/25 14:28:12   1159s]       sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:12   1159s]       wire capacitance : top=0.000fF, trunk=60.919fF, leaf=154.476fF, total=215.394fF
[02/25 14:28:12   1159s]       wire lengths     : top=0.000um, trunk=683.400um, leaf=1569.504um, total=2252.903um
[02/25 14:28:12   1159s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1245.330um, total=1245.330um
[02/25 14:28:12   1159s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[02/25 14:28:12   1159s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[02/25 14:28:12   1159s]       Trunk : target=0.050ns count=1 avg=0.020ns sd=0.000ns min=0.020ns max=0.020ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:12   1159s]       Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.003ns min=0.040ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 3 <= 0.048ns, 2 <= 0.050ns}
[02/25 14:28:12   1159s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[02/25 14:28:12   1159s]        Bufs: CLKBUF_X3: 10 
[02/25 14:28:12   1159s]     Clock DAG hash after 'Removing unconstrained drivers': 1216747238333768375 7698557637648217415
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[02/25 14:28:12   1159s]       delay calculator: calls=2972, total_wall_time=0.170s, mean_wall_time=0.057ms
[02/25 14:28:12   1159s]       legalizer: calls=117, total_wall_time=0.002s, mean_wall_time=0.016ms
[02/25 14:28:12   1159s]       steiner router: calls=1634, total_wall_time=0.082s, mean_wall_time=0.050ms
[02/25 14:28:12   1159s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.063, max=0.107], skew [0.044 vs 0.042*]
[02/25 14:28:12   1159s]           min path sink: reg_out_reg[27]/CK
[02/25 14:28:12   1159s]           max path sink: reg_mid_0_reg[43]/CK
[02/25 14:28:12   1159s]     Skew group summary after 'Removing unconstrained drivers':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.063, max=0.107], skew [0.044 vs 0.042*]
[02/25 14:28:12   1159s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:12   1159s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:12   1159s]   Reducing insertion delay 1...
[02/25 14:28:12   1159s]     Clock DAG hash before 'Reducing insertion delay 1': 1216747238333768375 7698557637648217415
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[02/25 14:28:12   1159s]       delay calculator: calls=2972, total_wall_time=0.170s, mean_wall_time=0.057ms
[02/25 14:28:12   1159s]       legalizer: calls=117, total_wall_time=0.002s, mean_wall_time=0.016ms
[02/25 14:28:12   1159s]       steiner router: calls=1634, total_wall_time=0.082s, mean_wall_time=0.050ms
[02/25 14:28:12   1159s]     Clock DAG stats after 'Reducing insertion delay 1':
[02/25 14:28:12   1159s]       cell counts      : b=10, i=0, icg=0, dcg=0, l=0, total=10
[02/25 14:28:12   1159s]       sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:12   1159s]       misc counts      : r=1, pp=0
[02/25 14:28:12   1159s]       cell areas       : b=13.300um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=13.300um^2
[02/25 14:28:12   1159s]       cell capacitance : b=14.212fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.212fF
[02/25 14:28:12   1159s]       sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:12   1159s]       wire capacitance : top=0.000fF, trunk=60.919fF, leaf=154.476fF, total=215.394fF
[02/25 14:28:12   1159s]       wire lengths     : top=0.000um, trunk=683.400um, leaf=1569.504um, total=2252.903um
[02/25 14:28:12   1159s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1245.330um, total=1245.330um
[02/25 14:28:12   1159s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[02/25 14:28:12   1159s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[02/25 14:28:12   1159s]       Trunk : target=0.050ns count=1 avg=0.020ns sd=0.000ns min=0.020ns max=0.020ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:12   1159s]       Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.003ns min=0.040ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 3 <= 0.048ns, 2 <= 0.050ns}
[02/25 14:28:12   1159s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[02/25 14:28:12   1159s]        Bufs: CLKBUF_X3: 10 
[02/25 14:28:12   1159s]     Clock DAG hash after 'Reducing insertion delay 1': 1216747238333768375 7698557637648217415
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[02/25 14:28:12   1159s]       delay calculator: calls=3019, total_wall_time=0.183s, mean_wall_time=0.061ms
[02/25 14:28:12   1159s]       legalizer: calls=120, total_wall_time=0.003s, mean_wall_time=0.027ms
[02/25 14:28:12   1159s]       steiner router: calls=1641, total_wall_time=0.085s, mean_wall_time=0.052ms
[02/25 14:28:12   1159s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.063, max=0.107], skew [0.044 vs 0.042*]
[02/25 14:28:12   1159s]           min path sink: reg_out_reg[27]/CK
[02/25 14:28:12   1159s]           max path sink: reg_mid_0_reg[43]/CK
[02/25 14:28:12   1159s]     Skew group summary after 'Reducing insertion delay 1':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.063, max=0.107], skew [0.044 vs 0.042*]
[02/25 14:28:12   1159s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:12   1159s]   Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/25 14:28:12   1159s]   Removing longest path buffering...
[02/25 14:28:12   1159s]     Clock DAG hash before 'Removing longest path buffering': 1216747238333768375 7698557637648217415
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[02/25 14:28:12   1159s]       delay calculator: calls=3019, total_wall_time=0.183s, mean_wall_time=0.061ms
[02/25 14:28:12   1159s]       legalizer: calls=120, total_wall_time=0.003s, mean_wall_time=0.027ms
[02/25 14:28:12   1159s]       steiner router: calls=1641, total_wall_time=0.085s, mean_wall_time=0.052ms
[02/25 14:28:12   1159s]     Clock DAG stats after 'Removing longest path buffering':
[02/25 14:28:12   1159s]       cell counts      : b=10, i=0, icg=0, dcg=0, l=0, total=10
[02/25 14:28:12   1159s]       sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:12   1159s]       misc counts      : r=1, pp=0
[02/25 14:28:12   1159s]       cell areas       : b=13.300um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=13.300um^2
[02/25 14:28:12   1159s]       cell capacitance : b=14.212fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.212fF
[02/25 14:28:12   1159s]       sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:12   1159s]       wire capacitance : top=0.000fF, trunk=60.919fF, leaf=154.476fF, total=215.394fF
[02/25 14:28:12   1159s]       wire lengths     : top=0.000um, trunk=683.400um, leaf=1569.504um, total=2252.903um
[02/25 14:28:12   1159s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1245.330um, total=1245.330um
[02/25 14:28:12   1159s]     Clock DAG net violations after 'Removing longest path buffering': none
[02/25 14:28:12   1159s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[02/25 14:28:12   1159s]       Trunk : target=0.050ns count=1 avg=0.020ns sd=0.000ns min=0.020ns max=0.020ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:12   1159s]       Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.003ns min=0.040ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 3 <= 0.048ns, 2 <= 0.050ns}
[02/25 14:28:12   1159s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[02/25 14:28:12   1159s]        Bufs: CLKBUF_X3: 10 
[02/25 14:28:12   1159s]     Clock DAG hash after 'Removing longest path buffering': 1216747238333768375 7698557637648217415
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[02/25 14:28:12   1159s]       delay calculator: calls=3019, total_wall_time=0.183s, mean_wall_time=0.061ms
[02/25 14:28:12   1159s]       legalizer: calls=120, total_wall_time=0.003s, mean_wall_time=0.027ms
[02/25 14:28:12   1159s]       steiner router: calls=1641, total_wall_time=0.085s, mean_wall_time=0.052ms
[02/25 14:28:12   1159s]     Primary reporting skew groups after 'Removing longest path buffering':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.063, max=0.107], skew [0.044 vs 0.042*]
[02/25 14:28:12   1159s]           min path sink: reg_out_reg[27]/CK
[02/25 14:28:12   1159s]           max path sink: reg_mid_0_reg[43]/CK
[02/25 14:28:12   1159s]     Skew group summary after 'Removing longest path buffering':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.063, max=0.107], skew [0.044 vs 0.042*]
[02/25 14:28:12   1159s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:12   1159s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:12   1159s]   Reducing insertion delay 2...
[02/25 14:28:12   1159s]     Clock DAG hash before 'Reducing insertion delay 2': 1216747238333768375 7698557637648217415
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[02/25 14:28:12   1159s]       delay calculator: calls=3019, total_wall_time=0.183s, mean_wall_time=0.061ms
[02/25 14:28:12   1159s]       legalizer: calls=120, total_wall_time=0.003s, mean_wall_time=0.027ms
[02/25 14:28:12   1159s]       steiner router: calls=1641, total_wall_time=0.085s, mean_wall_time=0.052ms
[02/25 14:28:12   1159s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/25 14:28:12   1159s] Type 'man IMPCCOPT-1261' for more detail.
[02/25 14:28:12   1159s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/25 14:28:12   1159s] Type 'man IMPCCOPT-1261' for more detail.
[02/25 14:28:12   1159s]     Path optimization required 88 stage delay updates 
[02/25 14:28:12   1159s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/25 14:28:12   1159s] Type 'man IMPCCOPT-1261' for more detail.
[02/25 14:28:12   1159s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/25 14:28:12   1159s] Type 'man IMPCCOPT-1261' for more detail.
[02/25 14:28:12   1159s]     Clock DAG stats after 'Reducing insertion delay 2':
[02/25 14:28:12   1159s]       cell counts      : b=10, i=0, icg=0, dcg=0, l=0, total=10
[02/25 14:28:12   1159s]       sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:12   1159s]       misc counts      : r=1, pp=0
[02/25 14:28:12   1159s]       cell areas       : b=13.300um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=13.300um^2
[02/25 14:28:12   1159s]       cell capacitance : b=14.212fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.212fF
[02/25 14:28:12   1159s]       sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:12   1159s]       wire capacitance : top=0.000fF, trunk=58.938fF, leaf=155.913fF, total=214.851fF
[02/25 14:28:12   1159s]       wire lengths     : top=0.000um, trunk=659.840um, leaf=1589.674um, total=2249.514um
[02/25 14:28:12   1159s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1245.330um, total=1245.330um
[02/25 14:28:12   1159s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[02/25 14:28:12   1159s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[02/25 14:28:12   1159s]       Trunk : target=0.050ns count=1 avg=0.019ns sd=0.000ns min=0.019ns max=0.019ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:12   1159s]       Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.003ns min=0.040ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 3 <= 0.048ns, 2 <= 0.050ns}
[02/25 14:28:12   1159s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[02/25 14:28:12   1159s]        Bufs: CLKBUF_X3: 10 
[02/25 14:28:12   1159s]     Clock DAG hash after 'Reducing insertion delay 2': 3983584877852545800 10750342638340150192
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[02/25 14:28:12   1159s]       delay calculator: calls=3117, total_wall_time=0.204s, mean_wall_time=0.065ms
[02/25 14:28:12   1159s]       legalizer: calls=156, total_wall_time=0.004s, mean_wall_time=0.027ms
[02/25 14:28:12   1159s]       steiner router: calls=1729, total_wall_time=0.135s, mean_wall_time=0.078ms
[02/25 14:28:12   1159s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.063, max=0.105, avg=0.085, sd=0.014], skew [0.042 vs 0.042], 99.7% {0.064, 0.105} (wid=0.029 ws=0.027) (gid=0.079 gs=0.018)
[02/25 14:28:12   1159s]           min path sink: reg_out_reg[27]/CK
[02/25 14:28:12   1159s]           max path sink: reg_out_reg[121]/CK
[02/25 14:28:12   1159s]     Skew group summary after 'Reducing insertion delay 2':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.063, max=0.105, avg=0.085, sd=0.014], skew [0.042 vs 0.042], 99.7% {0.064, 0.105} (wid=0.029 ws=0.027) (gid=0.079 gs=0.018)
[02/25 14:28:12   1159s]     Legalizer API calls during this step: 36 succeeded with high effort: 36 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:12   1159s]   Reducing insertion delay 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/25 14:28:12   1159s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/25 14:28:12   1159s]   CCOpt::Phase::Construction done. (took cpu=0:00:04.2 real=0:00:04.5)
[02/25 14:28:12   1159s]   CCOpt::Phase::Implementation...
[02/25 14:28:12   1159s]   Stage::Reducing Power...
[02/25 14:28:12   1159s]   Improving clock tree routing...
[02/25 14:28:12   1159s]     Clock DAG hash before 'Improving clock tree routing': 3983584877852545800 10750342638340150192
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[02/25 14:28:12   1159s]       delay calculator: calls=3117, total_wall_time=0.204s, mean_wall_time=0.065ms
[02/25 14:28:12   1159s]       legalizer: calls=156, total_wall_time=0.004s, mean_wall_time=0.027ms
[02/25 14:28:12   1159s]       steiner router: calls=1729, total_wall_time=0.135s, mean_wall_time=0.078ms
[02/25 14:28:12   1159s]     Iteration 1...
[02/25 14:28:12   1159s]     Iteration 1 done.
[02/25 14:28:12   1159s]     Clock DAG stats after 'Improving clock tree routing':
[02/25 14:28:12   1159s]       cell counts      : b=10, i=0, icg=0, dcg=0, l=0, total=10
[02/25 14:28:12   1159s]       sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:12   1159s]       misc counts      : r=1, pp=0
[02/25 14:28:12   1159s]       cell areas       : b=13.300um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=13.300um^2
[02/25 14:28:12   1159s]       cell capacitance : b=14.212fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.212fF
[02/25 14:28:12   1159s]       sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:12   1159s]       wire capacitance : top=0.000fF, trunk=58.938fF, leaf=155.913fF, total=214.851fF
[02/25 14:28:12   1159s]       wire lengths     : top=0.000um, trunk=659.840um, leaf=1589.674um, total=2249.514um
[02/25 14:28:12   1159s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1245.330um, total=1245.330um
[02/25 14:28:12   1159s]     Clock DAG net violations after 'Improving clock tree routing': none
[02/25 14:28:12   1159s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[02/25 14:28:12   1159s]       Trunk : target=0.050ns count=1 avg=0.019ns sd=0.000ns min=0.019ns max=0.019ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:12   1159s]       Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.003ns min=0.040ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 3 <= 0.048ns, 2 <= 0.050ns}
[02/25 14:28:12   1159s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[02/25 14:28:12   1159s]        Bufs: CLKBUF_X3: 10 
[02/25 14:28:12   1159s]     Clock DAG hash after 'Improving clock tree routing': 3983584877852545800 10750342638340150192
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[02/25 14:28:12   1159s]       delay calculator: calls=3117, total_wall_time=0.204s, mean_wall_time=0.065ms
[02/25 14:28:12   1159s]       legalizer: calls=156, total_wall_time=0.004s, mean_wall_time=0.027ms
[02/25 14:28:12   1159s]       steiner router: calls=1729, total_wall_time=0.135s, mean_wall_time=0.078ms
[02/25 14:28:12   1159s]     Primary reporting skew groups after 'Improving clock tree routing':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.063, max=0.105], skew [0.042 vs 0.042]
[02/25 14:28:12   1159s]           min path sink: reg_out_reg[27]/CK
[02/25 14:28:12   1159s]           max path sink: reg_out_reg[121]/CK
[02/25 14:28:12   1159s]     Skew group summary after 'Improving clock tree routing':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.063, max=0.105], skew [0.042 vs 0.042]
[02/25 14:28:12   1159s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:12   1159s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:12   1159s]   Reducing clock tree power 1...
[02/25 14:28:12   1159s]     Clock DAG hash before 'Reducing clock tree power 1': 3983584877852545800 10750342638340150192
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[02/25 14:28:12   1159s]       delay calculator: calls=3117, total_wall_time=0.204s, mean_wall_time=0.065ms
[02/25 14:28:12   1159s]       legalizer: calls=156, total_wall_time=0.004s, mean_wall_time=0.027ms
[02/25 14:28:12   1159s]       steiner router: calls=1729, total_wall_time=0.135s, mean_wall_time=0.078ms
[02/25 14:28:12   1159s]     Resizing gates: 
[02/25 14:28:12   1159s]     Legalizer releasing space for clock trees
[02/25 14:28:12   1159s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/25 14:28:12   1159s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:12   1159s]     100% 
[02/25 14:28:12   1159s]     Clock DAG stats after 'Reducing clock tree power 1':
[02/25 14:28:12   1159s]       cell counts      : b=10, i=0, icg=0, dcg=0, l=0, total=10
[02/25 14:28:12   1159s]       sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:12   1159s]       misc counts      : r=1, pp=0
[02/25 14:28:12   1159s]       cell areas       : b=13.300um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=13.300um^2
[02/25 14:28:12   1159s]       cell capacitance : b=14.212fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.212fF
[02/25 14:28:12   1159s]       sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:12   1159s]       wire capacitance : top=0.000fF, trunk=58.938fF, leaf=155.913fF, total=214.851fF
[02/25 14:28:12   1159s]       wire lengths     : top=0.000um, trunk=659.840um, leaf=1589.674um, total=2249.514um
[02/25 14:28:12   1159s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1245.330um, total=1245.330um
[02/25 14:28:12   1159s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[02/25 14:28:12   1159s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[02/25 14:28:12   1159s]       Trunk : target=0.050ns count=1 avg=0.019ns sd=0.000ns min=0.019ns max=0.019ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:12   1159s]       Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.003ns min=0.040ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 3 <= 0.048ns, 2 <= 0.050ns}
[02/25 14:28:12   1159s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[02/25 14:28:12   1159s]        Bufs: CLKBUF_X3: 10 
[02/25 14:28:12   1159s]     Clock DAG hash after 'Reducing clock tree power 1': 3983584877852545800 10750342638340150192
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[02/25 14:28:12   1159s]       delay calculator: calls=3147, total_wall_time=0.213s, mean_wall_time=0.068ms
[02/25 14:28:12   1159s]       legalizer: calls=176, total_wall_time=0.004s, mean_wall_time=0.025ms
[02/25 14:28:12   1159s]       steiner router: calls=1729, total_wall_time=0.135s, mean_wall_time=0.078ms
[02/25 14:28:12   1159s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.063, max=0.105], skew [0.042 vs 0.042]
[02/25 14:28:12   1159s]           min path sink: reg_out_reg[27]/CK
[02/25 14:28:12   1159s]           max path sink: reg_out_reg[121]/CK
[02/25 14:28:12   1159s]     Skew group summary after 'Reducing clock tree power 1':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.063, max=0.105], skew [0.042 vs 0.042]
[02/25 14:28:12   1159s]     Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:12   1159s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:12   1159s]   Reducing clock tree power 2...
[02/25 14:28:12   1159s]     Clock DAG hash before 'Reducing clock tree power 2': 3983584877852545800 10750342638340150192
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[02/25 14:28:12   1159s]       delay calculator: calls=3147, total_wall_time=0.213s, mean_wall_time=0.068ms
[02/25 14:28:12   1159s]       legalizer: calls=176, total_wall_time=0.004s, mean_wall_time=0.025ms
[02/25 14:28:12   1159s]       steiner router: calls=1729, total_wall_time=0.135s, mean_wall_time=0.078ms
[02/25 14:28:12   1159s]     Path optimization required 0 stage delay updates 
[02/25 14:28:12   1159s]     Clock DAG stats after 'Reducing clock tree power 2':
[02/25 14:28:12   1159s]       cell counts      : b=10, i=0, icg=0, dcg=0, l=0, total=10
[02/25 14:28:12   1159s]       sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:12   1159s]       misc counts      : r=1, pp=0
[02/25 14:28:12   1159s]       cell areas       : b=13.300um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=13.300um^2
[02/25 14:28:12   1159s]       cell capacitance : b=14.212fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.212fF
[02/25 14:28:12   1159s]       sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:12   1159s]       wire capacitance : top=0.000fF, trunk=58.938fF, leaf=155.913fF, total=214.851fF
[02/25 14:28:12   1159s]       wire lengths     : top=0.000um, trunk=659.840um, leaf=1589.674um, total=2249.514um
[02/25 14:28:12   1159s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1245.330um, total=1245.330um
[02/25 14:28:12   1159s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[02/25 14:28:12   1159s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[02/25 14:28:12   1159s]       Trunk : target=0.050ns count=1 avg=0.019ns sd=0.000ns min=0.019ns max=0.019ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:12   1159s]       Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.003ns min=0.040ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 3 <= 0.048ns, 2 <= 0.050ns}
[02/25 14:28:12   1159s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[02/25 14:28:12   1159s]        Bufs: CLKBUF_X3: 10 
[02/25 14:28:12   1159s]     Clock DAG hash after 'Reducing clock tree power 2': 3983584877852545800 10750342638340150192
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[02/25 14:28:12   1159s]       delay calculator: calls=3147, total_wall_time=0.213s, mean_wall_time=0.068ms
[02/25 14:28:12   1159s]       legalizer: calls=176, total_wall_time=0.004s, mean_wall_time=0.025ms
[02/25 14:28:12   1159s]       steiner router: calls=1729, total_wall_time=0.135s, mean_wall_time=0.078ms
[02/25 14:28:12   1159s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.063, max=0.105, avg=0.085, sd=0.014], skew [0.042 vs 0.042], 99.7% {0.064, 0.105} (wid=0.029 ws=0.027) (gid=0.079 gs=0.018)
[02/25 14:28:12   1159s]           min path sink: reg_out_reg[27]/CK
[02/25 14:28:12   1159s]           max path sink: reg_out_reg[121]/CK
[02/25 14:28:12   1159s]     Skew group summary after 'Reducing clock tree power 2':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.063, max=0.105, avg=0.085, sd=0.014], skew [0.042 vs 0.042], 99.7% {0.064, 0.105} (wid=0.029 ws=0.027) (gid=0.079 gs=0.018)
[02/25 14:28:12   1159s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:12   1159s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:12   1159s]   Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/25 14:28:12   1159s]   Stage::Balancing...
[02/25 14:28:12   1159s]   Approximately balancing fragments step...
[02/25 14:28:12   1159s]     Clock DAG hash before 'Approximately balancing fragments step': 3983584877852545800 10750342638340150192
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[02/25 14:28:12   1159s]       delay calculator: calls=3147, total_wall_time=0.213s, mean_wall_time=0.068ms
[02/25 14:28:12   1159s]       legalizer: calls=176, total_wall_time=0.004s, mean_wall_time=0.025ms
[02/25 14:28:12   1159s]       steiner router: calls=1729, total_wall_time=0.135s, mean_wall_time=0.078ms
[02/25 14:28:12   1159s]     Resolve constraints - Approximately balancing fragments...
[02/25 14:28:12   1159s]     Resolving skew group constraints...
[02/25 14:28:12   1159s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/25 14:28:12   1159s] Type 'man IMPCCOPT-1261' for more detail.
[02/25 14:28:12   1159s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/25 14:28:12   1159s] Type 'man IMPCCOPT-1261' for more detail.
[02/25 14:28:12   1159s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/25 14:28:12   1159s] Type 'man IMPCCOPT-1261' for more detail.
[02/25 14:28:12   1159s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[02/25 14:28:12   1159s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/25 14:28:12   1159s] Type 'man IMPCCOPT-1261' for more detail.
[02/25 14:28:12   1159s]     Resolving skew group constraints done.
[02/25 14:28:12   1159s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:12   1159s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[02/25 14:28:12   1159s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[02/25 14:28:12   1159s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:12   1159s]     Approximately balancing fragments...
[02/25 14:28:12   1159s]       Moving gates to improve sub-tree skew...
[02/25 14:28:12   1159s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 3983584877852545800 10750342638340150192
[02/25 14:28:12   1159s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[02/25 14:28:12   1159s]           delay calculator: calls=3163, total_wall_time=0.214s, mean_wall_time=0.068ms
[02/25 14:28:12   1159s]           legalizer: calls=176, total_wall_time=0.004s, mean_wall_time=0.025ms
[02/25 14:28:12   1159s]           steiner router: calls=1745, total_wall_time=0.135s, mean_wall_time=0.077ms
[02/25 14:28:12   1159s]         Tried: 12 Succeeded: 0
[02/25 14:28:12   1159s]         Topology Tried: 0 Succeeded: 0
[02/25 14:28:12   1159s]         0 Succeeded with SS ratio
[02/25 14:28:12   1159s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[02/25 14:28:12   1159s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[02/25 14:28:12   1159s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[02/25 14:28:12   1159s]           cell counts      : b=10, i=0, icg=0, dcg=0, l=0, total=10
[02/25 14:28:12   1159s]           sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:12   1159s]           misc counts      : r=1, pp=0
[02/25 14:28:12   1159s]           cell areas       : b=13.300um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=13.300um^2
[02/25 14:28:12   1159s]           cell capacitance : b=14.212fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.212fF
[02/25 14:28:12   1159s]           sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:12   1159s]           wire capacitance : top=0.000fF, trunk=58.938fF, leaf=155.913fF, total=214.851fF
[02/25 14:28:12   1159s]           wire lengths     : top=0.000um, trunk=659.840um, leaf=1589.674um, total=2249.514um
[02/25 14:28:12   1159s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1245.330um, total=1245.330um
[02/25 14:28:12   1159s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[02/25 14:28:12   1159s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[02/25 14:28:12   1159s]           Trunk : target=0.050ns count=1 avg=0.019ns sd=0.000ns min=0.019ns max=0.019ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:12   1159s]           Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.003ns min=0.040ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 3 <= 0.048ns, 2 <= 0.050ns}
[02/25 14:28:12   1159s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[02/25 14:28:12   1159s]            Bufs: CLKBUF_X3: 10 
[02/25 14:28:12   1159s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 3983584877852545800 10750342638340150192
[02/25 14:28:12   1159s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[02/25 14:28:12   1159s]           delay calculator: calls=3163, total_wall_time=0.214s, mean_wall_time=0.068ms
[02/25 14:28:12   1159s]           legalizer: calls=176, total_wall_time=0.004s, mean_wall_time=0.025ms
[02/25 14:28:12   1159s]           steiner router: calls=1745, total_wall_time=0.135s, mean_wall_time=0.077ms
[02/25 14:28:12   1159s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:12   1159s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:12   1159s]       Approximately balancing fragments bottom up...
[02/25 14:28:12   1159s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 3983584877852545800 10750342638340150192
[02/25 14:28:12   1159s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[02/25 14:28:12   1159s]           delay calculator: calls=3163, total_wall_time=0.214s, mean_wall_time=0.068ms
[02/25 14:28:12   1159s]           legalizer: calls=176, total_wall_time=0.004s, mean_wall_time=0.025ms
[02/25 14:28:12   1159s]           steiner router: calls=1745, total_wall_time=0.135s, mean_wall_time=0.077ms
[02/25 14:28:12   1159s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[02/25 14:28:12   1159s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[02/25 14:28:12   1159s]           cell counts      : b=10, i=0, icg=0, dcg=0, l=0, total=10
[02/25 14:28:12   1159s]           sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:12   1159s]           misc counts      : r=1, pp=0
[02/25 14:28:12   1159s]           cell areas       : b=13.300um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=13.300um^2
[02/25 14:28:12   1159s]           cell capacitance : b=14.212fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.212fF
[02/25 14:28:12   1159s]           sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:12   1159s]           wire capacitance : top=0.000fF, trunk=58.938fF, leaf=155.913fF, total=214.851fF
[02/25 14:28:12   1159s]           wire lengths     : top=0.000um, trunk=659.840um, leaf=1589.674um, total=2249.514um
[02/25 14:28:12   1159s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1245.330um, total=1245.330um
[02/25 14:28:12   1159s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[02/25 14:28:12   1159s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[02/25 14:28:12   1159s]           Trunk : target=0.050ns count=1 avg=0.019ns sd=0.000ns min=0.019ns max=0.019ns {1 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:12   1159s]           Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.003ns min=0.040ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 3 <= 0.048ns, 2 <= 0.050ns}
[02/25 14:28:12   1159s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[02/25 14:28:12   1159s]            Bufs: CLKBUF_X3: 10 
[02/25 14:28:12   1159s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 3983584877852545800 10750342638340150192
[02/25 14:28:12   1159s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[02/25 14:28:12   1159s]           delay calculator: calls=3193, total_wall_time=0.223s, mean_wall_time=0.070ms
[02/25 14:28:12   1159s]           legalizer: calls=176, total_wall_time=0.004s, mean_wall_time=0.025ms
[02/25 14:28:12   1159s]           steiner router: calls=1745, total_wall_time=0.135s, mean_wall_time=0.077ms
[02/25 14:28:12   1159s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:12   1159s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:12   1159s]       Approximately balancing fragments, wire and cell delays...
[02/25 14:28:12   1159s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[02/25 14:28:12   1159s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/25 14:28:12   1159s]           cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:28:12   1159s]           sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:12   1159s]           misc counts      : r=1, pp=0
[02/25 14:28:12   1159s]           cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:28:12   1159s]           cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:28:12   1159s]           sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:12   1159s]           wire capacitance : top=0.000fF, trunk=60.146fF, leaf=155.913fF, total=216.059fF
[02/25 14:28:12   1159s]           wire lengths     : top=0.000um, trunk=660.785um, leaf=1589.674um, total=2250.459um
[02/25 14:28:12   1159s]           hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1245.330um, total=1246.280um
[02/25 14:28:12   1159s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[02/25 14:28:12   1159s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/25 14:28:12   1159s]           Trunk : target=0.050ns count=2 avg=0.013ns sd=0.008ns min=0.008ns max=0.019ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:12   1159s]           Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.003ns min=0.040ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 3 <= 0.048ns, 2 <= 0.050ns}
[02/25 14:28:12   1159s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[02/25 14:28:12   1159s]            Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:28:12   1159s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 9516112209252261973 132791408227023881
[02/25 14:28:12   1159s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/25 14:28:12   1159s]           delay calculator: calls=3201, total_wall_time=0.223s, mean_wall_time=0.070ms
[02/25 14:28:12   1159s]           legalizer: calls=177, total_wall_time=0.005s, mean_wall_time=0.026ms
[02/25 14:28:12   1159s]           steiner router: calls=1751, total_wall_time=0.136s, mean_wall_time=0.078ms
[02/25 14:28:12   1159s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[02/25 14:28:12   1159s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[02/25 14:28:12   1159s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[02/25 14:28:12   1159s]           cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:28:12   1159s]           sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:12   1159s]           misc counts      : r=1, pp=0
[02/25 14:28:12   1159s]           cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:28:12   1159s]           cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:28:12   1159s]           sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:12   1159s]           wire capacitance : top=0.000fF, trunk=60.146fF, leaf=155.913fF, total=216.059fF
[02/25 14:28:12   1159s]           wire lengths     : top=0.000um, trunk=660.785um, leaf=1589.674um, total=2250.459um
[02/25 14:28:12   1159s]           hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1245.330um, total=1246.280um
[02/25 14:28:12   1159s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[02/25 14:28:12   1159s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[02/25 14:28:12   1159s]           Trunk : target=0.050ns count=2 avg=0.013ns sd=0.008ns min=0.008ns max=0.019ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:12   1159s]           Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.003ns min=0.040ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 3 <= 0.048ns, 2 <= 0.050ns}
[02/25 14:28:12   1159s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[02/25 14:28:12   1159s]            Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:28:12   1159s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 2: 9516112209252261973 132791408227023881
[02/25 14:28:12   1159s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[02/25 14:28:12   1159s]           delay calculator: calls=3201, total_wall_time=0.223s, mean_wall_time=0.070ms
[02/25 14:28:12   1159s]           legalizer: calls=177, total_wall_time=0.005s, mean_wall_time=0.026ms
[02/25 14:28:12   1159s]           steiner router: calls=1751, total_wall_time=0.136s, mean_wall_time=0.078ms
[02/25 14:28:12   1159s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[02/25 14:28:12   1159s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:12   1159s]     Approximately balancing fragments done.
[02/25 14:28:12   1159s]     Clock DAG stats after 'Approximately balancing fragments step':
[02/25 14:28:12   1159s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:28:12   1159s]       sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:12   1159s]       misc counts      : r=1, pp=0
[02/25 14:28:12   1159s]       cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:28:12   1159s]       cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:28:12   1159s]       sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:12   1159s]       wire capacitance : top=0.000fF, trunk=60.146fF, leaf=155.913fF, total=216.059fF
[02/25 14:28:12   1159s]       wire lengths     : top=0.000um, trunk=660.785um, leaf=1589.674um, total=2250.459um
[02/25 14:28:12   1159s]       hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1245.330um, total=1246.280um
[02/25 14:28:12   1159s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[02/25 14:28:12   1159s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[02/25 14:28:12   1159s]       Trunk : target=0.050ns count=2 avg=0.013ns sd=0.008ns min=0.008ns max=0.019ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:12   1159s]       Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.003ns min=0.040ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 3 <= 0.048ns, 2 <= 0.050ns}
[02/25 14:28:12   1159s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[02/25 14:28:12   1159s]        Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:28:12   1159s]     Clock DAG hash after 'Approximately balancing fragments step': 9516112209252261973 132791408227023881
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[02/25 14:28:12   1159s]       delay calculator: calls=3201, total_wall_time=0.223s, mean_wall_time=0.070ms
[02/25 14:28:12   1159s]       legalizer: calls=177, total_wall_time=0.005s, mean_wall_time=0.026ms
[02/25 14:28:12   1159s]       steiner router: calls=1751, total_wall_time=0.136s, mean_wall_time=0.078ms
[02/25 14:28:12   1159s]     Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:12   1159s]   Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/25 14:28:12   1159s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/25 14:28:12   1159s] Type 'man IMPCCOPT-1261' for more detail.
[02/25 14:28:12   1159s]   Clock DAG stats after Approximately balancing fragments:
[02/25 14:28:12   1159s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:28:12   1159s]     sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:12   1159s]     misc counts      : r=1, pp=0
[02/25 14:28:12   1159s]     cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:28:12   1159s]     cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:28:12   1159s]     sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:12   1159s]     wire capacitance : top=0.000fF, trunk=60.146fF, leaf=155.913fF, total=216.059fF
[02/25 14:28:12   1159s]     wire lengths     : top=0.000um, trunk=660.785um, leaf=1589.674um, total=2250.459um
[02/25 14:28:12   1159s]     hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1245.330um, total=1246.280um
[02/25 14:28:12   1159s]   Clock DAG net violations after Approximately balancing fragments: none
[02/25 14:28:12   1159s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[02/25 14:28:12   1159s]     Trunk : target=0.050ns count=2 avg=0.013ns sd=0.008ns min=0.008ns max=0.019ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:12   1159s]     Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.003ns min=0.040ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 3 <= 0.048ns, 2 <= 0.050ns}
[02/25 14:28:12   1159s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[02/25 14:28:12   1159s]      Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:28:12   1159s]   Clock DAG hash after Approximately balancing fragments: 9516112209252261973 132791408227023881
[02/25 14:28:12   1159s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[02/25 14:28:12   1159s]     delay calculator: calls=3201, total_wall_time=0.223s, mean_wall_time=0.070ms
[02/25 14:28:12   1159s]     legalizer: calls=177, total_wall_time=0.005s, mean_wall_time=0.026ms
[02/25 14:28:12   1159s]     steiner router: calls=1751, total_wall_time=0.136s, mean_wall_time=0.078ms
[02/25 14:28:12   1159s]   Primary reporting skew groups after Approximately balancing fragments:
[02/25 14:28:12   1159s]     skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.105], skew [0.041 vs 0.042]
[02/25 14:28:12   1159s]         min path sink: reg_out_reg[21]/CK
[02/25 14:28:12   1159s]         max path sink: reg_out_reg[121]/CK
[02/25 14:28:12   1159s]   Skew group summary after Approximately balancing fragments:
[02/25 14:28:12   1159s]     skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.105], skew [0.041 vs 0.042]
[02/25 14:28:12   1159s]   Improving fragments clock skew...
[02/25 14:28:12   1159s]     Clock DAG hash before 'Improving fragments clock skew': 9516112209252261973 132791408227023881
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[02/25 14:28:12   1159s]       delay calculator: calls=3201, total_wall_time=0.223s, mean_wall_time=0.070ms
[02/25 14:28:12   1159s]       legalizer: calls=177, total_wall_time=0.005s, mean_wall_time=0.026ms
[02/25 14:28:12   1159s]       steiner router: calls=1751, total_wall_time=0.136s, mean_wall_time=0.078ms
[02/25 14:28:12   1159s]     Clock DAG stats after 'Improving fragments clock skew':
[02/25 14:28:12   1159s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:28:12   1159s]       sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:12   1159s]       misc counts      : r=1, pp=0
[02/25 14:28:12   1159s]       cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:28:12   1159s]       cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:28:12   1159s]       sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:12   1159s]       wire capacitance : top=0.000fF, trunk=60.146fF, leaf=155.913fF, total=216.059fF
[02/25 14:28:12   1159s]       wire lengths     : top=0.000um, trunk=660.785um, leaf=1589.674um, total=2250.459um
[02/25 14:28:12   1159s]       hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1245.330um, total=1246.280um
[02/25 14:28:12   1159s]     Clock DAG net violations after 'Improving fragments clock skew': none
[02/25 14:28:12   1159s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[02/25 14:28:12   1159s]       Trunk : target=0.050ns count=2 avg=0.013ns sd=0.008ns min=0.008ns max=0.019ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:12   1159s]       Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.003ns min=0.040ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 3 <= 0.048ns, 2 <= 0.050ns}
[02/25 14:28:12   1159s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[02/25 14:28:12   1159s]        Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:28:12   1159s]     Clock DAG hash after 'Improving fragments clock skew': 9516112209252261973 132791408227023881
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[02/25 14:28:12   1159s]       delay calculator: calls=3201, total_wall_time=0.223s, mean_wall_time=0.070ms
[02/25 14:28:12   1159s]       legalizer: calls=177, total_wall_time=0.005s, mean_wall_time=0.026ms
[02/25 14:28:12   1159s]       steiner router: calls=1751, total_wall_time=0.136s, mean_wall_time=0.078ms
[02/25 14:28:12   1159s]     Primary reporting skew groups after 'Improving fragments clock skew':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.105], skew [0.041 vs 0.042]
[02/25 14:28:12   1159s]           min path sink: reg_out_reg[21]/CK
[02/25 14:28:12   1159s]           max path sink: reg_out_reg[121]/CK
[02/25 14:28:12   1159s]     Skew group summary after 'Improving fragments clock skew':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.105], skew [0.041 vs 0.042]
[02/25 14:28:12   1159s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:12   1159s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:12   1159s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/25 14:28:12   1159s] Type 'man IMPCCOPT-1261' for more detail.
[02/25 14:28:12   1159s]   Approximately balancing step...
[02/25 14:28:12   1159s]     Clock DAG hash before 'Approximately balancing step': 9516112209252261973 132791408227023881
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[02/25 14:28:12   1159s]       delay calculator: calls=3201, total_wall_time=0.223s, mean_wall_time=0.070ms
[02/25 14:28:12   1159s]       legalizer: calls=177, total_wall_time=0.005s, mean_wall_time=0.026ms
[02/25 14:28:12   1159s]       steiner router: calls=1751, total_wall_time=0.136s, mean_wall_time=0.078ms
[02/25 14:28:12   1159s]     Resolve constraints - Approximately balancing...
[02/25 14:28:12   1159s]     Resolving skew group constraints...
[02/25 14:28:12   1159s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/25 14:28:12   1159s] Type 'man IMPCCOPT-1261' for more detail.
[02/25 14:28:12   1159s] **WARN: (EMS-27):	Message (IMPCCOPT-1261) has exceeded the current message display limit of 20.
[02/25 14:28:12   1159s] To increase the message display limit, refer to the product command reference manual.
[02/25 14:28:12   1159s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[02/25 14:28:12   1159s]     Resolving skew group constraints done.
[02/25 14:28:12   1159s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:12   1159s]     Approximately balancing...
[02/25 14:28:12   1159s]       Approximately balancing, wire and cell delays...
[02/25 14:28:12   1159s]       Approximately balancing, wire and cell delays, iteration 1...
[02/25 14:28:12   1159s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[02/25 14:28:12   1159s]           cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:28:12   1159s]           sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:12   1159s]           misc counts      : r=1, pp=0
[02/25 14:28:12   1159s]           cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:28:12   1159s]           cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:28:12   1159s]           sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:12   1159s]           wire capacitance : top=0.000fF, trunk=60.146fF, leaf=155.913fF, total=216.059fF
[02/25 14:28:12   1159s]           wire lengths     : top=0.000um, trunk=660.785um, leaf=1589.674um, total=2250.459um
[02/25 14:28:12   1159s]           hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1245.330um, total=1246.280um
[02/25 14:28:12   1159s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[02/25 14:28:12   1159s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[02/25 14:28:12   1159s]           Trunk : target=0.050ns count=2 avg=0.013ns sd=0.008ns min=0.008ns max=0.019ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:12   1159s]           Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.003ns min=0.040ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 3 <= 0.048ns, 2 <= 0.050ns}
[02/25 14:28:12   1159s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[02/25 14:28:12   1159s]            Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:28:12   1159s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 9516112209252261973 132791408227023881
[02/25 14:28:12   1159s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[02/25 14:28:12   1159s]           delay calculator: calls=3201, total_wall_time=0.223s, mean_wall_time=0.070ms
[02/25 14:28:12   1159s]           legalizer: calls=177, total_wall_time=0.005s, mean_wall_time=0.026ms
[02/25 14:28:12   1159s]           steiner router: calls=1751, total_wall_time=0.136s, mean_wall_time=0.078ms
[02/25 14:28:12   1159s]       Approximately balancing, wire and cell delays, iteration 1 done.
[02/25 14:28:12   1159s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:12   1159s]     Approximately balancing done.
[02/25 14:28:12   1159s]     Clock DAG stats after 'Approximately balancing step':
[02/25 14:28:12   1159s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:28:12   1159s]       sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:12   1159s]       misc counts      : r=1, pp=0
[02/25 14:28:12   1159s]       cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:28:12   1159s]       cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:28:12   1159s]       sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:12   1159s]       wire capacitance : top=0.000fF, trunk=60.146fF, leaf=155.913fF, total=216.059fF
[02/25 14:28:12   1159s]       wire lengths     : top=0.000um, trunk=660.785um, leaf=1589.674um, total=2250.459um
[02/25 14:28:12   1159s]       hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1245.330um, total=1246.280um
[02/25 14:28:12   1159s]     Clock DAG net violations after 'Approximately balancing step': none
[02/25 14:28:12   1159s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[02/25 14:28:12   1159s]       Trunk : target=0.050ns count=2 avg=0.013ns sd=0.008ns min=0.008ns max=0.019ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:12   1159s]       Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.003ns min=0.040ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 3 <= 0.048ns, 2 <= 0.050ns}
[02/25 14:28:12   1159s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[02/25 14:28:12   1159s]        Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:28:12   1159s]     Clock DAG hash after 'Approximately balancing step': 9516112209252261973 132791408227023881
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[02/25 14:28:12   1159s]       delay calculator: calls=3201, total_wall_time=0.223s, mean_wall_time=0.070ms
[02/25 14:28:12   1159s]       legalizer: calls=177, total_wall_time=0.005s, mean_wall_time=0.026ms
[02/25 14:28:12   1159s]       steiner router: calls=1751, total_wall_time=0.136s, mean_wall_time=0.078ms
[02/25 14:28:12   1159s]     Primary reporting skew groups after 'Approximately balancing step':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.105], skew [0.041 vs 0.042]
[02/25 14:28:12   1159s]           min path sink: reg_out_reg[21]/CK
[02/25 14:28:12   1159s]           max path sink: reg_out_reg[121]/CK
[02/25 14:28:12   1159s]     Skew group summary after 'Approximately balancing step':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.105], skew [0.041 vs 0.042]
[02/25 14:28:12   1159s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:12   1159s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:12   1159s]   Fixing clock tree overload...
[02/25 14:28:12   1159s]     Clock DAG hash before 'Fixing clock tree overload': 9516112209252261973 132791408227023881
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[02/25 14:28:12   1159s]       delay calculator: calls=3201, total_wall_time=0.223s, mean_wall_time=0.070ms
[02/25 14:28:12   1159s]       legalizer: calls=177, total_wall_time=0.005s, mean_wall_time=0.026ms
[02/25 14:28:12   1159s]       steiner router: calls=1751, total_wall_time=0.136s, mean_wall_time=0.078ms
[02/25 14:28:12   1159s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/25 14:28:12   1159s]     Clock DAG stats after 'Fixing clock tree overload':
[02/25 14:28:12   1159s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:28:12   1159s]       sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:12   1159s]       misc counts      : r=1, pp=0
[02/25 14:28:12   1159s]       cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:28:12   1159s]       cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:28:12   1159s]       sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:12   1159s]       wire capacitance : top=0.000fF, trunk=60.146fF, leaf=155.913fF, total=216.059fF
[02/25 14:28:12   1159s]       wire lengths     : top=0.000um, trunk=660.785um, leaf=1589.674um, total=2250.459um
[02/25 14:28:12   1159s]       hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1245.330um, total=1246.280um
[02/25 14:28:12   1159s]     Clock DAG net violations after 'Fixing clock tree overload': none
[02/25 14:28:12   1159s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[02/25 14:28:12   1159s]       Trunk : target=0.050ns count=2 avg=0.013ns sd=0.008ns min=0.008ns max=0.019ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:12   1159s]       Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.003ns min=0.040ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 3 <= 0.048ns, 2 <= 0.050ns}
[02/25 14:28:12   1159s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[02/25 14:28:12   1159s]        Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:28:12   1159s]     Clock DAG hash after 'Fixing clock tree overload': 9516112209252261973 132791408227023881
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[02/25 14:28:12   1159s]       delay calculator: calls=3201, total_wall_time=0.223s, mean_wall_time=0.070ms
[02/25 14:28:12   1159s]       legalizer: calls=177, total_wall_time=0.005s, mean_wall_time=0.026ms
[02/25 14:28:12   1159s]       steiner router: calls=1751, total_wall_time=0.136s, mean_wall_time=0.078ms
[02/25 14:28:12   1159s]     Primary reporting skew groups after 'Fixing clock tree overload':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.105], skew [0.041 vs 0.042]
[02/25 14:28:12   1159s]           min path sink: reg_out_reg[21]/CK
[02/25 14:28:12   1159s]           max path sink: reg_out_reg[121]/CK
[02/25 14:28:12   1159s]     Skew group summary after 'Fixing clock tree overload':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.105], skew [0.041 vs 0.042]
[02/25 14:28:12   1159s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:12   1159s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:12   1159s]   Approximately balancing paths...
[02/25 14:28:12   1159s]     Clock DAG hash before 'Approximately balancing paths': 9516112209252261973 132791408227023881
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[02/25 14:28:12   1159s]       delay calculator: calls=3201, total_wall_time=0.223s, mean_wall_time=0.070ms
[02/25 14:28:12   1159s]       legalizer: calls=177, total_wall_time=0.005s, mean_wall_time=0.026ms
[02/25 14:28:12   1159s]       steiner router: calls=1751, total_wall_time=0.136s, mean_wall_time=0.078ms
[02/25 14:28:12   1159s]     Added 0 buffers.
[02/25 14:28:12   1159s]     Clock DAG stats after 'Approximately balancing paths':
[02/25 14:28:12   1159s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:28:12   1159s]       sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:12   1159s]       misc counts      : r=1, pp=0
[02/25 14:28:12   1159s]       cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:28:12   1159s]       cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:28:12   1159s]       sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:12   1159s]       wire capacitance : top=0.000fF, trunk=60.146fF, leaf=155.913fF, total=216.059fF
[02/25 14:28:12   1159s]       wire lengths     : top=0.000um, trunk=660.785um, leaf=1589.674um, total=2250.459um
[02/25 14:28:12   1159s]       hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1245.330um, total=1246.280um
[02/25 14:28:12   1159s]     Clock DAG net violations after 'Approximately balancing paths': none
[02/25 14:28:12   1159s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[02/25 14:28:12   1159s]       Trunk : target=0.050ns count=2 avg=0.013ns sd=0.008ns min=0.008ns max=0.019ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:12   1159s]       Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.003ns min=0.040ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 3 <= 0.048ns, 2 <= 0.050ns}
[02/25 14:28:12   1159s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[02/25 14:28:12   1159s]        Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:28:12   1159s]     Clock DAG hash after 'Approximately balancing paths': 9516112209252261973 132791408227023881
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[02/25 14:28:12   1159s]       delay calculator: calls=3201, total_wall_time=0.223s, mean_wall_time=0.070ms
[02/25 14:28:12   1159s]       legalizer: calls=177, total_wall_time=0.005s, mean_wall_time=0.026ms
[02/25 14:28:12   1159s]       steiner router: calls=1751, total_wall_time=0.136s, mean_wall_time=0.078ms
[02/25 14:28:12   1159s]     Primary reporting skew groups after 'Approximately balancing paths':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.105, avg=0.088, sd=0.013], skew [0.041 vs 0.042], 100% {0.064, 0.105} (wid=0.029 ws=0.027) (gid=0.090 gs=0.028)
[02/25 14:28:12   1159s]           min path sink: reg_out_reg[21]/CK
[02/25 14:28:12   1159s]           max path sink: reg_out_reg[121]/CK
[02/25 14:28:12   1159s]     Skew group summary after 'Approximately balancing paths':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.105, avg=0.088, sd=0.013], skew [0.041 vs 0.042], 100% {0.064, 0.105} (wid=0.029 ws=0.027) (gid=0.090 gs=0.028)
[02/25 14:28:12   1159s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:12   1159s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:12   1159s]   Stage::Balancing done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/25 14:28:12   1159s]   Stage::Polishing...
[02/25 14:28:12   1159s]   Clock tree timing engine global stage delay update for VDCCorner:both.late...
[02/25 14:28:12   1159s]   Clock tree timing engine global stage delay update for VDCCorner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:12   1159s]   Clock DAG stats before polishing:
[02/25 14:28:12   1159s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:28:12   1159s]     sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:12   1159s]     misc counts      : r=1, pp=0
[02/25 14:28:12   1159s]     cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:28:12   1159s]     cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:28:12   1159s]     sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:12   1159s]     wire capacitance : top=0.000fF, trunk=60.146fF, leaf=155.913fF, total=216.059fF
[02/25 14:28:12   1159s]     wire lengths     : top=0.000um, trunk=660.785um, leaf=1589.674um, total=2250.459um
[02/25 14:28:12   1159s]     hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1245.330um, total=1246.280um
[02/25 14:28:12   1159s]   Clock DAG net violations before polishing: none
[02/25 14:28:12   1159s]   Clock DAG primary half-corner transition distribution before polishing:
[02/25 14:28:12   1159s]     Trunk : target=0.050ns count=2 avg=0.013ns sd=0.008ns min=0.008ns max=0.019ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:12   1159s]     Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.003ns min=0.040ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 3 <= 0.048ns, 2 <= 0.050ns}
[02/25 14:28:12   1159s]   Clock DAG library cell distribution before polishing {count}:
[02/25 14:28:12   1159s]      Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:28:12   1159s]   Clock DAG hash before polishing: 9516112209252261973 132791408227023881
[02/25 14:28:12   1159s]   CTS services accumulated run-time stats before polishing:
[02/25 14:28:12   1159s]     delay calculator: calls=3213, total_wall_time=0.227s, mean_wall_time=0.071ms
[02/25 14:28:12   1159s]     legalizer: calls=177, total_wall_time=0.005s, mean_wall_time=0.026ms
[02/25 14:28:12   1159s]     steiner router: calls=1763, total_wall_time=0.141s, mean_wall_time=0.080ms
[02/25 14:28:12   1159s]   Primary reporting skew groups before polishing:
[02/25 14:28:12   1159s]     skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.104], skew [0.041 vs 0.042]
[02/25 14:28:12   1159s]         min path sink: reg_out_reg[21]/CK
[02/25 14:28:12   1159s]         max path sink: reg_out_reg[121]/CK
[02/25 14:28:12   1159s]   Skew group summary before polishing:
[02/25 14:28:12   1159s]     skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.104], skew [0.041 vs 0.042]
[02/25 14:28:12   1159s]   Merging balancing drivers for power...
[02/25 14:28:12   1159s]     Clock DAG hash before 'Merging balancing drivers for power': 9516112209252261973 132791408227023881
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[02/25 14:28:12   1159s]       delay calculator: calls=3213, total_wall_time=0.227s, mean_wall_time=0.071ms
[02/25 14:28:12   1159s]       legalizer: calls=177, total_wall_time=0.005s, mean_wall_time=0.026ms
[02/25 14:28:12   1159s]       steiner router: calls=1763, total_wall_time=0.141s, mean_wall_time=0.080ms
[02/25 14:28:12   1159s]     Tried: 13 Succeeded: 0
[02/25 14:28:12   1159s]     Clock DAG stats after 'Merging balancing drivers for power':
[02/25 14:28:12   1159s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:28:12   1159s]       sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:12   1159s]       misc counts      : r=1, pp=0
[02/25 14:28:12   1159s]       cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:28:12   1159s]       cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:28:12   1159s]       sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:12   1159s]       wire capacitance : top=0.000fF, trunk=60.146fF, leaf=155.913fF, total=216.059fF
[02/25 14:28:12   1159s]       wire lengths     : top=0.000um, trunk=660.785um, leaf=1589.674um, total=2250.459um
[02/25 14:28:12   1159s]       hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1245.330um, total=1246.280um
[02/25 14:28:12   1159s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[02/25 14:28:12   1159s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[02/25 14:28:12   1159s]       Trunk : target=0.050ns count=2 avg=0.013ns sd=0.008ns min=0.008ns max=0.019ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:12   1159s]       Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.003ns min=0.040ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 3 <= 0.048ns, 2 <= 0.050ns}
[02/25 14:28:12   1159s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[02/25 14:28:12   1159s]        Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:28:12   1159s]     Clock DAG hash after 'Merging balancing drivers for power': 9516112209252261973 132791408227023881
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[02/25 14:28:12   1159s]       delay calculator: calls=3213, total_wall_time=0.227s, mean_wall_time=0.071ms
[02/25 14:28:12   1159s]       legalizer: calls=177, total_wall_time=0.005s, mean_wall_time=0.026ms
[02/25 14:28:12   1159s]       steiner router: calls=1763, total_wall_time=0.141s, mean_wall_time=0.080ms
[02/25 14:28:12   1159s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.104], skew [0.041 vs 0.042]
[02/25 14:28:12   1159s]           min path sink: reg_out_reg[21]/CK
[02/25 14:28:12   1159s]           max path sink: reg_out_reg[121]/CK
[02/25 14:28:12   1159s]     Skew group summary after 'Merging balancing drivers for power':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.104], skew [0.041 vs 0.042]
[02/25 14:28:12   1159s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:12   1159s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:12   1159s]   Improving clock skew...
[02/25 14:28:12   1159s]     Clock DAG hash before 'Improving clock skew': 9516112209252261973 132791408227023881
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats before 'Improving clock skew':
[02/25 14:28:12   1159s]       delay calculator: calls=3213, total_wall_time=0.227s, mean_wall_time=0.071ms
[02/25 14:28:12   1159s]       legalizer: calls=177, total_wall_time=0.005s, mean_wall_time=0.026ms
[02/25 14:28:12   1159s]       steiner router: calls=1763, total_wall_time=0.141s, mean_wall_time=0.080ms
[02/25 14:28:12   1159s]     Clock DAG stats after 'Improving clock skew':
[02/25 14:28:12   1159s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:28:12   1159s]       sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:12   1159s]       misc counts      : r=1, pp=0
[02/25 14:28:12   1159s]       cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:28:12   1159s]       cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:28:12   1159s]       sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:12   1159s]       wire capacitance : top=0.000fF, trunk=60.146fF, leaf=155.913fF, total=216.059fF
[02/25 14:28:12   1159s]       wire lengths     : top=0.000um, trunk=660.785um, leaf=1589.674um, total=2250.459um
[02/25 14:28:12   1159s]       hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1245.330um, total=1246.280um
[02/25 14:28:12   1159s]     Clock DAG net violations after 'Improving clock skew': none
[02/25 14:28:12   1159s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[02/25 14:28:12   1159s]       Trunk : target=0.050ns count=2 avg=0.013ns sd=0.008ns min=0.008ns max=0.019ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:12   1159s]       Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.003ns min=0.040ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 3 <= 0.048ns, 2 <= 0.050ns}
[02/25 14:28:12   1159s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[02/25 14:28:12   1159s]        Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:28:12   1159s]     Clock DAG hash after 'Improving clock skew': 9516112209252261973 132791408227023881
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats after 'Improving clock skew':
[02/25 14:28:12   1159s]       delay calculator: calls=3213, total_wall_time=0.227s, mean_wall_time=0.071ms
[02/25 14:28:12   1159s]       legalizer: calls=177, total_wall_time=0.005s, mean_wall_time=0.026ms
[02/25 14:28:12   1159s]       steiner router: calls=1763, total_wall_time=0.141s, mean_wall_time=0.080ms
[02/25 14:28:12   1159s]     Primary reporting skew groups after 'Improving clock skew':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.104, avg=0.087, sd=0.013], skew [0.041 vs 0.042], 100% {0.064, 0.104} (wid=0.028 ws=0.027) (gid=0.088 gs=0.026)
[02/25 14:28:12   1159s]           min path sink: reg_out_reg[21]/CK
[02/25 14:28:12   1159s]           max path sink: reg_out_reg[121]/CK
[02/25 14:28:12   1159s]     Skew group summary after 'Improving clock skew':
[02/25 14:28:12   1159s]       skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.104, avg=0.087, sd=0.013], skew [0.041 vs 0.042], 100% {0.064, 0.104} (wid=0.028 ws=0.027) (gid=0.088 gs=0.026)
[02/25 14:28:12   1159s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:12   1159s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:12   1159s]   Moving gates to reduce wire capacitance...
[02/25 14:28:12   1159s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 9516112209252261973 132791408227023881
[02/25 14:28:12   1159s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[02/25 14:28:12   1159s]       delay calculator: calls=3213, total_wall_time=0.227s, mean_wall_time=0.071ms
[02/25 14:28:12   1159s]       legalizer: calls=177, total_wall_time=0.005s, mean_wall_time=0.026ms
[02/25 14:28:12   1159s]       steiner router: calls=1763, total_wall_time=0.141s, mean_wall_time=0.080ms
[02/25 14:28:12   1159s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[02/25 14:28:12   1159s]     Iteration 1...
[02/25 14:28:12   1159s]       Artificially removing short and long paths...
[02/25 14:28:12   1159s]         Clock DAG hash before 'Artificially removing short and long paths': 9516112209252261973 132791408227023881
[02/25 14:28:12   1159s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/25 14:28:12   1159s]           delay calculator: calls=3213, total_wall_time=0.227s, mean_wall_time=0.071ms
[02/25 14:28:12   1159s]           legalizer: calls=177, total_wall_time=0.005s, mean_wall_time=0.026ms
[02/25 14:28:12   1159s]           steiner router: calls=1763, total_wall_time=0.141s, mean_wall_time=0.080ms
[02/25 14:28:12   1159s]         For skew_group myCLK/VSDC target band (0.064, 0.104)
[02/25 14:28:12   1159s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:12   1159s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:12   1159s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[02/25 14:28:12   1159s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 9516112209252261973 132791408227023881
[02/25 14:28:12   1159s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[02/25 14:28:12   1159s]           delay calculator: calls=3213, total_wall_time=0.227s, mean_wall_time=0.071ms
[02/25 14:28:12   1159s]           legalizer: calls=177, total_wall_time=0.005s, mean_wall_time=0.026ms
[02/25 14:28:12   1159s]           steiner router: calls=1763, total_wall_time=0.141s, mean_wall_time=0.080ms
[02/25 14:28:12   1159s]         Legalizer releasing space for clock trees
[02/25 14:28:12   1159s]         Legalizing clock trees...
[02/25 14:28:12   1159s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:12   1159s]         Legalizer API calls during this step: 78 succeeded with high effort: 78 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:12   1159s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:12   1159s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[02/25 14:28:12   1159s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 10050573614055702419 6001359392462084495
[02/25 14:28:12   1159s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[02/25 14:28:12   1159s]           delay calculator: calls=3227, total_wall_time=0.230s, mean_wall_time=0.071ms
[02/25 14:28:12   1159s]           legalizer: calls=255, total_wall_time=0.006s, mean_wall_time=0.022ms
[02/25 14:28:12   1159s]           steiner router: calls=1777, total_wall_time=0.149s, mean_wall_time=0.084ms
[02/25 14:28:12   1159s]         Moving gates: 
[02/25 14:28:12   1159s]         Legalizer releasing space for clock trees
[02/25 14:28:12   1159s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/25 14:28:13   1160s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:13   1160s]         100% 
[02/25 14:28:13   1160s]         Legalizer API calls during this step: 154 succeeded with high effort: 154 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:13   1160s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.4 real=0:00:00.4)
[02/25 14:28:13   1160s]     Iteration 1 done.
[02/25 14:28:13   1160s]     Iteration 2...
[02/25 14:28:13   1160s]       Artificially removing short and long paths...
[02/25 14:28:13   1160s]         Clock DAG hash before 'Artificially removing short and long paths': 5342446227040729357 1257244044773897289
[02/25 14:28:13   1160s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/25 14:28:13   1160s]           delay calculator: calls=3364, total_wall_time=0.255s, mean_wall_time=0.076ms
[02/25 14:28:13   1160s]           legalizer: calls=409, total_wall_time=0.009s, mean_wall_time=0.022ms
[02/25 14:28:13   1160s]           steiner router: calls=2051, total_wall_time=0.291s, mean_wall_time=0.142ms
[02/25 14:28:13   1160s]         For skew_group myCLK/VSDC target band (0.064, 0.104)
[02/25 14:28:13   1160s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:13   1160s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:13   1160s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[02/25 14:28:13   1160s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 5342446227040729357 1257244044773897289
[02/25 14:28:13   1160s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[02/25 14:28:13   1160s]           delay calculator: calls=3366, total_wall_time=0.255s, mean_wall_time=0.076ms
[02/25 14:28:13   1160s]           legalizer: calls=409, total_wall_time=0.009s, mean_wall_time=0.022ms
[02/25 14:28:13   1160s]           steiner router: calls=2053, total_wall_time=0.292s, mean_wall_time=0.142ms
[02/25 14:28:13   1160s]         Legalizer releasing space for clock trees
[02/25 14:28:13   1160s]         Legalizing clock trees...
[02/25 14:28:13   1160s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:13   1160s]         Legalizer API calls during this step: 69 succeeded with high effort: 69 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:13   1160s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/25 14:28:13   1160s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[02/25 14:28:13   1160s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 12782002749863089297 10011239678730763165
[02/25 14:28:13   1160s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[02/25 14:28:13   1160s]           delay calculator: calls=3402, total_wall_time=0.262s, mean_wall_time=0.077ms
[02/25 14:28:13   1160s]           legalizer: calls=478, total_wall_time=0.010s, mean_wall_time=0.021ms
[02/25 14:28:13   1160s]           steiner router: calls=2101, total_wall_time=0.317s, mean_wall_time=0.151ms
[02/25 14:28:13   1160s]         Moving gates: 
[02/25 14:28:13   1160s]         Legalizer releasing space for clock trees
[02/25 14:28:13   1160s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/25 14:28:13   1160s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:13   1160s]         100% 
[02/25 14:28:13   1160s]         Legalizer API calls during this step: 154 succeeded with high effort: 154 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:13   1160s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.4 real=0:00:00.4)
[02/25 14:28:13   1160s]     Iteration 2 done.
[02/25 14:28:13   1160s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[02/25 14:28:13   1160s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[02/25 14:28:13   1160s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:28:13   1160s]       sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:13   1160s]       misc counts      : r=1, pp=0
[02/25 14:28:13   1160s]       cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:28:13   1160s]       cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:28:13   1160s]       sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:13   1160s]       wire capacitance : top=0.000fF, trunk=55.716fF, leaf=156.974fF, total=212.690fF
[02/25 14:28:13   1160s]       wire lengths     : top=0.000um, trunk=622.705um, leaf=1599.644um, total=2222.349um
[02/25 14:28:13   1160s]       hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1249.870um, total=1250.820um
[02/25 14:28:13   1160s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[02/25 14:28:13   1160s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[02/25 14:28:13   1160s]       Trunk : target=0.050ns count=2 avg=0.012ns sd=0.007ns min=0.008ns max=0.017ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:13   1160s]       Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.003ns min=0.040ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 3 <= 0.048ns, 2 <= 0.050ns}
[02/25 14:28:13   1160s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[02/25 14:28:13   1160s]        Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:28:13   1160s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 8612126803315224383 7018532841713035667
[02/25 14:28:13   1160s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[02/25 14:28:13   1160s]       delay calculator: calls=3505, total_wall_time=0.280s, mean_wall_time=0.080ms
[02/25 14:28:13   1160s]       legalizer: calls=632, total_wall_time=0.014s, mean_wall_time=0.021ms
[02/25 14:28:13   1160s]       steiner router: calls=2379, total_wall_time=0.459s, mean_wall_time=0.193ms
[02/25 14:28:13   1160s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[02/25 14:28:13   1160s]       skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.104, avg=0.086, sd=0.012], skew [0.040 vs 0.042], 100% {0.064, 0.104} (wid=0.029 ws=0.028) (gid=0.088 gs=0.027)
[02/25 14:28:13   1160s]           min path sink: reg_out_reg[21]/CK
[02/25 14:28:13   1160s]           max path sink: reg_out_reg[106]/CK
[02/25 14:28:13   1160s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[02/25 14:28:13   1160s]       skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.104, avg=0.086, sd=0.012], skew [0.040 vs 0.042], 100% {0.064, 0.104} (wid=0.029 ws=0.028) (gid=0.088 gs=0.027)
[02/25 14:28:13   1160s]     Legalizer API calls during this step: 455 succeeded with high effort: 455 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:13   1160s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:01.0 real=0:00:01.0)
[02/25 14:28:13   1160s]   Reducing clock tree power 3...
[02/25 14:28:13   1160s]     Clock DAG hash before 'Reducing clock tree power 3': 8612126803315224383 7018532841713035667
[02/25 14:28:13   1160s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[02/25 14:28:13   1160s]       delay calculator: calls=3505, total_wall_time=0.280s, mean_wall_time=0.080ms
[02/25 14:28:13   1160s]       legalizer: calls=632, total_wall_time=0.014s, mean_wall_time=0.021ms
[02/25 14:28:13   1160s]       steiner router: calls=2379, total_wall_time=0.459s, mean_wall_time=0.193ms
[02/25 14:28:13   1160s]     Artificially removing short and long paths...
[02/25 14:28:13   1160s]       Clock DAG hash before 'Artificially removing short and long paths': 8612126803315224383 7018532841713035667
[02/25 14:28:13   1160s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/25 14:28:13   1160s]         delay calculator: calls=3505, total_wall_time=0.280s, mean_wall_time=0.080ms
[02/25 14:28:13   1160s]         legalizer: calls=632, total_wall_time=0.014s, mean_wall_time=0.021ms
[02/25 14:28:13   1160s]         steiner router: calls=2379, total_wall_time=0.459s, mean_wall_time=0.193ms
[02/25 14:28:13   1160s]       For skew_group myCLK/VSDC target band (0.064, 0.104)
[02/25 14:28:13   1160s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:13   1160s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:13   1160s]     Initial gate capacitance is (rise=379.639fF fall=342.042fF).
[02/25 14:28:13   1160s]     Resizing gates: 
[02/25 14:28:13   1160s]     Legalizer releasing space for clock trees
[02/25 14:28:13   1160s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/25 14:28:13   1160s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:13   1160s]     100% 
[02/25 14:28:13   1160s]     Clock DAG stats after 'Reducing clock tree power 3':
[02/25 14:28:13   1160s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:28:13   1160s]       sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:13   1160s]       misc counts      : r=1, pp=0
[02/25 14:28:13   1160s]       cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:28:13   1160s]       cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:28:13   1160s]       sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:13   1160s]       wire capacitance : top=0.000fF, trunk=55.716fF, leaf=156.974fF, total=212.690fF
[02/25 14:28:13   1160s]       wire lengths     : top=0.000um, trunk=622.705um, leaf=1599.644um, total=2222.349um
[02/25 14:28:13   1160s]       hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1249.870um, total=1250.820um
[02/25 14:28:13   1160s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[02/25 14:28:13   1160s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[02/25 14:28:13   1160s]       Trunk : target=0.050ns count=2 avg=0.012ns sd=0.007ns min=0.008ns max=0.017ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:13   1160s]       Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.003ns min=0.040ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 3 <= 0.048ns, 2 <= 0.050ns}
[02/25 14:28:13   1160s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[02/25 14:28:13   1160s]        Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:28:13   1160s]     Clock DAG hash after 'Reducing clock tree power 3': 8612126803315224383 7018532841713035667
[02/25 14:28:13   1160s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[02/25 14:28:13   1160s]       delay calculator: calls=3536, total_wall_time=0.290s, mean_wall_time=0.082ms
[02/25 14:28:13   1160s]       legalizer: calls=654, total_wall_time=0.014s, mean_wall_time=0.021ms
[02/25 14:28:13   1160s]       steiner router: calls=2379, total_wall_time=0.459s, mean_wall_time=0.193ms
[02/25 14:28:13   1160s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[02/25 14:28:13   1160s]       skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.104, avg=0.086, sd=0.012], skew [0.040 vs 0.042], 100% {0.064, 0.104} (wid=0.029 ws=0.028) (gid=0.088 gs=0.027)
[02/25 14:28:13   1160s]           min path sink: reg_out_reg[21]/CK
[02/25 14:28:13   1160s]           max path sink: reg_out_reg[106]/CK
[02/25 14:28:13   1160s]     Skew group summary after 'Reducing clock tree power 3':
[02/25 14:28:13   1160s]       skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.104, avg=0.086, sd=0.012], skew [0.040 vs 0.042], 100% {0.064, 0.104} (wid=0.029 ws=0.028) (gid=0.088 gs=0.027)
[02/25 14:28:13   1160s]     Legalizer API calls during this step: 22 succeeded with high effort: 22 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:13   1160s]   Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/25 14:28:13   1160s]   Improving insertion delay...
[02/25 14:28:13   1160s]     Clock DAG hash before 'Improving insertion delay': 8612126803315224383 7018532841713035667
[02/25 14:28:13   1160s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[02/25 14:28:13   1160s]       delay calculator: calls=3536, total_wall_time=0.290s, mean_wall_time=0.082ms
[02/25 14:28:13   1160s]       legalizer: calls=654, total_wall_time=0.014s, mean_wall_time=0.021ms
[02/25 14:28:13   1160s]       steiner router: calls=2379, total_wall_time=0.459s, mean_wall_time=0.193ms
[02/25 14:28:13   1160s]     Clock DAG stats after 'Improving insertion delay':
[02/25 14:28:13   1160s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:28:13   1160s]       sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:13   1160s]       misc counts      : r=1, pp=0
[02/25 14:28:13   1160s]       cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:28:13   1160s]       cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:28:13   1160s]       sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:13   1160s]       wire capacitance : top=0.000fF, trunk=55.716fF, leaf=156.974fF, total=212.690fF
[02/25 14:28:13   1160s]       wire lengths     : top=0.000um, trunk=622.705um, leaf=1599.644um, total=2222.349um
[02/25 14:28:13   1160s]       hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1249.870um, total=1250.820um
[02/25 14:28:13   1160s]     Clock DAG net violations after 'Improving insertion delay': none
[02/25 14:28:13   1160s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[02/25 14:28:13   1160s]       Trunk : target=0.050ns count=2 avg=0.012ns sd=0.007ns min=0.008ns max=0.017ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:13   1160s]       Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.003ns min=0.040ns max=0.049ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 3 <= 0.048ns, 2 <= 0.050ns}
[02/25 14:28:13   1160s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[02/25 14:28:13   1160s]        Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:28:13   1160s]     Clock DAG hash after 'Improving insertion delay': 8612126803315224383 7018532841713035667
[02/25 14:28:13   1160s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[02/25 14:28:13   1160s]       delay calculator: calls=3536, total_wall_time=0.290s, mean_wall_time=0.082ms
[02/25 14:28:13   1160s]       legalizer: calls=654, total_wall_time=0.014s, mean_wall_time=0.021ms
[02/25 14:28:13   1160s]       steiner router: calls=2379, total_wall_time=0.459s, mean_wall_time=0.193ms
[02/25 14:28:13   1160s]     Primary reporting skew groups after 'Improving insertion delay':
[02/25 14:28:13   1160s]       skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.104, avg=0.086, sd=0.012], skew [0.040 vs 0.042], 100% {0.064, 0.104} (wid=0.029 ws=0.028) (gid=0.088 gs=0.027)
[02/25 14:28:13   1160s]           min path sink: reg_out_reg[21]/CK
[02/25 14:28:13   1160s]           max path sink: reg_out_reg[106]/CK
[02/25 14:28:13   1160s]     Skew group summary after 'Improving insertion delay':
[02/25 14:28:13   1160s]       skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.104, avg=0.086, sd=0.012], skew [0.040 vs 0.042], 100% {0.064, 0.104} (wid=0.029 ws=0.028) (gid=0.088 gs=0.027)
[02/25 14:28:13   1160s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:13   1160s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:13   1160s]   Wire Opt OverFix...
[02/25 14:28:13   1160s]     Clock DAG hash before 'Wire Opt OverFix': 8612126803315224383 7018532841713035667
[02/25 14:28:13   1160s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[02/25 14:28:13   1160s]       delay calculator: calls=3536, total_wall_time=0.290s, mean_wall_time=0.082ms
[02/25 14:28:13   1160s]       legalizer: calls=654, total_wall_time=0.014s, mean_wall_time=0.021ms
[02/25 14:28:13   1160s]       steiner router: calls=2379, total_wall_time=0.459s, mean_wall_time=0.193ms
[02/25 14:28:13   1160s]     Wire Reduction extra effort...
[02/25 14:28:13   1160s]       Clock DAG hash before 'Wire Reduction extra effort': 8612126803315224383 7018532841713035667
[02/25 14:28:13   1160s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[02/25 14:28:13   1160s]         delay calculator: calls=3536, total_wall_time=0.290s, mean_wall_time=0.082ms
[02/25 14:28:13   1160s]         legalizer: calls=654, total_wall_time=0.014s, mean_wall_time=0.021ms
[02/25 14:28:13   1160s]         steiner router: calls=2379, total_wall_time=0.459s, mean_wall_time=0.193ms
[02/25 14:28:13   1160s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[02/25 14:28:13   1160s]       Artificially removing short and long paths...
[02/25 14:28:13   1160s]         Clock DAG hash before 'Artificially removing short and long paths': 8612126803315224383 7018532841713035667
[02/25 14:28:13   1160s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/25 14:28:13   1160s]           delay calculator: calls=3536, total_wall_time=0.290s, mean_wall_time=0.082ms
[02/25 14:28:13   1160s]           legalizer: calls=654, total_wall_time=0.014s, mean_wall_time=0.021ms
[02/25 14:28:13   1160s]           steiner router: calls=2379, total_wall_time=0.459s, mean_wall_time=0.193ms
[02/25 14:28:13   1160s]         For skew_group myCLK/VSDC target band (0.064, 0.104)
[02/25 14:28:13   1160s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:13   1160s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:13   1160s]       Global shorten wires A0...
[02/25 14:28:13   1160s]         Clock DAG hash before 'Global shorten wires A0': 8612126803315224383 7018532841713035667
[02/25 14:28:13   1160s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[02/25 14:28:13   1160s]           delay calculator: calls=3536, total_wall_time=0.290s, mean_wall_time=0.082ms
[02/25 14:28:13   1160s]           legalizer: calls=654, total_wall_time=0.014s, mean_wall_time=0.021ms
[02/25 14:28:13   1160s]           steiner router: calls=2379, total_wall_time=0.459s, mean_wall_time=0.193ms
[02/25 14:28:13   1160s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:13   1160s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:13   1160s]       Move For Wirelength - core...
[02/25 14:28:13   1160s]         Clock DAG hash before 'Move For Wirelength - core': 8612126803315224383 7018532841713035667
[02/25 14:28:13   1160s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[02/25 14:28:13   1160s]           delay calculator: calls=3536, total_wall_time=0.290s, mean_wall_time=0.082ms
[02/25 14:28:13   1160s]           legalizer: calls=654, total_wall_time=0.014s, mean_wall_time=0.021ms
[02/25 14:28:13   1160s]           steiner router: calls=2379, total_wall_time=0.459s, mean_wall_time=0.193ms
[02/25 14:28:13   1160s]         Move for wirelength. considered=12, filtered=12, permitted=11, cannotCompute=1, computed=10, moveTooSmall=11, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=39, accepted=1
[02/25 14:28:13   1160s]         Max accepted move=17.180um, total accepted move=17.180um, average move=17.180um
[02/25 14:28:14   1161s]         Move for wirelength. considered=12, filtered=12, permitted=11, cannotCompute=1, computed=10, moveTooSmall=11, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=39, accepted=1
[02/25 14:28:14   1161s]         Max accepted move=7.190um, total accepted move=7.190um, average move=7.190um
[02/25 14:28:14   1161s]         Move for wirelength. considered=12, filtered=12, permitted=11, cannotCompute=1, computed=10, moveTooSmall=14, resolved=0, predictFail=4, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=39, accepted=1
[02/25 14:28:14   1161s]         Max accepted move=7.000um, total accepted move=7.000um, average move=7.000um
[02/25 14:28:14   1161s]         Legalizer API calls during this step: 133 succeeded with high effort: 133 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:14   1161s]       Move For Wirelength - core done. (took cpu=0:00:00.3 real=0:00:00.4)
[02/25 14:28:14   1161s]       Global shorten wires A1...
[02/25 14:28:14   1161s]         Clock DAG hash before 'Global shorten wires A1': 138033798760349423 8256706114964487011
[02/25 14:28:14   1161s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[02/25 14:28:14   1161s]           delay calculator: calls=3650, total_wall_time=0.314s, mean_wall_time=0.086ms
[02/25 14:28:14   1161s]           legalizer: calls=787, total_wall_time=0.017s, mean_wall_time=0.022ms
[02/25 14:28:14   1161s]           steiner router: calls=2671, total_wall_time=0.603s, mean_wall_time=0.226ms
[02/25 14:28:14   1161s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:14   1161s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:14   1161s]       Move For Wirelength - core...
[02/25 14:28:14   1161s]         Clock DAG hash before 'Move For Wirelength - core': 138033798760349423 8256706114964487011
[02/25 14:28:14   1161s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[02/25 14:28:14   1161s]           delay calculator: calls=3650, total_wall_time=0.314s, mean_wall_time=0.086ms
[02/25 14:28:14   1161s]           legalizer: calls=787, total_wall_time=0.017s, mean_wall_time=0.022ms
[02/25 14:28:14   1161s]           steiner router: calls=2671, total_wall_time=0.603s, mean_wall_time=0.226ms
[02/25 14:28:14   1161s]         Move for wirelength. considered=12, filtered=12, permitted=11, cannotCompute=9, computed=2, moveTooSmall=18, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
[02/25 14:28:14   1161s]         Max accepted move=0.000um, total accepted move=0.000um
[02/25 14:28:14   1161s]         Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:14   1161s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:14   1161s]       Global shorten wires B...
[02/25 14:28:14   1161s]         Clock DAG hash before 'Global shorten wires B': 138033798760349423 8256706114964487011
[02/25 14:28:14   1161s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[02/25 14:28:14   1161s]           delay calculator: calls=3660, total_wall_time=0.317s, mean_wall_time=0.086ms
[02/25 14:28:14   1161s]           legalizer: calls=789, total_wall_time=0.017s, mean_wall_time=0.022ms
[02/25 14:28:14   1161s]           steiner router: calls=2679, total_wall_time=0.607s, mean_wall_time=0.227ms
[02/25 14:28:14   1161s]         Legalizer API calls during this step: 43 succeeded with high effort: 43 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:14   1161s]       Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/25 14:28:14   1161s]       Move For Wirelength - branch...
[02/25 14:28:14   1161s]         Clock DAG hash before 'Move For Wirelength - branch': 138033798760349423 8256706114964487011
[02/25 14:28:14   1161s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[02/25 14:28:14   1161s]           delay calculator: calls=3678, total_wall_time=0.320s, mean_wall_time=0.087ms
[02/25 14:28:14   1161s]           legalizer: calls=832, total_wall_time=0.018s, mean_wall_time=0.022ms
[02/25 14:28:14   1161s]           steiner router: calls=2715, total_wall_time=0.627s, mean_wall_time=0.231ms
[02/25 14:28:14   1161s]         Move for wirelength. considered=12, filtered=12, permitted=11, cannotCompute=0, computed=11, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=12, accepted=1
[02/25 14:28:14   1161s]         Max accepted move=0.380um, total accepted move=0.380um, average move=0.380um
[02/25 14:28:14   1161s]         Move for wirelength. considered=12, filtered=12, permitted=11, cannotCompute=10, computed=1, moveTooSmall=0, resolved=0, predictFail=19, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
[02/25 14:28:14   1161s]         Max accepted move=0.000um, total accepted move=0.000um
[02/25 14:28:14   1161s]         Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:14   1161s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:14   1161s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[02/25 14:28:14   1161s]       Clock DAG stats after 'Wire Reduction extra effort':
[02/25 14:28:14   1161s]         cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:28:14   1161s]         sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:14   1161s]         misc counts      : r=1, pp=0
[02/25 14:28:14   1161s]         cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:28:14   1161s]         cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:28:14   1161s]         sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:14   1161s]         wire capacitance : top=0.000fF, trunk=55.635fF, leaf=156.488fF, total=212.122fF
[02/25 14:28:14   1161s]         wire lengths     : top=0.000um, trunk=621.755um, leaf=1595.919um, total=2217.675um
[02/25 14:28:14   1161s]         hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1249.000um, total=1249.950um
[02/25 14:28:14   1161s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[02/25 14:28:14   1161s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[02/25 14:28:14   1161s]         Trunk : target=0.050ns count=2 avg=0.012ns sd=0.007ns min=0.008ns max=0.017ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:14   1161s]         Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.004ns min=0.039ns max=0.049ns {0 <= 0.030ns, 1 <= 0.040ns, 4 <= 0.045ns, 3 <= 0.048ns, 2 <= 0.050ns}
[02/25 14:28:14   1161s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[02/25 14:28:14   1161s]          Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:28:14   1161s]       Clock DAG hash after 'Wire Reduction extra effort': 11183911438798452224 11331294471959294380
[02/25 14:28:14   1161s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[02/25 14:28:14   1161s]         delay calculator: calls=3690, total_wall_time=0.323s, mean_wall_time=0.087ms
[02/25 14:28:14   1161s]         legalizer: calls=846, total_wall_time=0.018s, mean_wall_time=0.022ms
[02/25 14:28:14   1161s]         steiner router: calls=2725, total_wall_time=0.632s, mean_wall_time=0.232ms
[02/25 14:28:14   1161s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[02/25 14:28:14   1161s]         skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.104, avg=0.086, sd=0.012], skew [0.040 vs 0.042], 100% {0.064, 0.104} (wid=0.029 ws=0.028) (gid=0.088 gs=0.027)
[02/25 14:28:14   1161s]             min path sink: reg_out_reg[21]/CK
[02/25 14:28:14   1161s]             max path sink: reg_out_reg[106]/CK
[02/25 14:28:14   1161s]       Skew group summary after 'Wire Reduction extra effort':
[02/25 14:28:14   1161s]         skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.104, avg=0.086, sd=0.012], skew [0.040 vs 0.042], 100% {0.064, 0.104} (wid=0.029 ws=0.028) (gid=0.088 gs=0.027)
[02/25 14:28:14   1161s]       Legalizer API calls during this step: 192 succeeded with high effort: 192 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:14   1161s]     Wire Reduction extra effort done. (took cpu=0:00:00.5 real=0:00:00.5)
[02/25 14:28:14   1161s]     Optimizing orientation...
[02/25 14:28:14   1161s]     FlipOpt...
[02/25 14:28:14   1161s]     Disconnecting clock tree from netlist...
[02/25 14:28:14   1161s]     Disconnecting clock tree from netlist done.
[02/25 14:28:14   1161s]     Performing Single Threaded FlipOpt
[02/25 14:28:14   1161s]     Optimizing orientation on clock cells...
[02/25 14:28:14   1161s]       Orientation Wirelength Optimization: Attempted = 13 , Succeeded = 1 , Constraints Broken = 10 , CannotMove = 2 , Illegal = 0 , Other = 0
[02/25 14:28:14   1161s]     Optimizing orientation on clock cells done.
[02/25 14:28:14   1161s]     Resynthesising clock tree into netlist...
[02/25 14:28:14   1161s]       Reset timing graph...
[02/25 14:28:14   1161s] Ignoring AAE DB Resetting ...
[02/25 14:28:14   1161s]       Reset timing graph done.
[02/25 14:28:14   1161s]     Resynthesising clock tree into netlist done.
[02/25 14:28:14   1161s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:14   1161s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:14   1161s] End AAE Lib Interpolated Model. (MEM=2116.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/25 14:28:14   1161s]     Clock DAG stats after 'Wire Opt OverFix':
[02/25 14:28:14   1161s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:28:14   1161s]       sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:14   1161s]       misc counts      : r=1, pp=0
[02/25 14:28:14   1161s]       cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:28:14   1161s]       cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:28:14   1161s]       sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:14   1161s]       wire capacitance : top=0.000fF, trunk=55.591fF, leaf=156.488fF, total=212.079fF
[02/25 14:28:14   1161s]       wire lengths     : top=0.000um, trunk=621.450um, leaf=1595.919um, total=2217.369um
[02/25 14:28:14   1161s]       hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1249.000um, total=1249.950um
[02/25 14:28:14   1161s]     Clock DAG net violations after 'Wire Opt OverFix': none
[02/25 14:28:14   1161s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[02/25 14:28:14   1161s]       Trunk : target=0.050ns count=2 avg=0.012ns sd=0.006ns min=0.008ns max=0.017ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:14   1161s]       Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.004ns min=0.039ns max=0.049ns {0 <= 0.030ns, 1 <= 0.040ns, 4 <= 0.045ns, 3 <= 0.048ns, 2 <= 0.050ns}
[02/25 14:28:14   1161s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[02/25 14:28:14   1161s]        Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:28:14   1161s]     Clock DAG hash after 'Wire Opt OverFix': 12511896989180457072 8365407163776455100
[02/25 14:28:14   1161s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[02/25 14:28:14   1161s]       delay calculator: calls=3702, total_wall_time=0.326s, mean_wall_time=0.088ms
[02/25 14:28:14   1161s]       legalizer: calls=846, total_wall_time=0.018s, mean_wall_time=0.022ms
[02/25 14:28:14   1161s]       steiner router: calls=2768, total_wall_time=0.652s, mean_wall_time=0.236ms
[02/25 14:28:14   1161s]     Primary reporting skew groups after 'Wire Opt OverFix':
[02/25 14:28:14   1161s]       skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.103, avg=0.086, sd=0.012], skew [0.039 vs 0.042], 100% {0.064, 0.103} (wid=0.029 ws=0.028) (gid=0.088 gs=0.027)
[02/25 14:28:14   1161s]           min path sink: reg_out_reg[21]/CK
[02/25 14:28:14   1161s]           max path sink: reg_out_reg[106]/CK
[02/25 14:28:14   1161s]     Skew group summary after 'Wire Opt OverFix':
[02/25 14:28:14   1161s]       skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.103, avg=0.086, sd=0.012], skew [0.039 vs 0.042], 100% {0.064, 0.103} (wid=0.029 ws=0.028) (gid=0.088 gs=0.027)
[02/25 14:28:14   1161s]     Legalizer API calls during this step: 192 succeeded with high effort: 192 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:14   1161s]   Wire Opt OverFix done. (took cpu=0:00:00.5 real=0:00:00.6)
[02/25 14:28:14   1161s]   Total capacitance is (rise=591.718fF fall=554.121fF), of which (rise=212.079fF fall=212.079fF) is wire, and (rise=379.639fF fall=342.042fF) is gate.
[02/25 14:28:14   1161s]   Stage::Polishing done. (took cpu=0:00:01.6 real=0:00:01.6)
[02/25 14:28:14   1161s]   Stage::Updating netlist...
[02/25 14:28:14   1161s]   Reset timing graph...
[02/25 14:28:14   1161s] Ignoring AAE DB Resetting ...
[02/25 14:28:14   1161s]   Reset timing graph done.
[02/25 14:28:14   1161s]   Setting non-default rules before calling refine place.
[02/25 14:28:14   1161s]   Leaving CCOpt scope - Cleaning up placement interface...
[02/25 14:28:14   1161s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2116.3M, EPOCH TIME: 1677364094.406004
[02/25 14:28:14   1161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:384).
[02/25 14:28:14   1161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:14   1161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:14   1161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:14   1161s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.080, REAL:0.083, MEM:2062.3M, EPOCH TIME: 1677364094.488507
[02/25 14:28:14   1161s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/25 14:28:14   1161s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[02/25 14:28:14   1161s]   Leaving CCOpt scope - ClockRefiner...
[02/25 14:28:14   1161s]   Assigned high priority to 11 instances.
[02/25 14:28:14   1161s]   Soft fixed 11 clock instances.
[02/25 14:28:14   1161s]   Performing Clock Only Refine Place.
[02/25 14:28:14   1161s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[02/25 14:28:14   1161s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2062.3M, EPOCH TIME: 1677364094.506212
[02/25 14:28:14   1161s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2062.3M, EPOCH TIME: 1677364094.506537
[02/25 14:28:14   1161s] Processing tracks to init pin-track alignment.
[02/25 14:28:14   1161s] z: 2, totalTracks: 1
[02/25 14:28:14   1161s] z: 4, totalTracks: 1
[02/25 14:28:14   1161s] z: 6, totalTracks: 1
[02/25 14:28:14   1161s] z: 8, totalTracks: 1
[02/25 14:28:14   1161s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:28:14   1161s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2062.3M, EPOCH TIME: 1677364094.531060
[02/25 14:28:14   1161s] Info: 11 insts are soft-fixed.
[02/25 14:28:14   1161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:14   1161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:14   1161s] 
[02/25 14:28:14   1161s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:28:14   1161s] OPERPROF:       Starting CMU at level 4, MEM:2062.3M, EPOCH TIME: 1677364094.543863
[02/25 14:28:14   1161s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:2062.3M, EPOCH TIME: 1677364094.546338
[02/25 14:28:14   1161s] 
[02/25 14:28:14   1161s] Bad Lib Cell Checking (CMU) is done! (0)
[02/25 14:28:14   1161s] Info: 11 insts are soft-fixed.
[02/25 14:28:14   1161s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.020, MEM:2062.3M, EPOCH TIME: 1677364094.551339
[02/25 14:28:14   1161s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2062.3M, EPOCH TIME: 1677364094.551497
[02/25 14:28:14   1161s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2062.3M, EPOCH TIME: 1677364094.551667
[02/25 14:28:14   1161s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2062.3MB).
[02/25 14:28:14   1161s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.050, MEM:2062.3M, EPOCH TIME: 1677364094.556966
[02/25 14:28:14   1161s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.051, MEM:2062.3M, EPOCH TIME: 1677364094.557116
[02/25 14:28:14   1161s] TDRefine: refinePlace mode is spiral
[02/25 14:28:14   1161s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9687.9
[02/25 14:28:14   1161s] OPERPROF: Starting RefinePlace at level 1, MEM:2062.3M, EPOCH TIME: 1677364094.557299
[02/25 14:28:14   1161s] *** Starting refinePlace (0:19:21 mem=2062.3M) ***
[02/25 14:28:14   1161s] Total net bbox length = 1.512e+05 (7.655e+04 7.463e+04) (ext = 4.620e+03)
[02/25 14:28:14   1161s] 
[02/25 14:28:14   1161s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:28:14   1161s] Info: 11 insts are soft-fixed.
[02/25 14:28:14   1161s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/25 14:28:14   1161s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/25 14:28:14   1161s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/25 14:28:14   1161s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:28:14   1161s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:28:14   1161s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2062.3M, EPOCH TIME: 1677364094.610696
[02/25 14:28:14   1161s] Starting refinePlace ...
[02/25 14:28:14   1161s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:28:14   1161s] One DDP V2 for no tweak run.
[02/25 14:28:14   1161s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/25 14:28:14   1161s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2062.3MB
[02/25 14:28:14   1161s] Statistics of distance of Instance movement in refine placement:
[02/25 14:28:14   1161s]   maximum (X+Y) =         0.00 um
[02/25 14:28:14   1161s]   mean    (X+Y) =         0.00 um
[02/25 14:28:14   1161s] Summary Report:
[02/25 14:28:14   1161s] Instances move: 0 (out of 29413 movable)
[02/25 14:28:14   1161s] Instances flipped: 0
[02/25 14:28:14   1161s] Mean displacement: 0.00 um
[02/25 14:28:14   1161s] Max displacement: 0.00 um 
[02/25 14:28:14   1161s] Total instances moved : 0
[02/25 14:28:14   1161s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.019, MEM:2062.3M, EPOCH TIME: 1677364094.630037
[02/25 14:28:14   1161s] Total net bbox length = 1.512e+05 (7.655e+04 7.463e+04) (ext = 4.620e+03)
[02/25 14:28:14   1161s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2062.3MB
[02/25 14:28:14   1161s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2062.3MB) @(0:19:21 - 0:19:22).
[02/25 14:28:14   1161s] *** Finished refinePlace (0:19:22 mem=2062.3M) ***
[02/25 14:28:14   1161s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9687.9
[02/25 14:28:14   1161s] OPERPROF: Finished RefinePlace at level 1, CPU:0.080, REAL:0.085, MEM:2062.3M, EPOCH TIME: 1677364094.642375
[02/25 14:28:14   1161s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2062.3M, EPOCH TIME: 1677364094.642595
[02/25 14:28:14   1161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:28:14   1161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:14   1161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:14   1161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:14   1161s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.080, REAL:0.079, MEM:2062.3M, EPOCH TIME: 1677364094.721467
[02/25 14:28:14   1161s]   ClockRefiner summary
[02/25 14:28:14   1161s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 395).
[02/25 14:28:14   1161s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 11).
[02/25 14:28:14   1161s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 384).
[02/25 14:28:14   1161s]   Restoring pStatusCts on 11 clock instances.
[02/25 14:28:14   1161s]   Revert refine place priority changes on 0 instances.
[02/25 14:28:14   1161s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/25 14:28:14   1161s]   Stage::Updating netlist done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/25 14:28:14   1161s]   CCOpt::Phase::Implementation done. (took cpu=0:00:02.2 real=0:00:02.2)
[02/25 14:28:14   1161s]   CCOpt::Phase::eGRPC...
[02/25 14:28:14   1161s]   eGR Post Conditioning loop iteration 0...
[02/25 14:28:14   1161s]     Clock implementation routing...
[02/25 14:28:14   1161s]       Leaving CCOpt scope - Routing Tools...
[02/25 14:28:14   1161s] Net route status summary:
[02/25 14:28:14   1161s]   Clock:        12 (unrouted=12, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/25 14:28:14   1161s]   Non-clock: 34546 (unrouted=111, trialRouted=34435, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=111, (crossesIlmBoundary AND tooFewTerms=0)])
[02/25 14:28:14   1161s]       Routing using eGR only...
[02/25 14:28:14   1161s]         Early Global Route - eGR only step...
[02/25 14:28:14   1161s] (ccopt eGR): There are 12 nets to be routed. 0 nets have skip routing designation.
[02/25 14:28:14   1161s] (ccopt eGR): There are 12 nets for routing of which 12 have one or more fixed wires.
[02/25 14:28:14   1161s] (ccopt eGR): Start to route 12 all nets
[02/25 14:28:14   1161s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2062.34 MB )
[02/25 14:28:14   1161s] (I)      ==================== Layers =====================
[02/25 14:28:14   1161s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:28:14   1161s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/25 14:28:14   1161s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:28:14   1161s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/25 14:28:14   1161s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/25 14:28:14   1161s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/25 14:28:14   1161s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/25 14:28:14   1161s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/25 14:28:14   1161s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/25 14:28:14   1161s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/25 14:28:14   1161s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/25 14:28:14   1161s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/25 14:28:14   1161s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/25 14:28:14   1161s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/25 14:28:14   1161s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/25 14:28:14   1161s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/25 14:28:14   1161s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/25 14:28:14   1161s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/25 14:28:14   1161s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/25 14:28:14   1161s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/25 14:28:14   1161s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/25 14:28:14   1161s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/25 14:28:14   1161s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:28:14   1161s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/25 14:28:14   1161s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/25 14:28:14   1161s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/25 14:28:14   1161s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:28:14   1161s] (I)      Started Import and model ( Curr Mem: 2062.34 MB )
[02/25 14:28:14   1161s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:28:14   1161s] (I)      == Non-default Options ==
[02/25 14:28:14   1161s] (I)      Clean congestion better                            : true
[02/25 14:28:14   1161s] (I)      Estimate vias on DPT layer                         : true
[02/25 14:28:14   1161s] (I)      Clean congestion layer assignment rounds           : 3
[02/25 14:28:14   1161s] (I)      Layer constraints as soft constraints              : true
[02/25 14:28:14   1161s] (I)      Soft top layer                                     : true
[02/25 14:28:14   1161s] (I)      Skip prospective layer relax nets                  : true
[02/25 14:28:14   1161s] (I)      Better NDR handling                                : true
[02/25 14:28:14   1161s] (I)      Improved NDR modeling in LA                        : true
[02/25 14:28:14   1161s] (I)      Routing cost fix for NDR handling                  : true
[02/25 14:28:14   1161s] (I)      Block tracks for preroutes                         : true
[02/25 14:28:14   1161s] (I)      Assign IRoute by net group key                     : true
[02/25 14:28:14   1161s] (I)      Block unroutable channels                          : true
[02/25 14:28:14   1161s] (I)      Block unroutable channels 3D                       : true
[02/25 14:28:14   1161s] (I)      Bound layer relaxed segment wl                     : true
[02/25 14:28:14   1161s] (I)      Blocked pin reach length threshold                 : 2
[02/25 14:28:14   1161s] (I)      Check blockage within NDR space in TA              : true
[02/25 14:28:14   1161s] (I)      Skip must join for term with via pillar            : true
[02/25 14:28:14   1161s] (I)      Model find APA for IO pin                          : true
[02/25 14:28:14   1161s] (I)      On pin location for off pin term                   : true
[02/25 14:28:14   1161s] (I)      Handle EOL spacing                                 : true
[02/25 14:28:14   1161s] (I)      Merge PG vias by gap                               : true
[02/25 14:28:14   1161s] (I)      Maximum routing layer                              : 10
[02/25 14:28:14   1161s] (I)      Route selected nets only                           : true
[02/25 14:28:14   1161s] (I)      Refine MST                                         : true
[02/25 14:28:14   1161s] (I)      Honor PRL                                          : true
[02/25 14:28:14   1161s] (I)      Strong congestion aware                            : true
[02/25 14:28:14   1161s] (I)      Improved initial location for IRoutes              : true
[02/25 14:28:14   1161s] (I)      Multi panel TA                                     : true
[02/25 14:28:14   1161s] (I)      Penalize wire overlap                              : true
[02/25 14:28:14   1161s] (I)      Expand small instance blockage                     : true
[02/25 14:28:14   1161s] (I)      Reduce via in TA                                   : true
[02/25 14:28:14   1161s] (I)      SS-aware routing                                   : true
[02/25 14:28:14   1161s] (I)      Improve tree edge sharing                          : true
[02/25 14:28:14   1161s] (I)      Improve 2D via estimation                          : true
[02/25 14:28:14   1161s] (I)      Refine Steiner tree                                : true
[02/25 14:28:14   1161s] (I)      Build spine tree                                   : true
[02/25 14:28:14   1161s] (I)      Model pass through capacity                        : true
[02/25 14:28:14   1161s] (I)      Extend blockages by a half GCell                   : true
[02/25 14:28:14   1161s] (I)      Consider pin shapes                                : true
[02/25 14:28:14   1161s] (I)      Consider pin shapes for all nodes                  : true
[02/25 14:28:14   1161s] (I)      Consider NR APA                                    : true
[02/25 14:28:14   1161s] (I)      Consider IO pin shape                              : true
[02/25 14:28:14   1161s] (I)      Fix pin connection bug                             : true
[02/25 14:28:14   1161s] (I)      Consider layer RC for local wires                  : true
[02/25 14:28:14   1161s] (I)      Route to clock mesh pin                            : true
[02/25 14:28:14   1161s] (I)      LA-aware pin escape length                         : 2
[02/25 14:28:14   1161s] (I)      Connect multiple ports                             : true
[02/25 14:28:14   1161s] (I)      Split for must join                                : true
[02/25 14:28:14   1161s] (I)      Number of threads                                  : 1
[02/25 14:28:14   1161s] (I)      Routing effort level                               : 10000
[02/25 14:28:14   1161s] (I)      Prefer layer length threshold                      : 8
[02/25 14:28:14   1161s] (I)      Overflow penalty cost                              : 10
[02/25 14:28:14   1161s] (I)      A-star cost                                        : 0.300000
[02/25 14:28:14   1161s] (I)      Misalignment cost                                  : 10.000000
[02/25 14:28:14   1161s] (I)      Threshold for short IRoute                         : 6
[02/25 14:28:14   1161s] (I)      Via cost during post routing                       : 1.000000
[02/25 14:28:14   1161s] (I)      Layer congestion ratios                            : { { 1.0 } }
[02/25 14:28:14   1161s] (I)      Source-to-sink ratio                               : 0.300000
[02/25 14:28:14   1161s] (I)      Scenic ratio bound                                 : 3.000000
[02/25 14:28:14   1161s] (I)      Segment layer relax scenic ratio                   : 1.250000
[02/25 14:28:14   1161s] (I)      Source-sink aware LA ratio                         : 0.500000
[02/25 14:28:14   1161s] (I)      PG-aware similar topology routing                  : true
[02/25 14:28:14   1161s] (I)      Maze routing via cost fix                          : true
[02/25 14:28:14   1161s] (I)      Apply PRL on PG terms                              : true
[02/25 14:28:14   1161s] (I)      Apply PRL on obs objects                           : true
[02/25 14:28:14   1161s] (I)      Handle range-type spacing rules                    : true
[02/25 14:28:14   1161s] (I)      PG gap threshold multiplier                        : 10.000000
[02/25 14:28:14   1161s] (I)      Parallel spacing query fix                         : true
[02/25 14:28:14   1161s] (I)      Force source to root IR                            : true
[02/25 14:28:14   1161s] (I)      Layer Weights                                      : L2:4 L3:2.5
[02/25 14:28:14   1161s] (I)      Do not relax to DPT layer                          : true
[02/25 14:28:14   1161s] (I)      No DPT in post routing                             : true
[02/25 14:28:14   1161s] (I)      Modeling PG via merging fix                        : true
[02/25 14:28:14   1161s] (I)      Shield aware TA                                    : true
[02/25 14:28:14   1161s] (I)      Strong shield aware TA                             : true
[02/25 14:28:14   1161s] (I)      Overflow calculation fix in LA                     : true
[02/25 14:28:14   1161s] (I)      Post routing fix                                   : true
[02/25 14:28:14   1161s] (I)      Strong post routing                                : true
[02/25 14:28:14   1161s] (I)      Access via pillar from top                         : true
[02/25 14:28:14   1161s] (I)      NDR via pillar fix                                 : true
[02/25 14:28:14   1161s] (I)      Violation on path threshold                        : 1
[02/25 14:28:14   1161s] (I)      Pass through capacity modeling                     : true
[02/25 14:28:14   1161s] (I)      Select the non-relaxed segments in post routing stage : true
[02/25 14:28:14   1161s] (I)      Select term pin box for io pin                     : true
[02/25 14:28:14   1161s] (I)      Penalize NDR sharing                               : true
[02/25 14:28:14   1161s] (I)      Enable special modeling                            : false
[02/25 14:28:14   1161s] (I)      Keep fixed segments                                : true
[02/25 14:28:14   1161s] (I)      Reorder net groups by key                          : true
[02/25 14:28:14   1161s] (I)      Increase net scenic ratio                          : true
[02/25 14:28:14   1161s] (I)      Method to set GCell size                           : row
[02/25 14:28:14   1161s] (I)      Connect multiple ports and must join fix           : true
[02/25 14:28:14   1161s] (I)      Avoid high resistance layers                       : true
[02/25 14:28:14   1161s] (I)      Model find APA for IO pin fix                      : true
[02/25 14:28:14   1161s] (I)      Avoid connecting non-metal layers                  : true
[02/25 14:28:14   1161s] (I)      Use track pitch for NDR                            : true
[02/25 14:28:14   1161s] (I)      Enable layer relax to lower layer                  : true
[02/25 14:28:14   1161s] (I)      Enable layer relax to upper layer                  : true
[02/25 14:28:14   1161s] (I)      Top layer relaxation fix                           : true
[02/25 14:28:14   1161s] (I)      Handle non-default track width                     : false
[02/25 14:28:14   1161s] (I)      Counted 941 PG shapes. We will not process PG shapes layer by layer.
[02/25 14:28:14   1161s] (I)      Use row-based GCell size
[02/25 14:28:14   1161s] (I)      Use row-based GCell align
[02/25 14:28:14   1161s] (I)      layer 0 area = 0
[02/25 14:28:14   1161s] (I)      layer 1 area = 0
[02/25 14:28:14   1161s] (I)      layer 2 area = 0
[02/25 14:28:14   1161s] (I)      layer 3 area = 0
[02/25 14:28:14   1161s] (I)      layer 4 area = 0
[02/25 14:28:14   1161s] (I)      layer 5 area = 0
[02/25 14:28:14   1161s] (I)      layer 6 area = 0
[02/25 14:28:14   1161s] (I)      layer 7 area = 0
[02/25 14:28:14   1161s] (I)      layer 8 area = 0
[02/25 14:28:14   1161s] (I)      layer 9 area = 0
[02/25 14:28:14   1161s] (I)      GCell unit size   : 2800
[02/25 14:28:14   1161s] (I)      GCell multiplier  : 1
[02/25 14:28:14   1161s] (I)      GCell row height  : 2800
[02/25 14:28:14   1161s] (I)      Actual row height : 2800
[02/25 14:28:14   1161s] (I)      GCell align ref   : 10080 10080
[02/25 14:28:14   1161s] [NR-eGR] Track table information for default rule: 
[02/25 14:28:14   1161s] [NR-eGR] metal1 has single uniform track structure
[02/25 14:28:14   1161s] [NR-eGR] metal2 has single uniform track structure
[02/25 14:28:14   1161s] [NR-eGR] metal3 has single uniform track structure
[02/25 14:28:14   1161s] [NR-eGR] metal4 has single uniform track structure
[02/25 14:28:14   1161s] [NR-eGR] metal5 has single uniform track structure
[02/25 14:28:14   1161s] [NR-eGR] metal6 has single uniform track structure
[02/25 14:28:14   1161s] [NR-eGR] metal7 has single uniform track structure
[02/25 14:28:14   1161s] [NR-eGR] metal8 has single uniform track structure
[02/25 14:28:14   1161s] [NR-eGR] metal9 has single uniform track structure
[02/25 14:28:14   1161s] [NR-eGR] metal10 has single uniform track structure
[02/25 14:28:14   1161s] (I)      ============== Default via ===============
[02/25 14:28:14   1161s] (I)      +---+------------------+-----------------+
[02/25 14:28:14   1161s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/25 14:28:14   1161s] (I)      +---+------------------+-----------------+
[02/25 14:28:14   1161s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/25 14:28:14   1161s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/25 14:28:14   1161s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/25 14:28:14   1161s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/25 14:28:14   1161s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/25 14:28:14   1161s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/25 14:28:14   1161s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/25 14:28:14   1161s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/25 14:28:14   1161s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/25 14:28:14   1161s] (I)      +---+------------------+-----------------+
[02/25 14:28:14   1161s] [NR-eGR] Read 1162 PG shapes
[02/25 14:28:14   1161s] [NR-eGR] Read 0 clock shapes
[02/25 14:28:14   1161s] [NR-eGR] Read 0 other shapes
[02/25 14:28:14   1161s] [NR-eGR] #Routing Blockages  : 0
[02/25 14:28:14   1161s] [NR-eGR] #Instance Blockages : 0
[02/25 14:28:14   1161s] [NR-eGR] #PG Blockages       : 1162
[02/25 14:28:14   1161s] [NR-eGR] #Halo Blockages     : 0
[02/25 14:28:14   1161s] [NR-eGR] #Boundary Blockages : 0
[02/25 14:28:14   1161s] [NR-eGR] #Clock Blockages    : 0
[02/25 14:28:14   1161s] [NR-eGR] #Other Blockages    : 0
[02/25 14:28:14   1161s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/25 14:28:14   1161s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/25 14:28:14   1161s] [NR-eGR] Read 34447 nets ( ignored 34435 )
[02/25 14:28:14   1161s] [NR-eGR] Connected 0 must-join pins/ports
[02/25 14:28:14   1161s] (I)      early_global_route_priority property id does not exist.
[02/25 14:28:14   1161s] (I)      Read Num Blocks=1162  Num Prerouted Wires=0  Num CS=0
[02/25 14:28:14   1161s] (I)      Layer 1 (V) : #blockages 1162 : #preroutes 0
[02/25 14:28:14   1161s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/25 14:28:14   1161s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/25 14:28:14   1161s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/25 14:28:14   1161s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/25 14:28:14   1161s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/25 14:28:14   1161s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/25 14:28:14   1161s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[02/25 14:28:14   1161s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[02/25 14:28:14   1161s] (I)      Moved 1 terms for better access 
[02/25 14:28:14   1161s] (I)      Number of ignored nets                =      0
[02/25 14:28:14   1161s] (I)      Number of connected nets              =      0
[02/25 14:28:14   1161s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/25 14:28:14   1161s] (I)      Number of clock nets                  =     12.  Ignored: No
[02/25 14:28:14   1161s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/25 14:28:14   1161s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/25 14:28:14   1161s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/25 14:28:14   1161s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/25 14:28:14   1161s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/25 14:28:14   1161s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/25 14:28:14   1161s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/25 14:28:14   1161s] [NR-eGR] There are 12 clock nets ( 12 with NDR ).
[02/25 14:28:14   1161s] (I)      Ndr track 0 does not exist
[02/25 14:28:14   1161s] (I)      ---------------------Grid Graph Info--------------------
[02/25 14:28:14   1161s] (I)      Routing area        : (0, 0) - (544320, 535360)
[02/25 14:28:14   1161s] (I)      Core area           : (10080, 10080) - (534240, 525280)
[02/25 14:28:14   1161s] (I)      Site width          :   380  (dbu)
[02/25 14:28:14   1161s] (I)      Row height          :  2800  (dbu)
[02/25 14:28:14   1161s] (I)      GCell row height    :  2800  (dbu)
[02/25 14:28:14   1161s] (I)      GCell width         :  2800  (dbu)
[02/25 14:28:14   1161s] (I)      GCell height        :  2800  (dbu)
[02/25 14:28:14   1161s] (I)      Grid                :   194   191    10
[02/25 14:28:14   1161s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/25 14:28:14   1161s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/25 14:28:14   1161s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/25 14:28:14   1161s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/25 14:28:14   1161s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/25 14:28:14   1161s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/25 14:28:14   1161s] (I)      Default pitch size  :   270   280   280   560   560   560  1680  1680  3200  3360
[02/25 14:28:14   1161s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3820  3550
[02/25 14:28:14   1161s] (I)      Num tracks per GCell: 10.37 10.00 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/25 14:28:14   1161s] (I)      Total num of tracks :  1912  1944  1912   971   955   971   318   323   166   161
[02/25 14:28:14   1161s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/25 14:28:14   1161s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/25 14:28:14   1161s] (I)      --------------------------------------------------------
[02/25 14:28:14   1161s] 
[02/25 14:28:14   1161s] [NR-eGR] ============ Routing rule table ============
[02/25 14:28:14   1161s] [NR-eGR] Rule id: 0  Nets: 12
[02/25 14:28:14   1161s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[02/25 14:28:14   1161s] (I)                    Layer    2    3     4     5     6     7     8     9    10 
[02/25 14:28:14   1161s] (I)                    Pitch  560  560  1120  1120  1120  3200  3200  6400  6400 
[02/25 14:28:14   1161s] (I)             #Used tracks    2    2     2     2     2     2     2     2     2 
[02/25 14:28:14   1161s] (I)       #Fully used tracks    1    1     1     1     1     1     1     1     1 
[02/25 14:28:14   1161s] [NR-eGR] ========================================
[02/25 14:28:14   1161s] [NR-eGR] 
[02/25 14:28:14   1161s] (I)      =============== Blocked Tracks ===============
[02/25 14:28:14   1161s] (I)      +-------+---------+----------+---------------+
[02/25 14:28:14   1161s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/25 14:28:14   1161s] (I)      +-------+---------+----------+---------------+
[02/25 14:28:14   1161s] (I)      |     1 |       0 |        0 |         0.00% |
[02/25 14:28:14   1161s] (I)      |     2 |  371304 |    11438 |         3.08% |
[02/25 14:28:14   1161s] (I)      |     3 |  370928 |        0 |         0.00% |
[02/25 14:28:14   1161s] (I)      |     4 |  185461 |        0 |         0.00% |
[02/25 14:28:14   1161s] (I)      |     5 |  185270 |        0 |         0.00% |
[02/25 14:28:14   1161s] (I)      |     6 |  185461 |        0 |         0.00% |
[02/25 14:28:14   1161s] (I)      |     7 |   61692 |        0 |         0.00% |
[02/25 14:28:14   1161s] (I)      |     8 |   61693 |        0 |         0.00% |
[02/25 14:28:14   1161s] (I)      |     9 |   32204 |        0 |         0.00% |
[02/25 14:28:14   1161s] (I)      |    10 |   30751 |        0 |         0.00% |
[02/25 14:28:14   1161s] (I)      +-------+---------+----------+---------------+
[02/25 14:28:14   1161s] (I)      Finished Import and model ( CPU: 0.21 sec, Real: 0.20 sec, Curr Mem: 2082.21 MB )
[02/25 14:28:14   1161s] (I)      Reset routing kernel
[02/25 14:28:14   1161s] (I)      Started Global Routing ( Curr Mem: 2082.21 MB )
[02/25 14:28:14   1161s] (I)      totalPins=407  totalGlobalPin=405 (99.51%)
[02/25 14:28:15   1161s] (I)      total 2D Cap : 556389 = (370928 H, 185461 V)
[02/25 14:28:15   1161s] [NR-eGR] Layer group 1: route 12 net(s) in layer range [3, 4]
[02/25 14:28:15   1161s] (I)      
[02/25 14:28:15   1161s] (I)      ============  Phase 1a Route ============
[02/25 14:28:15   1161s] (I)      Usage: 1571 = (833 H, 738 V) = (0.22% H, 0.40% V) = (1.166e+03um H, 1.033e+03um V)
[02/25 14:28:15   1161s] (I)      
[02/25 14:28:15   1161s] (I)      ============  Phase 1b Route ============
[02/25 14:28:15   1161s] (I)      Usage: 1571 = (833 H, 738 V) = (0.22% H, 0.40% V) = (1.166e+03um H, 1.033e+03um V)
[02/25 14:28:15   1161s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.199400e+03um
[02/25 14:28:15   1161s] (I)      
[02/25 14:28:15   1161s] (I)      ============  Phase 1c Route ============
[02/25 14:28:15   1161s] (I)      Usage: 1571 = (833 H, 738 V) = (0.22% H, 0.40% V) = (1.166e+03um H, 1.033e+03um V)
[02/25 14:28:15   1161s] (I)      
[02/25 14:28:15   1161s] (I)      ============  Phase 1d Route ============
[02/25 14:28:15   1161s] (I)      Usage: 1571 = (833 H, 738 V) = (0.22% H, 0.40% V) = (1.166e+03um H, 1.033e+03um V)
[02/25 14:28:15   1161s] (I)      
[02/25 14:28:15   1161s] (I)      ============  Phase 1e Route ============
[02/25 14:28:15   1161s] (I)      Usage: 1571 = (833 H, 738 V) = (0.22% H, 0.40% V) = (1.166e+03um H, 1.033e+03um V)
[02/25 14:28:15   1161s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.199400e+03um
[02/25 14:28:15   1161s] (I)      
[02/25 14:28:15   1161s] (I)      ============  Phase 1f Route ============
[02/25 14:28:15   1161s] (I)      Usage: 1571 = (833 H, 738 V) = (0.22% H, 0.40% V) = (1.166e+03um H, 1.033e+03um V)
[02/25 14:28:15   1161s] (I)      
[02/25 14:28:15   1161s] (I)      ============  Phase 1g Route ============
[02/25 14:28:15   1161s] (I)      Usage: 1571 = (833 H, 738 V) = (0.22% H, 0.40% V) = (1.166e+03um H, 1.033e+03um V)
[02/25 14:28:15   1161s] (I)      #Nets         : 12
[02/25 14:28:15   1161s] (I)      #Relaxed nets : 0
[02/25 14:28:15   1161s] (I)      Wire length   : 1571
[02/25 14:28:15   1161s] (I)      
[02/25 14:28:15   1161s] (I)      ============  Phase 1h Route ============
[02/25 14:28:15   1161s] (I)      Usage: 1571 = (833 H, 738 V) = (0.22% H, 0.40% V) = (1.166e+03um H, 1.033e+03um V)
[02/25 14:28:15   1161s] (I)      
[02/25 14:28:15   1161s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/25 14:28:15   1161s] [NR-eGR]                        OverCon            
[02/25 14:28:15   1161s] [NR-eGR]                         #Gcell     %Gcell
[02/25 14:28:15   1161s] [NR-eGR]        Layer             (1-0)    OverCon
[02/25 14:28:15   1161s] [NR-eGR] ----------------------------------------------
[02/25 14:28:15   1161s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:15   1161s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:15   1161s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:15   1161s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:15   1161s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:15   1161s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:15   1161s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:15   1161s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:15   1161s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:15   1161s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:15   1161s] [NR-eGR] ----------------------------------------------
[02/25 14:28:15   1161s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/25 14:28:15   1161s] [NR-eGR] 
[02/25 14:28:15   1161s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2082.21 MB )
[02/25 14:28:15   1161s] (I)      total 2D Cap : 1473326 = (650094 H, 823232 V)
[02/25 14:28:15   1161s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/25 14:28:15   1161s] (I)      ============= Track Assignment ============
[02/25 14:28:15   1161s] (I)      Started Track Assignment (1T) ( Curr Mem: 2082.21 MB )
[02/25 14:28:15   1161s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/25 14:28:15   1161s] (I)      Run Multi-thread track assignment
[02/25 14:28:15   1161s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2082.21 MB )
[02/25 14:28:15   1161s] (I)      Started Export ( Curr Mem: 2082.21 MB )
[02/25 14:28:15   1162s] [NR-eGR]                  Length (um)    Vias 
[02/25 14:28:15   1162s] [NR-eGR] -------------------------------------
[02/25 14:28:15   1162s] [NR-eGR]  metal1   (1H)             0   94291 
[02/25 14:28:15   1162s] [NR-eGR]  metal2   (2V)         78671  117420 
[02/25 14:28:15   1162s] [NR-eGR]  metal3   (3H)         80075    3212 
[02/25 14:28:15   1162s] [NR-eGR]  metal4   (4V)          9123    1821 
[02/25 14:28:15   1162s] [NR-eGR]  metal5   (5H)          2645      70 
[02/25 14:28:15   1162s] [NR-eGR]  metal6   (6V)           387       2 
[02/25 14:28:15   1162s] [NR-eGR]  metal7   (7H)             1       0 
[02/25 14:28:15   1162s] [NR-eGR]  metal8   (8V)             0       0 
[02/25 14:28:15   1162s] [NR-eGR]  metal9   (9H)             0       0 
[02/25 14:28:15   1162s] [NR-eGR]  metal10  (10V)            0       0 
[02/25 14:28:15   1162s] [NR-eGR] -------------------------------------
[02/25 14:28:15   1162s] [NR-eGR]           Total       170902  216816 
[02/25 14:28:15   1162s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:28:15   1162s] [NR-eGR] Total half perimeter of net bounding box: 151180um
[02/25 14:28:15   1162s] [NR-eGR] Total length: 170902um, number of vias: 216816
[02/25 14:28:15   1162s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:28:15   1162s] [NR-eGR] Total eGR-routed clock nets wire length: 2252um, number of vias: 1104
[02/25 14:28:15   1162s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:28:15   1162s] [NR-eGR] Report for selected net(s) only.
[02/25 14:28:15   1162s] [NR-eGR]                  Length (um)  Vias 
[02/25 14:28:15   1162s] [NR-eGR] -----------------------------------
[02/25 14:28:15   1162s] [NR-eGR]  metal1   (1H)             0   406 
[02/25 14:28:15   1162s] [NR-eGR]  metal2   (2V)           148   411 
[02/25 14:28:15   1162s] [NR-eGR]  metal3   (3H)          1190   287 
[02/25 14:28:15   1162s] [NR-eGR]  metal4   (4V)           914     0 
[02/25 14:28:15   1162s] [NR-eGR]  metal5   (5H)             0     0 
[02/25 14:28:15   1162s] [NR-eGR]  metal6   (6V)             0     0 
[02/25 14:28:15   1162s] [NR-eGR]  metal7   (7H)             0     0 
[02/25 14:28:15   1162s] [NR-eGR]  metal8   (8V)             0     0 
[02/25 14:28:15   1162s] [NR-eGR]  metal9   (9H)             0     0 
[02/25 14:28:15   1162s] [NR-eGR]  metal10  (10V)            0     0 
[02/25 14:28:15   1162s] [NR-eGR] -----------------------------------
[02/25 14:28:15   1162s] [NR-eGR]           Total         2252  1104 
[02/25 14:28:15   1162s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:28:15   1162s] [NR-eGR] Total half perimeter of net bounding box: 1729um
[02/25 14:28:15   1162s] [NR-eGR] Total length: 2252um, number of vias: 1104
[02/25 14:28:15   1162s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:28:15   1162s] [NR-eGR] Total routed clock nets wire length: 2252um, number of vias: 1104
[02/25 14:28:15   1162s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:28:15   1162s] (I)      Finished Export ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 2082.21 MB )
[02/25 14:28:15   1162s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.41 sec, Real: 0.41 sec, Curr Mem: 2063.21 MB )
[02/25 14:28:15   1162s] (I)      ====================================== Runtime Summary =======================================
[02/25 14:28:15   1162s] (I)       Step                                         %        Start       Finish      Real       CPU 
[02/25 14:28:15   1162s] (I)      ----------------------------------------------------------------------------------------------
[02/25 14:28:15   1162s] (I)       Early Global Route kernel              100.00%  1502.68 sec  1503.09 sec  0.41 sec  0.41 sec 
[02/25 14:28:15   1162s] (I)       +-Import and model                      49.98%  1502.69 sec  1502.89 sec  0.20 sec  0.21 sec 
[02/25 14:28:15   1162s] (I)       | +-Create place DB                     27.96%  1502.69 sec  1502.81 sec  0.11 sec  0.12 sec 
[02/25 14:28:15   1162s] (I)       | | +-Import place data                 27.86%  1502.69 sec  1502.81 sec  0.11 sec  0.12 sec 
[02/25 14:28:15   1162s] (I)       | | | +-Read instances and placement     8.06%  1502.69 sec  1502.72 sec  0.03 sec  0.04 sec 
[02/25 14:28:15   1162s] (I)       | | | +-Read nets                       19.57%  1502.72 sec  1502.80 sec  0.08 sec  0.08 sec 
[02/25 14:28:15   1162s] (I)       | +-Create route DB                     17.71%  1502.81 sec  1502.88 sec  0.07 sec  0.08 sec 
[02/25 14:28:15   1162s] (I)       | | +-Import route data (1T)            17.09%  1502.81 sec  1502.88 sec  0.07 sec  0.08 sec 
[02/25 14:28:15   1162s] (I)       | | | +-Read blockages ( Layer 2-10 )    2.53%  1502.82 sec  1502.83 sec  0.01 sec  0.01 sec 
[02/25 14:28:15   1162s] (I)       | | | | +-Read routing blockages         0.00%  1502.82 sec  1502.82 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       | | | | +-Read instance blockages        1.66%  1502.82 sec  1502.83 sec  0.01 sec  0.01 sec 
[02/25 14:28:15   1162s] (I)       | | | | +-Read PG blockages              0.03%  1502.83 sec  1502.83 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       | | | | +-Read clock blockages           0.01%  1502.83 sec  1502.83 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       | | | | +-Read other blockages           0.01%  1502.83 sec  1502.83 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       | | | | +-Read halo blockages            0.09%  1502.83 sec  1502.83 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       | | | | +-Read boundary cut boxes        0.00%  1502.83 sec  1502.83 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       | | | +-Read blackboxes                  0.01%  1502.83 sec  1502.83 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       | | | +-Read prerouted                   2.77%  1502.83 sec  1502.84 sec  0.01 sec  0.01 sec 
[02/25 14:28:15   1162s] (I)       | | | +-Read unlegalized nets            1.16%  1502.84 sec  1502.85 sec  0.00 sec  0.01 sec 
[02/25 14:28:15   1162s] (I)       | | | +-Read nets                        0.07%  1502.85 sec  1502.85 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       | | | +-Set up via pillars               0.00%  1502.85 sec  1502.85 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       | | | +-Initialize 3D grid graph         0.98%  1502.85 sec  1502.85 sec  0.00 sec  0.01 sec 
[02/25 14:28:15   1162s] (I)       | | | +-Model blockage capacity          6.11%  1502.85 sec  1502.88 sec  0.02 sec  0.03 sec 
[02/25 14:28:15   1162s] (I)       | | | | +-Initialize 3D capacity         5.27%  1502.85 sec  1502.87 sec  0.02 sec  0.02 sec 
[02/25 14:28:15   1162s] (I)       | | | +-Move terms for access (1T)       0.04%  1502.88 sec  1502.88 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       | +-Read aux data                        0.00%  1502.88 sec  1502.88 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       | +-Others data preparation              0.07%  1502.88 sec  1502.88 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       | +-Create route kernel                  2.28%  1502.88 sec  1502.89 sec  0.01 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       +-Global Routing                         8.35%  1502.90 sec  1502.93 sec  0.03 sec  0.04 sec 
[02/25 14:28:15   1162s] (I)       | +-Initialization                       0.08%  1502.90 sec  1502.90 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       | +-Net group 1                          6.24%  1502.90 sec  1502.92 sec  0.03 sec  0.03 sec 
[02/25 14:28:15   1162s] (I)       | | +-Generate topology                  0.44%  1502.90 sec  1502.90 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       | | +-Phase 1a                           0.40%  1502.90 sec  1502.90 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       | | | +-Pattern routing (1T)             0.23%  1502.90 sec  1502.90 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       | | +-Phase 1b                           0.12%  1502.91 sec  1502.91 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       | | +-Phase 1c                           0.01%  1502.91 sec  1502.91 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       | | +-Phase 1d                           0.01%  1502.91 sec  1502.91 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       | | +-Phase 1e                           0.15%  1502.91 sec  1502.91 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       | | | +-Route legalization               0.00%  1502.91 sec  1502.91 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       | | +-Phase 1f                           0.01%  1502.91 sec  1502.91 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       | | +-Phase 1g                           0.75%  1502.91 sec  1502.91 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       | | | +-Post Routing                     0.64%  1502.91 sec  1502.91 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       | | +-Phase 1h                           1.10%  1502.91 sec  1502.92 sec  0.00 sec  0.01 sec 
[02/25 14:28:15   1162s] (I)       | | | +-Post Routing                     0.99%  1502.91 sec  1502.92 sec  0.00 sec  0.01 sec 
[02/25 14:28:15   1162s] (I)       | | +-Layer assignment (1T)              0.64%  1502.92 sec  1502.92 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       +-Export 3D cong map                     2.98%  1502.93 sec  1502.94 sec  0.01 sec  0.01 sec 
[02/25 14:28:15   1162s] (I)       | +-Export 2D cong map                   0.25%  1502.94 sec  1502.94 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       +-Extract Global 3D Wires                0.01%  1502.94 sec  1502.94 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       +-Track Assignment (1T)                  3.70%  1502.94 sec  1502.96 sec  0.02 sec  0.01 sec 
[02/25 14:28:15   1162s] (I)       | +-Initialization                       0.01%  1502.94 sec  1502.94 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       | +-Track Assignment Kernel              3.37%  1502.94 sec  1502.96 sec  0.01 sec  0.01 sec 
[02/25 14:28:15   1162s] (I)       | +-Free Memory                          0.00%  1502.96 sec  1502.96 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       +-Export                                31.59%  1502.96 sec  1503.09 sec  0.13 sec  0.14 sec 
[02/25 14:28:15   1162s] (I)       | +-Export DB wires                      0.37%  1502.96 sec  1502.96 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       | | +-Export all nets                    0.14%  1502.96 sec  1502.96 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       | | +-Set wire vias                      0.02%  1502.96 sec  1502.96 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       | +-Report wirelength                   12.73%  1502.96 sec  1503.01 sec  0.05 sec  0.06 sec 
[02/25 14:28:15   1162s] (I)       | +-Update net boxes                    18.05%  1503.01 sec  1503.09 sec  0.07 sec  0.08 sec 
[02/25 14:28:15   1162s] (I)       | +-Update timing                        0.00%  1503.09 sec  1503.09 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)       +-Postprocess design                     1.05%  1503.09 sec  1503.09 sec  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)      ===================== Summary by functions =====================
[02/25 14:28:15   1162s] (I)       Lv  Step                                 %      Real       CPU 
[02/25 14:28:15   1162s] (I)      ----------------------------------------------------------------
[02/25 14:28:15   1162s] (I)        0  Early Global Route kernel      100.00%  0.41 sec  0.41 sec 
[02/25 14:28:15   1162s] (I)        1  Import and model                49.98%  0.20 sec  0.21 sec 
[02/25 14:28:15   1162s] (I)        1  Export                          31.59%  0.13 sec  0.14 sec 
[02/25 14:28:15   1162s] (I)        1  Global Routing                   8.35%  0.03 sec  0.04 sec 
[02/25 14:28:15   1162s] (I)        1  Track Assignment (1T)            3.70%  0.02 sec  0.01 sec 
[02/25 14:28:15   1162s] (I)        1  Export 3D cong map               2.98%  0.01 sec  0.01 sec 
[02/25 14:28:15   1162s] (I)        1  Postprocess design               1.05%  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)        1  Extract Global 3D Wires          0.01%  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)        2  Create place DB                 27.96%  0.11 sec  0.12 sec 
[02/25 14:28:15   1162s] (I)        2  Update net boxes                18.05%  0.07 sec  0.08 sec 
[02/25 14:28:15   1162s] (I)        2  Create route DB                 17.71%  0.07 sec  0.08 sec 
[02/25 14:28:15   1162s] (I)        2  Report wirelength               12.73%  0.05 sec  0.06 sec 
[02/25 14:28:15   1162s] (I)        2  Net group 1                      6.24%  0.03 sec  0.03 sec 
[02/25 14:28:15   1162s] (I)        2  Track Assignment Kernel          3.37%  0.01 sec  0.01 sec 
[02/25 14:28:15   1162s] (I)        2  Create route kernel              2.28%  0.01 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)        2  Export DB wires                  0.37%  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)        2  Export 2D cong map               0.25%  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)        2  Initialization                   0.09%  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)        2  Others data preparation          0.07%  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)        3  Import place data               27.86%  0.11 sec  0.12 sec 
[02/25 14:28:15   1162s] (I)        3  Import route data (1T)          17.09%  0.07 sec  0.08 sec 
[02/25 14:28:15   1162s] (I)        3  Phase 1h                         1.10%  0.00 sec  0.01 sec 
[02/25 14:28:15   1162s] (I)        3  Phase 1g                         0.75%  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)        3  Layer assignment (1T)            0.64%  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)        3  Generate topology                0.44%  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)        3  Phase 1a                         0.40%  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)        3  Phase 1e                         0.15%  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)        3  Export all nets                  0.14%  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)        3  Phase 1b                         0.12%  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)        3  Set wire vias                    0.02%  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)        3  Phase 1f                         0.01%  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)        4  Read nets                       19.64%  0.08 sec  0.08 sec 
[02/25 14:28:15   1162s] (I)        4  Read instances and placement     8.06%  0.03 sec  0.04 sec 
[02/25 14:28:15   1162s] (I)        4  Model blockage capacity          6.11%  0.02 sec  0.03 sec 
[02/25 14:28:15   1162s] (I)        4  Read prerouted                   2.77%  0.01 sec  0.01 sec 
[02/25 14:28:15   1162s] (I)        4  Read blockages ( Layer 2-10 )    2.53%  0.01 sec  0.01 sec 
[02/25 14:28:15   1162s] (I)        4  Post Routing                     1.63%  0.01 sec  0.01 sec 
[02/25 14:28:15   1162s] (I)        4  Read unlegalized nets            1.16%  0.00 sec  0.01 sec 
[02/25 14:28:15   1162s] (I)        4  Initialize 3D grid graph         0.98%  0.00 sec  0.01 sec 
[02/25 14:28:15   1162s] (I)        4  Pattern routing (1T)             0.23%  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)        4  Move terms for access (1T)       0.04%  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)        5  Initialize 3D capacity           5.27%  0.02 sec  0.02 sec 
[02/25 14:28:15   1162s] (I)        5  Read instance blockages          1.66%  0.01 sec  0.01 sec 
[02/25 14:28:15   1162s] (I)        5  Read halo blockages              0.09%  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)        5  Read PG blockages                0.03%  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[02/25 14:28:15   1162s]         Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.5)
[02/25 14:28:15   1162s]       Routing using eGR only done.
[02/25 14:28:15   1162s] Net route status summary:
[02/25 14:28:15   1162s]   Clock:        12 (unrouted=0, trialRouted=0, noStatus=0, routed=12, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/25 14:28:15   1162s]   Non-clock: 34546 (unrouted=111, trialRouted=34435, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=111, (crossesIlmBoundary AND tooFewTerms=0)])
[02/25 14:28:15   1162s] 
[02/25 14:28:15   1162s] CCOPT: Done with clock implementation routing.
[02/25 14:28:15   1162s] 
[02/25 14:28:15   1162s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.5)
[02/25 14:28:15   1162s]     Clock implementation routing done.
[02/25 14:28:15   1162s]     Leaving CCOpt scope - extractRC...
[02/25 14:28:15   1162s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[02/25 14:28:15   1162s] Extraction called for design 'myPMul32_4' of instances=29413 and nets=34558 using extraction engine 'preRoute' .
[02/25 14:28:15   1162s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/25 14:28:15   1162s] Type 'man IMPEXT-3530' for more detail.
[02/25 14:28:15   1162s] PreRoute RC Extraction called for design myPMul32_4.
[02/25 14:28:15   1162s] RC Extraction called in multi-corner(1) mode.
[02/25 14:28:15   1162s] RCMode: PreRoute
[02/25 14:28:15   1162s]       RC Corner Indexes            0   
[02/25 14:28:15   1162s] Capacitance Scaling Factor   : 1.00000 
[02/25 14:28:15   1162s] Resistance Scaling Factor    : 1.00000 
[02/25 14:28:15   1162s] Clock Cap. Scaling Factor    : 1.00000 
[02/25 14:28:15   1162s] Clock Res. Scaling Factor    : 1.00000 
[02/25 14:28:15   1162s] Shrink Factor                : 1.00000
[02/25 14:28:15   1162s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/25 14:28:15   1162s] Using capacitance table file ...
[02/25 14:28:15   1162s] 
[02/25 14:28:15   1162s] Trim Metal Layers:
[02/25 14:28:15   1162s] LayerId::1 widthSet size::4
[02/25 14:28:15   1162s] LayerId::2 widthSet size::4
[02/25 14:28:15   1162s] LayerId::3 widthSet size::4
[02/25 14:28:15   1162s] LayerId::4 widthSet size::4
[02/25 14:28:15   1162s] LayerId::5 widthSet size::4
[02/25 14:28:15   1162s] LayerId::6 widthSet size::4
[02/25 14:28:15   1162s] LayerId::7 widthSet size::4
[02/25 14:28:15   1162s] LayerId::8 widthSet size::4
[02/25 14:28:15   1162s] LayerId::9 widthSet size::4
[02/25 14:28:15   1162s] LayerId::10 widthSet size::3
[02/25 14:28:15   1162s] Updating RC grid for preRoute extraction ...
[02/25 14:28:15   1162s] eee: pegSigSF::1.070000
[02/25 14:28:15   1162s] Initializing multi-corner capacitance tables ... 
[02/25 14:28:15   1162s] Initializing multi-corner resistance tables ...
[02/25 14:28:15   1162s] eee: l::1 avDens::0.095937 usedTrk::3837.469009 availTrk::40000.000000 sigTrk::3837.469009
[02/25 14:28:15   1162s] eee: l::2 avDens::0.161841 usedTrk::5793.923451 availTrk::35800.000000 sigTrk::5793.923451
[02/25 14:28:15   1162s] eee: l::3 avDens::0.161010 usedTrk::5796.358244 availTrk::36000.000000 sigTrk::5796.358244
[02/25 14:28:15   1162s] eee: l::4 avDens::0.049500 usedTrk::655.873821 availTrk::13250.000000 sigTrk::655.873821
[02/25 14:28:15   1162s] eee: l::5 avDens::0.020645 usedTrk::188.900715 availTrk::9150.000000 sigTrk::188.900715
[02/25 14:28:15   1162s] eee: l::6 avDens::0.017851 usedTrk::27.668928 availTrk::1550.000000 sigTrk::27.668928
[02/25 14:28:15   1162s] eee: l::7 avDens::0.004007 usedTrk::0.066786 availTrk::16.666667 sigTrk::0.066786
[02/25 14:28:15   1162s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:28:15   1162s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:28:15   1162s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:28:15   1162s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/25 14:28:15   1162s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.214038 uaWl=0.958493 uaWlH=0.027647 aWlH=0.039008 lMod=0 pMax=0.812900 pMod=83 wcR=0.500500 newSi=0.002500 wHLS=1.368158 siPrev=0 viaL=0.000000
[02/25 14:28:15   1162s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2063.215M)
[02/25 14:28:15   1162s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/25 14:28:15   1162s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/25 14:28:15   1162s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[02/25 14:28:15   1162s]     Leaving CCOpt scope - Initializing placement interface...
[02/25 14:28:15   1162s] OPERPROF: Starting DPlace-Init at level 1, MEM:2063.2M, EPOCH TIME: 1677364095.583010
[02/25 14:28:15   1162s] Processing tracks to init pin-track alignment.
[02/25 14:28:15   1162s] z: 2, totalTracks: 1
[02/25 14:28:15   1162s] z: 4, totalTracks: 1
[02/25 14:28:15   1162s] z: 6, totalTracks: 1
[02/25 14:28:15   1162s] z: 8, totalTracks: 1
[02/25 14:28:15   1162s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:28:15   1162s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2063.2M, EPOCH TIME: 1677364095.608566
[02/25 14:28:15   1162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:15   1162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:15   1162s] 
[02/25 14:28:15   1162s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:28:15   1162s] OPERPROF:     Starting CMU at level 3, MEM:2063.2M, EPOCH TIME: 1677364095.620887
[02/25 14:28:15   1162s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2063.2M, EPOCH TIME: 1677364095.623169
[02/25 14:28:15   1162s] 
[02/25 14:28:15   1162s] Bad Lib Cell Checking (CMU) is done! (0)
[02/25 14:28:15   1162s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2063.2M, EPOCH TIME: 1677364095.627289
[02/25 14:28:15   1162s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2063.2M, EPOCH TIME: 1677364095.627449
[02/25 14:28:15   1162s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2063.2M, EPOCH TIME: 1677364095.627619
[02/25 14:28:15   1162s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2063.2MB).
[02/25 14:28:15   1162s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2063.2M, EPOCH TIME: 1677364095.632816
[02/25 14:28:15   1162s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/25 14:28:15   1162s]     Legalizer reserving space for clock trees
[02/25 14:28:15   1162s]     Calling post conditioning for eGRPC...
[02/25 14:28:15   1162s]       eGRPC...
[02/25 14:28:15   1162s]         eGRPC active optimizations:
[02/25 14:28:15   1162s]          - Move Down
[02/25 14:28:15   1162s]          - Downsizing before DRV sizing
[02/25 14:28:15   1162s]          - DRV fixing with sizing
[02/25 14:28:15   1162s]          - Move to fanout
[02/25 14:28:15   1162s]          - Cloning
[02/25 14:28:15   1162s]         
[02/25 14:28:15   1162s]         Currently running CTS, using active skew data
[02/25 14:28:15   1162s]         Reset bufferability constraints...
[02/25 14:28:15   1162s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[02/25 14:28:15   1162s]         Clock tree timing engine global stage delay update for VDCCorner:both.late...
[02/25 14:28:15   1162s] End AAE Lib Interpolated Model. (MEM=2063.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/25 14:28:15   1162s]         Clock tree timing engine global stage delay update for VDCCorner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:15   1162s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:15   1162s]         Clock DAG stats eGRPC initial state:
[02/25 14:28:15   1162s]           cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:28:15   1162s]           sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:15   1162s]           misc counts      : r=1, pp=0
[02/25 14:28:15   1162s]           cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:28:15   1162s]           cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:28:15   1162s]           sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:15   1162s]           wire capacitance : top=0.000fF, trunk=56.876fF, leaf=161.314fF, total=218.190fF
[02/25 14:28:15   1162s]           wire lengths     : top=0.000um, trunk=621.995um, leaf=1630.500um, total=2252.495um
[02/25 14:28:15   1162s]           hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1249.000um, total=1249.950um
[02/25 14:28:15   1162s]         Clock DAG net violations eGRPC initial state: none
[02/25 14:28:15   1162s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[02/25 14:28:15   1162s]           Trunk : target=0.050ns count=2 avg=0.012ns sd=0.006ns min=0.008ns max=0.017ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:15   1162s]           Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.004ns min=0.040ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 1 <= 0.048ns, 4 <= 0.050ns}
[02/25 14:28:15   1162s]         Clock DAG library cell distribution eGRPC initial state {count}:
[02/25 14:28:15   1162s]            Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:28:15   1162s]         Clock DAG hash eGRPC initial state: 12511896989180457072 8365407163776455100
[02/25 14:28:15   1162s]         CTS services accumulated run-time stats eGRPC initial state:
[02/25 14:28:15   1162s]           delay calculator: calls=3714, total_wall_time=0.330s, mean_wall_time=0.089ms
[02/25 14:28:15   1162s]           legalizer: calls=857, total_wall_time=0.018s, mean_wall_time=0.022ms
[02/25 14:28:15   1162s]           steiner router: calls=2780, total_wall_time=0.658s, mean_wall_time=0.237ms
[02/25 14:28:15   1162s]         Primary reporting skew groups eGRPC initial state:
[02/25 14:28:15   1162s]           skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.103, avg=0.086, sd=0.012], skew [0.040 vs 0.042], 100% {0.064, 0.103} (wid=0.029 ws=0.028) (gid=0.089 gs=0.027)
[02/25 14:28:15   1162s]               min path sink: reg_out_reg[21]/CK
[02/25 14:28:15   1162s]               max path sink: reg_out_reg[106]/CK
[02/25 14:28:15   1162s]         Skew group summary eGRPC initial state:
[02/25 14:28:15   1162s]           skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.103, avg=0.086, sd=0.012], skew [0.040 vs 0.042], 100% {0.064, 0.103} (wid=0.029 ws=0.028) (gid=0.089 gs=0.027)
[02/25 14:28:15   1162s]         eGRPC Moving buffers...
[02/25 14:28:15   1162s]           Clock DAG hash before 'eGRPC Moving buffers': 12511896989180457072 8365407163776455100
[02/25 14:28:15   1162s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[02/25 14:28:15   1162s]             delay calculator: calls=3714, total_wall_time=0.330s, mean_wall_time=0.089ms
[02/25 14:28:15   1162s]             legalizer: calls=857, total_wall_time=0.018s, mean_wall_time=0.022ms
[02/25 14:28:15   1162s]             steiner router: calls=2780, total_wall_time=0.658s, mean_wall_time=0.237ms
[02/25 14:28:15   1162s]           Violation analysis...
[02/25 14:28:15   1162s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:15   1162s]           Clock DAG stats after 'eGRPC Moving buffers':
[02/25 14:28:15   1162s]             cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:28:15   1162s]             sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:15   1162s]             misc counts      : r=1, pp=0
[02/25 14:28:15   1162s]             cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:28:15   1162s]             cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:28:15   1162s]             sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:15   1162s]             wire capacitance : top=0.000fF, trunk=56.876fF, leaf=161.314fF, total=218.190fF
[02/25 14:28:15   1162s]             wire lengths     : top=0.000um, trunk=621.995um, leaf=1630.500um, total=2252.495um
[02/25 14:28:15   1162s]             hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1249.000um, total=1249.950um
[02/25 14:28:15   1162s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[02/25 14:28:15   1162s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[02/25 14:28:15   1162s]             Trunk : target=0.050ns count=2 avg=0.012ns sd=0.006ns min=0.008ns max=0.017ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:15   1162s]             Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.004ns min=0.040ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 1 <= 0.048ns, 4 <= 0.050ns}
[02/25 14:28:15   1162s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[02/25 14:28:15   1162s]              Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:28:15   1162s]           Clock DAG hash after 'eGRPC Moving buffers': 12511896989180457072 8365407163776455100
[02/25 14:28:15   1162s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[02/25 14:28:15   1162s]             delay calculator: calls=3714, total_wall_time=0.330s, mean_wall_time=0.089ms
[02/25 14:28:15   1162s]             legalizer: calls=857, total_wall_time=0.018s, mean_wall_time=0.022ms
[02/25 14:28:15   1162s]             steiner router: calls=2780, total_wall_time=0.658s, mean_wall_time=0.237ms
[02/25 14:28:15   1162s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[02/25 14:28:15   1162s]             skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.103], skew [0.040 vs 0.042]
[02/25 14:28:15   1162s]                 min path sink: reg_out_reg[21]/CK
[02/25 14:28:15   1162s]                 max path sink: reg_out_reg[106]/CK
[02/25 14:28:15   1162s]           Skew group summary after 'eGRPC Moving buffers':
[02/25 14:28:15   1162s]             skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.103], skew [0.040 vs 0.042]
[02/25 14:28:15   1162s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:15   1162s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:15   1162s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[02/25 14:28:15   1162s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 12511896989180457072 8365407163776455100
[02/25 14:28:15   1162s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/25 14:28:15   1162s]             delay calculator: calls=3714, total_wall_time=0.330s, mean_wall_time=0.089ms
[02/25 14:28:15   1162s]             legalizer: calls=857, total_wall_time=0.018s, mean_wall_time=0.022ms
[02/25 14:28:15   1162s]             steiner router: calls=2780, total_wall_time=0.658s, mean_wall_time=0.237ms
[02/25 14:28:15   1162s]           Artificially removing long paths...
[02/25 14:28:15   1162s]             Clock DAG hash before 'Artificially removing long paths': 12511896989180457072 8365407163776455100
[02/25 14:28:15   1162s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[02/25 14:28:15   1162s]               delay calculator: calls=3714, total_wall_time=0.330s, mean_wall_time=0.089ms
[02/25 14:28:15   1162s]               legalizer: calls=857, total_wall_time=0.018s, mean_wall_time=0.022ms
[02/25 14:28:15   1162s]               steiner router: calls=2780, total_wall_time=0.658s, mean_wall_time=0.237ms
[02/25 14:28:15   1162s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:15   1162s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:15   1162s]           Modifying slew-target multiplier from 1 to 0.9
[02/25 14:28:15   1162s]           Downsizing prefiltering...
[02/25 14:28:15   1162s]           Downsizing prefiltering done.
[02/25 14:28:15   1162s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[02/25 14:28:15   1162s]           DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 9, numSkippedDueToCloseToSkewTarget = 2
[02/25 14:28:15   1162s]           CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[02/25 14:28:15   1162s]           Reverting slew-target multiplier from 0.9 to 1
[02/25 14:28:15   1162s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/25 14:28:15   1162s]             cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:28:15   1162s]             sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:15   1162s]             misc counts      : r=1, pp=0
[02/25 14:28:15   1162s]             cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:28:15   1162s]             cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:28:15   1162s]             sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:15   1162s]             wire capacitance : top=0.000fF, trunk=56.876fF, leaf=161.314fF, total=218.190fF
[02/25 14:28:15   1162s]             wire lengths     : top=0.000um, trunk=621.995um, leaf=1630.500um, total=2252.495um
[02/25 14:28:15   1162s]             hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1249.000um, total=1249.950um
[02/25 14:28:15   1162s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[02/25 14:28:15   1162s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/25 14:28:15   1162s]             Trunk : target=0.050ns count=2 avg=0.012ns sd=0.006ns min=0.008ns max=0.017ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:15   1162s]             Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.004ns min=0.040ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 1 <= 0.048ns, 4 <= 0.050ns}
[02/25 14:28:15   1162s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[02/25 14:28:15   1162s]              Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:28:15   1162s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 12511896989180457072 8365407163776455100
[02/25 14:28:15   1162s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/25 14:28:15   1162s]             delay calculator: calls=3722, total_wall_time=0.330s, mean_wall_time=0.089ms
[02/25 14:28:15   1162s]             legalizer: calls=858, total_wall_time=0.018s, mean_wall_time=0.022ms
[02/25 14:28:15   1162s]             steiner router: calls=2786, total_wall_time=0.658s, mean_wall_time=0.236ms
[02/25 14:28:15   1162s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/25 14:28:15   1162s]             skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.103], skew [0.040 vs 0.042]
[02/25 14:28:15   1162s]                 min path sink: reg_out_reg[21]/CK
[02/25 14:28:15   1162s]                 max path sink: reg_out_reg[106]/CK
[02/25 14:28:15   1162s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/25 14:28:15   1162s]             skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.103], skew [0.040 vs 0.042]
[02/25 14:28:15   1162s]           Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:15   1162s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.1)
[02/25 14:28:15   1162s]         eGRPC Fixing DRVs...
[02/25 14:28:15   1162s]           Clock DAG hash before 'eGRPC Fixing DRVs': 12511896989180457072 8365407163776455100
[02/25 14:28:15   1162s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[02/25 14:28:15   1162s]             delay calculator: calls=3722, total_wall_time=0.330s, mean_wall_time=0.089ms
[02/25 14:28:15   1162s]             legalizer: calls=858, total_wall_time=0.018s, mean_wall_time=0.022ms
[02/25 14:28:15   1162s]             steiner router: calls=2786, total_wall_time=0.658s, mean_wall_time=0.236ms
[02/25 14:28:15   1162s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/25 14:28:15   1162s]           CCOpt-eGRPC: considered: 12, tested: 12, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/25 14:28:15   1162s]           
[02/25 14:28:15   1162s]           Statistics: Fix DRVs (cell sizing):
[02/25 14:28:15   1162s]           ===================================
[02/25 14:28:15   1162s]           
[02/25 14:28:15   1162s]           Cell changes by Net Type:
[02/25 14:28:15   1162s]           
[02/25 14:28:15   1162s]           -------------------------------------------------------------------------------------------------
[02/25 14:28:15   1162s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/25 14:28:15   1162s]           -------------------------------------------------------------------------------------------------
[02/25 14:28:15   1162s]           top                0            0           0            0                    0                0
[02/25 14:28:15   1162s]           trunk              0            0           0            0                    0                0
[02/25 14:28:15   1162s]           leaf               0            0           0            0                    0                0
[02/25 14:28:15   1162s]           -------------------------------------------------------------------------------------------------
[02/25 14:28:15   1162s]           Total              0            0           0            0                    0                0
[02/25 14:28:15   1162s]           -------------------------------------------------------------------------------------------------
[02/25 14:28:15   1162s]           
[02/25 14:28:15   1162s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[02/25 14:28:15   1162s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/25 14:28:15   1162s]           
[02/25 14:28:15   1162s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[02/25 14:28:15   1162s]             cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:28:15   1162s]             sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:15   1162s]             misc counts      : r=1, pp=0
[02/25 14:28:15   1162s]             cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:28:15   1162s]             cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:28:15   1162s]             sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:15   1162s]             wire capacitance : top=0.000fF, trunk=56.876fF, leaf=161.314fF, total=218.190fF
[02/25 14:28:15   1162s]             wire lengths     : top=0.000um, trunk=621.995um, leaf=1630.500um, total=2252.495um
[02/25 14:28:15   1162s]             hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1249.000um, total=1249.950um
[02/25 14:28:15   1162s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[02/25 14:28:15   1162s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[02/25 14:28:15   1162s]             Trunk : target=0.050ns count=2 avg=0.012ns sd=0.006ns min=0.008ns max=0.017ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:15   1162s]             Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.004ns min=0.040ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 1 <= 0.048ns, 4 <= 0.050ns}
[02/25 14:28:15   1162s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[02/25 14:28:15   1162s]              Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:28:15   1162s]           Clock DAG hash after 'eGRPC Fixing DRVs': 12511896989180457072 8365407163776455100
[02/25 14:28:15   1162s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[02/25 14:28:15   1162s]             delay calculator: calls=3722, total_wall_time=0.330s, mean_wall_time=0.089ms
[02/25 14:28:15   1162s]             legalizer: calls=858, total_wall_time=0.018s, mean_wall_time=0.022ms
[02/25 14:28:15   1162s]             steiner router: calls=2786, total_wall_time=0.658s, mean_wall_time=0.236ms
[02/25 14:28:15   1162s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[02/25 14:28:15   1162s]             skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.103], skew [0.040 vs 0.042]
[02/25 14:28:15   1162s]                 min path sink: reg_out_reg[21]/CK
[02/25 14:28:15   1162s]                 max path sink: reg_out_reg[106]/CK
[02/25 14:28:15   1162s]           Skew group summary after 'eGRPC Fixing DRVs':
[02/25 14:28:15   1162s]             skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.103], skew [0.040 vs 0.042]
[02/25 14:28:15   1162s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:15   1162s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:15   1162s]         
[02/25 14:28:15   1162s]         Slew Diagnostics: After DRV fixing
[02/25 14:28:15   1162s]         ==================================
[02/25 14:28:15   1162s]         
[02/25 14:28:15   1162s]         Global Causes:
[02/25 14:28:15   1162s]         
[02/25 14:28:15   1162s]         -------------------------------------
[02/25 14:28:15   1162s]         Cause
[02/25 14:28:15   1162s]         -------------------------------------
[02/25 14:28:15   1162s]         DRV fixing with buffering is disabled
[02/25 14:28:15   1162s]         -------------------------------------
[02/25 14:28:15   1162s]         
[02/25 14:28:15   1162s]         Top 5 overslews:
[02/25 14:28:15   1162s]         
[02/25 14:28:15   1162s]         ---------------------------------
[02/25 14:28:15   1162s]         Overslew    Causes    Driving Pin
[02/25 14:28:15   1162s]         ---------------------------------
[02/25 14:28:15   1162s]           (empty table)
[02/25 14:28:15   1162s]         ---------------------------------
[02/25 14:28:15   1162s]         
[02/25 14:28:15   1162s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/25 14:28:15   1162s]         
[02/25 14:28:15   1162s]         -------------------
[02/25 14:28:15   1162s]         Cause    Occurences
[02/25 14:28:15   1162s]         -------------------
[02/25 14:28:15   1162s]           (empty table)
[02/25 14:28:15   1162s]         -------------------
[02/25 14:28:15   1162s]         
[02/25 14:28:15   1162s]         Violation diagnostics counts from the 0 nodes that have violations:
[02/25 14:28:15   1162s]         
[02/25 14:28:15   1162s]         -------------------
[02/25 14:28:15   1162s]         Cause    Occurences
[02/25 14:28:15   1162s]         -------------------
[02/25 14:28:15   1162s]           (empty table)
[02/25 14:28:15   1162s]         -------------------
[02/25 14:28:15   1162s]         
[02/25 14:28:15   1162s]         Reconnecting optimized routes...
[02/25 14:28:15   1162s]         Reset timing graph...
[02/25 14:28:15   1162s] Ignoring AAE DB Resetting ...
[02/25 14:28:15   1162s]         Reset timing graph done.
[02/25 14:28:15   1162s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:15   1162s]         Violation analysis...
[02/25 14:28:15   1162s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:15   1162s]         Clock instances to consider for cloning: 0
[02/25 14:28:15   1162s]         Reset timing graph...
[02/25 14:28:15   1162s] Ignoring AAE DB Resetting ...
[02/25 14:28:15   1162s]         Reset timing graph done.
[02/25 14:28:15   1162s]         Set dirty flag on 0 instances, 0 nets
[02/25 14:28:15   1162s]         Clock DAG stats before routing clock trees:
[02/25 14:28:15   1162s]           cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:28:15   1162s]           sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:15   1162s]           misc counts      : r=1, pp=0
[02/25 14:28:15   1162s]           cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:28:15   1162s]           cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:28:15   1162s]           sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:15   1162s]           wire capacitance : top=0.000fF, trunk=56.876fF, leaf=161.314fF, total=218.190fF
[02/25 14:28:15   1162s]           wire lengths     : top=0.000um, trunk=621.995um, leaf=1630.500um, total=2252.495um
[02/25 14:28:15   1162s]           hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1249.000um, total=1249.950um
[02/25 14:28:15   1162s]         Clock DAG net violations before routing clock trees: none
[02/25 14:28:15   1162s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[02/25 14:28:15   1162s]           Trunk : target=0.050ns count=2 avg=0.012ns sd=0.006ns min=0.008ns max=0.017ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:15   1162s]           Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.004ns min=0.040ns max=0.050ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 1 <= 0.048ns, 4 <= 0.050ns}
[02/25 14:28:15   1162s]         Clock DAG library cell distribution before routing clock trees {count}:
[02/25 14:28:15   1162s]            Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:28:15   1162s]         Clock DAG hash before routing clock trees: 12511896989180457072 8365407163776455100
[02/25 14:28:15   1162s]         CTS services accumulated run-time stats before routing clock trees:
[02/25 14:28:15   1162s]           delay calculator: calls=3722, total_wall_time=0.330s, mean_wall_time=0.089ms
[02/25 14:28:15   1162s]           legalizer: calls=858, total_wall_time=0.018s, mean_wall_time=0.022ms
[02/25 14:28:15   1162s]           steiner router: calls=2786, total_wall_time=0.658s, mean_wall_time=0.236ms
[02/25 14:28:15   1162s]         Primary reporting skew groups before routing clock trees:
[02/25 14:28:15   1162s]           skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.103, avg=0.086, sd=0.012], skew [0.040 vs 0.042], 100% {0.064, 0.103} (wid=0.029 ws=0.028) (gid=0.089 gs=0.027)
[02/25 14:28:15   1162s]               min path sink: reg_out_reg[21]/CK
[02/25 14:28:15   1162s]               max path sink: reg_out_reg[106]/CK
[02/25 14:28:15   1162s]         Skew group summary before routing clock trees:
[02/25 14:28:15   1162s]           skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.103, avg=0.086, sd=0.012], skew [0.040 vs 0.042], 100% {0.064, 0.103} (wid=0.029 ws=0.028) (gid=0.089 gs=0.027)
[02/25 14:28:15   1162s]       eGRPC done.
[02/25 14:28:15   1162s]     Calling post conditioning for eGRPC done.
[02/25 14:28:15   1162s]   eGR Post Conditioning loop iteration 0 done.
[02/25 14:28:15   1162s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[02/25 14:28:15   1162s]   Leaving CCOpt scope - Cleaning up placement interface...
[02/25 14:28:15   1162s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2101.4M, EPOCH TIME: 1677364095.779273
[02/25 14:28:15   1162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:15   1162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:15   1162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:15   1162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:15   1162s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.080, REAL:0.084, MEM:2063.4M, EPOCH TIME: 1677364095.863299
[02/25 14:28:15   1162s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/25 14:28:15   1162s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[02/25 14:28:15   1162s]   Leaving CCOpt scope - ClockRefiner...
[02/25 14:28:15   1162s]   Assigned high priority to 0 instances.
[02/25 14:28:15   1162s]   Soft fixed 11 clock instances.
[02/25 14:28:15   1162s]   Performing Single Pass Refine Place.
[02/25 14:28:15   1162s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[02/25 14:28:15   1162s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2063.4M, EPOCH TIME: 1677364095.881271
[02/25 14:28:15   1162s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2063.4M, EPOCH TIME: 1677364095.881621
[02/25 14:28:15   1162s] Processing tracks to init pin-track alignment.
[02/25 14:28:15   1162s] z: 2, totalTracks: 1
[02/25 14:28:15   1162s] z: 4, totalTracks: 1
[02/25 14:28:15   1162s] z: 6, totalTracks: 1
[02/25 14:28:15   1162s] z: 8, totalTracks: 1
[02/25 14:28:15   1162s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:28:15   1162s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2063.4M, EPOCH TIME: 1677364095.907815
[02/25 14:28:15   1162s] Info: 11 insts are soft-fixed.
[02/25 14:28:15   1162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:15   1162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:15   1162s] 
[02/25 14:28:15   1162s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:28:15   1162s] OPERPROF:       Starting CMU at level 4, MEM:2063.4M, EPOCH TIME: 1677364095.921127
[02/25 14:28:15   1162s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:2063.4M, EPOCH TIME: 1677364095.923335
[02/25 14:28:15   1162s] 
[02/25 14:28:15   1162s] Bad Lib Cell Checking (CMU) is done! (0)
[02/25 14:28:15   1162s] Info: 11 insts are soft-fixed.
[02/25 14:28:15   1162s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.021, MEM:2063.4M, EPOCH TIME: 1677364095.928379
[02/25 14:28:15   1162s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2063.4M, EPOCH TIME: 1677364095.928546
[02/25 14:28:15   1162s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2063.4M, EPOCH TIME: 1677364095.928704
[02/25 14:28:15   1162s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2063.4MB).
[02/25 14:28:15   1162s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.052, MEM:2063.4M, EPOCH TIME: 1677364095.934014
[02/25 14:28:15   1162s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.053, MEM:2063.4M, EPOCH TIME: 1677364095.934163
[02/25 14:28:15   1162s] TDRefine: refinePlace mode is spiral
[02/25 14:28:15   1162s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9687.10
[02/25 14:28:15   1162s] OPERPROF: Starting RefinePlace at level 1, MEM:2063.4M, EPOCH TIME: 1677364095.934346
[02/25 14:28:15   1162s] *** Starting refinePlace (0:19:23 mem=2063.4M) ***
[02/25 14:28:15   1162s] Total net bbox length = 1.512e+05 (7.655e+04 7.463e+04) (ext = 4.620e+03)
[02/25 14:28:15   1162s] 
[02/25 14:28:15   1162s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:28:15   1162s] Info: 11 insts are soft-fixed.
[02/25 14:28:15   1162s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/25 14:28:15   1162s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/25 14:28:15   1162s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/25 14:28:15   1162s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:28:15   1162s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:28:15   1162s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2063.4M, EPOCH TIME: 1677364095.991758
[02/25 14:28:15   1162s] Starting refinePlace ...
[02/25 14:28:15   1162s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:28:15   1162s] One DDP V2 for no tweak run.
[02/25 14:28:16   1162s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:28:16   1162s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2065.4M, EPOCH TIME: 1677364096.078245
[02/25 14:28:16   1162s] DDP initSite1 nrRow 184 nrJob 184
[02/25 14:28:16   1162s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2065.4M, EPOCH TIME: 1677364096.078473
[02/25 14:28:16   1162s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2065.4M, EPOCH TIME: 1677364096.078957
[02/25 14:28:16   1162s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2065.4M, EPOCH TIME: 1677364096.079111
[02/25 14:28:16   1162s] DDP markSite nrRow 184 nrJob 184
[02/25 14:28:16   1162s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2065.4M, EPOCH TIME: 1677364096.079953
[02/25 14:28:16   1162s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.002, MEM:2065.4M, EPOCH TIME: 1677364096.080104
[02/25 14:28:16   1162s]   Spread Effort: high, standalone mode, useDDP on.
[02/25 14:28:16   1162s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=2069.4MB) @(0:19:23 - 0:19:23).
[02/25 14:28:16   1162s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/25 14:28:16   1163s] wireLenOptFixPriorityInst 384 inst fixed
[02/25 14:28:16   1163s] 
[02/25 14:28:16   1163s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[02/25 14:28:16   1163s] Move report: legalization moves 27 insts, mean move: 1.12 um, max move: 3.75 um spiral
[02/25 14:28:16   1163s] 	Max move on inst (mult_19/S2_29_26): (144.31, 248.64) --> (143.36, 245.84)
[02/25 14:28:16   1163s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[02/25 14:28:16   1163s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/25 14:28:16   1163s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=2069.4MB) @(0:19:23 - 0:19:24).
[02/25 14:28:16   1163s] Move report: Detail placement moves 27 insts, mean move: 1.12 um, max move: 3.75 um 
[02/25 14:28:16   1163s] 	Max move on inst (mult_19/S2_29_26): (144.31, 248.64) --> (143.36, 245.84)
[02/25 14:28:16   1163s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2069.4MB
[02/25 14:28:16   1163s] Statistics of distance of Instance movement in refine placement:
[02/25 14:28:16   1163s]   maximum (X+Y) =         3.75 um
[02/25 14:28:16   1163s]   inst (mult_19/S2_29_26) with max move: (144.31, 248.64) -> (143.36, 245.84)
[02/25 14:28:16   1163s]   mean    (X+Y) =         1.12 um
[02/25 14:28:16   1163s] Summary Report:
[02/25 14:28:16   1163s] Instances move: 27 (out of 29413 movable)
[02/25 14:28:16   1163s] Instances flipped: 0
[02/25 14:28:16   1163s] Mean displacement: 1.12 um
[02/25 14:28:16   1163s] Max displacement: 3.75 um (Instance: mult_19/S2_29_26) (144.31, 248.64) -> (143.36, 245.84)
[02/25 14:28:16   1163s] 	Length: 16 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: FA_X1
[02/25 14:28:16   1163s] Total instances moved : 27
[02/25 14:28:16   1163s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.750, REAL:0.744, MEM:2069.4M, EPOCH TIME: 1677364096.735834
[02/25 14:28:16   1163s] Total net bbox length = 1.512e+05 (7.656e+04 7.466e+04) (ext = 4.620e+03)
[02/25 14:28:16   1163s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2069.4MB
[02/25 14:28:16   1163s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=2069.4MB) @(0:19:23 - 0:19:24).
[02/25 14:28:16   1163s] *** Finished refinePlace (0:19:24 mem=2069.4M) ***
[02/25 14:28:16   1163s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9687.10
[02/25 14:28:16   1163s] OPERPROF: Finished RefinePlace at level 1, CPU:0.820, REAL:0.813, MEM:2069.4M, EPOCH TIME: 1677364096.747450
[02/25 14:28:16   1163s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2069.4M, EPOCH TIME: 1677364096.747645
[02/25 14:28:16   1163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29413).
[02/25 14:28:16   1163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:16   1163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:16   1163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:16   1163s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.090, REAL:0.092, MEM:2063.4M, EPOCH TIME: 1677364096.839770
[02/25 14:28:16   1163s]   ClockRefiner summary
[02/25 14:28:16   1163s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 395).
[02/25 14:28:16   1163s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 11).
[02/25 14:28:16   1163s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 384).
[02/25 14:28:16   1163s]   Restoring pStatusCts on 11 clock instances.
[02/25 14:28:16   1163s]   Revert refine place priority changes on 0 instances.
[02/25 14:28:16   1163s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.0 real=0:00:01.0)
[02/25 14:28:16   1163s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:02.1 real=0:00:02.1)
[02/25 14:28:16   1163s]   CCOpt::Phase::Routing...
[02/25 14:28:16   1163s]   Clock implementation routing...
[02/25 14:28:16   1163s]     Leaving CCOpt scope - Routing Tools...
[02/25 14:28:16   1163s] Net route status summary:
[02/25 14:28:16   1163s]   Clock:        12 (unrouted=0, trialRouted=0, noStatus=0, routed=12, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/25 14:28:16   1163s]   Non-clock: 34546 (unrouted=111, trialRouted=34435, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=111, (crossesIlmBoundary AND tooFewTerms=0)])
[02/25 14:28:16   1163s]     Routing using eGR in eGR->NR Step...
[02/25 14:28:16   1163s]       Early Global Route - eGR->Nr High Frequency step...
[02/25 14:28:16   1163s] (ccopt eGR): There are 12 nets to be routed. 0 nets have skip routing designation.
[02/25 14:28:16   1163s] (ccopt eGR): There are 12 nets for routing of which 12 have one or more fixed wires.
[02/25 14:28:16   1163s] (ccopt eGR): Start to route 12 all nets
[02/25 14:28:16   1163s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2063.43 MB )
[02/25 14:28:16   1163s] (I)      ==================== Layers =====================
[02/25 14:28:16   1163s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:28:16   1163s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/25 14:28:16   1163s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:28:16   1163s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/25 14:28:16   1163s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/25 14:28:16   1163s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/25 14:28:16   1163s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/25 14:28:16   1163s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/25 14:28:16   1163s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/25 14:28:16   1163s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/25 14:28:16   1163s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/25 14:28:16   1163s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/25 14:28:16   1163s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/25 14:28:16   1163s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/25 14:28:16   1163s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/25 14:28:16   1163s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/25 14:28:16   1163s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/25 14:28:16   1163s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/25 14:28:16   1163s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/25 14:28:16   1163s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/25 14:28:16   1163s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/25 14:28:16   1163s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/25 14:28:16   1163s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:28:16   1163s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/25 14:28:16   1163s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/25 14:28:16   1163s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/25 14:28:16   1163s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:28:16   1163s] (I)      Started Import and model ( Curr Mem: 2063.43 MB )
[02/25 14:28:16   1163s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:28:17   1163s] (I)      == Non-default Options ==
[02/25 14:28:17   1163s] (I)      Clean congestion better                            : true
[02/25 14:28:17   1163s] (I)      Estimate vias on DPT layer                         : true
[02/25 14:28:17   1163s] (I)      Clean congestion layer assignment rounds           : 3
[02/25 14:28:17   1163s] (I)      Layer constraints as soft constraints              : true
[02/25 14:28:17   1163s] (I)      Soft top layer                                     : true
[02/25 14:28:17   1163s] (I)      Skip prospective layer relax nets                  : true
[02/25 14:28:17   1163s] (I)      Better NDR handling                                : true
[02/25 14:28:17   1163s] (I)      Improved NDR modeling in LA                        : true
[02/25 14:28:17   1163s] (I)      Routing cost fix for NDR handling                  : true
[02/25 14:28:17   1163s] (I)      Block tracks for preroutes                         : true
[02/25 14:28:17   1163s] (I)      Assign IRoute by net group key                     : true
[02/25 14:28:17   1163s] (I)      Block unroutable channels                          : true
[02/25 14:28:17   1163s] (I)      Block unroutable channels 3D                       : true
[02/25 14:28:17   1163s] (I)      Bound layer relaxed segment wl                     : true
[02/25 14:28:17   1163s] (I)      Blocked pin reach length threshold                 : 2
[02/25 14:28:17   1163s] (I)      Check blockage within NDR space in TA              : true
[02/25 14:28:17   1163s] (I)      Skip must join for term with via pillar            : true
[02/25 14:28:17   1163s] (I)      Model find APA for IO pin                          : true
[02/25 14:28:17   1163s] (I)      On pin location for off pin term                   : true
[02/25 14:28:17   1163s] (I)      Handle EOL spacing                                 : true
[02/25 14:28:17   1163s] (I)      Merge PG vias by gap                               : true
[02/25 14:28:17   1163s] (I)      Maximum routing layer                              : 10
[02/25 14:28:17   1163s] (I)      Route selected nets only                           : true
[02/25 14:28:17   1163s] (I)      Refine MST                                         : true
[02/25 14:28:17   1163s] (I)      Honor PRL                                          : true
[02/25 14:28:17   1163s] (I)      Strong congestion aware                            : true
[02/25 14:28:17   1163s] (I)      Improved initial location for IRoutes              : true
[02/25 14:28:17   1163s] (I)      Multi panel TA                                     : true
[02/25 14:28:17   1163s] (I)      Penalize wire overlap                              : true
[02/25 14:28:17   1163s] (I)      Expand small instance blockage                     : true
[02/25 14:28:17   1163s] (I)      Reduce via in TA                                   : true
[02/25 14:28:17   1163s] (I)      SS-aware routing                                   : true
[02/25 14:28:17   1163s] (I)      Improve tree edge sharing                          : true
[02/25 14:28:17   1163s] (I)      Improve 2D via estimation                          : true
[02/25 14:28:17   1163s] (I)      Refine Steiner tree                                : true
[02/25 14:28:17   1163s] (I)      Build spine tree                                   : true
[02/25 14:28:17   1163s] (I)      Model pass through capacity                        : true
[02/25 14:28:17   1163s] (I)      Extend blockages by a half GCell                   : true
[02/25 14:28:17   1163s] (I)      Consider pin shapes                                : true
[02/25 14:28:17   1163s] (I)      Consider pin shapes for all nodes                  : true
[02/25 14:28:17   1163s] (I)      Consider NR APA                                    : true
[02/25 14:28:17   1163s] (I)      Consider IO pin shape                              : true
[02/25 14:28:17   1163s] (I)      Fix pin connection bug                             : true
[02/25 14:28:17   1163s] (I)      Consider layer RC for local wires                  : true
[02/25 14:28:17   1163s] (I)      Route to clock mesh pin                            : true
[02/25 14:28:17   1163s] (I)      LA-aware pin escape length                         : 2
[02/25 14:28:17   1163s] (I)      Connect multiple ports                             : true
[02/25 14:28:17   1163s] (I)      Split for must join                                : true
[02/25 14:28:17   1163s] (I)      Number of threads                                  : 1
[02/25 14:28:17   1163s] (I)      Routing effort level                               : 10000
[02/25 14:28:17   1163s] (I)      Prefer layer length threshold                      : 8
[02/25 14:28:17   1163s] (I)      Overflow penalty cost                              : 10
[02/25 14:28:17   1163s] (I)      A-star cost                                        : 0.300000
[02/25 14:28:17   1163s] (I)      Misalignment cost                                  : 10.000000
[02/25 14:28:17   1163s] (I)      Threshold for short IRoute                         : 6
[02/25 14:28:17   1163s] (I)      Via cost during post routing                       : 1.000000
[02/25 14:28:17   1163s] (I)      Layer congestion ratios                            : { { 1.0 } }
[02/25 14:28:17   1163s] (I)      Source-to-sink ratio                               : 0.300000
[02/25 14:28:17   1163s] (I)      Scenic ratio bound                                 : 3.000000
[02/25 14:28:17   1163s] (I)      Segment layer relax scenic ratio                   : 1.250000
[02/25 14:28:17   1163s] (I)      Source-sink aware LA ratio                         : 0.500000
[02/25 14:28:17   1163s] (I)      PG-aware similar topology routing                  : true
[02/25 14:28:17   1163s] (I)      Maze routing via cost fix                          : true
[02/25 14:28:17   1163s] (I)      Apply PRL on PG terms                              : true
[02/25 14:28:17   1163s] (I)      Apply PRL on obs objects                           : true
[02/25 14:28:17   1163s] (I)      Handle range-type spacing rules                    : true
[02/25 14:28:17   1163s] (I)      PG gap threshold multiplier                        : 10.000000
[02/25 14:28:17   1163s] (I)      Parallel spacing query fix                         : true
[02/25 14:28:17   1163s] (I)      Force source to root IR                            : true
[02/25 14:28:17   1163s] (I)      Layer Weights                                      : L2:4 L3:2.5
[02/25 14:28:17   1163s] (I)      Do not relax to DPT layer                          : true
[02/25 14:28:17   1163s] (I)      No DPT in post routing                             : true
[02/25 14:28:17   1163s] (I)      Modeling PG via merging fix                        : true
[02/25 14:28:17   1163s] (I)      Shield aware TA                                    : true
[02/25 14:28:17   1163s] (I)      Strong shield aware TA                             : true
[02/25 14:28:17   1163s] (I)      Overflow calculation fix in LA                     : true
[02/25 14:28:17   1163s] (I)      Post routing fix                                   : true
[02/25 14:28:17   1163s] (I)      Strong post routing                                : true
[02/25 14:28:17   1163s] (I)      Access via pillar from top                         : true
[02/25 14:28:17   1163s] (I)      NDR via pillar fix                                 : true
[02/25 14:28:17   1163s] (I)      Violation on path threshold                        : 1
[02/25 14:28:17   1163s] (I)      Pass through capacity modeling                     : true
[02/25 14:28:17   1163s] (I)      Select the non-relaxed segments in post routing stage : true
[02/25 14:28:17   1163s] (I)      Select term pin box for io pin                     : true
[02/25 14:28:17   1163s] (I)      Penalize NDR sharing                               : true
[02/25 14:28:17   1163s] (I)      Enable special modeling                            : false
[02/25 14:28:17   1163s] (I)      Keep fixed segments                                : true
[02/25 14:28:17   1163s] (I)      Reorder net groups by key                          : true
[02/25 14:28:17   1163s] (I)      Increase net scenic ratio                          : true
[02/25 14:28:17   1163s] (I)      Method to set GCell size                           : row
[02/25 14:28:17   1163s] (I)      Connect multiple ports and must join fix           : true
[02/25 14:28:17   1163s] (I)      Avoid high resistance layers                       : true
[02/25 14:28:17   1163s] (I)      Model find APA for IO pin fix                      : true
[02/25 14:28:17   1163s] (I)      Avoid connecting non-metal layers                  : true
[02/25 14:28:17   1163s] (I)      Use track pitch for NDR                            : true
[02/25 14:28:17   1163s] (I)      Enable layer relax to lower layer                  : true
[02/25 14:28:17   1163s] (I)      Enable layer relax to upper layer                  : true
[02/25 14:28:17   1163s] (I)      Top layer relaxation fix                           : true
[02/25 14:28:17   1163s] (I)      Handle non-default track width                     : false
[02/25 14:28:17   1163s] (I)      Counted 941 PG shapes. We will not process PG shapes layer by layer.
[02/25 14:28:17   1163s] (I)      Use row-based GCell size
[02/25 14:28:17   1163s] (I)      Use row-based GCell align
[02/25 14:28:17   1163s] (I)      layer 0 area = 0
[02/25 14:28:17   1163s] (I)      layer 1 area = 0
[02/25 14:28:17   1163s] (I)      layer 2 area = 0
[02/25 14:28:17   1163s] (I)      layer 3 area = 0
[02/25 14:28:17   1163s] (I)      layer 4 area = 0
[02/25 14:28:17   1163s] (I)      layer 5 area = 0
[02/25 14:28:17   1163s] (I)      layer 6 area = 0
[02/25 14:28:17   1163s] (I)      layer 7 area = 0
[02/25 14:28:17   1163s] (I)      layer 8 area = 0
[02/25 14:28:17   1163s] (I)      layer 9 area = 0
[02/25 14:28:17   1163s] (I)      GCell unit size   : 2800
[02/25 14:28:17   1163s] (I)      GCell multiplier  : 1
[02/25 14:28:17   1163s] (I)      GCell row height  : 2800
[02/25 14:28:17   1163s] (I)      Actual row height : 2800
[02/25 14:28:17   1163s] (I)      GCell align ref   : 10080 10080
[02/25 14:28:17   1163s] [NR-eGR] Track table information for default rule: 
[02/25 14:28:17   1163s] [NR-eGR] metal1 has single uniform track structure
[02/25 14:28:17   1163s] [NR-eGR] metal2 has single uniform track structure
[02/25 14:28:17   1163s] [NR-eGR] metal3 has single uniform track structure
[02/25 14:28:17   1163s] [NR-eGR] metal4 has single uniform track structure
[02/25 14:28:17   1163s] [NR-eGR] metal5 has single uniform track structure
[02/25 14:28:17   1163s] [NR-eGR] metal6 has single uniform track structure
[02/25 14:28:17   1163s] [NR-eGR] metal7 has single uniform track structure
[02/25 14:28:17   1163s] [NR-eGR] metal8 has single uniform track structure
[02/25 14:28:17   1163s] [NR-eGR] metal9 has single uniform track structure
[02/25 14:28:17   1163s] [NR-eGR] metal10 has single uniform track structure
[02/25 14:28:17   1163s] (I)      ============== Default via ===============
[02/25 14:28:17   1163s] (I)      +---+------------------+-----------------+
[02/25 14:28:17   1163s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/25 14:28:17   1163s] (I)      +---+------------------+-----------------+
[02/25 14:28:17   1163s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/25 14:28:17   1163s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/25 14:28:17   1163s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/25 14:28:17   1163s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/25 14:28:17   1163s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/25 14:28:17   1163s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/25 14:28:17   1163s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/25 14:28:17   1163s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/25 14:28:17   1163s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/25 14:28:17   1163s] (I)      +---+------------------+-----------------+
[02/25 14:28:17   1163s] [NR-eGR] Read 1162 PG shapes
[02/25 14:28:17   1163s] [NR-eGR] Read 0 clock shapes
[02/25 14:28:17   1163s] [NR-eGR] Read 0 other shapes
[02/25 14:28:17   1163s] [NR-eGR] #Routing Blockages  : 0
[02/25 14:28:17   1163s] [NR-eGR] #Instance Blockages : 0
[02/25 14:28:17   1163s] [NR-eGR] #PG Blockages       : 1162
[02/25 14:28:17   1163s] [NR-eGR] #Halo Blockages     : 0
[02/25 14:28:17   1163s] [NR-eGR] #Boundary Blockages : 0
[02/25 14:28:17   1163s] [NR-eGR] #Clock Blockages    : 0
[02/25 14:28:17   1163s] [NR-eGR] #Other Blockages    : 0
[02/25 14:28:17   1163s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/25 14:28:17   1163s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/25 14:28:17   1163s] [NR-eGR] Read 34447 nets ( ignored 34435 )
[02/25 14:28:17   1163s] [NR-eGR] Connected 0 must-join pins/ports
[02/25 14:28:17   1163s] (I)      early_global_route_priority property id does not exist.
[02/25 14:28:17   1163s] (I)      Read Num Blocks=1162  Num Prerouted Wires=0  Num CS=0
[02/25 14:28:17   1163s] (I)      Layer 1 (V) : #blockages 1162 : #preroutes 0
[02/25 14:28:17   1163s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/25 14:28:17   1163s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/25 14:28:17   1163s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/25 14:28:17   1163s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/25 14:28:17   1164s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/25 14:28:17   1164s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/25 14:28:17   1164s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[02/25 14:28:17   1164s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[02/25 14:28:17   1164s] (I)      Moved 1 terms for better access 
[02/25 14:28:17   1164s] (I)      Number of ignored nets                =      0
[02/25 14:28:17   1164s] (I)      Number of connected nets              =      0
[02/25 14:28:17   1164s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/25 14:28:17   1164s] (I)      Number of clock nets                  =     12.  Ignored: No
[02/25 14:28:17   1164s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/25 14:28:17   1164s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/25 14:28:17   1164s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/25 14:28:17   1164s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/25 14:28:17   1164s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/25 14:28:17   1164s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/25 14:28:17   1164s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/25 14:28:17   1164s] [NR-eGR] There are 12 clock nets ( 12 with NDR ).
[02/25 14:28:17   1164s] (I)      Ndr track 0 does not exist
[02/25 14:28:17   1164s] (I)      ---------------------Grid Graph Info--------------------
[02/25 14:28:17   1164s] (I)      Routing area        : (0, 0) - (544320, 535360)
[02/25 14:28:17   1164s] (I)      Core area           : (10080, 10080) - (534240, 525280)
[02/25 14:28:17   1164s] (I)      Site width          :   380  (dbu)
[02/25 14:28:17   1164s] (I)      Row height          :  2800  (dbu)
[02/25 14:28:17   1164s] (I)      GCell row height    :  2800  (dbu)
[02/25 14:28:17   1164s] (I)      GCell width         :  2800  (dbu)
[02/25 14:28:17   1164s] (I)      GCell height        :  2800  (dbu)
[02/25 14:28:17   1164s] (I)      Grid                :   194   191    10
[02/25 14:28:17   1164s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/25 14:28:17   1164s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/25 14:28:17   1164s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/25 14:28:17   1164s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/25 14:28:17   1164s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/25 14:28:17   1164s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/25 14:28:17   1164s] (I)      Default pitch size  :   270   280   280   560   560   560  1680  1680  3200  3360
[02/25 14:28:17   1164s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3820  3550
[02/25 14:28:17   1164s] (I)      Num tracks per GCell: 10.37 10.00 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/25 14:28:17   1164s] (I)      Total num of tracks :  1912  1944  1912   971   955   971   318   323   166   161
[02/25 14:28:17   1164s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/25 14:28:17   1164s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/25 14:28:17   1164s] (I)      --------------------------------------------------------
[02/25 14:28:17   1164s] 
[02/25 14:28:17   1164s] [NR-eGR] ============ Routing rule table ============
[02/25 14:28:17   1164s] [NR-eGR] Rule id: 0  Nets: 12
[02/25 14:28:17   1164s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[02/25 14:28:17   1164s] (I)                    Layer    2    3     4     5     6     7     8     9    10 
[02/25 14:28:17   1164s] (I)                    Pitch  560  560  1120  1120  1120  3200  3200  6400  6400 
[02/25 14:28:17   1164s] (I)             #Used tracks    2    2     2     2     2     2     2     2     2 
[02/25 14:28:17   1164s] (I)       #Fully used tracks    1    1     1     1     1     1     1     1     1 
[02/25 14:28:17   1164s] [NR-eGR] ========================================
[02/25 14:28:17   1164s] [NR-eGR] 
[02/25 14:28:17   1164s] (I)      =============== Blocked Tracks ===============
[02/25 14:28:17   1164s] (I)      +-------+---------+----------+---------------+
[02/25 14:28:17   1164s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/25 14:28:17   1164s] (I)      +-------+---------+----------+---------------+
[02/25 14:28:17   1164s] (I)      |     1 |       0 |        0 |         0.00% |
[02/25 14:28:17   1164s] (I)      |     2 |  371304 |    11438 |         3.08% |
[02/25 14:28:17   1164s] (I)      |     3 |  370928 |        0 |         0.00% |
[02/25 14:28:17   1164s] (I)      |     4 |  185461 |        0 |         0.00% |
[02/25 14:28:17   1164s] (I)      |     5 |  185270 |        0 |         0.00% |
[02/25 14:28:17   1164s] (I)      |     6 |  185461 |        0 |         0.00% |
[02/25 14:28:17   1164s] (I)      |     7 |   61692 |        0 |         0.00% |
[02/25 14:28:17   1164s] (I)      |     8 |   61693 |        0 |         0.00% |
[02/25 14:28:17   1164s] (I)      |     9 |   32204 |        0 |         0.00% |
[02/25 14:28:17   1164s] (I)      |    10 |   30751 |        0 |         0.00% |
[02/25 14:28:17   1164s] (I)      +-------+---------+----------+---------------+
[02/25 14:28:17   1164s] (I)      Finished Import and model ( CPU: 0.22 sec, Real: 0.21 sec, Curr Mem: 2081.31 MB )
[02/25 14:28:17   1164s] (I)      Reset routing kernel
[02/25 14:28:17   1164s] (I)      Started Global Routing ( Curr Mem: 2081.31 MB )
[02/25 14:28:17   1164s] (I)      totalPins=407  totalGlobalPin=405 (99.51%)
[02/25 14:28:17   1164s] (I)      total 2D Cap : 556389 = (370928 H, 185461 V)
[02/25 14:28:17   1164s] [NR-eGR] Layer group 1: route 12 net(s) in layer range [3, 4]
[02/25 14:28:17   1164s] (I)      
[02/25 14:28:17   1164s] (I)      ============  Phase 1a Route ============
[02/25 14:28:17   1164s] (I)      Usage: 1571 = (833 H, 738 V) = (0.22% H, 0.40% V) = (1.166e+03um H, 1.033e+03um V)
[02/25 14:28:17   1164s] (I)      
[02/25 14:28:17   1164s] (I)      ============  Phase 1b Route ============
[02/25 14:28:17   1164s] (I)      Usage: 1571 = (833 H, 738 V) = (0.22% H, 0.40% V) = (1.166e+03um H, 1.033e+03um V)
[02/25 14:28:17   1164s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.199400e+03um
[02/25 14:28:17   1164s] (I)      
[02/25 14:28:17   1164s] (I)      ============  Phase 1c Route ============
[02/25 14:28:17   1164s] (I)      Usage: 1571 = (833 H, 738 V) = (0.22% H, 0.40% V) = (1.166e+03um H, 1.033e+03um V)
[02/25 14:28:17   1164s] (I)      
[02/25 14:28:17   1164s] (I)      ============  Phase 1d Route ============
[02/25 14:28:17   1164s] (I)      Usage: 1571 = (833 H, 738 V) = (0.22% H, 0.40% V) = (1.166e+03um H, 1.033e+03um V)
[02/25 14:28:17   1164s] (I)      
[02/25 14:28:17   1164s] (I)      ============  Phase 1e Route ============
[02/25 14:28:17   1164s] (I)      Usage: 1571 = (833 H, 738 V) = (0.22% H, 0.40% V) = (1.166e+03um H, 1.033e+03um V)
[02/25 14:28:17   1164s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.199400e+03um
[02/25 14:28:17   1164s] (I)      
[02/25 14:28:17   1164s] (I)      ============  Phase 1f Route ============
[02/25 14:28:17   1164s] (I)      Usage: 1571 = (833 H, 738 V) = (0.22% H, 0.40% V) = (1.166e+03um H, 1.033e+03um V)
[02/25 14:28:17   1164s] (I)      
[02/25 14:28:17   1164s] (I)      ============  Phase 1g Route ============
[02/25 14:28:17   1164s] (I)      Usage: 1571 = (833 H, 738 V) = (0.22% H, 0.40% V) = (1.166e+03um H, 1.033e+03um V)
[02/25 14:28:17   1164s] (I)      #Nets         : 12
[02/25 14:28:17   1164s] (I)      #Relaxed nets : 0
[02/25 14:28:17   1164s] (I)      Wire length   : 1571
[02/25 14:28:17   1164s] (I)      
[02/25 14:28:17   1164s] (I)      ============  Phase 1h Route ============
[02/25 14:28:17   1164s] (I)      Usage: 1571 = (833 H, 738 V) = (0.22% H, 0.40% V) = (1.166e+03um H, 1.033e+03um V)
[02/25 14:28:17   1164s] (I)      
[02/25 14:28:17   1164s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/25 14:28:17   1164s] [NR-eGR]                        OverCon            
[02/25 14:28:17   1164s] [NR-eGR]                         #Gcell     %Gcell
[02/25 14:28:17   1164s] [NR-eGR]        Layer             (1-0)    OverCon
[02/25 14:28:17   1164s] [NR-eGR] ----------------------------------------------
[02/25 14:28:17   1164s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:17   1164s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:17   1164s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:17   1164s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:17   1164s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:17   1164s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:17   1164s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:17   1164s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:17   1164s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:17   1164s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:17   1164s] [NR-eGR] ----------------------------------------------
[02/25 14:28:17   1164s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/25 14:28:17   1164s] [NR-eGR] 
[02/25 14:28:17   1164s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2081.31 MB )
[02/25 14:28:17   1164s] (I)      total 2D Cap : 1473326 = (650094 H, 823232 V)
[02/25 14:28:17   1164s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/25 14:28:17   1164s] (I)      ============= Track Assignment ============
[02/25 14:28:17   1164s] (I)      Started Track Assignment (1T) ( Curr Mem: 2081.31 MB )
[02/25 14:28:17   1164s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/25 14:28:17   1164s] (I)      Run Multi-thread track assignment
[02/25 14:28:17   1164s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2081.31 MB )
[02/25 14:28:17   1164s] (I)      Started Export ( Curr Mem: 2081.31 MB )
[02/25 14:28:17   1164s] [NR-eGR]                  Length (um)    Vias 
[02/25 14:28:17   1164s] [NR-eGR] -------------------------------------
[02/25 14:28:17   1164s] [NR-eGR]  metal1   (1H)             0   94291 
[02/25 14:28:17   1164s] [NR-eGR]  metal2   (2V)         78671  117420 
[02/25 14:28:17   1164s] [NR-eGR]  metal3   (3H)         80075    3212 
[02/25 14:28:17   1164s] [NR-eGR]  metal4   (4V)          9123    1821 
[02/25 14:28:17   1164s] [NR-eGR]  metal5   (5H)          2645      70 
[02/25 14:28:17   1164s] [NR-eGR]  metal6   (6V)           387       2 
[02/25 14:28:17   1164s] [NR-eGR]  metal7   (7H)             1       0 
[02/25 14:28:17   1164s] [NR-eGR]  metal8   (8V)             0       0 
[02/25 14:28:17   1164s] [NR-eGR]  metal9   (9H)             0       0 
[02/25 14:28:17   1164s] [NR-eGR]  metal10  (10V)            0       0 
[02/25 14:28:17   1164s] [NR-eGR] -------------------------------------
[02/25 14:28:17   1164s] [NR-eGR]           Total       170902  216816 
[02/25 14:28:17   1164s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:28:17   1164s] [NR-eGR] Total half perimeter of net bounding box: 151214um
[02/25 14:28:17   1164s] [NR-eGR] Total length: 170902um, number of vias: 216816
[02/25 14:28:17   1164s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:28:17   1164s] [NR-eGR] Total eGR-routed clock nets wire length: 2252um, number of vias: 1104
[02/25 14:28:17   1164s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:28:17   1164s] [NR-eGR] Report for selected net(s) only.
[02/25 14:28:17   1164s] [NR-eGR]                  Length (um)  Vias 
[02/25 14:28:17   1164s] [NR-eGR] -----------------------------------
[02/25 14:28:17   1164s] [NR-eGR]  metal1   (1H)             0   406 
[02/25 14:28:17   1164s] [NR-eGR]  metal2   (2V)           148   411 
[02/25 14:28:17   1164s] [NR-eGR]  metal3   (3H)          1190   287 
[02/25 14:28:17   1164s] [NR-eGR]  metal4   (4V)           914     0 
[02/25 14:28:17   1164s] [NR-eGR]  metal5   (5H)             0     0 
[02/25 14:28:17   1164s] [NR-eGR]  metal6   (6V)             0     0 
[02/25 14:28:17   1164s] [NR-eGR]  metal7   (7H)             0     0 
[02/25 14:28:17   1164s] [NR-eGR]  metal8   (8V)             0     0 
[02/25 14:28:17   1164s] [NR-eGR]  metal9   (9H)             0     0 
[02/25 14:28:17   1164s] [NR-eGR]  metal10  (10V)            0     0 
[02/25 14:28:17   1164s] [NR-eGR] -----------------------------------
[02/25 14:28:17   1164s] [NR-eGR]           Total         2252  1104 
[02/25 14:28:17   1164s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:28:17   1164s] [NR-eGR] Total half perimeter of net bounding box: 1729um
[02/25 14:28:17   1164s] [NR-eGR] Total length: 2252um, number of vias: 1104
[02/25 14:28:17   1164s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:28:17   1164s] [NR-eGR] Total routed clock nets wire length: 2252um, number of vias: 1104
[02/25 14:28:17   1164s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:28:17   1164s] (I)      Finished Export ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2081.31 MB )
[02/25 14:28:17   1164s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.42 sec, Real: 0.42 sec, Curr Mem: 2063.31 MB )
[02/25 14:28:17   1164s] (I)      ====================================== Runtime Summary =======================================
[02/25 14:28:17   1164s] (I)       Step                                         %        Start       Finish      Real       CPU 
[02/25 14:28:17   1164s] (I)      ----------------------------------------------------------------------------------------------
[02/25 14:28:17   1164s] (I)       Early Global Route kernel              100.00%  1504.81 sec  1505.23 sec  0.42 sec  0.42 sec 
[02/25 14:28:17   1164s] (I)       +-Import and model                      50.99%  1504.81 sec  1505.03 sec  0.21 sec  0.22 sec 
[02/25 14:28:17   1164s] (I)       | +-Create place DB                     28.60%  1504.81 sec  1504.93 sec  0.12 sec  0.13 sec 
[02/25 14:28:17   1164s] (I)       | | +-Import place data                 28.50%  1504.81 sec  1504.93 sec  0.12 sec  0.13 sec 
[02/25 14:28:17   1164s] (I)       | | | +-Read instances and placement     7.85%  1504.81 sec  1504.85 sec  0.03 sec  0.04 sec 
[02/25 14:28:17   1164s] (I)       | | | +-Read nets                       20.44%  1504.85 sec  1504.93 sec  0.09 sec  0.08 sec 
[02/25 14:28:17   1164s] (I)       | +-Create route DB                     18.25%  1504.93 sec  1505.01 sec  0.08 sec  0.07 sec 
[02/25 14:28:17   1164s] (I)       | | +-Import route data (1T)            17.64%  1504.93 sec  1505.01 sec  0.07 sec  0.07 sec 
[02/25 14:28:17   1164s] (I)       | | | +-Read blockages ( Layer 2-10 )    2.57%  1504.95 sec  1504.96 sec  0.01 sec  0.01 sec 
[02/25 14:28:17   1164s] (I)       | | | | +-Read routing blockages         0.00%  1504.95 sec  1504.95 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       | | | | +-Read instance blockages        1.70%  1504.95 sec  1504.95 sec  0.01 sec  0.01 sec 
[02/25 14:28:17   1164s] (I)       | | | | +-Read PG blockages              0.03%  1504.95 sec  1504.95 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       | | | | +-Read clock blockages           0.01%  1504.96 sec  1504.96 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       | | | | +-Read other blockages           0.01%  1504.96 sec  1504.96 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       | | | | +-Read halo blockages            0.10%  1504.96 sec  1504.96 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       | | | | +-Read boundary cut boxes        0.00%  1504.96 sec  1504.96 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       | | | +-Read blackboxes                  0.01%  1504.96 sec  1504.96 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       | | | +-Read prerouted                   2.69%  1504.96 sec  1504.97 sec  0.01 sec  0.01 sec 
[02/25 14:28:17   1164s] (I)       | | | +-Read unlegalized nets            1.34%  1504.97 sec  1504.98 sec  0.01 sec  0.01 sec 
[02/25 14:28:17   1164s] (I)       | | | +-Read nets                        0.07%  1504.98 sec  1504.98 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       | | | +-Set up via pillars               0.00%  1504.98 sec  1504.98 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       | | | +-Initialize 3D grid graph         0.92%  1504.98 sec  1504.98 sec  0.00 sec  0.01 sec 
[02/25 14:28:17   1164s] (I)       | | | +-Model blockage capacity          6.27%  1504.98 sec  1505.01 sec  0.03 sec  0.02 sec 
[02/25 14:28:17   1164s] (I)       | | | | +-Initialize 3D capacity         5.44%  1504.98 sec  1505.00 sec  0.02 sec  0.02 sec 
[02/25 14:28:17   1164s] (I)       | | | +-Move terms for access (1T)       0.05%  1505.01 sec  1505.01 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       | +-Read aux data                        0.00%  1505.01 sec  1505.01 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       | +-Others data preparation              0.07%  1505.01 sec  1505.01 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       | +-Create route kernel                  2.23%  1505.01 sec  1505.02 sec  0.01 sec  0.01 sec 
[02/25 14:28:17   1164s] (I)       +-Global Routing                         8.01%  1505.03 sec  1505.06 sec  0.03 sec  0.03 sec 
[02/25 14:28:17   1164s] (I)       | +-Initialization                       0.08%  1505.03 sec  1505.03 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       | +-Net group 1                          5.96%  1505.03 sec  1505.05 sec  0.02 sec  0.01 sec 
[02/25 14:28:17   1164s] (I)       | | +-Generate topology                  0.43%  1505.03 sec  1505.03 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       | | +-Phase 1a                           0.37%  1505.03 sec  1505.04 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       | | | +-Pattern routing (1T)             0.22%  1505.03 sec  1505.04 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       | | +-Phase 1b                           0.10%  1505.04 sec  1505.04 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       | | +-Phase 1c                           0.01%  1505.04 sec  1505.04 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       | | +-Phase 1d                           0.01%  1505.04 sec  1505.04 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       | | +-Phase 1e                           0.15%  1505.04 sec  1505.04 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       | | | +-Route legalization               0.00%  1505.04 sec  1505.04 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       | | +-Phase 1f                           0.01%  1505.04 sec  1505.04 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       | | +-Phase 1g                           0.71%  1505.04 sec  1505.04 sec  0.00 sec  0.01 sec 
[02/25 14:28:17   1164s] (I)       | | | +-Post Routing                     0.59%  1505.04 sec  1505.04 sec  0.00 sec  0.01 sec 
[02/25 14:28:17   1164s] (I)       | | +-Phase 1h                           1.04%  1505.04 sec  1505.05 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       | | | +-Post Routing                     0.93%  1505.04 sec  1505.05 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       | | +-Layer assignment (1T)              0.60%  1505.05 sec  1505.05 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       +-Export 3D cong map                     2.79%  1505.06 sec  1505.07 sec  0.01 sec  0.02 sec 
[02/25 14:28:17   1164s] (I)       | +-Export 2D cong map                   0.25%  1505.07 sec  1505.07 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       +-Extract Global 3D Wires                0.01%  1505.07 sec  1505.07 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       +-Track Assignment (1T)                  3.57%  1505.07 sec  1505.09 sec  0.01 sec  0.01 sec 
[02/25 14:28:17   1164s] (I)       | +-Initialization                       0.01%  1505.07 sec  1505.07 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       | +-Track Assignment Kernel              3.26%  1505.07 sec  1505.09 sec  0.01 sec  0.01 sec 
[02/25 14:28:17   1164s] (I)       | +-Free Memory                          0.00%  1505.09 sec  1505.09 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       +-Export                                31.44%  1505.09 sec  1505.22 sec  0.13 sec  0.13 sec 
[02/25 14:28:17   1164s] (I)       | +-Export DB wires                      0.36%  1505.09 sec  1505.09 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       | | +-Export all nets                    0.15%  1505.09 sec  1505.09 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       | | +-Set wire vias                      0.02%  1505.09 sec  1505.09 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       | +-Report wirelength                   12.55%  1505.09 sec  1505.14 sec  0.05 sec  0.05 sec 
[02/25 14:28:17   1164s] (I)       | +-Update net boxes                    18.10%  1505.14 sec  1505.22 sec  0.08 sec  0.08 sec 
[02/25 14:28:17   1164s] (I)       | +-Update timing                        0.00%  1505.22 sec  1505.22 sec  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)       +-Postprocess design                     0.92%  1505.22 sec  1505.22 sec  0.00 sec  0.01 sec 
[02/25 14:28:17   1164s] (I)      ===================== Summary by functions =====================
[02/25 14:28:17   1164s] (I)       Lv  Step                                 %      Real       CPU 
[02/25 14:28:17   1164s] (I)      ----------------------------------------------------------------
[02/25 14:28:17   1164s] (I)        0  Early Global Route kernel      100.00%  0.42 sec  0.42 sec 
[02/25 14:28:17   1164s] (I)        1  Import and model                50.99%  0.21 sec  0.22 sec 
[02/25 14:28:17   1164s] (I)        1  Export                          31.44%  0.13 sec  0.13 sec 
[02/25 14:28:17   1164s] (I)        1  Global Routing                   8.01%  0.03 sec  0.03 sec 
[02/25 14:28:17   1164s] (I)        1  Track Assignment (1T)            3.57%  0.01 sec  0.01 sec 
[02/25 14:28:17   1164s] (I)        1  Export 3D cong map               2.79%  0.01 sec  0.02 sec 
[02/25 14:28:17   1164s] (I)        1  Postprocess design               0.92%  0.00 sec  0.01 sec 
[02/25 14:28:17   1164s] (I)        1  Extract Global 3D Wires          0.01%  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)        2  Create place DB                 28.60%  0.12 sec  0.13 sec 
[02/25 14:28:17   1164s] (I)        2  Create route DB                 18.25%  0.08 sec  0.07 sec 
[02/25 14:28:17   1164s] (I)        2  Update net boxes                18.10%  0.08 sec  0.08 sec 
[02/25 14:28:17   1164s] (I)        2  Report wirelength               12.55%  0.05 sec  0.05 sec 
[02/25 14:28:17   1164s] (I)        2  Net group 1                      5.96%  0.02 sec  0.01 sec 
[02/25 14:28:17   1164s] (I)        2  Track Assignment Kernel          3.26%  0.01 sec  0.01 sec 
[02/25 14:28:17   1164s] (I)        2  Create route kernel              2.23%  0.01 sec  0.01 sec 
[02/25 14:28:17   1164s] (I)        2  Export DB wires                  0.36%  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)        2  Export 2D cong map               0.25%  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)        2  Initialization                   0.09%  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)        2  Others data preparation          0.07%  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)        3  Import place data               28.50%  0.12 sec  0.13 sec 
[02/25 14:28:17   1164s] (I)        3  Import route data (1T)          17.64%  0.07 sec  0.07 sec 
[02/25 14:28:17   1164s] (I)        3  Phase 1h                         1.04%  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)        3  Phase 1g                         0.71%  0.00 sec  0.01 sec 
[02/25 14:28:17   1164s] (I)        3  Layer assignment (1T)            0.60%  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)        3  Generate topology                0.43%  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)        3  Phase 1a                         0.37%  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)        3  Phase 1e                         0.15%  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)        3  Export all nets                  0.15%  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)        3  Phase 1b                         0.10%  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)        3  Set wire vias                    0.02%  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)        3  Phase 1f                         0.01%  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)        4  Read nets                       20.50%  0.09 sec  0.08 sec 
[02/25 14:28:17   1164s] (I)        4  Read instances and placement     7.85%  0.03 sec  0.04 sec 
[02/25 14:28:17   1164s] (I)        4  Model blockage capacity          6.27%  0.03 sec  0.02 sec 
[02/25 14:28:17   1164s] (I)        4  Read prerouted                   2.69%  0.01 sec  0.01 sec 
[02/25 14:28:17   1164s] (I)        4  Read blockages ( Layer 2-10 )    2.57%  0.01 sec  0.01 sec 
[02/25 14:28:17   1164s] (I)        4  Post Routing                     1.53%  0.01 sec  0.01 sec 
[02/25 14:28:17   1164s] (I)        4  Read unlegalized nets            1.34%  0.01 sec  0.01 sec 
[02/25 14:28:17   1164s] (I)        4  Initialize 3D grid graph         0.92%  0.00 sec  0.01 sec 
[02/25 14:28:17   1164s] (I)        4  Pattern routing (1T)             0.22%  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)        4  Move terms for access (1T)       0.05%  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)        5  Initialize 3D capacity           5.44%  0.02 sec  0.02 sec 
[02/25 14:28:17   1164s] (I)        5  Read instance blockages          1.70%  0.01 sec  0.01 sec 
[02/25 14:28:17   1164s] (I)        5  Read halo blockages              0.10%  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)        5  Read PG blockages                0.03%  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[02/25 14:28:17   1164s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.5 real=0:00:00.5)
[02/25 14:28:17   1164s]     Routing using eGR in eGR->NR Step done.
[02/25 14:28:17   1164s]     Routing using NR in eGR->NR Step...
[02/25 14:28:17   1164s] 
[02/25 14:28:17   1164s] CCOPT: Preparing to route 12 clock nets with NanoRoute.
[02/25 14:28:17   1164s]   All net are default rule.
[02/25 14:28:17   1164s]   Preferred NanoRoute mode settings: Current
[02/25 14:28:17   1164s] -droutePostRouteSpreadWire auto
[02/25 14:28:17   1164s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/25 14:28:17   1164s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[02/25 14:28:17   1164s] To increase the message display limit, refer to the product command reference manual.
[02/25 14:28:17   1164s]       Clock detailed routing...
[02/25 14:28:17   1164s]         NanoRoute...
[02/25 14:28:17   1164s] % Begin globalDetailRoute (date=02/25 14:28:17, mem=1680.7M)
[02/25 14:28:17   1164s] 
[02/25 14:28:17   1164s] globalDetailRoute
[02/25 14:28:17   1164s] 
[02/25 14:28:17   1164s] #Start globalDetailRoute on Sat Feb 25 14:28:17 2023
[02/25 14:28:17   1164s] #
[02/25 14:28:17   1164s] ### Time Record (globalDetailRoute) is installed.
[02/25 14:28:17   1164s] ### Time Record (Pre Callback) is installed.
[02/25 14:28:17   1164s] ### Time Record (Pre Callback) is uninstalled.
[02/25 14:28:17   1164s] ### Time Record (DB Import) is installed.
[02/25 14:28:17   1164s] ### Time Record (Timing Data Generation) is installed.
[02/25 14:28:17   1164s] ### Time Record (Timing Data Generation) is uninstalled.
[02/25 14:28:17   1164s] ### Net info: total nets: 34558
[02/25 14:28:17   1164s] ### Net info: dirty nets: 0
[02/25 14:28:17   1164s] ### Net info: marked as disconnected nets: 0
[02/25 14:28:17   1164s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=12)
[02/25 14:28:17   1164s] #num needed restored net=0
[02/25 14:28:17   1164s] #need_extraction net=0 (total=34558)
[02/25 14:28:17   1164s] ### Net info: fully routed nets: 12
[02/25 14:28:17   1164s] ### Net info: trivial (< 2 pins) nets: 111
[02/25 14:28:17   1164s] ### Net info: unrouted nets: 34435
[02/25 14:28:17   1164s] ### Net info: re-extraction nets: 0
[02/25 14:28:17   1164s] ### Net info: selected nets: 12
[02/25 14:28:17   1164s] ### Net info: ignored nets: 0
[02/25 14:28:17   1164s] ### Net info: skip routing nets: 0
[02/25 14:28:18   1164s] #WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
[02/25 14:28:18   1164s] ### import design signature (5): route=608758725 fixed_route=2117703511 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2062384979 dirty_area=0 del_dirty_area=0 cell=2069971536 placement=132798789 pin_access=1 inst_pattern=1
[02/25 14:28:18   1164s] ### Time Record (DB Import) is uninstalled.
[02/25 14:28:18   1164s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[02/25 14:28:18   1164s] #
[02/25 14:28:18   1164s] #Wire/Via statistics before line assignment ...
[02/25 14:28:18   1164s] #Total number of nets with non-default rule or having extra spacing = 12
[02/25 14:28:18   1164s] #Total wire length = 2252 um.
[02/25 14:28:18   1164s] #Total half perimeter of net bounding box = 1735 um.
[02/25 14:28:18   1164s] #Total wire length on LAYER metal1 = 0 um.
[02/25 14:28:18   1164s] #Total wire length on LAYER metal2 = 148 um.
[02/25 14:28:18   1164s] #Total wire length on LAYER metal3 = 1190 um.
[02/25 14:28:18   1164s] #Total wire length on LAYER metal4 = 914 um.
[02/25 14:28:18   1164s] #Total wire length on LAYER metal5 = 0 um.
[02/25 14:28:18   1164s] #Total wire length on LAYER metal6 = 0 um.
[02/25 14:28:18   1164s] #Total wire length on LAYER metal7 = 0 um.
[02/25 14:28:18   1164s] #Total wire length on LAYER metal8 = 0 um.
[02/25 14:28:18   1164s] #Total wire length on LAYER metal9 = 0 um.
[02/25 14:28:18   1164s] #Total wire length on LAYER metal10 = 0 um.
[02/25 14:28:18   1164s] #Total number of vias = 1104
[02/25 14:28:18   1164s] #Up-Via Summary (total 1104):
[02/25 14:28:18   1164s] #           
[02/25 14:28:18   1164s] #-----------------------
[02/25 14:28:18   1164s] # metal1            406
[02/25 14:28:18   1164s] # metal2            411
[02/25 14:28:18   1164s] # metal3            287
[02/25 14:28:18   1164s] #-----------------------
[02/25 14:28:18   1164s] #                  1104 
[02/25 14:28:18   1164s] #
[02/25 14:28:18   1164s] ### Time Record (Data Preparation) is installed.
[02/25 14:28:18   1164s] #Start routing data preparation on Sat Feb 25 14:28:18 2023
[02/25 14:28:18   1164s] #
[02/25 14:28:18   1164s] #Minimum voltage of a net in the design = 0.000.
[02/25 14:28:18   1164s] #Maximum voltage of a net in the design = 1.100.
[02/25 14:28:18   1164s] #Voltage range [0.000 - 1.100] has 34556 nets.
[02/25 14:28:18   1164s] #Voltage range [1.100 - 1.100] has 1 net.
[02/25 14:28:18   1164s] #Voltage range [0.000 - 0.000] has 1 net.
[02/25 14:28:18   1164s] #Build and mark too close pins for the same net.
[02/25 14:28:18   1164s] ### Time Record (Cell Pin Access) is installed.
[02/25 14:28:18   1164s] #Initial pin access analysis.
[02/25 14:28:19   1165s] #Detail pin access analysis.
[02/25 14:28:19   1165s] ### Time Record (Cell Pin Access) is uninstalled.
[02/25 14:28:19   1166s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[02/25 14:28:19   1166s] # metal2       V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[02/25 14:28:19   1166s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[02/25 14:28:19   1166s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/25 14:28:19   1166s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/25 14:28:19   1166s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/25 14:28:19   1166s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[02/25 14:28:19   1166s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[02/25 14:28:19   1166s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[02/25 14:28:19   1166s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[02/25 14:28:19   1166s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1689.83 (MB), peak = 1790.84 (MB)
[02/25 14:28:19   1166s] #Regenerating Ggrids automatically.
[02/25 14:28:19   1166s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[02/25 14:28:19   1166s] #Using automatically generated G-grids.
[02/25 14:28:19   1166s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[02/25 14:28:19   1166s] #Done routing data preparation.
[02/25 14:28:19   1166s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1694.47 (MB), peak = 1790.84 (MB)
[02/25 14:28:19   1166s] ### Time Record (Data Preparation) is uninstalled.
[02/25 14:28:19   1166s] #Data initialization: cpu:00:00:02, real:00:00:02, mem:1.7 GB, peak:1.7 GB
[02/25 14:28:19   1166s] 
[02/25 14:28:19   1166s] Trim Metal Layers:
[02/25 14:28:19   1166s] LayerId::1 widthSet size::4
[02/25 14:28:19   1166s] LayerId::2 widthSet size::4
[02/25 14:28:19   1166s] LayerId::3 widthSet size::4
[02/25 14:28:19   1166s] LayerId::4 widthSet size::4
[02/25 14:28:19   1166s] LayerId::5 widthSet size::4
[02/25 14:28:19   1166s] LayerId::6 widthSet size::4
[02/25 14:28:19   1166s] LayerId::7 widthSet size::4
[02/25 14:28:19   1166s] LayerId::8 widthSet size::4
[02/25 14:28:19   1166s] LayerId::9 widthSet size::4
[02/25 14:28:19   1166s] LayerId::10 widthSet size::3
[02/25 14:28:19   1166s] Updating RC grid for preRoute extraction ...
[02/25 14:28:19   1166s] eee: pegSigSF::1.070000
[02/25 14:28:19   1166s] Initializing multi-corner capacitance tables ... 
[02/25 14:28:19   1166s] Initializing multi-corner resistance tables ...
[02/25 14:28:19   1166s] eee: l::1 avDens::0.095937 usedTrk::3837.469009 availTrk::40000.000000 sigTrk::3837.469009
[02/25 14:28:19   1166s] eee: l::2 avDens::0.030256 usedTrk::121.022254 availTrk::4000.000000 sigTrk::121.022254
[02/25 14:28:19   1166s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:28:19   1166s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:28:19   1166s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:28:19   1166s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:28:19   1166s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:28:19   1166s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:28:19   1166s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:28:19   1166s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:28:19   1166s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/25 14:28:19   1166s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.812900 pMod=83 wcR=0.500500 newSi=0.002500 wHLS=1.251250 siPrev=0 viaL=0.000000
[02/25 14:28:19   1166s] #Successfully loaded pre-route RC model
[02/25 14:28:19   1166s] #Enabled timing driven Line Assignment.
[02/25 14:28:19   1166s] ### Time Record (Line Assignment) is installed.
[02/25 14:28:19   1166s] #
[02/25 14:28:19   1166s] #Begin Line Assignment ...
[02/25 14:28:19   1166s] #
[02/25 14:28:19   1166s] #Begin build data ...
[02/25 14:28:19   1166s] #
[02/25 14:28:19   1166s] #Distribution of nets:
[02/25 14:28:19   1166s] #    27309 ( 2         pin),   2784 ( 3         pin),   1858 ( 4         pin),
[02/25 14:28:19   1166s] #      802 ( 5         pin),    981 ( 6         pin),     78 ( 7         pin),
[02/25 14:28:19   1166s] #       61 ( 8         pin),     16 ( 9         pin),    252 (10-19      pin),
[02/25 14:28:19   1166s] #      174 (20-29      pin),     40 (30-39      pin),     88 (40-49      pin),
[02/25 14:28:19   1166s] #        1 (50-59      pin),      3 (60-69      pin),      0 (>=2000     pin).
[02/25 14:28:19   1166s] #Total: 34558 nets, 34447 non-trivial nets, 12 fully global routed, 12 clocks,
[02/25 14:28:19   1166s] #       12 nets have extra space,
[02/25 14:28:19   1166s] #       34447 nets (34435 automatically) have layer range, 12 nets have weight,
[02/25 14:28:19   1166s] #       12 nets have avoid detour, 12 nets have priority.
[02/25 14:28:19   1166s] #
[02/25 14:28:19   1166s] #Nets in 2 layer ranges:
[02/25 14:28:19   1166s] #   (-------, metal8)*:    34435 (100.0%)
[02/25 14:28:19   1166s] #   (metal3, metal4) :       12 ( 0.0%)
[02/25 14:28:19   1166s] #
[02/25 14:28:19   1166s] #12 nets selected.
[02/25 14:28:19   1166s] #
[02/25 14:28:19   1166s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[02/25 14:28:19   1166s] ### 
[02/25 14:28:19   1166s] ### Net length summary before Line Assignment:
[02/25 14:28:19   1166s] ### Layer     H-Len   V-Len         Total       #Up-Via
[02/25 14:28:19   1166s] ### ---------------------------------------------------
[02/25 14:28:19   1166s] ### metal1        0       0       0(  0%)     406( 22%)
[02/25 14:28:19   1166s] ### metal2        0     134     134(  6%)    1138( 62%)
[02/25 14:28:19   1166s] ### metal3     1203       0    1203( 53%)     287( 16%)
[02/25 14:28:19   1166s] ### metal4        0     914     914( 41%)       0(  0%)
[02/25 14:28:19   1166s] ### metal5        0       0       0(  0%)       0(  0%)
[02/25 14:28:19   1166s] ### metal6        0       0       0(  0%)       0(  0%)
[02/25 14:28:19   1166s] ### metal7        0       0       0(  0%)       0(  0%)
[02/25 14:28:19   1166s] ### metal8        0       0       0(  0%)       0(  0%)
[02/25 14:28:19   1166s] ### metal9        0       0       0(  0%)       0(  0%)
[02/25 14:28:19   1166s] ### metal10       0       0       0(  0%)       0(  0%)
[02/25 14:28:19   1166s] ### ---------------------------------------------------
[02/25 14:28:19   1166s] ###            1203    1048    2252          1831      
[02/25 14:28:20   1166s] ### 
[02/25 14:28:20   1166s] ### Net length and overlap summary after Line Assignment:
[02/25 14:28:20   1166s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[02/25 14:28:20   1166s] ### ----------------------------------------------------------------------------
[02/25 14:28:20   1166s] ### metal1        0       0       0(  0%)     406( 37%)    0(  0%)     0(  0.0%)
[02/25 14:28:20   1166s] ### metal2        0     167     167(  7%)     440( 40%)    0(  0%)     0(  0.0%)
[02/25 14:28:20   1166s] ### metal3     1188       0    1188( 52%)     250( 23%)    0(  0%)     0(  0.0%)
[02/25 14:28:20   1166s] ### metal4        0     909     909( 40%)       0(  0%)    0(  0%)     0(  0.0%)
[02/25 14:28:20   1166s] ### metal5        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/25 14:28:20   1166s] ### metal6        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/25 14:28:20   1166s] ### metal7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/25 14:28:20   1166s] ### metal8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/25 14:28:20   1166s] ### metal9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/25 14:28:20   1166s] ### metal10       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/25 14:28:20   1166s] ### ----------------------------------------------------------------------------
[02/25 14:28:20   1166s] ###            1188    1076    2265          1096          0           0        
[02/25 14:28:20   1166s] #
[02/25 14:28:20   1166s] #Line Assignment statistics:
[02/25 14:28:20   1166s] #Cpu time = 00:00:00
[02/25 14:28:20   1166s] #Elapsed time = 00:00:00
[02/25 14:28:20   1166s] #Increased memory = 2.13 (MB)
[02/25 14:28:20   1166s] #Total memory = 1703.21 (MB)
[02/25 14:28:20   1166s] #Peak memory = 1790.84 (MB)
[02/25 14:28:20   1166s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[02/25 14:28:20   1166s] #
[02/25 14:28:20   1166s] #Begin assignment summary ...
[02/25 14:28:20   1166s] #
[02/25 14:28:20   1166s] #  Total number of segments             = 704
[02/25 14:28:20   1166s] #  Total number of overlap segments     =   0 (  0.0%)
[02/25 14:28:20   1166s] #  Total number of assigned segments    = 298 ( 42.3%)
[02/25 14:28:20   1166s] #  Total number of shifted segments     =   7 (  1.0%)
[02/25 14:28:20   1166s] #  Average movement of shifted segments =   4.71 tracks
[02/25 14:28:20   1166s] #
[02/25 14:28:20   1166s] #  Total number of overlaps             =   0
[02/25 14:28:20   1166s] #  Total length of overlaps             =   0 um
[02/25 14:28:20   1166s] #
[02/25 14:28:20   1166s] #End assignment summary.
[02/25 14:28:20   1166s] ### Time Record (Line Assignment) is uninstalled.
[02/25 14:28:20   1166s] #
[02/25 14:28:20   1166s] #Wire/Via statistics after line assignment ...
[02/25 14:28:20   1166s] #Total number of nets with non-default rule or having extra spacing = 12
[02/25 14:28:20   1166s] #Total wire length = 2265 um.
[02/25 14:28:20   1166s] #Total half perimeter of net bounding box = 1735 um.
[02/25 14:28:20   1166s] #Total wire length on LAYER metal1 = 0 um.
[02/25 14:28:20   1166s] #Total wire length on LAYER metal2 = 168 um.
[02/25 14:28:20   1166s] #Total wire length on LAYER metal3 = 1189 um.
[02/25 14:28:20   1166s] #Total wire length on LAYER metal4 = 909 um.
[02/25 14:28:20   1166s] #Total wire length on LAYER metal5 = 0 um.
[02/25 14:28:20   1166s] #Total wire length on LAYER metal6 = 0 um.
[02/25 14:28:20   1166s] #Total wire length on LAYER metal7 = 0 um.
[02/25 14:28:20   1166s] #Total wire length on LAYER metal8 = 0 um.
[02/25 14:28:20   1166s] #Total wire length on LAYER metal9 = 0 um.
[02/25 14:28:20   1166s] #Total wire length on LAYER metal10 = 0 um.
[02/25 14:28:20   1166s] #Total number of vias = 1096
[02/25 14:28:20   1166s] #Up-Via Summary (total 1096):
[02/25 14:28:20   1166s] #           
[02/25 14:28:20   1166s] #-----------------------
[02/25 14:28:20   1166s] # metal1            406
[02/25 14:28:20   1166s] # metal2            440
[02/25 14:28:20   1166s] # metal3            250
[02/25 14:28:20   1166s] #-----------------------
[02/25 14:28:20   1166s] #                  1096 
[02/25 14:28:20   1166s] #
[02/25 14:28:20   1166s] #Routing data preparation, pin analysis, line assignment statistics:
[02/25 14:28:20   1166s] #Cpu time = 00:00:02
[02/25 14:28:20   1166s] #Elapsed time = 00:00:02
[02/25 14:28:20   1166s] #Increased memory = 18.52 (MB)
[02/25 14:28:20   1166s] #Total memory = 1701.17 (MB)
[02/25 14:28:20   1166s] #Peak memory = 1790.84 (MB)
[02/25 14:28:20   1166s] #RTESIG:78da9592314fc330108599f915a7b4439068f1d94de30c2c48ac802a60ad4ce346118e8d
[02/25 14:28:20   1166s] #       6207d47fcf15588a52bbf566fbf3dd7bef3c99bedeaf20e338c762e611d91ae161c539ab
[02/25 14:28:20   1166s] #       90cf38638b1b8e6bba7ab9cb2e27d3c7a7670e1928efdbc6ae3b57ebdb8d719b77086dd7
[02/25 14:28:20   1166s] #       dae6f70433c87de8697f0d83d73d781d02edaefe0a9410fa4143fee69c1925702160ab8c
[02/25 14:28:20   1166s] #       8f315c48e00cf2d606dde87e9ca9e4619d7a6755d76ea0d65b3598f00f176299525648b2
[02/25 14:28:20   1166s] #       1fdc8733aed9817164f9abed75dc70c9e85122146404a53c237279a030ee07f7399e8317
[02/25 14:28:20   1166s] #       ec2c5c2265413c39d376e8c625efe7941a77b1ac00d99c32a005f9d63815c6c9b21490fd
[02/25 14:28:20   1166s] #       c4146d5a92342ce29f036541b53e45622e723f711f94ad555f479b4a49f5acb351691c51
[02/25 14:28:20   1166s] #       a4f2e0582ed2ff9fb2380192cb53a02a0d714eee8e6675f10d47eb5243
[02/25 14:28:20   1166s] #
[02/25 14:28:20   1166s] #Skip comparing routing design signature in db-snapshot flow
[02/25 14:28:20   1166s] ### Time Record (Detail Routing) is installed.
[02/25 14:28:20   1166s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 6080 ( 3.04000 um) top_route_layer = 10 top_pin_layer = 10
[02/25 14:28:20   1166s] #
[02/25 14:28:20   1166s] #Start Detail Routing..
[02/25 14:28:20   1166s] #start initial detail routing ...
[02/25 14:28:20   1166s] ### Design has 14 dirty nets
[02/25 14:28:22   1169s] ### Routing stats: routing = 31.33% drc-check-only = 8.75%
[02/25 14:28:22   1169s] #   number of violations = 2
[02/25 14:28:22   1169s] #
[02/25 14:28:22   1169s] #    By Layer and Type :
[02/25 14:28:22   1169s] #	           Loop   Totals
[02/25 14:28:22   1169s] #	metal1        0        0
[02/25 14:28:22   1169s] #	metal2        2        2
[02/25 14:28:22   1169s] #	Totals        2        2
[02/25 14:28:22   1169s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1707.57 (MB), peak = 1790.84 (MB)
[02/25 14:28:22   1169s] #start 1st optimization iteration ...
[02/25 14:28:22   1169s] ### Routing stats: routing = 31.36% drc-check-only = 8.75%
[02/25 14:28:22   1169s] #   number of violations = 0
[02/25 14:28:22   1169s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1707.82 (MB), peak = 1790.84 (MB)
[02/25 14:28:22   1169s] #Complete Detail Routing.
[02/25 14:28:22   1169s] #Total number of nets with non-default rule or having extra spacing = 12
[02/25 14:28:22   1169s] #Total wire length = 2325 um.
[02/25 14:28:22   1169s] #Total half perimeter of net bounding box = 1735 um.
[02/25 14:28:22   1169s] #Total wire length on LAYER metal1 = 13 um.
[02/25 14:28:22   1169s] #Total wire length on LAYER metal2 = 157 um.
[02/25 14:28:22   1169s] #Total wire length on LAYER metal3 = 1196 um.
[02/25 14:28:22   1169s] #Total wire length on LAYER metal4 = 960 um.
[02/25 14:28:22   1169s] #Total wire length on LAYER metal5 = 0 um.
[02/25 14:28:22   1169s] #Total wire length on LAYER metal6 = 0 um.
[02/25 14:28:22   1169s] #Total wire length on LAYER metal7 = 0 um.
[02/25 14:28:22   1169s] #Total wire length on LAYER metal8 = 0 um.
[02/25 14:28:22   1169s] #Total wire length on LAYER metal9 = 0 um.
[02/25 14:28:22   1169s] #Total wire length on LAYER metal10 = 0 um.
[02/25 14:28:22   1169s] #Total number of vias = 1086
[02/25 14:28:22   1169s] #Up-Via Summary (total 1086):
[02/25 14:28:22   1169s] #           
[02/25 14:28:22   1169s] #-----------------------
[02/25 14:28:22   1169s] # metal1            404
[02/25 14:28:22   1169s] # metal2            388
[02/25 14:28:22   1169s] # metal3            294
[02/25 14:28:22   1169s] #-----------------------
[02/25 14:28:22   1169s] #                  1086 
[02/25 14:28:22   1169s] #
[02/25 14:28:22   1169s] #Total number of DRC violations = 0
[02/25 14:28:22   1169s] ### Time Record (Detail Routing) is uninstalled.
[02/25 14:28:22   1169s] #Cpu time = 00:00:02
[02/25 14:28:22   1169s] #Elapsed time = 00:00:03
[02/25 14:28:22   1169s] #Increased memory = 6.66 (MB)
[02/25 14:28:22   1169s] #Total memory = 1707.83 (MB)
[02/25 14:28:22   1169s] #Peak memory = 1790.84 (MB)
[02/25 14:28:22   1169s] #Skip updating routing design signature in db-snapshot flow
[02/25 14:28:22   1169s] #detailRoute Statistics:
[02/25 14:28:22   1169s] #Cpu time = 00:00:02
[02/25 14:28:22   1169s] #Elapsed time = 00:00:03
[02/25 14:28:22   1169s] #Increased memory = 6.67 (MB)
[02/25 14:28:22   1169s] #Total memory = 1707.84 (MB)
[02/25 14:28:22   1169s] #Peak memory = 1790.84 (MB)
[02/25 14:28:22   1169s] ### Time Record (DB Export) is installed.
[02/25 14:28:22   1169s] ### export design design signature (12): route=1794433793 fixed_route=2117703511 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1462786485 dirty_area=0 del_dirty_area=0 cell=2069971536 placement=132798789 pin_access=663376623 inst_pattern=1
[02/25 14:28:22   1169s] #	no debugging net set
[02/25 14:28:22   1169s] ### Time Record (DB Export) is uninstalled.
[02/25 14:28:22   1169s] ### Time Record (Post Callback) is installed.
[02/25 14:28:23   1169s] ### Time Record (Post Callback) is uninstalled.
[02/25 14:28:23   1169s] #
[02/25 14:28:23   1169s] #globalDetailRoute statistics:
[02/25 14:28:23   1169s] #Cpu time = 00:00:05
[02/25 14:28:23   1169s] #Elapsed time = 00:00:05
[02/25 14:28:23   1169s] #Increased memory = 34.21 (MB)
[02/25 14:28:23   1169s] #Total memory = 1714.96 (MB)
[02/25 14:28:23   1169s] #Peak memory = 1790.84 (MB)
[02/25 14:28:23   1169s] #Number of warnings = 1
[02/25 14:28:23   1169s] #Total number of warnings = 1
[02/25 14:28:23   1169s] #Number of fails = 0
[02/25 14:28:23   1169s] #Total number of fails = 0
[02/25 14:28:23   1169s] #Complete globalDetailRoute on Sat Feb 25 14:28:23 2023
[02/25 14:28:23   1169s] #
[02/25 14:28:23   1169s] ### import design signature (13): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=663376623 inst_pattern=1
[02/25 14:28:23   1169s] ### Time Record (globalDetailRoute) is uninstalled.
[02/25 14:28:23   1169s] ### 
[02/25 14:28:23   1169s] ###   Scalability Statistics
[02/25 14:28:23   1169s] ### 
[02/25 14:28:23   1169s] ### --------------------------------+----------------+----------------+----------------+
[02/25 14:28:23   1169s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[02/25 14:28:23   1169s] ### --------------------------------+----------------+----------------+----------------+
[02/25 14:28:23   1169s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/25 14:28:23   1169s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/25 14:28:23   1169s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[02/25 14:28:23   1169s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[02/25 14:28:23   1169s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[02/25 14:28:23   1169s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[02/25 14:28:23   1169s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[02/25 14:28:23   1169s] ###   Detail Routing                |        00:00:02|        00:00:03|             1.0|
[02/25 14:28:23   1169s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[02/25 14:28:23   1169s] ###   Entire Command                |        00:00:05|        00:00:05|             1.0|
[02/25 14:28:23   1169s] ### --------------------------------+----------------+----------------+----------------+
[02/25 14:28:23   1169s] ### 
[02/25 14:28:23   1169s] % End globalDetailRoute (date=02/25 14:28:23, total cpu=0:00:05.4, real=0:00:06.0, peak res=1714.5M, current mem=1714.5M)
[02/25 14:28:23   1169s]         NanoRoute done. (took cpu=0:00:05.4 real=0:00:05.7)
[02/25 14:28:23   1169s]       Clock detailed routing done.
[02/25 14:28:23   1169s] Skipping check of guided vs. routed net lengths.
[02/25 14:28:23   1169s] Set FIXED routing status on 12 net(s)
[02/25 14:28:23   1169s] Set FIXED placed status on 11 instance(s)
[02/25 14:28:23   1169s]       Route Remaining Unrouted Nets...
[02/25 14:28:23   1169s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[02/25 14:28:23   1169s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2081.8M, EPOCH TIME: 1677364103.124796
[02/25 14:28:23   1169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:23   1169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:23   1169s] All LLGs are deleted
[02/25 14:28:23   1169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:23   1169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:23   1169s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2081.8M, EPOCH TIME: 1677364103.125055
[02/25 14:28:23   1169s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2081.8M, EPOCH TIME: 1677364103.125223
[02/25 14:28:23   1169s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2081.8M, EPOCH TIME: 1677364103.125488
[02/25 14:28:23   1169s] ### Creating LA Mngr. totSessionCpu=0:19:30 mem=2081.8M
[02/25 14:28:23   1169s] ### Creating LA Mngr, finished. totSessionCpu=0:19:30 mem=2081.8M
[02/25 14:28:23   1169s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2081.80 MB )
[02/25 14:28:23   1169s] (I)      ==================== Layers =====================
[02/25 14:28:23   1169s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:28:23   1169s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/25 14:28:23   1169s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:28:23   1169s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/25 14:28:23   1169s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/25 14:28:23   1169s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/25 14:28:23   1169s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/25 14:28:23   1169s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/25 14:28:23   1169s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/25 14:28:23   1169s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/25 14:28:23   1169s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/25 14:28:23   1169s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/25 14:28:23   1169s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/25 14:28:23   1169s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/25 14:28:23   1169s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/25 14:28:23   1169s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/25 14:28:23   1169s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/25 14:28:23   1169s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/25 14:28:23   1169s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/25 14:28:23   1169s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/25 14:28:23   1169s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/25 14:28:23   1169s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/25 14:28:23   1169s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:28:23   1169s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/25 14:28:23   1169s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/25 14:28:23   1169s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/25 14:28:23   1169s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:28:23   1169s] (I)      Started Import and model ( Curr Mem: 2081.80 MB )
[02/25 14:28:23   1169s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:28:23   1169s] (I)      == Non-default Options ==
[02/25 14:28:23   1169s] (I)      Maximum routing layer                              : 10
[02/25 14:28:23   1169s] (I)      Number of threads                                  : 1
[02/25 14:28:23   1169s] (I)      Method to set GCell size                           : row
[02/25 14:28:23   1169s] (I)      Counted 941 PG shapes. We will not process PG shapes layer by layer.
[02/25 14:28:23   1169s] (I)      Use row-based GCell size
[02/25 14:28:23   1169s] (I)      Use row-based GCell align
[02/25 14:28:23   1169s] (I)      layer 0 area = 0
[02/25 14:28:23   1169s] (I)      layer 1 area = 0
[02/25 14:28:23   1169s] (I)      layer 2 area = 0
[02/25 14:28:23   1169s] (I)      layer 3 area = 0
[02/25 14:28:23   1169s] (I)      layer 4 area = 0
[02/25 14:28:23   1169s] (I)      layer 5 area = 0
[02/25 14:28:23   1169s] (I)      layer 6 area = 0
[02/25 14:28:23   1169s] (I)      layer 7 area = 0
[02/25 14:28:23   1169s] (I)      layer 8 area = 0
[02/25 14:28:23   1169s] (I)      layer 9 area = 0
[02/25 14:28:23   1169s] (I)      GCell unit size   : 2800
[02/25 14:28:23   1169s] (I)      GCell multiplier  : 1
[02/25 14:28:23   1169s] (I)      GCell row height  : 2800
[02/25 14:28:23   1169s] (I)      Actual row height : 2800
[02/25 14:28:23   1169s] (I)      GCell align ref   : 10080 10080
[02/25 14:28:23   1169s] [NR-eGR] Track table information for default rule: 
[02/25 14:28:23   1169s] [NR-eGR] metal1 has single uniform track structure
[02/25 14:28:23   1169s] [NR-eGR] metal2 has single uniform track structure
[02/25 14:28:23   1169s] [NR-eGR] metal3 has single uniform track structure
[02/25 14:28:23   1169s] [NR-eGR] metal4 has single uniform track structure
[02/25 14:28:23   1169s] [NR-eGR] metal5 has single uniform track structure
[02/25 14:28:23   1169s] [NR-eGR] metal6 has single uniform track structure
[02/25 14:28:23   1169s] [NR-eGR] metal7 has single uniform track structure
[02/25 14:28:23   1169s] [NR-eGR] metal8 has single uniform track structure
[02/25 14:28:23   1169s] [NR-eGR] metal9 has single uniform track structure
[02/25 14:28:23   1169s] [NR-eGR] metal10 has single uniform track structure
[02/25 14:28:23   1169s] (I)      ============== Default via ===============
[02/25 14:28:23   1169s] (I)      +---+------------------+-----------------+
[02/25 14:28:23   1169s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/25 14:28:23   1169s] (I)      +---+------------------+-----------------+
[02/25 14:28:23   1169s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/25 14:28:23   1169s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/25 14:28:23   1169s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/25 14:28:23   1169s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/25 14:28:23   1169s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/25 14:28:23   1169s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/25 14:28:23   1169s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/25 14:28:23   1169s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/25 14:28:23   1169s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/25 14:28:23   1169s] (I)      +---+------------------+-----------------+
[02/25 14:28:23   1169s] [NR-eGR] Read 382 PG shapes
[02/25 14:28:23   1169s] [NR-eGR] Read 0 clock shapes
[02/25 14:28:23   1169s] [NR-eGR] Read 0 other shapes
[02/25 14:28:23   1169s] [NR-eGR] #Routing Blockages  : 0
[02/25 14:28:23   1169s] [NR-eGR] #Instance Blockages : 0
[02/25 14:28:23   1169s] [NR-eGR] #PG Blockages       : 382
[02/25 14:28:23   1169s] [NR-eGR] #Halo Blockages     : 0
[02/25 14:28:23   1169s] [NR-eGR] #Boundary Blockages : 0
[02/25 14:28:23   1169s] [NR-eGR] #Clock Blockages    : 0
[02/25 14:28:23   1169s] [NR-eGR] #Other Blockages    : 0
[02/25 14:28:23   1169s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/25 14:28:23   1169s] [NR-eGR] Num Prerouted Nets = 12  Num Prerouted Wires = 1508
[02/25 14:28:23   1169s] [NR-eGR] Read 34447 nets ( ignored 12 )
[02/25 14:28:23   1169s] (I)      early_global_route_priority property id does not exist.
[02/25 14:28:23   1169s] (I)      Read Num Blocks=382  Num Prerouted Wires=1508  Num CS=0
[02/25 14:28:23   1169s] (I)      Layer 1 (V) : #blockages 382 : #preroutes 891
[02/25 14:28:23   1169s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 547
[02/25 14:28:23   1169s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 70
[02/25 14:28:23   1169s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/25 14:28:23   1169s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/25 14:28:23   1169s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/25 14:28:23   1169s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/25 14:28:23   1169s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[02/25 14:28:23   1169s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[02/25 14:28:23   1169s] (I)      Number of ignored nets                =     12
[02/25 14:28:23   1169s] (I)      Number of connected nets              =      0
[02/25 14:28:23   1170s] (I)      Number of fixed nets                  =     12.  Ignored: Yes
[02/25 14:28:23   1170s] (I)      Number of clock nets                  =     12.  Ignored: No
[02/25 14:28:23   1170s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/25 14:28:23   1170s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/25 14:28:23   1170s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/25 14:28:23   1170s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/25 14:28:23   1170s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/25 14:28:23   1170s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/25 14:28:23   1170s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/25 14:28:23   1170s] (I)      Ndr track 0 does not exist
[02/25 14:28:23   1170s] (I)      ---------------------Grid Graph Info--------------------
[02/25 14:28:23   1170s] (I)      Routing area        : (0, 0) - (544320, 535360)
[02/25 14:28:23   1170s] (I)      Core area           : (10080, 10080) - (534240, 525280)
[02/25 14:28:23   1170s] (I)      Site width          :   380  (dbu)
[02/25 14:28:23   1170s] (I)      Row height          :  2800  (dbu)
[02/25 14:28:23   1170s] (I)      GCell row height    :  2800  (dbu)
[02/25 14:28:23   1170s] (I)      GCell width         :  2800  (dbu)
[02/25 14:28:23   1170s] (I)      GCell height        :  2800  (dbu)
[02/25 14:28:23   1170s] (I)      Grid                :   194   191    10
[02/25 14:28:23   1170s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/25 14:28:23   1170s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/25 14:28:23   1170s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/25 14:28:23   1170s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/25 14:28:23   1170s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/25 14:28:23   1170s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/25 14:28:23   1170s] (I)      Default pitch size  :   270   280   280   560   560   560  1680  1680  3200  3360
[02/25 14:28:23   1170s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3820  3550
[02/25 14:28:23   1170s] (I)      Num tracks per GCell: 10.37 10.00 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/25 14:28:23   1170s] (I)      Total num of tracks :  1912  1944  1912   971   955   971   318   323   166   161
[02/25 14:28:23   1170s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/25 14:28:23   1170s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/25 14:28:23   1170s] (I)      --------------------------------------------------------
[02/25 14:28:23   1170s] 
[02/25 14:28:23   1170s] [NR-eGR] ============ Routing rule table ============
[02/25 14:28:23   1170s] [NR-eGR] Rule id: 1  Nets: 34435
[02/25 14:28:23   1170s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/25 14:28:23   1170s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[02/25 14:28:23   1170s] (I)                    Pitch  280  280  560  560  560  1680  1680  3200  3360 
[02/25 14:28:23   1170s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[02/25 14:28:23   1170s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[02/25 14:28:23   1170s] [NR-eGR] ========================================
[02/25 14:28:23   1170s] [NR-eGR] 
[02/25 14:28:23   1170s] (I)      =============== Blocked Tracks ===============
[02/25 14:28:23   1170s] (I)      +-------+---------+----------+---------------+
[02/25 14:28:23   1170s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/25 14:28:23   1170s] (I)      +-------+---------+----------+---------------+
[02/25 14:28:23   1170s] (I)      |     1 |       0 |        0 |         0.00% |
[02/25 14:28:23   1170s] (I)      |     2 |  371304 |     8504 |         2.29% |
[02/25 14:28:23   1170s] (I)      |     3 |  370928 |        0 |         0.00% |
[02/25 14:28:23   1170s] (I)      |     4 |  185461 |        0 |         0.00% |
[02/25 14:28:23   1170s] (I)      |     5 |  185270 |        0 |         0.00% |
[02/25 14:28:23   1170s] (I)      |     6 |  185461 |        0 |         0.00% |
[02/25 14:28:23   1170s] (I)      |     7 |   61692 |        0 |         0.00% |
[02/25 14:28:23   1170s] (I)      |     8 |   61693 |        0 |         0.00% |
[02/25 14:28:23   1170s] (I)      |     9 |   32204 |        0 |         0.00% |
[02/25 14:28:23   1170s] (I)      |    10 |   30751 |        0 |         0.00% |
[02/25 14:28:23   1170s] (I)      +-------+---------+----------+---------------+
[02/25 14:28:23   1170s] (I)      Finished Import and model ( CPU: 0.22 sec, Real: 0.21 sec, Curr Mem: 2108.09 MB )
[02/25 14:28:23   1170s] (I)      Reset routing kernel
[02/25 14:28:23   1170s] (I)      Started Global Routing ( Curr Mem: 2108.09 MB )
[02/25 14:28:23   1170s] (I)      totalPins=94141  totalGlobalPin=80907 (85.94%)
[02/25 14:28:23   1170s] (I)      total 2D Cap : 742532 = (279166 H, 463366 V)
[02/25 14:28:23   1170s] [NR-eGR] Layer group 1: route 49 net(s) in layer range [4, 10]
[02/25 14:28:23   1170s] (I)      
[02/25 14:28:23   1170s] (I)      ============  Phase 1a Route ============
[02/25 14:28:23   1170s] (I)      Usage: 4707 = (1860 H, 2847 V) = (0.67% H, 0.61% V) = (2.604e+03um H, 3.986e+03um V)
[02/25 14:28:23   1170s] (I)      
[02/25 14:28:23   1170s] (I)      ============  Phase 1b Route ============
[02/25 14:28:23   1170s] (I)      Usage: 4707 = (1860 H, 2847 V) = (0.67% H, 0.61% V) = (2.604e+03um H, 3.986e+03um V)
[02/25 14:28:23   1170s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.589800e+03um
[02/25 14:28:23   1170s] (I)      
[02/25 14:28:23   1170s] (I)      ============  Phase 1c Route ============
[02/25 14:28:23   1170s] (I)      Usage: 4707 = (1860 H, 2847 V) = (0.67% H, 0.61% V) = (2.604e+03um H, 3.986e+03um V)
[02/25 14:28:23   1170s] (I)      
[02/25 14:28:23   1170s] (I)      ============  Phase 1d Route ============
[02/25 14:28:23   1170s] (I)      Usage: 4707 = (1860 H, 2847 V) = (0.67% H, 0.61% V) = (2.604e+03um H, 3.986e+03um V)
[02/25 14:28:23   1170s] (I)      
[02/25 14:28:23   1170s] (I)      ============  Phase 1e Route ============
[02/25 14:28:23   1170s] (I)      Usage: 4707 = (1860 H, 2847 V) = (0.67% H, 0.61% V) = (2.604e+03um H, 3.986e+03um V)
[02/25 14:28:23   1170s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.589800e+03um
[02/25 14:28:23   1170s] (I)      
[02/25 14:28:23   1170s] (I)      ============  Phase 1l Route ============
[02/25 14:28:23   1170s] (I)      total 2D Cap : 1476260 = (650094 H, 826166 V)
[02/25 14:28:23   1170s] [NR-eGR] Layer group 2: route 34386 net(s) in layer range [2, 10]
[02/25 14:28:23   1170s] (I)      
[02/25 14:28:23   1170s] (I)      ============  Phase 1a Route ============
[02/25 14:28:23   1170s] (I)      Usage: 109692 = (56994 H, 52698 V) = (8.77% H, 6.38% V) = (7.979e+04um H, 7.378e+04um V)
[02/25 14:28:23   1170s] (I)      
[02/25 14:28:23   1170s] (I)      ============  Phase 1b Route ============
[02/25 14:28:23   1170s] (I)      Usage: 109692 = (56994 H, 52698 V) = (8.77% H, 6.38% V) = (7.979e+04um H, 7.378e+04um V)
[02/25 14:28:23   1170s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.535688e+05um
[02/25 14:28:23   1170s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/25 14:28:23   1170s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/25 14:28:23   1170s] (I)      
[02/25 14:28:23   1170s] (I)      ============  Phase 1c Route ============
[02/25 14:28:23   1170s] (I)      Usage: 109692 = (56994 H, 52698 V) = (8.77% H, 6.38% V) = (7.979e+04um H, 7.378e+04um V)
[02/25 14:28:23   1170s] (I)      
[02/25 14:28:23   1170s] (I)      ============  Phase 1d Route ============
[02/25 14:28:23   1170s] (I)      Usage: 109692 = (56994 H, 52698 V) = (8.77% H, 6.38% V) = (7.979e+04um H, 7.378e+04um V)
[02/25 14:28:23   1170s] (I)      
[02/25 14:28:23   1170s] (I)      ============  Phase 1e Route ============
[02/25 14:28:23   1170s] (I)      Usage: 109692 = (56994 H, 52698 V) = (8.77% H, 6.38% V) = (7.979e+04um H, 7.378e+04um V)
[02/25 14:28:23   1170s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.535688e+05um
[02/25 14:28:23   1170s] (I)      
[02/25 14:28:23   1170s] (I)      ============  Phase 1l Route ============
[02/25 14:28:23   1170s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/25 14:28:23   1170s] (I)      Layer  2:     360856     88747         0           0      368600    ( 0.00%) 
[02/25 14:28:23   1170s] (I)      Layer  3:     369016     59553         0           0      368630    ( 0.00%) 
[02/25 14:28:23   1170s] (I)      Layer  4:     184490      8201         0           0      184300    ( 0.00%) 
[02/25 14:28:23   1170s] (I)      Layer  5:     184315      1964         0           0      184315    ( 0.00%) 
[02/25 14:28:23   1170s] (I)      Layer  6:     184490       275         0           0      184300    ( 0.00%) 
[02/25 14:28:23   1170s] (I)      Layer  7:      61374         0         0           0       61438    ( 0.00%) 
[02/25 14:28:23   1170s] (I)      Layer  8:      61370         0         0           0       61433    ( 0.00%) 
[02/25 14:28:23   1170s] (I)      Layer  9:      32038         0         0        4222       28033    (13.09%) 
[02/25 14:28:23   1170s] (I)      Layer 10:      30590         0         0        5225       25492    (17.01%) 
[02/25 14:28:23   1170s] (I)      Total:       1468539    158740         0        9446     1466540    ( 0.64%) 
[02/25 14:28:23   1170s] (I)      
[02/25 14:28:23   1170s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/25 14:28:23   1170s] [NR-eGR]                        OverCon            
[02/25 14:28:23   1170s] [NR-eGR]                         #Gcell     %Gcell
[02/25 14:28:23   1170s] [NR-eGR]        Layer             (1-0)    OverCon
[02/25 14:28:23   1170s] [NR-eGR] ----------------------------------------------
[02/25 14:28:23   1170s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:23   1170s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:23   1170s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:23   1170s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:23   1170s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:23   1170s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:23   1170s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:23   1170s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:23   1170s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:23   1170s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/25 14:28:23   1170s] [NR-eGR] ----------------------------------------------
[02/25 14:28:23   1170s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/25 14:28:23   1170s] [NR-eGR] 
[02/25 14:28:23   1170s] (I)      Finished Global Routing ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 2108.09 MB )
[02/25 14:28:23   1170s] (I)      total 2D Cap : 1476260 = (650094 H, 826166 V)
[02/25 14:28:23   1170s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/25 14:28:23   1170s] (I)      ============= Track Assignment ============
[02/25 14:28:23   1170s] (I)      Started Track Assignment (1T) ( Curr Mem: 2108.09 MB )
[02/25 14:28:23   1170s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/25 14:28:23   1170s] (I)      Run Multi-thread track assignment
[02/25 14:28:23   1170s] (I)      Finished Track Assignment (1T) ( CPU: 0.28 sec, Real: 0.29 sec, Curr Mem: 2108.09 MB )
[02/25 14:28:23   1170s] (I)      Started Export ( Curr Mem: 2108.09 MB )
[02/25 14:28:24   1170s] [NR-eGR]                  Length (um)    Vias 
[02/25 14:28:24   1170s] [NR-eGR] -------------------------------------
[02/25 14:28:24   1170s] [NR-eGR]  metal1   (1H)            13   94289 
[02/25 14:28:24   1170s] [NR-eGR]  metal2   (2V)         78763  117351 
[02/25 14:28:24   1170s] [NR-eGR]  metal3   (3H)         80094    3224 
[02/25 14:28:24   1170s] [NR-eGR]  metal4   (4V)          9119    1819 
[02/25 14:28:24   1170s] [NR-eGR]  metal5   (5H)          2632      62 
[02/25 14:28:24   1170s] [NR-eGR]  metal6   (6V)           383       2 
[02/25 14:28:24   1170s] [NR-eGR]  metal7   (7H)             1       0 
[02/25 14:28:24   1170s] [NR-eGR]  metal8   (8V)             0       0 
[02/25 14:28:24   1170s] [NR-eGR]  metal9   (9H)             0       0 
[02/25 14:28:24   1170s] [NR-eGR]  metal10  (10V)            0       0 
[02/25 14:28:24   1170s] [NR-eGR] -------------------------------------
[02/25 14:28:24   1170s] [NR-eGR]           Total       171006  216747 
[02/25 14:28:24   1170s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:28:24   1170s] [NR-eGR] Total half perimeter of net bounding box: 151214um
[02/25 14:28:24   1170s] [NR-eGR] Total length: 171006um, number of vias: 216747
[02/25 14:28:24   1170s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:28:24   1170s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/25 14:28:24   1170s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:28:24   1170s] (I)      Finished Export ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 2108.09 MB )
[02/25 14:28:24   1170s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.11 sec, Real: 1.11 sec, Curr Mem: 2098.09 MB )
[02/25 14:28:24   1170s] (I)      ====================================== Runtime Summary =======================================
[02/25 14:28:24   1170s] (I)       Step                                         %        Start       Finish      Real       CPU 
[02/25 14:28:24   1170s] (I)      ----------------------------------------------------------------------------------------------
[02/25 14:28:24   1170s] (I)       Early Global Route kernel              100.00%  1511.04 sec  1512.15 sec  1.11 sec  1.11 sec 
[02/25 14:28:24   1170s] (I)       +-Import and model                      18.92%  1511.05 sec  1511.26 sec  0.21 sec  0.22 sec 
[02/25 14:28:24   1170s] (I)       | +-Create place DB                     10.66%  1511.05 sec  1511.17 sec  0.12 sec  0.12 sec 
[02/25 14:28:24   1170s] (I)       | | +-Import place data                 10.63%  1511.05 sec  1511.17 sec  0.12 sec  0.11 sec 
[02/25 14:28:24   1170s] (I)       | | | +-Read instances and placement     3.04%  1511.05 sec  1511.08 sec  0.03 sec  0.03 sec 
[02/25 14:28:24   1170s] (I)       | | | +-Read nets                        7.50%  1511.08 sec  1511.17 sec  0.08 sec  0.08 sec 
[02/25 14:28:24   1170s] (I)       | +-Create route DB                      6.40%  1511.17 sec  1511.24 sec  0.07 sec  0.08 sec 
[02/25 14:28:24   1170s] (I)       | | +-Import route data (1T)             6.34%  1511.17 sec  1511.24 sec  0.07 sec  0.08 sec 
[02/25 14:28:24   1170s] (I)       | | | +-Read blockages ( Layer 2-10 )    0.95%  1511.18 sec  1511.19 sec  0.01 sec  0.01 sec 
[02/25 14:28:24   1170s] (I)       | | | | +-Read routing blockages         0.00%  1511.18 sec  1511.18 sec  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)       | | | | +-Read instance blockages        0.63%  1511.18 sec  1511.19 sec  0.01 sec  0.01 sec 
[02/25 14:28:24   1170s] (I)       | | | | +-Read PG blockages              0.01%  1511.19 sec  1511.19 sec  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)       | | | | +-Read clock blockages           0.00%  1511.19 sec  1511.19 sec  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)       | | | | +-Read other blockages           0.00%  1511.19 sec  1511.19 sec  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)       | | | | +-Read halo blockages            0.03%  1511.19 sec  1511.19 sec  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)       | | | | +-Read boundary cut boxes        0.00%  1511.19 sec  1511.19 sec  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)       | | | +-Read blackboxes                  0.00%  1511.19 sec  1511.19 sec  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)       | | | +-Read prerouted                   0.19%  1511.19 sec  1511.19 sec  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)       | | | +-Read unlegalized nets            0.25%  1511.19 sec  1511.19 sec  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)       | | | +-Read nets                        0.97%  1511.20 sec  1511.21 sec  0.01 sec  0.01 sec 
[02/25 14:28:24   1170s] (I)       | | | +-Set up via pillars               0.01%  1511.21 sec  1511.21 sec  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)       | | | +-Initialize 3D grid graph         0.21%  1511.21 sec  1511.22 sec  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)       | | | +-Model blockage capacity          1.77%  1511.22 sec  1511.24 sec  0.02 sec  0.02 sec 
[02/25 14:28:24   1170s] (I)       | | | | +-Initialize 3D capacity         1.57%  1511.22 sec  1511.23 sec  0.02 sec  0.02 sec 
[02/25 14:28:24   1170s] (I)       | +-Read aux data                        0.00%  1511.24 sec  1511.24 sec  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)       | +-Others data preparation              0.21%  1511.24 sec  1511.24 sec  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)       | +-Create route kernel                  0.95%  1511.24 sec  1511.25 sec  0.01 sec  0.01 sec 
[02/25 14:28:24   1170s] (I)       +-Global Routing                        23.75%  1511.26 sec  1511.52 sec  0.26 sec  0.26 sec 
[02/25 14:28:24   1170s] (I)       | +-Initialization                       0.70%  1511.26 sec  1511.27 sec  0.01 sec  0.01 sec 
[02/25 14:28:24   1170s] (I)       | +-Net group 1                          2.46%  1511.27 sec  1511.30 sec  0.03 sec  0.02 sec 
[02/25 14:28:24   1170s] (I)       | | +-Generate topology                  0.09%  1511.27 sec  1511.27 sec  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)       | | +-Phase 1a                           0.29%  1511.28 sec  1511.28 sec  0.00 sec  0.01 sec 
[02/25 14:28:24   1170s] (I)       | | | +-Pattern routing (1T)             0.25%  1511.28 sec  1511.28 sec  0.00 sec  0.01 sec 
[02/25 14:28:24   1170s] (I)       | | +-Phase 1b                           0.02%  1511.28 sec  1511.28 sec  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)       | | +-Phase 1c                           0.00%  1511.28 sec  1511.28 sec  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)       | | +-Phase 1d                           0.00%  1511.28 sec  1511.28 sec  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)       | | +-Phase 1e                           0.06%  1511.28 sec  1511.28 sec  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)       | | | +-Route legalization               0.00%  1511.28 sec  1511.28 sec  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)       | | +-Phase 1l                           1.29%  1511.28 sec  1511.30 sec  0.01 sec  0.01 sec 
[02/25 14:28:24   1170s] (I)       | | | +-Layer assignment (1T)            1.25%  1511.28 sec  1511.30 sec  0.01 sec  0.01 sec 
[02/25 14:28:24   1170s] (I)       | +-Net group 2                         19.21%  1511.30 sec  1511.51 sec  0.21 sec  0.22 sec 
[02/25 14:28:24   1170s] (I)       | | +-Generate topology                  1.48%  1511.30 sec  1511.31 sec  0.02 sec  0.02 sec 
[02/25 14:28:24   1170s] (I)       | | +-Phase 1a                           4.51%  1511.32 sec  1511.37 sec  0.05 sec  0.05 sec 
[02/25 14:28:24   1170s] (I)       | | | +-Pattern routing (1T)             3.39%  1511.32 sec  1511.36 sec  0.04 sec  0.04 sec 
[02/25 14:28:24   1170s] (I)       | | | +-Add via demand to 2D             0.97%  1511.36 sec  1511.37 sec  0.01 sec  0.01 sec 
[02/25 14:28:24   1170s] (I)       | | +-Phase 1b                           0.04%  1511.37 sec  1511.37 sec  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)       | | +-Phase 1c                           0.00%  1511.37 sec  1511.37 sec  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)       | | +-Phase 1d                           0.00%  1511.37 sec  1511.37 sec  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)       | | +-Phase 1e                           0.06%  1511.37 sec  1511.37 sec  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)       | | | +-Route legalization               0.00%  1511.37 sec  1511.37 sec  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)       | | +-Phase 1l                          12.14%  1511.38 sec  1511.51 sec  0.14 sec  0.14 sec 
[02/25 14:28:24   1170s] (I)       | | | +-Layer assignment (1T)           11.70%  1511.38 sec  1511.51 sec  0.13 sec  0.13 sec 
[02/25 14:28:24   1170s] (I)       | +-Clean cong LA                        0.00%  1511.51 sec  1511.51 sec  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)       +-Export 3D cong map                     1.10%  1511.52 sec  1511.54 sec  0.01 sec  0.01 sec 
[02/25 14:28:24   1170s] (I)       | +-Export 2D cong map                   0.09%  1511.54 sec  1511.54 sec  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)       +-Extract Global 3D Wires                0.50%  1511.54 sec  1511.54 sec  0.01 sec  0.02 sec 
[02/25 14:28:24   1170s] (I)       +-Track Assignment (1T)                 25.98%  1511.54 sec  1511.83 sec  0.29 sec  0.28 sec 
[02/25 14:28:24   1170s] (I)       | +-Initialization                       0.22%  1511.54 sec  1511.55 sec  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)       | +-Track Assignment Kernel             25.03%  1511.55 sec  1511.83 sec  0.28 sec  0.28 sec 
[02/25 14:28:24   1170s] (I)       | +-Free Memory                          0.01%  1511.83 sec  1511.83 sec  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)       +-Export                                27.45%  1511.83 sec  1512.14 sec  0.31 sec  0.31 sec 
[02/25 14:28:24   1170s] (I)       | +-Export DB wires                     15.70%  1511.83 sec  1512.01 sec  0.17 sec  0.18 sec 
[02/25 14:28:24   1170s] (I)       | | +-Export all nets                   11.68%  1511.84 sec  1511.97 sec  0.13 sec  0.13 sec 
[02/25 14:28:24   1170s] (I)       | | +-Set wire vias                      3.06%  1511.97 sec  1512.01 sec  0.03 sec  0.04 sec 
[02/25 14:28:24   1170s] (I)       | +-Report wirelength                    4.75%  1512.01 sec  1512.06 sec  0.05 sec  0.05 sec 
[02/25 14:28:24   1170s] (I)       | +-Update net boxes                     6.84%  1512.06 sec  1512.14 sec  0.08 sec  0.08 sec 
[02/25 14:28:24   1170s] (I)       | +-Update timing                        0.00%  1512.14 sec  1512.14 sec  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)       +-Postprocess design                     0.33%  1512.14 sec  1512.14 sec  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)      ===================== Summary by functions =====================
[02/25 14:28:24   1170s] (I)       Lv  Step                                 %      Real       CPU 
[02/25 14:28:24   1170s] (I)      ----------------------------------------------------------------
[02/25 14:28:24   1170s] (I)        0  Early Global Route kernel      100.00%  1.11 sec  1.11 sec 
[02/25 14:28:24   1170s] (I)        1  Export                          27.45%  0.31 sec  0.31 sec 
[02/25 14:28:24   1170s] (I)        1  Track Assignment (1T)           25.98%  0.29 sec  0.28 sec 
[02/25 14:28:24   1170s] (I)        1  Global Routing                  23.75%  0.26 sec  0.26 sec 
[02/25 14:28:24   1170s] (I)        1  Import and model                18.92%  0.21 sec  0.22 sec 
[02/25 14:28:24   1170s] (I)        1  Export 3D cong map               1.10%  0.01 sec  0.01 sec 
[02/25 14:28:24   1170s] (I)        1  Extract Global 3D Wires          0.50%  0.01 sec  0.02 sec 
[02/25 14:28:24   1170s] (I)        1  Postprocess design               0.33%  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)        2  Track Assignment Kernel         25.03%  0.28 sec  0.28 sec 
[02/25 14:28:24   1170s] (I)        2  Net group 2                     19.21%  0.21 sec  0.22 sec 
[02/25 14:28:24   1170s] (I)        2  Export DB wires                 15.70%  0.17 sec  0.18 sec 
[02/25 14:28:24   1170s] (I)        2  Create place DB                 10.66%  0.12 sec  0.12 sec 
[02/25 14:28:24   1170s] (I)        2  Update net boxes                 6.84%  0.08 sec  0.08 sec 
[02/25 14:28:24   1170s] (I)        2  Create route DB                  6.40%  0.07 sec  0.08 sec 
[02/25 14:28:24   1170s] (I)        2  Report wirelength                4.75%  0.05 sec  0.05 sec 
[02/25 14:28:24   1170s] (I)        2  Net group 1                      2.46%  0.03 sec  0.02 sec 
[02/25 14:28:24   1170s] (I)        2  Create route kernel              0.95%  0.01 sec  0.01 sec 
[02/25 14:28:24   1170s] (I)        2  Initialization                   0.92%  0.01 sec  0.01 sec 
[02/25 14:28:24   1170s] (I)        2  Others data preparation          0.21%  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)        2  Export 2D cong map               0.09%  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)        3  Phase 1l                        13.43%  0.15 sec  0.15 sec 
[02/25 14:28:24   1170s] (I)        3  Export all nets                 11.68%  0.13 sec  0.13 sec 
[02/25 14:28:24   1170s] (I)        3  Import place data               10.63%  0.12 sec  0.11 sec 
[02/25 14:28:24   1170s] (I)        3  Import route data (1T)           6.34%  0.07 sec  0.08 sec 
[02/25 14:28:24   1170s] (I)        3  Phase 1a                         4.80%  0.05 sec  0.06 sec 
[02/25 14:28:24   1170s] (I)        3  Set wire vias                    3.06%  0.03 sec  0.04 sec 
[02/25 14:28:24   1170s] (I)        3  Generate topology                1.57%  0.02 sec  0.02 sec 
[02/25 14:28:24   1170s] (I)        3  Phase 1e                         0.11%  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)        3  Phase 1b                         0.05%  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)        4  Layer assignment (1T)           12.95%  0.14 sec  0.14 sec 
[02/25 14:28:24   1170s] (I)        4  Read nets                        8.47%  0.09 sec  0.09 sec 
[02/25 14:28:24   1170s] (I)        4  Pattern routing (1T)             3.64%  0.04 sec  0.05 sec 
[02/25 14:28:24   1170s] (I)        4  Read instances and placement     3.04%  0.03 sec  0.03 sec 
[02/25 14:28:24   1170s] (I)        4  Model blockage capacity          1.77%  0.02 sec  0.02 sec 
[02/25 14:28:24   1170s] (I)        4  Add via demand to 2D             0.97%  0.01 sec  0.01 sec 
[02/25 14:28:24   1170s] (I)        4  Read blockages ( Layer 2-10 )    0.95%  0.01 sec  0.01 sec 
[02/25 14:28:24   1170s] (I)        4  Read unlegalized nets            0.25%  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)        4  Initialize 3D grid graph         0.21%  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)        4  Read prerouted                   0.19%  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)        5  Initialize 3D capacity           1.57%  0.02 sec  0.02 sec 
[02/25 14:28:24   1170s] (I)        5  Read instance blockages          0.63%  0.01 sec  0.01 sec 
[02/25 14:28:24   1170s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)        5  Read PG blockages                0.01%  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[02/25 14:28:24   1170s]       Route Remaining Unrouted Nets done. (took cpu=0:00:01.2 real=0:00:01.2)
[02/25 14:28:24   1170s]     Routing using NR in eGR->NR Step done.
[02/25 14:28:24   1170s] Net route status summary:
[02/25 14:28:24   1170s]   Clock:        12 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=12, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/25 14:28:24   1170s]   Non-clock: 34546 (unrouted=111, trialRouted=34435, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=111, (crossesIlmBoundary AND tooFewTerms=0)])
[02/25 14:28:24   1170s] 
[02/25 14:28:24   1170s] CCOPT: Done with clock implementation routing.
[02/25 14:28:24   1170s] 
[02/25 14:28:24   1170s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:07.2 real=0:00:07.4)
[02/25 14:28:24   1170s]   Clock implementation routing done.
[02/25 14:28:24   1170s]   Leaving CCOpt scope - extractRC...
[02/25 14:28:24   1170s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[02/25 14:28:24   1170s] Extraction called for design 'myPMul32_4' of instances=29413 and nets=34558 using extraction engine 'preRoute' .
[02/25 14:28:24   1170s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/25 14:28:24   1170s] Type 'man IMPEXT-3530' for more detail.
[02/25 14:28:24   1170s] PreRoute RC Extraction called for design myPMul32_4.
[02/25 14:28:24   1170s] RC Extraction called in multi-corner(1) mode.
[02/25 14:28:24   1170s] RCMode: PreRoute
[02/25 14:28:24   1170s]       RC Corner Indexes            0   
[02/25 14:28:24   1170s] Capacitance Scaling Factor   : 1.00000 
[02/25 14:28:24   1170s] Resistance Scaling Factor    : 1.00000 
[02/25 14:28:24   1170s] Clock Cap. Scaling Factor    : 1.00000 
[02/25 14:28:24   1170s] Clock Res. Scaling Factor    : 1.00000 
[02/25 14:28:24   1170s] Shrink Factor                : 1.00000
[02/25 14:28:24   1170s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/25 14:28:24   1170s] Using capacitance table file ...
[02/25 14:28:24   1170s] 
[02/25 14:28:24   1170s] Trim Metal Layers:
[02/25 14:28:24   1171s] LayerId::1 widthSet size::4
[02/25 14:28:24   1171s] LayerId::2 widthSet size::4
[02/25 14:28:24   1171s] LayerId::3 widthSet size::4
[02/25 14:28:24   1171s] LayerId::4 widthSet size::4
[02/25 14:28:24   1171s] LayerId::5 widthSet size::4
[02/25 14:28:24   1171s] LayerId::6 widthSet size::4
[02/25 14:28:24   1171s] LayerId::7 widthSet size::4
[02/25 14:28:24   1171s] LayerId::8 widthSet size::4
[02/25 14:28:24   1171s] LayerId::9 widthSet size::4
[02/25 14:28:24   1171s] LayerId::10 widthSet size::3
[02/25 14:28:24   1171s] Updating RC grid for preRoute extraction ...
[02/25 14:28:24   1171s] eee: pegSigSF::1.070000
[02/25 14:28:24   1171s] Initializing multi-corner capacitance tables ... 
[02/25 14:28:24   1171s] Initializing multi-corner resistance tables ...
[02/25 14:28:24   1171s] eee: l::1 avDens::0.095959 usedTrk::3838.379017 availTrk::40000.000000 sigTrk::3838.379017
[02/25 14:28:24   1171s] eee: l::2 avDens::0.162056 usedTrk::5801.606323 availTrk::35800.000000 sigTrk::5801.606323
[02/25 14:28:24   1171s] eee: l::3 avDens::0.161209 usedTrk::5803.506565 availTrk::36000.000000 sigTrk::5803.506565
[02/25 14:28:24   1171s] eee: l::4 avDens::0.049047 usedTrk::654.776928 availTrk::13350.000000 sigTrk::654.776928
[02/25 14:28:24   1171s] eee: l::5 avDens::0.020437 usedTrk::188.020715 availTrk::9200.000000 sigTrk::188.020715
[02/25 14:28:24   1171s] eee: l::6 avDens::0.017114 usedTrk::27.382500 availTrk::1600.000000 sigTrk::27.382500
[02/25 14:28:24   1171s] eee: l::7 avDens::0.004007 usedTrk::0.066786 availTrk::16.666667 sigTrk::0.066786
[02/25 14:28:24   1171s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:28:24   1171s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:28:24   1171s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:28:24   1171s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/25 14:28:24   1171s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.226964 uaWl=0.958475 uaWlH=0.027247 aWlH=0.039008 lMod=0 pMax=0.812900 pMod=83 wcR=0.500500 newSi=0.002500 wHLS=1.368158 siPrev=0 viaL=0.000000
[02/25 14:28:24   1171s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2084.090M)
[02/25 14:28:24   1171s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/25 14:28:24   1171s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/25 14:28:24   1171s]   Clock tree timing engine global stage delay update for VDCCorner:both.late...
[02/25 14:28:24   1171s] End AAE Lib Interpolated Model. (MEM=2084.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/25 14:28:24   1171s]   Clock tree timing engine global stage delay update for VDCCorner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:24   1171s]   Clock DAG stats after routing clock trees:
[02/25 14:28:24   1171s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:28:24   1171s]     sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:24   1171s]     misc counts      : r=1, pp=0
[02/25 14:28:24   1171s]     cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:28:24   1171s]     cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:28:24   1171s]     sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:24   1171s]     wire capacitance : top=0.000fF, trunk=56.867fF, leaf=168.761fF, total=225.628fF
[02/25 14:28:24   1171s]     wire lengths     : top=0.000um, trunk=621.775um, leaf=1703.380um, total=2325.155um
[02/25 14:28:24   1171s]     hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1249.000um, total=1249.950um
[02/25 14:28:24   1171s]   Clock DAG net violations after routing clock trees:
[02/25 14:28:24   1171s]     Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[02/25 14:28:24   1171s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[02/25 14:28:24   1171s]     Trunk : target=0.050ns count=2 avg=0.012ns sd=0.007ns min=0.008ns max=0.017ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:24   1171s]     Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.004ns min=0.040ns max=0.051ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 0 <= 0.048ns, 4 <= 0.050ns} {1 <= 0.052ns, 0 <= 0.055ns, 0 <= 0.060ns, 0 <= 0.075ns, 0 > 0.075ns}
[02/25 14:28:24   1171s]   Clock DAG library cell distribution after routing clock trees {count}:
[02/25 14:28:24   1171s]      Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:28:24   1171s]   Clock DAG hash after routing clock trees: 12511896989180457072 8365407163776455100
[02/25 14:28:24   1171s]   CTS services accumulated run-time stats after routing clock trees:
[02/25 14:28:24   1171s]     delay calculator: calls=3734, total_wall_time=0.334s, mean_wall_time=0.089ms
[02/25 14:28:24   1171s]     legalizer: calls=858, total_wall_time=0.018s, mean_wall_time=0.022ms
[02/25 14:28:24   1171s]     steiner router: calls=2798, total_wall_time=0.663s, mean_wall_time=0.237ms
[02/25 14:28:24   1171s]   Primary reporting skew groups after routing clock trees:
[02/25 14:28:24   1171s]     skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.104, avg=0.087, sd=0.012], skew [0.040 vs 0.042], 100% {0.064, 0.104} (wid=0.029 ws=0.028) (gid=0.090 gs=0.027)
[02/25 14:28:24   1171s]         min path sink: reg_out_reg[21]/CK
[02/25 14:28:24   1171s]         max path sink: reg_out_reg[106]/CK
[02/25 14:28:24   1171s]   Skew group summary after routing clock trees:
[02/25 14:28:24   1171s]     skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.104, avg=0.087, sd=0.012], skew [0.040 vs 0.042], 100% {0.064, 0.104} (wid=0.029 ws=0.028) (gid=0.090 gs=0.027)
[02/25 14:28:24   1171s]   CCOpt::Phase::Routing done. (took cpu=0:00:07.6 real=0:00:07.8)
[02/25 14:28:24   1171s]   CCOpt::Phase::PostConditioning...
[02/25 14:28:24   1171s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[02/25 14:28:24   1171s]   Leaving CCOpt scope - Initializing placement interface...
[02/25 14:28:24   1171s] OPERPROF: Starting DPlace-Init at level 1, MEM:2131.8M, EPOCH TIME: 1677364104.685083
[02/25 14:28:24   1171s] Processing tracks to init pin-track alignment.
[02/25 14:28:24   1171s] z: 2, totalTracks: 1
[02/25 14:28:24   1171s] z: 4, totalTracks: 1
[02/25 14:28:24   1171s] z: 6, totalTracks: 1
[02/25 14:28:24   1171s] z: 8, totalTracks: 1
[02/25 14:28:24   1171s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:28:24   1171s] All LLGs are deleted
[02/25 14:28:24   1171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:24   1171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:24   1171s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2131.8M, EPOCH TIME: 1677364104.701422
[02/25 14:28:24   1171s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2131.8M, EPOCH TIME: 1677364104.701677
[02/25 14:28:24   1171s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2131.8M, EPOCH TIME: 1677364104.712070
[02/25 14:28:24   1171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:24   1171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:24   1171s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2131.8M, EPOCH TIME: 1677364104.713549
[02/25 14:28:24   1171s] Max number of tech site patterns supported in site array is 256.
[02/25 14:28:24   1171s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:28:24   1171s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2131.8M, EPOCH TIME: 1677364104.719486
[02/25 14:28:24   1171s] After signature check, allow fast init is true, keep pre-filter is true.
[02/25 14:28:24   1171s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/25 14:28:24   1171s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.003, MEM:2131.8M, EPOCH TIME: 1677364104.722767
[02/25 14:28:24   1171s] Fast DP-INIT is on for default
[02/25 14:28:24   1171s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/25 14:28:24   1171s] Atter site array init, number of instance map data is 0.
[02/25 14:28:24   1171s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.016, MEM:2131.8M, EPOCH TIME: 1677364104.729437
[02/25 14:28:24   1171s] 
[02/25 14:28:24   1171s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:28:24   1171s] OPERPROF:     Starting CMU at level 3, MEM:2131.8M, EPOCH TIME: 1677364104.734060
[02/25 14:28:24   1171s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2131.8M, EPOCH TIME: 1677364104.736259
[02/25 14:28:24   1171s] 
[02/25 14:28:24   1171s] Bad Lib Cell Checking (CMU) is done! (0)
[02/25 14:28:24   1171s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:2131.8M, EPOCH TIME: 1677364104.740485
[02/25 14:28:24   1171s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2131.8M, EPOCH TIME: 1677364104.740660
[02/25 14:28:24   1171s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2131.8M, EPOCH TIME: 1677364104.740819
[02/25 14:28:24   1171s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2131.8MB).
[02/25 14:28:24   1171s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.061, MEM:2131.8M, EPOCH TIME: 1677364104.746352
[02/25 14:28:24   1171s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/25 14:28:24   1171s]   Removing CTS place status from clock tree and sinks.
[02/25 14:28:24   1171s]   Removed CTS place status from 11 clock cells (out of 13 ) and 0 clock sinks (out of 0 ).
[02/25 14:28:24   1171s]   Legalizer reserving space for clock trees
[02/25 14:28:24   1171s]   PostConditioning...
[02/25 14:28:24   1171s]     PostConditioning active optimizations:
[02/25 14:28:24   1171s]      - DRV fixing with initial upsizing, sizing and buffering
[02/25 14:28:24   1171s]      - Skew fixing with sizing
[02/25 14:28:24   1171s]     
[02/25 14:28:24   1171s]     Currently running CTS, using active skew data
[02/25 14:28:24   1171s]     Reset bufferability constraints...
[02/25 14:28:24   1171s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[02/25 14:28:24   1171s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:24   1171s]     PostConditioning Upsizing To Fix DRVs...
[02/25 14:28:24   1171s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 12511896989180457072 8365407163776455100
[02/25 14:28:24   1171s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[02/25 14:28:24   1171s]         delay calculator: calls=3734, total_wall_time=0.334s, mean_wall_time=0.089ms
[02/25 14:28:24   1171s]         legalizer: calls=869, total_wall_time=0.019s, mean_wall_time=0.021ms
[02/25 14:28:24   1171s]         steiner router: calls=2798, total_wall_time=0.663s, mean_wall_time=0.237ms
[02/25 14:28:24   1171s]       Fixing clock tree DRVs with upsizing: ...End AAE Lib Interpolated Model. (MEM=2122.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/25 14:28:24   1171s] 20% ...40% ...60% ...80% ...100% 
[02/25 14:28:24   1171s]       CCOpt-PostConditioning: considered: 12, tested: 12, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[02/25 14:28:24   1171s]       
[02/25 14:28:24   1171s]       Statistics: Fix DRVs (initial upsizing):
[02/25 14:28:24   1171s]       ========================================
[02/25 14:28:24   1171s]       
[02/25 14:28:24   1171s]       Cell changes by Net Type:
[02/25 14:28:24   1171s]       
[02/25 14:28:24   1171s]       -------------------------------------------------------------------------------------------------------------------
[02/25 14:28:24   1171s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[02/25 14:28:24   1171s]       -------------------------------------------------------------------------------------------------------------------
[02/25 14:28:24   1171s]       top                0                    0           0            0                    0                  0
[02/25 14:28:24   1171s]       trunk              0                    0           0            0                    0                  0
[02/25 14:28:24   1171s]       leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[02/25 14:28:24   1171s]       -------------------------------------------------------------------------------------------------------------------
[02/25 14:28:24   1171s]       Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[02/25 14:28:24   1171s]       -------------------------------------------------------------------------------------------------------------------
[02/25 14:28:24   1171s]       
[02/25 14:28:24   1171s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[02/25 14:28:24   1171s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[02/25 14:28:24   1171s]       
[02/25 14:28:24   1171s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[02/25 14:28:24   1171s]         cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:28:24   1171s]         sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:24   1171s]         misc counts      : r=1, pp=0
[02/25 14:28:24   1171s]         cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:28:24   1171s]         cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:28:24   1171s]         sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:24   1171s]         wire capacitance : top=0.000fF, trunk=56.867fF, leaf=168.761fF, total=225.628fF
[02/25 14:28:24   1171s]         wire lengths     : top=0.000um, trunk=621.775um, leaf=1703.380um, total=2325.155um
[02/25 14:28:24   1171s]         hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1249.000um, total=1249.950um
[02/25 14:28:24   1171s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[02/25 14:28:24   1171s]         Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[02/25 14:28:24   1171s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[02/25 14:28:24   1171s]         Trunk : target=0.050ns count=2 avg=0.012ns sd=0.007ns min=0.008ns max=0.017ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:24   1171s]         Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.004ns min=0.040ns max=0.051ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 0 <= 0.048ns, 4 <= 0.050ns} {1 <= 0.052ns, 0 <= 0.055ns, 0 <= 0.060ns, 0 <= 0.075ns, 0 > 0.075ns}
[02/25 14:28:24   1171s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[02/25 14:28:24   1171s]          Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:28:24   1171s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 12511896989180457072 8365407163776455100
[02/25 14:28:24   1171s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[02/25 14:28:24   1171s]         delay calculator: calls=3741, total_wall_time=0.335s, mean_wall_time=0.089ms
[02/25 14:28:24   1171s]         legalizer: calls=870, total_wall_time=0.019s, mean_wall_time=0.021ms
[02/25 14:28:24   1171s]         steiner router: calls=2804, total_wall_time=0.663s, mean_wall_time=0.236ms
[02/25 14:28:24   1171s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[02/25 14:28:24   1171s]         skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.104], skew [0.040 vs 0.042]
[02/25 14:28:24   1171s]             min path sink: reg_out_reg[21]/CK
[02/25 14:28:24   1171s]             max path sink: reg_out_reg[106]/CK
[02/25 14:28:24   1171s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[02/25 14:28:24   1171s]         skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.104], skew [0.040 vs 0.042]
[02/25 14:28:24   1171s]       Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:24   1171s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:24   1171s]     Recomputing CTS skew targets...
[02/25 14:28:24   1171s]     Resolving skew group constraints...
[02/25 14:28:24   1171s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[02/25 14:28:24   1171s]     Resolving skew group constraints done.
[02/25 14:28:24   1171s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:24   1171s]     PostConditioning Fixing DRVs...
[02/25 14:28:24   1171s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 12511896989180457072 8365407163776455100
[02/25 14:28:24   1171s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[02/25 14:28:24   1171s]         delay calculator: calls=3741, total_wall_time=0.335s, mean_wall_time=0.089ms
[02/25 14:28:24   1171s]         legalizer: calls=870, total_wall_time=0.019s, mean_wall_time=0.021ms
[02/25 14:28:24   1171s]         steiner router: calls=2804, total_wall_time=0.663s, mean_wall_time=0.236ms
[02/25 14:28:24   1171s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/25 14:28:24   1171s]       CCOpt-PostConditioning: considered: 12, tested: 12, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[02/25 14:28:24   1171s]       
[02/25 14:28:24   1171s]       Statistics: Fix DRVs (cell sizing):
[02/25 14:28:24   1171s]       ===================================
[02/25 14:28:24   1171s]       
[02/25 14:28:24   1171s]       Cell changes by Net Type:
[02/25 14:28:24   1171s]       
[02/25 14:28:24   1171s]       -------------------------------------------------------------------------------------------------------------------
[02/25 14:28:24   1171s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[02/25 14:28:24   1171s]       -------------------------------------------------------------------------------------------------------------------
[02/25 14:28:24   1171s]       top                0                    0           0            0                    0                  0
[02/25 14:28:24   1171s]       trunk              0                    0           0            0                    0                  0
[02/25 14:28:24   1171s]       leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[02/25 14:28:24   1171s]       -------------------------------------------------------------------------------------------------------------------
[02/25 14:28:24   1171s]       Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[02/25 14:28:24   1171s]       -------------------------------------------------------------------------------------------------------------------
[02/25 14:28:24   1171s]       
[02/25 14:28:24   1171s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[02/25 14:28:24   1171s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[02/25 14:28:24   1171s]       
[02/25 14:28:24   1171s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[02/25 14:28:24   1171s]         cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:28:24   1171s]         sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:24   1171s]         misc counts      : r=1, pp=0
[02/25 14:28:24   1171s]         cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:28:24   1171s]         cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:28:24   1171s]         sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:24   1171s]         wire capacitance : top=0.000fF, trunk=56.867fF, leaf=168.761fF, total=225.628fF
[02/25 14:28:24   1171s]         wire lengths     : top=0.000um, trunk=621.775um, leaf=1703.380um, total=2325.155um
[02/25 14:28:24   1171s]         hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1249.000um, total=1249.950um
[02/25 14:28:24   1171s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[02/25 14:28:24   1171s]         Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[02/25 14:28:24   1171s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[02/25 14:28:24   1171s]         Trunk : target=0.050ns count=2 avg=0.012ns sd=0.007ns min=0.008ns max=0.017ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:24   1171s]         Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.004ns min=0.040ns max=0.051ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 0 <= 0.048ns, 4 <= 0.050ns} {1 <= 0.052ns, 0 <= 0.055ns, 0 <= 0.060ns, 0 <= 0.075ns, 0 > 0.075ns}
[02/25 14:28:24   1171s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[02/25 14:28:24   1171s]          Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:28:24   1171s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 12511896989180457072 8365407163776455100
[02/25 14:28:24   1171s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[02/25 14:28:24   1171s]         delay calculator: calls=3752, total_wall_time=0.337s, mean_wall_time=0.090ms
[02/25 14:28:24   1171s]         legalizer: calls=873, total_wall_time=0.019s, mean_wall_time=0.021ms
[02/25 14:28:24   1171s]         steiner router: calls=2804, total_wall_time=0.663s, mean_wall_time=0.236ms
[02/25 14:28:24   1171s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[02/25 14:28:24   1171s]         skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.104], skew [0.040 vs 0.042]
[02/25 14:28:24   1171s]             min path sink: reg_out_reg[21]/CK
[02/25 14:28:24   1171s]             max path sink: reg_out_reg[106]/CK
[02/25 14:28:24   1171s]       Skew group summary after 'PostConditioning Fixing DRVs':
[02/25 14:28:24   1171s]         skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.104], skew [0.040 vs 0.042]
[02/25 14:28:24   1171s]       Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:24   1171s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:24   1171s]     Buffering to fix DRVs...
[02/25 14:28:24   1171s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[02/25 14:28:24   1171s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/25 14:28:24   1171s]     Inserted 0 buffers and inverters.
[02/25 14:28:24   1171s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[02/25 14:28:24   1171s]     CCOpt-PostConditioning: nets considered: 12, nets tested: 12, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
[02/25 14:28:24   1171s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[02/25 14:28:24   1171s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:28:24   1171s]       sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:24   1171s]       misc counts      : r=1, pp=0
[02/25 14:28:24   1171s]       cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:28:24   1171s]       cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:28:24   1171s]       sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:24   1171s]       wire capacitance : top=0.000fF, trunk=56.867fF, leaf=168.761fF, total=225.628fF
[02/25 14:28:24   1171s]       wire lengths     : top=0.000um, trunk=621.775um, leaf=1703.380um, total=2325.155um
[02/25 14:28:24   1171s]       hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1249.000um, total=1249.950um
[02/25 14:28:24   1171s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[02/25 14:28:24   1171s]       Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[02/25 14:28:24   1171s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[02/25 14:28:24   1171s]       Trunk : target=0.050ns count=2 avg=0.012ns sd=0.007ns min=0.008ns max=0.017ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:24   1171s]       Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.004ns min=0.040ns max=0.051ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 0 <= 0.048ns, 4 <= 0.050ns} {1 <= 0.052ns, 0 <= 0.055ns, 0 <= 0.060ns, 0 <= 0.075ns, 0 > 0.075ns}
[02/25 14:28:24   1171s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[02/25 14:28:24   1171s]        Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:28:24   1171s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 12511896989180457072 8365407163776455100
[02/25 14:28:24   1171s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[02/25 14:28:24   1171s]       delay calculator: calls=4109, total_wall_time=0.358s, mean_wall_time=0.087ms
[02/25 14:28:24   1171s]       legalizer: calls=881, total_wall_time=0.024s, mean_wall_time=0.027ms
[02/25 14:28:24   1171s]       steiner router: calls=3117, total_wall_time=0.667s, mean_wall_time=0.214ms
[02/25 14:28:24   1171s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[02/25 14:28:24   1171s]       skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.104, avg=0.087, sd=0.012], skew [0.040 vs 0.042], 100% {0.064, 0.104} (wid=0.029 ws=0.028) (gid=0.090 gs=0.027)
[02/25 14:28:24   1171s]           min path sink: reg_out_reg[21]/CK
[02/25 14:28:24   1171s]           max path sink: reg_out_reg[106]/CK
[02/25 14:28:24   1171s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[02/25 14:28:24   1171s]       skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.104, avg=0.087, sd=0.012], skew [0.040 vs 0.042], 100% {0.064, 0.104} (wid=0.029 ws=0.028) (gid=0.090 gs=0.027)
[02/25 14:28:24   1171s]     Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/25 14:28:24   1171s]     
[02/25 14:28:24   1171s]     Slew Diagnostics: After DRV fixing
[02/25 14:28:24   1171s]     ==================================
[02/25 14:28:24   1171s]     
[02/25 14:28:24   1171s]     Global Causes:
[02/25 14:28:24   1171s]     
[02/25 14:28:24   1171s]     -----
[02/25 14:28:24   1171s]     Cause
[02/25 14:28:24   1171s]     -----
[02/25 14:28:24   1171s]       (empty table)
[02/25 14:28:24   1171s]     -----
[02/25 14:28:24   1171s]     
[02/25 14:28:24   1171s]     Top 5 overslews:
[02/25 14:28:24   1171s]     
[02/25 14:28:24   1171s]     --------------------------------------------------------------------------------
[02/25 14:28:24   1171s]     Overslew    Causes                                         Driving Pin
[02/25 14:28:24   1171s]     --------------------------------------------------------------------------------
[02/25 14:28:24   1171s]     0.001ns     1. Inst already optimally sized (CLKBUF_X3)    CTS_ccl_a_buf_00001/Z
[02/25 14:28:24   1171s]        -        2. Skew would be damaged                                 -
[02/25 14:28:24   1171s]     --------------------------------------------------------------------------------
[02/25 14:28:24   1171s]     
[02/25 14:28:24   1171s]     Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/25 14:28:24   1171s]     
[02/25 14:28:24   1171s]     ------------------------------------------
[02/25 14:28:24   1171s]     Cause                           Occurences
[02/25 14:28:24   1171s]     ------------------------------------------
[02/25 14:28:24   1171s]     Inst already optimally sized        1
[02/25 14:28:24   1171s]     Skew would be damaged               1
[02/25 14:28:24   1171s]     ------------------------------------------
[02/25 14:28:24   1171s]     
[02/25 14:28:24   1171s]     Violation diagnostics counts from the 1 nodes that have violations:
[02/25 14:28:24   1171s]     
[02/25 14:28:24   1171s]     ------------------------------------------
[02/25 14:28:24   1171s]     Cause                           Occurences
[02/25 14:28:24   1171s]     ------------------------------------------
[02/25 14:28:24   1171s]     Inst already optimally sized        1
[02/25 14:28:24   1171s]     Skew would be damaged               1
[02/25 14:28:24   1171s]     ------------------------------------------
[02/25 14:28:24   1171s]     
[02/25 14:28:24   1171s]     PostConditioning Fixing Skew by cell sizing...
[02/25 14:28:24   1171s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 12511896989180457072 8365407163776455100
[02/25 14:28:24   1171s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[02/25 14:28:24   1171s]         delay calculator: calls=4109, total_wall_time=0.358s, mean_wall_time=0.087ms
[02/25 14:28:24   1171s]         legalizer: calls=881, total_wall_time=0.024s, mean_wall_time=0.027ms
[02/25 14:28:24   1171s]         steiner router: calls=3117, total_wall_time=0.667s, mean_wall_time=0.214ms
[02/25 14:28:24   1171s]       Path optimization required 0 stage delay updates 
[02/25 14:28:24   1171s]       Resized 0 clock insts to decrease delay.
[02/25 14:28:24   1171s]       Fixing short paths with downsize only
[02/25 14:28:24   1171s]       Path optimization required 0 stage delay updates 
[02/25 14:28:24   1171s]       Resized 0 clock insts to increase delay.
[02/25 14:28:24   1171s]       
[02/25 14:28:24   1171s]       Statistics: Fix Skew (cell sizing):
[02/25 14:28:24   1171s]       ===================================
[02/25 14:28:24   1171s]       
[02/25 14:28:24   1171s]       Cell changes by Net Type:
[02/25 14:28:24   1171s]       
[02/25 14:28:24   1171s]       -------------------------------------------------------------------------------------------------
[02/25 14:28:24   1171s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/25 14:28:24   1171s]       -------------------------------------------------------------------------------------------------
[02/25 14:28:24   1171s]       top                0            0           0            0                    0                0
[02/25 14:28:24   1171s]       trunk              0            0           0            0                    0                0
[02/25 14:28:24   1171s]       leaf               0            0           0            0                    0                0
[02/25 14:28:24   1171s]       -------------------------------------------------------------------------------------------------
[02/25 14:28:24   1171s]       Total              0            0           0            0                    0                0
[02/25 14:28:24   1171s]       -------------------------------------------------------------------------------------------------
[02/25 14:28:24   1171s]       
[02/25 14:28:24   1171s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[02/25 14:28:24   1171s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/25 14:28:24   1171s]       
[02/25 14:28:24   1171s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[02/25 14:28:24   1171s]         cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:28:24   1171s]         sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:24   1171s]         misc counts      : r=1, pp=0
[02/25 14:28:24   1171s]         cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:28:24   1171s]         cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:28:24   1171s]         sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:24   1171s]         wire capacitance : top=0.000fF, trunk=56.867fF, leaf=168.761fF, total=225.628fF
[02/25 14:28:24   1171s]         wire lengths     : top=0.000um, trunk=621.775um, leaf=1703.380um, total=2325.155um
[02/25 14:28:24   1171s]         hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1249.000um, total=1249.950um
[02/25 14:28:24   1171s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[02/25 14:28:24   1171s]         Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[02/25 14:28:24   1171s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[02/25 14:28:24   1171s]         Trunk : target=0.050ns count=2 avg=0.012ns sd=0.007ns min=0.008ns max=0.017ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:24   1171s]         Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.004ns min=0.040ns max=0.051ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 0 <= 0.048ns, 4 <= 0.050ns} {1 <= 0.052ns, 0 <= 0.055ns, 0 <= 0.060ns, 0 <= 0.075ns, 0 > 0.075ns}
[02/25 14:28:24   1171s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[02/25 14:28:24   1171s]          Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:28:24   1171s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 12511896989180457072 8365407163776455100
[02/25 14:28:24   1171s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[02/25 14:28:24   1171s]         delay calculator: calls=4109, total_wall_time=0.358s, mean_wall_time=0.087ms
[02/25 14:28:24   1171s]         legalizer: calls=881, total_wall_time=0.024s, mean_wall_time=0.027ms
[02/25 14:28:24   1171s]         steiner router: calls=3117, total_wall_time=0.667s, mean_wall_time=0.214ms
[02/25 14:28:24   1171s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[02/25 14:28:24   1171s]         skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.104, avg=0.087, sd=0.012], skew [0.040 vs 0.042], 100% {0.064, 0.104} (wid=0.029 ws=0.028) (gid=0.090 gs=0.027)
[02/25 14:28:24   1171s]             min path sink: reg_out_reg[21]/CK
[02/25 14:28:24   1171s]             max path sink: reg_out_reg[106]/CK
[02/25 14:28:24   1171s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[02/25 14:28:24   1171s]         skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.104, avg=0.087, sd=0.012], skew [0.040 vs 0.042], 100% {0.064, 0.104} (wid=0.029 ws=0.028) (gid=0.090 gs=0.027)
[02/25 14:28:24   1171s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:28:24   1171s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:24   1171s]     Reconnecting optimized routes...
[02/25 14:28:24   1171s]     Reset timing graph...
[02/25 14:28:24   1171s] Ignoring AAE DB Resetting ...
[02/25 14:28:24   1171s]     Reset timing graph done.
[02/25 14:28:24   1171s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:24   1171s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[02/25 14:28:24   1171s]     Set dirty flag on 0 instances, 0 nets
[02/25 14:28:24   1171s]   PostConditioning done.
[02/25 14:28:25   1171s] Net route status summary:
[02/25 14:28:25   1171s]   Clock:        12 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=12, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/25 14:28:25   1171s]   Non-clock: 34546 (unrouted=111, trialRouted=34435, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=111, (crossesIlmBoundary AND tooFewTerms=0)])
[02/25 14:28:25   1171s]   Update timing and DAG stats after post-conditioning...
[02/25 14:28:25   1171s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:25   1171s]   Clock tree timing engine global stage delay update for VDCCorner:both.late...
[02/25 14:28:25   1171s] End AAE Lib Interpolated Model. (MEM=2125.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/25 14:28:25   1171s]   Clock tree timing engine global stage delay update for VDCCorner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:25   1171s]   Clock DAG stats after post-conditioning:
[02/25 14:28:25   1171s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:28:25   1171s]     sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:25   1171s]     misc counts      : r=1, pp=0
[02/25 14:28:25   1171s]     cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:28:25   1171s]     cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:28:25   1171s]     sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:25   1171s]     wire capacitance : top=0.000fF, trunk=56.867fF, leaf=168.761fF, total=225.628fF
[02/25 14:28:25   1171s]     wire lengths     : top=0.000um, trunk=621.775um, leaf=1703.380um, total=2325.155um
[02/25 14:28:25   1171s]     hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1249.000um, total=1249.950um
[02/25 14:28:25   1171s]   Clock DAG net violations after post-conditioning:
[02/25 14:28:25   1171s]     Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[02/25 14:28:25   1171s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[02/25 14:28:25   1171s]     Trunk : target=0.050ns count=2 avg=0.012ns sd=0.007ns min=0.008ns max=0.017ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:25   1171s]     Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.004ns min=0.040ns max=0.051ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 0 <= 0.048ns, 4 <= 0.050ns} {1 <= 0.052ns, 0 <= 0.055ns, 0 <= 0.060ns, 0 <= 0.075ns, 0 > 0.075ns}
[02/25 14:28:25   1171s]   Clock DAG library cell distribution after post-conditioning {count}:
[02/25 14:28:25   1171s]      Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:28:25   1171s]   Clock DAG hash after post-conditioning: 12511896989180457072 8365407163776455100
[02/25 14:28:25   1171s]   CTS services accumulated run-time stats after post-conditioning:
[02/25 14:28:25   1171s]     delay calculator: calls=4121, total_wall_time=0.361s, mean_wall_time=0.088ms
[02/25 14:28:25   1171s]     legalizer: calls=881, total_wall_time=0.024s, mean_wall_time=0.027ms
[02/25 14:28:25   1171s]     steiner router: calls=3117, total_wall_time=0.667s, mean_wall_time=0.214ms
[02/25 14:28:25   1171s]   Primary reporting skew groups after post-conditioning:
[02/25 14:28:25   1171s]     skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.104, avg=0.087, sd=0.012], skew [0.040 vs 0.042], 100% {0.064, 0.104} (wid=0.029 ws=0.028) (gid=0.090 gs=0.027)
[02/25 14:28:25   1171s]         min path sink: reg_out_reg[21]/CK
[02/25 14:28:25   1171s]         max path sink: reg_out_reg[106]/CK
[02/25 14:28:25   1171s]   Skew group summary after post-conditioning:
[02/25 14:28:25   1171s]     skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.104, avg=0.087, sd=0.012], skew [0.040 vs 0.042], 100% {0.064, 0.104} (wid=0.029 ws=0.028) (gid=0.090 gs=0.027)
[02/25 14:28:25   1171s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.4 real=0:00:00.4)
[02/25 14:28:25   1171s]   Setting CTS place status to fixed for clock tree and sinks.
[02/25 14:28:25   1171s]   numClockCells = 13, numClockCellsFixed = 13, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[02/25 14:28:25   1171s]   Post-balance tidy up or trial balance steps...
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   Clock DAG stats at end of CTS:
[02/25 14:28:25   1171s]   ==============================
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   --------------------------------------------------------
[02/25 14:28:25   1171s]   Cell type                 Count    Area      Capacitance
[02/25 14:28:25   1171s]   --------------------------------------------------------
[02/25 14:28:25   1171s]   Buffers                    11      14.098      14.991
[02/25 14:28:25   1171s]   Inverters                   0       0.000       0.000
[02/25 14:28:25   1171s]   Integrated Clock Gates      0       0.000       0.000
[02/25 14:28:25   1171s]   Discrete Clock Gates        0       0.000       0.000
[02/25 14:28:25   1171s]   Clock Logic                 0       0.000       0.000
[02/25 14:28:25   1171s]   All                        11      14.098      14.991
[02/25 14:28:25   1171s]   --------------------------------------------------------
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   Clock DAG sink counts at end of CTS:
[02/25 14:28:25   1171s]   ====================================
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   -------------------------
[02/25 14:28:25   1171s]   Sink type           Count
[02/25 14:28:25   1171s]   -------------------------
[02/25 14:28:25   1171s]   Regular              384
[02/25 14:28:25   1171s]   Enable Latch           0
[02/25 14:28:25   1171s]   Load Capacitance       0
[02/25 14:28:25   1171s]   Antenna Diode          0
[02/25 14:28:25   1171s]   Node Sink              0
[02/25 14:28:25   1171s]   Total                384
[02/25 14:28:25   1171s]   -------------------------
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   Clock DAG wire lengths at end of CTS:
[02/25 14:28:25   1171s]   =====================================
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   --------------------
[02/25 14:28:25   1171s]   Type     Wire Length
[02/25 14:28:25   1171s]   --------------------
[02/25 14:28:25   1171s]   Top          0.000
[02/25 14:28:25   1171s]   Trunk      621.775
[02/25 14:28:25   1171s]   Leaf      1703.380
[02/25 14:28:25   1171s]   Total     2325.155
[02/25 14:28:25   1171s]   --------------------
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   Clock DAG hp wire lengths at end of CTS:
[02/25 14:28:25   1171s]   ========================================
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   -----------------------
[02/25 14:28:25   1171s]   Type     hp Wire Length
[02/25 14:28:25   1171s]   -----------------------
[02/25 14:28:25   1171s]   Top            0.000
[02/25 14:28:25   1171s]   Trunk          0.950
[02/25 14:28:25   1171s]   Leaf        1249.000
[02/25 14:28:25   1171s]   Total       1249.950
[02/25 14:28:25   1171s]   -----------------------
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   Clock DAG capacitances at end of CTS:
[02/25 14:28:25   1171s]   =====================================
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   --------------------------------------
[02/25 14:28:25   1171s]   Type     Gate       Wire       Total
[02/25 14:28:25   1171s]   --------------------------------------
[02/25 14:28:25   1171s]   Top        0.000      0.000      0.000
[02/25 14:28:25   1171s]   Trunk     14.991     56.867     71.858
[02/25 14:28:25   1171s]   Leaf     364.648    168.761    533.409
[02/25 14:28:25   1171s]   Total    379.639    225.628    605.267
[02/25 14:28:25   1171s]   --------------------------------------
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   Clock DAG sink capacitances at end of CTS:
[02/25 14:28:25   1171s]   ==========================================
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   -------------------------------------------------
[02/25 14:28:25   1171s]   Total      Average    Std. Dev.    Min      Max
[02/25 14:28:25   1171s]   -------------------------------------------------
[02/25 14:28:25   1171s]   364.648     0.950       0.001      0.930    0.950
[02/25 14:28:25   1171s]   -------------------------------------------------
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   Clock DAG net violations at end of CTS:
[02/25 14:28:25   1171s]   =======================================
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   --------------------------------------------------------------------------------------------
[02/25 14:28:25   1171s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[02/25 14:28:25   1171s]   --------------------------------------------------------------------------------------------
[02/25 14:28:25   1171s]   Remaining Transition    ns         1       0.001       0.000      0.001    [0.001]
[02/25 14:28:25   1171s]   --------------------------------------------------------------------------------------------
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   Clock DAG primary half-corner transition distribution at end of CTS:
[02/25 14:28:25   1171s]   ====================================================================
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/25 14:28:25   1171s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[02/25 14:28:25   1171s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/25 14:28:25   1171s]   Trunk       0.050       2       0.012       0.007      0.008    0.017    {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}                                      -
[02/25 14:28:25   1171s]   Leaf        0.050      10       0.045       0.004      0.040    0.051    {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 0 <= 0.048ns, 4 <= 0.050ns}    {1 <= 0.052ns, 0 <= 0.055ns, 0 <= 0.060ns, 0 <= 0.075ns, 0 > 0.075ns}
[02/25 14:28:25   1171s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   Clock DAG library cell distribution at end of CTS:
[02/25 14:28:25   1171s]   ==================================================
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   ------------------------------------------
[02/25 14:28:25   1171s]   Name         Type      Inst     Inst Area 
[02/25 14:28:25   1171s]                          Count    (um^2)
[02/25 14:28:25   1171s]   ------------------------------------------
[02/25 14:28:25   1171s]   CLKBUF_X3    buffer     10        13.300
[02/25 14:28:25   1171s]   CLKBUF_X1    buffer      1         0.798
[02/25 14:28:25   1171s]   ------------------------------------------
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   Clock DAG hash at end of CTS: 12511896989180457072 8365407163776455100
[02/25 14:28:25   1171s]   CTS services accumulated run-time stats at end of CTS:
[02/25 14:28:25   1171s]     delay calculator: calls=4121, total_wall_time=0.361s, mean_wall_time=0.088ms
[02/25 14:28:25   1171s]     legalizer: calls=881, total_wall_time=0.024s, mean_wall_time=0.027ms
[02/25 14:28:25   1171s]     steiner router: calls=3117, total_wall_time=0.667s, mean_wall_time=0.214ms
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   Primary reporting skew groups summary at end of CTS:
[02/25 14:28:25   1171s]   ====================================================
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/25 14:28:25   1171s]   Half-corner            Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[02/25 14:28:25   1171s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/25 14:28:25   1171s]   VDCCorner:both.late    myCLK/VSDC    0.064     0.104     0.040       0.042         0.028           0.010           0.087        0.012     100% {0.064, 0.104}
[02/25 14:28:25   1171s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   Skew group summary at end of CTS:
[02/25 14:28:25   1171s]   =================================
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/25 14:28:25   1171s]   Half-corner            Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[02/25 14:28:25   1171s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/25 14:28:25   1171s]   VDCCorner:both.late    myCLK/VSDC    0.064     0.104     0.040       0.042         0.028           0.010           0.087        0.012     100% {0.064, 0.104}
[02/25 14:28:25   1171s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   Found a total of 44 clock tree pins with a slew violation.
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   Slew violation summary across all clock trees - Top 10 violating pins:
[02/25 14:28:25   1171s]   ======================================================================
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   Target and measured clock slews (in ns):
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   ---------------------------------------------------------------------------------------------
[02/25 14:28:25   1171s]   Half corner          Violation  Slew    Slew      Dont   Ideal  Target    Pin
[02/25 14:28:25   1171s]                        amount     target  achieved  touch  net?   source    
[02/25 14:28:25   1171s]                                                     net?                    
[02/25 14:28:25   1171s]   ---------------------------------------------------------------------------------------------
[02/25 14:28:25   1171s]   VDCCorner:both.late    0.001    0.050    0.051    N      N      explicit  reg_out_reg[113]/CK
[02/25 14:28:25   1171s]   VDCCorner:both.late    0.001    0.050    0.051    N      N      explicit  reg_out_reg[112]/CK
[02/25 14:28:25   1171s]   VDCCorner:both.late    0.001    0.050    0.051    N      N      explicit  reg_out_reg[111]/CK
[02/25 14:28:25   1171s]   VDCCorner:both.late    0.001    0.050    0.051    N      N      explicit  reg_out_reg[110]/CK
[02/25 14:28:25   1171s]   VDCCorner:both.late    0.001    0.050    0.051    N      N      explicit  reg_out_reg[109]/CK
[02/25 14:28:25   1171s]   VDCCorner:both.late    0.001    0.050    0.051    N      N      explicit  reg_out_reg[108]/CK
[02/25 14:28:25   1171s]   VDCCorner:both.late    0.001    0.050    0.051    N      N      explicit  reg_out_reg[107]/CK
[02/25 14:28:25   1171s]   VDCCorner:both.late    0.001    0.050    0.051    N      N      explicit  reg_out_reg[106]/CK
[02/25 14:28:25   1171s]   VDCCorner:both.late    0.001    0.050    0.051    N      N      explicit  reg_out_reg[119]/CK
[02/25 14:28:25   1171s]   VDCCorner:both.late    0.001    0.050    0.051    N      N      explicit  reg_out_reg[117]/CK
[02/25 14:28:25   1171s]   ---------------------------------------------------------------------------------------------
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   Target sources:
[02/25 14:28:25   1171s]   auto extracted - target was extracted from SDC.
[02/25 14:28:25   1171s]   auto computed - target was computed when balancing trees.
[02/25 14:28:25   1171s]   explicit - target is explicitly set via target_max_trans property.
[02/25 14:28:25   1171s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[02/25 14:28:25   1171s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   Found 0 pins on nets marked dont_touch that have slew violations.
[02/25 14:28:25   1171s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[02/25 14:28:25   1171s]   Found 0 pins on nets marked ideal_network that have slew violations.
[02/25 14:28:25   1171s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   
[02/25 14:28:25   1171s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:28:25   1171s] Synthesizing clock trees done.
[02/25 14:28:25   1171s] Tidy Up And Update Timing...
[02/25 14:28:25   1171s] External - Set all clocks to propagated mode...
[02/25 14:28:25   1171s] Innovus updating I/O latencies
[02/25 14:28:26   1173s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/25 14:28:26   1173s] #################################################################################
[02/25 14:28:26   1173s] # Design Stage: PreRoute
[02/25 14:28:26   1173s] # Design Name: myPMul32_4
[02/25 14:28:26   1173s] # Design Mode: 90nm
[02/25 14:28:26   1173s] # Analysis Mode: MMMC Non-OCV 
[02/25 14:28:26   1173s] # Parasitics Mode: No SPEF/RCDB 
[02/25 14:28:26   1173s] # Signoff Settings: SI Off 
[02/25 14:28:26   1173s] #################################################################################
[02/25 14:28:27   1174s] Calculate delays in Single mode...
[02/25 14:28:27   1174s] Topological Sorting (REAL = 0:00:00.0, MEM = 2145.7M, InitMEM = 2145.7M)
[02/25 14:28:27   1174s] Start delay calculation (fullDC) (1 T). (MEM=2145.65)
[02/25 14:28:27   1174s] End AAE Lib Interpolated Model. (MEM=2157.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/25 14:28:28   1175s] Total number of fetched objects 34682
[02/25 14:28:28   1175s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/25 14:28:28   1175s] End delay calculation. (MEM=2177.38 CPU=0:00:00.3 REAL=0:00:00.0)
[02/25 14:28:28   1175s] End delay calculation (fullDC). (MEM=2177.38 CPU=0:00:01.4 REAL=0:00:01.0)
[02/25 14:28:28   1175s] *** CDM Built up (cpu=0:00:02.5  real=0:00:02.0  mem= 2177.4M) ***
[02/25 14:28:29   1175s] Setting all clocks to propagated mode.
[02/25 14:28:29   1175s] External - Set all clocks to propagated mode done. (took cpu=0:00:04.0 real=0:00:03.9)
[02/25 14:28:29   1175s] Clock DAG stats after update timingGraph:
[02/25 14:28:29   1175s]   cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:28:29   1175s]   sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:28:29   1175s]   misc counts      : r=1, pp=0
[02/25 14:28:29   1175s]   cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:28:29   1175s]   cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:28:29   1175s]   sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:28:29   1175s]   wire capacitance : top=0.000fF, trunk=56.867fF, leaf=168.761fF, total=225.628fF
[02/25 14:28:29   1175s]   wire lengths     : top=0.000um, trunk=621.775um, leaf=1703.380um, total=2325.155um
[02/25 14:28:29   1175s]   hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1249.000um, total=1249.950um
[02/25 14:28:29   1175s] Clock DAG net violations after update timingGraph:
[02/25 14:28:29   1175s]   Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[02/25 14:28:29   1175s] Clock DAG primary half-corner transition distribution after update timingGraph:
[02/25 14:28:29   1175s]   Trunk : target=0.050ns count=2 avg=0.012ns sd=0.007ns min=0.008ns max=0.017ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:28:29   1175s]   Leaf  : target=0.050ns count=10 avg=0.045ns sd=0.004ns min=0.040ns max=0.051ns {0 <= 0.030ns, 0 <= 0.040ns, 5 <= 0.045ns, 0 <= 0.048ns, 4 <= 0.050ns} {1 <= 0.052ns, 0 <= 0.055ns, 0 <= 0.060ns, 0 <= 0.075ns, 0 > 0.075ns}
[02/25 14:28:29   1175s] Clock DAG library cell distribution after update timingGraph {count}:
[02/25 14:28:29   1175s]    Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:28:29   1175s] Clock DAG hash after update timingGraph: 12511896989180457072 8365407163776455100
[02/25 14:28:29   1175s] CTS services accumulated run-time stats after update timingGraph:
[02/25 14:28:29   1175s]   delay calculator: calls=4121, total_wall_time=0.361s, mean_wall_time=0.088ms
[02/25 14:28:29   1175s]   legalizer: calls=881, total_wall_time=0.024s, mean_wall_time=0.027ms
[02/25 14:28:29   1175s]   steiner router: calls=3117, total_wall_time=0.667s, mean_wall_time=0.214ms
[02/25 14:28:29   1175s] Primary reporting skew groups after update timingGraph:
[02/25 14:28:29   1175s]   skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.104, avg=0.087, sd=0.012], skew [0.040 vs 0.042], 100% {0.064, 0.104} (wid=0.029 ws=0.028) (gid=0.090 gs=0.027)
[02/25 14:28:29   1175s]       min path sink: reg_out_reg[21]/CK
[02/25 14:28:29   1175s]       max path sink: reg_out_reg[106]/CK
[02/25 14:28:29   1175s] Skew group summary after update timingGraph:
[02/25 14:28:29   1175s]   skew_group myCLK/VSDC: insertion delay [min=0.064, max=0.104, avg=0.087, sd=0.012], skew [0.040 vs 0.042], 100% {0.064, 0.104} (wid=0.029 ws=0.028) (gid=0.090 gs=0.027)
[02/25 14:28:29   1175s] Logging CTS constraint violations...
[02/25 14:28:29   1175s]   Clock tree myCLK has 1 slew violation.
[02/25 14:28:29   1175s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 44 slew violations below cell CTS_ccl_a_buf_00001 (a lib_cell CLKBUF_X3) at (192.000,219.240), in power domain auto-default with half corner VDCCorner:both.late. The worst violation was at the pin reg_out_reg[117]/CK with a slew time target of 0.050ns. Achieved a slew time of 0.051ns.
[02/25 14:28:29   1175s] 
[02/25 14:28:29   1175s] Type 'man IMPCCOPT-1007' for more detail.
[02/25 14:28:29   1175s] **WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.030ns for skew group myCLK/VSDC in half corner VDCCorner:both.late. Achieved skew of 0.040ns.
[02/25 14:28:29   1175s] Type 'man IMPCCOPT-1023' for more detail.
[02/25 14:28:29   1175s] Logging CTS constraint violations done.
[02/25 14:28:29   1175s] Tidy Up And Update Timing done. (took cpu=0:00:04.0 real=0:00:04.0)
[02/25 14:28:29   1175s] Runtime done. (took cpu=0:00:23.7 real=0:00:25.1)
[02/25 14:28:29   1175s] Runtime Report Coverage % = 99.4
[02/25 14:28:29   1175s] Runtime Summary
[02/25 14:28:29   1175s] ===============
[02/25 14:28:29   1175s] Clock Runtime:  (26%) Core CTS           6.61 (Init 2.20, Construction 0.95, Implementation 2.00, eGRPC 0.36, PostConditioning 0.39, Other 0.70)
[02/25 14:28:29   1175s] Clock Runtime:  (41%) CTS services      10.26 (RefinePlace 2.32, EarlyGlobalClock 1.31, NanoRoute 5.68, ExtractRC 0.96, TimingAnalysis 0.00)
[02/25 14:28:29   1175s] Clock Runtime:  (32%) Other CTS          8.03 (Init 1.70, CongRepair/EGR-DP 2.38, TimingUpdate 3.95, Other 0.00)
[02/25 14:28:29   1175s] Clock Runtime: (100%) Total             24.90
[02/25 14:28:29   1175s] 
[02/25 14:28:29   1175s] 
[02/25 14:28:29   1175s] Runtime Summary:
[02/25 14:28:29   1175s] ================
[02/25 14:28:29   1175s] 
[02/25 14:28:29   1175s] -------------------------------------------------------------------------------------------------------------------
[02/25 14:28:29   1175s] wall   % time  children  called  name
[02/25 14:28:29   1175s] -------------------------------------------------------------------------------------------------------------------
[02/25 14:28:29   1175s] 25.05  100.00   25.05      0       
[02/25 14:28:29   1175s] 25.05  100.00   24.90      1     Runtime
[02/25 14:28:29   1175s]  0.48    1.92    0.48      1     CCOpt::Phase::Initialization
[02/25 14:28:29   1175s]  0.48    1.92    0.48      1       Check Prerequisites
[02/25 14:28:29   1175s]  0.48    1.92    0.00      1         Leaving CCOpt scope - CheckPlace
[02/25 14:28:29   1175s]  3.27   13.07    3.27      1     CCOpt::Phase::PreparingToBalance
[02/25 14:28:29   1175s]  0.00    0.01    0.00      1       Leaving CCOpt scope - Initializing power interface
[02/25 14:28:29   1175s]  1.22    4.86    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[02/25 14:28:29   1175s]  0.37    1.47    0.20      1       Legalization setup
[02/25 14:28:29   1175s]  0.12    0.49    0.00      2         Leaving CCOpt scope - Initializing placement interface
[02/25 14:28:29   1175s]  0.08    0.32    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[02/25 14:28:29   1175s]  1.68    6.69    0.00      1       Validating CTS configuration
[02/25 14:28:29   1175s]  0.00    0.00    0.00      1         Checking module port directions
[02/25 14:28:29   1175s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[02/25 14:28:29   1175s]  0.15    0.58    0.13      1     Preparing To Balance
[02/25 14:28:29   1175s]  0.08    0.33    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[02/25 14:28:29   1175s]  0.05    0.20    0.00      1       Leaving CCOpt scope - Initializing placement interface
[02/25 14:28:29   1175s]  4.46   17.81    4.46      1     CCOpt::Phase::Construction
[02/25 14:28:29   1175s]  4.14   16.54    4.14      1       Stage::Clustering
[02/25 14:28:29   1175s]  1.72    6.87    1.70      1         Clustering
[02/25 14:28:29   1175s]  0.02    0.09    0.01      1           Initialize for clustering
[02/25 14:28:29   1175s]  0.01    0.04    0.00      1             Computing optimal clock node locations
[02/25 14:28:29   1175s]  0.36    1.44    0.00      1           Bottom-up phase
[02/25 14:28:29   1175s]  1.32    5.26    1.30      1           Legalizing clock trees
[02/25 14:28:29   1175s]  1.14    4.55    0.00      1             Leaving CCOpt scope - ClockRefiner
[02/25 14:28:29   1175s]  0.08    0.32    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[02/25 14:28:29   1175s]  0.05    0.21    0.00      1             Leaving CCOpt scope - Initializing placement interface
[02/25 14:28:29   1175s]  0.03    0.11    0.00      1             Clock tree timing engine global stage delay update for VDCCorner:both.late
[02/25 14:28:29   1175s]  2.42    9.65    2.39      1         CongRepair After Initial Clustering
[02/25 14:28:29   1175s]  2.05    8.18    1.83      1           Leaving CCOpt scope - Early Global Route
[02/25 14:28:29   1175s]  0.60    2.41    0.00      1             Early Global Route - eGR only step
[02/25 14:28:29   1175s]  1.22    4.87    0.00      1             Congestion Repair
[02/25 14:28:29   1175s]  0.32    1.27    0.00      1           Leaving CCOpt scope - extractRC
[02/25 14:28:29   1175s]  0.03    0.10    0.00      1           Clock tree timing engine global stage delay update for VDCCorner:both.late
[02/25 14:28:29   1175s]  0.03    0.14    0.03      1       Stage::DRV Fixing
[02/25 14:28:29   1175s]  0.02    0.08    0.00      1         Fixing clock tree slew time and max cap violations
[02/25 14:28:29   1175s]  0.01    0.05    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[02/25 14:28:29   1175s]  0.28    1.13    0.26      1       Stage::Insertion Delay Reduction
[02/25 14:28:29   1175s]  0.01    0.03    0.00      1         Removing unnecessary root buffering
[02/25 14:28:29   1175s]  0.01    0.03    0.00      1         Removing unconstrained drivers
[02/25 14:28:29   1175s]  0.05    0.21    0.00      1         Reducing insertion delay 1
[02/25 14:28:29   1175s]  0.01    0.03    0.00      1         Removing longest path buffering
[02/25 14:28:29   1175s]  0.19    0.75    0.00      1         Reducing insertion delay 2
[02/25 14:28:29   1175s]  2.22    8.86    2.22      1     CCOpt::Phase::Implementation
[02/25 14:28:29   1175s]  0.06    0.24    0.06      1       Stage::Reducing Power
[02/25 14:28:29   1175s]  0.01    0.03    0.00      1         Improving clock tree routing
[02/25 14:28:29   1175s]  0.04    0.16    0.00      1         Reducing clock tree power 1
[02/25 14:28:29   1175s]  0.00    0.00    0.00      1           Legalizing clock trees
[02/25 14:28:29   1175s]  0.01    0.04    0.00      1         Reducing clock tree power 2
[02/25 14:28:29   1175s]  0.21    0.83    0.20      1       Stage::Balancing
[02/25 14:28:29   1175s]  0.13    0.51    0.12      1         Approximately balancing fragments step
[02/25 14:28:29   1175s]  0.04    0.16    0.00      1           Resolve constraints - Approximately balancing fragments
[02/25 14:28:29   1175s]  0.01    0.04    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[02/25 14:28:29   1175s]  0.01    0.04    0.00      1           Moving gates to improve sub-tree skew
[02/25 14:28:29   1175s]  0.03    0.14    0.00      1           Approximately balancing fragments bottom up
[02/25 14:28:29   1175s]  0.02    0.09    0.00      1           Approximately balancing fragments, wire and cell delays
[02/25 14:28:29   1175s]  0.01    0.05    0.00      1         Improving fragments clock skew
[02/25 14:28:29   1175s]  0.03    0.14    0.03      1         Approximately balancing step
[02/25 14:28:29   1175s]  0.02    0.07    0.00      1           Resolve constraints - Approximately balancing
[02/25 14:28:29   1175s]  0.01    0.04    0.00      1           Approximately balancing, wire and cell delays
[02/25 14:28:29   1175s]  0.01    0.03    0.00      1         Fixing clock tree overload
[02/25 14:28:29   1175s]  0.01    0.04    0.00      1         Approximately balancing paths
[02/25 14:28:29   1175s]  1.63    6.51    1.62      1       Stage::Polishing
[02/25 14:28:29   1175s]  0.02    0.07    0.00      1         Clock tree timing engine global stage delay update for VDCCorner:both.late
[02/25 14:28:29   1175s]  0.01    0.03    0.00      1         Merging balancing drivers for power
[02/25 14:28:29   1175s]  0.01    0.05    0.00      1         Improving clock skew
[02/25 14:28:29   1175s]  0.96    3.82    0.94      1         Moving gates to reduce wire capacitance
[02/25 14:28:29   1175s]  0.01    0.04    0.00      2           Artificially removing short and long paths
[02/25 14:28:29   1175s]  0.04    0.15    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[02/25 14:28:29   1175s]  0.00    0.00    0.00      1             Legalizing clock trees
[02/25 14:28:29   1175s]  0.42    1.66    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[02/25 14:28:29   1175s]  0.00    0.00    0.00      1             Legalizing clock trees
[02/25 14:28:29   1175s]  0.09    0.37    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[02/25 14:28:29   1175s]  0.00    0.00    0.00      1             Legalizing clock trees
[02/25 14:28:29   1175s]  0.38    1.52    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[02/25 14:28:29   1175s]  0.00    0.00    0.00      1             Legalizing clock trees
[02/25 14:28:29   1175s]  0.05    0.20    0.00      1         Reducing clock tree power 3
[02/25 14:28:29   1175s]  0.00    0.02    0.00      1           Artificially removing short and long paths
[02/25 14:28:29   1175s]  0.00    0.00    0.00      1           Legalizing clock trees
[02/25 14:28:29   1175s]  0.01    0.05    0.00      1         Improving insertion delay
[02/25 14:28:29   1175s]  0.56    2.23    0.52      1         Wire Opt OverFix
[02/25 14:28:29   1175s]  0.49    1.94    0.47      1           Wire Reduction extra effort
[02/25 14:28:29   1175s]  0.00    0.02    0.00      1             Artificially removing short and long paths
[02/25 14:28:29   1175s]  0.00    0.00    0.00      1             Global shorten wires A0
[02/25 14:28:29   1175s]  0.38    1.53    0.00      2             Move For Wirelength - core
[02/25 14:28:29   1175s]  0.00    0.00    0.00      1             Global shorten wires A1
[02/25 14:28:29   1175s]  0.05    0.20    0.00      1             Global shorten wires B
[02/25 14:28:29   1175s]  0.03    0.13    0.00      1             Move For Wirelength - branch
[02/25 14:28:29   1175s]  0.03    0.13    0.03      1           Optimizing orientation
[02/25 14:28:29   1175s]  0.03    0.12    0.00      1             FlipOpt
[02/25 14:28:29   1175s]  0.32    1.27    0.30      1       Stage::Updating netlist
[02/25 14:28:29   1175s]  0.08    0.33    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[02/25 14:28:29   1175s]  0.22    0.87    0.00      1         Leaving CCOpt scope - ClockRefiner
[02/25 14:28:29   1175s]  2.12    8.46    2.05      1     CCOpt::Phase::eGRPC
[02/25 14:28:29   1175s]  0.52    2.08    0.48      1       Leaving CCOpt scope - Routing Tools
[02/25 14:28:29   1175s]  0.48    1.91    0.00      1         Early Global Route - eGR only step
[02/25 14:28:29   1175s]  0.32    1.26    0.00      1       Leaving CCOpt scope - extractRC
[02/25 14:28:29   1175s]  0.05    0.20    0.00      1       Leaving CCOpt scope - Initializing placement interface
[02/25 14:28:29   1175s]  0.03    0.12    0.03      1       Reset bufferability constraints
[02/25 14:28:29   1175s]  0.03    0.12    0.00      1         Clock tree timing engine global stage delay update for VDCCorner:both.late
[02/25 14:28:29   1175s]  0.01    0.04    0.00      1       eGRPC Moving buffers
[02/25 14:28:29   1175s]  0.00    0.01    0.00      1         Violation analysis
[02/25 14:28:29   1175s]  0.06    0.23    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[02/25 14:28:29   1175s]  0.00    0.01    0.00      1         Artificially removing long paths
[02/25 14:28:29   1175s]  0.01    0.04    0.00      1       eGRPC Fixing DRVs
[02/25 14:28:29   1175s]  0.00    0.01    0.00      1       Reconnecting optimized routes
[02/25 14:28:29   1175s]  0.00    0.01    0.00      1       Violation analysis
[02/25 14:28:29   1175s]  0.08    0.34    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[02/25 14:28:29   1175s]  0.96    3.83    0.00      1       Leaving CCOpt scope - ClockRefiner
[02/25 14:28:29   1175s]  7.82   31.23    7.80      1     CCOpt::Phase::Routing
[02/25 14:28:29   1175s]  7.45   29.73    7.33      1       Leaving CCOpt scope - Routing Tools
[02/25 14:28:29   1175s]  0.49    1.96    0.00      1         Early Global Route - eGR->Nr High Frequency step
[02/25 14:28:29   1175s]  5.68   22.67    0.00      1         NanoRoute
[02/25 14:28:29   1175s]  1.16    4.61    0.00      1         Route Remaining Unrouted Nets
[02/25 14:28:29   1175s]  0.32    1.28    0.00      1       Leaving CCOpt scope - extractRC
[02/25 14:28:29   1175s]  0.03    0.13    0.00      1       Clock tree timing engine global stage delay update for VDCCorner:both.late
[02/25 14:28:29   1175s]  0.39    1.57    0.33      1     CCOpt::Phase::PostConditioning
[02/25 14:28:29   1175s]  0.06    0.25    0.00      1       Leaving CCOpt scope - Initializing placement interface
[02/25 14:28:29   1175s]  0.00    0.00    0.00      1       Reset bufferability constraints
[02/25 14:28:29   1175s]  0.03    0.12    0.00      1       PostConditioning Upsizing To Fix DRVs
[02/25 14:28:29   1175s]  0.02    0.09    0.00      1       Recomputing CTS skew targets
[02/25 14:28:29   1175s]  0.03    0.14    0.00      1       PostConditioning Fixing DRVs
[02/25 14:28:29   1175s]  0.14    0.55    0.00      1       Buffering to fix DRVs
[02/25 14:28:29   1175s]  0.01    0.05    0.00      1       PostConditioning Fixing Skew by cell sizing
[02/25 14:28:29   1175s]  0.00    0.02    0.00      1       Reconnecting optimized routes
[02/25 14:28:29   1175s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[02/25 14:28:29   1175s]  0.03    0.12    0.00      1       Clock tree timing engine global stage delay update for VDCCorner:both.late
[02/25 14:28:29   1175s]  0.02    0.06    0.00      1     Post-balance tidy up or trial balance steps
[02/25 14:28:29   1175s]  3.96   15.82    3.95      1     Tidy Up And Update Timing
[02/25 14:28:29   1175s]  3.95   15.77    0.00      1       External - Set all clocks to propagated mode
[02/25 14:28:29   1175s] -------------------------------------------------------------------------------------------------------------------
[02/25 14:28:29   1175s] 
[02/25 14:28:29   1175s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/25 14:28:29   1175s] Leaving CCOpt scope - Cleaning up placement interface...
[02/25 14:28:29   1175s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2158.3M, EPOCH TIME: 1677364109.070166
[02/25 14:28:29   1175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:384).
[02/25 14:28:29   1175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:29   1175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:29   1175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:29   1175s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.090, REAL:0.086, MEM:2070.3M, EPOCH TIME: 1677364109.155753
[02/25 14:28:29   1175s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/25 14:28:29   1175s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[02/25 14:28:29   1175s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:23.3/0:00:24.6 (0.9), totSession cpu/real = 0:19:35.9/0:54:11.2 (0.4), mem = 2070.3M
[02/25 14:28:29   1175s] 
[02/25 14:28:29   1175s] =============================================================================================
[02/25 14:28:29   1175s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.15-s110_1
[02/25 14:28:29   1175s] =============================================================================================
[02/25 14:28:29   1175s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:28:29   1175s] ---------------------------------------------------------------------------------------------
[02/25 14:28:29   1175s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:28:29   1175s] [ IncrReplace            ]      1   0:00:01.2  (   4.9 % )     0:00:01.2 /  0:00:01.2    1.0
[02/25 14:28:29   1175s] [ EarlyGlobalRoute       ]      5   0:00:03.6  (  14.5 % )     0:00:03.6 /  0:00:03.6    1.0
[02/25 14:28:29   1175s] [ DetailRoute            ]      1   0:00:02.6  (  10.4 % )     0:00:02.6 /  0:00:02.5    1.0
[02/25 14:28:29   1175s] [ ExtractRC              ]      3   0:00:00.9  (   3.9 % )     0:00:00.9 /  0:00:00.9    1.0
[02/25 14:28:29   1175s] [ FullDelayCalc          ]      1   0:00:02.5  (  10.0 % )     0:00:02.5 /  0:00:02.5    1.0
[02/25 14:28:29   1175s] [ MISC                   ]          0:00:13.8  (  56.2 % )     0:00:13.8 /  0:00:12.6    0.9
[02/25 14:28:29   1175s] ---------------------------------------------------------------------------------------------
[02/25 14:28:29   1175s]  CTS #1 TOTAL                       0:00:24.6  ( 100.0 % )     0:00:24.6 /  0:00:23.3    0.9
[02/25 14:28:29   1175s] ---------------------------------------------------------------------------------------------
[02/25 14:28:29   1175s] 
[02/25 14:28:29   1175s] Synthesizing clock trees with CCOpt done.
[02/25 14:28:29   1175s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/25 14:28:29   1175s] Type 'man IMPSP-9025' for more detail.
[02/25 14:28:29   1175s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1728.2M, totSessionCpu=0:19:36 **
[02/25 14:28:29   1175s] GigaOpt running with 1 threads.
[02/25 14:28:29   1175s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:19:35.9/0:54:11.2 (0.4), mem = 2064.3M
[02/25 14:28:29   1175s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/25 14:28:29   1175s] Need call spDPlaceInit before registerPrioInstLoc.
[02/25 14:28:29   1175s] OPERPROF: Starting DPlace-Init at level 1, MEM:2064.3M, EPOCH TIME: 1677364109.254575
[02/25 14:28:29   1175s] Processing tracks to init pin-track alignment.
[02/25 14:28:29   1175s] z: 2, totalTracks: 1
[02/25 14:28:29   1175s] z: 4, totalTracks: 1
[02/25 14:28:29   1175s] z: 6, totalTracks: 1
[02/25 14:28:29   1175s] z: 8, totalTracks: 1
[02/25 14:28:29   1175s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:28:29   1175s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2064.3M, EPOCH TIME: 1677364109.280320
[02/25 14:28:29   1175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:29   1175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:29   1175s] 
[02/25 14:28:29   1175s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:28:29   1175s] OPERPROF:     Starting CMU at level 3, MEM:2064.3M, EPOCH TIME: 1677364109.294734
[02/25 14:28:29   1175s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2064.3M, EPOCH TIME: 1677364109.297041
[02/25 14:28:29   1175s] 
[02/25 14:28:29   1175s] Bad Lib Cell Checking (CMU) is done! (0)
[02/25 14:28:29   1175s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:2064.3M, EPOCH TIME: 1677364109.301225
[02/25 14:28:29   1175s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2064.3M, EPOCH TIME: 1677364109.301387
[02/25 14:28:29   1175s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2064.3M, EPOCH TIME: 1677364109.301557
[02/25 14:28:29   1175s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2064.3MB).
[02/25 14:28:29   1175s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.054, MEM:2064.3M, EPOCH TIME: 1677364109.308874
[02/25 14:28:29   1175s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2064.3M, EPOCH TIME: 1677364109.309047
[02/25 14:28:29   1175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:28:29   1175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:29   1176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:29   1176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:29   1176s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.083, MEM:2064.3M, EPOCH TIME: 1677364109.392307
[02/25 14:28:29   1176s] 
[02/25 14:28:29   1176s] Creating Lib Analyzer ...
[02/25 14:28:29   1176s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/25 14:28:29   1176s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/25 14:28:29   1176s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/25 14:28:29   1176s] 
[02/25 14:28:29   1176s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/25 14:28:29   1176s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:36 mem=2086.3M
[02/25 14:28:29   1176s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:36 mem=2086.3M
[02/25 14:28:29   1176s] Creating Lib Analyzer, finished. 
[02/25 14:28:29   1176s] Effort level <high> specified for reg2reg path_group
[02/25 14:28:31   1177s] Processing average sequential pin duty cycle 
[02/25 14:28:31   1177s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1732.9M, totSessionCpu=0:19:38 **
[02/25 14:28:31   1177s] *** optDesign -postCTS ***
[02/25 14:28:31   1177s] DRC Margin: user margin 0.0; extra margin 0.2
[02/25 14:28:31   1177s] Hold Target Slack: user slack 0
[02/25 14:28:31   1177s] Setup Target Slack: user slack 0; extra slack 0.0
[02/25 14:28:31   1177s] setUsefulSkewMode -ecoRoute false
[02/25 14:28:31   1177s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2086.3M, EPOCH TIME: 1677364111.142923
[02/25 14:28:31   1177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:31   1177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:31   1177s] 
[02/25 14:28:31   1177s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:28:31   1177s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:2086.3M, EPOCH TIME: 1677364111.159182
[02/25 14:28:31   1177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:28:31   1177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:31   1177s] Multi-VT timing optimization disabled based on library information.
[02/25 14:28:31   1177s] 
[02/25 14:28:31   1177s] TimeStamp Deleting Cell Server Begin ...
[02/25 14:28:31   1177s] Deleting Lib Analyzer.
[02/25 14:28:31   1177s] 
[02/25 14:28:31   1177s] TimeStamp Deleting Cell Server End ...
[02/25 14:28:31   1177s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/25 14:28:31   1177s] 
[02/25 14:28:31   1177s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/25 14:28:31   1177s] Summary for sequential cells identification: 
[02/25 14:28:31   1177s]   Identified SBFF number: 16
[02/25 14:28:31   1177s]   Identified MBFF number: 0
[02/25 14:28:31   1177s]   Identified SB Latch number: 0
[02/25 14:28:31   1177s]   Identified MB Latch number: 0
[02/25 14:28:31   1177s]   Not identified SBFF number: 0
[02/25 14:28:31   1177s]   Not identified MBFF number: 0
[02/25 14:28:31   1177s]   Not identified SB Latch number: 0
[02/25 14:28:31   1177s]   Not identified MB Latch number: 0
[02/25 14:28:31   1177s]   Number of sequential cells which are not FFs: 13
[02/25 14:28:31   1177s]  Visiting view : VView1
[02/25 14:28:31   1177s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/25 14:28:31   1177s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/25 14:28:31   1177s]  Visiting view : VView1
[02/25 14:28:31   1177s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/25 14:28:31   1177s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/25 14:28:31   1177s] TLC MultiMap info (StdDelay):
[02/25 14:28:31   1177s]   : VDCCorner + VTLib + 1 + no RcCorner := 9.5ps
[02/25 14:28:31   1177s]   : VDCCorner + VTLib + 1 + VRCCorner := 10.1ps
[02/25 14:28:31   1177s]  Setting StdDelay to: 10.1ps
[02/25 14:28:31   1177s] 
[02/25 14:28:31   1177s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/25 14:28:31   1177s] 
[02/25 14:28:31   1177s] TimeStamp Deleting Cell Server Begin ...
[02/25 14:28:31   1177s] 
[02/25 14:28:31   1177s] TimeStamp Deleting Cell Server End ...
[02/25 14:28:31   1177s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2086.3M, EPOCH TIME: 1677364111.200328
[02/25 14:28:31   1177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:31   1177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:31   1177s] All LLGs are deleted
[02/25 14:28:31   1177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:31   1177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:31   1177s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2086.3M, EPOCH TIME: 1677364111.200569
[02/25 14:28:31   1177s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2086.3M, EPOCH TIME: 1677364111.200733
[02/25 14:28:31   1177s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2080.3M, EPOCH TIME: 1677364111.201781
[02/25 14:28:31   1177s] Start to check current routing status for nets...
[02/25 14:28:31   1178s] All nets are already routed correctly.
[02/25 14:28:31   1178s] End to check current routing status for nets (mem=2080.3M)
[02/25 14:28:31   1178s] 
[02/25 14:28:31   1178s] Creating Lib Analyzer ...
[02/25 14:28:31   1178s] 
[02/25 14:28:31   1178s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/25 14:28:31   1178s] Summary for sequential cells identification: 
[02/25 14:28:31   1178s]   Identified SBFF number: 16
[02/25 14:28:31   1178s]   Identified MBFF number: 0
[02/25 14:28:31   1178s]   Identified SB Latch number: 0
[02/25 14:28:31   1178s]   Identified MB Latch number: 0
[02/25 14:28:31   1178s]   Not identified SBFF number: 0
[02/25 14:28:31   1178s]   Not identified MBFF number: 0
[02/25 14:28:31   1178s]   Not identified SB Latch number: 0
[02/25 14:28:31   1178s]   Not identified MB Latch number: 0
[02/25 14:28:31   1178s]   Number of sequential cells which are not FFs: 13
[02/25 14:28:31   1178s]  Visiting view : VView1
[02/25 14:28:31   1178s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/25 14:28:31   1178s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/25 14:28:31   1178s]  Visiting view : VView1
[02/25 14:28:31   1178s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/25 14:28:31   1178s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/25 14:28:31   1178s] TLC MultiMap info (StdDelay):
[02/25 14:28:31   1178s]   : VDCCorner + VTLib + 1 + no RcCorner := 9.5ps
[02/25 14:28:31   1178s]   : VDCCorner + VTLib + 1 + VRCCorner := 10.1ps
[02/25 14:28:31   1178s]  Setting StdDelay to: 10.1ps
[02/25 14:28:31   1178s] 
[02/25 14:28:31   1178s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/25 14:28:31   1178s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/25 14:28:31   1178s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/25 14:28:31   1178s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/25 14:28:31   1178s] 
[02/25 14:28:31   1178s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/25 14:28:31   1178s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:38 mem=2086.4M
[02/25 14:28:31   1178s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:38 mem=2086.4M
[02/25 14:28:31   1178s] Creating Lib Analyzer, finished. 
[02/25 14:28:31   1178s] #optDebug: Start CG creation (mem=2115.0M)
[02/25 14:28:31   1178s]  ...initializing CG  maxDriveDist 354.453000 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 35.445000 
[02/25 14:28:31   1178s] (cpu=0:00:00.2, mem=2294.7M)
[02/25 14:28:31   1178s]  ...processing cgPrt (cpu=0:00:00.2, mem=2294.7M)
[02/25 14:28:31   1178s]  ...processing cgEgp (cpu=0:00:00.2, mem=2294.7M)
[02/25 14:28:31   1178s]  ...processing cgPbk (cpu=0:00:00.2, mem=2294.7M)
[02/25 14:28:31   1178s]  ...processing cgNrb(cpu=0:00:00.2, mem=2294.7M)
[02/25 14:28:31   1178s]  ...processing cgObs (cpu=0:00:00.2, mem=2294.7M)
[02/25 14:28:31   1178s]  ...processing cgCon (cpu=0:00:00.2, mem=2294.7M)
[02/25 14:28:31   1178s]  ...processing cgPdm (cpu=0:00:00.2, mem=2294.7M)
[02/25 14:28:31   1178s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2294.7M)
[02/25 14:28:32   1178s] Compute RC Scale Done ...
[02/25 14:28:32   1178s] All LLGs are deleted
[02/25 14:28:32   1178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:32   1178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:32   1178s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2285.1M, EPOCH TIME: 1677364112.211879
[02/25 14:28:32   1178s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2285.1M, EPOCH TIME: 1677364112.212104
[02/25 14:28:32   1178s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2285.1M, EPOCH TIME: 1677364112.221919
[02/25 14:28:32   1178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:32   1178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:32   1178s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2285.1M, EPOCH TIME: 1677364112.223235
[02/25 14:28:32   1178s] Max number of tech site patterns supported in site array is 256.
[02/25 14:28:32   1178s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:28:32   1178s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2285.1M, EPOCH TIME: 1677364112.229021
[02/25 14:28:32   1178s] After signature check, allow fast init is true, keep pre-filter is true.
[02/25 14:28:32   1178s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/25 14:28:32   1178s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.003, MEM:2285.1M, EPOCH TIME: 1677364112.232279
[02/25 14:28:32   1178s] Fast DP-INIT is on for default
[02/25 14:28:32   1178s] Atter site array init, number of instance map data is 0.
[02/25 14:28:32   1178s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.016, MEM:2285.1M, EPOCH TIME: 1677364112.238765
[02/25 14:28:32   1178s] 
[02/25 14:28:32   1178s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:28:32   1178s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.025, MEM:2285.1M, EPOCH TIME: 1677364112.246507
[02/25 14:28:32   1178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:28:32   1178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:32   1178s] Starting delay calculation for Setup views
[02/25 14:28:32   1179s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/25 14:28:32   1179s] #################################################################################
[02/25 14:28:32   1179s] # Design Stage: PreRoute
[02/25 14:28:32   1179s] # Design Name: myPMul32_4
[02/25 14:28:32   1179s] # Design Mode: 90nm
[02/25 14:28:32   1179s] # Analysis Mode: MMMC Non-OCV 
[02/25 14:28:32   1179s] # Parasitics Mode: No SPEF/RCDB 
[02/25 14:28:32   1179s] # Signoff Settings: SI Off 
[02/25 14:28:32   1179s] #################################################################################
[02/25 14:28:32   1179s] Calculate delays in Single mode...
[02/25 14:28:32   1179s] Topological Sorting (REAL = 0:00:00.0, MEM = 2283.1M, InitMEM = 2283.1M)
[02/25 14:28:32   1179s] Start delay calculation (fullDC) (1 T). (MEM=2283.12)
[02/25 14:28:33   1179s] End AAE Lib Interpolated Model. (MEM=2294.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/25 14:28:40   1187s] Total number of fetched objects 34682
[02/25 14:28:40   1187s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/25 14:28:40   1187s] End delay calculation. (MEM=2278.63 CPU=0:00:06.4 REAL=0:00:06.0)
[02/25 14:28:40   1187s] End delay calculation (fullDC). (MEM=2278.63 CPU=0:00:07.5 REAL=0:00:08.0)
[02/25 14:28:40   1187s] *** CDM Built up (cpu=0:00:08.1  real=0:00:08.0  mem= 2278.6M) ***
[02/25 14:28:40   1187s] *** Done Building Timing Graph (cpu=0:00:08.8 real=0:00:08.0 totSessionCpu=0:19:48 mem=2278.6M)
[02/25 14:28:41   1188s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.039  | -0.039  |  6.356  |
|           TNS (ns):| -0.862  | -0.862  |  0.000  |
|    Violating Paths:|   38    |   38    |    0    |
|          All Paths:|   384   |   256   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2293.9M, EPOCH TIME: 1677364121.515115
[02/25 14:28:41   1188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:41   1188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:41   1188s] 
[02/25 14:28:41   1188s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:28:41   1188s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:2293.9M, EPOCH TIME: 1677364121.532741
[02/25 14:28:41   1188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:28:41   1188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:41   1188s] Density: 64.130%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1852.5M, totSessionCpu=0:19:48 **
[02/25 14:28:41   1188s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:12.4/0:00:12.4 (1.0), totSession cpu/real = 0:19:48.3/0:54:23.6 (0.4), mem = 2193.9M
[02/25 14:28:41   1188s] 
[02/25 14:28:41   1188s] =============================================================================================
[02/25 14:28:41   1188s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.15-s110_1
[02/25 14:28:41   1188s] =============================================================================================
[02/25 14:28:41   1188s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:28:41   1188s] ---------------------------------------------------------------------------------------------
[02/25 14:28:41   1188s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:28:41   1188s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.0 % )     0:00:09.4 /  0:00:09.4    1.0
[02/25 14:28:41   1188s] [ DrvReport              ]      1   0:00:00.5  (   3.7 % )     0:00:00.5 /  0:00:00.5    1.0
[02/25 14:28:41   1188s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:28:41   1188s] [ LibAnalyzerInit        ]      2   0:00:00.6  (   5.0 % )     0:00:00.6 /  0:00:00.6    1.0
[02/25 14:28:41   1188s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:28:41   1188s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    0.9
[02/25 14:28:41   1188s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:28:41   1188s] [ TimingUpdate           ]      1   0:00:00.7  (   5.7 % )     0:00:08.7 /  0:00:08.8    1.0
[02/25 14:28:41   1188s] [ FullDelayCalc          ]      1   0:00:08.0  (  64.9 % )     0:00:08.0 /  0:00:08.1    1.0
[02/25 14:28:41   1188s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[02/25 14:28:41   1188s] [ MISC                   ]          0:00:02.2  (  17.8 % )     0:00:02.2 /  0:00:02.2    1.0
[02/25 14:28:41   1188s] ---------------------------------------------------------------------------------------------
[02/25 14:28:41   1188s]  InitOpt #1 TOTAL                   0:00:12.4  ( 100.0 % )     0:00:12.4 /  0:00:12.4    1.0
[02/25 14:28:41   1188s] ---------------------------------------------------------------------------------------------
[02/25 14:28:41   1188s] 
[02/25 14:28:41   1188s] ** INFO : this run is activating low effort ccoptDesign flow
[02/25 14:28:41   1188s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/25 14:28:41   1188s] ### Creating PhyDesignMc. totSessionCpu=0:19:48 mem=2193.9M
[02/25 14:28:41   1188s] OPERPROF: Starting DPlace-Init at level 1, MEM:2193.9M, EPOCH TIME: 1677364121.554182
[02/25 14:28:41   1188s] Processing tracks to init pin-track alignment.
[02/25 14:28:41   1188s] z: 2, totalTracks: 1
[02/25 14:28:41   1188s] z: 4, totalTracks: 1
[02/25 14:28:41   1188s] z: 6, totalTracks: 1
[02/25 14:28:41   1188s] z: 8, totalTracks: 1
[02/25 14:28:41   1188s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:28:41   1188s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2193.9M, EPOCH TIME: 1677364121.580576
[02/25 14:28:41   1188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:41   1188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:41   1188s] 
[02/25 14:28:41   1188s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:28:41   1188s] 
[02/25 14:28:41   1188s]  Skipping Bad Lib Cell Checking (CMU) !
[02/25 14:28:41   1188s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.018, MEM:2193.9M, EPOCH TIME: 1677364121.598470
[02/25 14:28:41   1188s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2193.9M, EPOCH TIME: 1677364121.598668
[02/25 14:28:41   1188s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2193.9M, EPOCH TIME: 1677364121.598831
[02/25 14:28:41   1188s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2193.9MB).
[02/25 14:28:41   1188s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2193.9M, EPOCH TIME: 1677364121.604451
[02/25 14:28:41   1188s] InstCnt mismatch: prevInstCnt = 29402, ttlInstCnt = 29413
[02/25 14:28:41   1188s] TotalInstCnt at PhyDesignMc Initialization: 29413
[02/25 14:28:41   1188s] ### Creating PhyDesignMc, finished. totSessionCpu=0:19:48 mem=2193.9M
[02/25 14:28:41   1188s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2193.9M, EPOCH TIME: 1677364121.660078
[02/25 14:28:41   1188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:28:41   1188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:41   1188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:41   1188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:41   1188s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.080, MEM:2193.9M, EPOCH TIME: 1677364121.740034
[02/25 14:28:41   1188s] TotalInstCnt at PhyDesignMc Destruction: 29413
[02/25 14:28:41   1188s] OPTC: m1 20.0 20.0
[02/25 14:28:42   1188s] #optDebug: fT-E <X 2 0 0 1>
[02/25 14:28:42   1188s] -congRepairInPostCTS false                 # bool, default=false, private
[02/25 14:28:42   1189s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 20.2
[02/25 14:28:42   1189s] Begin: GigaOpt Route Type Constraints Refinement
[02/25 14:28:42   1189s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:19:49.6/0:54:24.8 (0.4), mem = 2193.9M
[02/25 14:28:42   1189s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9687.10
[02/25 14:28:42   1189s] ### Creating RouteCongInterface, started
[02/25 14:28:42   1189s] {MMLU 12 12 34554}
[02/25 14:28:42   1189s] ### Creating LA Mngr. totSessionCpu=0:19:50 mem=2193.9M
[02/25 14:28:42   1189s] ### Creating LA Mngr, finished. totSessionCpu=0:19:50 mem=2193.9M
[02/25 14:28:42   1189s] 
[02/25 14:28:42   1189s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[02/25 14:28:42   1189s] 
[02/25 14:28:42   1189s] #optDebug: {0, 1.000}
[02/25 14:28:42   1189s] ### Creating RouteCongInterface, finished
[02/25 14:28:43   1189s] +--------+---------+--------+---------+--------+--------+--------+------------+--------+
[02/25 14:28:43   1189s] |  WNS   | All WNS |  TNS   | All TNS | metal4 | metal7 | metal9 | Real Time  |  Mem   |
[02/25 14:28:43   1189s] +--------+---------+--------+---------+--------+--------+--------+------------+--------+
[02/25 14:28:43   1189s] |  -0.039|   -0.039|  -0.800|   -0.800|      49|       0|       0|   0:00:01.0| 2193.90|
[02/25 14:28:43   1190s] |  -0.039|   -0.039|  -0.800|   -0.800|      39|       0|       0|   0:00:01.0| 2272.66|
[02/25 14:28:43   1190s] +--------+---------+--------+---------+--------+--------+--------+------------+--------+

[02/25 14:28:43   1190s] Updated routing constraints on 10 nets.
[02/25 14:28:43   1190s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9687.10
[02/25 14:28:43   1190s] Bottom Preferred Layer:
[02/25 14:28:43   1190s] +---------------+------------+------------+----------+
[02/25 14:28:43   1190s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[02/25 14:28:43   1190s] +---------------+------------+------------+----------+
[02/25 14:28:43   1190s] | metal3 (z=3)  |          0 |         12 | default  |
[02/25 14:28:43   1190s] | metal4 (z=4)  |         39 |          0 | default  |
[02/25 14:28:43   1190s] +---------------+------------+------------+----------+
[02/25 14:28:43   1190s] Via Pillar Rule:
[02/25 14:28:43   1190s]     None
[02/25 14:28:43   1190s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:19:50.1/0:54:25.4 (0.4), mem = 2272.7M
[02/25 14:28:43   1190s] 
[02/25 14:28:43   1190s] =============================================================================================
[02/25 14:28:43   1190s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.15-s110_1
[02/25 14:28:43   1190s] =============================================================================================
[02/25 14:28:43   1190s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:28:43   1190s] ---------------------------------------------------------------------------------------------
[02/25 14:28:43   1190s] [ SlackTraversorInit     ]      1   0:00:00.2  (  31.6 % )     0:00:00.2 /  0:00:00.2    1.1
[02/25 14:28:43   1190s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  23.9 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:28:43   1190s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[02/25 14:28:43   1190s] [ IncrDelayCalc          ]      3   0:00:00.0  (   6.7 % )     0:00:00.0 /  0:00:00.0    1.1
[02/25 14:28:43   1190s] [ IncrTimingUpdate       ]      1   0:00:00.1  (  25.1 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:28:43   1190s] [ MISC                   ]          0:00:00.1  (  12.3 % )     0:00:00.1 /  0:00:00.0    0.8
[02/25 14:28:43   1190s] ---------------------------------------------------------------------------------------------
[02/25 14:28:43   1190s]  CongRefineRouteType #1 TOTAL       0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[02/25 14:28:43   1190s] ---------------------------------------------------------------------------------------------
[02/25 14:28:43   1190s] 
[02/25 14:28:43   1190s] End: GigaOpt Route Type Constraints Refinement
[02/25 14:28:43   1190s] *** Starting optimizing excluded clock nets MEM= 2272.7M) ***
[02/25 14:28:43   1190s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2272.7M) ***
[02/25 14:28:43   1190s] *** Starting optimizing excluded clock nets MEM= 2272.7M) ***
[02/25 14:28:43   1190s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2272.7M) ***
[02/25 14:28:43   1190s] Info: Done creating the CCOpt slew target map.
[02/25 14:28:43   1190s] Begin: GigaOpt high fanout net optimization
[02/25 14:28:43   1190s] GigaOpt HFN: use maxLocalDensity 1.2
[02/25 14:28:43   1190s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/25 14:28:43   1190s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:19:50.1/0:54:25.4 (0.4), mem = 2272.7M
[02/25 14:28:43   1190s] Info: 12 nets with fixed/cover wires excluded.
[02/25 14:28:43   1190s] Info: 12 clock nets excluded from IPO operation.
[02/25 14:28:43   1190s] Processing average sequential pin duty cycle 
[02/25 14:28:43   1190s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9687.11
[02/25 14:28:43   1190s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/25 14:28:43   1190s] ### Creating PhyDesignMc. totSessionCpu=0:19:50 mem=2272.7M
[02/25 14:28:43   1190s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/25 14:28:43   1190s] OPERPROF: Starting DPlace-Init at level 1, MEM:2272.7M, EPOCH TIME: 1677364123.475329
[02/25 14:28:43   1190s] Processing tracks to init pin-track alignment.
[02/25 14:28:43   1190s] z: 2, totalTracks: 1
[02/25 14:28:43   1190s] z: 4, totalTracks: 1
[02/25 14:28:43   1190s] z: 6, totalTracks: 1
[02/25 14:28:43   1190s] z: 8, totalTracks: 1
[02/25 14:28:43   1190s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:28:43   1190s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2272.7M, EPOCH TIME: 1677364123.500705
[02/25 14:28:43   1190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:43   1190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:43   1190s] 
[02/25 14:28:43   1190s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:28:43   1190s] 
[02/25 14:28:43   1190s]  Skipping Bad Lib Cell Checking (CMU) !
[02/25 14:28:43   1190s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2272.7M, EPOCH TIME: 1677364123.517227
[02/25 14:28:43   1190s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2272.7M, EPOCH TIME: 1677364123.517400
[02/25 14:28:43   1190s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2272.7M, EPOCH TIME: 1677364123.517585
[02/25 14:28:43   1190s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2272.7MB).
[02/25 14:28:43   1190s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2272.7M, EPOCH TIME: 1677364123.523078
[02/25 14:28:43   1190s] TotalInstCnt at PhyDesignMc Initialization: 29413
[02/25 14:28:43   1190s] ### Creating PhyDesignMc, finished. totSessionCpu=0:19:50 mem=2272.7M
[02/25 14:28:43   1190s] ### Creating RouteCongInterface, started
[02/25 14:28:43   1190s] 
[02/25 14:28:43   1190s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[02/25 14:28:43   1190s] 
[02/25 14:28:43   1190s] #optDebug: {0, 1.000}
[02/25 14:28:43   1190s] ### Creating RouteCongInterface, finished
[02/25 14:28:43   1190s] {MG  {4 0 1 0.0294529}  {7 0 1.4 0.143932}  {9 0 5.8 0.574576} }
[02/25 14:28:43   1190s] ### Creating LA Mngr. totSessionCpu=0:19:51 mem=2272.7M
[02/25 14:28:43   1190s] ### Creating LA Mngr, finished. totSessionCpu=0:19:51 mem=2272.7M
[02/25 14:28:44   1191s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/25 14:28:44   1191s] Total-nets :: 34447, Stn-nets :: 0, ratio :: 0 %, Total-len 171006, Stn-len 0
[02/25 14:28:44   1191s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2272.7M, EPOCH TIME: 1677364124.623333
[02/25 14:28:44   1191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:28:44   1191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:44   1191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:44   1191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:44   1191s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.083, MEM:2211.7M, EPOCH TIME: 1677364124.705947
[02/25 14:28:44   1191s] TotalInstCnt at PhyDesignMc Destruction: 29413
[02/25 14:28:44   1191s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9687.11
[02/25 14:28:44   1191s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:19:51.4/0:54:26.7 (0.4), mem = 2211.7M
[02/25 14:28:44   1191s] 
[02/25 14:28:44   1191s] =============================================================================================
[02/25 14:28:44   1191s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.15-s110_1
[02/25 14:28:44   1191s] =============================================================================================
[02/25 14:28:44   1191s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:28:44   1191s] ---------------------------------------------------------------------------------------------
[02/25 14:28:44   1191s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:28:44   1191s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  19.4 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:28:44   1191s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   9.4 % )     0:00:00.1 /  0:00:00.1    1.1
[02/25 14:28:44   1191s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:28:44   1191s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:28:44   1191s] [ MISC                   ]          0:00:00.9  (  70.5 % )     0:00:00.9 /  0:00:00.9    1.0
[02/25 14:28:44   1191s] ---------------------------------------------------------------------------------------------
[02/25 14:28:44   1191s]  DrvOpt #1 TOTAL                    0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[02/25 14:28:44   1191s] ---------------------------------------------------------------------------------------------
[02/25 14:28:44   1191s] 
[02/25 14:28:44   1191s] GigaOpt HFN: restore maxLocalDensity to 0.98
[02/25 14:28:44   1191s] End: GigaOpt high fanout net optimization
[02/25 14:28:45   1191s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/25 14:28:45   1191s] Deleting Lib Analyzer.
[02/25 14:28:45   1191s] Begin: GigaOpt Global Optimization
[02/25 14:28:45   1191s] *info: use new DP (enabled)
[02/25 14:28:45   1191s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[02/25 14:28:45   1192s] Info: 12 nets with fixed/cover wires excluded.
[02/25 14:28:45   1192s] Info: 12 clock nets excluded from IPO operation.
[02/25 14:28:45   1192s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:19:52.1/0:54:27.4 (0.4), mem = 2211.7M
[02/25 14:28:45   1192s] Processing average sequential pin duty cycle 
[02/25 14:28:45   1192s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9687.12
[02/25 14:28:45   1192s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/25 14:28:45   1192s] ### Creating PhyDesignMc. totSessionCpu=0:19:52 mem=2211.7M
[02/25 14:28:45   1192s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/25 14:28:45   1192s] OPERPROF: Starting DPlace-Init at level 1, MEM:2211.7M, EPOCH TIME: 1677364125.344513
[02/25 14:28:45   1192s] Processing tracks to init pin-track alignment.
[02/25 14:28:45   1192s] z: 2, totalTracks: 1
[02/25 14:28:45   1192s] z: 4, totalTracks: 1
[02/25 14:28:45   1192s] z: 6, totalTracks: 1
[02/25 14:28:45   1192s] z: 8, totalTracks: 1
[02/25 14:28:45   1192s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:28:45   1192s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2211.7M, EPOCH TIME: 1677364125.369394
[02/25 14:28:45   1192s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:45   1192s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:28:45   1192s] 
[02/25 14:28:45   1192s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:28:45   1192s] 
[02/25 14:28:45   1192s]  Skipping Bad Lib Cell Checking (CMU) !
[02/25 14:28:45   1192s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:2211.7M, EPOCH TIME: 1677364125.385575
[02/25 14:28:45   1192s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2211.7M, EPOCH TIME: 1677364125.385750
[02/25 14:28:45   1192s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2211.7M, EPOCH TIME: 1677364125.385919
[02/25 14:28:45   1192s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2211.7MB).
[02/25 14:28:45   1192s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.047, MEM:2211.7M, EPOCH TIME: 1677364125.391214
[02/25 14:28:45   1192s] TotalInstCnt at PhyDesignMc Initialization: 29413
[02/25 14:28:45   1192s] ### Creating PhyDesignMc, finished. totSessionCpu=0:19:52 mem=2211.7M
[02/25 14:28:45   1192s] ### Creating RouteCongInterface, started
[02/25 14:28:45   1192s] 
[02/25 14:28:45   1192s] Creating Lib Analyzer ...
[02/25 14:28:45   1192s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/25 14:28:45   1192s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/25 14:28:45   1192s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/25 14:28:45   1192s] 
[02/25 14:28:45   1192s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/25 14:28:45   1192s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:53 mem=2211.7M
[02/25 14:28:45   1192s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:53 mem=2211.7M
[02/25 14:28:45   1192s] Creating Lib Analyzer, finished. 
[02/25 14:28:46   1192s] 
[02/25 14:28:46   1192s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[02/25 14:28:46   1192s] 
[02/25 14:28:46   1192s] #optDebug: {0, 1.000}
[02/25 14:28:46   1192s] ### Creating RouteCongInterface, finished
[02/25 14:28:46   1192s] {MG  {4 0 1 0.0294529}  {7 0 1.4 0.143932}  {9 0 5.8 0.574576} }
[02/25 14:28:46   1192s] ### Creating LA Mngr. totSessionCpu=0:19:53 mem=2211.7M
[02/25 14:28:46   1192s] ### Creating LA Mngr, finished. totSessionCpu=0:19:53 mem=2211.7M
[02/25 14:28:46   1193s] *info: 12 clock nets excluded
[02/25 14:28:46   1193s] *info: 2 no-driver nets excluded.
[02/25 14:28:46   1193s] *info: 12 nets with fixed/cover wires excluded.
[02/25 14:28:46   1193s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2268.9M, EPOCH TIME: 1677364126.413623
[02/25 14:28:46   1193s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2268.9M, EPOCH TIME: 1677364126.414246
[02/25 14:28:46   1193s] ** GigaOpt Global Opt WNS Slack -0.039  TNS Slack -0.866 
[02/25 14:28:46   1193s] +--------+--------+---------+------------+--------+----------+---------+---------------------+
[02/25 14:28:46   1193s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[02/25 14:28:46   1193s] +--------+--------+---------+------------+--------+----------+---------+---------------------+
[02/25 14:28:46   1193s] |  -0.039|  -0.866|   64.13%|   0:00:00.0| 2268.9M|    VView1|  reg2reg| reg_out_reg[105]/D  |
[02/25 14:28:55   1202s] |  -0.034|  -0.689|   64.11%|   0:00:09.0| 2304.9M|    VView1|  reg2reg| reg_out_reg[105]/D  |
[02/25 14:28:56   1203s] |  -0.034|  -0.689|   64.11%|   0:00:01.0| 2306.7M|    VView1|  reg2reg| reg_out_reg[105]/D  |
[02/25 14:28:57   1203s] |  -0.034|  -0.689|   64.11%|   0:00:01.0| 2306.7M|    VView1|  reg2reg| reg_out_reg[105]/D  |
[02/25 14:28:59   1206s] |  -0.035|  -0.680|   64.10%|   0:00:02.0| 2306.7M|    VView1|  reg2reg| reg_out_reg[105]/D  |
[02/25 14:29:05   1212s] |  -0.035|  -0.680|   64.10%|   0:00:06.0| 2306.7M|    VView1|  reg2reg| reg_out_reg[105]/D  |
[02/25 14:29:06   1213s] |  -0.035|  -0.680|   64.10%|   0:00:01.0| 2308.4M|    VView1|  reg2reg| reg_out_reg[105]/D  |
[02/25 14:29:06   1213s] |  -0.035|  -0.680|   64.10%|   0:00:00.0| 2308.4M|    VView1|  reg2reg| reg_out_reg[105]/D  |
[02/25 14:29:07   1214s] |  -0.035|  -0.680|   64.10%|   0:00:01.0| 2308.4M|    VView1|  reg2reg| reg_out_reg[105]/D  |
[02/25 14:29:09   1216s] |  -0.035|  -0.680|   64.10%|   0:00:02.0| 2308.4M|    VView1|  reg2reg| reg_out_reg[105]/D  |
[02/25 14:29:09   1216s] |  -0.035|  -0.680|   64.10%|   0:00:00.0| 2308.4M|    VView1|  reg2reg| reg_out_reg[105]/D  |
[02/25 14:29:10   1216s] |  -0.035|  -0.680|   64.10%|   0:00:01.0| 2308.4M|    VView1|  reg2reg| reg_out_reg[105]/D  |
[02/25 14:29:10   1217s] |  -0.026|  -0.397|   64.10%|   0:00:00.0| 2308.4M|    VView1|  reg2reg| reg_out_reg[105]/D  |
[02/25 14:29:12   1219s] |  -0.026|  -0.397|   64.11%|   0:00:02.0| 2308.4M|    VView1|  reg2reg| reg_out_reg[105]/D  |
[02/25 14:29:12   1219s] |  -0.026|  -0.397|   64.11%|   0:00:00.0| 2308.4M|    VView1|  reg2reg| reg_out_reg[105]/D  |
[02/25 14:29:13   1219s] |  -0.026|  -0.397|   64.11%|   0:00:01.0| 2308.4M|    VView1|  reg2reg| reg_out_reg[105]/D  |
[02/25 14:29:13   1220s] |  -0.026|  -0.397|   64.11%|   0:00:00.0| 2308.4M|    VView1|  reg2reg| reg_out_reg[105]/D  |
[02/25 14:29:15   1222s] |  -0.026|  -0.397|   64.11%|   0:00:02.0| 2308.4M|    VView1|  reg2reg| reg_out_reg[105]/D  |
[02/25 14:29:15   1222s] +--------+--------+---------+------------+--------+----------+---------+---------------------+
[02/25 14:29:15   1222s] 
[02/25 14:29:15   1222s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:28.5 real=0:00:29.0 mem=2308.4M) ***
[02/25 14:29:15   1222s] 
[02/25 14:29:15   1222s] *** Finish post-CTS Setup Fixing (cpu=0:00:28.5 real=0:00:29.0 mem=2308.4M) ***
[02/25 14:29:15   1222s] Bottom Preferred Layer:
[02/25 14:29:15   1222s] +---------------+------------+------------+----------+
[02/25 14:29:15   1222s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[02/25 14:29:15   1222s] +---------------+------------+------------+----------+
[02/25 14:29:15   1222s] | metal3 (z=3)  |          0 |         12 | default  |
[02/25 14:29:15   1222s] | metal4 (z=4)  |         41 |          0 | default  |
[02/25 14:29:15   1222s] +---------------+------------+------------+----------+
[02/25 14:29:15   1222s] Via Pillar Rule:
[02/25 14:29:15   1222s]     None
[02/25 14:29:15   1222s] ** GigaOpt Global Opt End WNS Slack -0.026  TNS Slack -0.397 
[02/25 14:29:15   1222s] Total-nets :: 34426, Stn-nets :: 97, ratio :: 0.281764 %, Total-len 170935, Stn-len 1632.8
[02/25 14:29:15   1222s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2289.3M, EPOCH TIME: 1677364155.336308
[02/25 14:29:15   1222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29392).
[02/25 14:29:15   1222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:15   1222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:15   1222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:15   1222s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.094, MEM:2219.3M, EPOCH TIME: 1677364155.429994
[02/25 14:29:15   1222s] TotalInstCnt at PhyDesignMc Destruction: 29392
[02/25 14:29:15   1222s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9687.12
[02/25 14:29:15   1222s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:30.2/0:00:30.1 (1.0), totSession cpu/real = 0:20:22.3/0:54:57.5 (0.4), mem = 2219.3M
[02/25 14:29:15   1222s] 
[02/25 14:29:15   1222s] =============================================================================================
[02/25 14:29:15   1222s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.15-s110_1
[02/25 14:29:15   1222s] =============================================================================================
[02/25 14:29:15   1222s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:29:15   1222s] ---------------------------------------------------------------------------------------------
[02/25 14:29:15   1222s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[02/25 14:29:15   1222s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:29:15   1222s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:29:15   1222s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:29:15   1222s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[02/25 14:29:15   1222s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:00.4 /  0:00:00.4    1.0
[02/25 14:29:15   1222s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:29:15   1222s] [ BottleneckAnalyzerInit ]      5   0:00:05.3  (  17.7 % )     0:00:05.3 /  0:00:05.4    1.0
[02/25 14:29:15   1222s] [ TransformInit          ]      1   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.4    1.0
[02/25 14:29:15   1222s] [ OptSingleIteration     ]     17   0:00:00.1  (   0.3 % )     0:00:22.8 /  0:00:22.9    1.0
[02/25 14:29:15   1222s] [ OptGetWeight           ]     17   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.6
[02/25 14:29:15   1222s] [ OptEval                ]     17   0:00:13.2  (  43.8 % )     0:00:13.2 /  0:00:13.2    1.0
[02/25 14:29:15   1222s] [ OptCommit              ]     17   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    1.0
[02/25 14:29:15   1222s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[02/25 14:29:15   1222s] [ IncrDelayCalc          ]     62   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.4    1.0
[02/25 14:29:15   1222s] [ SetupOptGetWorkingSet  ]     17   0:00:02.8  (   9.3 % )     0:00:02.8 /  0:00:02.8    1.0
[02/25 14:29:15   1222s] [ SetupOptGetActiveNode  ]     17   0:00:00.9  (   3.0 % )     0:00:00.9 /  0:00:00.9    1.0
[02/25 14:29:15   1222s] [ SetupOptSlackGraph     ]     17   0:00:03.8  (  12.7 % )     0:00:03.8 /  0:00:03.9    1.0
[02/25 14:29:15   1222s] [ IncrTimingUpdate       ]     13   0:00:01.5  (   5.1 % )     0:00:01.5 /  0:00:01.6    1.0
[02/25 14:29:15   1222s] [ MISC                   ]          0:00:00.6  (   2.0 % )     0:00:00.6 /  0:00:00.6    1.0
[02/25 14:29:15   1222s] ---------------------------------------------------------------------------------------------
[02/25 14:29:15   1222s]  GlobalOpt #1 TOTAL                 0:00:30.1  ( 100.0 % )     0:00:30.1 /  0:00:30.2    1.0
[02/25 14:29:15   1222s] ---------------------------------------------------------------------------------------------
[02/25 14:29:15   1222s] 
[02/25 14:29:15   1222s] End: GigaOpt Global Optimization
[02/25 14:29:15   1222s] *** Timing NOT met, worst failing slack is -0.026
[02/25 14:29:15   1222s] *** Check timing (0:00:00.0)
[02/25 14:29:15   1222s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/25 14:29:15   1222s] Deleting Lib Analyzer.
[02/25 14:29:15   1222s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[02/25 14:29:15   1222s] Info: 12 nets with fixed/cover wires excluded.
[02/25 14:29:15   1222s] Info: 12 clock nets excluded from IPO operation.
[02/25 14:29:15   1222s] ### Creating LA Mngr. totSessionCpu=0:20:22 mem=2219.3M
[02/25 14:29:15   1222s] ### Creating LA Mngr, finished. totSessionCpu=0:20:22 mem=2219.3M
[02/25 14:29:15   1222s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/25 14:29:15   1222s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2219.3M, EPOCH TIME: 1677364155.570974
[02/25 14:29:15   1222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:15   1222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:15   1222s] 
[02/25 14:29:15   1222s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:29:15   1222s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.017, MEM:2219.3M, EPOCH TIME: 1677364155.587586
[02/25 14:29:15   1222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:29:15   1222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:16   1223s] Begin: GigaOpt Optimization in WNS mode
[02/25 14:29:16   1223s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[02/25 14:29:16   1223s] Info: 12 nets with fixed/cover wires excluded.
[02/25 14:29:16   1223s] Info: 12 clock nets excluded from IPO operation.
[02/25 14:29:16   1223s] *** WnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:20:23.1/0:54:58.3 (0.4), mem = 2217.3M
[02/25 14:29:16   1223s] Processing average sequential pin duty cycle 
[02/25 14:29:16   1223s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9687.13
[02/25 14:29:16   1223s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/25 14:29:16   1223s] ### Creating PhyDesignMc. totSessionCpu=0:20:23 mem=2217.3M
[02/25 14:29:16   1223s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/25 14:29:16   1223s] OPERPROF: Starting DPlace-Init at level 1, MEM:2217.3M, EPOCH TIME: 1677364156.261755
[02/25 14:29:16   1223s] Processing tracks to init pin-track alignment.
[02/25 14:29:16   1223s] z: 2, totalTracks: 1
[02/25 14:29:16   1223s] z: 4, totalTracks: 1
[02/25 14:29:16   1223s] z: 6, totalTracks: 1
[02/25 14:29:16   1223s] z: 8, totalTracks: 1
[02/25 14:29:16   1223s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:29:16   1223s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2217.3M, EPOCH TIME: 1677364156.287424
[02/25 14:29:16   1223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:16   1223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:16   1223s] 
[02/25 14:29:16   1223s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:29:16   1223s] 
[02/25 14:29:16   1223s]  Skipping Bad Lib Cell Checking (CMU) !
[02/25 14:29:16   1223s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:2217.3M, EPOCH TIME: 1677364156.303705
[02/25 14:29:16   1223s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2217.3M, EPOCH TIME: 1677364156.303880
[02/25 14:29:16   1223s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2217.3M, EPOCH TIME: 1677364156.304078
[02/25 14:29:16   1223s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2217.3MB).
[02/25 14:29:16   1223s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2217.3M, EPOCH TIME: 1677364156.309343
[02/25 14:29:16   1223s] TotalInstCnt at PhyDesignMc Initialization: 29392
[02/25 14:29:16   1223s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:23 mem=2217.3M
[02/25 14:29:16   1223s] ### Creating RouteCongInterface, started
[02/25 14:29:16   1223s] 
[02/25 14:29:16   1223s] Creating Lib Analyzer ...
[02/25 14:29:16   1223s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/25 14:29:16   1223s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/25 14:29:16   1223s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/25 14:29:16   1223s] 
[02/25 14:29:16   1223s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/25 14:29:16   1223s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:24 mem=2221.3M
[02/25 14:29:16   1223s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:24 mem=2221.3M
[02/25 14:29:16   1223s] Creating Lib Analyzer, finished. 
[02/25 14:29:16   1223s] 
[02/25 14:29:16   1223s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[02/25 14:29:16   1223s] 
[02/25 14:29:16   1223s] #optDebug: {0, 1.000}
[02/25 14:29:16   1223s] ### Creating RouteCongInterface, finished
[02/25 14:29:16   1223s] {MG  {4 0 1 0.0294529}  {7 0 1.4 0.143932}  {9 0 5.8 0.574576} }
[02/25 14:29:16   1223s] ### Creating LA Mngr. totSessionCpu=0:20:24 mem=2221.3M
[02/25 14:29:16   1223s] ### Creating LA Mngr, finished. totSessionCpu=0:20:24 mem=2221.3M
[02/25 14:29:17   1224s] *info: 12 clock nets excluded
[02/25 14:29:17   1224s] *info: 2 no-driver nets excluded.
[02/25 14:29:17   1224s] *info: 12 nets with fixed/cover wires excluded.
[02/25 14:29:17   1224s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9687.2
[02/25 14:29:17   1224s] PathGroup :  reg2reg  TargetSlack : 0.0101 
[02/25 14:29:17   1224s] ** GigaOpt Optimizer WNS Slack -0.026 TNS Slack -0.397 Density 64.11
[02/25 14:29:17   1224s] Optimizer WNS Pass 0
[02/25 14:29:17   1224s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 6.356| 0.000|
|reg2reg   |-0.026|-0.397|
|HEPG      |-0.026|-0.397|
|All Paths |-0.026|-0.397|
+----------+------+------+

[02/25 14:29:17   1224s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.026ns TNS -0.397ns; HEPG WNS -0.026ns TNS -0.397ns; all paths WNS -0.026ns TNS -0.397ns; Real time 0:01:14
[02/25 14:29:17   1224s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2278.6M, EPOCH TIME: 1677364157.507113
[02/25 14:29:17   1224s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2278.6M, EPOCH TIME: 1677364157.507840
[02/25 14:29:17   1224s] Active Path Group: reg2reg  
[02/25 14:29:17   1224s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------+
[02/25 14:29:17   1224s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[02/25 14:29:17   1224s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------+
[02/25 14:29:17   1224s] |  -0.026|   -0.026|  -0.397|   -0.397|   64.11%|   0:00:00.0| 2278.6M|    VView1|  reg2reg| reg_out_reg[105]/D  |
[02/25 14:29:21   1228s] |   0.002|    0.002|   0.000|    0.000|   64.34%|   0:00:04.0| 2321.2M|    VView1|  reg2reg| reg_out_reg[120]/D  |
[02/25 14:29:23   1229s] |   0.008|    0.008|   0.000|    0.000|   64.50%|   0:00:02.0| 2321.2M|    VView1|  reg2reg| reg_out_reg[120]/D  |
[02/25 14:29:23   1230s] |   0.013|    0.013|   0.000|    0.000|   64.58%|   0:00:00.0| 2321.2M|    VView1|  reg2reg| reg_out_reg[124]/D  |
[02/25 14:29:23   1230s] |   0.013|    0.013|   0.000|    0.000|   64.58%|   0:00:00.0| 2321.2M|    VView1|  reg2reg| reg_out_reg[124]/D  |
[02/25 14:29:23   1230s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------+
[02/25 14:29:23   1230s] 
[02/25 14:29:23   1230s] *** Finish Core Optimize Step (cpu=0:00:06.2 real=0:00:06.0 mem=2321.2M) ***
[02/25 14:29:23   1230s] 
[02/25 14:29:23   1230s] *** Finished Optimize Step Cumulative (cpu=0:00:06.2 real=0:00:06.0 mem=2321.2M) ***
[02/25 14:29:23   1230s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |6.356|0.000|
|reg2reg   |0.013|0.000|
|HEPG      |0.013|0.000|
|All Paths |0.013|0.000|
+----------+-----+-----+

[02/25 14:29:23   1230s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.013ns TNS 0.000ns; HEPG WNS 0.013ns TNS 0.000ns; all paths WNS 0.013ns TNS 0.000ns; Real time 0:01:20
[02/25 14:29:23   1230s] ** GigaOpt Optimizer WNS Slack 0.013 TNS Slack 0.000 Density 64.58
[02/25 14:29:23   1230s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9687.4
[02/25 14:29:23   1230s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2321.2M, EPOCH TIME: 1677364163.970768
[02/25 14:29:23   1230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29844).
[02/25 14:29:23   1230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:24   1230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:24   1230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:24   1230s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.089, MEM:2302.2M, EPOCH TIME: 1677364164.060237
[02/25 14:29:24   1230s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2302.2M, EPOCH TIME: 1677364164.060952
[02/25 14:29:24   1230s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2302.2M, EPOCH TIME: 1677364164.061245
[02/25 14:29:24   1230s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2302.2M, EPOCH TIME: 1677364164.086669
[02/25 14:29:24   1230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:24   1230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:24   1230s] 
[02/25 14:29:24   1230s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:29:24   1230s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.016, MEM:2302.2M, EPOCH TIME: 1677364164.102883
[02/25 14:29:24   1230s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2302.2M, EPOCH TIME: 1677364164.103057
[02/25 14:29:24   1230s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2302.2M, EPOCH TIME: 1677364164.103219
[02/25 14:29:24   1230s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.047, MEM:2302.2M, EPOCH TIME: 1677364164.108362
[02/25 14:29:24   1230s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.048, MEM:2302.2M, EPOCH TIME: 1677364164.108514
[02/25 14:29:24   1230s] TDRefine: refinePlace mode is spiral
[02/25 14:29:24   1230s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9687.11
[02/25 14:29:24   1230s] OPERPROF: Starting RefinePlace at level 1, MEM:2302.2M, EPOCH TIME: 1677364164.108714
[02/25 14:29:24   1230s] *** Starting refinePlace (0:20:31 mem=2302.2M) ***
[02/25 14:29:24   1230s] Total net bbox length = 1.519e+05 (7.695e+04 7.498e+04) (ext = 4.620e+03)
[02/25 14:29:24   1230s] 
[02/25 14:29:24   1230s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:29:24   1230s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/25 14:29:24   1230s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:29:24   1230s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:29:24   1230s] 
[02/25 14:29:24   1230s] Starting Small incrNP...
[02/25 14:29:24   1230s] User Input Parameters:
[02/25 14:29:24   1230s] - Congestion Driven    : Off
[02/25 14:29:24   1230s] - Timing Driven        : Off
[02/25 14:29:24   1230s] - Area-Violation Based : Off
[02/25 14:29:24   1230s] - Start Rollback Level : -5
[02/25 14:29:24   1230s] - Legalized            : On
[02/25 14:29:24   1230s] - Window Based         : Off
[02/25 14:29:24   1230s] - eDen incr mode       : Off
[02/25 14:29:24   1230s] - Small incr mode      : On
[02/25 14:29:24   1230s] 
[02/25 14:29:24   1230s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2302.2M, EPOCH TIME: 1677364164.155116
[02/25 14:29:24   1231s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2302.2M, EPOCH TIME: 1677364164.161597
[02/25 14:29:24   1231s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.009, MEM:2302.2M, EPOCH TIME: 1677364164.170128
[02/25 14:29:24   1231s] default core: bins with density > 0.750 = 53.74 % ( 194 / 361 )
[02/25 14:29:24   1231s] Density distribution unevenness ratio = 20.001%
[02/25 14:29:24   1231s] Density distribution unevenness ratio (U70) = 14.127%
[02/25 14:29:24   1231s] Density distribution unevenness ratio (U80) = 5.412%
[02/25 14:29:24   1231s] Density distribution unevenness ratio (U90) = 0.440%
[02/25 14:29:24   1231s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.020, REAL:0.015, MEM:2302.2M, EPOCH TIME: 1677364164.170374
[02/25 14:29:24   1231s] cost 0.985135, thresh 1.000000
[02/25 14:29:24   1231s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2302.2M)
[02/25 14:29:24   1231s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[02/25 14:29:24   1231s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2302.2M, EPOCH TIME: 1677364164.171876
[02/25 14:29:24   1231s] Starting refinePlace ...
[02/25 14:29:24   1231s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:29:24   1231s] One DDP V2 for no tweak run.
[02/25 14:29:24   1231s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:29:24   1231s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2304.3M, EPOCH TIME: 1677364164.254481
[02/25 14:29:24   1231s] DDP initSite1 nrRow 184 nrJob 184
[02/25 14:29:24   1231s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2304.3M, EPOCH TIME: 1677364164.254728
[02/25 14:29:24   1231s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2304.3M, EPOCH TIME: 1677364164.255190
[02/25 14:29:24   1231s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2304.3M, EPOCH TIME: 1677364164.255347
[02/25 14:29:24   1231s] DDP markSite nrRow 184 nrJob 184
[02/25 14:29:24   1231s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2304.3M, EPOCH TIME: 1677364164.256191
[02/25 14:29:24   1231s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.002, MEM:2304.3M, EPOCH TIME: 1677364164.256344
[02/25 14:29:24   1231s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[02/25 14:29:24   1231s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2308.4M, EPOCH TIME: 1677364164.273379
[02/25 14:29:24   1231s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2308.4M, EPOCH TIME: 1677364164.273557
[02/25 14:29:24   1231s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.005, MEM:2308.4M, EPOCH TIME: 1677364164.278581
[02/25 14:29:24   1231s] ** Cut row section cpu time 0:00:00.0.
[02/25 14:29:24   1231s]  ** Cut row section real time 0:00:00.0.
[02/25 14:29:24   1231s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.005, MEM:2308.4M, EPOCH TIME: 1677364164.278792
[02/25 14:29:24   1231s]   Spread Effort: high, standalone mode, useDDP on.
[02/25 14:29:24   1231s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=2308.4MB) @(0:20:31 - 0:20:32).
[02/25 14:29:24   1231s] Move report: preRPlace moves 3717 insts, mean move: 0.62 um, max move: 4.25 um 
[02/25 14:29:24   1231s] 	Max move on inst (mult_22/S2_43_11): (184.59, 48.44) --> (181.74, 49.84)
[02/25 14:29:24   1231s] 	Length: 16 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: FA_X1
[02/25 14:29:24   1231s] wireLenOptFixPriorityInst 384 inst fixed
[02/25 14:29:24   1231s] 
[02/25 14:29:24   1231s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[02/25 14:29:25   1232s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/25 14:29:25   1232s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:01.0)
[02/25 14:29:25   1232s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/25 14:29:25   1232s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2308.4MB) @(0:20:32 - 0:20:32).
[02/25 14:29:25   1232s] Move report: Detail placement moves 3717 insts, mean move: 0.62 um, max move: 4.25 um 
[02/25 14:29:25   1232s] 	Max move on inst (mult_22/S2_43_11): (184.59, 48.44) --> (181.74, 49.84)
[02/25 14:29:25   1232s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2308.4MB
[02/25 14:29:25   1232s] Statistics of distance of Instance movement in refine placement:
[02/25 14:29:25   1232s]   maximum (X+Y) =         4.25 um
[02/25 14:29:25   1232s]   inst (mult_22/S2_43_11) with max move: (184.59, 48.44) -> (181.74, 49.84)
[02/25 14:29:25   1232s]   mean    (X+Y) =         0.62 um
[02/25 14:29:25   1232s] Summary Report:
[02/25 14:29:25   1232s] Instances move: 3717 (out of 29833 movable)
[02/25 14:29:25   1232s] Instances flipped: 0
[02/25 14:29:25   1232s] Mean displacement: 0.62 um
[02/25 14:29:25   1232s] Max displacement: 4.25 um (Instance: mult_22/S2_43_11) (184.59, 48.44) -> (181.74, 49.84)
[02/25 14:29:25   1232s] 	Length: 16 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: FA_X1
[02/25 14:29:25   1232s] Total instances moved : 3717
[02/25 14:29:25   1232s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.260, REAL:1.252, MEM:2308.4M, EPOCH TIME: 1677364165.424266
[02/25 14:29:25   1232s] Total net bbox length = 1.535e+05 (7.784e+04 7.562e+04) (ext = 4.620e+03)
[02/25 14:29:25   1232s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2308.4MB
[02/25 14:29:25   1232s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=2308.4MB) @(0:20:31 - 0:20:32).
[02/25 14:29:25   1232s] *** Finished refinePlace (0:20:32 mem=2308.4M) ***
[02/25 14:29:25   1232s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9687.11
[02/25 14:29:25   1232s] OPERPROF: Finished RefinePlace at level 1, CPU:1.330, REAL:1.328, MEM:2308.4M, EPOCH TIME: 1677364165.436218
[02/25 14:29:25   1232s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2308.4M, EPOCH TIME: 1677364165.655012
[02/25 14:29:25   1232s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29844).
[02/25 14:29:25   1232s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:25   1232s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:25   1232s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:25   1232s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.093, MEM:2302.4M, EPOCH TIME: 1677364165.747808
[02/25 14:29:25   1232s] *** maximum move = 4.25 um ***
[02/25 14:29:25   1232s] *** Finished re-routing un-routed nets (2302.4M) ***
[02/25 14:29:25   1232s] OPERPROF: Starting DPlace-Init at level 1, MEM:2302.4M, EPOCH TIME: 1677364165.790958
[02/25 14:29:25   1232s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2302.4M, EPOCH TIME: 1677364165.818416
[02/25 14:29:25   1232s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:25   1232s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:25   1232s] 
[02/25 14:29:25   1232s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:29:25   1232s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2302.4M, EPOCH TIME: 1677364165.836310
[02/25 14:29:25   1232s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2302.4M, EPOCH TIME: 1677364165.836520
[02/25 14:29:25   1232s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2302.4M, EPOCH TIME: 1677364165.836708
[02/25 14:29:25   1232s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.052, MEM:2302.4M, EPOCH TIME: 1677364165.843102
[02/25 14:29:26   1232s] 
[02/25 14:29:26   1232s] *** Finish Physical Update (cpu=0:00:02.1 real=0:00:03.0 mem=2302.4M) ***
[02/25 14:29:26   1232s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9687.4
[02/25 14:29:26   1233s] ** GigaOpt Optimizer WNS Slack 0.013 TNS Slack 0.000 Density 64.58
[02/25 14:29:26   1233s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |6.356|0.000|
|reg2reg   |0.013|0.000|
|HEPG      |0.013|0.000|
|All Paths |0.013|0.000|
+----------+-----+-----+

[02/25 14:29:26   1233s] Bottom Preferred Layer:
[02/25 14:29:26   1233s] +---------------+------------+------------+----------+
[02/25 14:29:26   1233s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[02/25 14:29:26   1233s] +---------------+------------+------------+----------+
[02/25 14:29:26   1233s] | metal3 (z=3)  |          0 |         12 | default  |
[02/25 14:29:26   1233s] | metal4 (z=4)  |         41 |          0 | default  |
[02/25 14:29:26   1233s] +---------------+------------+------------+----------+
[02/25 14:29:26   1233s] Via Pillar Rule:
[02/25 14:29:26   1233s]     None
[02/25 14:29:26   1233s] 
[02/25 14:29:26   1233s] *** Finish post-CTS Setup Fixing (cpu=0:00:08.9 real=0:00:09.0 mem=2302.4M) ***
[02/25 14:29:26   1233s] 
[02/25 14:29:26   1233s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9687.2
[02/25 14:29:26   1233s] Total-nets :: 34852, Stn-nets :: 771, ratio :: 2.21221 %, Total-len 171510, Stn-len 3341.71
[02/25 14:29:26   1233s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2283.3M, EPOCH TIME: 1677364166.265800
[02/25 14:29:26   1233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:29:26   1233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:26   1233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:26   1233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:26   1233s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.088, MEM:2220.3M, EPOCH TIME: 1677364166.353896
[02/25 14:29:26   1233s] TotalInstCnt at PhyDesignMc Destruction: 29844
[02/25 14:29:26   1233s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9687.13
[02/25 14:29:26   1233s] *** WnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:10.1/0:00:10.1 (1.0), totSession cpu/real = 0:20:33.2/0:55:08.4 (0.4), mem = 2220.3M
[02/25 14:29:26   1233s] 
[02/25 14:29:26   1233s] =============================================================================================
[02/25 14:29:26   1233s]  Step TAT Report : WnsOpt #1 / ccopt_design #1                                  21.15-s110_1
[02/25 14:29:26   1233s] =============================================================================================
[02/25 14:29:26   1233s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:29:26   1233s] ---------------------------------------------------------------------------------------------
[02/25 14:29:26   1233s] [ SlackTraversorInit     ]      2   0:00:00.3  (   3.2 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:29:26   1233s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   3.1 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:29:26   1233s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:29:26   1233s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:29:26   1233s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:29:26   1233s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.2 % )     0:00:00.4 /  0:00:00.4    1.0
[02/25 14:29:26   1233s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:29:26   1233s] [ TransformInit          ]      1   0:00:00.4  (   3.6 % )     0:00:00.4 /  0:00:00.4    1.0
[02/25 14:29:26   1233s] [ OptimizationStep       ]      1   0:00:00.1  (   1.2 % )     0:00:06.2 /  0:00:06.2    1.0
[02/25 14:29:26   1233s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.3 % )     0:00:06.1 /  0:00:06.1    1.0
[02/25 14:29:26   1233s] [ OptGetWeight           ]      6   0:00:00.9  (   8.6 % )     0:00:00.9 /  0:00:00.9    1.0
[02/25 14:29:26   1233s] [ OptEval                ]      6   0:00:02.7  (  26.3 % )     0:00:02.7 /  0:00:02.7    1.0
[02/25 14:29:26   1233s] [ OptCommit              ]      6   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:29:26   1233s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[02/25 14:29:26   1233s] [ IncrDelayCalc          ]     48   0:00:00.3  (   3.3 % )     0:00:00.3 /  0:00:00.4    1.1
[02/25 14:29:26   1233s] [ SetupOptGetWorkingSet  ]     18   0:00:00.4  (   3.9 % )     0:00:00.4 /  0:00:00.4    1.0
[02/25 14:29:26   1233s] [ SetupOptGetActiveNode  ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:29:26   1233s] [ SetupOptSlackGraph     ]      6   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:29:26   1233s] [ RefinePlace            ]      1   0:00:02.1  (  20.6 % )     0:00:02.1 /  0:00:02.1    1.0
[02/25 14:29:26   1233s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[02/25 14:29:26   1233s] [ IncrTimingUpdate       ]     10   0:00:01.4  (  14.2 % )     0:00:01.4 /  0:00:01.4    1.0
[02/25 14:29:26   1233s] [ MISC                   ]          0:00:00.3  (   2.6 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:29:26   1233s] ---------------------------------------------------------------------------------------------
[02/25 14:29:26   1233s]  WnsOpt #1 TOTAL                    0:00:10.1  ( 100.0 % )     0:00:10.1 /  0:00:10.1    1.0
[02/25 14:29:26   1233s] ---------------------------------------------------------------------------------------------
[02/25 14:29:26   1233s] 
[02/25 14:29:26   1233s] End: GigaOpt Optimization in WNS mode
[02/25 14:29:26   1233s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/25 14:29:26   1233s] Deleting Lib Analyzer.
[02/25 14:29:26   1233s] **INFO: Flow update: Design timing is met.
[02/25 14:29:26   1233s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[02/25 14:29:26   1233s] Info: 12 nets with fixed/cover wires excluded.
[02/25 14:29:26   1233s] Info: 12 clock nets excluded from IPO operation.
[02/25 14:29:26   1233s] ### Creating LA Mngr. totSessionCpu=0:20:33 mem=2218.3M
[02/25 14:29:26   1233s] ### Creating LA Mngr, finished. totSessionCpu=0:20:33 mem=2218.3M
[02/25 14:29:26   1233s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/25 14:29:26   1233s] Processing average sequential pin duty cycle 
[02/25 14:29:26   1233s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/25 14:29:26   1233s] ### Creating PhyDesignMc. totSessionCpu=0:20:33 mem=2275.5M
[02/25 14:29:26   1233s] OPERPROF: Starting DPlace-Init at level 1, MEM:2275.5M, EPOCH TIME: 1677364166.633271
[02/25 14:29:26   1233s] Processing tracks to init pin-track alignment.
[02/25 14:29:26   1233s] z: 2, totalTracks: 1
[02/25 14:29:26   1233s] z: 4, totalTracks: 1
[02/25 14:29:26   1233s] z: 6, totalTracks: 1
[02/25 14:29:26   1233s] z: 8, totalTracks: 1
[02/25 14:29:26   1233s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:29:26   1233s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2275.5M, EPOCH TIME: 1677364166.660327
[02/25 14:29:26   1233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:26   1233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:26   1233s] 
[02/25 14:29:26   1233s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:29:26   1233s] 
[02/25 14:29:26   1233s]  Skipping Bad Lib Cell Checking (CMU) !
[02/25 14:29:26   1233s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.018, MEM:2275.5M, EPOCH TIME: 1677364166.678078
[02/25 14:29:26   1233s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2275.5M, EPOCH TIME: 1677364166.678271
[02/25 14:29:26   1233s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2275.5M, EPOCH TIME: 1677364166.678433
[02/25 14:29:26   1233s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2275.5MB).
[02/25 14:29:26   1233s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.051, MEM:2275.5M, EPOCH TIME: 1677364166.684248
[02/25 14:29:26   1233s] TotalInstCnt at PhyDesignMc Initialization: 29844
[02/25 14:29:26   1233s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:34 mem=2275.5M
[02/25 14:29:26   1233s] Begin: Area Reclaim Optimization
[02/25 14:29:26   1233s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:20:33.7/0:55:08.9 (0.4), mem = 2275.5M
[02/25 14:29:26   1233s] 
[02/25 14:29:26   1233s] Creating Lib Analyzer ...
[02/25 14:29:26   1233s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/25 14:29:26   1233s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/25 14:29:26   1233s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/25 14:29:26   1233s] 
[02/25 14:29:26   1233s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/25 14:29:27   1234s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:34 mem=2279.6M
[02/25 14:29:27   1234s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:34 mem=2279.6M
[02/25 14:29:27   1234s] Creating Lib Analyzer, finished. 
[02/25 14:29:27   1234s] Processing average sequential pin duty cycle 
[02/25 14:29:27   1234s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9687.14
[02/25 14:29:27   1234s] ### Creating RouteCongInterface, started
[02/25 14:29:27   1234s] 
[02/25 14:29:27   1234s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[02/25 14:29:27   1234s] 
[02/25 14:29:27   1234s] #optDebug: {0, 1.000}
[02/25 14:29:27   1234s] ### Creating RouteCongInterface, finished
[02/25 14:29:27   1234s] {MG  {4 0 1 0.0294529}  {7 0 1.4 0.143932}  {9 0 5.8 0.574576} }
[02/25 14:29:27   1234s] ### Creating LA Mngr. totSessionCpu=0:20:34 mem=2279.6M
[02/25 14:29:27   1234s] ### Creating LA Mngr, finished. totSessionCpu=0:20:34 mem=2279.6M
[02/25 14:29:27   1234s] Usable buffer cells for single buffer setup transform:
[02/25 14:29:27   1234s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[02/25 14:29:27   1234s] Number of usable buffer cells above: 9
[02/25 14:29:27   1234s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2279.6M, EPOCH TIME: 1677364167.427706
[02/25 14:29:27   1234s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2279.6M, EPOCH TIME: 1677364167.428283
[02/25 14:29:27   1234s] Reclaim Optimization WNS Slack 0.013  TNS Slack 0.000 Density 64.58
[02/25 14:29:27   1234s] +---------+---------+--------+--------+------------+--------+
[02/25 14:29:27   1234s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/25 14:29:27   1234s] +---------+---------+--------+--------+------------+--------+
[02/25 14:29:27   1234s] |   64.58%|        -|   0.013|   0.000|   0:00:00.0| 2279.6M|
[02/25 14:29:28   1235s] |   64.58%|        2|   0.013|   0.000|   0:00:01.0| 2300.1M|
[02/25 14:29:28   1235s] #optDebug: <stH: 1.4000 MiSeL: 25.9160>
[02/25 14:29:31   1238s] |   64.58%|       25|   0.013|   0.000|   0:00:03.0| 2304.7M|
[02/25 14:29:32   1239s] |   64.52%|       37|   0.013|   0.000|   0:00:01.0| 2304.7M|
[02/25 14:29:32   1239s] |   64.52%|        4|   0.013|   0.000|   0:00:00.0| 2304.7M|
[02/25 14:29:33   1240s] |   64.52%|        0|   0.013|   0.000|   0:00:01.0| 2304.7M|
[02/25 14:29:33   1240s] #optDebug: <stH: 1.4000 MiSeL: 25.9160>
[02/25 14:29:33   1240s] #optDebug: RTR_SNLTF <10.0000 1.4000> <14.0000> 
[02/25 14:29:33   1240s] |   64.52%|        0|   0.013|   0.000|   0:00:00.0| 2304.7M|
[02/25 14:29:33   1240s] +---------+---------+--------+--------+------------+--------+
[02/25 14:29:33   1240s] Reclaim Optimization End WNS Slack 0.013  TNS Slack 0.000 Density 64.52
[02/25 14:29:33   1240s] 
[02/25 14:29:33   1240s] ** Summary: Restruct = 2 Buffer Deletion = 1 Declone = 74 Resize = 4 **
[02/25 14:29:33   1240s] --------------------------------------------------------------
[02/25 14:29:33   1240s] |                                   | Total     | Sequential |
[02/25 14:29:33   1240s] --------------------------------------------------------------
[02/25 14:29:33   1240s] | Num insts resized                 |       4  |       0    |
[02/25 14:29:33   1240s] | Num insts undone                  |       0  |       0    |
[02/25 14:29:33   1240s] | Num insts Downsized               |       4  |       0    |
[02/25 14:29:33   1240s] | Num insts Samesized               |       0  |       0    |
[02/25 14:29:33   1240s] | Num insts Upsized                 |       0  |       0    |
[02/25 14:29:33   1240s] | Num multiple commits+uncommits    |       0  |       -    |
[02/25 14:29:33   1240s] --------------------------------------------------------------
[02/25 14:29:33   1240s] Bottom Preferred Layer:
[02/25 14:29:33   1240s] +---------------+------------+------------+----------+
[02/25 14:29:33   1240s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[02/25 14:29:33   1240s] +---------------+------------+------------+----------+
[02/25 14:29:33   1240s] | metal3 (z=3)  |          0 |         12 | default  |
[02/25 14:29:33   1240s] | metal4 (z=4)  |         16 |          0 | default  |
[02/25 14:29:33   1240s] +---------------+------------+------------+----------+
[02/25 14:29:33   1240s] Via Pillar Rule:
[02/25 14:29:33   1240s]     None
[02/25 14:29:33   1240s] 
[02/25 14:29:33   1240s] Number of times islegalLocAvaiable called = 8 skipped = 0, called in commitmove = 4, skipped in commitmove = 0
[02/25 14:29:33   1240s] End: Core Area Reclaim Optimization (cpu = 0:00:06.5) (real = 0:00:07.0) **
[02/25 14:29:33   1240s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2304.7M, EPOCH TIME: 1677364173.466891
[02/25 14:29:33   1240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29765).
[02/25 14:29:33   1240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:33   1240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:33   1240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:33   1240s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.086, MEM:2304.7M, EPOCH TIME: 1677364173.552619
[02/25 14:29:33   1240s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2304.7M, EPOCH TIME: 1677364173.554253
[02/25 14:29:33   1240s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2304.7M, EPOCH TIME: 1677364173.554576
[02/25 14:29:33   1240s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2304.7M, EPOCH TIME: 1677364173.579983
[02/25 14:29:33   1240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:33   1240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:33   1240s] 
[02/25 14:29:33   1240s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:29:33   1240s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.016, MEM:2304.7M, EPOCH TIME: 1677364173.595984
[02/25 14:29:33   1240s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2304.7M, EPOCH TIME: 1677364173.596156
[02/25 14:29:33   1240s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2304.7M, EPOCH TIME: 1677364173.596317
[02/25 14:29:33   1240s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2304.7M, EPOCH TIME: 1677364173.601497
[02/25 14:29:33   1240s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:2304.7M, EPOCH TIME: 1677364173.602067
[02/25 14:29:33   1240s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.048, MEM:2304.7M, EPOCH TIME: 1677364173.602360
[02/25 14:29:33   1240s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.048, MEM:2304.7M, EPOCH TIME: 1677364173.602510
[02/25 14:29:33   1240s] TDRefine: refinePlace mode is spiral
[02/25 14:29:33   1240s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9687.12
[02/25 14:29:33   1240s] OPERPROF: Starting RefinePlace at level 1, MEM:2304.7M, EPOCH TIME: 1677364173.602710
[02/25 14:29:33   1240s] *** Starting refinePlace (0:20:40 mem=2304.7M) ***
[02/25 14:29:33   1240s] Total net bbox length = 1.532e+05 (7.771e+04 7.550e+04) (ext = 4.620e+03)
[02/25 14:29:33   1240s] 
[02/25 14:29:33   1240s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:29:33   1240s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/25 14:29:33   1240s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:29:33   1240s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:29:33   1240s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2304.7M, EPOCH TIME: 1677364173.649313
[02/25 14:29:33   1240s] Starting refinePlace ...
[02/25 14:29:33   1240s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:29:33   1240s] One DDP V2 for no tweak run.
[02/25 14:29:33   1240s] 
[02/25 14:29:33   1240s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[02/25 14:29:34   1241s] Move report: legalization moves 7 insts, mean move: 0.65 um, max move: 1.33 um spiral
[02/25 14:29:34   1241s] 	Max move on inst (FE_RC_20101_0): (94.91, 189.84) --> (96.24, 189.84)
[02/25 14:29:34   1241s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:01.0)
[02/25 14:29:34   1241s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/25 14:29:34   1241s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2307.7MB) @(0:20:40 - 0:20:41).
[02/25 14:29:34   1241s] Move report: Detail placement moves 7 insts, mean move: 0.65 um, max move: 1.33 um 
[02/25 14:29:34   1241s] 	Max move on inst (FE_RC_20101_0): (94.91, 189.84) --> (96.24, 189.84)
[02/25 14:29:34   1241s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2307.7MB
[02/25 14:29:34   1241s] Statistics of distance of Instance movement in refine placement:
[02/25 14:29:34   1241s]   maximum (X+Y) =         1.33 um
[02/25 14:29:34   1241s]   inst (FE_RC_20101_0) with max move: (94.91, 189.84) -> (96.24, 189.84)
[02/25 14:29:34   1241s]   mean    (X+Y) =         0.65 um
[02/25 14:29:34   1241s] Summary Report:
[02/25 14:29:34   1241s] Instances move: 7 (out of 29754 movable)
[02/25 14:29:34   1241s] Instances flipped: 0
[02/25 14:29:34   1241s] Mean displacement: 0.65 um
[02/25 14:29:34   1241s] Max displacement: 1.33 um (Instance: FE_RC_20101_0) (94.91, 189.84) -> (96.24, 189.84)
[02/25 14:29:34   1241s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
[02/25 14:29:34   1241s] Total instances moved : 7
[02/25 14:29:34   1241s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.650, REAL:0.651, MEM:2307.7M, EPOCH TIME: 1677364174.300470
[02/25 14:29:34   1241s] Total net bbox length = 1.532e+05 (7.772e+04 7.550e+04) (ext = 4.620e+03)
[02/25 14:29:34   1241s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2307.7MB
[02/25 14:29:34   1241s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=2307.7MB) @(0:20:40 - 0:20:41).
[02/25 14:29:34   1241s] *** Finished refinePlace (0:20:41 mem=2307.7M) ***
[02/25 14:29:34   1241s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9687.12
[02/25 14:29:34   1241s] OPERPROF: Finished RefinePlace at level 1, CPU:0.710, REAL:0.709, MEM:2307.7M, EPOCH TIME: 1677364174.311767
[02/25 14:29:34   1241s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2307.7M, EPOCH TIME: 1677364174.532973
[02/25 14:29:34   1241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29765).
[02/25 14:29:34   1241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:34   1241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:34   1241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:34   1241s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.095, MEM:2304.7M, EPOCH TIME: 1677364174.628240
[02/25 14:29:34   1241s] *** maximum move = 1.33 um ***
[02/25 14:29:34   1241s] *** Finished re-routing un-routed nets (2304.7M) ***
[02/25 14:29:34   1241s] OPERPROF: Starting DPlace-Init at level 1, MEM:2304.7M, EPOCH TIME: 1677364174.671875
[02/25 14:29:34   1241s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2304.7M, EPOCH TIME: 1677364174.697672
[02/25 14:29:34   1241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:34   1241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:34   1241s] 
[02/25 14:29:34   1241s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:29:34   1241s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.016, MEM:2304.7M, EPOCH TIME: 1677364174.713801
[02/25 14:29:34   1241s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2304.7M, EPOCH TIME: 1677364174.713973
[02/25 14:29:34   1241s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2304.7M, EPOCH TIME: 1677364174.714136
[02/25 14:29:34   1241s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2304.7M, EPOCH TIME: 1677364174.719303
[02/25 14:29:34   1241s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2304.7M, EPOCH TIME: 1677364174.719893
[02/25 14:29:34   1241s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2304.7M, EPOCH TIME: 1677364174.720188
[02/25 14:29:34   1241s] 
[02/25 14:29:34   1241s] *** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=2304.7M) ***
[02/25 14:29:34   1241s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9687.14
[02/25 14:29:34   1241s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:08.0/0:00:08.0 (1.0), totSession cpu/real = 0:20:41.8/0:55:16.9 (0.4), mem = 2304.7M
[02/25 14:29:34   1241s] 
[02/25 14:29:34   1241s] =============================================================================================
[02/25 14:29:34   1241s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.15-s110_1
[02/25 14:29:34   1241s] =============================================================================================
[02/25 14:29:34   1241s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:29:34   1241s] ---------------------------------------------------------------------------------------------
[02/25 14:29:34   1241s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.2    1.0
[02/25 14:29:34   1241s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   3.7 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:29:34   1241s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:29:34   1241s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.1
[02/25 14:29:34   1241s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.1
[02/25 14:29:34   1241s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:29:34   1241s] [ OptimizationStep       ]      1   0:00:00.6  (   7.5 % )     0:00:05.8 /  0:00:05.8    1.0
[02/25 14:29:34   1241s] [ OptSingleIteration     ]      6   0:00:00.5  (   6.5 % )     0:00:05.2 /  0:00:05.1    1.0
[02/25 14:29:34   1241s] [ OptGetWeight           ]    790   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.9
[02/25 14:29:34   1241s] [ OptEval                ]    790   0:00:01.8  (  22.0 % )     0:00:01.8 /  0:00:01.7    1.0
[02/25 14:29:34   1241s] [ OptCommit              ]    790   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/25 14:29:34   1241s] [ PostCommitDelayUpdate  ]    790   0:00:00.2  (   2.3 % )     0:00:01.9 /  0:00:02.0    1.0
[02/25 14:29:34   1241s] [ IncrDelayCalc          ]    191   0:00:01.7  (  21.5 % )     0:00:01.7 /  0:00:01.8    1.0
[02/25 14:29:34   1241s] [ RefinePlace            ]      1   0:00:01.4  (  17.9 % )     0:00:01.5 /  0:00:01.5    1.0
[02/25 14:29:34   1241s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[02/25 14:29:34   1241s] [ IncrTimingUpdate       ]     25   0:00:00.7  (   8.7 % )     0:00:00.7 /  0:00:00.7    1.0
[02/25 14:29:34   1241s] [ MISC                   ]          0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:29:34   1241s] ---------------------------------------------------------------------------------------------
[02/25 14:29:34   1241s]  AreaOpt #1 TOTAL                   0:00:08.0  ( 100.0 % )     0:00:08.0 /  0:00:08.0    1.0
[02/25 14:29:34   1241s] ---------------------------------------------------------------------------------------------
[02/25 14:29:34   1241s] 
[02/25 14:29:34   1241s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2285.6M, EPOCH TIME: 1677364174.925375
[02/25 14:29:34   1241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:29:34   1241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:35   1241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:35   1241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:35   1241s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.083, MEM:2223.6M, EPOCH TIME: 1677364175.008152
[02/25 14:29:35   1241s] TotalInstCnt at PhyDesignMc Destruction: 29765
[02/25 14:29:35   1241s] End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:09, mem=2223.64M, totSessionCpu=0:20:42).
[02/25 14:29:35   1241s] postCtsLateCongRepair #1 0
[02/25 14:29:35   1241s] postCtsLateCongRepair #1 0
[02/25 14:29:35   1241s] postCtsLateCongRepair #1 0
[02/25 14:29:35   1241s] postCtsLateCongRepair #1 0
[02/25 14:29:35   1241s] Starting local wire reclaim
[02/25 14:29:35   1241s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2223.6M, EPOCH TIME: 1677364175.054320
[02/25 14:29:35   1241s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2223.6M, EPOCH TIME: 1677364175.054507
[02/25 14:29:35   1241s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2223.6M, EPOCH TIME: 1677364175.054829
[02/25 14:29:35   1241s] Processing tracks to init pin-track alignment.
[02/25 14:29:35   1241s] z: 2, totalTracks: 1
[02/25 14:29:35   1241s] z: 4, totalTracks: 1
[02/25 14:29:35   1241s] z: 6, totalTracks: 1
[02/25 14:29:35   1241s] z: 8, totalTracks: 1
[02/25 14:29:35   1241s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:29:35   1241s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2223.6M, EPOCH TIME: 1677364175.080741
[02/25 14:29:35   1241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:35   1241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:29:35   1241s] 
[02/25 14:29:35   1241s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:29:35   1241s] 
[02/25 14:29:35   1241s]  Skipping Bad Lib Cell Checking (CMU) !
[02/25 14:29:35   1241s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.017, MEM:2223.6M, EPOCH TIME: 1677364175.097569
[02/25 14:29:35   1241s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2223.6M, EPOCH TIME: 1677364175.097754
[02/25 14:29:35   1241s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2223.6M, EPOCH TIME: 1677364175.097923
[02/25 14:29:35   1241s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2223.6MB).
[02/25 14:29:35   1241s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.049, MEM:2223.6M, EPOCH TIME: 1677364175.103570
[02/25 14:29:35   1241s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.049, MEM:2223.6M, EPOCH TIME: 1677364175.103734
[02/25 14:29:35   1241s] TDRefine: refinePlace mode is spiral
[02/25 14:29:35   1241s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9687.13
[02/25 14:29:35   1241s] OPERPROF:   Starting RefinePlace at level 2, MEM:2223.6M, EPOCH TIME: 1677364175.103919
[02/25 14:29:35   1241s] *** Starting refinePlace (0:20:42 mem=2223.6M) ***
[02/25 14:29:35   1241s] Total net bbox length = 1.532e+05 (7.772e+04 7.550e+04) (ext = 4.620e+03)
[02/25 14:29:35   1241s] 
[02/25 14:29:35   1241s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:29:35   1241s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:29:35   1241s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:29:35   1241s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2223.6M, EPOCH TIME: 1677364175.157816
[02/25 14:29:35   1241s] Starting refinePlace ...
[02/25 14:29:35   1241s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:29:35   1242s] One DDP V2 for no tweak run.
[02/25 14:29:35   1242s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2223.6M, EPOCH TIME: 1677364175.171182
[02/25 14:29:35   1242s] OPERPROF:         Starting spMPad at level 5, MEM:2242.6M, EPOCH TIME: 1677364175.270458
[02/25 14:29:35   1242s] OPERPROF:           Starting spContextMPad at level 6, MEM:2242.6M, EPOCH TIME: 1677364175.273673
[02/25 14:29:35   1242s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2242.6M, EPOCH TIME: 1677364175.273838
[02/25 14:29:35   1242s] MP Top (29754): mp=1.050. U=0.645.
[02/25 14:29:35   1242s] OPERPROF:         Finished spMPad at level 5, CPU:0.010, REAL:0.016, MEM:2242.6M, EPOCH TIME: 1677364175.286161
[02/25 14:29:35   1242s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2242.6M, EPOCH TIME: 1677364175.293664
[02/25 14:29:35   1242s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2242.6M, EPOCH TIME: 1677364175.293823
[02/25 14:29:35   1242s] OPERPROF:             Starting InitSKP at level 7, MEM:2242.6M, EPOCH TIME: 1677364175.294240
[02/25 14:29:35   1242s] no activity file in design. spp won't run.
[02/25 14:29:35   1242s] no activity file in design. spp won't run.
[02/25 14:29:37   1243s] *** Finished SKP initialization (cpu=0:00:01.8, real=0:00:02.0)***
[02/25 14:29:37   1243s] OPERPROF:             Finished InitSKP at level 7, CPU:1.760, REAL:1.717, MEM:2297.0M, EPOCH TIME: 1677364177.011153
[02/25 14:29:37   1244s] Timing cost in AAE based: 2240815.4646240682341158
[02/25 14:29:37   1244s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:2.270, REAL:2.238, MEM:2309.3M, EPOCH TIME: 1677364177.531814
[02/25 14:29:37   1244s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:2.280, REAL:2.241, MEM:2309.3M, EPOCH TIME: 1677364177.534865
[02/25 14:29:37   1244s] SKP cleared!
[02/25 14:29:37   1244s] AAE Timing clean up.
[02/25 14:29:37   1244s] Tweakage: fix icg 1, fix clk 0.
[02/25 14:29:37   1244s] Tweakage: density cost 1, scale 0.4.
[02/25 14:29:37   1244s] Tweakage: activity cost 0, scale 1.0.
[02/25 14:29:37   1244s] Tweakage: timing cost on, scale 1.0.
[02/25 14:29:37   1244s] OPERPROF:         Starting CoreOperation at level 5, MEM:2309.3M, EPOCH TIME: 1677364177.550382
[02/25 14:29:37   1244s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2309.3M, EPOCH TIME: 1677364177.584290
[02/25 14:29:39   1246s] Tweakage swap 1069 pairs.
[02/25 14:29:41   1248s] Tweakage swap 573 pairs.
[02/25 14:29:43   1250s] Tweakage swap 541 pairs.
[02/25 14:29:45   1252s] Tweakage swap 371 pairs.
[02/25 14:29:47   1254s] Tweakage swap 49 pairs.
[02/25 14:29:49   1256s] Tweakage swap 42 pairs.
[02/25 14:29:50   1257s] Tweakage swap 46 pairs.
[02/25 14:29:52   1259s] Tweakage swap 49 pairs.
[02/25 14:29:54   1261s] Tweakage swap 7 pairs.
[02/25 14:29:56   1263s] Tweakage swap 9 pairs.
[02/25 14:29:58   1265s] Tweakage swap 6 pairs.
[02/25 14:30:00   1267s] Tweakage swap 11 pairs.
[02/25 14:30:01   1268s] Tweakage swap 291 pairs.
[02/25 14:30:02   1269s] Tweakage swap 129 pairs.
[02/25 14:30:03   1270s] Tweakage swap 142 pairs.
[02/25 14:30:04   1271s] Tweakage swap 70 pairs.
[02/25 14:30:05   1272s] Tweakage swap 22 pairs.
[02/25 14:30:06   1273s] Tweakage swap 18 pairs.
[02/25 14:30:07   1274s] Tweakage swap 19 pairs.
[02/25 14:30:08   1275s] Tweakage swap 17 pairs.
[02/25 14:30:09   1276s] Tweakage swap 3 pairs.
[02/25 14:30:10   1277s] Tweakage swap 2 pairs.
[02/25 14:30:11   1278s] Tweakage swap 4 pairs.
[02/25 14:30:12   1279s] Tweakage swap 3 pairs.
[02/25 14:30:12   1279s] Tweakage move 853 insts.
[02/25 14:30:12   1279s] Tweakage move 166 insts.
[02/25 14:30:12   1279s] Tweakage move 32 insts.
[02/25 14:30:12   1279s] Tweakage move 6 insts.
[02/25 14:30:12   1279s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:35.360, REAL:35.316, MEM:2309.3M, EPOCH TIME: 1677364212.900770
[02/25 14:30:12   1279s] OPERPROF:         Finished CoreOperation at level 5, CPU:35.400, REAL:35.355, MEM:2309.3M, EPOCH TIME: 1677364212.905012
[02/25 14:30:12   1279s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:37.790, REAL:37.743, MEM:2309.3M, EPOCH TIME: 1677364212.913697
[02/25 14:30:12   1279s] Move report: Congestion aware Tweak moves 4856 insts, mean move: 1.89 um, max move: 18.42 um 
[02/25 14:30:12   1279s] 	Max move on inst (FE_RC_15495_0): (218.98, 215.04) --> (211.76, 226.24)
[02/25 14:30:12   1279s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:37.8, real=0:00:37.0, mem=2309.3mb) @(0:20:42 - 0:21:20).
[02/25 14:30:13   1279s] 
[02/25 14:30:13   1279s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[02/25 14:30:13   1280s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/25 14:30:13   1280s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[02/25 14:30:13   1280s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/25 14:30:13   1280s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2309.3MB) @(0:21:20 - 0:21:20).
[02/25 14:30:13   1280s] Move report: Detail placement moves 4856 insts, mean move: 1.89 um, max move: 18.42 um 
[02/25 14:30:13   1280s] 	Max move on inst (FE_RC_15495_0): (218.98, 215.04) --> (211.76, 226.24)
[02/25 14:30:13   1280s] 	Runtime: CPU: 0:00:38.4 REAL: 0:00:38.0 MEM: 2309.3MB
[02/25 14:30:13   1280s] Statistics of distance of Instance movement in refine placement:
[02/25 14:30:13   1280s]   maximum (X+Y) =        18.42 um
[02/25 14:30:13   1280s]   inst (FE_RC_15495_0) with max move: (218.98, 215.04) -> (211.76, 226.24)
[02/25 14:30:13   1280s]   mean    (X+Y) =         1.89 um
[02/25 14:30:13   1280s] Summary Report:
[02/25 14:30:13   1280s] Instances move: 4856 (out of 29754 movable)
[02/25 14:30:13   1280s] Instances flipped: 0
[02/25 14:30:13   1280s] Mean displacement: 1.89 um
[02/25 14:30:13   1280s] Max displacement: 18.42 um (Instance: FE_RC_15495_0) (218.98, 215.04) -> (211.76, 226.24)
[02/25 14:30:13   1280s] 	Length: 13 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI21_X4
[02/25 14:30:13   1280s] Total instances moved : 4856
[02/25 14:30:13   1280s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:38.450, REAL:38.402, MEM:2309.3M, EPOCH TIME: 1677364213.559380
[02/25 14:30:13   1280s] Total net bbox length = 1.508e+05 (7.683e+04 7.394e+04) (ext = 4.620e+03)
[02/25 14:30:13   1280s] Runtime: CPU: 0:00:38.5 REAL: 0:00:38.0 MEM: 2309.3MB
[02/25 14:30:13   1280s] [CPU] RefinePlace/total (cpu=0:00:38.5, real=0:00:38.0, mem=2309.3MB) @(0:20:42 - 0:21:20).
[02/25 14:30:13   1280s] *** Finished refinePlace (0:21:20 mem=2309.3M) ***
[02/25 14:30:13   1280s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9687.13
[02/25 14:30:13   1280s] OPERPROF:   Finished RefinePlace at level 2, CPU:38.510, REAL:38.468, MEM:2309.3M, EPOCH TIME: 1677364213.571912
[02/25 14:30:13   1280s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2309.3M, EPOCH TIME: 1677364213.572073
[02/25 14:30:13   1280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29765).
[02/25 14:30:13   1280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:30:13   1280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:30:13   1280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:30:13   1280s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.100, REAL:0.105, MEM:2228.3M, EPOCH TIME: 1677364213.676924
[02/25 14:30:13   1280s] OPERPROF: Finished RefinePlace2 at level 1, CPU:38.670, REAL:38.623, MEM:2228.3M, EPOCH TIME: 1677364213.677162
[02/25 14:30:13   1280s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/25 14:30:13   1280s] #################################################################################
[02/25 14:30:13   1280s] # Design Stage: PreRoute
[02/25 14:30:13   1280s] # Design Name: myPMul32_4
[02/25 14:30:13   1280s] # Design Mode: 90nm
[02/25 14:30:13   1280s] # Analysis Mode: MMMC Non-OCV 
[02/25 14:30:13   1280s] # Parasitics Mode: No SPEF/RCDB 
[02/25 14:30:13   1280s] # Signoff Settings: SI Off 
[02/25 14:30:13   1280s] #################################################################################
[02/25 14:30:15   1282s] Calculate delays in Single mode...
[02/25 14:30:15   1282s] Topological Sorting (REAL = 0:00:00.0, MEM = 2216.8M, InitMEM = 2216.8M)
[02/25 14:30:15   1282s] Start delay calculation (fullDC) (1 T). (MEM=2216.82)
[02/25 14:30:15   1282s] End AAE Lib Interpolated Model. (MEM=2228.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/25 14:30:22   1289s] Total number of fetched objects 35008
[02/25 14:30:22   1289s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/25 14:30:22   1289s] End delay calculation. (MEM=2244.76 CPU=0:00:06.4 REAL=0:00:06.0)
[02/25 14:30:22   1289s] End delay calculation (fullDC). (MEM=2244.76 CPU=0:00:07.5 REAL=0:00:07.0)
[02/25 14:30:22   1289s] *** CDM Built up (cpu=0:00:08.8  real=0:00:09.0  mem= 2244.8M) ***
[02/25 14:30:23   1290s] eGR doReRoute: optGuide
[02/25 14:30:23   1290s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2244.8M, EPOCH TIME: 1677364223.841328
[02/25 14:30:23   1290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:30:23   1290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:30:23   1290s] All LLGs are deleted
[02/25 14:30:23   1290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:30:23   1290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:30:23   1290s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2244.8M, EPOCH TIME: 1677364223.841589
[02/25 14:30:23   1290s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2244.8M, EPOCH TIME: 1677364223.841761
[02/25 14:30:23   1290s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2196.8M, EPOCH TIME: 1677364223.842818
[02/25 14:30:23   1290s] {MMLU 0 12 34880}
[02/25 14:30:23   1290s] ### Creating LA Mngr. totSessionCpu=0:21:31 mem=2196.8M
[02/25 14:30:23   1290s] ### Creating LA Mngr, finished. totSessionCpu=0:21:31 mem=2196.8M
[02/25 14:30:23   1290s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2196.76 MB )
[02/25 14:30:23   1290s] (I)      ==================== Layers =====================
[02/25 14:30:23   1290s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:30:23   1290s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/25 14:30:23   1290s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:30:23   1290s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/25 14:30:23   1290s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/25 14:30:23   1290s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/25 14:30:23   1290s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/25 14:30:23   1290s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/25 14:30:23   1290s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/25 14:30:23   1290s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/25 14:30:23   1290s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/25 14:30:23   1290s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/25 14:30:23   1290s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/25 14:30:23   1290s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/25 14:30:23   1290s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/25 14:30:23   1290s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/25 14:30:23   1290s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/25 14:30:23   1290s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/25 14:30:23   1290s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/25 14:30:23   1290s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/25 14:30:23   1290s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/25 14:30:23   1290s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/25 14:30:23   1290s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:30:23   1290s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/25 14:30:23   1290s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/25 14:30:23   1290s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/25 14:30:23   1290s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:30:23   1290s] (I)      Started Import and model ( Curr Mem: 2196.76 MB )
[02/25 14:30:23   1290s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:30:23   1290s] (I)      == Non-default Options ==
[02/25 14:30:23   1290s] (I)      Maximum routing layer                              : 10
[02/25 14:30:23   1290s] (I)      Number of threads                                  : 1
[02/25 14:30:23   1290s] (I)      Method to set GCell size                           : row
[02/25 14:30:23   1290s] (I)      Counted 941 PG shapes. We will not process PG shapes layer by layer.
[02/25 14:30:23   1290s] (I)      Use row-based GCell size
[02/25 14:30:23   1290s] (I)      Use row-based GCell align
[02/25 14:30:23   1290s] (I)      layer 0 area = 0
[02/25 14:30:23   1290s] (I)      layer 1 area = 0
[02/25 14:30:23   1290s] (I)      layer 2 area = 0
[02/25 14:30:23   1290s] (I)      layer 3 area = 0
[02/25 14:30:23   1290s] (I)      layer 4 area = 0
[02/25 14:30:23   1290s] (I)      layer 5 area = 0
[02/25 14:30:23   1290s] (I)      layer 6 area = 0
[02/25 14:30:23   1290s] (I)      layer 7 area = 0
[02/25 14:30:23   1290s] (I)      layer 8 area = 0
[02/25 14:30:23   1290s] (I)      layer 9 area = 0
[02/25 14:30:23   1290s] (I)      GCell unit size   : 2800
[02/25 14:30:23   1290s] (I)      GCell multiplier  : 1
[02/25 14:30:23   1290s] (I)      GCell row height  : 2800
[02/25 14:30:23   1290s] (I)      Actual row height : 2800
[02/25 14:30:23   1290s] (I)      GCell align ref   : 10080 10080
[02/25 14:30:23   1290s] [NR-eGR] Track table information for default rule: 
[02/25 14:30:23   1290s] [NR-eGR] metal1 has single uniform track structure
[02/25 14:30:23   1290s] [NR-eGR] metal2 has single uniform track structure
[02/25 14:30:23   1290s] [NR-eGR] metal3 has single uniform track structure
[02/25 14:30:23   1290s] [NR-eGR] metal4 has single uniform track structure
[02/25 14:30:23   1290s] [NR-eGR] metal5 has single uniform track structure
[02/25 14:30:23   1290s] [NR-eGR] metal6 has single uniform track structure
[02/25 14:30:23   1290s] [NR-eGR] metal7 has single uniform track structure
[02/25 14:30:23   1290s] [NR-eGR] metal8 has single uniform track structure
[02/25 14:30:23   1290s] [NR-eGR] metal9 has single uniform track structure
[02/25 14:30:23   1290s] [NR-eGR] metal10 has single uniform track structure
[02/25 14:30:23   1290s] (I)      ============== Default via ===============
[02/25 14:30:23   1290s] (I)      +---+------------------+-----------------+
[02/25 14:30:23   1290s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/25 14:30:23   1290s] (I)      +---+------------------+-----------------+
[02/25 14:30:23   1290s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/25 14:30:23   1290s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/25 14:30:23   1290s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/25 14:30:23   1290s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/25 14:30:23   1290s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/25 14:30:23   1290s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/25 14:30:23   1290s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/25 14:30:23   1290s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/25 14:30:23   1290s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/25 14:30:23   1290s] (I)      +---+------------------+-----------------+
[02/25 14:30:23   1290s] [NR-eGR] Read 382 PG shapes
[02/25 14:30:23   1290s] [NR-eGR] Read 0 clock shapes
[02/25 14:30:23   1290s] [NR-eGR] Read 0 other shapes
[02/25 14:30:24   1290s] [NR-eGR] #Routing Blockages  : 0
[02/25 14:30:24   1290s] [NR-eGR] #Instance Blockages : 0
[02/25 14:30:24   1290s] [NR-eGR] #PG Blockages       : 382
[02/25 14:30:24   1290s] [NR-eGR] #Halo Blockages     : 0
[02/25 14:30:24   1290s] [NR-eGR] #Boundary Blockages : 0
[02/25 14:30:24   1290s] [NR-eGR] #Clock Blockages    : 0
[02/25 14:30:24   1290s] [NR-eGR] #Other Blockages    : 0
[02/25 14:30:24   1290s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/25 14:30:24   1290s] [NR-eGR] Num Prerouted Nets = 12  Num Prerouted Wires = 1508
[02/25 14:30:24   1290s] [NR-eGR] Read 34773 nets ( ignored 12 )
[02/25 14:30:24   1290s] (I)      early_global_route_priority property id does not exist.
[02/25 14:30:24   1290s] (I)      Read Num Blocks=382  Num Prerouted Wires=1508  Num CS=0
[02/25 14:30:24   1290s] (I)      Layer 1 (V) : #blockages 382 : #preroutes 891
[02/25 14:30:24   1290s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 547
[02/25 14:30:24   1290s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 70
[02/25 14:30:24   1290s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/25 14:30:24   1290s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/25 14:30:24   1290s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/25 14:30:24   1290s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/25 14:30:24   1290s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[02/25 14:30:24   1290s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[02/25 14:30:24   1290s] (I)      Number of ignored nets                =     12
[02/25 14:30:24   1290s] (I)      Number of connected nets              =      0
[02/25 14:30:24   1290s] (I)      Number of fixed nets                  =     12.  Ignored: Yes
[02/25 14:30:24   1290s] (I)      Number of clock nets                  =     12.  Ignored: No
[02/25 14:30:24   1290s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/25 14:30:24   1290s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/25 14:30:24   1290s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/25 14:30:24   1290s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/25 14:30:24   1290s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/25 14:30:24   1290s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/25 14:30:24   1290s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/25 14:30:24   1290s] (I)      Ndr track 0 does not exist
[02/25 14:30:24   1291s] (I)      ---------------------Grid Graph Info--------------------
[02/25 14:30:24   1291s] (I)      Routing area        : (0, 0) - (544320, 535360)
[02/25 14:30:24   1291s] (I)      Core area           : (10080, 10080) - (534240, 525280)
[02/25 14:30:24   1291s] (I)      Site width          :   380  (dbu)
[02/25 14:30:24   1291s] (I)      Row height          :  2800  (dbu)
[02/25 14:30:24   1291s] (I)      GCell row height    :  2800  (dbu)
[02/25 14:30:24   1291s] (I)      GCell width         :  2800  (dbu)
[02/25 14:30:24   1291s] (I)      GCell height        :  2800  (dbu)
[02/25 14:30:24   1291s] (I)      Grid                :   194   191    10
[02/25 14:30:24   1291s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/25 14:30:24   1291s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/25 14:30:24   1291s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/25 14:30:24   1291s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/25 14:30:24   1291s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/25 14:30:24   1291s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/25 14:30:24   1291s] (I)      Default pitch size  :   270   280   280   560   560   560  1680  1680  3200  3360
[02/25 14:30:24   1291s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3820  3550
[02/25 14:30:24   1291s] (I)      Num tracks per GCell: 10.37 10.00 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/25 14:30:24   1291s] (I)      Total num of tracks :  1912  1944  1912   971   955   971   318   323   166   161
[02/25 14:30:24   1291s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/25 14:30:24   1291s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/25 14:30:24   1291s] (I)      --------------------------------------------------------
[02/25 14:30:24   1291s] 
[02/25 14:30:24   1291s] [NR-eGR] ============ Routing rule table ============
[02/25 14:30:24   1291s] [NR-eGR] Rule id: 0  Nets: 34761
[02/25 14:30:24   1291s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/25 14:30:24   1291s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[02/25 14:30:24   1291s] (I)                    Pitch  280  280  560  560  560  1680  1680  3200  3360 
[02/25 14:30:24   1291s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[02/25 14:30:24   1291s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[02/25 14:30:24   1291s] [NR-eGR] ========================================
[02/25 14:30:24   1291s] [NR-eGR] 
[02/25 14:30:24   1291s] (I)      =============== Blocked Tracks ===============
[02/25 14:30:24   1291s] (I)      +-------+---------+----------+---------------+
[02/25 14:30:24   1291s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/25 14:30:24   1291s] (I)      +-------+---------+----------+---------------+
[02/25 14:30:24   1291s] (I)      |     1 |       0 |        0 |         0.00% |
[02/25 14:30:24   1291s] (I)      |     2 |  371304 |     8504 |         2.29% |
[02/25 14:30:24   1291s] (I)      |     3 |  370928 |        0 |         0.00% |
[02/25 14:30:24   1291s] (I)      |     4 |  185461 |        0 |         0.00% |
[02/25 14:30:24   1291s] (I)      |     5 |  185270 |        0 |         0.00% |
[02/25 14:30:24   1291s] (I)      |     6 |  185461 |        0 |         0.00% |
[02/25 14:30:24   1291s] (I)      |     7 |   61692 |        0 |         0.00% |
[02/25 14:30:24   1291s] (I)      |     8 |   61693 |        0 |         0.00% |
[02/25 14:30:24   1291s] (I)      |     9 |   32204 |        0 |         0.00% |
[02/25 14:30:24   1291s] (I)      |    10 |   30751 |        0 |         0.00% |
[02/25 14:30:24   1291s] (I)      +-------+---------+----------+---------------+
[02/25 14:30:24   1291s] (I)      Finished Import and model ( CPU: 0.23 sec, Real: 0.22 sec, Curr Mem: 2223.12 MB )
[02/25 14:30:24   1291s] (I)      Reset routing kernel
[02/25 14:30:24   1291s] (I)      Started Global Routing ( Curr Mem: 2223.12 MB )
[02/25 14:30:24   1291s] (I)      totalPins=95083  totalGlobalPin=81781 (86.01%)
[02/25 14:30:24   1291s] (I)      total 2D Cap : 1476260 = (650094 H, 826166 V)
[02/25 14:30:24   1291s] [NR-eGR] Layer group 1: route 34761 net(s) in layer range [2, 10]
[02/25 14:30:24   1291s] (I)      
[02/25 14:30:24   1291s] (I)      ============  Phase 1a Route ============
[02/25 14:30:24   1291s] (I)      Usage: 109366 = (57142 H, 52224 V) = (8.79% H, 6.32% V) = (8.000e+04um H, 7.311e+04um V)
[02/25 14:30:24   1291s] (I)      
[02/25 14:30:24   1291s] (I)      ============  Phase 1b Route ============
[02/25 14:30:24   1291s] (I)      Usage: 109366 = (57142 H, 52224 V) = (8.79% H, 6.32% V) = (8.000e+04um H, 7.311e+04um V)
[02/25 14:30:24   1291s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.531124e+05um
[02/25 14:30:24   1291s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/25 14:30:24   1291s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/25 14:30:24   1291s] (I)      
[02/25 14:30:24   1291s] (I)      ============  Phase 1c Route ============
[02/25 14:30:24   1291s] (I)      Usage: 109366 = (57142 H, 52224 V) = (8.79% H, 6.32% V) = (8.000e+04um H, 7.311e+04um V)
[02/25 14:30:24   1291s] (I)      
[02/25 14:30:24   1291s] (I)      ============  Phase 1d Route ============
[02/25 14:30:24   1291s] (I)      Usage: 109366 = (57142 H, 52224 V) = (8.79% H, 6.32% V) = (8.000e+04um H, 7.311e+04um V)
[02/25 14:30:24   1291s] (I)      
[02/25 14:30:24   1291s] (I)      ============  Phase 1e Route ============
[02/25 14:30:24   1291s] (I)      Usage: 109366 = (57142 H, 52224 V) = (8.79% H, 6.32% V) = (8.000e+04um H, 7.311e+04um V)
[02/25 14:30:24   1291s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.531124e+05um
[02/25 14:30:24   1291s] (I)      
[02/25 14:30:24   1291s] (I)      ============  Phase 1l Route ============
[02/25 14:30:24   1291s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/25 14:30:24   1291s] (I)      Layer  2:     360856     90133         0           0      368600    ( 0.00%) 
[02/25 14:30:24   1291s] (I)      Layer  3:     369016     60059         0           0      368630    ( 0.00%) 
[02/25 14:30:24   1291s] (I)      Layer  4:     184490      5875         0           0      184300    ( 0.00%) 
[02/25 14:30:24   1291s] (I)      Layer  5:     184315       551         0           0      184315    ( 0.00%) 
[02/25 14:30:24   1291s] (I)      Layer  6:     184490       241         0           0      184300    ( 0.00%) 
[02/25 14:30:24   1291s] (I)      Layer  7:      61374         0         0           0       61438    ( 0.00%) 
[02/25 14:30:24   1291s] (I)      Layer  8:      61370         0         0           0       61433    ( 0.00%) 
[02/25 14:30:24   1291s] (I)      Layer  9:      32038         0         0        4222       28033    (13.09%) 
[02/25 14:30:24   1291s] (I)      Layer 10:      30590         0         0        5225       25492    (17.01%) 
[02/25 14:30:24   1291s] (I)      Total:       1468539    156859         0        9446     1466540    ( 0.64%) 
[02/25 14:30:24   1291s] (I)      
[02/25 14:30:24   1291s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/25 14:30:24   1291s] [NR-eGR]                        OverCon            
[02/25 14:30:24   1291s] [NR-eGR]                         #Gcell     %Gcell
[02/25 14:30:24   1291s] [NR-eGR]        Layer             (1-0)    OverCon
[02/25 14:30:24   1291s] [NR-eGR] ----------------------------------------------
[02/25 14:30:24   1291s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/25 14:30:24   1291s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/25 14:30:24   1291s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/25 14:30:24   1291s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/25 14:30:24   1291s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/25 14:30:24   1291s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/25 14:30:24   1291s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/25 14:30:24   1291s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/25 14:30:24   1291s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/25 14:30:24   1291s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/25 14:30:24   1291s] [NR-eGR] ----------------------------------------------
[02/25 14:30:24   1291s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/25 14:30:24   1291s] [NR-eGR] 
[02/25 14:30:24   1291s] (I)      Finished Global Routing ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2231.13 MB )
[02/25 14:30:24   1291s] (I)      total 2D Cap : 1476260 = (650094 H, 826166 V)
[02/25 14:30:24   1291s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/25 14:30:24   1291s] (I)      ============= Track Assignment ============
[02/25 14:30:24   1291s] (I)      Started Track Assignment (1T) ( Curr Mem: 2231.13 MB )
[02/25 14:30:24   1291s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/25 14:30:24   1291s] (I)      Run Multi-thread track assignment
[02/25 14:30:24   1291s] (I)      Finished Track Assignment (1T) ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 2231.13 MB )
[02/25 14:30:24   1291s] (I)      Started Export ( Curr Mem: 2231.13 MB )
[02/25 14:30:24   1291s] [NR-eGR]                  Length (um)    Vias 
[02/25 14:30:24   1291s] [NR-eGR] -------------------------------------
[02/25 14:30:24   1291s] [NR-eGR]  metal1   (1H)            13   95231 
[02/25 14:30:24   1291s] [NR-eGR]  metal2   (2V)         81219  119427 
[02/25 14:30:24   1291s] [NR-eGR]  metal3   (3H)         82148    2250 
[02/25 14:30:24   1291s] [NR-eGR]  metal4   (4V)          6280     471 
[02/25 14:30:24   1291s] [NR-eGR]  metal5   (5H)           739      38 
[02/25 14:30:24   1291s] [NR-eGR]  metal6   (6V)           337       2 
[02/25 14:30:24   1291s] [NR-eGR]  metal7   (7H)             2       0 
[02/25 14:30:24   1291s] [NR-eGR]  metal8   (8V)             0       0 
[02/25 14:30:24   1291s] [NR-eGR]  metal9   (9H)             0       0 
[02/25 14:30:24   1291s] [NR-eGR]  metal10  (10V)            0       0 
[02/25 14:30:24   1291s] [NR-eGR] -------------------------------------
[02/25 14:30:24   1291s] [NR-eGR]           Total       170738  217419 
[02/25 14:30:24   1291s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:30:24   1291s] [NR-eGR] Total half perimeter of net bounding box: 150767um
[02/25 14:30:24   1291s] [NR-eGR] Total length: 170738um, number of vias: 217419
[02/25 14:30:24   1291s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:30:24   1291s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/25 14:30:24   1291s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:30:25   1292s] (I)      Finished Export ( CPU: 0.49 sec, Real: 0.49 sec, Curr Mem: 2221.61 MB )
[02/25 14:30:25   1292s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.33 sec, Real: 1.33 sec, Curr Mem: 2213.61 MB )
[02/25 14:30:25   1292s] (I)      ====================================== Runtime Summary =======================================
[02/25 14:30:25   1292s] (I)       Step                                         %        Start       Finish      Real       CPU 
[02/25 14:30:25   1292s] (I)      ----------------------------------------------------------------------------------------------
[02/25 14:30:25   1292s] (I)       Early Global Route kernel              100.00%  1631.75 sec  1633.08 sec  1.33 sec  1.33 sec 
[02/25 14:30:25   1292s] (I)       +-Import and model                      16.87%  1631.76 sec  1631.98 sec  0.22 sec  0.23 sec 
[02/25 14:30:25   1292s] (I)       | +-Create place DB                      8.69%  1631.76 sec  1631.88 sec  0.12 sec  0.12 sec 
[02/25 14:30:25   1292s] (I)       | | +-Import place data                  8.66%  1631.76 sec  1631.88 sec  0.12 sec  0.12 sec 
[02/25 14:30:25   1292s] (I)       | | | +-Read instances and placement     2.41%  1631.76 sec  1631.79 sec  0.03 sec  0.04 sec 
[02/25 14:30:25   1292s] (I)       | | | +-Read nets                        6.18%  1631.79 sec  1631.88 sec  0.08 sec  0.08 sec 
[02/25 14:30:25   1292s] (I)       | +-Create route DB                      6.65%  1631.88 sec  1631.97 sec  0.09 sec  0.09 sec 
[02/25 14:30:25   1292s] (I)       | | +-Import route data (1T)             6.59%  1631.88 sec  1631.97 sec  0.09 sec  0.09 sec 
[02/25 14:30:25   1292s] (I)       | | | +-Read blockages ( Layer 2-10 )    0.84%  1631.89 sec  1631.90 sec  0.01 sec  0.01 sec 
[02/25 14:30:25   1292s] (I)       | | | | +-Read routing blockages         0.00%  1631.89 sec  1631.89 sec  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)       | | | | +-Read instance blockages        0.56%  1631.89 sec  1631.90 sec  0.01 sec  0.01 sec 
[02/25 14:30:25   1292s] (I)       | | | | +-Read PG blockages              0.01%  1631.90 sec  1631.90 sec  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)       | | | | +-Read clock blockages           0.00%  1631.90 sec  1631.90 sec  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)       | | | | +-Read other blockages           0.00%  1631.90 sec  1631.90 sec  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)       | | | | +-Read halo blockages            0.05%  1631.90 sec  1631.90 sec  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)       | | | | +-Read boundary cut boxes        0.00%  1631.90 sec  1631.90 sec  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)       | | | +-Read blackboxes                  0.00%  1631.90 sec  1631.90 sec  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)       | | | +-Read prerouted                   1.04%  1631.90 sec  1631.91 sec  0.01 sec  0.02 sec 
[02/25 14:30:25   1292s] (I)       | | | +-Read unlegalized nets            0.43%  1631.91 sec  1631.92 sec  0.01 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)       | | | +-Read nets                        0.96%  1631.92 sec  1631.93 sec  0.01 sec  0.02 sec 
[02/25 14:30:25   1292s] (I)       | | | +-Set up via pillars               0.02%  1631.94 sec  1631.94 sec  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)       | | | +-Initialize 3D grid graph         0.17%  1631.94 sec  1631.94 sec  0.00 sec  0.01 sec 
[02/25 14:30:25   1292s] (I)       | | | +-Model blockage capacity          1.44%  1631.94 sec  1631.96 sec  0.02 sec  0.02 sec 
[02/25 14:30:25   1292s] (I)       | | | | +-Initialize 3D capacity         1.28%  1631.94 sec  1631.96 sec  0.02 sec  0.01 sec 
[02/25 14:30:25   1292s] (I)       | +-Read aux data                        0.00%  1631.97 sec  1631.97 sec  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)       | +-Others data preparation              0.17%  1631.97 sec  1631.97 sec  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)       | +-Create route kernel                  0.78%  1631.97 sec  1631.98 sec  0.01 sec  0.01 sec 
[02/25 14:30:25   1292s] (I)       +-Global Routing                        17.45%  1631.99 sec  1632.22 sec  0.23 sec  0.23 sec 
[02/25 14:30:25   1292s] (I)       | +-Initialization                       0.57%  1631.99 sec  1631.99 sec  0.01 sec  0.01 sec 
[02/25 14:30:25   1292s] (I)       | +-Net group 1                         15.77%  1631.99 sec  1632.20 sec  0.21 sec  0.21 sec 
[02/25 14:30:25   1292s] (I)       | | +-Generate topology                  1.28%  1631.99 sec  1632.01 sec  0.02 sec  0.01 sec 
[02/25 14:30:25   1292s] (I)       | | +-Phase 1a                           3.80%  1632.02 sec  1632.07 sec  0.05 sec  0.05 sec 
[02/25 14:30:25   1292s] (I)       | | | +-Pattern routing (1T)             2.90%  1632.02 sec  1632.06 sec  0.04 sec  0.04 sec 
[02/25 14:30:25   1292s] (I)       | | | +-Add via demand to 2D             0.77%  1632.06 sec  1632.07 sec  0.01 sec  0.01 sec 
[02/25 14:30:25   1292s] (I)       | | +-Phase 1b                           0.03%  1632.07 sec  1632.07 sec  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)       | | +-Phase 1c                           0.00%  1632.07 sec  1632.07 sec  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)       | | +-Phase 1d                           0.00%  1632.07 sec  1632.07 sec  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)       | | +-Phase 1e                           0.05%  1632.07 sec  1632.07 sec  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)       | | | +-Route legalization               0.00%  1632.07 sec  1632.07 sec  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)       | | +-Phase 1l                           9.78%  1632.07 sec  1632.20 sec  0.13 sec  0.13 sec 
[02/25 14:30:25   1292s] (I)       | | | +-Layer assignment (1T)            9.42%  1632.08 sec  1632.20 sec  0.13 sec  0.13 sec 
[02/25 14:30:25   1292s] (I)       | +-Clean cong LA                        0.00%  1632.20 sec  1632.20 sec  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)       +-Export 3D cong map                     0.90%  1632.22 sec  1632.23 sec  0.01 sec  0.01 sec 
[02/25 14:30:25   1292s] (I)       | +-Export 2D cong map                   0.08%  1632.23 sec  1632.23 sec  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)       +-Extract Global 3D Wires                0.39%  1632.27 sec  1632.28 sec  0.01 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)       +-Track Assignment (1T)                 22.23%  1632.28 sec  1632.57 sec  0.30 sec  0.30 sec 
[02/25 14:30:25   1292s] (I)       | +-Initialization                       0.17%  1632.28 sec  1632.28 sec  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)       | +-Track Assignment Kernel             21.54%  1632.28 sec  1632.57 sec  0.29 sec  0.29 sec 
[02/25 14:30:25   1292s] (I)       | +-Free Memory                          0.01%  1632.57 sec  1632.57 sec  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)       +-Export                                36.75%  1632.57 sec  1633.06 sec  0.49 sec  0.49 sec 
[02/25 14:30:25   1292s] (I)       | +-Export DB wires                     13.16%  1632.57 sec  1632.75 sec  0.17 sec  0.17 sec 
[02/25 14:30:25   1292s] (I)       | | +-Export all nets                   10.00%  1632.58 sec  1632.72 sec  0.13 sec  0.13 sec 
[02/25 14:30:25   1292s] (I)       | | +-Set wire vias                      2.40%  1632.72 sec  1632.75 sec  0.03 sec  0.03 sec 
[02/25 14:30:25   1292s] (I)       | +-Report wirelength                    3.85%  1632.75 sec  1632.80 sec  0.05 sec  0.05 sec 
[02/25 14:30:25   1292s] (I)       | +-Update net boxes                     5.84%  1632.80 sec  1632.88 sec  0.08 sec  0.08 sec 
[02/25 14:30:25   1292s] (I)       | +-Update timing                       13.77%  1632.88 sec  1633.06 sec  0.18 sec  0.19 sec 
[02/25 14:30:25   1292s] (I)       +-Postprocess design                     0.67%  1633.06 sec  1633.07 sec  0.01 sec  0.01 sec 
[02/25 14:30:25   1292s] (I)      ===================== Summary by functions =====================
[02/25 14:30:25   1292s] (I)       Lv  Step                                 %      Real       CPU 
[02/25 14:30:25   1292s] (I)      ----------------------------------------------------------------
[02/25 14:30:25   1292s] (I)        0  Early Global Route kernel      100.00%  1.33 sec  1.33 sec 
[02/25 14:30:25   1292s] (I)        1  Export                          36.75%  0.49 sec  0.49 sec 
[02/25 14:30:25   1292s] (I)        1  Track Assignment (1T)           22.23%  0.30 sec  0.30 sec 
[02/25 14:30:25   1292s] (I)        1  Global Routing                  17.45%  0.23 sec  0.23 sec 
[02/25 14:30:25   1292s] (I)        1  Import and model                16.87%  0.22 sec  0.23 sec 
[02/25 14:30:25   1292s] (I)        1  Export 3D cong map               0.90%  0.01 sec  0.01 sec 
[02/25 14:30:25   1292s] (I)        1  Postprocess design               0.67%  0.01 sec  0.01 sec 
[02/25 14:30:25   1292s] (I)        1  Extract Global 3D Wires          0.39%  0.01 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)        2  Track Assignment Kernel         21.54%  0.29 sec  0.29 sec 
[02/25 14:30:25   1292s] (I)        2  Net group 1                     15.77%  0.21 sec  0.21 sec 
[02/25 14:30:25   1292s] (I)        2  Update timing                   13.77%  0.18 sec  0.19 sec 
[02/25 14:30:25   1292s] (I)        2  Export DB wires                 13.16%  0.17 sec  0.17 sec 
[02/25 14:30:25   1292s] (I)        2  Create place DB                  8.69%  0.12 sec  0.12 sec 
[02/25 14:30:25   1292s] (I)        2  Create route DB                  6.65%  0.09 sec  0.09 sec 
[02/25 14:30:25   1292s] (I)        2  Update net boxes                 5.84%  0.08 sec  0.08 sec 
[02/25 14:30:25   1292s] (I)        2  Report wirelength                3.85%  0.05 sec  0.05 sec 
[02/25 14:30:25   1292s] (I)        2  Create route kernel              0.78%  0.01 sec  0.01 sec 
[02/25 14:30:25   1292s] (I)        2  Initialization                   0.73%  0.01 sec  0.01 sec 
[02/25 14:30:25   1292s] (I)        2  Others data preparation          0.17%  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)        2  Export 2D cong map               0.08%  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)        3  Export all nets                 10.00%  0.13 sec  0.13 sec 
[02/25 14:30:25   1292s] (I)        3  Phase 1l                         9.78%  0.13 sec  0.13 sec 
[02/25 14:30:25   1292s] (I)        3  Import place data                8.66%  0.12 sec  0.12 sec 
[02/25 14:30:25   1292s] (I)        3  Import route data (1T)           6.59%  0.09 sec  0.09 sec 
[02/25 14:30:25   1292s] (I)        3  Phase 1a                         3.80%  0.05 sec  0.05 sec 
[02/25 14:30:25   1292s] (I)        3  Set wire vias                    2.40%  0.03 sec  0.03 sec 
[02/25 14:30:25   1292s] (I)        3  Generate topology                1.28%  0.02 sec  0.01 sec 
[02/25 14:30:25   1292s] (I)        3  Phase 1e                         0.05%  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)        4  Layer assignment (1T)            9.42%  0.13 sec  0.13 sec 
[02/25 14:30:25   1292s] (I)        4  Read nets                        7.15%  0.09 sec  0.10 sec 
[02/25 14:30:25   1292s] (I)        4  Pattern routing (1T)             2.90%  0.04 sec  0.04 sec 
[02/25 14:30:25   1292s] (I)        4  Read instances and placement     2.41%  0.03 sec  0.04 sec 
[02/25 14:30:25   1292s] (I)        4  Model blockage capacity          1.44%  0.02 sec  0.02 sec 
[02/25 14:30:25   1292s] (I)        4  Read prerouted                   1.04%  0.01 sec  0.02 sec 
[02/25 14:30:25   1292s] (I)        4  Read blockages ( Layer 2-10 )    0.84%  0.01 sec  0.01 sec 
[02/25 14:30:25   1292s] (I)        4  Add via demand to 2D             0.77%  0.01 sec  0.01 sec 
[02/25 14:30:25   1292s] (I)        4  Read unlegalized nets            0.43%  0.01 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)        4  Initialize 3D grid graph         0.17%  0.00 sec  0.01 sec 
[02/25 14:30:25   1292s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)        5  Initialize 3D capacity           1.28%  0.02 sec  0.01 sec 
[02/25 14:30:25   1292s] (I)        5  Read instance blockages          0.56%  0.01 sec  0.01 sec 
[02/25 14:30:25   1292s] (I)        5  Read halo blockages              0.05%  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)        5  Read PG blockages                0.01%  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[02/25 14:30:25   1292s] Extraction called for design 'myPMul32_4' of instances=29765 and nets=34884 using extraction engine 'preRoute' .
[02/25 14:30:25   1292s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/25 14:30:25   1292s] Type 'man IMPEXT-3530' for more detail.
[02/25 14:30:25   1292s] PreRoute RC Extraction called for design myPMul32_4.
[02/25 14:30:25   1292s] RC Extraction called in multi-corner(1) mode.
[02/25 14:30:25   1292s] RCMode: PreRoute
[02/25 14:30:25   1292s]       RC Corner Indexes            0   
[02/25 14:30:25   1292s] Capacitance Scaling Factor   : 1.00000 
[02/25 14:30:25   1292s] Resistance Scaling Factor    : 1.00000 
[02/25 14:30:25   1292s] Clock Cap. Scaling Factor    : 1.00000 
[02/25 14:30:25   1292s] Clock Res. Scaling Factor    : 1.00000 
[02/25 14:30:25   1292s] Shrink Factor                : 1.00000
[02/25 14:30:25   1292s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/25 14:30:25   1292s] Using capacitance table file ...
[02/25 14:30:25   1292s] 
[02/25 14:30:25   1292s] Trim Metal Layers:
[02/25 14:30:25   1292s] LayerId::1 widthSet size::4
[02/25 14:30:25   1292s] LayerId::2 widthSet size::4
[02/25 14:30:25   1292s] LayerId::3 widthSet size::4
[02/25 14:30:25   1292s] LayerId::4 widthSet size::4
[02/25 14:30:25   1292s] LayerId::5 widthSet size::4
[02/25 14:30:25   1292s] LayerId::6 widthSet size::4
[02/25 14:30:25   1292s] LayerId::7 widthSet size::4
[02/25 14:30:25   1292s] LayerId::8 widthSet size::4
[02/25 14:30:25   1292s] LayerId::9 widthSet size::4
[02/25 14:30:25   1292s] LayerId::10 widthSet size::3
[02/25 14:30:25   1292s] Updating RC grid for preRoute extraction ...
[02/25 14:30:25   1292s] eee: pegSigSF::1.070000
[02/25 14:30:25   1292s] Initializing multi-corner capacitance tables ... 
[02/25 14:30:25   1292s] Initializing multi-corner resistance tables ...
[02/25 14:30:25   1292s] eee: l::1 avDens::0.095959 usedTrk::3838.379017 availTrk::40000.000000 sigTrk::3838.379017
[02/25 14:30:25   1292s] eee: l::2 avDens::0.167404 usedTrk::5976.340148 availTrk::35700.000000 sigTrk::5976.340148
[02/25 14:30:25   1292s] eee: l::3 avDens::0.165280 usedTrk::5950.089258 availTrk::36000.000000 sigTrk::5950.089258
[02/25 14:30:25   1292s] eee: l::4 avDens::0.034789 usedTrk::452.252572 availTrk::13000.000000 sigTrk::452.252572
[02/25 14:30:25   1292s] eee: l::5 avDens::0.011993 usedTrk::52.767500 availTrk::4400.000000 sigTrk::52.767500
[02/25 14:30:25   1292s] eee: l::6 avDens::0.015062 usedTrk::24.099643 availTrk::1600.000000 sigTrk::24.099643
[02/25 14:30:25   1292s] eee: l::7 avDens::0.004007 usedTrk::0.133571 availTrk::33.333333 sigTrk::0.133571
[02/25 14:30:25   1292s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:30:25   1292s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:30:25   1292s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:30:25   1292s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/25 14:30:25   1292s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.987999 uaWlH=0.026616 aWlH=0.011377 lMod=0 pMax=0.812800 pMod=83 wcR=0.500500 newSi=0.001800 wHLS=1.285347 siPrev=0 viaL=0.000000
[02/25 14:30:25   1292s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2199.613M)
[02/25 14:30:25   1292s] Compute RC Scale Done ...
[02/25 14:30:25   1292s] OPERPROF: Starting HotSpotCal at level 1, MEM:2218.7M, EPOCH TIME: 1677364225.985901
[02/25 14:30:25   1292s] [hotspot] +------------+---------------+---------------+
[02/25 14:30:25   1292s] [hotspot] |            |   max hotspot | total hotspot |
[02/25 14:30:25   1292s] [hotspot] +------------+---------------+---------------+
[02/25 14:30:25   1292s] [hotspot] | normalized |          0.00 |          0.00 |
[02/25 14:30:25   1292s] [hotspot] +------------+---------------+---------------+
[02/25 14:30:25   1292s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/25 14:30:25   1292s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/25 14:30:25   1292s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.006, MEM:2218.7M, EPOCH TIME: 1677364225.991937
[02/25 14:30:25   1292s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[02/25 14:30:25   1292s] Begin: GigaOpt Route Type Constraints Refinement
[02/25 14:30:25   1292s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:21:32.9/0:56:08.0 (0.4), mem = 2218.7M
[02/25 14:30:25   1292s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9687.15
[02/25 14:30:25   1292s] ### Creating RouteCongInterface, started
[02/25 14:30:26   1293s] 
[02/25 14:30:26   1293s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[02/25 14:30:26   1293s] 
[02/25 14:30:26   1293s] #optDebug: {0, 1.000}
[02/25 14:30:26   1293s] ### Creating RouteCongInterface, finished
[02/25 14:30:26   1293s] Updated routing constraints on 0 nets.
[02/25 14:30:26   1293s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9687.15
[02/25 14:30:26   1293s] Bottom Preferred Layer:
[02/25 14:30:26   1293s] +---------------+------------+------------+----------+
[02/25 14:30:26   1293s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[02/25 14:30:26   1293s] +---------------+------------+------------+----------+
[02/25 14:30:26   1293s] | metal3 (z=3)  |          0 |         12 | default  |
[02/25 14:30:26   1293s] | metal4 (z=4)  |         16 |          0 | default  |
[02/25 14:30:26   1293s] +---------------+------------+------------+----------+
[02/25 14:30:26   1293s] Via Pillar Rule:
[02/25 14:30:26   1293s]     None
[02/25 14:30:26   1293s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:21:33.1/0:56:08.2 (0.4), mem = 2218.7M
[02/25 14:30:26   1293s] 
[02/25 14:30:26   1293s] =============================================================================================
[02/25 14:30:26   1293s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.15-s110_1
[02/25 14:30:26   1293s] =============================================================================================
[02/25 14:30:26   1293s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:30:26   1293s] ---------------------------------------------------------------------------------------------
[02/25 14:30:26   1293s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  81.4 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:30:26   1293s] [ MISC                   ]          0:00:00.0  (  18.6 % )     0:00:00.0 /  0:00:00.0    1.1
[02/25 14:30:26   1293s] ---------------------------------------------------------------------------------------------
[02/25 14:30:26   1293s]  CongRefineRouteType #2 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/25 14:30:26   1293s] ---------------------------------------------------------------------------------------------
[02/25 14:30:26   1293s] 
[02/25 14:30:26   1293s] End: GigaOpt Route Type Constraints Refinement
[02/25 14:30:26   1293s] skip EGR on cluster skew clock nets.
[02/25 14:30:26   1293s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/25 14:30:26   1293s] #################################################################################
[02/25 14:30:26   1293s] # Design Stage: PreRoute
[02/25 14:30:26   1293s] # Design Name: myPMul32_4
[02/25 14:30:26   1293s] # Design Mode: 90nm
[02/25 14:30:26   1293s] # Analysis Mode: MMMC Non-OCV 
[02/25 14:30:26   1293s] # Parasitics Mode: No SPEF/RCDB 
[02/25 14:30:26   1293s] # Signoff Settings: SI Off 
[02/25 14:30:26   1293s] #################################################################################
[02/25 14:30:27   1294s] Calculate delays in Single mode...
[02/25 14:30:27   1294s] Topological Sorting (REAL = 0:00:00.0, MEM = 2216.7M, InitMEM = 2216.7M)
[02/25 14:30:27   1294s] Start delay calculation (fullDC) (1 T). (MEM=2216.69)
[02/25 14:30:27   1294s] End AAE Lib Interpolated Model. (MEM=2228.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/25 14:30:34   1301s] Total number of fetched objects 35008
[02/25 14:30:35   1301s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[02/25 14:30:35   1301s] End delay calculation. (MEM=2266.36 CPU=0:00:06.4 REAL=0:00:07.0)
[02/25 14:30:35   1301s] End delay calculation (fullDC). (MEM=2266.36 CPU=0:00:07.5 REAL=0:00:08.0)
[02/25 14:30:35   1301s] *** CDM Built up (cpu=0:00:08.8  real=0:00:09.0  mem= 2266.4M) ***
[02/25 14:30:35   1302s] Begin: GigaOpt postEco DRV Optimization
[02/25 14:30:35   1302s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[02/25 14:30:35   1302s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:21:42.6/0:56:17.6 (0.4), mem = 2266.4M
[02/25 14:30:35   1302s] Info: 12 nets with fixed/cover wires excluded.
[02/25 14:30:35   1302s] Info: 12 clock nets excluded from IPO operation.
[02/25 14:30:35   1302s] Processing average sequential pin duty cycle 
[02/25 14:30:35   1302s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9687.16
[02/25 14:30:35   1302s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/25 14:30:35   1302s] ### Creating PhyDesignMc. totSessionCpu=0:21:43 mem=2266.4M
[02/25 14:30:35   1302s] OPERPROF: Starting DPlace-Init at level 1, MEM:2266.4M, EPOCH TIME: 1677364235.684855
[02/25 14:30:35   1302s] Processing tracks to init pin-track alignment.
[02/25 14:30:35   1302s] z: 2, totalTracks: 1
[02/25 14:30:35   1302s] z: 4, totalTracks: 1
[02/25 14:30:35   1302s] z: 6, totalTracks: 1
[02/25 14:30:35   1302s] z: 8, totalTracks: 1
[02/25 14:30:35   1302s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:30:35   1302s] All LLGs are deleted
[02/25 14:30:35   1302s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:30:35   1302s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:30:35   1302s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2266.4M, EPOCH TIME: 1677364235.701570
[02/25 14:30:35   1302s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:2266.4M, EPOCH TIME: 1677364235.701818
[02/25 14:30:35   1302s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2266.4M, EPOCH TIME: 1677364235.711654
[02/25 14:30:35   1302s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:30:35   1302s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:30:35   1302s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2266.4M, EPOCH TIME: 1677364235.713026
[02/25 14:30:35   1302s] Max number of tech site patterns supported in site array is 256.
[02/25 14:30:35   1302s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:30:35   1302s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2266.4M, EPOCH TIME: 1677364235.719079
[02/25 14:30:35   1302s] After signature check, allow fast init is true, keep pre-filter is true.
[02/25 14:30:35   1302s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/25 14:30:35   1302s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.003, MEM:2266.4M, EPOCH TIME: 1677364235.722273
[02/25 14:30:35   1302s] Fast DP-INIT is on for default
[02/25 14:30:35   1302s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/25 14:30:35   1302s] Atter site array init, number of instance map data is 0.
[02/25 14:30:35   1302s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.016, MEM:2266.4M, EPOCH TIME: 1677364235.729385
[02/25 14:30:35   1302s] 
[02/25 14:30:35   1302s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:30:35   1302s] 
[02/25 14:30:35   1302s]  Skipping Bad Lib Cell Checking (CMU) !
[02/25 14:30:35   1302s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:2266.4M, EPOCH TIME: 1677364235.737652
[02/25 14:30:35   1302s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2266.4M, EPOCH TIME: 1677364235.737832
[02/25 14:30:35   1302s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2266.4M, EPOCH TIME: 1677364235.737994
[02/25 14:30:35   1302s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2266.4MB).
[02/25 14:30:35   1302s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:2266.4M, EPOCH TIME: 1677364235.745161
[02/25 14:30:35   1302s] TotalInstCnt at PhyDesignMc Initialization: 29765
[02/25 14:30:35   1302s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:43 mem=2266.4M
[02/25 14:30:35   1302s] ### Creating RouteCongInterface, started
[02/25 14:30:36   1303s] 
[02/25 14:30:36   1303s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[02/25 14:30:36   1303s] 
[02/25 14:30:36   1303s] #optDebug: {0, 1.000}
[02/25 14:30:36   1303s] ### Creating RouteCongInterface, finished
[02/25 14:30:36   1303s] {MG  {4 0 1 0.0294529}  {7 0 1.4 0.143932}  {9 0 5.8 0.574576} }
[02/25 14:30:36   1303s] ### Creating LA Mngr. totSessionCpu=0:21:43 mem=2266.4M
[02/25 14:30:36   1303s] ### Creating LA Mngr, finished. totSessionCpu=0:21:43 mem=2266.4M
[02/25 14:30:36   1303s] [GPS-DRV] Optimizer parameters ============================= 
[02/25 14:30:36   1303s] [GPS-DRV] maxDensity (design): 0.95
[02/25 14:30:36   1303s] [GPS-DRV] maxLocalDensity: 0.98
[02/25 14:30:36   1303s] [GPS-DRV] All active and enabled setup views
[02/25 14:30:36   1303s] [GPS-DRV]     VView1
[02/25 14:30:36   1303s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/25 14:30:36   1303s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/25 14:30:36   1303s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/25 14:30:36   1303s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[02/25 14:30:36   1303s] [GPS-DRV] timing-driven DRV settings
[02/25 14:30:36   1303s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[02/25 14:30:36   1303s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2300.7M, EPOCH TIME: 1677364236.847994
[02/25 14:30:36   1303s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2300.7M, EPOCH TIME: 1677364236.848591
[02/25 14:30:37   1304s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/25 14:30:37   1304s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/25 14:30:37   1304s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/25 14:30:37   1304s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/25 14:30:37   1304s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/25 14:30:37   1304s] Info: violation cost 1.130979 (cap = 1.130979, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/25 14:30:37   1304s] |     0|     0|     0.00|    65|    65|    -0.01|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 64.52%|          |         |
[02/25 14:30:41   1308s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/25 14:30:42   1309s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       1|       0|      32| 64.53%| 0:00:04.0|  2373.9M|
[02/25 14:30:42   1309s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/25 14:30:42   1309s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 64.53%| 0:00:00.0|  2373.9M|
[02/25 14:30:42   1309s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/25 14:30:42   1309s] Bottom Preferred Layer:
[02/25 14:30:42   1309s] +---------------+------------+------------+----------+
[02/25 14:30:42   1309s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[02/25 14:30:42   1309s] +---------------+------------+------------+----------+
[02/25 14:30:42   1309s] | metal3 (z=3)  |          0 |         12 | default  |
[02/25 14:30:42   1309s] | metal4 (z=4)  |         48 |          0 | default  |
[02/25 14:30:42   1309s] +---------------+------------+------------+----------+
[02/25 14:30:42   1309s] Via Pillar Rule:
[02/25 14:30:42   1309s]     None
[02/25 14:30:42   1309s] 
[02/25 14:30:42   1309s] *** Finish DRV Fixing (cpu=0:00:05.2 real=0:00:06.0 mem=2373.9M) ***
[02/25 14:30:42   1309s] 
[02/25 14:30:42   1309s] Total-nets :: 34774, Stn-nets :: 0, ratio :: 0 %, Total-len 170738, Stn-len 0
[02/25 14:30:42   1309s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2354.9M, EPOCH TIME: 1677364242.077127
[02/25 14:30:42   1309s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29766).
[02/25 14:30:42   1309s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:30:42   1309s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:30:42   1309s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:30:42   1309s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.096, MEM:2248.9M, EPOCH TIME: 1677364242.173030
[02/25 14:30:42   1309s] TotalInstCnt at PhyDesignMc Destruction: 29766
[02/25 14:30:42   1309s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9687.16
[02/25 14:30:42   1309s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:06.6/0:00:06.6 (1.0), totSession cpu/real = 0:21:49.2/0:56:24.2 (0.4), mem = 2248.9M
[02/25 14:30:42   1309s] 
[02/25 14:30:42   1309s] =============================================================================================
[02/25 14:30:42   1309s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.15-s110_1
[02/25 14:30:42   1309s] =============================================================================================
[02/25 14:30:42   1309s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:30:42   1309s] ---------------------------------------------------------------------------------------------
[02/25 14:30:42   1309s] [ SlackTraversorInit     ]      1   0:00:00.6  (   8.5 % )     0:00:00.6 /  0:00:00.6    1.0
[02/25 14:30:42   1309s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:30:42   1309s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   4.2 % )     0:00:00.3 /  0:00:00.3    1.2
[02/25 14:30:42   1309s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:30:42   1309s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:30:42   1309s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:30:42   1309s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:04.6 /  0:00:04.6    1.0
[02/25 14:30:42   1309s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:04.2 /  0:00:04.2    1.0
[02/25 14:30:42   1309s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:30:42   1309s] [ OptEval                ]      1   0:00:02.7  (  40.6 % )     0:00:02.7 /  0:00:02.7    1.0
[02/25 14:30:42   1309s] [ OptCommit              ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    0.9
[02/25 14:30:42   1309s] [ PostCommitDelayUpdate  ]      1   0:00:00.1  (   0.8 % )     0:00:01.0 /  0:00:01.0    1.0
[02/25 14:30:42   1309s] [ IncrDelayCalc          ]     37   0:00:00.9  (  14.3 % )     0:00:00.9 /  0:00:01.0    1.0
[02/25 14:30:42   1309s] [ DrvFindVioNets         ]      3   0:00:00.3  (   4.3 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:30:42   1309s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:30:42   1309s] [ IncrTimingUpdate       ]      1   0:00:00.4  (   5.5 % )     0:00:00.4 /  0:00:00.4    1.0
[02/25 14:30:42   1309s] [ MISC                   ]          0:00:01.0  (  14.7 % )     0:00:01.0 /  0:00:01.0    1.0
[02/25 14:30:42   1309s] ---------------------------------------------------------------------------------------------
[02/25 14:30:42   1309s]  DrvOpt #2 TOTAL                    0:00:06.6  ( 100.0 % )     0:00:06.6 /  0:00:06.6    1.0
[02/25 14:30:42   1309s] ---------------------------------------------------------------------------------------------
[02/25 14:30:42   1309s] 
[02/25 14:30:42   1309s] End: GigaOpt postEco DRV Optimization
[02/25 14:30:42   1309s] **INFO: Flow update: Design timing is met.
[02/25 14:30:42   1309s] Running refinePlace -preserveRouting true -hardFence false
[02/25 14:30:42   1309s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2248.9M, EPOCH TIME: 1677364242.177444
[02/25 14:30:42   1309s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2248.9M, EPOCH TIME: 1677364242.177636
[02/25 14:30:42   1309s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2248.9M, EPOCH TIME: 1677364242.177925
[02/25 14:30:42   1309s] Processing tracks to init pin-track alignment.
[02/25 14:30:42   1309s] z: 2, totalTracks: 1
[02/25 14:30:42   1309s] z: 4, totalTracks: 1
[02/25 14:30:42   1309s] z: 6, totalTracks: 1
[02/25 14:30:42   1309s] z: 8, totalTracks: 1
[02/25 14:30:42   1309s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:30:42   1309s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2248.9M, EPOCH TIME: 1677364242.204869
[02/25 14:30:42   1309s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:30:42   1309s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:30:42   1309s] 
[02/25 14:30:42   1309s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:30:42   1309s] 
[02/25 14:30:42   1309s]  Skipping Bad Lib Cell Checking (CMU) !
[02/25 14:30:42   1309s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.017, MEM:2248.9M, EPOCH TIME: 1677364242.221681
[02/25 14:30:42   1309s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2248.9M, EPOCH TIME: 1677364242.221880
[02/25 14:30:42   1309s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2248.9M, EPOCH TIME: 1677364242.222045
[02/25 14:30:42   1309s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2248.9MB).
[02/25 14:30:42   1309s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.050, MEM:2248.9M, EPOCH TIME: 1677364242.227714
[02/25 14:30:42   1309s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.050, MEM:2248.9M, EPOCH TIME: 1677364242.227867
[02/25 14:30:42   1309s] TDRefine: refinePlace mode is spiral
[02/25 14:30:42   1309s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9687.14
[02/25 14:30:42   1309s] OPERPROF:   Starting RefinePlace at level 2, MEM:2248.9M, EPOCH TIME: 1677364242.228050
[02/25 14:30:42   1309s] *** Starting refinePlace (0:21:49 mem=2248.9M) ***
[02/25 14:30:42   1309s] Total net bbox length = 1.508e+05 (7.683e+04 7.394e+04) (ext = 4.620e+03)
[02/25 14:30:42   1309s] 
[02/25 14:30:42   1309s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:30:42   1309s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:30:42   1309s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:30:42   1309s] 
[02/25 14:30:42   1309s] Starting Small incrNP...
[02/25 14:30:42   1309s] User Input Parameters:
[02/25 14:30:42   1309s] - Congestion Driven    : Off
[02/25 14:30:42   1309s] - Timing Driven        : Off
[02/25 14:30:42   1309s] - Area-Violation Based : Off
[02/25 14:30:42   1309s] - Start Rollback Level : -5
[02/25 14:30:42   1309s] - Legalized            : On
[02/25 14:30:42   1309s] - Window Based         : Off
[02/25 14:30:42   1309s] - eDen incr mode       : Off
[02/25 14:30:42   1309s] - Small incr mode      : On
[02/25 14:30:42   1309s] 
[02/25 14:30:42   1309s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2248.9M, EPOCH TIME: 1677364242.277978
[02/25 14:30:42   1309s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2248.9M, EPOCH TIME: 1677364242.284387
[02/25 14:30:42   1309s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.010, REAL:0.008, MEM:2248.9M, EPOCH TIME: 1677364242.292846
[02/25 14:30:42   1309s] default core: bins with density > 0.750 = 53.46 % ( 193 / 361 )
[02/25 14:30:42   1309s] Density distribution unevenness ratio = 19.997%
[02/25 14:30:42   1309s] Density distribution unevenness ratio (U70) = 14.048%
[02/25 14:30:42   1309s] Density distribution unevenness ratio (U80) = 5.276%
[02/25 14:30:42   1309s] Density distribution unevenness ratio (U90) = 0.290%
[02/25 14:30:42   1309s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.020, REAL:0.015, MEM:2248.9M, EPOCH TIME: 1677364242.293096
[02/25 14:30:42   1309s] cost 0.950000, thresh 1.000000
[02/25 14:30:42   1309s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2248.9M)
[02/25 14:30:42   1309s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[02/25 14:30:42   1309s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2248.9M, EPOCH TIME: 1677364242.294578
[02/25 14:30:42   1309s] Starting refinePlace ...
[02/25 14:30:42   1309s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:30:42   1309s] One DDP V2 for no tweak run.
[02/25 14:30:42   1309s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:30:42   1309s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2250.9M, EPOCH TIME: 1677364242.375269
[02/25 14:30:42   1309s] DDP initSite1 nrRow 184 nrJob 184
[02/25 14:30:42   1309s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2250.9M, EPOCH TIME: 1677364242.375476
[02/25 14:30:42   1309s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2250.9M, EPOCH TIME: 1677364242.375968
[02/25 14:30:42   1309s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2250.9M, EPOCH TIME: 1677364242.376126
[02/25 14:30:42   1309s] DDP markSite nrRow 184 nrJob 184
[02/25 14:30:42   1309s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.001, MEM:2250.9M, EPOCH TIME: 1677364242.376957
[02/25 14:30:42   1309s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.002, MEM:2250.9M, EPOCH TIME: 1677364242.377111
[02/25 14:30:42   1309s]   Spread Effort: high, pre-route mode, useDDP on.
[02/25 14:30:42   1309s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2255.0MB) @(0:21:49 - 0:21:49).
[02/25 14:30:42   1309s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/25 14:30:42   1309s] wireLenOptFixPriorityInst 384 inst fixed
[02/25 14:30:42   1309s] 
[02/25 14:30:42   1309s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[02/25 14:30:43   1310s] Move report: legalization moves 25 insts, mean move: 1.37 um, max move: 2.92 um spiral
[02/25 14:30:43   1310s] 	Max move on inst (FE_RC_17468_0): (113.53, 48.44) --> (115.05, 49.84)
[02/25 14:30:43   1310s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:01.0)
[02/25 14:30:43   1310s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/25 14:30:43   1310s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2255.0MB) @(0:21:49 - 0:21:50).
[02/25 14:30:43   1310s] Move report: Detail placement moves 25 insts, mean move: 1.37 um, max move: 2.92 um 
[02/25 14:30:43   1310s] 	Max move on inst (FE_RC_17468_0): (113.53, 48.44) --> (115.05, 49.84)
[02/25 14:30:43   1310s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2255.0MB
[02/25 14:30:43   1310s] Statistics of distance of Instance movement in refine placement:
[02/25 14:30:43   1310s]   maximum (X+Y) =         2.92 um
[02/25 14:30:43   1310s]   inst (FE_RC_17468_0) with max move: (113.53, 48.44) -> (115.05, 49.84)
[02/25 14:30:43   1310s]   mean    (X+Y) =         1.37 um
[02/25 14:30:43   1310s] Summary Report:
[02/25 14:30:43   1310s] Instances move: 25 (out of 29755 movable)
[02/25 14:30:43   1310s] Instances flipped: 0
[02/25 14:30:43   1310s] Mean displacement: 1.37 um
[02/25 14:30:43   1310s] Max displacement: 2.92 um (Instance: FE_RC_17468_0) (113.53, 48.44) -> (115.05, 49.84)
[02/25 14:30:43   1310s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[02/25 14:30:43   1310s] Total instances moved : 25
[02/25 14:30:43   1310s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.750, REAL:0.754, MEM:2255.0M, EPOCH TIME: 1677364243.048923
[02/25 14:30:43   1310s] Total net bbox length = 1.508e+05 (7.684e+04 7.395e+04) (ext = 4.620e+03)
[02/25 14:30:43   1310s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2255.0MB
[02/25 14:30:43   1310s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=2255.0MB) @(0:21:49 - 0:21:50).
[02/25 14:30:43   1310s] *** Finished refinePlace (0:21:50 mem=2255.0M) ***
[02/25 14:30:43   1310s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9687.14
[02/25 14:30:43   1310s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.840, REAL:0.833, MEM:2255.0M, EPOCH TIME: 1677364243.060763
[02/25 14:30:43   1310s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2255.0M, EPOCH TIME: 1677364243.060922
[02/25 14:30:43   1310s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29766).
[02/25 14:30:43   1310s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:30:43   1310s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:30:43   1310s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:30:43   1310s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.090, REAL:0.094, MEM:2249.0M, EPOCH TIME: 1677364243.154990
[02/25 14:30:43   1310s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.980, REAL:0.978, MEM:2249.0M, EPOCH TIME: 1677364243.155210
[02/25 14:30:43   1310s] **INFO: Flow update: Design timing is met.
[02/25 14:30:43   1310s] **INFO: Flow update: Design timing is met.
[02/25 14:30:43   1310s] **INFO: Flow update: Design timing is met.
[02/25 14:30:43   1310s] #optDebug: fT-D <X 1 0 0 0>
[02/25 14:30:43   1310s] Register exp ratio and priority group on 48 nets on 34881 nets : 
[02/25 14:30:43   1310s] z=4 : 48 nets
[02/25 14:30:43   1310s] 
[02/25 14:30:43   1310s] Active setup views:
[02/25 14:30:43   1310s]  VView1
[02/25 14:30:43   1310s]   Dominating endpoints: 0
[02/25 14:30:43   1310s]   Dominating TNS: -0.000
[02/25 14:30:43   1310s] 
[02/25 14:30:43   1310s] Extraction called for design 'myPMul32_4' of instances=29766 and nets=34885 using extraction engine 'preRoute' .
[02/25 14:30:43   1310s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/25 14:30:43   1310s] Type 'man IMPEXT-3530' for more detail.
[02/25 14:30:43   1310s] PreRoute RC Extraction called for design myPMul32_4.
[02/25 14:30:43   1310s] RC Extraction called in multi-corner(1) mode.
[02/25 14:30:43   1310s] RCMode: PreRoute
[02/25 14:30:43   1310s]       RC Corner Indexes            0   
[02/25 14:30:43   1310s] Capacitance Scaling Factor   : 1.00000 
[02/25 14:30:43   1310s] Resistance Scaling Factor    : 1.00000 
[02/25 14:30:43   1310s] Clock Cap. Scaling Factor    : 1.00000 
[02/25 14:30:43   1310s] Clock Res. Scaling Factor    : 1.00000 
[02/25 14:30:43   1310s] Shrink Factor                : 1.00000
[02/25 14:30:43   1310s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/25 14:30:43   1310s] Using capacitance table file ...
[02/25 14:30:43   1310s] 
[02/25 14:30:43   1310s] Trim Metal Layers:
[02/25 14:30:43   1310s] LayerId::1 widthSet size::4
[02/25 14:30:43   1310s] LayerId::2 widthSet size::4
[02/25 14:30:43   1310s] LayerId::3 widthSet size::4
[02/25 14:30:43   1310s] LayerId::4 widthSet size::4
[02/25 14:30:43   1310s] LayerId::5 widthSet size::4
[02/25 14:30:43   1310s] LayerId::6 widthSet size::4
[02/25 14:30:43   1310s] LayerId::7 widthSet size::4
[02/25 14:30:43   1310s] LayerId::8 widthSet size::4
[02/25 14:30:43   1310s] LayerId::9 widthSet size::4
[02/25 14:30:43   1310s] LayerId::10 widthSet size::3
[02/25 14:30:43   1310s] Updating RC grid for preRoute extraction ...
[02/25 14:30:43   1310s] eee: pegSigSF::1.070000
[02/25 14:30:43   1310s] Initializing multi-corner capacitance tables ... 
[02/25 14:30:43   1310s] Initializing multi-corner resistance tables ...
[02/25 14:30:43   1310s] eee: l::1 avDens::0.095959 usedTrk::3838.379017 availTrk::40000.000000 sigTrk::3838.379017
[02/25 14:30:43   1310s] eee: l::2 avDens::0.163653 usedTrk::5842.404422 availTrk::35700.000000 sigTrk::5842.404422
[02/25 14:30:43   1310s] eee: l::3 avDens::0.157859 usedTrk::5682.918907 availTrk::36000.000000 sigTrk::5682.918907
[02/25 14:30:43   1310s] eee: l::4 avDens::0.043156 usedTrk::582.601501 availTrk::13500.000000 sigTrk::582.601501
[02/25 14:30:43   1310s] eee: l::5 avDens::0.034973 usedTrk::323.499286 availTrk::9250.000000 sigTrk::323.499286
[02/25 14:30:43   1310s] eee: l::6 avDens::0.015062 usedTrk::24.099643 availTrk::1600.000000 sigTrk::24.099643
[02/25 14:30:43   1310s] eee: l::7 avDens::0.004007 usedTrk::0.133571 availTrk::33.333333 sigTrk::0.133571
[02/25 14:30:43   1310s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:30:43   1310s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:30:43   1310s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:30:43   1310s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/25 14:30:43   1310s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.953584 uaWlH=0.025542 aWlH=0.045792 lMod=0 pMax=0.812700 pMod=83 wcR=0.500500 newSi=0.002700 wHLS=1.388490 siPrev=0 viaL=0.000000
[02/25 14:30:43   1310s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2235.645M)
[02/25 14:30:43   1310s] Starting delay calculation for Setup views
[02/25 14:30:44   1311s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/25 14:30:44   1311s] #################################################################################
[02/25 14:30:44   1311s] # Design Stage: PreRoute
[02/25 14:30:44   1311s] # Design Name: myPMul32_4
[02/25 14:30:44   1311s] # Design Mode: 90nm
[02/25 14:30:44   1311s] # Analysis Mode: MMMC Non-OCV 
[02/25 14:30:44   1311s] # Parasitics Mode: No SPEF/RCDB 
[02/25 14:30:44   1311s] # Signoff Settings: SI Off 
[02/25 14:30:44   1311s] #################################################################################
[02/25 14:30:45   1312s] Calculate delays in Single mode...
[02/25 14:30:45   1312s] Topological Sorting (REAL = 0:00:00.0, MEM = 2237.7M, InitMEM = 2237.7M)
[02/25 14:30:45   1312s] Start delay calculation (fullDC) (1 T). (MEM=2237.66)
[02/25 14:30:45   1312s] End AAE Lib Interpolated Model. (MEM=2249.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/25 14:30:52   1319s] Total number of fetched objects 35009
[02/25 14:30:52   1319s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/25 14:30:52   1319s] End delay calculation. (MEM=2265.6 CPU=0:00:06.4 REAL=0:00:06.0)
[02/25 14:30:52   1319s] End delay calculation (fullDC). (MEM=2265.6 CPU=0:00:07.5 REAL=0:00:07.0)
[02/25 14:30:52   1319s] *** CDM Built up (cpu=0:00:08.8  real=0:00:08.0  mem= 2265.6M) ***
[02/25 14:30:53   1320s] *** Done Building Timing Graph (cpu=0:00:09.5 real=0:00:10.0 totSessionCpu=0:22:00 mem=2265.6M)
[02/25 14:30:53   1320s] Reported timing to dir ./timingReports
[02/25 14:30:53   1320s] **optDesign ... cpu = 0:02:25, real = 0:02:24, mem = 1875.2M, totSessionCpu=0:22:01 **
[02/25 14:30:53   1320s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2218.6M, EPOCH TIME: 1677364253.512972
[02/25 14:30:53   1320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:30:53   1320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:30:53   1320s] 
[02/25 14:30:53   1320s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:30:53   1320s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:2218.6M, EPOCH TIME: 1677364253.529468
[02/25 14:30:53   1320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:30:53   1320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:30:58   1322s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.007  |  0.007  |  6.356  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   384   |   256   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2234.0M, EPOCH TIME: 1677364258.136307
[02/25 14:30:58   1322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:30:58   1322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:30:58   1322s] 
[02/25 14:30:58   1322s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:30:58   1322s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.018, MEM:2234.0M, EPOCH TIME: 1677364258.153862
[02/25 14:30:58   1322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:30:58   1322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:30:58   1322s] Density: 64.529%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2234.0M, EPOCH TIME: 1677364258.192804
[02/25 14:30:58   1322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:30:58   1322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:30:58   1322s] 
[02/25 14:30:58   1322s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:30:58   1322s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:2234.0M, EPOCH TIME: 1677364258.208854
[02/25 14:30:58   1322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:30:58   1322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:30:58   1322s] **optDesign ... cpu = 0:02:27, real = 0:02:29, mem = 1876.2M, totSessionCpu=0:22:03 **
[02/25 14:30:58   1322s] *** Finished optDesign ***
[02/25 14:30:58   1322s] 
[02/25 14:30:58   1322s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:42 real=  0:02:44)
[02/25 14:30:58   1322s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:30.3 real=0:00:30.2)
[02/25 14:30:58   1322s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:08.6 real=0:00:08.6)
[02/25 14:30:58   1322s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:10.2 real=0:00:10.2)
[02/25 14:30:58   1322s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:17.1 real=0:00:17.0)
[02/25 14:30:58   1322s] Deleting Lib Analyzer.
[02/25 14:30:58   1322s] Info: Destroy the CCOpt slew target map.
[02/25 14:30:58   1322s] clean pInstBBox. size 0
[02/25 14:30:58   1322s] 
[02/25 14:30:58   1322s] TimeStamp Deleting Cell Server Begin ...
[02/25 14:30:58   1322s] 
[02/25 14:30:58   1322s] TimeStamp Deleting Cell Server End ...
[02/25 14:30:58   1322s] Set place::cacheFPlanSiteMark to 0
[02/25 14:30:58   1322s] All LLGs are deleted
[02/25 14:30:58   1322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:30:58   1322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:30:58   1322s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2234.0M, EPOCH TIME: 1677364258.306876
[02/25 14:30:58   1322s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2234.0M, EPOCH TIME: 1677364258.307114
[02/25 14:30:58   1322s] Info: pop threads available for lower-level modules during optimization.
[02/25 14:30:58   1322s] 
[02/25 14:30:58   1322s] *** Summary of all messages that are not suppressed in this session:
[02/25 14:30:58   1322s] Severity  ID               Count  Summary                                  
[02/25 14:30:58   1322s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[02/25 14:30:58   1322s] WARNING   IMPSP-105           18  'setPlaceMode -maxRouteLayer' will becom...
[02/25 14:30:58   1322s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[02/25 14:30:58   1322s] WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
[02/25 14:30:58   1322s] WARNING   IMPCCOPT-1261       34  The skew target of %s for %s in %sdelay ...
[02/25 14:30:58   1322s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[02/25 14:30:58   1322s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[02/25 14:30:58   1322s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[02/25 14:30:58   1322s] *** Message Summary: 63 warning(s), 0 error(s)
[02/25 14:30:58   1322s] 
[02/25 14:30:58   1322s] *** ccopt_design #1 [finish] : cpu/real = 0:02:51.0/0:02:54.4 (1.0), totSession cpu/real = 0:22:03.0/0:56:40.4 (0.4), mem = 2234.0M
[02/25 14:30:58   1322s] 
[02/25 14:30:58   1322s] =============================================================================================
[02/25 14:30:58   1322s]  Final TAT Report : ccopt_design #1                                             21.15-s110_1
[02/25 14:30:58   1322s] =============================================================================================
[02/25 14:30:58   1322s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:30:58   1322s] ---------------------------------------------------------------------------------------------
[02/25 14:30:58   1322s] [ InitOpt                ]      1   0:00:03.0  (   1.7 % )     0:00:12.4 /  0:00:12.4    1.0
[02/25 14:30:58   1322s] [ WnsOpt                 ]      1   0:00:08.0  (   4.6 % )     0:00:10.1 /  0:00:10.1    1.0
[02/25 14:30:58   1322s] [ GlobalOpt              ]      1   0:00:30.1  (  17.3 % )     0:00:30.1 /  0:00:30.2    1.0
[02/25 14:30:58   1322s] [ DrvOpt                 ]      2   0:00:07.9  (   4.5 % )     0:00:07.9 /  0:00:07.9    1.0
[02/25 14:30:58   1322s] [ AreaOpt                ]      1   0:00:06.5  (   3.8 % )     0:00:08.0 /  0:00:08.0    1.0
[02/25 14:30:58   1322s] [ ViewPruning            ]      8   0:00:00.2  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:30:58   1322s] [ OptSummaryReport       ]      2   0:00:00.3  (   0.2 % )     0:00:14.1 /  0:00:11.8    0.8
[02/25 14:30:58   1322s] [ DrvReport              ]      2   0:00:03.8  (   2.2 % )     0:00:03.8 /  0:00:01.4    0.4
[02/25 14:30:58   1322s] [ CongRefineRouteType    ]      2   0:00:00.7  (   0.4 % )     0:00:00.7 /  0:00:00.7    1.0
[02/25 14:30:58   1322s] [ SlackTraversorInit     ]      4   0:00:01.1  (   0.6 % )     0:00:01.1 /  0:00:01.0    1.0
[02/25 14:30:58   1322s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[02/25 14:30:58   1322s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:30:58   1322s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:30:58   1322s] [ ReportTranViolation    ]      2   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[02/25 14:30:58   1322s] [ ReportCapViolation     ]      2   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:30:58   1322s] [ IncrReplace            ]      1   0:00:01.2  (   0.7 % )     0:00:01.2 /  0:00:01.2    1.0
[02/25 14:30:58   1322s] [ RefinePlace            ]      3   0:00:04.5  (   2.6 % )     0:00:04.5 /  0:00:04.6    1.0
[02/25 14:30:58   1322s] [ CTS                    ]      1   0:00:16.4  (   9.4 % )     0:00:24.6 /  0:00:23.3    0.9
[02/25 14:30:58   1322s] [ EarlyGlobalRoute       ]      6   0:00:04.9  (   2.8 % )     0:00:04.9 /  0:00:05.0    1.0
[02/25 14:30:58   1322s] [ ExtractRC              ]      5   0:00:01.6  (   0.9 % )     0:00:01.6 /  0:00:01.6    1.0
[02/25 14:30:58   1322s] [ TimingUpdate           ]     23   0:00:03.5  (   2.0 % )     0:00:20.2 /  0:00:20.4    1.0
[02/25 14:30:58   1322s] [ FullDelayCalc          ]      5   0:00:36.7  (  21.1 % )     0:00:36.7 /  0:00:36.9    1.0
[02/25 14:30:58   1322s] [ TimingReport           ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:30:58   1322s] [ GenerateReports        ]      1   0:00:00.7  (   0.4 % )     0:00:00.7 /  0:00:00.7    1.0
[02/25 14:30:58   1322s] [ MISC                   ]          0:00:42.2  (  24.2 % )     0:00:42.2 /  0:00:42.0    1.0
[02/25 14:30:58   1322s] ---------------------------------------------------------------------------------------------
[02/25 14:30:58   1322s]  ccopt_design #1 TOTAL              0:02:54.4  ( 100.0 % )     0:02:54.4 /  0:02:51.0    1.0
[02/25 14:30:58   1322s] ---------------------------------------------------------------------------------------------
[02/25 14:30:58   1322s] 
[02/25 14:30:58   1323s] #% End ccopt_design (date=02/25 14:30:58, total cpu=0:02:51, real=0:02:55, peak res=1954.9M, current mem=1777.5M)
[02/25 14:31:05   1323s] <CMD> setDrawView place
[02/25 14:31:33   1325s] <CMD> report_power
[02/25 14:31:33   1325s] env CDS_WORKAREA is set to /net/ugrads/jtschir1/pvt/ee434/lab3
[02/25 14:31:34   1326s] 
[02/25 14:31:34   1326s] Begin Power Analysis
[02/25 14:31:34   1326s] 
[02/25 14:31:34   1326s]              0V	    VSS
[02/25 14:31:34   1326s]            1.1V	    VDD
[02/25 14:31:34   1326s] Begin Processing Timing Library for Power Calculation
[02/25 14:31:34   1326s] 
[02/25 14:31:34   1326s] Begin Processing Timing Library for Power Calculation
[02/25 14:31:34   1326s] 
[02/25 14:31:34   1326s] 
[02/25 14:31:34   1326s] 
[02/25 14:31:34   1326s] Begin Processing Power Net/Grid for Power Calculation
[02/25 14:31:34   1326s] 
[02/25 14:31:34   1326s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1797.77MB/3653.86MB/1954.40MB)
[02/25 14:31:34   1326s] 
[02/25 14:31:34   1326s] Begin Processing Timing Window Data for Power Calculation
[02/25 14:31:34   1326s] 
[02/25 14:31:34   1326s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1797.77MB/3653.86MB/1954.40MB)
[02/25 14:31:34   1326s] 
[02/25 14:31:35   1327s] Begin Processing User Attributes
[02/25 14:31:35   1327s] 
[02/25 14:31:35   1327s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1797.77MB/3653.86MB/1954.40MB)
[02/25 14:31:35   1327s] 
[02/25 14:31:35   1327s] Begin Processing Signal Activity
[02/25 14:31:35   1327s] 
[02/25 14:31:36   1328s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1798.45MB/3653.86MB/1954.40MB)
[02/25 14:31:36   1328s] 
[02/25 14:31:36   1328s] Begin Power Computation
[02/25 14:31:36   1328s] 
[02/25 14:31:36   1328s]       ----------------------------------------------------------
[02/25 14:31:36   1328s]       # of cell(s) missing both power/leakage table: 0
[02/25 14:31:36   1328s]       # of cell(s) missing power table: 0
[02/25 14:31:36   1328s]       # of cell(s) missing leakage table: 0
[02/25 14:31:36   1328s]       ----------------------------------------------------------
[02/25 14:31:36   1328s] 
[02/25 14:31:36   1328s] 
[02/25 14:31:39   1331s]       # of MSMV cell(s) missing power_level: 0
[02/25 14:31:39   1331s] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1799.09MB/3661.86MB/1954.40MB)
[02/25 14:31:39   1331s] 
[02/25 14:31:39   1331s] Begin Processing User Attributes
[02/25 14:31:39   1331s] 
[02/25 14:31:39   1331s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1799.09MB/3661.86MB/1954.40MB)
[02/25 14:31:39   1331s] 
[02/25 14:31:39   1331s] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=1799.09MB/3661.86MB/1954.40MB)
[02/25 14:31:39   1331s] 
[02/25 14:31:39   1331s] *



[02/25 14:31:39   1331s] Total Power
[02/25 14:31:39   1331s] -----------------------------------------------------------------------------------------
[02/25 14:31:39   1331s] Total Internal Power:       14.67431883 	   50.6978%
[02/25 14:31:39   1331s] Total Switching Power:      13.34358321 	   46.1003%
[02/25 14:31:39   1331s] Total Leakage Power:         0.92678513 	    3.2019%
[02/25 14:31:39   1331s] Total Power:                28.94468717
[02/25 14:31:39   1331s] -----------------------------------------------------------------------------------------
[02/25 14:31:40   1332s] Processing average sequential pin duty cycle 
[02/25 14:31:40   1332s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/25 14:31:40   1332s] 
[02/25 14:31:40   1332s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/25 14:31:40   1332s] Summary for sequential cells identification: 
[02/25 14:31:40   1332s]   Identified SBFF number: 16
[02/25 14:31:40   1332s]   Identified MBFF number: 0
[02/25 14:31:40   1332s]   Identified SB Latch number: 0
[02/25 14:31:40   1332s]   Identified MB Latch number: 0
[02/25 14:31:40   1332s]   Not identified SBFF number: 0
[02/25 14:31:40   1332s]   Not identified MBFF number: 0
[02/25 14:31:40   1332s]   Not identified SB Latch number: 0
[02/25 14:31:40   1332s]   Not identified MB Latch number: 0
[02/25 14:31:40   1332s]   Number of sequential cells which are not FFs: 13
[02/25 14:31:40   1332s]  Visiting view : VView1
[02/25 14:31:40   1332s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/25 14:31:40   1332s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/25 14:31:40   1332s]  Visiting view : VView1
[02/25 14:31:40   1332s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/25 14:31:40   1332s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/25 14:31:40   1332s] TLC MultiMap info (StdDelay):
[02/25 14:31:40   1332s]   : VDCCorner + VTLib + 1 + no RcCorner := 9.5ps
[02/25 14:31:40   1332s]   : VDCCorner + VTLib + 1 + VRCCorner := 10.1ps
[02/25 14:31:40   1332s]  Setting StdDelay to: 10.1ps
[02/25 14:31:40   1332s] 
[02/25 14:31:40   1332s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/25 14:32:11   1334s] <CMD> setLayerPreference node_layer -isVisible 0
[02/25 14:32:17   1334s] <CMD> setLayerPreference node_layer -isVisible 1
[02/25 14:34:04   1349s] <CMD> setLayerPreference node_net -isVisible 0
[02/25 14:34:10   1349s] <CMD> setLayerPreference clock -isVisible 1
[02/25 14:35:54   1362s] <CMD> saveDesign lab3_05_cts.enc
[02/25 14:35:54   1362s] #% Begin save design ... (date=02/25 14:35:54, mem=1793.1M)
[02/25 14:35:54   1362s] % Begin Save ccopt configuration ... (date=02/25 14:35:54, mem=1793.1M)
[02/25 14:35:54   1362s] % End Save ccopt configuration ... (date=02/25 14:35:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=1793.8M, current mem=1793.8M)
[02/25 14:35:54   1362s] % Begin Save netlist data ... (date=02/25 14:35:54, mem=1793.8M)
[02/25 14:35:54   1362s] Writing Binary DB to lab3_05_cts.enc.dat/myPMul32_4.v.bin in single-threaded mode...
[02/25 14:35:54   1362s] % End Save netlist data ... (date=02/25 14:35:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=1793.8M, current mem=1793.8M)
[02/25 14:35:54   1362s] Saving symbol-table file ...
[02/25 14:35:55   1362s] Saving congestion map file lab3_05_cts.enc.dat/myPMul32_4.route.congmap.gz ...
[02/25 14:35:55   1362s] % Begin Save AAE data ... (date=02/25 14:35:55, mem=1794.1M)
[02/25 14:35:55   1362s] Saving AAE Data ...
[02/25 14:35:55   1362s] % End Save AAE data ... (date=02/25 14:35:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1794.1M, current mem=1794.1M)
[02/25 14:35:55   1362s] Saving preference file lab3_05_cts.enc.dat/gui.pref.tcl ...
[02/25 14:35:55   1362s] Saving mode setting ...
[02/25 14:35:55   1362s] Saving global file ...
[02/25 14:35:56   1362s] % Begin Save floorplan data ... (date=02/25 14:35:56, mem=1794.4M)
[02/25 14:35:56   1362s] Saving floorplan file ...
[02/25 14:35:56   1362s] Convert 0 swires and 0 svias from compressed groups
[02/25 14:35:56   1362s] % End Save floorplan data ... (date=02/25 14:35:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=1794.4M, current mem=1794.4M)
[02/25 14:35:56   1362s] Saving PG file lab3_05_cts.enc.dat/myPMul32_4.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Sat Feb 25 14:35:56 2023)
[02/25 14:35:56   1362s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2195.2M) ***
[02/25 14:35:56   1362s] Saving Drc markers ...
[02/25 14:35:56   1362s] ... No Drc file written since there is no markers found.
[02/25 14:35:57   1363s] % Begin Save placement data ... (date=02/25 14:35:56, mem=1794.4M)
[02/25 14:35:57   1363s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/25 14:35:57   1363s] Save Adaptive View Pruning View Names to Binary file
[02/25 14:35:57   1363s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2198.2M) ***
[02/25 14:35:57   1363s] % End Save placement data ... (date=02/25 14:35:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=1794.4M, current mem=1794.4M)
[02/25 14:35:57   1363s] % Begin Save routing data ... (date=02/25 14:35:57, mem=1794.4M)
[02/25 14:35:57   1363s] Saving route file ...
[02/25 14:35:57   1363s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=2195.2M) ***
[02/25 14:35:57   1363s] % End Save routing data ... (date=02/25 14:35:57, total cpu=0:00:00.3, real=0:00:00.0, peak res=1794.6M, current mem=1794.6M)
[02/25 14:35:57   1363s] Saving property file lab3_05_cts.enc.dat/myPMul32_4.prop
[02/25 14:35:57   1363s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2198.2M) ***
[02/25 14:35:58   1363s] #Saving pin access data to file lab3_05_cts.enc.dat/myPMul32_4.apa ...
[02/25 14:35:58   1363s] #
[02/25 14:35:58   1363s] % Begin Save power constraints data ... (date=02/25 14:35:58, mem=1794.7M)
[02/25 14:35:58   1363s] % End Save power constraints data ... (date=02/25 14:35:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1794.7M, current mem=1794.7M)
[02/25 14:35:59   1363s] Generated self-contained design lab3_05_cts.enc.dat
[02/25 14:35:59   1364s] #% End save design ... (date=02/25 14:35:59, total cpu=0:00:01.7, real=0:00:05.0, peak res=1794.9M, current mem=1794.9M)
[02/25 14:35:59   1364s] *** Message Summary: 0 warning(s), 0 error(s)
[02/25 14:35:59   1364s] 
[02/25 14:36:12   1366s] <CMD> timeDesign -postCTS
[02/25 14:36:12   1366s] *** timeDesign #3 [begin] : totSession cpu/real = 0:22:46.2/1:01:54.3 (0.4), mem = 2211.4M
[02/25 14:36:12   1366s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2211.4M, EPOCH TIME: 1677364572.319696
[02/25 14:36:12   1366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:12   1366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:12   1366s] All LLGs are deleted
[02/25 14:36:12   1366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:12   1366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:12   1366s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2211.4M, EPOCH TIME: 1677364572.319994
[02/25 14:36:12   1366s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2211.4M, EPOCH TIME: 1677364572.320191
[02/25 14:36:12   1366s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2211.4M, EPOCH TIME: 1677364572.320409
[02/25 14:36:12   1366s] Start to check current routing status for nets...
[02/25 14:36:12   1366s] All nets are already routed correctly.
[02/25 14:36:12   1366s] End to check current routing status for nets (mem=2211.4M)
[02/25 14:36:12   1366s] Effort level <high> specified for reg2reg path_group
[02/25 14:36:13   1367s] All LLGs are deleted
[02/25 14:36:13   1367s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:13   1367s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:13   1367s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2213.4M, EPOCH TIME: 1677364573.084707
[02/25 14:36:13   1367s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2213.4M, EPOCH TIME: 1677364573.084947
[02/25 14:36:13   1367s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2213.4M, EPOCH TIME: 1677364573.095692
[02/25 14:36:13   1367s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:13   1367s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:13   1367s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2213.4M, EPOCH TIME: 1677364573.096208
[02/25 14:36:13   1367s] Max number of tech site patterns supported in site array is 256.
[02/25 14:36:13   1367s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:36:13   1367s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2213.4M, EPOCH TIME: 1677364573.102664
[02/25 14:36:13   1367s] After signature check, allow fast init is true, keep pre-filter is true.
[02/25 14:36:13   1367s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/25 14:36:13   1367s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:2213.4M, EPOCH TIME: 1677364573.105926
[02/25 14:36:13   1367s] Fast DP-INIT is on for default
[02/25 14:36:13   1367s] Atter site array init, number of instance map data is 0.
[02/25 14:36:13   1367s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2213.4M, EPOCH TIME: 1677364573.113596
[02/25 14:36:13   1367s] 
[02/25 14:36:13   1367s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:36:13   1367s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.024, MEM:2213.4M, EPOCH TIME: 1677364573.119853
[02/25 14:36:13   1367s] All LLGs are deleted
[02/25 14:36:13   1367s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:36:13   1367s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:13   1367s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2213.4M, EPOCH TIME: 1677364573.132103
[02/25 14:36:13   1367s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2213.4M, EPOCH TIME: 1677364573.132310
[02/25 14:36:17   1369s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.007  |  0.007  |  6.356  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   384   |   256   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/25 14:36:17   1369s] All LLGs are deleted
[02/25 14:36:17   1369s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:17   1369s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:17   1369s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2226.8M, EPOCH TIME: 1677364577.696969
[02/25 14:36:17   1369s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2226.8M, EPOCH TIME: 1677364577.697218
[02/25 14:36:17   1369s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2226.8M, EPOCH TIME: 1677364577.707566
[02/25 14:36:17   1369s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:17   1369s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:17   1369s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2226.8M, EPOCH TIME: 1677364577.708015
[02/25 14:36:17   1369s] Max number of tech site patterns supported in site array is 256.
[02/25 14:36:17   1369s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:36:17   1369s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2226.8M, EPOCH TIME: 1677364577.714057
[02/25 14:36:17   1369s] After signature check, allow fast init is true, keep pre-filter is true.
[02/25 14:36:17   1369s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/25 14:36:17   1369s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.003, MEM:2226.8M, EPOCH TIME: 1677364577.717328
[02/25 14:36:17   1369s] Fast DP-INIT is on for default
[02/25 14:36:17   1369s] Atter site array init, number of instance map data is 0.
[02/25 14:36:17   1369s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.016, MEM:2226.8M, EPOCH TIME: 1677364577.723917
[02/25 14:36:17   1369s] 
[02/25 14:36:17   1369s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:36:17   1369s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.022, MEM:2226.8M, EPOCH TIME: 1677364577.730021
[02/25 14:36:17   1369s] All LLGs are deleted
[02/25 14:36:17   1369s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:36:17   1369s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:17   1369s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2226.8M, EPOCH TIME: 1677364577.741019
[02/25 14:36:17   1369s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2226.8M, EPOCH TIME: 1677364577.741224
[02/25 14:36:17   1369s] Density: 64.529%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[02/25 14:36:17   1369s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:17   1369s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:17   1369s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2226.8M, EPOCH TIME: 1677364577.757717
[02/25 14:36:17   1369s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2226.8M, EPOCH TIME: 1677364577.757957
[02/25 14:36:17   1369s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2226.8M, EPOCH TIME: 1677364577.768143
[02/25 14:36:17   1369s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:17   1369s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:17   1369s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2226.8M, EPOCH TIME: 1677364577.768552
[02/25 14:36:17   1369s] Max number of tech site patterns supported in site array is 256.
[02/25 14:36:17   1369s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:36:17   1369s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2226.8M, EPOCH TIME: 1677364577.774693
[02/25 14:36:17   1369s] After signature check, allow fast init is true, keep pre-filter is true.
[02/25 14:36:17   1369s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/25 14:36:17   1369s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:2226.8M, EPOCH TIME: 1677364577.777717
[02/25 14:36:17   1369s] Fast DP-INIT is on for default
[02/25 14:36:17   1369s] Atter site array init, number of instance map data is 0.
[02/25 14:36:17   1369s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.016, MEM:2226.8M, EPOCH TIME: 1677364577.784349
[02/25 14:36:17   1369s] 
[02/25 14:36:17   1369s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:36:17   1369s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.022, MEM:2226.8M, EPOCH TIME: 1677364577.790385
[02/25 14:36:17   1369s] All LLGs are deleted
[02/25 14:36:17   1369s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:36:17   1369s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:17   1369s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2226.8M, EPOCH TIME: 1677364577.801503
[02/25 14:36:17   1369s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2226.8M, EPOCH TIME: 1677364577.801733
[02/25 14:36:17   1369s] Reported timing to dir ./timingReports
[02/25 14:36:17   1369s] Total CPU time: 3.16 sec
[02/25 14:36:17   1369s] Total Real time: 5.0 sec
[02/25 14:36:17   1369s] Total Memory Usage: 2226.820312 Mbytes
[02/25 14:36:17   1369s] Info: pop threads available for lower-level modules during optimization.
[02/25 14:36:17   1369s] *** timeDesign #3 [finish] : cpu/real = 0:00:03.2/0:00:05.6 (0.6), totSession cpu/real = 0:22:49.4/1:01:59.9 (0.4), mem = 2226.8M
[02/25 14:36:17   1369s] 
[02/25 14:36:17   1369s] =============================================================================================
[02/25 14:36:17   1369s]  Final TAT Report : timeDesign #3                                               21.15-s110_1
[02/25 14:36:17   1369s] =============================================================================================
[02/25 14:36:17   1369s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:36:17   1369s] ---------------------------------------------------------------------------------------------
[02/25 14:36:17   1369s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:36:17   1369s] [ OptSummaryReport       ]      1   0:00:00.2  (   3.6 % )     0:00:04.7 /  0:00:02.3    0.5
[02/25 14:36:17   1369s] [ DrvReport              ]      1   0:00:03.3  (  59.6 % )     0:00:03.3 /  0:00:01.0    0.3
[02/25 14:36:17   1369s] [ TimingUpdate           ]      1   0:00:00.5  (   8.7 % )     0:00:00.5 /  0:00:00.5    1.0
[02/25 14:36:17   1369s] [ TimingReport           ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.0    1.0
[02/25 14:36:17   1369s] [ GenerateReports        ]      1   0:00:00.7  (  12.3 % )     0:00:00.7 /  0:00:00.7    1.0
[02/25 14:36:17   1369s] [ MISC                   ]          0:00:00.8  (  14.8 % )     0:00:00.8 /  0:00:00.8    1.0
[02/25 14:36:17   1369s] ---------------------------------------------------------------------------------------------
[02/25 14:36:17   1369s]  timeDesign #3 TOTAL                0:00:05.6  ( 100.0 % )     0:00:05.6 /  0:00:03.2    0.6
[02/25 14:36:17   1369s] ---------------------------------------------------------------------------------------------
[02/25 14:36:17   1369s] 
[02/25 14:36:42   1373s] <CMD> optDesign -postCTS
[02/25 14:36:42   1373s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1794.4M, totSessionCpu=0:22:54 **
[02/25 14:36:42   1373s] *** optDesign #1 [begin] : totSession cpu/real = 0:22:53.6/1:02:24.7 (0.4), mem = 2226.8M
[02/25 14:36:42   1373s] Info: 1 threads available for lower-level modules during optimization.
[02/25 14:36:42   1373s] GigaOpt running with 1 threads.
[02/25 14:36:42   1373s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:22:53.6/1:02:24.7 (0.4), mem = 2226.8M
[02/25 14:36:42   1373s] **INFO: User settings:
[02/25 14:36:42   1373s] setExtractRCMode -engine                            preRoute
[02/25 14:36:42   1373s] setUsefulSkewMode -ecoRoute                         false
[02/25 14:36:42   1373s] setUsefulSkewMode -maxAllowedDelay                  1
[02/25 14:36:42   1373s] setUsefulSkewMode -noBoundary                       false
[02/25 14:36:42   1373s] setDelayCalMode -enable_high_fanout                 true
[02/25 14:36:42   1373s] setDelayCalMode -engine                             aae
[02/25 14:36:42   1373s] setDelayCalMode -ignoreNetLoad                      false
[02/25 14:36:42   1373s] setDelayCalMode -SIAware                            false
[02/25 14:36:42   1373s] setDelayCalMode -socv_accuracy_mode                 low
[02/25 14:36:42   1373s] setOptMode -activeSetupViews                        { VView1 }
[02/25 14:36:42   1373s] setOptMode -autoSetupViews                          { VView1}
[02/25 14:36:42   1373s] setOptMode -autoTDGRSetupViews                      { VView1}
[02/25 14:36:42   1373s] setOptMode -drcMargin                               0
[02/25 14:36:42   1373s] setOptMode -fixDrc                                  true
[02/25 14:36:42   1373s] setOptMode -optimizeFF                              true
[02/25 14:36:42   1373s] setOptMode -preserveAllSequential                   false
[02/25 14:36:42   1373s] setOptMode -setupTargetSlack                        0
[02/25 14:36:42   1373s] setPlaceMode -maxRouteLayer                         8
[02/25 14:36:42   1373s] setPlaceMode -place_design_floorplan_mode           false
[02/25 14:36:42   1373s] setPlaceMode -place_detail_check_route              false
[02/25 14:36:42   1373s] setPlaceMode -place_detail_preserve_routing         true
[02/25 14:36:42   1373s] setPlaceMode -place_detail_remove_affected_routing  false
[02/25 14:36:42   1373s] setPlaceMode -place_detail_swap_eeq_cells           false
[02/25 14:36:42   1373s] setPlaceMode -place_global_clock_gate_aware         true
[02/25 14:36:42   1373s] setPlaceMode -place_global_cong_effort              auto
[02/25 14:36:42   1373s] setPlaceMode -place_global_ignore_scan              true
[02/25 14:36:42   1373s] setPlaceMode -place_global_ignore_spare             false
[02/25 14:36:42   1373s] setPlaceMode -place_global_module_aware_spare       false
[02/25 14:36:42   1373s] setPlaceMode -place_global_place_io_pins            true
[02/25 14:36:42   1373s] setPlaceMode -place_global_reorder_scan             true
[02/25 14:36:42   1373s] setPlaceMode -powerDriven                           false
[02/25 14:36:42   1373s] setPlaceMode -timingDriven                          true
[02/25 14:36:42   1373s] setAnalysisMode -analysisType                       single
[02/25 14:36:42   1373s] setAnalysisMode -checkType                          setup
[02/25 14:36:42   1373s] setAnalysisMode -clkSrcPath                         true
[02/25 14:36:42   1373s] setAnalysisMode -clockPropagation                   sdcControl
[02/25 14:36:42   1373s] setAnalysisMode -skew                               true
[02/25 14:36:42   1373s] setAnalysisMode -usefulSkew                         true
[02/25 14:36:42   1373s] setAnalysisMode -virtualIPO                         false
[02/25 14:36:42   1373s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[02/25 14:36:42   1373s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[02/25 14:36:42   1373s] 
[02/25 14:36:42   1373s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/25 14:36:43   1373s] Need call spDPlaceInit before registerPrioInstLoc.
[02/25 14:36:43   1374s] OPERPROF: Starting DPlace-Init at level 1, MEM:2226.8M, EPOCH TIME: 1677364603.088651
[02/25 14:36:43   1374s] Processing tracks to init pin-track alignment.
[02/25 14:36:43   1374s] z: 2, totalTracks: 1
[02/25 14:36:43   1374s] z: 4, totalTracks: 1
[02/25 14:36:43   1374s] z: 6, totalTracks: 1
[02/25 14:36:43   1374s] z: 8, totalTracks: 1
[02/25 14:36:43   1374s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:36:43   1374s] All LLGs are deleted
[02/25 14:36:43   1374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:43   1374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:43   1374s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2226.8M, EPOCH TIME: 1677364603.104731
[02/25 14:36:43   1374s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2226.8M, EPOCH TIME: 1677364603.104958
[02/25 14:36:43   1374s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2226.8M, EPOCH TIME: 1677364603.114989
[02/25 14:36:43   1374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:43   1374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:43   1374s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2226.8M, EPOCH TIME: 1677364603.116421
[02/25 14:36:43   1374s] Max number of tech site patterns supported in site array is 256.
[02/25 14:36:43   1374s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:36:43   1374s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2226.8M, EPOCH TIME: 1677364603.122408
[02/25 14:36:43   1374s] After signature check, allow fast init is true, keep pre-filter is true.
[02/25 14:36:43   1374s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/25 14:36:43   1374s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.003, MEM:2226.8M, EPOCH TIME: 1677364603.125617
[02/25 14:36:43   1374s] Fast DP-INIT is on for default
[02/25 14:36:43   1374s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/25 14:36:43   1374s] Atter site array init, number of instance map data is 0.
[02/25 14:36:43   1374s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.016, MEM:2226.8M, EPOCH TIME: 1677364603.132190
[02/25 14:36:43   1374s] 
[02/25 14:36:43   1374s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:36:43   1374s] OPERPROF:     Starting CMU at level 3, MEM:2226.8M, EPOCH TIME: 1677364603.136291
[02/25 14:36:43   1374s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2226.8M, EPOCH TIME: 1677364603.138585
[02/25 14:36:43   1374s] 
[02/25 14:36:43   1374s] Bad Lib Cell Checking (CMU) is done! (0)
[02/25 14:36:43   1374s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.028, MEM:2226.8M, EPOCH TIME: 1677364603.142805
[02/25 14:36:43   1374s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2226.8M, EPOCH TIME: 1677364603.142969
[02/25 14:36:43   1374s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2226.8M, EPOCH TIME: 1677364603.143137
[02/25 14:36:43   1374s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2226.8MB).
[02/25 14:36:43   1374s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.067, MEM:2226.8M, EPOCH TIME: 1677364603.156140
[02/25 14:36:43   1374s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2226.8M, EPOCH TIME: 1677364603.156305
[02/25 14:36:43   1374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:36:43   1374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:43   1374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:43   1374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:43   1374s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.083, MEM:2226.8M, EPOCH TIME: 1677364603.239612
[02/25 14:36:43   1374s] 
[02/25 14:36:43   1374s] Creating Lib Analyzer ...
[02/25 14:36:43   1374s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/25 14:36:43   1374s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/25 14:36:43   1374s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/25 14:36:43   1374s] 
[02/25 14:36:43   1374s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/25 14:36:43   1374s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:54 mem=2248.8M
[02/25 14:36:43   1374s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:54 mem=2248.8M
[02/25 14:36:43   1374s] Creating Lib Analyzer, finished. 
[02/25 14:36:43   1374s] Effort level <high> specified for reg2reg path_group
[02/25 14:36:45   1376s] Processing average sequential pin duty cycle 
[02/25 14:36:45   1376s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1838.0M, totSessionCpu=0:22:56 **
[02/25 14:36:45   1376s] *** optDesign -postCTS ***
[02/25 14:36:45   1376s] DRC Margin: user margin 0.0; extra margin 0.2
[02/25 14:36:45   1376s] Hold Target Slack: user slack 0
[02/25 14:36:45   1376s] Setup Target Slack: user slack 0; extra slack 0.0
[02/25 14:36:45   1376s] setUsefulSkewMode -ecoRoute false
[02/25 14:36:45   1376s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2287.5M, EPOCH TIME: 1677364605.171884
[02/25 14:36:45   1376s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:45   1376s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:45   1376s] 
[02/25 14:36:45   1376s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:36:45   1376s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.017, MEM:2287.5M, EPOCH TIME: 1677364605.188792
[02/25 14:36:45   1376s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:36:45   1376s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:45   1376s] Multi-VT timing optimization disabled based on library information.
[02/25 14:36:45   1376s] 
[02/25 14:36:45   1376s] TimeStamp Deleting Cell Server Begin ...
[02/25 14:36:45   1376s] Deleting Lib Analyzer.
[02/25 14:36:45   1376s] 
[02/25 14:36:45   1376s] TimeStamp Deleting Cell Server End ...
[02/25 14:36:45   1376s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/25 14:36:45   1376s] 
[02/25 14:36:45   1376s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/25 14:36:45   1376s] Summary for sequential cells identification: 
[02/25 14:36:45   1376s]   Identified SBFF number: 16
[02/25 14:36:45   1376s]   Identified MBFF number: 0
[02/25 14:36:45   1376s]   Identified SB Latch number: 0
[02/25 14:36:45   1376s]   Identified MB Latch number: 0
[02/25 14:36:45   1376s]   Not identified SBFF number: 0
[02/25 14:36:45   1376s]   Not identified MBFF number: 0
[02/25 14:36:45   1376s]   Not identified SB Latch number: 0
[02/25 14:36:45   1376s]   Not identified MB Latch number: 0
[02/25 14:36:45   1376s]   Number of sequential cells which are not FFs: 13
[02/25 14:36:45   1376s]  Visiting view : VView1
[02/25 14:36:45   1376s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/25 14:36:45   1376s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/25 14:36:45   1376s]  Visiting view : VView1
[02/25 14:36:45   1376s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/25 14:36:45   1376s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/25 14:36:45   1376s] TLC MultiMap info (StdDelay):
[02/25 14:36:45   1376s]   : VDCCorner + VTLib + 1 + no RcCorner := 9.5ps
[02/25 14:36:45   1376s]   : VDCCorner + VTLib + 1 + VRCCorner := 10.1ps
[02/25 14:36:45   1376s]  Setting StdDelay to: 10.1ps
[02/25 14:36:45   1376s] 
[02/25 14:36:45   1376s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/25 14:36:45   1376s] 
[02/25 14:36:45   1376s] TimeStamp Deleting Cell Server Begin ...
[02/25 14:36:45   1376s] 
[02/25 14:36:45   1376s] TimeStamp Deleting Cell Server End ...
[02/25 14:36:45   1376s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2287.5M, EPOCH TIME: 1677364605.230483
[02/25 14:36:45   1376s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:45   1376s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:45   1376s] All LLGs are deleted
[02/25 14:36:45   1376s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:45   1376s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:45   1376s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2287.5M, EPOCH TIME: 1677364605.230726
[02/25 14:36:45   1376s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2287.5M, EPOCH TIME: 1677364605.230895
[02/25 14:36:45   1376s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2281.5M, EPOCH TIME: 1677364605.232014
[02/25 14:36:45   1376s] Start to check current routing status for nets...
[02/25 14:36:45   1376s] All nets are already routed correctly.
[02/25 14:36:45   1376s] End to check current routing status for nets (mem=2281.5M)
[02/25 14:36:45   1376s] 
[02/25 14:36:45   1376s] Creating Lib Analyzer ...
[02/25 14:36:45   1376s] 
[02/25 14:36:45   1376s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/25 14:36:45   1376s] Summary for sequential cells identification: 
[02/25 14:36:45   1376s]   Identified SBFF number: 16
[02/25 14:36:45   1376s]   Identified MBFF number: 0
[02/25 14:36:45   1376s]   Identified SB Latch number: 0
[02/25 14:36:45   1376s]   Identified MB Latch number: 0
[02/25 14:36:45   1376s]   Not identified SBFF number: 0
[02/25 14:36:45   1376s]   Not identified MBFF number: 0
[02/25 14:36:45   1376s]   Not identified SB Latch number: 0
[02/25 14:36:45   1376s]   Not identified MB Latch number: 0
[02/25 14:36:45   1376s]   Number of sequential cells which are not FFs: 13
[02/25 14:36:45   1376s]  Visiting view : VView1
[02/25 14:36:45   1376s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/25 14:36:45   1376s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/25 14:36:45   1376s]  Visiting view : VView1
[02/25 14:36:45   1376s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/25 14:36:45   1376s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/25 14:36:45   1376s] TLC MultiMap info (StdDelay):
[02/25 14:36:45   1376s]   : VDCCorner + VTLib + 1 + no RcCorner := 9.5ps
[02/25 14:36:45   1376s]   : VDCCorner + VTLib + 1 + VRCCorner := 10.1ps
[02/25 14:36:45   1376s]  Setting StdDelay to: 10.1ps
[02/25 14:36:45   1376s] 
[02/25 14:36:45   1376s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/25 14:36:45   1376s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/25 14:36:45   1376s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/25 14:36:45   1376s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/25 14:36:45   1376s] 
[02/25 14:36:45   1376s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/25 14:36:45   1376s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:57 mem=2287.5M
[02/25 14:36:45   1376s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:57 mem=2287.5M
[02/25 14:36:45   1376s] Creating Lib Analyzer, finished. 
[02/25 14:36:45   1376s] #optDebug: Start CG creation (mem=2316.1M)
[02/25 14:36:45   1376s]  ...initializing CG  maxDriveDist 354.453000 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 35.445000 
[02/25 14:36:45   1376s] (cpu=0:00:00.2, mem=2495.8M)
[02/25 14:36:45   1376s]  ...processing cgPrt (cpu=0:00:00.2, mem=2495.8M)
[02/25 14:36:45   1376s]  ...processing cgEgp (cpu=0:00:00.2, mem=2495.8M)
[02/25 14:36:45   1376s]  ...processing cgPbk (cpu=0:00:00.2, mem=2495.8M)
[02/25 14:36:45   1376s]  ...processing cgNrb(cpu=0:00:00.2, mem=2495.8M)
[02/25 14:36:45   1376s]  ...processing cgObs (cpu=0:00:00.2, mem=2495.8M)
[02/25 14:36:45   1376s]  ...processing cgCon (cpu=0:00:00.2, mem=2495.8M)
[02/25 14:36:45   1376s]  ...processing cgPdm (cpu=0:00:00.2, mem=2495.8M)
[02/25 14:36:45   1376s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2495.8M)
[02/25 14:36:46   1377s] Compute RC Scale Done ...
[02/25 14:36:46   1377s] All LLGs are deleted
[02/25 14:36:46   1377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:46   1377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:46   1377s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2486.2M, EPOCH TIME: 1677364606.251352
[02/25 14:36:46   1377s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:2486.2M, EPOCH TIME: 1677364606.251620
[02/25 14:36:46   1377s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2486.2M, EPOCH TIME: 1677364606.262003
[02/25 14:36:46   1377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:46   1377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:46   1377s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2486.2M, EPOCH TIME: 1677364606.263354
[02/25 14:36:46   1377s] Max number of tech site patterns supported in site array is 256.
[02/25 14:36:46   1377s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:36:46   1377s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2486.2M, EPOCH TIME: 1677364606.269378
[02/25 14:36:46   1377s] After signature check, allow fast init is true, keep pre-filter is true.
[02/25 14:36:46   1377s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/25 14:36:46   1377s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.003, MEM:2486.2M, EPOCH TIME: 1677364606.272609
[02/25 14:36:46   1377s] Fast DP-INIT is on for default
[02/25 14:36:46   1377s] Atter site array init, number of instance map data is 0.
[02/25 14:36:46   1377s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.016, MEM:2486.2M, EPOCH TIME: 1677364606.279752
[02/25 14:36:46   1377s] 
[02/25 14:36:46   1377s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:36:46   1377s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.026, MEM:2486.2M, EPOCH TIME: 1677364606.287696
[02/25 14:36:46   1377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:36:46   1377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:46   1377s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.007  |  0.007  |  6.356  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   384   |   256   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2486.2M, EPOCH TIME: 1677364606.846664
[02/25 14:36:46   1377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:46   1377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:46   1377s] 
[02/25 14:36:46   1377s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:36:46   1377s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.016, MEM:2486.2M, EPOCH TIME: 1677364606.863152
[02/25 14:36:46   1377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:36:46   1377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:46   1377s] Density: 64.529%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1932.0M, totSessionCpu=0:22:58 **
[02/25 14:36:46   1377s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:22:57.8/1:02:28.9 (0.4), mem = 2380.2M
[02/25 14:36:46   1377s] 
[02/25 14:36:46   1377s] =============================================================================================
[02/25 14:36:46   1377s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.15-s110_1
[02/25 14:36:46   1377s] =============================================================================================
[02/25 14:36:46   1377s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:36:46   1377s] ---------------------------------------------------------------------------------------------
[02/25 14:36:46   1377s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:36:46   1377s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.3 % )     0:00:00.6 /  0:00:00.6    1.0
[02/25 14:36:46   1377s] [ DrvReport              ]      1   0:00:00.4  (  10.6 % )     0:00:00.4 /  0:00:00.5    1.0
[02/25 14:36:46   1377s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:36:46   1377s] [ LibAnalyzerInit        ]      2   0:00:00.6  (  14.4 % )     0:00:00.6 /  0:00:00.6    1.0
[02/25 14:36:46   1377s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.2
[02/25 14:36:46   1377s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/25 14:36:46   1377s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:36:46   1377s] [ TimingUpdate           ]      2   0:00:00.9  (  22.1 % )     0:00:00.9 /  0:00:00.9    1.0
[02/25 14:36:46   1377s] [ TimingReport           ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.1
[02/25 14:36:46   1377s] [ MISC                   ]          0:00:01.8  (  43.4 % )     0:00:01.8 /  0:00:01.8    1.0
[02/25 14:36:46   1377s] ---------------------------------------------------------------------------------------------
[02/25 14:36:46   1377s]  InitOpt #1 TOTAL                   0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:04.2    1.0
[02/25 14:36:46   1377s] ---------------------------------------------------------------------------------------------
[02/25 14:36:46   1377s] 
[02/25 14:36:46   1377s] ** INFO : this run is activating low effort ccoptDesign flow
[02/25 14:36:46   1377s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/25 14:36:46   1377s] ### Creating PhyDesignMc. totSessionCpu=0:22:58 mem=2380.2M
[02/25 14:36:46   1377s] OPERPROF: Starting DPlace-Init at level 1, MEM:2380.2M, EPOCH TIME: 1677364606.879779
[02/25 14:36:46   1377s] Processing tracks to init pin-track alignment.
[02/25 14:36:46   1377s] z: 2, totalTracks: 1
[02/25 14:36:46   1377s] z: 4, totalTracks: 1
[02/25 14:36:46   1377s] z: 6, totalTracks: 1
[02/25 14:36:46   1377s] z: 8, totalTracks: 1
[02/25 14:36:46   1377s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:36:46   1377s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2380.2M, EPOCH TIME: 1677364606.905134
[02/25 14:36:46   1377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:46   1377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:46   1377s] 
[02/25 14:36:46   1377s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:36:46   1377s] 
[02/25 14:36:46   1377s]  Skipping Bad Lib Cell Checking (CMU) !
[02/25 14:36:46   1377s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2380.2M, EPOCH TIME: 1677364606.921826
[02/25 14:36:46   1377s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2380.2M, EPOCH TIME: 1677364606.922006
[02/25 14:36:46   1377s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2380.2M, EPOCH TIME: 1677364606.922169
[02/25 14:36:46   1377s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2380.2MB).
[02/25 14:36:46   1377s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2380.2M, EPOCH TIME: 1677364606.927402
[02/25 14:36:46   1377s] TotalInstCnt at PhyDesignMc Initialization: 29766
[02/25 14:36:46   1377s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:58 mem=2380.2M
[02/25 14:36:46   1377s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2380.2M, EPOCH TIME: 1677364606.982781
[02/25 14:36:46   1377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:36:46   1377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:47   1377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:47   1377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:47   1377s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.084, MEM:2380.2M, EPOCH TIME: 1677364607.067066
[02/25 14:36:47   1377s] TotalInstCnt at PhyDesignMc Destruction: 29766
[02/25 14:36:47   1377s] OPTC: m1 20.0 20.0
[02/25 14:36:47   1378s] #optDebug: fT-E <X 2 0 0 1>
[02/25 14:36:47   1378s] -congRepairInPostCTS false                 # bool, default=false, private
[02/25 14:36:48   1379s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 20.2
[02/25 14:36:48   1379s] Begin: GigaOpt Route Type Constraints Refinement
[02/25 14:36:48   1379s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:22:59.0/1:02:30.1 (0.4), mem = 2380.2M
[02/25 14:36:48   1379s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9687.17
[02/25 14:36:48   1379s] ### Creating RouteCongInterface, started
[02/25 14:36:48   1379s] {MMLU 0 12 34881}
[02/25 14:36:48   1379s] ### Creating LA Mngr. totSessionCpu=0:22:59 mem=2380.2M
[02/25 14:36:48   1379s] ### Creating LA Mngr, finished. totSessionCpu=0:22:59 mem=2380.2M
[02/25 14:36:48   1379s] 
[02/25 14:36:48   1379s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[02/25 14:36:48   1379s] 
[02/25 14:36:48   1379s] #optDebug: {0, 1.000}
[02/25 14:36:48   1379s] ### Creating RouteCongInterface, finished
[02/25 14:36:48   1379s] +--------+---------+--------+---------+--------+--------+--------+------------+--------+
[02/25 14:36:48   1379s] |  WNS   | All WNS |  TNS   | All TNS | metal4 | metal7 | metal9 | Real Time  |  Mem   |
[02/25 14:36:48   1379s] +--------+---------+--------+---------+--------+--------+--------+------------+--------+
[02/25 14:36:48   1379s] |   0.007|    0.007|   0.000|    0.000|      48|       0|       0|   0:00:00.0| 2380.25|
[02/25 14:36:48   1379s] |   0.007|    0.007|   0.000|    0.000|      47|       0|       0|   0:00:00.0| 2442.00|
[02/25 14:36:48   1379s] +--------+---------+--------+---------+--------+--------+--------+------------+--------+

[02/25 14:36:48   1379s] Updated routing constraints on 1 nets.
[02/25 14:36:48   1379s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9687.17
[02/25 14:36:48   1379s] Bottom Preferred Layer:
[02/25 14:36:48   1379s] +---------------+------------+------------+----------+
[02/25 14:36:48   1379s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[02/25 14:36:48   1379s] +---------------+------------+------------+----------+
[02/25 14:36:48   1379s] | metal3 (z=3)  |          0 |         12 | default  |
[02/25 14:36:48   1379s] | metal4 (z=4)  |         47 |          0 | default  |
[02/25 14:36:48   1379s] +---------------+------------+------------+----------+
[02/25 14:36:48   1379s] Via Pillar Rule:
[02/25 14:36:48   1379s]     None
[02/25 14:36:48   1379s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:22:59.5/1:02:30.6 (0.4), mem = 2442.0M
[02/25 14:36:48   1379s] 
[02/25 14:36:48   1379s] =============================================================================================
[02/25 14:36:48   1379s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        21.15-s110_1
[02/25 14:36:48   1379s] =============================================================================================
[02/25 14:36:48   1379s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:36:48   1379s] ---------------------------------------------------------------------------------------------
[02/25 14:36:48   1379s] [ SlackTraversorInit     ]      1   0:00:00.2  (  38.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/25 14:36:48   1379s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  29.9 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:36:48   1379s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[02/25 14:36:48   1379s] [ IncrDelayCalc          ]      2   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.9
[02/25 14:36:48   1379s] [ IncrTimingUpdate       ]      1   0:00:00.1  (  12.5 % )     0:00:00.1 /  0:00:00.1    1.1
[02/25 14:36:48   1379s] [ MISC                   ]          0:00:00.1  (  16.9 % )     0:00:00.1 /  0:00:00.1    0.9
[02/25 14:36:48   1379s] ---------------------------------------------------------------------------------------------
[02/25 14:36:48   1379s]  CongRefineRouteType #1 TOTAL       0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[02/25 14:36:48   1379s] ---------------------------------------------------------------------------------------------
[02/25 14:36:48   1379s] 
[02/25 14:36:48   1379s] End: GigaOpt Route Type Constraints Refinement
[02/25 14:36:48   1379s] *** Starting optimizing excluded clock nets MEM= 2442.0M) ***
[02/25 14:36:48   1379s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2442.0M) ***
[02/25 14:36:48   1379s] *** Starting optimizing excluded clock nets MEM= 2442.0M) ***
[02/25 14:36:48   1379s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2442.0M) ***
[02/25 14:36:48   1379s] Info: Done creating the CCOpt slew target map.
[02/25 14:36:48   1379s] Begin: GigaOpt high fanout net optimization
[02/25 14:36:48   1379s] GigaOpt HFN: use maxLocalDensity 1.2
[02/25 14:36:48   1379s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/25 14:36:48   1379s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:22:59.5/1:02:30.6 (0.4), mem = 2442.0M
[02/25 14:36:48   1379s] Info: 12 nets with fixed/cover wires excluded.
[02/25 14:36:48   1379s] Info: 12 clock nets excluded from IPO operation.
[02/25 14:36:48   1379s] Processing average sequential pin duty cycle 
[02/25 14:36:48   1379s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9687.18
[02/25 14:36:48   1379s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/25 14:36:48   1379s] ### Creating PhyDesignMc. totSessionCpu=0:23:00 mem=2442.0M
[02/25 14:36:48   1379s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/25 14:36:48   1379s] OPERPROF: Starting DPlace-Init at level 1, MEM:2442.0M, EPOCH TIME: 1677364608.650164
[02/25 14:36:48   1379s] Processing tracks to init pin-track alignment.
[02/25 14:36:48   1379s] z: 2, totalTracks: 1
[02/25 14:36:48   1379s] z: 4, totalTracks: 1
[02/25 14:36:48   1379s] z: 6, totalTracks: 1
[02/25 14:36:48   1379s] z: 8, totalTracks: 1
[02/25 14:36:48   1379s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:36:48   1379s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2442.0M, EPOCH TIME: 1677364608.676582
[02/25 14:36:48   1379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:48   1379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:48   1379s] 
[02/25 14:36:48   1379s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:36:48   1379s] 
[02/25 14:36:48   1379s]  Skipping Bad Lib Cell Checking (CMU) !
[02/25 14:36:48   1379s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2442.0M, EPOCH TIME: 1677364608.693464
[02/25 14:36:48   1379s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2442.0M, EPOCH TIME: 1677364608.693659
[02/25 14:36:48   1379s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2442.0M, EPOCH TIME: 1677364608.693838
[02/25 14:36:48   1379s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2442.0MB).
[02/25 14:36:48   1379s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.049, MEM:2442.0M, EPOCH TIME: 1677364608.699140
[02/25 14:36:48   1379s] TotalInstCnt at PhyDesignMc Initialization: 29766
[02/25 14:36:48   1379s] ### Creating PhyDesignMc, finished. totSessionCpu=0:23:00 mem=2442.0M
[02/25 14:36:48   1379s] ### Creating RouteCongInterface, started
[02/25 14:36:49   1379s] 
[02/25 14:36:49   1379s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[02/25 14:36:49   1379s] 
[02/25 14:36:49   1379s] #optDebug: {0, 1.000}
[02/25 14:36:49   1379s] ### Creating RouteCongInterface, finished
[02/25 14:36:49   1379s] {MG  {4 0 1 0.0294529}  {7 0 1.4 0.143932}  {9 0 5.8 0.574576} }
[02/25 14:36:49   1379s] ### Creating LA Mngr. totSessionCpu=0:23:00 mem=2442.0M
[02/25 14:36:49   1379s] ### Creating LA Mngr, finished. totSessionCpu=0:23:00 mem=2442.0M
[02/25 14:36:49   1380s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/25 14:36:49   1380s] Total-nets :: 34774, Stn-nets :: 0, ratio :: 0 %, Total-len 170738, Stn-len 0
[02/25 14:36:49   1380s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2442.0M, EPOCH TIME: 1677364609.822413
[02/25 14:36:49   1380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:36:49   1380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:49   1380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:49   1380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:49   1380s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.083, MEM:2381.0M, EPOCH TIME: 1677364609.905086
[02/25 14:36:49   1380s] TotalInstCnt at PhyDesignMc Destruction: 29766
[02/25 14:36:49   1380s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9687.18
[02/25 14:36:49   1380s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:23:00.8/1:02:31.9 (0.4), mem = 2381.0M
[02/25 14:36:49   1380s] 
[02/25 14:36:49   1380s] =============================================================================================
[02/25 14:36:49   1380s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.15-s110_1
[02/25 14:36:49   1380s] =============================================================================================
[02/25 14:36:49   1380s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:36:49   1380s] ---------------------------------------------------------------------------------------------
[02/25 14:36:49   1380s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:36:49   1380s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  19.2 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:36:49   1380s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   9.3 % )     0:00:00.1 /  0:00:00.1    1.1
[02/25 14:36:49   1380s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:36:49   1380s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:36:49   1380s] [ MISC                   ]          0:00:00.9  (  70.9 % )     0:00:00.9 /  0:00:00.9    1.0
[02/25 14:36:49   1380s] ---------------------------------------------------------------------------------------------
[02/25 14:36:49   1380s]  DrvOpt #1 TOTAL                    0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[02/25 14:36:49   1380s] ---------------------------------------------------------------------------------------------
[02/25 14:36:49   1380s] 
[02/25 14:36:49   1380s] GigaOpt HFN: restore maxLocalDensity to 0.98
[02/25 14:36:49   1380s] End: GigaOpt high fanout net optimization
[02/25 14:36:50   1381s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/25 14:36:50   1381s] Deleting Lib Analyzer.
[02/25 14:36:50   1381s] Begin: GigaOpt Global Optimization
[02/25 14:36:50   1381s] *info: use new DP (enabled)
[02/25 14:36:50   1381s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[02/25 14:36:50   1381s] Info: 12 nets with fixed/cover wires excluded.
[02/25 14:36:50   1381s] Info: 12 clock nets excluded from IPO operation.
[02/25 14:36:50   1381s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:23:01.4/1:02:32.6 (0.4), mem = 2381.0M
[02/25 14:36:50   1381s] Processing average sequential pin duty cycle 
[02/25 14:36:50   1381s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9687.19
[02/25 14:36:50   1381s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/25 14:36:50   1381s] ### Creating PhyDesignMc. totSessionCpu=0:23:01 mem=2381.0M
[02/25 14:36:50   1381s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/25 14:36:50   1381s] OPERPROF: Starting DPlace-Init at level 1, MEM:2381.0M, EPOCH TIME: 1677364610.539890
[02/25 14:36:50   1381s] Processing tracks to init pin-track alignment.
[02/25 14:36:50   1381s] z: 2, totalTracks: 1
[02/25 14:36:50   1381s] z: 4, totalTracks: 1
[02/25 14:36:50   1381s] z: 6, totalTracks: 1
[02/25 14:36:50   1381s] z: 8, totalTracks: 1
[02/25 14:36:50   1381s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:36:50   1381s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2381.0M, EPOCH TIME: 1677364610.565835
[02/25 14:36:50   1381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:50   1381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:50   1381s] 
[02/25 14:36:50   1381s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:36:50   1381s] 
[02/25 14:36:50   1381s]  Skipping Bad Lib Cell Checking (CMU) !
[02/25 14:36:50   1381s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:2381.0M, EPOCH TIME: 1677364610.582114
[02/25 14:36:50   1381s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2381.0M, EPOCH TIME: 1677364610.582289
[02/25 14:36:50   1381s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2381.0M, EPOCH TIME: 1677364610.582452
[02/25 14:36:50   1381s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2381.0MB).
[02/25 14:36:50   1381s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2381.0M, EPOCH TIME: 1677364610.587651
[02/25 14:36:50   1381s] TotalInstCnt at PhyDesignMc Initialization: 29766
[02/25 14:36:50   1381s] ### Creating PhyDesignMc, finished. totSessionCpu=0:23:02 mem=2381.0M
[02/25 14:36:50   1381s] ### Creating RouteCongInterface, started
[02/25 14:36:50   1381s] 
[02/25 14:36:50   1381s] Creating Lib Analyzer ...
[02/25 14:36:50   1381s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/25 14:36:50   1381s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/25 14:36:50   1381s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/25 14:36:50   1381s] 
[02/25 14:36:50   1381s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/25 14:36:51   1382s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:23:02 mem=2381.0M
[02/25 14:36:51   1382s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:23:02 mem=2381.0M
[02/25 14:36:51   1382s] Creating Lib Analyzer, finished. 
[02/25 14:36:51   1382s] 
[02/25 14:36:51   1382s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[02/25 14:36:51   1382s] 
[02/25 14:36:51   1382s] #optDebug: {0, 1.000}
[02/25 14:36:51   1382s] ### Creating RouteCongInterface, finished
[02/25 14:36:51   1382s] {MG  {4 0 1 0.0294529}  {7 0 1.4 0.143932}  {9 0 5.8 0.574576} }
[02/25 14:36:51   1382s] ### Creating LA Mngr. totSessionCpu=0:23:02 mem=2381.0M
[02/25 14:36:51   1382s] ### Creating LA Mngr, finished. totSessionCpu=0:23:02 mem=2381.0M
[02/25 14:36:51   1382s] *info: 12 clock nets excluded
[02/25 14:36:51   1382s] *info: 2 no-driver nets excluded.
[02/25 14:36:51   1382s] *info: 12 nets with fixed/cover wires excluded.
[02/25 14:36:51   1382s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2438.2M, EPOCH TIME: 1677364611.623778
[02/25 14:36:51   1382s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2438.2M, EPOCH TIME: 1677364611.624443
[02/25 14:36:51   1382s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[02/25 14:36:52   1382s] +--------+--------+---------+------------+--------+----------+---------+---------------------+
[02/25 14:36:52   1382s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[02/25 14:36:52   1382s] +--------+--------+---------+------------+--------+----------+---------+---------------------+
[02/25 14:36:52   1382s] |   0.000|   0.000|   64.53%|   0:00:01.0| 2438.2M|    VView1|       NA| NA                  |
[02/25 14:36:52   1382s] +--------+--------+---------+------------+--------+----------+---------+---------------------+
[02/25 14:36:52   1382s] 
[02/25 14:36:52   1382s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=2438.2M) ***
[02/25 14:36:52   1382s] 
[02/25 14:36:52   1382s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=2438.2M) ***
[02/25 14:36:52   1383s] Bottom Preferred Layer:
[02/25 14:36:52   1383s] +---------------+------------+------------+----------+
[02/25 14:36:52   1383s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[02/25 14:36:52   1383s] +---------------+------------+------------+----------+
[02/25 14:36:52   1383s] | metal3 (z=3)  |          0 |         12 | default  |
[02/25 14:36:52   1383s] | metal4 (z=4)  |         47 |          0 | default  |
[02/25 14:36:52   1383s] +---------------+------------+------------+----------+
[02/25 14:36:52   1383s] Via Pillar Rule:
[02/25 14:36:52   1383s]     None
[02/25 14:36:52   1383s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[02/25 14:36:52   1383s] Total-nets :: 34774, Stn-nets :: 0, ratio :: 0 %, Total-len 170738, Stn-len 0
[02/25 14:36:52   1383s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2419.2M, EPOCH TIME: 1677364612.107696
[02/25 14:36:52   1383s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29766).
[02/25 14:36:52   1383s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:52   1383s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:52   1383s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:52   1383s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.092, MEM:2379.2M, EPOCH TIME: 1677364612.199945
[02/25 14:36:52   1383s] TotalInstCnt at PhyDesignMc Destruction: 29766
[02/25 14:36:52   1383s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9687.19
[02/25 14:36:52   1383s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:23:03.1/1:02:34.2 (0.4), mem = 2379.2M
[02/25 14:36:52   1383s] 
[02/25 14:36:52   1383s] =============================================================================================
[02/25 14:36:52   1383s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  21.15-s110_1
[02/25 14:36:52   1383s] =============================================================================================
[02/25 14:36:52   1383s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:36:52   1383s] ---------------------------------------------------------------------------------------------
[02/25 14:36:52   1383s] [ SlackTraversorInit     ]      1   0:00:00.2  (   9.8 % )     0:00:00.2 /  0:00:00.2    1.0
[02/25 14:36:52   1383s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  18.5 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:36:52   1383s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:36:52   1383s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  15.7 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:36:52   1383s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:36:52   1383s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   7.6 % )     0:00:00.4 /  0:00:00.4    1.0
[02/25 14:36:52   1383s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:36:52   1383s] [ TransformInit          ]      1   0:00:00.4  (  22.1 % )     0:00:00.4 /  0:00:00.4    1.0
[02/25 14:36:52   1383s] [ MISC                   ]          0:00:00.3  (  20.6 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:36:52   1383s] ---------------------------------------------------------------------------------------------
[02/25 14:36:52   1383s]  GlobalOpt #1 TOTAL                 0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[02/25 14:36:52   1383s] ---------------------------------------------------------------------------------------------
[02/25 14:36:52   1383s] 
[02/25 14:36:52   1383s] End: GigaOpt Global Optimization
[02/25 14:36:52   1383s] *** Timing Is met
[02/25 14:36:52   1383s] *** Check timing (0:00:00.0)
[02/25 14:36:52   1383s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/25 14:36:52   1383s] Deleting Lib Analyzer.
[02/25 14:36:52   1383s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[02/25 14:36:52   1383s] Info: 12 nets with fixed/cover wires excluded.
[02/25 14:36:52   1383s] Info: 12 clock nets excluded from IPO operation.
[02/25 14:36:52   1383s] ### Creating LA Mngr. totSessionCpu=0:23:03 mem=2379.2M
[02/25 14:36:52   1383s] ### Creating LA Mngr, finished. totSessionCpu=0:23:03 mem=2379.2M
[02/25 14:36:52   1383s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/25 14:36:52   1383s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2379.2M, EPOCH TIME: 1677364612.315761
[02/25 14:36:52   1383s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:52   1383s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:52   1383s] 
[02/25 14:36:52   1383s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:36:52   1383s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.017, MEM:2379.2M, EPOCH TIME: 1677364612.332702
[02/25 14:36:52   1383s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:36:52   1383s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:52   1383s] **INFO: Flow update: Design timing is met.
[02/25 14:36:52   1383s] **INFO: Flow update: Design timing is met.
[02/25 14:36:53   1384s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[02/25 14:36:53   1384s] Info: 12 nets with fixed/cover wires excluded.
[02/25 14:36:53   1384s] Info: 12 clock nets excluded from IPO operation.
[02/25 14:36:53   1384s] ### Creating LA Mngr. totSessionCpu=0:23:04 mem=2377.2M
[02/25 14:36:53   1384s] ### Creating LA Mngr, finished. totSessionCpu=0:23:04 mem=2377.2M
[02/25 14:36:53   1384s] Processing average sequential pin duty cycle 
[02/25 14:36:53   1384s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/25 14:36:53   1384s] ### Creating PhyDesignMc. totSessionCpu=0:23:04 mem=2434.4M
[02/25 14:36:53   1384s] OPERPROF: Starting DPlace-Init at level 1, MEM:2434.4M, EPOCH TIME: 1677364613.203080
[02/25 14:36:53   1384s] Processing tracks to init pin-track alignment.
[02/25 14:36:53   1384s] z: 2, totalTracks: 1
[02/25 14:36:53   1384s] z: 4, totalTracks: 1
[02/25 14:36:53   1384s] z: 6, totalTracks: 1
[02/25 14:36:53   1384s] z: 8, totalTracks: 1
[02/25 14:36:53   1384s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:36:53   1384s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2434.4M, EPOCH TIME: 1677364613.230088
[02/25 14:36:53   1384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:53   1384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:53   1384s] 
[02/25 14:36:53   1384s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:36:53   1384s] 
[02/25 14:36:53   1384s]  Skipping Bad Lib Cell Checking (CMU) !
[02/25 14:36:53   1384s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:2434.4M, EPOCH TIME: 1677364613.246984
[02/25 14:36:53   1384s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2434.4M, EPOCH TIME: 1677364613.247169
[02/25 14:36:53   1384s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.000, MEM:2434.4M, EPOCH TIME: 1677364613.247336
[02/25 14:36:53   1384s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2434.4MB).
[02/25 14:36:53   1384s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2434.4M, EPOCH TIME: 1677364613.252859
[02/25 14:36:53   1384s] TotalInstCnt at PhyDesignMc Initialization: 29766
[02/25 14:36:53   1384s] ### Creating PhyDesignMc, finished. totSessionCpu=0:23:04 mem=2434.4M
[02/25 14:36:53   1384s] Begin: Area Reclaim Optimization
[02/25 14:36:53   1384s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:23:04.4/1:02:35.5 (0.4), mem = 2434.4M
[02/25 14:36:53   1384s] 
[02/25 14:36:53   1384s] Creating Lib Analyzer ...
[02/25 14:36:53   1384s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/25 14:36:53   1384s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/25 14:36:53   1384s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/25 14:36:53   1384s] 
[02/25 14:36:53   1384s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/25 14:36:53   1384s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:23:05 mem=2438.4M
[02/25 14:36:53   1384s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:23:05 mem=2438.4M
[02/25 14:36:53   1384s] Creating Lib Analyzer, finished. 
[02/25 14:36:53   1384s] Processing average sequential pin duty cycle 
[02/25 14:36:53   1384s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9687.20
[02/25 14:36:53   1384s] ### Creating RouteCongInterface, started
[02/25 14:36:53   1384s] 
[02/25 14:36:53   1384s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[02/25 14:36:53   1384s] 
[02/25 14:36:53   1384s] #optDebug: {0, 1.000}
[02/25 14:36:53   1384s] ### Creating RouteCongInterface, finished
[02/25 14:36:53   1384s] {MG  {4 0 1 0.0294529}  {7 0 1.4 0.143932}  {9 0 5.8 0.574576} }
[02/25 14:36:53   1384s] ### Creating LA Mngr. totSessionCpu=0:23:05 mem=2438.4M
[02/25 14:36:53   1384s] ### Creating LA Mngr, finished. totSessionCpu=0:23:05 mem=2438.4M
[02/25 14:36:53   1384s] Usable buffer cells for single buffer setup transform:
[02/25 14:36:53   1384s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[02/25 14:36:53   1384s] Number of usable buffer cells above: 9
[02/25 14:36:53   1384s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2438.4M, EPOCH TIME: 1677364613.999792
[02/25 14:36:54   1384s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2438.4M, EPOCH TIME: 1677364614.000377
[02/25 14:36:54   1385s] Reclaim Optimization WNS Slack 0.007  TNS Slack 0.000 Density 64.53
[02/25 14:36:54   1385s] +---------+---------+--------+--------+------------+--------+
[02/25 14:36:54   1385s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/25 14:36:54   1385s] +---------+---------+--------+--------+------------+--------+
[02/25 14:36:54   1385s] |   64.53%|        -|   0.007|   0.000|   0:00:00.0| 2438.4M|
[02/25 14:36:55   1386s] |   64.53%|        0|   0.007|   0.000|   0:00:01.0| 2439.9M|
[02/25 14:36:55   1386s] #optDebug: <stH: 1.4000 MiSeL: 25.9160>
[02/25 14:36:58   1389s] |   64.53%|       25|   0.006|   0.000|   0:00:03.0| 2463.5M|
[02/25 14:36:59   1389s] |   64.53%|        3|   0.006|   0.000|   0:00:01.0| 2465.5M|
[02/25 14:36:59   1390s] |   64.53%|        0|   0.006|   0.000|   0:00:00.0| 2465.5M|
[02/25 14:36:59   1390s] #optDebug: <stH: 1.4000 MiSeL: 25.9160>
[02/25 14:36:59   1390s] #optDebug: RTR_SNLTF <10.0000 1.4000> <14.0000> 
[02/25 14:36:59   1390s] |   64.53%|        0|   0.006|   0.000|   0:00:00.0| 2465.5M|
[02/25 14:36:59   1390s] +---------+---------+--------+--------+------------+--------+
[02/25 14:36:59   1390s] Reclaim Optimization End WNS Slack 0.006  TNS Slack 0.000 Density 64.53
[02/25 14:36:59   1390s] 
[02/25 14:36:59   1390s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 3 Resize = 0 **
[02/25 14:36:59   1390s] --------------------------------------------------------------
[02/25 14:36:59   1390s] |                                   | Total     | Sequential |
[02/25 14:36:59   1390s] --------------------------------------------------------------
[02/25 14:36:59   1390s] | Num insts resized                 |       0  |       0    |
[02/25 14:36:59   1390s] | Num insts undone                  |       0  |       0    |
[02/25 14:36:59   1390s] | Num insts Downsized               |       0  |       0    |
[02/25 14:36:59   1390s] | Num insts Samesized               |       0  |       0    |
[02/25 14:36:59   1390s] | Num insts Upsized                 |       0  |       0    |
[02/25 14:36:59   1390s] | Num multiple commits+uncommits    |       0  |       -    |
[02/25 14:36:59   1390s] --------------------------------------------------------------
[02/25 14:36:59   1390s] Bottom Preferred Layer:
[02/25 14:36:59   1390s] +---------------+------------+------------+----------+
[02/25 14:36:59   1390s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[02/25 14:36:59   1390s] +---------------+------------+------------+----------+
[02/25 14:36:59   1390s] | metal3 (z=3)  |          0 |         12 | default  |
[02/25 14:36:59   1390s] | metal4 (z=4)  |         22 |          0 | default  |
[02/25 14:36:59   1390s] +---------------+------------+------------+----------+
[02/25 14:36:59   1390s] Via Pillar Rule:
[02/25 14:36:59   1390s]     None
[02/25 14:36:59   1390s] 
[02/25 14:36:59   1390s] Number of times islegalLocAvaiable called = 5 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/25 14:36:59   1390s] End: Core Area Reclaim Optimization (cpu = 0:00:06.3) (real = 0:00:06.0) **
[02/25 14:36:59   1390s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2465.5M, EPOCH TIME: 1677364619.811582
[02/25 14:36:59   1390s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29763).
[02/25 14:36:59   1390s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:59   1390s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:59   1390s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:59   1390s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.086, MEM:2465.5M, EPOCH TIME: 1677364619.897096
[02/25 14:36:59   1390s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2465.5M, EPOCH TIME: 1677364619.898712
[02/25 14:36:59   1390s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2465.5M, EPOCH TIME: 1677364619.899025
[02/25 14:36:59   1390s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2465.5M, EPOCH TIME: 1677364619.924380
[02/25 14:36:59   1390s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:59   1390s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:36:59   1390s] 
[02/25 14:36:59   1390s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:36:59   1390s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.016, MEM:2465.5M, EPOCH TIME: 1677364619.940420
[02/25 14:36:59   1390s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2465.5M, EPOCH TIME: 1677364619.940616
[02/25 14:36:59   1390s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2465.5M, EPOCH TIME: 1677364619.940780
[02/25 14:36:59   1390s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2465.5M, EPOCH TIME: 1677364619.945801
[02/25 14:36:59   1390s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:2465.5M, EPOCH TIME: 1677364619.946360
[02/25 14:36:59   1390s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.048, MEM:2465.5M, EPOCH TIME: 1677364619.946676
[02/25 14:36:59   1390s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.048, MEM:2465.5M, EPOCH TIME: 1677364619.946828
[02/25 14:36:59   1390s] TDRefine: refinePlace mode is spiral
[02/25 14:36:59   1390s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9687.15
[02/25 14:36:59   1390s] OPERPROF: Starting RefinePlace at level 1, MEM:2465.5M, EPOCH TIME: 1677364619.947013
[02/25 14:36:59   1390s] *** Starting refinePlace (0:23:11 mem=2465.5M) ***
[02/25 14:36:59   1390s] Total net bbox length = 1.508e+05 (7.684e+04 7.395e+04) (ext = 4.620e+03)
[02/25 14:36:59   1390s] 
[02/25 14:36:59   1390s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:36:59   1390s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/25 14:36:59   1390s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:36:59   1390s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:36:59   1390s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2465.5M, EPOCH TIME: 1677364619.994404
[02/25 14:36:59   1390s] Starting refinePlace ...
[02/25 14:36:59   1390s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:36:59   1390s] One DDP V2 for no tweak run.
[02/25 14:37:00   1390s] 
[02/25 14:37:00   1390s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[02/25 14:37:00   1391s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/25 14:37:00   1391s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[02/25 14:37:00   1391s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/25 14:37:00   1391s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=2465.5MB) @(0:23:11 - 0:23:12).
[02/25 14:37:00   1391s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/25 14:37:00   1391s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2465.5MB
[02/25 14:37:00   1391s] Statistics of distance of Instance movement in refine placement:
[02/25 14:37:00   1391s]   maximum (X+Y) =         0.00 um
[02/25 14:37:00   1391s]   mean    (X+Y) =         0.00 um
[02/25 14:37:00   1391s] Summary Report:
[02/25 14:37:00   1391s] Instances move: 0 (out of 29752 movable)
[02/25 14:37:00   1391s] Instances flipped: 0
[02/25 14:37:00   1391s] Mean displacement: 0.00 um
[02/25 14:37:00   1391s] Max displacement: 0.00 um 
[02/25 14:37:00   1391s] Total instances moved : 0
[02/25 14:37:00   1391s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.660, REAL:0.653, MEM:2465.5M, EPOCH TIME: 1677364620.647440
[02/25 14:37:00   1391s] Total net bbox length = 1.508e+05 (7.684e+04 7.395e+04) (ext = 4.620e+03)
[02/25 14:37:00   1391s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2465.5MB
[02/25 14:37:00   1391s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=2465.5MB) @(0:23:11 - 0:23:12).
[02/25 14:37:00   1391s] *** Finished refinePlace (0:23:12 mem=2465.5M) ***
[02/25 14:37:00   1391s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9687.15
[02/25 14:37:00   1391s] OPERPROF: Finished RefinePlace at level 1, CPU:0.710, REAL:0.714, MEM:2465.5M, EPOCH TIME: 1677364620.660612
[02/25 14:37:00   1391s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2465.5M, EPOCH TIME: 1677364620.896631
[02/25 14:37:00   1391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29763).
[02/25 14:37:00   1391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:37:00   1391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:37:00   1391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:37:00   1391s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.090, MEM:2465.5M, EPOCH TIME: 1677364620.986822
[02/25 14:37:00   1391s] *** maximum move = 0.00 um ***
[02/25 14:37:00   1391s] *** Finished re-routing un-routed nets (2465.5M) ***
[02/25 14:37:01   1391s] OPERPROF: Starting DPlace-Init at level 1, MEM:2465.5M, EPOCH TIME: 1677364621.032560
[02/25 14:37:01   1391s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2465.5M, EPOCH TIME: 1677364621.058292
[02/25 14:37:01   1391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:37:01   1391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:37:01   1391s] 
[02/25 14:37:01   1391s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:37:01   1391s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:2465.5M, EPOCH TIME: 1677364621.074862
[02/25 14:37:01   1391s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2465.5M, EPOCH TIME: 1677364621.075038
[02/25 14:37:01   1391s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2465.5M, EPOCH TIME: 1677364621.075199
[02/25 14:37:01   1391s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2465.5M, EPOCH TIME: 1677364621.080296
[02/25 14:37:01   1391s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2465.5M, EPOCH TIME: 1677364621.080880
[02/25 14:37:01   1391s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.049, MEM:2465.5M, EPOCH TIME: 1677364621.081179
[02/25 14:37:01   1392s] 
[02/25 14:37:01   1392s] *** Finish Physical Update (cpu=0:00:01.5 real=0:00:02.0 mem=2465.5M) ***
[02/25 14:37:01   1392s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9687.20
[02/25 14:37:01   1392s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:07.8/0:00:07.8 (1.0), totSession cpu/real = 0:23:12.2/1:02:43.3 (0.4), mem = 2465.5M
[02/25 14:37:01   1392s] 
[02/25 14:37:01   1392s] =============================================================================================
[02/25 14:37:01   1392s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    21.15-s110_1
[02/25 14:37:01   1392s] =============================================================================================
[02/25 14:37:01   1392s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:37:01   1392s] ---------------------------------------------------------------------------------------------
[02/25 14:37:01   1392s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.2    1.0
[02/25 14:37:01   1392s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   3.9 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:37:01   1392s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:37:01   1392s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:37:01   1392s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:37:01   1392s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:37:01   1392s] [ OptimizationStep       ]      1   0:00:00.5  (   6.9 % )     0:00:05.5 /  0:00:05.5    1.0
[02/25 14:37:01   1392s] [ OptSingleIteration     ]      5   0:00:00.4  (   5.0 % )     0:00:05.0 /  0:00:05.0    1.0
[02/25 14:37:01   1392s] [ OptGetWeight           ]    595   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.6
[02/25 14:37:01   1392s] [ OptEval                ]    595   0:00:01.7  (  21.6 % )     0:00:01.7 /  0:00:01.7    1.0
[02/25 14:37:01   1392s] [ OptCommit              ]    595   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.4
[02/25 14:37:01   1392s] [ PostCommitDelayUpdate  ]    595   0:00:00.2  (   2.2 % )     0:00:02.0 /  0:00:02.0    1.0
[02/25 14:37:01   1392s] [ IncrDelayCalc          ]    143   0:00:01.9  (  23.7 % )     0:00:01.9 /  0:00:01.9    1.0
[02/25 14:37:01   1392s] [ RefinePlace            ]      1   0:00:01.5  (  18.6 % )     0:00:01.5 /  0:00:01.5    1.0
[02/25 14:37:01   1392s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[02/25 14:37:01   1392s] [ IncrTimingUpdate       ]      6   0:00:00.7  (   9.0 % )     0:00:00.7 /  0:00:00.7    1.0
[02/25 14:37:01   1392s] [ MISC                   ]          0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:37:01   1392s] ---------------------------------------------------------------------------------------------
[02/25 14:37:01   1392s]  AreaOpt #1 TOTAL                   0:00:07.8  ( 100.0 % )     0:00:07.8 /  0:00:07.8    1.0
[02/25 14:37:01   1392s] ---------------------------------------------------------------------------------------------
[02/25 14:37:01   1392s] 
[02/25 14:37:01   1392s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2446.4M, EPOCH TIME: 1677364621.298347
[02/25 14:37:01   1392s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:37:01   1392s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:37:01   1392s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:37:01   1392s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:37:01   1392s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.085, MEM:2385.4M, EPOCH TIME: 1677364621.383386
[02/25 14:37:01   1392s] TotalInstCnt at PhyDesignMc Destruction: 29763
[02/25 14:37:01   1392s] End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=2385.43M, totSessionCpu=0:23:12).
[02/25 14:37:01   1392s] postCtsLateCongRepair #1 0
[02/25 14:37:01   1392s] postCtsLateCongRepair #1 0
[02/25 14:37:01   1392s] postCtsLateCongRepair #1 0
[02/25 14:37:01   1392s] postCtsLateCongRepair #1 0
[02/25 14:37:01   1392s] Starting local wire reclaim
[02/25 14:37:01   1392s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2385.4M, EPOCH TIME: 1677364621.428166
[02/25 14:37:01   1392s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2385.4M, EPOCH TIME: 1677364621.428420
[02/25 14:37:01   1392s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2385.4M, EPOCH TIME: 1677364621.428758
[02/25 14:37:01   1392s] Processing tracks to init pin-track alignment.
[02/25 14:37:01   1392s] z: 2, totalTracks: 1
[02/25 14:37:01   1392s] z: 4, totalTracks: 1
[02/25 14:37:01   1392s] z: 6, totalTracks: 1
[02/25 14:37:01   1392s] z: 8, totalTracks: 1
[02/25 14:37:01   1392s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:37:01   1392s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2385.4M, EPOCH TIME: 1677364621.456257
[02/25 14:37:01   1392s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:37:01   1392s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:37:01   1392s] 
[02/25 14:37:01   1392s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:37:01   1392s] 
[02/25 14:37:01   1392s]  Skipping Bad Lib Cell Checking (CMU) !
[02/25 14:37:01   1392s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.017, MEM:2385.4M, EPOCH TIME: 1677364621.473302
[02/25 14:37:01   1392s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2385.4M, EPOCH TIME: 1677364621.473501
[02/25 14:37:01   1392s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2385.4M, EPOCH TIME: 1677364621.473696
[02/25 14:37:01   1392s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2385.4MB).
[02/25 14:37:01   1392s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.051, MEM:2385.4M, EPOCH TIME: 1677364621.479281
[02/25 14:37:01   1392s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.051, MEM:2385.4M, EPOCH TIME: 1677364621.479436
[02/25 14:37:01   1392s] TDRefine: refinePlace mode is spiral
[02/25 14:37:01   1392s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9687.16
[02/25 14:37:01   1392s] OPERPROF:   Starting RefinePlace at level 2, MEM:2385.4M, EPOCH TIME: 1677364621.479639
[02/25 14:37:01   1392s] *** Starting refinePlace (0:23:12 mem=2385.4M) ***
[02/25 14:37:01   1392s] Total net bbox length = 1.508e+05 (7.684e+04 7.395e+04) (ext = 4.620e+03)
[02/25 14:37:01   1392s] 
[02/25 14:37:01   1392s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:37:01   1392s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:37:01   1392s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:37:01   1392s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2385.4M, EPOCH TIME: 1677364621.530587
[02/25 14:37:01   1392s] Starting refinePlace ...
[02/25 14:37:01   1392s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:37:01   1392s] One DDP V2 for no tweak run.
[02/25 14:37:01   1392s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2385.4M, EPOCH TIME: 1677364621.543801
[02/25 14:37:01   1392s] OPERPROF:         Starting spMPad at level 5, MEM:2403.4M, EPOCH TIME: 1677364621.605571
[02/25 14:37:01   1392s] OPERPROF:           Starting spContextMPad at level 6, MEM:2403.4M, EPOCH TIME: 1677364621.608558
[02/25 14:37:01   1392s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2403.4M, EPOCH TIME: 1677364621.608732
[02/25 14:37:01   1392s] MP Top (29752): mp=1.050. U=0.645.
[02/25 14:37:01   1392s] OPERPROF:         Finished spMPad at level 5, CPU:0.020, REAL:0.015, MEM:2403.4M, EPOCH TIME: 1677364621.621024
[02/25 14:37:01   1392s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2403.4M, EPOCH TIME: 1677364621.628513
[02/25 14:37:01   1392s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2403.4M, EPOCH TIME: 1677364621.628682
[02/25 14:37:01   1392s] OPERPROF:             Starting InitSKP at level 7, MEM:2403.4M, EPOCH TIME: 1677364621.629110
[02/25 14:37:01   1392s] no activity file in design. spp won't run.
[02/25 14:37:01   1392s] no activity file in design. spp won't run.
[02/25 14:37:03   1394s] *** Finished SKP initialization (cpu=0:00:01.7, real=0:00:02.0)***
[02/25 14:37:03   1394s] OPERPROF:             Finished InitSKP at level 7, CPU:1.710, REAL:1.716, MEM:2457.8M, EPOCH TIME: 1677364623.344794
[02/25 14:37:03   1394s] Timing cost in AAE based: 2240944.4545774902217090
[02/25 14:37:03   1394s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:2.210, REAL:2.221, MEM:2473.1M, EPOCH TIME: 1677364623.849823
[02/25 14:37:03   1394s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:2.220, REAL:2.224, MEM:2473.1M, EPOCH TIME: 1677364623.852544
[02/25 14:37:03   1394s] SKP cleared!
[02/25 14:37:03   1394s] AAE Timing clean up.
[02/25 14:37:03   1394s] Tweakage: fix icg 1, fix clk 0.
[02/25 14:37:03   1394s] Tweakage: density cost 1, scale 0.4.
[02/25 14:37:03   1394s] Tweakage: activity cost 0, scale 1.0.
[02/25 14:37:03   1394s] Tweakage: timing cost on, scale 1.0.
[02/25 14:37:03   1394s] OPERPROF:         Starting CoreOperation at level 5, MEM:2473.1M, EPOCH TIME: 1677364623.865816
[02/25 14:37:03   1394s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2473.1M, EPOCH TIME: 1677364623.894202
[02/25 14:37:05   1396s] Tweakage swap 546 pairs.
[02/25 14:37:07   1398s] Tweakage swap 275 pairs.
[02/25 14:37:09   1400s] Tweakage swap 273 pairs.
[02/25 14:37:11   1402s] Tweakage swap 132 pairs.
[02/25 14:37:13   1404s] Tweakage swap 13 pairs.
[02/25 14:37:15   1406s] Tweakage swap 11 pairs.
[02/25 14:37:16   1407s] Tweakage swap 8 pairs.
[02/25 14:37:18   1409s] Tweakage swap 15 pairs.
[02/25 14:37:20   1411s] Tweakage swap 1 pairs.
[02/25 14:37:22   1413s] Tweakage swap 0 pairs.
[02/25 14:37:24   1415s] Tweakage swap 0 pairs.
[02/25 14:37:26   1417s] Tweakage swap 2 pairs.
[02/25 14:37:27   1418s] Tweakage swap 198 pairs.
[02/25 14:37:28   1419s] Tweakage swap 94 pairs.
[02/25 14:37:29   1420s] Tweakage swap 109 pairs.
[02/25 14:37:30   1421s] Tweakage swap 46 pairs.
[02/25 14:37:31   1422s] Tweakage swap 15 pairs.
[02/25 14:37:32   1423s] Tweakage swap 8 pairs.
[02/25 14:37:33   1424s] Tweakage swap 5 pairs.
[02/25 14:37:34   1425s] Tweakage swap 5 pairs.
[02/25 14:37:35   1425s] Tweakage swap 1 pairs.
[02/25 14:37:36   1426s] Tweakage swap 2 pairs.
[02/25 14:37:36   1427s] Tweakage swap 2 pairs.
[02/25 14:37:37   1428s] Tweakage swap 1 pairs.
[02/25 14:37:37   1428s] Tweakage move 172 insts.
[02/25 14:37:38   1429s] Tweakage move 36 insts.
[02/25 14:37:38   1429s] Tweakage move 10 insts.
[02/25 14:37:38   1429s] Tweakage move 2 insts.
[02/25 14:37:38   1429s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:34.460, REAL:34.372, MEM:2473.1M, EPOCH TIME: 1677364658.266691
[02/25 14:37:38   1429s] OPERPROF:         Finished CoreOperation at level 5, CPU:34.500, REAL:34.405, MEM:2473.1M, EPOCH TIME: 1677364658.270774
[02/25 14:37:38   1429s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:36.830, REAL:36.736, MEM:2473.1M, EPOCH TIME: 1677364658.279475
[02/25 14:37:38   1429s] Move report: Congestion aware Tweak moves 1952 insts, mean move: 1.98 um, max move: 8.95 um 
[02/25 14:37:38   1429s] 	Max move on inst (FE_RC_19454_0): (133.67, 112.84) --> (138.42, 117.04)
[02/25 14:37:38   1429s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:36.8, real=0:00:37.0, mem=2473.1mb) @(0:23:12 - 0:23:49).
[02/25 14:37:38   1429s] 
[02/25 14:37:38   1429s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[02/25 14:37:38   1429s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/25 14:37:38   1429s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[02/25 14:37:38   1429s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/25 14:37:38   1429s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=2473.1MB) @(0:23:49 - 0:23:50).
[02/25 14:37:38   1429s] Move report: Detail placement moves 1952 insts, mean move: 1.98 um, max move: 8.95 um 
[02/25 14:37:38   1429s] 	Max move on inst (FE_RC_19454_0): (133.67, 112.84) --> (138.42, 117.04)
[02/25 14:37:38   1429s] 	Runtime: CPU: 0:00:37.5 REAL: 0:00:37.0 MEM: 2473.1MB
[02/25 14:37:38   1429s] Statistics of distance of Instance movement in refine placement:
[02/25 14:37:38   1429s]   maximum (X+Y) =         8.95 um
[02/25 14:37:38   1429s]   inst (FE_RC_19454_0) with max move: (133.67, 112.84) -> (138.42, 117.04)
[02/25 14:37:38   1429s]   mean    (X+Y) =         1.98 um
[02/25 14:37:38   1429s] Summary Report:
[02/25 14:37:38   1429s] Instances move: 1952 (out of 29752 movable)
[02/25 14:37:38   1429s] Instances flipped: 0
[02/25 14:37:38   1429s] Mean displacement: 1.98 um
[02/25 14:37:38   1429s] Max displacement: 8.95 um (Instance: FE_RC_19454_0) (133.67, 112.84) -> (138.42, 117.04)
[02/25 14:37:38   1429s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[02/25 14:37:38   1429s] Total instances moved : 1952
[02/25 14:37:38   1429s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:37.480, REAL:37.396, MEM:2473.1M, EPOCH TIME: 1677364658.927015
[02/25 14:37:38   1429s] Total net bbox length = 1.503e+05 (7.668e+04 7.367e+04) (ext = 4.620e+03)
[02/25 14:37:38   1429s] Runtime: CPU: 0:00:37.5 REAL: 0:00:37.0 MEM: 2473.1MB
[02/25 14:37:38   1429s] [CPU] RefinePlace/total (cpu=0:00:37.5, real=0:00:37.0, mem=2473.1MB) @(0:23:12 - 0:23:50).
[02/25 14:37:38   1429s] *** Finished refinePlace (0:23:50 mem=2473.1M) ***
[02/25 14:37:38   1429s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9687.16
[02/25 14:37:38   1429s] OPERPROF:   Finished RefinePlace at level 2, CPU:37.550, REAL:37.459, MEM:2473.1M, EPOCH TIME: 1677364658.938994
[02/25 14:37:38   1429s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2473.1M, EPOCH TIME: 1677364658.939163
[02/25 14:37:38   1429s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29763).
[02/25 14:37:38   1429s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:37:39   1430s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:37:39   1430s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:37:39   1430s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.110, REAL:0.109, MEM:2393.1M, EPOCH TIME: 1677364659.048441
[02/25 14:37:39   1430s] OPERPROF: Finished RefinePlace2 at level 1, CPU:37.710, REAL:37.622, MEM:2393.1M, EPOCH TIME: 1677364659.049781
[02/25 14:37:39   1430s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/25 14:37:39   1430s] #################################################################################
[02/25 14:37:39   1430s] # Design Stage: PreRoute
[02/25 14:37:39   1430s] # Design Name: myPMul32_4
[02/25 14:37:39   1430s] # Design Mode: 90nm
[02/25 14:37:39   1430s] # Analysis Mode: MMMC Non-OCV 
[02/25 14:37:39   1430s] # Parasitics Mode: No SPEF/RCDB 
[02/25 14:37:39   1430s] # Signoff Settings: SI Off 
[02/25 14:37:39   1430s] #################################################################################
[02/25 14:37:40   1431s] Calculate delays in Single mode...
[02/25 14:37:40   1431s] Topological Sorting (REAL = 0:00:00.0, MEM = 2381.6M, InitMEM = 2381.6M)
[02/25 14:37:40   1431s] Start delay calculation (fullDC) (1 T). (MEM=2381.6)
[02/25 14:37:40   1431s] End AAE Lib Interpolated Model. (MEM=2393.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/25 14:37:47   1438s] Total number of fetched objects 35006
[02/25 14:37:48   1439s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[02/25 14:37:48   1439s] End delay calculation. (MEM=2401.54 CPU=0:00:06.4 REAL=0:00:07.0)
[02/25 14:37:48   1439s] End delay calculation (fullDC). (MEM=2401.54 CPU=0:00:07.4 REAL=0:00:08.0)
[02/25 14:37:48   1439s] *** CDM Built up (cpu=0:00:08.7  real=0:00:09.0  mem= 2401.5M) ***
[02/25 14:37:49   1440s] eGR doReRoute: optGuide
[02/25 14:37:49   1440s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2401.5M, EPOCH TIME: 1677364669.187311
[02/25 14:37:49   1440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:37:49   1440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:37:49   1440s] All LLGs are deleted
[02/25 14:37:49   1440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:37:49   1440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:37:49   1440s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2401.5M, EPOCH TIME: 1677364669.187586
[02/25 14:37:49   1440s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2401.5M, EPOCH TIME: 1677364669.187762
[02/25 14:37:49   1440s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2354.5M, EPOCH TIME: 1677364669.189144
[02/25 14:37:49   1440s] {MMLU 0 12 34878}
[02/25 14:37:49   1440s] ### Creating LA Mngr. totSessionCpu=0:24:00 mem=2354.5M
[02/25 14:37:49   1440s] ### Creating LA Mngr, finished. totSessionCpu=0:24:00 mem=2354.5M
[02/25 14:37:49   1440s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2354.54 MB )
[02/25 14:37:49   1440s] (I)      ==================== Layers =====================
[02/25 14:37:49   1440s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:37:49   1440s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/25 14:37:49   1440s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:37:49   1440s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/25 14:37:49   1440s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/25 14:37:49   1440s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/25 14:37:49   1440s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/25 14:37:49   1440s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/25 14:37:49   1440s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/25 14:37:49   1440s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/25 14:37:49   1440s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/25 14:37:49   1440s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/25 14:37:49   1440s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/25 14:37:49   1440s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/25 14:37:49   1440s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/25 14:37:49   1440s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/25 14:37:49   1440s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/25 14:37:49   1440s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/25 14:37:49   1440s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/25 14:37:49   1440s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/25 14:37:49   1440s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/25 14:37:49   1440s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/25 14:37:49   1440s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:37:49   1440s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/25 14:37:49   1440s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/25 14:37:49   1440s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/25 14:37:49   1440s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:37:49   1440s] (I)      Started Import and model ( Curr Mem: 2354.54 MB )
[02/25 14:37:49   1440s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:37:49   1440s] (I)      == Non-default Options ==
[02/25 14:37:49   1440s] (I)      Maximum routing layer                              : 10
[02/25 14:37:49   1440s] (I)      Number of threads                                  : 1
[02/25 14:37:49   1440s] (I)      Method to set GCell size                           : row
[02/25 14:37:49   1440s] (I)      Counted 941 PG shapes. We will not process PG shapes layer by layer.
[02/25 14:37:49   1440s] (I)      Use row-based GCell size
[02/25 14:37:49   1440s] (I)      Use row-based GCell align
[02/25 14:37:49   1440s] (I)      layer 0 area = 0
[02/25 14:37:49   1440s] (I)      layer 1 area = 0
[02/25 14:37:49   1440s] (I)      layer 2 area = 0
[02/25 14:37:49   1440s] (I)      layer 3 area = 0
[02/25 14:37:49   1440s] (I)      layer 4 area = 0
[02/25 14:37:49   1440s] (I)      layer 5 area = 0
[02/25 14:37:49   1440s] (I)      layer 6 area = 0
[02/25 14:37:49   1440s] (I)      layer 7 area = 0
[02/25 14:37:49   1440s] (I)      layer 8 area = 0
[02/25 14:37:49   1440s] (I)      layer 9 area = 0
[02/25 14:37:49   1440s] (I)      GCell unit size   : 2800
[02/25 14:37:49   1440s] (I)      GCell multiplier  : 1
[02/25 14:37:49   1440s] (I)      GCell row height  : 2800
[02/25 14:37:49   1440s] (I)      Actual row height : 2800
[02/25 14:37:49   1440s] (I)      GCell align ref   : 10080 10080
[02/25 14:37:49   1440s] [NR-eGR] Track table information for default rule: 
[02/25 14:37:49   1440s] [NR-eGR] metal1 has single uniform track structure
[02/25 14:37:49   1440s] [NR-eGR] metal2 has single uniform track structure
[02/25 14:37:49   1440s] [NR-eGR] metal3 has single uniform track structure
[02/25 14:37:49   1440s] [NR-eGR] metal4 has single uniform track structure
[02/25 14:37:49   1440s] [NR-eGR] metal5 has single uniform track structure
[02/25 14:37:49   1440s] [NR-eGR] metal6 has single uniform track structure
[02/25 14:37:49   1440s] [NR-eGR] metal7 has single uniform track structure
[02/25 14:37:49   1440s] [NR-eGR] metal8 has single uniform track structure
[02/25 14:37:49   1440s] [NR-eGR] metal9 has single uniform track structure
[02/25 14:37:49   1440s] [NR-eGR] metal10 has single uniform track structure
[02/25 14:37:49   1440s] (I)      ============== Default via ===============
[02/25 14:37:49   1440s] (I)      +---+------------------+-----------------+
[02/25 14:37:49   1440s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/25 14:37:49   1440s] (I)      +---+------------------+-----------------+
[02/25 14:37:49   1440s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[02/25 14:37:49   1440s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[02/25 14:37:49   1440s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[02/25 14:37:49   1440s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[02/25 14:37:49   1440s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[02/25 14:37:49   1440s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[02/25 14:37:49   1440s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[02/25 14:37:49   1440s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[02/25 14:37:49   1440s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[02/25 14:37:49   1440s] (I)      +---+------------------+-----------------+
[02/25 14:37:49   1440s] [NR-eGR] Read 382 PG shapes
[02/25 14:37:49   1440s] [NR-eGR] Read 0 clock shapes
[02/25 14:37:49   1440s] [NR-eGR] Read 0 other shapes
[02/25 14:37:49   1440s] [NR-eGR] #Routing Blockages  : 0
[02/25 14:37:49   1440s] [NR-eGR] #Instance Blockages : 0
[02/25 14:37:49   1440s] [NR-eGR] #PG Blockages       : 382
[02/25 14:37:49   1440s] [NR-eGR] #Halo Blockages     : 0
[02/25 14:37:49   1440s] [NR-eGR] #Boundary Blockages : 0
[02/25 14:37:49   1440s] [NR-eGR] #Clock Blockages    : 0
[02/25 14:37:49   1440s] [NR-eGR] #Other Blockages    : 0
[02/25 14:37:49   1440s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/25 14:37:49   1440s] [NR-eGR] Num Prerouted Nets = 12  Num Prerouted Wires = 1508
[02/25 14:37:49   1440s] [NR-eGR] Read 34771 nets ( ignored 12 )
[02/25 14:37:49   1440s] (I)      early_global_route_priority property id does not exist.
[02/25 14:37:49   1440s] (I)      Read Num Blocks=382  Num Prerouted Wires=1508  Num CS=0
[02/25 14:37:49   1440s] (I)      Layer 1 (V) : #blockages 382 : #preroutes 891
[02/25 14:37:49   1440s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 547
[02/25 14:37:49   1440s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 70
[02/25 14:37:49   1440s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/25 14:37:49   1440s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/25 14:37:49   1440s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/25 14:37:49   1440s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/25 14:37:49   1440s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[02/25 14:37:49   1440s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[02/25 14:37:49   1440s] (I)      Number of ignored nets                =     12
[02/25 14:37:49   1440s] (I)      Number of connected nets              =      0
[02/25 14:37:49   1440s] (I)      Number of fixed nets                  =     12.  Ignored: Yes
[02/25 14:37:49   1440s] (I)      Number of clock nets                  =     12.  Ignored: No
[02/25 14:37:49   1440s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/25 14:37:49   1440s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/25 14:37:49   1440s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/25 14:37:49   1440s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/25 14:37:49   1440s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/25 14:37:49   1440s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/25 14:37:49   1440s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/25 14:37:49   1440s] (I)      Ndr track 0 does not exist
[02/25 14:37:49   1440s] (I)      ---------------------Grid Graph Info--------------------
[02/25 14:37:49   1440s] (I)      Routing area        : (0, 0) - (544320, 535360)
[02/25 14:37:49   1440s] (I)      Core area           : (10080, 10080) - (534240, 525280)
[02/25 14:37:49   1440s] (I)      Site width          :   380  (dbu)
[02/25 14:37:49   1440s] (I)      Row height          :  2800  (dbu)
[02/25 14:37:49   1440s] (I)      GCell row height    :  2800  (dbu)
[02/25 14:37:49   1440s] (I)      GCell width         :  2800  (dbu)
[02/25 14:37:49   1440s] (I)      GCell height        :  2800  (dbu)
[02/25 14:37:49   1440s] (I)      Grid                :   194   191    10
[02/25 14:37:49   1440s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[02/25 14:37:49   1440s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/25 14:37:49   1440s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/25 14:37:49   1440s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/25 14:37:49   1440s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/25 14:37:49   1440s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[02/25 14:37:49   1440s] (I)      Default pitch size  :   270   280   280   560   560   560  1680  1680  3200  3360
[02/25 14:37:49   1440s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3820  3550
[02/25 14:37:49   1440s] (I)      Num tracks per GCell: 10.37 10.00 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/25 14:37:49   1440s] (I)      Total num of tracks :  1912  1944  1912   971   955   971   318   323   166   161
[02/25 14:37:49   1440s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/25 14:37:49   1440s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/25 14:37:49   1440s] (I)      --------------------------------------------------------
[02/25 14:37:49   1440s] 
[02/25 14:37:49   1440s] [NR-eGR] ============ Routing rule table ============
[02/25 14:37:49   1440s] [NR-eGR] Rule id: 0  Nets: 34759
[02/25 14:37:49   1440s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/25 14:37:49   1440s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[02/25 14:37:49   1440s] (I)                    Pitch  280  280  560  560  560  1680  1680  3200  3360 
[02/25 14:37:49   1440s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[02/25 14:37:49   1440s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[02/25 14:37:49   1440s] [NR-eGR] ========================================
[02/25 14:37:49   1440s] [NR-eGR] 
[02/25 14:37:49   1440s] (I)      =============== Blocked Tracks ===============
[02/25 14:37:49   1440s] (I)      +-------+---------+----------+---------------+
[02/25 14:37:49   1440s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/25 14:37:49   1440s] (I)      +-------+---------+----------+---------------+
[02/25 14:37:49   1440s] (I)      |     1 |       0 |        0 |         0.00% |
[02/25 14:37:49   1440s] (I)      |     2 |  371304 |     8504 |         2.29% |
[02/25 14:37:49   1440s] (I)      |     3 |  370928 |        0 |         0.00% |
[02/25 14:37:49   1440s] (I)      |     4 |  185461 |        0 |         0.00% |
[02/25 14:37:49   1440s] (I)      |     5 |  185270 |        0 |         0.00% |
[02/25 14:37:49   1440s] (I)      |     6 |  185461 |        0 |         0.00% |
[02/25 14:37:49   1440s] (I)      |     7 |   61692 |        0 |         0.00% |
[02/25 14:37:49   1440s] (I)      |     8 |   61693 |        0 |         0.00% |
[02/25 14:37:49   1440s] (I)      |     9 |   32204 |        0 |         0.00% |
[02/25 14:37:49   1440s] (I)      |    10 |   30751 |        0 |         0.00% |
[02/25 14:37:49   1440s] (I)      +-------+---------+----------+---------------+
[02/25 14:37:49   1440s] (I)      Finished Import and model ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2380.90 MB )
[02/25 14:37:49   1440s] (I)      Reset routing kernel
[02/25 14:37:49   1440s] (I)      Started Global Routing ( Curr Mem: 2380.90 MB )
[02/25 14:37:49   1440s] (I)      totalPins=95079  totalGlobalPin=81675 (85.90%)
[02/25 14:37:49   1440s] (I)      total 2D Cap : 1476260 = (650094 H, 826166 V)
[02/25 14:37:49   1440s] [NR-eGR] Layer group 1: route 34759 net(s) in layer range [2, 10]
[02/25 14:37:49   1440s] (I)      
[02/25 14:37:49   1440s] (I)      ============  Phase 1a Route ============
[02/25 14:37:49   1440s] (I)      Usage: 109076 = (56999 H, 52077 V) = (8.77% H, 6.30% V) = (7.980e+04um H, 7.291e+04um V)
[02/25 14:37:49   1440s] (I)      
[02/25 14:37:49   1440s] (I)      ============  Phase 1b Route ============
[02/25 14:37:49   1440s] (I)      Usage: 109076 = (56999 H, 52077 V) = (8.77% H, 6.30% V) = (7.980e+04um H, 7.291e+04um V)
[02/25 14:37:49   1440s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.527064e+05um
[02/25 14:37:49   1440s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/25 14:37:49   1440s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/25 14:37:49   1440s] (I)      
[02/25 14:37:49   1440s] (I)      ============  Phase 1c Route ============
[02/25 14:37:49   1440s] (I)      Usage: 109076 = (56999 H, 52077 V) = (8.77% H, 6.30% V) = (7.980e+04um H, 7.291e+04um V)
[02/25 14:37:49   1440s] (I)      
[02/25 14:37:49   1440s] (I)      ============  Phase 1d Route ============
[02/25 14:37:49   1440s] (I)      Usage: 109076 = (56999 H, 52077 V) = (8.77% H, 6.30% V) = (7.980e+04um H, 7.291e+04um V)
[02/25 14:37:49   1440s] (I)      
[02/25 14:37:49   1440s] (I)      ============  Phase 1e Route ============
[02/25 14:37:49   1440s] (I)      Usage: 109076 = (56999 H, 52077 V) = (8.77% H, 6.30% V) = (7.980e+04um H, 7.291e+04um V)
[02/25 14:37:49   1440s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.527064e+05um
[02/25 14:37:49   1440s] (I)      
[02/25 14:37:49   1440s] (I)      ============  Phase 1l Route ============
[02/25 14:37:49   1440s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/25 14:37:49   1440s] (I)      Layer  2:     360856     90049         0           0      368600    ( 0.00%) 
[02/25 14:37:49   1440s] (I)      Layer  3:     369016     59529         0           0      368630    ( 0.00%) 
[02/25 14:37:49   1440s] (I)      Layer  4:     184490      6080         0           0      184300    ( 0.00%) 
[02/25 14:37:49   1440s] (I)      Layer  5:     184315      1206         0           0      184315    ( 0.00%) 
[02/25 14:37:49   1440s] (I)      Layer  6:     184490       244         0           0      184300    ( 0.00%) 
[02/25 14:37:49   1440s] (I)      Layer  7:      61374         0         0           0       61438    ( 0.00%) 
[02/25 14:37:49   1440s] (I)      Layer  8:      61370         0         0           0       61433    ( 0.00%) 
[02/25 14:37:49   1440s] (I)      Layer  9:      32038         0         0        4222       28033    (13.09%) 
[02/25 14:37:49   1440s] (I)      Layer 10:      30590         0         0        5225       25492    (17.01%) 
[02/25 14:37:49   1440s] (I)      Total:       1468539    157108         0        9446     1466540    ( 0.64%) 
[02/25 14:37:49   1440s] (I)      
[02/25 14:37:49   1440s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/25 14:37:49   1440s] [NR-eGR]                        OverCon            
[02/25 14:37:49   1440s] [NR-eGR]                         #Gcell     %Gcell
[02/25 14:37:49   1440s] [NR-eGR]        Layer             (1-0)    OverCon
[02/25 14:37:49   1440s] [NR-eGR] ----------------------------------------------
[02/25 14:37:49   1440s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/25 14:37:49   1440s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/25 14:37:49   1440s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/25 14:37:49   1440s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/25 14:37:49   1440s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/25 14:37:49   1440s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/25 14:37:49   1440s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/25 14:37:49   1440s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/25 14:37:49   1440s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/25 14:37:49   1440s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/25 14:37:49   1440s] [NR-eGR] ----------------------------------------------
[02/25 14:37:49   1440s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/25 14:37:49   1440s] [NR-eGR] 
[02/25 14:37:49   1440s] (I)      Finished Global Routing ( CPU: 0.24 sec, Real: 0.23 sec, Curr Mem: 2388.91 MB )
[02/25 14:37:49   1440s] (I)      total 2D Cap : 1476260 = (650094 H, 826166 V)
[02/25 14:37:49   1440s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/25 14:37:49   1440s] (I)      ============= Track Assignment ============
[02/25 14:37:49   1440s] (I)      Started Track Assignment (1T) ( Curr Mem: 2388.91 MB )
[02/25 14:37:49   1440s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/25 14:37:49   1440s] (I)      Run Multi-thread track assignment
[02/25 14:37:50   1441s] (I)      Finished Track Assignment (1T) ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 2388.91 MB )
[02/25 14:37:50   1441s] (I)      Started Export ( Curr Mem: 2388.91 MB )
[02/25 14:37:50   1441s] [NR-eGR]                  Length (um)    Vias 
[02/25 14:37:50   1441s] [NR-eGR] -------------------------------------
[02/25 14:37:50   1441s] [NR-eGR]  metal1   (1H)            13   95227 
[02/25 14:37:50   1441s] [NR-eGR]  metal2   (2V)         80767  119234 
[02/25 14:37:50   1441s] [NR-eGR]  metal3   (3H)         81051    2500 
[02/25 14:37:50   1441s] [NR-eGR]  metal4   (4V)          6396     900 
[02/25 14:37:50   1441s] [NR-eGR]  metal5   (5H)          1655      43 
[02/25 14:37:50   1441s] [NR-eGR]  metal6   (6V)           345       2 
[02/25 14:37:50   1441s] [NR-eGR]  metal7   (7H)             1       0 
[02/25 14:37:50   1441s] [NR-eGR]  metal8   (8V)             0       0 
[02/25 14:37:50   1441s] [NR-eGR]  metal9   (9H)             0       0 
[02/25 14:37:50   1441s] [NR-eGR]  metal10  (10V)            0       0 
[02/25 14:37:50   1441s] [NR-eGR] -------------------------------------
[02/25 14:37:50   1441s] [NR-eGR]           Total       170227  217906 
[02/25 14:37:50   1441s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:37:50   1441s] [NR-eGR] Total half perimeter of net bounding box: 150341um
[02/25 14:37:50   1441s] [NR-eGR] Total length: 170227um, number of vias: 217906
[02/25 14:37:50   1441s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:37:50   1441s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/25 14:37:50   1441s] [NR-eGR] --------------------------------------------------------------------------
[02/25 14:37:50   1441s] (I)      Finished Export ( CPU: 0.49 sec, Real: 0.49 sec, Curr Mem: 2379.39 MB )
[02/25 14:37:50   1441s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.34 sec, Real: 1.34 sec, Curr Mem: 2364.39 MB )
[02/25 14:37:50   1441s] (I)      ====================================== Runtime Summary =======================================
[02/25 14:37:50   1441s] (I)       Step                                         %        Start       Finish      Real       CPU 
[02/25 14:37:50   1441s] (I)      ----------------------------------------------------------------------------------------------
[02/25 14:37:50   1441s] (I)       Early Global Route kernel              100.00%  2077.10 sec  2078.44 sec  1.34 sec  1.34 sec 
[02/25 14:37:50   1441s] (I)       +-Import and model                      17.18%  2077.11 sec  2077.34 sec  0.23 sec  0.23 sec 
[02/25 14:37:50   1441s] (I)       | +-Create place DB                      9.16%  2077.11 sec  2077.23 sec  0.12 sec  0.13 sec 
[02/25 14:37:50   1441s] (I)       | | +-Import place data                  9.12%  2077.11 sec  2077.23 sec  0.12 sec  0.13 sec 
[02/25 14:37:50   1441s] (I)       | | | +-Read instances and placement     2.60%  2077.11 sec  2077.14 sec  0.03 sec  0.04 sec 
[02/25 14:37:50   1441s] (I)       | | | +-Read nets                        6.45%  2077.14 sec  2077.23 sec  0.09 sec  0.09 sec 
[02/25 14:37:50   1441s] (I)       | +-Create route DB                      6.59%  2077.23 sec  2077.32 sec  0.09 sec  0.08 sec 
[02/25 14:37:50   1441s] (I)       | | +-Import route data (1T)             6.53%  2077.23 sec  2077.32 sec  0.09 sec  0.08 sec 
[02/25 14:37:50   1441s] (I)       | | | +-Read blockages ( Layer 2-10 )    0.84%  2077.24 sec  2077.25 sec  0.01 sec  0.01 sec 
[02/25 14:37:50   1441s] (I)       | | | | +-Read routing blockages         0.00%  2077.24 sec  2077.24 sec  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)       | | | | +-Read instance blockages        0.57%  2077.24 sec  2077.25 sec  0.01 sec  0.01 sec 
[02/25 14:37:50   1441s] (I)       | | | | +-Read PG blockages              0.01%  2077.25 sec  2077.25 sec  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)       | | | | +-Read clock blockages           0.00%  2077.25 sec  2077.25 sec  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)       | | | | +-Read other blockages           0.00%  2077.25 sec  2077.25 sec  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)       | | | | +-Read halo blockages            0.03%  2077.25 sec  2077.25 sec  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)       | | | | +-Read boundary cut boxes        0.00%  2077.25 sec  2077.25 sec  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)       | | | +-Read blackboxes                  0.00%  2077.26 sec  2077.26 sec  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)       | | | +-Read prerouted                   0.97%  2077.26 sec  2077.27 sec  0.01 sec  0.01 sec 
[02/25 14:37:50   1441s] (I)       | | | +-Read unlegalized nets            0.39%  2077.27 sec  2077.27 sec  0.01 sec  0.01 sec 
[02/25 14:37:50   1441s] (I)       | | | +-Read nets                        0.93%  2077.27 sec  2077.29 sec  0.01 sec  0.01 sec 
[02/25 14:37:50   1441s] (I)       | | | +-Set up via pillars               0.01%  2077.29 sec  2077.29 sec  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)       | | | +-Initialize 3D grid graph         0.17%  2077.29 sec  2077.30 sec  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)       | | | +-Model blockage capacity          1.43%  2077.30 sec  2077.32 sec  0.02 sec  0.02 sec 
[02/25 14:37:50   1441s] (I)       | | | | +-Initialize 3D capacity         1.26%  2077.30 sec  2077.31 sec  0.02 sec  0.02 sec 
[02/25 14:37:50   1441s] (I)       | +-Read aux data                        0.00%  2077.32 sec  2077.32 sec  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)       | +-Others data preparation              0.17%  2077.32 sec  2077.32 sec  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)       | +-Create route kernel                  0.72%  2077.32 sec  2077.33 sec  0.01 sec  0.01 sec 
[02/25 14:37:50   1441s] (I)       +-Global Routing                        17.34%  2077.34 sec  2077.57 sec  0.23 sec  0.24 sec 
[02/25 14:37:50   1441s] (I)       | +-Initialization                       0.55%  2077.34 sec  2077.35 sec  0.01 sec  0.01 sec 
[02/25 14:37:50   1441s] (I)       | +-Net group 1                         15.68%  2077.35 sec  2077.56 sec  0.21 sec  0.21 sec 
[02/25 14:37:50   1441s] (I)       | | +-Generate topology                  1.29%  2077.35 sec  2077.37 sec  0.02 sec  0.02 sec 
[02/25 14:37:50   1441s] (I)       | | +-Phase 1a                           3.81%  2077.37 sec  2077.42 sec  0.05 sec  0.05 sec 
[02/25 14:37:50   1441s] (I)       | | | +-Pattern routing (1T)             2.89%  2077.37 sec  2077.41 sec  0.04 sec  0.04 sec 
[02/25 14:37:50   1441s] (I)       | | | +-Add via demand to 2D             0.80%  2077.41 sec  2077.42 sec  0.01 sec  0.01 sec 
[02/25 14:37:50   1441s] (I)       | | +-Phase 1b                           0.03%  2077.42 sec  2077.43 sec  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)       | | +-Phase 1c                           0.00%  2077.43 sec  2077.43 sec  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)       | | +-Phase 1d                           0.00%  2077.43 sec  2077.43 sec  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)       | | +-Phase 1e                           0.05%  2077.43 sec  2077.43 sec  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)       | | | +-Route legalization               0.00%  2077.43 sec  2077.43 sec  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)       | | +-Phase 1l                           9.69%  2077.43 sec  2077.56 sec  0.13 sec  0.13 sec 
[02/25 14:37:50   1441s] (I)       | | | +-Layer assignment (1T)            9.34%  2077.43 sec  2077.56 sec  0.13 sec  0.12 sec 
[02/25 14:37:50   1441s] (I)       | +-Clean cong LA                        0.00%  2077.56 sec  2077.56 sec  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)       +-Export 3D cong map                     0.94%  2077.57 sec  2077.58 sec  0.01 sec  0.01 sec 
[02/25 14:37:50   1441s] (I)       | +-Export 2D cong map                   0.08%  2077.58 sec  2077.58 sec  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)       +-Extract Global 3D Wires                0.40%  2077.63 sec  2077.63 sec  0.01 sec  0.01 sec 
[02/25 14:37:50   1441s] (I)       +-Track Assignment (1T)                 22.41%  2077.63 sec  2077.93 sec  0.30 sec  0.30 sec 
[02/25 14:37:50   1441s] (I)       | +-Initialization                       0.22%  2077.63 sec  2077.64 sec  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)       | +-Track Assignment Kernel             21.69%  2077.64 sec  2077.93 sec  0.29 sec  0.29 sec 
[02/25 14:37:50   1441s] (I)       | +-Free Memory                          0.01%  2077.93 sec  2077.93 sec  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)       +-Export                                36.18%  2077.93 sec  2078.42 sec  0.49 sec  0.49 sec 
[02/25 14:37:50   1441s] (I)       | +-Export DB wires                     12.89%  2077.94 sec  2078.11 sec  0.17 sec  0.17 sec 
[02/25 14:37:50   1441s] (I)       | | +-Export all nets                    9.71%  2077.94 sec  2078.07 sec  0.13 sec  0.13 sec 
[02/25 14:37:50   1441s] (I)       | | +-Set wire vias                      2.41%  2078.08 sec  2078.11 sec  0.03 sec  0.03 sec 
[02/25 14:37:50   1441s] (I)       | +-Report wirelength                    3.86%  2078.11 sec  2078.16 sec  0.05 sec  0.06 sec 
[02/25 14:37:50   1441s] (I)       | +-Update net boxes                     5.86%  2078.16 sec  2078.24 sec  0.08 sec  0.07 sec 
[02/25 14:37:50   1441s] (I)       | +-Update timing                       13.42%  2078.24 sec  2078.42 sec  0.18 sec  0.18 sec 
[02/25 14:37:50   1441s] (I)       +-Postprocess design                     0.81%  2078.42 sec  2078.43 sec  0.01 sec  0.01 sec 
[02/25 14:37:50   1441s] (I)      ===================== Summary by functions =====================
[02/25 14:37:50   1441s] (I)       Lv  Step                                 %      Real       CPU 
[02/25 14:37:50   1441s] (I)      ----------------------------------------------------------------
[02/25 14:37:50   1441s] (I)        0  Early Global Route kernel      100.00%  1.34 sec  1.34 sec 
[02/25 14:37:50   1441s] (I)        1  Export                          36.18%  0.49 sec  0.49 sec 
[02/25 14:37:50   1441s] (I)        1  Track Assignment (1T)           22.41%  0.30 sec  0.30 sec 
[02/25 14:37:50   1441s] (I)        1  Global Routing                  17.34%  0.23 sec  0.24 sec 
[02/25 14:37:50   1441s] (I)        1  Import and model                17.18%  0.23 sec  0.23 sec 
[02/25 14:37:50   1441s] (I)        1  Export 3D cong map               0.94%  0.01 sec  0.01 sec 
[02/25 14:37:50   1441s] (I)        1  Postprocess design               0.81%  0.01 sec  0.01 sec 
[02/25 14:37:50   1441s] (I)        1  Extract Global 3D Wires          0.40%  0.01 sec  0.01 sec 
[02/25 14:37:50   1441s] (I)        2  Track Assignment Kernel         21.69%  0.29 sec  0.29 sec 
[02/25 14:37:50   1441s] (I)        2  Net group 1                     15.68%  0.21 sec  0.21 sec 
[02/25 14:37:50   1441s] (I)        2  Update timing                   13.42%  0.18 sec  0.18 sec 
[02/25 14:37:50   1441s] (I)        2  Export DB wires                 12.89%  0.17 sec  0.17 sec 
[02/25 14:37:50   1441s] (I)        2  Create place DB                  9.16%  0.12 sec  0.13 sec 
[02/25 14:37:50   1441s] (I)        2  Create route DB                  6.59%  0.09 sec  0.08 sec 
[02/25 14:37:50   1441s] (I)        2  Update net boxes                 5.86%  0.08 sec  0.07 sec 
[02/25 14:37:50   1441s] (I)        2  Report wirelength                3.86%  0.05 sec  0.06 sec 
[02/25 14:37:50   1441s] (I)        2  Initialization                   0.76%  0.01 sec  0.01 sec 
[02/25 14:37:50   1441s] (I)        2  Create route kernel              0.72%  0.01 sec  0.01 sec 
[02/25 14:37:50   1441s] (I)        2  Others data preparation          0.17%  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)        2  Export 2D cong map               0.08%  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)        3  Export all nets                  9.71%  0.13 sec  0.13 sec 
[02/25 14:37:50   1441s] (I)        3  Phase 1l                         9.69%  0.13 sec  0.13 sec 
[02/25 14:37:50   1441s] (I)        3  Import place data                9.12%  0.12 sec  0.13 sec 
[02/25 14:37:50   1441s] (I)        3  Import route data (1T)           6.53%  0.09 sec  0.08 sec 
[02/25 14:37:50   1441s] (I)        3  Phase 1a                         3.81%  0.05 sec  0.05 sec 
[02/25 14:37:50   1441s] (I)        3  Set wire vias                    2.41%  0.03 sec  0.03 sec 
[02/25 14:37:50   1441s] (I)        3  Generate topology                1.29%  0.02 sec  0.02 sec 
[02/25 14:37:50   1441s] (I)        3  Phase 1e                         0.05%  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)        4  Layer assignment (1T)            9.34%  0.13 sec  0.12 sec 
[02/25 14:37:50   1441s] (I)        4  Read nets                        7.38%  0.10 sec  0.10 sec 
[02/25 14:37:50   1441s] (I)        4  Pattern routing (1T)             2.89%  0.04 sec  0.04 sec 
[02/25 14:37:50   1441s] (I)        4  Read instances and placement     2.60%  0.03 sec  0.04 sec 
[02/25 14:37:50   1441s] (I)        4  Model blockage capacity          1.43%  0.02 sec  0.02 sec 
[02/25 14:37:50   1441s] (I)        4  Read prerouted                   0.97%  0.01 sec  0.01 sec 
[02/25 14:37:50   1441s] (I)        4  Read blockages ( Layer 2-10 )    0.84%  0.01 sec  0.01 sec 
[02/25 14:37:50   1441s] (I)        4  Add via demand to 2D             0.80%  0.01 sec  0.01 sec 
[02/25 14:37:50   1441s] (I)        4  Read unlegalized nets            0.39%  0.01 sec  0.01 sec 
[02/25 14:37:50   1441s] (I)        4  Initialize 3D grid graph         0.17%  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)        5  Initialize 3D capacity           1.26%  0.02 sec  0.02 sec 
[02/25 14:37:50   1441s] (I)        5  Read instance blockages          0.57%  0.01 sec  0.01 sec 
[02/25 14:37:50   1441s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)        5  Read PG blockages                0.01%  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[02/25 14:37:50   1441s] Extraction called for design 'myPMul32_4' of instances=29763 and nets=34882 using extraction engine 'preRoute' .
[02/25 14:37:50   1441s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/25 14:37:50   1441s] Type 'man IMPEXT-3530' for more detail.
[02/25 14:37:50   1441s] PreRoute RC Extraction called for design myPMul32_4.
[02/25 14:37:50   1441s] RC Extraction called in multi-corner(1) mode.
[02/25 14:37:50   1441s] RCMode: PreRoute
[02/25 14:37:50   1441s]       RC Corner Indexes            0   
[02/25 14:37:50   1441s] Capacitance Scaling Factor   : 1.00000 
[02/25 14:37:50   1441s] Resistance Scaling Factor    : 1.00000 
[02/25 14:37:50   1441s] Clock Cap. Scaling Factor    : 1.00000 
[02/25 14:37:50   1441s] Clock Res. Scaling Factor    : 1.00000 
[02/25 14:37:50   1441s] Shrink Factor                : 1.00000
[02/25 14:37:50   1441s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/25 14:37:50   1441s] Using capacitance table file ...
[02/25 14:37:50   1441s] 
[02/25 14:37:50   1441s] Trim Metal Layers:
[02/25 14:37:50   1441s] LayerId::1 widthSet size::4
[02/25 14:37:50   1441s] LayerId::2 widthSet size::4
[02/25 14:37:50   1441s] LayerId::3 widthSet size::4
[02/25 14:37:50   1441s] LayerId::4 widthSet size::4
[02/25 14:37:50   1441s] LayerId::5 widthSet size::4
[02/25 14:37:50   1441s] LayerId::6 widthSet size::4
[02/25 14:37:50   1441s] LayerId::7 widthSet size::4
[02/25 14:37:50   1441s] LayerId::8 widthSet size::4
[02/25 14:37:50   1441s] LayerId::9 widthSet size::4
[02/25 14:37:50   1441s] LayerId::10 widthSet size::3
[02/25 14:37:50   1441s] Updating RC grid for preRoute extraction ...
[02/25 14:37:50   1441s] eee: pegSigSF::1.070000
[02/25 14:37:50   1441s] Initializing multi-corner capacitance tables ... 
[02/25 14:37:50   1441s] Initializing multi-corner resistance tables ...
[02/25 14:37:50   1441s] eee: l::1 avDens::0.095959 usedTrk::3838.379017 availTrk::40000.000000 sigTrk::3838.379017
[02/25 14:37:50   1441s] eee: l::2 avDens::0.165572 usedTrk::5944.025615 availTrk::35900.000000 sigTrk::5944.025615
[02/25 14:37:50   1441s] eee: l::3 avDens::0.162653 usedTrk::5871.769292 availTrk::36100.000000 sigTrk::5871.769292
[02/25 14:37:50   1441s] eee: l::4 avDens::0.034885 usedTrk::460.478286 availTrk::13200.000000 sigTrk::460.478286
[02/25 14:37:50   1441s] eee: l::5 avDens::0.017385 usedTrk::118.220714 availTrk::6800.000000 sigTrk::118.220714
[02/25 14:37:50   1441s] eee: l::6 avDens::0.012956 usedTrk::24.616428 availTrk::1900.000000 sigTrk::24.616428
[02/25 14:37:50   1441s] eee: l::7 avDens::0.004007 usedTrk::0.066786 availTrk::16.666667 sigTrk::0.066786
[02/25 14:37:50   1441s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:37:50   1441s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:37:50   1441s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:37:50   1441s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/25 14:37:50   1441s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.980540 uaWlH=0.025840 aWlH=0.018449 lMod=0 pMax=0.812700 pMod=83 wcR=0.500500 newSi=0.002000 wHLS=1.306541 siPrev=0 viaL=0.000000
[02/25 14:37:50   1441s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2349.391M)
[02/25 14:37:51   1442s] Compute RC Scale Done ...
[02/25 14:37:51   1442s] OPERPROF: Starting HotSpotCal at level 1, MEM:2368.5M, EPOCH TIME: 1677364671.341920
[02/25 14:37:51   1442s] [hotspot] +------------+---------------+---------------+
[02/25 14:37:51   1442s] [hotspot] |            |   max hotspot | total hotspot |
[02/25 14:37:51   1442s] [hotspot] +------------+---------------+---------------+
[02/25 14:37:51   1442s] [hotspot] | normalized |          0.00 |          0.00 |
[02/25 14:37:51   1442s] [hotspot] +------------+---------------+---------------+
[02/25 14:37:51   1442s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/25 14:37:51   1442s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/25 14:37:51   1442s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.006, MEM:2368.5M, EPOCH TIME: 1677364671.347860
[02/25 14:37:51   1442s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[02/25 14:37:51   1442s] Begin: GigaOpt Route Type Constraints Refinement
[02/25 14:37:51   1442s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:24:02.4/1:03:33.4 (0.4), mem = 2368.5M
[02/25 14:37:51   1442s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9687.21
[02/25 14:37:51   1442s] ### Creating RouteCongInterface, started
[02/25 14:37:51   1442s] 
[02/25 14:37:51   1442s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[02/25 14:37:51   1442s] 
[02/25 14:37:51   1442s] #optDebug: {0, 1.000}
[02/25 14:37:51   1442s] ### Creating RouteCongInterface, finished
[02/25 14:37:51   1442s] Updated routing constraints on 0 nets.
[02/25 14:37:51   1442s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9687.21
[02/25 14:37:51   1442s] Bottom Preferred Layer:
[02/25 14:37:51   1442s] +---------------+------------+------------+----------+
[02/25 14:37:51   1442s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[02/25 14:37:51   1442s] +---------------+------------+------------+----------+
[02/25 14:37:51   1442s] | metal3 (z=3)  |          0 |         12 | default  |
[02/25 14:37:51   1442s] | metal4 (z=4)  |         22 |          0 | default  |
[02/25 14:37:51   1442s] +---------------+------------+------------+----------+
[02/25 14:37:51   1442s] Via Pillar Rule:
[02/25 14:37:51   1442s]     None
[02/25 14:37:51   1442s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.2 (1.0), totSession cpu/real = 0:24:02.5/1:03:33.5 (0.4), mem = 2368.5M
[02/25 14:37:51   1442s] 
[02/25 14:37:51   1442s] =============================================================================================
[02/25 14:37:51   1442s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        21.15-s110_1
[02/25 14:37:51   1442s] =============================================================================================
[02/25 14:37:51   1442s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:37:51   1442s] ---------------------------------------------------------------------------------------------
[02/25 14:37:51   1442s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  81.3 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:37:51   1442s] [ MISC                   ]          0:00:00.0  (  18.7 % )     0:00:00.0 /  0:00:00.0    0.7
[02/25 14:37:51   1442s] ---------------------------------------------------------------------------------------------
[02/25 14:37:51   1442s]  CongRefineRouteType #2 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.1    1.0
[02/25 14:37:51   1442s] ---------------------------------------------------------------------------------------------
[02/25 14:37:51   1442s] 
[02/25 14:37:51   1442s] End: GigaOpt Route Type Constraints Refinement
[02/25 14:37:51   1442s] skip EGR on cluster skew clock nets.
[02/25 14:37:51   1442s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/25 14:37:51   1442s] #################################################################################
[02/25 14:37:51   1442s] # Design Stage: PreRoute
[02/25 14:37:51   1442s] # Design Name: myPMul32_4
[02/25 14:37:51   1442s] # Design Mode: 90nm
[02/25 14:37:51   1442s] # Analysis Mode: MMMC Non-OCV 
[02/25 14:37:51   1442s] # Parasitics Mode: No SPEF/RCDB 
[02/25 14:37:51   1442s] # Signoff Settings: SI Off 
[02/25 14:37:51   1442s] #################################################################################
[02/25 14:37:52   1443s] Calculate delays in Single mode...
[02/25 14:37:52   1443s] Topological Sorting (REAL = 0:00:00.0, MEM = 2366.5M, InitMEM = 2366.5M)
[02/25 14:37:52   1443s] Start delay calculation (fullDC) (1 T). (MEM=2366.47)
[02/25 14:37:53   1444s] End AAE Lib Interpolated Model. (MEM=2377.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/25 14:38:00   1451s] Total number of fetched objects 35006
[02/25 14:38:00   1451s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/25 14:38:00   1451s] End delay calculation. (MEM=2408.14 CPU=0:00:06.4 REAL=0:00:06.0)
[02/25 14:38:00   1451s] End delay calculation (fullDC). (MEM=2408.14 CPU=0:00:07.5 REAL=0:00:08.0)
[02/25 14:38:00   1451s] *** CDM Built up (cpu=0:00:08.8  real=0:00:09.0  mem= 2408.1M) ***
[02/25 14:38:00   1452s] Begin: GigaOpt postEco DRV Optimization
[02/25 14:38:00   1452s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[02/25 14:38:00   1452s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:24:12.0/1:03:43.0 (0.4), mem = 2408.1M
[02/25 14:38:00   1452s] Info: 12 nets with fixed/cover wires excluded.
[02/25 14:38:01   1452s] Info: 12 clock nets excluded from IPO operation.
[02/25 14:38:01   1452s] Processing average sequential pin duty cycle 
[02/25 14:38:01   1452s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9687.22
[02/25 14:38:01   1452s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/25 14:38:01   1452s] ### Creating PhyDesignMc. totSessionCpu=0:24:12 mem=2408.1M
[02/25 14:38:01   1452s] OPERPROF: Starting DPlace-Init at level 1, MEM:2408.1M, EPOCH TIME: 1677364681.015038
[02/25 14:38:01   1452s] Processing tracks to init pin-track alignment.
[02/25 14:38:01   1452s] z: 2, totalTracks: 1
[02/25 14:38:01   1452s] z: 4, totalTracks: 1
[02/25 14:38:01   1452s] z: 6, totalTracks: 1
[02/25 14:38:01   1452s] z: 8, totalTracks: 1
[02/25 14:38:01   1452s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:38:01   1452s] All LLGs are deleted
[02/25 14:38:01   1452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:38:01   1452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:38:01   1452s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2408.1M, EPOCH TIME: 1677364681.032244
[02/25 14:38:01   1452s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2408.1M, EPOCH TIME: 1677364681.032509
[02/25 14:38:01   1452s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2408.1M, EPOCH TIME: 1677364681.042690
[02/25 14:38:01   1452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:38:01   1452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:38:01   1452s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2408.1M, EPOCH TIME: 1677364681.044044
[02/25 14:38:01   1452s] Max number of tech site patterns supported in site array is 256.
[02/25 14:38:01   1452s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:38:01   1452s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2408.1M, EPOCH TIME: 1677364681.050115
[02/25 14:38:01   1452s] After signature check, allow fast init is true, keep pre-filter is true.
[02/25 14:38:01   1452s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/25 14:38:01   1452s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:2408.1M, EPOCH TIME: 1677364681.053139
[02/25 14:38:01   1452s] Fast DP-INIT is on for default
[02/25 14:38:01   1452s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/25 14:38:01   1452s] Atter site array init, number of instance map data is 0.
[02/25 14:38:01   1452s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.016, MEM:2408.1M, EPOCH TIME: 1677364681.060152
[02/25 14:38:01   1452s] 
[02/25 14:38:01   1452s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:38:01   1452s] 
[02/25 14:38:01   1452s]  Skipping Bad Lib Cell Checking (CMU) !
[02/25 14:38:01   1452s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.026, MEM:2408.1M, EPOCH TIME: 1677364681.068405
[02/25 14:38:01   1452s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2408.1M, EPOCH TIME: 1677364681.068597
[02/25 14:38:01   1452s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2408.1M, EPOCH TIME: 1677364681.068759
[02/25 14:38:01   1452s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2408.1MB).
[02/25 14:38:01   1452s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.059, MEM:2408.1M, EPOCH TIME: 1677364681.074352
[02/25 14:38:01   1452s] TotalInstCnt at PhyDesignMc Initialization: 29763
[02/25 14:38:01   1452s] ### Creating PhyDesignMc, finished. totSessionCpu=0:24:12 mem=2408.1M
[02/25 14:38:01   1452s] ### Creating RouteCongInterface, started
[02/25 14:38:01   1452s] 
[02/25 14:38:01   1452s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[02/25 14:38:01   1452s] 
[02/25 14:38:01   1452s] #optDebug: {0, 1.000}
[02/25 14:38:01   1452s] ### Creating RouteCongInterface, finished
[02/25 14:38:01   1452s] {MG  {4 0 1 0.0294529}  {7 0 1.4 0.143932}  {9 0 5.8 0.574576} }
[02/25 14:38:01   1452s] ### Creating LA Mngr. totSessionCpu=0:24:12 mem=2408.1M
[02/25 14:38:01   1452s] ### Creating LA Mngr, finished. totSessionCpu=0:24:12 mem=2408.1M
[02/25 14:38:02   1453s] [GPS-DRV] Optimizer parameters ============================= 
[02/25 14:38:02   1453s] [GPS-DRV] maxDensity (design): 0.95
[02/25 14:38:02   1453s] [GPS-DRV] maxLocalDensity: 0.98
[02/25 14:38:02   1453s] [GPS-DRV] All active and enabled setup views
[02/25 14:38:02   1453s] [GPS-DRV]     VView1
[02/25 14:38:02   1453s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/25 14:38:02   1453s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/25 14:38:02   1453s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/25 14:38:02   1453s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[02/25 14:38:02   1453s] [GPS-DRV] timing-driven DRV settings
[02/25 14:38:02   1453s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[02/25 14:38:02   1453s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2442.5M, EPOCH TIME: 1677364682.173576
[02/25 14:38:02   1453s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2442.5M, EPOCH TIME: 1677364682.174151
[02/25 14:38:02   1453s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/25 14:38:02   1453s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/25 14:38:02   1453s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/25 14:38:02   1453s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/25 14:38:02   1453s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/25 14:38:03   1454s] Info: violation cost 0.261867 (cap = 0.261867, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/25 14:38:03   1454s] |     0|     0|     0.00|    27|    27|    -0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 64.53%|          |         |
[02/25 14:38:04   1456s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/25 14:38:05   1456s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       7| 64.53%| 0:00:01.0|  2496.6M|
[02/25 14:38:05   1456s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/25 14:38:05   1456s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 64.53%| 0:00:00.0|  2496.6M|
[02/25 14:38:05   1456s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/25 14:38:05   1456s] Bottom Preferred Layer:
[02/25 14:38:05   1456s] +---------------+------------+------------+----------+
[02/25 14:38:05   1456s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[02/25 14:38:05   1456s] +---------------+------------+------------+----------+
[02/25 14:38:05   1456s] | metal3 (z=3)  |          0 |         12 | default  |
[02/25 14:38:05   1456s] | metal4 (z=4)  |         39 |          0 | default  |
[02/25 14:38:05   1456s] +---------------+------------+------------+----------+
[02/25 14:38:05   1456s] Via Pillar Rule:
[02/25 14:38:05   1456s]     None
[02/25 14:38:05   1456s] 
[02/25 14:38:05   1456s] *** Finish DRV Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=2496.6M) ***
[02/25 14:38:05   1456s] 
[02/25 14:38:05   1456s] Total-nets :: 34771, Stn-nets :: 0, ratio :: 0 %, Total-len 170227, Stn-len 0
[02/25 14:38:05   1456s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2477.6M, EPOCH TIME: 1677364685.082448
[02/25 14:38:05   1456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29763).
[02/25 14:38:05   1456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:38:05   1456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:38:05   1456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:38:05   1456s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.096, MEM:2390.6M, EPOCH TIME: 1677364685.178062
[02/25 14:38:05   1456s] TotalInstCnt at PhyDesignMc Destruction: 29763
[02/25 14:38:05   1456s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9687.22
[02/25 14:38:05   1456s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:24:16.2/1:03:47.2 (0.4), mem = 2390.6M
[02/25 14:38:05   1456s] 
[02/25 14:38:05   1456s] =============================================================================================
[02/25 14:38:05   1456s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     21.15-s110_1
[02/25 14:38:05   1456s] =============================================================================================
[02/25 14:38:05   1456s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:38:05   1456s] ---------------------------------------------------------------------------------------------
[02/25 14:38:05   1456s] [ SlackTraversorInit     ]      1   0:00:00.6  (  13.0 % )     0:00:00.6 /  0:00:00.6    1.0
[02/25 14:38:05   1456s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:38:05   1456s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   6.6 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:38:05   1456s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    0.9
[02/25 14:38:05   1456s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:38:05   1456s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:38:05   1456s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:02.2 /  0:00:02.2    1.0
[02/25 14:38:05   1456s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:01.9 /  0:00:01.9    1.0
[02/25 14:38:05   1456s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:38:05   1456s] [ OptEval                ]      1   0:00:01.1  (  26.7 % )     0:00:01.1 /  0:00:01.1    1.0
[02/25 14:38:05   1456s] [ OptCommit              ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.1
[02/25 14:38:05   1456s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[02/25 14:38:05   1456s] [ IncrDelayCalc          ]     25   0:00:00.4  (   9.6 % )     0:00:00.4 /  0:00:00.4    1.0
[02/25 14:38:05   1456s] [ DrvFindVioNets         ]      3   0:00:00.3  (   6.4 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:38:05   1456s] [ DrvComputeSummary      ]      3   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:38:05   1456s] [ IncrTimingUpdate       ]      1   0:00:00.2  (   5.9 % )     0:00:00.2 /  0:00:00.3    1.0
[02/25 14:38:05   1456s] [ MISC                   ]          0:00:01.0  (  22.5 % )     0:00:01.0 /  0:00:01.0    1.0
[02/25 14:38:05   1456s] ---------------------------------------------------------------------------------------------
[02/25 14:38:05   1456s]  DrvOpt #2 TOTAL                    0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:04.2    1.0
[02/25 14:38:05   1456s] ---------------------------------------------------------------------------------------------
[02/25 14:38:05   1456s] 
[02/25 14:38:05   1456s] End: GigaOpt postEco DRV Optimization
[02/25 14:38:05   1456s] **INFO: Flow update: Design timing is met.
[02/25 14:38:05   1456s] Running refinePlace -preserveRouting true -hardFence false
[02/25 14:38:05   1456s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2390.6M, EPOCH TIME: 1677364685.182356
[02/25 14:38:05   1456s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2390.6M, EPOCH TIME: 1677364685.182547
[02/25 14:38:05   1456s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2390.6M, EPOCH TIME: 1677364685.182842
[02/25 14:38:05   1456s] Processing tracks to init pin-track alignment.
[02/25 14:38:05   1456s] z: 2, totalTracks: 1
[02/25 14:38:05   1456s] z: 4, totalTracks: 1
[02/25 14:38:05   1456s] z: 6, totalTracks: 1
[02/25 14:38:05   1456s] z: 8, totalTracks: 1
[02/25 14:38:05   1456s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:38:05   1456s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2390.6M, EPOCH TIME: 1677364685.210810
[02/25 14:38:05   1456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:38:05   1456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:38:05   1456s] 
[02/25 14:38:05   1456s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:38:05   1456s] 
[02/25 14:38:05   1456s]  Skipping Bad Lib Cell Checking (CMU) !
[02/25 14:38:05   1456s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.018, MEM:2390.6M, EPOCH TIME: 1677364685.228792
[02/25 14:38:05   1456s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2390.6M, EPOCH TIME: 1677364685.228988
[02/25 14:38:05   1456s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2390.6M, EPOCH TIME: 1677364685.229152
[02/25 14:38:05   1456s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2390.6MB).
[02/25 14:38:05   1456s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.053, MEM:2390.6M, EPOCH TIME: 1677364685.236207
[02/25 14:38:05   1456s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.054, MEM:2390.6M, EPOCH TIME: 1677364685.236369
[02/25 14:38:05   1456s] TDRefine: refinePlace mode is spiral
[02/25 14:38:05   1456s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9687.17
[02/25 14:38:05   1456s] OPERPROF:   Starting RefinePlace at level 2, MEM:2390.6M, EPOCH TIME: 1677364685.236567
[02/25 14:38:05   1456s] *** Starting refinePlace (0:24:16 mem=2390.6M) ***
[02/25 14:38:05   1456s] Total net bbox length = 1.503e+05 (7.668e+04 7.367e+04) (ext = 4.620e+03)
[02/25 14:38:05   1456s] 
[02/25 14:38:05   1456s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:38:05   1456s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:38:05   1456s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:38:05   1456s] 
[02/25 14:38:05   1456s] Starting Small incrNP...
[02/25 14:38:05   1456s] User Input Parameters:
[02/25 14:38:05   1456s] - Congestion Driven    : Off
[02/25 14:38:05   1456s] - Timing Driven        : Off
[02/25 14:38:05   1456s] - Area-Violation Based : Off
[02/25 14:38:05   1456s] - Start Rollback Level : -5
[02/25 14:38:05   1456s] - Legalized            : On
[02/25 14:38:05   1456s] - Window Based         : Off
[02/25 14:38:05   1456s] - eDen incr mode       : Off
[02/25 14:38:05   1456s] - Small incr mode      : On
[02/25 14:38:05   1456s] 
[02/25 14:38:05   1456s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2390.6M, EPOCH TIME: 1677364685.288363
[02/25 14:38:05   1456s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2390.6M, EPOCH TIME: 1677364685.294757
[02/25 14:38:05   1456s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.010, REAL:0.009, MEM:2390.6M, EPOCH TIME: 1677364685.303290
[02/25 14:38:05   1456s] default core: bins with density > 0.750 = 53.19 % ( 192 / 361 )
[02/25 14:38:05   1456s] Density distribution unevenness ratio = 19.987%
[02/25 14:38:05   1456s] Density distribution unevenness ratio (U70) = 14.056%
[02/25 14:38:05   1456s] Density distribution unevenness ratio (U80) = 5.282%
[02/25 14:38:05   1456s] Density distribution unevenness ratio (U90) = 0.302%
[02/25 14:38:05   1456s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.020, REAL:0.015, MEM:2390.6M, EPOCH TIME: 1677364685.303592
[02/25 14:38:05   1456s] cost 0.948649, thresh 1.000000
[02/25 14:38:05   1456s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2390.6M)
[02/25 14:38:05   1456s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[02/25 14:38:05   1456s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2390.6M, EPOCH TIME: 1677364685.305095
[02/25 14:38:05   1456s] Starting refinePlace ...
[02/25 14:38:05   1456s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:38:05   1456s] One DDP V2 for no tweak run.
[02/25 14:38:05   1456s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:38:05   1456s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2392.6M, EPOCH TIME: 1677364685.388103
[02/25 14:38:05   1456s] DDP initSite1 nrRow 184 nrJob 184
[02/25 14:38:05   1456s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2392.6M, EPOCH TIME: 1677364685.388346
[02/25 14:38:05   1456s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2392.6M, EPOCH TIME: 1677364685.388833
[02/25 14:38:05   1456s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2392.6M, EPOCH TIME: 1677364685.388991
[02/25 14:38:05   1456s] DDP markSite nrRow 184 nrJob 184
[02/25 14:38:05   1456s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.010, REAL:0.001, MEM:2392.6M, EPOCH TIME: 1677364685.389835
[02/25 14:38:05   1456s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.010, REAL:0.002, MEM:2392.6M, EPOCH TIME: 1677364685.389988
[02/25 14:38:05   1456s]   Spread Effort: high, pre-route mode, useDDP on.
[02/25 14:38:05   1456s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2396.7MB) @(0:24:16 - 0:24:16).
[02/25 14:38:05   1456s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/25 14:38:05   1456s] wireLenOptFixPriorityInst 384 inst fixed
[02/25 14:38:05   1456s] 
[02/25 14:38:05   1456s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[02/25 14:38:06   1457s] Move report: legalization moves 7 insts, mean move: 0.79 um, max move: 1.59 um spiral
[02/25 14:38:06   1457s] 	Max move on inst (U10077): (119.42, 69.44) --> (119.61, 70.84)
[02/25 14:38:06   1457s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:01.0)
[02/25 14:38:06   1457s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/25 14:38:06   1457s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2396.7MB) @(0:24:16 - 0:24:17).
[02/25 14:38:06   1457s] Move report: Detail placement moves 7 insts, mean move: 0.79 um, max move: 1.59 um 
[02/25 14:38:06   1457s] 	Max move on inst (U10077): (119.42, 69.44) --> (119.61, 70.84)
[02/25 14:38:06   1457s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2396.7MB
[02/25 14:38:06   1457s] Statistics of distance of Instance movement in refine placement:
[02/25 14:38:06   1457s]   maximum (X+Y) =         1.59 um
[02/25 14:38:06   1457s]   inst (U10077) with max move: (119.42, 69.44) -> (119.61, 70.84)
[02/25 14:38:06   1457s]   mean    (X+Y) =         0.79 um
[02/25 14:38:06   1457s] Summary Report:
[02/25 14:38:06   1457s] Instances move: 7 (out of 29752 movable)
[02/25 14:38:06   1457s] Instances flipped: 0
[02/25 14:38:06   1457s] Mean displacement: 0.79 um
[02/25 14:38:06   1457s] Max displacement: 1.59 um (Instance: U10077) (119.42, 69.44) -> (119.61, 70.84)
[02/25 14:38:06   1457s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
[02/25 14:38:06   1457s] Total instances moved : 7
[02/25 14:38:06   1457s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.770, REAL:0.766, MEM:2396.7M, EPOCH TIME: 1677364686.070718
[02/25 14:38:06   1457s] Total net bbox length = 1.503e+05 (7.668e+04 7.367e+04) (ext = 4.620e+03)
[02/25 14:38:06   1457s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2396.7MB
[02/25 14:38:06   1457s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=2396.7MB) @(0:24:16 - 0:24:17).
[02/25 14:38:06   1457s] *** Finished refinePlace (0:24:17 mem=2396.7M) ***
[02/25 14:38:06   1457s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9687.17
[02/25 14:38:06   1457s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.850, REAL:0.847, MEM:2396.7M, EPOCH TIME: 1677364686.083097
[02/25 14:38:06   1457s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2396.7M, EPOCH TIME: 1677364686.083257
[02/25 14:38:06   1457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29763).
[02/25 14:38:06   1457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:38:06   1457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:38:06   1457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:38:06   1457s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.090, REAL:0.095, MEM:2390.7M, EPOCH TIME: 1677364686.178555
[02/25 14:38:06   1457s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.990, REAL:0.996, MEM:2390.7M, EPOCH TIME: 1677364686.178785
[02/25 14:38:06   1457s] **INFO: Flow update: Design timing is met.
[02/25 14:38:06   1457s] **INFO: Flow update: Design timing is met.
[02/25 14:38:06   1457s] **INFO: Flow update: Design timing is met.
[02/25 14:38:06   1457s] #optDebug: fT-D <X 1 0 0 0>
[02/25 14:38:06   1457s] Register exp ratio and priority group on 39 nets on 34878 nets : 
[02/25 14:38:06   1457s] z=4 : 39 nets
[02/25 14:38:06   1457s] 
[02/25 14:38:06   1457s] Active setup views:
[02/25 14:38:06   1457s]  VView1
[02/25 14:38:06   1457s]   Dominating endpoints: 0
[02/25 14:38:06   1457s]   Dominating TNS: -0.000
[02/25 14:38:06   1457s] 
[02/25 14:38:06   1457s] Extraction called for design 'myPMul32_4' of instances=29763 and nets=34882 using extraction engine 'preRoute' .
[02/25 14:38:06   1457s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/25 14:38:06   1457s] Type 'man IMPEXT-3530' for more detail.
[02/25 14:38:06   1457s] PreRoute RC Extraction called for design myPMul32_4.
[02/25 14:38:06   1457s] RC Extraction called in multi-corner(1) mode.
[02/25 14:38:06   1457s] RCMode: PreRoute
[02/25 14:38:06   1457s]       RC Corner Indexes            0   
[02/25 14:38:06   1457s] Capacitance Scaling Factor   : 1.00000 
[02/25 14:38:06   1457s] Resistance Scaling Factor    : 1.00000 
[02/25 14:38:06   1457s] Clock Cap. Scaling Factor    : 1.00000 
[02/25 14:38:06   1457s] Clock Res. Scaling Factor    : 1.00000 
[02/25 14:38:06   1457s] Shrink Factor                : 1.00000
[02/25 14:38:06   1457s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/25 14:38:06   1457s] Using capacitance table file ...
[02/25 14:38:06   1457s] 
[02/25 14:38:06   1457s] Trim Metal Layers:
[02/25 14:38:06   1457s] LayerId::1 widthSet size::4
[02/25 14:38:06   1457s] LayerId::2 widthSet size::4
[02/25 14:38:06   1457s] LayerId::3 widthSet size::4
[02/25 14:38:06   1457s] LayerId::4 widthSet size::4
[02/25 14:38:06   1457s] LayerId::5 widthSet size::4
[02/25 14:38:06   1457s] LayerId::6 widthSet size::4
[02/25 14:38:06   1457s] LayerId::7 widthSet size::4
[02/25 14:38:06   1457s] LayerId::8 widthSet size::4
[02/25 14:38:06   1457s] LayerId::9 widthSet size::4
[02/25 14:38:06   1457s] LayerId::10 widthSet size::3
[02/25 14:38:06   1457s] Updating RC grid for preRoute extraction ...
[02/25 14:38:06   1457s] eee: pegSigSF::1.070000
[02/25 14:38:06   1457s] Initializing multi-corner capacitance tables ... 
[02/25 14:38:06   1457s] Initializing multi-corner resistance tables ...
[02/25 14:38:06   1457s] eee: l::1 avDens::0.095959 usedTrk::3838.379017 availTrk::40000.000000 sigTrk::3838.379017
[02/25 14:38:06   1457s] eee: l::2 avDens::0.163100 usedTrk::5855.305609 availTrk::35900.000000 sigTrk::5855.305609
[02/25 14:38:06   1457s] eee: l::3 avDens::0.158218 usedTrk::5711.669300 availTrk::36100.000000 sigTrk::5711.669300
[02/25 14:38:06   1457s] eee: l::4 avDens::0.040520 usedTrk::547.017216 availTrk::13500.000000 sigTrk::547.017216
[02/25 14:38:06   1457s] eee: l::5 avDens::0.031166 usedTrk::280.496785 availTrk::9000.000000 sigTrk::280.496785
[02/25 14:38:06   1457s] eee: l::6 avDens::0.012956 usedTrk::24.616428 availTrk::1900.000000 sigTrk::24.616428
[02/25 14:38:06   1457s] eee: l::7 avDens::0.004007 usedTrk::0.066786 availTrk::16.666667 sigTrk::0.066786
[02/25 14:38:06   1457s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:38:06   1457s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:38:06   1457s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:38:06   1457s] {RT VRCCorner 0 10 10 {4 1} {7 0} {9 0} 3}
[02/25 14:38:06   1457s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.962006 uaWlH=0.027899 aWlH=0.037136 lMod=0 pMax=0.812900 pMod=83 wcR=0.500500 newSi=0.002500 wHLS=1.362548 siPrev=0 viaL=0.000000
[02/25 14:38:06   1458s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2377.336M)
[02/25 14:38:06   1458s] Starting delay calculation for Setup views
[02/25 14:38:07   1458s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/25 14:38:07   1458s] #################################################################################
[02/25 14:38:07   1458s] # Design Stage: PreRoute
[02/25 14:38:07   1458s] # Design Name: myPMul32_4
[02/25 14:38:07   1458s] # Design Mode: 90nm
[02/25 14:38:07   1458s] # Analysis Mode: MMMC Non-OCV 
[02/25 14:38:07   1458s] # Parasitics Mode: No SPEF/RCDB 
[02/25 14:38:07   1458s] # Signoff Settings: SI Off 
[02/25 14:38:07   1458s] #################################################################################
[02/25 14:38:08   1459s] Calculate delays in Single mode...
[02/25 14:38:08   1459s] Topological Sorting (REAL = 0:00:00.0, MEM = 2379.4M, InitMEM = 2379.4M)
[02/25 14:38:08   1459s] Start delay calculation (fullDC) (1 T). (MEM=2379.35)
[02/25 14:38:08   1459s] End AAE Lib Interpolated Model. (MEM=2390.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/25 14:38:15   1466s] Total number of fetched objects 35006
[02/25 14:38:15   1466s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/25 14:38:15   1466s] End delay calculation. (MEM=2407.29 CPU=0:00:06.4 REAL=0:00:06.0)
[02/25 14:38:15   1466s] End delay calculation (fullDC). (MEM=2407.29 CPU=0:00:07.5 REAL=0:00:07.0)
[02/25 14:38:15   1466s] *** CDM Built up (cpu=0:00:08.8  real=0:00:08.0  mem= 2407.3M) ***
[02/25 14:38:16   1467s] *** Done Building Timing Graph (cpu=0:00:09.5 real=0:00:10.0 totSessionCpu=0:24:28 mem=2407.3M)
[02/25 14:38:16   1467s] Reported timing to dir ./timingReports
[02/25 14:38:16   1467s] **optDesign ... cpu = 0:01:34, real = 0:01:34, mem = 1942.8M, totSessionCpu=0:24:28 **
[02/25 14:38:16   1467s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2359.3M, EPOCH TIME: 1677364696.480869
[02/25 14:38:16   1467s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:38:16   1467s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:38:16   1467s] 
[02/25 14:38:16   1467s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:38:16   1467s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:2359.3M, EPOCH TIME: 1677364696.498454
[02/25 14:38:16   1467s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:38:16   1467s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:38:21   1469s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  6.356  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   384   |   256   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2374.7M, EPOCH TIME: 1677364701.075075
[02/25 14:38:21   1469s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:38:21   1469s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:38:21   1469s] 
[02/25 14:38:21   1469s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:38:21   1469s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:2374.7M, EPOCH TIME: 1677364701.091412
[02/25 14:38:21   1469s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:38:21   1469s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:38:21   1469s] Density: 64.529%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2374.7M, EPOCH TIME: 1677364701.128409
[02/25 14:38:21   1469s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:38:21   1469s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:38:21   1469s] 
[02/25 14:38:21   1469s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:38:21   1469s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.017, MEM:2374.7M, EPOCH TIME: 1677364701.144962
[02/25 14:38:21   1469s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:38:21   1469s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:38:21   1469s] **optDesign ... cpu = 0:01:36, real = 0:01:39, mem = 1943.0M, totSessionCpu=0:24:30 **
[02/25 14:38:21   1469s] *** Finished optDesign ***
[02/25 14:38:21   1469s] Deleting Lib Analyzer.
[02/25 14:38:21   1469s] Info: Destroy the CCOpt slew target map.
[02/25 14:38:21   1469s] clean pInstBBox. size 0
[02/25 14:38:21   1469s] All LLGs are deleted
[02/25 14:38:21   1469s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:38:21   1469s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:38:21   1469s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2374.7M, EPOCH TIME: 1677364701.240423
[02/25 14:38:21   1469s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2374.7M, EPOCH TIME: 1677364701.240690
[02/25 14:38:21   1469s] Info: pop threads available for lower-level modules during optimization.
[02/25 14:38:21   1469s] *** optDesign #1 [finish] : cpu/real = 0:01:36.4/0:01:38.6 (1.0), totSession cpu/real = 0:24:30.0/1:04:03.3 (0.4), mem = 2374.7M
[02/25 14:38:21   1469s] 
[02/25 14:38:21   1469s] =============================================================================================
[02/25 14:38:21   1469s]  Final TAT Report : optDesign #1                                                21.15-s110_1
[02/25 14:38:21   1469s] =============================================================================================
[02/25 14:38:21   1469s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:38:21   1469s] ---------------------------------------------------------------------------------------------
[02/25 14:38:21   1469s] [ InitOpt                ]      1   0:00:02.6  (   2.7 % )     0:00:04.2 /  0:00:04.2    1.0
[02/25 14:38:21   1469s] [ GlobalOpt              ]      1   0:00:01.7  (   1.7 % )     0:00:01.7 /  0:00:01.7    1.0
[02/25 14:38:21   1469s] [ DrvOpt                 ]      2   0:00:05.6  (   5.7 % )     0:00:05.6 /  0:00:05.6    1.0
[02/25 14:38:21   1469s] [ AreaOpt                ]      1   0:00:06.3  (   6.4 % )     0:00:07.8 /  0:00:07.8    1.0
[02/25 14:38:21   1469s] [ ViewPruning            ]      8   0:00:00.2  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:38:21   1469s] [ OptSummaryReport       ]      2   0:00:00.3  (   0.3 % )     0:00:05.3 /  0:00:02.9    0.5
[02/25 14:38:21   1469s] [ DrvReport              ]      2   0:00:03.8  (   3.8 % )     0:00:03.8 /  0:00:01.4    0.4
[02/25 14:38:21   1469s] [ CongRefineRouteType    ]      2   0:00:00.6  (   0.6 % )     0:00:00.6 /  0:00:00.6    1.0
[02/25 14:38:21   1469s] [ SlackTraversorInit     ]      4   0:00:01.1  (   1.1 % )     0:00:01.1 /  0:00:01.1    1.0
[02/25 14:38:21   1469s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:38:21   1469s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:38:21   1469s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:38:21   1469s] [ ReportTranViolation    ]      2   0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.4    1.0
[02/25 14:38:21   1469s] [ ReportCapViolation     ]      2   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:38:21   1469s] [ RefinePlace            ]      2   0:00:02.5  (   2.5 % )     0:00:02.5 /  0:00:02.5    1.0
[02/25 14:38:21   1469s] [ EarlyGlobalRoute       ]      1   0:00:01.4  (   1.4 % )     0:00:01.4 /  0:00:01.3    1.0
[02/25 14:38:21   1469s] [ ExtractRC              ]      2   0:00:00.6  (   0.7 % )     0:00:00.6 /  0:00:00.7    1.0
[02/25 14:38:21   1469s] [ TimingUpdate           ]     23   0:00:03.6  (   3.7 % )     0:00:12.3 /  0:00:12.4    1.0
[02/25 14:38:21   1469s] [ FullDelayCalc          ]      3   0:00:26.1  (  26.5 % )     0:00:26.1 /  0:00:26.2    1.0
[02/25 14:38:21   1469s] [ TimingReport           ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:38:21   1469s] [ GenerateReports        ]      1   0:00:00.7  (   0.7 % )     0:00:00.7 /  0:00:00.7    1.0
[02/25 14:38:21   1469s] [ MISC                   ]          0:00:40.4  (  41.0 % )     0:00:40.4 /  0:00:40.6    1.0
[02/25 14:38:21   1469s] ---------------------------------------------------------------------------------------------
[02/25 14:38:21   1469s]  optDesign #1 TOTAL                 0:01:38.6  ( 100.0 % )     0:01:38.6 /  0:01:36.4    1.0
[02/25 14:38:21   1469s] ---------------------------------------------------------------------------------------------
[02/25 14:38:21   1469s] 
[02/25 14:38:21   1469s] 
[02/25 14:38:21   1469s] TimeStamp Deleting Cell Server Begin ...
[02/25 14:38:21   1469s] 
[02/25 14:38:21   1469s] TimeStamp Deleting Cell Server End ...
[02/25 14:38:47   1473s] <CMD> report_power
[02/25 14:38:47   1473s] env CDS_WORKAREA is set to /net/ugrads/jtschir1/pvt/ee434/lab3
[02/25 14:38:47   1473s] 
[02/25 14:38:47   1473s] Begin Power Analysis
[02/25 14:38:47   1473s] 
[02/25 14:38:47   1473s]              0V	    VSS
[02/25 14:38:47   1473s]            1.1V	    VDD
[02/25 14:38:47   1473s] Begin Processing Timing Library for Power Calculation
[02/25 14:38:47   1473s] 
[02/25 14:38:48   1473s] Begin Processing Timing Library for Power Calculation
[02/25 14:38:48   1473s] 
[02/25 14:38:48   1473s] 
[02/25 14:38:48   1473s] 
[02/25 14:38:48   1473s] Begin Processing Power Net/Grid for Power Calculation
[02/25 14:38:48   1473s] 
[02/25 14:38:48   1473s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1941.50MB/3837.39MB/2025.00MB)
[02/25 14:38:48   1473s] 
[02/25 14:38:48   1473s] Begin Processing Timing Window Data for Power Calculation
[02/25 14:38:48   1473s] 
[02/25 14:38:48   1474s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1941.50MB/3837.39MB/2025.00MB)
[02/25 14:38:48   1474s] 
[02/25 14:38:48   1474s] Begin Processing User Attributes
[02/25 14:38:48   1474s] 
[02/25 14:38:48   1474s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1941.50MB/3837.39MB/2025.00MB)
[02/25 14:38:48   1474s] 
[02/25 14:38:48   1474s] Begin Processing Signal Activity
[02/25 14:38:48   1474s] 
[02/25 14:38:49   1475s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1942.17MB/3837.39MB/2025.00MB)
[02/25 14:38:49   1475s] 
[02/25 14:38:49   1475s] Begin Power Computation
[02/25 14:38:49   1475s] 
[02/25 14:38:49   1475s]       ----------------------------------------------------------
[02/25 14:38:49   1475s]       # of cell(s) missing both power/leakage table: 0
[02/25 14:38:49   1475s]       # of cell(s) missing power table: 0
[02/25 14:38:49   1475s]       # of cell(s) missing leakage table: 0
[02/25 14:38:49   1475s]       ----------------------------------------------------------
[02/25 14:38:49   1475s] 
[02/25 14:38:49   1475s] 
[02/25 14:38:53   1479s]       # of MSMV cell(s) missing power_level: 0
[02/25 14:38:53   1479s] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1942.17MB/3837.39MB/2025.00MB)
[02/25 14:38:53   1479s] 
[02/25 14:38:53   1479s] Begin Processing User Attributes
[02/25 14:38:53   1479s] 
[02/25 14:38:53   1479s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1942.17MB/3837.39MB/2025.00MB)
[02/25 14:38:53   1479s] 
[02/25 14:38:53   1479s] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1942.17MB/3837.39MB/2025.00MB)
[02/25 14:38:53   1479s] 
[02/25 14:38:53   1479s] *



[02/25 14:38:53   1479s] Total Power
[02/25 14:38:53   1479s] -----------------------------------------------------------------------------------------
[02/25 14:38:53   1479s] Total Internal Power:       14.67188742 	   50.7030%
[02/25 14:38:53   1479s] Total Switching Power:      13.33821071 	   46.0941%
[02/25 14:38:53   1479s] Total Leakage Power:         0.92681227 	    3.2029%
[02/25 14:38:53   1479s] Total Power:                28.93691039
[02/25 14:38:53   1479s] -----------------------------------------------------------------------------------------
[02/25 14:38:53   1479s] Processing average sequential pin duty cycle 
[02/25 14:38:53   1479s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/25 14:38:53   1479s] 
[02/25 14:38:53   1479s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/25 14:38:53   1479s] Summary for sequential cells identification: 
[02/25 14:38:53   1479s]   Identified SBFF number: 16
[02/25 14:38:53   1479s]   Identified MBFF number: 0
[02/25 14:38:53   1479s]   Identified SB Latch number: 0
[02/25 14:38:53   1479s]   Identified MB Latch number: 0
[02/25 14:38:53   1479s]   Not identified SBFF number: 0
[02/25 14:38:53   1479s]   Not identified MBFF number: 0
[02/25 14:38:53   1479s]   Not identified SB Latch number: 0
[02/25 14:38:53   1479s]   Not identified MB Latch number: 0
[02/25 14:38:53   1479s]   Number of sequential cells which are not FFs: 13
[02/25 14:38:53   1479s]  Visiting view : VView1
[02/25 14:38:53   1479s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/25 14:38:53   1479s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/25 14:38:53   1479s]  Visiting view : VView1
[02/25 14:38:53   1479s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/25 14:38:53   1479s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/25 14:38:53   1479s] TLC MultiMap info (StdDelay):
[02/25 14:38:53   1479s]   : VDCCorner + VTLib + 1 + no RcCorner := 9.5ps
[02/25 14:38:53   1479s]   : VDCCorner + VTLib + 1 + VRCCorner := 10.1ps
[02/25 14:38:53   1479s]  Setting StdDelay to: 10.1ps
[02/25 14:38:53   1479s] 
[02/25 14:38:53   1479s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/25 14:39:19   1483s] <CMD> saveDesign lab3_06)postctsopt.enc
[02/25 14:39:20   1483s] #% Begin save design ... (date=02/25 14:39:19, mem=1845.7M)
[02/25 14:39:20   1484s] % Begin Save ccopt configuration ... (date=02/25 14:39:20, mem=1845.7M)
[02/25 14:39:20   1484s] % End Save ccopt configuration ... (date=02/25 14:39:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=1846.1M, current mem=1846.1M)
[02/25 14:39:20   1484s] % Begin Save netlist data ... (date=02/25 14:39:20, mem=1846.1M)
[02/25 14:39:20   1484s] Writing Binary DB to lab3_06)postctsopt.enc.dat/myPMul32_4.v.bin in single-threaded mode...
[02/25 14:39:20   1484s] % End Save netlist data ... (date=02/25 14:39:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=1846.1M, current mem=1846.1M)
[02/25 14:39:20   1484s] Saving symbol-table file ...
[02/25 14:39:20   1484s] **ERROR: (IMPSYUTIL-109):	'lab3_06)postctsopt.enc.dat/myPMul32_4.symtbl.gz' is an invalid file name.
**ERROR: (IMPSYUTIL-96):	Cannot open (for write) symbol table file: 'lab3_06)postctsopt.enc.dat/myPMul32_4.symtbl.gz'. The reason is: No such file or directory
Type 'man IMPSYUTIL-96' for more detail.
[02/25 14:39:20   1484s] 
[02/25 14:40:52   1487s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 8
[02/25 14:40:52   1487s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[02/25 14:40:52   1487s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[02/25 14:40:52   1487s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[02/25 14:40:52   1487s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[02/25 14:40:52   1487s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[02/25 14:40:52   1487s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[02/25 14:40:52   1487s] <CMD> routeDesign -globalDetail
[02/25 14:40:52   1487s] ### Time Record (routeDesign) is installed.
[02/25 14:40:52   1487s] report_message: '-start_cmd/-end_cmd' can not be nested. Retire previous calls.
[02/25 14:40:52   1487s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1848.05 (MB), peak = 2025.45 (MB)
[02/25 14:40:52   1487s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[02/25 14:40:52   1487s] #**INFO: setDesignMode -flowEffort standard
[02/25 14:40:52   1487s] #**INFO: setDesignMode -powerEffort none
[02/25 14:40:52   1487s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[02/25 14:40:52   1487s] **INFO: User settings:
[02/25 14:40:52   1487s] setNanoRouteMode -drouteEndIteration           1
[02/25 14:40:52   1487s] setNanoRouteMode -droutePostRouteSpreadWire    1
[02/25 14:40:52   1487s] setNanoRouteMode -extractThirdPartyCompatible  false
[02/25 14:40:52   1487s] setNanoRouteMode -grouteExpTdStdDelay          10.1
[02/25 14:40:52   1487s] setNanoRouteMode -routeBottomRoutingLayer      1
[02/25 14:40:52   1487s] setNanoRouteMode -routeTopRoutingLayer         8
[02/25 14:40:52   1487s] setNanoRouteMode -routeWithSiDriven            false
[02/25 14:40:52   1487s] setNanoRouteMode -routeWithTimingDriven        false
[02/25 14:40:52   1487s] setNanoRouteMode -timingEngine                 {}
[02/25 14:40:52   1487s] setExtractRCMode -engine                       preRoute
[02/25 14:40:52   1487s] setDelayCalMode -enable_high_fanout            true
[02/25 14:40:52   1487s] setDelayCalMode -engine                        aae
[02/25 14:40:52   1487s] setDelayCalMode -ignoreNetLoad                 false
[02/25 14:40:52   1487s] setDelayCalMode -SIAware                       false
[02/25 14:40:52   1487s] setDelayCalMode -socv_accuracy_mode            low
[02/25 14:40:52   1487s] setSIMode -separate_delta_delay_on_data        true
[02/25 14:40:52   1487s] 
[02/25 14:40:52   1487s] #**INFO: multi-cut via swapping will not be performed after routing.
[02/25 14:40:52   1487s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[02/25 14:40:52   1487s] OPERPROF: Starting checkPlace at level 1, MEM:2288.8M, EPOCH TIME: 1677364852.575736
[02/25 14:40:52   1487s] Processing tracks to init pin-track alignment.
[02/25 14:40:52   1487s] z: 2, totalTracks: 1
[02/25 14:40:52   1487s] z: 4, totalTracks: 1
[02/25 14:40:52   1487s] z: 6, totalTracks: 1
[02/25 14:40:52   1487s] z: 8, totalTracks: 1
[02/25 14:40:52   1487s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:40:52   1487s] All LLGs are deleted
[02/25 14:40:52   1487s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:40:52   1487s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:40:52   1487s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2288.8M, EPOCH TIME: 1677364852.594732
[02/25 14:40:52   1487s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2288.8M, EPOCH TIME: 1677364852.594973
[02/25 14:40:52   1487s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2288.8M, EPOCH TIME: 1677364852.596144
[02/25 14:40:52   1487s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:40:52   1487s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:40:52   1487s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2288.8M, EPOCH TIME: 1677364852.597511
[02/25 14:40:52   1487s] Max number of tech site patterns supported in site array is 256.
[02/25 14:40:52   1487s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:40:52   1487s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2288.8M, EPOCH TIME: 1677364852.598813
[02/25 14:40:52   1487s] After signature check, allow fast init is false, keep pre-filter is true.
[02/25 14:40:52   1487s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/25 14:40:52   1487s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.004, MEM:2288.8M, EPOCH TIME: 1677364852.602825
[02/25 14:40:52   1487s] SiteArray: non-trimmed site array dimensions = 184 x 1379
[02/25 14:40:52   1487s] SiteArray: use 1,413,120 bytes
[02/25 14:40:52   1487s] SiteArray: current memory after site array memory allocation 2288.8M
[02/25 14:40:52   1487s] SiteArray: FP blocked sites are writable
[02/25 14:40:52   1487s] SiteArray: number of non floorplan blocked sites for llg default is 253736
[02/25 14:40:52   1487s] Atter site array init, number of instance map data is 0.
[02/25 14:40:52   1487s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.015, MEM:2288.8M, EPOCH TIME: 1677364852.612550
[02/25 14:40:52   1487s] 
[02/25 14:40:52   1487s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:40:52   1487s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2288.8M, EPOCH TIME: 1677364852.614522
[02/25 14:40:52   1487s] Begin checking placement ... (start mem=2288.8M, init mem=2288.8M)
[02/25 14:40:52   1487s] Begin checking exclusive groups violation ...
[02/25 14:40:52   1487s] There are 0 groups to check, max #box is 0, total #box is 0
[02/25 14:40:52   1487s] Finished checking exclusive groups violations. Found 0 Vio.
[02/25 14:40:52   1487s] 
[02/25 14:40:52   1487s] Running CheckPlace using 1 thread in normal mode...
[02/25 14:40:53   1488s] 
[02/25 14:40:53   1488s] ...checkPlace normal is done!
[02/25 14:40:53   1488s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2288.8M, EPOCH TIME: 1677364853.011769
[02/25 14:40:53   1488s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.030, REAL:0.024, MEM:2288.8M, EPOCH TIME: 1677364853.035491
[02/25 14:40:53   1488s] *info: Placed = 29763          (Fixed = 11)
[02/25 14:40:53   1488s] *info: Unplaced = 0           
[02/25 14:40:53   1488s] Placement Density:64.53%(43553/67494)
[02/25 14:40:53   1488s] Placement Density (including fixed std cells):64.53%(43553/67494)
[02/25 14:40:53   1488s] All LLGs are deleted
[02/25 14:40:53   1488s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29763).
[02/25 14:40:53   1488s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:40:53   1488s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2288.8M, EPOCH TIME: 1677364853.049735
[02/25 14:40:53   1488s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2288.8M, EPOCH TIME: 1677364853.050006
[02/25 14:40:53   1488s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:40:53   1488s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:40:53   1488s] Finished checkPlace (total: cpu=0:00:00.5, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:01.0; mem=2288.8M)
[02/25 14:40:53   1488s] OPERPROF: Finished checkPlace at level 1, CPU:0.470, REAL:0.475, MEM:2288.8M, EPOCH TIME: 1677364853.050924
[02/25 14:40:53   1488s] 
[02/25 14:40:53   1488s] changeUseClockNetStatus Option :  -noFixedNetWires 
[02/25 14:40:53   1488s] *** Changed status on (12) nets in Clock.
[02/25 14:40:53   1488s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2288.8M) ***
[02/25 14:40:53   1488s] 
[02/25 14:40:53   1488s] globalDetailRoute
[02/25 14:40:53   1488s] 
[02/25 14:40:53   1488s] #Start globalDetailRoute on Sat Feb 25 14:40:53 2023
[02/25 14:40:53   1488s] #
[02/25 14:40:53   1488s] ### Time Record (globalDetailRoute) is installed.
[02/25 14:40:53   1488s] ### Time Record (Pre Callback) is installed.
[02/25 14:40:53   1488s] ### Time Record (Pre Callback) is uninstalled.
[02/25 14:40:53   1488s] ### Time Record (DB Import) is installed.
[02/25 14:40:53   1488s] ### Time Record (Timing Data Generation) is installed.
[02/25 14:40:53   1488s] ### Time Record (Timing Data Generation) is uninstalled.
[02/25 14:40:53   1488s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[02/25 14:40:53   1488s] ### Net info: total nets: 34882
[02/25 14:40:53   1488s] ### Net info: dirty nets: 0
[02/25 14:40:53   1488s] ### Net info: marked as disconnected nets: 0
[02/25 14:40:53   1488s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[02/25 14:40:53   1488s] #num needed restored net=0
[02/25 14:40:53   1488s] #need_extraction net=0 (total=34882)
[02/25 14:40:53   1488s] ### Net info: fully routed nets: 12
[02/25 14:40:53   1488s] ### Net info: trivial (< 2 pins) nets: 111
[02/25 14:40:53   1488s] ### Net info: unrouted nets: 34759
[02/25 14:40:53   1488s] ### Net info: re-extraction nets: 0
[02/25 14:40:53   1488s] ### Net info: ignored nets: 0
[02/25 14:40:53   1488s] ### Net info: skip routing nets: 0
[02/25 14:40:53   1488s] #WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
[02/25 14:40:53   1488s] ### import design signature (14): route=807856949 fixed_route=1934605486 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2064899405 dirty_area=0 del_dirty_area=0 cell=2069971536 placement=436535870 pin_access=663376623 inst_pattern=1
[02/25 14:40:53   1488s] ### Time Record (DB Import) is uninstalled.
[02/25 14:40:53   1488s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[02/25 14:40:53   1488s] #RTESIG:78da95d2b16ec3201006e0ce798a13c9e04a49ca9d0d86b552d6b68adaae11adb163c9c1
[02/25 14:40:53   1488s] #       12e0a16f5f862ea95cd330c227eee78ef5e6fd700446b847b10b88fc84f07424e21a6947
[02/25 14:40:53   1488s] #       9c570f84a774f4f6c856ebcdf3cb2b950a108ade45db59bf8529580fc1c6d8bbeefe8768
[02/25 14:40:53   1488s] #       05ad198285e2631c872d345fce5cfa4f686c6ba621fee295d0c0976fac3901430645883e
[02/25 14:40:53   1488s] #       edce1ae4095d959d43480aa29ffe190db12a6fe282dfc285d4807c9f92a705453b8c26ce
[02/25 14:40:53   1488s] #       c7165ae6df266b9147b592b9f961ad11d8b9efce998e2b95c612a2718df14db2d64d97bf
[02/25 14:40:53   1488s] #       6409cc8dce2e294adfefaa7db3464a5099ff874a005bce9e4cbea309e93c222a17aadd7d
[02/25 14:40:53   1488s] #       03aab50794
[02/25 14:40:53   1488s] #
[02/25 14:40:53   1488s] ### Time Record (Data Preparation) is installed.
[02/25 14:40:53   1488s] #RTESIG:78da95d2414fc320140770cf7e8a17b6434db6c97b2d14ae265ed52cea756196764d3a9a
[02/25 14:40:53   1488s] #       003df8ed25c6cb4c2d8e23fcc2ffbd07abf5fbe31e18e10ec53620f203c2d39e886ba42d
[02/25 14:40:53   1488s] #       715edd131ed2d1db03bb5dad9f5f5ea9548050f42edacefa0d4cc17a0836c6de75773f44
[02/25 14:40:53   1488s] #       2b68cd102c14c7711c36d07c3a73ee3fa0b1ad9986f88b5742035fbeb1e6040c191421fa
[02/25 14:40:53   1488s] #       b43b6b902774113b879014443ffdb334c4aabc8a0b7e0d175203f25daa3c2d28da613471
[02/25 14:40:53   1488s] #       be6ca165be37598b3caa95ccbd1fd61a819dfaee9499b852e9594234ae31be49d6bae9fc
[02/25 14:40:53   1488s] #       972c81b9d1d945a54900fbee603998d23fbd98f3ac911254e6a3a24a81b92c951f7d423a
[02/25 14:40:53   1488s] #       8f88ca85b49b2f122e1449
[02/25 14:40:53   1488s] #
[02/25 14:40:53   1488s] ### Time Record (Data Preparation) is uninstalled.
[02/25 14:40:53   1488s] ### Time Record (Global Routing) is installed.
[02/25 14:40:53   1488s] ### Time Record (Global Routing) is uninstalled.
[02/25 14:40:53   1488s] #Total number of trivial nets (e.g. < 2 pins) = 111 (skipped).
[02/25 14:40:53   1488s] #Total number of routable nets = 34771.
[02/25 14:40:53   1488s] #Total number of nets in the design = 34882.
[02/25 14:40:53   1488s] #34763 routable nets do not have any wires.
[02/25 14:40:53   1488s] #8 routable nets have routed wires.
[02/25 14:40:53   1488s] #34763 nets will be global routed.
[02/25 14:40:53   1488s] #43 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/25 14:40:53   1488s] #8 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/25 14:40:53   1488s] ### Time Record (Data Preparation) is installed.
[02/25 14:40:53   1488s] #Start routing data preparation on Sat Feb 25 14:40:53 2023
[02/25 14:40:53   1488s] #
[02/25 14:40:53   1488s] #Minimum voltage of a net in the design = 0.000.
[02/25 14:40:53   1488s] #Maximum voltage of a net in the design = 1.100.
[02/25 14:40:53   1488s] #Voltage range [0.000 - 1.100] has 34880 nets.
[02/25 14:40:53   1488s] #Voltage range [1.100 - 1.100] has 1 net.
[02/25 14:40:53   1488s] #Voltage range [0.000 - 0.000] has 1 net.
[02/25 14:40:53   1488s] #Build and mark too close pins for the same net.
[02/25 14:40:53   1488s] ### Time Record (Cell Pin Access) is installed.
[02/25 14:40:53   1488s] #Rebuild pin access data for design.
[02/25 14:40:53   1488s] #Initial pin access analysis.
[02/25 14:40:54   1489s] #Detail pin access analysis.
[02/25 14:40:54   1489s] ### Time Record (Cell Pin Access) is uninstalled.
[02/25 14:40:55   1490s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[02/25 14:40:55   1490s] # metal2       V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[02/25 14:40:55   1490s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[02/25 14:40:55   1490s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/25 14:40:55   1490s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/25 14:40:55   1490s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/25 14:40:55   1490s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[02/25 14:40:55   1490s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[02/25 14:40:55   1490s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[02/25 14:40:55   1490s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[02/25 14:40:55   1490s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1849.26 (MB), peak = 2025.45 (MB)
[02/25 14:40:55   1490s] #Regenerating Ggrids automatically.
[02/25 14:40:55   1490s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[02/25 14:40:55   1490s] #Using automatically generated G-grids.
[02/25 14:40:55   1490s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[02/25 14:40:55   1490s] #Done routing data preparation.
[02/25 14:40:55   1490s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1852.68 (MB), peak = 2025.45 (MB)
[02/25 14:40:55   1490s] #
[02/25 14:40:55   1490s] #Finished routing data preparation on Sat Feb 25 14:40:55 2023
[02/25 14:40:55   1490s] #
[02/25 14:40:55   1490s] #Cpu time = 00:00:02
[02/25 14:40:55   1490s] #Elapsed time = 00:00:02
[02/25 14:40:55   1490s] #Increased memory = 7.63 (MB)
[02/25 14:40:55   1490s] #Total memory = 1852.74 (MB)
[02/25 14:40:55   1490s] #Peak memory = 2025.45 (MB)
[02/25 14:40:55   1490s] #
[02/25 14:40:55   1490s] ### Time Record (Data Preparation) is uninstalled.
[02/25 14:40:55   1490s] ### Time Record (Global Routing) is installed.
[02/25 14:40:55   1490s] #
[02/25 14:40:55   1490s] #Start global routing on Sat Feb 25 14:40:55 2023
[02/25 14:40:55   1490s] #
[02/25 14:40:55   1490s] #
[02/25 14:40:55   1490s] #Start global routing initialization on Sat Feb 25 14:40:55 2023
[02/25 14:40:55   1490s] #
[02/25 14:40:55   1490s] #Number of eco nets is 4
[02/25 14:40:55   1490s] #
[02/25 14:40:55   1490s] #Start global routing data preparation on Sat Feb 25 14:40:55 2023
[02/25 14:40:55   1490s] #
[02/25 14:40:55   1490s] ### build_merged_routing_blockage_rect_list starts on Sat Feb 25 14:40:55 2023 with memory = 1852.80 (MB), peak = 2025.45 (MB)
[02/25 14:40:55   1490s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[02/25 14:40:55   1490s] #Start routing resource analysis on Sat Feb 25 14:40:55 2023
[02/25 14:40:55   1490s] #
[02/25 14:40:55   1490s] ### init_is_bin_blocked starts on Sat Feb 25 14:40:55 2023 with memory = 1852.82 (MB), peak = 2025.45 (MB)
[02/25 14:40:55   1490s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[02/25 14:40:55   1490s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Feb 25 14:40:55 2023 with memory = 1854.88 (MB), peak = 2025.45 (MB)
[02/25 14:40:55   1490s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[02/25 14:40:55   1490s] ### adjust_flow_cap starts on Sat Feb 25 14:40:55 2023 with memory = 1854.96 (MB), peak = 2025.45 (MB)
[02/25 14:40:55   1490s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[02/25 14:40:55   1490s] ### adjust_flow_per_partial_route_obs starts on Sat Feb 25 14:40:55 2023 with memory = 1854.96 (MB), peak = 2025.45 (MB)
[02/25 14:40:55   1490s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[02/25 14:40:55   1490s] ### set_via_blocked starts on Sat Feb 25 14:40:55 2023 with memory = 1854.96 (MB), peak = 2025.45 (MB)
[02/25 14:40:55   1490s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[02/25 14:40:55   1490s] ### copy_flow starts on Sat Feb 25 14:40:55 2023 with memory = 1854.96 (MB), peak = 2025.45 (MB)
[02/25 14:40:55   1490s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[02/25 14:40:55   1490s] #Routing resource analysis is done on Sat Feb 25 14:40:55 2023
[02/25 14:40:55   1490s] #
[02/25 14:40:55   1490s] ### report_flow_cap starts on Sat Feb 25 14:40:55 2023 with memory = 1854.97 (MB), peak = 2025.45 (MB)
[02/25 14:40:55   1490s] #  Resource Analysis:
[02/25 14:40:55   1490s] #
[02/25 14:40:55   1490s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/25 14:40:55   1490s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/25 14:40:55   1490s] #  --------------------------------------------------------------
[02/25 14:40:55   1490s] #  metal1         H         398        1514       16510    70.01%
[02/25 14:40:55   1490s] #  metal2         V        1869          75       16510     2.30%
[02/25 14:40:55   1490s] #  metal3         H        1907           5       16510     0.00%
[02/25 14:40:55   1490s] #  metal4         V         968           3       16510     0.00%
[02/25 14:40:55   1490s] #  metal5         H         954           1       16510     0.00%
[02/25 14:40:55   1490s] #  metal6         V         971           0       16510     0.00%
[02/25 14:40:55   1490s] #  metal7         H         317           1       16510     0.00%
[02/25 14:40:55   1490s] #  metal8         V         323           0       16510     0.00%
[02/25 14:40:55   1490s] #  --------------------------------------------------------------
[02/25 14:40:55   1490s] #  Total                   7708      10.47%      132080     9.04%
[02/25 14:40:55   1490s] #
[02/25 14:40:55   1490s] #  12 nets (0.03%) with 1 preferred extra spacing.
[02/25 14:40:55   1490s] #
[02/25 14:40:55   1490s] #
[02/25 14:40:55   1490s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[02/25 14:40:55   1490s] ### analyze_m2_tracks starts on Sat Feb 25 14:40:55 2023 with memory = 1854.97 (MB), peak = 2025.45 (MB)
[02/25 14:40:55   1490s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[02/25 14:40:55   1490s] ### report_initial_resource starts on Sat Feb 25 14:40:55 2023 with memory = 1854.98 (MB), peak = 2025.45 (MB)
[02/25 14:40:55   1490s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[02/25 14:40:55   1490s] ### mark_pg_pins_accessibility starts on Sat Feb 25 14:40:55 2023 with memory = 1854.98 (MB), peak = 2025.45 (MB)
[02/25 14:40:55   1490s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[02/25 14:40:55   1490s] ### set_net_region starts on Sat Feb 25 14:40:55 2023 with memory = 1854.98 (MB), peak = 2025.45 (MB)
[02/25 14:40:55   1490s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[02/25 14:40:55   1490s] #
[02/25 14:40:55   1490s] #Global routing data preparation is done on Sat Feb 25 14:40:55 2023
[02/25 14:40:55   1490s] #
[02/25 14:40:55   1490s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1854.99 (MB), peak = 2025.45 (MB)
[02/25 14:40:55   1490s] #
[02/25 14:40:55   1490s] ### prepare_level starts on Sat Feb 25 14:40:55 2023 with memory = 1855.00 (MB), peak = 2025.45 (MB)
[02/25 14:40:55   1490s] ### init level 1 starts on Sat Feb 25 14:40:55 2023 with memory = 1855.01 (MB), peak = 2025.45 (MB)
[02/25 14:40:55   1490s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[02/25 14:40:55   1490s] ### Level 1 hgrid = 130 X 127
[02/25 14:40:55   1490s] ### prepare_level_flow starts on Sat Feb 25 14:40:55 2023 with memory = 1855.05 (MB), peak = 2025.45 (MB)
[02/25 14:40:55   1490s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[02/25 14:40:55   1490s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[02/25 14:40:55   1490s] #
[02/25 14:40:55   1490s] #Global routing initialization is done on Sat Feb 25 14:40:55 2023
[02/25 14:40:55   1490s] #
[02/25 14:40:55   1490s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1855.05 (MB), peak = 2025.45 (MB)
[02/25 14:40:55   1490s] #
[02/25 14:40:55   1490s] #start global routing iteration 1...
[02/25 14:40:55   1490s] ### init_flow_edge starts on Sat Feb 25 14:40:55 2023 with memory = 1855.08 (MB), peak = 2025.45 (MB)
[02/25 14:40:55   1490s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[02/25 14:40:55   1490s] ### routing at level 1 (topmost level) iter 0
[02/25 14:41:00   1495s] ### measure_qor starts on Sat Feb 25 14:41:00 2023 with memory = 1919.89 (MB), peak = 2025.45 (MB)
[02/25 14:41:00   1495s] ### measure_congestion starts on Sat Feb 25 14:41:00 2023 with memory = 1919.89 (MB), peak = 2025.45 (MB)
[02/25 14:41:00   1495s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[02/25 14:41:00   1495s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[02/25 14:41:00   1495s] #cpu time = 00:00:04, elapsed time = 00:00:05, memory = 1903.15 (MB), peak = 2025.45 (MB)
[02/25 14:41:00   1495s] #
[02/25 14:41:00   1495s] #start global routing iteration 2...
[02/25 14:41:00   1495s] ### routing at level 1 (topmost level) iter 1
[02/25 14:41:01   1496s] ### measure_qor starts on Sat Feb 25 14:41:01 2023 with memory = 1922.47 (MB), peak = 2025.45 (MB)
[02/25 14:41:01   1496s] ### measure_congestion starts on Sat Feb 25 14:41:01 2023 with memory = 1922.47 (MB), peak = 2025.45 (MB)
[02/25 14:41:01   1496s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[02/25 14:41:01   1496s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[02/25 14:41:01   1496s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1920.37 (MB), peak = 2025.45 (MB)
[02/25 14:41:01   1496s] #
[02/25 14:41:01   1496s] ### route_end starts on Sat Feb 25 14:41:01 2023 with memory = 1920.38 (MB), peak = 2025.45 (MB)
[02/25 14:41:01   1496s] #
[02/25 14:41:01   1496s] #Total number of trivial nets (e.g. < 2 pins) = 111 (skipped).
[02/25 14:41:01   1496s] #Total number of routable nets = 34771.
[02/25 14:41:01   1496s] #Total number of nets in the design = 34882.
[02/25 14:41:01   1496s] #
[02/25 14:41:01   1496s] #34771 routable nets have routed wires.
[02/25 14:41:01   1496s] #43 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/25 14:41:01   1496s] #8 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/25 14:41:01   1496s] #
[02/25 14:41:01   1496s] #Routed nets constraints summary:
[02/25 14:41:01   1496s] #-------------------------------------------------------------
[02/25 14:41:01   1496s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[02/25 14:41:01   1496s] #-------------------------------------------------------------
[02/25 14:41:01   1496s] #      Default                  4           39           34720  
[02/25 14:41:01   1496s] #-------------------------------------------------------------
[02/25 14:41:01   1496s] #        Total                  4           39           34720  
[02/25 14:41:01   1496s] #-------------------------------------------------------------
[02/25 14:41:01   1496s] #
[02/25 14:41:01   1496s] #Routing constraints summary of the whole design:
[02/25 14:41:01   1496s] #-------------------------------------------------------------
[02/25 14:41:01   1496s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[02/25 14:41:01   1496s] #-------------------------------------------------------------
[02/25 14:41:01   1496s] #      Default                 12           39           34720  
[02/25 14:41:01   1496s] #-------------------------------------------------------------
[02/25 14:41:01   1496s] #        Total                 12           39           34720  
[02/25 14:41:01   1496s] #-------------------------------------------------------------
[02/25 14:41:01   1496s] #
[02/25 14:41:01   1496s] ### adjust_flow_per_partial_route_obs starts on Sat Feb 25 14:41:01 2023 with memory = 1920.39 (MB), peak = 2025.45 (MB)
[02/25 14:41:01   1496s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[02/25 14:41:01   1496s] ### cal_base_flow starts on Sat Feb 25 14:41:01 2023 with memory = 1920.39 (MB), peak = 2025.45 (MB)
[02/25 14:41:01   1496s] ### init_flow_edge starts on Sat Feb 25 14:41:01 2023 with memory = 1920.39 (MB), peak = 2025.45 (MB)
[02/25 14:41:01   1496s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[02/25 14:41:01   1496s] ### cal_flow starts on Sat Feb 25 14:41:01 2023 with memory = 1920.39 (MB), peak = 2025.45 (MB)
[02/25 14:41:01   1496s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[02/25 14:41:01   1496s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[02/25 14:41:01   1496s] ### report_overcon starts on Sat Feb 25 14:41:01 2023 with memory = 1920.41 (MB), peak = 2025.45 (MB)
[02/25 14:41:01   1496s] #
[02/25 14:41:01   1496s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/25 14:41:01   1496s] #
[02/25 14:41:01   1496s] #                 OverCon          
[02/25 14:41:01   1496s] #                  #Gcell    %Gcell
[02/25 14:41:01   1496s] #     Layer           (1)   OverCon  Flow/Cap
[02/25 14:41:01   1496s] #  ----------------------------------------------
[02/25 14:41:01   1496s] #  metal1        0(0.00%)   (0.00%)     0.56  
[02/25 14:41:01   1496s] #  metal2        0(0.00%)   (0.00%)     0.33  
[02/25 14:41:01   1496s] #  metal3        0(0.00%)   (0.00%)     0.27  
[02/25 14:41:01   1496s] #  metal4        0(0.00%)   (0.00%)     0.02  
[02/25 14:41:01   1496s] #  metal5        0(0.00%)   (0.00%)     0.00  
[02/25 14:41:01   1496s] #  metal6        0(0.00%)   (0.00%)     0.00  
[02/25 14:41:01   1496s] #  metal7        0(0.00%)   (0.00%)     0.00  
[02/25 14:41:01   1496s] #  metal8        0(0.00%)   (0.00%)     0.00  
[02/25 14:41:01   1496s] #  ----------------------------------------------
[02/25 14:41:01   1496s] #     Total      0(0.00%)   (0.00%)
[02/25 14:41:01   1496s] #
[02/25 14:41:01   1496s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/25 14:41:01   1496s] #  Overflow after GR: 0.00% H + 0.00% V
[02/25 14:41:01   1496s] #
[02/25 14:41:01   1496s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[02/25 14:41:01   1496s] ### cal_base_flow starts on Sat Feb 25 14:41:01 2023 with memory = 1920.42 (MB), peak = 2025.45 (MB)
[02/25 14:41:01   1496s] ### init_flow_edge starts on Sat Feb 25 14:41:01 2023 with memory = 1920.42 (MB), peak = 2025.45 (MB)
[02/25 14:41:01   1496s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[02/25 14:41:01   1496s] ### cal_flow starts on Sat Feb 25 14:41:01 2023 with memory = 1920.42 (MB), peak = 2025.45 (MB)
[02/25 14:41:01   1496s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[02/25 14:41:01   1496s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[02/25 14:41:01   1496s] ### generate_cong_map_content starts on Sat Feb 25 14:41:01 2023 with memory = 1920.43 (MB), peak = 2025.45 (MB)
[02/25 14:41:01   1496s] ### Sync with Inovus CongMap starts on Sat Feb 25 14:41:01 2023 with memory = 1920.73 (MB), peak = 2025.45 (MB)
[02/25 14:41:01   1496s] #Hotspot report including placement blocked areas
[02/25 14:41:01   1496s] OPERPROF: Starting HotSpotCal at level 1, MEM:2358.1M, EPOCH TIME: 1677364861.667697
[02/25 14:41:01   1496s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/25 14:41:01   1496s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[02/25 14:41:01   1496s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/25 14:41:01   1496s] [hotspot] |   metal1(H)    |              0.44 |              1.78 |    28.00    61.59    39.20    72.80 |
[02/25 14:41:01   1496s] [hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[02/25 14:41:01   1496s] [hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[02/25 14:41:01   1496s] [hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[02/25 14:41:01   1496s] [hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[02/25 14:41:01   1496s] [hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[02/25 14:41:01   1496s] [hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[02/25 14:41:01   1496s] [hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[02/25 14:41:01   1496s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/25 14:41:01   1496s] [hotspot] |      worst     | (metal1)     0.44 | (metal1)     1.78 |                                     |
[02/25 14:41:01   1496s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/25 14:41:01   1496s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[02/25 14:41:01   1496s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/25 14:41:01   1496s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/25 14:41:01   1496s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[02/25 14:41:01   1496s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/25 14:41:01   1496s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.030, MEM:2358.1M, EPOCH TIME: 1677364861.697705
[02/25 14:41:01   1496s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[02/25 14:41:01   1496s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[02/25 14:41:01   1496s] ### update starts on Sat Feb 25 14:41:01 2023 with memory = 1920.89 (MB), peak = 2025.45 (MB)
[02/25 14:41:01   1496s] #Complete Global Routing.
[02/25 14:41:01   1496s] #Total number of nets with non-default rule or having extra spacing = 12
[02/25 14:41:01   1496s] #Total wire length = 140901 um.
[02/25 14:41:01   1496s] #Total half perimeter of net bounding box = 196716 um.
[02/25 14:41:01   1496s] #Total wire length on LAYER metal1 = 724 um.
[02/25 14:41:01   1496s] #Total wire length on LAYER metal2 = 62550 um.
[02/25 14:41:01   1496s] #Total wire length on LAYER metal3 = 72770 um.
[02/25 14:41:01   1496s] #Total wire length on LAYER metal4 = 4559 um.
[02/25 14:41:01   1496s] #Total wire length on LAYER metal5 = 298 um.
[02/25 14:41:01   1496s] #Total wire length on LAYER metal6 = 0 um.
[02/25 14:41:01   1496s] #Total wire length on LAYER metal7 = 0 um.
[02/25 14:41:01   1496s] #Total wire length on LAYER metal8 = 0 um.
[02/25 14:41:01   1496s] #Total wire length on LAYER metal9 = 0 um.
[02/25 14:41:01   1496s] #Total wire length on LAYER metal10 = 0 um.
[02/25 14:41:01   1496s] #Total number of vias = 130019
[02/25 14:41:01   1496s] #Up-Via Summary (total 130019):
[02/25 14:41:01   1496s] #           
[02/25 14:41:01   1496s] #-----------------------
[02/25 14:41:01   1496s] # metal1          85179
[02/25 14:41:01   1496s] # metal2          43849
[02/25 14:41:01   1496s] # metal3            964
[02/25 14:41:01   1496s] # metal4             23
[02/25 14:41:01   1496s] # metal5              2
[02/25 14:41:01   1496s] # metal6              2
[02/25 14:41:01   1496s] #-----------------------
[02/25 14:41:01   1496s] #                130019 
[02/25 14:41:01   1496s] #
[02/25 14:41:01   1496s] ### update cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[02/25 14:41:01   1496s] ### report_overcon starts on Sat Feb 25 14:41:01 2023 with memory = 1921.32 (MB), peak = 2025.45 (MB)
[02/25 14:41:01   1496s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[02/25 14:41:01   1496s] ### report_overcon starts on Sat Feb 25 14:41:01 2023 with memory = 1921.32 (MB), peak = 2025.45 (MB)
[02/25 14:41:01   1496s] #Max overcon = 0 track.
[02/25 14:41:01   1496s] #Total overcon = 0.00%.
[02/25 14:41:01   1496s] #Worst layer Gcell overcon rate = 0.00%.
[02/25 14:41:01   1496s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[02/25 14:41:01   1496s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[02/25 14:41:01   1496s] ### global_route design signature (17): route=1535177262 net_attr=1837093822
[02/25 14:41:01   1496s] #
[02/25 14:41:01   1496s] #Global routing statistics:
[02/25 14:41:01   1496s] #Cpu time = 00:00:06
[02/25 14:41:01   1496s] #Elapsed time = 00:00:06
[02/25 14:41:01   1496s] #Increased memory = 67.10 (MB)
[02/25 14:41:01   1496s] #Total memory = 1919.84 (MB)
[02/25 14:41:01   1496s] #Peak memory = 2025.45 (MB)
[02/25 14:41:01   1496s] #
[02/25 14:41:01   1496s] #Finished global routing on Sat Feb 25 14:41:01 2023
[02/25 14:41:01   1496s] #
[02/25 14:41:01   1496s] #
[02/25 14:41:01   1496s] ### Time Record (Global Routing) is uninstalled.
[02/25 14:41:01   1496s] ### Time Record (Data Preparation) is installed.
[02/25 14:41:01   1496s] ### Time Record (Data Preparation) is uninstalled.
[02/25 14:41:01   1496s] ### track-assign external-init starts on Sat Feb 25 14:41:01 2023 with memory = 1917.79 (MB), peak = 2025.45 (MB)
[02/25 14:41:01   1496s] ### Time Record (Track Assignment) is installed.
[02/25 14:41:02   1496s] ### Time Record (Track Assignment) is uninstalled.
[02/25 14:41:02   1496s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[02/25 14:41:02   1496s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1917.79 (MB), peak = 2025.45 (MB)
[02/25 14:41:02   1496s] ### track-assign engine-init starts on Sat Feb 25 14:41:02 2023 with memory = 1917.80 (MB), peak = 2025.45 (MB)
[02/25 14:41:02   1496s] ### Time Record (Track Assignment) is installed.
[02/25 14:41:02   1496s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[02/25 14:41:02   1496s] ### track-assign core-engine starts on Sat Feb 25 14:41:02 2023 with memory = 1917.86 (MB), peak = 2025.45 (MB)
[02/25 14:41:02   1496s] #Start Track Assignment.
[02/25 14:41:04   1498s] #Done with 28251 horizontal wires in 4 hboxes and 26384 vertical wires in 5 hboxes.
[02/25 14:41:06   1501s] #Done with 6145 horizontal wires in 4 hboxes and 5362 vertical wires in 5 hboxes.
[02/25 14:41:06   1501s] #Done with 4 horizontal wires in 4 hboxes and 5 vertical wires in 5 hboxes.
[02/25 14:41:06   1501s] #
[02/25 14:41:06   1501s] #Track assignment summary:
[02/25 14:41:06   1501s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[02/25 14:41:06   1501s] #------------------------------------------------------------------------
[02/25 14:41:06   1501s] # metal1       690.61 	  0.09%  	  0.00% 	  0.00%
[02/25 14:41:06   1501s] # metal2     61882.52 	  0.02%  	  0.00% 	  0.00%
[02/25 14:41:06   1501s] # metal3     70996.51 	  0.09%  	  0.00% 	  0.00%
[02/25 14:41:06   1501s] # metal4      3597.96 	  0.00%  	  0.00% 	  0.00%
[02/25 14:41:06   1501s] # metal5       298.23 	  0.00%  	  0.00% 	  0.00%
[02/25 14:41:06   1501s] # metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[02/25 14:41:06   1501s] # metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[02/25 14:41:06   1501s] # metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[02/25 14:41:06   1501s] #------------------------------------------------------------------------
[02/25 14:41:06   1501s] # All      137465.83  	  0.05% 	  0.00% 	  0.00%
[02/25 14:41:06   1501s] #Complete Track Assignment.
[02/25 14:41:06   1501s] #Total number of nets with non-default rule or having extra spacing = 12
[02/25 14:41:06   1501s] #Total wire length = 138117 um.
[02/25 14:41:06   1501s] #Total half perimeter of net bounding box = 196716 um.
[02/25 14:41:06   1501s] #Total wire length on LAYER metal1 = 695 um.
[02/25 14:41:06   1501s] #Total wire length on LAYER metal2 = 61160 um.
[02/25 14:41:06   1501s] #Total wire length on LAYER metal3 = 71453 um.
[02/25 14:41:06   1501s] #Total wire length on LAYER metal4 = 4513 um.
[02/25 14:41:06   1501s] #Total wire length on LAYER metal5 = 297 um.
[02/25 14:41:06   1501s] #Total wire length on LAYER metal6 = 0 um.
[02/25 14:41:06   1501s] #Total wire length on LAYER metal7 = 0 um.
[02/25 14:41:06   1501s] #Total wire length on LAYER metal8 = 0 um.
[02/25 14:41:06   1501s] #Total wire length on LAYER metal9 = 0 um.
[02/25 14:41:06   1501s] #Total wire length on LAYER metal10 = 0 um.
[02/25 14:41:06   1501s] #Total number of vias = 130019
[02/25 14:41:06   1501s] #Up-Via Summary (total 130019):
[02/25 14:41:06   1501s] #           
[02/25 14:41:06   1501s] #-----------------------
[02/25 14:41:06   1501s] # metal1          85179
[02/25 14:41:06   1501s] # metal2          43849
[02/25 14:41:06   1501s] # metal3            964
[02/25 14:41:06   1501s] # metal4             23
[02/25 14:41:06   1501s] # metal5              2
[02/25 14:41:06   1501s] # metal6              2
[02/25 14:41:06   1501s] #-----------------------
[02/25 14:41:06   1501s] #                130019 
[02/25 14:41:06   1501s] #
[02/25 14:41:06   1501s] ### track_assign design signature (20): route=1078067713
[02/25 14:41:06   1501s] ### track-assign core-engine cpu:00:00:05, real:00:00:05, mem:1.9 GB, peak:2.0 GB
[02/25 14:41:06   1501s] ### Time Record (Track Assignment) is uninstalled.
[02/25 14:41:06   1501s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1918.22 (MB), peak = 2025.45 (MB)
[02/25 14:41:06   1501s] #
[02/25 14:41:06   1501s] #number of short segments in preferred routing layers
[02/25 14:41:06   1501s] #	metal3    Total 
[02/25 14:41:06   1501s] #	2         2         
[02/25 14:41:06   1501s] #
[02/25 14:41:07   1501s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/25 14:41:07   1501s] #Cpu time = 00:00:13
[02/25 14:41:07   1501s] #Elapsed time = 00:00:13
[02/25 14:41:07   1501s] #Increased memory = 73.94 (MB)
[02/25 14:41:07   1501s] #Total memory = 1919.04 (MB)
[02/25 14:41:07   1501s] #Peak memory = 2025.45 (MB)
[02/25 14:41:07   1501s] ### Time Record (Detail Routing) is installed.
[02/25 14:41:07   1502s] ### drc_pitch = 3800 ( 1.90000 um) drc_range = 3400 ( 1.70000 um) route_pitch = 1680 ( 0.84000 um) patch_pitch = 5280 ( 2.64000 um) top_route_layer = 8 top_pin_layer = 8
[02/25 14:41:07   1502s] #
[02/25 14:41:07   1502s] #Start Detail Routing..
[02/25 14:41:07   1502s] #start initial detail routing ...
[02/25 14:41:07   1502s] ### Design has 4 dirty nets, 18457 dirty-areas)
[02/25 14:43:04   1619s] #   number of violations = 2419
[02/25 14:43:04   1619s] #
[02/25 14:43:04   1619s] #    By Layer and Type :
[02/25 14:43:04   1619s] #	         MetSpc    NSMet    Short     Loop   CutSpc   CShort   Totals
[02/25 14:43:04   1619s] #	metal1      594        0     1299        5      300       46     2244
[02/25 14:43:04   1619s] #	metal2       65        1       92       15        1        0      174
[02/25 14:43:04   1619s] #	metal3        0        0        1        0        0        0        1
[02/25 14:43:04   1619s] #	Totals      659        1     1392       20      301       46     2419
[02/25 14:43:04   1619s] #8406 out of 29763 instances (28.2%) need to be verified(marked ipoed), dirty area = 14.0%.
[02/25 14:43:14   1629s] ### Routing stats: routing = 90.16% drc-check-only = 3.74% dirty-area = 79.95%
[02/25 14:43:14   1629s] #   number of violations = 2471
[02/25 14:43:14   1629s] #
[02/25 14:43:14   1629s] #    By Layer and Type :
[02/25 14:43:14   1629s] #	         MetSpc    NSMet    Short     Loop   CutSpc   CShort   Totals
[02/25 14:43:14   1629s] #	metal1      608        0     1326        5      307       48     2294
[02/25 14:43:14   1629s] #	metal2       65        1       94       15        1        0      176
[02/25 14:43:14   1629s] #	metal3        0        0        1        0        0        0        1
[02/25 14:43:14   1629s] #	Totals      673        1     1421       20      308       48     2471
[02/25 14:43:14   1629s] #cpu time = 00:02:08, elapsed time = 00:02:08, memory = 1916.24 (MB), peak = 2025.45 (MB)
[02/25 14:43:14   1629s] #start 1st optimization iteration ...
[02/25 14:43:54   1669s] ### Routing stats: routing = 90.19% drc-check-only = 3.70% dirty-area = 79.95%
[02/25 14:43:54   1669s] #   number of violations = 24
[02/25 14:43:54   1669s] #
[02/25 14:43:54   1669s] #    By Layer and Type :
[02/25 14:43:54   1669s] #	         MetSpc    Short     Loop   CutSpc   CShort   Totals
[02/25 14:43:54   1669s] #	metal1        3        5        0        5        1       14
[02/25 14:43:54   1669s] #	metal2        2        6        1        1        0       10
[02/25 14:43:54   1669s] #	Totals        5       11        1        6        1       24
[02/25 14:43:54   1669s] #cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1913.27 (MB), peak = 2027.50 (MB)
[02/25 14:43:55   1670s] #Complete Detail Routing.
[02/25 14:43:55   1670s] #Total number of nets with non-default rule or having extra spacing = 12
[02/25 14:43:55   1670s] #Total wire length = 163955 um.
[02/25 14:43:55   1670s] #Total half perimeter of net bounding box = 196716 um.
[02/25 14:43:55   1670s] #Total wire length on LAYER metal1 = 8219 um.
[02/25 14:43:55   1670s] #Total wire length on LAYER metal2 = 76906 um.
[02/25 14:43:55   1670s] #Total wire length on LAYER metal3 = 71874 um.
[02/25 14:43:55   1670s] #Total wire length on LAYER metal4 = 6619 um.
[02/25 14:43:55   1670s] #Total wire length on LAYER metal5 = 312 um.
[02/25 14:43:55   1670s] #Total wire length on LAYER metal6 = 1 um.
[02/25 14:43:55   1670s] #Total wire length on LAYER metal7 = 23 um.
[02/25 14:43:55   1670s] #Total wire length on LAYER metal8 = 0 um.
[02/25 14:43:55   1670s] #Total wire length on LAYER metal9 = 0 um.
[02/25 14:43:55   1670s] #Total wire length on LAYER metal10 = 0 um.
[02/25 14:43:55   1670s] #Total number of vias = 148100
[02/25 14:43:55   1670s] #Up-Via Summary (total 148100):
[02/25 14:43:55   1670s] #           
[02/25 14:43:55   1670s] #-----------------------
[02/25 14:43:55   1670s] # metal1          89464
[02/25 14:43:55   1670s] # metal2          56042
[02/25 14:43:55   1670s] # metal3           2565
[02/25 14:43:55   1670s] # metal4             25
[02/25 14:43:55   1670s] # metal5              2
[02/25 14:43:55   1670s] # metal6              2
[02/25 14:43:55   1670s] #-----------------------
[02/25 14:43:55   1670s] #                148100 
[02/25 14:43:55   1670s] #
[02/25 14:43:55   1670s] #Total number of DRC violations = 24
[02/25 14:43:55   1670s] #Total number of violations on LAYER metal1 = 14
[02/25 14:43:55   1670s] #Total number of violations on LAYER metal2 = 10
[02/25 14:43:55   1670s] #Total number of violations on LAYER metal3 = 0
[02/25 14:43:55   1670s] #Total number of violations on LAYER metal4 = 0
[02/25 14:43:55   1670s] #Total number of violations on LAYER metal5 = 0
[02/25 14:43:55   1670s] #Total number of violations on LAYER metal6 = 0
[02/25 14:43:55   1670s] #Total number of violations on LAYER metal7 = 0
[02/25 14:43:55   1670s] #Total number of violations on LAYER metal8 = 0
[02/25 14:43:55   1670s] #Total number of violations on LAYER metal9 = 0
[02/25 14:43:55   1670s] #Total number of violations on LAYER metal10 = 0
[02/25 14:43:55   1670s] ### Time Record (Detail Routing) is uninstalled.
[02/25 14:43:55   1670s] #Cpu time = 00:02:48
[02/25 14:43:55   1670s] #Elapsed time = 00:02:48
[02/25 14:43:55   1670s] #Increased memory = -6.27 (MB)
[02/25 14:43:55   1670s] #Total memory = 1912.77 (MB)
[02/25 14:43:55   1670s] #Peak memory = 2027.50 (MB)
[02/25 14:43:55   1670s] ### Time Record (Post Route Wire Spreading) is installed.
[02/25 14:43:55   1670s] ### drc_pitch = 3800 ( 1.90000 um) drc_range = 3400 ( 1.70000 um) route_pitch = 1680 ( 0.84000 um) patch_pitch = 5280 ( 2.64000 um) top_route_layer = 8 top_pin_layer = 8
[02/25 14:43:55   1670s] #
[02/25 14:43:55   1670s] #Start Post Route wire spreading..
[02/25 14:43:55   1670s] ### drc_pitch = 3800 ( 1.90000 um) drc_range = 3400 ( 1.70000 um) route_pitch = 1680 ( 0.84000 um) patch_pitch = 5280 ( 2.64000 um) top_route_layer = 8 top_pin_layer = 8
[02/25 14:43:55   1670s] #
[02/25 14:43:55   1670s] #Start DRC checking..
[02/25 14:44:05   1680s] #   number of violations = 23
[02/25 14:44:05   1680s] #
[02/25 14:44:05   1680s] #    By Layer and Type :
[02/25 14:44:05   1680s] #	         MetSpc    Short     Loop   CutSpc   CShort   Totals
[02/25 14:44:05   1680s] #	metal1        3        4        0        5        1       13
[02/25 14:44:05   1680s] #	metal2        2        6        1        1        0       10
[02/25 14:44:05   1680s] #	Totals        5       10        1        6        1       23
[02/25 14:44:05   1680s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1914.19 (MB), peak = 2027.50 (MB)
[02/25 14:44:05   1680s] #CELL_VIEW myPMul32_4,init has 23 DRC violations
[02/25 14:44:05   1680s] #Total number of DRC violations = 23
[02/25 14:44:05   1680s] #Total number of violations on LAYER metal1 = 13
[02/25 14:44:05   1680s] #Total number of violations on LAYER metal2 = 10
[02/25 14:44:05   1680s] #Total number of violations on LAYER metal3 = 0
[02/25 14:44:05   1680s] #Total number of violations on LAYER metal4 = 0
[02/25 14:44:05   1680s] #Total number of violations on LAYER metal5 = 0
[02/25 14:44:05   1680s] #Total number of violations on LAYER metal6 = 0
[02/25 14:44:05   1680s] #Total number of violations on LAYER metal7 = 0
[02/25 14:44:05   1680s] #Total number of violations on LAYER metal8 = 0
[02/25 14:44:05   1680s] #Total number of violations on LAYER metal9 = 0
[02/25 14:44:05   1680s] #Total number of violations on LAYER metal10 = 0
[02/25 14:44:05   1681s] #
[02/25 14:44:05   1681s] #Start data preparation for wire spreading...
[02/25 14:44:05   1681s] #
[02/25 14:44:05   1681s] #Data preparation is done on Sat Feb 25 14:44:05 2023
[02/25 14:44:05   1681s] #
[02/25 14:44:05   1681s] ### track-assign engine-init starts on Sat Feb 25 14:44:05 2023 with memory = 1914.19 (MB), peak = 2027.50 (MB)
[02/25 14:44:06   1681s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[02/25 14:44:06   1681s] #
[02/25 14:44:06   1681s] #Start Post Route Wire Spread.
[02/25 14:44:07   1682s] #Done with 6157 horizontal wires in 8 hboxes and 2844 vertical wires in 9 hboxes.
[02/25 14:44:07   1682s] #Complete Post Route Wire Spread.
[02/25 14:44:07   1682s] #
[02/25 14:44:07   1682s] #Total number of nets with non-default rule or having extra spacing = 12
[02/25 14:44:07   1682s] #Total wire length = 166556 um.
[02/25 14:44:07   1682s] #Total half perimeter of net bounding box = 196716 um.
[02/25 14:44:07   1682s] #Total wire length on LAYER metal1 = 8237 um.
[02/25 14:44:07   1682s] #Total wire length on LAYER metal2 = 77579 um.
[02/25 14:44:07   1682s] #Total wire length on LAYER metal3 = 73719 um.
[02/25 14:44:07   1682s] #Total wire length on LAYER metal4 = 6684 um.
[02/25 14:44:07   1682s] #Total wire length on LAYER metal5 = 312 um.
[02/25 14:44:07   1682s] #Total wire length on LAYER metal6 = 1 um.
[02/25 14:44:07   1682s] #Total wire length on LAYER metal7 = 23 um.
[02/25 14:44:07   1682s] #Total wire length on LAYER metal8 = 0 um.
[02/25 14:44:07   1682s] #Total wire length on LAYER metal9 = 0 um.
[02/25 14:44:07   1682s] #Total wire length on LAYER metal10 = 0 um.
[02/25 14:44:07   1682s] #Total number of vias = 148100
[02/25 14:44:07   1682s] #Up-Via Summary (total 148100):
[02/25 14:44:07   1682s] #           
[02/25 14:44:07   1682s] #-----------------------
[02/25 14:44:07   1682s] # metal1          89464
[02/25 14:44:07   1682s] # metal2          56042
[02/25 14:44:07   1682s] # metal3           2565
[02/25 14:44:07   1682s] # metal4             25
[02/25 14:44:07   1682s] # metal5              2
[02/25 14:44:07   1682s] # metal6              2
[02/25 14:44:07   1682s] #-----------------------
[02/25 14:44:07   1682s] #                148100 
[02/25 14:44:07   1682s] #
[02/25 14:44:08   1683s] ### drc_pitch = 3800 ( 1.90000 um) drc_range = 3400 ( 1.70000 um) route_pitch = 1680 ( 0.84000 um) patch_pitch = 5280 ( 2.64000 um) top_route_layer = 8 top_pin_layer = 8
[02/25 14:44:08   1683s] #
[02/25 14:44:08   1683s] #Start DRC checking..
[02/25 14:44:18   1693s] #   number of violations = 23
[02/25 14:44:18   1693s] #
[02/25 14:44:18   1693s] #    By Layer and Type :
[02/25 14:44:18   1693s] #	         MetSpc    Short     Loop   CutSpc   CShort   Totals
[02/25 14:44:18   1693s] #	metal1        3        4        0        5        1       13
[02/25 14:44:18   1693s] #	metal2        2        6        1        1        0       10
[02/25 14:44:18   1693s] #	Totals        5       10        1        6        1       23
[02/25 14:44:18   1693s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1914.14 (MB), peak = 2027.50 (MB)
[02/25 14:44:18   1693s] #CELL_VIEW myPMul32_4,init has 23 DRC violations
[02/25 14:44:18   1693s] #Total number of DRC violations = 23
[02/25 14:44:18   1693s] #Total number of violations on LAYER metal1 = 13
[02/25 14:44:18   1693s] #Total number of violations on LAYER metal2 = 10
[02/25 14:44:18   1693s] #Total number of violations on LAYER metal3 = 0
[02/25 14:44:18   1693s] #Total number of violations on LAYER metal4 = 0
[02/25 14:44:18   1693s] #Total number of violations on LAYER metal5 = 0
[02/25 14:44:18   1693s] #Total number of violations on LAYER metal6 = 0
[02/25 14:44:18   1693s] #Total number of violations on LAYER metal7 = 0
[02/25 14:44:18   1693s] #Total number of violations on LAYER metal8 = 0
[02/25 14:44:18   1693s] #Total number of violations on LAYER metal9 = 0
[02/25 14:44:18   1693s] #Total number of violations on LAYER metal10 = 0
[02/25 14:44:18   1694s] #   number of violations = 23
[02/25 14:44:18   1694s] #
[02/25 14:44:18   1694s] #    By Layer and Type :
[02/25 14:44:18   1694s] #	         MetSpc    Short     Loop   CutSpc   CShort   Totals
[02/25 14:44:18   1694s] #	metal1        3        4        0        5        1       13
[02/25 14:44:18   1694s] #	metal2        2        6        1        1        0       10
[02/25 14:44:18   1694s] #	Totals        5       10        1        6        1       23
[02/25 14:44:18   1694s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1914.14 (MB), peak = 2027.50 (MB)
[02/25 14:44:18   1694s] #CELL_VIEW myPMul32_4,init has 23 DRC violations
[02/25 14:44:18   1694s] #Total number of DRC violations = 23
[02/25 14:44:18   1694s] #Total number of violations on LAYER metal1 = 13
[02/25 14:44:18   1694s] #Total number of violations on LAYER metal2 = 10
[02/25 14:44:18   1694s] #Total number of violations on LAYER metal3 = 0
[02/25 14:44:18   1694s] #Total number of violations on LAYER metal4 = 0
[02/25 14:44:18   1694s] #Total number of violations on LAYER metal5 = 0
[02/25 14:44:18   1694s] #Total number of violations on LAYER metal6 = 0
[02/25 14:44:18   1694s] #Total number of violations on LAYER metal7 = 0
[02/25 14:44:18   1694s] #Total number of violations on LAYER metal8 = 0
[02/25 14:44:18   1694s] #Total number of violations on LAYER metal9 = 0
[02/25 14:44:18   1694s] #Total number of violations on LAYER metal10 = 0
[02/25 14:44:18   1694s] #Post Route wire spread is done.
[02/25 14:44:18   1694s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[02/25 14:44:18   1694s] #Total number of nets with non-default rule or having extra spacing = 12
[02/25 14:44:18   1694s] #Total wire length = 166556 um.
[02/25 14:44:18   1694s] #Total half perimeter of net bounding box = 196716 um.
[02/25 14:44:18   1694s] #Total wire length on LAYER metal1 = 8237 um.
[02/25 14:44:18   1694s] #Total wire length on LAYER metal2 = 77579 um.
[02/25 14:44:18   1694s] #Total wire length on LAYER metal3 = 73719 um.
[02/25 14:44:18   1694s] #Total wire length on LAYER metal4 = 6684 um.
[02/25 14:44:18   1694s] #Total wire length on LAYER metal5 = 312 um.
[02/25 14:44:18   1694s] #Total wire length on LAYER metal6 = 1 um.
[02/25 14:44:18   1694s] #Total wire length on LAYER metal7 = 23 um.
[02/25 14:44:18   1694s] #Total wire length on LAYER metal8 = 0 um.
[02/25 14:44:18   1694s] #Total wire length on LAYER metal9 = 0 um.
[02/25 14:44:18   1694s] #Total wire length on LAYER metal10 = 0 um.
[02/25 14:44:18   1694s] #Total number of vias = 148100
[02/25 14:44:18   1694s] #Up-Via Summary (total 148100):
[02/25 14:44:18   1694s] #           
[02/25 14:44:18   1694s] #-----------------------
[02/25 14:44:18   1694s] # metal1          89464
[02/25 14:44:18   1694s] # metal2          56042
[02/25 14:44:18   1694s] # metal3           2565
[02/25 14:44:18   1694s] # metal4             25
[02/25 14:44:18   1694s] # metal5              2
[02/25 14:44:18   1694s] # metal6              2
[02/25 14:44:18   1694s] #-----------------------
[02/25 14:44:18   1694s] #                148100 
[02/25 14:44:18   1694s] #
[02/25 14:44:19   1694s] #detailRoute Statistics:
[02/25 14:44:19   1694s] #Cpu time = 00:03:12
[02/25 14:44:19   1694s] #Elapsed time = 00:03:12
[02/25 14:44:19   1694s] #Increased memory = -4.89 (MB)
[02/25 14:44:19   1694s] #Total memory = 1914.14 (MB)
[02/25 14:44:19   1694s] #Peak memory = 2027.50 (MB)
[02/25 14:44:19   1694s] ### global_detail_route design signature (42): route=1028299039 flt_obj=0 vio=865087615 shield_wire=1
[02/25 14:44:19   1694s] ### Time Record (DB Export) is installed.
[02/25 14:44:19   1694s] ### export design design signature (43): route=1028299039 fixed_route=1934605486 flt_obj=0 vio=865087615 swire=282492057 shield_wire=1 net_attr=2124053376 dirty_area=0 del_dirty_area=0 cell=2069971536 placement=436535870 pin_access=888288286 inst_pattern=1
[02/25 14:44:19   1694s] #	no debugging net set
[02/25 14:44:19   1695s] ### Time Record (DB Export) is uninstalled.
[02/25 14:44:19   1695s] ### Time Record (Post Callback) is installed.
[02/25 14:44:20   1695s] ### Time Record (Post Callback) is uninstalled.
[02/25 14:44:20   1695s] #
[02/25 14:44:20   1695s] #globalDetailRoute statistics:
[02/25 14:44:20   1695s] #Cpu time = 00:03:27
[02/25 14:44:20   1695s] #Elapsed time = 00:03:27
[02/25 14:44:20   1695s] #Increased memory = 24.67 (MB)
[02/25 14:44:20   1695s] #Total memory = 1873.34 (MB)
[02/25 14:44:20   1695s] #Peak memory = 2027.50 (MB)
[02/25 14:44:20   1695s] #Number of warnings = 2
[02/25 14:44:20   1695s] #Total number of warnings = 6
[02/25 14:44:20   1695s] #Number of fails = 0
[02/25 14:44:20   1695s] #Total number of fails = 0
[02/25 14:44:20   1695s] #Complete globalDetailRoute on Sat Feb 25 14:44:20 2023
[02/25 14:44:20   1695s] #
[02/25 14:44:20   1695s] ### import design signature (44): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=888288286 inst_pattern=1
[02/25 14:44:20   1695s] ### Time Record (globalDetailRoute) is uninstalled.
[02/25 14:44:20   1695s] #Default setup view is reset to VView1.
[02/25 14:44:20   1695s] #Default setup view is reset to VView1.
[02/25 14:44:20   1695s] AAE_INFO: Post Route call back at the end of routeDesign
[02/25 14:44:20   1695s] #routeDesign: cpu time = 00:03:28, elapsed time = 00:03:28, memory = 1861.50 (MB), peak = 2027.50 (MB)
[02/25 14:44:20   1695s] *** Message Summary: 0 warning(s), 0 error(s)
[02/25 14:44:20   1695s] 
[02/25 14:44:20   1695s] ### Time Record (routeDesign) is uninstalled.
[02/25 14:44:20   1695s] ### 
[02/25 14:44:20   1695s] ###   Scalability Statistics
[02/25 14:44:20   1695s] ### 
[02/25 14:44:20   1695s] ### --------------------------------+----------------+----------------+----------------+
[02/25 14:44:20   1695s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[02/25 14:44:20   1695s] ### --------------------------------+----------------+----------------+----------------+
[02/25 14:44:20   1695s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/25 14:44:20   1695s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/25 14:44:20   1695s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[02/25 14:44:20   1695s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[02/25 14:44:20   1695s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[02/25 14:44:20   1695s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[02/25 14:44:20   1695s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[02/25 14:44:20   1695s] ###   Global Routing                |        00:00:06|        00:00:06|             1.0|
[02/25 14:44:20   1695s] ###   Track Assignment              |        00:00:05|        00:00:05|             1.0|
[02/25 14:44:20   1695s] ###   Detail Routing                |        00:02:48|        00:02:48|             1.0|
[02/25 14:44:20   1695s] ###   Post Route Wire Spreading     |        00:00:24|        00:00:24|             1.0|
[02/25 14:44:20   1695s] ###   Entire Command                |        00:03:28|        00:03:28|             1.0|
[02/25 14:44:20   1695s] ### --------------------------------+----------------+----------------+----------------+
[02/25 14:44:20   1695s] ### 
[02/25 14:45:04   1697s] <CMD> setLayerPreference node_net -isVisible 1
[02/25 14:46:35   1710s] <CMD> timeDesign -postRoute
[02/25 14:46:35   1710s] *** timeDesign #4 [begin] : totSession cpu/real = 0:28:30.8/1:12:17.5 (0.4), mem = 2345.2M
[02/25 14:46:35   1710s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[02/25 14:46:35   1710s] Extraction called for design 'myPMul32_4' of instances=29763 and nets=34882 using extraction engine 'postRoute' at effort level 'low' .
[02/25 14:46:35   1710s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/25 14:46:35   1710s] Type 'man IMPEXT-3530' for more detail.
[02/25 14:46:35   1710s] PostRoute (effortLevel low) RC Extraction called for design myPMul32_4.
[02/25 14:46:35   1710s] RC Extraction called in multi-corner(1) mode.
[02/25 14:46:35   1710s] Process corner(s) are loaded.
[02/25 14:46:35   1710s]  Corner: VRCCorner
[02/25 14:46:35   1710s] extractDetailRC Option : -outfile /tmp/innovus_temp_9687_sig2.eecs.wsu.edu_jtschir1_oS1405/myPMul32_4_9687_aQWWN1.rcdb.d  -extended
[02/25 14:46:35   1710s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/25 14:46:35   1710s]       RC Corner Indexes            0   
[02/25 14:46:35   1710s] Capacitance Scaling Factor   : 1.00000 
[02/25 14:46:35   1710s] Coupling Cap. Scaling Factor : 1.00000 
[02/25 14:46:35   1710s] Resistance Scaling Factor    : 1.00000 
[02/25 14:46:35   1710s] Clock Cap. Scaling Factor    : 1.00000 
[02/25 14:46:35   1710s] Clock Res. Scaling Factor    : 1.00000 
[02/25 14:46:35   1710s] Shrink Factor                : 1.00000
[02/25 14:46:35   1711s] 
[02/25 14:46:35   1711s] Trim Metal Layers:
[02/25 14:46:35   1711s] LayerId::1 widthSet size::4
[02/25 14:46:35   1711s] LayerId::2 widthSet size::4
[02/25 14:46:35   1711s] LayerId::3 widthSet size::4
[02/25 14:46:35   1711s] LayerId::4 widthSet size::4
[02/25 14:46:35   1711s] LayerId::5 widthSet size::4
[02/25 14:46:35   1711s] LayerId::6 widthSet size::4
[02/25 14:46:35   1711s] LayerId::7 widthSet size::4
[02/25 14:46:35   1711s] LayerId::8 widthSet size::4
[02/25 14:46:35   1711s] LayerId::9 widthSet size::4
[02/25 14:46:35   1711s] LayerId::10 widthSet size::3
[02/25 14:46:35   1711s] eee: pegSigSF::1.070000
[02/25 14:46:35   1711s] Initializing multi-corner capacitance tables ... 
[02/25 14:46:35   1711s] Initializing multi-corner resistance tables ...
[02/25 14:46:35   1711s] eee: l::1 avDens::0.110969 usedTrk::4438.745149 availTrk::40000.000000 sigTrk::4438.745149
[02/25 14:46:35   1711s] eee: l::2 avDens::0.157440 usedTrk::5715.073038 availTrk::36300.000000 sigTrk::5715.073038
[02/25 14:46:35   1711s] eee: l::3 avDens::0.151677 usedTrk::5293.519402 availTrk::34900.000000 sigTrk::5293.519402
[02/25 14:46:35   1711s] eee: l::4 avDens::0.039181 usedTrk::479.970000 availTrk::12250.000000 sigTrk::479.970000
[02/25 14:46:35   1711s] eee: l::5 avDens::0.024792 usedTrk::22.312500 availTrk::900.000000 sigTrk::22.312500
[02/25 14:46:35   1711s] eee: l::6 avDens::0.000533 usedTrk::0.080000 availTrk::150.000000 sigTrk::0.080000
[02/25 14:46:35   1711s] eee: l::7 avDens::0.033300 usedTrk::1.665000 availTrk::50.000000 sigTrk::1.665000
[02/25 14:46:35   1711s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:46:35   1711s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:46:35   1711s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:46:35   1711s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.959102 uaWlH=0.033590 aWlH=0.003163 lMod=0 pMax=0.814400 pMod=83 wcR=0.478300 newSi=0.001600 wHLS=1.205669 siPrev=0 viaL=0.000000
[02/25 14:46:36   1711s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2341.2M)
[02/25 14:46:36   1711s] Creating parasitic data file '/tmp/innovus_temp_9687_sig2.eecs.wsu.edu_jtschir1_oS1405/myPMul32_4_9687_aQWWN1.rcdb.d' for storing RC.
[02/25 14:46:36   1711s] Extracted 10.0007% (CPU Time= 0:00:00.7  MEM= 2413.3M)
[02/25 14:46:36   1711s] Extracted 20.0009% (CPU Time= 0:00:00.8  MEM= 2413.3M)
[02/25 14:46:36   1712s] Extracted 30.0007% (CPU Time= 0:00:01.0  MEM= 2413.3M)
[02/25 14:46:36   1712s] Extracted 40.0009% (CPU Time= 0:00:01.1  MEM= 2413.3M)
[02/25 14:46:37   1712s] Extracted 50.0007% (CPU Time= 0:00:01.3  MEM= 2413.3M)
[02/25 14:46:37   1712s] Extracted 60.0009% (CPU Time= 0:00:01.4  MEM= 2413.3M)
[02/25 14:46:37   1712s] Extracted 70.0007% (CPU Time= 0:00:01.5  MEM= 2413.3M)
[02/25 14:46:37   1712s] Extracted 80.0009% (CPU Time= 0:00:01.7  MEM= 2413.3M)
[02/25 14:46:37   1713s] Extracted 90.0007% (CPU Time= 0:00:02.0  MEM= 2413.3M)
[02/25 14:46:38   1713s] Extracted 100% (CPU Time= 0:00:02.5  MEM= 2417.3M)
[02/25 14:46:38   1713s] Number of Extracted Resistors     : 368177
[02/25 14:46:38   1713s] Number of Extracted Ground Cap.   : 402334
[02/25 14:46:38   1713s] Number of Extracted Coupling Cap. : 0
[02/25 14:46:38   1713s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2390.020M)
[02/25 14:46:38   1713s] Opening parasitic data file '/tmp/innovus_temp_9687_sig2.eecs.wsu.edu_jtschir1_oS1405/myPMul32_4_9687_aQWWN1.rcdb.d' for reading (mem: 2390.020M)
[02/25 14:46:38   1713s] processing rcdb (/tmp/innovus_temp_9687_sig2.eecs.wsu.edu_jtschir1_oS1405/myPMul32_4_9687_aQWWN1.rcdb.d) for hinst (top) of cell (myPMul32_4);
[02/25 14:46:39   1714s] Closing parasitic data file '/tmp/innovus_temp_9687_sig2.eecs.wsu.edu_jtschir1_oS1405/myPMul32_4_9687_aQWWN1.rcdb.d': 0 access done (mem: 2390.020M)
[02/25 14:46:39   1714s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:01.0, current mem=2390.020M)
[02/25 14:46:39   1714s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.0  Real Time: 0:00:04.0  MEM: 2390.020M)
[02/25 14:46:39   1714s] Effort level <high> specified for reg2reg path_group
[02/25 14:46:40   1716s] All LLGs are deleted
[02/25 14:46:40   1716s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:46:40   1716s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:46:40   1716s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2356.0M, EPOCH TIME: 1677365200.463601
[02/25 14:46:40   1716s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2356.0M, EPOCH TIME: 1677365200.463837
[02/25 14:46:40   1716s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2356.0M, EPOCH TIME: 1677365200.473950
[02/25 14:46:40   1716s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:46:40   1716s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:46:40   1716s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2356.0M, EPOCH TIME: 1677365200.474430
[02/25 14:46:40   1716s] Max number of tech site patterns supported in site array is 256.
[02/25 14:46:40   1716s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:46:40   1716s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2356.0M, EPOCH TIME: 1677365200.480724
[02/25 14:46:40   1716s] After signature check, allow fast init is false, keep pre-filter is true.
[02/25 14:46:40   1716s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/25 14:46:40   1716s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:2356.0M, EPOCH TIME: 1677365200.484100
[02/25 14:46:40   1716s] SiteArray: non-trimmed site array dimensions = 184 x 1379
[02/25 14:46:40   1716s] SiteArray: use 1,413,120 bytes
[02/25 14:46:40   1716s] SiteArray: current memory after site array memory allocation 2356.0M
[02/25 14:46:40   1716s] SiteArray: FP blocked sites are writable
[02/25 14:46:40   1716s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2356.0M, EPOCH TIME: 1677365200.491033
[02/25 14:46:40   1716s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:2356.0M, EPOCH TIME: 1677365200.491317
[02/25 14:46:40   1716s] SiteArray: number of non floorplan blocked sites for llg default is 253736
[02/25 14:46:40   1716s] Atter site array init, number of instance map data is 0.
[02/25 14:46:40   1716s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:2356.0M, EPOCH TIME: 1677365200.495584
[02/25 14:46:40   1716s] 
[02/25 14:46:40   1716s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:46:40   1716s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.028, MEM:2356.0M, EPOCH TIME: 1677365200.501697
[02/25 14:46:40   1716s] All LLGs are deleted
[02/25 14:46:40   1716s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:46:40   1716s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:46:40   1716s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2356.0M, EPOCH TIME: 1677365200.514042
[02/25 14:46:40   1716s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2356.0M, EPOCH TIME: 1677365200.514247
[02/25 14:46:40   1716s] Starting delay calculation for Setup views
[02/25 14:46:40   1716s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/25 14:46:40   1716s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[02/25 14:46:40   1716s] AAE DB initialization (MEM=2363.58 CPU=0:00:00.1 REAL=0:00:00.0) 
[02/25 14:46:40   1716s] #################################################################################
[02/25 14:46:40   1716s] # Design Stage: PostRoute
[02/25 14:46:40   1716s] # Design Name: myPMul32_4
[02/25 14:46:40   1716s] # Design Mode: 90nm
[02/25 14:46:40   1716s] # Analysis Mode: MMMC Non-OCV 
[02/25 14:46:40   1716s] # Parasitics Mode: SPEF/RCDB 
[02/25 14:46:40   1716s] # Signoff Settings: SI Off 
[02/25 14:46:40   1716s] #################################################################################
[02/25 14:46:40   1716s] Calculate delays in Single mode...
[02/25 14:46:40   1716s] Topological Sorting (REAL = 0:00:00.0, MEM = 2363.6M, InitMEM = 2363.6M)
[02/25 14:46:40   1716s] Start delay calculation (fullDC) (1 T). (MEM=2363.58)
[02/25 14:46:40   1716s] 
[02/25 14:46:40   1716s] Trim Metal Layers:
[02/25 14:46:40   1716s] LayerId::1 widthSet size::4
[02/25 14:46:40   1716s] LayerId::2 widthSet size::4
[02/25 14:46:40   1716s] LayerId::3 widthSet size::4
[02/25 14:46:40   1716s] LayerId::4 widthSet size::4
[02/25 14:46:40   1716s] LayerId::5 widthSet size::4
[02/25 14:46:40   1716s] LayerId::6 widthSet size::4
[02/25 14:46:40   1716s] LayerId::7 widthSet size::4
[02/25 14:46:40   1716s] LayerId::8 widthSet size::4
[02/25 14:46:40   1716s] LayerId::9 widthSet size::4
[02/25 14:46:40   1716s] LayerId::10 widthSet size::3
[02/25 14:46:40   1716s] eee: pegSigSF::1.070000
[02/25 14:46:40   1716s] Initializing multi-corner capacitance tables ... 
[02/25 14:46:40   1716s] Initializing multi-corner resistance tables ...
[02/25 14:46:40   1716s] eee: l::1 avDens::0.110969 usedTrk::4438.745149 availTrk::40000.000000 sigTrk::4438.745149
[02/25 14:46:40   1716s] eee: l::2 avDens::0.157440 usedTrk::5715.073038 availTrk::36300.000000 sigTrk::5715.073038
[02/25 14:46:40   1716s] eee: l::3 avDens::0.151677 usedTrk::5293.519402 availTrk::34900.000000 sigTrk::5293.519402
[02/25 14:46:40   1716s] eee: l::4 avDens::0.039181 usedTrk::479.970000 availTrk::12250.000000 sigTrk::479.970000
[02/25 14:46:40   1716s] eee: l::5 avDens::0.024792 usedTrk::22.312500 availTrk::900.000000 sigTrk::22.312500
[02/25 14:46:40   1716s] eee: l::6 avDens::0.000533 usedTrk::0.080000 availTrk::150.000000 sigTrk::0.080000
[02/25 14:46:40   1716s] eee: l::7 avDens::0.033300 usedTrk::1.665000 availTrk::50.000000 sigTrk::1.665000
[02/25 14:46:40   1716s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:46:40   1716s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:46:40   1716s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:46:40   1716s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.959102 uaWlH=0.033590 aWlH=0.003163 lMod=0 pMax=0.814400 pMod=83 wcR=0.478300 newSi=0.001600 wHLS=1.205669 siPrev=0 viaL=0.000000
[02/25 14:46:41   1716s] siFlow : Timing analysis mode is single, using late cdB files
[02/25 14:46:41   1716s] Start AAE Lib Loading. (MEM=2375.1)
[02/25 14:46:41   1716s] End AAE Lib Loading. (MEM=2394.18 CPU=0:00:00.0 Real=0:00:00.0)
[02/25 14:46:41   1716s] End AAE Lib Interpolated Model. (MEM=2394.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/25 14:46:41   1716s] Opening parasitic data file '/tmp/innovus_temp_9687_sig2.eecs.wsu.edu_jtschir1_oS1405/myPMul32_4_9687_aQWWN1.rcdb.d' for reading (mem: 2394.176M)
[02/25 14:46:41   1716s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2394.2M)
[02/25 14:46:48   1723s] Total number of fetched objects 35006
[02/25 14:46:48   1723s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/25 14:46:48   1723s] End delay calculation. (MEM=2427.39 CPU=0:00:06.3 REAL=0:00:07.0)
[02/25 14:46:48   1723s] End delay calculation (fullDC). (MEM=2390.78 CPU=0:00:07.4 REAL=0:00:08.0)
[02/25 14:46:48   1723s] *** CDM Built up (cpu=0:00:07.5  real=0:00:08.0  mem= 2390.8M) ***
[02/25 14:46:48   1724s] *** Done Building Timing Graph (cpu=0:00:08.2 real=0:00:08.0 totSessionCpu=0:28:44 mem=2390.8M)
[02/25 14:46:52   1726s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.024  |  0.024  |  6.353  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   384   |   256   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/25 14:46:52   1726s] All LLGs are deleted
[02/25 14:46:52   1726s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:46:52   1726s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:46:52   1726s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2359.2M, EPOCH TIME: 1677365212.950034
[02/25 14:46:52   1726s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2359.2M, EPOCH TIME: 1677365212.950279
[02/25 14:46:52   1726s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2359.2M, EPOCH TIME: 1677365212.960592
[02/25 14:46:52   1726s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:46:52   1726s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:46:52   1726s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2359.2M, EPOCH TIME: 1677365212.961040
[02/25 14:46:52   1726s] Max number of tech site patterns supported in site array is 256.
[02/25 14:46:52   1726s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:46:52   1726s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2359.2M, EPOCH TIME: 1677365212.967093
[02/25 14:46:52   1726s] After signature check, allow fast init is true, keep pre-filter is true.
[02/25 14:46:52   1726s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/25 14:46:52   1726s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:2359.2M, EPOCH TIME: 1677365212.970358
[02/25 14:46:52   1726s] Fast DP-INIT is on for default
[02/25 14:46:52   1726s] Atter site array init, number of instance map data is 0.
[02/25 14:46:52   1726s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:2359.2M, EPOCH TIME: 1677365212.977435
[02/25 14:46:52   1726s] 
[02/25 14:46:52   1726s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:46:52   1726s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.023, MEM:2359.2M, EPOCH TIME: 1677365212.983485
[02/25 14:46:52   1726s] All LLGs are deleted
[02/25 14:46:52   1726s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:46:52   1726s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:46:52   1726s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2359.2M, EPOCH TIME: 1677365212.995645
[02/25 14:46:52   1726s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2359.2M, EPOCH TIME: 1677365212.995873
[02/25 14:46:52   1726s] Density: 64.529%
------------------------------------------------------------------
All LLGs are deleted
[02/25 14:46:53   1726s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:46:53   1726s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:46:53   1726s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2359.2M, EPOCH TIME: 1677365213.014211
[02/25 14:46:53   1726s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:2359.2M, EPOCH TIME: 1677365213.014583
[02/25 14:46:53   1726s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2359.2M, EPOCH TIME: 1677365213.025358
[02/25 14:46:53   1726s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:46:53   1726s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:46:53   1726s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2359.2M, EPOCH TIME: 1677365213.025928
[02/25 14:46:53   1726s] Max number of tech site patterns supported in site array is 256.
[02/25 14:46:53   1726s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:46:53   1726s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2359.2M, EPOCH TIME: 1677365213.032142
[02/25 14:46:53   1726s] After signature check, allow fast init is true, keep pre-filter is true.
[02/25 14:46:53   1726s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/25 14:46:53   1726s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:2359.2M, EPOCH TIME: 1677365213.035456
[02/25 14:46:53   1726s] Fast DP-INIT is on for default
[02/25 14:46:53   1726s] Atter site array init, number of instance map data is 0.
[02/25 14:46:53   1726s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2359.2M, EPOCH TIME: 1677365213.042812
[02/25 14:46:53   1726s] 
[02/25 14:46:53   1726s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:46:53   1726s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.024, MEM:2359.2M, EPOCH TIME: 1677365213.049002
[02/25 14:46:53   1726s] All LLGs are deleted
[02/25 14:46:53   1726s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:46:53   1726s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:46:53   1726s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2359.2M, EPOCH TIME: 1677365213.060520
[02/25 14:46:53   1726s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2359.2M, EPOCH TIME: 1677365213.060737
[02/25 14:46:53   1726s] Reported timing to dir ./timingReports
[02/25 14:46:53   1726s] Total CPU time: 15.5 sec
[02/25 14:46:53   1726s] Total Real time: 18.0 sec
[02/25 14:46:53   1726s] Total Memory Usage: 2359.191406 Mbytes
[02/25 14:46:53   1726s] Info: pop threads available for lower-level modules during optimization.
[02/25 14:46:53   1726s] *** timeDesign #4 [finish] : cpu/real = 0:00:15.5/0:00:17.7 (0.9), totSession cpu/real = 0:28:46.3/1:12:35.1 (0.4), mem = 2359.2M
[02/25 14:46:53   1726s] 
[02/25 14:46:53   1726s] =============================================================================================
[02/25 14:46:53   1726s]  Final TAT Report : timeDesign #4                                               21.15-s110_1
[02/25 14:46:53   1726s] =============================================================================================
[02/25 14:46:53   1726s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:46:53   1726s] ---------------------------------------------------------------------------------------------
[02/25 14:46:53   1726s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:46:53   1726s] [ OptSummaryReport       ]      1   0:00:00.2  (   1.2 % )     0:00:12.6 /  0:00:10.2    0.8
[02/25 14:46:53   1726s] [ DrvReport              ]      1   0:00:03.3  (  18.9 % )     0:00:03.3 /  0:00:01.0    0.3
[02/25 14:46:53   1726s] [ ExtractRC              ]      1   0:00:03.8  (  21.5 % )     0:00:03.8 /  0:00:04.0    1.1
[02/25 14:46:53   1726s] [ TimingUpdate           ]      1   0:00:00.7  (   4.0 % )     0:00:08.3 /  0:00:08.3    1.0
[02/25 14:46:53   1726s] [ FullDelayCalc          ]      1   0:00:07.6  (  42.9 % )     0:00:07.6 /  0:00:07.5    1.0
[02/25 14:46:53   1726s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[02/25 14:46:53   1726s] [ GenerateReports        ]      1   0:00:00.7  (   4.1 % )     0:00:00.7 /  0:00:00.7    0.9
[02/25 14:46:53   1726s] [ MISC                   ]          0:00:01.3  (   7.1 % )     0:00:01.3 /  0:00:01.3    1.0
[02/25 14:46:53   1726s] ---------------------------------------------------------------------------------------------
[02/25 14:46:53   1726s]  timeDesign #4 TOTAL                0:00:17.7  ( 100.0 % )     0:00:17.7 /  0:00:15.5    0.9
[02/25 14:46:53   1726s] ---------------------------------------------------------------------------------------------
[02/25 14:46:53   1726s] 
[02/25 14:47:10   1729s] <CMD> report_power
[02/25 14:47:10   1729s] env CDS_WORKAREA is set to /net/ugrads/jtschir1/pvt/ee434/lab3
[02/25 14:47:11   1729s] 
[02/25 14:47:11   1729s] Begin Power Analysis
[02/25 14:47:11   1729s] 
[02/25 14:47:11   1730s]              0V	    VSS
[02/25 14:47:11   1730s]            1.1V	    VDD
[02/25 14:47:11   1730s] Begin Processing Timing Library for Power Calculation
[02/25 14:47:11   1730s] 
[02/25 14:47:11   1730s] Begin Processing Timing Library for Power Calculation
[02/25 14:47:11   1730s] 
[02/25 14:47:11   1730s] 
[02/25 14:47:11   1730s] 
[02/25 14:47:11   1730s] Begin Processing Power Net/Grid for Power Calculation
[02/25 14:47:11   1730s] 
[02/25 14:47:11   1730s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1910.57MB/3829.23MB/2025.00MB)
[02/25 14:47:11   1730s] 
[02/25 14:47:11   1730s] Begin Processing Timing Window Data for Power Calculation
[02/25 14:47:11   1730s] 
[02/25 14:47:11   1730s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1910.57MB/3829.23MB/2025.00MB)
[02/25 14:47:11   1730s] 
[02/25 14:47:11   1730s] Begin Processing User Attributes
[02/25 14:47:11   1730s] 
[02/25 14:47:11   1730s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1910.57MB/3829.23MB/2025.00MB)
[02/25 14:47:11   1730s] 
[02/25 14:47:11   1730s] Begin Processing Signal Activity
[02/25 14:47:11   1730s] 
[02/25 14:47:12   1731s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1911.24MB/3829.23MB/2025.00MB)
[02/25 14:47:12   1731s] 
[02/25 14:47:12   1731s] Begin Power Computation
[02/25 14:47:12   1731s] 
[02/25 14:47:12   1731s]       ----------------------------------------------------------
[02/25 14:47:12   1731s]       # of cell(s) missing both power/leakage table: 0
[02/25 14:47:12   1731s]       # of cell(s) missing power table: 0
[02/25 14:47:12   1731s]       # of cell(s) missing leakage table: 0
[02/25 14:47:12   1731s]       ----------------------------------------------------------
[02/25 14:47:12   1731s] 
[02/25 14:47:12   1731s] 
[02/25 14:47:16   1734s]       # of MSMV cell(s) missing power_level: 0
[02/25 14:47:16   1734s] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1911.27MB/3829.23MB/2025.00MB)
[02/25 14:47:16   1734s] 
[02/25 14:47:16   1734s] Begin Processing User Attributes
[02/25 14:47:16   1734s] 
[02/25 14:47:16   1734s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1911.27MB/3829.23MB/2025.00MB)
[02/25 14:47:16   1734s] 
[02/25 14:47:16   1734s] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=1911.27MB/3829.23MB/2025.00MB)
[02/25 14:47:16   1734s] 
[02/25 14:47:16   1734s] *



[02/25 14:47:16   1734s] Total Power
[02/25 14:47:16   1734s] -----------------------------------------------------------------------------------------
[02/25 14:47:16   1734s] Total Internal Power:       14.66352260 	   50.9223%
[02/25 14:47:16   1734s] Total Switching Power:      13.20555738 	   45.8592%
[02/25 14:47:16   1734s] Total Leakage Power:         0.92681227 	    3.2186%
[02/25 14:47:16   1734s] Total Power:                28.79589225
[02/25 14:47:16   1734s] -----------------------------------------------------------------------------------------
[02/25 14:47:16   1735s] Processing average sequential pin duty cycle 
[02/25 14:47:45   1739s] <CMD> optDesign -postRoute
[02/25 14:47:45   1739s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1910.9M, totSessionCpu=0:28:59 **
[02/25 14:47:45   1739s] *** optDesign #2 [begin] : totSession cpu/real = 0:28:59.2/1:13:28.0 (0.4), mem = 2359.4M
[02/25 14:47:46   1739s] Info: 1 threads available for lower-level modules during optimization.
[02/25 14:47:46   1739s] GigaOpt running with 1 threads.
[02/25 14:47:46   1739s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:28:59.3/1:13:28.0 (0.4), mem = 2359.4M
[02/25 14:47:46   1739s] **INFO: User settings:
[02/25 14:47:46   1739s] setNanoRouteMode -drouteEndIteration                            1
[02/25 14:47:46   1739s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[02/25 14:47:46   1739s] setNanoRouteMode -extractThirdPartyCompatible                   false
[02/25 14:47:46   1739s] setNanoRouteMode -grouteExpTdStdDelay                           10.1
[02/25 14:47:46   1739s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[02/25 14:47:46   1739s] setNanoRouteMode -routeBottomRoutingLayer                       1
[02/25 14:47:46   1739s] setNanoRouteMode -routeTopRoutingLayer                          8
[02/25 14:47:46   1739s] setNanoRouteMode -routeWithSiDriven                             false
[02/25 14:47:46   1739s] setNanoRouteMode -routeWithTimingDriven                         false
[02/25 14:47:46   1739s] setNanoRouteMode -timingEngine                                  {}
[02/25 14:47:46   1739s] setExtractRCMode -coupled                                       false
[02/25 14:47:46   1739s] setExtractRCMode -engine                                        postRoute
[02/25 14:47:46   1739s] setUsefulSkewMode -ecoRoute                                     false
[02/25 14:47:46   1739s] setUsefulSkewMode -maxAllowedDelay                              1
[02/25 14:47:46   1739s] setUsefulSkewMode -noBoundary                                   false
[02/25 14:47:46   1739s] setDelayCalMode -enable_high_fanout                             true
[02/25 14:47:46   1739s] setDelayCalMode -engine                                         aae
[02/25 14:47:46   1739s] setDelayCalMode -ignoreNetLoad                                  false
[02/25 14:47:46   1739s] setDelayCalMode -SIAware                                        false
[02/25 14:47:46   1739s] setDelayCalMode -socv_accuracy_mode                             low
[02/25 14:47:46   1739s] setOptMode -activeSetupViews                                    { VView1 }
[02/25 14:47:46   1739s] setOptMode -autoSetupViews                                      { VView1}
[02/25 14:47:46   1739s] setOptMode -autoTDGRSetupViews                                  { VView1}
[02/25 14:47:46   1739s] setOptMode -drcMargin                                           0
[02/25 14:47:46   1739s] setOptMode -fixDrc                                              true
[02/25 14:47:46   1739s] setOptMode -optimizeFF                                          true
[02/25 14:47:46   1739s] setOptMode -preserveAllSequential                               false
[02/25 14:47:46   1739s] setOptMode -setupTargetSlack                                    0
[02/25 14:47:46   1739s] setSIMode -separate_delta_delay_on_data                         true
[02/25 14:47:46   1739s] setPlaceMode -maxRouteLayer                                     8
[02/25 14:47:46   1739s] setPlaceMode -place_design_floorplan_mode                       false
[02/25 14:47:46   1739s] setPlaceMode -place_detail_check_route                          false
[02/25 14:47:46   1739s] setPlaceMode -place_detail_preserve_routing                     true
[02/25 14:47:46   1739s] setPlaceMode -place_detail_remove_affected_routing              false
[02/25 14:47:46   1739s] setPlaceMode -place_detail_swap_eeq_cells                       false
[02/25 14:47:46   1739s] setPlaceMode -place_global_clock_gate_aware                     true
[02/25 14:47:46   1739s] setPlaceMode -place_global_cong_effort                          auto
[02/25 14:47:46   1739s] setPlaceMode -place_global_ignore_scan                          true
[02/25 14:47:46   1739s] setPlaceMode -place_global_ignore_spare                         false
[02/25 14:47:46   1739s] setPlaceMode -place_global_module_aware_spare                   false
[02/25 14:47:46   1739s] setPlaceMode -place_global_place_io_pins                        true
[02/25 14:47:46   1739s] setPlaceMode -place_global_reorder_scan                         true
[02/25 14:47:46   1739s] setPlaceMode -powerDriven                                       false
[02/25 14:47:46   1739s] setPlaceMode -timingDriven                                      true
[02/25 14:47:46   1739s] setAnalysisMode -analysisType                                   single
[02/25 14:47:46   1739s] setAnalysisMode -checkType                                      setup
[02/25 14:47:46   1739s] setAnalysisMode -clkSrcPath                                     true
[02/25 14:47:46   1739s] setAnalysisMode -clockPropagation                               sdcControl
[02/25 14:47:46   1739s] setAnalysisMode -skew                                           true
[02/25 14:47:46   1739s] setAnalysisMode -usefulSkew                                     true
[02/25 14:47:46   1739s] setAnalysisMode -virtualIPO                                     false
[02/25 14:47:46   1739s] 
[02/25 14:47:46   1739s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/25 14:47:46   1739s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/25 14:47:46   1739s] Need call spDPlaceInit before registerPrioInstLoc.
[02/25 14:47:46   1739s] OPERPROF: Starting DPlace-Init at level 1, MEM:2359.4M, EPOCH TIME: 1677365266.073018
[02/25 14:47:46   1739s] Processing tracks to init pin-track alignment.
[02/25 14:47:46   1739s] z: 2, totalTracks: 1
[02/25 14:47:46   1739s] z: 4, totalTracks: 1
[02/25 14:47:46   1739s] z: 6, totalTracks: 1
[02/25 14:47:46   1739s] z: 8, totalTracks: 1
[02/25 14:47:46   1739s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:47:46   1739s] All LLGs are deleted
[02/25 14:47:46   1739s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:47:46   1739s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:47:46   1739s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2359.4M, EPOCH TIME: 1677365266.089515
[02/25 14:47:46   1739s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2359.4M, EPOCH TIME: 1677365266.089757
[02/25 14:47:46   1739s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2359.4M, EPOCH TIME: 1677365266.099900
[02/25 14:47:46   1739s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:47:46   1739s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:47:46   1739s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2359.4M, EPOCH TIME: 1677365266.101349
[02/25 14:47:46   1739s] Max number of tech site patterns supported in site array is 256.
[02/25 14:47:46   1739s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:47:46   1739s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2359.4M, EPOCH TIME: 1677365266.107307
[02/25 14:47:46   1739s] After signature check, allow fast init is true, keep pre-filter is true.
[02/25 14:47:46   1739s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/25 14:47:46   1739s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:2359.4M, EPOCH TIME: 1677365266.110617
[02/25 14:47:46   1739s] Fast DP-INIT is on for default
[02/25 14:47:46   1739s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/25 14:47:46   1739s] Atter site array init, number of instance map data is 0.
[02/25 14:47:46   1739s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.016, MEM:2359.4M, EPOCH TIME: 1677365266.117383
[02/25 14:47:46   1739s] 
[02/25 14:47:46   1739s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:47:46   1739s] OPERPROF:     Starting CMU at level 3, MEM:2359.4M, EPOCH TIME: 1677365266.121536
[02/25 14:47:46   1739s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2359.4M, EPOCH TIME: 1677365266.123836
[02/25 14:47:46   1739s] 
[02/25 14:47:46   1739s] Bad Lib Cell Checking (CMU) is done! (0)
[02/25 14:47:46   1739s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:2359.4M, EPOCH TIME: 1677365266.128095
[02/25 14:47:46   1739s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2359.4M, EPOCH TIME: 1677365266.128260
[02/25 14:47:46   1739s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2359.4M, EPOCH TIME: 1677365266.128454
[02/25 14:47:46   1739s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2359.4MB).
[02/25 14:47:46   1739s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.069, MEM:2359.4M, EPOCH TIME: 1677365266.141653
[02/25 14:47:46   1739s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2359.4M, EPOCH TIME: 1677365266.141823
[02/25 14:47:46   1739s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:47:46   1739s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:47:46   1739s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:47:46   1739s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:47:46   1739s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.110, REAL:0.100, MEM:2359.4M, EPOCH TIME: 1677365266.242281
[02/25 14:47:46   1739s] 
[02/25 14:47:46   1739s] Creating Lib Analyzer ...
[02/25 14:47:46   1739s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/25 14:47:46   1739s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/25 14:47:46   1739s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/25 14:47:46   1739s] 
[02/25 14:47:46   1739s] {RT VRCCorner 0 8 8 {4 1} {7 0} 2}
[02/25 14:47:46   1739s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:29:00 mem=2381.5M
[02/25 14:47:46   1739s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:29:00 mem=2381.5M
[02/25 14:47:46   1739s] Creating Lib Analyzer, finished. 
[02/25 14:47:46   1739s] Effort level <high> specified for reg2reg path_group
[02/25 14:47:48   1741s] Processing average sequential pin duty cycle 
[02/25 14:47:48   1741s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1956.0M, totSessionCpu=0:29:01 **
[02/25 14:47:48   1741s] Existing Dirty Nets : 0
[02/25 14:47:48   1741s] New Signature Flow (optDesignCheckOptions) ....
[02/25 14:47:48   1741s] #Taking db snapshot
[02/25 14:47:48   1741s] #Taking db snapshot ... done
[02/25 14:47:48   1741s] OPERPROF: Starting checkPlace at level 1, MEM:2420.1M, EPOCH TIME: 1677365268.236749
[02/25 14:47:48   1741s] Processing tracks to init pin-track alignment.
[02/25 14:47:48   1741s] z: 2, totalTracks: 1
[02/25 14:47:48   1741s] z: 4, totalTracks: 1
[02/25 14:47:48   1741s] z: 6, totalTracks: 1
[02/25 14:47:48   1741s] z: 8, totalTracks: 1
[02/25 14:47:48   1741s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:47:48   1741s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2420.1M, EPOCH TIME: 1677365268.252879
[02/25 14:47:48   1741s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:47:48   1741s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:47:48   1741s] 
[02/25 14:47:48   1741s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:47:48   1741s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2420.1M, EPOCH TIME: 1677365268.263232
[02/25 14:47:48   1741s] Begin checking placement ... (start mem=2420.1M, init mem=2420.1M)
[02/25 14:47:48   1741s] Begin checking exclusive groups violation ...
[02/25 14:47:48   1741s] There are 0 groups to check, max #box is 0, total #box is 0
[02/25 14:47:48   1741s] Finished checking exclusive groups violations. Found 0 Vio.
[02/25 14:47:48   1741s] 
[02/25 14:47:48   1741s] Running CheckPlace using 1 thread in normal mode...
[02/25 14:47:48   1742s] 
[02/25 14:47:48   1742s] ...checkPlace normal is done!
[02/25 14:47:48   1742s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2420.1M, EPOCH TIME: 1677365268.755243
[02/25 14:47:48   1742s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.020, REAL:0.023, MEM:2420.1M, EPOCH TIME: 1677365268.778360
[02/25 14:47:48   1742s] *info: Placed = 29763          (Fixed = 11)
[02/25 14:47:48   1742s] *info: Unplaced = 0           
[02/25 14:47:48   1742s] Placement Density:64.53%(43553/67494)
[02/25 14:47:48   1742s] Placement Density (including fixed std cells):64.53%(43553/67494)
[02/25 14:47:48   1742s] All LLGs are deleted
[02/25 14:47:48   1742s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29763).
[02/25 14:47:48   1742s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:47:48   1742s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2420.1M, EPOCH TIME: 1677365268.793738
[02/25 14:47:48   1742s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2420.1M, EPOCH TIME: 1677365268.794044
[02/25 14:47:48   1742s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:47:48   1742s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:47:48   1742s] Finished checkPlace (total: cpu=0:00:00.6, real=0:00:00.0; vio checks: cpu=0:00:00.5, real=0:00:00.0; mem=2420.1M)
[02/25 14:47:48   1742s] OPERPROF: Finished checkPlace at level 1, CPU:0.570, REAL:0.558, MEM:2420.1M, EPOCH TIME: 1677365268.794968
[02/25 14:47:48   1742s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[02/25 14:47:48   1742s] *** optDesign -postRoute ***
[02/25 14:47:48   1742s] DRC Margin: user margin 0.0; extra margin 0
[02/25 14:47:48   1742s] Setup Target Slack: user slack 0
[02/25 14:47:48   1742s] Hold Target Slack: user slack 0
[02/25 14:47:48   1742s] All LLGs are deleted
[02/25 14:47:48   1742s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:47:48   1742s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:47:48   1742s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2420.1M, EPOCH TIME: 1677365268.858888
[02/25 14:47:48   1742s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2420.1M, EPOCH TIME: 1677365268.859193
[02/25 14:47:48   1742s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2420.1M, EPOCH TIME: 1677365268.869690
[02/25 14:47:48   1742s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:47:48   1742s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:47:48   1742s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2420.1M, EPOCH TIME: 1677365268.871115
[02/25 14:47:48   1742s] Max number of tech site patterns supported in site array is 256.
[02/25 14:47:48   1742s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:47:48   1742s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2420.1M, EPOCH TIME: 1677365268.877207
[02/25 14:47:48   1742s] After signature check, allow fast init is true, keep pre-filter is true.
[02/25 14:47:48   1742s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/25 14:47:48   1742s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:2420.1M, EPOCH TIME: 1677365268.880474
[02/25 14:47:48   1742s] Fast DP-INIT is on for default
[02/25 14:47:48   1742s] Atter site array init, number of instance map data is 0.
[02/25 14:47:48   1742s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2420.1M, EPOCH TIME: 1677365268.887925
[02/25 14:47:48   1742s] 
[02/25 14:47:48   1742s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:47:48   1742s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.028, MEM:2420.1M, EPOCH TIME: 1677365268.897750
[02/25 14:47:48   1742s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:47:48   1742s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:47:48   1742s] Multi-VT timing optimization disabled based on library information.
[02/25 14:47:48   1742s] 
[02/25 14:47:48   1742s] TimeStamp Deleting Cell Server Begin ...
[02/25 14:47:48   1742s] Deleting Lib Analyzer.
[02/25 14:47:48   1742s] 
[02/25 14:47:48   1742s] TimeStamp Deleting Cell Server End ...
[02/25 14:47:48   1742s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/25 14:47:48   1742s] 
[02/25 14:47:48   1742s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/25 14:47:48   1742s] Summary for sequential cells identification: 
[02/25 14:47:48   1742s]   Identified SBFF number: 16
[02/25 14:47:48   1742s]   Identified MBFF number: 0
[02/25 14:47:48   1742s]   Identified SB Latch number: 0
[02/25 14:47:48   1742s]   Identified MB Latch number: 0
[02/25 14:47:48   1742s]   Not identified SBFF number: 0
[02/25 14:47:48   1742s]   Not identified MBFF number: 0
[02/25 14:47:48   1742s]   Not identified SB Latch number: 0
[02/25 14:47:48   1742s]   Not identified MB Latch number: 0
[02/25 14:47:48   1742s]   Number of sequential cells which are not FFs: 13
[02/25 14:47:48   1742s]  Visiting view : VView1
[02/25 14:47:48   1742s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/25 14:47:48   1742s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/25 14:47:48   1742s]  Visiting view : VView1
[02/25 14:47:48   1742s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/25 14:47:48   1742s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/25 14:47:48   1742s] TLC MultiMap info (StdDelay):
[02/25 14:47:48   1742s]   : VDCCorner + VTLib + 1 + no RcCorner := 9.5ps
[02/25 14:47:48   1742s]   : VDCCorner + VTLib + 1 + VRCCorner := 10.1ps
[02/25 14:47:48   1742s]  Setting StdDelay to: 10.1ps
[02/25 14:47:48   1742s] 
[02/25 14:47:48   1742s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/25 14:47:48   1742s] 
[02/25 14:47:48   1742s] TimeStamp Deleting Cell Server Begin ...
[02/25 14:47:48   1742s] 
[02/25 14:47:48   1742s] TimeStamp Deleting Cell Server End ...
[02/25 14:47:48   1742s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:29:02.2/1:13:31.0 (0.4), mem = 2420.1M
[02/25 14:47:48   1742s] 
[02/25 14:47:48   1742s] =============================================================================================
[02/25 14:47:48   1742s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.15-s110_1
[02/25 14:47:48   1742s] =============================================================================================
[02/25 14:47:48   1742s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:47:48   1742s] ---------------------------------------------------------------------------------------------
[02/25 14:47:48   1742s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:47:48   1742s] [ LibAnalyzerInit        ]      1   0:00:00.3  (   9.4 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:47:48   1742s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[02/25 14:47:48   1742s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:47:48   1742s] [ CheckPlace             ]      1   0:00:00.6  (  19.1 % )     0:00:00.6 /  0:00:00.6    1.0
[02/25 14:47:48   1742s] [ TimingUpdate           ]      1   0:00:00.9  (  31.2 % )     0:00:00.9 /  0:00:00.9    1.0
[02/25 14:47:48   1742s] [ MISC                   ]          0:00:01.1  (  39.1 % )     0:00:01.1 /  0:00:01.1    1.0
[02/25 14:47:48   1742s] ---------------------------------------------------------------------------------------------
[02/25 14:47:48   1742s]  InitOpt #1 TOTAL                   0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:02.9    1.0
[02/25 14:47:48   1742s] ---------------------------------------------------------------------------------------------
[02/25 14:47:48   1742s] 
[02/25 14:47:48   1742s] ** INFO : this run is activating 'postRoute' automaton
[02/25 14:47:48   1742s] **INFO: flowCheckPoint #1 InitialSummary
[02/25 14:47:48   1742s] Closing parasitic data file '/tmp/innovus_temp_9687_sig2.eecs.wsu.edu_jtschir1_oS1405/myPMul32_4_9687_aQWWN1.rcdb.d': 34771 access done (mem: 2420.086M)
[02/25 14:47:48   1742s] Extraction called for design 'myPMul32_4' of instances=29763 and nets=34882 using extraction engine 'postRoute' at effort level 'low' .
[02/25 14:47:48   1742s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/25 14:47:48   1742s] Type 'man IMPEXT-3530' for more detail.
[02/25 14:47:48   1742s] PostRoute (effortLevel low) RC Extraction called for design myPMul32_4.
[02/25 14:47:48   1742s] RC Extraction called in multi-corner(1) mode.
[02/25 14:47:49   1742s] Process corner(s) are loaded.
[02/25 14:47:49   1742s]  Corner: VRCCorner
[02/25 14:47:49   1742s] extractDetailRC Option : -outfile /tmp/innovus_temp_9687_sig2.eecs.wsu.edu_jtschir1_oS1405/myPMul32_4_9687_aQWWN1.rcdb.d -maxResLength 200  -extended
[02/25 14:47:49   1742s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/25 14:47:49   1742s]       RC Corner Indexes            0   
[02/25 14:47:49   1742s] Capacitance Scaling Factor   : 1.00000 
[02/25 14:47:49   1742s] Coupling Cap. Scaling Factor : 1.00000 
[02/25 14:47:49   1742s] Resistance Scaling Factor    : 1.00000 
[02/25 14:47:49   1742s] Clock Cap. Scaling Factor    : 1.00000 
[02/25 14:47:49   1742s] Clock Res. Scaling Factor    : 1.00000 
[02/25 14:47:49   1742s] Shrink Factor                : 1.00000
[02/25 14:47:49   1742s] 
[02/25 14:47:49   1742s] Trim Metal Layers:
[02/25 14:47:49   1742s] LayerId::1 widthSet size::4
[02/25 14:47:49   1742s] LayerId::2 widthSet size::4
[02/25 14:47:49   1742s] LayerId::3 widthSet size::4
[02/25 14:47:49   1742s] LayerId::4 widthSet size::4
[02/25 14:47:49   1742s] LayerId::5 widthSet size::4
[02/25 14:47:49   1742s] LayerId::6 widthSet size::4
[02/25 14:47:49   1742s] LayerId::7 widthSet size::4
[02/25 14:47:49   1742s] LayerId::8 widthSet size::4
[02/25 14:47:49   1742s] LayerId::9 widthSet size::4
[02/25 14:47:49   1742s] LayerId::10 widthSet size::3
[02/25 14:47:49   1742s] eee: pegSigSF::1.070000
[02/25 14:47:49   1742s] Initializing multi-corner capacitance tables ... 
[02/25 14:47:49   1742s] Initializing multi-corner resistance tables ...
[02/25 14:47:49   1742s] eee: l::1 avDens::0.110969 usedTrk::4438.745149 availTrk::40000.000000 sigTrk::4438.745149
[02/25 14:47:49   1742s] eee: l::2 avDens::0.157440 usedTrk::5715.073038 availTrk::36300.000000 sigTrk::5715.073038
[02/25 14:47:49   1742s] eee: l::3 avDens::0.151677 usedTrk::5293.519402 availTrk::34900.000000 sigTrk::5293.519402
[02/25 14:47:49   1742s] eee: l::4 avDens::0.039181 usedTrk::479.970000 availTrk::12250.000000 sigTrk::479.970000
[02/25 14:47:49   1742s] eee: l::5 avDens::0.024792 usedTrk::22.312500 availTrk::900.000000 sigTrk::22.312500
[02/25 14:47:49   1742s] eee: l::6 avDens::0.000533 usedTrk::0.080000 availTrk::150.000000 sigTrk::0.080000
[02/25 14:47:49   1742s] eee: l::7 avDens::0.033300 usedTrk::1.665000 availTrk::50.000000 sigTrk::1.665000
[02/25 14:47:49   1742s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:47:49   1742s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:47:49   1742s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:47:49   1742s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.959102 uaWlH=0.033590 aWlH=0.003163 lMod=0 pMax=0.814400 pMod=83 wcR=0.478300 newSi=0.001600 wHLS=1.205669 siPrev=0 viaL=0.000000
[02/25 14:47:49   1742s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2412.1M)
[02/25 14:47:49   1743s] Creating parasitic data file '/tmp/innovus_temp_9687_sig2.eecs.wsu.edu_jtschir1_oS1405/myPMul32_4_9687_aQWWN1.rcdb.d' for storing RC.
[02/25 14:47:50   1743s] Extracted 10.0007% (CPU Time= 0:00:00.7  MEM= 2484.1M)
[02/25 14:47:50   1743s] Extracted 20.0009% (CPU Time= 0:00:00.8  MEM= 2484.1M)
[02/25 14:47:50   1743s] Extracted 30.0007% (CPU Time= 0:00:01.0  MEM= 2484.1M)
[02/25 14:47:50   1743s] Extracted 40.0009% (CPU Time= 0:00:01.2  MEM= 2484.1M)
[02/25 14:47:50   1743s] Extracted 50.0007% (CPU Time= 0:00:01.3  MEM= 2484.1M)
[02/25 14:47:50   1743s] Extracted 60.0009% (CPU Time= 0:00:01.4  MEM= 2484.1M)
[02/25 14:47:50   1744s] Extracted 70.0007% (CPU Time= 0:00:01.5  MEM= 2484.1M)
[02/25 14:47:51   1744s] Extracted 80.0009% (CPU Time= 0:00:01.7  MEM= 2484.1M)
[02/25 14:47:51   1744s] Extracted 90.0007% (CPU Time= 0:00:02.0  MEM= 2484.1M)
[02/25 14:47:51   1745s] Extracted 100% (CPU Time= 0:00:02.5  MEM= 2488.1M)
[02/25 14:47:51   1745s] Number of Extracted Resistors     : 368177
[02/25 14:47:51   1745s] Number of Extracted Ground Cap.   : 402334
[02/25 14:47:51   1745s] Number of Extracted Coupling Cap. : 0
[02/25 14:47:51   1745s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2456.863M)
[02/25 14:47:51   1745s] Opening parasitic data file '/tmp/innovus_temp_9687_sig2.eecs.wsu.edu_jtschir1_oS1405/myPMul32_4_9687_aQWWN1.rcdb.d' for reading (mem: 2456.863M)
[02/25 14:47:51   1745s] processing rcdb (/tmp/innovus_temp_9687_sig2.eecs.wsu.edu_jtschir1_oS1405/myPMul32_4_9687_aQWWN1.rcdb.d) for hinst (top) of cell (myPMul32_4);
[02/25 14:47:52   1746s] Closing parasitic data file '/tmp/innovus_temp_9687_sig2.eecs.wsu.edu_jtschir1_oS1405/myPMul32_4_9687_aQWWN1.rcdb.d': 0 access done (mem: 2456.863M)
[02/25 14:47:52   1746s] Lumped Parasitic Loading Completed (total cpu=0:00:01.0, real=0:00:01.0, current mem=2456.863M)
[02/25 14:47:52   1746s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.0  Real Time: 0:00:04.0  MEM: 2456.863M)
[02/25 14:47:53   1746s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:29:06.5/1:13:35.1 (0.4), mem = 2447.3M
[02/25 14:47:54   1747s] Starting delay calculation for Hold views
[02/25 14:47:54   1747s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/25 14:47:54   1747s] #################################################################################
[02/25 14:47:54   1747s] # Design Stage: PostRoute
[02/25 14:47:54   1747s] # Design Name: myPMul32_4
[02/25 14:47:54   1747s] # Design Mode: 90nm
[02/25 14:47:54   1747s] # Analysis Mode: MMMC Non-OCV 
[02/25 14:47:54   1747s] # Parasitics Mode: SPEF/RCDB 
[02/25 14:47:54   1747s] # Signoff Settings: SI Off 
[02/25 14:47:54   1747s] #################################################################################
[02/25 14:47:54   1747s] Calculate delays in Single mode...
[02/25 14:47:54   1747s] Topological Sorting (REAL = 0:00:00.0, MEM = 2445.3M, InitMEM = 2445.3M)
[02/25 14:47:54   1747s] Start delay calculation (fullDC) (1 T). (MEM=2445.35)
[02/25 14:47:54   1747s] 
[02/25 14:47:54   1747s] Trim Metal Layers:
[02/25 14:47:54   1748s] LayerId::1 widthSet size::4
[02/25 14:47:54   1748s] LayerId::2 widthSet size::4
[02/25 14:47:54   1748s] LayerId::3 widthSet size::4
[02/25 14:47:54   1748s] LayerId::4 widthSet size::4
[02/25 14:47:54   1748s] LayerId::5 widthSet size::4
[02/25 14:47:54   1748s] LayerId::6 widthSet size::4
[02/25 14:47:54   1748s] LayerId::7 widthSet size::4
[02/25 14:47:54   1748s] LayerId::8 widthSet size::4
[02/25 14:47:54   1748s] LayerId::9 widthSet size::4
[02/25 14:47:54   1748s] LayerId::10 widthSet size::3
[02/25 14:47:54   1748s] eee: pegSigSF::1.070000
[02/25 14:47:54   1748s] Initializing multi-corner capacitance tables ... 
[02/25 14:47:54   1748s] Initializing multi-corner resistance tables ...
[02/25 14:47:54   1748s] eee: l::1 avDens::0.110969 usedTrk::4438.745149 availTrk::40000.000000 sigTrk::4438.745149
[02/25 14:47:54   1748s] eee: l::2 avDens::0.157440 usedTrk::5715.073038 availTrk::36300.000000 sigTrk::5715.073038
[02/25 14:47:54   1748s] eee: l::3 avDens::0.151677 usedTrk::5293.519402 availTrk::34900.000000 sigTrk::5293.519402
[02/25 14:47:54   1748s] eee: l::4 avDens::0.039181 usedTrk::479.970000 availTrk::12250.000000 sigTrk::479.970000
[02/25 14:47:54   1748s] eee: l::5 avDens::0.024792 usedTrk::22.312500 availTrk::900.000000 sigTrk::22.312500
[02/25 14:47:54   1748s] eee: l::6 avDens::0.000533 usedTrk::0.080000 availTrk::150.000000 sigTrk::0.080000
[02/25 14:47:54   1748s] eee: l::7 avDens::0.033300 usedTrk::1.665000 availTrk::50.000000 sigTrk::1.665000
[02/25 14:47:54   1748s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:47:54   1748s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:47:54   1748s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:47:54   1748s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.959102 uaWlH=0.033590 aWlH=0.003163 lMod=0 pMax=0.814400 pMod=83 wcR=0.478300 newSi=0.001600 wHLS=1.205669 siPrev=0 viaL=0.000000
[02/25 14:47:55   1748s] End AAE Lib Interpolated Model. (MEM=2456.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/25 14:47:55   1748s] Opening parasitic data file '/tmp/innovus_temp_9687_sig2.eecs.wsu.edu_jtschir1_oS1405/myPMul32_4_9687_aQWWN1.rcdb.d' for reading (mem: 2456.863M)
[02/25 14:47:55   1748s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2456.9M)
[02/25 14:48:01   1755s] Total number of fetched objects 35006
[02/25 14:48:01   1755s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/25 14:48:01   1755s] End delay calculation. (MEM=2472.54 CPU=0:00:06.3 REAL=0:00:06.0)
[02/25 14:48:01   1755s] End delay calculation (fullDC). (MEM=2472.54 CPU=0:00:07.3 REAL=0:00:07.0)
[02/25 14:48:01   1755s] *** CDM Built up (cpu=0:00:07.4  real=0:00:07.0  mem= 2472.5M) ***
[02/25 14:48:02   1755s] *** Done Building Timing Graph (cpu=0:00:08.0 real=0:00:08.0 totSessionCpu=0:29:16 mem=2472.5M)
[02/25 14:48:02   1756s] 
[02/25 14:48:02   1756s] Active hold views:
[02/25 14:48:02   1756s]  VView1
[02/25 14:48:02   1756s]   Dominating endpoints: 0
[02/25 14:48:02   1756s]   Dominating TNS: -0.000
[02/25 14:48:02   1756s] 
[02/25 14:48:02   1756s] Done building cte hold timing graph (HoldAware) cpu=0:00:10.0 real=0:00:09.0 totSessionCpu=0:29:16 mem=2503.8M ***
[02/25 14:48:04   1758s] Starting delay calculation for Setup views
[02/25 14:48:04   1758s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/25 14:48:04   1758s] #################################################################################
[02/25 14:48:04   1758s] # Design Stage: PostRoute
[02/25 14:48:04   1758s] # Design Name: myPMul32_4
[02/25 14:48:04   1758s] # Design Mode: 90nm
[02/25 14:48:04   1758s] # Analysis Mode: MMMC Non-OCV 
[02/25 14:48:04   1758s] # Parasitics Mode: SPEF/RCDB 
[02/25 14:48:04   1758s] # Signoff Settings: SI Off 
[02/25 14:48:04   1758s] #################################################################################
[02/25 14:48:05   1758s] Calculate delays in Single mode...
[02/25 14:48:05   1758s] Topological Sorting (REAL = 0:00:00.0, MEM = 2492.3M, InitMEM = 2492.3M)
[02/25 14:48:05   1758s] Start delay calculation (fullDC) (1 T). (MEM=2492.3)
[02/25 14:48:05   1758s] End AAE Lib Interpolated Model. (MEM=2503.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/25 14:48:11   1765s] Total number of fetched objects 35006
[02/25 14:48:11   1765s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/25 14:48:11   1765s] End delay calculation. (MEM=2472.54 CPU=0:00:06.0 REAL=0:00:06.0)
[02/25 14:48:11   1765s] End delay calculation (fullDC). (MEM=2472.54 CPU=0:00:06.7 REAL=0:00:06.0)
[02/25 14:48:11   1765s] *** CDM Built up (cpu=0:00:06.8  real=0:00:07.0  mem= 2472.5M) ***
[02/25 14:48:12   1765s] *** Done Building Timing Graph (cpu=0:00:07.4 real=0:00:08.0 totSessionCpu=0:29:26 mem=2472.5M)
[02/25 14:48:12   1765s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2472.5M, EPOCH TIME: 1677365292.234338
[02/25 14:48:12   1765s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:12   1765s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:12   1765s] 
[02/25 14:48:12   1765s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:48:12   1765s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.017, MEM:2472.5M, EPOCH TIME: 1677365292.251696
[02/25 14:48:12   1765s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:48:12   1765s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:12   1766s] 
------------------------------------------------------------------
     Initial Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.024  |  0.024  |  6.353  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   384   |   256   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2487.8M, EPOCH TIME: 1677365292.809790
[02/25 14:48:12   1766s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:12   1766s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:12   1766s] 
[02/25 14:48:12   1766s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:48:12   1766s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.016, MEM:2487.8M, EPOCH TIME: 1677365292.826183
[02/25 14:48:12   1766s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:48:12   1766s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:12   1766s] Density: 64.529%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:19.8/0:00:19.8 (1.0), totSession cpu/real = 0:29:26.3/1:13:54.9 (0.4), mem = 2487.8M
[02/25 14:48:12   1766s] 
[02/25 14:48:12   1766s] =============================================================================================
[02/25 14:48:12   1766s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              21.15-s110_1
[02/25 14:48:12   1766s] =============================================================================================
[02/25 14:48:12   1766s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:48:12   1766s] ---------------------------------------------------------------------------------------------
[02/25 14:48:12   1766s] [ ViewPruning            ]     10   0:00:00.7  (   3.4 % )     0:00:00.7 /  0:00:00.7    1.0
[02/25 14:48:12   1766s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.6 % )     0:00:00.6 /  0:00:00.6    1.0
[02/25 14:48:12   1766s] [ DrvReport              ]      1   0:00:00.5  (   2.3 % )     0:00:00.5 /  0:00:00.5    1.0
[02/25 14:48:12   1766s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[02/25 14:48:12   1766s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.4
[02/25 14:48:12   1766s] [ TimingUpdate           ]      4   0:00:01.3  (   6.4 % )     0:00:15.4 /  0:00:15.5    1.0
[02/25 14:48:12   1766s] [ FullDelayCalc          ]      2   0:00:14.1  (  71.2 % )     0:00:14.1 /  0:00:14.2    1.0
[02/25 14:48:12   1766s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[02/25 14:48:12   1766s] [ MISC                   ]          0:00:02.9  (  14.8 % )     0:00:02.9 /  0:00:02.9    1.0
[02/25 14:48:12   1766s] ---------------------------------------------------------------------------------------------
[02/25 14:48:12   1766s]  BuildHoldData #1 TOTAL             0:00:19.8  ( 100.0 % )     0:00:19.8 /  0:00:19.8    1.0
[02/25 14:48:12   1766s] ---------------------------------------------------------------------------------------------
[02/25 14:48:12   1766s] 
[02/25 14:48:12   1766s] **optDesign ... cpu = 0:00:27, real = 0:00:27, mem = 1947.6M, totSessionCpu=0:29:26 **
[02/25 14:48:12   1766s] OPTC: m1 20.0 20.0
[02/25 14:48:12   1766s] Info: Done creating the CCOpt slew target map.
[02/25 14:48:12   1766s] **INFO: flowCheckPoint #2 OptimizationPass1
[02/25 14:48:13   1766s] *** ClockDrv #1 [begin] (optDesign #2) : totSession cpu/real = 0:29:26.8/1:13:55.4 (0.4), mem = 2397.8M
[02/25 14:48:13   1766s] Running CCOpt-PRO on entire clock network
[02/25 14:48:13   1766s] Net route status summary:
[02/25 14:48:13   1766s]   Clock:        12 (unrouted=0, trialRouted=0, noStatus=0, routed=12, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/25 14:48:13   1766s]   Non-clock: 34870 (unrouted=111, trialRouted=0, noStatus=0, routed=34759, fixed=0, [crossesIlmBoundary=0, tooFewTerms=111, (crossesIlmBoundary AND tooFewTerms=0)])
[02/25 14:48:13   1766s] Clock tree cells fixed by user: 0 out of 11 (0%)
[02/25 14:48:13   1766s] PRO...
[02/25 14:48:13   1766s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[02/25 14:48:13   1766s] Initializing clock structures...
[02/25 14:48:13   1766s]   Creating own balancer
[02/25 14:48:13   1766s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[02/25 14:48:13   1766s]   Removing CTS place status from clock tree and sinks.
[02/25 14:48:13   1766s]   Removed CTS place status from 11 clock cells (out of 13 ) and 0 clock sinks (out of 0 ).
[02/25 14:48:13   1766s]   Initializing legalizer
[02/25 14:48:13   1766s]   Using cell based legalization.
[02/25 14:48:13   1766s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[02/25 14:48:13   1766s]   Leaving CCOpt scope - Initializing placement interface...
[02/25 14:48:13   1766s] OPERPROF: Starting DPlace-Init at level 1, MEM:2397.8M, EPOCH TIME: 1677365293.400550
[02/25 14:48:13   1766s] Processing tracks to init pin-track alignment.
[02/25 14:48:13   1766s] z: 2, totalTracks: 1
[02/25 14:48:13   1766s] z: 4, totalTracks: 1
[02/25 14:48:13   1766s] z: 6, totalTracks: 1
[02/25 14:48:13   1766s] z: 8, totalTracks: 1
[02/25 14:48:13   1766s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:48:13   1766s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2397.8M, EPOCH TIME: 1677365293.426695
[02/25 14:48:13   1766s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:13   1766s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:13   1766s] 
[02/25 14:48:13   1766s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:48:13   1766s] 
[02/25 14:48:13   1766s]  Skipping Bad Lib Cell Checking (CMU) !
[02/25 14:48:13   1766s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2397.8M, EPOCH TIME: 1677365293.443779
[02/25 14:48:13   1766s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2397.8M, EPOCH TIME: 1677365293.443951
[02/25 14:48:13   1766s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2397.8M, EPOCH TIME: 1677365293.444135
[02/25 14:48:13   1766s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2397.8MB).
[02/25 14:48:13   1766s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.049, MEM:2397.8M, EPOCH TIME: 1677365293.449257
[02/25 14:48:13   1766s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:48:13   1766s] (I)      Default pattern map key = myPMul32_4_default.
[02/25 14:48:13   1766s] (I)      Load db... (mem=2397.8M)
[02/25 14:48:13   1766s] (I)      Read data from FE... (mem=2397.8M)
[02/25 14:48:13   1766s] (I)      Number of ignored instance 0
[02/25 14:48:13   1766s] (I)      Number of inbound cells 0
[02/25 14:48:13   1766s] (I)      Number of opened ILM blockages 0
[02/25 14:48:13   1766s] (I)      Number of instances temporarily fixed by detailed placement 384
[02/25 14:48:13   1766s] (I)      numMoveCells=29379, numMacros=0  numPads=257  numMultiRowHeightInsts=0
[02/25 14:48:13   1766s] (I)      cell height: 2800, count: 29763
[02/25 14:48:13   1766s] (I)      Read rows... (mem=2404.2M)
[02/25 14:48:13   1766s] (I)      rowRegion is not equal to core box, resetting core box
[02/25 14:48:13   1766s] (I)      rowRegion : (10080, 10080) - (534100, 525280)
[02/25 14:48:13   1766s] (I)      coreBox   : (10080, 10080) - (534240, 525280)
[02/25 14:48:13   1766s] (I)      Done Read rows (cpu=0.000s, mem=2404.2M)
[02/25 14:48:13   1766s] (I)      Done Read data from FE (cpu=0.040s, mem=2404.2M)
[02/25 14:48:13   1766s] (I)      Done Load db (cpu=0.040s, mem=2404.2M)
[02/25 14:48:13   1766s] (I)      Constructing placeable region... (mem=2404.2M)
[02/25 14:48:13   1766s] (I)      Constructing bin map
[02/25 14:48:13   1766s] (I)      Initialize bin information with width=28000 height=28000
[02/25 14:48:13   1766s] (I)      Done constructing bin map
[02/25 14:48:13   1766s] (I)      Compute region effective width... (mem=2404.2M)
[02/25 14:48:13   1766s] (I)      Done Compute region effective width (cpu=0.000s, mem=2404.2M)
[02/25 14:48:13   1766s] (I)      Done Constructing placeable region (cpu=0.010s, mem=2404.2M)
[02/25 14:48:13   1766s]   Legalizer reserving space for clock trees
[02/25 14:48:13   1766s]   Accumulated time to calculate placeable region: 0
[02/25 14:48:13   1766s]   Accumulated time to calculate placeable region: 0
[02/25 14:48:13   1766s]   Reconstructing clock tree datastructures, skew aware...
[02/25 14:48:13   1766s]     Validating CTS configuration...
[02/25 14:48:13   1766s]     Checking module port directions...
[02/25 14:48:13   1766s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:48:13   1766s]     Non-default CCOpt properties:
[02/25 14:48:13   1766s]       Public non-default CCOpt properties:
[02/25 14:48:13   1766s]         adjacent_rows_legal: true (default: false)
[02/25 14:48:13   1766s]         cell_density is set for at least one object
[02/25 14:48:13   1766s]         cell_halo_rows: 0 (default: 1)
[02/25 14:48:13   1766s]         cell_halo_sites: 0 (default: 4)
[02/25 14:48:13   1766s]         primary_delay_corner: VDCCorner (default: )
[02/25 14:48:13   1766s]         route_type is set for at least one object
[02/25 14:48:13   1766s]         target_insertion_delay is set for at least one object
[02/25 14:48:13   1766s]         target_max_trans is set for at least one object
[02/25 14:48:13   1766s]         target_skew is set for at least one object
[02/25 14:48:13   1766s]         target_skew_wire is set for at least one object
[02/25 14:48:13   1766s]       Private non-default CCOpt properties:
[02/25 14:48:13   1766s]         allow_non_fterm_identical_swaps: 0 (default: true)
[02/25 14:48:13   1766s]         clock_nets_detailed_routed: 1 (default: false)
[02/25 14:48:13   1766s]         force_design_routing_status: 1 (default: auto)
[02/25 14:48:13   1766s]         pro_enable_post_commit_delay_update: 1 (default: false)
[02/25 14:48:13   1766s]     Route type trimming info:
[02/25 14:48:13   1766s]       No route type modifications were made.
[02/25 14:48:13   1767s] End AAE Lib Interpolated Model. (MEM=2404.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/25 14:48:13   1767s]     Accumulated time to calculate placeable region: 0
[02/25 14:48:13   1767s] (I)      Initializing Steiner engine. 
[02/25 14:48:13   1767s] (I)      ==================== Layers =====================
[02/25 14:48:13   1767s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:48:13   1767s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/25 14:48:13   1767s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:48:13   1767s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[02/25 14:48:13   1767s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[02/25 14:48:13   1767s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[02/25 14:48:13   1767s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[02/25 14:48:13   1767s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[02/25 14:48:13   1767s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[02/25 14:48:13   1767s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[02/25 14:48:13   1767s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[02/25 14:48:13   1767s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[02/25 14:48:13   1767s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[02/25 14:48:13   1767s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[02/25 14:48:13   1767s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[02/25 14:48:13   1767s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[02/25 14:48:13   1767s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[02/25 14:48:13   1767s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[02/25 14:48:13   1767s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[02/25 14:48:13   1767s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[02/25 14:48:13   1767s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[02/25 14:48:13   1767s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[02/25 14:48:13   1767s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:48:13   1767s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[02/25 14:48:13   1767s] (I)      |   0 |  0 |  active |   other |        |    MS |
[02/25 14:48:13   1767s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[02/25 14:48:13   1767s] (I)      +-----+----+---------+---------+--------+-------+
[02/25 14:48:14   1767s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree myCLK. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[02/25 14:48:14   1767s]     Library trimming buffers in power domain auto-default and half-corner VDCCorner:both.late removed 0 of 3 cells
[02/25 14:48:14   1767s]     Original list had 3 cells:
[02/25 14:48:14   1767s]     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[02/25 14:48:14   1767s]     Library trimming was not able to trim any cells:
[02/25 14:48:14   1767s]     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[02/25 14:48:14   1767s]     Accumulated time to calculate placeable region: 0
[02/25 14:48:14   1767s]     Accumulated time to calculate placeable region: 0
[02/25 14:48:14   1767s]     Accumulated time to calculate placeable region: 0
[02/25 14:48:14   1767s]     Accumulated time to calculate placeable region: 0
[02/25 14:48:14   1767s]     Accumulated time to calculate placeable region: 0
[02/25 14:48:14   1767s]     Accumulated time to calculate placeable region: 0
[02/25 14:48:14   1767s]     Accumulated time to calculate placeable region: 0
[02/25 14:48:14   1767s]     Accumulated time to calculate placeable region: 0
[02/25 14:48:14   1768s]     Clock tree balancer configuration for clock_tree myCLK:
[02/25 14:48:14   1768s]     Non-default CCOpt properties:
[02/25 14:48:14   1768s]       Public non-default CCOpt properties:
[02/25 14:48:14   1768s]         cell_density: 1 (default: 0.75)
[02/25 14:48:14   1768s]         route_type (leaf): default_route_type_leaf (default: default)
[02/25 14:48:14   1768s]         route_type (top): default_route_type_nonleaf (default: default)
[02/25 14:48:14   1768s]         route_type (trunk): default_route_type_nonleaf (default: default)
[02/25 14:48:14   1768s]       No private non-default CCOpt properties
[02/25 14:48:14   1768s]     For power domain auto-default:
[02/25 14:48:14   1768s]       Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[02/25 14:48:14   1768s]       Inverters:   
[02/25 14:48:14   1768s]       Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
[02/25 14:48:14   1768s]       Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
[02/25 14:48:14   1768s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 67493.776um^2
[02/25 14:48:14   1768s]     Top Routing info:
[02/25 14:48:14   1768s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[02/25 14:48:14   1768s]       Unshielded; Mask Constraint: 0; Source: route_type.
[02/25 14:48:14   1768s]     Trunk Routing info:
[02/25 14:48:14   1768s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[02/25 14:48:14   1768s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/25 14:48:14   1768s]     Leaf Routing info:
[02/25 14:48:14   1768s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[02/25 14:48:14   1768s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/25 14:48:14   1768s]     For timing_corner VDCCorner:both, late and power domain auto-default:
[02/25 14:48:14   1768s]       Slew time target (leaf):    0.050ns
[02/25 14:48:14   1768s]       Slew time target (trunk):   0.050ns
[02/25 14:48:14   1768s]       Slew time target (top):     0.050ns (Note: no nets are considered top nets in this clock tree)
[02/25 14:48:14   1768s]       Buffer unit delay: 0.042ns
[02/25 14:48:14   1768s]       Buffer max distance: 344.118um
[02/25 14:48:14   1768s]     Fastest wire driving cells and distances:
[02/25 14:48:14   1768s]       Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=VDCCorner:both.late, optimalDrivingDistance=344.118um, saturatedSlew=0.043ns, speed=3716.177um per ns, cellArea=3.865um^2 per 1000um}
[02/25 14:48:14   1768s]       Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=VDCCorner:both.late, optimalDrivingDistance=433.043um, saturatedSlew=0.044ns, speed=4732.711um per ns, cellArea=17.813um^2 per 1000um}
[02/25 14:48:14   1768s]       Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=VDCCorner:both.late, optimalDrivingDistance=433.623um, saturatedSlew=0.044ns, speed=4921.941um per ns, cellArea=15.949um^2 per 1000um}
[02/25 14:48:14   1768s]     
[02/25 14:48:14   1768s]     
[02/25 14:48:14   1768s]     Logic Sizing Table:
[02/25 14:48:14   1768s]     
[02/25 14:48:14   1768s]     ----------------------------------------------------------
[02/25 14:48:14   1768s]     Cell    Instance count    Source    Eligible library cells
[02/25 14:48:14   1768s]     ----------------------------------------------------------
[02/25 14:48:14   1768s]       (empty table)
[02/25 14:48:14   1768s]     ----------------------------------------------------------
[02/25 14:48:14   1768s]     
[02/25 14:48:14   1768s]     
[02/25 14:48:14   1768s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/25 14:48:14   1768s] Type 'man IMPCCOPT-1261' for more detail.
[02/25 14:48:14   1768s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/25 14:48:14   1768s] Type 'man IMPCCOPT-1261' for more detail.
[02/25 14:48:14   1768s]     Clock tree balancer configuration for skew_group myCLK/VSDC:
[02/25 14:48:14   1768s]       Sources:                     pin g_inClk
[02/25 14:48:14   1768s]       Total number of sinks:       384
[02/25 14:48:14   1768s]       Delay constrained sinks:     384
[02/25 14:48:14   1768s]       Constrains:                  default
[02/25 14:48:14   1768s]       Non-leaf sinks:              0
[02/25 14:48:14   1768s]       Ignore pins:                 0
[02/25 14:48:14   1768s]      Timing corner VDCCorner:both.late:
[02/25 14:48:14   1768s]       Skew target:                 0.042ns
[02/25 14:48:14   1768s]     Primary reporting skew groups are:
[02/25 14:48:14   1768s]     skew_group myCLK/VSDC with 384 clock sinks
[02/25 14:48:14   1768s]     
[02/25 14:48:14   1768s]     Clock DAG stats initial state:
[02/25 14:48:14   1768s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:48:14   1768s]       sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:48:14   1768s]       misc counts      : r=1, pp=0
[02/25 14:48:14   1768s]       cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:48:14   1768s]       hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1249.000um, total=1249.950um
[02/25 14:48:14   1768s]     Clock DAG library cell distribution initial state {count}:
[02/25 14:48:14   1768s]        Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:48:14   1768s]     Clock DAG hash initial state: 5087086504668090997 78907721241521593
[02/25 14:48:14   1768s]     CTS services accumulated run-time stats initial state:
[02/25 14:48:14   1768s]       delay calculator: calls=6947, total_wall_time=0.508s, mean_wall_time=0.073ms
[02/25 14:48:14   1768s]       legalizer: calls=892, total_wall_time=0.024s, mean_wall_time=0.027ms
[02/25 14:48:14   1768s]       steiner router: calls=4619, total_wall_time=0.685s, mean_wall_time=0.148ms
[02/25 14:48:14   1768s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[02/25 14:48:14   1768s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/25 14:48:14   1768s]     
[02/25 14:48:14   1768s]     Layer information for route type default_route_type_leaf:
[02/25 14:48:14   1768s]     
[02/25 14:48:14   1768s]     ----------------------------------------------------------------------
[02/25 14:48:14   1768s]     Layer      Preferred    Route    Res.          Cap.          RC
[02/25 14:48:14   1768s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/25 14:48:14   1768s]     ----------------------------------------------------------------------
[02/25 14:48:14   1768s]     metal1     N            H          5.429         0.119         0.646
[02/25 14:48:14   1768s]     metal2     N            V          3.571         0.132         0.472
[02/25 14:48:14   1768s]     metal3     Y            H          3.571         0.131         0.468
[02/25 14:48:14   1768s]     metal4     Y            V          1.500         0.146         0.219
[02/25 14:48:14   1768s]     metal5     N            H          1.500         0.124         0.185
[02/25 14:48:14   1768s]     metal6     N            V          1.500         0.122         0.184
[02/25 14:48:14   1768s]     metal7     N            H          0.188         0.158         0.030
[02/25 14:48:14   1768s]     metal8     N            V          0.188         0.125         0.024
[02/25 14:48:14   1768s]     metal9     N            H          0.038         0.155         0.006
[02/25 14:48:14   1768s]     metal10    N            V          0.038         0.124         0.005
[02/25 14:48:14   1768s]     ----------------------------------------------------------------------
[02/25 14:48:14   1768s]     
[02/25 14:48:14   1768s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[02/25 14:48:14   1768s]     Unshielded; Mask Constraint: 0; Source: route_type.
[02/25 14:48:14   1768s]     
[02/25 14:48:14   1768s]     Layer information for route type default_route_type_nonleaf:
[02/25 14:48:14   1768s]     
[02/25 14:48:14   1768s]     ----------------------------------------------------------------------
[02/25 14:48:14   1768s]     Layer      Preferred    Route    Res.          Cap.          RC
[02/25 14:48:14   1768s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/25 14:48:14   1768s]     ----------------------------------------------------------------------
[02/25 14:48:14   1768s]     metal1     N            H          5.429         0.168         0.911
[02/25 14:48:14   1768s]     metal2     N            V          3.571         0.175         0.626
[02/25 14:48:14   1768s]     metal3     Y            H          3.571         0.175         0.624
[02/25 14:48:14   1768s]     metal4     Y            V          1.500         0.190         0.285
[02/25 14:48:14   1768s]     metal5     N            H          1.500         0.175         0.262
[02/25 14:48:14   1768s]     metal6     N            V          1.500         0.174         0.261
[02/25 14:48:14   1768s]     metal7     N            H          0.188         0.196         0.037
[02/25 14:48:14   1768s]     metal8     N            V          0.188         0.171         0.032
[02/25 14:48:14   1768s]     metal9     N            H          0.038         0.205         0.008
[02/25 14:48:14   1768s]     metal10    N            V          0.038         0.180         0.007
[02/25 14:48:14   1768s]     ----------------------------------------------------------------------
[02/25 14:48:14   1768s]     
[02/25 14:48:14   1768s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[02/25 14:48:14   1768s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/25 14:48:14   1768s]     
[02/25 14:48:14   1768s]     Layer information for route type default_route_type_nonleaf:
[02/25 14:48:14   1768s]     
[02/25 14:48:14   1768s]     ----------------------------------------------------------------------
[02/25 14:48:14   1768s]     Layer      Preferred    Route    Res.          Cap.          RC
[02/25 14:48:14   1768s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/25 14:48:14   1768s]     ----------------------------------------------------------------------
[02/25 14:48:14   1768s]     metal1     N            H          5.429         0.119         0.646
[02/25 14:48:14   1768s]     metal2     N            V          3.571         0.132         0.472
[02/25 14:48:14   1768s]     metal3     Y            H          3.571         0.131         0.468
[02/25 14:48:14   1768s]     metal4     Y            V          1.500         0.146         0.219
[02/25 14:48:14   1768s]     metal5     N            H          1.500         0.124         0.185
[02/25 14:48:14   1768s]     metal6     N            V          1.500         0.122         0.184
[02/25 14:48:14   1768s]     metal7     N            H          0.188         0.158         0.030
[02/25 14:48:14   1768s]     metal8     N            V          0.188         0.125         0.024
[02/25 14:48:14   1768s]     metal9     N            H          0.038         0.155         0.006
[02/25 14:48:14   1768s]     metal10    N            V          0.038         0.124         0.005
[02/25 14:48:14   1768s]     ----------------------------------------------------------------------
[02/25 14:48:14   1768s]     
[02/25 14:48:14   1768s]     
[02/25 14:48:14   1768s]     Via selection for estimated routes (rule default):
[02/25 14:48:14   1768s]     
[02/25 14:48:14   1768s]     ---------------------------------------------------------------------
[02/25 14:48:14   1768s]     Layer             Via Cell    Res.     Cap.     RC       Top of Stack
[02/25 14:48:14   1768s]     Range                         (Ohm)    (fF)     (fs)     Only
[02/25 14:48:14   1768s]     ---------------------------------------------------------------------
[02/25 14:48:14   1768s]     metal1-metal2     via1_7      5.000    0.008    0.040    false
[02/25 14:48:14   1768s]     metal2-metal3     via2_5      5.000    0.008    0.038    false
[02/25 14:48:14   1768s]     metal3-metal4     via3_2      5.000    0.008    0.041    false
[02/25 14:48:14   1768s]     metal4-metal5     via4_0      3.000    0.008    0.024    false
[02/25 14:48:14   1768s]     metal5-metal6     via5_0      3.000    0.007    0.021    false
[02/25 14:48:14   1768s]     metal6-metal7     via6_0      3.000    0.017    0.051    false
[02/25 14:48:14   1768s]     metal7-metal8     via7_0      1.000    0.023    0.023    false
[02/25 14:48:14   1768s]     metal8-metal9     via8_0      1.000    0.035    0.035    false
[02/25 14:48:14   1768s]     metal9-metal10    via9_0      0.500    0.041    0.020    false
[02/25 14:48:14   1768s]     ---------------------------------------------------------------------
[02/25 14:48:14   1768s]     
[02/25 14:48:14   1768s]     No ideal or dont_touch nets found in the clock tree
[02/25 14:48:14   1768s]     No dont_touch hnets found in the clock tree
[02/25 14:48:14   1768s]     No dont_touch hpins found in the clock network.
[02/25 14:48:14   1768s]     Checking for illegal sizes of clock logic instances...
[02/25 14:48:14   1768s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:48:14   1768s]     
[02/25 14:48:14   1768s]     Filtering reasons for cell type: buffer
[02/25 14:48:14   1768s]     =======================================
[02/25 14:48:14   1768s]     
[02/25 14:48:14   1768s]     -------------------------------------------------------------------------------------------------------------
[02/25 14:48:14   1768s]     Clock trees    Power domain    Reason                         Library cells
[02/25 14:48:14   1768s]     -------------------------------------------------------------------------------------------------------------
[02/25 14:48:14   1768s]     all            auto-default    Unbalanced rise/fall delays    { BUF_X1 BUF_X16 BUF_X2 BUF_X32 BUF_X4 BUF_X8 }
[02/25 14:48:14   1768s]     -------------------------------------------------------------------------------------------------------------
[02/25 14:48:14   1768s]     
[02/25 14:48:14   1768s]     Filtering reasons for cell type: inverter
[02/25 14:48:14   1768s]     =========================================
[02/25 14:48:14   1768s]     
[02/25 14:48:14   1768s]     -------------------------------------------------------------------------------------------------------------
[02/25 14:48:14   1768s]     Clock trees    Power domain    Reason                         Library cells
[02/25 14:48:14   1768s]     -------------------------------------------------------------------------------------------------------------
[02/25 14:48:14   1768s]     all            auto-default    Unbalanced rise/fall delays    { INV_X1 INV_X16 INV_X2 INV_X32 INV_X4 INV_X8 }
[02/25 14:48:14   1768s]     -------------------------------------------------------------------------------------------------------------
[02/25 14:48:14   1768s]     
[02/25 14:48:14   1768s]     
[02/25 14:48:14   1768s]     Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.1)
[02/25 14:48:14   1768s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/25 14:48:14   1768s] Type 'man IMPCCOPT-1261' for more detail.
[02/25 14:48:14   1768s]     CCOpt configuration status: all checks passed.
[02/25 14:48:14   1768s]   Reconstructing clock tree datastructures, skew aware done.
[02/25 14:48:14   1768s] Initializing clock structures done.
[02/25 14:48:14   1768s] PRO...
[02/25 14:48:14   1768s]   PRO active optimizations:
[02/25 14:48:14   1768s]    - DRV fixing with sizing
[02/25 14:48:14   1768s]   
[02/25 14:48:14   1768s]   Detected clock skew data from CTS
[02/25 14:48:14   1768s]   Clock tree timing engine global stage delay update for VDCCorner:both.late...
[02/25 14:48:14   1768s]   Clock tree timing engine global stage delay update for VDCCorner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:48:14   1768s]   Clock DAG stats PRO initial state:
[02/25 14:48:14   1768s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:48:14   1768s]     sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:48:14   1768s]     misc counts      : r=1, pp=0
[02/25 14:48:14   1768s]     cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:48:14   1768s]     cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:48:14   1768s]     sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:48:14   1768s]     wire capacitance : top=0.000fF, trunk=51.723fF, leaf=151.735fF, total=203.458fF
[02/25 14:48:14   1768s]     wire lengths     : top=0.000um, trunk=621.775um, leaf=1714.290um, total=2336.065um
[02/25 14:48:14   1768s]     hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1249.000um, total=1249.950um
[02/25 14:48:14   1768s]   Clock DAG net violations PRO initial state: none
[02/25 14:48:14   1768s]   Clock DAG primary half-corner transition distribution PRO initial state:
[02/25 14:48:14   1768s]     Trunk : target=0.050ns count=2 avg=0.012ns sd=0.006ns min=0.008ns max=0.015ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:48:14   1768s]     Leaf  : target=0.050ns count=10 avg=0.043ns sd=0.003ns min=0.038ns max=0.047ns {0 <= 0.030ns, 3 <= 0.040ns, 3 <= 0.045ns, 4 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:48:14   1768s]   Clock DAG library cell distribution PRO initial state {count}:
[02/25 14:48:14   1768s]      Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:48:14   1768s]   Clock DAG hash PRO initial state: 5087086504668090997 78907721241521593
[02/25 14:48:14   1768s]   CTS services accumulated run-time stats PRO initial state:
[02/25 14:48:14   1768s]     delay calculator: calls=6959, total_wall_time=0.510s, mean_wall_time=0.073ms
[02/25 14:48:14   1768s]     legalizer: calls=892, total_wall_time=0.024s, mean_wall_time=0.027ms
[02/25 14:48:14   1768s]     steiner router: calls=4619, total_wall_time=0.685s, mean_wall_time=0.148ms
[02/25 14:48:14   1768s]   Primary reporting skew groups PRO initial state:
[02/25 14:48:14   1768s]     skew_group default.myCLK/VSDC: unconstrained
[02/25 14:48:14   1768s]         min path sink: reg_out_reg[21]/CK
[02/25 14:48:14   1768s]         max path sink: reg_out_reg[106]/CK
[02/25 14:48:14   1768s]   Skew group summary PRO initial state:
[02/25 14:48:14   1768s]     skew_group myCLK/VSDC: insertion delay [min=0.062, max=0.099, avg=0.083, sd=0.011], skew [0.037 vs 0.042], 100% {0.062, 0.099} (wid=0.027 ws=0.026) (gid=0.087 gs=0.027)
[02/25 14:48:14   1768s]   Recomputing CTS skew targets...
[02/25 14:48:14   1768s]   Resolving skew group constraints...
[02/25 14:48:14   1768s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/25 14:48:14   1768s] Type 'man IMPCCOPT-1261' for more detail.
[02/25 14:48:14   1768s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/25 14:48:14   1768s] Type 'man IMPCCOPT-1261' for more detail.
[02/25 14:48:14   1768s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/25 14:48:14   1768s] Type 'man IMPCCOPT-1261' for more detail.
[02/25 14:48:14   1768s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[02/25 14:48:14   1768s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/25 14:48:14   1768s] Type 'man IMPCCOPT-1261' for more detail.
[02/25 14:48:14   1768s]   Resolving skew group constraints done.
[02/25 14:48:14   1768s] **WARN: (IMPCCOPT-1261):	The skew target of 0.030ns for skew_group myCLK/VSDC in primary delay corner VDCCorner is too small. For best results, it is recommended that the skew target be set no lower than 0.042ns. The skew target has been relaxed to 0.042ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[02/25 14:48:14   1768s] Type 'man IMPCCOPT-1261' for more detail.
[02/25 14:48:14   1768s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:48:14   1768s]   PRO Fixing DRVs...
[02/25 14:48:14   1768s]     Clock DAG hash before 'PRO Fixing DRVs': 5087086504668090997 78907721241521593
[02/25 14:48:14   1768s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[02/25 14:48:14   1768s]       delay calculator: calls=6971, total_wall_time=0.511s, mean_wall_time=0.073ms
[02/25 14:48:14   1768s]       legalizer: calls=892, total_wall_time=0.024s, mean_wall_time=0.027ms
[02/25 14:48:14   1768s]       steiner router: calls=4631, total_wall_time=0.685s, mean_wall_time=0.148ms
[02/25 14:48:14   1768s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/25 14:48:14   1768s]     CCOpt-PRO: considered: 12, tested: 12, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/25 14:48:14   1768s]     
[02/25 14:48:14   1768s]     Statistics: Fix DRVs (cell sizing):
[02/25 14:48:14   1768s]     ===================================
[02/25 14:48:14   1768s]     
[02/25 14:48:14   1768s]     Cell changes by Net Type:
[02/25 14:48:14   1768s]     
[02/25 14:48:14   1768s]     -------------------------------------------------------------------------------------------------
[02/25 14:48:14   1768s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/25 14:48:14   1768s]     -------------------------------------------------------------------------------------------------
[02/25 14:48:14   1768s]     top                0            0           0            0                    0                0
[02/25 14:48:14   1768s]     trunk              0            0           0            0                    0                0
[02/25 14:48:14   1768s]     leaf               0            0           0            0                    0                0
[02/25 14:48:14   1768s]     -------------------------------------------------------------------------------------------------
[02/25 14:48:14   1768s]     Total              0            0           0            0                    0                0
[02/25 14:48:14   1768s]     -------------------------------------------------------------------------------------------------
[02/25 14:48:14   1768s]     
[02/25 14:48:14   1768s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[02/25 14:48:14   1768s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/25 14:48:14   1768s]     
[02/25 14:48:14   1768s]     Clock DAG stats after 'PRO Fixing DRVs':
[02/25 14:48:14   1768s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:48:14   1768s]       sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:48:14   1768s]       misc counts      : r=1, pp=0
[02/25 14:48:14   1768s]       cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:48:14   1768s]       cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:48:14   1768s]       sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:48:14   1768s]       wire capacitance : top=0.000fF, trunk=51.723fF, leaf=151.735fF, total=203.458fF
[02/25 14:48:14   1768s]       wire lengths     : top=0.000um, trunk=621.775um, leaf=1714.290um, total=2336.065um
[02/25 14:48:14   1768s]       hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1249.000um, total=1249.950um
[02/25 14:48:14   1768s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[02/25 14:48:14   1768s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[02/25 14:48:14   1768s]       Trunk : target=0.050ns count=2 avg=0.012ns sd=0.006ns min=0.008ns max=0.015ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:48:14   1768s]       Leaf  : target=0.050ns count=10 avg=0.043ns sd=0.003ns min=0.038ns max=0.047ns {0 <= 0.030ns, 3 <= 0.040ns, 3 <= 0.045ns, 4 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:48:14   1768s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[02/25 14:48:14   1768s]        Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:48:14   1768s]     Clock DAG hash after 'PRO Fixing DRVs': 5087086504668090997 78907721241521593
[02/25 14:48:14   1768s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[02/25 14:48:14   1768s]       delay calculator: calls=6971, total_wall_time=0.511s, mean_wall_time=0.073ms
[02/25 14:48:14   1768s]       legalizer: calls=892, total_wall_time=0.024s, mean_wall_time=0.027ms
[02/25 14:48:14   1768s]       steiner router: calls=4631, total_wall_time=0.685s, mean_wall_time=0.148ms
[02/25 14:48:14   1768s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[02/25 14:48:14   1768s]       skew_group default.myCLK/VSDC: unconstrained
[02/25 14:48:14   1768s]           min path sink: reg_out_reg[21]/CK
[02/25 14:48:14   1768s]           max path sink: reg_out_reg[106]/CK
[02/25 14:48:14   1768s]     Skew group summary after 'PRO Fixing DRVs':
[02/25 14:48:14   1768s]       skew_group myCLK/VSDC: insertion delay [min=0.062, max=0.099], skew [0.037 vs 0.042]
[02/25 14:48:14   1768s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/25 14:48:14   1768s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:48:14   1768s]   
[02/25 14:48:14   1768s]   Slew Diagnostics: After DRV fixing
[02/25 14:48:14   1768s]   ==================================
[02/25 14:48:14   1768s]   
[02/25 14:48:14   1768s]   Global Causes:
[02/25 14:48:14   1768s]   
[02/25 14:48:14   1768s]   -------------------------------------
[02/25 14:48:14   1768s]   Cause
[02/25 14:48:14   1768s]   -------------------------------------
[02/25 14:48:14   1768s]   DRV fixing with buffering is disabled
[02/25 14:48:14   1768s]   -------------------------------------
[02/25 14:48:14   1768s]   
[02/25 14:48:14   1768s]   Top 5 overslews:
[02/25 14:48:14   1768s]   
[02/25 14:48:14   1768s]   ---------------------------------
[02/25 14:48:14   1768s]   Overslew    Causes    Driving Pin
[02/25 14:48:14   1768s]   ---------------------------------
[02/25 14:48:14   1768s]     (empty table)
[02/25 14:48:14   1768s]   ---------------------------------
[02/25 14:48:14   1768s]   
[02/25 14:48:14   1768s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/25 14:48:14   1768s]   
[02/25 14:48:14   1768s]   -------------------
[02/25 14:48:14   1768s]   Cause    Occurences
[02/25 14:48:14   1768s]   -------------------
[02/25 14:48:14   1768s]     (empty table)
[02/25 14:48:14   1768s]   -------------------
[02/25 14:48:14   1768s]   
[02/25 14:48:14   1768s]   Violation diagnostics counts from the 0 nodes that have violations:
[02/25 14:48:14   1768s]   
[02/25 14:48:14   1768s]   -------------------
[02/25 14:48:14   1768s]   Cause    Occurences
[02/25 14:48:14   1768s]   -------------------
[02/25 14:48:14   1768s]     (empty table)
[02/25 14:48:14   1768s]   -------------------
[02/25 14:48:14   1768s]   
[02/25 14:48:14   1768s]   Reconnecting optimized routes...
[02/25 14:48:14   1768s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:48:14   1768s]   Set dirty flag on 0 instances, 0 nets
[02/25 14:48:14   1768s]   Clock tree timing engine global stage delay update for VDCCorner:both.late...
[02/25 14:48:14   1768s] End AAE Lib Interpolated Model. (MEM=2465.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/25 14:48:14   1768s]   Clock tree timing engine global stage delay update for VDCCorner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/25 14:48:14   1768s]   Clock DAG stats PRO final:
[02/25 14:48:14   1768s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[02/25 14:48:14   1768s]     sink counts      : regular=384, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=384
[02/25 14:48:14   1768s]     misc counts      : r=1, pp=0
[02/25 14:48:14   1768s]     cell areas       : b=14.098um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=14.098um^2
[02/25 14:48:14   1768s]     cell capacitance : b=14.991fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=14.991fF
[02/25 14:48:14   1768s]     sink capacitance : total=364.648fF, avg=0.950fF, sd=0.001fF, min=0.930fF, max=0.950fF
[02/25 14:48:14   1768s]     wire capacitance : top=0.000fF, trunk=51.723fF, leaf=151.735fF, total=203.458fF
[02/25 14:48:14   1768s]     wire lengths     : top=0.000um, trunk=621.775um, leaf=1714.290um, total=2336.065um
[02/25 14:48:14   1768s]     hp wire lengths  : top=0.000um, trunk=0.950um, leaf=1249.000um, total=1249.950um
[02/25 14:48:14   1768s]   Clock DAG net violations PRO final: none
[02/25 14:48:14   1768s]   Clock DAG primary half-corner transition distribution PRO final:
[02/25 14:48:14   1768s]     Trunk : target=0.050ns count=2 avg=0.012ns sd=0.006ns min=0.008ns max=0.015ns {2 <= 0.030ns, 0 <= 0.040ns, 0 <= 0.045ns, 0 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:48:14   1768s]     Leaf  : target=0.050ns count=10 avg=0.043ns sd=0.003ns min=0.038ns max=0.047ns {0 <= 0.030ns, 3 <= 0.040ns, 3 <= 0.045ns, 4 <= 0.048ns, 0 <= 0.050ns}
[02/25 14:48:14   1768s]   Clock DAG library cell distribution PRO final {count}:
[02/25 14:48:14   1768s]      Bufs: CLKBUF_X3: 10 CLKBUF_X1: 1 
[02/25 14:48:14   1768s]   Clock DAG hash PRO final: 5087086504668090997 78907721241521593
[02/25 14:48:14   1768s]   CTS services accumulated run-time stats PRO final:
[02/25 14:48:14   1768s]     delay calculator: calls=6983, total_wall_time=0.513s, mean_wall_time=0.073ms
[02/25 14:48:14   1768s]     legalizer: calls=892, total_wall_time=0.024s, mean_wall_time=0.027ms
[02/25 14:48:14   1768s]     steiner router: calls=4631, total_wall_time=0.685s, mean_wall_time=0.148ms
[02/25 14:48:14   1768s]   Primary reporting skew groups PRO final:
[02/25 14:48:14   1768s]     skew_group default.myCLK/VSDC: unconstrained
[02/25 14:48:14   1768s]         min path sink: reg_out_reg[21]/CK
[02/25 14:48:14   1768s]         max path sink: reg_out_reg[106]/CK
[02/25 14:48:14   1768s]   Skew group summary PRO final:
[02/25 14:48:14   1768s]     skew_group myCLK/VSDC: insertion delay [min=0.062, max=0.099, avg=0.083, sd=0.011], skew [0.037 vs 0.042], 100% {0.062, 0.099} (wid=0.027 ws=0.026) (gid=0.087 gs=0.027)
[02/25 14:48:14   1768s] PRO done.
[02/25 14:48:14   1768s] Restoring CTS place status for unmodified clock tree cells and sinks.
[02/25 14:48:14   1768s] numClockCells = 13, numClockCellsFixed = 0, numClockCellsRestored = 11, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[02/25 14:48:14   1768s] Net route status summary:
[02/25 14:48:14   1768s]   Clock:        12 (unrouted=0, trialRouted=0, noStatus=0, routed=12, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/25 14:48:14   1768s]   Non-clock: 34870 (unrouted=111, trialRouted=0, noStatus=0, routed=34759, fixed=0, [crossesIlmBoundary=0, tooFewTerms=111, (crossesIlmBoundary AND tooFewTerms=0)])
[02/25 14:48:14   1768s] Updating delays...
[02/25 14:48:14   1768s] Updating delays done.
[02/25 14:48:14   1768s] PRO done. (took cpu=0:00:01.5 real=0:00:01.5)
[02/25 14:48:14   1768s] Leaving CCOpt scope - Cleaning up placement interface...
[02/25 14:48:14   1768s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2522.2M, EPOCH TIME: 1677365294.829652
[02/25 14:48:14   1768s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:384).
[02/25 14:48:14   1768s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:14   1768s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:14   1768s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:14   1768s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.110, REAL:0.105, MEM:2403.2M, EPOCH TIME: 1677365294.934278
[02/25 14:48:14   1768s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/25 14:48:14   1768s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[02/25 14:48:14   1768s] *** ClockDrv #1 [finish] (optDesign #2) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:29:28.4/1:13:57.0 (0.4), mem = 2403.2M
[02/25 14:48:14   1768s] 
[02/25 14:48:14   1768s] =============================================================================================
[02/25 14:48:14   1768s]  Step TAT Report : ClockDrv #1 / optDesign #2                                   21.15-s110_1
[02/25 14:48:14   1768s] =============================================================================================
[02/25 14:48:14   1768s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:48:14   1768s] ---------------------------------------------------------------------------------------------
[02/25 14:48:14   1768s] [ OptimizationStep       ]      1   0:00:01.6  (  98.6 % )     0:00:01.6 /  0:00:01.6    1.0
[02/25 14:48:14   1768s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[02/25 14:48:14   1768s] [ IncrDelayCalc          ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.1
[02/25 14:48:14   1768s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:48:14   1768s] ---------------------------------------------------------------------------------------------
[02/25 14:48:14   1768s]  ClockDrv #1 TOTAL                  0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[02/25 14:48:14   1768s] ---------------------------------------------------------------------------------------------
[02/25 14:48:14   1768s] 
[02/25 14:48:15   1768s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/25 14:48:15   1768s] **INFO: Start fixing DRV (Mem = 2399.25M) ...
[02/25 14:48:15   1768s] Begin: GigaOpt DRV Optimization
[02/25 14:48:15   1768s] GigaOpt Checkpoint: Internal optDRV -postRoute -maintainWNS -setupTNSCostFactor 0.3 -max_tran -max_cap -maxLocalDensity 0.96 -numThreads 1 
[02/25 14:48:15   1768s] *** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:29:28.7/1:13:57.3 (0.4), mem = 2399.2M
[02/25 14:48:15   1768s] Info: 12 clock nets excluded from IPO operation.
[02/25 14:48:15   1768s] End AAE Lib Interpolated Model. (MEM=2399.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/25 14:48:15   1768s] Processing average sequential pin duty cycle 
[02/25 14:48:15   1768s] 
[02/25 14:48:15   1768s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/25 14:48:15   1768s] Summary for sequential cells identification: 
[02/25 14:48:15   1768s]   Identified SBFF number: 16
[02/25 14:48:15   1768s]   Identified MBFF number: 0
[02/25 14:48:15   1768s]   Identified SB Latch number: 0
[02/25 14:48:15   1768s]   Identified MB Latch number: 0
[02/25 14:48:15   1768s]   Not identified SBFF number: 0
[02/25 14:48:15   1768s]   Not identified MBFF number: 0
[02/25 14:48:15   1768s]   Not identified SB Latch number: 0
[02/25 14:48:15   1768s]   Not identified MB Latch number: 0
[02/25 14:48:15   1768s]   Number of sequential cells which are not FFs: 13
[02/25 14:48:15   1768s]  Visiting view : VView1
[02/25 14:48:15   1768s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/25 14:48:15   1768s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/25 14:48:15   1768s]  Visiting view : VView1
[02/25 14:48:15   1768s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/25 14:48:15   1768s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/25 14:48:15   1768s] TLC MultiMap info (StdDelay):
[02/25 14:48:15   1768s]   : VDCCorner + VTLib + 1 + no RcCorner := 9.5ps
[02/25 14:48:15   1768s]   : VDCCorner + VTLib + 1 + VRCCorner := 10.1ps
[02/25 14:48:15   1768s]  Setting StdDelay to: 10.1ps
[02/25 14:48:15   1768s] 
[02/25 14:48:15   1768s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/25 14:48:15   1768s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9687.23
[02/25 14:48:15   1768s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/25 14:48:15   1768s] ### Creating PhyDesignMc. totSessionCpu=0:29:29 mem=2401.2M
[02/25 14:48:15   1768s] OPERPROF: Starting DPlace-Init at level 1, MEM:2401.2M, EPOCH TIME: 1677365295.389590
[02/25 14:48:15   1768s] Processing tracks to init pin-track alignment.
[02/25 14:48:15   1768s] z: 2, totalTracks: 1
[02/25 14:48:15   1768s] z: 4, totalTracks: 1
[02/25 14:48:15   1768s] z: 6, totalTracks: 1
[02/25 14:48:15   1768s] z: 8, totalTracks: 1
[02/25 14:48:15   1768s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/25 14:48:15   1768s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2401.2M, EPOCH TIME: 1677365295.415302
[02/25 14:48:15   1768s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:15   1768s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:15   1768s] 
[02/25 14:48:15   1768s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:48:15   1768s] 
[02/25 14:48:15   1768s]  Skipping Bad Lib Cell Checking (CMU) !
[02/25 14:48:15   1768s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2401.2M, EPOCH TIME: 1677365295.431848
[02/25 14:48:15   1768s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2401.2M, EPOCH TIME: 1677365295.432021
[02/25 14:48:15   1768s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2401.2M, EPOCH TIME: 1677365295.432183
[02/25 14:48:15   1768s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2401.2MB).
[02/25 14:48:15   1768s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2401.2M, EPOCH TIME: 1677365295.437402
[02/25 14:48:15   1769s] TotalInstCnt at PhyDesignMc Initialization: 29763
[02/25 14:48:15   1769s] ### Creating PhyDesignMc, finished. totSessionCpu=0:29:29 mem=2401.2M
[02/25 14:48:15   1769s] #optDebug: Start CG creation (mem=2401.2M)
[02/25 14:48:15   1769s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 9.800000 
[02/25 14:48:15   1769s] (cpu=0:00:00.1, mem=2545.0M)
[02/25 14:48:15   1769s]  ...processing cgPrt (cpu=0:00:00.2, mem=2545.0M)
[02/25 14:48:15   1769s]  ...processing cgEgp (cpu=0:00:00.2, mem=2545.0M)
[02/25 14:48:15   1769s]  ...processing cgPbk (cpu=0:00:00.2, mem=2545.0M)
[02/25 14:48:15   1769s]  ...processing cgNrb(cpu=0:00:00.2, mem=2545.0M)
[02/25 14:48:15   1769s]  ...processing cgObs (cpu=0:00:00.2, mem=2545.0M)
[02/25 14:48:15   1769s]  ...processing cgCon (cpu=0:00:00.2, mem=2545.0M)
[02/25 14:48:15   1769s]  ...processing cgPdm (cpu=0:00:00.2, mem=2545.0M)
[02/25 14:48:15   1769s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2545.0M)
[02/25 14:48:15   1769s] ### Creating RouteCongInterface, started
[02/25 14:48:15   1769s] {MMLU 0 12 34878}
[02/25 14:48:15   1769s] ### Creating LA Mngr. totSessionCpu=0:29:29 mem=2545.0M
[02/25 14:48:15   1769s] ### Creating LA Mngr, finished. totSessionCpu=0:29:29 mem=2545.0M
[02/25 14:48:15   1769s] ### Creating RouteCongInterface, finished
[02/25 14:48:15   1769s] 
[02/25 14:48:15   1769s] Creating Lib Analyzer ...
[02/25 14:48:15   1769s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/25 14:48:15   1769s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/25 14:48:15   1769s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/25 14:48:15   1769s] 
[02/25 14:48:15   1769s] {RT VRCCorner 0 8 8 {4 1} {7 0} 2}
[02/25 14:48:16   1769s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:29:30 mem=2561.0M
[02/25 14:48:16   1769s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:29:30 mem=2561.0M
[02/25 14:48:16   1769s] Creating Lib Analyzer, finished. 
[02/25 14:48:16   1769s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[02/25 14:48:16   1769s] [GPS-DRV] Optimizer parameters ============================= 
[02/25 14:48:16   1769s] [GPS-DRV] maxDensity (design): 0.95
[02/25 14:48:16   1769s] [GPS-DRV] maxLocalDensity: 0.96
[02/25 14:48:16   1769s] [GPS-DRV] MaintainWNS: 1
[02/25 14:48:16   1769s] [GPS-DRV] All active and enabled setup views
[02/25 14:48:16   1769s] [GPS-DRV]     VView1
[02/25 14:48:16   1769s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[02/25 14:48:16   1769s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[02/25 14:48:16   1769s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[02/25 14:48:16   1769s] [GPS-DRV] timing-driven DRV settings
[02/25 14:48:16   1769s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[02/25 14:48:16   1769s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2580.1M, EPOCH TIME: 1677365296.357197
[02/25 14:48:16   1769s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2580.1M, EPOCH TIME: 1677365296.357949
[02/25 14:48:17   1770s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/25 14:48:17   1770s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/25 14:48:17   1770s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/25 14:48:17   1770s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/25 14:48:17   1770s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/25 14:48:17   1770s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/25 14:48:17   1770s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0| 64.53%|          |         |
[02/25 14:48:17   1770s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/25 14:48:17   1770s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0| 64.53%| 0:00:00.0|  2580.1M|
[02/25 14:48:17   1770s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/25 14:48:17   1770s] Bottom Preferred Layer:
[02/25 14:48:17   1770s] +---------------+------------+------------+----------+
[02/25 14:48:17   1770s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[02/25 14:48:17   1770s] +---------------+------------+------------+----------+
[02/25 14:48:17   1770s] | metal3 (z=3)  |          0 |         12 | default  |
[02/25 14:48:17   1770s] | metal4 (z=4)  |         39 |          0 | default  |
[02/25 14:48:17   1770s] +---------------+------------+------------+----------+
[02/25 14:48:17   1770s] Via Pillar Rule:
[02/25 14:48:17   1770s]     None
[02/25 14:48:17   1770s] 
[02/25 14:48:17   1770s] *** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2580.1M) ***
[02/25 14:48:17   1770s] 
[02/25 14:48:17   1770s] Total-nets :: 34771, Stn-nets :: 0, ratio :: 0 %, Total-len 166560, Stn-len 0
[02/25 14:48:17   1770s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2561.0M, EPOCH TIME: 1677365297.374923
[02/25 14:48:17   1770s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:29763).
[02/25 14:48:17   1770s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:17   1770s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:17   1770s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:17   1770s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.102, MEM:2497.0M, EPOCH TIME: 1677365297.477416
[02/25 14:48:17   1770s] TotalInstCnt at PhyDesignMc Destruction: 29763
[02/25 14:48:17   1770s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9687.23
[02/25 14:48:17   1770s] *** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:29:30.9/1:13:59.5 (0.4), mem = 2497.0M
[02/25 14:48:17   1770s] 
[02/25 14:48:17   1770s] =============================================================================================
[02/25 14:48:17   1770s]  Step TAT Report : DrvOpt #1 / optDesign #2                                     21.15-s110_1
[02/25 14:48:17   1770s] =============================================================================================
[02/25 14:48:17   1770s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:48:17   1770s] ---------------------------------------------------------------------------------------------
[02/25 14:48:17   1770s] [ SlackTraversorInit     ]      1   0:00:00.6  (  25.8 % )     0:00:00.6 /  0:00:00.6    1.0
[02/25 14:48:17   1770s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:48:17   1770s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  12.4 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:48:17   1770s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:48:17   1770s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  11.4 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:48:17   1770s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.1    1.0
[02/25 14:48:17   1770s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    0.9
[02/25 14:48:17   1770s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   6.8 % )     0:00:00.2 /  0:00:00.2    1.1
[02/25 14:48:17   1770s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:48:17   1770s] [ DrvFindVioNets         ]      2   0:00:00.3  (  11.4 % )     0:00:00.3 /  0:00:00.3    1.0
[02/25 14:48:17   1770s] [ DrvComputeSummary      ]      2   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.0    0.9
[02/25 14:48:17   1770s] [ MISC                   ]          0:00:00.4  (  19.9 % )     0:00:00.4 /  0:00:00.4    1.0
[02/25 14:48:17   1770s] ---------------------------------------------------------------------------------------------
[02/25 14:48:17   1770s]  DrvOpt #1 TOTAL                    0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[02/25 14:48:17   1770s] ---------------------------------------------------------------------------------------------
[02/25 14:48:17   1770s] 
[02/25 14:48:17   1770s] drv optimizer changes nothing and skips refinePlace
[02/25 14:48:17   1770s] End: GigaOpt DRV Optimization
[02/25 14:48:17   1770s] *info:
[02/25 14:48:17   1770s] **INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 2497.00M).
[02/25 14:48:17   1770s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2497.0M, EPOCH TIME: 1677365297.513602
[02/25 14:48:17   1770s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:17   1770s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:17   1770s] 
[02/25 14:48:17   1770s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:48:17   1770s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.017, MEM:2497.0M, EPOCH TIME: 1677365297.530281
[02/25 14:48:17   1771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:48:17   1771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:18   1771s] 
------------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.04min real=0.03min mem=2497.0M)
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.024  |  0.024  |  6.353  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   384   |   256   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2545.2M, EPOCH TIME: 1677365298.096777
[02/25 14:48:18   1771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:18   1771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:18   1771s] 
[02/25 14:48:18   1771s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:48:18   1771s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:2545.2M, EPOCH TIME: 1677365298.113124
[02/25 14:48:18   1771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:48:18   1771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:18   1771s] Density: 64.529%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:33, mem = 2029.4M, totSessionCpu=0:29:32 **
[02/25 14:48:18   1772s]   DRV Snapshot: (REF)
[02/25 14:48:18   1772s]          Tran DRV: 0 (0)
[02/25 14:48:18   1772s]           Cap DRV: 0 (0)
[02/25 14:48:18   1772s]        Fanout DRV: 0 (0)
[02/25 14:48:18   1772s]            Glitch: 0 (0)
[02/25 14:48:18   1772s] *** Timing Is met
[02/25 14:48:18   1772s] *** Check timing (0:00:00.0)
[02/25 14:48:18   1772s] *** Setup timing is met (target slack 0ns)
[02/25 14:48:18   1772s]   Timing Snapshot: (REF)
[02/25 14:48:18   1772s]      Weighted WNS: 0.000
[02/25 14:48:18   1772s]       All  PG WNS: 0.000
[02/25 14:48:18   1772s]       High PG WNS: 0.000
[02/25 14:48:18   1772s]       All  PG TNS: 0.000
[02/25 14:48:18   1772s]       High PG TNS: 0.000
[02/25 14:48:18   1772s]       Low  PG TNS: 0.000
[02/25 14:48:18   1772s]    Category Slack: { [L, 0.024] [H, 0.024] }
[02/25 14:48:18   1772s] 
[02/25 14:48:18   1772s] **INFO: flowCheckPoint #3 OptimizationPreEco
[02/25 14:48:18   1772s] Running postRoute recovery in preEcoRoute mode
[02/25 14:48:18   1772s] **optDesign ... cpu = 0:00:33, real = 0:00:33, mem = 2029.5M, totSessionCpu=0:29:32 **
[02/25 14:48:19   1772s]   DRV Snapshot: (TGT)
[02/25 14:48:19   1772s]          Tran DRV: 0 (0)
[02/25 14:48:19   1772s]           Cap DRV: 0 (0)
[02/25 14:48:19   1772s]        Fanout DRV: 0 (0)
[02/25 14:48:19   1772s]            Glitch: 0 (0)
[02/25 14:48:19   1772s] Checking DRV degradation...
[02/25 14:48:19   1772s] 
[02/25 14:48:19   1772s] Recovery Manager:
[02/25 14:48:19   1772s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/25 14:48:19   1772s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/25 14:48:19   1772s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/25 14:48:19   1772s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[02/25 14:48:19   1772s] 
[02/25 14:48:19   1772s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[02/25 14:48:19   1772s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=2497.48M, totSessionCpu=0:29:33).
[02/25 14:48:19   1772s] **optDesign ... cpu = 0:00:33, real = 0:00:34, mem = 2029.5M, totSessionCpu=0:29:33 **
[02/25 14:48:19   1772s] 
[02/25 14:48:19   1773s]   DRV Snapshot: (REF)
[02/25 14:48:19   1773s]          Tran DRV: 0 (0)
[02/25 14:48:19   1773s]           Cap DRV: 0 (0)
[02/25 14:48:19   1773s]        Fanout DRV: 0 (0)
[02/25 14:48:19   1773s]            Glitch: 0 (0)
[02/25 14:48:19   1773s] Skipping pre eco harden opt
[02/25 14:48:19   1773s] **INFO: Skipping refine place as no legal commits were detected
[02/25 14:48:19   1773s] {MMLU 0 12 34878}
[02/25 14:48:19   1773s] ### Creating LA Mngr. totSessionCpu=0:29:33 mem=2535.6M
[02/25 14:48:19   1773s] ### Creating LA Mngr, finished. totSessionCpu=0:29:33 mem=2535.6M
[02/25 14:48:19   1773s] Default Rule : ""
[02/25 14:48:19   1773s] Non Default Rules :
[02/25 14:48:19   1773s] Worst Slack : 0.024 ns
[02/25 14:48:19   1773s] 
[02/25 14:48:19   1773s] Start Layer Assignment ...
[02/25 14:48:19   1773s] WNS(0.024ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)
[02/25 14:48:19   1773s] 
[02/25 14:48:19   1773s] Select 0 cadidates out of 34882.
[02/25 14:48:19   1773s] No critical nets selected. Skipped !
[02/25 14:48:19   1773s] 
[02/25 14:48:19   1773s] Start Assign Priority Nets ...
[02/25 14:48:19   1773s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[02/25 14:48:19   1773s] Existing Priority Nets 0 (0.0%)
[02/25 14:48:19   1773s] Total Assign Priority Nets 60 (0.2%)
[02/25 14:48:19   1773s] 
[02/25 14:48:19   1773s] Set Prefer Layer Routing Effort ...
[02/25 14:48:19   1773s] Total Net(34880) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[02/25 14:48:19   1773s] 
[02/25 14:48:19   1773s] {MMLU 0 12 34878}
[02/25 14:48:19   1773s] ### Creating LA Mngr. totSessionCpu=0:29:33 mem=2535.6M
[02/25 14:48:19   1773s] ### Creating LA Mngr, finished. totSessionCpu=0:29:33 mem=2535.6M
[02/25 14:48:19   1773s] #optDebug: Start CG creation (mem=2535.6M)
[02/25 14:48:19   1773s]  ...initializing CG  maxDriveDist 372.759500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 37.275500 
[02/25 14:48:20   1773s] (cpu=0:00:00.1, mem=2591.9M)
[02/25 14:48:20   1773s]  ...processing cgPrt (cpu=0:00:00.1, mem=2591.9M)
[02/25 14:48:20   1773s]  ...processing cgEgp (cpu=0:00:00.1, mem=2591.9M)
[02/25 14:48:20   1773s]  ...processing cgPbk (cpu=0:00:00.1, mem=2591.9M)
[02/25 14:48:20   1773s]  ...processing cgNrb(cpu=0:00:00.1, mem=2591.9M)
[02/25 14:48:20   1773s]  ...processing cgObs (cpu=0:00:00.1, mem=2591.9M)
[02/25 14:48:20   1773s]  ...processing cgCon (cpu=0:00:00.1, mem=2591.9M)
[02/25 14:48:20   1773s]  ...processing cgPdm (cpu=0:00:00.1, mem=2591.9M)
[02/25 14:48:20   1773s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2591.9M)
[02/25 14:48:20   1773s] Default Rule : ""
[02/25 14:48:20   1773s] Non Default Rules :
[02/25 14:48:20   1773s] Worst Slack : 0.024 ns
[02/25 14:48:20   1773s] 
[02/25 14:48:20   1773s] Start Layer Assignment ...
[02/25 14:48:20   1773s] WNS(0.024ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)
[02/25 14:48:20   1773s] 
[02/25 14:48:20   1773s] Select 0 cadidates out of 34882.
[02/25 14:48:20   1773s] No critical nets selected. Skipped !
[02/25 14:48:20   1773s] 
[02/25 14:48:20   1773s] Start Assign Priority Nets ...
[02/25 14:48:20   1773s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[02/25 14:48:20   1773s] Existing Priority Nets 0 (0.0%)
[02/25 14:48:20   1773s] Total Assign Priority Nets 60 (0.2%)
[02/25 14:48:20   1773s] {MMLU 0 12 34878}
[02/25 14:48:20   1773s] ### Creating LA Mngr. totSessionCpu=0:29:34 mem=2591.9M
[02/25 14:48:20   1773s] ### Creating LA Mngr, finished. totSessionCpu=0:29:34 mem=2591.9M
[02/25 14:48:20   1773s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2591.9M, EPOCH TIME: 1677365300.293011
[02/25 14:48:20   1773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:20   1773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:20   1773s] 
[02/25 14:48:20   1773s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:48:20   1773s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:2591.9M, EPOCH TIME: 1677365300.309269
[02/25 14:48:20   1773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:48:20   1773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:20   1774s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.024  |  0.024  |  6.353  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   384   |   256   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/25 14:48:20   1774s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2591.9M, EPOCH TIME: 1677365300.862235
[02/25 14:48:20   1774s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:20   1774s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:20   1774s] 
[02/25 14:48:20   1774s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:48:20   1774s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.017, MEM:2591.9M, EPOCH TIME: 1677365300.879412
[02/25 14:48:20   1774s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:48:20   1774s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:20   1774s] Density: 64.529%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 1954.6M, totSessionCpu=0:29:34 **
[02/25 14:48:20   1774s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[02/25 14:48:20   1774s] -routeWithEco false                       # bool, default=false
[02/25 14:48:20   1774s] -routeSelectedNetOnly false               # bool, default=false
[02/25 14:48:20   1774s] -routeWithTimingDriven false              # bool, default=false, user setting
[02/25 14:48:20   1774s] -routeWithSiDriven false                  # bool, default=false, user setting
[02/25 14:48:20   1774s] Existing Dirty Nets : 0
[02/25 14:48:20   1774s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[02/25 14:48:20   1774s] Reset Dirty Nets : 0
[02/25 14:48:20   1774s] *** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:29:34.4/1:14:03.0 (0.4), mem = 2427.9M
[02/25 14:48:21   1774s] 
[02/25 14:48:21   1774s] globalDetailRoute
[02/25 14:48:21   1774s] 
[02/25 14:48:21   1774s] #Start globalDetailRoute on Sat Feb 25 14:48:20 2023
[02/25 14:48:21   1774s] #
[02/25 14:48:21   1774s] ### Time Record (globalDetailRoute) is installed.
[02/25 14:48:21   1774s] ### Time Record (Pre Callback) is installed.
[02/25 14:48:21   1774s] Closing parasitic data file '/tmp/innovus_temp_9687_sig2.eecs.wsu.edu_jtschir1_oS1405/myPMul32_4_9687_aQWWN1.rcdb.d': 34771 access done (mem: 2427.883M)
[02/25 14:48:21   1774s] ### Time Record (Pre Callback) is uninstalled.
[02/25 14:48:21   1774s] ### Time Record (DB Import) is installed.
[02/25 14:48:21   1774s] ### Time Record (Timing Data Generation) is installed.
[02/25 14:48:21   1774s] ### Time Record (Timing Data Generation) is uninstalled.
[02/25 14:48:21   1774s] ### Net info: total nets: 34882
[02/25 14:48:21   1774s] ### Net info: dirty nets: 0
[02/25 14:48:21   1774s] ### Net info: marked as disconnected nets: 0
[02/25 14:48:21   1774s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[02/25 14:48:21   1775s] #num needed restored net=0
[02/25 14:48:21   1775s] #need_extraction net=0 (total=34882)
[02/25 14:48:21   1775s] ### Net info: fully routed nets: 34771
[02/25 14:48:21   1775s] ### Net info: trivial (< 2 pins) nets: 111
[02/25 14:48:21   1775s] ### Net info: unrouted nets: 0
[02/25 14:48:21   1775s] ### Net info: re-extraction nets: 0
[02/25 14:48:21   1775s] ### Net info: ignored nets: 0
[02/25 14:48:21   1775s] ### Net info: skip routing nets: 0
[02/25 14:48:22   1775s] ### import design signature (45): route=393848655 fixed_route=1934605486 flt_obj=0 vio=2032966368 swire=282492057 shield_wire=1 net_attr=1048656952 dirty_area=0 del_dirty_area=0 cell=2069971536 placement=436535870 pin_access=888288286 inst_pattern=1
[02/25 14:48:22   1775s] ### Time Record (DB Import) is uninstalled.
[02/25 14:48:22   1775s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[02/25 14:48:22   1775s] #RTESIG:78da95d23d6bc3301006e0cef9158792c18524d59da3afb5d0b52da1ed1ad45a0e064706
[02/25 14:48:22   1775s] #       4b1ef2efaba14b8ac3251aa5879374ef2d575f2f7b10845b549b84280f08af7b22e99036
[02/25 14:48:22   1775s] #       24e5ee89f0508e3e9fc562b97a7bffa0da0242d5c51c8e615cc394c20829e4dcc5e3e31f
[02/25 14:48:22   1775s] #       71165adfa700d5f730f46b68ced19fba1f6842eba73effe34612081450a53c96ddd99228
[02/25 14:48:22   1775s] #       0bbaa83987902ce471baf15ec45d7d1757f21eaeb40394dbf2f2b2a06afbc1e7f9672ba7
[02/25 14:48:22   1775s] #       f9bf69bca101da281e19abb904d1da9249ca3e367e6c4a34214ea76bb20611871818a52f
[02/25 14:48:22   1775s] #       7a37679cb69c2189c81ad41a2c33a1680c5fc7f2b114e47844547a7475c01f7e019d1413
[02/25 14:48:22   1775s] #       1f
[02/25 14:48:22   1775s] #
[02/25 14:48:22   1775s] #Skip comparing routing design signature in db-snapshot flow
[02/25 14:48:22   1775s] ### Time Record (Data Preparation) is installed.
[02/25 14:48:22   1775s] #RTESIG:78da9592314fc330108599f91527b74390dae2bbd48ebd22b102aa80b5728953454a1dc9
[02/25 14:48:22   1775s] #       7606fe3d1662294a75ad47fbd3f3bbf76eb1fc7cde8120dca05a2744b94778d911498bb4
[02/25 14:48:22   1775s] #       2629b78f84fbf2f4f124ee17cbd7b777aa0d20547dc8fee8e30aa6e423249f731f8e0f7f
[02/25 14:48:22   1775s] #       8835d0b92179a80ee338aca0fd0eeed47f41eb3b370df91fde48028102aa9463b99d9544
[02/25 14:48:22   1775s] #       59a033cd3908c9408ed395ff226eeb9b70256fc195b68072539c970355378c2ecfdb5656
[02/25 14:48:22   1775s] #       f3b369bc2200dd281e6a8ce61a44634a2729bbd0bad8966a7c984e97c81a44188367287d
[02/25 14:48:22   1775s] #       96dd1c634981f875cfec82d586132389c832a835186695b169781dc3f75720cb434425cc
[02/25 14:48:22   1775s] #       8bd3dffd00c25f1fd4
[02/25 14:48:22   1775s] #
[02/25 14:48:22   1775s] ### Time Record (Data Preparation) is uninstalled.
[02/25 14:48:22   1775s] ### Time Record (Global Routing) is installed.
[02/25 14:48:22   1775s] ### Time Record (Global Routing) is uninstalled.
[02/25 14:48:22   1775s] #Total number of trivial nets (e.g. < 2 pins) = 111 (skipped).
[02/25 14:48:22   1775s] #Total number of routable nets = 34771.
[02/25 14:48:22   1775s] #Total number of nets in the design = 34882.
[02/25 14:48:22   1775s] #34771 routable nets have routed wires.
[02/25 14:48:22   1775s] #51 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/25 14:48:22   1775s] #No nets have been global routed.
[02/25 14:48:22   1775s] ### Time Record (Data Preparation) is installed.
[02/25 14:48:22   1775s] #Start routing data preparation on Sat Feb 25 14:48:22 2023
[02/25 14:48:22   1775s] #
[02/25 14:48:22   1775s] #Minimum voltage of a net in the design = 0.000.
[02/25 14:48:22   1775s] #Maximum voltage of a net in the design = 1.100.
[02/25 14:48:22   1775s] #Voltage range [0.000 - 1.100] has 34880 nets.
[02/25 14:48:22   1775s] #Voltage range [1.100 - 1.100] has 1 net.
[02/25 14:48:22   1775s] #Voltage range [0.000 - 0.000] has 1 net.
[02/25 14:48:22   1775s] #Build and mark too close pins for the same net.
[02/25 14:48:22   1775s] ### Time Record (Cell Pin Access) is installed.
[02/25 14:48:22   1775s] #Initial pin access analysis.
[02/25 14:48:22   1775s] #Detail pin access analysis.
[02/25 14:48:22   1775s] ### Time Record (Cell Pin Access) is uninstalled.
[02/25 14:48:22   1776s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[02/25 14:48:22   1776s] # metal2       V   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[02/25 14:48:22   1776s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[02/25 14:48:22   1776s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/25 14:48:22   1776s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/25 14:48:22   1776s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[02/25 14:48:22   1776s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[02/25 14:48:22   1776s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[02/25 14:48:22   1776s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[02/25 14:48:22   1776s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[02/25 14:48:22   1776s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[02/25 14:48:22   1776s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1947.18 (MB), peak = 2032.55 (MB)
[02/25 14:48:23   1776s] #Regenerating Ggrids automatically.
[02/25 14:48:23   1776s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[02/25 14:48:23   1776s] #Using automatically generated G-grids.
[02/25 14:48:23   1776s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[02/25 14:48:23   1776s] #Done routing data preparation.
[02/25 14:48:23   1776s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1950.60 (MB), peak = 2032.55 (MB)
[02/25 14:48:23   1776s] #
[02/25 14:48:23   1776s] #Finished routing data preparation on Sat Feb 25 14:48:23 2023
[02/25 14:48:23   1776s] #
[02/25 14:48:23   1776s] #Cpu time = 00:00:01
[02/25 14:48:23   1776s] #Elapsed time = 00:00:01
[02/25 14:48:23   1776s] #Increased memory = 7.94 (MB)
[02/25 14:48:23   1776s] #Total memory = 1950.60 (MB)
[02/25 14:48:23   1776s] #Peak memory = 2032.55 (MB)
[02/25 14:48:23   1776s] #
[02/25 14:48:23   1776s] ### Time Record (Data Preparation) is uninstalled.
[02/25 14:48:23   1776s] ### Time Record (Global Routing) is installed.
[02/25 14:48:23   1776s] #
[02/25 14:48:23   1776s] #Start global routing on Sat Feb 25 14:48:23 2023
[02/25 14:48:23   1776s] #
[02/25 14:48:23   1776s] #
[02/25 14:48:23   1776s] #Start global routing initialization on Sat Feb 25 14:48:23 2023
[02/25 14:48:23   1776s] #
[02/25 14:48:23   1776s] #WARNING (NRGR-22) Design is already detail routed.
[02/25 14:48:23   1776s] ### Time Record (Global Routing) is uninstalled.
[02/25 14:48:23   1776s] ### Time Record (Data Preparation) is installed.
[02/25 14:48:23   1777s] ### Time Record (Data Preparation) is uninstalled.
[02/25 14:48:23   1777s] ### track-assign external-init starts on Sat Feb 25 14:48:23 2023 with memory = 1950.60 (MB), peak = 2032.55 (MB)
[02/25 14:48:23   1777s] ### Time Record (Track Assignment) is installed.
[02/25 14:48:23   1777s] ### Time Record (Track Assignment) is uninstalled.
[02/25 14:48:23   1777s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[02/25 14:48:24   1777s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/25 14:48:24   1777s] #Cpu time = 00:00:02
[02/25 14:48:24   1777s] #Elapsed time = 00:00:02
[02/25 14:48:24   1777s] #Increased memory = 7.94 (MB)
[02/25 14:48:24   1777s] #Total memory = 1950.60 (MB)
[02/25 14:48:24   1777s] #Peak memory = 2032.55 (MB)
[02/25 14:48:24   1777s] ### Time Record (Detail Routing) is installed.
[02/25 14:48:24   1777s] ### drc_pitch = 3800 ( 1.90000 um) drc_range = 3400 ( 1.70000 um) route_pitch = 1680 ( 0.84000 um) patch_pitch = 5280 ( 2.64000 um) top_route_layer = 8 top_pin_layer = 8
[02/25 14:48:24   1777s] #
[02/25 14:48:24   1777s] #Start Detail Routing..
[02/25 14:48:24   1777s] #start initial detail routing ...
[02/25 14:48:24   1778s] ### Design has 0 dirty nets, has valid drcs
[02/25 14:48:24   1778s] ### Routing stats:
[02/25 14:48:24   1778s] #   number of violations = 23
[02/25 14:48:24   1778s] #
[02/25 14:48:24   1778s] #    By Layer and Type :
[02/25 14:48:24   1778s] #	         MetSpc    Short     Loop   CutSpc   CShort   Totals
[02/25 14:48:24   1778s] #	metal1        3        4        0        5        1       13
[02/25 14:48:24   1778s] #	metal2        2        6        1        1        0       10
[02/25 14:48:24   1778s] #	Totals        5       10        1        6        1       23
[02/25 14:48:24   1778s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1950.69 (MB), peak = 2032.55 (MB)
[02/25 14:48:24   1778s] #start 1st optimization iteration ...
[02/25 14:48:25   1779s] ### Routing stats: routing = 0.88%
[02/25 14:48:25   1779s] #   number of violations = 4
[02/25 14:48:25   1779s] #
[02/25 14:48:25   1779s] #    By Layer and Type :
[02/25 14:48:25   1779s] #	         MetSpc    Short   Totals
[02/25 14:48:25   1779s] #	metal1        1        0        1
[02/25 14:48:25   1779s] #	metal2        2        1        3
[02/25 14:48:25   1779s] #	Totals        3        1        4
[02/25 14:48:25   1779s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1947.62 (MB), peak = 2032.55 (MB)
[02/25 14:48:25   1779s] #Complete Detail Routing.
[02/25 14:48:25   1779s] #Total number of nets with non-default rule or having extra spacing = 12
[02/25 14:48:25   1779s] #Total wire length = 166549 um.
[02/25 14:48:25   1779s] #Total half perimeter of net bounding box = 196716 um.
[02/25 14:48:25   1779s] #Total wire length on LAYER metal1 = 8234 um.
[02/25 14:48:25   1779s] #Total wire length on LAYER metal2 = 77572 um.
[02/25 14:48:25   1779s] #Total wire length on LAYER metal3 = 73717 um.
[02/25 14:48:25   1779s] #Total wire length on LAYER metal4 = 6690 um.
[02/25 14:48:25   1779s] #Total wire length on LAYER metal5 = 312 um.
[02/25 14:48:25   1779s] #Total wire length on LAYER metal6 = 1 um.
[02/25 14:48:25   1779s] #Total wire length on LAYER metal7 = 23 um.
[02/25 14:48:25   1779s] #Total wire length on LAYER metal8 = 0 um.
[02/25 14:48:25   1779s] #Total wire length on LAYER metal9 = 0 um.
[02/25 14:48:25   1779s] #Total wire length on LAYER metal10 = 0 um.
[02/25 14:48:25   1779s] #Total number of vias = 148095
[02/25 14:48:25   1779s] #Up-Via Summary (total 148095):
[02/25 14:48:25   1779s] #           
[02/25 14:48:25   1779s] #-----------------------
[02/25 14:48:25   1779s] # metal1          89464
[02/25 14:48:25   1779s] # metal2          56035
[02/25 14:48:25   1779s] # metal3           2567
[02/25 14:48:25   1779s] # metal4             25
[02/25 14:48:25   1779s] # metal5              2
[02/25 14:48:25   1779s] # metal6              2
[02/25 14:48:25   1779s] #-----------------------
[02/25 14:48:25   1779s] #                148095 
[02/25 14:48:25   1779s] #
[02/25 14:48:25   1779s] #Total number of DRC violations = 4
[02/25 14:48:25   1779s] #Total number of violations on LAYER metal1 = 1
[02/25 14:48:25   1779s] #Total number of violations on LAYER metal2 = 3
[02/25 14:48:25   1779s] #Total number of violations on LAYER metal3 = 0
[02/25 14:48:25   1779s] #Total number of violations on LAYER metal4 = 0
[02/25 14:48:25   1779s] #Total number of violations on LAYER metal5 = 0
[02/25 14:48:25   1779s] #Total number of violations on LAYER metal6 = 0
[02/25 14:48:25   1779s] #Total number of violations on LAYER metal7 = 0
[02/25 14:48:25   1779s] #Total number of violations on LAYER metal8 = 0
[02/25 14:48:25   1779s] #Total number of violations on LAYER metal9 = 0
[02/25 14:48:25   1779s] #Total number of violations on LAYER metal10 = 0
[02/25 14:48:25   1779s] ### Time Record (Detail Routing) is uninstalled.
[02/25 14:48:25   1779s] #Cpu time = 00:00:02
[02/25 14:48:25   1779s] #Elapsed time = 00:00:02
[02/25 14:48:25   1779s] #Increased memory = -2.98 (MB)
[02/25 14:48:25   1779s] #Total memory = 1947.62 (MB)
[02/25 14:48:25   1779s] #Peak memory = 2032.55 (MB)
[02/25 14:48:26   1779s] ### Time Record (Post Route Wire Spreading) is installed.
[02/25 14:48:26   1779s] ### drc_pitch = 3800 ( 1.90000 um) drc_range = 3400 ( 1.70000 um) route_pitch = 1680 ( 0.84000 um) patch_pitch = 5280 ( 2.64000 um) top_route_layer = 8 top_pin_layer = 8
[02/25 14:48:26   1779s] #
[02/25 14:48:26   1779s] #Start Post Route wire spreading..
[02/25 14:48:26   1779s] #
[02/25 14:48:26   1779s] #Start data preparation for wire spreading...
[02/25 14:48:26   1779s] #
[02/25 14:48:26   1779s] #Data preparation is done on Sat Feb 25 14:48:26 2023
[02/25 14:48:26   1779s] #
[02/25 14:48:26   1779s] ### track-assign engine-init starts on Sat Feb 25 14:48:26 2023 with memory = 1947.62 (MB), peak = 2032.55 (MB)
[02/25 14:48:26   1779s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[02/25 14:48:26   1779s] #
[02/25 14:48:26   1779s] #Start Post Route Wire Spread.
[02/25 14:48:27   1781s] #Done with 1036 horizontal wires in 8 hboxes and 420 vertical wires in 9 hboxes.
[02/25 14:48:27   1781s] #Complete Post Route Wire Spread.
[02/25 14:48:27   1781s] #
[02/25 14:48:27   1781s] #Total number of nets with non-default rule or having extra spacing = 12
[02/25 14:48:27   1781s] #Total wire length = 166905 um.
[02/25 14:48:27   1781s] #Total half perimeter of net bounding box = 196716 um.
[02/25 14:48:27   1781s] #Total wire length on LAYER metal1 = 8235 um.
[02/25 14:48:27   1781s] #Total wire length on LAYER metal2 = 77644 um.
[02/25 14:48:27   1781s] #Total wire length on LAYER metal3 = 73989 um.
[02/25 14:48:27   1781s] #Total wire length on LAYER metal4 = 6701 um.
[02/25 14:48:27   1781s] #Total wire length on LAYER metal5 = 312 um.
[02/25 14:48:27   1781s] #Total wire length on LAYER metal6 = 1 um.
[02/25 14:48:27   1781s] #Total wire length on LAYER metal7 = 23 um.
[02/25 14:48:27   1781s] #Total wire length on LAYER metal8 = 0 um.
[02/25 14:48:27   1781s] #Total wire length on LAYER metal9 = 0 um.
[02/25 14:48:27   1781s] #Total wire length on LAYER metal10 = 0 um.
[02/25 14:48:27   1781s] #Total number of vias = 148095
[02/25 14:48:27   1781s] #Up-Via Summary (total 148095):
[02/25 14:48:27   1781s] #           
[02/25 14:48:27   1781s] #-----------------------
[02/25 14:48:27   1781s] # metal1          89464
[02/25 14:48:27   1781s] # metal2          56035
[02/25 14:48:27   1781s] # metal3           2567
[02/25 14:48:27   1781s] # metal4             25
[02/25 14:48:27   1781s] # metal5              2
[02/25 14:48:27   1781s] # metal6              2
[02/25 14:48:27   1781s] #-----------------------
[02/25 14:48:27   1781s] #                148095 
[02/25 14:48:27   1781s] #
[02/25 14:48:28   1781s] #   number of violations = 4
[02/25 14:48:28   1781s] #
[02/25 14:48:28   1781s] #    By Layer and Type :
[02/25 14:48:28   1781s] #	         MetSpc    Short   Totals
[02/25 14:48:28   1781s] #	metal1        1        0        1
[02/25 14:48:28   1781s] #	metal2        2        1        3
[02/25 14:48:28   1781s] #	Totals        3        1        4
[02/25 14:48:28   1781s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1947.63 (MB), peak = 2032.55 (MB)
[02/25 14:48:28   1781s] #CELL_VIEW myPMul32_4,init has 4 DRC violations
[02/25 14:48:28   1781s] #Total number of DRC violations = 4
[02/25 14:48:28   1781s] #Total number of violations on LAYER metal1 = 1
[02/25 14:48:28   1781s] #Total number of violations on LAYER metal2 = 3
[02/25 14:48:28   1781s] #Total number of violations on LAYER metal3 = 0
[02/25 14:48:28   1781s] #Total number of violations on LAYER metal4 = 0
[02/25 14:48:28   1781s] #Total number of violations on LAYER metal5 = 0
[02/25 14:48:28   1781s] #Total number of violations on LAYER metal6 = 0
[02/25 14:48:28   1781s] #Total number of violations on LAYER metal7 = 0
[02/25 14:48:28   1781s] #Total number of violations on LAYER metal8 = 0
[02/25 14:48:28   1781s] #Total number of violations on LAYER metal9 = 0
[02/25 14:48:28   1781s] #Total number of violations on LAYER metal10 = 0
[02/25 14:48:28   1781s] #Post Route wire spread is done.
[02/25 14:48:28   1781s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[02/25 14:48:28   1781s] #Total number of nets with non-default rule or having extra spacing = 12
[02/25 14:48:28   1781s] #Total wire length = 166905 um.
[02/25 14:48:28   1781s] #Total half perimeter of net bounding box = 196716 um.
[02/25 14:48:28   1781s] #Total wire length on LAYER metal1 = 8235 um.
[02/25 14:48:28   1781s] #Total wire length on LAYER metal2 = 77644 um.
[02/25 14:48:28   1781s] #Total wire length on LAYER metal3 = 73989 um.
[02/25 14:48:28   1781s] #Total wire length on LAYER metal4 = 6701 um.
[02/25 14:48:28   1781s] #Total wire length on LAYER metal5 = 312 um.
[02/25 14:48:28   1781s] #Total wire length on LAYER metal6 = 1 um.
[02/25 14:48:28   1781s] #Total wire length on LAYER metal7 = 23 um.
[02/25 14:48:28   1781s] #Total wire length on LAYER metal8 = 0 um.
[02/25 14:48:28   1781s] #Total wire length on LAYER metal9 = 0 um.
[02/25 14:48:28   1781s] #Total wire length on LAYER metal10 = 0 um.
[02/25 14:48:28   1781s] #Total number of vias = 148095
[02/25 14:48:28   1781s] #Up-Via Summary (total 148095):
[02/25 14:48:28   1781s] #           
[02/25 14:48:28   1781s] #-----------------------
[02/25 14:48:28   1781s] # metal1          89464
[02/25 14:48:28   1781s] # metal2          56035
[02/25 14:48:28   1781s] # metal3           2567
[02/25 14:48:28   1781s] # metal4             25
[02/25 14:48:28   1781s] # metal5              2
[02/25 14:48:28   1781s] # metal6              2
[02/25 14:48:28   1781s] #-----------------------
[02/25 14:48:28   1781s] #                148095 
[02/25 14:48:28   1781s] #
[02/25 14:48:28   1781s] #detailRoute Statistics:
[02/25 14:48:28   1781s] #Cpu time = 00:00:04
[02/25 14:48:28   1781s] #Elapsed time = 00:00:04
[02/25 14:48:28   1781s] #Increased memory = -2.97 (MB)
[02/25 14:48:28   1781s] #Total memory = 1947.63 (MB)
[02/25 14:48:28   1781s] #Peak memory = 2032.55 (MB)
[02/25 14:48:28   1781s] #Skip updating routing design signature in db-snapshot flow
[02/25 14:48:28   1781s] ### global_detail_route design signature (60): route=2064618927 flt_obj=0 vio=2079994407 shield_wire=1
[02/25 14:48:28   1781s] ### Time Record (DB Export) is installed.
[02/25 14:48:28   1781s] ### export design design signature (61): route=2064618927 fixed_route=1934605486 flt_obj=0 vio=2079994407 swire=282492057 shield_wire=1 net_attr=1690042598 dirty_area=0 del_dirty_area=0 cell=2069971536 placement=436535870 pin_access=888288286 inst_pattern=1
[02/25 14:48:28   1782s] #	no debugging net set
[02/25 14:48:29   1782s] ### Time Record (DB Export) is uninstalled.
[02/25 14:48:29   1782s] ### Time Record (Post Callback) is installed.
[02/25 14:48:29   1782s] ### Time Record (Post Callback) is uninstalled.
[02/25 14:48:29   1782s] #
[02/25 14:48:29   1782s] #globalDetailRoute statistics:
[02/25 14:48:29   1782s] #Cpu time = 00:00:08
[02/25 14:48:29   1782s] #Elapsed time = 00:00:08
[02/25 14:48:29   1782s] #Increased memory = -46.58 (MB)
[02/25 14:48:29   1782s] #Total memory = 1908.05 (MB)
[02/25 14:48:29   1782s] #Peak memory = 2032.55 (MB)
[02/25 14:48:29   1782s] #Number of warnings = 1
[02/25 14:48:29   1782s] #Total number of warnings = 7
[02/25 14:48:29   1782s] #Number of fails = 0
[02/25 14:48:29   1782s] #Total number of fails = 0
[02/25 14:48:29   1782s] #Complete globalDetailRoute on Sat Feb 25 14:48:29 2023
[02/25 14:48:29   1782s] #
[02/25 14:48:29   1782s] ### import design signature (62): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=888288286 inst_pattern=1
[02/25 14:48:29   1782s] ### Time Record (globalDetailRoute) is uninstalled.
[02/25 14:48:29   1782s] ### 
[02/25 14:48:29   1782s] ###   Scalability Statistics
[02/25 14:48:29   1782s] ### 
[02/25 14:48:29   1782s] ### --------------------------------+----------------+----------------+----------------+
[02/25 14:48:29   1782s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[02/25 14:48:29   1782s] ### --------------------------------+----------------+----------------+----------------+
[02/25 14:48:29   1782s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/25 14:48:29   1782s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/25 14:48:29   1782s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[02/25 14:48:29   1782s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[02/25 14:48:29   1782s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[02/25 14:48:29   1782s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[02/25 14:48:29   1782s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[02/25 14:48:29   1782s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[02/25 14:48:29   1782s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[02/25 14:48:29   1782s] ###   Detail Routing                |        00:00:02|        00:00:02|             1.0|
[02/25 14:48:29   1782s] ###   Post Route Wire Spreading     |        00:00:02|        00:00:02|             1.0|
[02/25 14:48:29   1782s] ###   Entire Command                |        00:00:08|        00:00:08|             1.0|
[02/25 14:48:29   1782s] ### --------------------------------+----------------+----------------+----------------+
[02/25 14:48:29   1782s] ### 
[02/25 14:48:29   1782s] *** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:08.4/0:00:08.4 (1.0), totSession cpu/real = 0:29:42.8/1:14:11.4 (0.4), mem = 2412.0M
[02/25 14:48:29   1782s] 
[02/25 14:48:29   1782s] =============================================================================================
[02/25 14:48:29   1782s]  Step TAT Report : EcoRoute #1 / optDesign #2                                   21.15-s110_1
[02/25 14:48:29   1782s] =============================================================================================
[02/25 14:48:29   1782s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:48:29   1782s] ---------------------------------------------------------------------------------------------
[02/25 14:48:29   1782s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:48:29   1782s] [ DetailRoute            ]      1   0:00:01.7  (  20.9 % )     0:00:01.7 /  0:00:01.8    1.0
[02/25 14:48:29   1782s] [ MISC                   ]          0:00:06.6  (  79.1 % )     0:00:06.6 /  0:00:06.6    1.0
[02/25 14:48:29   1782s] ---------------------------------------------------------------------------------------------
[02/25 14:48:29   1782s]  EcoRoute #1 TOTAL                  0:00:08.4  ( 100.0 % )     0:00:08.4 /  0:00:08.4    1.0
[02/25 14:48:29   1782s] ---------------------------------------------------------------------------------------------
[02/25 14:48:29   1782s] 
[02/25 14:48:29   1782s] **optDesign ... cpu = 0:00:44, real = 0:00:44, mem = 1908.3M, totSessionCpu=0:29:43 **
[02/25 14:48:29   1782s] New Signature Flow (restoreNanoRouteOptions) ....
[02/25 14:48:29   1782s] **INFO: flowCheckPoint #5 PostEcoSummary
[02/25 14:48:29   1782s] Extraction called for design 'myPMul32_4' of instances=29763 and nets=34882 using extraction engine 'postRoute' at effort level 'low' .
[02/25 14:48:29   1782s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/25 14:48:29   1782s] Type 'man IMPEXT-3530' for more detail.
[02/25 14:48:29   1782s] PostRoute (effortLevel low) RC Extraction called for design myPMul32_4.
[02/25 14:48:29   1782s] RC Extraction called in multi-corner(1) mode.
[02/25 14:48:29   1782s] Process corner(s) are loaded.
[02/25 14:48:29   1782s]  Corner: VRCCorner
[02/25 14:48:29   1782s] extractDetailRC Option : -outfile /tmp/innovus_temp_9687_sig2.eecs.wsu.edu_jtschir1_oS1405/myPMul32_4_9687_aQWWN1.rcdb.d -maxResLength 200  -extended
[02/25 14:48:29   1782s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/25 14:48:29   1782s]       RC Corner Indexes            0   
[02/25 14:48:29   1782s] Capacitance Scaling Factor   : 1.00000 
[02/25 14:48:29   1782s] Coupling Cap. Scaling Factor : 1.00000 
[02/25 14:48:29   1782s] Resistance Scaling Factor    : 1.00000 
[02/25 14:48:29   1782s] Clock Cap. Scaling Factor    : 1.00000 
[02/25 14:48:29   1782s] Clock Res. Scaling Factor    : 1.00000 
[02/25 14:48:29   1782s] Shrink Factor                : 1.00000
[02/25 14:48:29   1783s] 
[02/25 14:48:29   1783s] Trim Metal Layers:
[02/25 14:48:29   1783s] LayerId::1 widthSet size::4
[02/25 14:48:29   1783s] LayerId::2 widthSet size::4
[02/25 14:48:29   1783s] LayerId::3 widthSet size::4
[02/25 14:48:29   1783s] LayerId::4 widthSet size::4
[02/25 14:48:29   1783s] LayerId::5 widthSet size::4
[02/25 14:48:29   1783s] LayerId::6 widthSet size::4
[02/25 14:48:29   1783s] LayerId::7 widthSet size::4
[02/25 14:48:29   1783s] LayerId::8 widthSet size::4
[02/25 14:48:29   1783s] LayerId::9 widthSet size::4
[02/25 14:48:29   1783s] LayerId::10 widthSet size::3
[02/25 14:48:29   1783s] eee: pegSigSF::1.070000
[02/25 14:48:29   1783s] Initializing multi-corner capacitance tables ... 
[02/25 14:48:29   1783s] Initializing multi-corner resistance tables ...
[02/25 14:48:29   1783s] eee: l::1 avDens::0.110965 usedTrk::4438.587648 availTrk::40000.000000 sigTrk::4438.587648
[02/25 14:48:29   1783s] eee: l::2 avDens::0.157572 usedTrk::5719.847854 availTrk::36300.000000 sigTrk::5719.847854
[02/25 14:48:29   1783s] eee: l::3 avDens::0.152228 usedTrk::5312.766893 availTrk::34900.000000 sigTrk::5312.766893
[02/25 14:48:29   1783s] eee: l::4 avDens::0.039280 usedTrk::481.180000 availTrk::12250.000000 sigTrk::481.180000
[02/25 14:48:29   1783s] eee: l::5 avDens::0.024792 usedTrk::22.312500 availTrk::900.000000 sigTrk::22.312500
[02/25 14:48:29   1783s] eee: l::6 avDens::0.000533 usedTrk::0.080000 availTrk::150.000000 sigTrk::0.080000
[02/25 14:48:29   1783s] eee: l::7 avDens::0.033300 usedTrk::1.665000 availTrk::50.000000 sigTrk::1.665000
[02/25 14:48:29   1783s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:48:29   1783s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:48:29   1783s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:48:29   1783s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.959035 uaWlH=0.033611 aWlH=0.003166 lMod=0 pMax=0.814400 pMod=83 wcR=0.478300 newSi=0.001600 wHLS=1.205680 siPrev=0 viaL=0.000000
[02/25 14:48:30   1783s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2412.0M)
[02/25 14:48:30   1783s] Creating parasitic data file '/tmp/innovus_temp_9687_sig2.eecs.wsu.edu_jtschir1_oS1405/myPMul32_4_9687_aQWWN1.rcdb.d' for storing RC.
[02/25 14:48:30   1783s] Extracted 10.0009% (CPU Time= 0:00:00.7  MEM= 2484.1M)
[02/25 14:48:30   1784s] Extracted 20.0009% (CPU Time= 0:00:00.9  MEM= 2484.1M)
[02/25 14:48:30   1784s] Extracted 30.0009% (CPU Time= 0:00:01.0  MEM= 2484.1M)
[02/25 14:48:30   1784s] Extracted 40.0009% (CPU Time= 0:00:01.2  MEM= 2484.1M)
[02/25 14:48:30   1784s] Extracted 50.0009% (CPU Time= 0:00:01.3  MEM= 2484.1M)
[02/25 14:48:31   1784s] Extracted 60.0009% (CPU Time= 0:00:01.4  MEM= 2484.1M)
[02/25 14:48:31   1784s] Extracted 70.0009% (CPU Time= 0:00:01.5  MEM= 2484.1M)
[02/25 14:48:31   1784s] Extracted 80.0009% (CPU Time= 0:00:01.7  MEM= 2484.1M)
[02/25 14:48:31   1785s] Extracted 90.0009% (CPU Time= 0:00:02.0  MEM= 2484.1M)
[02/25 14:48:32   1785s] Extracted 100% (CPU Time= 0:00:02.5  MEM= 2488.1M)
[02/25 14:48:32   1785s] Number of Extracted Resistors     : 369807
[02/25 14:48:32   1785s] Number of Extracted Ground Cap.   : 403964
[02/25 14:48:32   1785s] Number of Extracted Coupling Cap. : 0
[02/25 14:48:32   1785s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2456.785M)
[02/25 14:48:32   1785s] Opening parasitic data file '/tmp/innovus_temp_9687_sig2.eecs.wsu.edu_jtschir1_oS1405/myPMul32_4_9687_aQWWN1.rcdb.d' for reading (mem: 2456.785M)
[02/25 14:48:32   1785s] processing rcdb (/tmp/innovus_temp_9687_sig2.eecs.wsu.edu_jtschir1_oS1405/myPMul32_4_9687_aQWWN1.rcdb.d) for hinst (top) of cell (myPMul32_4);
[02/25 14:48:33   1786s] Closing parasitic data file '/tmp/innovus_temp_9687_sig2.eecs.wsu.edu_jtschir1_oS1405/myPMul32_4_9687_aQWWN1.rcdb.d': 0 access done (mem: 2456.785M)
[02/25 14:48:33   1786s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:01.0, current mem=2456.785M)
[02/25 14:48:33   1786s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.0  Real Time: 0:00:04.0  MEM: 2456.785M)
[02/25 14:48:33   1786s] Starting delay calculation for Setup views
[02/25 14:48:33   1787s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/25 14:48:33   1787s] #################################################################################
[02/25 14:48:33   1787s] # Design Stage: PostRoute
[02/25 14:48:33   1787s] # Design Name: myPMul32_4
[02/25 14:48:33   1787s] # Design Mode: 90nm
[02/25 14:48:33   1787s] # Analysis Mode: MMMC Non-OCV 
[02/25 14:48:33   1787s] # Parasitics Mode: SPEF/RCDB 
[02/25 14:48:33   1787s] # Signoff Settings: SI Off 
[02/25 14:48:33   1787s] #################################################################################
[02/25 14:48:34   1788s] Calculate delays in Single mode...
[02/25 14:48:34   1788s] Topological Sorting (REAL = 0:00:00.0, MEM = 2454.8M, InitMEM = 2454.8M)
[02/25 14:48:34   1788s] Start delay calculation (fullDC) (1 T). (MEM=2454.79)
[02/25 14:48:34   1788s] 
[02/25 14:48:34   1788s] Trim Metal Layers:
[02/25 14:48:34   1788s] LayerId::1 widthSet size::4
[02/25 14:48:34   1788s] LayerId::2 widthSet size::4
[02/25 14:48:34   1788s] LayerId::3 widthSet size::4
[02/25 14:48:34   1788s] LayerId::4 widthSet size::4
[02/25 14:48:34   1788s] LayerId::5 widthSet size::4
[02/25 14:48:34   1788s] LayerId::6 widthSet size::4
[02/25 14:48:34   1788s] LayerId::7 widthSet size::4
[02/25 14:48:34   1788s] LayerId::8 widthSet size::4
[02/25 14:48:34   1788s] LayerId::9 widthSet size::4
[02/25 14:48:34   1788s] LayerId::10 widthSet size::3
[02/25 14:48:34   1788s] eee: pegSigSF::1.070000
[02/25 14:48:34   1788s] Initializing multi-corner capacitance tables ... 
[02/25 14:48:34   1788s] Initializing multi-corner resistance tables ...
[02/25 14:48:34   1788s] eee: l::1 avDens::0.110965 usedTrk::4438.587648 availTrk::40000.000000 sigTrk::4438.587648
[02/25 14:48:34   1788s] eee: l::2 avDens::0.157572 usedTrk::5719.847854 availTrk::36300.000000 sigTrk::5719.847854
[02/25 14:48:34   1788s] eee: l::3 avDens::0.152228 usedTrk::5312.766893 availTrk::34900.000000 sigTrk::5312.766893
[02/25 14:48:34   1788s] eee: l::4 avDens::0.039280 usedTrk::481.180000 availTrk::12250.000000 sigTrk::481.180000
[02/25 14:48:34   1788s] eee: l::5 avDens::0.024792 usedTrk::22.312500 availTrk::900.000000 sigTrk::22.312500
[02/25 14:48:34   1788s] eee: l::6 avDens::0.000533 usedTrk::0.080000 availTrk::150.000000 sigTrk::0.080000
[02/25 14:48:34   1788s] eee: l::7 avDens::0.033300 usedTrk::1.665000 availTrk::50.000000 sigTrk::1.665000
[02/25 14:48:34   1788s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:48:34   1788s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:48:34   1788s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/25 14:48:34   1788s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.959035 uaWlH=0.033611 aWlH=0.003166 lMod=0 pMax=0.814400 pMod=83 wcR=0.478300 newSi=0.001600 wHLS=1.205680 siPrev=0 viaL=0.000000
[02/25 14:48:35   1788s] End AAE Lib Interpolated Model. (MEM=2466.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/25 14:48:35   1788s] Opening parasitic data file '/tmp/innovus_temp_9687_sig2.eecs.wsu.edu_jtschir1_oS1405/myPMul32_4_9687_aQWWN1.rcdb.d' for reading (mem: 2466.301M)
[02/25 14:48:35   1788s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2466.3M)
[02/25 14:48:41   1795s] Total number of fetched objects 35006
[02/25 14:48:41   1795s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/25 14:48:41   1795s] End delay calculation. (MEM=2481.98 CPU=0:00:06.3 REAL=0:00:06.0)
[02/25 14:48:41   1795s] End delay calculation (fullDC). (MEM=2481.98 CPU=0:00:07.2 REAL=0:00:07.0)
[02/25 14:48:41   1795s] *** CDM Built up (cpu=0:00:08.5  real=0:00:08.0  mem= 2482.0M) ***
[02/25 14:48:42   1796s] *** Done Building Timing Graph (cpu=0:00:09.3 real=0:00:09.0 totSessionCpu=0:29:56 mem=2482.0M)
[02/25 14:48:42   1796s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2482.0M, EPOCH TIME: 1677365322.403748
[02/25 14:48:42   1796s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:42   1796s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:42   1796s] 
[02/25 14:48:42   1796s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:48:42   1796s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:2482.0M, EPOCH TIME: 1677365322.422413
[02/25 14:48:42   1796s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:48:42   1796s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:42   1796s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.024  |  0.024  |  6.353  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   384   |   256   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2497.2M, EPOCH TIME: 1677365322.994934
[02/25 14:48:42   1796s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:42   1796s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:43   1796s] 
[02/25 14:48:43   1796s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:48:43   1796s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:2497.2M, EPOCH TIME: 1677365323.012706
[02/25 14:48:43   1796s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:48:43   1796s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:43   1796s] Density: 64.529%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:58, real = 0:00:58, mem = 1957.8M, totSessionCpu=0:29:57 **
[02/25 14:48:43   1796s] Executing marking Critical Nets1
[02/25 14:48:43   1796s] **INFO: flowCheckPoint #6 OptimizationRecovery
[02/25 14:48:43   1796s] *** Timing Is met
[02/25 14:48:43   1796s] *** Check timing (0:00:00.0)
[02/25 14:48:43   1796s] **INFO: flowCheckPoint #7 FinalSummary
[02/25 14:48:43   1796s] Reported timing to dir ./timingReports
[02/25 14:48:43   1796s] **optDesign ... cpu = 0:00:58, real = 0:00:58, mem = 1956.1M, totSessionCpu=0:29:57 **
[02/25 14:48:43   1796s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2417.3M, EPOCH TIME: 1677365323.131005
[02/25 14:48:43   1796s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:43   1796s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:43   1796s] 
[02/25 14:48:43   1796s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:48:43   1796s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.018, MEM:2417.3M, EPOCH TIME: 1677365323.148553
[02/25 14:48:43   1796s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:48:43   1796s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:47   1799s] 
------------------------------------------------------------------
     optDesign Final Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.024  |  0.024  |  6.353  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   384   |   256   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2417.4M, EPOCH TIME: 1677365327.747173
[02/25 14:48:47   1799s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:47   1799s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:47   1799s] 
[02/25 14:48:47   1799s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:48:47   1799s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:2417.4M, EPOCH TIME: 1677365327.763482
[02/25 14:48:47   1799s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:48:47   1799s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:47   1799s] Density: 64.529%
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2417.4M, EPOCH TIME: 1677365327.800598
[02/25 14:48:47   1799s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:47   1799s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:47   1799s] 
[02/25 14:48:47   1799s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:48:47   1799s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.016, MEM:2417.4M, EPOCH TIME: 1677365327.816756
[02/25 14:48:47   1799s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:48:47   1799s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:47   1799s] **optDesign ... cpu = 0:01:00, real = 0:01:02, mem = 1956.9M, totSessionCpu=0:29:59 **
[02/25 14:48:47   1799s] *** Finished optDesign ***
[02/25 14:48:47   1799s] Deleting Lib Analyzer.
[02/25 14:48:47   1799s] Info: Destroy the CCOpt slew target map.
[02/25 14:48:47   1799s] clean pInstBBox. size 0
[02/25 14:48:47   1799s] All LLGs are deleted
[02/25 14:48:47   1799s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:47   1799s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:48:47   1799s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2417.4M, EPOCH TIME: 1677365327.909933
[02/25 14:48:47   1799s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2417.4M, EPOCH TIME: 1677365327.910182
[02/25 14:48:47   1799s] Info: pop threads available for lower-level modules during optimization.
[02/25 14:48:47   1799s] *** optDesign #2 [finish] : cpu/real = 0:01:00.1/0:01:01.9 (1.0), totSession cpu/real = 0:29:59.3/1:14:29.9 (0.4), mem = 2417.4M
[02/25 14:48:47   1799s] 
[02/25 14:48:47   1799s] =============================================================================================
[02/25 14:48:47   1799s]  Final TAT Report : optDesign #2                                                21.15-s110_1
[02/25 14:48:47   1799s] =============================================================================================
[02/25 14:48:47   1799s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:48:47   1799s] ---------------------------------------------------------------------------------------------
[02/25 14:48:47   1799s] [ InitOpt                ]      1   0:00:01.5  (   2.4 % )     0:00:02.9 /  0:00:02.9    1.0
[02/25 14:48:47   1799s] [ DrvOpt                 ]      1   0:00:02.2  (   3.6 % )     0:00:02.2 /  0:00:02.2    1.0
[02/25 14:48:47   1799s] [ ViewPruning            ]     14   0:00:00.7  (   1.1 % )     0:00:00.7 /  0:00:00.7    1.0
[02/25 14:48:47   1799s] [ LayerAssignment        ]      2   0:00:00.5  (   0.9 % )     0:00:00.6 /  0:00:00.6    1.0
[02/25 14:48:47   1799s] [ BuildHoldData          ]      1   0:00:03.1  (   5.0 % )     0:00:19.8 /  0:00:19.8    1.0
[02/25 14:48:47   1799s] [ OptSummaryReport       ]      5   0:00:00.7  (   1.1 % )     0:00:07.3 /  0:00:04.9    0.7
[02/25 14:48:47   1799s] [ DrvReport              ]      8   0:00:06.5  (  10.5 % )     0:00:06.5 /  0:00:04.2    0.6
[02/25 14:48:47   1799s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[02/25 14:48:47   1799s] [ CheckPlace             ]      1   0:00:00.6  (   0.9 % )     0:00:00.6 /  0:00:00.6    1.0
[02/25 14:48:47   1799s] [ ClockDrv               ]      1   0:00:01.6  (   2.6 % )     0:00:01.6 /  0:00:01.6    1.0
[02/25 14:48:47   1799s] [ EcoRoute               ]      1   0:00:08.4  (  13.5 % )     0:00:08.4 /  0:00:08.4    1.0
[02/25 14:48:47   1799s] [ ExtractRC              ]      2   0:00:07.8  (  12.7 % )     0:00:07.8 /  0:00:08.3    1.1
[02/25 14:48:47   1799s] [ TimingUpdate           ]     16   0:00:04.2  (   6.8 % )     0:00:26.7 /  0:00:26.9    1.0
[02/25 14:48:47   1799s] [ FullDelayCalc          ]      3   0:00:22.5  (  36.4 % )     0:00:22.5 /  0:00:22.7    1.0
[02/25 14:48:47   1799s] [ TimingReport           ]      5   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.3    1.0
[02/25 14:48:47   1799s] [ GenerateReports        ]      1   0:00:00.7  (   1.1 % )     0:00:00.7 /  0:00:00.7    1.0
[02/25 14:48:47   1799s] [ MISC                   ]          0:00:00.5  (   0.8 % )     0:00:00.5 /  0:00:00.5    0.9
[02/25 14:48:47   1799s] ---------------------------------------------------------------------------------------------
[02/25 14:48:47   1799s]  optDesign #2 TOTAL                 0:01:01.9  ( 100.0 % )     0:01:01.9 /  0:01:00.1    1.0
[02/25 14:48:47   1799s] ---------------------------------------------------------------------------------------------
[02/25 14:48:47   1799s] 
[02/25 14:48:47   1799s] 
[02/25 14:48:47   1799s] TimeStamp Deleting Cell Server Begin ...
[02/25 14:48:47   1799s] 
[02/25 14:48:47   1799s] TimeStamp Deleting Cell Server End ...
[02/25 14:50:26   1814s] <CMD> report_power
[02/25 14:50:26   1814s] env CDS_WORKAREA is set to /net/ugrads/jtschir1/pvt/ee434/lab3
[02/25 14:50:27   1815s] 
[02/25 14:50:27   1815s] Begin Power Analysis
[02/25 14:50:27   1815s] 
[02/25 14:50:27   1815s]              0V	    VSS
[02/25 14:50:27   1815s]            1.1V	    VDD
[02/25 14:50:27   1815s] Begin Processing Timing Library for Power Calculation
[02/25 14:50:27   1815s] 
[02/25 14:50:27   1815s] Begin Processing Timing Library for Power Calculation
[02/25 14:50:27   1815s] 
[02/25 14:50:27   1815s] 
[02/25 14:50:27   1815s] 
[02/25 14:50:27   1815s] Begin Processing Power Net/Grid for Power Calculation
[02/25 14:50:27   1815s] 
[02/25 14:50:27   1815s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1957.16MB/3887.47MB/2030.83MB)
[02/25 14:50:27   1815s] 
[02/25 14:50:27   1815s] Begin Processing Timing Window Data for Power Calculation
[02/25 14:50:27   1815s] 
[02/25 14:50:27   1815s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1957.16MB/3887.47MB/2030.83MB)
[02/25 14:50:27   1815s] 
[02/25 14:50:27   1815s] Begin Processing User Attributes
[02/25 14:50:27   1815s] 
[02/25 14:50:27   1815s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1957.16MB/3887.47MB/2030.83MB)
[02/25 14:50:27   1815s] 
[02/25 14:50:27   1815s] Begin Processing Signal Activity
[02/25 14:50:27   1815s] 
[02/25 14:50:29   1816s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=1957.83MB/3887.47MB/2030.83MB)
[02/25 14:50:29   1816s] 
[02/25 14:50:29   1816s] Begin Power Computation
[02/25 14:50:29   1816s] 
[02/25 14:50:29   1816s]       ----------------------------------------------------------
[02/25 14:50:29   1816s]       # of cell(s) missing both power/leakage table: 0
[02/25 14:50:29   1816s]       # of cell(s) missing power table: 0
[02/25 14:50:29   1816s]       # of cell(s) missing leakage table: 0
[02/25 14:50:29   1816s]       ----------------------------------------------------------
[02/25 14:50:29   1816s] 
[02/25 14:50:29   1816s] 
[02/25 14:50:32   1820s]       # of MSMV cell(s) missing power_level: 0
[02/25 14:50:32   1820s] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1957.83MB/3887.47MB/2030.83MB)
[02/25 14:50:32   1820s] 
[02/25 14:50:32   1820s] Begin Processing User Attributes
[02/25 14:50:32   1820s] 
[02/25 14:50:32   1820s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1957.83MB/3887.47MB/2030.83MB)
[02/25 14:50:32   1820s] 
[02/25 14:50:32   1820s] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=1957.83MB/3887.47MB/2030.83MB)
[02/25 14:50:32   1820s] 
[02/25 14:50:32   1820s] *



[02/25 14:50:32   1820s] Total Power
[02/25 14:50:32   1820s] -----------------------------------------------------------------------------------------
[02/25 14:50:32   1820s] Total Internal Power:       14.66360932 	   50.9214%
[02/25 14:50:32   1820s] Total Switching Power:      13.20615576 	   45.8602%
[02/25 14:50:32   1820s] Total Leakage Power:         0.92681227 	    3.2185%
[02/25 14:50:32   1820s] Total Power:                28.79657736
[02/25 14:50:32   1820s] -----------------------------------------------------------------------------------------
[02/25 14:50:32   1820s] Processing average sequential pin duty cycle 
[02/25 14:50:32   1820s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/25 14:50:32   1820s] 
[02/25 14:50:32   1820s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/25 14:50:32   1820s] Summary for sequential cells identification: 
[02/25 14:50:32   1820s]   Identified SBFF number: 16
[02/25 14:50:32   1820s]   Identified MBFF number: 0
[02/25 14:50:32   1820s]   Identified SB Latch number: 0
[02/25 14:50:32   1820s]   Identified MB Latch number: 0
[02/25 14:50:32   1820s]   Not identified SBFF number: 0
[02/25 14:50:32   1820s]   Not identified MBFF number: 0
[02/25 14:50:32   1820s]   Not identified SB Latch number: 0
[02/25 14:50:32   1820s]   Not identified MB Latch number: 0
[02/25 14:50:32   1820s]   Number of sequential cells which are not FFs: 13
[02/25 14:50:32   1820s]  Visiting view : VView1
[02/25 14:50:32   1820s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/25 14:50:32   1820s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/25 14:50:32   1820s]  Visiting view : VView1
[02/25 14:50:32   1820s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[02/25 14:50:32   1820s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[02/25 14:50:32   1820s] TLC MultiMap info (StdDelay):
[02/25 14:50:32   1820s]   : VDCCorner + VTLib + 1 + no RcCorner := 9.5ps
[02/25 14:50:32   1820s]   : VDCCorner + VTLib + 1 + VRCCorner := 10.1ps
[02/25 14:50:32   1820s]  Setting StdDelay to: 10.1ps
[02/25 14:50:32   1820s] 
[02/25 14:50:32   1820s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/25 14:51:21   1828s] <CMD> timeDesign -postRoute
[02/25 14:51:21   1828s] *** timeDesign #5 [begin] : totSession cpu/real = 0:30:28.5/1:17:03.6 (0.4), mem = 2417.4M
[02/25 14:51:21   1828s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[02/25 14:51:21   1828s] Effort level <high> specified for reg2reg path_group
[02/25 14:51:22   1829s] All LLGs are deleted
[02/25 14:51:22   1829s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:51:22   1829s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:51:22   1829s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2414.4M, EPOCH TIME: 1677365482.146455
[02/25 14:51:22   1829s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2414.4M, EPOCH TIME: 1677365482.146700
[02/25 14:51:22   1829s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2414.4M, EPOCH TIME: 1677365482.156889
[02/25 14:51:22   1829s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:51:22   1829s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:51:22   1829s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2414.4M, EPOCH TIME: 1677365482.157364
[02/25 14:51:22   1829s] Max number of tech site patterns supported in site array is 256.
[02/25 14:51:22   1829s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:51:22   1829s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2414.4M, EPOCH TIME: 1677365482.163345
[02/25 14:51:22   1829s] After signature check, allow fast init is true, keep pre-filter is true.
[02/25 14:51:22   1829s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/25 14:51:22   1829s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:2414.4M, EPOCH TIME: 1677365482.166804
[02/25 14:51:22   1829s] Fast DP-INIT is on for default
[02/25 14:51:22   1829s] Atter site array init, number of instance map data is 0.
[02/25 14:51:22   1829s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:2414.4M, EPOCH TIME: 1677365482.173669
[02/25 14:51:22   1829s] 
[02/25 14:51:22   1829s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:51:22   1829s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.023, MEM:2414.4M, EPOCH TIME: 1677365482.179767
[02/25 14:51:22   1829s] All LLGs are deleted
[02/25 14:51:22   1829s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:51:22   1829s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:51:22   1829s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2414.4M, EPOCH TIME: 1677365482.191027
[02/25 14:51:22   1829s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2414.4M, EPOCH TIME: 1677365482.191244
[02/25 14:51:26   1831s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 VView1 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.024  |  0.024  |  6.353  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   384   |   256   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/25 14:51:26   1831s] All LLGs are deleted
[02/25 14:51:26   1831s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:51:26   1831s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:51:26   1831s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2412.6M, EPOCH TIME: 1677365486.814123
[02/25 14:51:26   1831s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2412.6M, EPOCH TIME: 1677365486.814385
[02/25 14:51:26   1831s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2412.6M, EPOCH TIME: 1677365486.824703
[02/25 14:51:26   1831s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:51:26   1831s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:51:26   1831s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2412.6M, EPOCH TIME: 1677365486.825144
[02/25 14:51:26   1831s] Max number of tech site patterns supported in site array is 256.
[02/25 14:51:26   1831s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:51:26   1831s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2412.6M, EPOCH TIME: 1677365486.831137
[02/25 14:51:26   1831s] After signature check, allow fast init is true, keep pre-filter is true.
[02/25 14:51:26   1831s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/25 14:51:26   1831s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.003, MEM:2412.6M, EPOCH TIME: 1677365486.834417
[02/25 14:51:26   1831s] Fast DP-INIT is on for default
[02/25 14:51:26   1831s] Atter site array init, number of instance map data is 0.
[02/25 14:51:26   1831s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:2412.6M, EPOCH TIME: 1677365486.841660
[02/25 14:51:26   1831s] 
[02/25 14:51:26   1831s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:51:26   1831s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.023, MEM:2412.6M, EPOCH TIME: 1677365486.847847
[02/25 14:51:26   1831s] All LLGs are deleted
[02/25 14:51:26   1831s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:51:26   1831s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:51:26   1831s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2412.6M, EPOCH TIME: 1677365486.862691
[02/25 14:51:26   1831s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2412.6M, EPOCH TIME: 1677365486.862964
[02/25 14:51:26   1831s] Density: 64.529%
------------------------------------------------------------------
All LLGs are deleted
[02/25 14:51:26   1831s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:51:26   1831s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:51:26   1831s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2412.6M, EPOCH TIME: 1677365486.880470
[02/25 14:51:26   1831s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2412.6M, EPOCH TIME: 1677365486.880756
[02/25 14:51:26   1831s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2412.6M, EPOCH TIME: 1677365486.890960
[02/25 14:51:26   1831s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:51:26   1831s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:51:26   1831s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2412.6M, EPOCH TIME: 1677365486.891375
[02/25 14:51:26   1831s] Max number of tech site patterns supported in site array is 256.
[02/25 14:51:26   1831s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/25 14:51:26   1831s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2412.6M, EPOCH TIME: 1677365486.897567
[02/25 14:51:26   1831s] After signature check, allow fast init is true, keep pre-filter is true.
[02/25 14:51:26   1831s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/25 14:51:26   1831s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:2412.6M, EPOCH TIME: 1677365486.900853
[02/25 14:51:26   1831s] Fast DP-INIT is on for default
[02/25 14:51:26   1831s] Atter site array init, number of instance map data is 0.
[02/25 14:51:26   1831s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2412.6M, EPOCH TIME: 1677365486.908074
[02/25 14:51:26   1831s] 
[02/25 14:51:26   1831s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[02/25 14:51:26   1831s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.023, MEM:2412.6M, EPOCH TIME: 1677365486.914192
[02/25 14:51:26   1831s] All LLGs are deleted
[02/25 14:51:26   1831s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[02/25 14:51:26   1831s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/25 14:51:26   1831s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2412.6M, EPOCH TIME: 1677365486.926457
[02/25 14:51:26   1831s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2412.6M, EPOCH TIME: 1677365486.926714
[02/25 14:51:26   1831s] Reported timing to dir ./timingReports
[02/25 14:51:26   1831s] Total CPU time: 3.08 sec
[02/25 14:51:26   1831s] Total Real time: 5.0 sec
[02/25 14:51:26   1831s] Total Memory Usage: 2412.574219 Mbytes
[02/25 14:51:26   1831s] Info: pop threads available for lower-level modules during optimization.
[02/25 14:51:26   1831s] *** timeDesign #5 [finish] : cpu/real = 0:00:03.1/0:00:05.4 (0.6), totSession cpu/real = 0:30:31.5/1:17:09.0 (0.4), mem = 2412.6M
[02/25 14:51:26   1831s] 
[02/25 14:51:26   1831s] =============================================================================================
[02/25 14:51:26   1831s]  Final TAT Report : timeDesign #5                                               21.15-s110_1
[02/25 14:51:26   1831s] =============================================================================================
[02/25 14:51:26   1831s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/25 14:51:26   1831s] ---------------------------------------------------------------------------------------------
[02/25 14:51:26   1831s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/25 14:51:26   1831s] [ OptSummaryReport       ]      1   0:00:00.2  (   3.8 % )     0:00:04.8 /  0:00:02.4    0.5
[02/25 14:51:26   1831s] [ DrvReport              ]      1   0:00:03.4  (  62.4 % )     0:00:03.4 /  0:00:01.0    0.3
[02/25 14:51:26   1831s] [ TimingUpdate           ]      1   0:00:00.5  (   8.8 % )     0:00:00.5 /  0:00:00.5    1.0
[02/25 14:51:26   1831s] [ TimingReport           ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[02/25 14:51:26   1831s] [ GenerateReports        ]      1   0:00:00.7  (  12.6 % )     0:00:00.7 /  0:00:00.7    1.0
[02/25 14:51:26   1831s] [ MISC                   ]          0:00:00.6  (  11.6 % )     0:00:00.6 /  0:00:00.6    1.0
[02/25 14:51:26   1831s] ---------------------------------------------------------------------------------------------
[02/25 14:51:26   1831s]  timeDesign #5 TOTAL                0:00:05.4  ( 100.0 % )     0:00:05.4 /  0:00:03.1    0.6
[02/25 14:51:26   1831s] ---------------------------------------------------------------------------------------------
[02/25 14:51:26   1831s] 
[02/25 14:54:32   1858s] <CMD> getMultiCpuUsage -localCpu
[02/25 14:54:32   1858s] <CMD> get_verify_drc_mode -disable_rules -quiet
[02/25 14:54:32   1858s] <CMD> get_verify_drc_mode -quiet -area
[02/25 14:54:32   1858s] <CMD> get_verify_drc_mode -quiet -layer_range
[02/25 14:54:32   1858s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[02/25 14:54:32   1858s] <CMD> get_verify_drc_mode -check_only -quiet
[02/25 14:54:32   1858s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[02/25 14:54:32   1858s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[02/25 14:54:32   1858s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[02/25 14:54:32   1858s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[02/25 14:54:32   1858s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[02/25 14:54:32   1858s] <CMD> get_verify_drc_mode -limit -quiet
[02/25 14:55:17   1863s] <CMD> saveDesign lab3_08_postrouteopt.enc
[02/25 14:55:17   1863s] The in-memory database contained RC information but was not saved. To save 
[02/25 14:55:17   1863s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[02/25 14:55:17   1863s] so it should only be saved when it is really desired.
[02/25 14:55:17   1863s] % Begin save design ... (date=02/25 14:55:17, mem=1952.5M)
[02/25 14:55:18   1863s] % Begin Save ccopt configuration ... (date=02/25 14:55:17, mem=1952.5M)
[02/25 14:55:18   1863s] % End Save ccopt configuration ... (date=02/25 14:55:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1952.9M, current mem=1952.9M)
[02/25 14:55:18   1863s] % Begin Save netlist data ... (date=02/25 14:55:18, mem=1952.9M)
[02/25 14:55:18   1863s] Writing Binary DB to lab3_08_postrouteopt.enc.dat/myPMul32_4.v.bin in single-threaded mode...
[02/25 14:55:18   1864s] % End Save netlist data ... (date=02/25 14:55:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1952.9M, current mem=1952.9M)
[02/25 14:55:18   1864s] **DIAG[/icd/cm_t1nb_002/INNOVUS211/Rel/21.15/main/lnx86_64_opt/21.15-s110_1/fe/src/db/logical/dbCell.c:3071:initSaveDesignSymbolTable]: Assert "!m_topCellData->saveDesignSymbolTable"
[02/25 14:55:18   1864s] Saving symbol-table file ...
[02/25 14:55:18   1864s] Saving congestion map file lab3_08_postrouteopt.enc.dat/myPMul32_4.route.congmap.gz ...
[02/25 14:55:19   1864s] % Begin Save AAE data ... (date=02/25 14:55:19, mem=1952.9M)
[02/25 14:55:19   1864s] Saving AAE Data ...
[02/25 14:55:19   1864s] % End Save AAE data ... (date=02/25 14:55:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=1952.9M, current mem=1952.9M)
[02/25 14:55:19   1864s] Saving preference file lab3_08_postrouteopt.enc.dat/gui.pref.tcl ...
[02/25 14:55:19   1864s] Saving mode setting ...
[02/25 14:55:19   1864s] Saving global file ...
[02/25 14:55:19   1864s] % Begin Save floorplan data ... (date=02/25 14:55:19, mem=1952.9M)
[02/25 14:55:19   1864s] Saving floorplan file ...
[02/25 14:55:19   1864s] Convert 0 swires and 0 svias from compressed groups
[02/25 14:55:20   1864s] % End Save floorplan data ... (date=02/25 14:55:20, total cpu=0:00:00.1, real=0:00:01.0, peak res=1952.9M, current mem=1952.9M)
[02/25 14:55:20   1864s] Saving PG file lab3_08_postrouteopt.enc.dat/myPMul32_4.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Sat Feb 25 14:55:20 2023)
[02/25 14:55:20   1864s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2412.2M) ***
[02/25 14:55:20   1864s] Saving Drc markers ...
[02/25 14:55:20   1864s] ... 4 markers are saved ...
[02/25 14:55:20   1864s] ... 4 geometry drc markers are saved ...
[02/25 14:55:20   1864s] ... 0 antenna drc markers are saved ...
[02/25 14:55:20   1864s] % Begin Save placement data ... (date=02/25 14:55:20, mem=1952.9M)
[02/25 14:55:20   1864s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/25 14:55:21   1864s] Save Adaptive View Pruning View Names to Binary file
[02/25 14:55:21   1864s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:01.0 mem=2415.2M) ***
[02/25 14:55:21   1864s] % End Save placement data ... (date=02/25 14:55:21, total cpu=0:00:00.1, real=0:00:01.0, peak res=1952.9M, current mem=1952.9M)
[02/25 14:55:21   1864s] % Begin Save routing data ... (date=02/25 14:55:21, mem=1952.9M)
[02/25 14:55:21   1864s] Saving route file ...
[02/25 14:55:21   1864s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=2412.2M) ***
[02/25 14:55:21   1864s] % End Save routing data ... (date=02/25 14:55:21, total cpu=0:00:00.4, real=0:00:00.0, peak res=1952.9M, current mem=1952.9M)
[02/25 14:55:21   1864s] Saving property file lab3_08_postrouteopt.enc.dat/myPMul32_4.prop
[02/25 14:55:21   1864s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2415.2M) ***
[02/25 14:55:22   1865s] #Saving pin access data to file lab3_08_postrouteopt.enc.dat/myPMul32_4.apa ...
[02/25 14:55:22   1865s] #
[02/25 14:55:22   1865s] % Begin Save power constraints data ... (date=02/25 14:55:22, mem=1952.9M)
[02/25 14:55:22   1865s] % End Save power constraints data ... (date=02/25 14:55:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1952.9M, current mem=1952.9M)
[02/25 14:55:23   1865s] Generated self-contained design lab3_08_postrouteopt.enc.dat
[02/25 14:55:23   1865s] % End save design ... (date=02/25 14:55:23, total cpu=0:00:01.8, real=0:00:06.0, peak res=1953.1M, current mem=1953.1M)
[02/25 14:55:23   1865s] *** Message Summary: 0 warning(s), 0 error(s)
[02/25 14:55:23   1865s] 
[02/25 14:55:41   1865s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report myPMul32_4.drc.rpt -limit 1000
[02/25 14:55:41   1865s] <CMD> verify_drc
[02/25 14:55:41   1865s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[02/25 14:55:41   1865s] #-check_same_via_cell true               # bool, default=false, user setting
[02/25 14:55:41   1865s] #-report myPMul32_4.drc.rpt              # string, default="", user setting
[02/25 14:55:41   1865s]  *** Starting Verify DRC (MEM: 2417.3) ***
[02/25 14:55:41   1865s] 
[02/25 14:55:41   1865s]   VERIFY DRC ...... Starting Verification
[02/25 14:55:41   1865s]   VERIFY DRC ...... Initializing
[02/25 14:55:41   1865s]   VERIFY DRC ...... Deleting Existing Violations
[02/25 14:55:41   1865s]   VERIFY DRC ...... Creating Sub-Areas
[02/25 14:55:41   1865s]   VERIFY DRC ...... Using new threading
[02/25 14:55:41   1865s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 55.080 54.000} 1 of 25
[02/25 14:55:41   1865s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[02/25 14:55:41   1865s]   VERIFY DRC ...... Sub-Area: {55.080 0.000 110.160 54.000} 2 of 25
[02/25 14:55:41   1866s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[02/25 14:55:41   1866s]   VERIFY DRC ...... Sub-Area: {110.160 0.000 165.240 54.000} 3 of 25
[02/25 14:55:41   1866s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[02/25 14:55:41   1866s]   VERIFY DRC ...... Sub-Area: {165.240 0.000 220.320 54.000} 4 of 25
[02/25 14:55:42   1866s]   VERIFY DRC ...... Sub-Area : 4 complete 2 Viols.
[02/25 14:55:42   1866s]   VERIFY DRC ...... Sub-Area: {220.320 0.000 272.160 54.000} 5 of 25
[02/25 14:55:42   1866s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[02/25 14:55:42   1866s]   VERIFY DRC ...... Sub-Area: {0.000 54.000 55.080 108.000} 6 of 25
[02/25 14:55:42   1867s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[02/25 14:55:42   1867s]   VERIFY DRC ...... Sub-Area: {55.080 54.000 110.160 108.000} 7 of 25
[02/25 14:55:42   1867s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[02/25 14:55:42   1867s]   VERIFY DRC ...... Sub-Area: {110.160 54.000 165.240 108.000} 8 of 25
[02/25 14:55:43   1867s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[02/25 14:55:43   1867s]   VERIFY DRC ...... Sub-Area: {165.240 54.000 220.320 108.000} 9 of 25
[02/25 14:55:43   1868s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[02/25 14:55:43   1868s]   VERIFY DRC ...... Sub-Area: {220.320 54.000 272.160 108.000} 10 of 25
[02/25 14:55:43   1868s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[02/25 14:55:43   1868s]   VERIFY DRC ...... Sub-Area: {0.000 108.000 55.080 162.000} 11 of 25
[02/25 14:55:44   1868s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[02/25 14:55:44   1868s]   VERIFY DRC ...... Sub-Area: {55.080 108.000 110.160 162.000} 12 of 25
[02/25 14:55:44   1868s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[02/25 14:55:44   1868s]   VERIFY DRC ...... Sub-Area: {110.160 108.000 165.240 162.000} 13 of 25
[02/25 14:55:44   1869s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[02/25 14:55:44   1869s]   VERIFY DRC ...... Sub-Area: {165.240 108.000 220.320 162.000} 14 of 25
[02/25 14:55:45   1869s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[02/25 14:55:45   1869s]   VERIFY DRC ...... Sub-Area: {220.320 108.000 272.160 162.000} 15 of 25
[02/25 14:55:45   1869s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[02/25 14:55:45   1869s]   VERIFY DRC ...... Sub-Area: {0.000 162.000 55.080 216.000} 16 of 25
[02/25 14:55:45   1869s]   VERIFY DRC ...... Sub-Area : 16 complete 2 Viols.
[02/25 14:55:45   1869s]   VERIFY DRC ...... Sub-Area: {55.080 162.000 110.160 216.000} 17 of 25
[02/25 14:55:45   1870s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[02/25 14:55:45   1870s]   VERIFY DRC ...... Sub-Area: {110.160 162.000 165.240 216.000} 18 of 25
[02/25 14:55:45   1870s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[02/25 14:55:45   1870s]   VERIFY DRC ...... Sub-Area: {165.240 162.000 220.320 216.000} 19 of 25
[02/25 14:55:46   1870s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[02/25 14:55:46   1870s]   VERIFY DRC ...... Sub-Area: {220.320 162.000 272.160 216.000} 20 of 25
[02/25 14:55:46   1870s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[02/25 14:55:46   1870s]   VERIFY DRC ...... Sub-Area: {0.000 216.000 55.080 267.680} 21 of 25
[02/25 14:55:46   1870s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[02/25 14:55:46   1870s]   VERIFY DRC ...... Sub-Area: {55.080 216.000 110.160 267.680} 22 of 25
[02/25 14:55:46   1870s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[02/25 14:55:46   1870s]   VERIFY DRC ...... Sub-Area: {110.160 216.000 165.240 267.680} 23 of 25
[02/25 14:55:46   1870s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[02/25 14:55:46   1870s]   VERIFY DRC ...... Sub-Area: {165.240 216.000 220.320 267.680} 24 of 25
[02/25 14:55:46   1870s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[02/25 14:55:46   1870s]   VERIFY DRC ...... Sub-Area: {220.320 216.000 272.160 267.680} 25 of 25
[02/25 14:55:46   1870s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[02/25 14:55:46   1870s] 
[02/25 14:55:46   1870s]   Verification Complete : 4 Viols.
[02/25 14:55:46   1870s] 
[02/25 14:55:46   1870s]  Violation Summary By Layer and Type:
[02/25 14:55:46   1870s] 
[02/25 14:55:46   1870s] 	         MetSpc    Short   Totals
[02/25 14:55:46   1870s] 	metal1        1        0        1
[02/25 14:55:46   1870s] 	metal2        2        1        3
[02/25 14:55:46   1870s] 	Totals        3        1        4
[02/25 14:55:46   1870s] 
[02/25 14:55:46   1870s]  *** End Verify DRC (CPU: 0:00:05.2  ELAPSED TIME: 5.00  MEM: 256.1M) ***
[02/25 14:55:46   1870s] 
[02/25 14:55:46   1870s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[02/25 14:55:46   1870s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report myPMul32_4.drc.rpt -limit 1000
[02/25 14:55:46   1870s] <CMD> verify_drc
[02/25 14:55:46   1870s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[02/25 14:55:46   1870s] #-check_same_via_cell true               # bool, default=false, user setting
[02/25 14:55:46   1870s] #-report myPMul32_4.drc.rpt              # string, default="", user setting
[02/25 14:55:46   1870s]  *** Starting Verify DRC (MEM: 2673.4) ***
[02/25 14:55:46   1870s] 
[02/25 14:55:46   1870s]   VERIFY DRC ...... Starting Verification
[02/25 14:55:46   1870s]   VERIFY DRC ...... Initializing
[02/25 14:55:46   1870s]   VERIFY DRC ...... Deleting Existing Violations
[02/25 14:55:46   1870s]   VERIFY DRC ...... Creating Sub-Areas
[02/25 14:55:46   1870s]   VERIFY DRC ...... Using new threading
[02/25 14:55:46   1870s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 55.080 54.000} 1 of 25
[02/25 14:55:46   1871s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[02/25 14:55:46   1871s]   VERIFY DRC ...... Sub-Area: {55.080 0.000 110.160 54.000} 2 of 25
[02/25 14:55:46   1871s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[02/25 14:55:46   1871s]   VERIFY DRC ...... Sub-Area: {110.160 0.000 165.240 54.000} 3 of 25
[02/25 14:55:47   1871s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[02/25 14:55:47   1871s]   VERIFY DRC ...... Sub-Area: {165.240 0.000 220.320 54.000} 4 of 25
[02/25 14:55:47   1871s]   VERIFY DRC ...... Sub-Area : 4 complete 2 Viols.
[02/25 14:55:47   1871s]   VERIFY DRC ...... Sub-Area: {220.320 0.000 272.160 54.000} 5 of 25
[02/25 14:55:47   1872s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[02/25 14:55:47   1872s]   VERIFY DRC ...... Sub-Area: {0.000 54.000 55.080 108.000} 6 of 25
[02/25 14:55:47   1872s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[02/25 14:55:47   1872s]   VERIFY DRC ...... Sub-Area: {55.080 54.000 110.160 108.000} 7 of 25
[02/25 14:55:48   1872s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[02/25 14:55:48   1872s]   VERIFY DRC ...... Sub-Area: {110.160 54.000 165.240 108.000} 8 of 25
[02/25 14:55:48   1872s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[02/25 14:55:48   1872s]   VERIFY DRC ...... Sub-Area: {165.240 54.000 220.320 108.000} 9 of 25
[02/25 14:55:48   1873s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[02/25 14:55:48   1873s]   VERIFY DRC ...... Sub-Area: {220.320 54.000 272.160 108.000} 10 of 25
[02/25 14:55:49   1873s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[02/25 14:55:49   1873s]   VERIFY DRC ...... Sub-Area: {0.000 108.000 55.080 162.000} 11 of 25
[02/25 14:55:49   1873s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[02/25 14:55:49   1873s]   VERIFY DRC ...... Sub-Area: {55.080 108.000 110.160 162.000} 12 of 25
[02/25 14:55:49   1874s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[02/25 14:55:49   1874s]   VERIFY DRC ...... Sub-Area: {110.160 108.000 165.240 162.000} 13 of 25
[02/25 14:55:50   1874s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[02/25 14:55:50   1874s]   VERIFY DRC ...... Sub-Area: {165.240 108.000 220.320 162.000} 14 of 25
[02/25 14:55:50   1874s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[02/25 14:55:50   1874s]   VERIFY DRC ...... Sub-Area: {220.320 108.000 272.160 162.000} 15 of 25
[02/25 14:55:50   1874s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[02/25 14:55:50   1874s]   VERIFY DRC ...... Sub-Area: {0.000 162.000 55.080 216.000} 16 of 25
[02/25 14:55:50   1874s]   VERIFY DRC ...... Sub-Area : 16 complete 2 Viols.
[02/25 14:55:50   1874s]   VERIFY DRC ...... Sub-Area: {55.080 162.000 110.160 216.000} 17 of 25
[02/25 14:55:50   1875s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[02/25 14:55:50   1875s]   VERIFY DRC ...... Sub-Area: {110.160 162.000 165.240 216.000} 18 of 25
[02/25 14:55:51   1875s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[02/25 14:55:51   1875s]   VERIFY DRC ...... Sub-Area: {165.240 162.000 220.320 216.000} 19 of 25
[02/25 14:55:51   1875s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[02/25 14:55:51   1875s]   VERIFY DRC ...... Sub-Area: {220.320 162.000 272.160 216.000} 20 of 25
[02/25 14:55:51   1875s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[02/25 14:55:51   1875s]   VERIFY DRC ...... Sub-Area: {0.000 216.000 55.080 267.680} 21 of 25
[02/25 14:55:51   1875s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[02/25 14:55:51   1875s]   VERIFY DRC ...... Sub-Area: {55.080 216.000 110.160 267.680} 22 of 25
[02/25 14:55:51   1875s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[02/25 14:55:51   1875s]   VERIFY DRC ...... Sub-Area: {110.160 216.000 165.240 267.680} 23 of 25
[02/25 14:55:51   1876s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[02/25 14:55:51   1876s]   VERIFY DRC ...... Sub-Area: {165.240 216.000 220.320 267.680} 24 of 25
[02/25 14:55:51   1876s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[02/25 14:55:51   1876s]   VERIFY DRC ...... Sub-Area: {220.320 216.000 272.160 267.680} 25 of 25
[02/25 14:55:51   1876s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[02/25 14:55:51   1876s] 
[02/25 14:55:51   1876s]   Verification Complete : 4 Viols.
[02/25 14:55:51   1876s] 
[02/25 14:55:51   1876s]  Violation Summary By Layer and Type:
[02/25 14:55:51   1876s] 
[02/25 14:55:51   1876s] 	         MetSpc    Short   Totals
[02/25 14:55:51   1876s] 	metal1        1        0        1
[02/25 14:55:51   1876s] 	metal2        2        1        3
[02/25 14:55:51   1876s] 	Totals        3        1        4
[02/25 14:55:51   1876s] 
[02/25 14:55:51   1876s]  *** End Verify DRC (CPU: 0:00:05.2  ELAPSED TIME: 5.00  MEM: 0.0M) ***
[02/25 14:55:51   1876s] 
[02/25 14:55:51   1876s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[02/25 14:58:35   1895s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[02/25 14:58:35   1895s] VERIFY_CONNECTIVITY use new engine.
[02/25 14:58:35   1895s] 
[02/25 14:58:35   1895s] ******** Start: VERIFY CONNECTIVITY ********
[02/25 14:58:35   1895s] Start Time: Sat Feb 25 14:58:35 2023
[02/25 14:58:35   1895s] 
[02/25 14:58:35   1895s] Design Name: myPMul32_4
[02/25 14:58:35   1895s] Database Units: 2000
[02/25 14:58:35   1895s] Design Boundary: (0.0000, 0.0000) (272.1600, 267.6800)
[02/25 14:58:35   1895s] Error Limit = 1000; Warning Limit = 50
[02/25 14:58:35   1895s] Check all nets
[02/25 14:58:35   1895s] **** 14:58:35 **** Processed 5000 nets.
[02/25 14:58:35   1895s] **** 14:58:35 **** Processed 10000 nets.
[02/25 14:58:35   1895s] **** 14:58:35 **** Processed 15000 nets.
[02/25 14:58:35   1895s] **** 14:58:35 **** Processed 20000 nets.
[02/25 14:58:36   1895s] **** 14:58:36 **** Processed 25000 nets.
[02/25 14:58:36   1896s] **** 14:58:36 **** Processed 30000 nets.
[02/25 14:58:37   1896s] 
[02/25 14:58:37   1896s] Begin Summary 
[02/25 14:58:37   1896s]   Found no problems or warnings.
[02/25 14:58:37   1896s] End Summary
[02/25 14:58:37   1896s] 
[02/25 14:58:37   1896s] End Time: Sat Feb 25 14:58:37 2023
[02/25 14:58:37   1896s] Time Elapsed: 0:00:02.0
[02/25 14:58:37   1896s] 
[02/25 14:58:37   1896s] ******** End: VERIFY CONNECTIVITY ********
[02/25 14:58:37   1896s]   Verification Complete : 0 Viols.  0 Wrngs.
[02/25 14:58:37   1896s]   (CPU Time: 0:00:01.8  MEM: 0.000M)
[02/25 14:58:37   1896s] 
[02/25 14:58:38   1896s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[02/25 14:58:38   1896s] VERIFY_CONNECTIVITY use new engine.
[02/25 14:58:38   1896s] 
[02/25 14:58:38   1896s] ******** Start: VERIFY CONNECTIVITY ********
[02/25 14:58:38   1896s] Start Time: Sat Feb 25 14:58:38 2023
[02/25 14:58:38   1896s] 
[02/25 14:58:38   1896s] Design Name: myPMul32_4
[02/25 14:58:38   1896s] Database Units: 2000
[02/25 14:58:38   1896s] Design Boundary: (0.0000, 0.0000) (272.1600, 267.6800)
[02/25 14:58:38   1896s] Error Limit = 1000; Warning Limit = 50
[02/25 14:58:38   1896s] Check all nets
[02/25 14:58:38   1897s] **** 14:58:38 **** Processed 5000 nets.
[02/25 14:58:38   1897s] **** 14:58:38 **** Processed 10000 nets.
[02/25 14:58:38   1897s] **** 14:58:38 **** Processed 15000 nets.
[02/25 14:58:39   1897s] **** 14:58:39 **** Processed 20000 nets.
[02/25 14:58:39   1897s] **** 14:58:39 **** Processed 25000 nets.
[02/25 14:58:39   1897s] **** 14:58:39 **** Processed 30000 nets.
[02/25 14:58:40   1898s] 
[02/25 14:58:40   1898s] Begin Summary 
[02/25 14:58:40   1898s]   Found no problems or warnings.
[02/25 14:58:40   1898s] End Summary
[02/25 14:58:40   1898s] 
[02/25 14:58:40   1898s] End Time: Sat Feb 25 14:58:40 2023
[02/25 14:58:40   1898s] Time Elapsed: 0:00:02.0
[02/25 14:58:40   1898s] 
[02/25 14:58:40   1898s] ******** End: VERIFY CONNECTIVITY ********
[02/25 14:58:40   1898s]   Verification Complete : 0 Viols.  0 Wrngs.
[02/25 14:58:40   1898s]   (CPU Time: 0:00:01.8  MEM: 0.000M)
[02/25 14:58:40   1898s] 
[02/25 14:58:46   1898s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[02/25 14:58:46   1898s] VERIFY_CONNECTIVITY use new engine.
[02/25 14:58:46   1898s] 
[02/25 14:58:46   1898s] ******** Start: VERIFY CONNECTIVITY ********
[02/25 14:58:46   1898s] Start Time: Sat Feb 25 14:58:46 2023
[02/25 14:58:46   1898s] 
[02/25 14:58:46   1898s] Design Name: myPMul32_4
[02/25 14:58:46   1898s] Database Units: 2000
[02/25 14:58:46   1898s] Design Boundary: (0.0000, 0.0000) (272.1600, 267.6800)
[02/25 14:58:46   1898s] Error Limit = 1000; Warning Limit = 50
[02/25 14:58:46   1898s] Check all nets
[02/25 14:58:46   1899s] **** 14:58:46 **** Processed 5000 nets.
[02/25 14:58:46   1899s] **** 14:58:46 **** Processed 10000 nets.
[02/25 14:58:47   1899s] **** 14:58:47 **** Processed 15000 nets.
[02/25 14:58:47   1899s] **** 14:58:47 **** Processed 20000 nets.
[02/25 14:58:47   1899s] **** 14:58:47 **** Processed 25000 nets.
[02/25 14:58:47   1899s] **** 14:58:47 **** Processed 30000 nets.
[02/25 14:58:48   1900s] 
[02/25 14:58:48   1900s] Begin Summary 
[02/25 14:58:48   1900s]   Found no problems or warnings.
[02/25 14:58:48   1900s] End Summary
[02/25 14:58:48   1900s] 
[02/25 14:58:48   1900s] End Time: Sat Feb 25 14:58:48 2023
[02/25 14:58:48   1900s] Time Elapsed: 0:00:02.0
[02/25 14:58:48   1900s] 
[02/25 14:58:48   1900s] ******** End: VERIFY CONNECTIVITY ********
[02/25 14:58:48   1900s]   Verification Complete : 0 Viols.  0 Wrngs.
[02/25 14:58:48   1900s]   (CPU Time: 0:00:01.8  MEM: 0.000M)
[02/25 14:58:48   1900s] 
[02/25 15:04:15   1946s] 
[02/25 15:04:15   1946s] *** Memory Usage v#1 (Current mem = 2413.395M, initial mem = 476.039M) ***
[02/25 15:04:15   1946s] 
[02/25 15:04:15   1946s] *** Summary of all messages that are not suppressed in this session:
[02/25 15:04:15   1946s] Severity  ID               Count  Summary                                  
[02/25 15:04:15   1946s] WARNING   IMPEXT-3530         14  The process node is not set. Use the com...
[02/25 15:04:15   1946s] ERROR     IMPSYUTIL-96         1  Cannot open (for %s) %s file: '%s'. The ...
[02/25 15:04:15   1946s] ERROR     IMPSYUTIL-109        1  '%s' is an invalid file name.            
[02/25 15:04:15   1946s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[02/25 15:04:15   1946s] WARNING   IMPSP-105           23  'setPlaceMode -maxRouteLayer' will becom...
[02/25 15:04:15   1946s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[02/25 15:04:15   1946s] WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[02/25 15:04:15   1946s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[02/25 15:04:15   1946s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[02/25 15:04:15   1946s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[02/25 15:04:15   1946s] WARNING   IMPOPT-7139          3  'setExtractRCMode -coupled false' has be...
[02/25 15:04:15   1946s] WARNING   IMPCCOPT-1184        2  The library has no usable balanced %ss f...
[02/25 15:04:15   1946s] WARNING   IMPCCOPT-1261       42  The skew target of %s for %s in %sdelay ...
[02/25 15:04:15   1946s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[02/25 15:04:15   1946s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[02/25 15:04:15   1946s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[02/25 15:04:15   1946s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[02/25 15:04:15   1946s] *** Message Summary: 99 warning(s), 2 error(s)
[02/25 15:04:15   1946s] 
[02/25 15:04:15   1946s] --- Ending "Innovus" (totcpu=0:32:26, real=1:30:44, mem=2413.4M) ---
