
Tester.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002158  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  080022e0  080022e0  000122e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002300  08002300  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08002300  08002300  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002300  08002300  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002300  08002300  00012300  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002304  08002304  00012304  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08002308  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020004  2**0
                  CONTENTS
 10 .bss          0000001c  20000004  20000004  00020004  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000020  20000020  00020004  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 13 .debug_info   00005cb1  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000108e  00000000  00000000  00025ce5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000620  00000000  00000000  00026d78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000588  00000000  00000000  00027398  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b4ab  00000000  00000000  00027920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00004b6f  00000000  00000000  00042dcb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00098871  00000000  00000000  0004793a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000e01ab  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001890  00000000  00000000  000e01fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080022c8 	.word	0x080022c8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	080022c8 	.word	0x080022c8

080001c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__NVIC_GetPriorityGrouping+0x18>)
 80001ce:	68db      	ldr	r3, [r3, #12]
 80001d0:	0a1b      	lsrs	r3, r3, #8
 80001d2:	f003 0307 	and.w	r3, r3, #7
}
 80001d6:	4618      	mov	r0, r3
 80001d8:	46bd      	mov	sp, r7
 80001da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001de:	4770      	bx	lr
 80001e0:	e000ed00 	.word	0xe000ed00

080001e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001e4:	b480      	push	{r7}
 80001e6:	b083      	sub	sp, #12
 80001e8:	af00      	add	r7, sp, #0
 80001ea:	4603      	mov	r3, r0
 80001ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001f2:	2b00      	cmp	r3, #0
 80001f4:	db0b      	blt.n	800020e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001f6:	79fb      	ldrb	r3, [r7, #7]
 80001f8:	f003 021f 	and.w	r2, r3, #31
 80001fc:	4907      	ldr	r1, [pc, #28]	; (800021c <__NVIC_EnableIRQ+0x38>)
 80001fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000202:	095b      	lsrs	r3, r3, #5
 8000204:	2001      	movs	r0, #1
 8000206:	fa00 f202 	lsl.w	r2, r0, r2
 800020a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800020e:	bf00      	nop
 8000210:	370c      	adds	r7, #12
 8000212:	46bd      	mov	sp, r7
 8000214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000218:	4770      	bx	lr
 800021a:	bf00      	nop
 800021c:	e000e100 	.word	0xe000e100

08000220 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000220:	b480      	push	{r7}
 8000222:	b083      	sub	sp, #12
 8000224:	af00      	add	r7, sp, #0
 8000226:	4603      	mov	r3, r0
 8000228:	6039      	str	r1, [r7, #0]
 800022a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800022c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000230:	2b00      	cmp	r3, #0
 8000232:	db0a      	blt.n	800024a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000234:	683b      	ldr	r3, [r7, #0]
 8000236:	b2da      	uxtb	r2, r3
 8000238:	490c      	ldr	r1, [pc, #48]	; (800026c <__NVIC_SetPriority+0x4c>)
 800023a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800023e:	0112      	lsls	r2, r2, #4
 8000240:	b2d2      	uxtb	r2, r2
 8000242:	440b      	add	r3, r1
 8000244:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000248:	e00a      	b.n	8000260 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800024a:	683b      	ldr	r3, [r7, #0]
 800024c:	b2da      	uxtb	r2, r3
 800024e:	4908      	ldr	r1, [pc, #32]	; (8000270 <__NVIC_SetPriority+0x50>)
 8000250:	79fb      	ldrb	r3, [r7, #7]
 8000252:	f003 030f 	and.w	r3, r3, #15
 8000256:	3b04      	subs	r3, #4
 8000258:	0112      	lsls	r2, r2, #4
 800025a:	b2d2      	uxtb	r2, r2
 800025c:	440b      	add	r3, r1
 800025e:	761a      	strb	r2, [r3, #24]
}
 8000260:	bf00      	nop
 8000262:	370c      	adds	r7, #12
 8000264:	46bd      	mov	sp, r7
 8000266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800026a:	4770      	bx	lr
 800026c:	e000e100 	.word	0xe000e100
 8000270:	e000ed00 	.word	0xe000ed00

08000274 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000274:	b480      	push	{r7}
 8000276:	b089      	sub	sp, #36	; 0x24
 8000278:	af00      	add	r7, sp, #0
 800027a:	60f8      	str	r0, [r7, #12]
 800027c:	60b9      	str	r1, [r7, #8]
 800027e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000280:	68fb      	ldr	r3, [r7, #12]
 8000282:	f003 0307 	and.w	r3, r3, #7
 8000286:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000288:	69fb      	ldr	r3, [r7, #28]
 800028a:	f1c3 0307 	rsb	r3, r3, #7
 800028e:	2b04      	cmp	r3, #4
 8000290:	bf28      	it	cs
 8000292:	2304      	movcs	r3, #4
 8000294:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000296:	69fb      	ldr	r3, [r7, #28]
 8000298:	3304      	adds	r3, #4
 800029a:	2b06      	cmp	r3, #6
 800029c:	d902      	bls.n	80002a4 <NVIC_EncodePriority+0x30>
 800029e:	69fb      	ldr	r3, [r7, #28]
 80002a0:	3b03      	subs	r3, #3
 80002a2:	e000      	b.n	80002a6 <NVIC_EncodePriority+0x32>
 80002a4:	2300      	movs	r3, #0
 80002a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002a8:	f04f 32ff 	mov.w	r2, #4294967295
 80002ac:	69bb      	ldr	r3, [r7, #24]
 80002ae:	fa02 f303 	lsl.w	r3, r2, r3
 80002b2:	43da      	mvns	r2, r3
 80002b4:	68bb      	ldr	r3, [r7, #8]
 80002b6:	401a      	ands	r2, r3
 80002b8:	697b      	ldr	r3, [r7, #20]
 80002ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80002bc:	f04f 31ff 	mov.w	r1, #4294967295
 80002c0:	697b      	ldr	r3, [r7, #20]
 80002c2:	fa01 f303 	lsl.w	r3, r1, r3
 80002c6:	43d9      	mvns	r1, r3
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002cc:	4313      	orrs	r3, r2
         );
}
 80002ce:	4618      	mov	r0, r3
 80002d0:	3724      	adds	r7, #36	; 0x24
 80002d2:	46bd      	mov	sp, r7
 80002d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d8:	4770      	bx	lr
	...

080002dc <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80002dc:	b480      	push	{r7}
 80002de:	b085      	sub	sp, #20
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80002e4:	4b08      	ldr	r3, [pc, #32]	; (8000308 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80002e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80002e8:	4907      	ldr	r1, [pc, #28]	; (8000308 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80002ea:	687b      	ldr	r3, [r7, #4]
 80002ec:	4313      	orrs	r3, r2
 80002ee:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80002f0:	4b05      	ldr	r3, [pc, #20]	; (8000308 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80002f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	4013      	ands	r3, r2
 80002f8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80002fa:	68fb      	ldr	r3, [r7, #12]
}
 80002fc:	bf00      	nop
 80002fe:	3714      	adds	r7, #20
 8000300:	46bd      	mov	sp, r7
 8000302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000306:	4770      	bx	lr
 8000308:	40023800 	.word	0x40023800

0800030c <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 800030c:	b480      	push	{r7}
 800030e:	b085      	sub	sp, #20
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]
 8000314:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 8000316:	4a13      	ldr	r2, [pc, #76]	; (8000364 <LL_SYSCFG_SetEXTISource+0x58>)
 8000318:	683b      	ldr	r3, [r7, #0]
 800031a:	b2db      	uxtb	r3, r3
 800031c:	3302      	adds	r3, #2
 800031e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000322:	683b      	ldr	r3, [r7, #0]
 8000324:	0c1b      	lsrs	r3, r3, #16
 8000326:	43db      	mvns	r3, r3
 8000328:	ea02 0103 	and.w	r1, r2, r3
 800032c:	683b      	ldr	r3, [r7, #0]
 800032e:	0c1b      	lsrs	r3, r3, #16
 8000330:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000332:	68fb      	ldr	r3, [r7, #12]
 8000334:	fa93 f3a3 	rbit	r3, r3
 8000338:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800033a:	68bb      	ldr	r3, [r7, #8]
 800033c:	fab3 f383 	clz	r3, r3
 8000340:	b2db      	uxtb	r3, r3
 8000342:	461a      	mov	r2, r3
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	fa03 f202 	lsl.w	r2, r3, r2
 800034a:	4806      	ldr	r0, [pc, #24]	; (8000364 <LL_SYSCFG_SetEXTISource+0x58>)
 800034c:	683b      	ldr	r3, [r7, #0]
 800034e:	b2db      	uxtb	r3, r3
 8000350:	430a      	orrs	r2, r1
 8000352:	3302      	adds	r3, #2
 8000354:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000358:	bf00      	nop
 800035a:	3714      	adds	r7, #20
 800035c:	46bd      	mov	sp, r7
 800035e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000362:	4770      	bx	lr
 8000364:	40013800 	.word	0x40013800

08000368 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000368:	b480      	push	{r7}
 800036a:	b089      	sub	sp, #36	; 0x24
 800036c:	af00      	add	r7, sp, #0
 800036e:	60f8      	str	r0, [r7, #12]
 8000370:	60b9      	str	r1, [r7, #8]
 8000372:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000374:	68fb      	ldr	r3, [r7, #12]
 8000376:	681a      	ldr	r2, [r3, #0]
 8000378:	68bb      	ldr	r3, [r7, #8]
 800037a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800037c:	697b      	ldr	r3, [r7, #20]
 800037e:	fa93 f3a3 	rbit	r3, r3
 8000382:	613b      	str	r3, [r7, #16]
  return result;
 8000384:	693b      	ldr	r3, [r7, #16]
 8000386:	fab3 f383 	clz	r3, r3
 800038a:	b2db      	uxtb	r3, r3
 800038c:	005b      	lsls	r3, r3, #1
 800038e:	2103      	movs	r1, #3
 8000390:	fa01 f303 	lsl.w	r3, r1, r3
 8000394:	43db      	mvns	r3, r3
 8000396:	401a      	ands	r2, r3
 8000398:	68bb      	ldr	r3, [r7, #8]
 800039a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800039c:	69fb      	ldr	r3, [r7, #28]
 800039e:	fa93 f3a3 	rbit	r3, r3
 80003a2:	61bb      	str	r3, [r7, #24]
  return result;
 80003a4:	69bb      	ldr	r3, [r7, #24]
 80003a6:	fab3 f383 	clz	r3, r3
 80003aa:	b2db      	uxtb	r3, r3
 80003ac:	005b      	lsls	r3, r3, #1
 80003ae:	6879      	ldr	r1, [r7, #4]
 80003b0:	fa01 f303 	lsl.w	r3, r1, r3
 80003b4:	431a      	orrs	r2, r3
 80003b6:	68fb      	ldr	r3, [r7, #12]
 80003b8:	601a      	str	r2, [r3, #0]
}
 80003ba:	bf00      	nop
 80003bc:	3724      	adds	r7, #36	; 0x24
 80003be:	46bd      	mov	sp, r7
 80003c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c4:	4770      	bx	lr

080003c6 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80003c6:	b480      	push	{r7}
 80003c8:	b089      	sub	sp, #36	; 0x24
 80003ca:	af00      	add	r7, sp, #0
 80003cc:	60f8      	str	r0, [r7, #12]
 80003ce:	60b9      	str	r1, [r7, #8]
 80003d0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80003d2:	68fb      	ldr	r3, [r7, #12]
 80003d4:	68da      	ldr	r2, [r3, #12]
 80003d6:	68bb      	ldr	r3, [r7, #8]
 80003d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80003da:	697b      	ldr	r3, [r7, #20]
 80003dc:	fa93 f3a3 	rbit	r3, r3
 80003e0:	613b      	str	r3, [r7, #16]
  return result;
 80003e2:	693b      	ldr	r3, [r7, #16]
 80003e4:	fab3 f383 	clz	r3, r3
 80003e8:	b2db      	uxtb	r3, r3
 80003ea:	005b      	lsls	r3, r3, #1
 80003ec:	2103      	movs	r1, #3
 80003ee:	fa01 f303 	lsl.w	r3, r1, r3
 80003f2:	43db      	mvns	r3, r3
 80003f4:	401a      	ands	r2, r3
 80003f6:	68bb      	ldr	r3, [r7, #8]
 80003f8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80003fa:	69fb      	ldr	r3, [r7, #28]
 80003fc:	fa93 f3a3 	rbit	r3, r3
 8000400:	61bb      	str	r3, [r7, #24]
  return result;
 8000402:	69bb      	ldr	r3, [r7, #24]
 8000404:	fab3 f383 	clz	r3, r3
 8000408:	b2db      	uxtb	r3, r3
 800040a:	005b      	lsls	r3, r3, #1
 800040c:	6879      	ldr	r1, [r7, #4]
 800040e:	fa01 f303 	lsl.w	r3, r1, r3
 8000412:	431a      	orrs	r2, r3
 8000414:	68fb      	ldr	r3, [r7, #12]
 8000416:	60da      	str	r2, [r3, #12]
}
 8000418:	bf00      	nop
 800041a:	3724      	adds	r7, #36	; 0x24
 800041c:	46bd      	mov	sp, r7
 800041e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000422:	4770      	bx	lr

08000424 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000424:	b480      	push	{r7}
 8000426:	b083      	sub	sp, #12
 8000428:	af00      	add	r7, sp, #0
 800042a:	6078      	str	r0, [r7, #4]
 800042c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	683a      	ldr	r2, [r7, #0]
 8000432:	619a      	str	r2, [r3, #24]
}
 8000434:	bf00      	nop
 8000436:	370c      	adds	r7, #12
 8000438:	46bd      	mov	sp, r7
 800043a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800043e:	4770      	bx	lr

08000440 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000440:	b480      	push	{r7}
 8000442:	b083      	sub	sp, #12
 8000444:	af00      	add	r7, sp, #0
 8000446:	6078      	str	r0, [r7, #4]
 8000448:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800044a:	683b      	ldr	r3, [r7, #0]
 800044c:	041a      	lsls	r2, r3, #16
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	619a      	str	r2, [r3, #24]
}
 8000452:	bf00      	nop
 8000454:	370c      	adds	r7, #12
 8000456:	46bd      	mov	sp, r7
 8000458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045c:	4770      	bx	lr
	...

08000460 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b088      	sub	sp, #32
 8000464:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8000466:	f107 0318 	add.w	r3, r7, #24
 800046a:	2200      	movs	r2, #0
 800046c:	601a      	str	r2, [r3, #0]
 800046e:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000470:	463b      	mov	r3, r7
 8000472:	2200      	movs	r2, #0
 8000474:	601a      	str	r2, [r3, #0]
 8000476:	605a      	str	r2, [r3, #4]
 8000478:	609a      	str	r2, [r3, #8]
 800047a:	60da      	str	r2, [r3, #12]
 800047c:	611a      	str	r2, [r3, #16]
 800047e:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOE);
 8000480:	2010      	movs	r0, #16
 8000482:	f7ff ff2b 	bl	80002dc <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8000486:	2004      	movs	r0, #4
 8000488:	f7ff ff28 	bl	80002dc <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 800048c:	2080      	movs	r0, #128	; 0x80
 800048e:	f7ff ff25 	bl	80002dc <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000492:	2001      	movs	r0, #1
 8000494:	f7ff ff22 	bl	80002dc <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8000498:	2002      	movs	r0, #2
 800049a:	f7ff ff1f 	bl	80002dc <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 800049e:	2008      	movs	r0, #8
 80004a0:	f7ff ff1c 	bl	80002dc <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOE, CS_I2C_SPI_Pin|LL_GPIO_PIN_9);
 80004a4:	f44f 7102 	mov.w	r1, #520	; 0x208
 80004a8:	488c      	ldr	r0, [pc, #560]	; (80006dc <MX_GPIO_Init+0x27c>)
 80004aa:	f7ff ffc9 	bl	8000440 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_2);
 80004ae:	2104      	movs	r1, #4
 80004b0:	488b      	ldr	r0, [pc, #556]	; (80006e0 <MX_GPIO_Init+0x280>)
 80004b2:	f7ff ffc5 	bl	8000440 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80004b6:	f24f 0110 	movw	r1, #61456	; 0xf010
 80004ba:	488a      	ldr	r0, [pc, #552]	; (80006e4 <MX_GPIO_Init+0x284>)
 80004bc:	f7ff ffc0 	bl	8000440 <LL_GPIO_ResetOutputPin>
                          |Audio_RST_Pin);

  /**/
  LL_GPIO_SetOutputPin(GPIOC, OTG_FS_PowerSwitchOn_Pin|LL_GPIO_PIN_1);
 80004c0:	2103      	movs	r1, #3
 80004c2:	4887      	ldr	r0, [pc, #540]	; (80006e0 <MX_GPIO_Init+0x280>)
 80004c4:	f7ff ffae 	bl	8000424 <LL_GPIO_SetOutputPin>

  /**/
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80004c8:	2308      	movs	r3, #8
 80004ca:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80004cc:	2301      	movs	r3, #1
 80004ce:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80004d0:	2300      	movs	r3, #0
 80004d2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80004d4:	2300      	movs	r3, #0
 80004d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80004d8:	2300      	movs	r3, #0
 80004da:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80004dc:	463b      	mov	r3, r7
 80004de:	4619      	mov	r1, r3
 80004e0:	487e      	ldr	r0, [pc, #504]	; (80006dc <MX_GPIO_Init+0x27c>)
 80004e2:	f001 fb01 	bl	8001ae8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80004e6:	2301      	movs	r3, #1
 80004e8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80004ea:	2301      	movs	r3, #1
 80004ec:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80004ee:	2300      	movs	r3, #0
 80004f0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80004f2:	2300      	movs	r3, #0
 80004f4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80004f6:	2300      	movs	r3, #0
 80004f8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80004fa:	463b      	mov	r3, r7
 80004fc:	4619      	mov	r1, r3
 80004fe:	4878      	ldr	r0, [pc, #480]	; (80006e0 <MX_GPIO_Init+0x280>)
 8000500:	f001 faf2 	bl	8001ae8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8000504:	2302      	movs	r3, #2
 8000506:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000508:	2301      	movs	r3, #1
 800050a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800050c:	2303      	movs	r3, #3
 800050e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000510:	2300      	movs	r3, #0
 8000512:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8000514:	2302      	movs	r3, #2
 8000516:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000518:	463b      	mov	r3, r7
 800051a:	4619      	mov	r1, r3
 800051c:	4870      	ldr	r0, [pc, #448]	; (80006e0 <MX_GPIO_Init+0x280>)
 800051e:	f001 fae3 	bl	8001ae8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8000522:	2304      	movs	r3, #4
 8000524:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000526:	2301      	movs	r3, #1
 8000528:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800052a:	2300      	movs	r3, #0
 800052c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800052e:	2300      	movs	r3, #0
 8000530:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8000532:	2302      	movs	r3, #2
 8000534:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000536:	463b      	mov	r3, r7
 8000538:	4619      	mov	r1, r3
 800053a:	4869      	ldr	r0, [pc, #420]	; (80006e0 <MX_GPIO_Init+0x280>)
 800053c:	f001 fad4 	bl	8001ae8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000540:	2304      	movs	r3, #4
 8000542:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000544:	2300      	movs	r3, #0
 8000546:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000548:	2300      	movs	r3, #0
 800054a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800054c:	463b      	mov	r3, r7
 800054e:	4619      	mov	r1, r3
 8000550:	4865      	ldr	r0, [pc, #404]	; (80006e8 <MX_GPIO_Init+0x288>)
 8000552:	f001 fac9 	bl	8001ae8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8000556:	f44f 7300 	mov.w	r3, #512	; 0x200
 800055a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800055c:	2301      	movs	r3, #1
 800055e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000560:	2300      	movs	r3, #0
 8000562:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000564:	2300      	movs	r3, #0
 8000566:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8000568:	2302      	movs	r3, #2
 800056a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800056c:	463b      	mov	r3, r7
 800056e:	4619      	mov	r1, r3
 8000570:	485a      	ldr	r0, [pc, #360]	; (80006dc <MX_GPIO_Init+0x27c>)
 8000572:	f001 fab9 	bl	8001ae8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000576:	f24f 0310 	movw	r3, #61456	; 0xf010
 800057a:	603b      	str	r3, [r7, #0]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800057c:	2301      	movs	r3, #1
 800057e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000580:	2300      	movs	r3, #0
 8000582:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000584:	2300      	movs	r3, #0
 8000586:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000588:	2300      	movs	r3, #0
 800058a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800058c:	463b      	mov	r3, r7
 800058e:	4619      	mov	r1, r3
 8000590:	4854      	ldr	r0, [pc, #336]	; (80006e4 <MX_GPIO_Init+0x284>)
 8000592:	f001 faa9 	bl	8001ae8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000596:	2320      	movs	r3, #32
 8000598:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800059a:	2300      	movs	r3, #0
 800059c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800059e:	2300      	movs	r3, #0
 80005a0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80005a2:	463b      	mov	r3, r7
 80005a4:	4619      	mov	r1, r3
 80005a6:	484f      	ldr	r0, [pc, #316]	; (80006e4 <MX_GPIO_Init+0x284>)
 80005a8:	f001 fa9e 	bl	8001ae8 <LL_GPIO_Init>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTA, LL_SYSCFG_EXTI_LINE0);
 80005ac:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 80005b0:	2000      	movs	r0, #0
 80005b2:	f7ff feab 	bl	800030c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE9);
 80005b6:	494d      	ldr	r1, [pc, #308]	; (80006ec <MX_GPIO_Init+0x28c>)
 80005b8:	2002      	movs	r0, #2
 80005ba:	f7ff fea7 	bl	800030c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTA, LL_SYSCFG_EXTI_LINE15);
 80005be:	494c      	ldr	r1, [pc, #304]	; (80006f0 <MX_GPIO_Init+0x290>)
 80005c0:	2000      	movs	r0, #0
 80005c2:	f7ff fea3 	bl	800030c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTE, LL_SYSCFG_EXTI_LINE1);
 80005c6:	f44f 0170 	mov.w	r1, #15728640	; 0xf00000
 80005ca:	2004      	movs	r0, #4
 80005cc:	f7ff fe9e 	bl	800030c <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 80005d0:	2301      	movs	r3, #1
 80005d2:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 80005d4:	2301      	movs	r3, #1
 80005d6:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_EVENT;
 80005d8:	2301      	movs	r3, #1
 80005da:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 80005dc:	2301      	movs	r3, #1
 80005de:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 80005e0:	f107 0318 	add.w	r3, r7, #24
 80005e4:	4618      	mov	r0, r3
 80005e6:	f001 f8f9 	bl	80017dc <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_9;
 80005ea:	f44f 7300 	mov.w	r3, #512	; 0x200
 80005ee:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 80005f0:	2301      	movs	r3, #1
 80005f2:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80005f4:	2300      	movs	r3, #0
 80005f6:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80005f8:	2302      	movs	r3, #2
 80005fa:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 80005fc:	f107 0318 	add.w	r3, r7, #24
 8000600:	4618      	mov	r0, r3
 8000602:	f001 f8eb 	bl	80017dc <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_15;
 8000606:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800060a:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 800060c:	2301      	movs	r3, #1
 800060e:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000610:	2300      	movs	r3, #0
 8000612:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8000614:	2302      	movs	r3, #2
 8000616:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8000618:	f107 0318 	add.w	r3, r7, #24
 800061c:	4618      	mov	r0, r3
 800061e:	f001 f8dd 	bl	80017dc <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_1;
 8000622:	2302      	movs	r3, #2
 8000624:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8000626:	2301      	movs	r3, #1
 8000628:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_EVENT;
 800062a:	2301      	movs	r3, #1
 800062c:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 800062e:	2301      	movs	r3, #1
 8000630:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8000632:	f107 0318 	add.w	r3, r7, #24
 8000636:	4618      	mov	r0, r3
 8000638:	f001 f8d0 	bl	80017dc <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 800063c:	2200      	movs	r2, #0
 800063e:	2101      	movs	r1, #1
 8000640:	482c      	ldr	r0, [pc, #176]	; (80006f4 <MX_GPIO_Init+0x294>)
 8000642:	f7ff fec0 	bl	80003c6 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(GPIOC, LL_GPIO_PIN_9, LL_GPIO_PULL_UP);
 8000646:	2201      	movs	r2, #1
 8000648:	f44f 7100 	mov.w	r1, #512	; 0x200
 800064c:	4824      	ldr	r0, [pc, #144]	; (80006e0 <MX_GPIO_Init+0x280>)
 800064e:	f7ff feba 	bl	80003c6 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(GPIOA, LL_GPIO_PIN_15, LL_GPIO_PULL_UP);
 8000652:	2201      	movs	r2, #1
 8000654:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000658:	4826      	ldr	r0, [pc, #152]	; (80006f4 <MX_GPIO_Init+0x294>)
 800065a:	f7ff feb4 	bl	80003c6 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(MEMS_INT2_GPIO_Port, MEMS_INT2_Pin, LL_GPIO_PULL_NO);
 800065e:	2200      	movs	r2, #0
 8000660:	2102      	movs	r1, #2
 8000662:	481e      	ldr	r0, [pc, #120]	; (80006dc <MX_GPIO_Init+0x27c>)
 8000664:	f7ff feaf 	bl	80003c6 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 8000668:	2200      	movs	r2, #0
 800066a:	2101      	movs	r1, #1
 800066c:	4821      	ldr	r0, [pc, #132]	; (80006f4 <MX_GPIO_Init+0x294>)
 800066e:	f7ff fe7b 	bl	8000368 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(GPIOC, LL_GPIO_PIN_9, LL_GPIO_MODE_INPUT);
 8000672:	2200      	movs	r2, #0
 8000674:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000678:	4819      	ldr	r0, [pc, #100]	; (80006e0 <MX_GPIO_Init+0x280>)
 800067a:	f7ff fe75 	bl	8000368 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(GPIOA, LL_GPIO_PIN_15, LL_GPIO_MODE_INPUT);
 800067e:	2200      	movs	r2, #0
 8000680:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000684:	481b      	ldr	r0, [pc, #108]	; (80006f4 <MX_GPIO_Init+0x294>)
 8000686:	f7ff fe6f 	bl	8000368 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(MEMS_INT2_GPIO_Port, MEMS_INT2_Pin, LL_GPIO_MODE_INPUT);
 800068a:	2200      	movs	r2, #0
 800068c:	2102      	movs	r1, #2
 800068e:	4813      	ldr	r0, [pc, #76]	; (80006dc <MX_GPIO_Init+0x27c>)
 8000690:	f7ff fe6a 	bl	8000368 <LL_GPIO_SetPinMode>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI9_5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000694:	f7ff fd98 	bl	80001c8 <__NVIC_GetPriorityGrouping>
 8000698:	4603      	mov	r3, r0
 800069a:	2200      	movs	r2, #0
 800069c:	2100      	movs	r1, #0
 800069e:	4618      	mov	r0, r3
 80006a0:	f7ff fde8 	bl	8000274 <NVIC_EncodePriority>
 80006a4:	4603      	mov	r3, r0
 80006a6:	4619      	mov	r1, r3
 80006a8:	2017      	movs	r0, #23
 80006aa:	f7ff fdb9 	bl	8000220 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI9_5_IRQn);
 80006ae:	2017      	movs	r0, #23
 80006b0:	f7ff fd98 	bl	80001e4 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80006b4:	f7ff fd88 	bl	80001c8 <__NVIC_GetPriorityGrouping>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2200      	movs	r2, #0
 80006bc:	2100      	movs	r1, #0
 80006be:	4618      	mov	r0, r3
 80006c0:	f7ff fdd8 	bl	8000274 <NVIC_EncodePriority>
 80006c4:	4603      	mov	r3, r0
 80006c6:	4619      	mov	r1, r3
 80006c8:	2028      	movs	r0, #40	; 0x28
 80006ca:	f7ff fda9 	bl	8000220 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 80006ce:	2028      	movs	r0, #40	; 0x28
 80006d0:	f7ff fd88 	bl	80001e4 <__NVIC_EnableIRQ>

}
 80006d4:	bf00      	nop
 80006d6:	3720      	adds	r7, #32
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	40021000 	.word	0x40021000
 80006e0:	40020800 	.word	0x40020800
 80006e4:	40020c00 	.word	0x40020c00
 80006e8:	40020400 	.word	0x40020400
 80006ec:	00f00002 	.word	0x00f00002
 80006f0:	f0000003 	.word	0xf0000003
 80006f4:	40020000 	.word	0x40020000

080006f8 <__NVIC_SetPriorityGrouping>:
{
 80006f8:	b480      	push	{r7}
 80006fa:	b085      	sub	sp, #20
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	f003 0307 	and.w	r3, r3, #7
 8000706:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000708:	4b0c      	ldr	r3, [pc, #48]	; (800073c <__NVIC_SetPriorityGrouping+0x44>)
 800070a:	68db      	ldr	r3, [r3, #12]
 800070c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800070e:	68ba      	ldr	r2, [r7, #8]
 8000710:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000714:	4013      	ands	r3, r2
 8000716:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800071c:	68bb      	ldr	r3, [r7, #8]
 800071e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000720:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000724:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000728:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800072a:	4a04      	ldr	r2, [pc, #16]	; (800073c <__NVIC_SetPriorityGrouping+0x44>)
 800072c:	68bb      	ldr	r3, [r7, #8]
 800072e:	60d3      	str	r3, [r2, #12]
}
 8000730:	bf00      	nop
 8000732:	3714      	adds	r7, #20
 8000734:	46bd      	mov	sp, r7
 8000736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073a:	4770      	bx	lr
 800073c:	e000ed00 	.word	0xe000ed00

08000740 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8000744:	4b05      	ldr	r3, [pc, #20]	; (800075c <LL_RCC_HSE_Enable+0x1c>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	4a04      	ldr	r2, [pc, #16]	; (800075c <LL_RCC_HSE_Enable+0x1c>)
 800074a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800074e:	6013      	str	r3, [r2, #0]
}
 8000750:	bf00      	nop
 8000752:	46bd      	mov	sp, r7
 8000754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000758:	4770      	bx	lr
 800075a:	bf00      	nop
 800075c:	40023800 	.word	0x40023800

08000760 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8000764:	4b07      	ldr	r3, [pc, #28]	; (8000784 <LL_RCC_HSE_IsReady+0x24>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800076c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000770:	bf0c      	ite	eq
 8000772:	2301      	moveq	r3, #1
 8000774:	2300      	movne	r3, #0
 8000776:	b2db      	uxtb	r3, r3
}
 8000778:	4618      	mov	r0, r3
 800077a:	46bd      	mov	sp, r7
 800077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000780:	4770      	bx	lr
 8000782:	bf00      	nop
 8000784:	40023800 	.word	0x40023800

08000788 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000788:	b480      	push	{r7}
 800078a:	b083      	sub	sp, #12
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000790:	4b06      	ldr	r3, [pc, #24]	; (80007ac <LL_RCC_SetSysClkSource+0x24>)
 8000792:	689b      	ldr	r3, [r3, #8]
 8000794:	f023 0203 	bic.w	r2, r3, #3
 8000798:	4904      	ldr	r1, [pc, #16]	; (80007ac <LL_RCC_SetSysClkSource+0x24>)
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	4313      	orrs	r3, r2
 800079e:	608b      	str	r3, [r1, #8]
}
 80007a0:	bf00      	nop
 80007a2:	370c      	adds	r7, #12
 80007a4:	46bd      	mov	sp, r7
 80007a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007aa:	4770      	bx	lr
 80007ac:	40023800 	.word	0x40023800

080007b0 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80007b4:	4b04      	ldr	r3, [pc, #16]	; (80007c8 <LL_RCC_GetSysClkSource+0x18>)
 80007b6:	689b      	ldr	r3, [r3, #8]
 80007b8:	f003 030c 	and.w	r3, r3, #12
}
 80007bc:	4618      	mov	r0, r3
 80007be:	46bd      	mov	sp, r7
 80007c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c4:	4770      	bx	lr
 80007c6:	bf00      	nop
 80007c8:	40023800 	.word	0x40023800

080007cc <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80007cc:	b480      	push	{r7}
 80007ce:	b083      	sub	sp, #12
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80007d4:	4b06      	ldr	r3, [pc, #24]	; (80007f0 <LL_RCC_SetAHBPrescaler+0x24>)
 80007d6:	689b      	ldr	r3, [r3, #8]
 80007d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80007dc:	4904      	ldr	r1, [pc, #16]	; (80007f0 <LL_RCC_SetAHBPrescaler+0x24>)
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	4313      	orrs	r3, r2
 80007e2:	608b      	str	r3, [r1, #8]
}
 80007e4:	bf00      	nop
 80007e6:	370c      	adds	r7, #12
 80007e8:	46bd      	mov	sp, r7
 80007ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ee:	4770      	bx	lr
 80007f0:	40023800 	.word	0x40023800

080007f4 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80007f4:	b480      	push	{r7}
 80007f6:	b083      	sub	sp, #12
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80007fc:	4b06      	ldr	r3, [pc, #24]	; (8000818 <LL_RCC_SetAPB1Prescaler+0x24>)
 80007fe:	689b      	ldr	r3, [r3, #8]
 8000800:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8000804:	4904      	ldr	r1, [pc, #16]	; (8000818 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	4313      	orrs	r3, r2
 800080a:	608b      	str	r3, [r1, #8]
}
 800080c:	bf00      	nop
 800080e:	370c      	adds	r7, #12
 8000810:	46bd      	mov	sp, r7
 8000812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000816:	4770      	bx	lr
 8000818:	40023800 	.word	0x40023800

0800081c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 800081c:	b480      	push	{r7}
 800081e:	b083      	sub	sp, #12
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000824:	4b06      	ldr	r3, [pc, #24]	; (8000840 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000826:	689b      	ldr	r3, [r3, #8]
 8000828:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800082c:	4904      	ldr	r1, [pc, #16]	; (8000840 <LL_RCC_SetAPB2Prescaler+0x24>)
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	4313      	orrs	r3, r2
 8000832:	608b      	str	r3, [r1, #8]
}
 8000834:	bf00      	nop
 8000836:	370c      	adds	r7, #12
 8000838:	46bd      	mov	sp, r7
 800083a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083e:	4770      	bx	lr
 8000840:	40023800 	.word	0x40023800

08000844 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000844:	b480      	push	{r7}
 8000846:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000848:	4b05      	ldr	r3, [pc, #20]	; (8000860 <LL_RCC_PLL_Enable+0x1c>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	4a04      	ldr	r2, [pc, #16]	; (8000860 <LL_RCC_PLL_Enable+0x1c>)
 800084e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000852:	6013      	str	r3, [r2, #0]
}
 8000854:	bf00      	nop
 8000856:	46bd      	mov	sp, r7
 8000858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085c:	4770      	bx	lr
 800085e:	bf00      	nop
 8000860:	40023800 	.word	0x40023800

08000864 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8000868:	4b07      	ldr	r3, [pc, #28]	; (8000888 <LL_RCC_PLL_IsReady+0x24>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000870:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000874:	bf0c      	ite	eq
 8000876:	2301      	moveq	r3, #1
 8000878:	2300      	movne	r3, #0
 800087a:	b2db      	uxtb	r3, r3
}
 800087c:	4618      	mov	r0, r3
 800087e:	46bd      	mov	sp, r7
 8000880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000884:	4770      	bx	lr
 8000886:	bf00      	nop
 8000888:	40023800 	.word	0x40023800

0800088c <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 800088c:	b480      	push	{r7}
 800088e:	b085      	sub	sp, #20
 8000890:	af00      	add	r7, sp, #0
 8000892:	60f8      	str	r0, [r7, #12]
 8000894:	60b9      	str	r1, [r7, #8]
 8000896:	607a      	str	r2, [r7, #4]
 8000898:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 800089a:	4b0d      	ldr	r3, [pc, #52]	; (80008d0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 800089c:	685a      	ldr	r2, [r3, #4]
 800089e:	4b0d      	ldr	r3, [pc, #52]	; (80008d4 <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 80008a0:	4013      	ands	r3, r2
 80008a2:	68f9      	ldr	r1, [r7, #12]
 80008a4:	68ba      	ldr	r2, [r7, #8]
 80008a6:	4311      	orrs	r1, r2
 80008a8:	687a      	ldr	r2, [r7, #4]
 80008aa:	0192      	lsls	r2, r2, #6
 80008ac:	430a      	orrs	r2, r1
 80008ae:	4908      	ldr	r1, [pc, #32]	; (80008d0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80008b0:	4313      	orrs	r3, r2
 80008b2:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 80008b4:	4b06      	ldr	r3, [pc, #24]	; (80008d0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80008b6:	685b      	ldr	r3, [r3, #4]
 80008b8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80008bc:	4904      	ldr	r1, [pc, #16]	; (80008d0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80008be:	683b      	ldr	r3, [r7, #0]
 80008c0:	4313      	orrs	r3, r2
 80008c2:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 80008c4:	bf00      	nop
 80008c6:	3714      	adds	r7, #20
 80008c8:	46bd      	mov	sp, r7
 80008ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ce:	4770      	bx	lr
 80008d0:	40023800 	.word	0x40023800
 80008d4:	ffbf8000 	.word	0xffbf8000

080008d8 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80008d8:	b480      	push	{r7}
 80008da:	b085      	sub	sp, #20
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80008e0:	4b08      	ldr	r3, [pc, #32]	; (8000904 <LL_APB1_GRP1_EnableClock+0x2c>)
 80008e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80008e4:	4907      	ldr	r1, [pc, #28]	; (8000904 <LL_APB1_GRP1_EnableClock+0x2c>)
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	4313      	orrs	r3, r2
 80008ea:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80008ec:	4b05      	ldr	r3, [pc, #20]	; (8000904 <LL_APB1_GRP1_EnableClock+0x2c>)
 80008ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	4013      	ands	r3, r2
 80008f4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80008f6:	68fb      	ldr	r3, [r7, #12]
}
 80008f8:	bf00      	nop
 80008fa:	3714      	adds	r7, #20
 80008fc:	46bd      	mov	sp, r7
 80008fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000902:	4770      	bx	lr
 8000904:	40023800 	.word	0x40023800

08000908 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000908:	b480      	push	{r7}
 800090a:	b085      	sub	sp, #20
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000910:	4b08      	ldr	r3, [pc, #32]	; (8000934 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000912:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000914:	4907      	ldr	r1, [pc, #28]	; (8000934 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	4313      	orrs	r3, r2
 800091a:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800091c:	4b05      	ldr	r3, [pc, #20]	; (8000934 <LL_APB2_GRP1_EnableClock+0x2c>)
 800091e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	4013      	ands	r3, r2
 8000924:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000926:	68fb      	ldr	r3, [r7, #12]
}
 8000928:	bf00      	nop
 800092a:	3714      	adds	r7, #20
 800092c:	46bd      	mov	sp, r7
 800092e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000932:	4770      	bx	lr
 8000934:	40023800 	.word	0x40023800

08000938 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000938:	b480      	push	{r7}
 800093a:	b083      	sub	sp, #12
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000940:	4b06      	ldr	r3, [pc, #24]	; (800095c <LL_FLASH_SetLatency+0x24>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	f023 0207 	bic.w	r2, r3, #7
 8000948:	4904      	ldr	r1, [pc, #16]	; (800095c <LL_FLASH_SetLatency+0x24>)
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	4313      	orrs	r3, r2
 800094e:	600b      	str	r3, [r1, #0]
}
 8000950:	bf00      	nop
 8000952:	370c      	adds	r7, #12
 8000954:	46bd      	mov	sp, r7
 8000956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095a:	4770      	bx	lr
 800095c:	40023c00 	.word	0x40023c00

08000960 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000964:	4b04      	ldr	r3, [pc, #16]	; (8000978 <LL_FLASH_GetLatency+0x18>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	f003 0307 	and.w	r3, r3, #7
}
 800096c:	4618      	mov	r0, r3
 800096e:	46bd      	mov	sp, r7
 8000970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop
 8000978:	40023c00 	.word	0x40023c00

0800097c <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 800097c:	b480      	push	{r7}
 800097e:	b083      	sub	sp, #12
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8000984:	4b06      	ldr	r3, [pc, #24]	; (80009a0 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800098c:	4904      	ldr	r1, [pc, #16]	; (80009a0 <LL_PWR_SetRegulVoltageScaling+0x24>)
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	4313      	orrs	r3, r2
 8000992:	600b      	str	r3, [r1, #0]
}
 8000994:	bf00      	nop
 8000996:	370c      	adds	r7, #12
 8000998:	46bd      	mov	sp, r7
 800099a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099e:	4770      	bx	lr
 80009a0:	40007000 	.word	0x40007000

080009a4 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 80009a4:	b480      	push	{r7}
 80009a6:	b083      	sub	sp, #12
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	f043 0201 	orr.w	r2, r3, #1
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	601a      	str	r2, [r3, #0]
}
 80009b8:	bf00      	nop
 80009ba:	370c      	adds	r7, #12
 80009bc:	46bd      	mov	sp, r7
 80009be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c2:	4770      	bx	lr

080009c4 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 80009c4:	b480      	push	{r7}
 80009c6:	b083      	sub	sp, #12
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
 80009cc:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	6a1a      	ldr	r2, [r3, #32]
 80009d2:	683b      	ldr	r3, [r7, #0]
 80009d4:	431a      	orrs	r2, r3
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	621a      	str	r2, [r3, #32]
}
 80009da:	bf00      	nop
 80009dc:	370c      	adds	r7, #12
 80009de:	46bd      	mov	sp, r7
 80009e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e4:	4770      	bx	lr

080009e6 <LL_GPIO_ResetOutputPin>:
{
 80009e6:	b480      	push	{r7}
 80009e8:	b083      	sub	sp, #12
 80009ea:	af00      	add	r7, sp, #0
 80009ec:	6078      	str	r0, [r7, #4]
 80009ee:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80009f0:	683b      	ldr	r3, [r7, #0]
 80009f2:	041a      	lsls	r2, r3, #16
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	619a      	str	r2, [r3, #24]
}
 80009f8:	bf00      	nop
 80009fa:	370c      	adds	r7, #12
 80009fc:	46bd      	mov	sp, r7
 80009fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a02:	4770      	bx	lr

08000a04 <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000a04:	b480      	push	{r7}
 8000a06:	b085      	sub	sp, #20
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
 8000a0c:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	695b      	ldr	r3, [r3, #20]
 8000a12:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 8000a14:	68fa      	ldr	r2, [r7, #12]
 8000a16:	683b      	ldr	r3, [r7, #0]
 8000a18:	4013      	ands	r3, r2
 8000a1a:	041a      	lsls	r2, r3, #16
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	43d9      	mvns	r1, r3
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	400b      	ands	r3, r1
 8000a24:	431a      	orrs	r2, r3
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	619a      	str	r2, [r3, #24]
}
 8000a2a:	bf00      	nop
 8000a2c:	3714      	adds	r7, #20
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a34:	4770      	bx	lr
	...

08000a38 <Buzzer_Start>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
void Buzzer_Start(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
	LL_GPIO_TogglePin(GPIOE, LL_GPIO_PIN_9);
 8000a3c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a40:	480f      	ldr	r0, [pc, #60]	; (8000a80 <Buzzer_Start+0x48>)
 8000a42:	f7ff ffdf 	bl	8000a04 <LL_GPIO_TogglePin>
	LL_mDelay(100);
 8000a46:	2064      	movs	r0, #100	; 0x64
 8000a48:	f001 fbdc 	bl	8002204 <LL_mDelay>
	LL_GPIO_TogglePin(GPIOE, LL_GPIO_PIN_9);
 8000a4c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a50:	480b      	ldr	r0, [pc, #44]	; (8000a80 <Buzzer_Start+0x48>)
 8000a52:	f7ff ffd7 	bl	8000a04 <LL_GPIO_TogglePin>
	LL_mDelay(100);
 8000a56:	2064      	movs	r0, #100	; 0x64
 8000a58:	f001 fbd4 	bl	8002204 <LL_mDelay>
	LL_GPIO_TogglePin(GPIOE, LL_GPIO_PIN_9);
 8000a5c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a60:	4807      	ldr	r0, [pc, #28]	; (8000a80 <Buzzer_Start+0x48>)
 8000a62:	f7ff ffcf 	bl	8000a04 <LL_GPIO_TogglePin>
	LL_mDelay(100);
 8000a66:	2064      	movs	r0, #100	; 0x64
 8000a68:	f001 fbcc 	bl	8002204 <LL_mDelay>
	LL_GPIO_TogglePin(GPIOE, LL_GPIO_PIN_9);
 8000a6c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a70:	4803      	ldr	r0, [pc, #12]	; (8000a80 <Buzzer_Start+0x48>)
 8000a72:	f7ff ffc7 	bl	8000a04 <LL_GPIO_TogglePin>
	LL_mDelay(100);
 8000a76:	2064      	movs	r0, #100	; 0x64
 8000a78:	f001 fbc4 	bl	8002204 <LL_mDelay>
}
 8000a7c:	bf00      	nop
 8000a7e:	bd80      	pop	{r7, pc}
 8000a80:	40021000 	.word	0x40021000

08000a84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b088      	sub	sp, #32
 8000a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	int setpoint = 0;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	61fb      	str	r3, [r7, #28]
	int PID_p = 0;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	61bb      	str	r3, [r7, #24]
	long enc_pendulum = 0;
 8000a92:	2300      	movs	r3, #0
 8000a94:	617b      	str	r3, [r7, #20]
	long enc_carriage = 0;
 8000a96:	2300      	movs	r3, #0
 8000a98:	613b      	str	r3, [r7, #16]
	long right_carriage_border = 0;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	60fb      	str	r3, [r7, #12]
	long left_carriage_border = 0;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	60bb      	str	r3, [r7, #8]
	long center_carriage_border = 0;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000aa6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000aaa:	f7ff ff2d 	bl	8000908 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000aae:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8000ab2:	f7ff ff11 	bl	80008d8 <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000ab6:	2007      	movs	r0, #7
 8000ab8:	f7ff fe1e 	bl	80006f8 <__NVIC_SetPriorityGrouping>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000abc:	f000 f836 	bl	8000b2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ac0:	f7ff fcce 	bl	8000460 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000ac4:	f000 fc2c 	bl	8001320 <MX_TIM2_Init>
  MX_TIM4_Init();
 8000ac8:	f000 fcb4 	bl	8001434 <MX_TIM4_Init>
  MX_TIM8_Init();
 8000acc:	f000 fd42 	bl	8001554 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  Buzzer_Start();
 8000ad0:	f7ff ffb2 	bl	8000a38 <Buzzer_Start>
  TIM4->CR1 |= (1<<0); // Start timer 4 to read encoder
 8000ad4:	4b11      	ldr	r3, [pc, #68]	; (8000b1c <main+0x98>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	4a10      	ldr	r2, [pc, #64]	; (8000b1c <main+0x98>)
 8000ada:	f043 0301 	orr.w	r3, r3, #1
 8000ade:	6013      	str	r3, [r2, #0]
  TIM8->CR1 |= (1<<0); // Start timer 8 to read encoder
 8000ae0:	4b0f      	ldr	r3, [pc, #60]	; (8000b20 <main+0x9c>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	4a0e      	ldr	r2, [pc, #56]	; (8000b20 <main+0x9c>)
 8000ae6:	f043 0301 	orr.w	r3, r3, #1
 8000aea:	6013      	str	r3, [r2, #0]

    LL_TIM_CC_EnableChannel(TIM2, LL_TIM_CHANNEL_CH2);
 8000aec:	2110      	movs	r1, #16
 8000aee:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000af2:	f7ff ff67 	bl	80009c4 <LL_TIM_CC_EnableChannel>
    LL_TIM_CC_EnableChannel(TIM2, LL_TIM_CHANNEL_CH3);
 8000af6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000afa:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000afe:	f7ff ff61 	bl	80009c4 <LL_TIM_CC_EnableChannel>
    LL_TIM_EnableCounter(TIM2);
 8000b02:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000b06:	f7ff ff4d 	bl	80009a4 <LL_TIM_EnableCounter>
	LL_TIM_OC_SetCompareCH2(TIM2,0);            // Left moving
	LL_TIM_OC_SetCompareCH3(TIM2,30);           // Left moving
	LL_mDelay(1000000);
	*/

	  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_1);
 8000b0a:	2102      	movs	r1, #2
 8000b0c:	4805      	ldr	r0, [pc, #20]	; (8000b24 <main+0xa0>)
 8000b0e:	f7ff ff6a 	bl	80009e6 <LL_GPIO_ResetOutputPin>
	  LL_mDelay(1000000);
 8000b12:	4805      	ldr	r0, [pc, #20]	; (8000b28 <main+0xa4>)
 8000b14:	f001 fb76 	bl	8002204 <LL_mDelay>
	  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_1);
 8000b18:	e7f7      	b.n	8000b0a <main+0x86>
 8000b1a:	bf00      	nop
 8000b1c:	40000800 	.word	0x40000800
 8000b20:	40010400 	.word	0x40010400
 8000b24:	40020800 	.word	0x40020800
 8000b28:	000f4240 	.word	0x000f4240

08000b2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_5);
 8000b30:	2005      	movs	r0, #5
 8000b32:	f7ff ff01 	bl	8000938 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_5)
 8000b36:	bf00      	nop
 8000b38:	f7ff ff12 	bl	8000960 <LL_FLASH_GetLatency>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b05      	cmp	r3, #5
 8000b40:	d1fa      	bne.n	8000b38 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8000b42:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000b46:	f7ff ff19 	bl	800097c <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSE_Enable();
 8000b4a:	f7ff fdf9 	bl	8000740 <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 8000b4e:	bf00      	nop
 8000b50:	f7ff fe06 	bl	8000760 <LL_RCC_HSE_IsReady>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b01      	cmp	r3, #1
 8000b58:	d1fa      	bne.n	8000b50 <SystemClock_Config+0x24>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_8, 336, LL_RCC_PLLP_DIV_2);
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	f44f 72a8 	mov.w	r2, #336	; 0x150
 8000b60:	2108      	movs	r1, #8
 8000b62:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8000b66:	f7ff fe91 	bl	800088c <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8000b6a:	f7ff fe6b 	bl	8000844 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8000b6e:	bf00      	nop
 8000b70:	f7ff fe78 	bl	8000864 <LL_RCC_PLL_IsReady>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b01      	cmp	r3, #1
 8000b78:	d1fa      	bne.n	8000b70 <SystemClock_Config+0x44>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000b7a:	2000      	movs	r0, #0
 8000b7c:	f7ff fe26 	bl	80007cc <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_4);
 8000b80:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 8000b84:	f7ff fe36 	bl	80007f4 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
 8000b88:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000b8c:	f7ff fe46 	bl	800081c <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8000b90:	2002      	movs	r0, #2
 8000b92:	f7ff fdf9 	bl	8000788 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8000b96:	bf00      	nop
 8000b98:	f7ff fe0a 	bl	80007b0 <LL_RCC_GetSysClkSource>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b08      	cmp	r3, #8
 8000ba0:	d1fa      	bne.n	8000b98 <SystemClock_Config+0x6c>
  {

  }
  LL_Init1msTick(168000000);
 8000ba2:	4804      	ldr	r0, [pc, #16]	; (8000bb4 <SystemClock_Config+0x88>)
 8000ba4:	f001 fb20 	bl	80021e8 <LL_Init1msTick>
  LL_SetSystemCoreClock(168000000);
 8000ba8:	4802      	ldr	r0, [pc, #8]	; (8000bb4 <SystemClock_Config+0x88>)
 8000baa:	f001 fb51 	bl	8002250 <LL_SetSystemCoreClock>
}
 8000bae:	bf00      	nop
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	0a037a00 	.word	0x0a037a00

08000bb8 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b083      	sub	sp, #12
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 8000bc0:	4b07      	ldr	r3, [pc, #28]	; (8000be0 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8000bc2:	695a      	ldr	r2, [r3, #20]
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	4013      	ands	r3, r2
 8000bc8:	687a      	ldr	r2, [r7, #4]
 8000bca:	429a      	cmp	r2, r3
 8000bcc:	bf0c      	ite	eq
 8000bce:	2301      	moveq	r3, #1
 8000bd0:	2300      	movne	r3, #0
 8000bd2:	b2db      	uxtb	r3, r3
}
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	370c      	adds	r7, #12
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr
 8000be0:	40013c00 	.word	0x40013c00

08000be4 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b083      	sub	sp, #12
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 8000bec:	4a04      	ldr	r2, [pc, #16]	; (8000c00 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	6153      	str	r3, [r2, #20]
}
 8000bf2:	bf00      	nop
 8000bf4:	370c      	adds	r7, #12
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop
 8000c00:	40013c00 	.word	0x40013c00

08000c04 <LL_TIM_OC_SetCompareCH2>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8000c04:	b480      	push	{r7}
 8000c06:	b083      	sub	sp, #12
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
 8000c0c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	683a      	ldr	r2, [r7, #0]
 8000c12:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000c14:	bf00      	nop
 8000c16:	370c      	adds	r7, #12
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1e:	4770      	bx	lr

08000c20 <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b083      	sub	sp, #12
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
 8000c28:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	683a      	ldr	r2, [r7, #0]
 8000c2e:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8000c30:	bf00      	nop
 8000c32:	370c      	adds	r7, #12
 8000c34:	46bd      	mov	sp, r7
 8000c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3a:	4770      	bx	lr

08000c3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c40:	e7fe      	b.n	8000c40 <NMI_Handler+0x4>

08000c42 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c42:	b480      	push	{r7}
 8000c44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c46:	e7fe      	b.n	8000c46 <HardFault_Handler+0x4>

08000c48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c4c:	e7fe      	b.n	8000c4c <MemManage_Handler+0x4>

08000c4e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c4e:	b480      	push	{r7}
 8000c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c52:	e7fe      	b.n	8000c52 <BusFault_Handler+0x4>

08000c54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c58:	e7fe      	b.n	8000c58 <UsageFault_Handler+0x4>

08000c5a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c5a:	b480      	push	{r7}
 8000c5c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c5e:	bf00      	nop
 8000c60:	46bd      	mov	sp, r7
 8000c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c66:	4770      	bx	lr

08000c68 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c6c:	bf00      	nop
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr

08000c76 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c76:	b480      	push	{r7}
 8000c78:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c7a:	bf00      	nop
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c82:	4770      	bx	lr

08000c84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c88:	bf00      	nop
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c90:	4770      	bx	lr
	...

08000c94 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
    // Left end sensor
	TIM8->CNT = 25818; // If 'zero' is center and equal 32000, the left border is 25818
 8000c98:	4b0e      	ldr	r3, [pc, #56]	; (8000cd4 <EXTI9_5_IRQHandler+0x40>)
 8000c9a:	f246 42da 	movw	r2, #25818	; 0x64da
 8000c9e:	625a      	str	r2, [r3, #36]	; 0x24
	LL_TIM_OC_SetCompareCH3(TIM2,0);  // Right moving
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000ca6:	f7ff ffbb 	bl	8000c20 <LL_TIM_OC_SetCompareCH3>
	LL_TIM_OC_SetCompareCH2(TIM2,40); // Right moving
 8000caa:	2128      	movs	r1, #40	; 0x28
 8000cac:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000cb0:	f7ff ffa8 	bl	8000c04 <LL_TIM_OC_SetCompareCH2>
	//end_sensor_signal();
	SCB->AIRCR = 0x5FA0004; // Software reset of MCU
 8000cb4:	4b08      	ldr	r3, [pc, #32]	; (8000cd8 <EXTI9_5_IRQHandler+0x44>)
 8000cb6:	4a09      	ldr	r2, [pc, #36]	; (8000cdc <EXTI9_5_IRQHandler+0x48>)
 8000cb8:	60da      	str	r2, [r3, #12]


  /* USER CODE END EXTI9_5_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_9) != RESET)
 8000cba:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000cbe:	f7ff ff7b 	bl	8000bb8 <LL_EXTI_IsActiveFlag_0_31>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d003      	beq.n	8000cd0 <EXTI9_5_IRQHandler+0x3c>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_9);
 8000cc8:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000ccc:	f7ff ff8a 	bl	8000be4 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_9 */
  }
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000cd0:	bf00      	nop
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	40010400 	.word	0x40010400
 8000cd8:	e000ed00 	.word	0xe000ed00
 8000cdc:	05fa0004 	.word	0x05fa0004

08000ce0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0

  /* USER CODE END TIM4_IRQn 0 */
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000ce4:	bf00      	nop
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr
	...

08000cf0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

	LL_TIM_OC_SetCompareCH2(TIM2,0); // Stop
 8000cf4:	2100      	movs	r1, #0
 8000cf6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000cfa:	f7ff ff83 	bl	8000c04 <LL_TIM_OC_SetCompareCH2>
	LL_TIM_OC_SetCompareCH3(TIM2,0); // Stop
 8000cfe:	2100      	movs	r1, #0
 8000d00:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000d04:	f7ff ff8c 	bl	8000c20 <LL_TIM_OC_SetCompareCH3>
	SCB->AIRCR = 0x5FA0004; // Software reset of MCU
 8000d08:	4b07      	ldr	r3, [pc, #28]	; (8000d28 <EXTI15_10_IRQHandler+0x38>)
 8000d0a:	4a08      	ldr	r2, [pc, #32]	; (8000d2c <EXTI15_10_IRQHandler+0x3c>)
 8000d0c:	60da      	str	r2, [r3, #12]




  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15) != RESET)
 8000d0e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000d12:	f7ff ff51 	bl	8000bb8 <LL_EXTI_IsActiveFlag_0_31>
 8000d16:	4603      	mov	r3, r0
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d003      	beq.n	8000d24 <EXTI15_10_IRQHandler+0x34>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_15);
 8000d1c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000d20:	f7ff ff60 	bl	8000be4 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_15 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000d24:	bf00      	nop
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	e000ed00 	.word	0xe000ed00
 8000d2c:	05fa0004 	.word	0x05fa0004

08000d30 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d34:	4b06      	ldr	r3, [pc, #24]	; (8000d50 <SystemInit+0x20>)
 8000d36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d3a:	4a05      	ldr	r2, [pc, #20]	; (8000d50 <SystemInit+0x20>)
 8000d3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d44:	bf00      	nop
 8000d46:	46bd      	mov	sp, r7
 8000d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4c:	4770      	bx	lr
 8000d4e:	bf00      	nop
 8000d50:	e000ed00 	.word	0xe000ed00

08000d54 <__NVIC_GetPriorityGrouping>:
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d58:	4b04      	ldr	r3, [pc, #16]	; (8000d6c <__NVIC_GetPriorityGrouping+0x18>)
 8000d5a:	68db      	ldr	r3, [r3, #12]
 8000d5c:	0a1b      	lsrs	r3, r3, #8
 8000d5e:	f003 0307 	and.w	r3, r3, #7
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr
 8000d6c:	e000ed00 	.word	0xe000ed00

08000d70 <__NVIC_EnableIRQ>:
{
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	db0b      	blt.n	8000d9a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d82:	79fb      	ldrb	r3, [r7, #7]
 8000d84:	f003 021f 	and.w	r2, r3, #31
 8000d88:	4907      	ldr	r1, [pc, #28]	; (8000da8 <__NVIC_EnableIRQ+0x38>)
 8000d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8e:	095b      	lsrs	r3, r3, #5
 8000d90:	2001      	movs	r0, #1
 8000d92:	fa00 f202 	lsl.w	r2, r0, r2
 8000d96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000d9a:	bf00      	nop
 8000d9c:	370c      	adds	r7, #12
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	e000e100 	.word	0xe000e100

08000dac <__NVIC_SetPriority>:
{
 8000dac:	b480      	push	{r7}
 8000dae:	b083      	sub	sp, #12
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	4603      	mov	r3, r0
 8000db4:	6039      	str	r1, [r7, #0]
 8000db6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000db8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	db0a      	blt.n	8000dd6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	b2da      	uxtb	r2, r3
 8000dc4:	490c      	ldr	r1, [pc, #48]	; (8000df8 <__NVIC_SetPriority+0x4c>)
 8000dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dca:	0112      	lsls	r2, r2, #4
 8000dcc:	b2d2      	uxtb	r2, r2
 8000dce:	440b      	add	r3, r1
 8000dd0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000dd4:	e00a      	b.n	8000dec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	b2da      	uxtb	r2, r3
 8000dda:	4908      	ldr	r1, [pc, #32]	; (8000dfc <__NVIC_SetPriority+0x50>)
 8000ddc:	79fb      	ldrb	r3, [r7, #7]
 8000dde:	f003 030f 	and.w	r3, r3, #15
 8000de2:	3b04      	subs	r3, #4
 8000de4:	0112      	lsls	r2, r2, #4
 8000de6:	b2d2      	uxtb	r2, r2
 8000de8:	440b      	add	r3, r1
 8000dea:	761a      	strb	r2, [r3, #24]
}
 8000dec:	bf00      	nop
 8000dee:	370c      	adds	r7, #12
 8000df0:	46bd      	mov	sp, r7
 8000df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df6:	4770      	bx	lr
 8000df8:	e000e100 	.word	0xe000e100
 8000dfc:	e000ed00 	.word	0xe000ed00

08000e00 <NVIC_EncodePriority>:
{
 8000e00:	b480      	push	{r7}
 8000e02:	b089      	sub	sp, #36	; 0x24
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	60f8      	str	r0, [r7, #12]
 8000e08:	60b9      	str	r1, [r7, #8]
 8000e0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	f003 0307 	and.w	r3, r3, #7
 8000e12:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e14:	69fb      	ldr	r3, [r7, #28]
 8000e16:	f1c3 0307 	rsb	r3, r3, #7
 8000e1a:	2b04      	cmp	r3, #4
 8000e1c:	bf28      	it	cs
 8000e1e:	2304      	movcs	r3, #4
 8000e20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e22:	69fb      	ldr	r3, [r7, #28]
 8000e24:	3304      	adds	r3, #4
 8000e26:	2b06      	cmp	r3, #6
 8000e28:	d902      	bls.n	8000e30 <NVIC_EncodePriority+0x30>
 8000e2a:	69fb      	ldr	r3, [r7, #28]
 8000e2c:	3b03      	subs	r3, #3
 8000e2e:	e000      	b.n	8000e32 <NVIC_EncodePriority+0x32>
 8000e30:	2300      	movs	r3, #0
 8000e32:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e34:	f04f 32ff 	mov.w	r2, #4294967295
 8000e38:	69bb      	ldr	r3, [r7, #24]
 8000e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3e:	43da      	mvns	r2, r3
 8000e40:	68bb      	ldr	r3, [r7, #8]
 8000e42:	401a      	ands	r2, r3
 8000e44:	697b      	ldr	r3, [r7, #20]
 8000e46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e48:	f04f 31ff 	mov.w	r1, #4294967295
 8000e4c:	697b      	ldr	r3, [r7, #20]
 8000e4e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e52:	43d9      	mvns	r1, r3
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e58:	4313      	orrs	r3, r2
}
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	3724      	adds	r7, #36	; 0x24
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr
	...

08000e68 <LL_AHB1_GRP1_EnableClock>:
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b085      	sub	sp, #20
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000e70:	4b08      	ldr	r3, [pc, #32]	; (8000e94 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000e72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e74:	4907      	ldr	r1, [pc, #28]	; (8000e94 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	4313      	orrs	r3, r2
 8000e7a:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000e7c:	4b05      	ldr	r3, [pc, #20]	; (8000e94 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000e7e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	4013      	ands	r3, r2
 8000e84:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000e86:	68fb      	ldr	r3, [r7, #12]
}
 8000e88:	bf00      	nop
 8000e8a:	3714      	adds	r7, #20
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e92:	4770      	bx	lr
 8000e94:	40023800 	.word	0x40023800

08000e98 <LL_APB1_GRP1_EnableClock>:
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b085      	sub	sp, #20
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8000ea0:	4b08      	ldr	r3, [pc, #32]	; (8000ec4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000ea2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ea4:	4907      	ldr	r1, [pc, #28]	; (8000ec4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	4313      	orrs	r3, r2
 8000eaa:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000eac:	4b05      	ldr	r3, [pc, #20]	; (8000ec4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000eae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	4013      	ands	r3, r2
 8000eb4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000eb6:	68fb      	ldr	r3, [r7, #12]
}
 8000eb8:	bf00      	nop
 8000eba:	3714      	adds	r7, #20
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr
 8000ec4:	40023800 	.word	0x40023800

08000ec8 <LL_APB2_GRP1_EnableClock>:
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b085      	sub	sp, #20
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8000ed0:	4b08      	ldr	r3, [pc, #32]	; (8000ef4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000ed2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000ed4:	4907      	ldr	r1, [pc, #28]	; (8000ef4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000edc:	4b05      	ldr	r3, [pc, #20]	; (8000ef4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000ede:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	4013      	ands	r3, r2
 8000ee4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ee6:	68fb      	ldr	r3, [r7, #12]
}
 8000ee8:	bf00      	nop
 8000eea:	3714      	adds	r7, #20
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr
 8000ef4:	40023800 	.word	0x40023800

08000ef8 <LL_TIM_DisableARRPreload>:
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b083      	sub	sp, #12
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	601a      	str	r2, [r3, #0]
}
 8000f0c:	bf00      	nop
 8000f0e:	370c      	adds	r7, #12
 8000f10:	46bd      	mov	sp, r7
 8000f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f16:	4770      	bx	lr

08000f18 <LL_TIM_OC_DisableFast>:
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b085      	sub	sp, #20
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
 8000f20:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	2b01      	cmp	r3, #1
 8000f26:	d01c      	beq.n	8000f62 <LL_TIM_OC_DisableFast+0x4a>
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	2b04      	cmp	r3, #4
 8000f2c:	d017      	beq.n	8000f5e <LL_TIM_OC_DisableFast+0x46>
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	2b10      	cmp	r3, #16
 8000f32:	d012      	beq.n	8000f5a <LL_TIM_OC_DisableFast+0x42>
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	2b40      	cmp	r3, #64	; 0x40
 8000f38:	d00d      	beq.n	8000f56 <LL_TIM_OC_DisableFast+0x3e>
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000f40:	d007      	beq.n	8000f52 <LL_TIM_OC_DisableFast+0x3a>
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000f48:	d101      	bne.n	8000f4e <LL_TIM_OC_DisableFast+0x36>
 8000f4a:	2305      	movs	r3, #5
 8000f4c:	e00a      	b.n	8000f64 <LL_TIM_OC_DisableFast+0x4c>
 8000f4e:	2306      	movs	r3, #6
 8000f50:	e008      	b.n	8000f64 <LL_TIM_OC_DisableFast+0x4c>
 8000f52:	2304      	movs	r3, #4
 8000f54:	e006      	b.n	8000f64 <LL_TIM_OC_DisableFast+0x4c>
 8000f56:	2303      	movs	r3, #3
 8000f58:	e004      	b.n	8000f64 <LL_TIM_OC_DisableFast+0x4c>
 8000f5a:	2302      	movs	r3, #2
 8000f5c:	e002      	b.n	8000f64 <LL_TIM_OC_DisableFast+0x4c>
 8000f5e:	2301      	movs	r3, #1
 8000f60:	e000      	b.n	8000f64 <LL_TIM_OC_DisableFast+0x4c>
 8000f62:	2300      	movs	r3, #0
 8000f64:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	3318      	adds	r3, #24
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	7bfb      	ldrb	r3, [r7, #15]
 8000f6e:	4a0b      	ldr	r2, [pc, #44]	; (8000f9c <LL_TIM_OC_DisableFast+0x84>)
 8000f70:	5cd3      	ldrb	r3, [r2, r3]
 8000f72:	440b      	add	r3, r1
 8000f74:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8000f76:	68bb      	ldr	r3, [r7, #8]
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	7bfb      	ldrb	r3, [r7, #15]
 8000f7c:	4908      	ldr	r1, [pc, #32]	; (8000fa0 <LL_TIM_OC_DisableFast+0x88>)
 8000f7e:	5ccb      	ldrb	r3, [r1, r3]
 8000f80:	4619      	mov	r1, r3
 8000f82:	2304      	movs	r3, #4
 8000f84:	408b      	lsls	r3, r1
 8000f86:	43db      	mvns	r3, r3
 8000f88:	401a      	ands	r2, r3
 8000f8a:	68bb      	ldr	r3, [r7, #8]
 8000f8c:	601a      	str	r2, [r3, #0]
}
 8000f8e:	bf00      	nop
 8000f90:	3714      	adds	r7, #20
 8000f92:	46bd      	mov	sp, r7
 8000f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop
 8000f9c:	080022e0 	.word	0x080022e0
 8000fa0:	080022e8 	.word	0x080022e8

08000fa4 <LL_TIM_OC_EnablePreload>:
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b085      	sub	sp, #20
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	2b01      	cmp	r3, #1
 8000fb2:	d01c      	beq.n	8000fee <LL_TIM_OC_EnablePreload+0x4a>
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	2b04      	cmp	r3, #4
 8000fb8:	d017      	beq.n	8000fea <LL_TIM_OC_EnablePreload+0x46>
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	2b10      	cmp	r3, #16
 8000fbe:	d012      	beq.n	8000fe6 <LL_TIM_OC_EnablePreload+0x42>
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	2b40      	cmp	r3, #64	; 0x40
 8000fc4:	d00d      	beq.n	8000fe2 <LL_TIM_OC_EnablePreload+0x3e>
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000fcc:	d007      	beq.n	8000fde <LL_TIM_OC_EnablePreload+0x3a>
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000fd4:	d101      	bne.n	8000fda <LL_TIM_OC_EnablePreload+0x36>
 8000fd6:	2305      	movs	r3, #5
 8000fd8:	e00a      	b.n	8000ff0 <LL_TIM_OC_EnablePreload+0x4c>
 8000fda:	2306      	movs	r3, #6
 8000fdc:	e008      	b.n	8000ff0 <LL_TIM_OC_EnablePreload+0x4c>
 8000fde:	2304      	movs	r3, #4
 8000fe0:	e006      	b.n	8000ff0 <LL_TIM_OC_EnablePreload+0x4c>
 8000fe2:	2303      	movs	r3, #3
 8000fe4:	e004      	b.n	8000ff0 <LL_TIM_OC_EnablePreload+0x4c>
 8000fe6:	2302      	movs	r3, #2
 8000fe8:	e002      	b.n	8000ff0 <LL_TIM_OC_EnablePreload+0x4c>
 8000fea:	2301      	movs	r3, #1
 8000fec:	e000      	b.n	8000ff0 <LL_TIM_OC_EnablePreload+0x4c>
 8000fee:	2300      	movs	r3, #0
 8000ff0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	3318      	adds	r3, #24
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	7bfb      	ldrb	r3, [r7, #15]
 8000ffa:	4a0a      	ldr	r2, [pc, #40]	; (8001024 <LL_TIM_OC_EnablePreload+0x80>)
 8000ffc:	5cd3      	ldrb	r3, [r2, r3]
 8000ffe:	440b      	add	r3, r1
 8001000:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8001002:	68bb      	ldr	r3, [r7, #8]
 8001004:	681a      	ldr	r2, [r3, #0]
 8001006:	7bfb      	ldrb	r3, [r7, #15]
 8001008:	4907      	ldr	r1, [pc, #28]	; (8001028 <LL_TIM_OC_EnablePreload+0x84>)
 800100a:	5ccb      	ldrb	r3, [r1, r3]
 800100c:	4619      	mov	r1, r3
 800100e:	2308      	movs	r3, #8
 8001010:	408b      	lsls	r3, r1
 8001012:	431a      	orrs	r2, r3
 8001014:	68bb      	ldr	r3, [r7, #8]
 8001016:	601a      	str	r2, [r3, #0]
}
 8001018:	bf00      	nop
 800101a:	3714      	adds	r7, #20
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr
 8001024:	080022e0 	.word	0x080022e0
 8001028:	080022e8 	.word	0x080022e8

0800102c <LL_TIM_IC_SetActiveInput>:
  *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
  *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiveInput)
{
 800102c:	b480      	push	{r7}
 800102e:	b087      	sub	sp, #28
 8001030:	af00      	add	r7, sp, #0
 8001032:	60f8      	str	r0, [r7, #12]
 8001034:	60b9      	str	r1, [r7, #8]
 8001036:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001038:	68bb      	ldr	r3, [r7, #8]
 800103a:	2b01      	cmp	r3, #1
 800103c:	d01c      	beq.n	8001078 <LL_TIM_IC_SetActiveInput+0x4c>
 800103e:	68bb      	ldr	r3, [r7, #8]
 8001040:	2b04      	cmp	r3, #4
 8001042:	d017      	beq.n	8001074 <LL_TIM_IC_SetActiveInput+0x48>
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	2b10      	cmp	r3, #16
 8001048:	d012      	beq.n	8001070 <LL_TIM_IC_SetActiveInput+0x44>
 800104a:	68bb      	ldr	r3, [r7, #8]
 800104c:	2b40      	cmp	r3, #64	; 0x40
 800104e:	d00d      	beq.n	800106c <LL_TIM_IC_SetActiveInput+0x40>
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001056:	d007      	beq.n	8001068 <LL_TIM_IC_SetActiveInput+0x3c>
 8001058:	68bb      	ldr	r3, [r7, #8]
 800105a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800105e:	d101      	bne.n	8001064 <LL_TIM_IC_SetActiveInput+0x38>
 8001060:	2305      	movs	r3, #5
 8001062:	e00a      	b.n	800107a <LL_TIM_IC_SetActiveInput+0x4e>
 8001064:	2306      	movs	r3, #6
 8001066:	e008      	b.n	800107a <LL_TIM_IC_SetActiveInput+0x4e>
 8001068:	2304      	movs	r3, #4
 800106a:	e006      	b.n	800107a <LL_TIM_IC_SetActiveInput+0x4e>
 800106c:	2303      	movs	r3, #3
 800106e:	e004      	b.n	800107a <LL_TIM_IC_SetActiveInput+0x4e>
 8001070:	2302      	movs	r3, #2
 8001072:	e002      	b.n	800107a <LL_TIM_IC_SetActiveInput+0x4e>
 8001074:	2301      	movs	r3, #1
 8001076:	e000      	b.n	800107a <LL_TIM_IC_SetActiveInput+0x4e>
 8001078:	2300      	movs	r3, #0
 800107a:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	3318      	adds	r3, #24
 8001080:	4619      	mov	r1, r3
 8001082:	7dfb      	ldrb	r3, [r7, #23]
 8001084:	4a0e      	ldr	r2, [pc, #56]	; (80010c0 <LL_TIM_IC_SetActiveInput+0x94>)
 8001086:	5cd3      	ldrb	r3, [r2, r3]
 8001088:	440b      	add	r3, r1
 800108a:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 800108c:	693b      	ldr	r3, [r7, #16]
 800108e:	681a      	ldr	r2, [r3, #0]
 8001090:	7dfb      	ldrb	r3, [r7, #23]
 8001092:	490c      	ldr	r1, [pc, #48]	; (80010c4 <LL_TIM_IC_SetActiveInput+0x98>)
 8001094:	5ccb      	ldrb	r3, [r1, r3]
 8001096:	4619      	mov	r1, r3
 8001098:	2303      	movs	r3, #3
 800109a:	408b      	lsls	r3, r1
 800109c:	43db      	mvns	r3, r3
 800109e:	401a      	ands	r2, r3
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	0c1b      	lsrs	r3, r3, #16
 80010a4:	7df9      	ldrb	r1, [r7, #23]
 80010a6:	4807      	ldr	r0, [pc, #28]	; (80010c4 <LL_TIM_IC_SetActiveInput+0x98>)
 80010a8:	5c41      	ldrb	r1, [r0, r1]
 80010aa:	408b      	lsls	r3, r1
 80010ac:	431a      	orrs	r2, r3
 80010ae:	693b      	ldr	r3, [r7, #16]
 80010b0:	601a      	str	r2, [r3, #0]
}
 80010b2:	bf00      	nop
 80010b4:	371c      	adds	r7, #28
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	080022e0 	.word	0x080022e0
 80010c4:	080022f0 	.word	0x080022f0

080010c8 <LL_TIM_IC_SetPrescaler>:
  *         @arg @ref LL_TIM_ICPSC_DIV4
  *         @arg @ref LL_TIM_ICPSC_DIV8
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b087      	sub	sp, #28
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	60f8      	str	r0, [r7, #12]
 80010d0:	60b9      	str	r1, [r7, #8]
 80010d2:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80010d4:	68bb      	ldr	r3, [r7, #8]
 80010d6:	2b01      	cmp	r3, #1
 80010d8:	d01c      	beq.n	8001114 <LL_TIM_IC_SetPrescaler+0x4c>
 80010da:	68bb      	ldr	r3, [r7, #8]
 80010dc:	2b04      	cmp	r3, #4
 80010de:	d017      	beq.n	8001110 <LL_TIM_IC_SetPrescaler+0x48>
 80010e0:	68bb      	ldr	r3, [r7, #8]
 80010e2:	2b10      	cmp	r3, #16
 80010e4:	d012      	beq.n	800110c <LL_TIM_IC_SetPrescaler+0x44>
 80010e6:	68bb      	ldr	r3, [r7, #8]
 80010e8:	2b40      	cmp	r3, #64	; 0x40
 80010ea:	d00d      	beq.n	8001108 <LL_TIM_IC_SetPrescaler+0x40>
 80010ec:	68bb      	ldr	r3, [r7, #8]
 80010ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80010f2:	d007      	beq.n	8001104 <LL_TIM_IC_SetPrescaler+0x3c>
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80010fa:	d101      	bne.n	8001100 <LL_TIM_IC_SetPrescaler+0x38>
 80010fc:	2305      	movs	r3, #5
 80010fe:	e00a      	b.n	8001116 <LL_TIM_IC_SetPrescaler+0x4e>
 8001100:	2306      	movs	r3, #6
 8001102:	e008      	b.n	8001116 <LL_TIM_IC_SetPrescaler+0x4e>
 8001104:	2304      	movs	r3, #4
 8001106:	e006      	b.n	8001116 <LL_TIM_IC_SetPrescaler+0x4e>
 8001108:	2303      	movs	r3, #3
 800110a:	e004      	b.n	8001116 <LL_TIM_IC_SetPrescaler+0x4e>
 800110c:	2302      	movs	r3, #2
 800110e:	e002      	b.n	8001116 <LL_TIM_IC_SetPrescaler+0x4e>
 8001110:	2301      	movs	r3, #1
 8001112:	e000      	b.n	8001116 <LL_TIM_IC_SetPrescaler+0x4e>
 8001114:	2300      	movs	r3, #0
 8001116:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	3318      	adds	r3, #24
 800111c:	4619      	mov	r1, r3
 800111e:	7dfb      	ldrb	r3, [r7, #23]
 8001120:	4a0e      	ldr	r2, [pc, #56]	; (800115c <LL_TIM_IC_SetPrescaler+0x94>)
 8001122:	5cd3      	ldrb	r3, [r2, r3]
 8001124:	440b      	add	r3, r1
 8001126:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8001128:	693b      	ldr	r3, [r7, #16]
 800112a:	681a      	ldr	r2, [r3, #0]
 800112c:	7dfb      	ldrb	r3, [r7, #23]
 800112e:	490c      	ldr	r1, [pc, #48]	; (8001160 <LL_TIM_IC_SetPrescaler+0x98>)
 8001130:	5ccb      	ldrb	r3, [r1, r3]
 8001132:	4619      	mov	r1, r3
 8001134:	230c      	movs	r3, #12
 8001136:	408b      	lsls	r3, r1
 8001138:	43db      	mvns	r3, r3
 800113a:	401a      	ands	r2, r3
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	0c1b      	lsrs	r3, r3, #16
 8001140:	7df9      	ldrb	r1, [r7, #23]
 8001142:	4807      	ldr	r0, [pc, #28]	; (8001160 <LL_TIM_IC_SetPrescaler+0x98>)
 8001144:	5c41      	ldrb	r1, [r0, r1]
 8001146:	408b      	lsls	r3, r1
 8001148:	431a      	orrs	r2, r3
 800114a:	693b      	ldr	r3, [r7, #16]
 800114c:	601a      	str	r2, [r3, #0]
}
 800114e:	bf00      	nop
 8001150:	371c      	adds	r7, #28
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop
 800115c:	080022e0 	.word	0x080022e0
 8001160:	080022f0 	.word	0x080022f0

08001164 <LL_TIM_IC_SetFilter>:
  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
{
 8001164:	b480      	push	{r7}
 8001166:	b087      	sub	sp, #28
 8001168:	af00      	add	r7, sp, #0
 800116a:	60f8      	str	r0, [r7, #12]
 800116c:	60b9      	str	r1, [r7, #8]
 800116e:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	2b01      	cmp	r3, #1
 8001174:	d01c      	beq.n	80011b0 <LL_TIM_IC_SetFilter+0x4c>
 8001176:	68bb      	ldr	r3, [r7, #8]
 8001178:	2b04      	cmp	r3, #4
 800117a:	d017      	beq.n	80011ac <LL_TIM_IC_SetFilter+0x48>
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	2b10      	cmp	r3, #16
 8001180:	d012      	beq.n	80011a8 <LL_TIM_IC_SetFilter+0x44>
 8001182:	68bb      	ldr	r3, [r7, #8]
 8001184:	2b40      	cmp	r3, #64	; 0x40
 8001186:	d00d      	beq.n	80011a4 <LL_TIM_IC_SetFilter+0x40>
 8001188:	68bb      	ldr	r3, [r7, #8]
 800118a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800118e:	d007      	beq.n	80011a0 <LL_TIM_IC_SetFilter+0x3c>
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001196:	d101      	bne.n	800119c <LL_TIM_IC_SetFilter+0x38>
 8001198:	2305      	movs	r3, #5
 800119a:	e00a      	b.n	80011b2 <LL_TIM_IC_SetFilter+0x4e>
 800119c:	2306      	movs	r3, #6
 800119e:	e008      	b.n	80011b2 <LL_TIM_IC_SetFilter+0x4e>
 80011a0:	2304      	movs	r3, #4
 80011a2:	e006      	b.n	80011b2 <LL_TIM_IC_SetFilter+0x4e>
 80011a4:	2303      	movs	r3, #3
 80011a6:	e004      	b.n	80011b2 <LL_TIM_IC_SetFilter+0x4e>
 80011a8:	2302      	movs	r3, #2
 80011aa:	e002      	b.n	80011b2 <LL_TIM_IC_SetFilter+0x4e>
 80011ac:	2301      	movs	r3, #1
 80011ae:	e000      	b.n	80011b2 <LL_TIM_IC_SetFilter+0x4e>
 80011b0:	2300      	movs	r3, #0
 80011b2:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	3318      	adds	r3, #24
 80011b8:	4619      	mov	r1, r3
 80011ba:	7dfb      	ldrb	r3, [r7, #23]
 80011bc:	4a0e      	ldr	r2, [pc, #56]	; (80011f8 <LL_TIM_IC_SetFilter+0x94>)
 80011be:	5cd3      	ldrb	r3, [r2, r3]
 80011c0:	440b      	add	r3, r1
 80011c2:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	681a      	ldr	r2, [r3, #0]
 80011c8:	7dfb      	ldrb	r3, [r7, #23]
 80011ca:	490c      	ldr	r1, [pc, #48]	; (80011fc <LL_TIM_IC_SetFilter+0x98>)
 80011cc:	5ccb      	ldrb	r3, [r1, r3]
 80011ce:	4619      	mov	r1, r3
 80011d0:	23f0      	movs	r3, #240	; 0xf0
 80011d2:	408b      	lsls	r3, r1
 80011d4:	43db      	mvns	r3, r3
 80011d6:	401a      	ands	r2, r3
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	0c1b      	lsrs	r3, r3, #16
 80011dc:	7df9      	ldrb	r1, [r7, #23]
 80011de:	4807      	ldr	r0, [pc, #28]	; (80011fc <LL_TIM_IC_SetFilter+0x98>)
 80011e0:	5c41      	ldrb	r1, [r0, r1]
 80011e2:	408b      	lsls	r3, r1
 80011e4:	431a      	orrs	r2, r3
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	601a      	str	r2, [r3, #0]
}
 80011ea:	bf00      	nop
 80011ec:	371c      	adds	r7, #28
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr
 80011f6:	bf00      	nop
 80011f8:	080022e0 	.word	0x080022e0
 80011fc:	080022f0 	.word	0x080022f0

08001200 <LL_TIM_IC_SetPolarity>:
  *         @arg @ref LL_TIM_IC_POLARITY_FALLING
  *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity)
{
 8001200:	b480      	push	{r7}
 8001202:	b087      	sub	sp, #28
 8001204:	af00      	add	r7, sp, #0
 8001206:	60f8      	str	r0, [r7, #12]
 8001208:	60b9      	str	r1, [r7, #8]
 800120a:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800120c:	68bb      	ldr	r3, [r7, #8]
 800120e:	2b01      	cmp	r3, #1
 8001210:	d01c      	beq.n	800124c <LL_TIM_IC_SetPolarity+0x4c>
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	2b04      	cmp	r3, #4
 8001216:	d017      	beq.n	8001248 <LL_TIM_IC_SetPolarity+0x48>
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	2b10      	cmp	r3, #16
 800121c:	d012      	beq.n	8001244 <LL_TIM_IC_SetPolarity+0x44>
 800121e:	68bb      	ldr	r3, [r7, #8]
 8001220:	2b40      	cmp	r3, #64	; 0x40
 8001222:	d00d      	beq.n	8001240 <LL_TIM_IC_SetPolarity+0x40>
 8001224:	68bb      	ldr	r3, [r7, #8]
 8001226:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800122a:	d007      	beq.n	800123c <LL_TIM_IC_SetPolarity+0x3c>
 800122c:	68bb      	ldr	r3, [r7, #8]
 800122e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001232:	d101      	bne.n	8001238 <LL_TIM_IC_SetPolarity+0x38>
 8001234:	2305      	movs	r3, #5
 8001236:	e00a      	b.n	800124e <LL_TIM_IC_SetPolarity+0x4e>
 8001238:	2306      	movs	r3, #6
 800123a:	e008      	b.n	800124e <LL_TIM_IC_SetPolarity+0x4e>
 800123c:	2304      	movs	r3, #4
 800123e:	e006      	b.n	800124e <LL_TIM_IC_SetPolarity+0x4e>
 8001240:	2303      	movs	r3, #3
 8001242:	e004      	b.n	800124e <LL_TIM_IC_SetPolarity+0x4e>
 8001244:	2302      	movs	r3, #2
 8001246:	e002      	b.n	800124e <LL_TIM_IC_SetPolarity+0x4e>
 8001248:	2301      	movs	r3, #1
 800124a:	e000      	b.n	800124e <LL_TIM_IC_SetPolarity+0x4e>
 800124c:	2300      	movs	r3, #0
 800124e:	75fb      	strb	r3, [r7, #23]
  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	6a1a      	ldr	r2, [r3, #32]
 8001254:	7dfb      	ldrb	r3, [r7, #23]
 8001256:	490b      	ldr	r1, [pc, #44]	; (8001284 <LL_TIM_IC_SetPolarity+0x84>)
 8001258:	5ccb      	ldrb	r3, [r1, r3]
 800125a:	4619      	mov	r1, r3
 800125c:	230a      	movs	r3, #10
 800125e:	408b      	lsls	r3, r1
 8001260:	43db      	mvns	r3, r3
 8001262:	401a      	ands	r2, r3
 8001264:	7dfb      	ldrb	r3, [r7, #23]
 8001266:	4907      	ldr	r1, [pc, #28]	; (8001284 <LL_TIM_IC_SetPolarity+0x84>)
 8001268:	5ccb      	ldrb	r3, [r1, r3]
 800126a:	4619      	mov	r1, r3
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	408b      	lsls	r3, r1
 8001270:	431a      	orrs	r2, r3
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	621a      	str	r2, [r3, #32]
             ICPolarity << SHIFT_TAB_CCxP[iChannel]);
}
 8001276:	bf00      	nop
 8001278:	371c      	adds	r7, #28
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	080022f8 	.word	0x080022f8

08001288 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8001288:	b480      	push	{r7}
 800128a:	b083      	sub	sp, #12
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
 8001290:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	689b      	ldr	r3, [r3, #8]
 8001296:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800129a:	f023 0307 	bic.w	r3, r3, #7
 800129e:	683a      	ldr	r2, [r7, #0]
 80012a0:	431a      	orrs	r2, r3
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	609a      	str	r2, [r3, #8]
}
 80012a6:	bf00      	nop
 80012a8:	370c      	adds	r7, #12
 80012aa:	46bd      	mov	sp, r7
 80012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b0:	4770      	bx	lr

080012b2 <LL_TIM_SetEncoderMode>:
  *         @arg @ref LL_TIM_ENCODERMODE_X2_TI2
  *         @arg @ref LL_TIM_ENCODERMODE_X4_TI12
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode)
{
 80012b2:	b480      	push	{r7}
 80012b4:	b083      	sub	sp, #12
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	6078      	str	r0, [r7, #4]
 80012ba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	689b      	ldr	r3, [r3, #8]
 80012c0:	f023 0207 	bic.w	r2, r3, #7
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	431a      	orrs	r2, r3
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	609a      	str	r2, [r3, #8]
}
 80012cc:	bf00      	nop
 80012ce:	370c      	adds	r7, #12
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr

080012d8 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 80012d8:	b480      	push	{r7}
 80012da:	b083      	sub	sp, #12
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
 80012e0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	431a      	orrs	r2, r3
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	605a      	str	r2, [r3, #4]
}
 80012f2:	bf00      	nop
 80012f4:	370c      	adds	r7, #12
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr

080012fe <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 80012fe:	b480      	push	{r7}
 8001300:	b083      	sub	sp, #12
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	689b      	ldr	r3, [r3, #8]
 800130a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	609a      	str	r2, [r3, #8]
}
 8001312:	bf00      	nop
 8001314:	370c      	adds	r7, #12
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr
	...

08001320 <MX_TIM2_Init>:

/* USER CODE END 0 */

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b094      	sub	sp, #80	; 0x50
 8001324:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001326:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800132a:	2200      	movs	r2, #0
 800132c:	601a      	str	r2, [r3, #0]
 800132e:	605a      	str	r2, [r3, #4]
 8001330:	609a      	str	r2, [r3, #8]
 8001332:	60da      	str	r2, [r3, #12]
 8001334:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8001336:	f107 031c 	add.w	r3, r7, #28
 800133a:	2220      	movs	r2, #32
 800133c:	2100      	movs	r1, #0
 800133e:	4618      	mov	r0, r3
 8001340:	f000 ffba 	bl	80022b8 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001344:	1d3b      	adds	r3, r7, #4
 8001346:	2200      	movs	r2, #0
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	605a      	str	r2, [r3, #4]
 800134c:	609a      	str	r2, [r3, #8]
 800134e:	60da      	str	r2, [r3, #12]
 8001350:	611a      	str	r2, [r3, #16]
 8001352:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8001354:	2001      	movs	r0, #1
 8001356:	f7ff fd9f 	bl	8000e98 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 42;
 800135a:	232a      	movs	r3, #42	; 0x2a
 800135c:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800135e:	2300      	movs	r3, #0
 8001360:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 100;
 8001362:	2364      	movs	r3, #100	; 0x64
 8001364:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001366:	2300      	movs	r3, #0
 8001368:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 800136a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800136e:	4619      	mov	r1, r3
 8001370:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001374:	f000 fc9e 	bl	8001cb4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 8001378:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800137c:	f7ff fdbc 	bl	8000ef8 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001380:	2100      	movs	r1, #0
 8001382:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001386:	f7ff ff7f 	bl	8001288 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH2);
 800138a:	2110      	movs	r1, #16
 800138c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001390:	f7ff fe08 	bl	8000fa4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8001394:	2360      	movs	r3, #96	; 0x60
 8001396:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8001398:	2300      	movs	r3, #0
 800139a:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800139c:	2300      	movs	r3, #0
 800139e:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 80013a0:	2300      	movs	r3, #0
 80013a2:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80013a4:	2300      	movs	r3, #0
 80013a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 80013a8:	f107 031c 	add.w	r3, r7, #28
 80013ac:	461a      	mov	r2, r3
 80013ae:	2110      	movs	r1, #16
 80013b0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80013b4:	f000 fd18 	bl	8001de8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH2);
 80013b8:	2110      	movs	r1, #16
 80013ba:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80013be:	f7ff fdab 	bl	8000f18 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH3);
 80013c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013c6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80013ca:	f7ff fdeb 	bl	8000fa4 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 80013ce:	f107 031c 	add.w	r3, r7, #28
 80013d2:	461a      	mov	r2, r3
 80013d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013d8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80013dc:	f000 fd04 	bl	8001de8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH3);
 80013e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013e4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80013e8:	f7ff fd96 	bl	8000f18 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 80013ec:	2100      	movs	r1, #0
 80013ee:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80013f2:	f7ff ff71 	bl	80012d8 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 80013f6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80013fa:	f7ff ff80 	bl	80012fe <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80013fe:	2001      	movs	r0, #1
 8001400:	f7ff fd32 	bl	8000e68 <LL_AHB1_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1|LL_GPIO_PIN_2;
 8001404:	2306      	movs	r3, #6
 8001406:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001408:	2302      	movs	r3, #2
 800140a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800140c:	2303      	movs	r3, #3
 800140e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001410:	2300      	movs	r3, #0
 8001412:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001414:	2300      	movs	r3, #0
 8001416:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8001418:	2301      	movs	r3, #1
 800141a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800141c:	1d3b      	adds	r3, r7, #4
 800141e:	4619      	mov	r1, r3
 8001420:	4803      	ldr	r0, [pc, #12]	; (8001430 <MX_TIM2_Init+0x110>)
 8001422:	f000 fb61 	bl	8001ae8 <LL_GPIO_Init>

}
 8001426:	bf00      	nop
 8001428:	3750      	adds	r7, #80	; 0x50
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	40020000 	.word	0x40020000

08001434 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b08c      	sub	sp, #48	; 0x30
 8001438:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800143a:	f107 031c 	add.w	r3, r7, #28
 800143e:	2200      	movs	r2, #0
 8001440:	601a      	str	r2, [r3, #0]
 8001442:	605a      	str	r2, [r3, #4]
 8001444:	609a      	str	r2, [r3, #8]
 8001446:	60da      	str	r2, [r3, #12]
 8001448:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800144a:	1d3b      	adds	r3, r7, #4
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
 8001450:	605a      	str	r2, [r3, #4]
 8001452:	609a      	str	r2, [r3, #8]
 8001454:	60da      	str	r2, [r3, #12]
 8001456:	611a      	str	r2, [r3, #16]
 8001458:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 800145a:	2004      	movs	r0, #4
 800145c:	f7ff fd1c 	bl	8000e98 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001460:	2002      	movs	r0, #2
 8001462:	f7ff fd01 	bl	8000e68 <LL_AHB1_GRP1_EnableClock>
  /**TIM4 GPIO Configuration
  PB6   ------> TIM4_CH1
  PB7   ------> TIM4_CH2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8001466:	23c0      	movs	r3, #192	; 0xc0
 8001468:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800146a:	2302      	movs	r3, #2
 800146c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800146e:	2303      	movs	r3, #3
 8001470:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001472:	2300      	movs	r3, #0
 8001474:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001476:	2301      	movs	r3, #1
 8001478:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 800147a:	2302      	movs	r3, #2
 800147c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800147e:	1d3b      	adds	r3, r7, #4
 8001480:	4619      	mov	r1, r3
 8001482:	4832      	ldr	r0, [pc, #200]	; (800154c <MX_TIM4_Init+0x118>)
 8001484:	f000 fb30 	bl	8001ae8 <LL_GPIO_Init>

  /* TIM4 interrupt Init */
  NVIC_SetPriority(TIM4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001488:	f7ff fc64 	bl	8000d54 <__NVIC_GetPriorityGrouping>
 800148c:	4603      	mov	r3, r0
 800148e:	2200      	movs	r2, #0
 8001490:	2100      	movs	r1, #0
 8001492:	4618      	mov	r0, r3
 8001494:	f7ff fcb4 	bl	8000e00 <NVIC_EncodePriority>
 8001498:	4603      	mov	r3, r0
 800149a:	4619      	mov	r1, r3
 800149c:	201e      	movs	r0, #30
 800149e:	f7ff fc85 	bl	8000dac <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM4_IRQn);
 80014a2:	201e      	movs	r0, #30
 80014a4:	f7ff fc64 	bl	8000d70 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  LL_TIM_SetEncoderMode(TIM4, LL_TIM_ENCODERMODE_X2_TI1);
 80014a8:	2101      	movs	r1, #1
 80014aa:	4829      	ldr	r0, [pc, #164]	; (8001550 <MX_TIM4_Init+0x11c>)
 80014ac:	f7ff ff01 	bl	80012b2 <LL_TIM_SetEncoderMode>
  LL_TIM_IC_SetActiveInput(TIM4, LL_TIM_CHANNEL_CH1, LL_TIM_ACTIVEINPUT_DIRECTTI);
 80014b0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80014b4:	2101      	movs	r1, #1
 80014b6:	4826      	ldr	r0, [pc, #152]	; (8001550 <MX_TIM4_Init+0x11c>)
 80014b8:	f7ff fdb8 	bl	800102c <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM4, LL_TIM_CHANNEL_CH1, LL_TIM_ICPSC_DIV1);
 80014bc:	2200      	movs	r2, #0
 80014be:	2101      	movs	r1, #1
 80014c0:	4823      	ldr	r0, [pc, #140]	; (8001550 <MX_TIM4_Init+0x11c>)
 80014c2:	f7ff fe01 	bl	80010c8 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM4, LL_TIM_CHANNEL_CH1, LL_TIM_IC_FILTER_FDIV32_N8);
 80014c6:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
 80014ca:	2101      	movs	r1, #1
 80014cc:	4820      	ldr	r0, [pc, #128]	; (8001550 <MX_TIM4_Init+0x11c>)
 80014ce:	f7ff fe49 	bl	8001164 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM4, LL_TIM_CHANNEL_CH1, LL_TIM_IC_POLARITY_RISING);
 80014d2:	2200      	movs	r2, #0
 80014d4:	2101      	movs	r1, #1
 80014d6:	481e      	ldr	r0, [pc, #120]	; (8001550 <MX_TIM4_Init+0x11c>)
 80014d8:	f7ff fe92 	bl	8001200 <LL_TIM_IC_SetPolarity>
  LL_TIM_IC_SetActiveInput(TIM4, LL_TIM_CHANNEL_CH2, LL_TIM_ACTIVEINPUT_DIRECTTI);
 80014dc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80014e0:	2110      	movs	r1, #16
 80014e2:	481b      	ldr	r0, [pc, #108]	; (8001550 <MX_TIM4_Init+0x11c>)
 80014e4:	f7ff fda2 	bl	800102c <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM4, LL_TIM_CHANNEL_CH2, LL_TIM_ICPSC_DIV1);
 80014e8:	2200      	movs	r2, #0
 80014ea:	2110      	movs	r1, #16
 80014ec:	4818      	ldr	r0, [pc, #96]	; (8001550 <MX_TIM4_Init+0x11c>)
 80014ee:	f7ff fdeb 	bl	80010c8 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM4, LL_TIM_CHANNEL_CH2, LL_TIM_IC_FILTER_FDIV32_N8);
 80014f2:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
 80014f6:	2110      	movs	r1, #16
 80014f8:	4815      	ldr	r0, [pc, #84]	; (8001550 <MX_TIM4_Init+0x11c>)
 80014fa:	f7ff fe33 	bl	8001164 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM4, LL_TIM_CHANNEL_CH2, LL_TIM_IC_POLARITY_RISING);
 80014fe:	2200      	movs	r2, #0
 8001500:	2110      	movs	r1, #16
 8001502:	4813      	ldr	r0, [pc, #76]	; (8001550 <MX_TIM4_Init+0x11c>)
 8001504:	f7ff fe7c 	bl	8001200 <LL_TIM_IC_SetPolarity>
  TIM_InitStruct.Prescaler = 0;
 8001508:	2300      	movs	r3, #0
 800150a:	83bb      	strh	r3, [r7, #28]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800150c:	2300      	movs	r3, #0
 800150e:	623b      	str	r3, [r7, #32]
  TIM_InitStruct.Autoreload = 65535;
 8001510:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001514:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001516:	2300      	movs	r3, #0
 8001518:	62bb      	str	r3, [r7, #40]	; 0x28
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 800151a:	f107 031c 	add.w	r3, r7, #28
 800151e:	4619      	mov	r1, r3
 8001520:	480b      	ldr	r0, [pc, #44]	; (8001550 <MX_TIM4_Init+0x11c>)
 8001522:	f000 fbc7 	bl	8001cb4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 8001526:	480a      	ldr	r0, [pc, #40]	; (8001550 <MX_TIM4_Init+0x11c>)
 8001528:	f7ff fce6 	bl	8000ef8 <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_CC1IF);
 800152c:	2130      	movs	r1, #48	; 0x30
 800152e:	4808      	ldr	r0, [pc, #32]	; (8001550 <MX_TIM4_Init+0x11c>)
 8001530:	f7ff fed2 	bl	80012d8 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 8001534:	4806      	ldr	r0, [pc, #24]	; (8001550 <MX_TIM4_Init+0x11c>)
 8001536:	f7ff fee2 	bl	80012fe <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM4_Init 2 */
  TIM4->CNT = 32000; // Write this number to register to avoid negative numbers and overflow
 800153a:	4b05      	ldr	r3, [pc, #20]	; (8001550 <MX_TIM4_Init+0x11c>)
 800153c:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8001540:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE END TIM4_Init 2 */

}
 8001542:	bf00      	nop
 8001544:	3730      	adds	r7, #48	; 0x30
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	40020400 	.word	0x40020400
 8001550:	40000800 	.word	0x40000800

08001554 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b08c      	sub	sp, #48	; 0x30
 8001558:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800155a:	f107 031c 	add.w	r3, r7, #28
 800155e:	2200      	movs	r2, #0
 8001560:	601a      	str	r2, [r3, #0]
 8001562:	605a      	str	r2, [r3, #4]
 8001564:	609a      	str	r2, [r3, #8]
 8001566:	60da      	str	r2, [r3, #12]
 8001568:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800156a:	1d3b      	adds	r3, r7, #4
 800156c:	2200      	movs	r2, #0
 800156e:	601a      	str	r2, [r3, #0]
 8001570:	605a      	str	r2, [r3, #4]
 8001572:	609a      	str	r2, [r3, #8]
 8001574:	60da      	str	r2, [r3, #12]
 8001576:	611a      	str	r2, [r3, #16]
 8001578:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM8);
 800157a:	2002      	movs	r0, #2
 800157c:	f7ff fca4 	bl	8000ec8 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001580:	2004      	movs	r0, #4
 8001582:	f7ff fc71 	bl	8000e68 <LL_AHB1_GRP1_EnableClock>
  /**TIM8 GPIO Configuration
  PC6   ------> TIM8_CH1
  PC7   ------> TIM8_CH2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8001586:	23c0      	movs	r3, #192	; 0xc0
 8001588:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800158a:	2302      	movs	r3, #2
 800158c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800158e:	2303      	movs	r3, #3
 8001590:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001592:	2300      	movs	r3, #0
 8001594:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001596:	2301      	movs	r3, #1
 8001598:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_3;
 800159a:	2303      	movs	r3, #3
 800159c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800159e:	1d3b      	adds	r3, r7, #4
 80015a0:	4619      	mov	r1, r3
 80015a2:	482b      	ldr	r0, [pc, #172]	; (8001650 <MX_TIM8_Init+0xfc>)
 80015a4:	f000 faa0 	bl	8001ae8 <LL_GPIO_Init>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  LL_TIM_SetEncoderMode(TIM8, LL_TIM_ENCODERMODE_X2_TI1);
 80015a8:	2101      	movs	r1, #1
 80015aa:	482a      	ldr	r0, [pc, #168]	; (8001654 <MX_TIM8_Init+0x100>)
 80015ac:	f7ff fe81 	bl	80012b2 <LL_TIM_SetEncoderMode>
  LL_TIM_IC_SetActiveInput(TIM8, LL_TIM_CHANNEL_CH1, LL_TIM_ACTIVEINPUT_DIRECTTI);
 80015b0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80015b4:	2101      	movs	r1, #1
 80015b6:	4827      	ldr	r0, [pc, #156]	; (8001654 <MX_TIM8_Init+0x100>)
 80015b8:	f7ff fd38 	bl	800102c <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM8, LL_TIM_CHANNEL_CH1, LL_TIM_ICPSC_DIV1);
 80015bc:	2200      	movs	r2, #0
 80015be:	2101      	movs	r1, #1
 80015c0:	4824      	ldr	r0, [pc, #144]	; (8001654 <MX_TIM8_Init+0x100>)
 80015c2:	f7ff fd81 	bl	80010c8 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM8, LL_TIM_CHANNEL_CH1, LL_TIM_IC_FILTER_FDIV32_N8);
 80015c6:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
 80015ca:	2101      	movs	r1, #1
 80015cc:	4821      	ldr	r0, [pc, #132]	; (8001654 <MX_TIM8_Init+0x100>)
 80015ce:	f7ff fdc9 	bl	8001164 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM8, LL_TIM_CHANNEL_CH1, LL_TIM_IC_POLARITY_RISING);
 80015d2:	2200      	movs	r2, #0
 80015d4:	2101      	movs	r1, #1
 80015d6:	481f      	ldr	r0, [pc, #124]	; (8001654 <MX_TIM8_Init+0x100>)
 80015d8:	f7ff fe12 	bl	8001200 <LL_TIM_IC_SetPolarity>
  LL_TIM_IC_SetActiveInput(TIM8, LL_TIM_CHANNEL_CH2, LL_TIM_ACTIVEINPUT_DIRECTTI);
 80015dc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80015e0:	2110      	movs	r1, #16
 80015e2:	481c      	ldr	r0, [pc, #112]	; (8001654 <MX_TIM8_Init+0x100>)
 80015e4:	f7ff fd22 	bl	800102c <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM8, LL_TIM_CHANNEL_CH2, LL_TIM_ICPSC_DIV1);
 80015e8:	2200      	movs	r2, #0
 80015ea:	2110      	movs	r1, #16
 80015ec:	4819      	ldr	r0, [pc, #100]	; (8001654 <MX_TIM8_Init+0x100>)
 80015ee:	f7ff fd6b 	bl	80010c8 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM8, LL_TIM_CHANNEL_CH2, LL_TIM_IC_FILTER_FDIV32_N8);
 80015f2:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
 80015f6:	2110      	movs	r1, #16
 80015f8:	4816      	ldr	r0, [pc, #88]	; (8001654 <MX_TIM8_Init+0x100>)
 80015fa:	f7ff fdb3 	bl	8001164 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM8, LL_TIM_CHANNEL_CH2, LL_TIM_IC_POLARITY_RISING);
 80015fe:	2200      	movs	r2, #0
 8001600:	2110      	movs	r1, #16
 8001602:	4814      	ldr	r0, [pc, #80]	; (8001654 <MX_TIM8_Init+0x100>)
 8001604:	f7ff fdfc 	bl	8001200 <LL_TIM_IC_SetPolarity>
  TIM_InitStruct.Prescaler = 0;
 8001608:	2300      	movs	r3, #0
 800160a:	83bb      	strh	r3, [r7, #28]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800160c:	2300      	movs	r3, #0
 800160e:	623b      	str	r3, [r7, #32]
  TIM_InitStruct.Autoreload = 65535;
 8001610:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001614:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001616:	2300      	movs	r3, #0
 8001618:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_InitStruct.RepetitionCounter = 0;
 800161a:	2300      	movs	r3, #0
 800161c:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_Init(TIM8, &TIM_InitStruct);
 800161e:	f107 031c 	add.w	r3, r7, #28
 8001622:	4619      	mov	r1, r3
 8001624:	480b      	ldr	r0, [pc, #44]	; (8001654 <MX_TIM8_Init+0x100>)
 8001626:	f000 fb45 	bl	8001cb4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM8);
 800162a:	480a      	ldr	r0, [pc, #40]	; (8001654 <MX_TIM8_Init+0x100>)
 800162c:	f7ff fc64 	bl	8000ef8 <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM8, LL_TIM_TRGO_RESET);
 8001630:	2100      	movs	r1, #0
 8001632:	4808      	ldr	r0, [pc, #32]	; (8001654 <MX_TIM8_Init+0x100>)
 8001634:	f7ff fe50 	bl	80012d8 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM8);
 8001638:	4806      	ldr	r0, [pc, #24]	; (8001654 <MX_TIM8_Init+0x100>)
 800163a:	f7ff fe60 	bl	80012fe <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM8_Init 2 */
  TIM8->CNT = 32000; // Write this number to register to avoid negative numbers and overflow
 800163e:	4b05      	ldr	r3, [pc, #20]	; (8001654 <MX_TIM8_Init+0x100>)
 8001640:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8001644:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE END TIM8_Init 2 */

}
 8001646:	bf00      	nop
 8001648:	3730      	adds	r7, #48	; 0x30
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	40020800 	.word	0x40020800
 8001654:	40010400 	.word	0x40010400

08001658 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001658:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001690 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800165c:	480d      	ldr	r0, [pc, #52]	; (8001694 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800165e:	490e      	ldr	r1, [pc, #56]	; (8001698 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001660:	4a0e      	ldr	r2, [pc, #56]	; (800169c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001662:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001664:	e002      	b.n	800166c <LoopCopyDataInit>

08001666 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001666:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001668:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800166a:	3304      	adds	r3, #4

0800166c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800166c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800166e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001670:	d3f9      	bcc.n	8001666 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001672:	4a0b      	ldr	r2, [pc, #44]	; (80016a0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001674:	4c0b      	ldr	r4, [pc, #44]	; (80016a4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001676:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001678:	e001      	b.n	800167e <LoopFillZerobss>

0800167a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800167a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800167c:	3204      	adds	r2, #4

0800167e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800167e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001680:	d3fb      	bcc.n	800167a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001682:	f7ff fb55 	bl	8000d30 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001686:	f000 fdf3 	bl	8002270 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800168a:	f7ff f9fb 	bl	8000a84 <main>
  bx  lr    
 800168e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001690:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001694:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001698:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 800169c:	08002308 	.word	0x08002308
  ldr r2, =_sbss
 80016a0:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80016a4:	20000020 	.word	0x20000020

080016a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016a8:	e7fe      	b.n	80016a8 <ADC_IRQHandler>
	...

080016ac <LL_EXTI_EnableIT_0_31>:
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 80016b4:	4b05      	ldr	r3, [pc, #20]	; (80016cc <LL_EXTI_EnableIT_0_31+0x20>)
 80016b6:	681a      	ldr	r2, [r3, #0]
 80016b8:	4904      	ldr	r1, [pc, #16]	; (80016cc <LL_EXTI_EnableIT_0_31+0x20>)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	4313      	orrs	r3, r2
 80016be:	600b      	str	r3, [r1, #0]
}
 80016c0:	bf00      	nop
 80016c2:	370c      	adds	r7, #12
 80016c4:	46bd      	mov	sp, r7
 80016c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ca:	4770      	bx	lr
 80016cc:	40013c00 	.word	0x40013c00

080016d0 <LL_EXTI_DisableIT_0_31>:
{
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 80016d8:	4b06      	ldr	r3, [pc, #24]	; (80016f4 <LL_EXTI_DisableIT_0_31+0x24>)
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	43db      	mvns	r3, r3
 80016e0:	4904      	ldr	r1, [pc, #16]	; (80016f4 <LL_EXTI_DisableIT_0_31+0x24>)
 80016e2:	4013      	ands	r3, r2
 80016e4:	600b      	str	r3, [r1, #0]
}
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	40013c00 	.word	0x40013c00

080016f8 <LL_EXTI_EnableEvent_0_31>:
{
 80016f8:	b480      	push	{r7}
 80016fa:	b083      	sub	sp, #12
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8001700:	4b05      	ldr	r3, [pc, #20]	; (8001718 <LL_EXTI_EnableEvent_0_31+0x20>)
 8001702:	685a      	ldr	r2, [r3, #4]
 8001704:	4904      	ldr	r1, [pc, #16]	; (8001718 <LL_EXTI_EnableEvent_0_31+0x20>)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	4313      	orrs	r3, r2
 800170a:	604b      	str	r3, [r1, #4]
}
 800170c:	bf00      	nop
 800170e:	370c      	adds	r7, #12
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr
 8001718:	40013c00 	.word	0x40013c00

0800171c <LL_EXTI_DisableEvent_0_31>:
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8001724:	4b06      	ldr	r3, [pc, #24]	; (8001740 <LL_EXTI_DisableEvent_0_31+0x24>)
 8001726:	685a      	ldr	r2, [r3, #4]
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	43db      	mvns	r3, r3
 800172c:	4904      	ldr	r1, [pc, #16]	; (8001740 <LL_EXTI_DisableEvent_0_31+0x24>)
 800172e:	4013      	ands	r3, r2
 8001730:	604b      	str	r3, [r1, #4]
}
 8001732:	bf00      	nop
 8001734:	370c      	adds	r7, #12
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
 800173e:	bf00      	nop
 8001740:	40013c00 	.word	0x40013c00

08001744 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8001744:	b480      	push	{r7}
 8001746:	b083      	sub	sp, #12
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 800174c:	4b05      	ldr	r3, [pc, #20]	; (8001764 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800174e:	689a      	ldr	r2, [r3, #8]
 8001750:	4904      	ldr	r1, [pc, #16]	; (8001764 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	4313      	orrs	r3, r2
 8001756:	608b      	str	r3, [r1, #8]
}
 8001758:	bf00      	nop
 800175a:	370c      	adds	r7, #12
 800175c:	46bd      	mov	sp, r7
 800175e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001762:	4770      	bx	lr
 8001764:	40013c00 	.word	0x40013c00

08001768 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8001768:	b480      	push	{r7}
 800176a:	b083      	sub	sp, #12
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8001770:	4b06      	ldr	r3, [pc, #24]	; (800178c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8001772:	689a      	ldr	r2, [r3, #8]
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	43db      	mvns	r3, r3
 8001778:	4904      	ldr	r1, [pc, #16]	; (800178c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800177a:	4013      	ands	r3, r2
 800177c:	608b      	str	r3, [r1, #8]
}
 800177e:	bf00      	nop
 8001780:	370c      	adds	r7, #12
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	40013c00 	.word	0x40013c00

08001790 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8001790:	b480      	push	{r7}
 8001792:	b083      	sub	sp, #12
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8001798:	4b05      	ldr	r3, [pc, #20]	; (80017b0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800179a:	68da      	ldr	r2, [r3, #12]
 800179c:	4904      	ldr	r1, [pc, #16]	; (80017b0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	4313      	orrs	r3, r2
 80017a2:	60cb      	str	r3, [r1, #12]
}
 80017a4:	bf00      	nop
 80017a6:	370c      	adds	r7, #12
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr
 80017b0:	40013c00 	.word	0x40013c00

080017b4 <LL_EXTI_DisableFallingTrig_0_31>:
{
 80017b4:	b480      	push	{r7}
 80017b6:	b083      	sub	sp, #12
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 80017bc:	4b06      	ldr	r3, [pc, #24]	; (80017d8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80017be:	68da      	ldr	r2, [r3, #12]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	43db      	mvns	r3, r3
 80017c4:	4904      	ldr	r1, [pc, #16]	; (80017d8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80017c6:	4013      	ands	r3, r2
 80017c8:	60cb      	str	r3, [r1, #12]
}
 80017ca:	bf00      	nop
 80017cc:	370c      	adds	r7, #12
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop
 80017d8:	40013c00 	.word	0x40013c00

080017dc <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b084      	sub	sp, #16
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 80017e4:	2300      	movs	r3, #0
 80017e6:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	791b      	ldrb	r3, [r3, #4]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d065      	beq.n	80018bc <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d06c      	beq.n	80018d2 <LL_EXTI_Init+0xf6>
    {
      switch (EXTI_InitStruct->Mode)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	795b      	ldrb	r3, [r3, #5]
 80017fc:	2b02      	cmp	r3, #2
 80017fe:	d01c      	beq.n	800183a <LL_EXTI_Init+0x5e>
 8001800:	2b02      	cmp	r3, #2
 8001802:	dc25      	bgt.n	8001850 <LL_EXTI_Init+0x74>
 8001804:	2b00      	cmp	r3, #0
 8001806:	d002      	beq.n	800180e <LL_EXTI_Init+0x32>
 8001808:	2b01      	cmp	r3, #1
 800180a:	d00b      	beq.n	8001824 <LL_EXTI_Init+0x48>
 800180c:	e020      	b.n	8001850 <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4618      	mov	r0, r3
 8001814:	f7ff ff82 	bl	800171c <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4618      	mov	r0, r3
 800181e:	f7ff ff45 	bl	80016ac <LL_EXTI_EnableIT_0_31>
          break;
 8001822:	e018      	b.n	8001856 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4618      	mov	r0, r3
 800182a:	f7ff ff51 	bl	80016d0 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4618      	mov	r0, r3
 8001834:	f7ff ff60 	bl	80016f8 <LL_EXTI_EnableEvent_0_31>
          break;
 8001838:	e00d      	b.n	8001856 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	4618      	mov	r0, r3
 8001840:	f7ff ff34 	bl	80016ac <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4618      	mov	r0, r3
 800184a:	f7ff ff55 	bl	80016f8 <LL_EXTI_EnableEvent_0_31>
          break;
 800184e:	e002      	b.n	8001856 <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 8001850:	2301      	movs	r3, #1
 8001852:	73fb      	strb	r3, [r7, #15]
          break;
 8001854:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	799b      	ldrb	r3, [r3, #6]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d039      	beq.n	80018d2 <LL_EXTI_Init+0xf6>
      {
        switch (EXTI_InitStruct->Trigger)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	799b      	ldrb	r3, [r3, #6]
 8001862:	2b03      	cmp	r3, #3
 8001864:	d01c      	beq.n	80018a0 <LL_EXTI_Init+0xc4>
 8001866:	2b03      	cmp	r3, #3
 8001868:	dc25      	bgt.n	80018b6 <LL_EXTI_Init+0xda>
 800186a:	2b01      	cmp	r3, #1
 800186c:	d002      	beq.n	8001874 <LL_EXTI_Init+0x98>
 800186e:	2b02      	cmp	r3, #2
 8001870:	d00b      	beq.n	800188a <LL_EXTI_Init+0xae>
 8001872:	e020      	b.n	80018b6 <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4618      	mov	r0, r3
 800187a:	f7ff ff9b 	bl	80017b4 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4618      	mov	r0, r3
 8001884:	f7ff ff5e 	bl	8001744 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8001888:	e024      	b.n	80018d4 <LL_EXTI_Init+0xf8>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4618      	mov	r0, r3
 8001890:	f7ff ff6a 	bl	8001768 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4618      	mov	r0, r3
 800189a:	f7ff ff79 	bl	8001790 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800189e:	e019      	b.n	80018d4 <LL_EXTI_Init+0xf8>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4618      	mov	r0, r3
 80018a6:	f7ff ff4d 	bl	8001744 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7ff ff6e 	bl	8001790 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80018b4:	e00e      	b.n	80018d4 <LL_EXTI_Init+0xf8>
          default:
            status = ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	73fb      	strb	r3, [r7, #15]
            break;
 80018ba:	e00b      	b.n	80018d4 <LL_EXTI_Init+0xf8>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4618      	mov	r0, r3
 80018c2:	f7ff ff05 	bl	80016d0 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4618      	mov	r0, r3
 80018cc:	f7ff ff26 	bl	800171c <LL_EXTI_DisableEvent_0_31>
 80018d0:	e000      	b.n	80018d4 <LL_EXTI_Init+0xf8>
      }
 80018d2:	bf00      	nop
  }
  return status;
 80018d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	3710      	adds	r7, #16
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}

080018de <LL_GPIO_SetPinMode>:
{
 80018de:	b480      	push	{r7}
 80018e0:	b089      	sub	sp, #36	; 0x24
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	60f8      	str	r0, [r7, #12]
 80018e6:	60b9      	str	r1, [r7, #8]
 80018e8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	68bb      	ldr	r3, [r7, #8]
 80018f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	fa93 f3a3 	rbit	r3, r3
 80018f8:	613b      	str	r3, [r7, #16]
  return result;
 80018fa:	693b      	ldr	r3, [r7, #16]
 80018fc:	fab3 f383 	clz	r3, r3
 8001900:	b2db      	uxtb	r3, r3
 8001902:	005b      	lsls	r3, r3, #1
 8001904:	2103      	movs	r1, #3
 8001906:	fa01 f303 	lsl.w	r3, r1, r3
 800190a:	43db      	mvns	r3, r3
 800190c:	401a      	ands	r2, r3
 800190e:	68bb      	ldr	r3, [r7, #8]
 8001910:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001912:	69fb      	ldr	r3, [r7, #28]
 8001914:	fa93 f3a3 	rbit	r3, r3
 8001918:	61bb      	str	r3, [r7, #24]
  return result;
 800191a:	69bb      	ldr	r3, [r7, #24]
 800191c:	fab3 f383 	clz	r3, r3
 8001920:	b2db      	uxtb	r3, r3
 8001922:	005b      	lsls	r3, r3, #1
 8001924:	6879      	ldr	r1, [r7, #4]
 8001926:	fa01 f303 	lsl.w	r3, r1, r3
 800192a:	431a      	orrs	r2, r3
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	601a      	str	r2, [r3, #0]
}
 8001930:	bf00      	nop
 8001932:	3724      	adds	r7, #36	; 0x24
 8001934:	46bd      	mov	sp, r7
 8001936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193a:	4770      	bx	lr

0800193c <LL_GPIO_SetPinOutputType>:
{
 800193c:	b480      	push	{r7}
 800193e:	b085      	sub	sp, #20
 8001940:	af00      	add	r7, sp, #0
 8001942:	60f8      	str	r0, [r7, #12]
 8001944:	60b9      	str	r1, [r7, #8]
 8001946:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	685a      	ldr	r2, [r3, #4]
 800194c:	68bb      	ldr	r3, [r7, #8]
 800194e:	43db      	mvns	r3, r3
 8001950:	401a      	ands	r2, r3
 8001952:	68bb      	ldr	r3, [r7, #8]
 8001954:	6879      	ldr	r1, [r7, #4]
 8001956:	fb01 f303 	mul.w	r3, r1, r3
 800195a:	431a      	orrs	r2, r3
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	605a      	str	r2, [r3, #4]
}
 8001960:	bf00      	nop
 8001962:	3714      	adds	r7, #20
 8001964:	46bd      	mov	sp, r7
 8001966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196a:	4770      	bx	lr

0800196c <LL_GPIO_SetPinSpeed>:
{
 800196c:	b480      	push	{r7}
 800196e:	b089      	sub	sp, #36	; 0x24
 8001970:	af00      	add	r7, sp, #0
 8001972:	60f8      	str	r0, [r7, #12]
 8001974:	60b9      	str	r1, [r7, #8]
 8001976:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	689a      	ldr	r2, [r3, #8]
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	fa93 f3a3 	rbit	r3, r3
 8001986:	613b      	str	r3, [r7, #16]
  return result;
 8001988:	693b      	ldr	r3, [r7, #16]
 800198a:	fab3 f383 	clz	r3, r3
 800198e:	b2db      	uxtb	r3, r3
 8001990:	005b      	lsls	r3, r3, #1
 8001992:	2103      	movs	r1, #3
 8001994:	fa01 f303 	lsl.w	r3, r1, r3
 8001998:	43db      	mvns	r3, r3
 800199a:	401a      	ands	r2, r3
 800199c:	68bb      	ldr	r3, [r7, #8]
 800199e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019a0:	69fb      	ldr	r3, [r7, #28]
 80019a2:	fa93 f3a3 	rbit	r3, r3
 80019a6:	61bb      	str	r3, [r7, #24]
  return result;
 80019a8:	69bb      	ldr	r3, [r7, #24]
 80019aa:	fab3 f383 	clz	r3, r3
 80019ae:	b2db      	uxtb	r3, r3
 80019b0:	005b      	lsls	r3, r3, #1
 80019b2:	6879      	ldr	r1, [r7, #4]
 80019b4:	fa01 f303 	lsl.w	r3, r1, r3
 80019b8:	431a      	orrs	r2, r3
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	609a      	str	r2, [r3, #8]
}
 80019be:	bf00      	nop
 80019c0:	3724      	adds	r7, #36	; 0x24
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr

080019ca <LL_GPIO_SetPinPull>:
{
 80019ca:	b480      	push	{r7}
 80019cc:	b089      	sub	sp, #36	; 0x24
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	60f8      	str	r0, [r7, #12]
 80019d2:	60b9      	str	r1, [r7, #8]
 80019d4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	68da      	ldr	r2, [r3, #12]
 80019da:	68bb      	ldr	r3, [r7, #8]
 80019dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019de:	697b      	ldr	r3, [r7, #20]
 80019e0:	fa93 f3a3 	rbit	r3, r3
 80019e4:	613b      	str	r3, [r7, #16]
  return result;
 80019e6:	693b      	ldr	r3, [r7, #16]
 80019e8:	fab3 f383 	clz	r3, r3
 80019ec:	b2db      	uxtb	r3, r3
 80019ee:	005b      	lsls	r3, r3, #1
 80019f0:	2103      	movs	r1, #3
 80019f2:	fa01 f303 	lsl.w	r3, r1, r3
 80019f6:	43db      	mvns	r3, r3
 80019f8:	401a      	ands	r2, r3
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019fe:	69fb      	ldr	r3, [r7, #28]
 8001a00:	fa93 f3a3 	rbit	r3, r3
 8001a04:	61bb      	str	r3, [r7, #24]
  return result;
 8001a06:	69bb      	ldr	r3, [r7, #24]
 8001a08:	fab3 f383 	clz	r3, r3
 8001a0c:	b2db      	uxtb	r3, r3
 8001a0e:	005b      	lsls	r3, r3, #1
 8001a10:	6879      	ldr	r1, [r7, #4]
 8001a12:	fa01 f303 	lsl.w	r3, r1, r3
 8001a16:	431a      	orrs	r2, r3
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	60da      	str	r2, [r3, #12]
}
 8001a1c:	bf00      	nop
 8001a1e:	3724      	adds	r7, #36	; 0x24
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr

08001a28 <LL_GPIO_SetAFPin_0_7>:
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b089      	sub	sp, #36	; 0x24
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	60f8      	str	r0, [r7, #12]
 8001a30:	60b9      	str	r1, [r7, #8]
 8001a32:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	6a1a      	ldr	r2, [r3, #32]
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	fa93 f3a3 	rbit	r3, r3
 8001a42:	613b      	str	r3, [r7, #16]
  return result;
 8001a44:	693b      	ldr	r3, [r7, #16]
 8001a46:	fab3 f383 	clz	r3, r3
 8001a4a:	b2db      	uxtb	r3, r3
 8001a4c:	009b      	lsls	r3, r3, #2
 8001a4e:	210f      	movs	r1, #15
 8001a50:	fa01 f303 	lsl.w	r3, r1, r3
 8001a54:	43db      	mvns	r3, r3
 8001a56:	401a      	ands	r2, r3
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a5c:	69fb      	ldr	r3, [r7, #28]
 8001a5e:	fa93 f3a3 	rbit	r3, r3
 8001a62:	61bb      	str	r3, [r7, #24]
  return result;
 8001a64:	69bb      	ldr	r3, [r7, #24]
 8001a66:	fab3 f383 	clz	r3, r3
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	009b      	lsls	r3, r3, #2
 8001a6e:	6879      	ldr	r1, [r7, #4]
 8001a70:	fa01 f303 	lsl.w	r3, r1, r3
 8001a74:	431a      	orrs	r2, r3
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	621a      	str	r2, [r3, #32]
}
 8001a7a:	bf00      	nop
 8001a7c:	3724      	adds	r7, #36	; 0x24
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr

08001a86 <LL_GPIO_SetAFPin_8_15>:
{
 8001a86:	b480      	push	{r7}
 8001a88:	b089      	sub	sp, #36	; 0x24
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	60f8      	str	r0, [r7, #12]
 8001a8e:	60b9      	str	r1, [r7, #8]
 8001a90:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a96:	68bb      	ldr	r3, [r7, #8]
 8001a98:	0a1b      	lsrs	r3, r3, #8
 8001a9a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	fa93 f3a3 	rbit	r3, r3
 8001aa2:	613b      	str	r3, [r7, #16]
  return result;
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	fab3 f383 	clz	r3, r3
 8001aaa:	b2db      	uxtb	r3, r3
 8001aac:	009b      	lsls	r3, r3, #2
 8001aae:	210f      	movs	r1, #15
 8001ab0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ab4:	43db      	mvns	r3, r3
 8001ab6:	401a      	ands	r2, r3
 8001ab8:	68bb      	ldr	r3, [r7, #8]
 8001aba:	0a1b      	lsrs	r3, r3, #8
 8001abc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001abe:	69fb      	ldr	r3, [r7, #28]
 8001ac0:	fa93 f3a3 	rbit	r3, r3
 8001ac4:	61bb      	str	r3, [r7, #24]
  return result;
 8001ac6:	69bb      	ldr	r3, [r7, #24]
 8001ac8:	fab3 f383 	clz	r3, r3
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	009b      	lsls	r3, r3, #2
 8001ad0:	6879      	ldr	r1, [r7, #4]
 8001ad2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ad6:	431a      	orrs	r2, r3
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001adc:	bf00      	nop
 8001ade:	3724      	adds	r7, #36	; 0x24
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae6:	4770      	bx	lr

08001ae8 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b088      	sub	sp, #32
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
 8001af0:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8001af2:	2300      	movs	r3, #0
 8001af4:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8001af6:	2300      	movs	r3, #0
 8001af8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	fa93 f3a3 	rbit	r3, r3
 8001b06:	613b      	str	r3, [r7, #16]
  return result;
 8001b08:	693b      	ldr	r3, [r7, #16]
 8001b0a:	fab3 f383 	clz	r3, r3
 8001b0e:	b2db      	uxtb	r3, r3
 8001b10:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001b12:	e050      	b.n	8001bb6 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	681a      	ldr	r2, [r3, #0]
 8001b18:	2101      	movs	r1, #1
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b20:	4013      	ands	r3, r2
 8001b22:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 8001b24:	69bb      	ldr	r3, [r7, #24]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d042      	beq.n	8001bb0 <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	2b01      	cmp	r3, #1
 8001b30:	d003      	beq.n	8001b3a <LL_GPIO_Init+0x52>
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	2b02      	cmp	r3, #2
 8001b38:	d10d      	bne.n	8001b56 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	461a      	mov	r2, r3
 8001b40:	69b9      	ldr	r1, [r7, #24]
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	f7ff ff12 	bl	800196c <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	69b9      	ldr	r1, [r7, #24]
 8001b50:	6878      	ldr	r0, [r7, #4]
 8001b52:	f7ff fef3 	bl	800193c <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	691b      	ldr	r3, [r3, #16]
 8001b5a:	461a      	mov	r2, r3
 8001b5c:	69b9      	ldr	r1, [r7, #24]
 8001b5e:	6878      	ldr	r0, [r7, #4]
 8001b60:	f7ff ff33 	bl	80019ca <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	2b02      	cmp	r3, #2
 8001b6a:	d11a      	bne.n	8001ba2 <LL_GPIO_Init+0xba>
 8001b6c:	69bb      	ldr	r3, [r7, #24]
 8001b6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	fa93 f3a3 	rbit	r3, r3
 8001b76:	60bb      	str	r3, [r7, #8]
  return result;
 8001b78:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8001b7a:	fab3 f383 	clz	r3, r3
 8001b7e:	b2db      	uxtb	r3, r3
 8001b80:	2b07      	cmp	r3, #7
 8001b82:	d807      	bhi.n	8001b94 <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	695b      	ldr	r3, [r3, #20]
 8001b88:	461a      	mov	r2, r3
 8001b8a:	69b9      	ldr	r1, [r7, #24]
 8001b8c:	6878      	ldr	r0, [r7, #4]
 8001b8e:	f7ff ff4b 	bl	8001a28 <LL_GPIO_SetAFPin_0_7>
 8001b92:	e006      	b.n	8001ba2 <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	695b      	ldr	r3, [r3, #20]
 8001b98:	461a      	mov	r2, r3
 8001b9a:	69b9      	ldr	r1, [r7, #24]
 8001b9c:	6878      	ldr	r0, [r7, #4]
 8001b9e:	f7ff ff72 	bl	8001a86 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	461a      	mov	r2, r3
 8001ba8:	69b9      	ldr	r1, [r7, #24]
 8001baa:	6878      	ldr	r0, [r7, #4]
 8001bac:	f7ff fe97 	bl	80018de <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8001bb0:	69fb      	ldr	r3, [r7, #28]
 8001bb2:	3301      	adds	r3, #1
 8001bb4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	69fb      	ldr	r3, [r7, #28]
 8001bbc:	fa22 f303 	lsr.w	r3, r2, r3
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d1a7      	bne.n	8001b14 <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 8001bc4:	2300      	movs	r3, #0
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	3720      	adds	r7, #32
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}

08001bce <LL_TIM_SetPrescaler>:
{
 8001bce:	b480      	push	{r7}
 8001bd0:	b083      	sub	sp, #12
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	6078      	str	r0, [r7, #4]
 8001bd6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	683a      	ldr	r2, [r7, #0]
 8001bdc:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001bde:	bf00      	nop
 8001be0:	370c      	adds	r7, #12
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr

08001bea <LL_TIM_SetAutoReload>:
{
 8001bea:	b480      	push	{r7}
 8001bec:	b083      	sub	sp, #12
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	6078      	str	r0, [r7, #4]
 8001bf2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	683a      	ldr	r2, [r7, #0]
 8001bf8:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001bfa:	bf00      	nop
 8001bfc:	370c      	adds	r7, #12
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr

08001c06 <LL_TIM_SetRepetitionCounter>:
{
 8001c06:	b480      	push	{r7}
 8001c08:	b083      	sub	sp, #12
 8001c0a:	af00      	add	r7, sp, #0
 8001c0c:	6078      	str	r0, [r7, #4]
 8001c0e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	683a      	ldr	r2, [r7, #0]
 8001c14:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001c16:	bf00      	nop
 8001c18:	370c      	adds	r7, #12
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr

08001c22 <LL_TIM_OC_SetCompareCH1>:
{
 8001c22:	b480      	push	{r7}
 8001c24:	b083      	sub	sp, #12
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	6078      	str	r0, [r7, #4]
 8001c2a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	683a      	ldr	r2, [r7, #0]
 8001c30:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001c32:	bf00      	nop
 8001c34:	370c      	adds	r7, #12
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr

08001c3e <LL_TIM_OC_SetCompareCH2>:
{
 8001c3e:	b480      	push	{r7}
 8001c40:	b083      	sub	sp, #12
 8001c42:	af00      	add	r7, sp, #0
 8001c44:	6078      	str	r0, [r7, #4]
 8001c46:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	683a      	ldr	r2, [r7, #0]
 8001c4c:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001c4e:	bf00      	nop
 8001c50:	370c      	adds	r7, #12
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr

08001c5a <LL_TIM_OC_SetCompareCH3>:
{
 8001c5a:	b480      	push	{r7}
 8001c5c:	b083      	sub	sp, #12
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	6078      	str	r0, [r7, #4]
 8001c62:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	683a      	ldr	r2, [r7, #0]
 8001c68:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001c6a:	bf00      	nop
 8001c6c:	370c      	adds	r7, #12
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr

08001c76 <LL_TIM_OC_SetCompareCH4>:
{
 8001c76:	b480      	push	{r7}
 8001c78:	b083      	sub	sp, #12
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	6078      	str	r0, [r7, #4]
 8001c7e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	683a      	ldr	r2, [r7, #0]
 8001c84:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001c86:	bf00      	nop
 8001c88:	370c      	adds	r7, #12
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr

08001c92 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8001c92:	b480      	push	{r7}
 8001c94:	b083      	sub	sp, #12
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	695b      	ldr	r3, [r3, #20]
 8001c9e:	f043 0201 	orr.w	r2, r3, #1
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	615a      	str	r2, [r3, #20]
}
 8001ca6:	bf00      	nop
 8001ca8:	370c      	adds	r7, #12
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
	...

08001cb4 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b084      	sub	sp, #16
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	4a3d      	ldr	r2, [pc, #244]	; (8001dbc <LL_TIM_Init+0x108>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d013      	beq.n	8001cf4 <LL_TIM_Init+0x40>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cd2:	d00f      	beq.n	8001cf4 <LL_TIM_Init+0x40>
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	4a3a      	ldr	r2, [pc, #232]	; (8001dc0 <LL_TIM_Init+0x10c>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d00b      	beq.n	8001cf4 <LL_TIM_Init+0x40>
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	4a39      	ldr	r2, [pc, #228]	; (8001dc4 <LL_TIM_Init+0x110>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d007      	beq.n	8001cf4 <LL_TIM_Init+0x40>
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	4a38      	ldr	r2, [pc, #224]	; (8001dc8 <LL_TIM_Init+0x114>)
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d003      	beq.n	8001cf4 <LL_TIM_Init+0x40>
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	4a37      	ldr	r2, [pc, #220]	; (8001dcc <LL_TIM_Init+0x118>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d106      	bne.n	8001d02 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4a2d      	ldr	r2, [pc, #180]	; (8001dbc <LL_TIM_Init+0x108>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d02b      	beq.n	8001d62 <LL_TIM_Init+0xae>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d10:	d027      	beq.n	8001d62 <LL_TIM_Init+0xae>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4a2a      	ldr	r2, [pc, #168]	; (8001dc0 <LL_TIM_Init+0x10c>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d023      	beq.n	8001d62 <LL_TIM_Init+0xae>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4a29      	ldr	r2, [pc, #164]	; (8001dc4 <LL_TIM_Init+0x110>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d01f      	beq.n	8001d62 <LL_TIM_Init+0xae>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4a28      	ldr	r2, [pc, #160]	; (8001dc8 <LL_TIM_Init+0x114>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d01b      	beq.n	8001d62 <LL_TIM_Init+0xae>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	4a27      	ldr	r2, [pc, #156]	; (8001dcc <LL_TIM_Init+0x118>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d017      	beq.n	8001d62 <LL_TIM_Init+0xae>
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	4a26      	ldr	r2, [pc, #152]	; (8001dd0 <LL_TIM_Init+0x11c>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d013      	beq.n	8001d62 <LL_TIM_Init+0xae>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	4a25      	ldr	r2, [pc, #148]	; (8001dd4 <LL_TIM_Init+0x120>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d00f      	beq.n	8001d62 <LL_TIM_Init+0xae>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	4a24      	ldr	r2, [pc, #144]	; (8001dd8 <LL_TIM_Init+0x124>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d00b      	beq.n	8001d62 <LL_TIM_Init+0xae>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4a23      	ldr	r2, [pc, #140]	; (8001ddc <LL_TIM_Init+0x128>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d007      	beq.n	8001d62 <LL_TIM_Init+0xae>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4a22      	ldr	r2, [pc, #136]	; (8001de0 <LL_TIM_Init+0x12c>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d003      	beq.n	8001d62 <LL_TIM_Init+0xae>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	4a21      	ldr	r2, [pc, #132]	; (8001de4 <LL_TIM_Init+0x130>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d106      	bne.n	8001d70 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	68db      	ldr	r3, [r3, #12]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	68fa      	ldr	r2, [r7, #12]
 8001d74:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	689b      	ldr	r3, [r3, #8]
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	6878      	ldr	r0, [r7, #4]
 8001d7e:	f7ff ff34 	bl	8001bea <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	881b      	ldrh	r3, [r3, #0]
 8001d86:	4619      	mov	r1, r3
 8001d88:	6878      	ldr	r0, [r7, #4]
 8001d8a:	f7ff ff20 	bl	8001bce <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4a0a      	ldr	r2, [pc, #40]	; (8001dbc <LL_TIM_Init+0x108>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d003      	beq.n	8001d9e <LL_TIM_Init+0xea>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	4a0c      	ldr	r2, [pc, #48]	; (8001dcc <LL_TIM_Init+0x118>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d105      	bne.n	8001daa <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	691b      	ldr	r3, [r3, #16]
 8001da2:	4619      	mov	r1, r3
 8001da4:	6878      	ldr	r0, [r7, #4]
 8001da6:	f7ff ff2e 	bl	8001c06 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	f7ff ff71 	bl	8001c92 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8001db0:	2300      	movs	r3, #0
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3710      	adds	r7, #16
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	40010000 	.word	0x40010000
 8001dc0:	40000400 	.word	0x40000400
 8001dc4:	40000800 	.word	0x40000800
 8001dc8:	40000c00 	.word	0x40000c00
 8001dcc:	40010400 	.word	0x40010400
 8001dd0:	40014000 	.word	0x40014000
 8001dd4:	40014400 	.word	0x40014400
 8001dd8:	40014800 	.word	0x40014800
 8001ddc:	40001800 	.word	0x40001800
 8001de0:	40001c00 	.word	0x40001c00
 8001de4:	40002000 	.word	0x40002000

08001de8 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b086      	sub	sp, #24
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	60f8      	str	r0, [r7, #12]
 8001df0:	60b9      	str	r1, [r7, #8]
 8001df2:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8001df4:	2301      	movs	r3, #1
 8001df6:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8001df8:	68bb      	ldr	r3, [r7, #8]
 8001dfa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001dfe:	d027      	beq.n	8001e50 <LL_TIM_OC_Init+0x68>
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e06:	d82a      	bhi.n	8001e5e <LL_TIM_OC_Init+0x76>
 8001e08:	68bb      	ldr	r3, [r7, #8]
 8001e0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e0e:	d018      	beq.n	8001e42 <LL_TIM_OC_Init+0x5a>
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e16:	d822      	bhi.n	8001e5e <LL_TIM_OC_Init+0x76>
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	d003      	beq.n	8001e26 <LL_TIM_OC_Init+0x3e>
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	2b10      	cmp	r3, #16
 8001e22:	d007      	beq.n	8001e34 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8001e24:	e01b      	b.n	8001e5e <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8001e26:	6879      	ldr	r1, [r7, #4]
 8001e28:	68f8      	ldr	r0, [r7, #12]
 8001e2a:	f000 f81f 	bl	8001e6c <OC1Config>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	75fb      	strb	r3, [r7, #23]
      break;
 8001e32:	e015      	b.n	8001e60 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8001e34:	6879      	ldr	r1, [r7, #4]
 8001e36:	68f8      	ldr	r0, [r7, #12]
 8001e38:	f000 f884 	bl	8001f44 <OC2Config>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	75fb      	strb	r3, [r7, #23]
      break;
 8001e40:	e00e      	b.n	8001e60 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8001e42:	6879      	ldr	r1, [r7, #4]
 8001e44:	68f8      	ldr	r0, [r7, #12]
 8001e46:	f000 f8ed 	bl	8002024 <OC3Config>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	75fb      	strb	r3, [r7, #23]
      break;
 8001e4e:	e007      	b.n	8001e60 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8001e50:	6879      	ldr	r1, [r7, #4]
 8001e52:	68f8      	ldr	r0, [r7, #12]
 8001e54:	f000 f956 	bl	8002104 <OC4Config>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	75fb      	strb	r3, [r7, #23]
      break;
 8001e5c:	e000      	b.n	8001e60 <LL_TIM_OC_Init+0x78>
      break;
 8001e5e:	bf00      	nop
  }

  return result;
 8001e60:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3718      	adds	r7, #24
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
	...

08001e6c <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b086      	sub	sp, #24
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
 8001e74:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6a1b      	ldr	r3, [r3, #32]
 8001e7a:	f023 0201 	bic.w	r2, r3, #1
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6a1b      	ldr	r3, [r3, #32]
 8001e86:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	699b      	ldr	r3, [r3, #24]
 8001e92:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	f023 0303 	bic.w	r3, r3, #3
 8001e9a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	f023 0202 	bic.w	r2, r3, #2
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	691b      	ldr	r3, [r3, #16]
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	f023 0201 	bic.w	r2, r3, #1
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	4a1c      	ldr	r2, [pc, #112]	; (8001f3c <OC1Config+0xd0>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d003      	beq.n	8001ed6 <OC1Config+0x6a>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	4a1b      	ldr	r2, [pc, #108]	; (8001f40 <OC1Config+0xd4>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d11e      	bne.n	8001f14 <OC1Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	f023 0208 	bic.w	r2, r3, #8
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	695b      	ldr	r3, [r3, #20]
 8001ee0:	009b      	lsls	r3, r3, #2
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	f023 0204 	bic.w	r2, r3, #4
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	009b      	lsls	r3, r3, #2
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8001ef6:	693b      	ldr	r3, [r7, #16]
 8001ef8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	699b      	ldr	r3, [r3, #24]
 8001f00:	4313      	orrs	r3, r2
 8001f02:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8001f04:	693b      	ldr	r3, [r7, #16]
 8001f06:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	69db      	ldr	r3, [r3, #28]
 8001f0e:	005b      	lsls	r3, r3, #1
 8001f10:	4313      	orrs	r3, r2
 8001f12:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	693a      	ldr	r2, [r7, #16]
 8001f18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	68fa      	ldr	r2, [r7, #12]
 8001f1e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	4619      	mov	r1, r3
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f7ff fe7b 	bl	8001c22 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	697a      	ldr	r2, [r7, #20]
 8001f30:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001f32:	2300      	movs	r3, #0
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	3718      	adds	r7, #24
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	40010000 	.word	0x40010000
 8001f40:	40010400 	.word	0x40010400

08001f44 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b086      	sub	sp, #24
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
 8001f4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6a1b      	ldr	r3, [r3, #32]
 8001f52:	f023 0210 	bic.w	r2, r3, #16
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6a1b      	ldr	r3, [r3, #32]
 8001f5e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	699b      	ldr	r3, [r3, #24]
 8001f6a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	021b      	lsls	r3, r3, #8
 8001f80:	4313      	orrs	r3, r2
 8001f82:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	f023 0220 	bic.w	r2, r3, #32
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	691b      	ldr	r3, [r3, #16]
 8001f8e:	011b      	lsls	r3, r3, #4
 8001f90:	4313      	orrs	r3, r2
 8001f92:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	f023 0210 	bic.w	r2, r3, #16
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	011b      	lsls	r3, r3, #4
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	4a1d      	ldr	r2, [pc, #116]	; (800201c <OC2Config+0xd8>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d003      	beq.n	8001fb4 <OC2Config+0x70>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	4a1c      	ldr	r2, [pc, #112]	; (8002020 <OC2Config+0xdc>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d11f      	bne.n	8001ff4 <OC2Config+0xb0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	695b      	ldr	r3, [r3, #20]
 8001fbe:	019b      	lsls	r3, r3, #6
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	019b      	lsls	r3, r3, #6
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8001fd4:	693b      	ldr	r3, [r7, #16]
 8001fd6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	699b      	ldr	r3, [r3, #24]
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	69db      	ldr	r3, [r3, #28]
 8001fee:	00db      	lsls	r3, r3, #3
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	693a      	ldr	r2, [r7, #16]
 8001ff8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	68fa      	ldr	r2, [r7, #12]
 8001ffe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	4619      	mov	r1, r3
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	f7ff fe19 	bl	8001c3e <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	697a      	ldr	r2, [r7, #20]
 8002010:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8002012:	2300      	movs	r3, #0
}
 8002014:	4618      	mov	r0, r3
 8002016:	3718      	adds	r7, #24
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	40010000 	.word	0x40010000
 8002020:	40010400 	.word	0x40010400

08002024 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b086      	sub	sp, #24
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
 800202c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6a1b      	ldr	r3, [r3, #32]
 8002032:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6a1b      	ldr	r3, [r3, #32]
 800203e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	69db      	ldr	r3, [r3, #28]
 800204a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	f023 0303 	bic.w	r3, r3, #3
 8002052:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4313      	orrs	r3, r2
 8002060:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	691b      	ldr	r3, [r3, #16]
 800206c:	021b      	lsls	r3, r3, #8
 800206e:	4313      	orrs	r3, r2
 8002070:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	021b      	lsls	r3, r3, #8
 800207e:	4313      	orrs	r3, r2
 8002080:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	4a1d      	ldr	r2, [pc, #116]	; (80020fc <OC3Config+0xd8>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d003      	beq.n	8002092 <OC3Config+0x6e>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	4a1c      	ldr	r2, [pc, #112]	; (8002100 <OC3Config+0xdc>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d11f      	bne.n	80020d2 <OC3Config+0xae>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	695b      	ldr	r3, [r3, #20]
 800209c:	029b      	lsls	r3, r3, #10
 800209e:	4313      	orrs	r3, r2
 80020a0:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	029b      	lsls	r3, r3, #10
 80020ae:	4313      	orrs	r3, r2
 80020b0:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	699b      	ldr	r3, [r3, #24]
 80020bc:	011b      	lsls	r3, r3, #4
 80020be:	4313      	orrs	r3, r2
 80020c0:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	69db      	ldr	r3, [r3, #28]
 80020cc:	015b      	lsls	r3, r3, #5
 80020ce:	4313      	orrs	r3, r2
 80020d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	693a      	ldr	r2, [r7, #16]
 80020d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	68fa      	ldr	r2, [r7, #12]
 80020dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	68db      	ldr	r3, [r3, #12]
 80020e2:	4619      	mov	r1, r3
 80020e4:	6878      	ldr	r0, [r7, #4]
 80020e6:	f7ff fdb8 	bl	8001c5a <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	697a      	ldr	r2, [r7, #20]
 80020ee:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80020f0:	2300      	movs	r3, #0
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3718      	adds	r7, #24
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	40010000 	.word	0x40010000
 8002100:	40010400 	.word	0x40010400

08002104 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b086      	sub	sp, #24
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6a1b      	ldr	r3, [r3, #32]
 8002112:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6a1b      	ldr	r3, [r3, #32]
 800211e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	69db      	ldr	r3, [r3, #28]
 800212a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002132:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	021b      	lsls	r3, r3, #8
 8002140:	4313      	orrs	r3, r2
 8002142:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8002144:	693b      	ldr	r3, [r7, #16]
 8002146:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	691b      	ldr	r3, [r3, #16]
 800214e:	031b      	lsls	r3, r3, #12
 8002150:	4313      	orrs	r3, r2
 8002152:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	031b      	lsls	r3, r3, #12
 8002160:	4313      	orrs	r3, r2
 8002162:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	4a11      	ldr	r2, [pc, #68]	; (80021ac <OC4Config+0xa8>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d003      	beq.n	8002174 <OC4Config+0x70>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	4a10      	ldr	r2, [pc, #64]	; (80021b0 <OC4Config+0xac>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d107      	bne.n	8002184 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	699b      	ldr	r3, [r3, #24]
 800217e:	019b      	lsls	r3, r3, #6
 8002180:	4313      	orrs	r3, r2
 8002182:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	697a      	ldr	r2, [r7, #20]
 8002188:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	68fa      	ldr	r2, [r7, #12]
 800218e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	68db      	ldr	r3, [r3, #12]
 8002194:	4619      	mov	r1, r3
 8002196:	6878      	ldr	r0, [r7, #4]
 8002198:	f7ff fd6d 	bl	8001c76 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	693a      	ldr	r2, [r7, #16]
 80021a0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80021a2:	2300      	movs	r3, #0
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	3718      	adds	r7, #24
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	40010000 	.word	0x40010000
 80021b0:	40010400 	.word	0x40010400

080021b4 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
 80021bc:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80021be:	687a      	ldr	r2, [r7, #4]
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80021c6:	4a07      	ldr	r2, [pc, #28]	; (80021e4 <LL_InitTick+0x30>)
 80021c8:	3b01      	subs	r3, #1
 80021ca:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 80021cc:	4b05      	ldr	r3, [pc, #20]	; (80021e4 <LL_InitTick+0x30>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021d2:	4b04      	ldr	r3, [pc, #16]	; (80021e4 <LL_InitTick+0x30>)
 80021d4:	2205      	movs	r2, #5
 80021d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 80021d8:	bf00      	nop
 80021da:	370c      	adds	r7, #12
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr
 80021e4:	e000e010 	.word	0xe000e010

080021e8 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 80021f0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80021f4:	6878      	ldr	r0, [r7, #4]
 80021f6:	f7ff ffdd 	bl	80021b4 <LL_InitTick>
}
 80021fa:	bf00      	nop
 80021fc:	3708      	adds	r7, #8
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
	...

08002204 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8002204:	b480      	push	{r7}
 8002206:	b085      	sub	sp, #20
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 800220c:	4b0f      	ldr	r3, [pc, #60]	; (800224c <LL_mDelay+0x48>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8002212:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if(Delay < LL_MAX_DELAY)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	f1b3 3fff 	cmp.w	r3, #4294967295
 800221a:	d00c      	beq.n	8002236 <LL_mDelay+0x32>
  {
    Delay++;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	3301      	adds	r3, #1
 8002220:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8002222:	e008      	b.n	8002236 <LL_mDelay+0x32>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8002224:	4b09      	ldr	r3, [pc, #36]	; (800224c <LL_mDelay+0x48>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800222c:	2b00      	cmp	r3, #0
 800222e:	d002      	beq.n	8002236 <LL_mDelay+0x32>
    {
      Delay--;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	3b01      	subs	r3, #1
 8002234:	607b      	str	r3, [r7, #4]
  while (Delay)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d1f3      	bne.n	8002224 <LL_mDelay+0x20>
    }
  }
}
 800223c:	bf00      	nop
 800223e:	bf00      	nop
 8002240:	3714      	adds	r7, #20
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr
 800224a:	bf00      	nop
 800224c:	e000e010 	.word	0xe000e010

08002250 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8002250:	b480      	push	{r7}
 8002252:	b083      	sub	sp, #12
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8002258:	4a04      	ldr	r2, [pc, #16]	; (800226c <LL_SetSystemCoreClock+0x1c>)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6013      	str	r3, [r2, #0]
}
 800225e:	bf00      	nop
 8002260:	370c      	adds	r7, #12
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr
 800226a:	bf00      	nop
 800226c:	20000000 	.word	0x20000000

08002270 <__libc_init_array>:
 8002270:	b570      	push	{r4, r5, r6, lr}
 8002272:	4d0d      	ldr	r5, [pc, #52]	; (80022a8 <__libc_init_array+0x38>)
 8002274:	4c0d      	ldr	r4, [pc, #52]	; (80022ac <__libc_init_array+0x3c>)
 8002276:	1b64      	subs	r4, r4, r5
 8002278:	10a4      	asrs	r4, r4, #2
 800227a:	2600      	movs	r6, #0
 800227c:	42a6      	cmp	r6, r4
 800227e:	d109      	bne.n	8002294 <__libc_init_array+0x24>
 8002280:	4d0b      	ldr	r5, [pc, #44]	; (80022b0 <__libc_init_array+0x40>)
 8002282:	4c0c      	ldr	r4, [pc, #48]	; (80022b4 <__libc_init_array+0x44>)
 8002284:	f000 f820 	bl	80022c8 <_init>
 8002288:	1b64      	subs	r4, r4, r5
 800228a:	10a4      	asrs	r4, r4, #2
 800228c:	2600      	movs	r6, #0
 800228e:	42a6      	cmp	r6, r4
 8002290:	d105      	bne.n	800229e <__libc_init_array+0x2e>
 8002292:	bd70      	pop	{r4, r5, r6, pc}
 8002294:	f855 3b04 	ldr.w	r3, [r5], #4
 8002298:	4798      	blx	r3
 800229a:	3601      	adds	r6, #1
 800229c:	e7ee      	b.n	800227c <__libc_init_array+0xc>
 800229e:	f855 3b04 	ldr.w	r3, [r5], #4
 80022a2:	4798      	blx	r3
 80022a4:	3601      	adds	r6, #1
 80022a6:	e7f2      	b.n	800228e <__libc_init_array+0x1e>
 80022a8:	08002300 	.word	0x08002300
 80022ac:	08002300 	.word	0x08002300
 80022b0:	08002300 	.word	0x08002300
 80022b4:	08002304 	.word	0x08002304

080022b8 <memset>:
 80022b8:	4402      	add	r2, r0
 80022ba:	4603      	mov	r3, r0
 80022bc:	4293      	cmp	r3, r2
 80022be:	d100      	bne.n	80022c2 <memset+0xa>
 80022c0:	4770      	bx	lr
 80022c2:	f803 1b01 	strb.w	r1, [r3], #1
 80022c6:	e7f9      	b.n	80022bc <memset+0x4>

080022c8 <_init>:
 80022c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022ca:	bf00      	nop
 80022cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80022ce:	bc08      	pop	{r3}
 80022d0:	469e      	mov	lr, r3
 80022d2:	4770      	bx	lr

080022d4 <_fini>:
 80022d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022d6:	bf00      	nop
 80022d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80022da:	bc08      	pop	{r3}
 80022dc:	469e      	mov	lr, r3
 80022de:	4770      	bx	lr
