
H523RC_3Pahse_PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000254  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b3c  08000254  08000254  00001254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08003d90  08003d90  00004d90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003da0  08003da0  0000500c  2**0
                  CONTENTS
  4 .ARM          00000000  08003da0  08003da0  0000500c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003da0  08003da0  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003da0  08003da0  00004da0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003da4  08003da4  00004da4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003da8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000104  2000000c  08003db4  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000110  08003db4  00005110  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c2dc  00000000  00000000  00005042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000164a  00000000  00000000  0001131e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bc0  00000000  00000000  00012968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000910  00000000  00000000  00013528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000291fa  00000000  00000000  00013e38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cc47  00000000  00000000  0003d032  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010d9ba  00000000  00000000  00049c79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00157633  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000321c  00000000  00000000  00157678  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  0015a894  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000254 <__do_global_dtors_aux>:
 8000254:	b510      	push	{r4, lr}
 8000256:	4c05      	ldr	r4, [pc, #20]	@ (800026c <__do_global_dtors_aux+0x18>)
 8000258:	7823      	ldrb	r3, [r4, #0]
 800025a:	b933      	cbnz	r3, 800026a <__do_global_dtors_aux+0x16>
 800025c:	4b04      	ldr	r3, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x1c>)
 800025e:	b113      	cbz	r3, 8000266 <__do_global_dtors_aux+0x12>
 8000260:	4804      	ldr	r0, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x20>)
 8000262:	f3af 8000 	nop.w
 8000266:	2301      	movs	r3, #1
 8000268:	7023      	strb	r3, [r4, #0]
 800026a:	bd10      	pop	{r4, pc}
 800026c:	2000000c 	.word	0x2000000c
 8000270:	00000000 	.word	0x00000000
 8000274:	08003d78 	.word	0x08003d78

08000278 <frame_dummy>:
 8000278:	b508      	push	{r3, lr}
 800027a:	4b03      	ldr	r3, [pc, #12]	@ (8000288 <frame_dummy+0x10>)
 800027c:	b11b      	cbz	r3, 8000286 <frame_dummy+0xe>
 800027e:	4903      	ldr	r1, [pc, #12]	@ (800028c <frame_dummy+0x14>)
 8000280:	4803      	ldr	r0, [pc, #12]	@ (8000290 <frame_dummy+0x18>)
 8000282:	f3af 8000 	nop.w
 8000286:	bd08      	pop	{r3, pc}
 8000288:	00000000 	.word	0x00000000
 800028c:	20000010 	.word	0x20000010
 8000290:	08003d78 	.word	0x08003d78

08000294 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000298:	f000 fcfa 	bl	8000c90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800029c:	f000 f830 	bl	8000300 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002a0:	f000 fac2 	bl	8000828 <MX_GPIO_Init>
  MX_TIM1_Init();
 80002a4:	f000 f89e 	bl	80003e4 <MX_TIM1_Init>
  MX_TIM8_Init();
 80002a8:	f000 f94a 	bl	8000540 <MX_TIM8_Init>
  MX_TIM15_Init();
 80002ac:	f000 fa14 	bl	80006d8 <MX_TIM15_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80002b0:	2104      	movs	r1, #4
 80002b2:	4810      	ldr	r0, [pc, #64]	@ (80002f4 <main+0x60>)
 80002b4:	f002 f9ec 	bl	8002690 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start (&htim1, TIM_CHANNEL_2);
 80002b8:	2104      	movs	r1, #4
 80002ba:	480e      	ldr	r0, [pc, #56]	@ (80002f4 <main+0x60>)
 80002bc:	f003 faa8 	bl	8003810 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_1);
 80002c0:	2100      	movs	r1, #0
 80002c2:	480c      	ldr	r0, [pc, #48]	@ (80002f4 <main+0x60>)
 80002c4:	f002 f83e 	bl	8002344 <HAL_TIM_OC_Start>

  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80002c8:	2100      	movs	r1, #0
 80002ca:	480b      	ldr	r0, [pc, #44]	@ (80002f8 <main+0x64>)
 80002cc:	f002 f9e0 	bl	8002690 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start (&htim8, TIM_CHANNEL_1);
 80002d0:	2100      	movs	r1, #0
 80002d2:	4809      	ldr	r0, [pc, #36]	@ (80002f8 <main+0x64>)
 80002d4:	f003 fa9c 	bl	8003810 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_OC_Start(&htim8, TIM_CHANNEL_2);
 80002d8:	2104      	movs	r1, #4
 80002da:	4807      	ldr	r0, [pc, #28]	@ (80002f8 <main+0x64>)
 80002dc:	f002 f832 	bl	8002344 <HAL_TIM_OC_Start>

  HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 80002e0:	2100      	movs	r1, #0
 80002e2:	4806      	ldr	r0, [pc, #24]	@ (80002fc <main+0x68>)
 80002e4:	f002 f9d4 	bl	8002690 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start (&htim15, TIM_CHANNEL_1);
 80002e8:	2100      	movs	r1, #0
 80002ea:	4804      	ldr	r0, [pc, #16]	@ (80002fc <main+0x68>)
 80002ec:	f003 fa90 	bl	8003810 <HAL_TIMEx_PWMN_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002f0:	bf00      	nop
 80002f2:	e7fd      	b.n	80002f0 <main+0x5c>
 80002f4:	20000028 	.word	0x20000028
 80002f8:	20000074 	.word	0x20000074
 80002fc:	200000c0 	.word	0x200000c0

08000300 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000300:	b580      	push	{r7, lr}
 8000302:	b09c      	sub	sp, #112	@ 0x70
 8000304:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000306:	f107 0320 	add.w	r3, r7, #32
 800030a:	2250      	movs	r2, #80	@ 0x50
 800030c:	2100      	movs	r1, #0
 800030e:	4618      	mov	r0, r3
 8000310:	f003 fd05 	bl	8003d1e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000314:	f107 0308 	add.w	r3, r7, #8
 8000318:	2200      	movs	r2, #0
 800031a:	601a      	str	r2, [r3, #0]
 800031c:	605a      	str	r2, [r3, #4]
 800031e:	609a      	str	r2, [r3, #8]
 8000320:	60da      	str	r2, [r3, #12]
 8000322:	611a      	str	r2, [r3, #16]
 8000324:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000326:	4b2d      	ldr	r3, [pc, #180]	@ (80003dc <SystemClock_Config+0xdc>)
 8000328:	691b      	ldr	r3, [r3, #16]
 800032a:	4a2c      	ldr	r2, [pc, #176]	@ (80003dc <SystemClock_Config+0xdc>)
 800032c:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8000330:	6113      	str	r3, [r2, #16]
 8000332:	4b2a      	ldr	r3, [pc, #168]	@ (80003dc <SystemClock_Config+0xdc>)
 8000334:	691b      	ldr	r3, [r3, #16]
 8000336:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800033a:	607b      	str	r3, [r7, #4]
 800033c:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800033e:	bf00      	nop
 8000340:	4b26      	ldr	r3, [pc, #152]	@ (80003dc <SystemClock_Config+0xdc>)
 8000342:	695b      	ldr	r3, [r3, #20]
 8000344:	f003 0308 	and.w	r3, r3, #8
 8000348:	2b08      	cmp	r3, #8
 800034a:	d1f9      	bne.n	8000340 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI;
 800034c:	2310      	movs	r3, #16
 800034e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 8000350:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000354:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 8000356:	2320      	movs	r3, #32
 8000358:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800035a:	2302      	movs	r3, #2
 800035c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_CSI;
 800035e:	2302      	movs	r3, #2
 8000360:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000362:	2301      	movs	r3, #1
 8000364:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 125;
 8000366:	237d      	movs	r3, #125	@ 0x7d
 8000368:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800036a:	2302      	movs	r3, #2
 800036c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800036e:	2302      	movs	r3, #2
 8000370:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000372:	2302      	movs	r3, #2
 8000374:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 8000376:	2308      	movs	r3, #8
 8000378:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 800037a:	2300      	movs	r3, #0
 800037c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800037e:	2300      	movs	r3, #0
 8000380:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000382:	f107 0320 	add.w	r3, r7, #32
 8000386:	4618      	mov	r0, r3
 8000388:	f000 fff6 	bl	8001378 <HAL_RCC_OscConfig>
 800038c:	4603      	mov	r3, r0
 800038e:	2b00      	cmp	r3, #0
 8000390:	d001      	beq.n	8000396 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000392:	f000 fa73 	bl	800087c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000396:	231f      	movs	r3, #31
 8000398:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800039a:	2303      	movs	r3, #3
 800039c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800039e:	2300      	movs	r3, #0
 80003a0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003a2:	2300      	movs	r3, #0
 80003a4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003a6:	2300      	movs	r3, #0
 80003a8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80003aa:	2300      	movs	r3, #0
 80003ac:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80003ae:	f107 0308 	add.w	r3, r7, #8
 80003b2:	2105      	movs	r1, #5
 80003b4:	4618      	mov	r0, r3
 80003b6:	f001 fc17 	bl	8001be8 <HAL_RCC_ClockConfig>
 80003ba:	4603      	mov	r3, r0
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d001      	beq.n	80003c4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80003c0:	f000 fa5c 	bl	800087c <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 80003c4:	4b06      	ldr	r3, [pc, #24]	@ (80003e0 <SystemClock_Config+0xe0>)
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80003cc:	4a04      	ldr	r2, [pc, #16]	@ (80003e0 <SystemClock_Config+0xe0>)
 80003ce:	f043 0320 	orr.w	r3, r3, #32
 80003d2:	6013      	str	r3, [r2, #0]
}
 80003d4:	bf00      	nop
 80003d6:	3770      	adds	r7, #112	@ 0x70
 80003d8:	46bd      	mov	sp, r7
 80003da:	bd80      	pop	{r7, pc}
 80003dc:	44020800 	.word	0x44020800
 80003e0:	40022000 	.word	0x40022000

080003e4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b098      	sub	sp, #96	@ 0x60
 80003e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003ea:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80003ee:	2200      	movs	r2, #0
 80003f0:	601a      	str	r2, [r3, #0]
 80003f2:	605a      	str	r2, [r3, #4]
 80003f4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80003f6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80003fa:	2200      	movs	r2, #0
 80003fc:	601a      	str	r2, [r3, #0]
 80003fe:	605a      	str	r2, [r3, #4]
 8000400:	609a      	str	r2, [r3, #8]
 8000402:	60da      	str	r2, [r3, #12]
 8000404:	611a      	str	r2, [r3, #16]
 8000406:	615a      	str	r2, [r3, #20]
 8000408:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800040a:	1d3b      	adds	r3, r7, #4
 800040c:	2234      	movs	r2, #52	@ 0x34
 800040e:	2100      	movs	r1, #0
 8000410:	4618      	mov	r0, r3
 8000412:	f003 fc84 	bl	8003d1e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000416:	4b48      	ldr	r3, [pc, #288]	@ (8000538 <MX_TIM1_Init+0x154>)
 8000418:	4a48      	ldr	r2, [pc, #288]	@ (800053c <MX_TIM1_Init+0x158>)
 800041a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 250-1;
 800041c:	4b46      	ldr	r3, [pc, #280]	@ (8000538 <MX_TIM1_Init+0x154>)
 800041e:	22f9      	movs	r2, #249	@ 0xf9
 8000420:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000422:	4b45      	ldr	r3, [pc, #276]	@ (8000538 <MX_TIM1_Init+0x154>)
 8000424:	2200      	movs	r2, #0
 8000426:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 8000428:	4b43      	ldr	r3, [pc, #268]	@ (8000538 <MX_TIM1_Init+0x154>)
 800042a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800042e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000430:	4b41      	ldr	r3, [pc, #260]	@ (8000538 <MX_TIM1_Init+0x154>)
 8000432:	2200      	movs	r2, #0
 8000434:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000436:	4b40      	ldr	r3, [pc, #256]	@ (8000538 <MX_TIM1_Init+0x154>)
 8000438:	2200      	movs	r2, #0
 800043a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800043c:	4b3e      	ldr	r3, [pc, #248]	@ (8000538 <MX_TIM1_Init+0x154>)
 800043e:	2200      	movs	r2, #0
 8000440:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8000442:	483d      	ldr	r0, [pc, #244]	@ (8000538 <MX_TIM1_Init+0x154>)
 8000444:	f001 ff27 	bl	8002296 <HAL_TIM_OC_Init>
 8000448:	4603      	mov	r3, r0
 800044a:	2b00      	cmp	r3, #0
 800044c:	d001      	beq.n	8000452 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800044e:	f000 fa15 	bl	800087c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000452:	4839      	ldr	r0, [pc, #228]	@ (8000538 <MX_TIM1_Init+0x154>)
 8000454:	f002 f8ba 	bl	80025cc <HAL_TIM_PWM_Init>
 8000458:	4603      	mov	r3, r0
 800045a:	2b00      	cmp	r3, #0
 800045c:	d001      	beq.n	8000462 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 800045e:	f000 fa0d 	bl	800087c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8000462:	2340      	movs	r3, #64	@ 0x40
 8000464:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000466:	2300      	movs	r3, #0
 8000468:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800046a:	2300      	movs	r3, #0
 800046c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800046e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000472:	4619      	mov	r1, r3
 8000474:	4830      	ldr	r0, [pc, #192]	@ (8000538 <MX_TIM1_Init+0x154>)
 8000476:	f003 fac3 	bl	8003a00 <HAL_TIMEx_MasterConfigSynchronization>
 800047a:	4603      	mov	r3, r0
 800047c:	2b00      	cmp	r3, #0
 800047e:	d001      	beq.n	8000484 <MX_TIM1_Init+0xa0>
  {
    Error_Handler();
 8000480:	f000 f9fc 	bl	800087c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 8000484:	2310      	movs	r3, #16
 8000486:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 3333;
 8000488:	f640 5305 	movw	r3, #3333	@ 0xd05
 800048c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800048e:	2300      	movs	r3, #0
 8000490:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000492:	2300      	movs	r3, #0
 8000494:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000496:	2300      	movs	r3, #0
 8000498:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800049a:	2300      	movs	r3, #0
 800049c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800049e:	2300      	movs	r3, #0
 80004a0:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80004a2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80004a6:	2200      	movs	r2, #0
 80004a8:	4619      	mov	r1, r3
 80004aa:	4823      	ldr	r0, [pc, #140]	@ (8000538 <MX_TIM1_Init+0x154>)
 80004ac:	f002 fa34 	bl	8002918 <HAL_TIM_OC_ConfigChannel>
 80004b0:	4603      	mov	r3, r0
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d001      	beq.n	80004ba <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80004b6:	f000 f9e1 	bl	800087c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80004ba:	2360      	movs	r3, #96	@ 0x60
 80004bc:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 5000;
 80004be:	f241 3388 	movw	r3, #5000	@ 0x1388
 80004c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80004c4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80004c8:	2204      	movs	r2, #4
 80004ca:	4619      	mov	r1, r3
 80004cc:	481a      	ldr	r0, [pc, #104]	@ (8000538 <MX_TIM1_Init+0x154>)
 80004ce:	f002 fa9d 	bl	8002a0c <HAL_TIM_PWM_ConfigChannel>
 80004d2:	4603      	mov	r3, r0
 80004d4:	2b00      	cmp	r3, #0
 80004d6:	d001      	beq.n	80004dc <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80004d8:	f000 f9d0 	bl	800087c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80004dc:	2300      	movs	r3, #0
 80004de:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80004e0:	2300      	movs	r3, #0
 80004e2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80004e4:	2300      	movs	r3, #0
 80004e6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 100;
 80004e8:	2364      	movs	r3, #100	@ 0x64
 80004ea:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80004ec:	2300      	movs	r3, #0
 80004ee:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80004f0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80004f4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80004f6:	2300      	movs	r3, #0
 80004f8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80004fa:	2300      	movs	r3, #0
 80004fc:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80004fe:	2300      	movs	r3, #0
 8000500:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000502:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000506:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000508:	2300      	movs	r3, #0
 800050a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800050c:	2300      	movs	r3, #0
 800050e:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000510:	2300      	movs	r3, #0
 8000512:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000514:	1d3b      	adds	r3, r7, #4
 8000516:	4619      	mov	r1, r3
 8000518:	4807      	ldr	r0, [pc, #28]	@ (8000538 <MX_TIM1_Init+0x154>)
 800051a:	f003 fb41 	bl	8003ba0 <HAL_TIMEx_ConfigBreakDeadTime>
 800051e:	4603      	mov	r3, r0
 8000520:	2b00      	cmp	r3, #0
 8000522:	d001      	beq.n	8000528 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 8000524:	f000 f9aa 	bl	800087c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000528:	4803      	ldr	r0, [pc, #12]	@ (8000538 <MX_TIM1_Init+0x154>)
 800052a:	f000 fa11 	bl	8000950 <HAL_TIM_MspPostInit>

}
 800052e:	bf00      	nop
 8000530:	3760      	adds	r7, #96	@ 0x60
 8000532:	46bd      	mov	sp, r7
 8000534:	bd80      	pop	{r7, pc}
 8000536:	bf00      	nop
 8000538:	20000028 	.word	0x20000028
 800053c:	40012c00 	.word	0x40012c00

08000540 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b09c      	sub	sp, #112	@ 0x70
 8000544:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000546:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800054a:	2200      	movs	r2, #0
 800054c:	601a      	str	r2, [r3, #0]
 800054e:	605a      	str	r2, [r3, #4]
 8000550:	609a      	str	r2, [r3, #8]
 8000552:	60da      	str	r2, [r3, #12]
 8000554:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000556:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800055a:	2200      	movs	r2, #0
 800055c:	601a      	str	r2, [r3, #0]
 800055e:	605a      	str	r2, [r3, #4]
 8000560:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000562:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000566:	2200      	movs	r2, #0
 8000568:	601a      	str	r2, [r3, #0]
 800056a:	605a      	str	r2, [r3, #4]
 800056c:	609a      	str	r2, [r3, #8]
 800056e:	60da      	str	r2, [r3, #12]
 8000570:	611a      	str	r2, [r3, #16]
 8000572:	615a      	str	r2, [r3, #20]
 8000574:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000576:	463b      	mov	r3, r7
 8000578:	2234      	movs	r2, #52	@ 0x34
 800057a:	2100      	movs	r1, #0
 800057c:	4618      	mov	r0, r3
 800057e:	f003 fbce 	bl	8003d1e <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000582:	4b53      	ldr	r3, [pc, #332]	@ (80006d0 <MX_TIM8_Init+0x190>)
 8000584:	4a53      	ldr	r2, [pc, #332]	@ (80006d4 <MX_TIM8_Init+0x194>)
 8000586:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 250-1;
 8000588:	4b51      	ldr	r3, [pc, #324]	@ (80006d0 <MX_TIM8_Init+0x190>)
 800058a:	22f9      	movs	r2, #249	@ 0xf9
 800058c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800058e:	4b50      	ldr	r3, [pc, #320]	@ (80006d0 <MX_TIM8_Init+0x190>)
 8000590:	2200      	movs	r2, #0
 8000592:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 9999;
 8000594:	4b4e      	ldr	r3, [pc, #312]	@ (80006d0 <MX_TIM8_Init+0x190>)
 8000596:	f242 720f 	movw	r2, #9999	@ 0x270f
 800059a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800059c:	4b4c      	ldr	r3, [pc, #304]	@ (80006d0 <MX_TIM8_Init+0x190>)
 800059e:	2200      	movs	r2, #0
 80005a0:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80005a2:	4b4b      	ldr	r3, [pc, #300]	@ (80006d0 <MX_TIM8_Init+0x190>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005a8:	4b49      	ldr	r3, [pc, #292]	@ (80006d0 <MX_TIM8_Init+0x190>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80005ae:	4848      	ldr	r0, [pc, #288]	@ (80006d0 <MX_TIM8_Init+0x190>)
 80005b0:	f001 fe1a 	bl	80021e8 <HAL_TIM_Base_Init>
 80005b4:	4603      	mov	r3, r0
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d001      	beq.n	80005be <MX_TIM8_Init+0x7e>
  {
    Error_Handler();
 80005ba:	f000 f95f 	bl	800087c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80005be:	4844      	ldr	r0, [pc, #272]	@ (80006d0 <MX_TIM8_Init+0x190>)
 80005c0:	f002 f804 	bl	80025cc <HAL_TIM_PWM_Init>
 80005c4:	4603      	mov	r3, r0
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d001      	beq.n	80005ce <MX_TIM8_Init+0x8e>
  {
    Error_Handler();
 80005ca:	f000 f957 	bl	800087c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 80005ce:	4840      	ldr	r0, [pc, #256]	@ (80006d0 <MX_TIM8_Init+0x190>)
 80005d0:	f001 fe61 	bl	8002296 <HAL_TIM_OC_Init>
 80005d4:	4603      	mov	r3, r0
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d001      	beq.n	80005de <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 80005da:	f000 f94f 	bl	800087c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 80005de:	2306      	movs	r3, #6
 80005e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 80005e2:	2300      	movs	r3, #0
 80005e4:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_SlaveConfigSynchro(&htim8, &sSlaveConfig) != HAL_OK)
 80005e6:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80005ea:	4619      	mov	r1, r3
 80005ec:	4838      	ldr	r0, [pc, #224]	@ (80006d0 <MX_TIM8_Init+0x190>)
 80005ee:	f002 fb21 	bl	8002c34 <HAL_TIM_SlaveConfigSynchro>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d001      	beq.n	80005fc <MX_TIM8_Init+0xbc>
  {
    Error_Handler();
 80005f8:	f000 f940 	bl	800087c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 80005fc:	2350      	movs	r3, #80	@ 0x50
 80005fe:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000600:	2300      	movs	r3, #0
 8000602:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000604:	2300      	movs	r3, #0
 8000606:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000608:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800060c:	4619      	mov	r1, r3
 800060e:	4830      	ldr	r0, [pc, #192]	@ (80006d0 <MX_TIM8_Init+0x190>)
 8000610:	f003 f9f6 	bl	8003a00 <HAL_TIMEx_MasterConfigSynchronization>
 8000614:	4603      	mov	r3, r0
 8000616:	2b00      	cmp	r3, #0
 8000618:	d001      	beq.n	800061e <MX_TIM8_Init+0xde>
  {
    Error_Handler();
 800061a:	f000 f92f 	bl	800087c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800061e:	2360      	movs	r3, #96	@ 0x60
 8000620:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 5000;
 8000622:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000626:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000628:	2300      	movs	r3, #0
 800062a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800062c:	2300      	movs	r3, #0
 800062e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000630:	2300      	movs	r3, #0
 8000632:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000634:	2300      	movs	r3, #0
 8000636:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000638:	2300      	movs	r3, #0
 800063a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800063c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000640:	2200      	movs	r2, #0
 8000642:	4619      	mov	r1, r3
 8000644:	4822      	ldr	r0, [pc, #136]	@ (80006d0 <MX_TIM8_Init+0x190>)
 8000646:	f002 f9e1 	bl	8002a0c <HAL_TIM_PWM_ConfigChannel>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d001      	beq.n	8000654 <MX_TIM8_Init+0x114>
  {
    Error_Handler();
 8000650:	f000 f914 	bl	800087c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 8000654:	2310      	movs	r3, #16
 8000656:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 3333;
 8000658:	f640 5305 	movw	r3, #3333	@ 0xd05
 800065c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800065e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000662:	2204      	movs	r2, #4
 8000664:	4619      	mov	r1, r3
 8000666:	481a      	ldr	r0, [pc, #104]	@ (80006d0 <MX_TIM8_Init+0x190>)
 8000668:	f002 f956 	bl	8002918 <HAL_TIM_OC_ConfigChannel>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d001      	beq.n	8000676 <MX_TIM8_Init+0x136>
  {
    Error_Handler();
 8000672:	f000 f903 	bl	800087c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000676:	2300      	movs	r3, #0
 8000678:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800067a:	2300      	movs	r3, #0
 800067c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800067e:	2300      	movs	r3, #0
 8000680:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 100;
 8000682:	2364      	movs	r3, #100	@ 0x64
 8000684:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000686:	2300      	movs	r3, #0
 8000688:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800068a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800068e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000690:	2300      	movs	r3, #0
 8000692:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000694:	2300      	movs	r3, #0
 8000696:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000698:	2300      	movs	r3, #0
 800069a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800069c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80006a0:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80006a2:	2300      	movs	r3, #0
 80006a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80006a6:	2300      	movs	r3, #0
 80006a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80006aa:	2300      	movs	r3, #0
 80006ac:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80006ae:	463b      	mov	r3, r7
 80006b0:	4619      	mov	r1, r3
 80006b2:	4807      	ldr	r0, [pc, #28]	@ (80006d0 <MX_TIM8_Init+0x190>)
 80006b4:	f003 fa74 	bl	8003ba0 <HAL_TIMEx_ConfigBreakDeadTime>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d001      	beq.n	80006c2 <MX_TIM8_Init+0x182>
  {
    Error_Handler();
 80006be:	f000 f8dd 	bl	800087c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80006c2:	4803      	ldr	r0, [pc, #12]	@ (80006d0 <MX_TIM8_Init+0x190>)
 80006c4:	f000 f944 	bl	8000950 <HAL_TIM_MspPostInit>

}
 80006c8:	bf00      	nop
 80006ca:	3770      	adds	r7, #112	@ 0x70
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	20000074 	.word	0x20000074
 80006d4:	40013400 	.word	0x40013400

080006d8 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b09c      	sub	sp, #112	@ 0x70
 80006dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80006de:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80006e2:	2200      	movs	r2, #0
 80006e4:	601a      	str	r2, [r3, #0]
 80006e6:	605a      	str	r2, [r3, #4]
 80006e8:	609a      	str	r2, [r3, #8]
 80006ea:	60da      	str	r2, [r3, #12]
 80006ec:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006ee:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80006f2:	2200      	movs	r2, #0
 80006f4:	601a      	str	r2, [r3, #0]
 80006f6:	605a      	str	r2, [r3, #4]
 80006f8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006fa:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80006fe:	2200      	movs	r2, #0
 8000700:	601a      	str	r2, [r3, #0]
 8000702:	605a      	str	r2, [r3, #4]
 8000704:	609a      	str	r2, [r3, #8]
 8000706:	60da      	str	r2, [r3, #12]
 8000708:	611a      	str	r2, [r3, #16]
 800070a:	615a      	str	r2, [r3, #20]
 800070c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800070e:	463b      	mov	r3, r7
 8000710:	2234      	movs	r2, #52	@ 0x34
 8000712:	2100      	movs	r1, #0
 8000714:	4618      	mov	r0, r3
 8000716:	f003 fb02 	bl	8003d1e <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 800071a:	4b41      	ldr	r3, [pc, #260]	@ (8000820 <MX_TIM15_Init+0x148>)
 800071c:	4a41      	ldr	r2, [pc, #260]	@ (8000824 <MX_TIM15_Init+0x14c>)
 800071e:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 250-1;
 8000720:	4b3f      	ldr	r3, [pc, #252]	@ (8000820 <MX_TIM15_Init+0x148>)
 8000722:	22f9      	movs	r2, #249	@ 0xf9
 8000724:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000726:	4b3e      	ldr	r3, [pc, #248]	@ (8000820 <MX_TIM15_Init+0x148>)
 8000728:	2200      	movs	r2, #0
 800072a:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 9999;
 800072c:	4b3c      	ldr	r3, [pc, #240]	@ (8000820 <MX_TIM15_Init+0x148>)
 800072e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000732:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000734:	4b3a      	ldr	r3, [pc, #232]	@ (8000820 <MX_TIM15_Init+0x148>)
 8000736:	2200      	movs	r2, #0
 8000738:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800073a:	4b39      	ldr	r3, [pc, #228]	@ (8000820 <MX_TIM15_Init+0x148>)
 800073c:	2200      	movs	r2, #0
 800073e:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000740:	4b37      	ldr	r3, [pc, #220]	@ (8000820 <MX_TIM15_Init+0x148>)
 8000742:	2200      	movs	r2, #0
 8000744:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8000746:	4836      	ldr	r0, [pc, #216]	@ (8000820 <MX_TIM15_Init+0x148>)
 8000748:	f001 fd4e 	bl	80021e8 <HAL_TIM_Base_Init>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d001      	beq.n	8000756 <MX_TIM15_Init+0x7e>
  {
    Error_Handler();
 8000752:	f000 f893 	bl	800087c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8000756:	4832      	ldr	r0, [pc, #200]	@ (8000820 <MX_TIM15_Init+0x148>)
 8000758:	f001 ff38 	bl	80025cc <HAL_TIM_PWM_Init>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <MX_TIM15_Init+0x8e>
  {
    Error_Handler();
 8000762:	f000 f88b 	bl	800087c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8000766:	2306      	movs	r3, #6
 8000768:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sSlaveConfig.InputTrigger = TIM_TS_ITR5;
 800076a:	f04f 1310 	mov.w	r3, #1048592	@ 0x100010
 800076e:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_SlaveConfigSynchro(&htim15, &sSlaveConfig) != HAL_OK)
 8000770:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000774:	4619      	mov	r1, r3
 8000776:	482a      	ldr	r0, [pc, #168]	@ (8000820 <MX_TIM15_Init+0x148>)
 8000778:	f002 fa5c 	bl	8002c34 <HAL_TIM_SlaveConfigSynchro>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <MX_TIM15_Init+0xae>
  {
    Error_Handler();
 8000782:	f000 f87b 	bl	800087c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000786:	2300      	movs	r3, #0
 8000788:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800078a:	2300      	movs	r3, #0
 800078c:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800078e:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000792:	4619      	mov	r1, r3
 8000794:	4822      	ldr	r0, [pc, #136]	@ (8000820 <MX_TIM15_Init+0x148>)
 8000796:	f003 f933 	bl	8003a00 <HAL_TIMEx_MasterConfigSynchronization>
 800079a:	4603      	mov	r3, r0
 800079c:	2b00      	cmp	r3, #0
 800079e:	d001      	beq.n	80007a4 <MX_TIM15_Init+0xcc>
  {
    Error_Handler();
 80007a0:	f000 f86c 	bl	800087c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007a4:	2360      	movs	r3, #96	@ 0x60
 80007a6:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 5000;
 80007a8:	f241 3388 	movw	r3, #5000	@ 0x1388
 80007ac:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007ae:	2300      	movs	r3, #0
 80007b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80007b2:	2300      	movs	r3, #0
 80007b4:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007b6:	2300      	movs	r3, #0
 80007b8:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80007ba:	2300      	movs	r3, #0
 80007bc:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80007be:	2300      	movs	r3, #0
 80007c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007c2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80007c6:	2200      	movs	r2, #0
 80007c8:	4619      	mov	r1, r3
 80007ca:	4815      	ldr	r0, [pc, #84]	@ (8000820 <MX_TIM15_Init+0x148>)
 80007cc:	f002 f91e 	bl	8002a0c <HAL_TIM_PWM_ConfigChannel>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <MX_TIM15_Init+0x102>
  {
    Error_Handler();
 80007d6:	f000 f851 	bl	800087c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80007da:	2300      	movs	r3, #0
 80007dc:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80007de:	2300      	movs	r3, #0
 80007e0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80007e2:	2300      	movs	r3, #0
 80007e4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 100;
 80007e6:	2364      	movs	r3, #100	@ 0x64
 80007e8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80007ea:	2300      	movs	r3, #0
 80007ec:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80007ee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007f2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80007f4:	2300      	movs	r3, #0
 80007f6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80007f8:	2300      	movs	r3, #0
 80007fa:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 80007fc:	463b      	mov	r3, r7
 80007fe:	4619      	mov	r1, r3
 8000800:	4807      	ldr	r0, [pc, #28]	@ (8000820 <MX_TIM15_Init+0x148>)
 8000802:	f003 f9cd 	bl	8003ba0 <HAL_TIMEx_ConfigBreakDeadTime>
 8000806:	4603      	mov	r3, r0
 8000808:	2b00      	cmp	r3, #0
 800080a:	d001      	beq.n	8000810 <MX_TIM15_Init+0x138>
  {
    Error_Handler();
 800080c:	f000 f836 	bl	800087c <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8000810:	4803      	ldr	r0, [pc, #12]	@ (8000820 <MX_TIM15_Init+0x148>)
 8000812:	f000 f89d 	bl	8000950 <HAL_TIM_MspPostInit>

}
 8000816:	bf00      	nop
 8000818:	3770      	adds	r7, #112	@ 0x70
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	200000c0 	.word	0x200000c0
 8000824:	40014000 	.word	0x40014000

08000828 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000828:	b480      	push	{r7}
 800082a:	b083      	sub	sp, #12
 800082c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800082e:	4b12      	ldr	r3, [pc, #72]	@ (8000878 <MX_GPIO_Init+0x50>)
 8000830:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000834:	4a10      	ldr	r2, [pc, #64]	@ (8000878 <MX_GPIO_Init+0x50>)
 8000836:	f043 0301 	orr.w	r3, r3, #1
 800083a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800083e:	4b0e      	ldr	r3, [pc, #56]	@ (8000878 <MX_GPIO_Init+0x50>)
 8000840:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000844:	f003 0301 	and.w	r3, r3, #1
 8000848:	607b      	str	r3, [r7, #4]
 800084a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800084c:	4b0a      	ldr	r3, [pc, #40]	@ (8000878 <MX_GPIO_Init+0x50>)
 800084e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000852:	4a09      	ldr	r2, [pc, #36]	@ (8000878 <MX_GPIO_Init+0x50>)
 8000854:	f043 0302 	orr.w	r3, r3, #2
 8000858:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800085c:	4b06      	ldr	r3, [pc, #24]	@ (8000878 <MX_GPIO_Init+0x50>)
 800085e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000862:	f003 0302 	and.w	r3, r3, #2
 8000866:	603b      	str	r3, [r7, #0]
 8000868:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800086a:	bf00      	nop
 800086c:	370c      	adds	r7, #12
 800086e:	46bd      	mov	sp, r7
 8000870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000874:	4770      	bx	lr
 8000876:	bf00      	nop
 8000878:	44020c00 	.word	0x44020c00

0800087c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000880:	b672      	cpsid	i
}
 8000882:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000884:	bf00      	nop
 8000886:	e7fd      	b.n	8000884 <Error_Handler+0x8>

08000888 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800088c:	bf00      	nop
 800088e:	46bd      	mov	sp, r7
 8000890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000894:	4770      	bx	lr
	...

08000898 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8000898:	b480      	push	{r7}
 800089a:	b085      	sub	sp, #20
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM1)
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	4a0b      	ldr	r2, [pc, #44]	@ (80008d4 <HAL_TIM_OC_MspInit+0x3c>)
 80008a6:	4293      	cmp	r3, r2
 80008a8:	d10e      	bne.n	80008c8 <HAL_TIM_OC_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80008aa:	4b0b      	ldr	r3, [pc, #44]	@ (80008d8 <HAL_TIM_OC_MspInit+0x40>)
 80008ac:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80008b0:	4a09      	ldr	r2, [pc, #36]	@ (80008d8 <HAL_TIM_OC_MspInit+0x40>)
 80008b2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80008b6:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80008ba:	4b07      	ldr	r3, [pc, #28]	@ (80008d8 <HAL_TIM_OC_MspInit+0x40>)
 80008bc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80008c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80008c4:	60fb      	str	r3, [r7, #12]
 80008c6:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 80008c8:	bf00      	nop
 80008ca:	3714      	adds	r7, #20
 80008cc:	46bd      	mov	sp, r7
 80008ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d2:	4770      	bx	lr
 80008d4:	40012c00 	.word	0x40012c00
 80008d8:	44020c00 	.word	0x44020c00

080008dc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80008dc:	b480      	push	{r7}
 80008de:	b085      	sub	sp, #20
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM8)
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	4a16      	ldr	r2, [pc, #88]	@ (8000944 <HAL_TIM_Base_MspInit+0x68>)
 80008ea:	4293      	cmp	r3, r2
 80008ec:	d10f      	bne.n	800090e <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 80008ee:	4b16      	ldr	r3, [pc, #88]	@ (8000948 <HAL_TIM_Base_MspInit+0x6c>)
 80008f0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80008f4:	4a14      	ldr	r2, [pc, #80]	@ (8000948 <HAL_TIM_Base_MspInit+0x6c>)
 80008f6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80008fa:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80008fe:	4b12      	ldr	r3, [pc, #72]	@ (8000948 <HAL_TIM_Base_MspInit+0x6c>)
 8000900:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000904:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000908:	60fb      	str	r3, [r7, #12]
 800090a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 800090c:	e013      	b.n	8000936 <HAL_TIM_Base_MspInit+0x5a>
  else if(htim_base->Instance==TIM15)
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	4a0e      	ldr	r2, [pc, #56]	@ (800094c <HAL_TIM_Base_MspInit+0x70>)
 8000914:	4293      	cmp	r3, r2
 8000916:	d10e      	bne.n	8000936 <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8000918:	4b0b      	ldr	r3, [pc, #44]	@ (8000948 <HAL_TIM_Base_MspInit+0x6c>)
 800091a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800091e:	4a0a      	ldr	r2, [pc, #40]	@ (8000948 <HAL_TIM_Base_MspInit+0x6c>)
 8000920:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000924:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8000928:	4b07      	ldr	r3, [pc, #28]	@ (8000948 <HAL_TIM_Base_MspInit+0x6c>)
 800092a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800092e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000932:	60bb      	str	r3, [r7, #8]
 8000934:	68bb      	ldr	r3, [r7, #8]
}
 8000936:	bf00      	nop
 8000938:	3714      	adds	r7, #20
 800093a:	46bd      	mov	sp, r7
 800093c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000940:	4770      	bx	lr
 8000942:	bf00      	nop
 8000944:	40013400 	.word	0x40013400
 8000948:	44020c00 	.word	0x44020c00
 800094c:	40014000 	.word	0x40014000

08000950 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b08c      	sub	sp, #48	@ 0x30
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000958:	f107 031c 	add.w	r3, r7, #28
 800095c:	2200      	movs	r2, #0
 800095e:	601a      	str	r2, [r3, #0]
 8000960:	605a      	str	r2, [r3, #4]
 8000962:	609a      	str	r2, [r3, #8]
 8000964:	60da      	str	r2, [r3, #12]
 8000966:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	4a57      	ldr	r2, [pc, #348]	@ (8000acc <HAL_TIM_MspPostInit+0x17c>)
 800096e:	4293      	cmp	r3, r2
 8000970:	d13f      	bne.n	80009f2 <HAL_TIM_MspPostInit+0xa2>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000972:	4b57      	ldr	r3, [pc, #348]	@ (8000ad0 <HAL_TIM_MspPostInit+0x180>)
 8000974:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000978:	4a55      	ldr	r2, [pc, #340]	@ (8000ad0 <HAL_TIM_MspPostInit+0x180>)
 800097a:	f043 0302 	orr.w	r3, r3, #2
 800097e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000982:	4b53      	ldr	r3, [pc, #332]	@ (8000ad0 <HAL_TIM_MspPostInit+0x180>)
 8000984:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000988:	f003 0302 	and.w	r3, r3, #2
 800098c:	61bb      	str	r3, [r7, #24]
 800098e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000990:	4b4f      	ldr	r3, [pc, #316]	@ (8000ad0 <HAL_TIM_MspPostInit+0x180>)
 8000992:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000996:	4a4e      	ldr	r2, [pc, #312]	@ (8000ad0 <HAL_TIM_MspPostInit+0x180>)
 8000998:	f043 0301 	orr.w	r3, r3, #1
 800099c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80009a0:	4b4b      	ldr	r3, [pc, #300]	@ (8000ad0 <HAL_TIM_MspPostInit+0x180>)
 80009a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009a6:	f003 0301 	and.w	r3, r3, #1
 80009aa:	617b      	str	r3, [r7, #20]
 80009ac:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PB0     ------> TIM1_CH2N
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80009ae:	2301      	movs	r3, #1
 80009b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009b2:	2302      	movs	r3, #2
 80009b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b6:	2300      	movs	r3, #0
 80009b8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ba:	2300      	movs	r3, #0
 80009bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80009be:	2301      	movs	r3, #1
 80009c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009c2:	f107 031c 	add.w	r3, r7, #28
 80009c6:	4619      	mov	r1, r3
 80009c8:	4842      	ldr	r0, [pc, #264]	@ (8000ad4 <HAL_TIM_MspPostInit+0x184>)
 80009ca:	f000 fb83 	bl	80010d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80009ce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80009d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009d4:	2302      	movs	r3, #2
 80009d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d8:	2300      	movs	r3, #0
 80009da:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009dc:	2300      	movs	r3, #0
 80009de:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80009e0:	2301      	movs	r3, #1
 80009e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009e4:	f107 031c 	add.w	r3, r7, #28
 80009e8:	4619      	mov	r1, r3
 80009ea:	483b      	ldr	r0, [pc, #236]	@ (8000ad8 <HAL_TIM_MspPostInit+0x188>)
 80009ec:	f000 fb72 	bl	80010d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 80009f0:	e068      	b.n	8000ac4 <HAL_TIM_MspPostInit+0x174>
  else if(htim->Instance==TIM8)
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	4a39      	ldr	r2, [pc, #228]	@ (8000adc <HAL_TIM_MspPostInit+0x18c>)
 80009f8:	4293      	cmp	r3, r2
 80009fa:	d13f      	bne.n	8000a7c <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009fc:	4b34      	ldr	r3, [pc, #208]	@ (8000ad0 <HAL_TIM_MspPostInit+0x180>)
 80009fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000a02:	4a33      	ldr	r2, [pc, #204]	@ (8000ad0 <HAL_TIM_MspPostInit+0x180>)
 8000a04:	f043 0301 	orr.w	r3, r3, #1
 8000a08:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000a0c:	4b30      	ldr	r3, [pc, #192]	@ (8000ad0 <HAL_TIM_MspPostInit+0x180>)
 8000a0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000a12:	f003 0301 	and.w	r3, r3, #1
 8000a16:	613b      	str	r3, [r7, #16]
 8000a18:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a1a:	4b2d      	ldr	r3, [pc, #180]	@ (8000ad0 <HAL_TIM_MspPostInit+0x180>)
 8000a1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000a20:	4a2b      	ldr	r2, [pc, #172]	@ (8000ad0 <HAL_TIM_MspPostInit+0x180>)
 8000a22:	f043 0302 	orr.w	r3, r3, #2
 8000a26:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000a2a:	4b29      	ldr	r3, [pc, #164]	@ (8000ad0 <HAL_TIM_MspPostInit+0x180>)
 8000a2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000a30:	f003 0302 	and.w	r3, r3, #2
 8000a34:	60fb      	str	r3, [r7, #12]
 8000a36:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000a38:	2320      	movs	r3, #32
 8000a3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a3c:	2302      	movs	r3, #2
 8000a3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a40:	2300      	movs	r3, #0
 8000a42:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a44:	2300      	movs	r3, #0
 8000a46:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8000a48:	2303      	movs	r3, #3
 8000a4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a4c:	f107 031c 	add.w	r3, r7, #28
 8000a50:	4619      	mov	r1, r3
 8000a52:	4821      	ldr	r0, [pc, #132]	@ (8000ad8 <HAL_TIM_MspPostInit+0x188>)
 8000a54:	f000 fb3e 	bl	80010d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000a58:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a5e:	2302      	movs	r3, #2
 8000a60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a62:	2300      	movs	r3, #0
 8000a64:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a66:	2300      	movs	r3, #0
 8000a68:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM8;
 8000a6a:	2302      	movs	r3, #2
 8000a6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a6e:	f107 031c 	add.w	r3, r7, #28
 8000a72:	4619      	mov	r1, r3
 8000a74:	4817      	ldr	r0, [pc, #92]	@ (8000ad4 <HAL_TIM_MspPostInit+0x184>)
 8000a76:	f000 fb2d 	bl	80010d4 <HAL_GPIO_Init>
}
 8000a7a:	e023      	b.n	8000ac4 <HAL_TIM_MspPostInit+0x174>
  else if(htim->Instance==TIM15)
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	4a17      	ldr	r2, [pc, #92]	@ (8000ae0 <HAL_TIM_MspPostInit+0x190>)
 8000a82:	4293      	cmp	r3, r2
 8000a84:	d11e      	bne.n	8000ac4 <HAL_TIM_MspPostInit+0x174>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a86:	4b12      	ldr	r3, [pc, #72]	@ (8000ad0 <HAL_TIM_MspPostInit+0x180>)
 8000a88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000a8c:	4a10      	ldr	r2, [pc, #64]	@ (8000ad0 <HAL_TIM_MspPostInit+0x180>)
 8000a8e:	f043 0301 	orr.w	r3, r3, #1
 8000a92:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000a96:	4b0e      	ldr	r3, [pc, #56]	@ (8000ad0 <HAL_TIM_MspPostInit+0x180>)
 8000a98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000a9c:	f003 0301 	and.w	r3, r3, #1
 8000aa0:	60bb      	str	r3, [r7, #8]
 8000aa2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000aa4:	2306      	movs	r3, #6
 8000aa6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aa8:	2302      	movs	r3, #2
 8000aaa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aac:	2300      	movs	r3, #0
 8000aae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 8000ab4:	2304      	movs	r3, #4
 8000ab6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab8:	f107 031c 	add.w	r3, r7, #28
 8000abc:	4619      	mov	r1, r3
 8000abe:	4806      	ldr	r0, [pc, #24]	@ (8000ad8 <HAL_TIM_MspPostInit+0x188>)
 8000ac0:	f000 fb08 	bl	80010d4 <HAL_GPIO_Init>
}
 8000ac4:	bf00      	nop
 8000ac6:	3730      	adds	r7, #48	@ 0x30
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	40012c00 	.word	0x40012c00
 8000ad0:	44020c00 	.word	0x44020c00
 8000ad4:	42020400 	.word	0x42020400
 8000ad8:	42020000 	.word	0x42020000
 8000adc:	40013400 	.word	0x40013400
 8000ae0:	40014000 	.word	0x40014000

08000ae4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ae8:	bf00      	nop
 8000aea:	e7fd      	b.n	8000ae8 <NMI_Handler+0x4>

08000aec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000af0:	bf00      	nop
 8000af2:	e7fd      	b.n	8000af0 <HardFault_Handler+0x4>

08000af4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000af8:	bf00      	nop
 8000afa:	e7fd      	b.n	8000af8 <MemManage_Handler+0x4>

08000afc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b00:	bf00      	nop
 8000b02:	e7fd      	b.n	8000b00 <BusFault_Handler+0x4>

08000b04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b08:	bf00      	nop
 8000b0a:	e7fd      	b.n	8000b08 <UsageFault_Handler+0x4>

08000b0c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b10:	bf00      	nop
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr

08000b1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b1a:	b480      	push	{r7}
 8000b1c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b1e:	bf00      	nop
 8000b20:	46bd      	mov	sp, r7
 8000b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b26:	4770      	bx	lr

08000b28 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b2c:	bf00      	nop
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr

08000b36 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b36:	b580      	push	{r7, lr}
 8000b38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b3a:	f000 f947 	bl	8000dcc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b3e:	bf00      	nop
 8000b40:	bd80      	pop	{r7, pc}
	...

08000b44 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	b083      	sub	sp, #12
 8000b48:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000b4a:	4b35      	ldr	r3, [pc, #212]	@ (8000c20 <SystemInit+0xdc>)
 8000b4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b50:	4a33      	ldr	r2, [pc, #204]	@ (8000c20 <SystemInit+0xdc>)
 8000b52:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b56:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8000b5a:	4b32      	ldr	r3, [pc, #200]	@ (8000c24 <SystemInit+0xe0>)
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000b60:	4b30      	ldr	r3, [pc, #192]	@ (8000c24 <SystemInit+0xe0>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000b66:	4b2f      	ldr	r3, [pc, #188]	@ (8000c24 <SystemInit+0xe0>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8000b6c:	4b2d      	ldr	r3, [pc, #180]	@ (8000c24 <SystemInit+0xe0>)
 8000b6e:	681a      	ldr	r2, [r3, #0]
 8000b70:	492c      	ldr	r1, [pc, #176]	@ (8000c24 <SystemInit+0xe0>)
 8000b72:	4b2d      	ldr	r3, [pc, #180]	@ (8000c28 <SystemInit+0xe4>)
 8000b74:	4013      	ands	r3, r2
 8000b76:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8000b78:	4b2a      	ldr	r3, [pc, #168]	@ (8000c24 <SystemInit+0xe0>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8000b7e:	4b29      	ldr	r3, [pc, #164]	@ (8000c24 <SystemInit+0xe0>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8000b84:	4b27      	ldr	r3, [pc, #156]	@ (8000c24 <SystemInit+0xe0>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8000b8a:	4b26      	ldr	r3, [pc, #152]	@ (8000c24 <SystemInit+0xe0>)
 8000b8c:	4a27      	ldr	r2, [pc, #156]	@ (8000c2c <SystemInit+0xe8>)
 8000b8e:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8000b90:	4b24      	ldr	r3, [pc, #144]	@ (8000c24 <SystemInit+0xe0>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8000b96:	4b23      	ldr	r3, [pc, #140]	@ (8000c24 <SystemInit+0xe0>)
 8000b98:	4a24      	ldr	r2, [pc, #144]	@ (8000c2c <SystemInit+0xe8>)
 8000b9a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8000b9c:	4b21      	ldr	r3, [pc, #132]	@ (8000c24 <SystemInit+0xe0>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8000ba2:	4b20      	ldr	r3, [pc, #128]	@ (8000c24 <SystemInit+0xe0>)
 8000ba4:	4a21      	ldr	r2, [pc, #132]	@ (8000c2c <SystemInit+0xe8>)
 8000ba6:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8000ba8:	4b1e      	ldr	r3, [pc, #120]	@ (8000c24 <SystemInit+0xe0>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000bae:	4b1d      	ldr	r3, [pc, #116]	@ (8000c24 <SystemInit+0xe0>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4a1c      	ldr	r2, [pc, #112]	@ (8000c24 <SystemInit+0xe0>)
 8000bb4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000bb8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8000bba:	4b1a      	ldr	r3, [pc, #104]	@ (8000c24 <SystemInit+0xe0>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000bc0:	4b17      	ldr	r3, [pc, #92]	@ (8000c20 <SystemInit+0xdc>)
 8000bc2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000bc6:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8000bc8:	4b19      	ldr	r3, [pc, #100]	@ (8000c30 <SystemInit+0xec>)
 8000bca:	699b      	ldr	r3, [r3, #24]
 8000bcc:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8000bd0:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8000bd8:	d003      	beq.n	8000be2 <SystemInit+0x9e>
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8000be0:	d117      	bne.n	8000c12 <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8000be2:	4b13      	ldr	r3, [pc, #76]	@ (8000c30 <SystemInit+0xec>)
 8000be4:	69db      	ldr	r3, [r3, #28]
 8000be6:	f003 0301 	and.w	r3, r3, #1
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d005      	beq.n	8000bfa <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8000bee:	4b10      	ldr	r3, [pc, #64]	@ (8000c30 <SystemInit+0xec>)
 8000bf0:	4a10      	ldr	r2, [pc, #64]	@ (8000c34 <SystemInit+0xf0>)
 8000bf2:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8000bf4:	4b0e      	ldr	r3, [pc, #56]	@ (8000c30 <SystemInit+0xec>)
 8000bf6:	4a10      	ldr	r2, [pc, #64]	@ (8000c38 <SystemInit+0xf4>)
 8000bf8:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8000bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8000c30 <SystemInit+0xec>)
 8000bfc:	69db      	ldr	r3, [r3, #28]
 8000bfe:	4a0c      	ldr	r2, [pc, #48]	@ (8000c30 <SystemInit+0xec>)
 8000c00:	f043 0302 	orr.w	r3, r3, #2
 8000c04:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8000c06:	4b0a      	ldr	r3, [pc, #40]	@ (8000c30 <SystemInit+0xec>)
 8000c08:	69db      	ldr	r3, [r3, #28]
 8000c0a:	4a09      	ldr	r2, [pc, #36]	@ (8000c30 <SystemInit+0xec>)
 8000c0c:	f043 0301 	orr.w	r3, r3, #1
 8000c10:	61d3      	str	r3, [r2, #28]
  }
}
 8000c12:	bf00      	nop
 8000c14:	370c      	adds	r7, #12
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop
 8000c20:	e000ed00 	.word	0xe000ed00
 8000c24:	44020c00 	.word	0x44020c00
 8000c28:	eae2eae3 	.word	0xeae2eae3
 8000c2c:	01010280 	.word	0x01010280
 8000c30:	40022000 	.word	0x40022000
 8000c34:	08192a3b 	.word	0x08192a3b
 8000c38:	4c5d6e7f 	.word	0x4c5d6e7f

08000c3c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c3c:	480d      	ldr	r0, [pc, #52]	@ (8000c74 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c3e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c40:	f7ff ff80 	bl	8000b44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c44:	480c      	ldr	r0, [pc, #48]	@ (8000c78 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c46:	490d      	ldr	r1, [pc, #52]	@ (8000c7c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c48:	4a0d      	ldr	r2, [pc, #52]	@ (8000c80 <LoopForever+0xe>)
  movs r3, #0
 8000c4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c4c:	e002      	b.n	8000c54 <LoopCopyDataInit>

08000c4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c52:	3304      	adds	r3, #4

08000c54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c58:	d3f9      	bcc.n	8000c4e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c5a:	4a0a      	ldr	r2, [pc, #40]	@ (8000c84 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c5c:	4c0a      	ldr	r4, [pc, #40]	@ (8000c88 <LoopForever+0x16>)
  movs r3, #0
 8000c5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c60:	e001      	b.n	8000c66 <LoopFillZerobss>

08000c62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c64:	3204      	adds	r2, #4

08000c66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c68:	d3fb      	bcc.n	8000c62 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000c6a:	f003 f861 	bl	8003d30 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c6e:	f7ff fb11 	bl	8000294 <main>

08000c72 <LoopForever>:

LoopForever:
    b LoopForever
 8000c72:	e7fe      	b.n	8000c72 <LoopForever>
  ldr   r0, =_estack
 8000c74:	20044000 	.word	0x20044000
  ldr r0, =_sdata
 8000c78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c7c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000c80:	08003da8 	.word	0x08003da8
  ldr r2, =_sbss
 8000c84:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000c88:	20000110 	.word	0x20000110

08000c8c <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c8c:	e7fe      	b.n	8000c8c <ADC1_IRQHandler>
	...

08000c90 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c94:	2003      	movs	r0, #3
 8000c96:	f000 f948 	bl	8000f2a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000c9a:	f001 f95d 	bl	8001f58 <HAL_RCC_GetSysClockFreq>
 8000c9e:	4602      	mov	r2, r0
 8000ca0:	4b0c      	ldr	r3, [pc, #48]	@ (8000cd4 <HAL_Init+0x44>)
 8000ca2:	6a1b      	ldr	r3, [r3, #32]
 8000ca4:	f003 030f 	and.w	r3, r3, #15
 8000ca8:	490b      	ldr	r1, [pc, #44]	@ (8000cd8 <HAL_Init+0x48>)
 8000caa:	5ccb      	ldrb	r3, [r1, r3]
 8000cac:	fa22 f303 	lsr.w	r3, r2, r3
 8000cb0:	4a0a      	ldr	r2, [pc, #40]	@ (8000cdc <HAL_Init+0x4c>)
 8000cb2:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000cb4:	2004      	movs	r0, #4
 8000cb6:	f000 f97f 	bl	8000fb8 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000cba:	200f      	movs	r0, #15
 8000cbc:	f000 f810 	bl	8000ce0 <HAL_InitTick>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d001      	beq.n	8000cca <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	e002      	b.n	8000cd0 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000cca:	f7ff fddd 	bl	8000888 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cce:	2300      	movs	r3, #0
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	44020c00 	.word	0x44020c00
 8000cd8:	08003d90 	.word	0x08003d90
 8000cdc:	20000000 	.word	0x20000000

08000ce0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b084      	sub	sp, #16
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000cec:	4b33      	ldr	r3, [pc, #204]	@ (8000dbc <HAL_InitTick+0xdc>)
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d101      	bne.n	8000cf8 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	e05c      	b.n	8000db2 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8000cf8:	4b31      	ldr	r3, [pc, #196]	@ (8000dc0 <HAL_InitTick+0xe0>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	f003 0304 	and.w	r3, r3, #4
 8000d00:	2b04      	cmp	r3, #4
 8000d02:	d10c      	bne.n	8000d1e <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8000d04:	4b2f      	ldr	r3, [pc, #188]	@ (8000dc4 <HAL_InitTick+0xe4>)
 8000d06:	681a      	ldr	r2, [r3, #0]
 8000d08:	4b2c      	ldr	r3, [pc, #176]	@ (8000dbc <HAL_InitTick+0xdc>)
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d12:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d16:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d1a:	60fb      	str	r3, [r7, #12]
 8000d1c:	e037      	b.n	8000d8e <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8000d1e:	f000 f9a3 	bl	8001068 <HAL_SYSTICK_GetCLKSourceConfig>
 8000d22:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8000d24:	68bb      	ldr	r3, [r7, #8]
 8000d26:	2b02      	cmp	r3, #2
 8000d28:	d023      	beq.n	8000d72 <HAL_InitTick+0x92>
 8000d2a:	68bb      	ldr	r3, [r7, #8]
 8000d2c:	2b02      	cmp	r3, #2
 8000d2e:	d82d      	bhi.n	8000d8c <HAL_InitTick+0xac>
 8000d30:	68bb      	ldr	r3, [r7, #8]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d003      	beq.n	8000d3e <HAL_InitTick+0x5e>
 8000d36:	68bb      	ldr	r3, [r7, #8]
 8000d38:	2b01      	cmp	r3, #1
 8000d3a:	d00d      	beq.n	8000d58 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8000d3c:	e026      	b.n	8000d8c <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8000d3e:	4b21      	ldr	r3, [pc, #132]	@ (8000dc4 <HAL_InitTick+0xe4>)
 8000d40:	681a      	ldr	r2, [r3, #0]
 8000d42:	4b1e      	ldr	r3, [pc, #120]	@ (8000dbc <HAL_InitTick+0xdc>)
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	4619      	mov	r1, r3
 8000d48:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000d4c:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d50:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d54:	60fb      	str	r3, [r7, #12]
        break;
 8000d56:	e01a      	b.n	8000d8e <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000d58:	4b18      	ldr	r3, [pc, #96]	@ (8000dbc <HAL_InitTick+0xdc>)
 8000d5a:	781b      	ldrb	r3, [r3, #0]
 8000d5c:	461a      	mov	r2, r3
 8000d5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d62:	fbb3 f3f2 	udiv	r3, r3, r2
 8000d66:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000d6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d6e:	60fb      	str	r3, [r7, #12]
        break;
 8000d70:	e00d      	b.n	8000d8e <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000d72:	4b12      	ldr	r3, [pc, #72]	@ (8000dbc <HAL_InitTick+0xdc>)
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	461a      	mov	r2, r3
 8000d78:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d7c:	fbb3 f3f2 	udiv	r3, r3, r2
 8000d80:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000d84:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d88:	60fb      	str	r3, [r7, #12]
        break;
 8000d8a:	e000      	b.n	8000d8e <HAL_InitTick+0xae>
        break;
 8000d8c:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8000d8e:	68f8      	ldr	r0, [r7, #12]
 8000d90:	f000 f8f0 	bl	8000f74 <HAL_SYSTICK_Config>
 8000d94:	4603      	mov	r3, r0
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d001      	beq.n	8000d9e <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	e009      	b.n	8000db2 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d9e:	2200      	movs	r2, #0
 8000da0:	6879      	ldr	r1, [r7, #4]
 8000da2:	f04f 30ff 	mov.w	r0, #4294967295
 8000da6:	f000 f8cb 	bl	8000f40 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8000daa:	4a07      	ldr	r2, [pc, #28]	@ (8000dc8 <HAL_InitTick+0xe8>)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8000db0:	2300      	movs	r3, #0
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	3710      	adds	r7, #16
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	20000008 	.word	0x20000008
 8000dc0:	e000e010 	.word	0xe000e010
 8000dc4:	20000000 	.word	0x20000000
 8000dc8:	20000004 	.word	0x20000004

08000dcc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000dd0:	4b06      	ldr	r3, [pc, #24]	@ (8000dec <HAL_IncTick+0x20>)
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	461a      	mov	r2, r3
 8000dd6:	4b06      	ldr	r3, [pc, #24]	@ (8000df0 <HAL_IncTick+0x24>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4413      	add	r3, r2
 8000ddc:	4a04      	ldr	r2, [pc, #16]	@ (8000df0 <HAL_IncTick+0x24>)
 8000dde:	6013      	str	r3, [r2, #0]
}
 8000de0:	bf00      	nop
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	20000008 	.word	0x20000008
 8000df0:	2000010c 	.word	0x2000010c

08000df4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  return uwTick;
 8000df8:	4b03      	ldr	r3, [pc, #12]	@ (8000e08 <HAL_GetTick+0x14>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
}
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop
 8000e08:	2000010c 	.word	0x2000010c

08000e0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b085      	sub	sp, #20
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	f003 0307 	and.w	r3, r3, #7
 8000e1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000e50 <__NVIC_SetPriorityGrouping+0x44>)
 8000e1e:	68db      	ldr	r3, [r3, #12]
 8000e20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e22:	68ba      	ldr	r2, [r7, #8]
 8000e24:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e28:	4013      	ands	r3, r2
 8000e2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e30:	68bb      	ldr	r3, [r7, #8]
 8000e32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e34:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e3e:	4a04      	ldr	r2, [pc, #16]	@ (8000e50 <__NVIC_SetPriorityGrouping+0x44>)
 8000e40:	68bb      	ldr	r3, [r7, #8]
 8000e42:	60d3      	str	r3, [r2, #12]
}
 8000e44:	bf00      	nop
 8000e46:	3714      	adds	r7, #20
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr
 8000e50:	e000ed00 	.word	0xe000ed00

08000e54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e58:	4b04      	ldr	r3, [pc, #16]	@ (8000e6c <__NVIC_GetPriorityGrouping+0x18>)
 8000e5a:	68db      	ldr	r3, [r3, #12]
 8000e5c:	0a1b      	lsrs	r3, r3, #8
 8000e5e:	f003 0307 	and.w	r3, r3, #7
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	46bd      	mov	sp, r7
 8000e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6a:	4770      	bx	lr
 8000e6c:	e000ed00 	.word	0xe000ed00

08000e70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e70:	b480      	push	{r7}
 8000e72:	b083      	sub	sp, #12
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	4603      	mov	r3, r0
 8000e78:	6039      	str	r1, [r7, #0]
 8000e7a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000e7c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	db0a      	blt.n	8000e9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	b2da      	uxtb	r2, r3
 8000e88:	490c      	ldr	r1, [pc, #48]	@ (8000ebc <__NVIC_SetPriority+0x4c>)
 8000e8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e8e:	0112      	lsls	r2, r2, #4
 8000e90:	b2d2      	uxtb	r2, r2
 8000e92:	440b      	add	r3, r1
 8000e94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e98:	e00a      	b.n	8000eb0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	b2da      	uxtb	r2, r3
 8000e9e:	4908      	ldr	r1, [pc, #32]	@ (8000ec0 <__NVIC_SetPriority+0x50>)
 8000ea0:	88fb      	ldrh	r3, [r7, #6]
 8000ea2:	f003 030f 	and.w	r3, r3, #15
 8000ea6:	3b04      	subs	r3, #4
 8000ea8:	0112      	lsls	r2, r2, #4
 8000eaa:	b2d2      	uxtb	r2, r2
 8000eac:	440b      	add	r3, r1
 8000eae:	761a      	strb	r2, [r3, #24]
}
 8000eb0:	bf00      	nop
 8000eb2:	370c      	adds	r7, #12
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eba:	4770      	bx	lr
 8000ebc:	e000e100 	.word	0xe000e100
 8000ec0:	e000ed00 	.word	0xe000ed00

08000ec4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b089      	sub	sp, #36	@ 0x24
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	60f8      	str	r0, [r7, #12]
 8000ecc:	60b9      	str	r1, [r7, #8]
 8000ece:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	f003 0307 	and.w	r3, r3, #7
 8000ed6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ed8:	69fb      	ldr	r3, [r7, #28]
 8000eda:	f1c3 0307 	rsb	r3, r3, #7
 8000ede:	2b04      	cmp	r3, #4
 8000ee0:	bf28      	it	cs
 8000ee2:	2304      	movcs	r3, #4
 8000ee4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ee6:	69fb      	ldr	r3, [r7, #28]
 8000ee8:	3304      	adds	r3, #4
 8000eea:	2b06      	cmp	r3, #6
 8000eec:	d902      	bls.n	8000ef4 <NVIC_EncodePriority+0x30>
 8000eee:	69fb      	ldr	r3, [r7, #28]
 8000ef0:	3b03      	subs	r3, #3
 8000ef2:	e000      	b.n	8000ef6 <NVIC_EncodePriority+0x32>
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ef8:	f04f 32ff 	mov.w	r2, #4294967295
 8000efc:	69bb      	ldr	r3, [r7, #24]
 8000efe:	fa02 f303 	lsl.w	r3, r2, r3
 8000f02:	43da      	mvns	r2, r3
 8000f04:	68bb      	ldr	r3, [r7, #8]
 8000f06:	401a      	ands	r2, r3
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f0c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f10:	697b      	ldr	r3, [r7, #20]
 8000f12:	fa01 f303 	lsl.w	r3, r1, r3
 8000f16:	43d9      	mvns	r1, r3
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f1c:	4313      	orrs	r3, r2
         );
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	3724      	adds	r7, #36	@ 0x24
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr

08000f2a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f2a:	b580      	push	{r7, lr}
 8000f2c:	b082      	sub	sp, #8
 8000f2e:	af00      	add	r7, sp, #0
 8000f30:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f32:	6878      	ldr	r0, [r7, #4]
 8000f34:	f7ff ff6a 	bl	8000e0c <__NVIC_SetPriorityGrouping>
}
 8000f38:	bf00      	nop
 8000f3a:	3708      	adds	r7, #8
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}

08000f40 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b086      	sub	sp, #24
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	4603      	mov	r3, r0
 8000f48:	60b9      	str	r1, [r7, #8]
 8000f4a:	607a      	str	r2, [r7, #4]
 8000f4c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000f4e:	f7ff ff81 	bl	8000e54 <__NVIC_GetPriorityGrouping>
 8000f52:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f54:	687a      	ldr	r2, [r7, #4]
 8000f56:	68b9      	ldr	r1, [r7, #8]
 8000f58:	6978      	ldr	r0, [r7, #20]
 8000f5a:	f7ff ffb3 	bl	8000ec4 <NVIC_EncodePriority>
 8000f5e:	4602      	mov	r2, r0
 8000f60:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000f64:	4611      	mov	r1, r2
 8000f66:	4618      	mov	r0, r3
 8000f68:	f7ff ff82 	bl	8000e70 <__NVIC_SetPriority>
}
 8000f6c:	bf00      	nop
 8000f6e:	3718      	adds	r7, #24
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}

08000f74 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	3b01      	subs	r3, #1
 8000f80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f84:	d301      	bcc.n	8000f8a <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8000f86:	2301      	movs	r3, #1
 8000f88:	e00d      	b.n	8000fa6 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8000f8a:	4a0a      	ldr	r2, [pc, #40]	@ (8000fb4 <HAL_SYSTICK_Config+0x40>)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	3b01      	subs	r3, #1
 8000f90:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8000f92:	4b08      	ldr	r3, [pc, #32]	@ (8000fb4 <HAL_SYSTICK_Config+0x40>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8000f98:	4b06      	ldr	r3, [pc, #24]	@ (8000fb4 <HAL_SYSTICK_Config+0x40>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4a05      	ldr	r2, [pc, #20]	@ (8000fb4 <HAL_SYSTICK_Config+0x40>)
 8000f9e:	f043 0303 	orr.w	r3, r3, #3
 8000fa2:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8000fa4:	2300      	movs	r3, #0
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	370c      	adds	r7, #12
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	e000e010 	.word	0xe000e010

08000fb8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b083      	sub	sp, #12
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2b04      	cmp	r3, #4
 8000fc4:	d844      	bhi.n	8001050 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8000fc6:	a201      	add	r2, pc, #4	@ (adr r2, 8000fcc <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8000fc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fcc:	08000fef 	.word	0x08000fef
 8000fd0:	0800100d 	.word	0x0800100d
 8000fd4:	0800102f 	.word	0x0800102f
 8000fd8:	08001051 	.word	0x08001051
 8000fdc:	08000fe1 	.word	0x08000fe1
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000fe0:	4b1f      	ldr	r3, [pc, #124]	@ (8001060 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a1e      	ldr	r2, [pc, #120]	@ (8001060 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000fe6:	f043 0304 	orr.w	r3, r3, #4
 8000fea:	6013      	str	r3, [r2, #0]
      break;
 8000fec:	e031      	b.n	8001052 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000fee:	4b1c      	ldr	r3, [pc, #112]	@ (8001060 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	4a1b      	ldr	r2, [pc, #108]	@ (8001060 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000ff4:	f023 0304 	bic.w	r3, r3, #4
 8000ff8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8000ffa:	4b1a      	ldr	r3, [pc, #104]	@ (8001064 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000ffc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001000:	4a18      	ldr	r2, [pc, #96]	@ (8001064 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001002:	f023 030c 	bic.w	r3, r3, #12
 8001006:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800100a:	e022      	b.n	8001052 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800100c:	4b14      	ldr	r3, [pc, #80]	@ (8001060 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a13      	ldr	r2, [pc, #76]	@ (8001060 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001012:	f023 0304 	bic.w	r3, r3, #4
 8001016:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8001018:	4b12      	ldr	r3, [pc, #72]	@ (8001064 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800101a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800101e:	f023 030c 	bic.w	r3, r3, #12
 8001022:	4a10      	ldr	r2, [pc, #64]	@ (8001064 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001024:	f043 0304 	orr.w	r3, r3, #4
 8001028:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800102c:	e011      	b.n	8001052 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800102e:	4b0c      	ldr	r3, [pc, #48]	@ (8001060 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	4a0b      	ldr	r2, [pc, #44]	@ (8001060 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001034:	f023 0304 	bic.w	r3, r3, #4
 8001038:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 800103a:	4b0a      	ldr	r3, [pc, #40]	@ (8001064 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800103c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001040:	f023 030c 	bic.w	r3, r3, #12
 8001044:	4a07      	ldr	r2, [pc, #28]	@ (8001064 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001046:	f043 0308 	orr.w	r3, r3, #8
 800104a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800104e:	e000      	b.n	8001052 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8001050:	bf00      	nop
  }
}
 8001052:	bf00      	nop
 8001054:	370c      	adds	r7, #12
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	e000e010 	.word	0xe000e010
 8001064:	44020c00 	.word	0x44020c00

08001068 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8001068:	b480      	push	{r7}
 800106a:	b083      	sub	sp, #12
 800106c:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 800106e:	4b17      	ldr	r3, [pc, #92]	@ (80010cc <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f003 0304 	and.w	r3, r3, #4
 8001076:	2b00      	cmp	r3, #0
 8001078:	d002      	beq.n	8001080 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 800107a:	2304      	movs	r3, #4
 800107c:	607b      	str	r3, [r7, #4]
 800107e:	e01e      	b.n	80010be <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8001080:	4b13      	ldr	r3, [pc, #76]	@ (80010d0 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 8001082:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001086:	f003 030c 	and.w	r3, r3, #12
 800108a:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	2b08      	cmp	r3, #8
 8001090:	d00f      	beq.n	80010b2 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	2b08      	cmp	r3, #8
 8001096:	d80f      	bhi.n	80010b8 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d003      	beq.n	80010a6 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	2b04      	cmp	r3, #4
 80010a2:	d003      	beq.n	80010ac <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 80010a4:	e008      	b.n	80010b8 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80010a6:	2300      	movs	r3, #0
 80010a8:	607b      	str	r3, [r7, #4]
        break;
 80010aa:	e008      	b.n	80010be <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 80010ac:	2301      	movs	r3, #1
 80010ae:	607b      	str	r3, [r7, #4]
        break;
 80010b0:	e005      	b.n	80010be <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 80010b2:	2302      	movs	r3, #2
 80010b4:	607b      	str	r3, [r7, #4]
        break;
 80010b6:	e002      	b.n	80010be <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80010b8:	2300      	movs	r3, #0
 80010ba:	607b      	str	r3, [r7, #4]
        break;
 80010bc:	bf00      	nop
    }
  }
  return systick_source;
 80010be:	687b      	ldr	r3, [r7, #4]
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	370c      	adds	r7, #12
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr
 80010cc:	e000e010 	.word	0xe000e010
 80010d0:	44020c00 	.word	0x44020c00

080010d4 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b087      	sub	sp, #28
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
 80010dc:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80010de:	2300      	movs	r3, #0
 80010e0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80010e2:	e136      	b.n	8001352 <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	2101      	movs	r1, #1
 80010ea:	693b      	ldr	r3, [r7, #16]
 80010ec:	fa01 f303 	lsl.w	r3, r1, r3
 80010f0:	4013      	ands	r3, r2
 80010f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	f000 8128 	beq.w	800134c <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	2b02      	cmp	r3, #2
 8001102:	d003      	beq.n	800110c <HAL_GPIO_Init+0x38>
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	2b12      	cmp	r3, #18
 800110a:	d125      	bne.n	8001158 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 800110c:	693b      	ldr	r3, [r7, #16]
 800110e:	08da      	lsrs	r2, r3, #3
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	3208      	adds	r2, #8
 8001114:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001118:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800111a:	693b      	ldr	r3, [r7, #16]
 800111c:	f003 0307 	and.w	r3, r3, #7
 8001120:	009b      	lsls	r3, r3, #2
 8001122:	220f      	movs	r2, #15
 8001124:	fa02 f303 	lsl.w	r3, r2, r3
 8001128:	43db      	mvns	r3, r3
 800112a:	697a      	ldr	r2, [r7, #20]
 800112c:	4013      	ands	r3, r2
 800112e:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	691b      	ldr	r3, [r3, #16]
 8001134:	f003 020f 	and.w	r2, r3, #15
 8001138:	693b      	ldr	r3, [r7, #16]
 800113a:	f003 0307 	and.w	r3, r3, #7
 800113e:	009b      	lsls	r3, r3, #2
 8001140:	fa02 f303 	lsl.w	r3, r2, r3
 8001144:	697a      	ldr	r2, [r7, #20]
 8001146:	4313      	orrs	r3, r2
 8001148:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800114a:	693b      	ldr	r3, [r7, #16]
 800114c:	08da      	lsrs	r2, r3, #3
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	3208      	adds	r2, #8
 8001152:	6979      	ldr	r1, [r7, #20]
 8001154:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800115e:	693b      	ldr	r3, [r7, #16]
 8001160:	005b      	lsls	r3, r3, #1
 8001162:	2203      	movs	r2, #3
 8001164:	fa02 f303 	lsl.w	r3, r2, r3
 8001168:	43db      	mvns	r3, r3
 800116a:	697a      	ldr	r2, [r7, #20]
 800116c:	4013      	ands	r3, r2
 800116e:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	f003 0203 	and.w	r2, r3, #3
 8001178:	693b      	ldr	r3, [r7, #16]
 800117a:	005b      	lsls	r3, r3, #1
 800117c:	fa02 f303 	lsl.w	r3, r2, r3
 8001180:	697a      	ldr	r2, [r7, #20]
 8001182:	4313      	orrs	r3, r2
 8001184:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	697a      	ldr	r2, [r7, #20]
 800118a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	2b01      	cmp	r3, #1
 8001192:	d00b      	beq.n	80011ac <HAL_GPIO_Init+0xd8>
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	2b02      	cmp	r3, #2
 800119a:	d007      	beq.n	80011ac <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011a0:	2b11      	cmp	r3, #17
 80011a2:	d003      	beq.n	80011ac <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	2b12      	cmp	r3, #18
 80011aa:	d130      	bne.n	800120e <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	689b      	ldr	r3, [r3, #8]
 80011b0:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80011b2:	693b      	ldr	r3, [r7, #16]
 80011b4:	005b      	lsls	r3, r3, #1
 80011b6:	2203      	movs	r2, #3
 80011b8:	fa02 f303 	lsl.w	r3, r2, r3
 80011bc:	43db      	mvns	r3, r3
 80011be:	697a      	ldr	r2, [r7, #20]
 80011c0:	4013      	ands	r3, r2
 80011c2:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	68da      	ldr	r2, [r3, #12]
 80011c8:	693b      	ldr	r3, [r7, #16]
 80011ca:	005b      	lsls	r3, r3, #1
 80011cc:	fa02 f303 	lsl.w	r3, r2, r3
 80011d0:	697a      	ldr	r2, [r7, #20]
 80011d2:	4313      	orrs	r3, r2
 80011d4:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	697a      	ldr	r2, [r7, #20]
 80011da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80011e2:	2201      	movs	r2, #1
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	fa02 f303 	lsl.w	r3, r2, r3
 80011ea:	43db      	mvns	r3, r3
 80011ec:	697a      	ldr	r2, [r7, #20]
 80011ee:	4013      	ands	r3, r2
 80011f0:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	091b      	lsrs	r3, r3, #4
 80011f8:	f003 0201 	and.w	r2, r3, #1
 80011fc:	693b      	ldr	r3, [r7, #16]
 80011fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001202:	697a      	ldr	r2, [r7, #20]
 8001204:	4313      	orrs	r3, r2
 8001206:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	697a      	ldr	r2, [r7, #20]
 800120c:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	2b03      	cmp	r3, #3
 8001214:	d017      	beq.n	8001246 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	68db      	ldr	r3, [r3, #12]
 800121a:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 800121c:	693b      	ldr	r3, [r7, #16]
 800121e:	005b      	lsls	r3, r3, #1
 8001220:	2203      	movs	r2, #3
 8001222:	fa02 f303 	lsl.w	r3, r2, r3
 8001226:	43db      	mvns	r3, r3
 8001228:	697a      	ldr	r2, [r7, #20]
 800122a:	4013      	ands	r3, r2
 800122c:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	689a      	ldr	r2, [r3, #8]
 8001232:	693b      	ldr	r3, [r7, #16]
 8001234:	005b      	lsls	r3, r3, #1
 8001236:	fa02 f303 	lsl.w	r3, r2, r3
 800123a:	697a      	ldr	r2, [r7, #20]
 800123c:	4313      	orrs	r3, r2
 800123e:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	697a      	ldr	r2, [r7, #20]
 8001244:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800124e:	2b00      	cmp	r3, #0
 8001250:	d07c      	beq.n	800134c <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001252:	4a47      	ldr	r2, [pc, #284]	@ (8001370 <HAL_GPIO_Init+0x29c>)
 8001254:	693b      	ldr	r3, [r7, #16]
 8001256:	089b      	lsrs	r3, r3, #2
 8001258:	3318      	adds	r3, #24
 800125a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800125e:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001260:	693b      	ldr	r3, [r7, #16]
 8001262:	f003 0303 	and.w	r3, r3, #3
 8001266:	00db      	lsls	r3, r3, #3
 8001268:	220f      	movs	r2, #15
 800126a:	fa02 f303 	lsl.w	r3, r2, r3
 800126e:	43db      	mvns	r3, r3
 8001270:	697a      	ldr	r2, [r7, #20]
 8001272:	4013      	ands	r3, r2
 8001274:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	0a9a      	lsrs	r2, r3, #10
 800127a:	4b3e      	ldr	r3, [pc, #248]	@ (8001374 <HAL_GPIO_Init+0x2a0>)
 800127c:	4013      	ands	r3, r2
 800127e:	693a      	ldr	r2, [r7, #16]
 8001280:	f002 0203 	and.w	r2, r2, #3
 8001284:	00d2      	lsls	r2, r2, #3
 8001286:	4093      	lsls	r3, r2
 8001288:	697a      	ldr	r2, [r7, #20]
 800128a:	4313      	orrs	r3, r2
 800128c:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 800128e:	4938      	ldr	r1, [pc, #224]	@ (8001370 <HAL_GPIO_Init+0x29c>)
 8001290:	693b      	ldr	r3, [r7, #16]
 8001292:	089b      	lsrs	r3, r3, #2
 8001294:	3318      	adds	r3, #24
 8001296:	697a      	ldr	r2, [r7, #20]
 8001298:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 800129c:	4b34      	ldr	r3, [pc, #208]	@ (8001370 <HAL_GPIO_Init+0x29c>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	43db      	mvns	r3, r3
 80012a6:	697a      	ldr	r2, [r7, #20]
 80012a8:	4013      	ands	r3, r2
 80012aa:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d003      	beq.n	80012c0 <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
 80012b8:	697a      	ldr	r2, [r7, #20]
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	4313      	orrs	r3, r2
 80012be:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80012c0:	4a2b      	ldr	r2, [pc, #172]	@ (8001370 <HAL_GPIO_Init+0x29c>)
 80012c2:	697b      	ldr	r3, [r7, #20]
 80012c4:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80012c6:	4b2a      	ldr	r3, [pc, #168]	@ (8001370 <HAL_GPIO_Init+0x29c>)
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	43db      	mvns	r3, r3
 80012d0:	697a      	ldr	r2, [r7, #20]
 80012d2:	4013      	ands	r3, r2
 80012d4:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d003      	beq.n	80012ea <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
 80012e2:	697a      	ldr	r2, [r7, #20]
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	4313      	orrs	r3, r2
 80012e8:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80012ea:	4a21      	ldr	r2, [pc, #132]	@ (8001370 <HAL_GPIO_Init+0x29c>)
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80012f0:	4b1f      	ldr	r3, [pc, #124]	@ (8001370 <HAL_GPIO_Init+0x29c>)
 80012f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80012f6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	43db      	mvns	r3, r3
 80012fc:	697a      	ldr	r2, [r7, #20]
 80012fe:	4013      	ands	r3, r2
 8001300:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800130a:	2b00      	cmp	r3, #0
 800130c:	d003      	beq.n	8001316 <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
 800130e:	697a      	ldr	r2, [r7, #20]
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	4313      	orrs	r3, r2
 8001314:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8001316:	4a16      	ldr	r2, [pc, #88]	@ (8001370 <HAL_GPIO_Init+0x29c>)
 8001318:	697b      	ldr	r3, [r7, #20]
 800131a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 800131e:	4b14      	ldr	r3, [pc, #80]	@ (8001370 <HAL_GPIO_Init+0x29c>)
 8001320:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001324:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	43db      	mvns	r3, r3
 800132a:	697a      	ldr	r2, [r7, #20]
 800132c:	4013      	ands	r3, r2
 800132e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001338:	2b00      	cmp	r3, #0
 800133a:	d003      	beq.n	8001344 <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
 800133c:	697a      	ldr	r2, [r7, #20]
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	4313      	orrs	r3, r2
 8001342:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8001344:	4a0a      	ldr	r2, [pc, #40]	@ (8001370 <HAL_GPIO_Init+0x29c>)
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 800134c:	693b      	ldr	r3, [r7, #16]
 800134e:	3301      	adds	r3, #1
 8001350:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	681a      	ldr	r2, [r3, #0]
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	fa22 f303 	lsr.w	r3, r2, r3
 800135c:	2b00      	cmp	r3, #0
 800135e:	f47f aec1 	bne.w	80010e4 <HAL_GPIO_Init+0x10>
  }
}
 8001362:	bf00      	nop
 8001364:	bf00      	nop
 8001366:	371c      	adds	r7, #28
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr
 8001370:	44022000 	.word	0x44022000
 8001374:	002f7f7f 	.word	0x002f7f7f

08001378 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b088      	sub	sp, #32
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d102      	bne.n	800138c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001386:	2301      	movs	r3, #1
 8001388:	f000 bc28 	b.w	8001bdc <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800138c:	4b94      	ldr	r3, [pc, #592]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 800138e:	69db      	ldr	r3, [r3, #28]
 8001390:	f003 0318 	and.w	r3, r3, #24
 8001394:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8001396:	4b92      	ldr	r3, [pc, #584]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 8001398:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800139a:	f003 0303 	and.w	r3, r3, #3
 800139e:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f003 0310 	and.w	r3, r3, #16
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d05b      	beq.n	8001464 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 80013ac:	69fb      	ldr	r3, [r7, #28]
 80013ae:	2b08      	cmp	r3, #8
 80013b0:	d005      	beq.n	80013be <HAL_RCC_OscConfig+0x46>
 80013b2:	69fb      	ldr	r3, [r7, #28]
 80013b4:	2b18      	cmp	r3, #24
 80013b6:	d114      	bne.n	80013e2 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 80013b8:	69bb      	ldr	r3, [r7, #24]
 80013ba:	2b02      	cmp	r3, #2
 80013bc:	d111      	bne.n	80013e2 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	69db      	ldr	r3, [r3, #28]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d102      	bne.n	80013cc <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80013c6:	2301      	movs	r3, #1
 80013c8:	f000 bc08 	b.w	8001bdc <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80013cc:	4b84      	ldr	r3, [pc, #528]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 80013ce:	699b      	ldr	r3, [r3, #24]
 80013d0:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6a1b      	ldr	r3, [r3, #32]
 80013d8:	041b      	lsls	r3, r3, #16
 80013da:	4981      	ldr	r1, [pc, #516]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 80013dc:	4313      	orrs	r3, r2
 80013de:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80013e0:	e040      	b.n	8001464 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	69db      	ldr	r3, [r3, #28]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d023      	beq.n	8001432 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80013ea:	4b7d      	ldr	r3, [pc, #500]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4a7c      	ldr	r2, [pc, #496]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 80013f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013f6:	f7ff fcfd 	bl	8000df4 <HAL_GetTick>
 80013fa:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80013fc:	e008      	b.n	8001410 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80013fe:	f7ff fcf9 	bl	8000df4 <HAL_GetTick>
 8001402:	4602      	mov	r2, r0
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	1ad3      	subs	r3, r2, r3
 8001408:	2b02      	cmp	r3, #2
 800140a:	d901      	bls.n	8001410 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 800140c:	2303      	movs	r3, #3
 800140e:	e3e5      	b.n	8001bdc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001410:	4b73      	ldr	r3, [pc, #460]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001418:	2b00      	cmp	r3, #0
 800141a:	d0f0      	beq.n	80013fe <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 800141c:	4b70      	ldr	r3, [pc, #448]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 800141e:	699b      	ldr	r3, [r3, #24]
 8001420:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6a1b      	ldr	r3, [r3, #32]
 8001428:	041b      	lsls	r3, r3, #16
 800142a:	496d      	ldr	r1, [pc, #436]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 800142c:	4313      	orrs	r3, r2
 800142e:	618b      	str	r3, [r1, #24]
 8001430:	e018      	b.n	8001464 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001432:	4b6b      	ldr	r3, [pc, #428]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4a6a      	ldr	r2, [pc, #424]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 8001438:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800143c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800143e:	f7ff fcd9 	bl	8000df4 <HAL_GetTick>
 8001442:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001444:	e008      	b.n	8001458 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8001446:	f7ff fcd5 	bl	8000df4 <HAL_GetTick>
 800144a:	4602      	mov	r2, r0
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	1ad3      	subs	r3, r2, r3
 8001450:	2b02      	cmp	r3, #2
 8001452:	d901      	bls.n	8001458 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8001454:	2303      	movs	r3, #3
 8001456:	e3c1      	b.n	8001bdc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001458:	4b61      	ldr	r3, [pc, #388]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001460:	2b00      	cmp	r3, #0
 8001462:	d1f0      	bne.n	8001446 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f003 0301 	and.w	r3, r3, #1
 800146c:	2b00      	cmp	r3, #0
 800146e:	f000 80a0 	beq.w	80015b2 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001472:	69fb      	ldr	r3, [r7, #28]
 8001474:	2b10      	cmp	r3, #16
 8001476:	d005      	beq.n	8001484 <HAL_RCC_OscConfig+0x10c>
 8001478:	69fb      	ldr	r3, [r7, #28]
 800147a:	2b18      	cmp	r3, #24
 800147c:	d109      	bne.n	8001492 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 800147e:	69bb      	ldr	r3, [r7, #24]
 8001480:	2b03      	cmp	r3, #3
 8001482:	d106      	bne.n	8001492 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	2b00      	cmp	r3, #0
 800148a:	f040 8092 	bne.w	80015b2 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 800148e:	2301      	movs	r3, #1
 8001490:	e3a4      	b.n	8001bdc <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800149a:	d106      	bne.n	80014aa <HAL_RCC_OscConfig+0x132>
 800149c:	4b50      	ldr	r3, [pc, #320]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4a4f      	ldr	r2, [pc, #316]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 80014a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014a6:	6013      	str	r3, [r2, #0]
 80014a8:	e058      	b.n	800155c <HAL_RCC_OscConfig+0x1e4>
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d112      	bne.n	80014d8 <HAL_RCC_OscConfig+0x160>
 80014b2:	4b4b      	ldr	r3, [pc, #300]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a4a      	ldr	r2, [pc, #296]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 80014b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80014bc:	6013      	str	r3, [r2, #0]
 80014be:	4b48      	ldr	r3, [pc, #288]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4a47      	ldr	r2, [pc, #284]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 80014c4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80014c8:	6013      	str	r3, [r2, #0]
 80014ca:	4b45      	ldr	r3, [pc, #276]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4a44      	ldr	r2, [pc, #272]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 80014d0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80014d4:	6013      	str	r3, [r2, #0]
 80014d6:	e041      	b.n	800155c <HAL_RCC_OscConfig+0x1e4>
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80014e0:	d112      	bne.n	8001508 <HAL_RCC_OscConfig+0x190>
 80014e2:	4b3f      	ldr	r3, [pc, #252]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	4a3e      	ldr	r2, [pc, #248]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 80014e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014ec:	6013      	str	r3, [r2, #0]
 80014ee:	4b3c      	ldr	r3, [pc, #240]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a3b      	ldr	r2, [pc, #236]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 80014f4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80014f8:	6013      	str	r3, [r2, #0]
 80014fa:	4b39      	ldr	r3, [pc, #228]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4a38      	ldr	r2, [pc, #224]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 8001500:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001504:	6013      	str	r3, [r2, #0]
 8001506:	e029      	b.n	800155c <HAL_RCC_OscConfig+0x1e4>
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8001510:	d112      	bne.n	8001538 <HAL_RCC_OscConfig+0x1c0>
 8001512:	4b33      	ldr	r3, [pc, #204]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4a32      	ldr	r2, [pc, #200]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 8001518:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800151c:	6013      	str	r3, [r2, #0]
 800151e:	4b30      	ldr	r3, [pc, #192]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4a2f      	ldr	r2, [pc, #188]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 8001524:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001528:	6013      	str	r3, [r2, #0]
 800152a:	4b2d      	ldr	r3, [pc, #180]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4a2c      	ldr	r2, [pc, #176]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 8001530:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001534:	6013      	str	r3, [r2, #0]
 8001536:	e011      	b.n	800155c <HAL_RCC_OscConfig+0x1e4>
 8001538:	4b29      	ldr	r3, [pc, #164]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4a28      	ldr	r2, [pc, #160]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 800153e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001542:	6013      	str	r3, [r2, #0]
 8001544:	4b26      	ldr	r3, [pc, #152]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a25      	ldr	r2, [pc, #148]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 800154a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800154e:	6013      	str	r3, [r2, #0]
 8001550:	4b23      	ldr	r3, [pc, #140]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a22      	ldr	r2, [pc, #136]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 8001556:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800155a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d013      	beq.n	800158c <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001564:	f7ff fc46 	bl	8000df4 <HAL_GetTick>
 8001568:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800156a:	e008      	b.n	800157e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800156c:	f7ff fc42 	bl	8000df4 <HAL_GetTick>
 8001570:	4602      	mov	r2, r0
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	1ad3      	subs	r3, r2, r3
 8001576:	2b64      	cmp	r3, #100	@ 0x64
 8001578:	d901      	bls.n	800157e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800157a:	2303      	movs	r3, #3
 800157c:	e32e      	b.n	8001bdc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800157e:	4b18      	ldr	r3, [pc, #96]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001586:	2b00      	cmp	r3, #0
 8001588:	d0f0      	beq.n	800156c <HAL_RCC_OscConfig+0x1f4>
 800158a:	e012      	b.n	80015b2 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800158c:	f7ff fc32 	bl	8000df4 <HAL_GetTick>
 8001590:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001592:	e008      	b.n	80015a6 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001594:	f7ff fc2e 	bl	8000df4 <HAL_GetTick>
 8001598:	4602      	mov	r2, r0
 800159a:	697b      	ldr	r3, [r7, #20]
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	2b64      	cmp	r3, #100	@ 0x64
 80015a0:	d901      	bls.n	80015a6 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 80015a2:	2303      	movs	r3, #3
 80015a4:	e31a      	b.n	8001bdc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015a6:	4b0e      	ldr	r3, [pc, #56]	@ (80015e0 <HAL_RCC_OscConfig+0x268>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d1f0      	bne.n	8001594 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f003 0302 	and.w	r3, r3, #2
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	f000 809a 	beq.w	80016f4 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80015c0:	69fb      	ldr	r3, [r7, #28]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d005      	beq.n	80015d2 <HAL_RCC_OscConfig+0x25a>
 80015c6:	69fb      	ldr	r3, [r7, #28]
 80015c8:	2b18      	cmp	r3, #24
 80015ca:	d149      	bne.n	8001660 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 80015cc:	69bb      	ldr	r3, [r7, #24]
 80015ce:	2b01      	cmp	r3, #1
 80015d0:	d146      	bne.n	8001660 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	68db      	ldr	r3, [r3, #12]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d104      	bne.n	80015e4 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 80015da:	2301      	movs	r3, #1
 80015dc:	e2fe      	b.n	8001bdc <HAL_RCC_OscConfig+0x864>
 80015de:	bf00      	nop
 80015e0:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80015e4:	69fb      	ldr	r3, [r7, #28]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d11c      	bne.n	8001624 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 80015ea:	4b9a      	ldr	r3, [pc, #616]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f003 0218 	and.w	r2, r3, #24
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	691b      	ldr	r3, [r3, #16]
 80015f6:	429a      	cmp	r2, r3
 80015f8:	d014      	beq.n	8001624 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80015fa:	4b96      	ldr	r3, [pc, #600]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f023 0218 	bic.w	r2, r3, #24
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	691b      	ldr	r3, [r3, #16]
 8001606:	4993      	ldr	r1, [pc, #588]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 8001608:	4313      	orrs	r3, r2
 800160a:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 800160c:	f000 fdd0 	bl	80021b0 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001610:	4b91      	ldr	r3, [pc, #580]	@ (8001858 <HAL_RCC_OscConfig+0x4e0>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4618      	mov	r0, r3
 8001616:	f7ff fb63 	bl	8000ce0 <HAL_InitTick>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8001620:	2301      	movs	r3, #1
 8001622:	e2db      	b.n	8001bdc <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001624:	f7ff fbe6 	bl	8000df4 <HAL_GetTick>
 8001628:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800162a:	e008      	b.n	800163e <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800162c:	f7ff fbe2 	bl	8000df4 <HAL_GetTick>
 8001630:	4602      	mov	r2, r0
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	1ad3      	subs	r3, r2, r3
 8001636:	2b02      	cmp	r3, #2
 8001638:	d901      	bls.n	800163e <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 800163a:	2303      	movs	r3, #3
 800163c:	e2ce      	b.n	8001bdc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800163e:	4b85      	ldr	r3, [pc, #532]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f003 0302 	and.w	r3, r3, #2
 8001646:	2b00      	cmp	r3, #0
 8001648:	d0f0      	beq.n	800162c <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 800164a:	4b82      	ldr	r3, [pc, #520]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 800164c:	691b      	ldr	r3, [r3, #16]
 800164e:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	695b      	ldr	r3, [r3, #20]
 8001656:	041b      	lsls	r3, r3, #16
 8001658:	497e      	ldr	r1, [pc, #504]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 800165a:	4313      	orrs	r3, r2
 800165c:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 800165e:	e049      	b.n	80016f4 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	68db      	ldr	r3, [r3, #12]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d02c      	beq.n	80016c2 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001668:	4b7a      	ldr	r3, [pc, #488]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f023 0218 	bic.w	r2, r3, #24
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	691b      	ldr	r3, [r3, #16]
 8001674:	4977      	ldr	r1, [pc, #476]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 8001676:	4313      	orrs	r3, r2
 8001678:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 800167a:	4b76      	ldr	r3, [pc, #472]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4a75      	ldr	r2, [pc, #468]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 8001680:	f043 0301 	orr.w	r3, r3, #1
 8001684:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001686:	f7ff fbb5 	bl	8000df4 <HAL_GetTick>
 800168a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800168c:	e008      	b.n	80016a0 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800168e:	f7ff fbb1 	bl	8000df4 <HAL_GetTick>
 8001692:	4602      	mov	r2, r0
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	1ad3      	subs	r3, r2, r3
 8001698:	2b02      	cmp	r3, #2
 800169a:	d901      	bls.n	80016a0 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 800169c:	2303      	movs	r3, #3
 800169e:	e29d      	b.n	8001bdc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016a0:	4b6c      	ldr	r3, [pc, #432]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f003 0302 	and.w	r3, r3, #2
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d0f0      	beq.n	800168e <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80016ac:	4b69      	ldr	r3, [pc, #420]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 80016ae:	691b      	ldr	r3, [r3, #16]
 80016b0:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	695b      	ldr	r3, [r3, #20]
 80016b8:	041b      	lsls	r3, r3, #16
 80016ba:	4966      	ldr	r1, [pc, #408]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 80016bc:	4313      	orrs	r3, r2
 80016be:	610b      	str	r3, [r1, #16]
 80016c0:	e018      	b.n	80016f4 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016c2:	4b64      	ldr	r3, [pc, #400]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a63      	ldr	r2, [pc, #396]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 80016c8:	f023 0301 	bic.w	r3, r3, #1
 80016cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016ce:	f7ff fb91 	bl	8000df4 <HAL_GetTick>
 80016d2:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80016d4:	e008      	b.n	80016e8 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80016d6:	f7ff fb8d 	bl	8000df4 <HAL_GetTick>
 80016da:	4602      	mov	r2, r0
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	1ad3      	subs	r3, r2, r3
 80016e0:	2b02      	cmp	r3, #2
 80016e2:	d901      	bls.n	80016e8 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 80016e4:	2303      	movs	r3, #3
 80016e6:	e279      	b.n	8001bdc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80016e8:	4b5a      	ldr	r3, [pc, #360]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f003 0302 	and.w	r3, r3, #2
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d1f0      	bne.n	80016d6 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f003 0308 	and.w	r3, r3, #8
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d03c      	beq.n	800177a <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	699b      	ldr	r3, [r3, #24]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d01c      	beq.n	8001742 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001708:	4b52      	ldr	r3, [pc, #328]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 800170a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800170e:	4a51      	ldr	r2, [pc, #324]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 8001710:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001714:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001718:	f7ff fb6c 	bl	8000df4 <HAL_GetTick>
 800171c:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800171e:	e008      	b.n	8001732 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001720:	f7ff fb68 	bl	8000df4 <HAL_GetTick>
 8001724:	4602      	mov	r2, r0
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	1ad3      	subs	r3, r2, r3
 800172a:	2b02      	cmp	r3, #2
 800172c:	d901      	bls.n	8001732 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 800172e:	2303      	movs	r3, #3
 8001730:	e254      	b.n	8001bdc <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001732:	4b48      	ldr	r3, [pc, #288]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 8001734:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001738:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800173c:	2b00      	cmp	r3, #0
 800173e:	d0ef      	beq.n	8001720 <HAL_RCC_OscConfig+0x3a8>
 8001740:	e01b      	b.n	800177a <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001742:	4b44      	ldr	r3, [pc, #272]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 8001744:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001748:	4a42      	ldr	r2, [pc, #264]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 800174a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800174e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001752:	f7ff fb4f 	bl	8000df4 <HAL_GetTick>
 8001756:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001758:	e008      	b.n	800176c <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800175a:	f7ff fb4b 	bl	8000df4 <HAL_GetTick>
 800175e:	4602      	mov	r2, r0
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	1ad3      	subs	r3, r2, r3
 8001764:	2b02      	cmp	r3, #2
 8001766:	d901      	bls.n	800176c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001768:	2303      	movs	r3, #3
 800176a:	e237      	b.n	8001bdc <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800176c:	4b39      	ldr	r3, [pc, #228]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 800176e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001772:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001776:	2b00      	cmp	r3, #0
 8001778:	d1ef      	bne.n	800175a <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f003 0304 	and.w	r3, r3, #4
 8001782:	2b00      	cmp	r3, #0
 8001784:	f000 80d2 	beq.w	800192c <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001788:	4b34      	ldr	r3, [pc, #208]	@ (800185c <HAL_RCC_OscConfig+0x4e4>)
 800178a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800178c:	f003 0301 	and.w	r3, r3, #1
 8001790:	2b00      	cmp	r3, #0
 8001792:	d118      	bne.n	80017c6 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8001794:	4b31      	ldr	r3, [pc, #196]	@ (800185c <HAL_RCC_OscConfig+0x4e4>)
 8001796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001798:	4a30      	ldr	r2, [pc, #192]	@ (800185c <HAL_RCC_OscConfig+0x4e4>)
 800179a:	f043 0301 	orr.w	r3, r3, #1
 800179e:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017a0:	f7ff fb28 	bl	8000df4 <HAL_GetTick>
 80017a4:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80017a6:	e008      	b.n	80017ba <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017a8:	f7ff fb24 	bl	8000df4 <HAL_GetTick>
 80017ac:	4602      	mov	r2, r0
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	1ad3      	subs	r3, r2, r3
 80017b2:	2b02      	cmp	r3, #2
 80017b4:	d901      	bls.n	80017ba <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 80017b6:	2303      	movs	r3, #3
 80017b8:	e210      	b.n	8001bdc <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80017ba:	4b28      	ldr	r3, [pc, #160]	@ (800185c <HAL_RCC_OscConfig+0x4e4>)
 80017bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017be:	f003 0301 	and.w	r3, r3, #1
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d0f0      	beq.n	80017a8 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	689b      	ldr	r3, [r3, #8]
 80017ca:	2b01      	cmp	r3, #1
 80017cc:	d108      	bne.n	80017e0 <HAL_RCC_OscConfig+0x468>
 80017ce:	4b21      	ldr	r3, [pc, #132]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 80017d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80017d4:	4a1f      	ldr	r2, [pc, #124]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 80017d6:	f043 0301 	orr.w	r3, r3, #1
 80017da:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80017de:	e074      	b.n	80018ca <HAL_RCC_OscConfig+0x552>
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d118      	bne.n	800181a <HAL_RCC_OscConfig+0x4a2>
 80017e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 80017ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80017ee:	4a19      	ldr	r2, [pc, #100]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 80017f0:	f023 0301 	bic.w	r3, r3, #1
 80017f4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80017f8:	4b16      	ldr	r3, [pc, #88]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 80017fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80017fe:	4a15      	ldr	r2, [pc, #84]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 8001800:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001804:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001808:	4b12      	ldr	r3, [pc, #72]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 800180a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800180e:	4a11      	ldr	r2, [pc, #68]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 8001810:	f023 0304 	bic.w	r3, r3, #4
 8001814:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001818:	e057      	b.n	80018ca <HAL_RCC_OscConfig+0x552>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	689b      	ldr	r3, [r3, #8]
 800181e:	2b05      	cmp	r3, #5
 8001820:	d11e      	bne.n	8001860 <HAL_RCC_OscConfig+0x4e8>
 8001822:	4b0c      	ldr	r3, [pc, #48]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 8001824:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001828:	4a0a      	ldr	r2, [pc, #40]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 800182a:	f043 0304 	orr.w	r3, r3, #4
 800182e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001832:	4b08      	ldr	r3, [pc, #32]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 8001834:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001838:	4a06      	ldr	r2, [pc, #24]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 800183a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800183e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001842:	4b04      	ldr	r3, [pc, #16]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 8001844:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001848:	4a02      	ldr	r2, [pc, #8]	@ (8001854 <HAL_RCC_OscConfig+0x4dc>)
 800184a:	f043 0301 	orr.w	r3, r3, #1
 800184e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001852:	e03a      	b.n	80018ca <HAL_RCC_OscConfig+0x552>
 8001854:	44020c00 	.word	0x44020c00
 8001858:	20000004 	.word	0x20000004
 800185c:	44020800 	.word	0x44020800
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	2b85      	cmp	r3, #133	@ 0x85
 8001866:	d118      	bne.n	800189a <HAL_RCC_OscConfig+0x522>
 8001868:	4ba2      	ldr	r3, [pc, #648]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 800186a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800186e:	4aa1      	ldr	r2, [pc, #644]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 8001870:	f043 0304 	orr.w	r3, r3, #4
 8001874:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001878:	4b9e      	ldr	r3, [pc, #632]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 800187a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800187e:	4a9d      	ldr	r2, [pc, #628]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 8001880:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001884:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001888:	4b9a      	ldr	r3, [pc, #616]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 800188a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800188e:	4a99      	ldr	r2, [pc, #612]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 8001890:	f043 0301 	orr.w	r3, r3, #1
 8001894:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001898:	e017      	b.n	80018ca <HAL_RCC_OscConfig+0x552>
 800189a:	4b96      	ldr	r3, [pc, #600]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 800189c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80018a0:	4a94      	ldr	r2, [pc, #592]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 80018a2:	f023 0301 	bic.w	r3, r3, #1
 80018a6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80018aa:	4b92      	ldr	r3, [pc, #584]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 80018ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80018b0:	4a90      	ldr	r2, [pc, #576]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 80018b2:	f023 0304 	bic.w	r3, r3, #4
 80018b6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80018ba:	4b8e      	ldr	r3, [pc, #568]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 80018bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80018c0:	4a8c      	ldr	r2, [pc, #560]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 80018c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80018c6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	689b      	ldr	r3, [r3, #8]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d016      	beq.n	8001900 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018d2:	f7ff fa8f 	bl	8000df4 <HAL_GetTick>
 80018d6:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80018d8:	e00a      	b.n	80018f0 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018da:	f7ff fa8b 	bl	8000df4 <HAL_GetTick>
 80018de:	4602      	mov	r2, r0
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	1ad3      	subs	r3, r2, r3
 80018e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d901      	bls.n	80018f0 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 80018ec:	2303      	movs	r3, #3
 80018ee:	e175      	b.n	8001bdc <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80018f0:	4b80      	ldr	r3, [pc, #512]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 80018f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80018f6:	f003 0302 	and.w	r3, r3, #2
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d0ed      	beq.n	80018da <HAL_RCC_OscConfig+0x562>
 80018fe:	e015      	b.n	800192c <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001900:	f7ff fa78 	bl	8000df4 <HAL_GetTick>
 8001904:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001906:	e00a      	b.n	800191e <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001908:	f7ff fa74 	bl	8000df4 <HAL_GetTick>
 800190c:	4602      	mov	r2, r0
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	1ad3      	subs	r3, r2, r3
 8001912:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001916:	4293      	cmp	r3, r2
 8001918:	d901      	bls.n	800191e <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 800191a:	2303      	movs	r3, #3
 800191c:	e15e      	b.n	8001bdc <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800191e:	4b75      	ldr	r3, [pc, #468]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 8001920:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001924:	f003 0302 	and.w	r3, r3, #2
 8001928:	2b00      	cmp	r3, #0
 800192a:	d1ed      	bne.n	8001908 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f003 0320 	and.w	r3, r3, #32
 8001934:	2b00      	cmp	r3, #0
 8001936:	d036      	beq.n	80019a6 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800193c:	2b00      	cmp	r3, #0
 800193e:	d019      	beq.n	8001974 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001940:	4b6c      	ldr	r3, [pc, #432]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a6b      	ldr	r2, [pc, #428]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 8001946:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800194a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800194c:	f7ff fa52 	bl	8000df4 <HAL_GetTick>
 8001950:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001952:	e008      	b.n	8001966 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001954:	f7ff fa4e 	bl	8000df4 <HAL_GetTick>
 8001958:	4602      	mov	r2, r0
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	1ad3      	subs	r3, r2, r3
 800195e:	2b02      	cmp	r3, #2
 8001960:	d901      	bls.n	8001966 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8001962:	2303      	movs	r3, #3
 8001964:	e13a      	b.n	8001bdc <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001966:	4b63      	ldr	r3, [pc, #396]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800196e:	2b00      	cmp	r3, #0
 8001970:	d0f0      	beq.n	8001954 <HAL_RCC_OscConfig+0x5dc>
 8001972:	e018      	b.n	80019a6 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001974:	4b5f      	ldr	r3, [pc, #380]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a5e      	ldr	r2, [pc, #376]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 800197a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800197e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001980:	f7ff fa38 	bl	8000df4 <HAL_GetTick>
 8001984:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001986:	e008      	b.n	800199a <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001988:	f7ff fa34 	bl	8000df4 <HAL_GetTick>
 800198c:	4602      	mov	r2, r0
 800198e:	697b      	ldr	r3, [r7, #20]
 8001990:	1ad3      	subs	r3, r2, r3
 8001992:	2b02      	cmp	r3, #2
 8001994:	d901      	bls.n	800199a <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8001996:	2303      	movs	r3, #3
 8001998:	e120      	b.n	8001bdc <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800199a:	4b56      	ldr	r3, [pc, #344]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d1f0      	bne.n	8001988 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	f000 8115 	beq.w	8001bda <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019b0:	69fb      	ldr	r3, [r7, #28]
 80019b2:	2b18      	cmp	r3, #24
 80019b4:	f000 80af 	beq.w	8001b16 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019bc:	2b02      	cmp	r3, #2
 80019be:	f040 8086 	bne.w	8001ace <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80019c2:	4b4c      	ldr	r3, [pc, #304]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a4b      	ldr	r2, [pc, #300]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 80019c8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80019cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019ce:	f7ff fa11 	bl	8000df4 <HAL_GetTick>
 80019d2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80019d4:	e008      	b.n	80019e8 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80019d6:	f7ff fa0d 	bl	8000df4 <HAL_GetTick>
 80019da:	4602      	mov	r2, r0
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	1ad3      	subs	r3, r2, r3
 80019e0:	2b02      	cmp	r3, #2
 80019e2:	d901      	bls.n	80019e8 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 80019e4:	2303      	movs	r3, #3
 80019e6:	e0f9      	b.n	8001bdc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80019e8:	4b42      	ldr	r3, [pc, #264]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d1f0      	bne.n	80019d6 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 80019f4:	4b3f      	ldr	r3, [pc, #252]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 80019f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019f8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80019fc:	f023 0303 	bic.w	r3, r3, #3
 8001a00:	687a      	ldr	r2, [r7, #4]
 8001a02:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001a04:	687a      	ldr	r2, [r7, #4]
 8001a06:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001a08:	0212      	lsls	r2, r2, #8
 8001a0a:	430a      	orrs	r2, r1
 8001a0c:	4939      	ldr	r1, [pc, #228]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 8001a0e:	4313      	orrs	r3, r2
 8001a10:	628b      	str	r3, [r1, #40]	@ 0x28
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a16:	3b01      	subs	r3, #1
 8001a18:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a20:	3b01      	subs	r3, #1
 8001a22:	025b      	lsls	r3, r3, #9
 8001a24:	b29b      	uxth	r3, r3
 8001a26:	431a      	orrs	r2, r3
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a2c:	3b01      	subs	r3, #1
 8001a2e:	041b      	lsls	r3, r3, #16
 8001a30:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001a34:	431a      	orrs	r2, r3
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a3a:	3b01      	subs	r3, #1
 8001a3c:	061b      	lsls	r3, r3, #24
 8001a3e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001a42:	492c      	ldr	r1, [pc, #176]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 8001a44:	4313      	orrs	r3, r2
 8001a46:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8001a48:	4b2a      	ldr	r3, [pc, #168]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 8001a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a4c:	4a29      	ldr	r2, [pc, #164]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 8001a4e:	f023 0310 	bic.w	r3, r3, #16
 8001a52:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a58:	4a26      	ldr	r2, [pc, #152]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 8001a5a:	00db      	lsls	r3, r3, #3
 8001a5c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8001a5e:	4b25      	ldr	r3, [pc, #148]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 8001a60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a62:	4a24      	ldr	r2, [pc, #144]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 8001a64:	f043 0310 	orr.w	r3, r3, #16
 8001a68:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8001a6a:	4b22      	ldr	r3, [pc, #136]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 8001a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a6e:	f023 020c 	bic.w	r2, r3, #12
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a76:	491f      	ldr	r1, [pc, #124]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 8001a78:	4313      	orrs	r3, r2
 8001a7a:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8001a7c:	4b1d      	ldr	r3, [pc, #116]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 8001a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a80:	f023 0220 	bic.w	r2, r3, #32
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a88:	491a      	ldr	r1, [pc, #104]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001a8e:	4b19      	ldr	r3, [pc, #100]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 8001a90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a92:	4a18      	ldr	r2, [pc, #96]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 8001a94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a98:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8001a9a:	4b16      	ldr	r3, [pc, #88]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a15      	ldr	r2, [pc, #84]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 8001aa0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001aa4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aa6:	f7ff f9a5 	bl	8000df4 <HAL_GetTick>
 8001aaa:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001aac:	e008      	b.n	8001ac0 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001aae:	f7ff f9a1 	bl	8000df4 <HAL_GetTick>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	697b      	ldr	r3, [r7, #20]
 8001ab6:	1ad3      	subs	r3, r2, r3
 8001ab8:	2b02      	cmp	r3, #2
 8001aba:	d901      	bls.n	8001ac0 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8001abc:	2303      	movs	r3, #3
 8001abe:	e08d      	b.n	8001bdc <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001ac0:	4b0c      	ldr	r3, [pc, #48]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d0f0      	beq.n	8001aae <HAL_RCC_OscConfig+0x736>
 8001acc:	e085      	b.n	8001bda <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8001ace:	4b09      	ldr	r3, [pc, #36]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a08      	ldr	r2, [pc, #32]	@ (8001af4 <HAL_RCC_OscConfig+0x77c>)
 8001ad4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001ad8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ada:	f7ff f98b 	bl	8000df4 <HAL_GetTick>
 8001ade:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001ae0:	e00a      	b.n	8001af8 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001ae2:	f7ff f987 	bl	8000df4 <HAL_GetTick>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	1ad3      	subs	r3, r2, r3
 8001aec:	2b02      	cmp	r3, #2
 8001aee:	d903      	bls.n	8001af8 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8001af0:	2303      	movs	r3, #3
 8001af2:	e073      	b.n	8001bdc <HAL_RCC_OscConfig+0x864>
 8001af4:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001af8:	4b3a      	ldr	r3, [pc, #232]	@ (8001be4 <HAL_RCC_OscConfig+0x86c>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d1ee      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8001b04:	4b37      	ldr	r3, [pc, #220]	@ (8001be4 <HAL_RCC_OscConfig+0x86c>)
 8001b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b08:	4a36      	ldr	r2, [pc, #216]	@ (8001be4 <HAL_RCC_OscConfig+0x86c>)
 8001b0a:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8001b0e:	f023 0303 	bic.w	r3, r3, #3
 8001b12:	6293      	str	r3, [r2, #40]	@ 0x28
 8001b14:	e061      	b.n	8001bda <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8001b16:	4b33      	ldr	r3, [pc, #204]	@ (8001be4 <HAL_RCC_OscConfig+0x86c>)
 8001b18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b1a:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001b1c:	4b31      	ldr	r3, [pc, #196]	@ (8001be4 <HAL_RCC_OscConfig+0x86c>)
 8001b1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b20:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b26:	2b01      	cmp	r3, #1
 8001b28:	d031      	beq.n	8001b8e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	f003 0203 	and.w	r2, r3, #3
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b34:	429a      	cmp	r2, r3
 8001b36:	d12a      	bne.n	8001b8e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8001b38:	693b      	ldr	r3, [r7, #16]
 8001b3a:	0a1b      	lsrs	r3, r3, #8
 8001b3c:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8001b44:	429a      	cmp	r2, r3
 8001b46:	d122      	bne.n	8001b8e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b52:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d11a      	bne.n	8001b8e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	0a5b      	lsrs	r3, r3, #9
 8001b5c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b64:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8001b66:	429a      	cmp	r2, r3
 8001b68:	d111      	bne.n	8001b8e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	0c1b      	lsrs	r3, r3, #16
 8001b6e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b76:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	d108      	bne.n	8001b8e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	0e1b      	lsrs	r3, r3, #24
 8001b80:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b88:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8001b8a:	429a      	cmp	r2, r3
 8001b8c:	d001      	beq.n	8001b92 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e024      	b.n	8001bdc <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8001b92:	4b14      	ldr	r3, [pc, #80]	@ (8001be4 <HAL_RCC_OscConfig+0x86c>)
 8001b94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b96:	08db      	lsrs	r3, r3, #3
 8001b98:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8001ba0:	429a      	cmp	r2, r3
 8001ba2:	d01a      	beq.n	8001bda <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8001ba4:	4b0f      	ldr	r3, [pc, #60]	@ (8001be4 <HAL_RCC_OscConfig+0x86c>)
 8001ba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ba8:	4a0e      	ldr	r2, [pc, #56]	@ (8001be4 <HAL_RCC_OscConfig+0x86c>)
 8001baa:	f023 0310 	bic.w	r3, r3, #16
 8001bae:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bb0:	f7ff f920 	bl	8000df4 <HAL_GetTick>
 8001bb4:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8001bb6:	bf00      	nop
 8001bb8:	f7ff f91c 	bl	8000df4 <HAL_GetTick>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d0f9      	beq.n	8001bb8 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bc8:	4a06      	ldr	r2, [pc, #24]	@ (8001be4 <HAL_RCC_OscConfig+0x86c>)
 8001bca:	00db      	lsls	r3, r3, #3
 8001bcc:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8001bce:	4b05      	ldr	r3, [pc, #20]	@ (8001be4 <HAL_RCC_OscConfig+0x86c>)
 8001bd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bd2:	4a04      	ldr	r2, [pc, #16]	@ (8001be4 <HAL_RCC_OscConfig+0x86c>)
 8001bd4:	f043 0310 	orr.w	r3, r3, #16
 8001bd8:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8001bda:	2300      	movs	r3, #0
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3720      	adds	r7, #32
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	44020c00 	.word	0x44020c00

08001be8 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b084      	sub	sp, #16
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d101      	bne.n	8001bfc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	e19e      	b.n	8001f3a <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001bfc:	4b83      	ldr	r3, [pc, #524]	@ (8001e0c <HAL_RCC_ClockConfig+0x224>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f003 030f 	and.w	r3, r3, #15
 8001c04:	683a      	ldr	r2, [r7, #0]
 8001c06:	429a      	cmp	r2, r3
 8001c08:	d910      	bls.n	8001c2c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c0a:	4b80      	ldr	r3, [pc, #512]	@ (8001e0c <HAL_RCC_ClockConfig+0x224>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f023 020f 	bic.w	r2, r3, #15
 8001c12:	497e      	ldr	r1, [pc, #504]	@ (8001e0c <HAL_RCC_ClockConfig+0x224>)
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	4313      	orrs	r3, r2
 8001c18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c1a:	4b7c      	ldr	r3, [pc, #496]	@ (8001e0c <HAL_RCC_ClockConfig+0x224>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f003 030f 	and.w	r3, r3, #15
 8001c22:	683a      	ldr	r2, [r7, #0]
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d001      	beq.n	8001c2c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	e186      	b.n	8001f3a <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f003 0310 	and.w	r3, r3, #16
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d012      	beq.n	8001c5e <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	695a      	ldr	r2, [r3, #20]
 8001c3c:	4b74      	ldr	r3, [pc, #464]	@ (8001e10 <HAL_RCC_ClockConfig+0x228>)
 8001c3e:	6a1b      	ldr	r3, [r3, #32]
 8001c40:	0a1b      	lsrs	r3, r3, #8
 8001c42:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001c46:	429a      	cmp	r2, r3
 8001c48:	d909      	bls.n	8001c5e <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8001c4a:	4b71      	ldr	r3, [pc, #452]	@ (8001e10 <HAL_RCC_ClockConfig+0x228>)
 8001c4c:	6a1b      	ldr	r3, [r3, #32]
 8001c4e:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	695b      	ldr	r3, [r3, #20]
 8001c56:	021b      	lsls	r3, r3, #8
 8001c58:	496d      	ldr	r1, [pc, #436]	@ (8001e10 <HAL_RCC_ClockConfig+0x228>)
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f003 0308 	and.w	r3, r3, #8
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d012      	beq.n	8001c90 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	691a      	ldr	r2, [r3, #16]
 8001c6e:	4b68      	ldr	r3, [pc, #416]	@ (8001e10 <HAL_RCC_ClockConfig+0x228>)
 8001c70:	6a1b      	ldr	r3, [r3, #32]
 8001c72:	091b      	lsrs	r3, r3, #4
 8001c74:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001c78:	429a      	cmp	r2, r3
 8001c7a:	d909      	bls.n	8001c90 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8001c7c:	4b64      	ldr	r3, [pc, #400]	@ (8001e10 <HAL_RCC_ClockConfig+0x228>)
 8001c7e:	6a1b      	ldr	r3, [r3, #32]
 8001c80:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	691b      	ldr	r3, [r3, #16]
 8001c88:	011b      	lsls	r3, r3, #4
 8001c8a:	4961      	ldr	r1, [pc, #388]	@ (8001e10 <HAL_RCC_ClockConfig+0x228>)
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f003 0304 	and.w	r3, r3, #4
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d010      	beq.n	8001cbe <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	68da      	ldr	r2, [r3, #12]
 8001ca0:	4b5b      	ldr	r3, [pc, #364]	@ (8001e10 <HAL_RCC_ClockConfig+0x228>)
 8001ca2:	6a1b      	ldr	r3, [r3, #32]
 8001ca4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	d908      	bls.n	8001cbe <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8001cac:	4b58      	ldr	r3, [pc, #352]	@ (8001e10 <HAL_RCC_ClockConfig+0x228>)
 8001cae:	6a1b      	ldr	r3, [r3, #32]
 8001cb0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	4955      	ldr	r1, [pc, #340]	@ (8001e10 <HAL_RCC_ClockConfig+0x228>)
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f003 0302 	and.w	r3, r3, #2
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d010      	beq.n	8001cec <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	689a      	ldr	r2, [r3, #8]
 8001cce:	4b50      	ldr	r3, [pc, #320]	@ (8001e10 <HAL_RCC_ClockConfig+0x228>)
 8001cd0:	6a1b      	ldr	r3, [r3, #32]
 8001cd2:	f003 030f 	and.w	r3, r3, #15
 8001cd6:	429a      	cmp	r2, r3
 8001cd8:	d908      	bls.n	8001cec <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8001cda:	4b4d      	ldr	r3, [pc, #308]	@ (8001e10 <HAL_RCC_ClockConfig+0x228>)
 8001cdc:	6a1b      	ldr	r3, [r3, #32]
 8001cde:	f023 020f 	bic.w	r2, r3, #15
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	494a      	ldr	r1, [pc, #296]	@ (8001e10 <HAL_RCC_ClockConfig+0x228>)
 8001ce8:	4313      	orrs	r3, r2
 8001cea:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f003 0301 	and.w	r3, r3, #1
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	f000 8093 	beq.w	8001e20 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	2b03      	cmp	r3, #3
 8001d00:	d107      	bne.n	8001d12 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001d02:	4b43      	ldr	r3, [pc, #268]	@ (8001e10 <HAL_RCC_ClockConfig+0x228>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d121      	bne.n	8001d52 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e113      	b.n	8001f3a <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	2b02      	cmp	r3, #2
 8001d18:	d107      	bne.n	8001d2a <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d1a:	4b3d      	ldr	r3, [pc, #244]	@ (8001e10 <HAL_RCC_ClockConfig+0x228>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d115      	bne.n	8001d52 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8001d26:	2301      	movs	r3, #1
 8001d28:	e107      	b.n	8001f3a <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	2b01      	cmp	r3, #1
 8001d30:	d107      	bne.n	8001d42 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001d32:	4b37      	ldr	r3, [pc, #220]	@ (8001e10 <HAL_RCC_ClockConfig+0x228>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d109      	bne.n	8001d52 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e0fb      	b.n	8001f3a <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d42:	4b33      	ldr	r3, [pc, #204]	@ (8001e10 <HAL_RCC_ClockConfig+0x228>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f003 0302 	and.w	r3, r3, #2
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d101      	bne.n	8001d52 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e0f3      	b.n	8001f3a <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8001d52:	4b2f      	ldr	r3, [pc, #188]	@ (8001e10 <HAL_RCC_ClockConfig+0x228>)
 8001d54:	69db      	ldr	r3, [r3, #28]
 8001d56:	f023 0203 	bic.w	r2, r3, #3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	492c      	ldr	r1, [pc, #176]	@ (8001e10 <HAL_RCC_ClockConfig+0x228>)
 8001d60:	4313      	orrs	r3, r2
 8001d62:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001d64:	f7ff f846 	bl	8000df4 <HAL_GetTick>
 8001d68:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	2b03      	cmp	r3, #3
 8001d70:	d112      	bne.n	8001d98 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d72:	e00a      	b.n	8001d8a <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001d74:	f7ff f83e 	bl	8000df4 <HAL_GetTick>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	1ad3      	subs	r3, r2, r3
 8001d7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d901      	bls.n	8001d8a <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8001d86:	2303      	movs	r3, #3
 8001d88:	e0d7      	b.n	8001f3a <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d8a:	4b21      	ldr	r3, [pc, #132]	@ (8001e10 <HAL_RCC_ClockConfig+0x228>)
 8001d8c:	69db      	ldr	r3, [r3, #28]
 8001d8e:	f003 0318 	and.w	r3, r3, #24
 8001d92:	2b18      	cmp	r3, #24
 8001d94:	d1ee      	bne.n	8001d74 <HAL_RCC_ClockConfig+0x18c>
 8001d96:	e043      	b.n	8001e20 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	2b02      	cmp	r3, #2
 8001d9e:	d112      	bne.n	8001dc6 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001da0:	e00a      	b.n	8001db8 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001da2:	f7ff f827 	bl	8000df4 <HAL_GetTick>
 8001da6:	4602      	mov	r2, r0
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	1ad3      	subs	r3, r2, r3
 8001dac:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d901      	bls.n	8001db8 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001db4:	2303      	movs	r3, #3
 8001db6:	e0c0      	b.n	8001f3a <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001db8:	4b15      	ldr	r3, [pc, #84]	@ (8001e10 <HAL_RCC_ClockConfig+0x228>)
 8001dba:	69db      	ldr	r3, [r3, #28]
 8001dbc:	f003 0318 	and.w	r3, r3, #24
 8001dc0:	2b10      	cmp	r3, #16
 8001dc2:	d1ee      	bne.n	8001da2 <HAL_RCC_ClockConfig+0x1ba>
 8001dc4:	e02c      	b.n	8001e20 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	2b01      	cmp	r3, #1
 8001dcc:	d122      	bne.n	8001e14 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8001dce:	e00a      	b.n	8001de6 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001dd0:	f7ff f810 	bl	8000df4 <HAL_GetTick>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	1ad3      	subs	r3, r2, r3
 8001dda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d901      	bls.n	8001de6 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8001de2:	2303      	movs	r3, #3
 8001de4:	e0a9      	b.n	8001f3a <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8001de6:	4b0a      	ldr	r3, [pc, #40]	@ (8001e10 <HAL_RCC_ClockConfig+0x228>)
 8001de8:	69db      	ldr	r3, [r3, #28]
 8001dea:	f003 0318 	and.w	r3, r3, #24
 8001dee:	2b08      	cmp	r3, #8
 8001df0:	d1ee      	bne.n	8001dd0 <HAL_RCC_ClockConfig+0x1e8>
 8001df2:	e015      	b.n	8001e20 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001df4:	f7fe fffe 	bl	8000df4 <HAL_GetTick>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d906      	bls.n	8001e14 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8001e06:	2303      	movs	r3, #3
 8001e08:	e097      	b.n	8001f3a <HAL_RCC_ClockConfig+0x352>
 8001e0a:	bf00      	nop
 8001e0c:	40022000 	.word	0x40022000
 8001e10:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e14:	4b4b      	ldr	r3, [pc, #300]	@ (8001f44 <HAL_RCC_ClockConfig+0x35c>)
 8001e16:	69db      	ldr	r3, [r3, #28]
 8001e18:	f003 0318 	and.w	r3, r3, #24
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d1e9      	bne.n	8001df4 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f003 0302 	and.w	r3, r3, #2
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d010      	beq.n	8001e4e <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	689a      	ldr	r2, [r3, #8]
 8001e30:	4b44      	ldr	r3, [pc, #272]	@ (8001f44 <HAL_RCC_ClockConfig+0x35c>)
 8001e32:	6a1b      	ldr	r3, [r3, #32]
 8001e34:	f003 030f 	and.w	r3, r3, #15
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d208      	bcs.n	8001e4e <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8001e3c:	4b41      	ldr	r3, [pc, #260]	@ (8001f44 <HAL_RCC_ClockConfig+0x35c>)
 8001e3e:	6a1b      	ldr	r3, [r3, #32]
 8001e40:	f023 020f 	bic.w	r2, r3, #15
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	689b      	ldr	r3, [r3, #8]
 8001e48:	493e      	ldr	r1, [pc, #248]	@ (8001f44 <HAL_RCC_ClockConfig+0x35c>)
 8001e4a:	4313      	orrs	r3, r2
 8001e4c:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e4e:	4b3e      	ldr	r3, [pc, #248]	@ (8001f48 <HAL_RCC_ClockConfig+0x360>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f003 030f 	and.w	r3, r3, #15
 8001e56:	683a      	ldr	r2, [r7, #0]
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d210      	bcs.n	8001e7e <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e5c:	4b3a      	ldr	r3, [pc, #232]	@ (8001f48 <HAL_RCC_ClockConfig+0x360>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f023 020f 	bic.w	r2, r3, #15
 8001e64:	4938      	ldr	r1, [pc, #224]	@ (8001f48 <HAL_RCC_ClockConfig+0x360>)
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e6c:	4b36      	ldr	r3, [pc, #216]	@ (8001f48 <HAL_RCC_ClockConfig+0x360>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f003 030f 	and.w	r3, r3, #15
 8001e74:	683a      	ldr	r2, [r7, #0]
 8001e76:	429a      	cmp	r2, r3
 8001e78:	d001      	beq.n	8001e7e <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e05d      	b.n	8001f3a <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f003 0304 	and.w	r3, r3, #4
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d010      	beq.n	8001eac <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	68da      	ldr	r2, [r3, #12]
 8001e8e:	4b2d      	ldr	r3, [pc, #180]	@ (8001f44 <HAL_RCC_ClockConfig+0x35c>)
 8001e90:	6a1b      	ldr	r3, [r3, #32]
 8001e92:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001e96:	429a      	cmp	r2, r3
 8001e98:	d208      	bcs.n	8001eac <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8001e9a:	4b2a      	ldr	r3, [pc, #168]	@ (8001f44 <HAL_RCC_ClockConfig+0x35c>)
 8001e9c:	6a1b      	ldr	r3, [r3, #32]
 8001e9e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	68db      	ldr	r3, [r3, #12]
 8001ea6:	4927      	ldr	r1, [pc, #156]	@ (8001f44 <HAL_RCC_ClockConfig+0x35c>)
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f003 0308 	and.w	r3, r3, #8
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d012      	beq.n	8001ede <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	691a      	ldr	r2, [r3, #16]
 8001ebc:	4b21      	ldr	r3, [pc, #132]	@ (8001f44 <HAL_RCC_ClockConfig+0x35c>)
 8001ebe:	6a1b      	ldr	r3, [r3, #32]
 8001ec0:	091b      	lsrs	r3, r3, #4
 8001ec2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001ec6:	429a      	cmp	r2, r3
 8001ec8:	d209      	bcs.n	8001ede <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8001eca:	4b1e      	ldr	r3, [pc, #120]	@ (8001f44 <HAL_RCC_ClockConfig+0x35c>)
 8001ecc:	6a1b      	ldr	r3, [r3, #32]
 8001ece:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	691b      	ldr	r3, [r3, #16]
 8001ed6:	011b      	lsls	r3, r3, #4
 8001ed8:	491a      	ldr	r1, [pc, #104]	@ (8001f44 <HAL_RCC_ClockConfig+0x35c>)
 8001eda:	4313      	orrs	r3, r2
 8001edc:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f003 0310 	and.w	r3, r3, #16
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d012      	beq.n	8001f10 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	695a      	ldr	r2, [r3, #20]
 8001eee:	4b15      	ldr	r3, [pc, #84]	@ (8001f44 <HAL_RCC_ClockConfig+0x35c>)
 8001ef0:	6a1b      	ldr	r3, [r3, #32]
 8001ef2:	0a1b      	lsrs	r3, r3, #8
 8001ef4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	d209      	bcs.n	8001f10 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8001efc:	4b11      	ldr	r3, [pc, #68]	@ (8001f44 <HAL_RCC_ClockConfig+0x35c>)
 8001efe:	6a1b      	ldr	r3, [r3, #32]
 8001f00:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	695b      	ldr	r3, [r3, #20]
 8001f08:	021b      	lsls	r3, r3, #8
 8001f0a:	490e      	ldr	r1, [pc, #56]	@ (8001f44 <HAL_RCC_ClockConfig+0x35c>)
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8001f10:	f000 f822 	bl	8001f58 <HAL_RCC_GetSysClockFreq>
 8001f14:	4602      	mov	r2, r0
 8001f16:	4b0b      	ldr	r3, [pc, #44]	@ (8001f44 <HAL_RCC_ClockConfig+0x35c>)
 8001f18:	6a1b      	ldr	r3, [r3, #32]
 8001f1a:	f003 030f 	and.w	r3, r3, #15
 8001f1e:	490b      	ldr	r1, [pc, #44]	@ (8001f4c <HAL_RCC_ClockConfig+0x364>)
 8001f20:	5ccb      	ldrb	r3, [r1, r3]
 8001f22:	fa22 f303 	lsr.w	r3, r2, r3
 8001f26:	4a0a      	ldr	r2, [pc, #40]	@ (8001f50 <HAL_RCC_ClockConfig+0x368>)
 8001f28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8001f2a:	4b0a      	ldr	r3, [pc, #40]	@ (8001f54 <HAL_RCC_ClockConfig+0x36c>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f7fe fed6 	bl	8000ce0 <HAL_InitTick>
 8001f34:	4603      	mov	r3, r0
 8001f36:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8001f38:	7afb      	ldrb	r3, [r7, #11]
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3710      	adds	r7, #16
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	44020c00 	.word	0x44020c00
 8001f48:	40022000 	.word	0x40022000
 8001f4c:	08003d90 	.word	0x08003d90
 8001f50:	20000000 	.word	0x20000000
 8001f54:	20000004 	.word	0x20000004

08001f58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b089      	sub	sp, #36	@ 0x24
 8001f5c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8001f5e:	4b8c      	ldr	r3, [pc, #560]	@ (8002190 <HAL_RCC_GetSysClockFreq+0x238>)
 8001f60:	69db      	ldr	r3, [r3, #28]
 8001f62:	f003 0318 	and.w	r3, r3, #24
 8001f66:	2b08      	cmp	r3, #8
 8001f68:	d102      	bne.n	8001f70 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8001f6a:	4b8a      	ldr	r3, [pc, #552]	@ (8002194 <HAL_RCC_GetSysClockFreq+0x23c>)
 8001f6c:	61fb      	str	r3, [r7, #28]
 8001f6e:	e107      	b.n	8002180 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f70:	4b87      	ldr	r3, [pc, #540]	@ (8002190 <HAL_RCC_GetSysClockFreq+0x238>)
 8001f72:	69db      	ldr	r3, [r3, #28]
 8001f74:	f003 0318 	and.w	r3, r3, #24
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d112      	bne.n	8001fa2 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8001f7c:	4b84      	ldr	r3, [pc, #528]	@ (8002190 <HAL_RCC_GetSysClockFreq+0x238>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f003 0320 	and.w	r3, r3, #32
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d009      	beq.n	8001f9c <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8001f88:	4b81      	ldr	r3, [pc, #516]	@ (8002190 <HAL_RCC_GetSysClockFreq+0x238>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	08db      	lsrs	r3, r3, #3
 8001f8e:	f003 0303 	and.w	r3, r3, #3
 8001f92:	4a81      	ldr	r2, [pc, #516]	@ (8002198 <HAL_RCC_GetSysClockFreq+0x240>)
 8001f94:	fa22 f303 	lsr.w	r3, r2, r3
 8001f98:	61fb      	str	r3, [r7, #28]
 8001f9a:	e0f1      	b.n	8002180 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8001f9c:	4b7e      	ldr	r3, [pc, #504]	@ (8002198 <HAL_RCC_GetSysClockFreq+0x240>)
 8001f9e:	61fb      	str	r3, [r7, #28]
 8001fa0:	e0ee      	b.n	8002180 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fa2:	4b7b      	ldr	r3, [pc, #492]	@ (8002190 <HAL_RCC_GetSysClockFreq+0x238>)
 8001fa4:	69db      	ldr	r3, [r3, #28]
 8001fa6:	f003 0318 	and.w	r3, r3, #24
 8001faa:	2b10      	cmp	r3, #16
 8001fac:	d102      	bne.n	8001fb4 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001fae:	4b7b      	ldr	r3, [pc, #492]	@ (800219c <HAL_RCC_GetSysClockFreq+0x244>)
 8001fb0:	61fb      	str	r3, [r7, #28]
 8001fb2:	e0e5      	b.n	8002180 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001fb4:	4b76      	ldr	r3, [pc, #472]	@ (8002190 <HAL_RCC_GetSysClockFreq+0x238>)
 8001fb6:	69db      	ldr	r3, [r3, #28]
 8001fb8:	f003 0318 	and.w	r3, r3, #24
 8001fbc:	2b18      	cmp	r3, #24
 8001fbe:	f040 80dd 	bne.w	800217c <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8001fc2:	4b73      	ldr	r3, [pc, #460]	@ (8002190 <HAL_RCC_GetSysClockFreq+0x238>)
 8001fc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fc6:	f003 0303 	and.w	r3, r3, #3
 8001fca:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8001fcc:	4b70      	ldr	r3, [pc, #448]	@ (8002190 <HAL_RCC_GetSysClockFreq+0x238>)
 8001fce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fd0:	0a1b      	lsrs	r3, r3, #8
 8001fd2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001fd6:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8001fd8:	4b6d      	ldr	r3, [pc, #436]	@ (8002190 <HAL_RCC_GetSysClockFreq+0x238>)
 8001fda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fdc:	091b      	lsrs	r3, r3, #4
 8001fde:	f003 0301 	and.w	r3, r3, #1
 8001fe2:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8001fe4:	4b6a      	ldr	r3, [pc, #424]	@ (8002190 <HAL_RCC_GetSysClockFreq+0x238>)
 8001fe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8001fe8:	08db      	lsrs	r3, r3, #3
 8001fea:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8001fee:	68fa      	ldr	r2, [r7, #12]
 8001ff0:	fb02 f303 	mul.w	r3, r2, r3
 8001ff4:	ee07 3a90 	vmov	s15, r3
 8001ff8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ffc:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8002000:	693b      	ldr	r3, [r7, #16]
 8002002:	2b00      	cmp	r3, #0
 8002004:	f000 80b7 	beq.w	8002176 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	2b01      	cmp	r3, #1
 800200c:	d003      	beq.n	8002016 <HAL_RCC_GetSysClockFreq+0xbe>
 800200e:	697b      	ldr	r3, [r7, #20]
 8002010:	2b03      	cmp	r3, #3
 8002012:	d056      	beq.n	80020c2 <HAL_RCC_GetSysClockFreq+0x16a>
 8002014:	e077      	b.n	8002106 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8002016:	4b5e      	ldr	r3, [pc, #376]	@ (8002190 <HAL_RCC_GetSysClockFreq+0x238>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f003 0320 	and.w	r3, r3, #32
 800201e:	2b00      	cmp	r3, #0
 8002020:	d02d      	beq.n	800207e <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002022:	4b5b      	ldr	r3, [pc, #364]	@ (8002190 <HAL_RCC_GetSysClockFreq+0x238>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	08db      	lsrs	r3, r3, #3
 8002028:	f003 0303 	and.w	r3, r3, #3
 800202c:	4a5a      	ldr	r2, [pc, #360]	@ (8002198 <HAL_RCC_GetSysClockFreq+0x240>)
 800202e:	fa22 f303 	lsr.w	r3, r2, r3
 8002032:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	ee07 3a90 	vmov	s15, r3
 800203a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	ee07 3a90 	vmov	s15, r3
 8002044:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002048:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800204c:	4b50      	ldr	r3, [pc, #320]	@ (8002190 <HAL_RCC_GetSysClockFreq+0x238>)
 800204e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002050:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002054:	ee07 3a90 	vmov	s15, r3
 8002058:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 800205c:	ed97 6a02 	vldr	s12, [r7, #8]
 8002060:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 80021a0 <HAL_RCC_GetSysClockFreq+0x248>
 8002064:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002068:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 800206c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002070:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002074:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002078:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 800207c:	e065      	b.n	800214a <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800207e:	693b      	ldr	r3, [r7, #16]
 8002080:	ee07 3a90 	vmov	s15, r3
 8002084:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002088:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80021a4 <HAL_RCC_GetSysClockFreq+0x24c>
 800208c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002090:	4b3f      	ldr	r3, [pc, #252]	@ (8002190 <HAL_RCC_GetSysClockFreq+0x238>)
 8002092:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002094:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002098:	ee07 3a90 	vmov	s15, r3
 800209c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80020a0:	ed97 6a02 	vldr	s12, [r7, #8]
 80020a4:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80021a0 <HAL_RCC_GetSysClockFreq+0x248>
 80020a8:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80020ac:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80020b0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80020b4:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80020b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020bc:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80020c0:	e043      	b.n	800214a <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	ee07 3a90 	vmov	s15, r3
 80020c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020cc:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80021a8 <HAL_RCC_GetSysClockFreq+0x250>
 80020d0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80020d4:	4b2e      	ldr	r3, [pc, #184]	@ (8002190 <HAL_RCC_GetSysClockFreq+0x238>)
 80020d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020dc:	ee07 3a90 	vmov	s15, r3
 80020e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80020e4:	ed97 6a02 	vldr	s12, [r7, #8]
 80020e8:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 80021a0 <HAL_RCC_GetSysClockFreq+0x248>
 80020ec:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80020f0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80020f4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80020f8:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80020fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002100:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8002104:	e021      	b.n	800214a <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	ee07 3a90 	vmov	s15, r3
 800210c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002110:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80021ac <HAL_RCC_GetSysClockFreq+0x254>
 8002114:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002118:	4b1d      	ldr	r3, [pc, #116]	@ (8002190 <HAL_RCC_GetSysClockFreq+0x238>)
 800211a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800211c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002120:	ee07 3a90 	vmov	s15, r3
 8002124:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002128:	ed97 6a02 	vldr	s12, [r7, #8]
 800212c:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 80021a0 <HAL_RCC_GetSysClockFreq+0x248>
 8002130:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002134:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002138:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800213c:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002140:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002144:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8002148:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 800214a:	4b11      	ldr	r3, [pc, #68]	@ (8002190 <HAL_RCC_GetSysClockFreq+0x238>)
 800214c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800214e:	0a5b      	lsrs	r3, r3, #9
 8002150:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002154:	3301      	adds	r3, #1
 8002156:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	ee07 3a90 	vmov	s15, r3
 800215e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002162:	edd7 6a06 	vldr	s13, [r7, #24]
 8002166:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800216a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800216e:	ee17 3a90 	vmov	r3, s15
 8002172:	61fb      	str	r3, [r7, #28]
 8002174:	e004      	b.n	8002180 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8002176:	2300      	movs	r3, #0
 8002178:	61fb      	str	r3, [r7, #28]
 800217a:	e001      	b.n	8002180 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 800217c:	4b06      	ldr	r3, [pc, #24]	@ (8002198 <HAL_RCC_GetSysClockFreq+0x240>)
 800217e:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8002180:	69fb      	ldr	r3, [r7, #28]
}
 8002182:	4618      	mov	r0, r3
 8002184:	3724      	adds	r7, #36	@ 0x24
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr
 800218e:	bf00      	nop
 8002190:	44020c00 	.word	0x44020c00
 8002194:	003d0900 	.word	0x003d0900
 8002198:	03d09000 	.word	0x03d09000
 800219c:	017d7840 	.word	0x017d7840
 80021a0:	46000000 	.word	0x46000000
 80021a4:	4c742400 	.word	0x4c742400
 80021a8:	4bbebc20 	.word	0x4bbebc20
 80021ac:	4a742400 	.word	0x4a742400

080021b0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80021b4:	f7ff fed0 	bl	8001f58 <HAL_RCC_GetSysClockFreq>
 80021b8:	4602      	mov	r2, r0
 80021ba:	4b08      	ldr	r3, [pc, #32]	@ (80021dc <HAL_RCC_GetHCLKFreq+0x2c>)
 80021bc:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80021be:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80021c2:	4907      	ldr	r1, [pc, #28]	@ (80021e0 <HAL_RCC_GetHCLKFreq+0x30>)
 80021c4:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80021c6:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80021ca:	fa22 f303 	lsr.w	r3, r2, r3
 80021ce:	4a05      	ldr	r2, [pc, #20]	@ (80021e4 <HAL_RCC_GetHCLKFreq+0x34>)
 80021d0:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 80021d2:	4b04      	ldr	r3, [pc, #16]	@ (80021e4 <HAL_RCC_GetHCLKFreq+0x34>)
 80021d4:	681b      	ldr	r3, [r3, #0]
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	44020c00 	.word	0x44020c00
 80021e0:	08003d90 	.word	0x08003d90
 80021e4:	20000000 	.word	0x20000000

080021e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d101      	bne.n	80021fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e049      	b.n	800228e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002200:	b2db      	uxtb	r3, r3
 8002202:	2b00      	cmp	r3, #0
 8002204:	d106      	bne.n	8002214 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2200      	movs	r2, #0
 800220a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f7fe fb64 	bl	80008dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2202      	movs	r2, #2
 8002218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	3304      	adds	r3, #4
 8002224:	4619      	mov	r1, r3
 8002226:	4610      	mov	r0, r2
 8002228:	f000 fd46 	bl	8002cb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2201      	movs	r2, #1
 8002230:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2201      	movs	r2, #1
 8002238:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2201      	movs	r2, #1
 8002240:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2201      	movs	r2, #1
 8002248:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2201      	movs	r2, #1
 8002250:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2201      	movs	r2, #1
 8002258:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2201      	movs	r2, #1
 8002260:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2201      	movs	r2, #1
 8002268:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2201      	movs	r2, #1
 8002270:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2201      	movs	r2, #1
 8002278:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2201      	movs	r2, #1
 8002280:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2201      	movs	r2, #1
 8002288:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800228c:	2300      	movs	r3, #0
}
 800228e:	4618      	mov	r0, r3
 8002290:	3708      	adds	r7, #8
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}

08002296 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8002296:	b580      	push	{r7, lr}
 8002298:	b082      	sub	sp, #8
 800229a:	af00      	add	r7, sp, #0
 800229c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d101      	bne.n	80022a8 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	e049      	b.n	800233c <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d106      	bne.n	80022c2 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2200      	movs	r2, #0
 80022b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80022bc:	6878      	ldr	r0, [r7, #4]
 80022be:	f7fe faeb 	bl	8000898 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2202      	movs	r2, #2
 80022c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681a      	ldr	r2, [r3, #0]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	3304      	adds	r3, #4
 80022d2:	4619      	mov	r1, r3
 80022d4:	4610      	mov	r0, r2
 80022d6:	f000 fcef 	bl	8002cb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2201      	movs	r2, #1
 80022de:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2201      	movs	r2, #1
 80022e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2201      	movs	r2, #1
 80022ee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2201      	movs	r2, #1
 80022f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2201      	movs	r2, #1
 80022fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2201      	movs	r2, #1
 8002306:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2201      	movs	r2, #1
 800230e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2201      	movs	r2, #1
 8002316:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2201      	movs	r2, #1
 800231e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2201      	movs	r2, #1
 8002326:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2201      	movs	r2, #1
 800232e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2201      	movs	r2, #1
 8002336:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800233a:	2300      	movs	r3, #0
}
 800233c:	4618      	mov	r0, r3
 800233e:	3708      	adds	r7, #8
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}

08002344 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b084      	sub	sp, #16
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d109      	bne.n	8002368 <HAL_TIM_OC_Start+0x24>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800235a:	b2db      	uxtb	r3, r3
 800235c:	2b01      	cmp	r3, #1
 800235e:	bf14      	ite	ne
 8002360:	2301      	movne	r3, #1
 8002362:	2300      	moveq	r3, #0
 8002364:	b2db      	uxtb	r3, r3
 8002366:	e03c      	b.n	80023e2 <HAL_TIM_OC_Start+0x9e>
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	2b04      	cmp	r3, #4
 800236c:	d109      	bne.n	8002382 <HAL_TIM_OC_Start+0x3e>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002374:	b2db      	uxtb	r3, r3
 8002376:	2b01      	cmp	r3, #1
 8002378:	bf14      	ite	ne
 800237a:	2301      	movne	r3, #1
 800237c:	2300      	moveq	r3, #0
 800237e:	b2db      	uxtb	r3, r3
 8002380:	e02f      	b.n	80023e2 <HAL_TIM_OC_Start+0x9e>
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	2b08      	cmp	r3, #8
 8002386:	d109      	bne.n	800239c <HAL_TIM_OC_Start+0x58>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800238e:	b2db      	uxtb	r3, r3
 8002390:	2b01      	cmp	r3, #1
 8002392:	bf14      	ite	ne
 8002394:	2301      	movne	r3, #1
 8002396:	2300      	moveq	r3, #0
 8002398:	b2db      	uxtb	r3, r3
 800239a:	e022      	b.n	80023e2 <HAL_TIM_OC_Start+0x9e>
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	2b0c      	cmp	r3, #12
 80023a0:	d109      	bne.n	80023b6 <HAL_TIM_OC_Start+0x72>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	2b01      	cmp	r3, #1
 80023ac:	bf14      	ite	ne
 80023ae:	2301      	movne	r3, #1
 80023b0:	2300      	moveq	r3, #0
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	e015      	b.n	80023e2 <HAL_TIM_OC_Start+0x9e>
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	2b10      	cmp	r3, #16
 80023ba:	d109      	bne.n	80023d0 <HAL_TIM_OC_Start+0x8c>
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80023c2:	b2db      	uxtb	r3, r3
 80023c4:	2b01      	cmp	r3, #1
 80023c6:	bf14      	ite	ne
 80023c8:	2301      	movne	r3, #1
 80023ca:	2300      	moveq	r3, #0
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	e008      	b.n	80023e2 <HAL_TIM_OC_Start+0x9e>
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80023d6:	b2db      	uxtb	r3, r3
 80023d8:	2b01      	cmp	r3, #1
 80023da:	bf14      	ite	ne
 80023dc:	2301      	movne	r3, #1
 80023de:	2300      	moveq	r3, #0
 80023e0:	b2db      	uxtb	r3, r3
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d001      	beq.n	80023ea <HAL_TIM_OC_Start+0xa6>
  {
    return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e0ce      	b.n	8002588 <HAL_TIM_OC_Start+0x244>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d104      	bne.n	80023fa <HAL_TIM_OC_Start+0xb6>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2202      	movs	r2, #2
 80023f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80023f8:	e023      	b.n	8002442 <HAL_TIM_OC_Start+0xfe>
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	2b04      	cmp	r3, #4
 80023fe:	d104      	bne.n	800240a <HAL_TIM_OC_Start+0xc6>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2202      	movs	r2, #2
 8002404:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002408:	e01b      	b.n	8002442 <HAL_TIM_OC_Start+0xfe>
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	2b08      	cmp	r3, #8
 800240e:	d104      	bne.n	800241a <HAL_TIM_OC_Start+0xd6>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2202      	movs	r2, #2
 8002414:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002418:	e013      	b.n	8002442 <HAL_TIM_OC_Start+0xfe>
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	2b0c      	cmp	r3, #12
 800241e:	d104      	bne.n	800242a <HAL_TIM_OC_Start+0xe6>
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2202      	movs	r2, #2
 8002424:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002428:	e00b      	b.n	8002442 <HAL_TIM_OC_Start+0xfe>
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	2b10      	cmp	r3, #16
 800242e:	d104      	bne.n	800243a <HAL_TIM_OC_Start+0xf6>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2202      	movs	r2, #2
 8002434:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002438:	e003      	b.n	8002442 <HAL_TIM_OC_Start+0xfe>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2202      	movs	r2, #2
 800243e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	2201      	movs	r2, #1
 8002448:	6839      	ldr	r1, [r7, #0]
 800244a:	4618      	mov	r0, r3
 800244c:	f001 f9bb 	bl	80037c6 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a4e      	ldr	r2, [pc, #312]	@ (8002590 <HAL_TIM_OC_Start+0x24c>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d018      	beq.n	800248c <HAL_TIM_OC_Start+0x148>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a4d      	ldr	r2, [pc, #308]	@ (8002594 <HAL_TIM_OC_Start+0x250>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d013      	beq.n	800248c <HAL_TIM_OC_Start+0x148>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a4b      	ldr	r2, [pc, #300]	@ (8002598 <HAL_TIM_OC_Start+0x254>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d00e      	beq.n	800248c <HAL_TIM_OC_Start+0x148>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a4a      	ldr	r2, [pc, #296]	@ (800259c <HAL_TIM_OC_Start+0x258>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d009      	beq.n	800248c <HAL_TIM_OC_Start+0x148>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a48      	ldr	r2, [pc, #288]	@ (80025a0 <HAL_TIM_OC_Start+0x25c>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d004      	beq.n	800248c <HAL_TIM_OC_Start+0x148>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a47      	ldr	r2, [pc, #284]	@ (80025a4 <HAL_TIM_OC_Start+0x260>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d101      	bne.n	8002490 <HAL_TIM_OC_Start+0x14c>
 800248c:	2301      	movs	r3, #1
 800248e:	e000      	b.n	8002492 <HAL_TIM_OC_Start+0x14e>
 8002490:	2300      	movs	r3, #0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d007      	beq.n	80024a6 <HAL_TIM_OC_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80024a4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a39      	ldr	r2, [pc, #228]	@ (8002590 <HAL_TIM_OC_Start+0x24c>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d04a      	beq.n	8002546 <HAL_TIM_OC_Start+0x202>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a37      	ldr	r2, [pc, #220]	@ (8002594 <HAL_TIM_OC_Start+0x250>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d045      	beq.n	8002546 <HAL_TIM_OC_Start+0x202>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024c2:	d040      	beq.n	8002546 <HAL_TIM_OC_Start+0x202>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80024cc:	d03b      	beq.n	8002546 <HAL_TIM_OC_Start+0x202>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a35      	ldr	r2, [pc, #212]	@ (80025a8 <HAL_TIM_OC_Start+0x264>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d036      	beq.n	8002546 <HAL_TIM_OC_Start+0x202>
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a33      	ldr	r2, [pc, #204]	@ (80025ac <HAL_TIM_OC_Start+0x268>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d031      	beq.n	8002546 <HAL_TIM_OC_Start+0x202>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a32      	ldr	r2, [pc, #200]	@ (80025b0 <HAL_TIM_OC_Start+0x26c>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d02c      	beq.n	8002546 <HAL_TIM_OC_Start+0x202>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a30      	ldr	r2, [pc, #192]	@ (80025b4 <HAL_TIM_OC_Start+0x270>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d027      	beq.n	8002546 <HAL_TIM_OC_Start+0x202>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a2f      	ldr	r2, [pc, #188]	@ (80025b8 <HAL_TIM_OC_Start+0x274>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d022      	beq.n	8002546 <HAL_TIM_OC_Start+0x202>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a2d      	ldr	r2, [pc, #180]	@ (80025bc <HAL_TIM_OC_Start+0x278>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d01d      	beq.n	8002546 <HAL_TIM_OC_Start+0x202>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a22      	ldr	r2, [pc, #136]	@ (8002598 <HAL_TIM_OC_Start+0x254>)
 8002510:	4293      	cmp	r3, r2
 8002512:	d018      	beq.n	8002546 <HAL_TIM_OC_Start+0x202>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a20      	ldr	r2, [pc, #128]	@ (800259c <HAL_TIM_OC_Start+0x258>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d013      	beq.n	8002546 <HAL_TIM_OC_Start+0x202>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a27      	ldr	r2, [pc, #156]	@ (80025c0 <HAL_TIM_OC_Start+0x27c>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d00e      	beq.n	8002546 <HAL_TIM_OC_Start+0x202>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a25      	ldr	r2, [pc, #148]	@ (80025c4 <HAL_TIM_OC_Start+0x280>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d009      	beq.n	8002546 <HAL_TIM_OC_Start+0x202>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a1a      	ldr	r2, [pc, #104]	@ (80025a0 <HAL_TIM_OC_Start+0x25c>)
 8002538:	4293      	cmp	r3, r2
 800253a:	d004      	beq.n	8002546 <HAL_TIM_OC_Start+0x202>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a18      	ldr	r2, [pc, #96]	@ (80025a4 <HAL_TIM_OC_Start+0x260>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d115      	bne.n	8002572 <HAL_TIM_OC_Start+0x22e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	689a      	ldr	r2, [r3, #8]
 800254c:	4b1e      	ldr	r3, [pc, #120]	@ (80025c8 <HAL_TIM_OC_Start+0x284>)
 800254e:	4013      	ands	r3, r2
 8002550:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2b06      	cmp	r3, #6
 8002556:	d015      	beq.n	8002584 <HAL_TIM_OC_Start+0x240>
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800255e:	d011      	beq.n	8002584 <HAL_TIM_OC_Start+0x240>
    {
      __HAL_TIM_ENABLE(htim);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f042 0201 	orr.w	r2, r2, #1
 800256e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002570:	e008      	b.n	8002584 <HAL_TIM_OC_Start+0x240>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f042 0201 	orr.w	r2, r2, #1
 8002580:	601a      	str	r2, [r3, #0]
 8002582:	e000      	b.n	8002586 <HAL_TIM_OC_Start+0x242>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002584:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002586:	2300      	movs	r3, #0
}
 8002588:	4618      	mov	r0, r3
 800258a:	3710      	adds	r7, #16
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}
 8002590:	40012c00 	.word	0x40012c00
 8002594:	50012c00 	.word	0x50012c00
 8002598:	40013400 	.word	0x40013400
 800259c:	50013400 	.word	0x50013400
 80025a0:	40014000 	.word	0x40014000
 80025a4:	50014000 	.word	0x50014000
 80025a8:	40000400 	.word	0x40000400
 80025ac:	50000400 	.word	0x50000400
 80025b0:	40000800 	.word	0x40000800
 80025b4:	50000800 	.word	0x50000800
 80025b8:	40000c00 	.word	0x40000c00
 80025bc:	50000c00 	.word	0x50000c00
 80025c0:	40001800 	.word	0x40001800
 80025c4:	50001800 	.word	0x50001800
 80025c8:	00010007 	.word	0x00010007

080025cc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b082      	sub	sp, #8
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d101      	bne.n	80025de <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e049      	b.n	8002672 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80025e4:	b2db      	uxtb	r3, r3
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d106      	bne.n	80025f8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2200      	movs	r2, #0
 80025ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80025f2:	6878      	ldr	r0, [r7, #4]
 80025f4:	f000 f841 	bl	800267a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2202      	movs	r2, #2
 80025fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	3304      	adds	r3, #4
 8002608:	4619      	mov	r1, r3
 800260a:	4610      	mov	r0, r2
 800260c:	f000 fb54 	bl	8002cb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2201      	movs	r2, #1
 8002614:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2201      	movs	r2, #1
 800261c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2201      	movs	r2, #1
 8002624:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2201      	movs	r2, #1
 800262c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2201      	movs	r2, #1
 8002634:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2201      	movs	r2, #1
 800263c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2201      	movs	r2, #1
 8002644:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2201      	movs	r2, #1
 800264c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2201      	movs	r2, #1
 8002654:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2201      	movs	r2, #1
 800265c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2201      	movs	r2, #1
 8002664:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2201      	movs	r2, #1
 800266c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002670:	2300      	movs	r3, #0
}
 8002672:	4618      	mov	r0, r3
 8002674:	3708      	adds	r7, #8
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}

0800267a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800267a:	b480      	push	{r7}
 800267c:	b083      	sub	sp, #12
 800267e:	af00      	add	r7, sp, #0
 8002680:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002682:	bf00      	nop
 8002684:	370c      	adds	r7, #12
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr
	...

08002690 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b084      	sub	sp, #16
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d109      	bne.n	80026b4 <HAL_TIM_PWM_Start+0x24>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	2b01      	cmp	r3, #1
 80026aa:	bf14      	ite	ne
 80026ac:	2301      	movne	r3, #1
 80026ae:	2300      	moveq	r3, #0
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	e03c      	b.n	800272e <HAL_TIM_PWM_Start+0x9e>
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	2b04      	cmp	r3, #4
 80026b8:	d109      	bne.n	80026ce <HAL_TIM_PWM_Start+0x3e>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	2b01      	cmp	r3, #1
 80026c4:	bf14      	ite	ne
 80026c6:	2301      	movne	r3, #1
 80026c8:	2300      	moveq	r3, #0
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	e02f      	b.n	800272e <HAL_TIM_PWM_Start+0x9e>
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	2b08      	cmp	r3, #8
 80026d2:	d109      	bne.n	80026e8 <HAL_TIM_PWM_Start+0x58>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	2b01      	cmp	r3, #1
 80026de:	bf14      	ite	ne
 80026e0:	2301      	movne	r3, #1
 80026e2:	2300      	moveq	r3, #0
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	e022      	b.n	800272e <HAL_TIM_PWM_Start+0x9e>
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	2b0c      	cmp	r3, #12
 80026ec:	d109      	bne.n	8002702 <HAL_TIM_PWM_Start+0x72>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80026f4:	b2db      	uxtb	r3, r3
 80026f6:	2b01      	cmp	r3, #1
 80026f8:	bf14      	ite	ne
 80026fa:	2301      	movne	r3, #1
 80026fc:	2300      	moveq	r3, #0
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	e015      	b.n	800272e <HAL_TIM_PWM_Start+0x9e>
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	2b10      	cmp	r3, #16
 8002706:	d109      	bne.n	800271c <HAL_TIM_PWM_Start+0x8c>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800270e:	b2db      	uxtb	r3, r3
 8002710:	2b01      	cmp	r3, #1
 8002712:	bf14      	ite	ne
 8002714:	2301      	movne	r3, #1
 8002716:	2300      	moveq	r3, #0
 8002718:	b2db      	uxtb	r3, r3
 800271a:	e008      	b.n	800272e <HAL_TIM_PWM_Start+0x9e>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002722:	b2db      	uxtb	r3, r3
 8002724:	2b01      	cmp	r3, #1
 8002726:	bf14      	ite	ne
 8002728:	2301      	movne	r3, #1
 800272a:	2300      	moveq	r3, #0
 800272c:	b2db      	uxtb	r3, r3
 800272e:	2b00      	cmp	r3, #0
 8002730:	d001      	beq.n	8002736 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	e0ce      	b.n	80028d4 <HAL_TIM_PWM_Start+0x244>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d104      	bne.n	8002746 <HAL_TIM_PWM_Start+0xb6>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2202      	movs	r2, #2
 8002740:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002744:	e023      	b.n	800278e <HAL_TIM_PWM_Start+0xfe>
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	2b04      	cmp	r3, #4
 800274a:	d104      	bne.n	8002756 <HAL_TIM_PWM_Start+0xc6>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2202      	movs	r2, #2
 8002750:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002754:	e01b      	b.n	800278e <HAL_TIM_PWM_Start+0xfe>
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	2b08      	cmp	r3, #8
 800275a:	d104      	bne.n	8002766 <HAL_TIM_PWM_Start+0xd6>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2202      	movs	r2, #2
 8002760:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002764:	e013      	b.n	800278e <HAL_TIM_PWM_Start+0xfe>
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	2b0c      	cmp	r3, #12
 800276a:	d104      	bne.n	8002776 <HAL_TIM_PWM_Start+0xe6>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2202      	movs	r2, #2
 8002770:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002774:	e00b      	b.n	800278e <HAL_TIM_PWM_Start+0xfe>
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	2b10      	cmp	r3, #16
 800277a:	d104      	bne.n	8002786 <HAL_TIM_PWM_Start+0xf6>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2202      	movs	r2, #2
 8002780:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002784:	e003      	b.n	800278e <HAL_TIM_PWM_Start+0xfe>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2202      	movs	r2, #2
 800278a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	2201      	movs	r2, #1
 8002794:	6839      	ldr	r1, [r7, #0]
 8002796:	4618      	mov	r0, r3
 8002798:	f001 f815 	bl	80037c6 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a4e      	ldr	r2, [pc, #312]	@ (80028dc <HAL_TIM_PWM_Start+0x24c>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d018      	beq.n	80027d8 <HAL_TIM_PWM_Start+0x148>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a4d      	ldr	r2, [pc, #308]	@ (80028e0 <HAL_TIM_PWM_Start+0x250>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d013      	beq.n	80027d8 <HAL_TIM_PWM_Start+0x148>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a4b      	ldr	r2, [pc, #300]	@ (80028e4 <HAL_TIM_PWM_Start+0x254>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d00e      	beq.n	80027d8 <HAL_TIM_PWM_Start+0x148>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a4a      	ldr	r2, [pc, #296]	@ (80028e8 <HAL_TIM_PWM_Start+0x258>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d009      	beq.n	80027d8 <HAL_TIM_PWM_Start+0x148>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a48      	ldr	r2, [pc, #288]	@ (80028ec <HAL_TIM_PWM_Start+0x25c>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d004      	beq.n	80027d8 <HAL_TIM_PWM_Start+0x148>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a47      	ldr	r2, [pc, #284]	@ (80028f0 <HAL_TIM_PWM_Start+0x260>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d101      	bne.n	80027dc <HAL_TIM_PWM_Start+0x14c>
 80027d8:	2301      	movs	r3, #1
 80027da:	e000      	b.n	80027de <HAL_TIM_PWM_Start+0x14e>
 80027dc:	2300      	movs	r3, #0
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d007      	beq.n	80027f2 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80027f0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a39      	ldr	r2, [pc, #228]	@ (80028dc <HAL_TIM_PWM_Start+0x24c>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d04a      	beq.n	8002892 <HAL_TIM_PWM_Start+0x202>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a37      	ldr	r2, [pc, #220]	@ (80028e0 <HAL_TIM_PWM_Start+0x250>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d045      	beq.n	8002892 <HAL_TIM_PWM_Start+0x202>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800280e:	d040      	beq.n	8002892 <HAL_TIM_PWM_Start+0x202>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002818:	d03b      	beq.n	8002892 <HAL_TIM_PWM_Start+0x202>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a35      	ldr	r2, [pc, #212]	@ (80028f4 <HAL_TIM_PWM_Start+0x264>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d036      	beq.n	8002892 <HAL_TIM_PWM_Start+0x202>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a33      	ldr	r2, [pc, #204]	@ (80028f8 <HAL_TIM_PWM_Start+0x268>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d031      	beq.n	8002892 <HAL_TIM_PWM_Start+0x202>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a32      	ldr	r2, [pc, #200]	@ (80028fc <HAL_TIM_PWM_Start+0x26c>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d02c      	beq.n	8002892 <HAL_TIM_PWM_Start+0x202>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a30      	ldr	r2, [pc, #192]	@ (8002900 <HAL_TIM_PWM_Start+0x270>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d027      	beq.n	8002892 <HAL_TIM_PWM_Start+0x202>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a2f      	ldr	r2, [pc, #188]	@ (8002904 <HAL_TIM_PWM_Start+0x274>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d022      	beq.n	8002892 <HAL_TIM_PWM_Start+0x202>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a2d      	ldr	r2, [pc, #180]	@ (8002908 <HAL_TIM_PWM_Start+0x278>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d01d      	beq.n	8002892 <HAL_TIM_PWM_Start+0x202>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a22      	ldr	r2, [pc, #136]	@ (80028e4 <HAL_TIM_PWM_Start+0x254>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d018      	beq.n	8002892 <HAL_TIM_PWM_Start+0x202>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a20      	ldr	r2, [pc, #128]	@ (80028e8 <HAL_TIM_PWM_Start+0x258>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d013      	beq.n	8002892 <HAL_TIM_PWM_Start+0x202>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a27      	ldr	r2, [pc, #156]	@ (800290c <HAL_TIM_PWM_Start+0x27c>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d00e      	beq.n	8002892 <HAL_TIM_PWM_Start+0x202>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a25      	ldr	r2, [pc, #148]	@ (8002910 <HAL_TIM_PWM_Start+0x280>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d009      	beq.n	8002892 <HAL_TIM_PWM_Start+0x202>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a1a      	ldr	r2, [pc, #104]	@ (80028ec <HAL_TIM_PWM_Start+0x25c>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d004      	beq.n	8002892 <HAL_TIM_PWM_Start+0x202>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a18      	ldr	r2, [pc, #96]	@ (80028f0 <HAL_TIM_PWM_Start+0x260>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d115      	bne.n	80028be <HAL_TIM_PWM_Start+0x22e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	689a      	ldr	r2, [r3, #8]
 8002898:	4b1e      	ldr	r3, [pc, #120]	@ (8002914 <HAL_TIM_PWM_Start+0x284>)
 800289a:	4013      	ands	r3, r2
 800289c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	2b06      	cmp	r3, #6
 80028a2:	d015      	beq.n	80028d0 <HAL_TIM_PWM_Start+0x240>
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028aa:	d011      	beq.n	80028d0 <HAL_TIM_PWM_Start+0x240>
    {
      __HAL_TIM_ENABLE(htim);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f042 0201 	orr.w	r2, r2, #1
 80028ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028bc:	e008      	b.n	80028d0 <HAL_TIM_PWM_Start+0x240>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f042 0201 	orr.w	r2, r2, #1
 80028cc:	601a      	str	r2, [r3, #0]
 80028ce:	e000      	b.n	80028d2 <HAL_TIM_PWM_Start+0x242>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028d0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80028d2:	2300      	movs	r3, #0
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	3710      	adds	r7, #16
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	40012c00 	.word	0x40012c00
 80028e0:	50012c00 	.word	0x50012c00
 80028e4:	40013400 	.word	0x40013400
 80028e8:	50013400 	.word	0x50013400
 80028ec:	40014000 	.word	0x40014000
 80028f0:	50014000 	.word	0x50014000
 80028f4:	40000400 	.word	0x40000400
 80028f8:	50000400 	.word	0x50000400
 80028fc:	40000800 	.word	0x40000800
 8002900:	50000800 	.word	0x50000800
 8002904:	40000c00 	.word	0x40000c00
 8002908:	50000c00 	.word	0x50000c00
 800290c:	40001800 	.word	0x40001800
 8002910:	50001800 	.word	0x50001800
 8002914:	00010007 	.word	0x00010007

08002918 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b086      	sub	sp, #24
 800291c:	af00      	add	r7, sp, #0
 800291e:	60f8      	str	r0, [r7, #12]
 8002920:	60b9      	str	r1, [r7, #8]
 8002922:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002924:	2300      	movs	r3, #0
 8002926:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800292e:	2b01      	cmp	r3, #1
 8002930:	d101      	bne.n	8002936 <HAL_TIM_OC_ConfigChannel+0x1e>
 8002932:	2302      	movs	r3, #2
 8002934:	e066      	b.n	8002a04 <HAL_TIM_OC_ConfigChannel+0xec>
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2201      	movs	r2, #1
 800293a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2b14      	cmp	r3, #20
 8002942:	d857      	bhi.n	80029f4 <HAL_TIM_OC_ConfigChannel+0xdc>
 8002944:	a201      	add	r2, pc, #4	@ (adr r2, 800294c <HAL_TIM_OC_ConfigChannel+0x34>)
 8002946:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800294a:	bf00      	nop
 800294c:	080029a1 	.word	0x080029a1
 8002950:	080029f5 	.word	0x080029f5
 8002954:	080029f5 	.word	0x080029f5
 8002958:	080029f5 	.word	0x080029f5
 800295c:	080029af 	.word	0x080029af
 8002960:	080029f5 	.word	0x080029f5
 8002964:	080029f5 	.word	0x080029f5
 8002968:	080029f5 	.word	0x080029f5
 800296c:	080029bd 	.word	0x080029bd
 8002970:	080029f5 	.word	0x080029f5
 8002974:	080029f5 	.word	0x080029f5
 8002978:	080029f5 	.word	0x080029f5
 800297c:	080029cb 	.word	0x080029cb
 8002980:	080029f5 	.word	0x080029f5
 8002984:	080029f5 	.word	0x080029f5
 8002988:	080029f5 	.word	0x080029f5
 800298c:	080029d9 	.word	0x080029d9
 8002990:	080029f5 	.word	0x080029f5
 8002994:	080029f5 	.word	0x080029f5
 8002998:	080029f5 	.word	0x080029f5
 800299c:	080029e7 	.word	0x080029e7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	68b9      	ldr	r1, [r7, #8]
 80029a6:	4618      	mov	r0, r3
 80029a8:	f000 fa70 	bl	8002e8c <TIM_OC1_SetConfig>
      break;
 80029ac:	e025      	b.n	80029fa <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	68b9      	ldr	r1, [r7, #8]
 80029b4:	4618      	mov	r0, r3
 80029b6:	f000 fb03 	bl	8002fc0 <TIM_OC2_SetConfig>
      break;
 80029ba:	e01e      	b.n	80029fa <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	68b9      	ldr	r1, [r7, #8]
 80029c2:	4618      	mov	r0, r3
 80029c4:	f000 fb94 	bl	80030f0 <TIM_OC3_SetConfig>
      break;
 80029c8:	e017      	b.n	80029fa <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	68b9      	ldr	r1, [r7, #8]
 80029d0:	4618      	mov	r0, r3
 80029d2:	f000 fc23 	bl	800321c <TIM_OC4_SetConfig>
      break;
 80029d6:	e010      	b.n	80029fa <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	68b9      	ldr	r1, [r7, #8]
 80029de:	4618      	mov	r0, r3
 80029e0:	f000 fcb4 	bl	800334c <TIM_OC5_SetConfig>
      break;
 80029e4:	e009      	b.n	80029fa <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	68b9      	ldr	r1, [r7, #8]
 80029ec:	4618      	mov	r0, r3
 80029ee:	f000 fd17 	bl	8003420 <TIM_OC6_SetConfig>
      break;
 80029f2:	e002      	b.n	80029fa <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 80029f4:	2301      	movs	r3, #1
 80029f6:	75fb      	strb	r3, [r7, #23]
      break;
 80029f8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	2200      	movs	r2, #0
 80029fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002a02:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	3718      	adds	r7, #24
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}

08002a0c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b086      	sub	sp, #24
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	60f8      	str	r0, [r7, #12]
 8002a14:	60b9      	str	r1, [r7, #8]
 8002a16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a22:	2b01      	cmp	r3, #1
 8002a24:	d101      	bne.n	8002a2a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002a26:	2302      	movs	r3, #2
 8002a28:	e0ff      	b.n	8002c2a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2b14      	cmp	r3, #20
 8002a36:	f200 80f0 	bhi.w	8002c1a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8002a3a:	a201      	add	r2, pc, #4	@ (adr r2, 8002a40 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002a3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a40:	08002a95 	.word	0x08002a95
 8002a44:	08002c1b 	.word	0x08002c1b
 8002a48:	08002c1b 	.word	0x08002c1b
 8002a4c:	08002c1b 	.word	0x08002c1b
 8002a50:	08002ad5 	.word	0x08002ad5
 8002a54:	08002c1b 	.word	0x08002c1b
 8002a58:	08002c1b 	.word	0x08002c1b
 8002a5c:	08002c1b 	.word	0x08002c1b
 8002a60:	08002b17 	.word	0x08002b17
 8002a64:	08002c1b 	.word	0x08002c1b
 8002a68:	08002c1b 	.word	0x08002c1b
 8002a6c:	08002c1b 	.word	0x08002c1b
 8002a70:	08002b57 	.word	0x08002b57
 8002a74:	08002c1b 	.word	0x08002c1b
 8002a78:	08002c1b 	.word	0x08002c1b
 8002a7c:	08002c1b 	.word	0x08002c1b
 8002a80:	08002b99 	.word	0x08002b99
 8002a84:	08002c1b 	.word	0x08002c1b
 8002a88:	08002c1b 	.word	0x08002c1b
 8002a8c:	08002c1b 	.word	0x08002c1b
 8002a90:	08002bd9 	.word	0x08002bd9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	68b9      	ldr	r1, [r7, #8]
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f000 f9f6 	bl	8002e8c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	699a      	ldr	r2, [r3, #24]
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f042 0208 	orr.w	r2, r2, #8
 8002aae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	699a      	ldr	r2, [r3, #24]
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f022 0204 	bic.w	r2, r2, #4
 8002abe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	6999      	ldr	r1, [r3, #24]
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	691a      	ldr	r2, [r3, #16]
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	430a      	orrs	r2, r1
 8002ad0:	619a      	str	r2, [r3, #24]
      break;
 8002ad2:	e0a5      	b.n	8002c20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	68b9      	ldr	r1, [r7, #8]
 8002ada:	4618      	mov	r0, r3
 8002adc:	f000 fa70 	bl	8002fc0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	699a      	ldr	r2, [r3, #24]
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002aee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	699a      	ldr	r2, [r3, #24]
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002afe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	6999      	ldr	r1, [r3, #24]
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	691b      	ldr	r3, [r3, #16]
 8002b0a:	021a      	lsls	r2, r3, #8
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	430a      	orrs	r2, r1
 8002b12:	619a      	str	r2, [r3, #24]
      break;
 8002b14:	e084      	b.n	8002c20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	68b9      	ldr	r1, [r7, #8]
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f000 fae7 	bl	80030f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	69da      	ldr	r2, [r3, #28]
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f042 0208 	orr.w	r2, r2, #8
 8002b30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	69da      	ldr	r2, [r3, #28]
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f022 0204 	bic.w	r2, r2, #4
 8002b40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	69d9      	ldr	r1, [r3, #28]
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	691a      	ldr	r2, [r3, #16]
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	430a      	orrs	r2, r1
 8002b52:	61da      	str	r2, [r3, #28]
      break;
 8002b54:	e064      	b.n	8002c20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	68b9      	ldr	r1, [r7, #8]
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f000 fb5d 	bl	800321c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	69da      	ldr	r2, [r3, #28]
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	69da      	ldr	r2, [r3, #28]
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	69d9      	ldr	r1, [r3, #28]
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	691b      	ldr	r3, [r3, #16]
 8002b8c:	021a      	lsls	r2, r3, #8
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	430a      	orrs	r2, r1
 8002b94:	61da      	str	r2, [r3, #28]
      break;
 8002b96:	e043      	b.n	8002c20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	68b9      	ldr	r1, [r7, #8]
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f000 fbd4 	bl	800334c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f042 0208 	orr.w	r2, r2, #8
 8002bb2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f022 0204 	bic.w	r2, r2, #4
 8002bc2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	691a      	ldr	r2, [r3, #16]
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	430a      	orrs	r2, r1
 8002bd4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8002bd6:	e023      	b.n	8002c20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	68b9      	ldr	r1, [r7, #8]
 8002bde:	4618      	mov	r0, r3
 8002be0:	f000 fc1e 	bl	8003420 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002bf2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c02:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	691b      	ldr	r3, [r3, #16]
 8002c0e:	021a      	lsls	r2, r3, #8
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	430a      	orrs	r2, r1
 8002c16:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8002c18:	e002      	b.n	8002c20 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	75fb      	strb	r3, [r7, #23]
      break;
 8002c1e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2200      	movs	r2, #0
 8002c24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002c28:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	3718      	adds	r7, #24
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	bf00      	nop

08002c34 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
 8002c3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	d101      	bne.n	8002c4c <HAL_TIM_SlaveConfigSynchro+0x18>
 8002c48:	2302      	movs	r3, #2
 8002c4a:	e031      	b.n	8002cb0 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2201      	movs	r2, #1
 8002c50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2202      	movs	r2, #2
 8002c58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8002c5c:	6839      	ldr	r1, [r7, #0]
 8002c5e:	6878      	ldr	r0, [r7, #4]
 8002c60:	f000 fc4a 	bl	80034f8 <TIM_SlaveTimer_SetConfig>
 8002c64:	4603      	mov	r3, r0
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d009      	beq.n	8002c7e <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2200      	movs	r2, #0
 8002c76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e018      	b.n	8002cb0 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	68da      	ldr	r2, [r3, #12]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c8c:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	68da      	ldr	r2, [r3, #12]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002c9c:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002cae:	2300      	movs	r3, #0
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	3708      	adds	r7, #8
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}

08002cb8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b085      	sub	sp, #20
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
 8002cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	4a62      	ldr	r2, [pc, #392]	@ (8002e54 <TIM_Base_SetConfig+0x19c>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d02b      	beq.n	8002d28 <TIM_Base_SetConfig+0x70>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	4a61      	ldr	r2, [pc, #388]	@ (8002e58 <TIM_Base_SetConfig+0x1a0>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d027      	beq.n	8002d28 <TIM_Base_SetConfig+0x70>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cde:	d023      	beq.n	8002d28 <TIM_Base_SetConfig+0x70>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002ce6:	d01f      	beq.n	8002d28 <TIM_Base_SetConfig+0x70>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	4a5c      	ldr	r2, [pc, #368]	@ (8002e5c <TIM_Base_SetConfig+0x1a4>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d01b      	beq.n	8002d28 <TIM_Base_SetConfig+0x70>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	4a5b      	ldr	r2, [pc, #364]	@ (8002e60 <TIM_Base_SetConfig+0x1a8>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d017      	beq.n	8002d28 <TIM_Base_SetConfig+0x70>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	4a5a      	ldr	r2, [pc, #360]	@ (8002e64 <TIM_Base_SetConfig+0x1ac>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d013      	beq.n	8002d28 <TIM_Base_SetConfig+0x70>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	4a59      	ldr	r2, [pc, #356]	@ (8002e68 <TIM_Base_SetConfig+0x1b0>)
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d00f      	beq.n	8002d28 <TIM_Base_SetConfig+0x70>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	4a58      	ldr	r2, [pc, #352]	@ (8002e6c <TIM_Base_SetConfig+0x1b4>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d00b      	beq.n	8002d28 <TIM_Base_SetConfig+0x70>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	4a57      	ldr	r2, [pc, #348]	@ (8002e70 <TIM_Base_SetConfig+0x1b8>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d007      	beq.n	8002d28 <TIM_Base_SetConfig+0x70>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	4a56      	ldr	r2, [pc, #344]	@ (8002e74 <TIM_Base_SetConfig+0x1bc>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d003      	beq.n	8002d28 <TIM_Base_SetConfig+0x70>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	4a55      	ldr	r2, [pc, #340]	@ (8002e78 <TIM_Base_SetConfig+0x1c0>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d108      	bne.n	8002d3a <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	68fa      	ldr	r2, [r7, #12]
 8002d36:	4313      	orrs	r3, r2
 8002d38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	4a45      	ldr	r2, [pc, #276]	@ (8002e54 <TIM_Base_SetConfig+0x19c>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d03b      	beq.n	8002dba <TIM_Base_SetConfig+0x102>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	4a44      	ldr	r2, [pc, #272]	@ (8002e58 <TIM_Base_SetConfig+0x1a0>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d037      	beq.n	8002dba <TIM_Base_SetConfig+0x102>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d50:	d033      	beq.n	8002dba <TIM_Base_SetConfig+0x102>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002d58:	d02f      	beq.n	8002dba <TIM_Base_SetConfig+0x102>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	4a3f      	ldr	r2, [pc, #252]	@ (8002e5c <TIM_Base_SetConfig+0x1a4>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d02b      	beq.n	8002dba <TIM_Base_SetConfig+0x102>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	4a3e      	ldr	r2, [pc, #248]	@ (8002e60 <TIM_Base_SetConfig+0x1a8>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d027      	beq.n	8002dba <TIM_Base_SetConfig+0x102>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	4a3d      	ldr	r2, [pc, #244]	@ (8002e64 <TIM_Base_SetConfig+0x1ac>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d023      	beq.n	8002dba <TIM_Base_SetConfig+0x102>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	4a3c      	ldr	r2, [pc, #240]	@ (8002e68 <TIM_Base_SetConfig+0x1b0>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d01f      	beq.n	8002dba <TIM_Base_SetConfig+0x102>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	4a3b      	ldr	r2, [pc, #236]	@ (8002e6c <TIM_Base_SetConfig+0x1b4>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d01b      	beq.n	8002dba <TIM_Base_SetConfig+0x102>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	4a3a      	ldr	r2, [pc, #232]	@ (8002e70 <TIM_Base_SetConfig+0x1b8>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d017      	beq.n	8002dba <TIM_Base_SetConfig+0x102>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	4a39      	ldr	r2, [pc, #228]	@ (8002e74 <TIM_Base_SetConfig+0x1bc>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d013      	beq.n	8002dba <TIM_Base_SetConfig+0x102>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	4a38      	ldr	r2, [pc, #224]	@ (8002e78 <TIM_Base_SetConfig+0x1c0>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d00f      	beq.n	8002dba <TIM_Base_SetConfig+0x102>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	4a37      	ldr	r2, [pc, #220]	@ (8002e7c <TIM_Base_SetConfig+0x1c4>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d00b      	beq.n	8002dba <TIM_Base_SetConfig+0x102>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	4a36      	ldr	r2, [pc, #216]	@ (8002e80 <TIM_Base_SetConfig+0x1c8>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d007      	beq.n	8002dba <TIM_Base_SetConfig+0x102>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	4a35      	ldr	r2, [pc, #212]	@ (8002e84 <TIM_Base_SetConfig+0x1cc>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d003      	beq.n	8002dba <TIM_Base_SetConfig+0x102>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	4a34      	ldr	r2, [pc, #208]	@ (8002e88 <TIM_Base_SetConfig+0x1d0>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d108      	bne.n	8002dcc <TIM_Base_SetConfig+0x114>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002dc0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	68db      	ldr	r3, [r3, #12]
 8002dc6:	68fa      	ldr	r2, [r7, #12]
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	695b      	ldr	r3, [r3, #20]
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	68fa      	ldr	r2, [r7, #12]
 8002dde:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	689a      	ldr	r2, [r3, #8]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	4a18      	ldr	r2, [pc, #96]	@ (8002e54 <TIM_Base_SetConfig+0x19c>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d013      	beq.n	8002e20 <TIM_Base_SetConfig+0x168>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	4a17      	ldr	r2, [pc, #92]	@ (8002e58 <TIM_Base_SetConfig+0x1a0>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d00f      	beq.n	8002e20 <TIM_Base_SetConfig+0x168>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	4a1c      	ldr	r2, [pc, #112]	@ (8002e74 <TIM_Base_SetConfig+0x1bc>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d00b      	beq.n	8002e20 <TIM_Base_SetConfig+0x168>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	4a1b      	ldr	r2, [pc, #108]	@ (8002e78 <TIM_Base_SetConfig+0x1c0>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d007      	beq.n	8002e20 <TIM_Base_SetConfig+0x168>
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	4a1c      	ldr	r2, [pc, #112]	@ (8002e84 <TIM_Base_SetConfig+0x1cc>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d003      	beq.n	8002e20 <TIM_Base_SetConfig+0x168>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	4a1b      	ldr	r2, [pc, #108]	@ (8002e88 <TIM_Base_SetConfig+0x1d0>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d103      	bne.n	8002e28 <TIM_Base_SetConfig+0x170>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	691a      	ldr	r2, [r3, #16]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	691b      	ldr	r3, [r3, #16]
 8002e32:	f003 0301 	and.w	r3, r3, #1
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d105      	bne.n	8002e46 <TIM_Base_SetConfig+0x18e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	691b      	ldr	r3, [r3, #16]
 8002e3e:	f023 0201 	bic.w	r2, r3, #1
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	611a      	str	r2, [r3, #16]
  }
}
 8002e46:	bf00      	nop
 8002e48:	3714      	adds	r7, #20
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop
 8002e54:	40012c00 	.word	0x40012c00
 8002e58:	50012c00 	.word	0x50012c00
 8002e5c:	40000400 	.word	0x40000400
 8002e60:	50000400 	.word	0x50000400
 8002e64:	40000800 	.word	0x40000800
 8002e68:	50000800 	.word	0x50000800
 8002e6c:	40000c00 	.word	0x40000c00
 8002e70:	50000c00 	.word	0x50000c00
 8002e74:	40013400 	.word	0x40013400
 8002e78:	50013400 	.word	0x50013400
 8002e7c:	40001800 	.word	0x40001800
 8002e80:	50001800 	.word	0x50001800
 8002e84:	40014000 	.word	0x40014000
 8002e88:	50014000 	.word	0x50014000

08002e8c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b087      	sub	sp, #28
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
 8002e94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6a1b      	ldr	r3, [r3, #32]
 8002e9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6a1b      	ldr	r3, [r3, #32]
 8002ea0:	f023 0201 	bic.w	r2, r3, #1
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	699b      	ldr	r3, [r3, #24]
 8002eb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002eba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ebe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	f023 0303 	bic.w	r3, r3, #3
 8002ec6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	68fa      	ldr	r2, [r7, #12]
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	f023 0302 	bic.w	r3, r3, #2
 8002ed8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	697a      	ldr	r2, [r7, #20]
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	4a30      	ldr	r2, [pc, #192]	@ (8002fa8 <TIM_OC1_SetConfig+0x11c>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d013      	beq.n	8002f14 <TIM_OC1_SetConfig+0x88>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	4a2f      	ldr	r2, [pc, #188]	@ (8002fac <TIM_OC1_SetConfig+0x120>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d00f      	beq.n	8002f14 <TIM_OC1_SetConfig+0x88>
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	4a2e      	ldr	r2, [pc, #184]	@ (8002fb0 <TIM_OC1_SetConfig+0x124>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d00b      	beq.n	8002f14 <TIM_OC1_SetConfig+0x88>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	4a2d      	ldr	r2, [pc, #180]	@ (8002fb4 <TIM_OC1_SetConfig+0x128>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d007      	beq.n	8002f14 <TIM_OC1_SetConfig+0x88>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	4a2c      	ldr	r2, [pc, #176]	@ (8002fb8 <TIM_OC1_SetConfig+0x12c>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d003      	beq.n	8002f14 <TIM_OC1_SetConfig+0x88>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	4a2b      	ldr	r2, [pc, #172]	@ (8002fbc <TIM_OC1_SetConfig+0x130>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d10c      	bne.n	8002f2e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	f023 0308 	bic.w	r3, r3, #8
 8002f1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	68db      	ldr	r3, [r3, #12]
 8002f20:	697a      	ldr	r2, [r7, #20]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	f023 0304 	bic.w	r3, r3, #4
 8002f2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	4a1d      	ldr	r2, [pc, #116]	@ (8002fa8 <TIM_OC1_SetConfig+0x11c>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d013      	beq.n	8002f5e <TIM_OC1_SetConfig+0xd2>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	4a1c      	ldr	r2, [pc, #112]	@ (8002fac <TIM_OC1_SetConfig+0x120>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d00f      	beq.n	8002f5e <TIM_OC1_SetConfig+0xd2>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	4a1b      	ldr	r2, [pc, #108]	@ (8002fb0 <TIM_OC1_SetConfig+0x124>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d00b      	beq.n	8002f5e <TIM_OC1_SetConfig+0xd2>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	4a1a      	ldr	r2, [pc, #104]	@ (8002fb4 <TIM_OC1_SetConfig+0x128>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d007      	beq.n	8002f5e <TIM_OC1_SetConfig+0xd2>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	4a19      	ldr	r2, [pc, #100]	@ (8002fb8 <TIM_OC1_SetConfig+0x12c>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d003      	beq.n	8002f5e <TIM_OC1_SetConfig+0xd2>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	4a18      	ldr	r2, [pc, #96]	@ (8002fbc <TIM_OC1_SetConfig+0x130>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d111      	bne.n	8002f82 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002f64:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002f6c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	695b      	ldr	r3, [r3, #20]
 8002f72:	693a      	ldr	r2, [r7, #16]
 8002f74:	4313      	orrs	r3, r2
 8002f76:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	699b      	ldr	r3, [r3, #24]
 8002f7c:	693a      	ldr	r2, [r7, #16]
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	693a      	ldr	r2, [r7, #16]
 8002f86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	68fa      	ldr	r2, [r7, #12]
 8002f8c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	685a      	ldr	r2, [r3, #4]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	697a      	ldr	r2, [r7, #20]
 8002f9a:	621a      	str	r2, [r3, #32]
}
 8002f9c:	bf00      	nop
 8002f9e:	371c      	adds	r7, #28
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr
 8002fa8:	40012c00 	.word	0x40012c00
 8002fac:	50012c00 	.word	0x50012c00
 8002fb0:	40013400 	.word	0x40013400
 8002fb4:	50013400 	.word	0x50013400
 8002fb8:	40014000 	.word	0x40014000
 8002fbc:	50014000 	.word	0x50014000

08002fc0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b087      	sub	sp, #28
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6a1b      	ldr	r3, [r3, #32]
 8002fce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6a1b      	ldr	r3, [r3, #32]
 8002fd4:	f023 0210 	bic.w	r2, r3, #16
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	699b      	ldr	r3, [r3, #24]
 8002fe6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002fee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002ff2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ffa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	021b      	lsls	r3, r3, #8
 8003002:	68fa      	ldr	r2, [r7, #12]
 8003004:	4313      	orrs	r3, r2
 8003006:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	f023 0320 	bic.w	r3, r3, #32
 800300e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	011b      	lsls	r3, r3, #4
 8003016:	697a      	ldr	r2, [r7, #20]
 8003018:	4313      	orrs	r3, r2
 800301a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	4a2e      	ldr	r2, [pc, #184]	@ (80030d8 <TIM_OC2_SetConfig+0x118>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d00b      	beq.n	800303c <TIM_OC2_SetConfig+0x7c>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	4a2d      	ldr	r2, [pc, #180]	@ (80030dc <TIM_OC2_SetConfig+0x11c>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d007      	beq.n	800303c <TIM_OC2_SetConfig+0x7c>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	4a2c      	ldr	r2, [pc, #176]	@ (80030e0 <TIM_OC2_SetConfig+0x120>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d003      	beq.n	800303c <TIM_OC2_SetConfig+0x7c>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	4a2b      	ldr	r2, [pc, #172]	@ (80030e4 <TIM_OC2_SetConfig+0x124>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d10d      	bne.n	8003058 <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800303c:	697b      	ldr	r3, [r7, #20]
 800303e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003042:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	68db      	ldr	r3, [r3, #12]
 8003048:	011b      	lsls	r3, r3, #4
 800304a:	697a      	ldr	r2, [r7, #20]
 800304c:	4313      	orrs	r3, r2
 800304e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003056:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	4a1f      	ldr	r2, [pc, #124]	@ (80030d8 <TIM_OC2_SetConfig+0x118>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d013      	beq.n	8003088 <TIM_OC2_SetConfig+0xc8>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	4a1e      	ldr	r2, [pc, #120]	@ (80030dc <TIM_OC2_SetConfig+0x11c>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d00f      	beq.n	8003088 <TIM_OC2_SetConfig+0xc8>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	4a1d      	ldr	r2, [pc, #116]	@ (80030e0 <TIM_OC2_SetConfig+0x120>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d00b      	beq.n	8003088 <TIM_OC2_SetConfig+0xc8>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	4a1c      	ldr	r2, [pc, #112]	@ (80030e4 <TIM_OC2_SetConfig+0x124>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d007      	beq.n	8003088 <TIM_OC2_SetConfig+0xc8>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	4a1b      	ldr	r2, [pc, #108]	@ (80030e8 <TIM_OC2_SetConfig+0x128>)
 800307c:	4293      	cmp	r3, r2
 800307e:	d003      	beq.n	8003088 <TIM_OC2_SetConfig+0xc8>
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	4a1a      	ldr	r2, [pc, #104]	@ (80030ec <TIM_OC2_SetConfig+0x12c>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d113      	bne.n	80030b0 <TIM_OC2_SetConfig+0xf0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800308e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003096:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	695b      	ldr	r3, [r3, #20]
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	693a      	ldr	r2, [r7, #16]
 80030a0:	4313      	orrs	r3, r2
 80030a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	699b      	ldr	r3, [r3, #24]
 80030a8:	009b      	lsls	r3, r3, #2
 80030aa:	693a      	ldr	r2, [r7, #16]
 80030ac:	4313      	orrs	r3, r2
 80030ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	693a      	ldr	r2, [r7, #16]
 80030b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	68fa      	ldr	r2, [r7, #12]
 80030ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	685a      	ldr	r2, [r3, #4]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	697a      	ldr	r2, [r7, #20]
 80030c8:	621a      	str	r2, [r3, #32]
}
 80030ca:	bf00      	nop
 80030cc:	371c      	adds	r7, #28
 80030ce:	46bd      	mov	sp, r7
 80030d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d4:	4770      	bx	lr
 80030d6:	bf00      	nop
 80030d8:	40012c00 	.word	0x40012c00
 80030dc:	50012c00 	.word	0x50012c00
 80030e0:	40013400 	.word	0x40013400
 80030e4:	50013400 	.word	0x50013400
 80030e8:	40014000 	.word	0x40014000
 80030ec:	50014000 	.word	0x50014000

080030f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b087      	sub	sp, #28
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
 80030f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6a1b      	ldr	r3, [r3, #32]
 80030fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6a1b      	ldr	r3, [r3, #32]
 8003104:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	69db      	ldr	r3, [r3, #28]
 8003116:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800311e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003122:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	f023 0303 	bic.w	r3, r3, #3
 800312a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	68fa      	ldr	r2, [r7, #12]
 8003132:	4313      	orrs	r3, r2
 8003134:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800313c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	021b      	lsls	r3, r3, #8
 8003144:	697a      	ldr	r2, [r7, #20]
 8003146:	4313      	orrs	r3, r2
 8003148:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	4a2d      	ldr	r2, [pc, #180]	@ (8003204 <TIM_OC3_SetConfig+0x114>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d00b      	beq.n	800316a <TIM_OC3_SetConfig+0x7a>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	4a2c      	ldr	r2, [pc, #176]	@ (8003208 <TIM_OC3_SetConfig+0x118>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d007      	beq.n	800316a <TIM_OC3_SetConfig+0x7a>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	4a2b      	ldr	r2, [pc, #172]	@ (800320c <TIM_OC3_SetConfig+0x11c>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d003      	beq.n	800316a <TIM_OC3_SetConfig+0x7a>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	4a2a      	ldr	r2, [pc, #168]	@ (8003210 <TIM_OC3_SetConfig+0x120>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d10d      	bne.n	8003186 <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800316a:	697b      	ldr	r3, [r7, #20]
 800316c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003170:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	68db      	ldr	r3, [r3, #12]
 8003176:	021b      	lsls	r3, r3, #8
 8003178:	697a      	ldr	r2, [r7, #20]
 800317a:	4313      	orrs	r3, r2
 800317c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800317e:	697b      	ldr	r3, [r7, #20]
 8003180:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003184:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4a1e      	ldr	r2, [pc, #120]	@ (8003204 <TIM_OC3_SetConfig+0x114>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d013      	beq.n	80031b6 <TIM_OC3_SetConfig+0xc6>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4a1d      	ldr	r2, [pc, #116]	@ (8003208 <TIM_OC3_SetConfig+0x118>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d00f      	beq.n	80031b6 <TIM_OC3_SetConfig+0xc6>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	4a1c      	ldr	r2, [pc, #112]	@ (800320c <TIM_OC3_SetConfig+0x11c>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d00b      	beq.n	80031b6 <TIM_OC3_SetConfig+0xc6>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a1b      	ldr	r2, [pc, #108]	@ (8003210 <TIM_OC3_SetConfig+0x120>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d007      	beq.n	80031b6 <TIM_OC3_SetConfig+0xc6>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4a1a      	ldr	r2, [pc, #104]	@ (8003214 <TIM_OC3_SetConfig+0x124>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d003      	beq.n	80031b6 <TIM_OC3_SetConfig+0xc6>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	4a19      	ldr	r2, [pc, #100]	@ (8003218 <TIM_OC3_SetConfig+0x128>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d113      	bne.n	80031de <TIM_OC3_SetConfig+0xee>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80031bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80031c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	695b      	ldr	r3, [r3, #20]
 80031ca:	011b      	lsls	r3, r3, #4
 80031cc:	693a      	ldr	r2, [r7, #16]
 80031ce:	4313      	orrs	r3, r2
 80031d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	699b      	ldr	r3, [r3, #24]
 80031d6:	011b      	lsls	r3, r3, #4
 80031d8:	693a      	ldr	r2, [r7, #16]
 80031da:	4313      	orrs	r3, r2
 80031dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	693a      	ldr	r2, [r7, #16]
 80031e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	68fa      	ldr	r2, [r7, #12]
 80031e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	685a      	ldr	r2, [r3, #4]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	697a      	ldr	r2, [r7, #20]
 80031f6:	621a      	str	r2, [r3, #32]
}
 80031f8:	bf00      	nop
 80031fa:	371c      	adds	r7, #28
 80031fc:	46bd      	mov	sp, r7
 80031fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003202:	4770      	bx	lr
 8003204:	40012c00 	.word	0x40012c00
 8003208:	50012c00 	.word	0x50012c00
 800320c:	40013400 	.word	0x40013400
 8003210:	50013400 	.word	0x50013400
 8003214:	40014000 	.word	0x40014000
 8003218:	50014000 	.word	0x50014000

0800321c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800321c:	b480      	push	{r7}
 800321e:	b087      	sub	sp, #28
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
 8003224:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6a1b      	ldr	r3, [r3, #32]
 800322a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6a1b      	ldr	r3, [r3, #32]
 8003230:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	69db      	ldr	r3, [r3, #28]
 8003242:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800324a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800324e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003256:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	021b      	lsls	r3, r3, #8
 800325e:	68fa      	ldr	r2, [r7, #12]
 8003260:	4313      	orrs	r3, r2
 8003262:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800326a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	031b      	lsls	r3, r3, #12
 8003272:	697a      	ldr	r2, [r7, #20]
 8003274:	4313      	orrs	r3, r2
 8003276:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	4a2e      	ldr	r2, [pc, #184]	@ (8003334 <TIM_OC4_SetConfig+0x118>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d00b      	beq.n	8003298 <TIM_OC4_SetConfig+0x7c>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	4a2d      	ldr	r2, [pc, #180]	@ (8003338 <TIM_OC4_SetConfig+0x11c>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d007      	beq.n	8003298 <TIM_OC4_SetConfig+0x7c>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	4a2c      	ldr	r2, [pc, #176]	@ (800333c <TIM_OC4_SetConfig+0x120>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d003      	beq.n	8003298 <TIM_OC4_SetConfig+0x7c>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	4a2b      	ldr	r2, [pc, #172]	@ (8003340 <TIM_OC4_SetConfig+0x124>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d10d      	bne.n	80032b4 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800329e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	031b      	lsls	r3, r3, #12
 80032a6:	697a      	ldr	r2, [r7, #20]
 80032a8:	4313      	orrs	r3, r2
 80032aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80032b2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	4a1f      	ldr	r2, [pc, #124]	@ (8003334 <TIM_OC4_SetConfig+0x118>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d013      	beq.n	80032e4 <TIM_OC4_SetConfig+0xc8>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	4a1e      	ldr	r2, [pc, #120]	@ (8003338 <TIM_OC4_SetConfig+0x11c>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d00f      	beq.n	80032e4 <TIM_OC4_SetConfig+0xc8>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	4a1d      	ldr	r2, [pc, #116]	@ (800333c <TIM_OC4_SetConfig+0x120>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d00b      	beq.n	80032e4 <TIM_OC4_SetConfig+0xc8>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	4a1c      	ldr	r2, [pc, #112]	@ (8003340 <TIM_OC4_SetConfig+0x124>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d007      	beq.n	80032e4 <TIM_OC4_SetConfig+0xc8>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	4a1b      	ldr	r2, [pc, #108]	@ (8003344 <TIM_OC4_SetConfig+0x128>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d003      	beq.n	80032e4 <TIM_OC4_SetConfig+0xc8>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	4a1a      	ldr	r2, [pc, #104]	@ (8003348 <TIM_OC4_SetConfig+0x12c>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d113      	bne.n	800330c <TIM_OC4_SetConfig+0xf0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80032ea:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80032f2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	695b      	ldr	r3, [r3, #20]
 80032f8:	019b      	lsls	r3, r3, #6
 80032fa:	693a      	ldr	r2, [r7, #16]
 80032fc:	4313      	orrs	r3, r2
 80032fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	699b      	ldr	r3, [r3, #24]
 8003304:	019b      	lsls	r3, r3, #6
 8003306:	693a      	ldr	r2, [r7, #16]
 8003308:	4313      	orrs	r3, r2
 800330a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	693a      	ldr	r2, [r7, #16]
 8003310:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	68fa      	ldr	r2, [r7, #12]
 8003316:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	685a      	ldr	r2, [r3, #4]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	697a      	ldr	r2, [r7, #20]
 8003324:	621a      	str	r2, [r3, #32]
}
 8003326:	bf00      	nop
 8003328:	371c      	adds	r7, #28
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr
 8003332:	bf00      	nop
 8003334:	40012c00 	.word	0x40012c00
 8003338:	50012c00 	.word	0x50012c00
 800333c:	40013400 	.word	0x40013400
 8003340:	50013400 	.word	0x50013400
 8003344:	40014000 	.word	0x40014000
 8003348:	50014000 	.word	0x50014000

0800334c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800334c:	b480      	push	{r7}
 800334e:	b087      	sub	sp, #28
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
 8003354:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6a1b      	ldr	r3, [r3, #32]
 800335a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6a1b      	ldr	r3, [r3, #32]
 8003360:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003372:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800337a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800337e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	68fa      	ldr	r2, [r7, #12]
 8003386:	4313      	orrs	r3, r2
 8003388:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8003390:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	041b      	lsls	r3, r3, #16
 8003398:	693a      	ldr	r2, [r7, #16]
 800339a:	4313      	orrs	r3, r2
 800339c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	4a19      	ldr	r2, [pc, #100]	@ (8003408 <TIM_OC5_SetConfig+0xbc>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d013      	beq.n	80033ce <TIM_OC5_SetConfig+0x82>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	4a18      	ldr	r2, [pc, #96]	@ (800340c <TIM_OC5_SetConfig+0xc0>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d00f      	beq.n	80033ce <TIM_OC5_SetConfig+0x82>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4a17      	ldr	r2, [pc, #92]	@ (8003410 <TIM_OC5_SetConfig+0xc4>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d00b      	beq.n	80033ce <TIM_OC5_SetConfig+0x82>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	4a16      	ldr	r2, [pc, #88]	@ (8003414 <TIM_OC5_SetConfig+0xc8>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d007      	beq.n	80033ce <TIM_OC5_SetConfig+0x82>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	4a15      	ldr	r2, [pc, #84]	@ (8003418 <TIM_OC5_SetConfig+0xcc>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d003      	beq.n	80033ce <TIM_OC5_SetConfig+0x82>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	4a14      	ldr	r2, [pc, #80]	@ (800341c <TIM_OC5_SetConfig+0xd0>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d109      	bne.n	80033e2 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033d4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	695b      	ldr	r3, [r3, #20]
 80033da:	021b      	lsls	r3, r3, #8
 80033dc:	697a      	ldr	r2, [r7, #20]
 80033de:	4313      	orrs	r3, r2
 80033e0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	697a      	ldr	r2, [r7, #20]
 80033e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	68fa      	ldr	r2, [r7, #12]
 80033ec:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	685a      	ldr	r2, [r3, #4]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	693a      	ldr	r2, [r7, #16]
 80033fa:	621a      	str	r2, [r3, #32]
}
 80033fc:	bf00      	nop
 80033fe:	371c      	adds	r7, #28
 8003400:	46bd      	mov	sp, r7
 8003402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003406:	4770      	bx	lr
 8003408:	40012c00 	.word	0x40012c00
 800340c:	50012c00 	.word	0x50012c00
 8003410:	40013400 	.word	0x40013400
 8003414:	50013400 	.word	0x50013400
 8003418:	40014000 	.word	0x40014000
 800341c:	50014000 	.word	0x50014000

08003420 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003420:	b480      	push	{r7}
 8003422:	b087      	sub	sp, #28
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
 8003428:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6a1b      	ldr	r3, [r3, #32]
 800342e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6a1b      	ldr	r3, [r3, #32]
 8003434:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003446:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800344e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003452:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	021b      	lsls	r3, r3, #8
 800345a:	68fa      	ldr	r2, [r7, #12]
 800345c:	4313      	orrs	r3, r2
 800345e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003466:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	051b      	lsls	r3, r3, #20
 800346e:	693a      	ldr	r2, [r7, #16]
 8003470:	4313      	orrs	r3, r2
 8003472:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	4a1a      	ldr	r2, [pc, #104]	@ (80034e0 <TIM_OC6_SetConfig+0xc0>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d013      	beq.n	80034a4 <TIM_OC6_SetConfig+0x84>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	4a19      	ldr	r2, [pc, #100]	@ (80034e4 <TIM_OC6_SetConfig+0xc4>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d00f      	beq.n	80034a4 <TIM_OC6_SetConfig+0x84>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	4a18      	ldr	r2, [pc, #96]	@ (80034e8 <TIM_OC6_SetConfig+0xc8>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d00b      	beq.n	80034a4 <TIM_OC6_SetConfig+0x84>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	4a17      	ldr	r2, [pc, #92]	@ (80034ec <TIM_OC6_SetConfig+0xcc>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d007      	beq.n	80034a4 <TIM_OC6_SetConfig+0x84>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	4a16      	ldr	r2, [pc, #88]	@ (80034f0 <TIM_OC6_SetConfig+0xd0>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d003      	beq.n	80034a4 <TIM_OC6_SetConfig+0x84>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	4a15      	ldr	r2, [pc, #84]	@ (80034f4 <TIM_OC6_SetConfig+0xd4>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d109      	bne.n	80034b8 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034aa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	695b      	ldr	r3, [r3, #20]
 80034b0:	029b      	lsls	r3, r3, #10
 80034b2:	697a      	ldr	r2, [r7, #20]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	697a      	ldr	r2, [r7, #20]
 80034bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	68fa      	ldr	r2, [r7, #12]
 80034c2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	685a      	ldr	r2, [r3, #4]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	693a      	ldr	r2, [r7, #16]
 80034d0:	621a      	str	r2, [r3, #32]
}
 80034d2:	bf00      	nop
 80034d4:	371c      	adds	r7, #28
 80034d6:	46bd      	mov	sp, r7
 80034d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034dc:	4770      	bx	lr
 80034de:	bf00      	nop
 80034e0:	40012c00 	.word	0x40012c00
 80034e4:	50012c00 	.word	0x50012c00
 80034e8:	40013400 	.word	0x40013400
 80034ec:	50013400 	.word	0x50013400
 80034f0:	40014000 	.word	0x40014000
 80034f4:	50014000 	.word	0x50014000

080034f8 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b086      	sub	sp, #24
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
 8003500:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003502:	2300      	movs	r3, #0
 8003504:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003514:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003518:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	693a      	ldr	r2, [r7, #16]
 8003520:	4313      	orrs	r3, r2
 8003522:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800352a:	f023 0307 	bic.w	r3, r3, #7
 800352e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	693a      	ldr	r2, [r7, #16]
 8003536:	4313      	orrs	r3, r2
 8003538:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	693a      	ldr	r2, [r7, #16]
 8003540:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800354a:	f000 80aa 	beq.w	80036a2 <TIM_SlaveTimer_SetConfig+0x1aa>
 800354e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003552:	f200 80a3 	bhi.w	800369c <TIM_SlaveTimer_SetConfig+0x1a4>
 8003556:	4a56      	ldr	r2, [pc, #344]	@ (80036b0 <TIM_SlaveTimer_SetConfig+0x1b8>)
 8003558:	4293      	cmp	r3, r2
 800355a:	f000 80a2 	beq.w	80036a2 <TIM_SlaveTimer_SetConfig+0x1aa>
 800355e:	4a54      	ldr	r2, [pc, #336]	@ (80036b0 <TIM_SlaveTimer_SetConfig+0x1b8>)
 8003560:	4293      	cmp	r3, r2
 8003562:	f200 809b 	bhi.w	800369c <TIM_SlaveTimer_SetConfig+0x1a4>
 8003566:	4a53      	ldr	r2, [pc, #332]	@ (80036b4 <TIM_SlaveTimer_SetConfig+0x1bc>)
 8003568:	4293      	cmp	r3, r2
 800356a:	f000 809a 	beq.w	80036a2 <TIM_SlaveTimer_SetConfig+0x1aa>
 800356e:	4a51      	ldr	r2, [pc, #324]	@ (80036b4 <TIM_SlaveTimer_SetConfig+0x1bc>)
 8003570:	4293      	cmp	r3, r2
 8003572:	f200 8093 	bhi.w	800369c <TIM_SlaveTimer_SetConfig+0x1a4>
 8003576:	4a50      	ldr	r2, [pc, #320]	@ (80036b8 <TIM_SlaveTimer_SetConfig+0x1c0>)
 8003578:	4293      	cmp	r3, r2
 800357a:	f000 8092 	beq.w	80036a2 <TIM_SlaveTimer_SetConfig+0x1aa>
 800357e:	4a4e      	ldr	r2, [pc, #312]	@ (80036b8 <TIM_SlaveTimer_SetConfig+0x1c0>)
 8003580:	4293      	cmp	r3, r2
 8003582:	f200 808b 	bhi.w	800369c <TIM_SlaveTimer_SetConfig+0x1a4>
 8003586:	4a4d      	ldr	r2, [pc, #308]	@ (80036bc <TIM_SlaveTimer_SetConfig+0x1c4>)
 8003588:	4293      	cmp	r3, r2
 800358a:	f000 808a 	beq.w	80036a2 <TIM_SlaveTimer_SetConfig+0x1aa>
 800358e:	4a4b      	ldr	r2, [pc, #300]	@ (80036bc <TIM_SlaveTimer_SetConfig+0x1c4>)
 8003590:	4293      	cmp	r3, r2
 8003592:	f200 8083 	bhi.w	800369c <TIM_SlaveTimer_SetConfig+0x1a4>
 8003596:	4a4a      	ldr	r2, [pc, #296]	@ (80036c0 <TIM_SlaveTimer_SetConfig+0x1c8>)
 8003598:	4293      	cmp	r3, r2
 800359a:	f000 8082 	beq.w	80036a2 <TIM_SlaveTimer_SetConfig+0x1aa>
 800359e:	4a48      	ldr	r2, [pc, #288]	@ (80036c0 <TIM_SlaveTimer_SetConfig+0x1c8>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d87b      	bhi.n	800369c <TIM_SlaveTimer_SetConfig+0x1a4>
 80035a4:	4a47      	ldr	r2, [pc, #284]	@ (80036c4 <TIM_SlaveTimer_SetConfig+0x1cc>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d07b      	beq.n	80036a2 <TIM_SlaveTimer_SetConfig+0x1aa>
 80035aa:	4a46      	ldr	r2, [pc, #280]	@ (80036c4 <TIM_SlaveTimer_SetConfig+0x1cc>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d875      	bhi.n	800369c <TIM_SlaveTimer_SetConfig+0x1a4>
 80035b0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80035b4:	d075      	beq.n	80036a2 <TIM_SlaveTimer_SetConfig+0x1aa>
 80035b6:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80035ba:	d86f      	bhi.n	800369c <TIM_SlaveTimer_SetConfig+0x1a4>
 80035bc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80035c0:	d06f      	beq.n	80036a2 <TIM_SlaveTimer_SetConfig+0x1aa>
 80035c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80035c6:	d869      	bhi.n	800369c <TIM_SlaveTimer_SetConfig+0x1a4>
 80035c8:	2b70      	cmp	r3, #112	@ 0x70
 80035ca:	d01a      	beq.n	8003602 <TIM_SlaveTimer_SetConfig+0x10a>
 80035cc:	2b70      	cmp	r3, #112	@ 0x70
 80035ce:	d865      	bhi.n	800369c <TIM_SlaveTimer_SetConfig+0x1a4>
 80035d0:	2b60      	cmp	r3, #96	@ 0x60
 80035d2:	d059      	beq.n	8003688 <TIM_SlaveTimer_SetConfig+0x190>
 80035d4:	2b60      	cmp	r3, #96	@ 0x60
 80035d6:	d861      	bhi.n	800369c <TIM_SlaveTimer_SetConfig+0x1a4>
 80035d8:	2b50      	cmp	r3, #80	@ 0x50
 80035da:	d04b      	beq.n	8003674 <TIM_SlaveTimer_SetConfig+0x17c>
 80035dc:	2b50      	cmp	r3, #80	@ 0x50
 80035de:	d85d      	bhi.n	800369c <TIM_SlaveTimer_SetConfig+0x1a4>
 80035e0:	2b40      	cmp	r3, #64	@ 0x40
 80035e2:	d019      	beq.n	8003618 <TIM_SlaveTimer_SetConfig+0x120>
 80035e4:	2b40      	cmp	r3, #64	@ 0x40
 80035e6:	d859      	bhi.n	800369c <TIM_SlaveTimer_SetConfig+0x1a4>
 80035e8:	2b30      	cmp	r3, #48	@ 0x30
 80035ea:	d05a      	beq.n	80036a2 <TIM_SlaveTimer_SetConfig+0x1aa>
 80035ec:	2b30      	cmp	r3, #48	@ 0x30
 80035ee:	d855      	bhi.n	800369c <TIM_SlaveTimer_SetConfig+0x1a4>
 80035f0:	2b20      	cmp	r3, #32
 80035f2:	d056      	beq.n	80036a2 <TIM_SlaveTimer_SetConfig+0x1aa>
 80035f4:	2b20      	cmp	r3, #32
 80035f6:	d851      	bhi.n	800369c <TIM_SlaveTimer_SetConfig+0x1a4>
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d052      	beq.n	80036a2 <TIM_SlaveTimer_SetConfig+0x1aa>
 80035fc:	2b10      	cmp	r3, #16
 80035fe:	d050      	beq.n	80036a2 <TIM_SlaveTimer_SetConfig+0x1aa>
 8003600:	e04c      	b.n	800369c <TIM_SlaveTimer_SetConfig+0x1a4>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8003612:	f000 f8b8 	bl	8003786 <TIM_ETR_SetConfig>
      break;
 8003616:	e045      	b.n	80036a4 <TIM_SlaveTimer_SetConfig+0x1ac>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	2b05      	cmp	r3, #5
 800361e:	d004      	beq.n	800362a <TIM_SlaveTimer_SetConfig+0x132>
          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	681b      	ldr	r3, [r3, #0]
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8003624:	f1b3 1f01 	cmp.w	r3, #65537	@ 0x10001
 8003628:	d101      	bne.n	800362e <TIM_SlaveTimer_SetConfig+0x136>
      {
        return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e03b      	b.n	80036a6 <TIM_SlaveTimer_SetConfig+0x1ae>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	6a1b      	ldr	r3, [r3, #32]
 8003634:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	6a1a      	ldr	r2, [r3, #32]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f022 0201 	bic.w	r2, r2, #1
 8003644:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	699b      	ldr	r3, [r3, #24]
 800364c:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003654:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	691b      	ldr	r3, [r3, #16]
 800365a:	011b      	lsls	r3, r3, #4
 800365c:	68ba      	ldr	r2, [r7, #8]
 800365e:	4313      	orrs	r3, r2
 8003660:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	68ba      	ldr	r2, [r7, #8]
 8003668:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	68fa      	ldr	r2, [r7, #12]
 8003670:	621a      	str	r2, [r3, #32]
      break;
 8003672:	e017      	b.n	80036a4 <TIM_SlaveTimer_SetConfig+0x1ac>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003680:	461a      	mov	r2, r3
 8003682:	f000 f821 	bl	80036c8 <TIM_TI1_ConfigInputStage>
      break;
 8003686:	e00d      	b.n	80036a4 <TIM_SlaveTimer_SetConfig+0x1ac>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003694:	461a      	mov	r2, r3
 8003696:	f000 f846 	bl	8003726 <TIM_TI2_ConfigInputStage>
      break;
 800369a:	e003      	b.n	80036a4 <TIM_SlaveTimer_SetConfig+0x1ac>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      status = HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	75fb      	strb	r3, [r7, #23]
      break;
 80036a0:	e000      	b.n	80036a4 <TIM_SlaveTimer_SetConfig+0x1ac>
      break;
 80036a2:	bf00      	nop
  }

  return status;
 80036a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80036a6:	4618      	mov	r0, r3
 80036a8:	3718      	adds	r7, #24
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bd80      	pop	{r7, pc}
 80036ae:	bf00      	nop
 80036b0:	00100070 	.word	0x00100070
 80036b4:	00100060 	.word	0x00100060
 80036b8:	00100050 	.word	0x00100050
 80036bc:	00100040 	.word	0x00100040
 80036c0:	00100030 	.word	0x00100030
 80036c4:	00100020 	.word	0x00100020

080036c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b087      	sub	sp, #28
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	60f8      	str	r0, [r7, #12]
 80036d0:	60b9      	str	r1, [r7, #8]
 80036d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6a1b      	ldr	r3, [r3, #32]
 80036d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	6a1b      	ldr	r3, [r3, #32]
 80036de:	f023 0201 	bic.w	r2, r3, #1
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	699b      	ldr	r3, [r3, #24]
 80036ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80036f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	011b      	lsls	r3, r3, #4
 80036f8:	693a      	ldr	r2, [r7, #16]
 80036fa:	4313      	orrs	r3, r2
 80036fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	f023 030a 	bic.w	r3, r3, #10
 8003704:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003706:	697a      	ldr	r2, [r7, #20]
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	4313      	orrs	r3, r2
 800370c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	693a      	ldr	r2, [r7, #16]
 8003712:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	697a      	ldr	r2, [r7, #20]
 8003718:	621a      	str	r2, [r3, #32]
}
 800371a:	bf00      	nop
 800371c:	371c      	adds	r7, #28
 800371e:	46bd      	mov	sp, r7
 8003720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003724:	4770      	bx	lr

08003726 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003726:	b480      	push	{r7}
 8003728:	b087      	sub	sp, #28
 800372a:	af00      	add	r7, sp, #0
 800372c:	60f8      	str	r0, [r7, #12]
 800372e:	60b9      	str	r1, [r7, #8]
 8003730:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	6a1b      	ldr	r3, [r3, #32]
 8003736:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	6a1b      	ldr	r3, [r3, #32]
 800373c:	f023 0210 	bic.w	r2, r3, #16
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	699b      	ldr	r3, [r3, #24]
 8003748:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003750:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	031b      	lsls	r3, r3, #12
 8003756:	693a      	ldr	r2, [r7, #16]
 8003758:	4313      	orrs	r3, r2
 800375a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003762:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	011b      	lsls	r3, r3, #4
 8003768:	697a      	ldr	r2, [r7, #20]
 800376a:	4313      	orrs	r3, r2
 800376c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	693a      	ldr	r2, [r7, #16]
 8003772:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	697a      	ldr	r2, [r7, #20]
 8003778:	621a      	str	r2, [r3, #32]
}
 800377a:	bf00      	nop
 800377c:	371c      	adds	r7, #28
 800377e:	46bd      	mov	sp, r7
 8003780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003784:	4770      	bx	lr

08003786 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003786:	b480      	push	{r7}
 8003788:	b087      	sub	sp, #28
 800378a:	af00      	add	r7, sp, #0
 800378c:	60f8      	str	r0, [r7, #12]
 800378e:	60b9      	str	r1, [r7, #8]
 8003790:	607a      	str	r2, [r7, #4]
 8003792:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80037a0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	021a      	lsls	r2, r3, #8
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	431a      	orrs	r2, r3
 80037aa:	68bb      	ldr	r3, [r7, #8]
 80037ac:	4313      	orrs	r3, r2
 80037ae:	697a      	ldr	r2, [r7, #20]
 80037b0:	4313      	orrs	r3, r2
 80037b2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	697a      	ldr	r2, [r7, #20]
 80037b8:	609a      	str	r2, [r3, #8]
}
 80037ba:	bf00      	nop
 80037bc:	371c      	adds	r7, #28
 80037be:	46bd      	mov	sp, r7
 80037c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c4:	4770      	bx	lr

080037c6 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80037c6:	b480      	push	{r7}
 80037c8:	b087      	sub	sp, #28
 80037ca:	af00      	add	r7, sp, #0
 80037cc:	60f8      	str	r0, [r7, #12]
 80037ce:	60b9      	str	r1, [r7, #8]
 80037d0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	f003 031f 	and.w	r3, r3, #31
 80037d8:	2201      	movs	r2, #1
 80037da:	fa02 f303 	lsl.w	r3, r2, r3
 80037de:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	6a1a      	ldr	r2, [r3, #32]
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	43db      	mvns	r3, r3
 80037e8:	401a      	ands	r2, r3
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	6a1a      	ldr	r2, [r3, #32]
 80037f2:	68bb      	ldr	r3, [r7, #8]
 80037f4:	f003 031f 	and.w	r3, r3, #31
 80037f8:	6879      	ldr	r1, [r7, #4]
 80037fa:	fa01 f303 	lsl.w	r3, r1, r3
 80037fe:	431a      	orrs	r2, r3
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	621a      	str	r2, [r3, #32]
}
 8003804:	bf00      	nop
 8003806:	371c      	adds	r7, #28
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr

08003810 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b084      	sub	sp, #16
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
 8003818:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d109      	bne.n	8003834 <HAL_TIMEx_PWMN_Start+0x24>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003826:	b2db      	uxtb	r3, r3
 8003828:	2b01      	cmp	r3, #1
 800382a:	bf14      	ite	ne
 800382c:	2301      	movne	r3, #1
 800382e:	2300      	moveq	r3, #0
 8003830:	b2db      	uxtb	r3, r3
 8003832:	e022      	b.n	800387a <HAL_TIMEx_PWMN_Start+0x6a>
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	2b04      	cmp	r3, #4
 8003838:	d109      	bne.n	800384e <HAL_TIMEx_PWMN_Start+0x3e>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003840:	b2db      	uxtb	r3, r3
 8003842:	2b01      	cmp	r3, #1
 8003844:	bf14      	ite	ne
 8003846:	2301      	movne	r3, #1
 8003848:	2300      	moveq	r3, #0
 800384a:	b2db      	uxtb	r3, r3
 800384c:	e015      	b.n	800387a <HAL_TIMEx_PWMN_Start+0x6a>
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	2b08      	cmp	r3, #8
 8003852:	d109      	bne.n	8003868 <HAL_TIMEx_PWMN_Start+0x58>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800385a:	b2db      	uxtb	r3, r3
 800385c:	2b01      	cmp	r3, #1
 800385e:	bf14      	ite	ne
 8003860:	2301      	movne	r3, #1
 8003862:	2300      	moveq	r3, #0
 8003864:	b2db      	uxtb	r3, r3
 8003866:	e008      	b.n	800387a <HAL_TIMEx_PWMN_Start+0x6a>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800386e:	b2db      	uxtb	r3, r3
 8003870:	2b01      	cmp	r3, #1
 8003872:	bf14      	ite	ne
 8003874:	2301      	movne	r3, #1
 8003876:	2300      	moveq	r3, #0
 8003878:	b2db      	uxtb	r3, r3
 800387a:	2b00      	cmp	r3, #0
 800387c:	d001      	beq.n	8003882 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	e09b      	b.n	80039ba <HAL_TIMEx_PWMN_Start+0x1aa>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d104      	bne.n	8003892 <HAL_TIMEx_PWMN_Start+0x82>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2202      	movs	r2, #2
 800388c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003890:	e013      	b.n	80038ba <HAL_TIMEx_PWMN_Start+0xaa>
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	2b04      	cmp	r3, #4
 8003896:	d104      	bne.n	80038a2 <HAL_TIMEx_PWMN_Start+0x92>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2202      	movs	r2, #2
 800389c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80038a0:	e00b      	b.n	80038ba <HAL_TIMEx_PWMN_Start+0xaa>
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	2b08      	cmp	r3, #8
 80038a6:	d104      	bne.n	80038b2 <HAL_TIMEx_PWMN_Start+0xa2>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2202      	movs	r2, #2
 80038ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80038b0:	e003      	b.n	80038ba <HAL_TIMEx_PWMN_Start+0xaa>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2202      	movs	r2, #2
 80038b6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	2204      	movs	r2, #4
 80038c0:	6839      	ldr	r1, [r7, #0]
 80038c2:	4618      	mov	r0, r3
 80038c4:	f000 fa06 	bl	8003cd4 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80038d6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a39      	ldr	r2, [pc, #228]	@ (80039c4 <HAL_TIMEx_PWMN_Start+0x1b4>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d04a      	beq.n	8003978 <HAL_TIMEx_PWMN_Start+0x168>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a38      	ldr	r2, [pc, #224]	@ (80039c8 <HAL_TIMEx_PWMN_Start+0x1b8>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d045      	beq.n	8003978 <HAL_TIMEx_PWMN_Start+0x168>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038f4:	d040      	beq.n	8003978 <HAL_TIMEx_PWMN_Start+0x168>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038fe:	d03b      	beq.n	8003978 <HAL_TIMEx_PWMN_Start+0x168>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a31      	ldr	r2, [pc, #196]	@ (80039cc <HAL_TIMEx_PWMN_Start+0x1bc>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d036      	beq.n	8003978 <HAL_TIMEx_PWMN_Start+0x168>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a30      	ldr	r2, [pc, #192]	@ (80039d0 <HAL_TIMEx_PWMN_Start+0x1c0>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d031      	beq.n	8003978 <HAL_TIMEx_PWMN_Start+0x168>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a2e      	ldr	r2, [pc, #184]	@ (80039d4 <HAL_TIMEx_PWMN_Start+0x1c4>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d02c      	beq.n	8003978 <HAL_TIMEx_PWMN_Start+0x168>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a2d      	ldr	r2, [pc, #180]	@ (80039d8 <HAL_TIMEx_PWMN_Start+0x1c8>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d027      	beq.n	8003978 <HAL_TIMEx_PWMN_Start+0x168>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a2b      	ldr	r2, [pc, #172]	@ (80039dc <HAL_TIMEx_PWMN_Start+0x1cc>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d022      	beq.n	8003978 <HAL_TIMEx_PWMN_Start+0x168>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a2a      	ldr	r2, [pc, #168]	@ (80039e0 <HAL_TIMEx_PWMN_Start+0x1d0>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d01d      	beq.n	8003978 <HAL_TIMEx_PWMN_Start+0x168>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a28      	ldr	r2, [pc, #160]	@ (80039e4 <HAL_TIMEx_PWMN_Start+0x1d4>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d018      	beq.n	8003978 <HAL_TIMEx_PWMN_Start+0x168>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a27      	ldr	r2, [pc, #156]	@ (80039e8 <HAL_TIMEx_PWMN_Start+0x1d8>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d013      	beq.n	8003978 <HAL_TIMEx_PWMN_Start+0x168>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a25      	ldr	r2, [pc, #148]	@ (80039ec <HAL_TIMEx_PWMN_Start+0x1dc>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d00e      	beq.n	8003978 <HAL_TIMEx_PWMN_Start+0x168>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a24      	ldr	r2, [pc, #144]	@ (80039f0 <HAL_TIMEx_PWMN_Start+0x1e0>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d009      	beq.n	8003978 <HAL_TIMEx_PWMN_Start+0x168>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a22      	ldr	r2, [pc, #136]	@ (80039f4 <HAL_TIMEx_PWMN_Start+0x1e4>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d004      	beq.n	8003978 <HAL_TIMEx_PWMN_Start+0x168>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a21      	ldr	r2, [pc, #132]	@ (80039f8 <HAL_TIMEx_PWMN_Start+0x1e8>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d115      	bne.n	80039a4 <HAL_TIMEx_PWMN_Start+0x194>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	689a      	ldr	r2, [r3, #8]
 800397e:	4b1f      	ldr	r3, [pc, #124]	@ (80039fc <HAL_TIMEx_PWMN_Start+0x1ec>)
 8003980:	4013      	ands	r3, r2
 8003982:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2b06      	cmp	r3, #6
 8003988:	d015      	beq.n	80039b6 <HAL_TIMEx_PWMN_Start+0x1a6>
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003990:	d011      	beq.n	80039b6 <HAL_TIMEx_PWMN_Start+0x1a6>
    {
      __HAL_TIM_ENABLE(htim);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f042 0201 	orr.w	r2, r2, #1
 80039a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039a2:	e008      	b.n	80039b6 <HAL_TIMEx_PWMN_Start+0x1a6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f042 0201 	orr.w	r2, r2, #1
 80039b2:	601a      	str	r2, [r3, #0]
 80039b4:	e000      	b.n	80039b8 <HAL_TIMEx_PWMN_Start+0x1a8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039b6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80039b8:	2300      	movs	r3, #0
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	3710      	adds	r7, #16
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}
 80039c2:	bf00      	nop
 80039c4:	40012c00 	.word	0x40012c00
 80039c8:	50012c00 	.word	0x50012c00
 80039cc:	40000400 	.word	0x40000400
 80039d0:	50000400 	.word	0x50000400
 80039d4:	40000800 	.word	0x40000800
 80039d8:	50000800 	.word	0x50000800
 80039dc:	40000c00 	.word	0x40000c00
 80039e0:	50000c00 	.word	0x50000c00
 80039e4:	40013400 	.word	0x40013400
 80039e8:	50013400 	.word	0x50013400
 80039ec:	40001800 	.word	0x40001800
 80039f0:	50001800 	.word	0x50001800
 80039f4:	40014000 	.word	0x40014000
 80039f8:	50014000 	.word	0x50014000
 80039fc:	00010007 	.word	0x00010007

08003a00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b085      	sub	sp, #20
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
 8003a08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d101      	bne.n	8003a18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003a14:	2302      	movs	r3, #2
 8003a16:	e0a1      	b.n	8003b5c <HAL_TIMEx_MasterConfigSynchronization+0x15c>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2202      	movs	r2, #2
 8003a24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a4a      	ldr	r2, [pc, #296]	@ (8003b68 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d00e      	beq.n	8003a60 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a49      	ldr	r2, [pc, #292]	@ (8003b6c <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d009      	beq.n	8003a60 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a47      	ldr	r2, [pc, #284]	@ (8003b70 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d004      	beq.n	8003a60 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a46      	ldr	r2, [pc, #280]	@ (8003b74 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d108      	bne.n	8003a72 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003a66:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	68fa      	ldr	r2, [r7, #12]
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8003a78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a7c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	68fa      	ldr	r2, [r7, #12]
 8003a84:	4313      	orrs	r3, r2
 8003a86:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	68fa      	ldr	r2, [r7, #12]
 8003a8e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a34      	ldr	r2, [pc, #208]	@ (8003b68 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d04a      	beq.n	8003b30 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a33      	ldr	r2, [pc, #204]	@ (8003b6c <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d045      	beq.n	8003b30 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003aac:	d040      	beq.n	8003b30 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003ab6:	d03b      	beq.n	8003b30 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a2e      	ldr	r2, [pc, #184]	@ (8003b78 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d036      	beq.n	8003b30 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a2d      	ldr	r2, [pc, #180]	@ (8003b7c <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d031      	beq.n	8003b30 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a2b      	ldr	r2, [pc, #172]	@ (8003b80 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d02c      	beq.n	8003b30 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a2a      	ldr	r2, [pc, #168]	@ (8003b84 <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d027      	beq.n	8003b30 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a28      	ldr	r2, [pc, #160]	@ (8003b88 <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d022      	beq.n	8003b30 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a27      	ldr	r2, [pc, #156]	@ (8003b8c <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d01d      	beq.n	8003b30 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a1d      	ldr	r2, [pc, #116]	@ (8003b70 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d018      	beq.n	8003b30 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a1c      	ldr	r2, [pc, #112]	@ (8003b74 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d013      	beq.n	8003b30 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a20      	ldr	r2, [pc, #128]	@ (8003b90 <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d00e      	beq.n	8003b30 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a1f      	ldr	r2, [pc, #124]	@ (8003b94 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d009      	beq.n	8003b30 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a1d      	ldr	r2, [pc, #116]	@ (8003b98 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d004      	beq.n	8003b30 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a1c      	ldr	r2, [pc, #112]	@ (8003b9c <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d10c      	bne.n	8003b4a <HAL_TIMEx_MasterConfigSynchronization+0x14a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003b30:	68bb      	ldr	r3, [r7, #8]
 8003b32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003b36:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	68ba      	ldr	r2, [r7, #8]
 8003b3e:	4313      	orrs	r3, r2
 8003b40:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	68ba      	ldr	r2, [r7, #8]
 8003b48:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2200      	movs	r2, #0
 8003b56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003b5a:	2300      	movs	r3, #0
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	3714      	adds	r7, #20
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr
 8003b68:	40012c00 	.word	0x40012c00
 8003b6c:	50012c00 	.word	0x50012c00
 8003b70:	40013400 	.word	0x40013400
 8003b74:	50013400 	.word	0x50013400
 8003b78:	40000400 	.word	0x40000400
 8003b7c:	50000400 	.word	0x50000400
 8003b80:	40000800 	.word	0x40000800
 8003b84:	50000800 	.word	0x50000800
 8003b88:	40000c00 	.word	0x40000c00
 8003b8c:	50000c00 	.word	0x50000c00
 8003b90:	40001800 	.word	0x40001800
 8003b94:	50001800 	.word	0x50001800
 8003b98:	40014000 	.word	0x40014000
 8003b9c:	50014000 	.word	0x50014000

08003ba0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b085      	sub	sp, #20
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
 8003ba8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003baa:	2300      	movs	r3, #0
 8003bac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d101      	bne.n	8003bbc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003bb8:	2302      	movs	r3, #2
 8003bba:	e07d      	b.n	8003cb8 <HAL_TIMEx_ConfigBreakDeadTime+0x118>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	68db      	ldr	r3, [r3, #12]
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	689b      	ldr	r3, [r3, #8]
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	4313      	orrs	r3, r2
 8003bec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	691b      	ldr	r3, [r3, #16]
 8003c06:	4313      	orrs	r3, r2
 8003c08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	695b      	ldr	r3, [r3, #20]
 8003c14:	4313      	orrs	r3, r2
 8003c16:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c22:	4313      	orrs	r3, r2
 8003c24:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	699b      	ldr	r3, [r3, #24]
 8003c30:	041b      	lsls	r3, r3, #16
 8003c32:	4313      	orrs	r3, r2
 8003c34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	69db      	ldr	r3, [r3, #28]
 8003c40:	4313      	orrs	r3, r2
 8003c42:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a1e      	ldr	r2, [pc, #120]	@ (8003cc4 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d00e      	beq.n	8003c6c <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a1d      	ldr	r2, [pc, #116]	@ (8003cc8 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d009      	beq.n	8003c6c <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a1b      	ldr	r2, [pc, #108]	@ (8003ccc <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d004      	beq.n	8003c6c <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a1a      	ldr	r2, [pc, #104]	@ (8003cd0 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d11c      	bne.n	8003ca6 <HAL_TIMEx_ConfigBreakDeadTime+0x106>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c76:	051b      	lsls	r3, r3, #20
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	6a1b      	ldr	r3, [r3, #32]
 8003c86:	4313      	orrs	r3, r2
 8003c88:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c94:	4313      	orrs	r3, r2
 8003c96:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	68fa      	ldr	r2, [r7, #12]
 8003cac:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003cb6:	2300      	movs	r3, #0
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	3714      	adds	r7, #20
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr
 8003cc4:	40012c00 	.word	0x40012c00
 8003cc8:	50012c00 	.word	0x50012c00
 8003ccc:	40013400 	.word	0x40013400
 8003cd0:	50013400 	.word	0x50013400

08003cd4 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b087      	sub	sp, #28
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	60f8      	str	r0, [r7, #12]
 8003cdc:	60b9      	str	r1, [r7, #8]
 8003cde:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	f003 030f 	and.w	r3, r3, #15
 8003ce6:	2204      	movs	r2, #4
 8003ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	6a1a      	ldr	r2, [r3, #32]
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	43db      	mvns	r3, r3
 8003cf6:	401a      	ands	r2, r3
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	6a1a      	ldr	r2, [r3, #32]
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	f003 030f 	and.w	r3, r3, #15
 8003d06:	6879      	ldr	r1, [r7, #4]
 8003d08:	fa01 f303 	lsl.w	r3, r1, r3
 8003d0c:	431a      	orrs	r2, r3
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	621a      	str	r2, [r3, #32]
}
 8003d12:	bf00      	nop
 8003d14:	371c      	adds	r7, #28
 8003d16:	46bd      	mov	sp, r7
 8003d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1c:	4770      	bx	lr

08003d1e <memset>:
 8003d1e:	4402      	add	r2, r0
 8003d20:	4603      	mov	r3, r0
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d100      	bne.n	8003d28 <memset+0xa>
 8003d26:	4770      	bx	lr
 8003d28:	f803 1b01 	strb.w	r1, [r3], #1
 8003d2c:	e7f9      	b.n	8003d22 <memset+0x4>
	...

08003d30 <__libc_init_array>:
 8003d30:	b570      	push	{r4, r5, r6, lr}
 8003d32:	4d0d      	ldr	r5, [pc, #52]	@ (8003d68 <__libc_init_array+0x38>)
 8003d34:	2600      	movs	r6, #0
 8003d36:	4c0d      	ldr	r4, [pc, #52]	@ (8003d6c <__libc_init_array+0x3c>)
 8003d38:	1b64      	subs	r4, r4, r5
 8003d3a:	10a4      	asrs	r4, r4, #2
 8003d3c:	42a6      	cmp	r6, r4
 8003d3e:	d109      	bne.n	8003d54 <__libc_init_array+0x24>
 8003d40:	4d0b      	ldr	r5, [pc, #44]	@ (8003d70 <__libc_init_array+0x40>)
 8003d42:	2600      	movs	r6, #0
 8003d44:	4c0b      	ldr	r4, [pc, #44]	@ (8003d74 <__libc_init_array+0x44>)
 8003d46:	f000 f817 	bl	8003d78 <_init>
 8003d4a:	1b64      	subs	r4, r4, r5
 8003d4c:	10a4      	asrs	r4, r4, #2
 8003d4e:	42a6      	cmp	r6, r4
 8003d50:	d105      	bne.n	8003d5e <__libc_init_array+0x2e>
 8003d52:	bd70      	pop	{r4, r5, r6, pc}
 8003d54:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d58:	3601      	adds	r6, #1
 8003d5a:	4798      	blx	r3
 8003d5c:	e7ee      	b.n	8003d3c <__libc_init_array+0xc>
 8003d5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d62:	3601      	adds	r6, #1
 8003d64:	4798      	blx	r3
 8003d66:	e7f2      	b.n	8003d4e <__libc_init_array+0x1e>
 8003d68:	08003da0 	.word	0x08003da0
 8003d6c:	08003da0 	.word	0x08003da0
 8003d70:	08003da0 	.word	0x08003da0
 8003d74:	08003da4 	.word	0x08003da4

08003d78 <_init>:
 8003d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d7a:	bf00      	nop
 8003d7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d7e:	bc08      	pop	{r3}
 8003d80:	469e      	mov	lr, r3
 8003d82:	4770      	bx	lr

08003d84 <_fini>:
 8003d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d86:	bf00      	nop
 8003d88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d8a:	bc08      	pop	{r3}
 8003d8c:	469e      	mov	lr, r3
 8003d8e:	4770      	bx	lr
