 
****************************************
Report : design
Design : spi_combine
Version: K-2015.06
Date   : Mon Jan  1 18:08:46 2024
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    scc018v3ebcd_uhd50_rvt_tt_v5p0_25c_basic (File: /home/IC/SPI_CHIP/FDRY/scc018v3ebcd_uhd50_rvt_tt_v5p0_25c_basic.db)

Local Link Library:

    {/home/IC/SPI_CHIP/FDRY/scc018v3ebcd_uhd50_rvt_tt_v5p0_25c_basic.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : tt_v5p0_25c
    Library : scc018v3ebcd_uhd50_rvt_tt_v5p0_25c_basic
    Process :   1.00
    Temperature :  25.00
    Voltage :   5.00
    Interconnect Model : balanced_tree

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
