# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../exe-4.1.srcs/sources_1/new/shift_rec_generic.vhd" \
"../../../../exe-4.1.srcs/sim_1/new/testbench_sr.vhd" \

# Do not sort compile order
nosort
