<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p117" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_117{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_117{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_117{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_117{left:70px;bottom:435px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t5_117{left:605px;bottom:442px;}
#t6_117{left:620px;bottom:435px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t7_117{left:70px;bottom:419px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_117{left:82px;bottom:979px;letter-spacing:-0.17px;}
#t9_117{left:139px;bottom:979px;letter-spacing:-0.17px;}
#ta_117{left:190px;bottom:979px;letter-spacing:-0.15px;}
#tb_117{left:430px;bottom:979px;letter-spacing:-0.13px;}
#tc_117{left:523px;bottom:979px;letter-spacing:-0.11px;word-spacing:-0.69px;}
#td_117{left:523px;bottom:962px;letter-spacing:-0.12px;}
#te_117{left:523px;bottom:946px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tf_117{left:190px;bottom:921px;letter-spacing:-0.13px;}
#tg_117{left:523px;bottom:921px;letter-spacing:-0.12px;}
#th_117{left:523px;bottom:900px;letter-spacing:-0.11px;}
#ti_117{left:523px;bottom:883px;letter-spacing:-0.11px;}
#tj_117{left:83px;bottom:859px;letter-spacing:-0.17px;}
#tk_117{left:139px;bottom:859px;letter-spacing:-0.17px;}
#tl_117{left:190px;bottom:859px;letter-spacing:-0.14px;}
#tm_117{left:430px;bottom:859px;letter-spacing:-0.14px;}
#tn_117{left:523px;bottom:859px;letter-spacing:-0.12px;}
#to_117{left:523px;bottom:837px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tp_117{left:76px;bottom:813px;letter-spacing:-0.14px;}
#tq_117{left:76px;bottom:796px;letter-spacing:-0.15px;}
#tr_117{left:190px;bottom:813px;letter-spacing:-0.14px;}
#ts_117{left:430px;bottom:813px;letter-spacing:-0.13px;}
#tt_117{left:523px;bottom:813px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tu_117{left:523px;bottom:791px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tv_117{left:76px;bottom:767px;letter-spacing:-0.14px;}
#tw_117{left:76px;bottom:750px;letter-spacing:-0.15px;}
#tx_117{left:190px;bottom:767px;letter-spacing:-0.14px;}
#ty_117{left:430px;bottom:767px;letter-spacing:-0.14px;}
#tz_117{left:523px;bottom:767px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_117{left:523px;bottom:745px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t11_117{left:76px;bottom:721px;letter-spacing:-0.14px;}
#t12_117{left:76px;bottom:704px;letter-spacing:-0.15px;}
#t13_117{left:190px;bottom:721px;letter-spacing:-0.14px;}
#t14_117{left:430px;bottom:721px;letter-spacing:-0.14px;}
#t15_117{left:523px;bottom:721px;letter-spacing:-0.12px;}
#t16_117{left:523px;bottom:700px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t17_117{left:76px;bottom:675px;letter-spacing:-0.14px;}
#t18_117{left:76px;bottom:658px;letter-spacing:-0.15px;}
#t19_117{left:190px;bottom:675px;letter-spacing:-0.15px;}
#t1a_117{left:430px;bottom:675px;letter-spacing:-0.13px;}
#t1b_117{left:523px;bottom:675px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1c_117{left:523px;bottom:654px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1d_117{left:76px;bottom:629px;letter-spacing:-0.14px;}
#t1e_117{left:76px;bottom:613px;letter-spacing:-0.15px;}
#t1f_117{left:190px;bottom:629px;letter-spacing:-0.15px;}
#t1g_117{left:430px;bottom:629px;letter-spacing:-0.14px;}
#t1h_117{left:523px;bottom:629px;letter-spacing:-0.12px;}
#t1i_117{left:523px;bottom:608px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1j_117{left:76px;bottom:584px;letter-spacing:-0.14px;}
#t1k_117{left:76px;bottom:567px;letter-spacing:-0.15px;}
#t1l_117{left:190px;bottom:584px;letter-spacing:-0.15px;}
#t1m_117{left:430px;bottom:584px;letter-spacing:-0.14px;}
#t1n_117{left:523px;bottom:584px;letter-spacing:-0.12px;}
#t1o_117{left:523px;bottom:562px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1p_117{left:76px;bottom:538px;letter-spacing:-0.14px;}
#t1q_117{left:76px;bottom:521px;letter-spacing:-0.15px;}
#t1r_117{left:190px;bottom:538px;letter-spacing:-0.15px;}
#t1s_117{left:430px;bottom:538px;letter-spacing:-0.16px;}
#t1t_117{left:523px;bottom:538px;letter-spacing:-0.12px;}
#t1u_117{left:523px;bottom:516px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1v_117{left:76px;bottom:492px;letter-spacing:-0.14px;}
#t1w_117{left:76px;bottom:475px;letter-spacing:-0.15px;}
#t1x_117{left:190px;bottom:492px;letter-spacing:-0.15px;}
#t1y_117{left:430px;bottom:492px;letter-spacing:-0.15px;}
#t1z_117{left:523px;bottom:492px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t20_117{left:523px;bottom:470px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t21_117{left:201px;bottom:385px;letter-spacing:0.11px;word-spacing:0.03px;}
#t22_117{left:277px;bottom:385px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t23_117{left:101px;bottom:362px;letter-spacing:-0.12px;}
#t24_117{left:102px;bottom:345px;letter-spacing:-0.14px;}
#t25_117{left:221px;bottom:345px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t26_117{left:446px;bottom:345px;letter-spacing:-0.13px;}
#t27_117{left:637px;bottom:345px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t28_117{left:88px;bottom:321px;letter-spacing:-0.17px;}
#t29_117{left:144px;bottom:321px;letter-spacing:-0.16px;}
#t2a_117{left:86px;bottom:296px;letter-spacing:-0.17px;}
#t2b_117{left:147px;bottom:296px;letter-spacing:-0.12px;}
#t2c_117{left:190px;bottom:296px;letter-spacing:-0.15px;}
#t2d_117{left:424px;bottom:296px;letter-spacing:-0.14px;}
#t2e_117{left:518px;bottom:296px;letter-spacing:-0.11px;}
#t2f_117{left:190px;bottom:255px;letter-spacing:-0.11px;}
#t2g_117{left:518px;bottom:255px;letter-spacing:-0.14px;}
#t2h_117{left:190px;bottom:231px;letter-spacing:-0.13px;}
#t2i_117{left:518px;bottom:231px;letter-spacing:-0.11px;}
#t2j_117{left:518px;bottom:209px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2k_117{left:190px;bottom:185px;letter-spacing:-0.14px;}
#t2l_117{left:518px;bottom:185px;letter-spacing:-0.14px;}
#t2m_117{left:190px;bottom:160px;letter-spacing:-0.13px;}
#t2n_117{left:518px;bottom:160px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2o_117{left:190px;bottom:136px;letter-spacing:-0.14px;}
#t2p_117{left:518px;bottom:136px;letter-spacing:-0.14px;}
#t2q_117{left:88px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t2r_117{left:168px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2s_117{left:392px;bottom:1068px;letter-spacing:0.12px;}
#t2t_117{left:475px;bottom:1068px;letter-spacing:0.12px;}
#t2u_117{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t2v_117{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t2w_117{left:223px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2x_117{left:452px;bottom:1028px;letter-spacing:-0.13px;}
#t2y_117{left:638px;bottom:1028px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2z_117{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t30_117{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_117{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_117{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_117{font-size:14px;font-family:Verdana_156;color:#000;}
.s4_117{font-size:11px;font-family:Verdana_156;color:#000;}
.s5_117{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s6_117{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s7_117{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts117" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg117Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg117" style="-webkit-user-select: none;"><object width="935" height="1210" data="117/117.svg" type="image/svg+xml" id="pdf117" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_117" class="t s1_117">Vol. 4 </span><span id="t2_117" class="t s1_117">2-101 </span>
<span id="t3_117" class="t s2_117">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_117" class="t s3_117">Table 2-7 lists model-specific registers (MSRs) that are common to Intel Atom </span>
<span id="t5_117" class="t s4_117">® </span>
<span id="t6_117" class="t s3_117">processors based on the Silver- </span>
<span id="t7_117" class="t s3_117">mont and Airmont microarchitectures but not newer microarchitectures. </span>
<span id="t8_117" class="t s5_117">660H </span><span id="t9_117" class="t s5_117">1632 </span><span id="ta_117" class="t s5_117">MSR_CORE_C1_RESIDENCY </span><span id="tb_117" class="t s5_117">Core </span><span id="tc_117" class="t s5_117">Note: C-state values are processor specific C-state code </span>
<span id="td_117" class="t s5_117">names, unrelated to MWAIT extension C-state </span>
<span id="te_117" class="t s5_117">parameters or ACPI C-States. </span>
<span id="tf_117" class="t s5_117">63:0 </span><span id="tg_117" class="t s5_117">CORE C1 Residency Counter. (R/O) </span>
<span id="th_117" class="t s5_117">Value since last reset that this core is in processor- </span>
<span id="ti_117" class="t s5_117">specific C1 states. Counts at the TSC frequency. </span>
<span id="tj_117" class="t s5_117">6E0H </span><span id="tk_117" class="t s5_117">1760 </span><span id="tl_117" class="t s5_117">IA32_TSC_DEADLINE </span><span id="tm_117" class="t s5_117">Core </span><span id="tn_117" class="t s5_117">TSC Target of Local APIC’s TSC Deadline Mode (R/W) </span>
<span id="to_117" class="t s5_117">See Table 2-2. </span>
<span id="tp_117" class="t s5_117">C000_ </span>
<span id="tq_117" class="t s5_117">0080H </span>
<span id="tr_117" class="t s5_117">IA32_EFER </span><span id="ts_117" class="t s5_117">Core </span><span id="tt_117" class="t s5_117">Extended Feature Enables </span>
<span id="tu_117" class="t s5_117">See Table 2-2. </span>
<span id="tv_117" class="t s5_117">C000_ </span>
<span id="tw_117" class="t s5_117">0081H </span>
<span id="tx_117" class="t s5_117">IA32_STAR </span><span id="ty_117" class="t s5_117">Core </span><span id="tz_117" class="t s5_117">System Call Target Address (R/W) </span>
<span id="t10_117" class="t s5_117">See Table 2-2. </span>
<span id="t11_117" class="t s5_117">C000_ </span>
<span id="t12_117" class="t s5_117">0082H </span>
<span id="t13_117" class="t s5_117">IA32_LSTAR </span><span id="t14_117" class="t s5_117">Core </span><span id="t15_117" class="t s5_117">IA-32e Mode System Call Target Address (R/W) </span>
<span id="t16_117" class="t s5_117">See Table 2-2. </span>
<span id="t17_117" class="t s5_117">C000_ </span>
<span id="t18_117" class="t s5_117">0084H </span>
<span id="t19_117" class="t s5_117">IA32_FMASK </span><span id="t1a_117" class="t s5_117">Core </span><span id="t1b_117" class="t s5_117">System Call Flag Mask (R/W) </span>
<span id="t1c_117" class="t s5_117">See Table 2-2. </span>
<span id="t1d_117" class="t s5_117">C000_ </span>
<span id="t1e_117" class="t s5_117">0100H </span>
<span id="t1f_117" class="t s5_117">IA32_FS_BASE </span><span id="t1g_117" class="t s5_117">Core </span><span id="t1h_117" class="t s5_117">Map of BASE Address of FS (R/W) </span>
<span id="t1i_117" class="t s5_117">See Table 2-2. </span>
<span id="t1j_117" class="t s5_117">C000_ </span>
<span id="t1k_117" class="t s5_117">0101H </span>
<span id="t1l_117" class="t s5_117">IA32_GS_BASE </span><span id="t1m_117" class="t s5_117">Core </span><span id="t1n_117" class="t s5_117">Map of BASE Address of GS (R/W) </span>
<span id="t1o_117" class="t s5_117">See Table 2-2. </span>
<span id="t1p_117" class="t s5_117">C000_ </span>
<span id="t1q_117" class="t s5_117">0102H </span>
<span id="t1r_117" class="t s5_117">IA32_KERNEL_GS_BASE </span><span id="t1s_117" class="t s5_117">Core </span><span id="t1t_117" class="t s5_117">Swap Target of BASE Address of GS (R/W) </span>
<span id="t1u_117" class="t s5_117">See Table 2-2. </span>
<span id="t1v_117" class="t s5_117">C000_ </span>
<span id="t1w_117" class="t s5_117">0103H </span>
<span id="t1x_117" class="t s5_117">IA32_TSC_AUX </span><span id="t1y_117" class="t s5_117">Core </span><span id="t1z_117" class="t s5_117">AUXILIARY TSC Signature (R/W) </span>
<span id="t20_117" class="t s5_117">See Table 2-2. </span>
<span id="t21_117" class="t s6_117">Table 2-7. </span><span id="t22_117" class="t s6_117">MSRs Common to the Silvermont and Airmont Microarchitectures </span>
<span id="t23_117" class="t s7_117">Register </span>
<span id="t24_117" class="t s7_117">Address </span><span id="t25_117" class="t s7_117">Register Name / Bit Fields </span><span id="t26_117" class="t s7_117">Scope </span><span id="t27_117" class="t s7_117">Bit Description </span>
<span id="t28_117" class="t s7_117">Hex </span><span id="t29_117" class="t s7_117">Dec </span>
<span id="t2a_117" class="t s5_117">17H </span><span id="t2b_117" class="t s5_117">23 </span><span id="t2c_117" class="t s5_117">MSR_PLATFORM_ID </span><span id="t2d_117" class="t s5_117">Module </span><span id="t2e_117" class="t s5_117">Model Specific Platform ID (R) </span>
<span id="t2f_117" class="t s5_117">7:0 </span><span id="t2g_117" class="t s5_117">Reserved </span>
<span id="t2h_117" class="t s5_117">13:8 </span><span id="t2i_117" class="t s5_117">Maximum Qualified Ratio (R) </span>
<span id="t2j_117" class="t s5_117">The maximum allowed bus ratio. </span>
<span id="t2k_117" class="t s5_117">49:13 </span><span id="t2l_117" class="t s5_117">Reserved </span>
<span id="t2m_117" class="t s5_117">52:50 </span><span id="t2n_117" class="t s5_117">See Table 2-2. </span>
<span id="t2o_117" class="t s5_117">63:33 </span><span id="t2p_117" class="t s5_117">Reserved </span>
<span id="t2q_117" class="t s6_117">Table 2-6. </span><span id="t2r_117" class="t s6_117">MSRs Common to the Silvermont Microarchitecture and Newer Microarchitectures for Intel Atom® </span>
<span id="t2s_117" class="t s6_117">Processors </span><span id="t2t_117" class="t s6_117">(Contd.) </span>
<span id="t2u_117" class="t s7_117">Register </span>
<span id="t2v_117" class="t s7_117">Address </span><span id="t2w_117" class="t s7_117">Register Name / Bit Fields </span><span id="t2x_117" class="t s7_117">Scope </span><span id="t2y_117" class="t s7_117">Bit Description </span>
<span id="t2z_117" class="t s7_117">Hex </span><span id="t30_117" class="t s7_117">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
