design_ps_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_ps/ip/design_ps_processing_system7_0_0/sim/design_ps_processing_system7_0_0.v,incdir="$ref_dir/../../../../Zybo.srcs/sources_1/bd/design_ps/ipshared/2527/hdl"incdir="$ref_dir/../../../../Zybo.srcs/sources_1/bd/design_ps/ipshared/7e3a/hdl"incdir="../../../../Zybo.srcs/sources_1/bd/design_ps/ipshared/2527/hdl"incdir="../../../../Zybo.srcs/sources_1/bd/design_ps/ipshared/7e3a/hdl"
design_ps.v,verilog,xil_defaultlib,../../../bd/design_ps/hdl/design_ps.v,incdir="$ref_dir/../../../../Zybo.srcs/sources_1/bd/design_ps/ipshared/2527/hdl"incdir="$ref_dir/../../../../Zybo.srcs/sources_1/bd/design_ps/ipshared/7e3a/hdl"incdir="../../../../Zybo.srcs/sources_1/bd/design_ps/ipshared/2527/hdl"incdir="../../../../Zybo.srcs/sources_1/bd/design_ps/ipshared/7e3a/hdl"
design_ps_rst_ps7_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_ps/ip/design_ps_rst_ps7_0_50M_0/sim/design_ps_rst_ps7_0_50M_0.vhd,incdir="$ref_dir/../../../../Zybo.srcs/sources_1/bd/design_ps/ipshared/2527/hdl"incdir="$ref_dir/../../../../Zybo.srcs/sources_1/bd/design_ps/ipshared/7e3a/hdl"incdir="../../../../Zybo.srcs/sources_1/bd/design_ps/ipshared/2527/hdl"incdir="../../../../Zybo.srcs/sources_1/bd/design_ps/ipshared/7e3a/hdl"
design_ps_axi_bram_ctrl_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_ps/ip/design_ps_axi_bram_ctrl_0_1/sim/design_ps_axi_bram_ctrl_0_1.vhd,incdir="$ref_dir/../../../../Zybo.srcs/sources_1/bd/design_ps/ipshared/2527/hdl"incdir="$ref_dir/../../../../Zybo.srcs/sources_1/bd/design_ps/ipshared/7e3a/hdl"incdir="../../../../Zybo.srcs/sources_1/bd/design_ps/ipshared/2527/hdl"incdir="../../../../Zybo.srcs/sources_1/bd/design_ps/ipshared/7e3a/hdl"
design_ps_axi_bram_ctrl_0_bram_1.v,verilog,xil_defaultlib,../../../bd/design_ps/ip/design_ps_axi_bram_ctrl_0_bram_1/sim/design_ps_axi_bram_ctrl_0_bram_1.v,incdir="$ref_dir/../../../../Zybo.srcs/sources_1/bd/design_ps/ipshared/2527/hdl"incdir="$ref_dir/../../../../Zybo.srcs/sources_1/bd/design_ps/ipshared/7e3a/hdl"incdir="../../../../Zybo.srcs/sources_1/bd/design_ps/ipshared/2527/hdl"incdir="../../../../Zybo.srcs/sources_1/bd/design_ps/ipshared/7e3a/hdl"
design_ps_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_ps/ip/design_ps_auto_pc_0/sim/design_ps_auto_pc_0.v,incdir="$ref_dir/../../../../Zybo.srcs/sources_1/bd/design_ps/ipshared/2527/hdl"incdir="$ref_dir/../../../../Zybo.srcs/sources_1/bd/design_ps/ipshared/7e3a/hdl"incdir="../../../../Zybo.srcs/sources_1/bd/design_ps/ipshared/2527/hdl"incdir="../../../../Zybo.srcs/sources_1/bd/design_ps/ipshared/7e3a/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
