
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'pis7' on host 'en-ec-rhel-ecelinux-03.coecis.cornell.edu' (Linux_x86_64 version 4.18.0-553.16.1.el8_10.x86_64) on Tue Sep 03 21:13:27 EDT 2024
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.10 (Ootpa)"
INFO: [HLS 200-10] In directory '/home/pis7/ece6775/lab1'
Sourcing Tcl script 'run_float.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/pis7/ece6775/lab1/float_iter_5.prj'.
INFO: [HLS 200-10] Adding design file 'cordic.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'cordic_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/pis7/ece6775/lab1/float_iter_5.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory '/home/pis7/ece6775/lab1/float_iter_5.prj/solution1/csim/build'
   Compiling ../../../../cordic_test.cpp in debug mode
   Compiling ../../../../cordic.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory '/home/pis7/ece6775/lab1/float_iter_5.prj/solution1/csim/build'
#------------------------------------------------
Overall_Error_Sin = 16.2007
Overall_Error_Cos = 16.2002
#------------------------------------------------
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cordic.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19759 ; free virtual = 32934
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19759 ; free virtual = 32933
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19757 ; free virtual = 32932
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19756 ; free virtual = 32931
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19735 ; free virtual = 32911
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19742 ; free virtual = 32917
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.33 seconds; current allocated memory: 121.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 122.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/theta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/s' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/c' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordic' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cordic_dsub_64ns_64ns_64_5_full_dsp_1' to 'cordic_dsub_64ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dadd_64ns_64ns_64_5_full_dsp_1' to 'cordic_dadd_64ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dmul_64ns_64ns_64_6_max_dsp_1' to 'cordic_dmul_64ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dcmp_64ns_64ns_1_2_1' to 'cordic_dcmp_64ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cordic_dadd_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dcmp_64ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dmul_64ns_dEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dsub_64ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 122.621 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.48 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_cordic_ctab_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19732 ; free virtual = 32909
INFO: [VHDL 208-304] Generating VHDL RTL for cordic.
INFO: [VLOG 209-307] Generating Verilog RTL for cordic.
INFO: [HLS 200-10] Opening and resetting project '/home/pis7/ece6775/lab1/float_iter_10.prj'.
INFO: [HLS 200-10] Adding design file 'cordic.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'cordic_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/pis7/ece6775/lab1/float_iter_10.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory '/home/pis7/ece6775/lab1/float_iter_10.prj/solution1/csim/build'
   Compiling ../../../../cordic_test.cpp in debug mode
   Compiling ../../../../cordic.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory '/home/pis7/ece6775/lab1/float_iter_10.prj/solution1/csim/build'
#------------------------------------------------
Overall_Error_Sin = 0.711155
Overall_Error_Cos = 0.711158
#------------------------------------------------
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cordic.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19737 ; free virtual = 32911
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19737 ; free virtual = 32911
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19736 ; free virtual = 32911
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19735 ; free virtual = 32911
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19718 ; free virtual = 32894
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19718 ; free virtual = 32894
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.31 seconds; current allocated memory: 139.264 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 139.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/theta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/s' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/c' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordic' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cordic_dsub_64ns_64ns_64_5_full_dsp_1' to 'cordic_dsub_64ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dadd_64ns_64ns_64_5_full_dsp_1' to 'cordic_dadd_64ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dmul_64ns_64ns_64_6_max_dsp_1' to 'cordic_dmul_64ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dcmp_64ns_64ns_1_2_1' to 'cordic_dcmp_64ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cordic_dadd_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dcmp_64ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dmul_64ns_dEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dsub_64ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 139.976 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.48 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_cordic_ctab_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19713 ; free virtual = 32890
INFO: [VHDL 208-304] Generating VHDL RTL for cordic.
INFO: [VLOG 209-307] Generating Verilog RTL for cordic.
INFO: [HLS 200-10] Creating and opening project '/home/pis7/ece6775/lab1/float_iter_15.prj'.
INFO: [HLS 200-10] Adding design file 'cordic.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'cordic_test.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/pis7/ece6775/lab1/float_iter_15.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory '/home/pis7/ece6775/lab1/float_iter_15.prj/solution1/csim/build'
   Compiling ../../../../cordic_test.cpp in debug mode
   Compiling ../../../../cordic.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory '/home/pis7/ece6775/lab1/float_iter_15.prj/solution1/csim/build'
#------------------------------------------------
Overall_Error_Sin = 0.00591495
Overall_Error_Cos = 0.0059177
#------------------------------------------------
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cordic.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19712 ; free virtual = 32892
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19712 ; free virtual = 32892
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19711 ; free virtual = 32892
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19711 ; free virtual = 32892
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19700 ; free virtual = 32881
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19699 ; free virtual = 32880
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.29 seconds; current allocated memory: 149.550 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 149.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/theta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/s' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/c' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordic' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cordic_dsub_64ns_64ns_64_5_full_dsp_1' to 'cordic_dsub_64ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dadd_64ns_64ns_64_5_full_dsp_1' to 'cordic_dadd_64ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dmul_64ns_64ns_64_6_max_dsp_1' to 'cordic_dmul_64ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dcmp_64ns_64ns_1_2_1' to 'cordic_dcmp_64ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cordic_dadd_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dcmp_64ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dmul_64ns_dEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dsub_64ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 150.290 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.48 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_cordic_ctab_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19694 ; free virtual = 32877
INFO: [VHDL 208-304] Generating VHDL RTL for cordic.
INFO: [VLOG 209-307] Generating Verilog RTL for cordic.
INFO: [HLS 200-10] Creating and opening project '/home/pis7/ece6775/lab1/float_iter_20.prj'.
INFO: [HLS 200-10] Adding design file 'cordic.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'cordic_test.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/pis7/ece6775/lab1/float_iter_20.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory '/home/pis7/ece6775/lab1/float_iter_20.prj/solution1/csim/build'
   Compiling ../../../../cordic_test.cpp in debug mode
   Compiling ../../../../cordic.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory '/home/pis7/ece6775/lab1/float_iter_20.prj/solution1/csim/build'
#------------------------------------------------
Overall_Error_Sin = 0.000758645
Overall_Error_Cos = 0.000760986
#------------------------------------------------
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cordic.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19686 ; free virtual = 32872
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19686 ; free virtual = 32872
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19687 ; free virtual = 32873
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19687 ; free virtual = 32873
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19678 ; free virtual = 32865
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:58 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19677 ; free virtual = 32864
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.03 seconds; current allocated memory: 158.975 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 159.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/theta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/s' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/c' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordic' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cordic_dsub_64ns_64ns_64_5_full_dsp_1' to 'cordic_dsub_64ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dadd_64ns_64ns_64_5_full_dsp_1' to 'cordic_dadd_64ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dmul_64ns_64ns_64_6_max_dsp_1' to 'cordic_dmul_64ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dcmp_64ns_64ns_1_2_1' to 'cordic_dcmp_64ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cordic_dadd_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dcmp_64ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dmul_64ns_dEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dsub_64ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 159.686 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.48 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_cordic_ctab_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19671 ; free virtual = 32860
INFO: [VHDL 208-304] Generating VHDL RTL for cordic.
INFO: [VLOG 209-307] Generating Verilog RTL for cordic.
INFO: [HLS 200-10] Creating and opening project '/home/pis7/ece6775/lab1/float_iter_25.prj'.
INFO: [HLS 200-10] Adding design file 'cordic.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'cordic_test.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/pis7/ece6775/lab1/float_iter_25.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory '/home/pis7/ece6775/lab1/float_iter_25.prj/solution1/csim/build'
   Compiling ../../../../cordic_test.cpp in debug mode
   Compiling ../../../../cordic.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory '/home/pis7/ece6775/lab1/float_iter_25.prj/solution1/csim/build'
#------------------------------------------------
Overall_Error_Sin = 0.000480309
Overall_Error_Cos = 0.000480373
#------------------------------------------------
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cordic.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:53 ; elapsed = 00:01:11 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19660 ; free virtual = 32851
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:53 ; elapsed = 00:01:11 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19660 ; free virtual = 32851
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:54 ; elapsed = 00:01:12 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19659 ; free virtual = 32851
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:54 ; elapsed = 00:01:12 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19658 ; free virtual = 32851
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:01:12 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19649 ; free virtual = 32842
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:01:12 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19649 ; free virtual = 32842
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.15 seconds; current allocated memory: 168.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 168.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/theta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/s' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/c' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordic' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cordic_dsub_64ns_64ns_64_5_full_dsp_1' to 'cordic_dsub_64ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dadd_64ns_64ns_64_5_full_dsp_1' to 'cordic_dadd_64ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dmul_64ns_64ns_64_6_max_dsp_1' to 'cordic_dmul_64ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dcmp_64ns_64ns_1_2_1' to 'cordic_dcmp_64ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cordic_dadd_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dcmp_64ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dmul_64ns_dEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dsub_64ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 168.833 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.48 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_cordic_ctab_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:56 ; elapsed = 00:01:16 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19646 ; free virtual = 32840
INFO: [VHDL 208-304] Generating VHDL RTL for cordic.
INFO: [VLOG 209-307] Generating Verilog RTL for cordic.
INFO: [HLS 200-10] Creating and opening project '/home/pis7/ece6775/lab1/float_iter_30.prj'.
INFO: [HLS 200-10] Adding design file 'cordic.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'cordic_test.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/pis7/ece6775/lab1/float_iter_30.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory '/home/pis7/ece6775/lab1/float_iter_30.prj/solution1/csim/build'
   Compiling ../../../../cordic_test.cpp in debug mode
   Compiling ../../../../cordic.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory '/home/pis7/ece6775/lab1/float_iter_30.prj/solution1/csim/build'
#------------------------------------------------
Overall_Error_Sin = 0.000483211
Overall_Error_Cos = 0.000483211
#------------------------------------------------
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cordic.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:04 ; elapsed = 00:01:26 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19643 ; free virtual = 32841
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:04 ; elapsed = 00:01:26 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19643 ; free virtual = 32841
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:05 ; elapsed = 00:01:27 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19643 ; free virtual = 32841
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:05 ; elapsed = 00:01:27 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 19642 ; free virtual = 32840
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:01:27 . Memory (MB): peak = 1232.148 ; gain = 594.125 ; free physical = 19627 ; free virtual = 32826
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:01:27 . Memory (MB): peak = 1232.148 ; gain = 594.125 ; free physical = 19635 ; free virtual = 32834
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.22 seconds; current allocated memory: 179.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 179.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/theta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/s' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/c' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordic' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cordic_dsub_64ns_64ns_64_5_full_dsp_1' to 'cordic_dsub_64ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dadd_64ns_64ns_64_5_full_dsp_1' to 'cordic_dadd_64ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dmul_64ns_64ns_64_6_max_dsp_1' to 'cordic_dmul_64ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dcmp_64ns_64ns_1_2_1' to 'cordic_dcmp_64ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cordic_dadd_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dcmp_64ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dmul_64ns_dEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dsub_64ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 179.967 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.48 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_cordic_ctab_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:07 ; elapsed = 00:01:31 . Memory (MB): peak = 1232.148 ; gain = 594.125 ; free physical = 19630 ; free virtual = 32830
INFO: [VHDL 208-304] Generating VHDL RTL for cordic.
INFO: [VLOG 209-307] Generating Verilog RTL for cordic.
INFO: [HLS 200-10] Creating and opening project '/home/pis7/ece6775/lab1/float_iter_35.prj'.
INFO: [HLS 200-10] Adding design file 'cordic.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'cordic_test.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/pis7/ece6775/lab1/float_iter_35.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory '/home/pis7/ece6775/lab1/float_iter_35.prj/solution1/csim/build'
   Compiling ../../../../cordic_test.cpp in debug mode
   Compiling ../../../../cordic.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory '/home/pis7/ece6775/lab1/float_iter_35.prj/solution1/csim/build'
#------------------------------------------------
Overall_Error_Sin = 0.00048332
Overall_Error_Cos = 0.00048332
#------------------------------------------------
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cordic.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:15 ; elapsed = 00:01:41 . Memory (MB): peak = 1232.148 ; gain = 594.125 ; free physical = 19612 ; free virtual = 32815
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:15 ; elapsed = 00:01:41 . Memory (MB): peak = 1232.148 ; gain = 594.125 ; free physical = 19612 ; free virtual = 32815
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:16 ; elapsed = 00:01:42 . Memory (MB): peak = 1232.148 ; gain = 594.125 ; free physical = 19611 ; free virtual = 32815
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:16 ; elapsed = 00:01:42 . Memory (MB): peak = 1232.148 ; gain = 594.125 ; free physical = 19612 ; free virtual = 32816
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:16 ; elapsed = 00:01:42 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19595 ; free virtual = 32799
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:16 ; elapsed = 00:01:42 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19594 ; free virtual = 32799
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.34 seconds; current allocated memory: 188.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 188.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/theta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/s' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/c' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordic' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cordic_dsub_64ns_64ns_64_5_full_dsp_1' to 'cordic_dsub_64ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dadd_64ns_64ns_64_5_full_dsp_1' to 'cordic_dadd_64ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dmul_64ns_64ns_64_6_max_dsp_1' to 'cordic_dmul_64ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dcmp_64ns_64ns_1_2_1' to 'cordic_dcmp_64ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cordic_dadd_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dcmp_64ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dmul_64ns_dEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dsub_64ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 189.136 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.48 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_cordic_ctab_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:18 ; elapsed = 00:01:45 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19590 ; free virtual = 32796
INFO: [VHDL 208-304] Generating VHDL RTL for cordic.
INFO: [VLOG 209-307] Generating Verilog RTL for cordic.
INFO: [HLS 200-10] Creating and opening project '/home/pis7/ece6775/lab1/float_iter_40.prj'.
INFO: [HLS 200-10] Adding design file 'cordic.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'cordic_test.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/pis7/ece6775/lab1/float_iter_40.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory '/home/pis7/ece6775/lab1/float_iter_40.prj/solution1/csim/build'
   Compiling ../../../../cordic_test.cpp in debug mode
   Compiling ../../../../cordic.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory '/home/pis7/ece6775/lab1/float_iter_40.prj/solution1/csim/build'
#------------------------------------------------
Overall_Error_Sin = 0.000483326
Overall_Error_Cos = 0.000483326
#------------------------------------------------
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cordic.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:26 ; elapsed = 00:01:55 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19587 ; free virtual = 32796
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:26 ; elapsed = 00:01:55 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19587 ; free virtual = 32796
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:27 ; elapsed = 00:01:56 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19587 ; free virtual = 32796
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:27 ; elapsed = 00:01:56 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19587 ; free virtual = 32797
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:27 ; elapsed = 00:01:56 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19576 ; free virtual = 32786
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:28 ; elapsed = 00:01:56 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19574 ; free virtual = 32785
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.26 seconds; current allocated memory: 198.081 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 198.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/theta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/s' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/c' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordic' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cordic_dsub_64ns_64ns_64_5_full_dsp_1' to 'cordic_dsub_64ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dadd_64ns_64ns_64_5_full_dsp_1' to 'cordic_dadd_64ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dmul_64ns_64ns_64_6_max_dsp_1' to 'cordic_dmul_64ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dcmp_64ns_64ns_1_2_1' to 'cordic_dcmp_64ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cordic_dadd_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dcmp_64ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dmul_64ns_dEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dsub_64ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 198.792 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.48 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_cordic_ctab_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:29 ; elapsed = 00:02:01 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19566 ; free virtual = 32778
INFO: [VHDL 208-304] Generating VHDL RTL for cordic.
INFO: [VLOG 209-307] Generating Verilog RTL for cordic.
INFO: [HLS 200-10] Creating and opening project '/home/pis7/ece6775/lab1/float_iter_45.prj'.
INFO: [HLS 200-10] Adding design file 'cordic.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'cordic_test.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/pis7/ece6775/lab1/float_iter_45.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory '/home/pis7/ece6775/lab1/float_iter_45.prj/solution1/csim/build'
   Compiling ../../../../cordic_test.cpp in debug mode
   Compiling ../../../../cordic.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory '/home/pis7/ece6775/lab1/float_iter_45.prj/solution1/csim/build'
#------------------------------------------------
Overall_Error_Sin = 0.000483326
Overall_Error_Cos = 0.000483326
#------------------------------------------------
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cordic.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:38 ; elapsed = 00:02:11 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19591 ; free virtual = 32805
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:38 ; elapsed = 00:02:11 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19591 ; free virtual = 32805
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:39 ; elapsed = 00:02:12 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19588 ; free virtual = 32804
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:39 ; elapsed = 00:02:12 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19589 ; free virtual = 32805
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:39 ; elapsed = 00:02:12 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19575 ; free virtual = 32791
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:39 ; elapsed = 00:02:12 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19575 ; free virtual = 32791
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.3 seconds; current allocated memory: 207.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 207.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/theta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/s' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/c' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordic' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cordic_dsub_64ns_64ns_64_5_full_dsp_1' to 'cordic_dsub_64ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dadd_64ns_64ns_64_5_full_dsp_1' to 'cordic_dadd_64ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dmul_64ns_64ns_64_6_max_dsp_1' to 'cordic_dmul_64ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dcmp_64ns_64ns_1_2_1' to 'cordic_dcmp_64ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cordic_dadd_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dcmp_64ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dmul_64ns_dEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dsub_64ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 207.946 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.48 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_cordic_ctab_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:40 ; elapsed = 00:02:16 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19565 ; free virtual = 32783
INFO: [VHDL 208-304] Generating VHDL RTL for cordic.
INFO: [VLOG 209-307] Generating Verilog RTL for cordic.
INFO: [HLS 200-10] Creating and opening project '/home/pis7/ece6775/lab1/float_iter_50.prj'.
INFO: [HLS 200-10] Adding design file 'cordic.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'cordic_test.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/pis7/ece6775/lab1/float_iter_50.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory '/home/pis7/ece6775/lab1/float_iter_50.prj/solution1/csim/build'
   Compiling ../../../../cordic_test.cpp in debug mode
   Compiling ../../../../cordic.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory '/home/pis7/ece6775/lab1/float_iter_50.prj/solution1/csim/build'
#------------------------------------------------
Overall_Error_Sin = 0.000483326
Overall_Error_Cos = 0.000483326
#------------------------------------------------
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cordic.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:49 ; elapsed = 00:02:26 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19549 ; free virtual = 32770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:49 ; elapsed = 00:02:26 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19549 ; free virtual = 32770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:50 ; elapsed = 00:02:27 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19548 ; free virtual = 32770
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:50 ; elapsed = 00:02:27 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19548 ; free virtual = 32769
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:50 ; elapsed = 00:02:27 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19538 ; free virtual = 32760
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:50 ; elapsed = 00:02:27 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19538 ; free virtual = 32760
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.23 seconds; current allocated memory: 216.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 216.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/theta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/s' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/c' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordic' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cordic_dsub_64ns_64ns_64_5_full_dsp_1' to 'cordic_dsub_64ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dadd_64ns_64ns_64_5_full_dsp_1' to 'cordic_dadd_64ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dmul_64ns_64ns_64_6_max_dsp_1' to 'cordic_dmul_64ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dcmp_64ns_64ns_1_2_1' to 'cordic_dcmp_64ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cordic_dadd_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dcmp_64ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dmul_64ns_dEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dsub_64ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 217.058 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.48 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_cordic_ctab_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:51 ; elapsed = 00:02:31 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19530 ; free virtual = 32753
INFO: [VHDL 208-304] Generating VHDL RTL for cordic.
INFO: [VLOG 209-307] Generating Verilog RTL for cordic.
INFO: [HLS 200-10] Creating and opening project '/home/pis7/ece6775/lab1/float_iter_55.prj'.
INFO: [HLS 200-10] Adding design file 'cordic.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'cordic_test.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/pis7/ece6775/lab1/float_iter_55.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory '/home/pis7/ece6775/lab1/float_iter_55.prj/solution1/csim/build'
   Compiling ../../../../cordic_test.cpp in debug mode
   Compiling ../../../../cordic.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory '/home/pis7/ece6775/lab1/float_iter_55.prj/solution1/csim/build'
#------------------------------------------------
Overall_Error_Sin = 0.000483326
Overall_Error_Cos = 0.000483326
#------------------------------------------------
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cordic.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:00 ; elapsed = 00:02:41 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19509 ; free virtual = 32735
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:00 ; elapsed = 00:02:41 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19508 ; free virtual = 32735
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:01 ; elapsed = 00:02:42 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19507 ; free virtual = 32734
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:01 ; elapsed = 00:02:42 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19507 ; free virtual = 32734
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:01 ; elapsed = 00:02:42 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19498 ; free virtual = 32726
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:01 ; elapsed = 00:02:42 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19499 ; free virtual = 32726
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.33 seconds; current allocated memory: 225.509 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 225.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/theta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/s' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/c' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordic' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cordic_dsub_64ns_64ns_64_5_full_dsp_1' to 'cordic_dsub_64ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dadd_64ns_64ns_64_5_full_dsp_1' to 'cordic_dadd_64ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dmul_64ns_64ns_64_6_max_dsp_1' to 'cordic_dmul_64ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dcmp_64ns_64ns_1_2_1' to 'cordic_dcmp_64ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cordic_dadd_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dcmp_64ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dmul_64ns_dEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dsub_64ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 226.221 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.48 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_cordic_ctab_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:03 ; elapsed = 00:02:46 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19495 ; free virtual = 32725
INFO: [VHDL 208-304] Generating VHDL RTL for cordic.
INFO: [VLOG 209-307] Generating Verilog RTL for cordic.
INFO: [HLS 200-10] Creating and opening project '/home/pis7/ece6775/lab1/float_iter_60.prj'.
INFO: [HLS 200-10] Adding design file 'cordic.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'cordic_test.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/pis7/ece6775/lab1/float_iter_60.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory '/home/pis7/ece6775/lab1/float_iter_60.prj/solution1/csim/build'
   Compiling ../../../../cordic_test.cpp in debug mode
   Compiling ../../../../cordic.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory '/home/pis7/ece6775/lab1/float_iter_60.prj/solution1/csim/build'
#------------------------------------------------
Overall_Error_Sin = 0.000483326
Overall_Error_Cos = 0.000483326
#------------------------------------------------
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cordic.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:11 ; elapsed = 00:02:56 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19492 ; free virtual = 32724
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:11 ; elapsed = 00:02:56 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19492 ; free virtual = 32724
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:12 ; elapsed = 00:02:57 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19491 ; free virtual = 32724
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:12 ; elapsed = 00:02:57 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19491 ; free virtual = 32724
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:12 ; elapsed = 00:02:57 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19467 ; free virtual = 32701
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:12 ; elapsed = 00:02:57 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19472 ; free virtual = 32705
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.6 seconds; current allocated memory: 238.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 238.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/theta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/s' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/c' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordic' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cordic_dsub_64ns_64ns_64_5_full_dsp_1' to 'cordic_dsub_64ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dadd_64ns_64ns_64_5_full_dsp_1' to 'cordic_dadd_64ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dmul_64ns_64ns_64_6_max_dsp_1' to 'cordic_dmul_64ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dcmp_64ns_64ns_1_2_1' to 'cordic_dcmp_64ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cordic_dadd_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dcmp_64ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dmul_64ns_dEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dsub_64ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 239.400 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.48 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_cordic_ctab_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:14 ; elapsed = 00:03:01 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19470 ; free virtual = 32706
INFO: [VHDL 208-304] Generating VHDL RTL for cordic.
INFO: [VLOG 209-307] Generating Verilog RTL for cordic.
INFO: [HLS 200-10] Creating and opening project '/home/pis7/ece6775/lab1/float_iter_65.prj'.
INFO: [HLS 200-10] Adding design file 'cordic.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'cordic_test.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/pis7/ece6775/lab1/float_iter_65.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory '/home/pis7/ece6775/lab1/float_iter_65.prj/solution1/csim/build'
   Compiling ../../../../cordic_test.cpp in debug mode
   Compiling ../../../../cordic.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory '/home/pis7/ece6775/lab1/float_iter_65.prj/solution1/csim/build'
#------------------------------------------------
Overall_Error_Sin = 0.000483326
Overall_Error_Cos = 0.000483326
#------------------------------------------------
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cordic.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:22 ; elapsed = 00:03:11 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19468 ; free virtual = 32706
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:22 ; elapsed = 00:03:11 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19468 ; free virtual = 32706
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:23 ; elapsed = 00:03:12 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19467 ; free virtual = 32705
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:23 ; elapsed = 00:03:12 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 19467 ; free virtual = 32705
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'cordic_ctab' in function 'cordic' (cordic.cpp:50:5).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:23 ; elapsed = 00:03:12 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19465 ; free virtual = 32705
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:23 ; elapsed = 00:03:12 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19465 ; free virtual = 32704
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.53 seconds; current allocated memory: 247.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 248.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/theta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/s' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/c' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordic' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cordic_dsub_64ns_64ns_64_5_full_dsp_1' to 'cordic_dsub_64ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dadd_64ns_64ns_64_5_full_dsp_1' to 'cordic_dadd_64ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dmul_64ns_64ns_64_6_max_dsp_1' to 'cordic_dmul_64ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dcmp_64ns_64ns_1_2_1' to 'cordic_dcmp_64ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cordic_dadd_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dcmp_64ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dmul_64ns_dEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dsub_64ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 248.477 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.48 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_cordic_ctab_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:25 ; elapsed = 00:03:17 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19460 ; free virtual = 32701
INFO: [VHDL 208-304] Generating VHDL RTL for cordic.
INFO: [VLOG 209-307] Generating Verilog RTL for cordic.
INFO: [HLS 200-10] Creating and opening project '/home/pis7/ece6775/lab1/float_iter_70.prj'.
INFO: [HLS 200-10] Adding design file 'cordic.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'cordic_test.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/pis7/ece6775/lab1/float_iter_70.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory '/home/pis7/ece6775/lab1/float_iter_70.prj/solution1/csim/build'
   Compiling ../../../../cordic_test.cpp in debug mode
   Compiling ../../../../cordic.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory '/home/pis7/ece6775/lab1/float_iter_70.prj/solution1/csim/build'
#------------------------------------------------
Overall_Error_Sin = 0.000483326
Overall_Error_Cos = 0.000483326
#------------------------------------------------
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cordic.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:34 ; elapsed = 00:03:27 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19468 ; free virtual = 32712
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:34 ; elapsed = 00:03:27 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19468 ; free virtual = 32712
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:35 ; elapsed = 00:03:28 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19467 ; free virtual = 32711
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:35 ; elapsed = 00:03:28 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19466 ; free virtual = 32711
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'cordic_ctab' in function 'cordic' (cordic.cpp:50:5).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:35 ; elapsed = 00:03:28 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19467 ; free virtual = 32712
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:35 ; elapsed = 00:03:28 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19467 ; free virtual = 32712
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.56 seconds; current allocated memory: 256.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 257.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/theta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/s' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/c' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordic' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cordic_dsub_64ns_64ns_64_5_full_dsp_1' to 'cordic_dsub_64ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dadd_64ns_64ns_64_5_full_dsp_1' to 'cordic_dadd_64ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dmul_64ns_64ns_64_6_max_dsp_1' to 'cordic_dmul_64ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dcmp_64ns_64ns_1_2_1' to 'cordic_dcmp_64ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cordic_dadd_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dcmp_64ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dmul_64ns_dEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dsub_64ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 257.680 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.48 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_cordic_ctab_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:36 ; elapsed = 00:03:32 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19463 ; free virtual = 32710
INFO: [VHDL 208-304] Generating VHDL RTL for cordic.
INFO: [VLOG 209-307] Generating Verilog RTL for cordic.
INFO: [HLS 200-10] Creating and opening project '/home/pis7/ece6775/lab1/float_iter_75.prj'.
INFO: [HLS 200-10] Adding design file 'cordic.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'cordic_test.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/pis7/ece6775/lab1/float_iter_75.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory '/home/pis7/ece6775/lab1/float_iter_75.prj/solution1/csim/build'
   Compiling ../../../../cordic_test.cpp in debug mode
   Compiling ../../../../cordic.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory '/home/pis7/ece6775/lab1/float_iter_75.prj/solution1/csim/build'
#------------------------------------------------
Overall_Error_Sin = 0.000483326
Overall_Error_Cos = 0.000483326
#------------------------------------------------
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cordic.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:45 ; elapsed = 00:03:42 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19459 ; free virtual = 32708
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:45 ; elapsed = 00:03:42 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19459 ; free virtual = 32708
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:46 ; elapsed = 00:03:43 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19458 ; free virtual = 32708
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:46 ; elapsed = 00:03:43 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19458 ; free virtual = 32708
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'cordic_ctab' in function 'cordic' (cordic.cpp:50:5).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:46 ; elapsed = 00:03:43 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19437 ; free virtual = 32688
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:46 ; elapsed = 00:03:43 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19436 ; free virtual = 32687
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.6 seconds; current allocated memory: 266.101 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 266.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/theta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/s' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/c' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordic' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cordic_dsub_64ns_64ns_64_5_full_dsp_1' to 'cordic_dsub_64ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dadd_64ns_64ns_64_5_full_dsp_1' to 'cordic_dadd_64ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dmul_64ns_64ns_64_6_max_dsp_1' to 'cordic_dmul_64ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dcmp_64ns_64ns_1_2_1' to 'cordic_dcmp_64ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cordic_dadd_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dcmp_64ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dmul_64ns_dEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dsub_64ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 266.813 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.48 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_cordic_ctab_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:48 ; elapsed = 00:03:47 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19433 ; free virtual = 32685
INFO: [VHDL 208-304] Generating VHDL RTL for cordic.
INFO: [VLOG 209-307] Generating Verilog RTL for cordic.
INFO: [HLS 200-10] Creating and opening project '/home/pis7/ece6775/lab1/float_iter_80.prj'.
INFO: [HLS 200-10] Adding design file 'cordic.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'cordic_test.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/pis7/ece6775/lab1/float_iter_80.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory '/home/pis7/ece6775/lab1/float_iter_80.prj/solution1/csim/build'
   Compiling ../../../../cordic_test.cpp in debug mode
   Compiling ../../../../cordic.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory '/home/pis7/ece6775/lab1/float_iter_80.prj/solution1/csim/build'
#------------------------------------------------
Overall_Error_Sin = 0.000483326
Overall_Error_Cos = 0.000483326
#------------------------------------------------
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cordic.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:56 ; elapsed = 00:03:57 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19430 ; free virtual = 32685
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:56 ; elapsed = 00:03:58 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19430 ; free virtual = 32685
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:57 ; elapsed = 00:03:59 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19429 ; free virtual = 32685
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:57 ; elapsed = 00:03:59 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19428 ; free virtual = 32684
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'cordic_ctab' in function 'cordic' (cordic.cpp:50:5).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:57 ; elapsed = 00:03:59 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19417 ; free virtual = 32673
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:57 ; elapsed = 00:03:59 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19416 ; free virtual = 32673
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.92 seconds; current allocated memory: 276.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 276.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/theta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/s' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/c' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordic' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cordic_dsub_64ns_64ns_64_5_full_dsp_1' to 'cordic_dsub_64ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dadd_64ns_64ns_64_5_full_dsp_1' to 'cordic_dadd_64ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dmul_64ns_64ns_64_6_max_dsp_1' to 'cordic_dmul_64ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dcmp_64ns_64ns_1_2_1' to 'cordic_dcmp_64ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cordic_dadd_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dcmp_64ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dmul_64ns_dEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dsub_64ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 277.024 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.48 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_cordic_ctab_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:59 ; elapsed = 00:04:03 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19414 ; free virtual = 32673
INFO: [VHDL 208-304] Generating VHDL RTL for cordic.
INFO: [VLOG 209-307] Generating Verilog RTL for cordic.
INFO: [HLS 200-10] Creating and opening project '/home/pis7/ece6775/lab1/float_iter_85.prj'.
INFO: [HLS 200-10] Adding design file 'cordic.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'cordic_test.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/pis7/ece6775/lab1/float_iter_85.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory '/home/pis7/ece6775/lab1/float_iter_85.prj/solution1/csim/build'
   Compiling ../../../../cordic_test.cpp in debug mode
   Compiling ../../../../cordic.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory '/home/pis7/ece6775/lab1/float_iter_85.prj/solution1/csim/build'
#------------------------------------------------
Overall_Error_Sin = 0.000483326
Overall_Error_Cos = 0.000483326
#------------------------------------------------
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cordic.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:07 ; elapsed = 00:04:13 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19417 ; free virtual = 32678
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:07 ; elapsed = 00:04:13 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19416 ; free virtual = 32677
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:08 ; elapsed = 00:04:14 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19416 ; free virtual = 32678
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:08 ; elapsed = 00:04:14 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19415 ; free virtual = 32677
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'cordic_ctab' in function 'cordic' (cordic.cpp:50:5).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:08 ; elapsed = 00:04:14 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19405 ; free virtual = 32668
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:08 ; elapsed = 00:04:14 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19405 ; free virtual = 32667
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.43 seconds; current allocated memory: 285.388 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 285.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/theta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/s' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/c' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordic' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cordic_dsub_64ns_64ns_64_5_full_dsp_1' to 'cordic_dsub_64ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dadd_64ns_64ns_64_5_full_dsp_1' to 'cordic_dadd_64ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dmul_64ns_64ns_64_6_max_dsp_1' to 'cordic_dmul_64ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dcmp_64ns_64ns_1_2_1' to 'cordic_dcmp_64ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cordic_dadd_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dcmp_64ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dmul_64ns_dEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dsub_64ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 286.099 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.48 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_cordic_ctab_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:10 ; elapsed = 00:04:18 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19402 ; free virtual = 32665
INFO: [VHDL 208-304] Generating VHDL RTL for cordic.
INFO: [VLOG 209-307] Generating Verilog RTL for cordic.
INFO: [HLS 200-10] Creating and opening project '/home/pis7/ece6775/lab1/float_iter_90.prj'.
INFO: [HLS 200-10] Adding design file 'cordic.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'cordic_test.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/pis7/ece6775/lab1/float_iter_90.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory '/home/pis7/ece6775/lab1/float_iter_90.prj/solution1/csim/build'
   Compiling ../../../../cordic_test.cpp in debug mode
   Compiling ../../../../cordic.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory '/home/pis7/ece6775/lab1/float_iter_90.prj/solution1/csim/build'
#------------------------------------------------
Overall_Error_Sin = 0.000483326
Overall_Error_Cos = 0.000483326
#------------------------------------------------
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cordic.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:19 ; elapsed = 00:04:27 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19396 ; free virtual = 32663
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:19 ; elapsed = 00:04:27 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19396 ; free virtual = 32663
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:19 ; elapsed = 00:04:28 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19399 ; free virtual = 32666
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:19 ; elapsed = 00:04:29 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19399 ; free virtual = 32666
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'cordic_ctab' in function 'cordic' (cordic.cpp:50:5).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:20 ; elapsed = 00:04:29 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19389 ; free virtual = 32657
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:20 ; elapsed = 00:04:29 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19389 ; free virtual = 32657
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.36 seconds; current allocated memory: 294.568 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 294.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/theta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/s' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/c' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordic' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cordic_dsub_64ns_64ns_64_5_full_dsp_1' to 'cordic_dsub_64ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dadd_64ns_64ns_64_5_full_dsp_1' to 'cordic_dadd_64ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dmul_64ns_64ns_64_6_max_dsp_1' to 'cordic_dmul_64ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dcmp_64ns_64ns_1_2_1' to 'cordic_dcmp_64ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cordic_dadd_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dcmp_64ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dmul_64ns_dEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dsub_64ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 295.287 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.48 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_cordic_ctab_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:21 ; elapsed = 00:04:32 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19385 ; free virtual = 32655
INFO: [VHDL 208-304] Generating VHDL RTL for cordic.
INFO: [VLOG 209-307] Generating Verilog RTL for cordic.
INFO: [HLS 200-10] Creating and opening project '/home/pis7/ece6775/lab1/float_iter_95.prj'.
INFO: [HLS 200-10] Adding design file 'cordic.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'cordic_test.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/pis7/ece6775/lab1/float_iter_95.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory '/home/pis7/ece6775/lab1/float_iter_95.prj/solution1/csim/build'
   Compiling ../../../../cordic_test.cpp in debug mode
   Compiling ../../../../cordic.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory '/home/pis7/ece6775/lab1/float_iter_95.prj/solution1/csim/build'
#------------------------------------------------
Overall_Error_Sin = 0.000483326
Overall_Error_Cos = 0.000483326
#------------------------------------------------
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cordic.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:30 ; elapsed = 00:04:42 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19383 ; free virtual = 32655
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:30 ; elapsed = 00:04:42 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19383 ; free virtual = 32655
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:30 ; elapsed = 00:04:43 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19382 ; free virtual = 32656
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:31 ; elapsed = 00:04:43 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19382 ; free virtual = 32655
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'cordic_ctab' in function 'cordic' (cordic.cpp:50:5).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:31 ; elapsed = 00:04:43 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19370 ; free virtual = 32644
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:31 ; elapsed = 00:04:43 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19370 ; free virtual = 32644
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.04 seconds; current allocated memory: 303.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 304.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/theta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/s' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/c' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordic' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cordic_dsub_64ns_64ns_64_5_full_dsp_1' to 'cordic_dsub_64ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dadd_64ns_64ns_64_5_full_dsp_1' to 'cordic_dadd_64ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dmul_64ns_64ns_64_6_max_dsp_1' to 'cordic_dmul_64ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dcmp_64ns_64ns_1_2_1' to 'cordic_dcmp_64ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cordic_dadd_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dcmp_64ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dmul_64ns_dEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dsub_64ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 304.457 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.48 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_cordic_ctab_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:32 ; elapsed = 00:04:47 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19367 ; free virtual = 32643
INFO: [VHDL 208-304] Generating VHDL RTL for cordic.
INFO: [VLOG 209-307] Generating Verilog RTL for cordic.
INFO: [HLS 200-10] Creating and opening project '/home/pis7/ece6775/lab1/float_iter_100.prj'.
INFO: [HLS 200-10] Adding design file 'cordic.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'cordic_test.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/pis7/ece6775/lab1/float_iter_100.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory '/home/pis7/ece6775/lab1/float_iter_100.prj/solution1/csim/build'
   Compiling ../../../../cordic_test.cpp in debug mode
   Compiling ../../../../cordic.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory '/home/pis7/ece6775/lab1/float_iter_100.prj/solution1/csim/build'
#------------------------------------------------
Overall_Error_Sin = 0.000483326
Overall_Error_Cos = 0.000483326
#------------------------------------------------
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cordic.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:41 ; elapsed = 00:04:57 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19364 ; free virtual = 32643
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:41 ; elapsed = 00:04:57 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19364 ; free virtual = 32643
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:41 ; elapsed = 00:04:58 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19363 ; free virtual = 32642
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:41 ; elapsed = 00:04:58 . Memory (MB): peak = 1309.180 ; gain = 671.156 ; free physical = 19363 ; free virtual = 32642
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'cordic_ctab' in function 'cordic' (cordic.cpp:50:5).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:42 ; elapsed = 00:04:58 . Memory (MB): peak = 1373.180 ; gain = 735.156 ; free physical = 19354 ; free virtual = 32634
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:42 ; elapsed = 00:04:58 . Memory (MB): peak = 1373.180 ; gain = 735.156 ; free physical = 19362 ; free virtual = 32642
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.21 seconds; current allocated memory: 312.909 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 313.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/theta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/s' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/c' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordic' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cordic_dsub_64ns_64ns_64_5_full_dsp_1' to 'cordic_dsub_64ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dadd_64ns_64ns_64_5_full_dsp_1' to 'cordic_dadd_64ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dmul_64ns_64ns_64_6_max_dsp_1' to 'cordic_dmul_64ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cordic_dcmp_64ns_64ns_1_2_1' to 'cordic_dcmp_64ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cordic_dadd_64ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dcmp_64ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dmul_64ns_dEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dsub_64ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 313.621 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.48 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_cordic_ctab_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:43 ; elapsed = 00:05:02 . Memory (MB): peak = 1373.180 ; gain = 735.156 ; free physical = 19355 ; free virtual = 32637
INFO: [VHDL 208-304] Generating VHDL RTL for cordic.
INFO: [VLOG 209-307] Generating Verilog RTL for cordic.
INFO: [HLS 200-112] Total elapsed time: 301.9 seconds; peak allocated memory: 313.621 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue Sep  3 21:18:29 2024...
