// Seed: 2082275412
module module_0;
  wire id_1;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input tri id_2,
    input supply0 id_3,
    output supply0 id_4,
    input tri1 id_5
);
  logic id_7, id_8, id_9, id_10;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input logic [7:0] id_5;
  inout uwire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign id_4 = &id_4 || id_5[1];
endmodule
