
---------- Begin Simulation Statistics ----------
final_tick                               18206757431919                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 160153                       # Simulator instruction rate (inst/s)
host_mem_usage                               17498824                       # Number of bytes of host memory used
host_op_rate                                   292404                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6241.29                       # Real time elapsed on the host
host_tick_rate                                9684391                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999561654                       # Number of instructions simulated
sim_ops                                    1824979017                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.060443                       # Number of seconds simulated
sim_ticks                                 60443054775                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         15                       # Number of instructions committed
system.cpu0.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          311                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1772974                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops        24573                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      3435536                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops        24573                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   9                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    19                       # Number of float alu accesses
system.cpu0.num_fp_insts                           19                       # number of float instructions
system.cpu0.num_fp_register_reads                  25                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   13                       # Number of integer alu accesses
system.cpu0.num_int_insts                          13                       # number of integer instructions
system.cpu0.num_int_register_reads                 29                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu0.num_load_insts                          5                       # Number of load instructions
system.cpu0.num_mem_refs                            6                       # number of memory refs
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        7     26.92%     26.92% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     26.92% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     26.92% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      4     15.38%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       2      7.69%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  3     11.54%     61.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     61.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     61.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  1      3.85%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  1      3.85%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 2      7.69%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  5     19.23%     96.15% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 1      3.85%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        26                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          421                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1772375                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops        24586                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3434265                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops        24586                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   9                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    19                       # Number of float alu accesses
system.cpu1.num_fp_insts                           19                       # number of float instructions
system.cpu1.num_fp_register_reads                  25                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   13                       # Number of integer alu accesses
system.cpu1.num_int_insts                          13                       # number of integer instructions
system.cpu1.num_int_register_reads                 29                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu1.num_load_insts                          5                       # Number of load instructions
system.cpu1.num_mem_refs                            6                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        7     26.92%     26.92% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     26.92% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     26.92% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      4     15.38%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       2      7.69%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  3     11.54%     61.54% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     61.54% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     61.54% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  1      3.85%     65.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  1      3.85%     69.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 2      7.69%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  5     19.23%     96.15% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 1      3.85%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        26                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         15                       # Number of instructions committed
system.cpu2.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          289                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1788967                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops        22176                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      3466433                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops        22176                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   9                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    19                       # Number of float alu accesses
system.cpu2.num_fp_insts                           19                       # number of float instructions
system.cpu2.num_fp_register_reads                  25                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   13                       # Number of integer alu accesses
system.cpu2.num_int_insts                          13                       # number of integer instructions
system.cpu2.num_int_register_reads                 29                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu2.num_load_insts                          5                       # Number of load instructions
system.cpu2.num_mem_refs                            6                       # number of memory refs
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        7     26.92%     26.92% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     26.92% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     26.92% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      4     15.38%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       2      7.69%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  3     11.54%     61.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     61.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     61.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  1      3.85%     65.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  1      3.85%     69.23% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     69.23% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 2      7.69%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  5     19.23%     96.15% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 1      3.85%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        26                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         15                       # Number of instructions committed
system.cpu3.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          428                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1782236                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops        21928                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      3453679                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops        21928                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   9                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    19                       # Number of float alu accesses
system.cpu3.num_fp_insts                           19                       # number of float instructions
system.cpu3.num_fp_register_reads                  25                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   13                       # Number of integer alu accesses
system.cpu3.num_int_insts                          13                       # number of integer instructions
system.cpu3.num_int_register_reads                 29                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu3.num_load_insts                          5                       # Number of load instructions
system.cpu3.num_mem_refs                            6                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        7     26.92%     26.92% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     26.92% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     26.92% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      4     15.38%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       2      7.69%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  3     11.54%     61.54% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     61.54% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     61.54% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  1      3.85%     65.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  1      3.85%     69.23% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     69.23% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 2      7.69%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  5     19.23%     96.15% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 1      3.85%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        26                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      4722956                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        9463597                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       885500                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1847361                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        193066781                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       110315174                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249822578                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            456124771                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.726558                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.726558                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        309292264                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       225662995                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 595843                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       619588                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        34835412                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.703501                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           107661866                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          30529513                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       25517409                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     77017453                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2131                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        14147                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     32694420                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    499928595                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     77132353                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2038548                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    490714260                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        169581                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents      7316755                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        724620                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles      7538122                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        10873                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       226747                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       392841                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        536408974                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            487316619                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.600157                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        321929365                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.684783                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             489202465                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       419741021                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      182789194                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.376352                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.376352                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      1570987      0.32%      0.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    222806525     45.22%     45.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        11430      0.00%     45.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     45.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     68800314     13.96%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      9242192      1.88%     61.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      5714927      1.16%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     23841727      4.84%     67.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp       652195      0.13%     67.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt     18089055      3.67%     71.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      5720745      1.16%     72.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     27062115      5.49%     77.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt      1016276      0.21%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     17033851      3.46%     81.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7987224      1.62%     83.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     60541182     12.29%     95.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     22662063      4.60%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     492752808                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      272087341                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    541705486                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    266584222                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    294608122                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            4768080                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009676                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1328944     27.87%     27.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     27.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     27.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        94132      1.97%     29.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        190981      4.01%     33.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     33.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     33.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc        26746      0.56%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd        89556      1.88%     36.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     36.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            3      0.00%     36.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt       141049      2.96%     39.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv        14614      0.31%     39.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     39.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        93870      1.97%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt         1004      0.02%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        399091      8.37%     49.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       650577     13.64%     63.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      1105955     23.19%     86.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       631558     13.25%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     223862560                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    629733808                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    220732397                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    249134917                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         499801270                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        492752808                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded       127325                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     43803786                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       250797                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved       114461                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     36358540                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    180914801                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.723673                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     3.018614                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     82249087     45.46%     45.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      8714523      4.82%     50.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      9876563      5.46%     55.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     11280524      6.24%     61.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     11559555      6.39%     68.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     12356696      6.83%     75.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     11907090      6.58%     81.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     12786757      7.07%     88.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     20184006     11.16%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    180914801                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.714732                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      3510394                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3299791                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     77017453                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     32694420                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      194546208                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               181510644                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                  12074                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        193063056                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       110314939                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249817261                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            456116825                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.726574                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.726574                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        309292075                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       225664086                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 586208                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       619790                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        34835454                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.703543                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           107664939                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          30528714                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       25566356                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     77023232                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2120                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        14068                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     32697321                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    499945891                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     77136225                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2040104                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    490721868                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        169722                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      7163445                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        724803                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      7385194                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        10877                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       226994                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       392796                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        536449500                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            487322814                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.600146                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        321948251                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.684817                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             489209289                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       419751370                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182795109                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.376323                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.376323                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      1571392      0.32%      0.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    222808813     45.22%     45.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        11402      0.00%     45.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     45.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     68801698     13.96%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      9242434      1.88%     61.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      5715476      1.16%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     23841239      4.84%     67.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp       652244      0.13%     67.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt     18089362      3.67%     71.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      5720708      1.16%     72.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     27062554      5.49%     77.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt      1016355      0.21%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     17036919      3.46%     81.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7988597      1.62%     83.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     60542396     12.29%     95.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     22660383      4.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     492761972                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      272092490                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    541711959                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    266583650                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    294618227                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            4772141                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009684                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1330184     27.87%     27.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     27.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     27.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd        94450      1.98%     29.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu        193302      4.05%     33.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     33.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     33.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc        26826      0.56%     34.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     34.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     34.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     34.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     34.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     34.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     34.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd        89433      1.87%     36.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     36.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            3      0.00%     36.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt       140116      2.94%     39.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv        14414      0.30%     39.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     39.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult        93761      1.96%     41.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt         1013      0.02%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        399954      8.38%     49.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       648885     13.60%     63.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      1105637     23.17%     86.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       634163     13.29%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     223870231                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    629759485                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    220739164                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    249167294                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         499818601                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        492761972                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded       127290                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined     43829027                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       250923                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       114426                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     36401005                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    180924436                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.723579                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     3.018661                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82260595     45.47%     45.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      8717945      4.82%     50.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      9871375      5.46%     55.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     11270503      6.23%     61.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     11561079      6.39%     68.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     12367392      6.84%     75.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     11909860      6.58%     81.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     12776164      7.06%     88.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     20189523     11.16%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    180924436                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.714783                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      3513590                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3289424                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     77023232                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     32697321                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      194550602                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               181510644                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                  11945                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        193181290                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       110420612                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            456438598                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.726043                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.726043                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        309351465                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       225788765                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 526306                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       619049                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        34856033                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.705203                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           107765398                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          30589002                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       25349263                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     77057120                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2132                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        14213                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     32753990                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    500226562                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     77176396                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2039490                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    491023165                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        168885                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      7799710                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        723881                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      8022021                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        10621                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       225750                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       393299                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        536615754                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            487624623                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.600161                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        322055675                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.686479                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             489510217                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       420087074                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      182891842                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.377330                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.377330                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      1570188      0.32%      0.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    222929605     45.21%     45.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        11457      0.00%     45.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     45.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     68884261     13.97%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      9242093      1.87%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      5715027      1.16%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     23841547      4.84%     67.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp       652191      0.13%     67.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     18088926      3.67%     71.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      5720784      1.16%     72.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     27062264      5.49%     77.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt      1016292      0.21%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     17032272      3.45%     81.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7986245      1.62%     83.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     60586938     12.29%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     22722567      4.61%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     493062657                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      272282968                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    542090629                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    266769704                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    294788563                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            4774860                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009684                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1329708     27.85%     27.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     27.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     27.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd        94244      1.97%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu        192570      4.03%     33.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     33.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     33.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc        26686      0.56%     34.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd        89254      1.87%     36.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     36.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            3      0.00%     36.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt       140070      2.93%     39.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv        14401      0.30%     39.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     39.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult        93566      1.96%     41.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt         1005      0.02%     41.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     41.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     41.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     41.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     41.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     41.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     41.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     41.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     41.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     41.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     41.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     41.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     41.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        399472      8.37%     49.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       650155     13.62%     63.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      1108527     23.22%     86.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       635199     13.30%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     223984361                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    630044726                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    220854919                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    249236247                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         500099239                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        493062657                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded       127323                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined     43787843                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       250845                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       114459                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     36322494                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    180984338                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.724339                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     3.018391                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     82250529     45.45%     45.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      8719784      4.82%     50.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      9878005      5.46%     55.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     11294876      6.24%     61.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     11559467      6.39%     68.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12374015      6.84%     75.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     11944066      6.60%     81.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     12778872      7.06%     88.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     20184724     11.15%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    180984338                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.716439                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      3510675                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3273388                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     77057120                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     32753990                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      194689178                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               181510644                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                  12448                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        193136084                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       110381194                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249921755                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            456298719                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.726270                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.726270                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        309325778                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       225734320                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 528193                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       619351                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        34848355                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.704548                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           107725950                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          30564142                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       25320683                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     77045991                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2128                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        13925                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     32733411                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    500122789                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     77161808                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2040797                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    490904165                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        169280                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      7741120                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        724335                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      7962662                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        10718                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       226273                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       393078                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        536581710                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            487504605                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.600150                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        322029532                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.685818                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             489390828                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       419962120                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      182858719                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.376899                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.376899                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1570641      0.32%      0.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    222884723     45.21%     45.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        11449      0.00%     45.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     45.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     68848760     13.97%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      9242245      1.87%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      5715383      1.16%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     23841097      4.84%     67.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp       652222      0.13%     67.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt     18089336      3.67%     71.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      5720672      1.16%     72.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     27062619      5.49%     77.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt      1016382      0.21%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     17036236      3.46%     81.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7988277      1.62%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     60568705     12.29%     95.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     22696215      4.60%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     492944962                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      272201567                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    541929391                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    266689080                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    294719230                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            4769613                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.009676                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1330501     27.90%     27.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     27.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     27.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        94424      1.98%     29.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     29.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     29.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     29.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     29.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     29.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     29.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     29.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     29.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     29.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu        193052      4.05%     33.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     33.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     33.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc        26903      0.56%     34.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     34.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     34.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     34.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     34.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     34.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     34.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd        89541      1.88%     36.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     36.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            2      0.00%     36.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt       140079      2.94%     39.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv        14415      0.30%     39.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     39.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        94455      1.98%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt         1013      0.02%     41.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     41.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     41.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     41.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     41.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     41.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     41.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     41.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     41.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     41.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     41.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     41.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     41.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        400266      8.39%     50.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       645073     13.52%     63.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      1107027     23.21%     86.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       632862     13.27%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     223942367                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    629963978                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    220815525                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    249237968                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         499995474                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        492944962                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded       127315                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined     43823953                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       251381                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved       114451                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     36381164                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    180982451                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.723717                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     3.018811                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     82299892     45.47%     45.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      8706993      4.81%     50.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      9864548      5.45%     55.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     11282173      6.23%     61.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     11556233      6.39%     68.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     12370934      6.84%     75.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     11925225      6.59%     81.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     12780222      7.06%     88.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     20196231     11.16%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    180982451                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.715791                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      3513064                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3356656                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     77045991                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     32733411                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      194635625                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               181510644                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                  12061                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     93343823                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        93343824                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     94138312                       # number of overall hits
system.cpu0.dcache.overall_hits::total       94138313                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      3353578                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3353584                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3489768                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3489774                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 165222528636                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 165222528636                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 165222528636                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 165222528636                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     96697401                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     96697408                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     97628080                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     97628087                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.857143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.034681                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.034681                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.857143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.035746                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.035746                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 49267.537131                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49267.448985                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 47344.846029                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 47344.764628                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         6848                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      3011915                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1549                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6943                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     4.420917                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   433.805992                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1630714                       # number of writebacks
system.cpu0.dcache.writebacks::total          1630714                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1707155                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1707155                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1707155                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1707155                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1646423                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1646423                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1741238                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1741238                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  60803135886                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  60803135886                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  64899918669                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  64899918669                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.017027                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.017027                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.017835                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.017835                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 36930.446116                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 36930.446116                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 37272.284816                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 37272.284816                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1630714                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     67838841                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       67838842                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            5                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2666409                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2666414                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 147736372743                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 147736372743                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     70505250                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     70505256                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.833333                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.037819                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037819                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 55406.493431                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 55406.389534                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1701694                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1701694                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       964715                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       964715                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  43808477337                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  43808477337                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.013683                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.013683                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 45410.797320                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 45410.797320                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     25504982                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      25504982                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       687169                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       687170                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  17486155893                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  17486155893                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     26192151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26192152                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.026236                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.026236                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 25446.659982                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 25446.622951                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         5461                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5461                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       681708                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       681708                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  16994658549                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  16994658549                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.026027                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.026027                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 24929.527817                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24929.527817                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data       794489                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       794489                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data       136190                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       136190                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data       930679                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       930679                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.146334                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.146334                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data        94815                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        94815                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data   4096782783                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   4096782783                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.101877                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.101877                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 43208.171523                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 43208.171523                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.867878                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           95915202                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1631226                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            58.799456                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     18146314377810                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.005376                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.862501                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000011                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999731                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999742                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          184                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          328                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        782655922                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       782655922                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           18                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     36765254                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        36765272                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           18                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     36765254                       # number of overall hits
system.cpu0.icache.overall_hits::total       36765272                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst        35010                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         35012                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst        35010                       # number of overall misses
system.cpu0.icache.overall_misses::total        35012                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    664671663                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    664671663                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    664671663                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    664671663                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           20                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     36800264                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     36800284                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           20                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     36800264                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     36800284                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.100000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000951                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000951                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.100000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000951                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000951                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 18985.194602                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 18984.110105                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 18985.194602                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 18984.110105                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        30803                       # number of writebacks
system.cpu0.icache.writebacks::total            30803                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         3697                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3697                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         3697                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3697                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst        31313                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        31313                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst        31313                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        31313                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    581310774                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    581310774                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    581310774                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    581310774                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000851                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000851                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000851                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000851                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 18564.518698                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 18564.518698                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 18564.518698                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 18564.518698                       # average overall mshr miss latency
system.cpu0.icache.replacements                 30803                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           18                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     36765254                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       36765272                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst        35010                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        35012                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    664671663                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    664671663                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     36800264                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     36800284                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000951                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000951                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 18985.194602                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 18984.110105                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         3697                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3697                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst        31313                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        31313                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    581310774                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    581310774                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000851                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000851                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 18564.518698                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 18564.518698                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          508.595380                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           36796587                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            31315                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1175.046687                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.029144                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   508.566236                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000057                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.993293                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.993350                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          326                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          181                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        294433587                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       294433587                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1090843                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      2052685                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       812997                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq       111413                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp       111413                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        571699                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       571698                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1090845                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        93433                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      5115995                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            5209428                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      3975552                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    208764160                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           212739712                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      1204165                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               77066560                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       2978140                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.008356                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.091026                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             2953256     99.16%     99.16% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               24884      0.84%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         2978140                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      2250618077                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           3.7                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy       31440383                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1666736121                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.8                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst        12937                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       466822                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         479759                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst        12937                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       466822                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        479759                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst        18376                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      1164401                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      1182785                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst        18376                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      1164401                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      1182785                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    507939552                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  61382810395                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  61890749947                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    507939552                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  61382810395                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  61890749947                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst        31313                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1631223                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1662544                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst        31313                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1631223                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1662544                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.586849                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.713821                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.711431                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.586849                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.713821                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.711431                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 27641.464519                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 52716.212366                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 52326.289179                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 27641.464519                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 52716.212366                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 52326.289179                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      1204165                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1204165                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst        18376                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      1164401                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      1182777                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst        18376                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      1164401                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      1182777                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    501820344                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  60995065861                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  61496886205                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    501820344                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  60995065861                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  61496886205                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.586849                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.713821                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.711426                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.586849                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.713821                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.711426                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 27308.464519                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 52383.213224                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 51993.643946                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 27308.464519                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 52383.213224                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 51993.643946                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              1204165                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      1102337                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      1102337                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      1102337                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      1102337                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       558836                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       558836                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       558836                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       558836                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data       111393                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total       111393                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data           20                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total           20                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data        36630                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data       111413                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total       111413                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.000180                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.000180                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data  1831.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total  1831.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data           20                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total           20                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data       360972                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total       360972                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.000180                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.000180                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 18048.600000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18048.600000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        69773                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        69773                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       501925                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       501926                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data  15827589229                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  15827589229                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       571698                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       571699                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.877955                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.877955                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 31533.773430                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 31533.710605                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       501925                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       501925                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  15660448537                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  15660448537                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.877955                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.877953                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 31200.774094                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 31200.774094                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst        12937                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       397049                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       409986                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst        18376                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       662476                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       680859                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    507939552                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  45555221166                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  46063160718                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst        31313                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1059525                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1090845                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.586849                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.625258                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.624157                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 27641.464519                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 68765.089099                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 67654.478707                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst        18376                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       662476                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       680852                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    501820344                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  45334617324                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  45836437668                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.586849                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.625258                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.624151                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 27308.464519                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 68432.090104                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 67322.175257                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2430.964673                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           3435109                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         1206901                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.846223                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    33.392702                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.005402                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.040726                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   363.306218                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2034.219625                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.008153                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000010                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.088698                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.496636                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.593497                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2736                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          177                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1513                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          363                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          181                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        56169509                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       56169509                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 18146314387467                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  60443044452                       # Cumulative time (in ticks) in various power states
system.cpu0.thread28771.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread28771.numOps                      0                       # Number of Ops committed
system.cpu0.thread28771.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     93346250                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        93346251                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     94140508                       # number of overall hits
system.cpu1.dcache.overall_hits::total       94140509                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      3352808                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3352814                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      3489192                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3489198                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 165501726490                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 165501726490                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 165501726490                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 165501726490                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     96699058                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     96699065                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     97629700                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     97629707                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.857143                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.034673                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.034673                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.857143                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.035739                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.035739                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 49362.124670                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 49362.036334                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 47432.679683                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 47432.598119                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         7278                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      3172365                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1583                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6961                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     4.597599                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   455.734090                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1630072                       # number of writebacks
system.cpu1.dcache.writebacks::total          1630072                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1706974                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1706974                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1706974                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1706974                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1645834                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1645834                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1740651                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1740651                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  60121991710                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  60121991710                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  64264292263                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  64264292263                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.017020                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.017020                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.017829                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.017829                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 36529.802951                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 36529.802951                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 36919.688245                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 36919.688245                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1630072                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     67843326                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       67843327                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2665492                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2665497                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 147928609647                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 147928609647                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     70508818                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     70508824                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.833333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.037804                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.037804                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 55497.675344                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 55497.571240                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1701472                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1701472                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       964020                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       964020                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  43040011905                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  43040011905                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.013672                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.013672                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 44646.388981                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 44646.388981                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     25502924                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      25502924                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       687316                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       687317                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  17573116843                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  17573116843                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     26190240                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     26190241                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.026243                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.026243                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 25567.740083                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 25567.702884                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         5502                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5502                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       681814                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       681814                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  17081979805                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  17081979805                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.026033                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.026033                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 25053.724044                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25053.724044                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       794258                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       794258                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data       136384                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       136384                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data       930642                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       930642                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.146548                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.146548                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data        94817                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        94817                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data   4142300553                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   4142300553                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.101883                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.101883                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 43687.319289                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 43687.319289                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.868336                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           95916692                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1630584                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            58.823521                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     18146314377810                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.005369                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.862967                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000010                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999732                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999743                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          340                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        782668240                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       782668240                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           18                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     36766839                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        36766857                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           18                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     36766839                       # number of overall hits
system.cpu1.icache.overall_hits::total       36766857                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst        34345                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         34347                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst        34345                       # number of overall misses
system.cpu1.icache.overall_misses::total        34347                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    639736956                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    639736956                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    639736956                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    639736956                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           20                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     36801184                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     36801204                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           20                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     36801184                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     36801204                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.100000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000933                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000933                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.100000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000933                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000933                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 18626.785733                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18625.701109                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 18626.785733                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18625.701109                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30762                       # number of writebacks
system.cpu1.icache.writebacks::total            30762                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         3073                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3073                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         3073                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3073                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst        31272                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        31272                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst        31272                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        31272                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    569743686                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    569743686                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    569743686                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    569743686                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 18218.971796                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18218.971796                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 18218.971796                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18218.971796                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30762                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           18                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     36766839                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       36766857                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst        34345                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        34347                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    639736956                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    639736956                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     36801184                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     36801204                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000933                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000933                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 18626.785733                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18625.701109                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         3073                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3073                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst        31272                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        31272                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    569743686                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    569743686                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 18218.971796                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18218.971796                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          508.614028                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           36798131                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            31274                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1176.636535                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.029148                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   508.584880                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000057                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.993330                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.993387                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          325                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        294440906                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       294440906                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1090109                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      2051923                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       812433                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq       111499                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp       111499                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        571750                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       571749                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1090113                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        93310                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5114243                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5207553                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port      3970304                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    208681984                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           212652288                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1203522                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               77025408                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2976911                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.008400                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.091267                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2951904     99.16%     99.16% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1               25007      0.84%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2976911                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2249742945                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           3.7                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy       31402412                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1666124729                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.8                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst        13725                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       465965                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         479690                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst        13725                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       465965                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        479690                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst        17547                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1164618                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1182173                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst        17547                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1164618                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1182173                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst    492997841                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  60752344822                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  61245342663                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst    492997841                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  60752344822                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  61245342663                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst        31272                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1630583                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1661863                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst        31272                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1630583                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1661863                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.561109                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.714234                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.711354                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.561109                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.714234                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.711354                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 28095.847780                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 52165.040230                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 51807.428069                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 28095.847780                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 52165.040230                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 51807.428069                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1203522                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1203522                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst        17547                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1164618                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1182165                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst        17547                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1164618                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1182165                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst    487154690                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  60364528693                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  60851683383                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst    487154690                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  60364528693                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  60851683383                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.561109                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.714234                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.711349                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.561109                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.714234                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.711349                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 27762.847780                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 51832.041659                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 51474.780071                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 27762.847780                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 51832.041659                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 51474.780071                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1203522                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      1102574                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      1102574                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      1102574                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      1102574                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       557822                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       557822                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       557822                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       557822                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data       111496                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total       111496                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            3                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus1.data        54945                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total        54945                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data       111499                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total       111499                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.000027                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000027                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus1.data        18315                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total        18315                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            3                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            3                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        53946                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        53946                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000027                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        69498                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        69498                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       502251                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       502252                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  15914906494                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  15914906494                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       571749                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       571750                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.878447                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.878447                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 31687.157405                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 31687.094315                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       502251                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       502251                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  15747657244                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  15747657244                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.878447                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.878445                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 31354.158068                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 31354.158068                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst        13725                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       396467                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       410192                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst        17547                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       662367                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       679921                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    492997841                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  44837438328                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  45330436169                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst        31272                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1058834                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1090113                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.561109                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.625563                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.623716                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 28095.847780                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 67692.741830                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 66670.151634                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst        17547                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       662367                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       679914                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    487154690                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  44616871449                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  45104026139                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.561109                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.625563                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.623710                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 27762.847780                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 67359.743841                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 66337.839990                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2406.300058                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3433753                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1206153                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.846864                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    32.841558                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.005400                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     1.036024                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   348.367385                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2024.049690                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.008018                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000253                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.085051                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.494153                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.587476                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2631                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1422                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          455                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          153                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.642334                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        56146553                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       56146553                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 18146314387467                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  60443044452                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-21845.numInsts                   0                       # Number of Instructions committed
system.cpu1.thread-21845.numOps                     0                       # Number of Ops committed
system.cpu1.thread-21845.numMemRefs                 0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     93417054                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        93417055                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     94212208                       # number of overall hits
system.cpu2.dcache.overall_hits::total       94212209                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      3385409                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3385415                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      3520882                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3520888                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 162291349061                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 162291349061                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 162291349061                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 162291349061                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            7                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     96802463                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     96802470                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            7                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     97733090                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     97733097                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.857143                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.034972                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.034972                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.857143                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.036025                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.036026                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 47938.476285                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 47938.391323                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 46093.947216                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 46093.868666                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         6732                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      3325184                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             1487                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           7566                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     4.527236                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   439.490352                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1645616                       # number of writebacks
system.cpu2.dcache.writebacks::total          1645616                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1722932                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1722932                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1722932                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1722932                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1662477                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1662477                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1757285                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1757285                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  60161868773                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  60161868773                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  64069970759                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  64069970759                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.017174                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.017174                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.017980                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.017980                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 36188.090887                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 36188.090887                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 36459.635608                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 36459.635608                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1645616                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     67857618                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       67857619                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            5                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      2692333                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2692338                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 144453792276                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 144453792276                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     70549951                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     70549957                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.833333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.038162                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038162                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 53653.761357                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 53653.661716                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1717432                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1717432                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       974901                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       974901                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  42842368080                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  42842368080                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.013819                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.013819                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 43945.352482                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 43945.352482                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     25559436                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      25559436                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       693076                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       693077                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  17837556785                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  17837556785                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     26252512                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     26252513                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.026400                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.026400                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 25736.797674                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 25736.760540                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data         5500                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         5500                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       687576                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       687576                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  17319500693                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  17319500693                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.026191                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.026191                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 25189.216455                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 25189.216455                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       795154                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       795154                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data       135473                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       135473                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       930627                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       930627                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.145572                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.145572                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        94808                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        94808                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   3908101986                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   3908101986                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.101875                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.101875                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 41221.225909                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 41221.225909                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.869661                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           96004603                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1646128                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            58.321469                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     18146314377810                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.005338                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.864323                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000010                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999735                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999745                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          438                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        783510904                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       783510904                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           18                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     36785178                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        36785196                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           18                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     36785178                       # number of overall hits
system.cpu2.icache.overall_hits::total       36785196                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst        35010                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         35012                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst        35010                       # number of overall misses
system.cpu2.icache.overall_misses::total        35012                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    626493546                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    626493546                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    626493546                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    626493546                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           20                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     36820188                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     36820208                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           20                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     36820188                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     36820208                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.100000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000951                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000951                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.100000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000951                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000951                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 17894.702828                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17893.680624                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 17894.702828                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17893.680624                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        30805                       # number of writebacks
system.cpu2.icache.writebacks::total            30805                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         3695                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3695                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         3695                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3695                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst        31315                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        31315                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst        31315                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        31315                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    548829621                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    548829621                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    548829621                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    548829621                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 17526.093597                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 17526.093597                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 17526.093597                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 17526.093597                       # average overall mshr miss latency
system.cpu2.icache.replacements                 30805                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           18                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     36785178                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       36785196                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst        35010                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        35012                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    626493546                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    626493546                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     36820188                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     36820208                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000951                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000951                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 17894.702828                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17893.680624                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         3695                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3695                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst        31315                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        31315                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    548829621                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    548829621                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 17526.093597                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 17526.093597                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          508.614731                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           36816513                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            31317                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1175.607913                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     0.029140                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   508.585591                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.000057                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.993331                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.993388                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          331                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          177                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        294592981                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       294592981                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1101027                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      2074881                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       807408                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq       112498                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp       112498                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        576418                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       576418                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1101027                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        93439                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      5162868                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            5256307                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3975808                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    210671616                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           214647424                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1205868                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               77175552                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2995832                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.007499                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.086270                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2973367     99.25%     99.25% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1               22465      0.75%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2995832                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      2270833839                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           3.8                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy       31479233                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1681970248                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          2.8                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst        12967                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       477612                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         490579                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst        12967                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       477612                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        490579                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst        18348                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1168510                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1186866                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst        18348                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1168510                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1186866                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst    474898957                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  60493030399                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  60967929356                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst    474898957                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  60493030399                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  60967929356                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst        31315                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1646122                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1677445                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst        31315                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1646122                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1677445                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.585917                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.709856                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.707544                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.585917                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.709856                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.707544                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 25882.873174                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 51769.373304                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 51368.839748                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 25882.873174                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 51769.373304                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 51368.839748                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1205868                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1205868                       # number of writebacks
system.cpu2.l2cache.demand_mshr_hits::.switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.overall_mshr_hits::.switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst        18347                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1168510                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1186857                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst        18347                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1168510                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1186857                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst    468771757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  60103916569                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  60572688326                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst    468771757                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  60103916569                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  60572688326                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.585885                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.709856                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.707539                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.585885                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.709856                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.707539                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 25550.321960                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 51436.373304                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 51036.214410                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 25550.321960                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 51436.373304                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 51036.214410                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1205868                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      1120954                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1120954                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      1120954                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1120954                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       555169                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       555169                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       555169                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       555169                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data       112496                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total       112496                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data        36630                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data       112498                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total       112498                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.000018                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.000018                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data        18315                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total        18315                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        73894                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        73894                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       502523                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       502524                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data  16128285895                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  16128285895                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       576417                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       576418                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.871805                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.871805                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 32094.622326                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 32094.558459                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       502523                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       502523                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  15960945736                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  15960945736                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.871805                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.871803                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 31761.622326                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 31761.622326                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst        12967                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       403718                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       416685                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst        18348                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       665987                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       684342                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    474898957                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  44364744504                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  44839643461                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst        31315                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1069705                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1101027                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.585917                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.622589                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.621549                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 25882.873174                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 66615.030780                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 65522.273163                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_hits::.switch_cpus2.inst            1                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst        18347                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       665987                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       684334                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    468771757                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  44142970833                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  44611742590                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.585885                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.622589                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.621542                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 25550.321960                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 66282.030780                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 65190.013341                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2479.929687                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           3466065                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1208625                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.867775                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    29.819825                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.005372                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.040691                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   367.017263                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2083.046536                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.007280                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000001                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000010                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.089604                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.508556                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.605452                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2757                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          384                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1630                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          185                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          520                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.673096                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        56665825                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       56665825                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 18146314387467                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  60443044452                       # Cumulative time (in ticks) in various power states
system.cpu2.thread28771.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread28771.numOps                      0                       # Number of Ops committed
system.cpu2.thread28771.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     93393456                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        93393457                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     94187962                       # number of overall hits
system.cpu3.dcache.overall_hits::total       94187963                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3367451                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3367457                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      3503675                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3503681                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 163137197047                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 163137197047                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 163137197047                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 163137197047                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            7                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     96760907                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     96760914                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            7                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     97691637                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     97691644                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.857143                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.034802                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.034802                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.857143                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.035865                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.035865                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 48445.306865                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 48445.220547                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 46561.737903                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 46561.658167                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         6977                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      3190728                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1483                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           7292                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     4.704653                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   437.565551                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1639616                       # number of writebacks
system.cpu3.dcache.writebacks::total          1639616                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      1711713                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1711713                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      1711713                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1711713                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1655738                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1655738                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1750559                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1750559                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  60514865770                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  60514865770                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  64514364601                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  64514364601                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.017112                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.017112                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.017919                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.017919                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 36548.575783                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 36548.575783                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 36853.579114                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 36853.579114                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1639616                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     67857879                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       67857880                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            5                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2677005                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2677010                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 145537083234                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 145537083234                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     70534884                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     70534890                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.833333                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.037953                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.037953                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 54365.637432                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 54365.535890                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      1706256                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1706256                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       970749                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       970749                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  43410939939                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  43410939939                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.013763                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.013763                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 44719.015872                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 44719.015872                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     25535577                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      25535577                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       690446                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       690447                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  17600113813                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  17600113813                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     26226023                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     26226024                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.026327                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.026327                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 25490.934574                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 25490.897655                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data         5457                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5457                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       684989                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       684989                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  17103925831                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  17103925831                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.026119                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.026119                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 24969.635762                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 24969.635762                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       794506                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       794506                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data       136224                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       136224                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       930730                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       930730                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.146363                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.146363                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        94821                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        94821                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   3999498831                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   3999498831                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.101878                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.101878                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 42179.462682                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 42179.462682                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.870122                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           95973733                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1640128                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            58.516002                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     18146314377810                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.005331                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.864791                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000010                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999736                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999746                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          428                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        783173280                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       783173280                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           18                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     36781068                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        36781086                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           18                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     36781068                       # number of overall hits
system.cpu3.icache.overall_hits::total       36781086                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst        34365                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         34367                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst        34365                       # number of overall misses
system.cpu3.icache.overall_misses::total        34367                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    612282438                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    612282438                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    612282438                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    612282438                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           20                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     36815433                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     36815453                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           20                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     36815433                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     36815453                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.100000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000933                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000933                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.100000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000933                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000933                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 17817.035880                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 17815.999011                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 17817.035880                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 17815.999011                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        30783                       # number of writebacks
system.cpu3.icache.writebacks::total            30783                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         3072                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3072                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         3072                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3072                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst        31293                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        31293                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst        31293                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        31293                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    544376745                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    544376745                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    544376745                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    544376745                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 17396.118781                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 17396.118781                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 17396.118781                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 17396.118781                       # average overall mshr miss latency
system.cpu3.icache.replacements                 30783                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           18                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     36781068                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       36781086                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst        34365                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        34367                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    612282438                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    612282438                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     36815433                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     36815453                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000933                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000933                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 17817.035880                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 17815.999011                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         3072                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3072                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst        31293                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        31293                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    544376745                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    544376745                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 17396.118781                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 17396.118781                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          508.619826                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           36812381                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            31295                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1176.302317                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.029141                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   508.590685                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.000057                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.993341                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.993398                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          326                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        294554919                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       294554919                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1096865                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      2064409                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       804893                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq       111796                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp       111796                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        574558                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       574558                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1096866                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        93373                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5143465                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            5236838                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port      3972992                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    209903616                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           213876608                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1198903                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               76729792                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2982142                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.007497                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.086258                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2959786     99.25%     99.25% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1               22356      0.75%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2982142                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      2262574112                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           3.7                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy       31453603                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1675758750                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          2.8                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst        13730                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       477496                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         491226                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst        13730                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       477496                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        491226                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst        17563                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1162627                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1180198                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst        17563                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1162627                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1180198                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    467574955                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  60948966675                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  61416541630                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    467574955                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  60948966675                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  61416541630                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst        31293                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1640123                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1671424                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst        31293                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1640123                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1671424                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.561244                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.708866                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.706103                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.561244                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.708866                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.706103                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 26622.727040                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 52423.491520                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 52039.184637                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 26622.727040                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 52423.491520                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 52039.184637                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1198903                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1198903                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst        17563                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1162627                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1180190                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst        17563                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1162627                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1180190                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    461726476                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  60561812217                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  61023538693                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    461726476                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  60561812217                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  61023538693                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.561244                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.708866                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.706099                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.561244                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.708866                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.706099                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 26289.727040                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 52090.491806                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 51706.537670                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 26289.727040                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 52090.491806                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 51706.537670                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1198903                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      1117125                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      1117125                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      1117125                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      1117125                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       552836                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       552836                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       552836                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       552836                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data       111794                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total       111794                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data        36630                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data       111796                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total       111796                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.000018                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.000018                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data        18315                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total        18315                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        73356                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        73356                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       501201                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       501202                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  15919417312                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  15919417312                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       574557                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       574558                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.872326                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.872326                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 31762.541001                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 31762.477628                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       501201                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       501201                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  15752517379                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  15752517379                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.872326                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.872324                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 31429.541001                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 31429.541001                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst        13730                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       404140                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       417870                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst        17563                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       661426                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       678996                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    467574955                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  45029549363                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  45497124318                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst        31293                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1065566                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1096866                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.561244                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.620727                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.619033                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 26622.727040                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 68079.496970                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 67006.468842                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst        17563                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       661426                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       678989                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    461726476                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  44809294838                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  45271021314                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.561244                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.620727                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.619026                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 26289.727040                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 67746.497474                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 66674.160132                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2452.175806                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3453180                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1201548                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.873943                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    27.000445                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.005364                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     1.036043                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   349.890748                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2074.243207                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.006592                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000253                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.085423                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.506407                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.598676                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2645                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          426                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1571                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          150                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          447                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.645752                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        56452604                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       56452604                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 18146314387467                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  60443044452                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             2724110                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       4293851                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        918511                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            391751                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                27                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp               27                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            2007904                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           2007902                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        2724117                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      3545361                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      3543322                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      3557437                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      3537386                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                14183506                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    151202304                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    151113152                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    151716352                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    150859776                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                604891584                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            884694                       # Total snoops (count)
system.l3bus.snoopTraffic                    31548352                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            5626146                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  5626146    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              5626146                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           4726285448                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                7.8                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           789278912                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.3                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           788886243                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           791953680                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           787574871                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.3                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst        16923                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data       928847                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst        16106                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       929782                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst        16891                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       923195                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst        16105                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       921522                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             3769371                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst        16923                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data       928847                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst        16106                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       929782                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst        16891                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       923195                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst        16105                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       921522                       # number of overall hits
system.l3cache.overall_hits::total            3769371                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst         1453                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       235554                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst         1441                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       234836                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst         1456                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       245315                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1458                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       241105                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            962650                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst         1453                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       235554                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst         1441                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       234836                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst         1456                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       245315                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1458                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       241105                       # number of overall misses
system.l3cache.overall_misses::total           962650                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst    190714077                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  43261154483                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst    190995803                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  42618344332                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst    158438400                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  42442435066                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    165645520                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  42943442409                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 171971170090                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst    190714077                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  43261154483                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst    190995803                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  42618344332                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst    158438400                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  42442435066                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    165645520                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  42943442409                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 171971170090                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst        18376                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      1164401                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst        17547                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1164618                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst        18347                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1168510                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst        17563                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1162627                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         4732021                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst        18376                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      1164401                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst        17547                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1164618                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst        18347                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1168510                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst        17563                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1162627                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        4732021                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.079071                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.202296                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.082122                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.201642                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.079359                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.209938                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.083015                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.207379                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.203433                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.079071                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.202296                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.082122                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.201642                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.079359                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.209938                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.083015                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.207379                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.203433                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 131255.386786                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 183657.057333                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 132543.929910                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 181481.307517                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 108817.582418                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 173011.984860                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 113611.467764                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 178110.957504                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 178643.505002                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 131255.386786                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 183657.057333                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 132543.929910                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 181481.307517                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 108817.582418                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 173011.984860                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 113611.467764                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 178110.957504                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 178643.505002                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         492943                       # number of writebacks
system.l3cache.writebacks::total               492943                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst         1453                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       235554                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst         1441                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       234836                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst         1456                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       245315                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1458                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       241105                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       962618                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst         1453                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       235554                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst         1441                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       234836                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst         1456                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       245315                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1458                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       241105                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       962618                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst    181037097                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  41692384823                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst    181398743                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  41054369872                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst    148741440                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  40808637166                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    155935240                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  41337683109                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 165560187490                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst    181037097                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  41692384823                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst    181398743                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  41054369872                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst    148741440                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  40808637166                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    155935240                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  41337683109                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 165560187490                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.079071                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.202296                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.082122                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.201642                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.079359                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.209938                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.083015                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.207379                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.203426                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.079071                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.202296                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.082122                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.201642                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.079359                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.209938                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.083015                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.207379                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.203426                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 124595.386786                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 176997.142154                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 125883.929910                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 174821.449318                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 102157.582418                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 166351.984860                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 106951.467764                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 171450.957504                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 171989.498939                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 124595.386786                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 176997.142154                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 125883.929910                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 174821.449318                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 102157.582418                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 166351.984860                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 106951.467764                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 171450.957504                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 171989.498939                       # average overall mshr miss latency
system.l3cache.replacements                    884694                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      3800908                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      3800908                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      3800908                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      3800908                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       918511                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       918511                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       918511                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       918511                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data           20                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            3                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total              27                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total           27                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data       469672                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       470181                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       467736                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       467629                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total          1875218                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        32253                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        32070                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        34787                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        33572                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         132686                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   7066435787                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   7145464808                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   7392373879                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   7190803084                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  28795077558                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       501925                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       502251                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       502523                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       501201                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      2007904                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.064259                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.063853                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.069225                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.066983                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.066082                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 219093.907140                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 222808.381915                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 212503.920401                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 214190.488621                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 217016.697753                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        32253                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        32070                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        34787                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        33572                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       132682                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   6851637467                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   6931885268                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   7160692459                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   6967213564                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  27911428758                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.064259                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.063853                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.069225                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.066983                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.066080                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 212434.113633                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 216148.589585                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 205843.920401                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 207530.488621                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 210363.340604                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst        16923                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       459175                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst        16106                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       459601                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst        16891                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       455459                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst        16105                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       453893                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      1894153                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst         1453                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       203301                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst         1441                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       202766                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst         1456                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       210528                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1458                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       207533                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       829964                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    190714077                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  36194718696                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    190995803                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  35472879524                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    158438400                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  35050061187                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    165645520                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  35752639325                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 143176092532                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst        18376                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       662476                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst        17547                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       662367                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst        18347                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       665987                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst        17563                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       661426                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      2724117                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.079071                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.306881                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.082122                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.306123                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.079359                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.316114                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.083015                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.313766                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.304673                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 131255.386786                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 178035.123762                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 132543.929910                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 174944.909521                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 108817.582418                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 166486.458747                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 113611.467764                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 172274.478396                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 172508.798613                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1453                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       203301                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1441                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       202766                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1456                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       210528                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1458                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       207533                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       829936                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    181037097                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  34840747356                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    181398743                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  34122484604                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    148741440                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  33647944707                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    155935240                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  34370469545                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 137648758732                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.079071                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.306881                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.082122                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.306123                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.079359                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.316114                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.083015                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.313766                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.304662                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 124595.386786                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 171375.189281                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 125883.929910                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 168285.040904                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 102157.582418                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 159826.458747                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 106951.467764                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 165614.478396                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 165854.666784                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            58716.690928                       # Cycle average of tags in use
system.l3cache.tags.total_refs                8488817                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              4719291                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.798748                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         18146465482554                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 58716.690928                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.895946                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.895946                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65199                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          438                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         3723                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        31939                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        29099                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.994858                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            155942763                       # Number of tag accesses
system.l3cache.tags.data_accesses           155942763                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    492937.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      1453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    235551.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      1441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    234831.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      1456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    245315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    241103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003860184302                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        29353                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        29354                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1730681                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             472453                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      962613                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     492937                       # Number of write requests accepted
system.mem_ctrls.readBursts                    962613                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   492937                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.29                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        28                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                962613                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               492937                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  157756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  139244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  118182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  115299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   99334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   83757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   66246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   52682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   39084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   29601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  23020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  17302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  10148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   4892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  12727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  14514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  16544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  18627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  20478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  22272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  24568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  27133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  29874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  32783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  36097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  39405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  39985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  17118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  14280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  11960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                   9681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                   7949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                   6311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                   5073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                   3990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                   3319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                   2716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                   2300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                   1935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                   1633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   1275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                   1143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                   1031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                    940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                    898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                    844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                    864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                    909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                    990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                   1016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                  1052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                  1070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                  1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                  1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                  1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                  1022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                  1005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                   928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                   852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                   756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                   656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                   508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                   474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                   393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                   319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                   244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                    85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                    61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                    24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                    18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                    42                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        29354                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.793078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    344.902655                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        29343     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            7      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-58367            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         29354                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        29353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.791095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.623110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.310258                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         27461     93.55%     93.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          1242      4.23%     97.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27           308      1.05%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31           165      0.56%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            62      0.21%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            41      0.14%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            18      0.06%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            10      0.03%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            15      0.05%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             7      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             6      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             3      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             3      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-171            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::200-203            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::216-219            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::472-475            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         29353                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                61607232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             31547968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1019.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    521.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   60442969860                       # Total gap between requests
system.mem_ctrls.avgGap                      41525.86                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        92992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data     15075264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        92224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     15029184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        93184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     15700160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        93312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     15430592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     31543936                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 1538505.959802393336                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 249412675.387070566416                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 1525799.785323639866                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 248650304.918345361948                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 1541682.503422081703                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 259751266.021282941103                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 1543800.199168540537                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 255291398.779240489006                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 521878586.670092761517                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst         1453                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       235554                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst         1441                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       234831                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst         1456                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       245315                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1458                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       241105                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       492937                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst    126536816                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  32843743574                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst    127345854                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  32233375698                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     94136483                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data  31593846453                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst    101265970                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  32282062703                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3346184202137                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     87086.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    139431.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     88373.25                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    137262.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     64654.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    128788.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     69455.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    133892.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6788259.36                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           567800                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               9816                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                    34830                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  70780                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           22                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            4                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            2                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            1                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            2                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        92992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data     15075456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        92224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     15029184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        93184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     15700160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        93312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     15430720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      61609280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        92992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        92224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        93184                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        93312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       372224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     31547968                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     31547968                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst         1453                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       235554                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst         1441                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       234831                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst         1456                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       245315                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1458                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       241105                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         962645                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       492937                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        492937                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         2118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         6353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         2118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         6353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         2118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         6353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         2118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         6353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      1538506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    249415852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      1525800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    248650305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst      1541683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    259751266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst      1543800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    255293516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1019294611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         2118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         2118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         2118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         2118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      1538506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      1525800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst      1541683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst      1543800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      6158259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    521945294                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       521945294                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    521945294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         2118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         6353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         2118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         6353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         2118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         6353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         2118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         6353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      1538506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    249415852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      1525800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    248650305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst      1541683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    259751266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst      1543800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    255293516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1541239905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               962608                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              492874                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        30565                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        30264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        30609                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        30734                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        30933                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        30771                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        30662                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        30475                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        30126                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        30670                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        29605                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        29388                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        29958                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        30027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        29423                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        29568                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        29592                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        29781                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        29427                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        29590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        29599                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        29741                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        29562                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        29484                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        30818                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        30264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        30140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        30302                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        29927                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        29983                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        30439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        30181                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        15244                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        15264                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        15907                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        16049                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        15656                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        15571                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        16252                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        16087                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        16038                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        16027                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        15362                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        15385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        15303                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        15239                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        15257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        15438                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        14990                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        15008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        15030                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        14930                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        14802                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        14837                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        14790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        14882                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        15582                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        15475                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        15272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        15287                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        15452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        15562                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        15545                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        15351                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            112564374415                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3207409856                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       129402313551                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               116936.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          134428.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              711294                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             176355                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.89                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           35.78                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       567810                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   164.047551                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   107.972623                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   204.490953                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       353943     62.33%     62.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       106941     18.83%     81.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        40665      7.16%     88.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        22189      3.91%     92.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        11811      2.08%     94.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        10328      1.82%     96.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4719      0.83%     96.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         5478      0.96%     97.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        11736      2.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       567810                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              61606912                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           31543936                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1019.255434                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              521.878587                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.02                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1770927185.664000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2354321330.625583                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   4049034202.214411                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  1852446165.023996                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 21548163613.467587                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 33665727948.149899                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 13589720880.425447                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  78830341325.568680                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1304.208426                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  20399874940                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5443900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  34599269512                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             829958                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       492937                       # Transaction distribution
system.membus.trans_dist::CleanEvict           391751                       # Transaction distribution
system.membus.trans_dist::ReadExReq            132685                       # Transaction distribution
system.membus.trans_dist::ReadExResp           132684                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         829960                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2809975                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2809975                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2809975                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     93157056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     93157056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                93157056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            962645                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  962645    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              962645                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          1271761968                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1754214413                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       38178414                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     30608738                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       554743                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     18148094                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       18121296                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.852337                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        1968475                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           44                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2007435                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      1981171                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        26264                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted         1535                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     38877448                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       554491                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    175709009                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.595910                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.385278                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     94074227     53.54%     53.54% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     13877071      7.90%     61.44% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      3420054      1.95%     63.38% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      7179049      4.09%     67.47% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      5746412      3.27%     70.74% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      3965267      2.26%     73.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2805512      1.60%     74.59% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      2905946      1.65%     76.25% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     41735471     23.75%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    175709009                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249822578                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     456124771                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           95432928                       # Number of memory references committed
system.switch_cpus0.commit.loads             69281798                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          33062236                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         252902947                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          282239529                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      1781690                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       156941      0.03%      0.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    206167588     45.20%     45.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        10835      0.00%     45.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     45.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd     65041302     14.26%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      8954656      1.96%     61.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     23220005      5.09%     67.79% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt     17698310      3.88%     71.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      5533646      1.21%     73.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     26610445      5.83%     78.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     15185434      3.33%     82.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      6521244      1.43%     83.84% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     54096364     11.86%     95.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     19629886      4.30%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    456124771                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     41735471                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         8334843                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     99494092                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         60003147                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     12358093                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        724620                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     17517353                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred         3889                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     511580019                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts        19702                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           77827283                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           30570715                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                23926                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                11384                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      1232687                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             284734220                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           38178414                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     22070942                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            178926105                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        1456892                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.tlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.miscStallCycles         3631                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles        23931                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         36800264                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        10429                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    180914801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     2.899393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.467753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        94832806     52.42%     52.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         5305293      2.93%     55.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         4935691      2.73%     58.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         8470914      4.68%     62.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         4964182      2.74%     65.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         6443630      3.56%     69.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         5157710      2.85%     71.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         5504085      3.04%     74.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        45300490     25.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    180914801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.210337                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.568692                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           36804187                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                 3994                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            5323288                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        7735651                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         1651                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        10873                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       6543281                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads      1005257                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache          8419                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  60443054775                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        724620                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        13184879                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       44318323                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         67089866                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     55597107                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     506499446                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      1598187                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      12403980                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      14508576                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      26272362                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    535607761                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1163270153                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       434620885                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        323006984                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    486018749                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        49588966                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         55728707                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               626886605                       # The number of ROB reads
system.switch_cpus0.rob.writes              995214209                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249822578                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          456124771                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       38181083                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     30610553                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       554899                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     18148855                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       18121851                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.851208                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        1968553                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect           41                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2007969                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      1981465                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        26504                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         1598                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     38899286                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       554746                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    175715558                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.595768                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.385064                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     94075543     53.54%     53.54% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     13877474      7.90%     61.44% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      3419884      1.95%     63.38% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      7181471      4.09%     67.47% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      5750632      3.27%     70.74% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      3971813      2.26%     73.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2804339      1.60%     74.60% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      2907673      1.65%     76.25% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     41726729     23.75%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    175715558                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249817261                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     456116825                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           95430359                       # Number of memory references committed
system.switch_cpus1.commit.loads             69281141                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          33061566                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         252899125                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          282232882                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      1781690                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       156940      0.03%      0.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    206163488     45.20%     45.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        10833      0.00%     45.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     45.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd     65040028     14.26%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      8954656      1.96%     61.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     23220005      5.09%     67.79% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     17698310      3.88%     71.81% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      5533646      1.21%     73.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     26610445      5.83%     78.86% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     15185414      3.33%     82.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      6521243      1.43%     83.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     54095727     11.86%     95.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     19627975      4.30%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    456116825                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     41726729                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         8313243                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     99522857                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         60010186                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     12353341                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        724803                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     17517632                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred         3911                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     511604039                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts        19885                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           77831581                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           30569920                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                23900                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                11385                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1206232                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             284748552                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           38181083                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     22071869                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            178961388                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        1457310                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.tlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.miscStallCycles         3764                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles        24396                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         36801184                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes         9896                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    180924436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     2.899465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.467753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        94835503     52.42%     52.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         5306793      2.93%     55.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         4934447      2.73%     58.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         8470844      4.68%     62.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         4965778      2.74%     65.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         6443921      3.56%     69.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         5158341      2.85%     71.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         5507358      3.04%     74.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        45301451     25.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    180924436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.210352                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.568771                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           36805227                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                 4115                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            5323726                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        7742087                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         1581                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        10877                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       6548093                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads      1005328                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache          8471                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  60443054775                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        724803                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        13163453                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       44166172                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         67092462                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     55777540                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     506521322                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      1590416                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      12567505                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      14475248                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      26489958                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    535628150                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1163335082                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       434659088                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        323013681                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    486009408                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        49618682                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         55730739                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               626915788                       # The number of ROB reads
system.switch_cpus1.rob.writes              995245151                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249817261                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          456116825                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       38198603                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     30629409                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       555311                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     18169687                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       18142882                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.852474                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        1968446                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           41                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      2007371                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      1980987                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        26384                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted         1499                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     38860550                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       553940                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    175781502                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.596625                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.385305                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     94082278     53.52%     53.52% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     13882784      7.90%     61.42% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      3434281      1.95%     63.37% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      7186520      4.09%     67.46% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      5752795      3.27%     70.73% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      3966201      2.26%     72.99% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2809023      1.60%     74.59% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      2909591      1.66%     76.24% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     41758029     23.76%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    175781502                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     456438598                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           95535532                       # Number of memory references committed
system.switch_cpus2.commit.loads             69324056                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          33082923                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         253088912                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          282469051                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      1781692                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       157149      0.03%      0.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    206294742     45.20%     45.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        10887      0.00%     45.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     45.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     65125111     14.27%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      8954656      1.96%     61.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     23220005      5.09%     67.79% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     17698310      3.88%     71.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      5533646      1.21%     73.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     26610445      5.83%     78.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     15185787      3.33%     82.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      6521339      1.43%     83.83% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     54138269     11.86%     95.69% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     19690137      4.31%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    456438598                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     41758029                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         8345943                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     99512786                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         60028825                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     12372897                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        723881                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     17537968                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred         3988                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     511880615                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts        20738                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           77868181                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           30630209                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                24732                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                11405                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      1229113                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             284906221                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           38198603                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     22092315                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            179005427                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        1455604                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles         2606                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles        19390                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         36820188                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes        10513                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    180984338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     2.899951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.467774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        94848767     52.41%     52.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         5306281      2.93%     55.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         4945403      2.73%     58.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         8472361      4.68%     62.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         4973824      2.75%     65.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         6444032      3.56%     69.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         5164415      2.85%     71.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         5504460      3.04%     74.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        45324795     25.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    180984338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.210448                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.569639                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           36823087                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                 2970                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            5320045                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        7733044                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         1605                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        10621                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       6542494                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads      1004802                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache          9005                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  60443054775                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        723881                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        13202393                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       43810211                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         67123581                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     56124266                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     506798851                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      1593704                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      12665951                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      14373500                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      26927933                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    535927814                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1163894297                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       434944869                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        323061780                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    486355473                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps        49572207                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         55821394                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               627233469                       # The number of ROB reads
system.switch_cpus2.rob.writes              995805210                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          456438598                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       38192631                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     30623038                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       555271                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     18162046                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       18135007                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.851124                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        1968499                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           43                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2007431                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      1981525                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        25906                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted         1595                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     38893744                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       554348                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    175774340                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.595935                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.385085                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     94099089     53.53%     53.53% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     13880678      7.90%     61.43% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      3429561      1.95%     63.38% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      7184356      4.09%     67.47% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      5752028      3.27%     70.74% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      3969672      2.26%     73.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2806778      1.60%     74.60% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      2908713      1.65%     76.25% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     41743465     23.75%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    175774340                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249921755                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     456298719                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           95489779                       # Number of memory references committed
system.switch_cpus3.commit.loads             69304787                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          33073848                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         253005193                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          282367568                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      1781691                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       157079      0.03%      0.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    206238899     45.20%     45.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult        10861      0.00%     45.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     45.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     65086924     14.26%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      8954656      1.96%     61.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     23220005      5.09%     67.79% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     17698310      3.88%     71.81% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      5533646      1.21%     73.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     26610445      5.83%     78.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     15185612      3.33%     82.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      6521293      1.43%     83.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     54119175     11.86%     95.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     19663699      4.31%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    456298719                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     41743465                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         8325003                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     99541870                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         60035079                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     12356158                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        724335                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     17530322                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred         3947                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     511785612                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts        20524                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           77854825                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           30605346                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                24420                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                11395                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      1207173                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             284853087                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           38192631                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     22085031                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            179024133                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        1456444                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.tlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.miscStallCycles         3021                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles        19901                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         36815433                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes         9940                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    180982451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     2.899526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.467790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        94867195     52.42%     52.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         5303028      2.93%     55.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4941881      2.73%     58.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         8467980      4.68%     62.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         4972784      2.75%     65.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         6440008      3.56%     69.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         5165019      2.85%     71.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         5505164      3.04%     74.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        45319392     25.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    180982451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.210415                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.569346                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           36818738                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                 3375                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206757431919                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            5321168                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        7741183                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         1589                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        10718                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       6548399                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads      1005208                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache          8730                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  60443054775                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        724335                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        13176420                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       44108499                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         67119544                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     55853647                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     506702084                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      1622971                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      12576049                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      14502992                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      26548541                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    535826749                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1163723682                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       434866668                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        323043284                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    486206194                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        49620440                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         55742362                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               627134186                       # The number of ROB reads
system.switch_cpus3.rob.writes              995597205                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249921755                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          456298719                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
