verilog work "../../hls-starter-1.0/hls-starter-1.0/coprocess/example/syn/verilog/xillybus_wrapper_xilly_decprint_powers10.v"
verilog work "../../hls-starter-1.0/hls-starter-1.0/coprocess/example/syn/verilog/xillybus_wrapper_xilly_decprint_out.v"
verilog work "src/xillybus_core.v"
verilog work "src/system.v"
verilog work "src/fifo_8x2048.v"
verilog work "src/fifo_32x512.v"
verilog work "../../hls-starter-1.0/hls-starter-1.0/coprocess/example/syn/verilog/xillybus_wrapper_xilly_puts_1.v"
verilog work "../../hls-starter-1.0/hls-starter-1.0/coprocess/example/syn/verilog/xillybus_wrapper_xilly_decprint.v"
verilog work "../../hls-starter-1.0/hls-starter-1.0/coprocess/example/syn/verilog/xillybus_wrapper_p_str7.v"
verilog work "../../hls-starter-1.0/hls-starter-1.0/coprocess/example/syn/verilog/xillybus_wrapper_p_str6.v"
verilog work "../../hls-starter-1.0/hls-starter-1.0/coprocess/example/syn/verilog/xillybus_wrapper_p_str5.v"
verilog work "../../hls-starter-1.0/hls-starter-1.0/coprocess/example/syn/verilog/xillybus_wrapper_p_str4.v"
verilog work "../../hls-starter-1.0/hls-starter-1.0/coprocess/example/syn/verilog/xillybus_wrapper_p_str3.v"
verilog work "src/xillybus.v"
verilog work "src/smbus.v"
verilog work "src/i2s_audio.v"
verilog work "../../hls-starter-1.0/hls-starter-1.0/coprocess/example/syn/verilog/xillybus_wrapper.v"
verilog work "src/xillydemo.v"
