Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: Spi.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Spi.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Spi"
Output Format                      : NGC
Target Device                      : xc3s50an-4-tqg144

---- Source Options
Top Module Name                    : Spi
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "SPI.v" in library work
Module <Spi> compiled
No errors in compilation
Analysis of file <"Spi.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Spi> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Spi>.
Module <Spi> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Spi>.
    Related source file is "SPI.v".
WARNING:Xst:653 - Signal <B9> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B8> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B7> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B6> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B5> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B4> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B39> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B38> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B37> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B36> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B35> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B34> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B33> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B32> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B31> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B30> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B3> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B29> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B28> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B27> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B26> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B25> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B24> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B23> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B22> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B21> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B20> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B2> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B19> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B18> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B17> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B16> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B15> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B14> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B13> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B12> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B11> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B10> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <B1> is used but never assigned. This sourceless signal will be automatically connected to value 0.
    Found 1-bit tristate buffer for signal <MIC0>.
    Found 1-bit tristate buffer for signal <MIC1>.
    Found 1-bit tristate buffer for signal <MIC10>.
    Found 1-bit tristate buffer for signal <MIC11>.
    Found 1-bit tristate buffer for signal <MIC12>.
    Found 1-bit tristate buffer for signal <MIC13>.
    Found 1-bit tristate buffer for signal <MIC14>.
    Found 1-bit tristate buffer for signal <MIC15>.
    Found 1-bit tristate buffer for signal <MIC16>.
    Found 1-bit tristate buffer for signal <MIC17>.
    Found 1-bit tristate buffer for signal <MIC18>.
    Found 1-bit tristate buffer for signal <MIC19>.
    Found 1-bit tristate buffer for signal <MIC2>.
    Found 1-bit tristate buffer for signal <MIC20>.
    Found 1-bit tristate buffer for signal <MIC21>.
    Found 1-bit tristate buffer for signal <MIC22>.
    Found 1-bit tristate buffer for signal <MIC23>.
    Found 1-bit tristate buffer for signal <MIC24>.
    Found 1-bit tristate buffer for signal <MIC25>.
    Found 1-bit tristate buffer for signal <MIC26>.
    Found 1-bit tristate buffer for signal <MIC27>.
    Found 1-bit tristate buffer for signal <MIC28>.
    Found 1-bit tristate buffer for signal <MIC29>.
    Found 1-bit tristate buffer for signal <MIC3>.
    Found 1-bit tristate buffer for signal <MIC30>.
    Found 1-bit tristate buffer for signal <MIC31>.
    Found 1-bit tristate buffer for signal <MIC32>.
    Found 1-bit tristate buffer for signal <MIC33>.
    Found 1-bit tristate buffer for signal <MIC34>.
    Found 1-bit tristate buffer for signal <MIC35>.
    Found 1-bit tristate buffer for signal <MIC36>.
    Found 1-bit tristate buffer for signal <MIC37>.
    Found 1-bit tristate buffer for signal <MIC38>.
    Found 1-bit tristate buffer for signal <MIC39>.
    Found 1-bit tristate buffer for signal <MIC4>.
    Found 1-bit tristate buffer for signal <MIC5>.
    Found 1-bit tristate buffer for signal <MIC6>.
    Found 1-bit tristate buffer for signal <MIC7>.
    Found 1-bit tristate buffer for signal <MIC8>.
    Found 1-bit tristate buffer for signal <MIC9>.
    Found 1-bit tristate buffer for signal <ZIF0>.
    Found 1-bit tristate buffer for signal <ZIF1>.
    Found 1-bit tristate buffer for signal <ZIF10>.
    Found 1-bit tristate buffer for signal <ZIF11>.
    Found 1-bit tristate buffer for signal <ZIF12>.
    Found 1-bit tristate buffer for signal <ZIF13>.
    Found 1-bit tristate buffer for signal <ZIF14>.
    Found 1-bit tristate buffer for signal <ZIF15>.
    Found 1-bit tristate buffer for signal <ZIF16>.
    Found 1-bit tristate buffer for signal <ZIF17>.
    Found 1-bit tristate buffer for signal <ZIF18>.
    Found 1-bit tristate buffer for signal <ZIF19>.
    Found 1-bit tristate buffer for signal <ZIF2>.
    Found 1-bit tristate buffer for signal <ZIF20>.
    Found 1-bit tristate buffer for signal <ZIF21>.
    Found 1-bit tristate buffer for signal <ZIF22>.
    Found 1-bit tristate buffer for signal <ZIF23>.
    Found 1-bit tristate buffer for signal <ZIF24>.
    Found 1-bit tristate buffer for signal <ZIF25>.
    Found 1-bit tristate buffer for signal <ZIF26>.
    Found 1-bit tristate buffer for signal <ZIF27>.
    Found 1-bit tristate buffer for signal <ZIF28>.
    Found 1-bit tristate buffer for signal <ZIF29>.
    Found 1-bit tristate buffer for signal <ZIF3>.
    Found 1-bit tristate buffer for signal <ZIF30>.
    Found 1-bit tristate buffer for signal <ZIF31>.
    Found 1-bit tristate buffer for signal <ZIF32>.
    Found 1-bit tristate buffer for signal <ZIF33>.
    Found 1-bit tristate buffer for signal <ZIF34>.
    Found 1-bit tristate buffer for signal <ZIF35>.
    Found 1-bit tristate buffer for signal <ZIF36>.
    Found 1-bit tristate buffer for signal <ZIF37>.
    Found 1-bit tristate buffer for signal <ZIF38>.
    Found 1-bit tristate buffer for signal <ZIF39>.
    Found 1-bit tristate buffer for signal <ZIF4>.
    Found 1-bit tristate buffer for signal <ZIF5>.
    Found 1-bit tristate buffer for signal <ZIF6>.
    Found 1-bit tristate buffer for signal <ZIF7>.
    Found 1-bit tristate buffer for signal <ZIF8>.
    Found 1-bit tristate buffer for signal <ZIF9>.
    Found 1-bit register for signal <A0>.
    Found 1-bit register for signal <A1>.
    Found 1-bit register for signal <A10>.
    Found 1-bit register for signal <A11>.
    Found 1-bit register for signal <A12>.
    Found 1-bit register for signal <A13>.
    Found 1-bit register for signal <A14>.
    Found 1-bit register for signal <A15>.
    Found 1-bit register for signal <A16>.
    Found 1-bit register for signal <A17>.
    Found 1-bit register for signal <A18>.
    Found 1-bit register for signal <A19>.
    Found 1-bit register for signal <A2>.
    Found 1-bit register for signal <A20>.
    Found 1-bit register for signal <A21>.
    Found 1-bit register for signal <A22>.
    Found 1-bit register for signal <A23>.
    Found 1-bit register for signal <A24>.
    Found 1-bit register for signal <A25>.
    Found 1-bit register for signal <A26>.
    Found 1-bit register for signal <A27>.
    Found 1-bit register for signal <A28>.
    Found 1-bit register for signal <A29>.
    Found 1-bit register for signal <A3>.
    Found 1-bit register for signal <A30>.
    Found 1-bit register for signal <A31>.
    Found 1-bit register for signal <A32>.
    Found 1-bit register for signal <A33>.
    Found 1-bit register for signal <A34>.
    Found 1-bit register for signal <A35>.
    Found 1-bit register for signal <A36>.
    Found 1-bit register for signal <A37>.
    Found 1-bit register for signal <A38>.
    Found 1-bit register for signal <A39>.
    Found 1-bit register for signal <A4>.
    Found 1-bit register for signal <A5>.
    Found 1-bit register for signal <A6>.
    Found 1-bit register for signal <A7>.
    Found 1-bit register for signal <A8>.
    Found 1-bit register for signal <A9>.
    Found 1-bit register for signal <B0>.
    Found 4-bit up counter for signal <count>.
    Found 7-bit register for signal <i>.
    Found 7-bit adder for signal <old_i_1$addsub0000> created at line 518.
    Found 8-bit register for signal <SPIData0>.
    Found 8-bit register for signal <SPIData1>.
    Found 8-bit register for signal <SPIData10>.
    Found 8-bit register for signal <SPIData11>.
    Found 8-bit register for signal <SPIData12>.
    Found 8-bit register for signal <SPIData13>.
    Found 8-bit register for signal <SPIData14>.
    Found 8-bit register for signal <SPIData15>.
    Found 8-bit register for signal <SPIData16>.
    Found 8-bit register for signal <SPIData17>.
    Found 8-bit register for signal <SPIData18>.
    Found 8-bit register for signal <SPIData19>.
    Found 8-bit register for signal <SPIData2>.
    Found 8-bit register for signal <SPIData20>.
    Found 8-bit register for signal <SPIData21>.
    Found 8-bit register for signal <SPIData22>.
    Found 8-bit register for signal <SPIData23>.
    Found 8-bit register for signal <SPIData24>.
    Found 8-bit register for signal <SPIData25>.
    Found 8-bit register for signal <SPIData26>.
    Found 8-bit register for signal <SPIData27>.
    Found 8-bit register for signal <SPIData28>.
    Found 8-bit register for signal <SPIData29>.
    Found 8-bit register for signal <SPIData3>.
    Found 8-bit register for signal <SPIData30>.
    Found 8-bit register for signal <SPIData31>.
    Found 8-bit register for signal <SPIData32>.
    Found 8-bit register for signal <SPIData33>.
    Found 8-bit register for signal <SPIData34>.
    Found 8-bit register for signal <SPIData35>.
    Found 8-bit register for signal <SPIData36>.
    Found 8-bit register for signal <SPIData37>.
    Found 8-bit register for signal <SPIData38>.
    Found 8-bit register for signal <SPIData39>.
    Found 8-bit register for signal <SPIData4>.
    Found 8-bit register for signal <SPIData5>.
    Found 8-bit register for signal <SPIData6>.
    Found 8-bit register for signal <SPIData7>.
    Found 8-bit register for signal <SPIData8>.
    Found 8-bit register for signal <SPIData9>.
    Summary:
	inferred   1 Counter(s).
	inferred 368 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  80 Tristate(s).
Unit <Spi> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 7-bit adder                                           : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 82
 1-bit register                                        : 41
 7-bit register                                        : 1
 8-bit register                                        : 40
# Tristates                                            : 80
 1-bit tristate buffer                                 : 80

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 7-bit adder                                           : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 368
 Flip-Flops                                            : 368

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Spi> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Spi, actual ratio is 426.
Optimizing block <Spi> to meet ratio 100 (+ 5) of 704 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <Spi>, final ratio is 389.
FlipFlop i_3 has been replicated 1 time(s)
FlipFlop i_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 374
 Flip-Flops                                            : 374

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Spi.ngr
Top Level Output File Name         : Spi
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 84

Cell Usage :
# BELS                             : 4959
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 306
#      LUT2_D                      : 2
#      LUT3                        : 937
#      LUT3_D                      : 6
#      LUT4                        : 3532
#      LUT4_D                      : 8
#      LUT4_L                      : 1
#      MUXF5                       : 163
#      VCC                         : 1
# FlipFlops/Latches                : 374
#      FD                          : 19
#      FDE                         : 333
#      FDS                         : 22
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 83
#      IBUF                        : 3
#      IOBUF                       : 41
#      OBUFT                       : 39
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50antqg144-4 

 Number of Slices:                     2749  out of    704   390% (*) 
 Number of Slice Flip Flops:            374  out of   1408    26%  
 Number of 4 input LUTs:               4794  out of   1408   340% (*) 
 Number of IOs:                          84
 Number of bonded IOBs:                  84  out of    108    77%  
 Number of GCLKs:                         2  out of     24     8%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
SCK                                | BUFGP                  | 333   |
CS                                 | IBUF+BUFG              | 41    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.282ns (Maximum Frequency: 189.322MHz)
   Minimum input arrival time before clock: 15.523ns
   Maximum output required time after clock: 7.359ns
   Maximum combinational path delay: 7.632ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SCK'
  Clock period: 5.282ns (frequency: 189.322MHz)
  Total number of paths / destination ports: 2690 / 613
-------------------------------------------------------------------------
Delay:               5.282ns (Levels of Logic = 4)
  Source:            i_0 (FF)
  Destination:       i_5 (FF)
  Source Clock:      SCK rising
  Destination Clock: SCK rising

  Data Path: i_0 to i_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.591   1.177  i_0 (i_0)
     LUT3_D:I0->O          3   0.648   0.563  Madd_old_i_1_addsub0000_cy<2>11 (Madd_old_i_1_addsub0000_cy<2>)
     LUT3:I2->O            2   0.648   0.479  i_cmp_eq000050_SW0_SW0_SW0_SW0 (N1068)
     LUT4:I2->O            1   0.648   0.000  i_mux0000<1>1_F (N1211)
     MUXF5:I0->O           1   0.276   0.000  i_mux0000<1>1 (i_mux0000<1>)
     FDE:D                     0.252          i_5
    ----------------------------------------
    Total                      5.282ns (3.063ns logic, 2.219ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CS'
  Clock period: 3.979ns (frequency: 251.319MHz)
  Total number of paths / destination ports: 41 / 41
-------------------------------------------------------------------------
Delay:               3.979ns (Levels of Logic = 3)
  Source:            B0 (FF)
  Destination:       B0 (FF)
  Source Clock:      CS rising
  Destination Clock: CS rising

  Data Path: B0 to B0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.591   0.527  B0 (B0)
     LUT4:I1->O            1   0.643   0.500  B0_mux000019680 (B0_mux000019680)
     LUT4_L:I1->LO         1   0.643   0.180  B0_mux000020077 (B0_mux000020077)
     LUT4:I1->O            1   0.643   0.000  B0_mux0000213111 (B0_mux000021311)
     FDS:D                     0.252          B0
    ----------------------------------------
    Total                      3.979ns (2.772ns logic, 1.207ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SCK'
  Total number of paths / destination ports: 373 / 373
-------------------------------------------------------------------------
Offset:              4.920ns (Levels of Logic = 3)
  Source:            CS (PAD)
  Destination:       SPIData2_0 (FF)
  Destination Clock: SCK rising

  Data Path: CS to SPIData2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   0.849   1.143  CS_IBUF (CS_IBUF1)
     LUT4_D:I0->O          3   0.648   0.563  SPIData0_and00024_SW0 (N1101)
     LUT4:I2->O            8   0.648   0.757  SPIData8_not00011 (SPIData8_not0001)
     FDE:CE                    0.312          SPIData8_0
    ----------------------------------------
    Total                      4.920ns (2.457ns logic, 2.463ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CS'
  Total number of paths / destination ports: 11274 / 42
-------------------------------------------------------------------------
Offset:              15.523ns (Levels of Logic = 16)
  Source:            ZIF13 (PAD)
  Destination:       B0 (FF)
  Destination Clock: CS rising

  Data Path: ZIF13 to B0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          40   0.849   1.345  ZIF13_IOBUF (N12)
     LUT4:I1->O            1   0.643   0.452  B0_mux000013405 (B0_mux000013405)
     LUT4:I2->O            1   0.648   0.452  B0_mux000013407 (B0_mux000013407)
     LUT3:I2->O            1   0.648   0.452  B0_mux000013449 (B0_mux000013449)
     LUT4:I2->O            1   0.648   0.000  B0_mux000013660_G (N7521)
     MUXF5:I1->O           1   0.276   0.563  B0_mux000013660 (B0_mux000013660)
     LUT2:I0->O            1   0.648   0.000  B0_mux0000137812 (B0_mux0000137812)
     MUXF5:I0->O           2   0.276   0.450  B0_mux000013781_f5 (B0_mux000013781)
     LUT4:I3->O            1   0.648   0.000  B0_mux000019912_SW1_G (N1192)
     MUXF5:I1->O           2   0.276   0.590  B0_mux000019912_SW1 (N1024)
     LUT4:I0->O            2   0.648   0.590  B0_mux000019879_SW1 (N1057)
     LUT4:I0->O            3   0.648   0.674  B0_mux000019813_SW1 (N1074)
     LUT4:I0->O            1   0.648   0.000  B0_mux000019945_SW0_F (N1209)
     MUXF5:I0->O           1   0.276   0.452  B0_mux000019945_SW0 (N1089)
     LUT4_L:I2->LO         1   0.648   0.180  B0_mux000020077 (B0_mux000020077)
     LUT4:I1->O            1   0.643   0.000  B0_mux0000213111 (B0_mux000021311)
     FDS:D                     0.252          B0
    ----------------------------------------
    Total                     15.523ns (9.323ns logic, 6.200ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CS'
  Total number of paths / destination ports: 41 / 41
-------------------------------------------------------------------------
Offset:              5.558ns (Levels of Logic = 1)
  Source:            B0 (FF)
  Destination:       MIC0 (PAD)
  Source Clock:      CS rising

  Data Path: B0 to MIC0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.591   0.447  B0 (B0)
     IOBUF:I->IO               4.520          MIC0_IOBUF (MIC0)
    ----------------------------------------
    Total                      5.558ns (5.111ns logic, 0.447ns route)
                                       (92.0% logic, 8.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SCK'
  Total number of paths / destination ports: 160 / 80
-------------------------------------------------------------------------
Offset:              7.359ns (Levels of Logic = 2)
  Source:            SPIData14_0 (FF)
  Destination:       ZIF14 (PAD)
  Source Clock:      SCK rising

  Data Path: SPIData14_0 to ZIF14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             30   0.591   1.405  SPIData14_0 (SPIData14_0)
     LUT3:I0->O            1   0.648   0.420  ZIF14_or0000_inv1 (ZIF14_or0000_inv)
     IOBUF:T->IO               4.295          ZIF14_IOBUF (ZIF14)
    ----------------------------------------
    Total                      7.359ns (5.534ns logic, 1.825ns route)
                                       (75.2% logic, 24.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 80 / 80
-------------------------------------------------------------------------
Delay:               7.632ns (Levels of Logic = 3)
  Source:            WR (PAD)
  Destination:       MIC0 (PAD)

  Data Path: WR to MIC0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.849   1.420  WR_IBUF (WR_IBUF)
     LUT3:I0->O            1   0.648   0.420  MIC9_or0000_inv1 (MIC9_or0000_inv)
     OBUFT:T->O                4.295          MIC9_OBUFT (MIC9)
    ----------------------------------------
    Total                      7.632ns (5.792ns logic, 1.840ns route)
                                       (75.9% logic, 24.1% route)

=========================================================================


Total REAL time to Xst completion: 163.00 secs
Total CPU time to Xst completion: 162.12 secs
 
--> 

Total memory usage is 437692 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   41 (   0 filtered)
Number of infos    :    0 (   0 filtered)

