// Seed: 522692665
module module_0 ();
  wor id_1, id_2, id_3, id_4, id_5, id_6 = (!id_3 << 1) == id_3;
  assign id_5 = 1;
  id_7(
      .id_0(1)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1
    , id_22,
    input wand id_2,
    output uwire id_3,
    output uwire id_4
    , id_23,
    input tri0 id_5,
    output wor id_6,
    output supply1 id_7,
    input wand id_8,
    input tri0 id_9,
    output tri1 id_10,
    input wire id_11,
    input tri1 id_12,
    input tri0 id_13,
    input wire id_14,
    output supply0 id_15,
    output tri1 id_16,
    input tri1 id_17,
    input uwire id_18,
    input uwire id_19,
    input tri id_20
);
  assign id_15 = 1 < 1;
  nand (
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_17,
      id_18,
      id_19,
      id_2,
      id_20,
      id_22,
      id_23,
      id_5,
      id_8,
      id_9);
  module_0();
endmodule
