

================================================================
== Vitis HLS Report for 'generic_fmod_double_Pipeline_1'
================================================================
* Date:           Tue Apr  8 22:10:08 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        PositFFT
* Solution:       hls (Vivado IP Flow Target)
* Product family: azynquplus
* Target device:  xazu7ev-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.644 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     2100|     2100|  21.000 us|  21.000 us|  2099|  2099|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     2098|     2098|         1|          1|          1|  2098|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     321|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      45|    -|
|Register         |        -|     -|      82|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      82|     366|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln310_fu_123_p2   |         +|   0|  0|  61|          54|          54|
    |i_1_fu_149_p2         |         +|   0|  0|  20|          13|           2|
    |loop_2_fu_105_p2      |         +|   0|  0|  19|          12|           1|
    |icmp_ln308_fu_99_p2   |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln309_fu_117_p2  |      icmp|   0|  0|  61|          54|          53|
    |icmp_ln311_fu_137_p2  |      icmp|   0|  0|  20|          13|           1|
    |i_2_fu_163_p3         |    select|   0|  0|  13|           1|          13|
    |r_sh_1_fu_129_p3      |    select|   0|  0|  53|           1|          54|
    |r_sh_3_fu_155_p3      |    select|   0|  0|  53|           1|          54|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 321|         162|         246|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_46                  |   9|          2|   13|         26|
    |loop_fu_50               |   9|          2|   12|         24|
    |r_sh_fu_42               |   9|          2|   54|        108|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   81|        162|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_46                  |  13|   0|   13|          0|
    |loop_fu_50               |  12|   0|   12|          0|
    |r_sh_fu_42               |  54|   0|   54|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  82|   0|   82|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  generic_fmod<double>_Pipeline_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  generic_fmod<double>_Pipeline_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  generic_fmod<double>_Pipeline_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  generic_fmod<double>_Pipeline_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  generic_fmod<double>_Pipeline_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  generic_fmod<double>_Pipeline_1|  return value|
|zext_ln254         |   in|   10|     ap_none|                       zext_ln254|        scalar|
|zext_ln300         |   in|   53|     ap_none|                       zext_ln300|        scalar|
|r_sh_1_out         |  out|   54|      ap_vld|                       r_sh_1_out|       pointer|
|r_sh_1_out_ap_vld  |  out|    1|      ap_vld|                       r_sh_1_out|       pointer|
+-------------------+-----+-----+------------+---------------------------------+--------------+

