# ** Note: (vsim-220) '/tools/siemens/questa_2025.3/questasim/linux_x86_64/../modelsim.ini' is used as the ini file.
# vsim "+permissive" -64 -work /data/luca.colombo/snitch_cluster/target/sim/build/work-vsim -t 1ps -do "run -a" -c -quiet -ldflags "-Wl,-rpath,/data/luca.colombo/snitch_cluster/target/sim/build/work/lib -L/data/luca.colombo/snitch_cluster/target/sim/build/work/lib -lfesvr -lutil" tb_bin_opt "+permissive-off" "++/data/luca.colombo/snitch_cluster/sw/benchmarks/dot_product/build/bench_dot.elf" "++" 
# Start time: 17:15:54 on Oct 30,2025
# //  Questa Sim-64
# //  Version 2025.3 linux_x86_64 Sep 15 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# run -a
# [Tracer] Logging Hart          0 to logs/trace_hart_00000.dasm
# [Tracer] Logging Hart          1 to logs/trace_hart_00001.dasm
# [Tracer] Logging Hart          2 to logs/trace_hart_00002.dasm
# [Tracer] Logging Hart          3 to logs/trace_hart_00003.dasm
# [Tracer] Logging Hart          4 to logs/trace_hart_00004.dasm
# [Tracer] Logging Hart          5 to logs/trace_hart_00005.dasm
# [Tracer] Logging Hart          6 to logs/trace_hart_00006.dasm
# [Tracer] Logging Hart          7 to logs/trace_hart_00007.dasm
# [iDMA Tracer] Logging gen_backend[c].i_idma_backend_rw_axi to dma_trace_00008_00000.log
# [Tracer] Logging Hart          8 to logs/trace_hart_00008.dasm
# [NarrowAxi] Writing entry point 80000000 to scratch1
# [NarrowAxi] Setting Cluster Clint interrupt
# ** Error: [ASSERT FAILED] [tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[1].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown] RegWriteKnown:  (/data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv:2791)
#    Time: 2609 ns Started: 2609 ns  Scope: tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[1].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown File: /data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv Line: 2791
# ** Error: [ASSERT FAILED] [tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[1].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown] RegWriteKnown:  (/data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv:2791)
#    Time: 2610 ns Started: 2610 ns  Scope: tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[1].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown File: /data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv Line: 2791
# ** Error: [ASSERT FAILED] [tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[2].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown] RegWriteKnown:  (/data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv:2791)
#    Time: 2611 ns Started: 2611 ns  Scope: tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[2].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown File: /data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv Line: 2791
# ** Error: [ASSERT FAILED] [tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[2].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown] RegWriteKnown:  (/data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv:2791)
#    Time: 2612 ns Started: 2612 ns  Scope: tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[2].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown File: /data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv Line: 2791
# ** Error: [ASSERT FAILED] [tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[3].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown] RegWriteKnown:  (/data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv:2791)
#    Time: 2620 ns Started: 2620 ns  Scope: tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[3].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown File: /data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv Line: 2791
# ** Error: [ASSERT FAILED] [tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[4].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown] RegWriteKnown:  (/data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv:2791)
#    Time: 2621 ns Started: 2621 ns  Scope: tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[4].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown File: /data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv Line: 2791
# ** Error: [ASSERT FAILED] [tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[4].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown] RegWriteKnown:  (/data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv:2791)
#    Time: 2622 ns Started: 2622 ns  Scope: tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[4].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown File: /data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv Line: 2791
# ** Error: [ASSERT FAILED] [tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[3].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown] RegWriteKnown:  (/data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv:2791)
#    Time: 2622 ns Started: 2622 ns  Scope: tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[3].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown File: /data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv Line: 2791
# ** Error: [ASSERT FAILED] [tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[5].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown] RegWriteKnown:  (/data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv:2791)
#    Time: 2629 ns Started: 2629 ns  Scope: tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[5].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown File: /data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv Line: 2791
# ** Error: [ASSERT FAILED] [tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[5].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown] RegWriteKnown:  (/data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv:2791)
#    Time: 2630 ns Started: 2630 ns  Scope: tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[5].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown File: /data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv Line: 2791
# ** Error: [ASSERT FAILED] [tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[6].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown] RegWriteKnown:  (/data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv:2791)
#    Time: 2631 ns Started: 2631 ns  Scope: tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[6].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown File: /data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv Line: 2791
# ** Error: [ASSERT FAILED] [tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[6].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown] RegWriteKnown:  (/data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv:2791)
#    Time: 2632 ns Started: 2632 ns  Scope: tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[6].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown File: /data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv Line: 2791
# ** Error: [ASSERT FAILED] [tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[7].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown] RegWriteKnown:  (/data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv:2791)
#    Time: 2639 ns Started: 2639 ns  Scope: tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[7].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown File: /data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv Line: 2791
# ** Error: [ASSERT FAILED] [tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[7].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown] RegWriteKnown:  (/data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv:2791)
#    Time: 2640 ns Started: 2640 ns  Scope: tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[7].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown File: /data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv Line: 2791
# ** Error: [ASSERT FAILED] [tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[0].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown] RegWriteKnown:  (/data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv:2791)
#    Time: 2701 ns Started: 2701 ns  Scope: tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[0].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown File: /data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv Line: 2791
# ** Error: [ASSERT FAILED] [tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[0].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown] RegWriteKnown:  (/data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv:2791)
#    Time: 2702 ns Started: 2702 ns  Scope: tb_bin.fix.i_snitch_cluster.i_cluster.gen_core[0].i_snitch_cc.gen_fpu.i_snitch_fp_ss.RegWriteKnown File: /data/luca.colombo/snitch_cluster/hw/snitch_cluster/src/snitch_fp_ss.sv Line: 2791
# Break key hit
# Break at an unknown location
# Break key hit
# End time: 17:17:04 on Oct 30,2025, Elapsed time: 0:01:10
# Errors: 16, Warnings: 0
# Break key hit
