#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffc9fc59c0 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x7fffc9ffb2f0_0 .var "clk", 0 0;
v0x7fffc9ffb3b0_0 .var "in1", 7 0;
v0x7fffc9ffb470_0 .var "in2", 7 0;
v0x7fffc9ffb510_0 .var "intr1", 0 0;
v0x7fffc9ffb5b0_0 .var "intr2", 0 0;
v0x7fffc9ffb6a0_0 .net "out1", 7 0, v0x7fffc9ff2c90_0;  1 drivers
v0x7fffc9ffb760_0 .net "out2", 7 0, v0x7fffc9ff33e0_0;  1 drivers
v0x7fffc9ffb820_0 .net "out3", 7 0, v0x7fffc9ff3b20_0;  1 drivers
v0x7fffc9ffb8e0_0 .net "out4", 7 0, v0x7fffc9ff4290_0;  1 drivers
v0x7fffc9ffb9a0_0 .var "reset", 0 0;
S_0x7fffc9fa94e0 .scope module, "micpu" "cpu" 2 30, 3 1 0, S_0x7fffc9fc59c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "intr1"
    .port_info 3 /INPUT 1 "intr2"
    .port_info 4 /INPUT 8 "in1"
    .port_info 5 /INPUT 8 "in2"
    .port_info 6 /OUTPUT 8 "out1"
    .port_info 7 /OUTPUT 8 "out2"
    .port_info 8 /OUTPUT 8 "out3"
    .port_info 9 /OUTPUT 8 "out4"
v0x7fffc9ff9cd0_0 .net "clk", 0 0, v0x7fffc9ffb2f0_0;  1 drivers
v0x7fffc9ff9d90_0 .net "in1", 7 0, v0x7fffc9ffb3b0_0;  1 drivers
v0x7fffc9ff9ea0_0 .net "in2", 7 0, v0x7fffc9ffb470_0;  1 drivers
v0x7fffc9ff9f90_0 .net "intr1", 0 0, v0x7fffc9ffb510_0;  1 drivers
v0x7fffc9ffa080_0 .net "intr2", 0 0, v0x7fffc9ffb5b0_0;  1 drivers
v0x7fffc9ffa1c0_0 .net "op_alu", 2 0, v0x7fffc9ff8ec0_0;  1 drivers
v0x7fffc9ffa280_0 .net "opcode", 15 0, L_0x7fffca00c1c0;  1 drivers
v0x7fffc9ffa390_0 .net "out1", 7 0, v0x7fffc9ff2c90_0;  alias, 1 drivers
v0x7fffc9ffa4a0_0 .net "out2", 7 0, v0x7fffc9ff33e0_0;  alias, 1 drivers
v0x7fffc9ffa560_0 .net "out3", 7 0, v0x7fffc9ff3b20_0;  alias, 1 drivers
v0x7fffc9ffa670_0 .net "out4", 7 0, v0x7fffc9ff4290_0;  alias, 1 drivers
v0x7fffc9ffa780_0 .net "pop", 0 0, v0x7fffc9ff9050_0;  1 drivers
v0x7fffc9ffa820_0 .net "push", 0 0, v0x7fffc9ff9190_0;  1 drivers
v0x7fffc9ffa910_0 .net "reset", 0 0, v0x7fffc9ffb9a0_0;  1 drivers
v0x7fffc9ffa9b0_0 .net "s_in", 1 0, v0x7fffc9ff9230_0;  1 drivers
v0x7fffc9ffaa70_0 .net "s_inc", 0 0, v0x7fffc9ff9320_0;  1 drivers
v0x7fffc9ffab10_0 .net "s_inm", 1 0, v0x7fffc9ff9410_0;  1 drivers
v0x7fffc9fface0_0 .net "s_out", 1 0, v0x7fffc9ff94b0_0;  1 drivers
v0x7fffc9ffada0_0 .net "s_stack", 0 0, v0x7fffc9ff95a0_0;  1 drivers
v0x7fffc9ffae40_0 .net "we3", 0 0, v0x7fffc9ff9690_0;  1 drivers
v0x7fffc9ffaee0_0 .net "we4", 0 0, v0x7fffc9ff9780_0;  1 drivers
v0x7fffc9ffaf80_0 .net "we_out", 0 0, v0x7fffc9ff9870_0;  1 drivers
v0x7fffc9ffb070_0 .net "wez", 0 0, v0x7fffc9ff9910_0;  1 drivers
v0x7fffc9ffb110_0 .net "z", 0 0, v0x7fffc9fec060_0;  1 drivers
S_0x7fffc9fb1a70 .scope module, "camino_datos" "cd" 3 13, 4 1 0, S_0x7fffc9fa94e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "we3"
    .port_info 4 /INPUT 1 "wez"
    .port_info 5 /INPUT 1 "popsignal"
    .port_info 6 /INPUT 1 "pushsignal"
    .port_info 7 /INPUT 1 "s_stack"
    .port_info 8 /INPUT 1 "we4"
    .port_info 9 /INPUT 1 "we_out"
    .port_info 10 /INPUT 1 "s_intr1"
    .port_info 11 /INPUT 1 "s_intr2"
    .port_info 12 /INPUT 2 "s_inm"
    .port_info 13 /INPUT 2 "s_in"
    .port_info 14 /INPUT 2 "s_out"
    .port_info 15 /INPUT 3 "op_alu"
    .port_info 16 /INPUT 8 "in1"
    .port_info 17 /INPUT 8 "in2"
    .port_info 18 /OUTPUT 1 "z"
    .port_info 19 /OUTPUT 16 "opcode"
    .port_info 20 /OUTPUT 8 "out1"
    .port_info 21 /OUTPUT 8 "out2"
    .port_info 22 /OUTPUT 8 "out3"
    .port_info 23 /OUTPUT 8 "out4"
L_0x7fffc9ffba40 .functor OR 1, v0x7fffc9ff9190_0, v0x7fffc9ffb510_0, C4<0>, C4<0>;
L_0x7fffca00f0e0 .functor AND 1, L_0x7fffca00e2b0, v0x7fffc9ff9870_0, C4<1>, C4<1>;
L_0x7fffca00f150 .functor AND 1, L_0x7fffca00e6a0, v0x7fffc9ff9870_0, C4<1>, C4<1>;
L_0x7fffca00f210 .functor AND 1, L_0x7fffca00ea30, v0x7fffc9ff9870_0, C4<1>, C4<1>;
L_0x7fffca00f280 .functor AND 1, L_0x7fffca00ee30, v0x7fffc9ff9870_0, C4<1>, C4<1>;
L_0x7fffca00f760 .functor OR 1, v0x7fffc9ffb510_0, v0x7fffc9ffb5b0_0, C4<0>, C4<0>;
L_0x7f4ac37e0450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fffca00f8a0 .functor AND 1, v0x7fffc9ffb510_0, L_0x7f4ac37e0450, C4<1>, C4<1>;
L_0x7fffca00f910 .functor NOT 1, L_0x7fffca00f8a0, C4<0>, C4<0>, C4<0>;
L_0x7f4ac37e0498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fffca00fae0 .functor AND 1, v0x7fffc9ffb5b0_0, L_0x7f4ac37e0498, C4<1>, C4<1>;
L_0x7fffca00fb50 .functor OR 1, L_0x7fffca00f910, L_0x7fffca00fae0, C4<0>, C4<0>;
L_0x7f4ac37e00a8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc9ff5390_0 .net *"_s11", 9 0, L_0x7f4ac37e00a8;  1 drivers
v0x7fffc9ff5490_0 .net/2u *"_s36", 0 0, L_0x7f4ac37e0450;  1 drivers
v0x7fffc9ff5570_0 .net *"_s38", 0 0, L_0x7fffca00f8a0;  1 drivers
v0x7fffc9ff5630_0 .net/2u *"_s42", 0 0, L_0x7f4ac37e0498;  1 drivers
v0x7fffc9ff5710_0 .net *"_s7", 5 0, L_0x7fffca00c090;  1 drivers
v0x7fffc9ff5840_0 .net "clk", 0 0, v0x7fffc9ffb2f0_0;  alias, 1 drivers
v0x7fffc9ff58e0_0 .net "d0", 0 0, L_0x7fffca00e2b0;  1 drivers
v0x7fffc9ff5980_0 .net "d1", 0 0, L_0x7fffca00e6a0;  1 drivers
v0x7fffc9ff5a50_0 .net "d2", 0 0, L_0x7fffca00ea30;  1 drivers
v0x7fffc9ff5b20_0 .net "d3", 0 0, L_0x7fffca00ee30;  1 drivers
v0x7fffc9ff5bf0_0 .net "entrada_ffz", 0 0, L_0x7fffca00d400;  1 drivers
v0x7fffc9ff5c90_0 .net "entrada_io", 7 0, v0x7fffc9fecaf0_0;  1 drivers
v0x7fffc9ff5d80_0 .net "in1", 7 0, v0x7fffc9ffb3b0_0;  alias, 1 drivers
v0x7fffc9ff5e20_0 .net "in2", 7 0, v0x7fffc9ffb470_0;  alias, 1 drivers
v0x7fffc9ff5ec0_0 .net "op_alu", 2 0, v0x7fffc9ff8ec0_0;  alias, 1 drivers
v0x7fffc9ff5f90_0 .net "opcode", 15 0, L_0x7fffca00c1c0;  alias, 1 drivers
v0x7fffc9ff6030_0 .net "or_push", 0 0, L_0x7fffc9ffba40;  1 drivers
v0x7fffc9ff6210_0 .net "out1", 7 0, v0x7fffc9ff2c90_0;  alias, 1 drivers
v0x7fffc9ff62e0_0 .net "out2", 7 0, v0x7fffc9ff33e0_0;  alias, 1 drivers
v0x7fffc9ff63b0_0 .net "out3", 7 0, v0x7fffc9ff3b20_0;  alias, 1 drivers
v0x7fffc9ff6480_0 .net "out4", 7 0, v0x7fffc9ff4290_0;  alias, 1 drivers
v0x7fffc9ff6550_0 .net "out_timer", 9 0, v0x7fffc9fea7c0_0;  1 drivers
v0x7fffc9ff6620_0 .net "popsignal", 0 0, v0x7fffc9ff9050_0;  alias, 1 drivers
v0x7fffc9ff66f0_0 .net "pushsignal", 0 0, v0x7fffc9ff9190_0;  alias, 1 drivers
v0x7fffc9ff6790_0 .net "rd1", 7 0, L_0x7fffca00c760;  1 drivers
v0x7fffc9ff6830_0 .net "rd2", 7 0, L_0x7fffca00ce60;  1 drivers
v0x7fffc9ff68d0_0 .net "rege1", 0 0, L_0x7fffca00f0e0;  1 drivers
v0x7fffc9ff69a0_0 .net "rege2", 0 0, L_0x7fffca00f150;  1 drivers
v0x7fffc9ff6a70_0 .net "rege3", 0 0, L_0x7fffca00f210;  1 drivers
v0x7fffc9ff6b40_0 .net "rege4", 0 0, L_0x7fffca00f280;  1 drivers
v0x7fffc9ff6c10_0 .net "reset", 0 0, v0x7fffc9ffb9a0_0;  alias, 1 drivers
v0x7fffc9ff6dc0_0 .net "s_in", 1 0, v0x7fffc9ff9230_0;  alias, 1 drivers
v0x7fffc9ff6e90_0 .net "s_inc", 0 0, v0x7fffc9ff9320_0;  alias, 1 drivers
v0x7fffc9ff6f60_0 .net "s_inm", 1 0, v0x7fffc9ff9410_0;  alias, 1 drivers
v0x7fffc9ff7030_0 .net "s_intr", 0 0, L_0x7fffca00fb50;  1 drivers
v0x7fffc9ff7100_0 .net "s_intr1", 0 0, v0x7fffc9ffb510_0;  alias, 1 drivers
v0x7fffc9ff71a0_0 .net "s_intr2", 0 0, v0x7fffc9ffb5b0_0;  alias, 1 drivers
v0x7fffc9ff7240_0 .net "s_out", 1 0, v0x7fffc9ff94b0_0;  alias, 1 drivers
v0x7fffc9ff7310_0 .net "s_pc", 0 0, L_0x7fffca00f760;  1 drivers
v0x7fffc9ff73e0_0 .net "s_stack", 0 0, v0x7fffc9ff95a0_0;  alias, 1 drivers
v0x7fffc9ff74b0_0 .net "salida_alu", 7 0, v0x7fffc9ff5070_0;  1 drivers
v0x7fffc9ff75a0_0 .net "salida_contador_programa", 9 0, v0x7fffc9fea0f0_0;  1 drivers
v0x7fffc9fedf50_0 .array/port v0x7fffc9fedf50, 0;
v0x7fffc9ff7640_0 .net "salida_int1_reg", 9 0, v0x7fffc9fedf50_0;  1 drivers
v0x7fffc9fee310_0 .array/port v0x7fffc9fee310, 0;
v0x7fffc9ff7730_0 .net "salida_int2_reg", 9 0, v0x7fffc9fee310_0;  1 drivers
v0x7fffc9ff7820_0 .net "salida_memoria_datos", 7 0, L_0x7fffca00dc40;  1 drivers
v0x7fffc9ff7910_0 .net "salida_memoria_programa", 15 0, L_0x7fffc9ffbd10;  1 drivers
v0x7fffc9ff79b0_0 .net "salida_mux_inc", 9 0, L_0x7fffc9ffbaf0;  1 drivers
v0x7fffc9ff7aa0_0 .net "salida_mux_inm", 7 0, v0x7fffc9fedba0_0;  1 drivers
v0x7fffc9ff7bb0_0 .net "salida_mux_intr", 9 0, L_0x7fffca00f430;  1 drivers
v0x7fffc9ff7cc0_0 .net "salida_mux_out", 7 0, v0x7fffc9ff1a30_0;  1 drivers
v0x7fffc9ff7d80_0 .net "salida_mux_pc", 9 0, L_0x7fffca00f340;  1 drivers
v0x7fffc9ff7e90_0 .net "salida_mux_stack", 9 0, L_0x7fffca00d620;  1 drivers
v0x7fffc9ff7f50_0 .net "salida_pila", 9 0, v0x7fffc9ff2190_0;  1 drivers
v0x7fffc9ff8060_0 .net "salida_sumador", 9 0, L_0x7fffc9ffbc70;  1 drivers
v0x7fffc9ff8170_0 .net "temp1", 0 0, L_0x7fffca00f910;  1 drivers
v0x7fffc9ff8230_0 .net "temp2", 0 0, L_0x7fffca00fae0;  1 drivers
v0x7fffc9ff82f0_0 .net "we3", 0 0, v0x7fffc9ff9690_0;  alias, 1 drivers
v0x7fffc9ff8390_0 .net "we4", 0 0, v0x7fffc9ff9780_0;  alias, 1 drivers
v0x7fffc9ff8430_0 .net "we_out", 0 0, v0x7fffc9ff9870_0;  alias, 1 drivers
v0x7fffc9ff84d0_0 .net "wez", 0 0, v0x7fffc9ff9910_0;  alias, 1 drivers
v0x7fffc9ff8570_0 .net "z", 0 0, v0x7fffc9fec060_0;  alias, 1 drivers
L_0x7fffc9ffbbd0 .part L_0x7fffc9ffbd10, 0, 10;
L_0x7fffca00c090 .part L_0x7fffc9ffbd10, 10, 6;
L_0x7fffca00c1c0 .concat [ 6 10 0 0], L_0x7fffca00c090, L_0x7f4ac37e00a8;
L_0x7fffca00d040 .part L_0x7fffc9ffbd10, 8, 4;
L_0x7fffca00d0e0 .part L_0x7fffc9ffbd10, 4, 4;
L_0x7fffca00d180 .part L_0x7fffc9ffbd10, 0, 4;
L_0x7fffca00d470 .part L_0x7fffc9ffbd10, 4, 8;
L_0x7fffca00de10 .part L_0x7fffc9ffbd10, 0, 12;
L_0x7fffca00df00 .part L_0x7fffc9ffbd10, 2, 8;
L_0x7fffca00efe0 .part L_0x7fffc9ffbd10, 0, 2;
S_0x7fffc9f60c10 .scope module, "banco_registros" "regfile" 4 55, 5 4 0, S_0x7fffc9fb1a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x7fffc9fb9460_0 .net *"_s0", 31 0, L_0x7fffca00c2b0;  1 drivers
v0x7fffc9fb37b0_0 .net *"_s10", 5 0, L_0x7fffca00c5d0;  1 drivers
L_0x7f4ac37e0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc9fb3850_0 .net *"_s13", 1 0, L_0x7f4ac37e0180;  1 drivers
L_0x7f4ac37e01c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc9fc7070_0 .net/2u *"_s14", 7 0, L_0x7f4ac37e01c8;  1 drivers
v0x7fffc9fe89b0_0 .net *"_s18", 31 0, L_0x7fffca00c930;  1 drivers
L_0x7f4ac37e0210 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc9fe8ae0_0 .net *"_s21", 27 0, L_0x7f4ac37e0210;  1 drivers
L_0x7f4ac37e0258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc9fe8bc0_0 .net/2u *"_s22", 31 0, L_0x7f4ac37e0258;  1 drivers
v0x7fffc9fe8ca0_0 .net *"_s24", 0 0, L_0x7fffca00caf0;  1 drivers
v0x7fffc9fe8d60_0 .net *"_s26", 7 0, L_0x7fffca00cbe0;  1 drivers
v0x7fffc9fe8e40_0 .net *"_s28", 5 0, L_0x7fffca00ccd0;  1 drivers
L_0x7f4ac37e00f0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc9fe8f20_0 .net *"_s3", 27 0, L_0x7f4ac37e00f0;  1 drivers
L_0x7f4ac37e02a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc9fe9000_0 .net *"_s31", 1 0, L_0x7f4ac37e02a0;  1 drivers
L_0x7f4ac37e02e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc9fe90e0_0 .net/2u *"_s32", 7 0, L_0x7f4ac37e02e8;  1 drivers
L_0x7f4ac37e0138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc9fe91c0_0 .net/2u *"_s4", 31 0, L_0x7f4ac37e0138;  1 drivers
v0x7fffc9fe92a0_0 .net *"_s6", 0 0, L_0x7fffca00c3f0;  1 drivers
v0x7fffc9fe9360_0 .net *"_s8", 7 0, L_0x7fffca00c530;  1 drivers
v0x7fffc9fe9440_0 .net "clk", 0 0, v0x7fffc9ffb2f0_0;  alias, 1 drivers
v0x7fffc9fe9500_0 .net "ra1", 3 0, L_0x7fffca00d040;  1 drivers
v0x7fffc9fe95e0_0 .net "ra2", 3 0, L_0x7fffca00d0e0;  1 drivers
v0x7fffc9fe96c0_0 .net "rd1", 7 0, L_0x7fffca00c760;  alias, 1 drivers
v0x7fffc9fe97a0_0 .net "rd2", 7 0, L_0x7fffca00ce60;  alias, 1 drivers
v0x7fffc9fe9880 .array "regb", 15 0, 7 0;
v0x7fffc9fe9940_0 .net "wa3", 3 0, L_0x7fffca00d180;  1 drivers
v0x7fffc9fe9a20_0 .net "wd3", 7 0, v0x7fffc9fedba0_0;  alias, 1 drivers
v0x7fffc9fe9b00_0 .net "we3", 0 0, v0x7fffc9ff9690_0;  alias, 1 drivers
E_0x7fffc9f3cfe0 .event posedge, v0x7fffc9fe9440_0;
L_0x7fffca00c2b0 .concat [ 4 28 0 0], L_0x7fffca00d040, L_0x7f4ac37e00f0;
L_0x7fffca00c3f0 .cmp/ne 32, L_0x7fffca00c2b0, L_0x7f4ac37e0138;
L_0x7fffca00c530 .array/port v0x7fffc9fe9880, L_0x7fffca00c5d0;
L_0x7fffca00c5d0 .concat [ 4 2 0 0], L_0x7fffca00d040, L_0x7f4ac37e0180;
L_0x7fffca00c760 .functor MUXZ 8, L_0x7f4ac37e01c8, L_0x7fffca00c530, L_0x7fffca00c3f0, C4<>;
L_0x7fffca00c930 .concat [ 4 28 0 0], L_0x7fffca00d0e0, L_0x7f4ac37e0210;
L_0x7fffca00caf0 .cmp/ne 32, L_0x7fffca00c930, L_0x7f4ac37e0258;
L_0x7fffca00cbe0 .array/port v0x7fffc9fe9880, L_0x7fffca00ccd0;
L_0x7fffca00ccd0 .concat [ 4 2 0 0], L_0x7fffca00d0e0, L_0x7f4ac37e02a0;
L_0x7fffca00ce60 .functor MUXZ 8, L_0x7f4ac37e02e8, L_0x7fffca00cbe0, L_0x7fffca00caf0, C4<>;
S_0x7fffc9fe9cc0 .scope module, "contador_programa" "registro" 4 37, 5 38 0, S_0x7fffc9fb1a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x7fffc9fe9eb0 .param/l "WIDTH" 0 5 38, +C4<00000000000000000000000000001010>;
v0x7fffc9fe9f70_0 .net "clk", 0 0, v0x7fffc9ffb2f0_0;  alias, 1 drivers
v0x7fffc9fea030_0 .net "d", 9 0, L_0x7fffca00f340;  alias, 1 drivers
v0x7fffc9fea0f0_0 .var "q", 9 0;
v0x7fffc9fea1b0_0 .net "reset", 0 0, v0x7fffc9ffb9a0_0;  alias, 1 drivers
E_0x7fffc9f3d1e0 .event posedge, v0x7fffc9fea1b0_0, v0x7fffc9fe9440_0;
S_0x7fffc9fea2f0 .scope module, "custom_timer" "timer" 4 165, 5 196 0, S_0x7fffc9fb1a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 10 "out_timer"
v0x7fffc9fea510_0 .net "clk", 0 0, v0x7fffc9ffb2f0_0;  alias, 1 drivers
v0x7fffc9fea620_0 .var "counter", 9 0;
v0x7fffc9fea700_0 .var "divisor", 9 0;
v0x7fffc9fea7c0_0 .var "out_timer", 9 0;
v0x7fffc9fea8a0_0 .net "reset", 0 0, v0x7fffc9ffb9a0_0;  alias, 1 drivers
S_0x7fffc9fea9f0 .scope module, "deco_out" "decoder24" 4 116, 5 168 0, S_0x7fffc9fb1a70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "in"
    .port_info 1 /OUTPUT 1 "d0"
    .port_info 2 /OUTPUT 1 "d1"
    .port_info 3 /OUTPUT 1 "d2"
    .port_info 4 /OUTPUT 1 "d3"
L_0x7fffca00e040 .functor NOT 1, L_0x7fffca00dfa0, C4<0>, C4<0>, C4<0>;
L_0x7fffca00e1f0 .functor NOT 1, L_0x7fffca00e100, C4<0>, C4<0>, C4<0>;
L_0x7fffca00e2b0 .functor AND 1, L_0x7fffca00e040, L_0x7fffca00e1f0, C4<1>, C4<1>;
L_0x7fffca00e4b0 .functor NOT 1, L_0x7fffca00e410, C4<0>, C4<0>, C4<0>;
L_0x7fffca00e6a0 .functor AND 1, L_0x7fffca00e4b0, L_0x7fffca00e570, C4<1>, C4<1>;
L_0x7fffca00e930 .functor NOT 1, L_0x7fffca00e850, C4<0>, C4<0>, C4<0>;
L_0x7fffca00ea30 .functor AND 1, L_0x7fffca00e7b0, L_0x7fffca00e930, C4<1>, C4<1>;
L_0x7fffca00ee30 .functor AND 1, L_0x7fffca00eb90, L_0x7fffca00ec30, C4<1>, C4<1>;
v0x7fffc9feac70_0 .net *"_s1", 0 0, L_0x7fffca00dfa0;  1 drivers
v0x7fffc9fead50_0 .net *"_s11", 0 0, L_0x7fffca00e410;  1 drivers
v0x7fffc9feae30_0 .net *"_s12", 0 0, L_0x7fffca00e4b0;  1 drivers
v0x7fffc9feaf20_0 .net *"_s15", 0 0, L_0x7fffca00e570;  1 drivers
v0x7fffc9feb000_0 .net *"_s19", 0 0, L_0x7fffca00e7b0;  1 drivers
v0x7fffc9feb130_0 .net *"_s2", 0 0, L_0x7fffca00e040;  1 drivers
v0x7fffc9feb210_0 .net *"_s21", 0 0, L_0x7fffca00e850;  1 drivers
v0x7fffc9feb2f0_0 .net *"_s22", 0 0, L_0x7fffca00e930;  1 drivers
v0x7fffc9feb3d0_0 .net *"_s27", 0 0, L_0x7fffca00eb90;  1 drivers
v0x7fffc9feb4b0_0 .net *"_s29", 0 0, L_0x7fffca00ec30;  1 drivers
v0x7fffc9feb590_0 .net *"_s5", 0 0, L_0x7fffca00e100;  1 drivers
v0x7fffc9feb670_0 .net *"_s6", 0 0, L_0x7fffca00e1f0;  1 drivers
v0x7fffc9feb750_0 .net "d0", 0 0, L_0x7fffca00e2b0;  alias, 1 drivers
v0x7fffc9feb810_0 .net "d1", 0 0, L_0x7fffca00e6a0;  alias, 1 drivers
v0x7fffc9feb8d0_0 .net "d2", 0 0, L_0x7fffca00ea30;  alias, 1 drivers
v0x7fffc9feb990_0 .net "d3", 0 0, L_0x7fffca00ee30;  alias, 1 drivers
v0x7fffc9feba50_0 .net "in", 1 0, L_0x7fffca00efe0;  1 drivers
L_0x7fffca00dfa0 .part L_0x7fffca00efe0, 1, 1;
L_0x7fffca00e100 .part L_0x7fffca00efe0, 0, 1;
L_0x7fffca00e410 .part L_0x7fffca00efe0, 1, 1;
L_0x7fffca00e570 .part L_0x7fffca00efe0, 0, 1;
L_0x7fffca00e7b0 .part L_0x7fffca00efe0, 1, 1;
L_0x7fffca00e850 .part L_0x7fffca00efe0, 0, 1;
L_0x7fffca00eb90 .part L_0x7fffca00efe0, 1, 1;
L_0x7fffca00ec30 .part L_0x7fffca00efe0, 0, 1;
S_0x7fffc9febbd0 .scope module, "ffz" "ffd" 4 70, 5 92 0, S_0x7fffc9fb1a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x7fffc9febe20_0 .net "carga", 0 0, v0x7fffc9ff9910_0;  alias, 1 drivers
v0x7fffc9febf00_0 .net "clk", 0 0, v0x7fffc9ffb2f0_0;  alias, 1 drivers
v0x7fffc9febfc0_0 .net "d", 0 0, L_0x7fffca00d400;  alias, 1 drivers
v0x7fffc9fec060_0 .var "q", 0 0;
v0x7fffc9fec100_0 .net "reset", 0 0, v0x7fffc9ffb9a0_0;  alias, 1 drivers
S_0x7fffc9fec2e0 .scope module, "in" "mux4" 4 108, 5 74 0, S_0x7fffc9fb1a70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 8 "d2"
    .port_info 3 /INPUT 8 "d3"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "y"
P_0x7fffc9fec4b0 .param/l "WIDTH" 0 5 74, +C4<00000000000000000000000000001000>;
v0x7fffc9fec640_0 .net "d0", 7 0, v0x7fffc9ffb3b0_0;  alias, 1 drivers
v0x7fffc9fec740_0 .net "d1", 7 0, v0x7fffc9ffb470_0;  alias, 1 drivers
o0x7f4ac3860e88 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffc9fec820_0 .net "d2", 7 0, o0x7f4ac3860e88;  0 drivers
o0x7f4ac3860eb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffc9fec8e0_0 .net "d3", 7 0, o0x7f4ac3860eb8;  0 drivers
v0x7fffc9fec9c0_0 .net "s", 1 0, v0x7fffc9ff9230_0;  alias, 1 drivers
v0x7fffc9fecaf0_0 .var "y", 7 0;
E_0x7fffc9fd1610/0 .event edge, v0x7fffc9fec9c0_0, v0x7fffc9fec8e0_0, v0x7fffc9fec820_0, v0x7fffc9fec740_0;
E_0x7fffc9fd1610/1 .event edge, v0x7fffc9fec640_0;
E_0x7fffc9fd1610 .event/or E_0x7fffc9fd1610/0, E_0x7fffc9fd1610/1;
S_0x7fffc9fecc90 .scope module, "inc" "mux2" 4 23, 5 64 0, S_0x7fffc9fb1a70;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x7fffc9fece60 .param/l "WIDTH" 0 5 64, +C4<00000000000000000000000000001010>;
v0x7fffc9fecf30_0 .net "d0", 9 0, L_0x7fffc9ffbbd0;  1 drivers
v0x7fffc9fed030_0 .net "d1", 9 0, L_0x7fffc9ffbc70;  alias, 1 drivers
v0x7fffc9fed110_0 .net "s", 0 0, v0x7fffc9ff9320_0;  alias, 1 drivers
v0x7fffc9fed1e0_0 .net "y", 9 0, L_0x7fffc9ffbaf0;  alias, 1 drivers
L_0x7fffc9ffbaf0 .functor MUXZ 10, L_0x7fffc9ffbbd0, L_0x7fffc9ffbc70, v0x7fffc9ff9320_0, C4<>;
S_0x7fffc9fed370 .scope module, "inm" "mux4" 4 76, 5 74 0, S_0x7fffc9fb1a70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 8 "d2"
    .port_info 3 /INPUT 8 "d3"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "y"
P_0x7fffc9fed540 .param/l "WIDTH" 0 5 74, +C4<00000000000000000000000000001000>;
v0x7fffc9fed6d0_0 .net "d0", 7 0, v0x7fffc9ff5070_0;  alias, 1 drivers
v0x7fffc9fed7d0_0 .net "d1", 7 0, L_0x7fffca00d470;  1 drivers
v0x7fffc9fed8b0_0 .net "d2", 7 0, L_0x7fffca00dc40;  alias, 1 drivers
v0x7fffc9fed9a0_0 .net "d3", 7 0, v0x7fffc9fecaf0_0;  alias, 1 drivers
v0x7fffc9feda90_0 .net "s", 1 0, v0x7fffc9ff9410_0;  alias, 1 drivers
v0x7fffc9fedba0_0 .var "y", 7 0;
E_0x7fffc9fd15d0/0 .event edge, v0x7fffc9feda90_0, v0x7fffc9fecaf0_0, v0x7fffc9fed8b0_0, v0x7fffc9fed7d0_0;
E_0x7fffc9fd15d0/1 .event edge, v0x7fffc9fed6d0_0;
E_0x7fffc9fd15d0 .event/or E_0x7fffc9fd15d0/0, E_0x7fffc9fd15d0/1;
S_0x7fffc9fedd40 .scope module, "int1_reg" "interruption1_reg" 4 153, 5 178 0, S_0x7fffc9fb1a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "out"
v0x7fffc9fedf50 .array "intr", 1 1, 9 0;
v0x7fffc9fee050_0 .net "out", 9 0, v0x7fffc9fedf50_0;  alias, 1 drivers
S_0x7fffc9fee170 .scope module, "int2_reg" "interruption2_reg" 4 155, 5 187 0, S_0x7fffc9fb1a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "out"
v0x7fffc9fee310 .array "intr", 1 1, 9 0;
v0x7fffc9fee410_0 .net "out", 9 0, v0x7fffc9fee310_0;  alias, 1 drivers
S_0x7fffc9fee530 .scope module, "memoria_datos" "memory_data" 4 101, 5 139 0, S_0x7fffc9fb1a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we4"
    .port_info 2 /INPUT 12 "ra"
    .port_info 3 /INPUT 8 "wd4"
    .port_info 4 /OUTPUT 8 "rd1"
v0x7fffc9fee7b0_0 .net *"_s0", 31 0, L_0x7fffca00d7e0;  1 drivers
v0x7fffc9fee890_0 .net *"_s11", 5 0, L_0x7fffca00d9c0;  1 drivers
v0x7fffc9fee970_0 .net *"_s12", 7 0, L_0x7fffca00dab0;  1 drivers
L_0x7f4ac37e03c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc9feea60_0 .net *"_s15", 1 0, L_0x7f4ac37e03c0;  1 drivers
L_0x7f4ac37e0408 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc9feeb40_0 .net/2u *"_s16", 7 0, L_0x7f4ac37e0408;  1 drivers
L_0x7f4ac37e0330 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc9feec70_0 .net *"_s3", 19 0, L_0x7f4ac37e0330;  1 drivers
L_0x7f4ac37e0378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc9feed50_0 .net/2u *"_s4", 31 0, L_0x7f4ac37e0378;  1 drivers
v0x7fffc9feee30_0 .net *"_s6", 0 0, L_0x7fffca00d880;  1 drivers
v0x7fffc9feeef0_0 .net *"_s8", 7 0, L_0x7fffca00d920;  1 drivers
v0x7fffc9feefd0_0 .net "clk", 0 0, v0x7fffc9ffb2f0_0;  alias, 1 drivers
v0x7fffc9fef070 .array "mem_data", 63 0, 7 0;
v0x7fffc9fef130_0 .net "ra", 11 0, L_0x7fffca00de10;  1 drivers
v0x7fffc9fef210_0 .net "rd1", 7 0, L_0x7fffca00dc40;  alias, 1 drivers
v0x7fffc9fef2d0_0 .net "wd4", 7 0, L_0x7fffca00c760;  alias, 1 drivers
v0x7fffc9fef3a0_0 .net "we4", 0 0, v0x7fffc9ff9780_0;  alias, 1 drivers
L_0x7fffca00d7e0 .concat [ 12 20 0 0], L_0x7fffca00de10, L_0x7f4ac37e0330;
L_0x7fffca00d880 .cmp/ne 32, L_0x7fffca00d7e0, L_0x7f4ac37e0378;
L_0x7fffca00d920 .array/port v0x7fffc9fef070, L_0x7fffca00dab0;
L_0x7fffca00d9c0 .part L_0x7fffca00de10, 6, 6;
L_0x7fffca00dab0 .concat [ 6 2 0 0], L_0x7fffca00d9c0, L_0x7f4ac37e03c0;
L_0x7fffca00dc40 .functor MUXZ 8, L_0x7f4ac37e0408, L_0x7fffca00d920, L_0x7fffca00d880, C4<>;
S_0x7fffc9fef510 .scope module, "memoria_programa" "memprog" 4 44, 6 3 0, S_0x7fffc9fb1a70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x7fffc9ffbd10 .functor BUFZ 16, L_0x7fffca00beb0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffc9fef6b0_0 .net *"_s0", 15 0, L_0x7fffca00beb0;  1 drivers
v0x7fffc9fef7b0_0 .net *"_s2", 11 0, L_0x7fffca00bf50;  1 drivers
L_0x7f4ac37e0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc9fef890_0 .net *"_s5", 1 0, L_0x7f4ac37e0060;  1 drivers
v0x7fffc9fef950_0 .net "a", 9 0, v0x7fffc9fea0f0_0;  alias, 1 drivers
v0x7fffc9fefa40_0 .net "clk", 0 0, v0x7fffc9ffb2f0_0;  alias, 1 drivers
v0x7fffc9fefb30 .array "mem", 1023 0, 15 0;
v0x7fffc9fefbd0_0 .net "rd", 15 0, L_0x7fffc9ffbd10;  alias, 1 drivers
L_0x7fffca00beb0 .array/port v0x7fffc9fefb30, L_0x7fffca00bf50;
L_0x7fffca00bf50 .concat [ 10 2 0 0], v0x7fffc9fea0f0_0, L_0x7f4ac37e0060;
S_0x7fffc9fefd30 .scope module, "mux_intr" "mux2" 4 149, 5 64 0, S_0x7fffc9fb1a70;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x7fffc9feff00 .param/l "WIDTH" 0 5 64, +C4<00000000000000000000000000001010>;
v0x7fffc9feffd0_0 .net "d0", 9 0, v0x7fffc9fedf50_0;  alias, 1 drivers
v0x7fffc9ff00c0_0 .net "d1", 9 0, v0x7fffc9fee310_0;  alias, 1 drivers
v0x7fffc9ff0190_0 .net "s", 0 0, L_0x7fffca00fb50;  alias, 1 drivers
v0x7fffc9ff0260_0 .net "y", 9 0, L_0x7fffca00f430;  alias, 1 drivers
L_0x7fffca00f430 .functor MUXZ 10, v0x7fffc9fedf50_0, v0x7fffc9fee310_0, L_0x7fffca00fb50, C4<>;
S_0x7fffc9ff03d0 .scope module, "mux_pc" "mux2" 4 145, 5 64 0, S_0x7fffc9fb1a70;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x7fffc9ff05a0 .param/l "WIDTH" 0 5 64, +C4<00000000000000000000000000001010>;
v0x7fffc9ff0670_0 .net "d0", 9 0, L_0x7fffca00d620;  alias, 1 drivers
v0x7fffc9ff0770_0 .net "d1", 9 0, L_0x7fffca00f430;  alias, 1 drivers
v0x7fffc9ff0860_0 .net "s", 0 0, L_0x7fffca00f760;  alias, 1 drivers
v0x7fffc9ff0930_0 .net "y", 9 0, L_0x7fffca00f340;  alias, 1 drivers
L_0x7fffca00f340 .functor MUXZ 10, L_0x7fffca00d620, L_0x7fffca00f430, L_0x7fffca00f760, C4<>;
S_0x7fffc9ff0a90 .scope module, "mux_stack" "mux2" 4 85, 5 64 0, S_0x7fffc9fb1a70;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x7fffc9ff0c60 .param/l "WIDTH" 0 5 64, +C4<00000000000000000000000000001010>;
v0x7fffc9ff0da0_0 .net "d0", 9 0, L_0x7fffc9ffbaf0;  alias, 1 drivers
v0x7fffc9ff0eb0_0 .net "d1", 9 0, v0x7fffc9ff2190_0;  alias, 1 drivers
v0x7fffc9ff0f70_0 .net "s", 0 0, v0x7fffc9ff95a0_0;  alias, 1 drivers
v0x7fffc9ff1040_0 .net "y", 9 0, L_0x7fffca00d620;  alias, 1 drivers
L_0x7fffca00d620 .functor MUXZ 10, L_0x7fffc9ffbaf0, v0x7fffc9ff2190_0, v0x7fffc9ff95a0_0, C4<>;
S_0x7fffc9ff11c0 .scope module, "out" "mux4" 4 112, 5 74 0, S_0x7fffc9fb1a70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 8 "d2"
    .port_info 3 /INPUT 8 "d3"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "y"
P_0x7fffc9ff1390 .param/l "WIDTH" 0 5 74, +C4<00000000000000000000000000001000>;
v0x7fffc9ff1560_0 .net "d0", 7 0, L_0x7fffca00ce60;  alias, 1 drivers
v0x7fffc9ff1670_0 .net "d1", 7 0, L_0x7fffca00df00;  1 drivers
o0x7f4ac3861cc8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffc9ff1730_0 .net "d2", 7 0, o0x7f4ac3861cc8;  0 drivers
o0x7f4ac3861cf8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffc9ff1820_0 .net "d3", 7 0, o0x7f4ac3861cf8;  0 drivers
v0x7fffc9ff1900_0 .net "s", 1 0, v0x7fffc9ff94b0_0;  alias, 1 drivers
v0x7fffc9ff1a30_0 .var "y", 7 0;
E_0x7fffc9ff14d0/0 .event edge, v0x7fffc9ff1900_0, v0x7fffc9ff1820_0, v0x7fffc9ff1730_0, v0x7fffc9ff1670_0;
E_0x7fffc9ff14d0/1 .event edge, v0x7fffc9fe97a0_0;
E_0x7fffc9ff14d0 .event/or E_0x7fffc9ff14d0/0, E_0x7fffc9ff14d0/1;
S_0x7fffc9ff1c10 .scope module, "pila" "stack" 4 92, 5 102 0, S_0x7fffc9fb1a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "popsignal"
    .port_info 3 /INPUT 1 "pushsignal"
    .port_info 4 /OUTPUT 10 "pop"
    .port_info 5 /INPUT 10 "push"
v0x7fffc9ff2010_0 .net "clk", 0 0, v0x7fffc9ffb2f0_0;  alias, 1 drivers
v0x7fffc9ff20d0 .array "memoria_pila", 7 0, 9 0;
v0x7fffc9ff2190_0 .var "pop", 9 0;
v0x7fffc9ff2260_0 .net "popsignal", 0 0, v0x7fffc9ff9050_0;  alias, 1 drivers
v0x7fffc9ff2300_0 .net "push", 9 0, L_0x7fffca00d620;  alias, 1 drivers
v0x7fffc9ff2460_0 .net "pushsignal", 0 0, L_0x7fffc9ffba40;  alias, 1 drivers
v0x7fffc9ff2520_0 .net "reset", 0 0, v0x7fffc9ffb9a0_0;  alias, 1 drivers
v0x7fffc9ff25c0_0 .var "stack_pointer", 2 0;
E_0x7fffc9ff1f90/0 .event edge, v0x7fffc9ff2260_0, v0x7fffc9ff2460_0;
E_0x7fffc9ff1f90/1 .event posedge, v0x7fffc9fea1b0_0;
E_0x7fffc9ff1f90 .event/or E_0x7fffc9ff1f90/0, E_0x7fffc9ff1f90/1;
S_0x7fffc9ff27a0 .scope module, "reg1_out" "registro_mod" 4 123, 5 51 0, S_0x7fffc9fb1a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x7fffc9ff2970 .param/l "WIDTH" 0 5 51, +C4<00000000000000000000000000001000>;
v0x7fffc9ff2ac0_0 .net "clk", 0 0, L_0x7fffca00f0e0;  alias, 1 drivers
v0x7fffc9ff2ba0_0 .net "d", 7 0, v0x7fffc9ff1a30_0;  alias, 1 drivers
v0x7fffc9ff2c90_0 .var "q", 7 0;
v0x7fffc9ff2d60_0 .net "reset", 0 0, v0x7fffc9ffb9a0_0;  alias, 1 drivers
E_0x7fffc9fd1800/0 .event negedge, v0x7fffc9ff2ac0_0;
E_0x7fffc9fd1800/1 .event posedge, v0x7fffc9fea1b0_0;
E_0x7fffc9fd1800 .event/or E_0x7fffc9fd1800/0, E_0x7fffc9fd1800/1;
S_0x7fffc9ff2eb0 .scope module, "reg2_out" "registro_mod" 4 127, 5 51 0, S_0x7fffc9fb1a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x7fffc9ff3030 .param/l "WIDTH" 0 5 51, +C4<00000000000000000000000000001000>;
v0x7fffc9ff31f0_0 .net "clk", 0 0, L_0x7fffca00f150;  alias, 1 drivers
v0x7fffc9ff32d0_0 .net "d", 7 0, v0x7fffc9ff1a30_0;  alias, 1 drivers
v0x7fffc9ff33e0_0 .var "q", 7 0;
v0x7fffc9ff34a0_0 .net "reset", 0 0, v0x7fffc9ffb9a0_0;  alias, 1 drivers
E_0x7fffc9ff3170/0 .event negedge, v0x7fffc9ff31f0_0;
E_0x7fffc9ff3170/1 .event posedge, v0x7fffc9fea1b0_0;
E_0x7fffc9ff3170 .event/or E_0x7fffc9ff3170/0, E_0x7fffc9ff3170/1;
S_0x7fffc9ff35f0 .scope module, "reg3_out" "registro_mod" 4 131, 5 51 0, S_0x7fffc9fb1a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x7fffc9ff37c0 .param/l "WIDTH" 0 5 51, +C4<00000000000000000000000000001000>;
v0x7fffc9ff3980_0 .net "clk", 0 0, L_0x7fffca00f210;  alias, 1 drivers
v0x7fffc9ff3a60_0 .net "d", 7 0, v0x7fffc9ff1a30_0;  alias, 1 drivers
v0x7fffc9ff3b20_0 .var "q", 7 0;
v0x7fffc9ff3c10_0 .net "reset", 0 0, v0x7fffc9ffb9a0_0;  alias, 1 drivers
E_0x7fffc9ff3900/0 .event negedge, v0x7fffc9ff3980_0;
E_0x7fffc9ff3900/1 .event posedge, v0x7fffc9fea1b0_0;
E_0x7fffc9ff3900 .event/or E_0x7fffc9ff3900/0, E_0x7fffc9ff3900/1;
S_0x7fffc9ff3d60 .scope module, "reg4_out" "registro_mod" 4 135, 5 51 0, S_0x7fffc9fb1a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x7fffc9ff3f30 .param/l "WIDTH" 0 5 51, +C4<00000000000000000000000000001000>;
v0x7fffc9ff40f0_0 .net "clk", 0 0, L_0x7fffca00f280;  alias, 1 drivers
v0x7fffc9ff41d0_0 .net "d", 7 0, v0x7fffc9ff1a30_0;  alias, 1 drivers
v0x7fffc9ff4290_0 .var "q", 7 0;
v0x7fffc9ff4380_0 .net "reset", 0 0, v0x7fffc9ffb9a0_0;  alias, 1 drivers
E_0x7fffc9ff4070/0 .event negedge, v0x7fffc9ff40f0_0;
E_0x7fffc9ff4070/1 .event posedge, v0x7fffc9fea1b0_0;
E_0x7fffc9ff4070 .event/or E_0x7fffc9ff4070/0, E_0x7fffc9ff4070/1;
S_0x7fffc9ff44d0 .scope module, "sumador" "sum" 4 29, 5 30 0, S_0x7fffc9fb1a70;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
L_0x7f4ac37e0018 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffc9ff46c0_0 .net "a", 9 0, L_0x7f4ac37e0018;  1 drivers
v0x7fffc9ff47c0_0 .net "b", 9 0, v0x7fffc9fea0f0_0;  alias, 1 drivers
v0x7fffc9ff48d0_0 .net "y", 9 0, L_0x7fffc9ffbc70;  alias, 1 drivers
L_0x7fffc9ffbc70 .arith/sum 10, L_0x7f4ac37e0018, v0x7fffc9fea0f0_0;
S_0x7fffc9ff49d0 .scope module, "unidad_alu" "alu" 4 64, 7 1 0, S_0x7fffc9fb1a70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x7fffca00d400 .functor NOT 1, L_0x7fffca00d2d0, C4<0>, C4<0>, C4<0>;
v0x7fffc9ff4cb0_0 .net *"_s3", 0 0, L_0x7fffca00d2d0;  1 drivers
v0x7fffc9ff4d90_0 .net "a", 7 0, L_0x7fffca00c760;  alias, 1 drivers
v0x7fffc9ff4ea0_0 .net "b", 7 0, L_0x7fffca00ce60;  alias, 1 drivers
v0x7fffc9ff4f90_0 .net "op_alu", 2 0, v0x7fffc9ff8ec0_0;  alias, 1 drivers
v0x7fffc9ff5070_0 .var "s", 7 0;
v0x7fffc9ff51a0_0 .net "y", 7 0, v0x7fffc9ff5070_0;  alias, 1 drivers
v0x7fffc9ff5260_0 .net "zero", 0 0, L_0x7fffca00d400;  alias, 1 drivers
E_0x7fffc9ff4c50 .event edge, v0x7fffc9ff4f90_0, v0x7fffc9fe97a0_0, v0x7fffc9fe96c0_0;
L_0x7fffca00d2d0 .reduce/or v0x7fffc9ff5070_0;
S_0x7fffc9ff8980 .scope module, "unidad_control" "uc" 3 25, 8 1 0, S_0x7fffc9fa94e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /INPUT 1 "intr1"
    .port_info 3 /INPUT 1 "intr2"
    .port_info 4 /OUTPUT 1 "s_inc"
    .port_info 5 /OUTPUT 1 "we3"
    .port_info 6 /OUTPUT 1 "wez"
    .port_info 7 /OUTPUT 1 "pop"
    .port_info 8 /OUTPUT 1 "push"
    .port_info 9 /OUTPUT 1 "s_stack"
    .port_info 10 /OUTPUT 1 "we4"
    .port_info 11 /OUTPUT 1 "we_out"
    .port_info 12 /OUTPUT 2 "s_inm"
    .port_info 13 /OUTPUT 2 "s_in"
    .port_info 14 /OUTPUT 2 "s_out"
    .port_info 15 /OUTPUT 3 "op_alu"
v0x7fffc9ff8d60_0 .net "intr1", 0 0, v0x7fffc9ffb510_0;  alias, 1 drivers
v0x7fffc9ff8e20_0 .net "intr2", 0 0, v0x7fffc9ffb5b0_0;  alias, 1 drivers
v0x7fffc9ff8ec0_0 .var "op_alu", 2 0;
v0x7fffc9ff8fb0_0 .net "opcode", 15 0, L_0x7fffca00c1c0;  alias, 1 drivers
v0x7fffc9ff9050_0 .var "pop", 0 0;
v0x7fffc9ff9190_0 .var "push", 0 0;
v0x7fffc9ff9230_0 .var "s_in", 1 0;
v0x7fffc9ff9320_0 .var "s_inc", 0 0;
v0x7fffc9ff9410_0 .var "s_inm", 1 0;
v0x7fffc9ff94b0_0 .var "s_out", 1 0;
v0x7fffc9ff95a0_0 .var "s_stack", 0 0;
v0x7fffc9ff9690_0 .var "we3", 0 0;
v0x7fffc9ff9780_0 .var "we4", 0 0;
v0x7fffc9ff9870_0 .var "we_out", 0 0;
v0x7fffc9ff9910_0 .var "wez", 0 0;
v0x7fffc9ff9a00_0 .net "z", 0 0, v0x7fffc9fec060_0;  alias, 1 drivers
E_0x7fffc9ff8d00 .event edge, v0x7fffc9ff5f90_0;
    .scope S_0x7fffc9fe9cc0;
T_0 ;
    %wait E_0x7fffc9f3d1e0;
    %load/vec4 v0x7fffc9fea1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fffc9fea0f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffc9fea030_0;
    %assign/vec4 v0x7fffc9fea0f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffc9fef510;
T_1 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x7fffc9fefb30 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fffc9f60c10;
T_2 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v0x7fffc9fe9880 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fffc9f60c10;
T_3 ;
    %wait E_0x7fffc9f3cfe0;
    %load/vec4 v0x7fffc9fe9b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fffc9fe9a20_0;
    %load/vec4 v0x7fffc9fe9940_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc9fe9880, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffc9ff49d0;
T_4 ;
    %wait E_0x7fffc9ff4c50;
    %load/vec4 v0x7fffc9ff4f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fffc9ff5070_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x7fffc9ff4d90_0;
    %store/vec4 v0x7fffc9ff5070_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x7fffc9ff4d90_0;
    %inv;
    %store/vec4 v0x7fffc9ff5070_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x7fffc9ff4d90_0;
    %load/vec4 v0x7fffc9ff4ea0_0;
    %add;
    %store/vec4 v0x7fffc9ff5070_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x7fffc9ff4d90_0;
    %load/vec4 v0x7fffc9ff4ea0_0;
    %sub;
    %store/vec4 v0x7fffc9ff5070_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x7fffc9ff4d90_0;
    %load/vec4 v0x7fffc9ff4ea0_0;
    %and;
    %store/vec4 v0x7fffc9ff5070_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x7fffc9ff4d90_0;
    %load/vec4 v0x7fffc9ff4ea0_0;
    %or;
    %store/vec4 v0x7fffc9ff5070_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x7fffc9ff4d90_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x7fffc9ff5070_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x7fffc9ff4ea0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x7fffc9ff5070_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffc9febbd0;
T_5 ;
    %wait E_0x7fffc9f3d1e0;
    %load/vec4 v0x7fffc9fec100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc9fec060_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fffc9febe20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fffc9febfc0_0;
    %assign/vec4 v0x7fffc9fec060_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffc9fed370;
T_6 ;
    %wait E_0x7fffc9fd15d0;
    %load/vec4 v0x7fffc9feda90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x7fffc9fed6d0_0;
    %assign/vec4 v0x7fffc9fedba0_0, 0;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x7fffc9fed7d0_0;
    %assign/vec4 v0x7fffc9fedba0_0, 0;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x7fffc9fed8b0_0;
    %assign/vec4 v0x7fffc9fedba0_0, 0;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x7fffc9fed9a0_0;
    %assign/vec4 v0x7fffc9fedba0_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffc9ff1c10;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc9ff25c0_0, 0, 3;
    %end;
    .thread T_7;
    .scope S_0x7fffc9ff1c10;
T_8 ;
    %wait E_0x7fffc9ff1f90;
    %load/vec4 v0x7fffc9ff2520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc9ff25c0_0, 0, 3;
T_8.0 ;
    %load/vec4 v0x7fffc9ff2460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7fffc9ff2300_0;
    %load/vec4 v0x7fffc9ff25c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffc9ff20d0, 4, 0;
    %load/vec4 v0x7fffc9ff25c0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fffc9ff25c0_0, 0, 3;
T_8.2 ;
    %load/vec4 v0x7fffc9ff2260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x7fffc9ff25c0_0;
    %subi 1, 0, 3;
    %store/vec4 v0x7fffc9ff25c0_0, 0, 3;
    %load/vec4 v0x7fffc9ff25c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffc9ff20d0, 4;
    %store/vec4 v0x7fffc9ff2190_0, 0, 10;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffc9fee530;
T_9 ;
    %vpi_call 5 149 "$readmemb", "memdatafile.dat", v0x7fffc9fef070 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7fffc9fee530;
T_10 ;
    %wait E_0x7fffc9f3cfe0;
    %load/vec4 v0x7fffc9fef3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fffc9fef2d0_0;
    %load/vec4 v0x7fffc9fef130_0;
    %parti/s 6, 0, 2;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc9fef070, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fffc9fec2e0;
T_11 ;
    %wait E_0x7fffc9fd1610;
    %load/vec4 v0x7fffc9fec9c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x7fffc9fec640_0;
    %assign/vec4 v0x7fffc9fecaf0_0, 0;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x7fffc9fec740_0;
    %assign/vec4 v0x7fffc9fecaf0_0, 0;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x7fffc9fec820_0;
    %assign/vec4 v0x7fffc9fecaf0_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x7fffc9fec8e0_0;
    %assign/vec4 v0x7fffc9fecaf0_0, 0;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fffc9ff11c0;
T_12 ;
    %wait E_0x7fffc9ff14d0;
    %load/vec4 v0x7fffc9ff1900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x7fffc9ff1560_0;
    %assign/vec4 v0x7fffc9ff1a30_0, 0;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x7fffc9ff1670_0;
    %assign/vec4 v0x7fffc9ff1a30_0, 0;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x7fffc9ff1730_0;
    %assign/vec4 v0x7fffc9ff1a30_0, 0;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x7fffc9ff1820_0;
    %assign/vec4 v0x7fffc9ff1a30_0, 0;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fffc9ff27a0;
T_13 ;
    %wait E_0x7fffc9fd1800;
    %load/vec4 v0x7fffc9ff2d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffc9ff2c90_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fffc9ff2ba0_0;
    %assign/vec4 v0x7fffc9ff2c90_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fffc9ff2eb0;
T_14 ;
    %wait E_0x7fffc9ff3170;
    %load/vec4 v0x7fffc9ff34a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffc9ff33e0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fffc9ff32d0_0;
    %assign/vec4 v0x7fffc9ff33e0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fffc9ff35f0;
T_15 ;
    %wait E_0x7fffc9ff3900;
    %load/vec4 v0x7fffc9ff3c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffc9ff3b20_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fffc9ff3a60_0;
    %assign/vec4 v0x7fffc9ff3b20_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fffc9ff3d60;
T_16 ;
    %wait E_0x7fffc9ff4070;
    %load/vec4 v0x7fffc9ff4380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffc9ff4290_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fffc9ff41d0_0;
    %assign/vec4 v0x7fffc9ff4290_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fffc9fedd40;
T_17 ;
    %vpi_call 5 182 "$readmemb", "intr1_reg.dat", v0x7fffc9fedf50 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x7fffc9fee170;
T_18 ;
    %vpi_call 5 191 "$readmemb", "intr2_reg.dat", v0x7fffc9fee310 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x7fffc9fea2f0;
T_19 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fffc9fea620_0, 0, 10;
    %end;
    .thread T_19;
    .scope S_0x7fffc9fea2f0;
T_20 ;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v0x7fffc9fea700_0, 0, 10;
    %end;
    .thread T_20;
    .scope S_0x7fffc9fea2f0;
T_21 ;
    %wait E_0x7fffc9f3cfe0;
    %load/vec4 v0x7fffc9fea620_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x7fffc9fea620_0, 0;
    %load/vec4 v0x7fffc9fea620_0;
    %load/vec4 v0x7fffc9fea700_0;
    %mod;
    %assign/vec4 v0x7fffc9fea7c0_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fffc9ff8980;
T_22 ;
    %wait E_0x7fffc9ff8d00;
    %load/vec4 v0x7fffc9ff8fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 31, 16;
    %cmp/z;
    %jmp/1 T_22.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 3, 16;
    %cmp/z;
    %jmp/1 T_22.1, 4;
    %dup/vec4;
    %pushi/vec4 36, 0, 16;
    %cmp/z;
    %jmp/1 T_22.2, 4;
    %dup/vec4;
    %pushi/vec4 37, 0, 16;
    %cmp/z;
    %jmp/1 T_22.3, 4;
    %dup/vec4;
    %pushi/vec4 38, 0, 16;
    %cmp/z;
    %jmp/1 T_22.4, 4;
    %dup/vec4;
    %pushi/vec4 40, 0, 16;
    %cmp/z;
    %jmp/1 T_22.5, 4;
    %dup/vec4;
    %pushi/vec4 41, 0, 16;
    %cmp/z;
    %jmp/1 T_22.6, 4;
    %dup/vec4;
    %pushi/vec4 42, 0, 16;
    %cmp/z;
    %jmp/1 T_22.7, 4;
    %dup/vec4;
    %pushi/vec4 43, 0, 16;
    %cmp/z;
    %jmp/1 T_22.8, 4;
    %dup/vec4;
    %pushi/vec4 44, 0, 16;
    %cmp/z;
    %jmp/1 T_22.9, 4;
    %dup/vec4;
    %pushi/vec4 56, 3, 16;
    %cmp/z;
    %jmp/1 T_22.10, 4;
    %dup/vec4;
    %pushi/vec4 60, 3, 16;
    %cmp/z;
    %jmp/1 T_22.11, 4;
    %jmp T_22.13;
T_22.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9ff9320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9ff9690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9ff9910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff95a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffc9ff9410_0, 0, 2;
    %load/vec4 v0x7fffc9ff8fb0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x7fffc9ff8ec0_0, 0, 3;
    %jmp T_22.13;
T_22.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9ff9320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9ff9690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff95a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9780_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffc9ff9410_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc9ff8ec0_0, 0, 3;
    %jmp T_22.13;
T_22.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9ff9690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff95a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffc9ff9410_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc9ff8ec0_0, 0, 3;
    %jmp T_22.13;
T_22.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff95a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffc9ff9410_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc9ff8ec0_0, 0, 3;
    %load/vec4 v0x7fffc9ff9a00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9320_0, 0, 1;
    %jmp T_22.15;
T_22.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9ff9320_0, 0, 1;
T_22.15 ;
    %jmp T_22.13;
T_22.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff95a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffc9ff9410_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc9ff8ec0_0, 0, 3;
    %load/vec4 v0x7fffc9ff9a00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9320_0, 0, 1;
    %jmp T_22.17;
T_22.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9ff9320_0, 0, 1;
T_22.17 ;
    %jmp T_22.13;
T_22.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9ff9050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9ff95a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9910_0, 0, 1;
    %jmp T_22.13;
T_22.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9ff9320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9ff9190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff95a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffc9ff9410_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc9ff8ec0_0, 0, 3;
    %jmp T_22.13;
T_22.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9ff9320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9ff9690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff95a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9780_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fffc9ff9410_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc9ff8ec0_0, 0, 3;
    %load/vec4 v0x7fffc9ff8fb0_0;
    %parti/s 2, 8, 5;
    %store/vec4 v0x7fffc9ff9230_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9870_0, 0, 1;
    %jmp T_22.13;
T_22.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9ff9320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff95a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffc9ff9410_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc9ff8ec0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffc9ff9230_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9ff9870_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffc9ff94b0_0, 0, 2;
    %jmp T_22.13;
T_22.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9ff9320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff95a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffc9ff9410_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc9ff8ec0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffc9ff9230_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9ff9870_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffc9ff94b0_0, 0, 2;
    %jmp T_22.13;
T_22.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9ff9320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff95a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9ff9780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffc9ff9410_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc9ff8ec0_0, 0, 3;
    %jmp T_22.13;
T_22.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9ff9320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9ff9690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff95a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ff9780_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffc9ff9410_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc9ff8ec0_0, 0, 3;
    %jmp T_22.13;
T_22.13 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7fffc9fc59c0;
T_23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9ffb2f0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ffb2f0_0, 0, 1;
    %delay 2000, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fffc9fc59c0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ffb510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ffb5b0_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9ffb510_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ffb510_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x7fffc9fc59c0;
T_25 ;
    %vpi_call 2 34 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc9ffb9a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc9ffb9a0_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x7fffc9fc59c0;
T_26 ;
    %delay 36000, 0;
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "componentes.v";
    "memprog.v";
    "alu.v";
    "uc.v";
