

Implementation tool: Xilinx Vivado v.2018.1
Project:             DuneDataCompression_project
Solution:            solution1
Device target:       xc7z045ffg900-2
Report date:         Fri May 25 09:13:33 PDT 2018

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           2856
FF:            3568
DSP:              0
BRAM:             8
SRL:              0
#=== Final timing ===
CP required:    8.000
CP achieved post-synthesis:    3.981
Timing met
