#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x147a65890 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x147a52250 .scope module, "tb_tinker_core" "tb_tinker_core" 3 3;
 .timescale -9 -12;
v0x147a889c0_0 .var "clk", 0 0;
v0x147a88a50_0 .net "hlt", 0 0, L_0x147a8d3e0;  1 drivers
v0x147a88ae0_0 .var "reset", 0 0;
S_0x147a4e1d0 .scope module, "uut" "tinker_core" 3 10, 4 5 0, S_0x147a52250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "hlt";
L_0x147a8d210 .functor BUFZ 1, v0x147a78f20_0, C4<0>, C4<0>, C4<0>;
L_0x147a8d280 .functor BUFZ 1, v0x147a78f20_0, C4<0>, C4<0>, C4<0>;
L_0x147a8d370 .functor BUFZ 1, v0x147a794c0_0, C4<0>, C4<0>, C4<0>;
L_0x147a8d3e0 .functor BUFZ 1, v0x147a791e0_0, C4<0>, C4<0>, C4<0>;
v0x147a855f0_0 .net "alu_branch_pc_ex", 63 0, v0x147a750c0_0;  1 drivers
v0x147a856e0_0 .net "alu_enable_de", 0 0, v0x147a7e9b0_0;  1 drivers
v0x147a857b0_0 .net "alu_enable_ex", 0 0, v0x147a76c90_0;  1 drivers
v0x147a85880_0 .net "alu_mem_addr_ex", 63 0, v0x147a755a0_0;  1 drivers
v0x147a85950_0 .net "alu_mem_data_ex", 63 0, v0x147a75890_0;  1 drivers
v0x147a85a60_0 .net "alu_result_ex", 63 0, v0x147a75d60_0;  1 drivers
v0x147a85af0_0 .net "alu_result_mem", 63 0, v0x147a79ea0_0;  1 drivers
v0x147a85bc0_0 .net "branch_pc_mem", 63 0, v0x147a78db0_0;  1 drivers
v0x147a85c50_0 .net "branch_taken_ctrl_de", 0 0, v0x147a7ea70_0;  1 drivers
v0x147a85d60_0 .net "branch_taken_ex", 0 0, v0x147a75160_0;  1 drivers
v0x147a85e30_0 .net "branch_taken_mem", 0 0, v0x147a78f20_0;  1 drivers
v0x147a85f00_0 .net "clk", 0 0, v0x147a889c0_0;  1 drivers
v0x147a85f90_0 .net "flush_de", 0 0, L_0x147a8d210;  1 drivers
v0x147a86020_0 .net "flush_ex", 0 0, L_0x147a8d280;  1 drivers
v0x147a860f0_0 .net "forward_a_select", 1 0, v0x147a7b980_0;  1 drivers
v0x147a861c0_0 .net "forward_b_select", 1 0, v0x147a7ba40_0;  1 drivers
v0x147a86290_0 .net "forward_c_select", 1 0, v0x147a7bad0_0;  1 drivers
v0x147a86460_0 .net "hlt", 0 0, L_0x147a8d3e0;  alias, 1 drivers
v0x147a864f0_0 .net "hlt_ex", 0 0, v0x147a75210_0;  1 drivers
v0x147a86580_0 .net "hlt_mem", 0 0, v0x147a791e0_0;  1 drivers
v0x147a86610_0 .net "instruction_de", 31 0, v0x147a7c5e0_0;  1 drivers
v0x147a866a0_0 .net "instruction_if", 31 0, L_0x147a899e0;  1 drivers
v0x147a86770_0 .net "literal_de", 63 0, v0x147a7ebf0_0;  1 drivers
v0x147a86800_0 .net "literal_ex", 63 0, v0x147a770b0_0;  1 drivers
v0x147a868d0_0 .net "mem_addr_mem", 63 0, v0x147a793a0_0;  1 drivers
v0x147a869a0_0 .net "mem_pc_de", 0 0, v0x147a7ecc0_0;  1 drivers
v0x147a86a70_0 .net "mem_pc_ex", 0 0, v0x147a77260_0;  1 drivers
v0x147a86b00_0 .net "mem_pc_mem", 0 0, v0x147a794c0_0;  1 drivers
v0x147a86bd0_0 .net "mem_rdata_mem", 63 0, L_0x147a8be70;  1 drivers
v0x147a86c60_0 .net "mem_read_de", 0 0, v0x147a7ed90_0;  1 drivers
v0x147a86d30_0 .net "mem_read_ex", 0 0, v0x147a773a0_0;  1 drivers
v0x147a86dc0_0 .net "mem_read_mem", 0 0, v0x147a79620_0;  1 drivers
v0x147a86e90_0 .net "mem_to_reg_de", 0 0, v0x147a7ee20_0;  1 drivers
v0x147a86360_0 .net "mem_to_reg_ex", 0 0, v0x147a774c0_0;  1 drivers
v0x147a87120_0 .net "mem_to_reg_mem", 0 0, v0x147a79780_0;  1 drivers
v0x147a871f0_0 .net "mem_wdata_mem", 63 0, v0x147a799a0_0;  1 drivers
v0x147a872c0_0 .net "mem_write_de", 0 0, v0x147a7eed0_0;  1 drivers
v0x147a87350_0 .net "mem_write_ex", 0 0, v0x147a775e0_0;  1 drivers
v0x147a873e0_0 .net "mem_write_mem", 0 0, v0x147a79ac0_0;  1 drivers
v0x147a874b0_0 .net "opcode_de", 4 0, v0x147a7ef80_0;  1 drivers
v0x147a87540_0 .net "opcode_ex", 4 0, v0x147a77830_0;  1 drivers
v0x147a87610_0 .net "operand_a_de", 63 0, v0x147a7a600_0;  1 drivers
v0x147a876e0_0 .net "operand_a_ex", 63 0, v0x147a77980_0;  1 drivers
v0x147a877b0_0 .net "operand_b_de", 63 0, v0x147a7d070_0;  1 drivers
v0x147a87880_0 .net "operand_b_ex", 63 0, v0x147a77aa0_0;  1 drivers
v0x147a87950_0 .net "operand_b_reg_maybe_fwd", 63 0, v0x147a7ace0_0;  1 drivers
v0x147a87a20_0 .net "operand_c_de", 63 0, v0x147a7b3f0_0;  1 drivers
v0x147a87af0_0 .net "operand_c_ex", 63 0, v0x147a77bd0_0;  1 drivers
v0x147a87bc0_0 .net "pc_de", 63 0, v0x147a7c780_0;  1 drivers
v0x147a87c90_0 .net "pc_ex", 63 0, v0x147a77d30_0;  1 drivers
v0x147a87d60_0 .net "pc_if", 63 0, v0x147a7d8c0_0;  1 drivers
v0x147a87df0_0 .net "rd_addr_de", 4 0, v0x147a7f090_0;  1 drivers
v0x147a87f00_0 .net "rd_addr_ex", 4 0, v0x147a77e90_0;  1 drivers
v0x147a88010_0 .net "rd_addr_mem", 4 0, v0x147a79c20_0;  1 drivers
v0x147a880a0_0 .net "reg_wdata_wb", 63 0, v0x147a76440_0;  1 drivers
v0x147a88130_0 .net "reg_write_de", 0 0, v0x147a7f160_0;  1 drivers
v0x147a881c0_0 .net "reg_write_ex", 0 0, v0x147a77fe0_0;  1 drivers
v0x147a882d0_0 .net "reg_write_mem", 0 0, v0x147a79d80_0;  1 drivers
v0x147a88360_0 .net "regfile_operand_a_de", 63 0, L_0x147a8c7d0;  1 drivers
v0x147a883f0_0 .net "regfile_operand_b_de", 63 0, L_0x147a8cbd0;  1 drivers
v0x147a88480_0 .net "regfile_operand_c_de", 63 0, L_0x147a8d040;  1 drivers
v0x147a88510_0 .net "reset", 0 0, v0x147a88ae0_0;  1 drivers
v0x147a885a0_0 .net "return_pc_mem", 63 0, v0x147a85500_0;  1 drivers
v0x147a88670_0 .net "rs_addr_de", 4 0, v0x147a7f1f0_0;  1 drivers
v0x147a88780_0 .net "rs_addr_ex", 4 0, v0x147a78130_0;  1 drivers
v0x147a86f20_0 .net "rt_addr_de", 4 0, v0x147a7f2c0_0;  1 drivers
v0x147a87030_0 .net "rt_addr_ex", 4 0, v0x147a77740_0;  1 drivers
v0x147a88810_0 .net "stack_ptr_de", 63 0, L_0x147a8d120;  1 drivers
v0x147a888a0_0 .net "stack_ptr_ex", 63 0, v0x147a78500_0;  1 drivers
v0x147a88930_0 .net "take_return_pc_fetch", 0 0, L_0x147a8d370;  1 drivers
S_0x147a51090 .scope module, "calculation_unit" "alu" 4 240, 4 653 0, S_0x147a4e1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "alu_enable";
    .port_info 1 /INPUT 5 "opcode";
    .port_info 2 /INPUT 64 "input1";
    .port_info 3 /INPUT 64 "input2";
    .port_info 4 /INPUT 64 "input3";
    .port_info 5 /INPUT 5 "rd_addr";
    .port_info 6 /INPUT 64 "literal";
    .port_info 7 /INPUT 64 "pc_in";
    .port_info 8 /INPUT 64 "stack_ptr";
    .port_info 9 /OUTPUT 64 "result";
    .port_info 10 /OUTPUT 64 "mem_addr";
    .port_info 11 /OUTPUT 64 "mem_wdata";
    .port_info 12 /OUTPUT 64 "branch_pc";
    .port_info 13 /OUTPUT 1 "branch_taken";
    .port_info 14 /OUTPUT 1 "hlt_out";
    .port_info 15 /INPUT 1 "mem_read_in";
    .port_info 16 /INPUT 1 "mem_write_in";
    .port_info 17 /INPUT 1 "reg_write_in";
    .port_info 18 /INPUT 1 "mem_to_reg_in";
    .port_info 19 /INPUT 1 "mem_pc_in";
P_0x127009800 .param/l "ADD" 1 4 684, C4<11000>;
P_0x127009840 .param/l "ADDF" 1 4 683, C4<10100>;
P_0x127009880 .param/l "ADDI" 1 4 684, C4<11001>;
P_0x1270098c0 .param/l "AND" 1 4 680, C4<00000>;
P_0x127009900 .param/l "BR" 1 4 681, C4<01000>;
P_0x127009940 .param/l "BRGT" 1 4 682, C4<01110>;
P_0x127009980 .param/l "BRNZ" 1 4 681, C4<01011>;
P_0x1270099c0 .param/l "BRR" 1 4 681, C4<01001>;
P_0x127009a00 .param/l "BRRI" 1 4 681, C4<01010>;
P_0x127009a40 .param/l "CALL" 1 4 682, C4<01100>;
P_0x127009a80 .param/l "DIV" 1 4 684, C4<11101>;
P_0x127009ac0 .param/l "DIVF" 1 4 683, C4<10111>;
P_0x127009b00 .param/l "MOV_LIT" 1 4 683, C4<10010>;
P_0x127009b40 .param/l "MOV_MEM" 1 4 682, C4<10000>;
P_0x127009b80 .param/l "MOV_REG" 1 4 682, C4<10001>;
P_0x127009bc0 .param/l "MOV_STR" 1 4 683, C4<10011>;
P_0x127009c00 .param/l "MUL" 1 4 684, C4<11100>;
P_0x127009c40 .param/l "MULF" 1 4 683, C4<10110>;
P_0x127009c80 .param/l "NOT" 1 4 680, C4<00011>;
P_0x127009cc0 .param/l "OR" 1 4 680, C4<00001>;
P_0x127009d00 .param/l "PRIV" 1 4 682, C4<01111>;
P_0x127009d40 .param/l "RETURN" 1 4 682, C4<01101>;
P_0x127009d80 .param/l "SHFTL" 1 4 681, C4<00110>;
P_0x127009dc0 .param/l "SHFTLI" 1 4 681, C4<00111>;
P_0x127009e00 .param/l "SHFTR" 1 4 680, C4<00100>;
P_0x127009e40 .param/l "SHFTRI" 1 4 680, C4<00101>;
P_0x127009e80 .param/l "SUB" 1 4 684, C4<11010>;
P_0x127009ec0 .param/l "SUBF" 1 4 683, C4<10101>;
P_0x127009f00 .param/l "SUBI" 1 4 684, C4<11011>;
P_0x127009f40 .param/l "XOR" 1 4 680, C4<00010>;
v0x147a43ff0_0 .net "alu_enable", 0 0, v0x147a76c90_0;  alias, 1 drivers
v0x147a750c0_0 .var "branch_pc", 63 0;
v0x147a75160_0 .var "branch_taken", 0 0;
v0x147a75210_0 .var "hlt_out", 0 0;
v0x147a752a0_0 .net "input1", 63 0, v0x147a77980_0;  alias, 1 drivers
v0x147a75390_0 .net "input2", 63 0, v0x147a77aa0_0;  alias, 1 drivers
v0x147a75440_0 .net "input3", 63 0, v0x147a77bd0_0;  alias, 1 drivers
v0x147a754f0_0 .net "literal", 63 0, v0x147a770b0_0;  alias, 1 drivers
v0x147a755a0_0 .var "mem_addr", 63 0;
v0x147a756b0_0 .net "mem_pc_in", 0 0, v0x147a77260_0;  alias, 1 drivers
v0x147a75750_0 .net "mem_read_in", 0 0, v0x147a773a0_0;  alias, 1 drivers
v0x147a757f0_0 .net "mem_to_reg_in", 0 0, v0x147a774c0_0;  alias, 1 drivers
v0x147a75890_0 .var "mem_wdata", 63 0;
v0x147a75940_0 .net "mem_write_in", 0 0, v0x147a775e0_0;  alias, 1 drivers
v0x147a759e0_0 .net "opcode", 4 0, v0x147a77830_0;  alias, 1 drivers
v0x147a75a90_0 .net "pc_in", 63 0, v0x147a77d30_0;  alias, 1 drivers
v0x147a75b40_0 .net "rd_addr", 4 0, v0x147a77e90_0;  alias, 1 drivers
v0x147a75cd0_0 .net "reg_write_in", 0 0, v0x147a77fe0_0;  alias, 1 drivers
v0x147a75d60_0 .var "result", 63 0;
v0x147a75e00_0 .net "stack_ptr", 63 0, v0x147a78500_0;  alias, 1 drivers
E_0x147a0ece0/0 .event anyedge, v0x147a75a90_0, v0x147a43ff0_0, v0x147a759e0_0, v0x147a752a0_0;
E_0x147a0ece0/1 .event anyedge, v0x147a75390_0, v0x147a75440_0, v0x147a754f0_0, v0x147a75e00_0;
E_0x147a0ece0 .event/or E_0x147a0ece0/0, E_0x147a0ece0/1;
S_0x147a76090 .scope module, "data_source_selector" "memRegMux" 4 307, 4 944 0, S_0x147a4e1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mem_to_reg";
    .port_info 1 /INPUT 64 "readData";
    .port_info 2 /INPUT 64 "aluResult";
    .port_info 3 /OUTPUT 64 "regWriteData";
v0x147a76220_0 .net "aluResult", 63 0, v0x147a79ea0_0;  alias, 1 drivers
v0x147a762e0_0 .net "mem_to_reg", 0 0, v0x147a79780_0;  alias, 1 drivers
v0x147a76380_0 .net "readData", 63 0, L_0x147a8be70;  alias, 1 drivers
v0x147a76440_0 .var "regWriteData", 63 0;
E_0x147a534a0 .event anyedge, v0x147a762e0_0, v0x147a76380_0, v0x147a76220_0;
S_0x147a76550 .scope module, "de_ex_reg" "de_ex_register" 4 199, 4 592 0, S_0x147a4e1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 64 "pc_in";
    .port_info 3 /INPUT 64 "operand_a_in";
    .port_info 4 /INPUT 64 "operand_b_in";
    .port_info 5 /INPUT 64 "operand_c_in";
    .port_info 6 /INPUT 64 "literal_in";
    .port_info 7 /INPUT 5 "rd_addr_in";
    .port_info 8 /INPUT 5 "rs_addr_in";
    .port_info 9 /INPUT 5 "rt_addr_in";
    .port_info 10 /INPUT 5 "opcode_in";
    .port_info 11 /INPUT 64 "stack_ptr_in";
    .port_info 12 /INPUT 1 "alu_enable_in";
    .port_info 13 /INPUT 1 "mem_read_in";
    .port_info 14 /INPUT 1 "mem_write_in";
    .port_info 15 /INPUT 1 "reg_write_in";
    .port_info 16 /INPUT 1 "mem_to_reg_in";
    .port_info 17 /INPUT 1 "branch_taken_ctrl_in";
    .port_info 18 /INPUT 1 "mem_pc_in";
    .port_info 19 /OUTPUT 64 "pc_out";
    .port_info 20 /OUTPUT 64 "operand_a_out";
    .port_info 21 /OUTPUT 64 "operand_b_out";
    .port_info 22 /OUTPUT 64 "operand_c_out";
    .port_info 23 /OUTPUT 64 "literal_out";
    .port_info 24 /OUTPUT 5 "rd_addr_out";
    .port_info 25 /OUTPUT 5 "rs_addr_out";
    .port_info 26 /OUTPUT 5 "rt_addr_out";
    .port_info 27 /OUTPUT 5 "opcode_out";
    .port_info 28 /OUTPUT 64 "stack_ptr_out";
    .port_info 29 /OUTPUT 1 "alu_enable_out";
    .port_info 30 /OUTPUT 1 "mem_read_out";
    .port_info 31 /OUTPUT 1 "mem_write_out";
    .port_info 32 /OUTPUT 1 "reg_write_out";
    .port_info 33 /OUTPUT 1 "mem_to_reg_out";
    .port_info 34 /OUTPUT 1 "branch_taken_ctrl_out";
    .port_info 35 /OUTPUT 1 "mem_pc_out";
v0x147a76be0_0 .net "alu_enable_in", 0 0, v0x147a7e9b0_0;  alias, 1 drivers
v0x147a76c90_0 .var "alu_enable_out", 0 0;
v0x147a76d50_0 .net "branch_taken_ctrl_in", 0 0, v0x147a7ea70_0;  alias, 1 drivers
v0x147a76e00_0 .var "branch_taken_ctrl_out", 0 0;
v0x147a76e90_0 .net "clk", 0 0, v0x147a889c0_0;  alias, 1 drivers
v0x147a76f60_0 .net "flush", 0 0, L_0x147a8d280;  alias, 1 drivers
v0x147a77000_0 .net "literal_in", 63 0, v0x147a7ebf0_0;  alias, 1 drivers
v0x147a770b0_0 .var "literal_out", 63 0;
v0x147a77150_0 .net "mem_pc_in", 0 0, v0x147a7ecc0_0;  alias, 1 drivers
v0x147a77260_0 .var "mem_pc_out", 0 0;
v0x147a77310_0 .net "mem_read_in", 0 0, v0x147a7ed90_0;  alias, 1 drivers
v0x147a773a0_0 .var "mem_read_out", 0 0;
v0x147a77430_0 .net "mem_to_reg_in", 0 0, v0x147a7ee20_0;  alias, 1 drivers
v0x147a774c0_0 .var "mem_to_reg_out", 0 0;
v0x147a77550_0 .net "mem_write_in", 0 0, v0x147a7eed0_0;  alias, 1 drivers
v0x147a775e0_0 .var "mem_write_out", 0 0;
v0x147a77690_0 .net "opcode_in", 4 0, v0x147a7ef80_0;  alias, 1 drivers
v0x147a77830_0 .var "opcode_out", 4 0;
v0x147a778f0_0 .net "operand_a_in", 63 0, v0x147a7a600_0;  alias, 1 drivers
v0x147a77980_0 .var "operand_a_out", 63 0;
v0x147a77a10_0 .net "operand_b_in", 63 0, v0x147a7d070_0;  alias, 1 drivers
v0x147a77aa0_0 .var "operand_b_out", 63 0;
v0x147a77b30_0 .net "operand_c_in", 63 0, v0x147a7b3f0_0;  alias, 1 drivers
v0x147a77bd0_0 .var "operand_c_out", 63 0;
v0x147a77c90_0 .net "pc_in", 63 0, v0x147a7c780_0;  alias, 1 drivers
v0x147a77d30_0 .var "pc_out", 63 0;
v0x147a77df0_0 .net "rd_addr_in", 4 0, v0x147a7f090_0;  alias, 1 drivers
v0x147a77e90_0 .var "rd_addr_out", 4 0;
v0x147a77f50_0 .net "reg_write_in", 0 0, v0x147a7f160_0;  alias, 1 drivers
v0x147a77fe0_0 .var "reg_write_out", 0 0;
v0x147a78090_0 .net "rs_addr_in", 4 0, v0x147a7f1f0_0;  alias, 1 drivers
v0x147a78130_0 .var "rs_addr_out", 4 0;
v0x147a781e0_0 .net "rt_addr_in", 4 0, v0x147a7f2c0_0;  alias, 1 drivers
v0x147a77740_0 .var "rt_addr_out", 4 0;
v0x147a78470_0 .net "stack_ptr_in", 63 0, L_0x147a8d120;  alias, 1 drivers
v0x147a78500_0 .var "stack_ptr_out", 63 0;
E_0x147a76b90 .event posedge, v0x147a76e90_0;
S_0x147a78900 .scope module, "ex_mem_reg" "ex_mem_register" 4 266, 4 760 0, S_0x147a4e1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush_mem";
    .port_info 2 /INPUT 64 "result_in";
    .port_info 3 /INPUT 64 "mem_addr_in";
    .port_info 4 /INPUT 64 "mem_wdata_in";
    .port_info 5 /INPUT 64 "branch_pc_in";
    .port_info 6 /INPUT 5 "rd_addr_in";
    .port_info 7 /INPUT 1 "hlt_in";
    .port_info 8 /INPUT 1 "mem_read_in";
    .port_info 9 /INPUT 1 "mem_write_in";
    .port_info 10 /INPUT 1 "reg_write_in";
    .port_info 11 /INPUT 1 "mem_to_reg_in";
    .port_info 12 /INPUT 1 "branch_taken_in";
    .port_info 13 /INPUT 1 "mem_pc_in";
    .port_info 14 /OUTPUT 64 "result_out";
    .port_info 15 /OUTPUT 64 "mem_addr_out";
    .port_info 16 /OUTPUT 64 "mem_wdata_out";
    .port_info 17 /OUTPUT 64 "branch_pc_out";
    .port_info 18 /OUTPUT 5 "rd_addr_out";
    .port_info 19 /OUTPUT 1 "hlt_out";
    .port_info 20 /OUTPUT 1 "mem_read_out";
    .port_info 21 /OUTPUT 1 "mem_write_out";
    .port_info 22 /OUTPUT 1 "reg_write_out";
    .port_info 23 /OUTPUT 1 "mem_to_reg_out";
    .port_info 24 /OUTPUT 1 "branch_taken_out";
    .port_info 25 /OUTPUT 1 "mem_pc_out";
v0x147a78ce0_0 .net "branch_pc_in", 63 0, v0x147a750c0_0;  alias, 1 drivers
v0x147a78db0_0 .var "branch_pc_out", 63 0;
v0x147a78e50_0 .net "branch_taken_in", 0 0, v0x147a75160_0;  alias, 1 drivers
v0x147a78f20_0 .var "branch_taken_out", 0 0;
v0x147a78fb0_0 .net "clk", 0 0, v0x147a889c0_0;  alias, 1 drivers
v0x147a79080_0 .net "flush_mem", 0 0, L_0x147a8d280;  alias, 1 drivers
v0x147a79130_0 .net "hlt_in", 0 0, v0x147a75210_0;  alias, 1 drivers
v0x147a791e0_0 .var "hlt_out", 0 0;
v0x147a79270_0 .net "mem_addr_in", 63 0, v0x147a755a0_0;  alias, 1 drivers
v0x147a793a0_0 .var "mem_addr_out", 63 0;
v0x147a79430_0 .net "mem_pc_in", 0 0, v0x147a77260_0;  alias, 1 drivers
v0x147a794c0_0 .var "mem_pc_out", 0 0;
v0x147a79550_0 .net "mem_read_in", 0 0, v0x147a773a0_0;  alias, 1 drivers
v0x147a79620_0 .var "mem_read_out", 0 0;
v0x147a796b0_0 .net "mem_to_reg_in", 0 0, v0x147a774c0_0;  alias, 1 drivers
v0x147a79780_0 .var "mem_to_reg_out", 0 0;
v0x147a79810_0 .net "mem_wdata_in", 63 0, v0x147a75890_0;  alias, 1 drivers
v0x147a799a0_0 .var "mem_wdata_out", 63 0;
v0x147a79a30_0 .net "mem_write_in", 0 0, v0x147a775e0_0;  alias, 1 drivers
v0x147a79ac0_0 .var "mem_write_out", 0 0;
v0x147a79b50_0 .net "rd_addr_in", 4 0, v0x147a77e90_0;  alias, 1 drivers
v0x147a79c20_0 .var "rd_addr_out", 4 0;
v0x147a79cb0_0 .net "reg_write_in", 0 0, v0x147a77fe0_0;  alias, 1 drivers
v0x147a79d80_0 .var "reg_write_out", 0 0;
v0x147a79e10_0 .net "result_in", 63 0, v0x147a75d60_0;  alias, 1 drivers
v0x147a79ea0_0 .var "result_out", 63 0;
S_0x147a7a190 .scope module, "forwardingMuxA" "forwardingMux" 4 165, 4 407 0, S_0x147a4e1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select";
    .port_info 1 /INPUT 64 "data_regfile";
    .port_info 2 /INPUT 64 "data_ex";
    .port_info 3 /INPUT 64 "data_mem";
    .port_info 4 /OUTPUT 64 "forwarded_data";
v0x147a7a3d0_0 .net "data_ex", 63 0, v0x147a75d60_0;  alias, 1 drivers
v0x147a7a4b0_0 .net "data_mem", 63 0, v0x147a76440_0;  alias, 1 drivers
v0x147a7a550_0 .net "data_regfile", 63 0, L_0x147a8c7d0;  alias, 1 drivers
v0x147a7a600_0 .var "forwarded_data", 63 0;
v0x147a7a6c0_0 .net "select", 1 0, v0x147a7b980_0;  alias, 1 drivers
E_0x147a7a390 .event anyedge, v0x147a7a6c0_0, v0x147a7a550_0, v0x147a75d60_0, v0x147a76440_0;
S_0x147a7a820 .scope module, "forwardingMuxB" "forwardingMux" 4 174, 4 407 0, S_0x147a4e1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select";
    .port_info 1 /INPUT 64 "data_regfile";
    .port_info 2 /INPUT 64 "data_ex";
    .port_info 3 /INPUT 64 "data_mem";
    .port_info 4 /OUTPUT 64 "forwarded_data";
v0x147a7aac0_0 .net "data_ex", 63 0, v0x147a75d60_0;  alias, 1 drivers
v0x147a7ab60_0 .net "data_mem", 63 0, v0x147a76440_0;  alias, 1 drivers
v0x147a7ac40_0 .net "data_regfile", 63 0, L_0x147a8cbd0;  alias, 1 drivers
v0x147a7ace0_0 .var "forwarded_data", 63 0;
v0x147a7ad90_0 .net "select", 1 0, v0x147a7ba40_0;  alias, 1 drivers
E_0x147a7aa60 .event anyedge, v0x147a7ad90_0, v0x147a7ac40_0, v0x147a75d60_0, v0x147a76440_0;
S_0x147a7af00 .scope module, "forwardingMuxC" "forwardingMux" 4 183, 4 407 0, S_0x147a4e1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select";
    .port_info 1 /INPUT 64 "data_regfile";
    .port_info 2 /INPUT 64 "data_ex";
    .port_info 3 /INPUT 64 "data_mem";
    .port_info 4 /OUTPUT 64 "forwarded_data";
v0x147a7b1a0_0 .net "data_ex", 63 0, v0x147a75d60_0;  alias, 1 drivers
v0x147a7b2c0_0 .net "data_mem", 63 0, v0x147a76440_0;  alias, 1 drivers
v0x147a7b360_0 .net "data_regfile", 63 0, L_0x147a8d040;  alias, 1 drivers
v0x147a7b3f0_0 .var "forwarded_data", 63 0;
v0x147a7b4a0_0 .net "select", 1 0, v0x147a7bad0_0;  alias, 1 drivers
E_0x147a7b140 .event anyedge, v0x147a7b4a0_0, v0x147a7b360_0, v0x147a75d60_0, v0x147a76440_0;
S_0x147a7b600 .scope module, "fwd_unit" "forwardingUnit" 4 149, 4 332 0, S_0x147a4e1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs_addr_de";
    .port_info 1 /INPUT 5 "rt_addr_de";
    .port_info 2 /INPUT 5 "rd_addr_de";
    .port_info 3 /INPUT 5 "rd_addr_ex";
    .port_info 4 /INPUT 1 "reg_write_ex";
    .port_info 5 /INPUT 5 "rd_addr_mem";
    .port_info 6 /INPUT 1 "reg_write_mem";
    .port_info 7 /OUTPUT 2 "forward_a_select";
    .port_info 8 /OUTPUT 2 "forward_b_select";
    .port_info 9 /OUTPUT 2 "forward_c_select";
v0x147a7b980_0 .var "forward_a_select", 1 0;
v0x147a7ba40_0 .var "forward_b_select", 1 0;
v0x147a7bad0_0 .var "forward_c_select", 1 0;
v0x147a7bba0_0 .net "rd_addr_de", 4 0, v0x147a7f090_0;  alias, 1 drivers
v0x147a7bc50_0 .net "rd_addr_ex", 4 0, v0x147a77e90_0;  alias, 1 drivers
v0x147a7bd20_0 .net "rd_addr_mem", 4 0, v0x147a79c20_0;  alias, 1 drivers
v0x147a7bdb0_0 .net "reg_write_ex", 0 0, v0x147a77fe0_0;  alias, 1 drivers
v0x147a7be40_0 .net "reg_write_mem", 0 0, v0x147a79d80_0;  alias, 1 drivers
v0x147a7bef0_0 .net "rs_addr_de", 4 0, v0x147a7f1f0_0;  alias, 1 drivers
v0x147a7c020_0 .net "rt_addr_de", 4 0, v0x147a7f2c0_0;  alias, 1 drivers
E_0x147a7b900/0 .event anyedge, v0x147a75cd0_0, v0x147a75b40_0, v0x147a78090_0, v0x147a79d80_0;
E_0x147a7b900/1 .event anyedge, v0x147a79c20_0, v0x147a781e0_0, v0x147a77df0_0;
E_0x147a7b900 .event/or E_0x147a7b900/0, E_0x147a7b900/1;
S_0x147a7c150 .scope module, "if_de_reg" "if_de_register" 4 103, 4 508 0, S_0x147a4e1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 64 "pc_in";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /OUTPUT 64 "pc_out";
    .port_info 5 /OUTPUT 32 "instruction_out";
v0x147a7c400_0 .net "clk", 0 0, v0x147a889c0_0;  alias, 1 drivers
v0x147a7c4a0_0 .net "flush", 0 0, L_0x147a8d210;  alias, 1 drivers
v0x147a7c540_0 .net "instruction_in", 31 0, L_0x147a899e0;  alias, 1 drivers
v0x147a7c5e0_0 .var "instruction_out", 31 0;
v0x147a7c690_0 .net "pc_in", 63 0, v0x147a7d8c0_0;  alias, 1 drivers
v0x147a7c780_0 .var "pc_out", 63 0;
S_0x147a7c8a0 .scope module, "input_selector" "reglitmux" 4 192, 4 915 0, S_0x147a4e1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "sel";
    .port_info 1 /INPUT 64 "reg_in";
    .port_info 2 /INPUT 64 "lit_in";
    .port_info 3 /OUTPUT 64 "out";
P_0x147a7ca60 .param/l "ADDI" 1 4 922, C4<11001>;
P_0x147a7caa0 .param/l "BRRI" 1 4 922, C4<01010>;
P_0x147a7cae0 .param/l "MOV_LIT" 1 4 923, C4<10010>;
P_0x147a7cb20 .param/l "MOV_MEM" 1 4 923, C4<10000>;
P_0x147a7cb60 .param/l "MOV_STR" 1 4 923, C4<10011>;
P_0x147a7cba0 .param/l "SHFTLI" 1 4 922, C4<00111>;
P_0x147a7cbe0 .param/l "SHFTRI" 1 4 922, C4<00101>;
P_0x147a7cc20 .param/l "SUBI" 1 4 922, C4<11011>;
v0x147a7cfa0_0 .net "lit_in", 63 0, v0x147a7ebf0_0;  alias, 1 drivers
v0x147a7d070_0 .var "out", 63 0;
v0x147a7d120_0 .net "reg_in", 63 0, v0x147a7ace0_0;  alias, 1 drivers
v0x147a7d1f0_0 .net "sel", 4 0, v0x147a7ef80_0;  alias, 1 drivers
E_0x147a7cf30 .event anyedge, v0x147a77690_0, v0x147a77000_0, v0x147a7ace0_0;
S_0x147a7d2e0 .scope module, "instruction_fetcher" "fetch" 4 81, 4 482 0, S_0x147a4e1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "branch_taken";
    .port_info 3 /INPUT 64 "branch_pc";
    .port_info 4 /INPUT 1 "take_return_pc";
    .port_info 5 /INPUT 64 "return_pc";
    .port_info 6 /OUTPUT 64 "pc_out";
P_0x147a7d4a0 .param/l "INITIAL_PC" 1 4 491, C4<0000000000000000000000000000000000000000000000000010000000000000>;
v0x147a7d6b0_0 .net "branch_pc", 63 0, v0x147a78db0_0;  alias, 1 drivers
v0x147a7d760_0 .net "branch_taken", 0 0, v0x147a78f20_0;  alias, 1 drivers
v0x147a7d810_0 .net "clk", 0 0, v0x147a889c0_0;  alias, 1 drivers
v0x147a7d8c0_0 .var "current_pc", 63 0;
v0x147a7d950_0 .net "pc_out", 63 0, v0x147a7d8c0_0;  alias, 1 drivers
v0x147a7da20_0 .net "reset", 0 0, v0x147a88ae0_0;  alias, 1 drivers
v0x147a7dab0_0 .net "return_pc", 63 0, v0x147a85500_0;  alias, 1 drivers
v0x147a7db60_0 .net "take_return_pc", 0 0, L_0x147a8d370;  alias, 1 drivers
E_0x147a7d660 .event posedge, v0x147a7da20_0, v0x147a76e90_0;
S_0x147a7dcb0 .scope module, "instruction_parser" "instructionDecoder" 4 112, 4 530 0, S_0x147a4e1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instructionLine";
    .port_info 1 /OUTPUT 64 "literal";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 5 "rs";
    .port_info 4 /OUTPUT 5 "rt";
    .port_info 5 /OUTPUT 5 "opcode";
    .port_info 6 /OUTPUT 1 "alu_enable";
    .port_info 7 /OUTPUT 1 "mem_read";
    .port_info 8 /OUTPUT 1 "mem_write";
    .port_info 9 /OUTPUT 1 "reg_write";
    .port_info 10 /OUTPUT 1 "mem_to_reg";
    .port_info 11 /OUTPUT 1 "branch_taken";
    .port_info 12 /OUTPUT 1 "mem_pc";
P_0x12700a000 .param/l "ADD" 1 4 550, C4<11000>;
P_0x12700a040 .param/l "ADDF" 1 4 549, C4<10100>;
P_0x12700a080 .param/l "ADDI" 1 4 550, C4<11001>;
P_0x12700a0c0 .param/l "AND" 1 4 546, C4<00000>;
P_0x12700a100 .param/l "BR" 1 4 547, C4<01000>;
P_0x12700a140 .param/l "BRGT" 1 4 548, C4<01110>;
P_0x12700a180 .param/l "BRNZ" 1 4 547, C4<01011>;
P_0x12700a1c0 .param/l "BRR" 1 4 547, C4<01001>;
P_0x12700a200 .param/l "BRRI" 1 4 547, C4<01010>;
P_0x12700a240 .param/l "CALL" 1 4 548, C4<01100>;
P_0x12700a280 .param/l "DIV" 1 4 550, C4<11101>;
P_0x12700a2c0 .param/l "DIVF" 1 4 549, C4<10111>;
P_0x12700a300 .param/l "MOV_LIT" 1 4 549, C4<10010>;
P_0x12700a340 .param/l "MOV_MEM" 1 4 548, C4<10000>;
P_0x12700a380 .param/l "MOV_REG" 1 4 548, C4<10001>;
P_0x12700a3c0 .param/l "MOV_STR" 1 4 549, C4<10011>;
P_0x12700a400 .param/l "MUL" 1 4 550, C4<11100>;
P_0x12700a440 .param/l "MULF" 1 4 549, C4<10110>;
P_0x12700a480 .param/l "NOT" 1 4 546, C4<00011>;
P_0x12700a4c0 .param/l "OR" 1 4 546, C4<00001>;
P_0x12700a500 .param/l "PRIV" 1 4 548, C4<01111>;
P_0x12700a540 .param/l "RETURN" 1 4 548, C4<01101>;
P_0x12700a580 .param/l "SHFTL" 1 4 547, C4<00110>;
P_0x12700a5c0 .param/l "SHFTLI" 1 4 547, C4<00111>;
P_0x12700a600 .param/l "SHFTR" 1 4 546, C4<00100>;
P_0x12700a640 .param/l "SHFTRI" 1 4 546, C4<00101>;
P_0x12700a680 .param/l "SUB" 1 4 550, C4<11010>;
P_0x12700a6c0 .param/l "SUBF" 1 4 549, C4<10101>;
P_0x12700a700 .param/l "SUBI" 1 4 550, C4<11011>;
P_0x12700a740 .param/l "XOR" 1 4 546, C4<00010>;
v0x147a7e9b0_0 .var "alu_enable", 0 0;
v0x147a7ea70_0 .var "branch_taken", 0 0;
v0x147a7eb20_0 .net "instructionLine", 31 0, v0x147a7c5e0_0;  alias, 1 drivers
v0x147a7ebf0_0 .var "literal", 63 0;
v0x147a7ecc0_0 .var "mem_pc", 0 0;
v0x147a7ed90_0 .var "mem_read", 0 0;
v0x147a7ee20_0 .var "mem_to_reg", 0 0;
v0x147a7eed0_0 .var "mem_write", 0 0;
v0x147a7ef80_0 .var "opcode", 4 0;
v0x147a7f090_0 .var "rd", 4 0;
v0x147a7f160_0 .var "reg_write", 0 0;
v0x147a7f1f0_0 .var "rs", 4 0;
v0x147a7f2c0_0 .var "rt", 4 0;
E_0x147a7e960 .event anyedge, v0x147a7c5e0_0, v0x147a77690_0, v0x147a77df0_0, v0x147a77000_0;
S_0x147a7f460 .scope module, "memory_inst" "memory" 4 91, 4 829 0, S_0x147a4e1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "inst_addr";
    .port_info 3 /OUTPUT 32 "instruction_out";
    .port_info 4 /INPUT 64 "data_addr";
    .port_info 5 /INPUT 64 "data_wdata";
    .port_info 6 /INPUT 1 "mem_read";
    .port_info 7 /INPUT 1 "mem_write";
    .port_info 8 /OUTPUT 64 "data_rdata";
P_0x147a7f620 .param/l "ADDR_BITS" 1 4 843, +C4<00000000000000000000000000010011>;
P_0x147a7f660 .param/l "MEM_SIZE_BYTES" 1 4 842, +C4<00000000000010000000000000000000>;
L_0x147a890e0 .functor BUFZ 8, L_0x147a88e20, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x147a894d0 .functor BUFZ 8, L_0x147a89190, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x147a89970 .functor BUFZ 8, L_0x147a89580, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x147a89be0 .functor BUFZ 8, L_0x147a89b40, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x147a8a4a0 .functor BUFZ 8, L_0x147a8a180, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x147a8a950 .functor BUFZ 8, L_0x147a8a580, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x147a8acd0 .functor BUFZ 8, L_0x147a8a9c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x147a8b1f0 .functor BUFZ 8, L_0x147a8adc0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x147a8b540 .functor BUFZ 8, L_0x147a8aea0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x147a8b6e0 .functor BUFZ 8, L_0x147a8b640, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x147a8bda0 .functor BUFZ 8, L_0x147a8ba30, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x147a8c440 .functor BUFZ 8, L_0x147a8bc70, C4<00000000>, C4<00000000>, C4<00000000>;
v0x147a7f890_0 .net *"_ivl_1", 62 0, L_0x147a88ce0;  1 drivers
L_0x138050370 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x147a7f940_0 .net *"_ivl_100", 12 0, L_0x138050370;  1 drivers
L_0x1380503b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x147a7f9e0_0 .net/2u *"_ivl_101", 31 0, L_0x1380503b8;  1 drivers
v0x147a7fa70_0 .net *"_ivl_103", 31 0, L_0x147a8a890;  1 drivers
v0x147a7fb00_0 .net *"_ivl_106", 7 0, L_0x147a8acd0;  1 drivers
v0x147a7fbd0_0 .net *"_ivl_109", 7 0, L_0x147a8adc0;  1 drivers
L_0x138050010 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x147a7fc80_0 .net *"_ivl_11", 12 0, L_0x138050010;  1 drivers
v0x147a7fd30_0 .net *"_ivl_111", 31 0, L_0x147a8ab80;  1 drivers
L_0x138050400 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x147a7fde0_0 .net *"_ivl_114", 12 0, L_0x138050400;  1 drivers
L_0x138050448 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x147a7fef0_0 .net/2u *"_ivl_115", 31 0, L_0x138050448;  1 drivers
v0x147a7ffa0_0 .net *"_ivl_117", 31 0, L_0x147a8af80;  1 drivers
L_0x138050058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147a80050_0 .net/2u *"_ivl_12", 31 0, L_0x138050058;  1 drivers
v0x147a80100_0 .net *"_ivl_120", 7 0, L_0x147a8b1f0;  1 drivers
v0x147a801b0_0 .net *"_ivl_123", 7 0, L_0x147a8aea0;  1 drivers
v0x147a80260_0 .net *"_ivl_125", 31 0, L_0x147a8b260;  1 drivers
L_0x138050490 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x147a80310_0 .net *"_ivl_128", 12 0, L_0x138050490;  1 drivers
L_0x1380504d8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x147a803c0_0 .net/2u *"_ivl_129", 31 0, L_0x1380504d8;  1 drivers
v0x147a80550_0 .net *"_ivl_131", 31 0, L_0x147a8b100;  1 drivers
v0x147a805e0_0 .net *"_ivl_134", 7 0, L_0x147a8b540;  1 drivers
v0x147a80690_0 .net *"_ivl_137", 7 0, L_0x147a8b640;  1 drivers
v0x147a80740_0 .net *"_ivl_139", 31 0, L_0x147a8b300;  1 drivers
v0x147a807f0_0 .net *"_ivl_14", 31 0, L_0x147a88f60;  1 drivers
L_0x138050520 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x147a808a0_0 .net *"_ivl_142", 12 0, L_0x138050520;  1 drivers
L_0x138050568 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x147a80950_0 .net/2u *"_ivl_143", 31 0, L_0x138050568;  1 drivers
v0x147a80a00_0 .net *"_ivl_145", 31 0, L_0x147a8b7f0;  1 drivers
v0x147a80ab0_0 .net *"_ivl_148", 7 0, L_0x147a8b6e0;  1 drivers
v0x147a80b60_0 .net *"_ivl_151", 7 0, L_0x147a8ba30;  1 drivers
v0x147a80c10_0 .net *"_ivl_153", 31 0, L_0x147a8bad0;  1 drivers
L_0x1380505b0 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x147a80cc0_0 .net *"_ivl_156", 12 0, L_0x1380505b0;  1 drivers
L_0x1380505f8 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x147a80d70_0 .net/2u *"_ivl_157", 31 0, L_0x1380505f8;  1 drivers
v0x147a80e20_0 .net *"_ivl_159", 31 0, L_0x147a8b910;  1 drivers
v0x147a80ed0_0 .net *"_ivl_162", 7 0, L_0x147a8bda0;  1 drivers
v0x147a80f80_0 .net *"_ivl_166", 7 0, L_0x147a8bc70;  1 drivers
v0x147a80470_0 .net *"_ivl_168", 31 0, L_0x147a8c250;  1 drivers
v0x147a81210_0 .net *"_ivl_17", 7 0, L_0x147a890e0;  1 drivers
L_0x138050640 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x147a812a0_0 .net *"_ivl_171", 12 0, L_0x138050640;  1 drivers
L_0x138050688 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x147a81340_0 .net/2u *"_ivl_172", 31 0, L_0x138050688;  1 drivers
v0x147a813f0_0 .net *"_ivl_174", 31 0, L_0x147a8c110;  1 drivers
v0x147a814a0_0 .net *"_ivl_177", 7 0, L_0x147a8c440;  1 drivers
v0x147a81550_0 .net *"_ivl_20", 7 0, L_0x147a89190;  1 drivers
v0x147a81600_0 .net *"_ivl_22", 31 0, L_0x147a89230;  1 drivers
L_0x1380500a0 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x147a816b0_0 .net *"_ivl_25", 12 0, L_0x1380500a0;  1 drivers
L_0x1380500e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x147a81760_0 .net/2u *"_ivl_26", 31 0, L_0x1380500e8;  1 drivers
v0x147a81810_0 .net *"_ivl_28", 31 0, L_0x147a89350;  1 drivers
v0x147a818c0_0 .net *"_ivl_31", 7 0, L_0x147a894d0;  1 drivers
v0x147a81970_0 .net *"_ivl_34", 7 0, L_0x147a89580;  1 drivers
v0x147a81a20_0 .net *"_ivl_36", 31 0, L_0x147a89670;  1 drivers
L_0x138050130 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x147a81ad0_0 .net *"_ivl_39", 12 0, L_0x138050130;  1 drivers
L_0x138050178 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x147a81b80_0 .net/2u *"_ivl_40", 31 0, L_0x138050178;  1 drivers
v0x147a81c30_0 .net *"_ivl_42", 31 0, L_0x147a89790;  1 drivers
v0x147a81ce0_0 .net *"_ivl_45", 7 0, L_0x147a89970;  1 drivers
v0x147a81d90_0 .net *"_ivl_49", 7 0, L_0x147a89b40;  1 drivers
v0x147a81e40_0 .net *"_ivl_51", 31 0, L_0x147a89c50;  1 drivers
L_0x1380501c0 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x147a81ef0_0 .net *"_ivl_54", 12 0, L_0x1380501c0;  1 drivers
L_0x138050208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x147a81fa0_0 .net/2u *"_ivl_55", 31 0, L_0x138050208;  1 drivers
v0x147a82050_0 .net *"_ivl_57", 31 0, L_0x147a89cf0;  1 drivers
v0x147a82100_0 .net *"_ivl_6", 7 0, L_0x147a88e20;  1 drivers
v0x147a821b0_0 .net *"_ivl_60", 7 0, L_0x147a89be0;  1 drivers
v0x147a82260_0 .net *"_ivl_62", 62 0, L_0x147a89f70;  1 drivers
v0x147a82310_0 .net *"_ivl_67", 7 0, L_0x147a8a180;  1 drivers
v0x147a823c0_0 .net *"_ivl_69", 31 0, L_0x147a8a220;  1 drivers
L_0x138050250 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x147a82470_0 .net *"_ivl_72", 12 0, L_0x138050250;  1 drivers
L_0x138050298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147a82520_0 .net/2u *"_ivl_73", 31 0, L_0x138050298;  1 drivers
v0x147a825d0_0 .net *"_ivl_75", 31 0, L_0x147a8a360;  1 drivers
v0x147a82680_0 .net *"_ivl_78", 7 0, L_0x147a8a4a0;  1 drivers
v0x147a81030_0 .net *"_ivl_8", 31 0, L_0x147a88ec0;  1 drivers
v0x147a810e0_0 .net *"_ivl_81", 7 0, L_0x147a8a580;  1 drivers
v0x147a82710_0 .net *"_ivl_83", 31 0, L_0x147a8a2c0;  1 drivers
L_0x1380502e0 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x147a827a0_0 .net *"_ivl_86", 12 0, L_0x1380502e0;  1 drivers
L_0x138050328 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x147a82830_0 .net/2u *"_ivl_87", 31 0, L_0x138050328;  1 drivers
v0x147a828c0_0 .net *"_ivl_89", 31 0, L_0x147a8a710;  1 drivers
v0x147a82950_0 .net *"_ivl_92", 7 0, L_0x147a8a950;  1 drivers
v0x147a82a00_0 .net *"_ivl_95", 7 0, L_0x147a8a9c0;  1 drivers
v0x147a82ab0_0 .net *"_ivl_97", 31 0, L_0x147a8aa60;  1 drivers
v0x147a82b60 .array "bytes", 524287 0, 7 0;
v0x147a82c00_0 .net "clk", 0 0, v0x147a889c0_0;  alias, 1 drivers
v0x147a82c90_0 .net "data_addr", 63 0, v0x147a793a0_0;  alias, 1 drivers
v0x147a82d50_0 .net "data_rdata", 63 0, L_0x147a8be70;  alias, 1 drivers
v0x147a82de0_0 .net "data_wdata", 63 0, v0x147a799a0_0;  alias, 1 drivers
v0x147a82e70_0 .var/i "i", 31 0;
v0x147a82f10_0 .net "inst_addr", 63 0, v0x147a7d8c0_0;  alias, 1 drivers
v0x147a82ff0_0 .net "instruction_out", 31 0, L_0x147a899e0;  alias, 1 drivers
v0x147a83090_0 .net "mem_read", 0 0, v0x147a79620_0;  alias, 1 drivers
v0x147a83140_0 .net "mem_write", 0 0, v0x147a79ac0_0;  alias, 1 drivers
v0x147a831f0_0 .net "reset", 0 0, v0x147a88ae0_0;  alias, 1 drivers
v0x147a832a0_0 .net "safe_data_addr", 18 0, L_0x147a8a010;  1 drivers
v0x147a83330_0 .net "safe_inst_addr", 18 0, L_0x147a88d80;  1 drivers
L_0x147a88ce0 .part v0x147a7d8c0_0, 0, 63;
L_0x147a88d80 .part L_0x147a88ce0, 0, 19;
L_0x147a88e20 .array/port v0x147a82b60, L_0x147a88f60;
L_0x147a88ec0 .concat [ 19 13 0 0], L_0x147a88d80, L_0x138050010;
L_0x147a88f60 .arith/sum 32, L_0x147a88ec0, L_0x138050058;
L_0x147a89190 .array/port v0x147a82b60, L_0x147a89350;
L_0x147a89230 .concat [ 19 13 0 0], L_0x147a88d80, L_0x1380500a0;
L_0x147a89350 .arith/sum 32, L_0x147a89230, L_0x1380500e8;
L_0x147a89580 .array/port v0x147a82b60, L_0x147a89790;
L_0x147a89670 .concat [ 19 13 0 0], L_0x147a88d80, L_0x138050130;
L_0x147a89790 .arith/sum 32, L_0x147a89670, L_0x138050178;
L_0x147a899e0 .concat8 [ 8 8 8 8], L_0x147a890e0, L_0x147a894d0, L_0x147a89970, L_0x147a89be0;
L_0x147a89b40 .array/port v0x147a82b60, L_0x147a89cf0;
L_0x147a89c50 .concat [ 19 13 0 0], L_0x147a88d80, L_0x1380501c0;
L_0x147a89cf0 .arith/sum 32, L_0x147a89c50, L_0x138050208;
L_0x147a89f70 .part v0x147a793a0_0, 0, 63;
L_0x147a8a010 .part L_0x147a89f70, 0, 19;
L_0x147a8a180 .array/port v0x147a82b60, L_0x147a8a360;
L_0x147a8a220 .concat [ 19 13 0 0], L_0x147a8a010, L_0x138050250;
L_0x147a8a360 .arith/sum 32, L_0x147a8a220, L_0x138050298;
L_0x147a8a580 .array/port v0x147a82b60, L_0x147a8a710;
L_0x147a8a2c0 .concat [ 19 13 0 0], L_0x147a8a010, L_0x1380502e0;
L_0x147a8a710 .arith/sum 32, L_0x147a8a2c0, L_0x138050328;
L_0x147a8a9c0 .array/port v0x147a82b60, L_0x147a8a890;
L_0x147a8aa60 .concat [ 19 13 0 0], L_0x147a8a010, L_0x138050370;
L_0x147a8a890 .arith/sum 32, L_0x147a8aa60, L_0x1380503b8;
L_0x147a8adc0 .array/port v0x147a82b60, L_0x147a8af80;
L_0x147a8ab80 .concat [ 19 13 0 0], L_0x147a8a010, L_0x138050400;
L_0x147a8af80 .arith/sum 32, L_0x147a8ab80, L_0x138050448;
L_0x147a8aea0 .array/port v0x147a82b60, L_0x147a8b100;
L_0x147a8b260 .concat [ 19 13 0 0], L_0x147a8a010, L_0x138050490;
L_0x147a8b100 .arith/sum 32, L_0x147a8b260, L_0x1380504d8;
L_0x147a8b640 .array/port v0x147a82b60, L_0x147a8b7f0;
L_0x147a8b300 .concat [ 19 13 0 0], L_0x147a8a010, L_0x138050520;
L_0x147a8b7f0 .arith/sum 32, L_0x147a8b300, L_0x138050568;
L_0x147a8ba30 .array/port v0x147a82b60, L_0x147a8b910;
L_0x147a8bad0 .concat [ 19 13 0 0], L_0x147a8a010, L_0x1380505b0;
L_0x147a8b910 .arith/sum 32, L_0x147a8bad0, L_0x1380505f8;
LS_0x147a8be70_0_0 .concat8 [ 8 8 8 8], L_0x147a8a4a0, L_0x147a8a950, L_0x147a8acd0, L_0x147a8b1f0;
LS_0x147a8be70_0_4 .concat8 [ 8 8 8 8], L_0x147a8b540, L_0x147a8b6e0, L_0x147a8bda0, L_0x147a8c440;
L_0x147a8be70 .concat8 [ 32 32 0 0], LS_0x147a8be70_0_0, LS_0x147a8be70_0_4;
L_0x147a8bc70 .array/port v0x147a82b60, L_0x147a8c110;
L_0x147a8c250 .concat [ 19 13 0 0], L_0x147a8a010, L_0x138050640;
L_0x147a8c110 .arith/sum 32, L_0x147a8c250, L_0x138050688;
S_0x147a834a0 .scope module, "reg_file" "registerFile" 4 128, 4 431 0, S_0x147a4e1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "write_addr";
    .port_info 3 /INPUT 64 "write_data";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /INPUT 5 "read_addr1";
    .port_info 6 /OUTPUT 64 "read_data1";
    .port_info 7 /INPUT 5 "read_addr2";
    .port_info 8 /OUTPUT 64 "read_data2";
    .port_info 9 /INPUT 5 "read_addr3";
    .port_info 10 /OUTPUT 64 "read_data3";
    .port_info 11 /OUTPUT 64 "stack_ptr_out";
v0x147a84830_31 .array/port v0x147a84830, 31;
L_0x147a8d120 .functor BUFZ 64, v0x147a84830_31, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x1380506d0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x147a83790_0 .net/2u *"_ivl_0", 4 0, L_0x1380506d0;  1 drivers
L_0x138050718 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x147a83850_0 .net *"_ivl_10", 1 0, L_0x138050718;  1 drivers
L_0x138050760 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x147a83900_0 .net/2u *"_ivl_13", 4 0, L_0x138050760;  1 drivers
v0x147a839c0_0 .net *"_ivl_15", 0 0, L_0x147a8c8f0;  1 drivers
v0x147a83a60_0 .net *"_ivl_18", 63 0, L_0x147a8c9d0;  1 drivers
v0x147a83b50_0 .net *"_ivl_2", 0 0, L_0x147a8c530;  1 drivers
v0x147a83bf0_0 .net *"_ivl_20", 6 0, L_0x147a8ca70;  1 drivers
L_0x1380507a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x147a83ca0_0 .net *"_ivl_23", 1 0, L_0x1380507a8;  1 drivers
L_0x1380507f0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x147a83d50_0 .net/2u *"_ivl_26", 4 0, L_0x1380507f0;  1 drivers
v0x147a83e60_0 .net *"_ivl_28", 0 0, L_0x147a8cd30;  1 drivers
v0x147a83f00_0 .net *"_ivl_31", 63 0, L_0x147a8ce60;  1 drivers
v0x147a83fb0_0 .net *"_ivl_33", 6 0, L_0x147a8cf00;  1 drivers
L_0x138050838 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x147a84060_0 .net *"_ivl_36", 1 0, L_0x138050838;  1 drivers
v0x147a84110_0 .net *"_ivl_5", 63 0, L_0x147a8c610;  1 drivers
v0x147a841c0_0 .net *"_ivl_7", 6 0, L_0x147a8c6b0;  1 drivers
v0x147a84270_0 .net "clk", 0 0, v0x147a889c0_0;  alias, 1 drivers
v0x147a84300_0 .var/i "idx", 31 0;
v0x147a84490_0 .net "read_addr1", 4 0, v0x147a7f1f0_0;  alias, 1 drivers
v0x147a84520_0 .net "read_addr2", 4 0, v0x147a7f2c0_0;  alias, 1 drivers
v0x147a845b0_0 .net "read_addr3", 4 0, v0x147a7f090_0;  alias, 1 drivers
v0x147a84650_0 .net "read_data1", 63 0, L_0x147a8c7d0;  alias, 1 drivers
v0x147a84710_0 .net "read_data2", 63 0, L_0x147a8cbd0;  alias, 1 drivers
v0x147a847a0_0 .net "read_data3", 63 0, L_0x147a8d040;  alias, 1 drivers
v0x147a84830 .array "registers", 31 0, 63 0;
v0x147a84b80_0 .net "reset", 0 0, v0x147a88ae0_0;  alias, 1 drivers
v0x147a84c50_0 .net "stack_ptr_out", 63 0, L_0x147a8d120;  alias, 1 drivers
v0x147a84cf0_0 .net "write_addr", 4 0, v0x147a79c20_0;  alias, 1 drivers
v0x147a84dc0_0 .net "write_data", 63 0, v0x147a76440_0;  alias, 1 drivers
v0x147a84ee0_0 .net "write_enable", 0 0, v0x147a79d80_0;  alias, 1 drivers
L_0x147a8c530 .cmp/eq 5, v0x147a7f1f0_0, L_0x1380506d0;
L_0x147a8c610 .array/port v0x147a84830, L_0x147a8c6b0;
L_0x147a8c6b0 .concat [ 5 2 0 0], v0x147a7f1f0_0, L_0x138050718;
L_0x147a8c7d0 .functor MUXZ 64, L_0x147a8c610, v0x147a84830_31, L_0x147a8c530, C4<>;
L_0x147a8c8f0 .cmp/eq 5, v0x147a7f2c0_0, L_0x138050760;
L_0x147a8c9d0 .array/port v0x147a84830, L_0x147a8ca70;
L_0x147a8ca70 .concat [ 5 2 0 0], v0x147a7f2c0_0, L_0x1380507a8;
L_0x147a8cbd0 .functor MUXZ 64, L_0x147a8c9d0, v0x147a84830_31, L_0x147a8c8f0, C4<>;
L_0x147a8cd30 .cmp/eq 5, v0x147a7f090_0, L_0x1380507f0;
L_0x147a8ce60 .array/port v0x147a84830, L_0x147a8cf00;
L_0x147a8cf00 .concat [ 5 2 0 0], v0x147a7f090_0, L_0x138050838;
L_0x147a8d040 .functor MUXZ 64, L_0x147a8ce60, v0x147a84830_31, L_0x147a8cd30, C4<>;
S_0x147a85070 .scope module, "return_pc_selector" "aluMemMux" 4 299, 4 895 0, S_0x147a4e1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mem_pc";
    .port_info 1 /INPUT 64 "memData";
    .port_info 2 /INPUT 64 "aluOut";
    .port_info 3 /OUTPUT 64 "newPc";
v0x147a852a0_0 .net "aluOut", 63 0, v0x147a78db0_0;  alias, 1 drivers
v0x147a85390_0 .net "memData", 63 0, L_0x147a8be70;  alias, 1 drivers
v0x147a85470_0 .net "mem_pc", 0 0, v0x147a794c0_0;  alias, 1 drivers
v0x147a85500_0 .var "newPc", 63 0;
E_0x147a85230 .event anyedge, v0x147a794c0_0, v0x147a76380_0, v0x147a78db0_0;
    .scope S_0x147a7d2e0;
T_0 ;
    %wait E_0x147a7d660;
    %load/vec4 v0x147a7da20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 8192, 0, 64;
    %assign/vec4 v0x147a7d8c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x147a7db60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x147a7dab0_0;
    %assign/vec4 v0x147a7d8c0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x147a7d760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x147a7d6b0_0;
    %assign/vec4 v0x147a7d8c0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x147a7d8c0_0;
    %addi 4, 0, 64;
    %assign/vec4 v0x147a7d8c0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x147a7f460;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x147a82e70_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x147a82e70_0;
    %cmpi/s 524288, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x147a82e70_0;
    %store/vec4a v0x147a82b60, 4, 0;
    %load/vec4 v0x147a82e70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x147a82e70_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x147a7f460;
T_2 ;
    %wait E_0x147a76b90;
    %load/vec4 v0x147a83140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x147a82de0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x147a832a0_0;
    %pad/u 32;
    %addi 0, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147a82b60, 0, 4;
    %load/vec4 v0x147a82de0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x147a832a0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147a82b60, 0, 4;
    %load/vec4 v0x147a82de0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x147a832a0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147a82b60, 0, 4;
    %load/vec4 v0x147a82de0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x147a832a0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147a82b60, 0, 4;
    %load/vec4 v0x147a82de0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x147a832a0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147a82b60, 0, 4;
    %load/vec4 v0x147a82de0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x147a832a0_0;
    %pad/u 32;
    %addi 5, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147a82b60, 0, 4;
    %load/vec4 v0x147a82de0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x147a832a0_0;
    %pad/u 32;
    %addi 6, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147a82b60, 0, 4;
    %load/vec4 v0x147a82de0_0;
    %parti/s 8, 56, 7;
    %load/vec4 v0x147a832a0_0;
    %pad/u 32;
    %addi 7, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147a82b60, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x147a7c150;
T_3 ;
    %wait E_0x147a76b90;
    %load/vec4 v0x147a7c4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x147a7c780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x147a7c5e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x147a7c690_0;
    %assign/vec4 v0x147a7c780_0, 0;
    %load/vec4 v0x147a7c540_0;
    %assign/vec4 v0x147a7c5e0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x147a7dcb0;
T_4 ;
    %wait E_0x147a7e960;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7ed90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7eed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7f160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7ee20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7ea70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7ecc0_0, 0, 1;
    %load/vec4 v0x147a7eb20_0;
    %parti/s 5, 27, 6;
    %store/vec4 v0x147a7ef80_0, 0, 5;
    %load/vec4 v0x147a7eb20_0;
    %parti/s 5, 22, 6;
    %store/vec4 v0x147a7f090_0, 0, 5;
    %load/vec4 v0x147a7eb20_0;
    %parti/s 5, 17, 6;
    %store/vec4 v0x147a7f1f0_0, 0, 5;
    %load/vec4 v0x147a7eb20_0;
    %parti/s 5, 12, 5;
    %store/vec4 v0x147a7f2c0_0, 0, 5;
    %load/vec4 v0x147a7eb20_0;
    %parti/s 1, 11, 5;
    %replicate 52;
    %load/vec4 v0x147a7eb20_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147a7ebf0_0, 0, 64;
    %load/vec4 v0x147a7ef80_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %jmp T_4.31;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7f160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7ee20_0, 0, 1;
    %jmp T_4.31;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7f160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7ee20_0, 0, 1;
    %jmp T_4.31;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7f160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7ee20_0, 0, 1;
    %jmp T_4.31;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7f160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7ee20_0, 0, 1;
    %jmp T_4.31;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7f160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7ee20_0, 0, 1;
    %jmp T_4.31;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7f160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7ee20_0, 0, 1;
    %jmp T_4.31;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7f160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7ee20_0, 0, 1;
    %jmp T_4.31;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7f160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7ee20_0, 0, 1;
    %jmp T_4.31;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7f160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7ee20_0, 0, 1;
    %jmp T_4.31;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7f160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7ee20_0, 0, 1;
    %jmp T_4.31;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7f160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7ee20_0, 0, 1;
    %load/vec4 v0x147a7f090_0;
    %store/vec4 v0x147a7f1f0_0, 0, 5;
    %jmp T_4.31;
T_4.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7f160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7ee20_0, 0, 1;
    %load/vec4 v0x147a7f090_0;
    %store/vec4 v0x147a7f1f0_0, 0, 5;
    %jmp T_4.31;
T_4.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7f160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7ee20_0, 0, 1;
    %load/vec4 v0x147a7f090_0;
    %store/vec4 v0x147a7f1f0_0, 0, 5;
    %jmp T_4.31;
T_4.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7f160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7ee20_0, 0, 1;
    %load/vec4 v0x147a7f090_0;
    %store/vec4 v0x147a7f1f0_0, 0, 5;
    %jmp T_4.31;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7ed90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7f160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7ee20_0, 0, 1;
    %jmp T_4.31;
T_4.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7eed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7f160_0, 0, 1;
    %jmp T_4.31;
T_4.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7f160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7ee20_0, 0, 1;
    %jmp T_4.31;
T_4.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7f160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7ee20_0, 0, 1;
    %load/vec4 v0x147a7f090_0;
    %store/vec4 v0x147a7f1f0_0, 0, 5;
    %jmp T_4.31;
T_4.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7f160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7ee20_0, 0, 1;
    %jmp T_4.31;
T_4.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7f160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7ee20_0, 0, 1;
    %jmp T_4.31;
T_4.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7f160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7ee20_0, 0, 1;
    %jmp T_4.31;
T_4.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7f160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7ee20_0, 0, 1;
    %jmp T_4.31;
T_4.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7f160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7ea70_0, 0, 1;
    %jmp T_4.31;
T_4.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7f160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7ea70_0, 0, 1;
    %jmp T_4.31;
T_4.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7f160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7ea70_0, 0, 1;
    %jmp T_4.31;
T_4.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7f160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7ea70_0, 0, 1;
    %jmp T_4.31;
T_4.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7f160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7ea70_0, 0, 1;
    %jmp T_4.31;
T_4.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7eed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7f160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7ea70_0, 0, 1;
    %jmp T_4.31;
T_4.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7ed90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7f160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7ecc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7ea70_0, 0, 1;
    %jmp T_4.31;
T_4.29 ;
    %load/vec4 v0x147a7ebf0_0;
    %parti/s 12, 0, 2;
    %cmpi/e 0, 0, 12;
    %jmp/0xz  T_4.32, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7f160_0, 0, 1;
    %jmp T_4.33;
T_4.32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7e9b0_0, 0, 1;
T_4.33 ;
    %jmp T_4.31;
T_4.31 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x147a834a0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x147a84300_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x147a84300_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x147a84300_0;
    %store/vec4a v0x147a84830, 4, 0;
    %load/vec4 v0x147a84300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x147a84300_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 524288, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147a84830, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x147a834a0;
T_6 ;
    %wait E_0x147a76b90;
    %load/vec4 v0x147a84b80_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x147a84ee0_0;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x147a84dc0_0;
    %load/vec4 v0x147a84cf0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147a84830, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x147a7b600;
T_7 ;
    %wait E_0x147a7b900;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x147a7b980_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x147a7ba40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x147a7bad0_0, 0, 2;
    %load/vec4 v0x147a7bdb0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.3, 10;
    %load/vec4 v0x147a7bc50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x147a7bc50_0;
    %load/vec4 v0x147a7bef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x147a7b980_0, 0, 2;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x147a7be40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.7, 10;
    %load/vec4 v0x147a7bd20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0x147a7bd20_0;
    %load/vec4 v0x147a7bef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x147a7b980_0, 0, 2;
T_7.4 ;
T_7.1 ;
    %load/vec4 v0x147a7bdb0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.11, 10;
    %load/vec4 v0x147a7bc50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.10, 9;
    %load/vec4 v0x147a7bc50_0;
    %load/vec4 v0x147a7c020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x147a7ba40_0, 0, 2;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x147a7be40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.15, 10;
    %load/vec4 v0x147a7bd20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.14, 9;
    %load/vec4 v0x147a7bd20_0;
    %load/vec4 v0x147a7c020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x147a7ba40_0, 0, 2;
T_7.12 ;
T_7.9 ;
    %load/vec4 v0x147a7bdb0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.19, 10;
    %load/vec4 v0x147a7bc50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.18, 9;
    %load/vec4 v0x147a7bc50_0;
    %load/vec4 v0x147a7bba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x147a7bad0_0, 0, 2;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v0x147a7be40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.23, 10;
    %load/vec4 v0x147a7bd20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.23;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.22, 9;
    %load/vec4 v0x147a7bd20_0;
    %load/vec4 v0x147a7bba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x147a7bad0_0, 0, 2;
T_7.20 ;
T_7.17 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x147a7a190;
T_8 ;
    %wait E_0x147a7a390;
    %load/vec4 v0x147a7a6c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %load/vec4 v0x147a7a550_0;
    %store/vec4 v0x147a7a600_0, 0, 64;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x147a7a550_0;
    %store/vec4 v0x147a7a600_0, 0, 64;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x147a7a3d0_0;
    %store/vec4 v0x147a7a600_0, 0, 64;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x147a7a4b0_0;
    %store/vec4 v0x147a7a600_0, 0, 64;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x147a7a820;
T_9 ;
    %wait E_0x147a7aa60;
    %load/vec4 v0x147a7ad90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %load/vec4 v0x147a7ac40_0;
    %store/vec4 v0x147a7ace0_0, 0, 64;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x147a7ac40_0;
    %store/vec4 v0x147a7ace0_0, 0, 64;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x147a7aac0_0;
    %store/vec4 v0x147a7ace0_0, 0, 64;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x147a7ab60_0;
    %store/vec4 v0x147a7ace0_0, 0, 64;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x147a7af00;
T_10 ;
    %wait E_0x147a7b140;
    %load/vec4 v0x147a7b4a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %load/vec4 v0x147a7b360_0;
    %store/vec4 v0x147a7b3f0_0, 0, 64;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x147a7b360_0;
    %store/vec4 v0x147a7b3f0_0, 0, 64;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x147a7b1a0_0;
    %store/vec4 v0x147a7b3f0_0, 0, 64;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x147a7b2c0_0;
    %store/vec4 v0x147a7b3f0_0, 0, 64;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x147a7c8a0;
T_11 ;
    %wait E_0x147a7cf30;
    %load/vec4 v0x147a7d1f0_0;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %load/vec4 v0x147a7d120_0;
    %store/vec4 v0x147a7d070_0, 0, 64;
    %jmp T_11.8;
T_11.0 ;
    %load/vec4 v0x147a7cfa0_0;
    %store/vec4 v0x147a7d070_0, 0, 64;
    %jmp T_11.8;
T_11.1 ;
    %load/vec4 v0x147a7cfa0_0;
    %store/vec4 v0x147a7d070_0, 0, 64;
    %jmp T_11.8;
T_11.2 ;
    %load/vec4 v0x147a7cfa0_0;
    %store/vec4 v0x147a7d070_0, 0, 64;
    %jmp T_11.8;
T_11.3 ;
    %load/vec4 v0x147a7cfa0_0;
    %store/vec4 v0x147a7d070_0, 0, 64;
    %jmp T_11.8;
T_11.4 ;
    %load/vec4 v0x147a7cfa0_0;
    %store/vec4 v0x147a7d070_0, 0, 64;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v0x147a7cfa0_0;
    %store/vec4 v0x147a7d070_0, 0, 64;
    %jmp T_11.8;
T_11.6 ;
    %load/vec4 v0x147a7cfa0_0;
    %store/vec4 v0x147a7d070_0, 0, 64;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x147a76550;
T_12 ;
    %wait E_0x147a76b90;
    %load/vec4 v0x147a76f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x147a77d30_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x147a77980_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x147a77aa0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x147a77bd0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x147a770b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x147a77e90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x147a78130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x147a77740_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x147a77830_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x147a78500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x147a76c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x147a773a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x147a775e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x147a77fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x147a774c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x147a76e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x147a77260_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x147a77c90_0;
    %assign/vec4 v0x147a77d30_0, 0;
    %load/vec4 v0x147a778f0_0;
    %assign/vec4 v0x147a77980_0, 0;
    %load/vec4 v0x147a77a10_0;
    %assign/vec4 v0x147a77aa0_0, 0;
    %load/vec4 v0x147a77b30_0;
    %assign/vec4 v0x147a77bd0_0, 0;
    %load/vec4 v0x147a77000_0;
    %assign/vec4 v0x147a770b0_0, 0;
    %load/vec4 v0x147a77df0_0;
    %assign/vec4 v0x147a77e90_0, 0;
    %load/vec4 v0x147a78090_0;
    %assign/vec4 v0x147a78130_0, 0;
    %load/vec4 v0x147a781e0_0;
    %assign/vec4 v0x147a77740_0, 0;
    %load/vec4 v0x147a77690_0;
    %assign/vec4 v0x147a77830_0, 0;
    %load/vec4 v0x147a78470_0;
    %assign/vec4 v0x147a78500_0, 0;
    %load/vec4 v0x147a76be0_0;
    %assign/vec4 v0x147a76c90_0, 0;
    %load/vec4 v0x147a77310_0;
    %assign/vec4 v0x147a773a0_0, 0;
    %load/vec4 v0x147a77550_0;
    %assign/vec4 v0x147a775e0_0, 0;
    %load/vec4 v0x147a77f50_0;
    %assign/vec4 v0x147a77fe0_0, 0;
    %load/vec4 v0x147a77430_0;
    %assign/vec4 v0x147a774c0_0, 0;
    %load/vec4 v0x147a76d50_0;
    %assign/vec4 v0x147a76e00_0, 0;
    %load/vec4 v0x147a77150_0;
    %assign/vec4 v0x147a77260_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x147a51090;
T_13 ;
    %wait E_0x147a0ece0;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x147a75d60_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x147a755a0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x147a75890_0, 0, 64;
    %load/vec4 v0x147a75a90_0;
    %addi 4, 0, 64;
    %store/vec4 v0x147a750c0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a75160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a75210_0, 0, 1;
    %load/vec4 v0x147a43ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x147a759e0_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_13.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_13.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_13.24, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_13.25, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_13.26, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_13.27, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_13.28, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_13.29, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_13.30, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_13.31, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x147a75d60_0, 0, 64;
    %jmp T_13.33;
T_13.2 ;
    %load/vec4 v0x147a752a0_0;
    %load/vec4 v0x147a75390_0;
    %add;
    %store/vec4 v0x147a75d60_0, 0, 64;
    %jmp T_13.33;
T_13.3 ;
    %load/vec4 v0x147a752a0_0;
    %load/vec4 v0x147a75390_0;
    %add;
    %store/vec4 v0x147a75d60_0, 0, 64;
    %jmp T_13.33;
T_13.4 ;
    %load/vec4 v0x147a752a0_0;
    %load/vec4 v0x147a75390_0;
    %sub;
    %store/vec4 v0x147a75d60_0, 0, 64;
    %jmp T_13.33;
T_13.5 ;
    %load/vec4 v0x147a752a0_0;
    %load/vec4 v0x147a75390_0;
    %sub;
    %store/vec4 v0x147a75d60_0, 0, 64;
    %jmp T_13.33;
T_13.6 ;
    %load/vec4 v0x147a752a0_0;
    %load/vec4 v0x147a75390_0;
    %mul;
    %store/vec4 v0x147a75d60_0, 0, 64;
    %jmp T_13.33;
T_13.7 ;
    %load/vec4 v0x147a75390_0;
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_13.34, 4;
    %load/vec4 v0x147a752a0_0;
    %load/vec4 v0x147a75390_0;
    %div/s;
    %store/vec4 v0x147a75d60_0, 0, 64;
    %jmp T_13.35;
T_13.34 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x147a75d60_0, 0, 64;
T_13.35 ;
    %jmp T_13.33;
T_13.8 ;
    %load/vec4 v0x147a752a0_0;
    %load/vec4 v0x147a75390_0;
    %and;
    %store/vec4 v0x147a75d60_0, 0, 64;
    %jmp T_13.33;
T_13.9 ;
    %load/vec4 v0x147a752a0_0;
    %load/vec4 v0x147a75390_0;
    %or;
    %store/vec4 v0x147a75d60_0, 0, 64;
    %jmp T_13.33;
T_13.10 ;
    %load/vec4 v0x147a752a0_0;
    %load/vec4 v0x147a75390_0;
    %xor;
    %store/vec4 v0x147a75d60_0, 0, 64;
    %jmp T_13.33;
T_13.11 ;
    %load/vec4 v0x147a752a0_0;
    %inv;
    %store/vec4 v0x147a75d60_0, 0, 64;
    %jmp T_13.33;
T_13.12 ;
    %load/vec4 v0x147a752a0_0;
    %load/vec4 v0x147a75390_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x147a75d60_0, 0, 64;
    %jmp T_13.33;
T_13.13 ;
    %load/vec4 v0x147a752a0_0;
    %load/vec4 v0x147a75390_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x147a75d60_0, 0, 64;
    %jmp T_13.33;
T_13.14 ;
    %load/vec4 v0x147a752a0_0;
    %load/vec4 v0x147a75390_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x147a75d60_0, 0, 64;
    %jmp T_13.33;
T_13.15 ;
    %load/vec4 v0x147a752a0_0;
    %load/vec4 v0x147a75390_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x147a75d60_0, 0, 64;
    %jmp T_13.33;
T_13.16 ;
    %load/vec4 v0x147a752a0_0;
    %load/vec4 v0x147a75390_0;
    %add;
    %store/vec4 v0x147a755a0_0, 0, 64;
    %jmp T_13.33;
T_13.17 ;
    %load/vec4 v0x147a752a0_0;
    %store/vec4 v0x147a75d60_0, 0, 64;
    %jmp T_13.33;
T_13.18 ;
    %load/vec4 v0x147a752a0_0;
    %parti/s 52, 12, 5;
    %load/vec4 v0x147a75390_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147a75d60_0, 0, 64;
    %jmp T_13.33;
T_13.19 ;
    %load/vec4 v0x147a75440_0;
    %load/vec4 v0x147a754f0_0;
    %add;
    %store/vec4 v0x147a755a0_0, 0, 64;
    %load/vec4 v0x147a752a0_0;
    %store/vec4 v0x147a75890_0, 0, 64;
    %jmp T_13.33;
T_13.20 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x147a75d60_0, 0, 64;
    %jmp T_13.33;
T_13.21 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x147a75d60_0, 0, 64;
    %jmp T_13.33;
T_13.22 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x147a75d60_0, 0, 64;
    %jmp T_13.33;
T_13.23 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x147a75d60_0, 0, 64;
    %jmp T_13.33;
T_13.24 ;
    %load/vec4 v0x147a75440_0;
    %store/vec4 v0x147a750c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a75160_0, 0, 1;
    %jmp T_13.33;
T_13.25 ;
    %load/vec4 v0x147a75a90_0;
    %load/vec4 v0x147a75440_0;
    %add;
    %store/vec4 v0x147a750c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a75160_0, 0, 1;
    %jmp T_13.33;
T_13.26 ;
    %load/vec4 v0x147a75a90_0;
    %load/vec4 v0x147a75390_0;
    %add;
    %store/vec4 v0x147a750c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a75160_0, 0, 1;
    %jmp T_13.33;
T_13.27 ;
    %load/vec4 v0x147a752a0_0;
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_13.36, 4;
    %load/vec4 v0x147a75440_0;
    %store/vec4 v0x147a750c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a75160_0, 0, 1;
    %jmp T_13.37;
T_13.36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a75160_0, 0, 1;
T_13.37 ;
    %jmp T_13.33;
T_13.28 ;
    %load/vec4 v0x147a75390_0;
    %load/vec4 v0x147a752a0_0;
    %cmp/s;
    %jmp/0xz  T_13.38, 5;
    %load/vec4 v0x147a75440_0;
    %store/vec4 v0x147a750c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a75160_0, 0, 1;
    %jmp T_13.39;
T_13.38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a75160_0, 0, 1;
T_13.39 ;
    %jmp T_13.33;
T_13.29 ;
    %load/vec4 v0x147a75440_0;
    %store/vec4 v0x147a750c0_0, 0, 64;
    %load/vec4 v0x147a75e00_0;
    %subi 8, 0, 64;
    %store/vec4 v0x147a755a0_0, 0, 64;
    %load/vec4 v0x147a75a90_0;
    %addi 4, 0, 64;
    %store/vec4 v0x147a75890_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a75160_0, 0, 1;
    %jmp T_13.33;
T_13.30 ;
    %load/vec4 v0x147a75e00_0;
    %subi 8, 0, 64;
    %store/vec4 v0x147a755a0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a75160_0, 0, 1;
    %jmp T_13.33;
T_13.31 ;
    %load/vec4 v0x147a754f0_0;
    %parti/s 12, 0, 2;
    %cmpi/e 0, 0, 12;
    %jmp/0xz  T_13.40, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a75210_0, 0, 1;
T_13.40 ;
    %jmp T_13.33;
T_13.33 ;
    %pop/vec4 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x147a78900;
T_14 ;
    %wait E_0x147a76b90;
    %load/vec4 v0x147a79080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x147a79ea0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x147a793a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x147a799a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x147a78db0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x147a79c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x147a791e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x147a79620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x147a79ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x147a79d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x147a79780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x147a78f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x147a794c0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x147a79e10_0;
    %assign/vec4 v0x147a79ea0_0, 0;
    %load/vec4 v0x147a79270_0;
    %assign/vec4 v0x147a793a0_0, 0;
    %load/vec4 v0x147a79810_0;
    %assign/vec4 v0x147a799a0_0, 0;
    %load/vec4 v0x147a78ce0_0;
    %assign/vec4 v0x147a78db0_0, 0;
    %load/vec4 v0x147a79b50_0;
    %assign/vec4 v0x147a79c20_0, 0;
    %load/vec4 v0x147a79130_0;
    %assign/vec4 v0x147a791e0_0, 0;
    %load/vec4 v0x147a79550_0;
    %assign/vec4 v0x147a79620_0, 0;
    %load/vec4 v0x147a79a30_0;
    %assign/vec4 v0x147a79ac0_0, 0;
    %load/vec4 v0x147a79cb0_0;
    %assign/vec4 v0x147a79d80_0, 0;
    %load/vec4 v0x147a796b0_0;
    %assign/vec4 v0x147a79780_0, 0;
    %load/vec4 v0x147a78e50_0;
    %assign/vec4 v0x147a78f20_0, 0;
    %load/vec4 v0x147a79430_0;
    %assign/vec4 v0x147a794c0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x147a85070;
T_15 ;
    %wait E_0x147a85230;
    %load/vec4 v0x147a85470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x147a85390_0;
    %store/vec4 v0x147a85500_0, 0, 64;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x147a852a0_0;
    %store/vec4 v0x147a85500_0, 0, 64;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x147a76090;
T_16 ;
    %wait E_0x147a534a0;
    %load/vec4 v0x147a762e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x147a76380_0;
    %store/vec4 v0x147a76440_0, 0, 64;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x147a76220_0;
    %store/vec4 v0x147a76440_0, 0, 64;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x147a52250;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a889c0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x147a52250;
T_18 ;
    %delay 5000, 0;
    %load/vec4 v0x147a889c0_0;
    %inv;
    %store/vec4 v0x147a889c0_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x147a52250;
T_19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147a88ae0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a88ae0_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x147a52250;
T_20 ;
    %delay 1000000, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x147a52250;
T_21 ;
    %vpi_call/w 3 35 "$dumpfile", "tb_tinker_core.vcd" {0 0 0};
    %vpi_call/w 3 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x147a52250 {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_tinker_core.sv";
    "tinker.sv";
