#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\evanw\scoop\apps\iverilog\current\lib\ivl\system.vpi";
:vpi_module "C:\Users\evanw\scoop\apps\iverilog\current\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\evanw\scoop\apps\iverilog\current\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\evanw\scoop\apps\iverilog\current\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\evanw\scoop\apps\iverilog\current\lib\ivl\va_math.vpi";
:vpi_module "C:\Users\evanw\scoop\apps\iverilog\current\lib\ivl\v2009.vpi";
S_00000193221c0610 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000193221c07a0 .scope module, "tmp_pc_reg_tb" "tmp_pc_reg_tb" 3 3;
 .timescale -9 -12;
v000001932218eda0_0 .var "branch_flag", 0 0;
v000001932218ee40_0 .var "branch_target", 31 0;
v000001932218f0c0_0 .var "clk", 0 0;
v000001932218eee0_0 .net "pc", 31 0, v000001932218f340_0;  1 drivers
v000001932218e800_0 .var "pc_en", 0 0;
v000001932218ed00_0 .var "rst_n", 0 0;
S_00000193221b76e0 .scope module, "u_pc" "pc_reg" 3 12, 4 24 0, S_00000193221c07a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 1 "branch_flag";
    .port_info 4 /INPUT 32 "branch_target";
    .port_info 5 /OUTPUT 32 "pc";
v000001932218f3e0_0 .net "branch_flag", 0 0, v000001932218eda0_0;  1 drivers
v000001932218f480_0 .net "branch_target", 31 0, v000001932218ee40_0;  1 drivers
v000001932218e760_0 .net "clk", 0 0, v000001932218f0c0_0;  1 drivers
v000001932218f340_0 .var "pc", 31 0;
v000001932218f2a0_0 .net "pc_en", 0 0, v000001932218e800_0;  1 drivers
v000001932218ef80_0 .net "rst_n", 0 0, v000001932218ed00_0;  1 drivers
E_00000193221be920 .event posedge, v000001932218e760_0;
    .scope S_00000193221b76e0;
T_0 ;
    %wait E_00000193221be920;
    %load/vec4 v000001932218ef80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001932218f340_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001932218f2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001932218f340_0;
    %assign/vec4 v000001932218f340_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001932218f3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001932218f480_0;
    %assign/vec4 v000001932218f340_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001932218f340_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001932218f340_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000193221c07a0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932218f0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932218ed00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001932218e800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932218eda0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001932218ee40_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_00000193221c07a0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v000001932218f0c0_0;
    %inv;
    %store/vec4 v000001932218f0c0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00000193221c07a0;
T_3 ;
    %vpi_call/w 3 22 "$display", "pc_reg TB" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001932218ed00_0, 0, 1;
    %wait E_00000193221be920;
    %vpi_call/w 3 25 "$display", "after rst cycle pc=%h rst_n=%b", v000001932218eee0_0, v000001932218ed00_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001932218ed00_0, 0, 1;
    %wait E_00000193221be920;
    %vpi_call/w 3 28 "$display", "after release pc=%h rst_n=%b", v000001932218eee0_0, v000001932218ed00_0 {0 0 0};
    %wait E_00000193221be920;
    %vpi_call/w 3 30 "$display", "next cycle pc=%h rst_n=%b", v000001932218eee0_0, v000001932218ed00_0 {0 0 0};
    %vpi_call/w 3 31 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/tmp_pc_reg_tb.sv";
    "FUCKYEAH.srcs/sources_1/new/pc_reg.v";
