// Seed: 4096855856
module module_0;
endmodule
module module_1 ();
  reg id_1 = 1'h0;
  module_0();
  reg id_2 = id_1;
  always @(posedge 1 or negedge id_2)
    case (1)
      1'b0: id_2 = id_2;
      id_2: id_2 = 1;
      (1):  id_1 <= 1;
      id_2: id_1 = id_1;
    endcase
endmodule
module module_2 (
    output tri1  id_0,
    output uwire id_1,
    output tri1  id_2,
    input  tri   id_3,
    output uwire id_4
);
  wire id_6;
  module_0();
  wire id_7;
endmodule
