==============================================================
File generated on Fri Mar 08 16:07:16 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.094 ; gain = 16.746
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.094 ; gain = 16.746
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 103.352 ; gain = 18.004
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] int_pool/int_pool.cpp:7: unsupported memory access on variable 'in' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Fri Mar 08 16:08:59 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from int_pool/int_pool.cpp:1:
int_pool/int_pool.cpp:8:28: error: array subscript is not an integer
                int tmp2=in[in+n*h*w+2*i*w+2*j+1];
                           ^~~~~~~~~~~~~~~~~~~~~
int_pool/int_pool.cpp:9:28: error: array subscript is not an integer
                int tmp3=in[in+n*h*w+(2*i+1)*w+2*j];
                           ^~~~~~~~~~~~~~~~~~~~~~~
int_pool/int_pool.cpp:10:28: error: array subscript is not an integer
                int tmp4=in[in+n*h*w+(2*i+1)*w+2*j+1];
                           ^~~~~~~~~~~~~~~~~~~~~~~~~
3 errors generated.
==============================================================
File generated on Fri Mar 08 16:09:47 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.285 ; gain = 17.473
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.285 ; gain = 17.473
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.320 ; gain = 18.508
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] int_pool/int_pool.cpp:7: unsupported memory access on variable 'in' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Fri Mar 08 16:10:25 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.344 ; gain = 16.820
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.344 ; gain = 16.820
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.633 ; gain = 18.109
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.891 ; gain = 18.367
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 125.984 ; gain = 40.461
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 125.984 ; gain = 40.461
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool' ...
WARNING: [SYN 201-107] Renaming port name 'pool/in' to 'pool/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'pool/out' to 'pool/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.902 seconds; current allocated memory: 77.137 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 77.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/ch' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pool' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 79.291 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 131.035 ; gain = 45.512
INFO: [SYSC 207-301] Generating SystemC RTL for pool.
INFO: [VHDL 208-304] Generating VHDL RTL for pool.
INFO: [VLOG 209-307] Generating Verilog RTL for pool.
INFO: [HLS 200-112] Total elapsed time: 5.124 seconds; peak allocated memory: 79.291 MB.
==============================================================
File generated on Fri Mar 08 16:11:43 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.527 ; gain = 17.672
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.527 ; gain = 17.672
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 103.512 ; gain = 18.656
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 103.766 ; gain = 18.910
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 125.711 ; gain = 40.855
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 125.711 ; gain = 40.855
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool' ...
WARNING: [SYN 201-107] Renaming port name 'pool/in' to 'pool/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'pool/out' to 'pool/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.791 seconds; current allocated memory: 77.174 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 77.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/ch' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pool' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 79.358 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 130.484 ; gain = 45.629
INFO: [SYSC 207-301] Generating SystemC RTL for pool.
INFO: [VHDL 208-304] Generating VHDL RTL for pool.
INFO: [VLOG 209-307] Generating Verilog RTL for pool.
INFO: [HLS 200-112] Total elapsed time: 4.991 seconds; peak allocated memory: 79.358 MB.
==============================================================
File generated on Fri Mar 08 16:12:21 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.363 ; gain = 17.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.363 ; gain = 17.590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 103.598 ; gain = 18.824
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 103.855 ; gain = 19.082
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 124.410 ; gain = 39.637
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:7:6) in function 'pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:5:9) in function 'pool'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 124.410 ; gain = 39.637
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool' ...
WARNING: [SYN 201-107] Renaming port name 'pool/in' to 'pool/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'pool/out' to 'pool/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:15) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.894 seconds; current allocated memory: 77.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 78.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/ch' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pool' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'pool_mul_64ns_32ns_96_5_1' to 'pool_mul_64ns_32nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'pool_mul_64ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 80.483 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pool_mul_64ns_32nbkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 133.473 ; gain = 48.699
INFO: [SYSC 207-301] Generating SystemC RTL for pool.
INFO: [VHDL 208-304] Generating VHDL RTL for pool.
INFO: [VLOG 209-307] Generating Verilog RTL for pool.
INFO: [HLS 200-112] Total elapsed time: 5.439 seconds; peak allocated memory: 80.483 MB.
==============================================================
File generated on Fri Mar 08 16:13:08 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.398 ; gain = 16.891
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.398 ; gain = 16.891
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 103.680 ; gain = 18.172
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 103.934 ; gain = 18.426
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (int_pool/int_pool.cpp:9) in function 'pool': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.359 ; gain = 40.852
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.359 ; gain = 40.852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool' ...
WARNING: [SYN 201-107] Renaming port name 'pool/in' to 'pool/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'pool/out' to 'pool/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.78 seconds; current allocated memory: 77.192 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 77.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/ch' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pool' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 79.377 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 130.605 ; gain = 45.098
INFO: [SYSC 207-301] Generating SystemC RTL for pool.
INFO: [VHDL 208-304] Generating VHDL RTL for pool.
INFO: [VLOG 209-307] Generating Verilog RTL for pool.
INFO: [HLS 200-112] Total elapsed time: 5.581 seconds; peak allocated memory: 79.377 MB.
==============================================================
File generated on Fri Mar 08 16:15:49 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.504 ; gain = 17.410
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.504 ; gain = 17.410
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 103.723 ; gain = 18.629
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.977 ; gain = 18.883
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 124.145 ; gain = 39.051
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:9:13) in function 'pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:6:13) in function 'pool'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 124.750 ; gain = 39.656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool' ...
WARNING: [SYN 201-107] Renaming port name 'pool/in' to 'pool/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'pool/out' to 'pool/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:18) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.917 seconds; current allocated memory: 77.554 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 78.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pool' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'pool_mul_64ns_32ns_96_5_1' to 'pool_mul_64ns_32nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'pool_mul_64ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 80.482 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pool_mul_64ns_32nbkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 132.844 ; gain = 47.750
INFO: [SYSC 207-301] Generating SystemC RTL for pool.
INFO: [VHDL 208-304] Generating VHDL RTL for pool.
INFO: [VLOG 209-307] Generating Verilog RTL for pool.
INFO: [HLS 200-112] Total elapsed time: 5.824 seconds; peak allocated memory: 80.482 MB.
==============================================================
File generated on Fri Mar 08 16:16:42 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
ERROR: [HLS 200-70] Please make sure that min <= max for the directive:
ERROR: [HLS 200-70] '#pragma HLS LOOP_TRIPCOUNT min=10 max=1 avg=1' is not a valid pragma.
==============================================================
File generated on Fri Mar 08 16:16:54 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.512 ; gain = 17.715
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.512 ; gain = 17.715
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 103.645 ; gain = 18.848
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 103.898 ; gain = 19.102
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.059 ; gain = 41.262
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:9:13) in function 'pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:6:13) in function 'pool'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.059 ; gain = 41.262
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool' ...
WARNING: [SYN 201-107] Renaming port name 'pool/in' to 'pool/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'pool/out' to 'pool/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:18) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.976 seconds; current allocated memory: 77.554 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 78.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pool' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'pool_mul_64ns_32ns_96_5_1' to 'pool_mul_64ns_32nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'pool_mul_64ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 0.571 seconds; current allocated memory: 80.482 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pool_mul_64ns_32nbkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 133.121 ; gain = 48.324
INFO: [SYSC 207-301] Generating SystemC RTL for pool.
INFO: [VHDL 208-304] Generating VHDL RTL for pool.
INFO: [VLOG 209-307] Generating Verilog RTL for pool.
INFO: [HLS 200-112] Total elapsed time: 5.312 seconds; peak allocated memory: 80.482 MB.
==============================================================
File generated on Fri Mar 08 16:28:42 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.398 ; gain = 16.703
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.398 ; gain = 16.703
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.621 ; gain = 17.926
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 104.137 ; gain = 18.441
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (int_pool/int_pool.cpp:9) in function 'pool' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (int_pool/int_pool.cpp:13) in function 'pool': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.242 ; gain = 40.547
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:9:13) in function 'pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:6:13) in function 'pool'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.242 ; gain = 40.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool' ...
WARNING: [SYN 201-107] Renaming port name 'pool/in' to 'pool/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'pool/out' to 'pool/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:19) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.094 seconds; current allocated memory: 77.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 78.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pool' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'pool_mul_64ns_32ns_96_5_1' to 'pool_mul_64ns_32nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'pool_mul_64ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 80.487 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pool_mul_64ns_32nbkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 133.277 ; gain = 47.582
INFO: [SYSC 207-301] Generating SystemC RTL for pool.
INFO: [VHDL 208-304] Generating VHDL RTL for pool.
INFO: [VLOG 209-307] Generating Verilog RTL for pool.
INFO: [HLS 200-112] Total elapsed time: 6.2 seconds; peak allocated memory: 80.487 MB.
==============================================================
File generated on Fri Mar 08 16:29:00 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.566 ; gain = 16.828
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.566 ; gain = 16.828
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.758 ; gain = 18.020
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 104.012 ; gain = 18.273
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (int_pool/int_pool.cpp:9) in function 'pool' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (int_pool/int_pool.cpp:13) in function 'pool': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.109 ; gain = 40.371
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:9:13) in function 'pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:6:13) in function 'pool'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.109 ; gain = 40.371
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool' ...
WARNING: [SYN 201-107] Renaming port name 'pool/in' to 'pool/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'pool/out' to 'pool/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:18) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.108 seconds; current allocated memory: 77.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 78.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pool' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'pool_mul_64ns_32ns_96_5_1' to 'pool_mul_64ns_32nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'pool_mul_64ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 80.487 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pool_mul_64ns_32nbkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 133.688 ; gain = 47.949
INFO: [SYSC 207-301] Generating SystemC RTL for pool.
INFO: [VHDL 208-304] Generating VHDL RTL for pool.
INFO: [VLOG 209-307] Generating Verilog RTL for pool.
INFO: [HLS 200-112] Total elapsed time: 5.757 seconds; peak allocated memory: 80.487 MB.
==============================================================
File generated on Fri Mar 08 16:32:02 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.359 ; gain = 16.930
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.359 ; gain = 16.930
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.625 ; gain = 18.195
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.883 ; gain = 18.453
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:17) in function 'pool' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:21) in function 'pool' completely with a factor of 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.043 ; gain = 40.613
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'pool'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.043 ; gain = 40.613
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool' ...
WARNING: [SYN 201-107] Renaming port name 'pool/in' to 'pool/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'pool/out' to 'pool/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:24) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.007 seconds; current allocated memory: 77.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 78.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pool' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'pool_mul_64ns_32ns_96_5_1' to 'pool_mul_64ns_32nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'pool_mul_64ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 0.602 seconds; current allocated memory: 80.588 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pool_mul_64ns_32nbkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 134.043 ; gain = 48.613
INFO: [SYSC 207-301] Generating SystemC RTL for pool.
INFO: [VHDL 208-304] Generating VHDL RTL for pool.
INFO: [VLOG 209-307] Generating Verilog RTL for pool.
INFO: [HLS 200-112] Total elapsed time: 5.771 seconds; peak allocated memory: 80.588 MB.
==============================================================
File generated on Fri Mar 08 16:32:59 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.414 ; gain = 16.844
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.414 ; gain = 16.844
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 103.695 ; gain = 18.125
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.695 ; gain = 18.125
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:17) in function 'pool' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:21) in function 'pool' completely with a factor of 10.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 127.754 ; gain = 42.184
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'pool'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 127.754 ; gain = 42.184
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool' ...
WARNING: [SYN 201-107] Renaming port name 'pool/in' to 'pool/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'pool/out' to 'pool/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:25) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 7, Final II = 70, Depth = 341.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.522 seconds; current allocated memory: 83.987 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.824 seconds; current allocated memory: 88.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pool' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'pool_mul_32ns_61ns_93_5_1' to 'pool_mul_32ns_61nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'pool_mul_32ns_61nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 1.443 seconds; current allocated memory: 98.014 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pool_mul_32ns_61nbkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 167.578 ; gain = 82.008
INFO: [SYSC 207-301] Generating SystemC RTL for pool.
INFO: [VHDL 208-304] Generating VHDL RTL for pool.
INFO: [VLOG 209-307] Generating Verilog RTL for pool.
INFO: [HLS 200-112] Total elapsed time: 11.226 seconds; peak allocated memory: 98.014 MB.
==============================================================
File generated on Fri Mar 08 16:34:24 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.324 ; gain = 17.109
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.324 ; gain = 17.109
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 103.922 ; gain = 18.707
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 104.176 ; gain = 18.961
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:17) in function 'pool' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:23) in function 'pool' completely with a factor of 10.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 127.645 ; gain = 42.430
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'pool'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 127.645 ; gain = 42.430
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool' ...
WARNING: [SYN 201-107] Renaming port name 'pool/in' to 'pool/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'pool/out' to 'pool/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:25) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 7, Final II = 70, Depth = 341.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.318 seconds; current allocated memory: 83.985 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 88.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pool' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'pool_mul_32ns_61ns_93_5_1' to 'pool_mul_32ns_61nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'pool_mul_32ns_61nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 1.379 seconds; current allocated memory: 98.011 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pool_mul_32ns_61nbkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 167.430 ; gain = 82.215
INFO: [SYSC 207-301] Generating SystemC RTL for pool.
INFO: [VHDL 208-304] Generating VHDL RTL for pool.
INFO: [VLOG 209-307] Generating Verilog RTL for pool.
INFO: [HLS 200-112] Total elapsed time: 10.564 seconds; peak allocated memory: 98.011 MB.
==============================================================
File generated on Fri Mar 08 16:35:01 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.523 ; gain = 17.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.523 ; gain = 17.020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.754 ; gain = 18.250
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 104.008 ; gain = 18.504
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:17) in function 'pool' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:23) in function 'pool' completely with a factor of 10.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 127.461 ; gain = 41.957
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'pool'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 127.461 ; gain = 41.957
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool' ...
WARNING: [SYN 201-107] Renaming port name 'pool/in' to 'pool/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'pool/out' to 'pool/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:26) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 341.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.499 seconds; current allocated memory: 83.985 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.858 seconds; current allocated memory: 88.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pool' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'pool_mul_32ns_61ns_93_5_1' to 'pool_mul_32ns_61nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'pool_mul_32ns_61nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 1.319 seconds; current allocated memory: 98.010 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pool_mul_32ns_61nbkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 166.926 ; gain = 81.422
INFO: [SYSC 207-301] Generating SystemC RTL for pool.
INFO: [VHDL 208-304] Generating VHDL RTL for pool.
INFO: [VLOG 209-307] Generating Verilog RTL for pool.
INFO: [HLS 200-112] Total elapsed time: 11.351 seconds; peak allocated memory: 98.010 MB.
==============================================================
File generated on Fri Mar 08 16:38:43 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.383 ; gain = 17.035
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.383 ; gain = 17.035
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 103.859 ; gain = 18.512
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 104.113 ; gain = 18.766
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (int_pool/int_pool.cpp:17) in function 'pool': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 124.559 ; gain = 39.211
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 124.691 ; gain = 39.344
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool' ...
WARNING: [SYN 201-107] Renaming port name 'pool/in' to 'pool/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'pool/out' to 'pool/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.879 seconds; current allocated memory: 77.608 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 78.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pool' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 80.070 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 131.422 ; gain = 46.074
INFO: [SYSC 207-301] Generating SystemC RTL for pool.
INFO: [VHDL 208-304] Generating VHDL RTL for pool.
INFO: [VLOG 209-307] Generating Verilog RTL for pool.
INFO: [HLS 200-112] Total elapsed time: 4.891 seconds; peak allocated memory: 80.070 MB.
==============================================================
File generated on Fri Mar 08 16:39:31 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.441 ; gain = 16.906
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.441 ; gain = 16.906
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 103.676 ; gain = 18.141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 103.930 ; gain = 18.395
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:17) in function 'pool' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:22) in function 'pool' completely with a factor of 10.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 127.758 ; gain = 42.223
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'pool'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 127.996 ; gain = 42.461
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool' ...
WARNING: [SYN 201-107] Renaming port name 'pool/in' to 'pool/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'pool/out' to 'pool/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:25) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 341.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.21 seconds; current allocated memory: 83.985 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.157 seconds; current allocated memory: 88.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pool' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'pool_mul_32ns_61ns_93_5_1' to 'pool_mul_32ns_61nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'pool_mul_32ns_61nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 0.921 seconds; current allocated memory: 98.010 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pool_mul_32ns_61nbkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 167.980 ; gain = 82.445
INFO: [SYSC 207-301] Generating SystemC RTL for pool.
INFO: [VHDL 208-304] Generating VHDL RTL for pool.
INFO: [VLOG 209-307] Generating Verilog RTL for pool.
INFO: [HLS 200-112] Total elapsed time: 10.2 seconds; peak allocated memory: 98.010 MB.
==============================================================
File generated on Wed Apr 03 14:20:24 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 102.590 ; gain = 16.844
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 102.590 ; gain = 16.844
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 103.797 ; gain = 18.051
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.055 ; gain = 18.309
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:17) in function 'pool' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:21) in function 'pool' completely with a factor of 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 126.418 ; gain = 40.672
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'pool'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 126.418 ; gain = 40.672
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool' ...
WARNING: [SYN 201-107] Renaming port name 'pool/in' to 'pool/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'pool/out' to 'pool/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:24) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.29 seconds; current allocated memory: 77.638 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 78.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pool' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'pool_mul_64ns_32ns_96_5_1' to 'pool_mul_64ns_32nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'pool_mul_64ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 80.566 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pool_mul_64ns_32nbkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 133.684 ; gain = 47.938
INFO: [SYSC 207-301] Generating SystemC RTL for pool.
INFO: [VHDL 208-304] Generating VHDL RTL for pool.
INFO: [VLOG 209-307] Generating Verilog RTL for pool.
INFO: [HLS 200-112] Total elapsed time: 7.398 seconds; peak allocated memory: 80.566 MB.
==============================================================
File generated on Wed Apr 03 14:27:12 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 103.020 ; gain = 17.301
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 103.020 ; gain = 17.301
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<256, 256, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<256, 256, 0>::read()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 0>::read' into 'hls::Mat<256, 256, 0>::operator>>' (D:/Vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 0>::operator>>' into 'max_pooling' (int_pool/int_pool.cpp:84).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 0>::operator>>' into 'max_pooling' (int_pool/int_pool.cpp:83).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 0>::operator>>' into 'max_pooling' (int_pool/int_pool.cpp:82).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 0>::operator>>' into 'max_pooling' (int_pool/int_pool.cpp:81).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 0>::write' into 'hls::Mat<256, 256, 0>::operator<<' (D:/Vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<256, 256, 0>::operator<<' into 'max_pooling' (int_pool/int_pool.cpp:95).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 146.168 ; gain = 60.449
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 178.816 ; gain = 93.098
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dst.data_stream.V' (int_pool/int_pool.cpp:64).
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src.data_stream.V' (int_pool/int_pool.cpp:63) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dst.data_stream.V' (int_pool/int_pool.cpp:64) .
INFO: [XFORM 203-101] Partitioning array 'pix00.val' (int_pool/int_pool.cpp:80) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix01.val' (int_pool/int_pool.cpp:80) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix10.val' (int_pool/int_pool.cpp:80) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix11.val' (int_pool/int_pool.cpp:80) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.1' (D:/Vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.2' (D:/Vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.3' (D:/Vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_pixel.val' (int_pool/int_pool.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src.data_stream.V' (int_pool/int_pool.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dst.data_stream.V' (int_pool/int_pool.cpp:64) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 235.543 ; gain = 149.824
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 247.359 ; gain = 161.641
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_COL'.
WARNING: [SCHED 204-68] The II Violation in module 'max_pooling': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'src_data_stream_0_V' (D:/Vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->int_pool/int_pool.cpp:82) and fifo read on port 'src_data_stream_0_V' (D:/Vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->int_pool/int_pool.cpp:81).
WARNING: [SCHED 204-68] The II Violation in module 'max_pooling': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'src_data_stream_0_V' (D:/Vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->int_pool/int_pool.cpp:83) and fifo read on port 'src_data_stream_0_V' (D:/Vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->int_pool/int_pool.cpp:81).
WARNING: [SCHED 204-68] The II Violation in module 'max_pooling': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'src_data_stream_0_V' (D:/Vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->int_pool/int_pool.cpp:84) and fifo read on port 'src_data_stream_0_V' (D:/Vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->int_pool/int_pool.cpp:81).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.329 seconds; current allocated memory: 190.045 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 190.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/src_rows_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/src_cols_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/src_data_stream_0_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/dst_rows_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/dst_cols_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/dst_data_stream_0_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/channels' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/src_height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/src_width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'max_pooling/src_rows_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling/src_cols_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling/dst_rows_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'max_pooling/dst_cols_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 190.902 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 247.359 ; gain = 161.641
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 9.866 seconds; peak allocated memory: 190.902 MB.
==============================================================
File generated on Wed Apr 03 14:29:46 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.625 ; gain = 17.133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.625 ; gain = 17.133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.820 ; gain = 19.328
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 105.371 ; gain = 19.879
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 126.238 ; gain = 40.746
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 126.238 ; gain = 40.746
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_COL'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('src_V_load_1', int_pool/int_pool.cpp:66) on array 'src_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'src_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.411 seconds; current allocated memory: 78.673 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 79.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/src_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/dst_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/channels' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/src_height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/src_width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 80.054 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 129.680 ; gain = 44.188
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 4.996 seconds; peak allocated memory: 80.054 MB.
==============================================================
File generated on Wed Apr 03 14:43:33 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from int_pool/int_pool.cpp:1:
int_pool/int_pool.cpp:70:53: error: conditional expression is ambiguous; 'int' can be converted to 'pixel_type' (aka 'ap_uint<8>') and vice versa
                max_val = (src[y][x + 1] > max_val) ? src[y][x + 1] : max_val;
                                                    ^ ~~~~~~~~~~~~~   ~~~~~~~
int_pool/int_pool.cpp:71:53: error: conditional expression is ambiguous; 'int' can be converted to 'pixel_type' (aka 'ap_uint<8>') and vice versa
                max_val = (src[y + 1][x] > max_val) ? src[y + 1][x] : max_val;
                                                    ^ ~~~~~~~~~~~~~   ~~~~~~~
int_pool/int_pool.cpp:72:57: error: conditional expression is ambiguous; 'int' can be converted to 'pixel_type' (aka 'ap_uint<8>') and vice versa
                max_val = (src[y + 1][x + 1] > max_val) ? src[y + 1][x + 1] : max_val;
                                                        ^ ~~~~~~~~~~~~~~~~~   ~~~~~~~
3 errors generated.
==============================================================
File generated on Wed Apr 03 14:44:13 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
ERROR: [HLS 200-70] #pragma HLS INTERFACE m_axi depth=9999999999 port=&src offset=slave
ERROR: [HLS 200-70] Option 'depth' is too big, the valid range is 0 ~ 2^32-1.
ERROR: [HLS 200-70] '#pragma HLS INTERFACE m_axi depth=9999999999 port=&src offset=slave' is not a valid pragma.
ERROR: [HLS 200-70] #pragma HLS INTERFACE m_axi depth=9999999999 port=&dst offset=slave
ERROR: [HLS 200-70] Option 'depth' is too big, the valid range is 0 ~ 2^32-1.
ERROR: [HLS 200-70] '#pragma HLS INTERFACE m_axi depth=9999999999 port=&dst offset=slave' is not a valid pragma.
==============================================================
File generated on Wed Apr 03 14:44:39 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.719 ; gain = 17.984
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.719 ; gain = 17.984
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.133 ; gain = 19.398
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.387 ; gain = 19.652
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.621 ; gain = 40.887
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.621 ; gain = 40.887
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_COL'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (int_pool/int_pool.cpp:70) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 48.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.777 seconds; current allocated memory: 77.667 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 78.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/dst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/channels' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/src_height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/src_width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'src' and 'dst' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 80.171 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 131.961 ; gain = 47.227
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 5.686 seconds; peak allocated memory: 80.171 MB.
==============================================================
File generated on Wed Apr 03 14:45:36 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.953 ; gain = 17.559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.953 ; gain = 17.559
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.344 ; gain = 18.949
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.598 ; gain = 19.203
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 126.359 ; gain = 40.965
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L_ROW' (int_pool/int_pool.cpp:61:10) in function 'max_pooling' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L_CHANNEL' (int_pool/int_pool.cpp:58:6) in function 'max_pooling' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 126.359 ; gain = 40.965
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_COL'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (int_pool/int_pool.cpp:70) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 48.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.892 seconds; current allocated memory: 77.665 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 78.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/dst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/channels' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/src_height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/src_width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'src' and 'dst' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 80.038 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 132.582 ; gain = 47.188
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 5.768 seconds; peak allocated memory: 80.038 MB.
==============================================================
File generated on Wed Apr 03 14:53:18 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 102.426 ; gain = 17.402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 102.426 ; gain = 17.402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.637 ; gain = 18.613
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.891 ; gain = 18.867
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:17) in function 'pool' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:21) in function 'pool' completely with a factor of 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 125.785 ; gain = 40.762
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'pool'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 125.785 ; gain = 40.762
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool' ...
WARNING: [SYN 201-107] Renaming port name 'pool/in' to 'pool/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'pool/out' to 'pool/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:24) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.12 seconds; current allocated memory: 77.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 78.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pool' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'pool_mul_64ns_32ns_96_5_1' to 'pool_mul_64ns_32nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'pool_mul_64ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 80.597 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'pool_mul_64ns_32nbkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 133.551 ; gain = 48.527
INFO: [SYSC 207-301] Generating SystemC RTL for pool.
INFO: [VHDL 208-304] Generating VHDL RTL for pool.
INFO: [VLOG 209-307] Generating Verilog RTL for pool.
INFO: [HLS 200-112] Total elapsed time: 4.23 seconds; peak allocated memory: 80.597 MB.
==============================================================
File generated on Wed Apr 03 14:54:53 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.492 ; gain = 17.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.492 ; gain = 17.555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.672 ; gain = 18.734
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.191 ; gain = 19.254
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.734 ; gain = 40.797
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:55:16) in function 'max_pooling' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (int_pool/int_pool.cpp:53:19) in function 'max_pooling' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 125.734 ; gain = 40.797
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (int_pool/int_pool.cpp:67) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 42.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.648 seconds; current allocated memory: 77.518 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 78.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/dst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/channels' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/src_height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/src_width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'src' and 'dst' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 80.026 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 132.617 ; gain = 47.680
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 5.542 seconds; peak allocated memory: 80.026 MB.
==============================================================
File generated on Wed Apr 03 14:56:30 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.578 ; gain = 16.844
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.578 ; gain = 16.844
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.664 ; gain = 17.930
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.922 ; gain = 18.188
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.539 ; gain = 39.805
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:55:16) in function 'max_pooling' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (int_pool/int_pool.cpp:53:19) in function 'max_pooling' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 125.539 ; gain = 39.805
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (int_pool/int_pool.cpp:67) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 42.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.448 seconds; current allocated memory: 77.471 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 78.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/dst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/channels' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/src_height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/src_width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'src' and 'dst' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 80.011 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 132.633 ; gain = 46.898
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 5.347 seconds; peak allocated memory: 80.011 MB.
==============================================================
File generated on Wed Apr 03 14:57:50 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.215 ; gain = 17.312
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.215 ; gain = 17.312
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.551 ; gain = 18.648
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.805 ; gain = 18.902
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:17) in function 'max_pooling' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:21) in function 'max_pooling' completely with a factor of 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 125.359 ; gain = 40.457
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'max_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 125.789 ; gain = 40.887
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:24) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.957 seconds; current allocated memory: 77.638 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 78.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pooling_mul_64ns_32ns_96_5_1' to 'max_pooling_mul_6bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pooling_mul_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 80.567 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pooling_mul_6bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 133.613 ; gain = 48.711
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 4.091 seconds; peak allocated memory: 80.567 MB.
==============================================================
File generated on Wed Apr 03 14:59:01 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.645 ; gain = 17.367
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.645 ; gain = 17.367
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.754 ; gain = 18.477
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 104.008 ; gain = 18.730
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:17) in function 'max_pooling' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:21) in function 'max_pooling' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 127.035 ; gain = 41.758
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'max_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 127.504 ; gain = 42.227
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:24) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 56, Depth = 237.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.977 seconds; current allocated memory: 82.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.519 seconds; current allocated memory: 86.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pooling_mul_32ns_62ns_94_5_1' to 'max_pooling_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pooling_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.619 seconds; current allocated memory: 93.772 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pooling_mul_3bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 160.094 ; gain = 74.816
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 7.025 seconds; peak allocated memory: 93.772 MB.
==============================================================
File generated on Wed Apr 03 14:59:25 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.344 ; gain = 17.250
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.344 ; gain = 17.250
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.727 ; gain = 18.633
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.980 ; gain = 18.887
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:17) in function 'max_pooling' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:21) in function 'max_pooling' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.988 ; gain = 41.895
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'max_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 127.668 ; gain = 42.574
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:23) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 7, Final II = 56, Depth = 237.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.954 seconds; current allocated memory: 82.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 86.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pooling_mul_32ns_62ns_94_5_1' to 'max_pooling_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pooling_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.596 seconds; current allocated memory: 93.772 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pooling_mul_3bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 159.371 ; gain = 74.277
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 6.941 seconds; peak allocated memory: 93.772 MB.
==============================================================
File generated on Wed Apr 03 15:00:11 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.320 ; gain = 17.312
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.320 ; gain = 17.312
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.617 ; gain = 18.609
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.871 ; gain = 18.863
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:17) in function 'max_pooling' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:22) in function 'max_pooling' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.949 ; gain = 41.941
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.949 ; gain = 41.941
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:24) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 7, Final II = 56, Depth = 235.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.824 seconds; current allocated memory: 82.429 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 85.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.571 seconds; current allocated memory: 93.025 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 157.305 ; gain = 72.297
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 6.604 seconds; peak allocated memory: 93.025 MB.
==============================================================
File generated on Wed Apr 03 15:00:38 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.336 ; gain = 17.230
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.336 ; gain = 17.230
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.578 ; gain = 18.473
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.832 ; gain = 18.727
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:17) in function 'max_pooling' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:22) in function 'max_pooling' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.855 ; gain = 41.750
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'max_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 127.188 ; gain = 42.082
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:24) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 7, Final II = 56, Depth = 237.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.919 seconds; current allocated memory: 82.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 86.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pooling_mul_32ns_62ns_94_5_1' to 'max_pooling_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pooling_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 93.771 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pooling_mul_3bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 159.246 ; gain = 74.141
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 6.918 seconds; peak allocated memory: 93.771 MB.
==============================================================
File generated on Wed Apr 03 15:01:25 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.434 ; gain = 17.414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.434 ; gain = 17.414
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.871 ; gain = 18.852
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 104.129 ; gain = 19.109
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (int_pool/int_pool.cpp:17) in function 'max_pooling': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 125.617 ; gain = 40.598
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 125.617 ; gain = 40.598
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.925 seconds; current allocated memory: 77.533 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 78.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 79.889 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 131.492 ; gain = 46.473
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 3.73 seconds; peak allocated memory: 79.889 MB.
==============================================================
File generated on Wed Apr 03 15:01:42 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.230 ; gain = 16.715
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.230 ; gain = 16.715
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.551 ; gain = 18.035
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.809 ; gain = 18.293
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (int_pool/int_pool.cpp:17) in function 'max_pooling': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 124.344 ; gain = 38.828
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (int_pool/int_pool.cpp:17:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'max_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 124.688 ; gain = 39.172
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 7, Final II = 7, Depth = 47.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.015 seconds; current allocated memory: 77.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 78.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pooling_mul_32ns_65ns_97_5_1' to 'max_pooling_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pooling_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 81.214 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pooling_mul_3bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 134.672 ; gain = 49.156
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 4.243 seconds; peak allocated memory: 81.214 MB.
==============================================================
File generated on Wed Apr 03 15:02:07 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.430 ; gain = 17.613
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.430 ; gain = 17.613
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.656 ; gain = 18.840
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.910 ; gain = 19.094
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:17) in function 'max_pooling' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:22) in function 'max_pooling' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.965 ; gain = 42.148
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'max_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 127.148 ; gain = 42.332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:24) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 7, Final II = 56, Depth = 237.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.921 seconds; current allocated memory: 82.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.511 seconds; current allocated memory: 86.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pooling_mul_32ns_62ns_94_5_1' to 'max_pooling_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pooling_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 93.772 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pooling_mul_3bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 159.254 ; gain = 74.438
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 6.881 seconds; peak allocated memory: 93.772 MB.
==============================================================
File generated on Wed Apr 03 15:02:28 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.367 ; gain = 16.727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.367 ; gain = 16.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.633 ; gain = 17.992
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 104.152 ; gain = 18.512
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (int_pool/int_pool.cpp:17) in function 'max_pooling': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 124.645 ; gain = 39.004
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (int_pool/int_pool.cpp:17:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'max_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 124.723 ; gain = 39.082
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 7, Final II = 7, Depth = 47.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.984 seconds; current allocated memory: 77.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 78.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pooling_mul_32ns_65ns_97_5_1' to 'max_pooling_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pooling_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 81.214 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pooling_mul_3bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 135.199 ; gain = 49.559
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 4.204 seconds; peak allocated memory: 81.214 MB.
==============================================================
File generated on Wed Apr 03 15:04:43 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.473 ; gain = 17.652
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.473 ; gain = 17.652
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.688 ; gain = 18.867
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.688 ; gain = 18.867
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:17) in function 'max_pooling' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (int_pool/int_pool.cpp:14) in function 'max_pooling': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:21) in function 'max_pooling' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 127.770 ; gain = 42.949
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'max_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 128.113 ; gain = 43.293
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:23) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 7, Final II = 56, Depth = 237.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.992 seconds; current allocated memory: 82.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 86.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pooling_mul_32ns_62ns_94_5_1' to 'max_pooling_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pooling_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 93.758 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pooling_mul_3bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 158.570 ; gain = 73.750
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 6.981 seconds; peak allocated memory: 93.758 MB.
==============================================================
File generated on Wed Apr 03 15:05:09 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.461 ; gain = 16.879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.461 ; gain = 16.879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.586 ; gain = 18.004
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.844 ; gain = 18.262
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (int_pool/int_pool.cpp:14) in function 'max_pooling' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (int_pool/int_pool.cpp:18) in function 'max_pooling': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:22) in function 'max_pooling' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.469 ; gain = 40.887
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'max_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.871 ; gain = 41.289
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:24) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 7, Final II = 56, Depth = 237.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.888 seconds; current allocated memory: 82.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 86.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pooling_mul_32ns_62ns_94_5_1' to 'max_pooling_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pooling_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.593 seconds; current allocated memory: 93.763 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pooling_mul_3bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 158.996 ; gain = 73.414
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 6.823 seconds; peak allocated memory: 93.763 MB.
==============================================================
File generated on Wed Apr 03 15:05:31 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.453 ; gain = 17.543
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.453 ; gain = 17.543
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.699 ; gain = 18.789
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.957 ; gain = 19.047
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:18) in function 'max_pooling' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:22) in function 'max_pooling' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 127.148 ; gain = 42.238
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'max_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 127.164 ; gain = 42.254
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:24) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 7, Final II = 56, Depth = 237.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.879 seconds; current allocated memory: 82.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 86.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pooling_mul_32ns_62ns_94_5_1' to 'max_pooling_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pooling_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.614 seconds; current allocated memory: 93.771 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pooling_mul_3bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 158.094 ; gain = 73.184
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 6.848 seconds; peak allocated memory: 93.771 MB.
==============================================================
File generated on Wed Apr 03 15:05:54 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.551 ; gain = 16.938
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.551 ; gain = 16.938
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.695 ; gain = 18.082
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.949 ; gain = 18.336
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 125.082 ; gain = 39.469
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 125.246 ; gain = 39.633
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.928 seconds; current allocated memory: 77.546 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 78.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 79.886 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 131.629 ; gain = 46.016
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 3.726 seconds; peak allocated memory: 79.886 MB.
==============================================================
File generated on Wed Apr 03 15:06:15 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.277 ; gain = 16.809
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.277 ; gain = 16.809
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.695 ; gain = 18.227
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.953 ; gain = 18.484
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:22) in function 'max_pooling' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:22) in function 'max_pooling' completely with a factor of 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.480 ; gain = 41.012
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.480 ; gain = 41.012
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.886 seconds; current allocated memory: 77.289 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.037 seconds; current allocated memory: 77.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 79.355 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 130.438 ; gain = 44.969
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 3.636 seconds; peak allocated memory: 79.355 MB.
==============================================================
File generated on Wed Apr 03 15:06:50 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.219 ; gain = 16.703
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.219 ; gain = 16.703
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.801 ; gain = 18.285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 104.055 ; gain = 18.539
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:18) in function 'max_pooling' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:22) in function 'max_pooling' completely with a factor of 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 125.859 ; gain = 40.344
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'max_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 125.859 ; gain = 40.344
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 7, Final II = 7, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.89 seconds; current allocated memory: 77.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 78.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pooling_mul_64ns_32ns_96_5_1' to 'max_pooling_mul_6bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pooling_mul_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 80.562 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pooling_mul_6bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 133.895 ; gain = 48.379
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 3.98 seconds; peak allocated memory: 80.562 MB.
==============================================================
File generated on Wed Apr 03 15:07:34 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.590 ; gain = 17.754
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.590 ; gain = 17.754
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.641 ; gain = 18.805
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.895 ; gain = 19.059
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:18) in function 'max_pooling' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:22) in function 'max_pooling' completely with a factor of 4.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.012 ; gain = 41.176
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'max_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.012 ; gain = 41.176
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:24) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 7, Final II = 28, Depth = 172.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.42 seconds; current allocated memory: 79.849 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 82.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pooling_mul_32ns_63ns_95_5_1' to 'max_pooling_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pooling_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 86.428 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pooling_mul_3bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 144.199 ; gain = 59.363
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 5.357 seconds; peak allocated memory: 86.428 MB.
==============================================================
File generated on Wed Apr 03 15:08:21 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.203 ; gain = 17.172
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.203 ; gain = 17.172
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.762 ; gain = 18.730
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 104.047 ; gain = 19.016
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:18) in function 'max_pooling' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:22) in function 'max_pooling' completely with a factor of 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.480 ; gain = 41.449
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'max_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.480 ; gain = 41.449
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 7, Final II = 7, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.937 seconds; current allocated memory: 77.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 78.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pooling_mul_64ns_32ns_96_5_1' to 'max_pooling_mul_6bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pooling_mul_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 80.563 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pooling_mul_6bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 133.645 ; gain = 48.613
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 4.044 seconds; peak allocated memory: 80.563 MB.
==============================================================
File generated on Wed Apr 03 15:08:36 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.691 ; gain = 16.980
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.691 ; gain = 16.980
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.719 ; gain = 18.008
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.973 ; gain = 18.262
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:18) in function 'max_pooling' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:22) in function 'max_pooling' completely with a factor of 2.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 125.262 ; gain = 39.551
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'max_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 125.828 ; gain = 40.117
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:24) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 7, Final II = 14, Depth = 81.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.098 seconds; current allocated memory: 78.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 79.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pooling_mul_32ns_64ns_96_5_1' to 'max_pooling_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pooling_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 82.677 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pooling_mul_3bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 137.809 ; gain = 52.098
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 4.552 seconds; peak allocated memory: 82.677 MB.
==============================================================
File generated on Wed Apr 03 15:09:34 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.383 ; gain = 16.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.383 ; gain = 16.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.824 ; gain = 18.211
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 104.078 ; gain = 18.465
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (int_pool/int_pool.cpp:18) in function 'max_pooling': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 124.844 ; gain = 39.230
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 124.844 ; gain = 39.230
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.932 seconds; current allocated memory: 77.535 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 78.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 79.996 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 131.195 ; gain = 45.582
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 3.825 seconds; peak allocated memory: 79.996 MB.
==============================================================
File generated on Wed Apr 03 15:10:10 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.336 ; gain = 16.895
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.336 ; gain = 16.895
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.680 ; gain = 18.238
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.934 ; gain = 18.492
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (int_pool/int_pool.cpp:18) in function 'max_pooling': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 124.441 ; gain = 39.000
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 124.441 ; gain = 39.000
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 7, Final II = 7, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.953 seconds; current allocated memory: 77.578 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 78.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 80.295 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 132.098 ; gain = 46.656
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 3.942 seconds; peak allocated memory: 80.295 MB.
==============================================================
File generated on Wed Apr 03 15:11:06 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.348 ; gain = 17.191
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.348 ; gain = 17.191
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.703 ; gain = 18.547
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 104.219 ; gain = 19.062
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (int_pool/int_pool.cpp:18) in function 'max_pooling': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 125.000 ; gain = 39.844
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (int_pool/int_pool.cpp:18:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'max_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 125.121 ; gain = 39.965
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 7, Final II = 7, Depth = 47.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.956 seconds; current allocated memory: 77.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 78.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pooling_mul_32ns_65ns_97_5_1' to 'max_pooling_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pooling_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 81.162 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pooling_mul_3bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 135.379 ; gain = 50.223
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 4.196 seconds; peak allocated memory: 81.162 MB.
==============================================================
File generated on Wed Apr 03 15:11:54 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.387 ; gain = 17.391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.387 ; gain = 17.391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.863 ; gain = 18.867
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 104.121 ; gain = 19.125
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (int_pool/int_pool.cpp:18) in function 'max_pooling': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 124.680 ; gain = 39.684
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (int_pool/int_pool.cpp:18:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'max_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 124.699 ; gain = 39.703
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 7, Final II = 7, Depth = 47.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.92 seconds; current allocated memory: 77.865 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 78.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pooling_mul_32ns_65ns_97_5_1' to 'max_pooling_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pooling_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 81.170 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pooling_mul_3bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 134.875 ; gain = 49.879
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 4.14 seconds; peak allocated memory: 81.170 MB.
==============================================================
File generated on Wed Apr 03 15:13:48 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 102.340 ; gain = 16.793
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 102.340 ; gain = 16.793
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.582 ; gain = 18.035
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.836 ; gain = 18.289
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (int_pool/int_pool.cpp:18) in function 'max_pooling': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 125.496 ; gain = 39.949
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 125.668 ; gain = 40.121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.023 seconds; current allocated memory: 77.505 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 78.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 79.886 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 132.180 ; gain = 46.633
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 3.834 seconds; peak allocated memory: 79.886 MB.
==============================================================
File generated on Wed Apr 03 15:14:40 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.195 ; gain = 16.543
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.195 ; gain = 16.543
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.746 ; gain = 18.094
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 104.000 ; gain = 18.348
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:23) in function 'max_pooling' automatically.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (int_pool/int_pool.cpp:18) in function 'max_pooling': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:23) in function 'max_pooling' completely with a factor of 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 124.875 ; gain = 39.223
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'max_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 124.875 ; gain = 39.223
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 7, Final II = 7, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.901 seconds; current allocated memory: 77.635 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 78.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pooling_mul_64ns_32ns_96_5_1' to 'max_pooling_mul_6bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pooling_mul_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 80.564 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pooling_mul_6bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 134.121 ; gain = 48.469
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 3.986 seconds; peak allocated memory: 80.564 MB.
==============================================================
File generated on Wed Apr 03 15:15:00 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.387 ; gain = 16.973
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.387 ; gain = 16.973
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.535 ; gain = 18.121
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.789 ; gain = 18.375
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:18) in function 'max_pooling' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:23) in function 'max_pooling' completely with a factor of 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 125.859 ; gain = 40.445
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'max_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 125.859 ; gain = 40.445
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 7, Final II = 7, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.94 seconds; current allocated memory: 77.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 78.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pooling_mul_64ns_32ns_96_5_1' to 'max_pooling_mul_6bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pooling_mul_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 80.563 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pooling_mul_6bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 133.777 ; gain = 48.363
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 4.019 seconds; peak allocated memory: 80.563 MB.
==============================================================
File generated on Wed Apr 03 15:15:34 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.574 ; gain = 17.277
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.574 ; gain = 17.277
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.648 ; gain = 18.352
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.914 ; gain = 18.617
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:18) in function 'max_pooling' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:23) in function 'max_pooling' completely with a factor of 2.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 124.848 ; gain = 39.551
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'max_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 125.566 ; gain = 40.270
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:26) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 7, Final II = 14, Depth = 81.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.084 seconds; current allocated memory: 78.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 79.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pooling_mul_32ns_64ns_96_5_1' to 'max_pooling_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pooling_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 82.664 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pooling_mul_3bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 138.641 ; gain = 53.344
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 4.502 seconds; peak allocated memory: 82.664 MB.
==============================================================
File generated on Wed Apr 03 15:16:19 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.383 ; gain = 16.973
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.383 ; gain = 16.973
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 104.023 ; gain = 18.613
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 104.281 ; gain = 18.871
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:18) in function 'max_pooling' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:23) in function 'max_pooling' completely with a factor of 2.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 125.012 ; gain = 39.602
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'max_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 125.441 ; gain = 40.031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:26) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 7, Final II = 14, Depth = 81.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.079 seconds; current allocated memory: 78.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 79.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pooling_mul_32ns_64ns_96_5_1' to 'max_pooling_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pooling_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 82.664 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pooling_mul_3bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 137.367 ; gain = 51.957
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 4.518 seconds; peak allocated memory: 82.664 MB.
==============================================================
File generated on Wed Apr 03 15:16:47 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.469 ; gain = 17.539
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.469 ; gain = 17.539
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.645 ; gain = 18.715
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.898 ; gain = 18.969
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:18) in function 'max_pooling' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:23) in function 'max_pooling' completely with a factor of 2.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 124.652 ; gain = 39.723
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'max_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 125.086 ; gain = 40.156
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:26) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 7, Final II = 14, Depth = 81.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.149 seconds; current allocated memory: 78.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 79.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pooling_mul_32ns_64ns_96_5_1' to 'max_pooling_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pooling_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 82.677 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pooling_mul_3bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 137.676 ; gain = 52.746
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 4.594 seconds; peak allocated memory: 82.677 MB.
==============================================================
File generated on Wed Apr 03 15:17:26 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.359 ; gain = 17.523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.359 ; gain = 17.523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.641 ; gain = 18.805
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.895 ; gain = 19.059
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:18) in function 'max_pooling' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:23) in function 'max_pooling' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 127.301 ; gain = 42.465
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'max_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 127.301 ; gain = 42.465
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:26) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 7, Final II = 56, Depth = 237.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.891 seconds; current allocated memory: 82.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 86.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pooling_mul_32ns_62ns_94_5_1' to 'max_pooling_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pooling_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.612 seconds; current allocated memory: 93.771 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pooling_mul_3bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 159.102 ; gain = 74.266
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 6.924 seconds; peak allocated memory: 93.771 MB.
==============================================================
File generated on Wed Apr 03 15:17:49 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.371 ; gain = 16.688
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.371 ; gain = 16.688
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.656 ; gain = 17.973
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.914 ; gain = 18.230
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:18) in function 'max_pooling' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:23) in function 'max_pooling' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.938 ; gain = 41.254
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'max_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.938 ; gain = 41.254
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:27) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 56, Depth = 237.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.884 seconds; current allocated memory: 82.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 86.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pooling_mul_32ns_62ns_94_5_1' to 'max_pooling_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pooling_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.602 seconds; current allocated memory: 93.771 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pooling_mul_3bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 159.703 ; gain = 74.020
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 6.83 seconds; peak allocated memory: 93.771 MB.
==============================================================
File generated on Wed Apr 03 15:18:11 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.289 ; gain = 17.566
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.289 ; gain = 17.566
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.777 ; gain = 19.055
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 104.031 ; gain = 19.309
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:18) in function 'max_pooling' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:23) in function 'max_pooling' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.840 ; gain = 42.117
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'max_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.840 ; gain = 42.117
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:27) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 56, Depth = 237.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.931 seconds; current allocated memory: 82.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 86.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pooling_mul_32ns_62ns_94_5_1' to 'max_pooling_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pooling_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 93.758 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pooling_mul_3bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 159.051 ; gain = 74.328
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 6.872 seconds; peak allocated memory: 93.758 MB.
==============================================================
File generated on Wed Apr 03 15:18:57 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.391 ; gain = 16.859
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.391 ; gain = 16.859
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.676 ; gain = 18.145
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.676 ; gain = 18.145
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (int_pool/int_pool.cpp:14) in function 'max_pooling' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (int_pool/int_pool.cpp:18) in function 'max_pooling': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:22) in function 'max_pooling' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.867 ; gain = 41.336
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'max_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 127.262 ; gain = 41.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:25) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 14, Final II = 56, Depth = 237.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.934 seconds; current allocated memory: 82.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 86.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pooling_mul_32ns_62ns_94_5_1' to 'max_pooling_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pooling_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.589 seconds; current allocated memory: 93.751 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pooling_mul_3bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 158.898 ; gain = 73.367
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 6.88 seconds; peak allocated memory: 93.751 MB.
==============================================================
File generated on Wed Apr 03 15:19:38 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.258 ; gain = 17.340
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.258 ; gain = 17.340
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.574 ; gain = 18.656
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.828 ; gain = 18.910
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:18) in function 'max_pooling' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:22) in function 'max_pooling' completely with a factor of 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.711 ; gain = 41.793
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'max_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.711 ; gain = 41.793
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:25) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.974 seconds; current allocated memory: 77.638 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 78.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pooling_mul_64ns_32ns_96_5_1' to 'max_pooling_mul_6bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pooling_mul_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 80.566 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pooling_mul_6bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 133.719 ; gain = 48.801
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 4.067 seconds; peak allocated memory: 80.566 MB.
==============================================================
File generated on Wed Apr 03 15:21:51 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.395 ; gain = 17.234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.395 ; gain = 17.234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.715 ; gain = 18.555
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.969 ; gain = 18.809
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (int_pool/int_pool.cpp:18) in function 'max_pooling': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 125.555 ; gain = 40.395
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 125.555 ; gain = 40.395
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.94 seconds; current allocated memory: 77.533 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 78.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 79.889 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 131.727 ; gain = 46.566
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 3.728 seconds; peak allocated memory: 79.889 MB.
==============================================================
File generated on Wed Apr 03 15:22:13 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.496 ; gain = 16.973
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.496 ; gain = 16.973
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.602 ; gain = 18.078
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.859 ; gain = 18.336
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:18) in function 'max_pooling' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:22) in function 'max_pooling' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.703 ; gain = 41.180
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'max_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 127.375 ; gain = 41.852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:25) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 56, Depth = 237.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.891 seconds; current allocated memory: 82.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.728 seconds; current allocated memory: 86.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pooling_mul_32ns_62ns_94_5_1' to 'max_pooling_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pooling_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.586 seconds; current allocated memory: 93.771 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pooling_mul_3bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 158.711 ; gain = 73.188
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 7.053 seconds; peak allocated memory: 93.771 MB.
==============================================================
File generated on Wed Apr 03 15:22:36 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Apr 03 15:22:40 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.688 ; gain = 17.891
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.688 ; gain = 17.891
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.840 ; gain = 19.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 104.098 ; gain = 19.301
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:18) in function 'max_pooling' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:22) in function 'max_pooling' completely with a factor of 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 125.996 ; gain = 41.199
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:14:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:11:16) in function 'max_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 125.996 ; gain = 41.199
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'in_r' (int_pool/int_pool.cpp:25) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.87 seconds; current allocated memory: 77.638 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 78.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pooling_mul_64ns_32ns_96_5_1' to 'max_pooling_mul_6bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pooling_mul_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 80.566 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pooling_mul_6bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 133.770 ; gain = 48.973
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 3.946 seconds; peak allocated memory: 80.566 MB.
==============================================================
File generated on Wed Apr 03 15:37:11 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.402 ; gain = 17.531
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.402 ; gain = 17.531
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.777 ; gain = 18.906
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 104.031 ; gain = 19.160
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:25) in function 'max_pooling' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:29) in function 'max_pooling' completely with a factor of 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 124.918 ; gain = 40.047
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:21:13) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:18:16) in function 'max_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 125.195 ; gain = 40.324
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (int_pool/int_pool.cpp:32) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.07 seconds; current allocated memory: 77.831 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 78.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'h', 'w', 'ch_in' and 'in_r' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'max_pooling_mul_64ns_32ns_96_5_1' to 'max_pooling_mul_6bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pooling_mul_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 81.068 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pooling_mul_6bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 134.742 ; gain = 49.871
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 4.307 seconds; peak allocated memory: 81.068 MB.
==============================================================
File generated on Wed Apr 03 15:40:47 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 102.391 ; gain = 17.125
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 102.391 ; gain = 17.125
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 104.074 ; gain = 18.809
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 104.328 ; gain = 19.062
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:25) in function 'max_pooling' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:29) in function 'max_pooling' completely with a factor of 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 124.754 ; gain = 39.488
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:21:13) in function 'max_pooling'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (int_pool/int_pool.cpp:18:16) in function 'max_pooling' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 124.754 ; gain = 39.488
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pooling' ...
WARNING: [SYN 201-107] Renaming port name 'max_pooling/in' to 'max_pooling/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pooling/out' to 'max_pooling/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (int_pool/int_pool.cpp:32) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.086 seconds; current allocated memory: 77.673 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 78.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/ch_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pooling/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'h', 'w', 'ch_in' and 'in_r' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 80.445 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 132.918 ; gain = 47.652
INFO: [SYSC 207-301] Generating SystemC RTL for max_pooling.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pooling.
INFO: [HLS 200-112] Total elapsed time: 4.136 seconds; peak allocated memory: 80.445 MB.
==============================================================
File generated on Wed Apr 03 15:45:23 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 15:47:16 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 15:48:02 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 15:49:16 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 15:51:10 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 15:51:33 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 15:51:55 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 15:53:30 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 16:00:17 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 16:00:36 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 16:01:07 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 16:03:00 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 16:04:18 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 16:04:44 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 16:05:28 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 16:05:47 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 16:07:25 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 16:07:45 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 16:08:21 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 16:09:49 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 16:12:36 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 16:16:22 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 16:18:13 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 16:19:17 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 16:28:43 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 16:29:06 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 16:31:20 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 16:31:33 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.336 ; gain = 16.875
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.336 ; gain = 16.875
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'max_pooling' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Wed Apr 03 16:31:52 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.754 ; gain = 17.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.754 ; gain = 17.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.766 ; gain = 18.812
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.766 ; gain = 18.812
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:24) in function 'max_pool2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:28) in function 'max_pool2' completely with a factor of 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.172 ; gain = 41.219
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:20:13) in function 'max_pool2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (int_pool/int_pool.cpp:17:16) in function 'max_pool2' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.172 ; gain = 41.219
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool2' ...
WARNING: [SYN 201-107] Renaming port name 'max_pool2/in' to 'max_pool2/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pool2/out' to 'max_pool2/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (int_pool/int_pool.cpp:31) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 45.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.996 seconds; current allocated memory: 78.069 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 79.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/ch_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/pool_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'h', 'w', 'ch_in' and 'in_r' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'max_pool2_fcmp_32ns_32ns_1_1_1' to 'max_pool2_fcmp_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'max_pool2_sdiv_32s_32s_32_36_seq_1' to 'max_pool2_sdiv_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'max_pool2_sdiv_32ns_32s_32_36_1' to 'max_pool2_sdiv_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pool2_fcmp_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'max_pool2_sdiv_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'max_pool2_sdiv_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2'.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 81.902 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pool2_sdiv_32cud_div'
INFO: [RTMG 210-282] Generating pipelined core: 'max_pool2_sdiv_32dEe_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 136.051 ; gain = 51.098
INFO: [SYSC 207-301] Generating SystemC RTL for max_pool2.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool2.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool2.
INFO: [HLS 200-112] Total elapsed time: 4.362 seconds; peak allocated memory: 81.902 MB.
==============================================================
File generated on Wed Apr 03 16:36:57 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 102.414 ; gain = 17.711
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 102.414 ; gain = 17.711
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 104.012 ; gain = 19.309
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 104.012 ; gain = 19.309
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:27) in function 'max_pool2' automatically.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (int_pool/int_pool.cpp:22) in function 'max_pool2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:27) in function 'max_pool2' completely with a factor of 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.492 ; gain = 41.789
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:19:13) in function 'max_pool2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (int_pool/int_pool.cpp:16:16) in function 'max_pool2' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.492 ; gain = 41.789
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool2' ...
WARNING: [SYN 201-107] Renaming port name 'max_pool2/in' to 'max_pool2/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pool2/out' to 'max_pool2/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (int_pool/int_pool.cpp:30) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 45.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.161 seconds; current allocated memory: 78.008 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 79.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/ch_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/pool_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'h', 'w', 'ch_in' and 'in_r' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'max_pool2_fcmp_32ns_32ns_1_1_1' to 'max_pool2_fcmp_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'max_pool2_sdiv_32s_32s_32_36_seq_1' to 'max_pool2_sdiv_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'max_pool2_sdiv_32ns_32s_32_36_1' to 'max_pool2_sdiv_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pool2_fcmp_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'max_pool2_sdiv_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'max_pool2_sdiv_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2'.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 81.888 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pool2_sdiv_32cud_div'
INFO: [RTMG 210-282] Generating pipelined core: 'max_pool2_sdiv_32dEe_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 136.527 ; gain = 51.824
INFO: [SYSC 207-301] Generating SystemC RTL for max_pool2.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool2.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool2.
INFO: [HLS 200-112] Total elapsed time: 4.595 seconds; peak allocated memory: 81.888 MB.
==============================================================
File generated on Wed Apr 03 16:37:29 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.379 ; gain = 16.727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.379 ; gain = 16.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.746 ; gain = 18.094
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 104.262 ; gain = 18.609
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:22) in function 'max_pool2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:27) in function 'max_pool2' completely with a factor of 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.422 ; gain = 40.770
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:19:13) in function 'max_pool2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (int_pool/int_pool.cpp:16:16) in function 'max_pool2' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.422 ; gain = 40.770
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool2' ...
WARNING: [SYN 201-107] Renaming port name 'max_pool2/in' to 'max_pool2/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pool2/out' to 'max_pool2/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (int_pool/int_pool.cpp:30) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 45.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.135 seconds; current allocated memory: 78.007 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 79.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/ch_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/pool_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'h', 'w', 'ch_in' and 'in_r' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'max_pool2_fcmp_32ns_32ns_1_1_1' to 'max_pool2_fcmp_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'max_pool2_sdiv_32s_32s_32_36_seq_1' to 'max_pool2_sdiv_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'max_pool2_sdiv_32ns_32s_32_36_1' to 'max_pool2_sdiv_32dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pool2_fcmp_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'max_pool2_sdiv_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'max_pool2_sdiv_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2'.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 81.871 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pool2_sdiv_32cud_div'
INFO: [RTMG 210-282] Generating pipelined core: 'max_pool2_sdiv_32dEe_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 136.582 ; gain = 50.930
INFO: [SYSC 207-301] Generating SystemC RTL for max_pool2.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool2.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool2.
INFO: [HLS 200-112] Total elapsed time: 4.533 seconds; peak allocated memory: 81.871 MB.
==============================================================
File generated on Wed Apr 03 16:38:31 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.477 ; gain = 17.582
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.477 ; gain = 17.582
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.809 ; gain = 18.914
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 104.070 ; gain = 19.176
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 126.195 ; gain = 41.301
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:63:16) in function 'max_pool2' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (int_pool/int_pool.cpp:61:19) in function 'max_pool2' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 126.195 ; gain = 41.301
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (int_pool/int_pool.cpp:75) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 42.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.694 seconds; current allocated memory: 77.555 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 78.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/dst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/channels' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/src_height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/src_width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'src' and 'dst' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 80.074 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 132.309 ; gain = 47.414
INFO: [SYSC 207-301] Generating SystemC RTL for max_pool2.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool2.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool2.
INFO: [HLS 200-112] Total elapsed time: 5.664 seconds; peak allocated memory: 80.074 MB.
==============================================================
File generated on Wed Apr 03 16:40:11 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 16:40:47 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 102.465 ; gain = 17.055
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 102.465 ; gain = 17.055
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.746 ; gain = 18.336
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.746 ; gain = 18.336
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:23) in function 'max_pool2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:29) in function 'max_pool2' completely with a factor of 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.289 ; gain = 40.879
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:20:13) in function 'max_pool2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:17:16) in function 'max_pool2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.289 ; gain = 40.879
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool2' ...
WARNING: [SYN 201-107] Renaming port name 'max_pool2/in' to 'max_pool2/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pool2/out' to 'max_pool2/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (int_pool/int_pool.cpp:32) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 45.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.228 seconds; current allocated memory: 78.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 79.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/ch_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'h', 'w', 'ch_in' and 'in_r' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'max_pool2_fcmp_32ns_32ns_1_1_1' to 'max_pool2_fcmp_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'max_pool2_mul_64ns_32ns_96_5_1' to 'max_pool2_mul_64ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pool2_fcmp_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'max_pool2_mul_64ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2'.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 81.728 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pool2_mul_64ncud_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 136.684 ; gain = 51.273
INFO: [SYSC 207-301] Generating SystemC RTL for max_pool2.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool2.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool2.
INFO: [HLS 200-112] Total elapsed time: 4.681 seconds; peak allocated memory: 81.728 MB.
==============================================================
File generated on Wed Apr 03 16:42:01 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 16:42:25 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 16:42:46 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.270 ; gain = 16.578
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 102.270 ; gain = 16.578
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.918 ; gain = 18.227
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.918 ; gain = 18.227
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:23) in function 'max_pool2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:28) in function 'max_pool2' completely with a factor of 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 124.539 ; gain = 38.848
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:20:13) in function 'max_pool2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:17:16) in function 'max_pool2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 124.820 ; gain = 39.129
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool2' ...
WARNING: [SYN 201-107] Renaming port name 'max_pool2/in' to 'max_pool2/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pool2/out' to 'max_pool2/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (int_pool/int_pool.cpp:31) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 45.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.094 seconds; current allocated memory: 78.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 79.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/ch_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'h', 'w', 'ch_in' and 'in_r' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'max_pool2_fcmp_32ns_32ns_1_1_1' to 'max_pool2_fcmp_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'max_pool2_mul_64ns_32ns_96_5_1' to 'max_pool2_mul_64ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pool2_fcmp_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'max_pool2_mul_64ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 81.728 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pool2_mul_64ncud_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 136.207 ; gain = 50.516
INFO: [SYSC 207-301] Generating SystemC RTL for max_pool2.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool2.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool2.
INFO: [HLS 200-112] Total elapsed time: 4.454 seconds; peak allocated memory: 81.728 MB.
==============================================================
File generated on Wed Apr 03 16:46:21 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Wed Apr 03 16:56:31 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 16:56:37 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'int_pool/int_pool.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 102.512 ; gain = 16.781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 102.512 ; gain = 16.781
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.973 ; gain = 18.242
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 104.227 ; gain = 18.496
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (int_pool/int_pool.cpp:23) in function 'max_pool2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (int_pool/int_pool.cpp:28) in function 'max_pool2' completely with a factor of 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.402 ; gain = 40.672
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (int_pool/int_pool.cpp:20:13) in function 'max_pool2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (int_pool/int_pool.cpp:17:16) in function 'max_pool2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.402 ; gain = 40.672
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool2' ...
WARNING: [SYN 201-107] Renaming port name 'max_pool2/in' to 'max_pool2/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pool2/out' to 'max_pool2/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (int_pool/int_pool.cpp:31) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 45.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.253 seconds; current allocated memory: 78.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 79.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/ch_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'h', 'w', 'ch_in', 'in_r' and 'out_r' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'max_pool2_fcmp_32ns_32ns_1_1_1' to 'max_pool2_fcmp_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'max_pool2_mul_64ns_32ns_96_5_1' to 'max_pool2_mul_64ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pool2_fcmp_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'max_pool2_mul_64ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2'.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 81.562 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pool2_mul_64ncud_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 136.660 ; gain = 50.930
INFO: [SYSC 207-301] Generating SystemC RTL for max_pool2.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool2.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool2.
INFO: [HLS 200-112] Total elapsed time: 4.627 seconds; peak allocated memory: 81.562 MB.
==============================================================
File generated on Wed Apr 03 16:57:01 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Wed Apr 03 17:39:50 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 17:40:01 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Apr 03 17:40:09 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'current_pool2D/current_pool2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 102.367 ; gain = 16.938
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 102.367 ; gain = 16.938
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 103.688 ; gain = 18.258
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 104.215 ; gain = 18.785
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (current_pool2D/current_pool2.cpp:23) in function 'max_pool2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (current_pool2D/current_pool2.cpp:28) in function 'max_pool2' completely with a factor of 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.309 ; gain = 40.879
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (current_pool2D/current_pool2.cpp:20:13) in function 'max_pool2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (current_pool2D/current_pool2.cpp:17:16) in function 'max_pool2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 126.309 ; gain = 40.879
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'max_pool2' ...
WARNING: [SYN 201-107] Renaming port name 'max_pool2/in' to 'max_pool2/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'max_pool2/out' to 'max_pool2/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (current_pool2D/current_pool2.cpp:31) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 45.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.229 seconds; current allocated memory: 78.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 79.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/ch_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool2/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool2' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'h', 'w', 'ch_in', 'in_r' and 'out_r' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'max_pool2_fcmp_32ns_32ns_1_1_1' to 'max_pool2_fcmp_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'max_pool2_mul_64ns_32ns_96_5_1' to 'max_pool2_mul_64ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pool2_fcmp_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'max_pool2_mul_64ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2'.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 81.585 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'max_pool2_mul_64ncud_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 137.270 ; gain = 51.840
INFO: [SYSC 207-301] Generating SystemC RTL for max_pool2.
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool2.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool2.
INFO: [HLS 200-112] Total elapsed time: 4.69 seconds; peak allocated memory: 81.585 MB.
==============================================================
File generated on Wed Apr 03 17:40:27 +0800 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
