#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2847b40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2847cd0 .scope module, "tb" "tb" 3 63;
 .timescale -12 -12;
L_0x2831d20 .functor NOT 1, L_0x2890120, C4<0>, C4<0>, C4<0>;
L_0x2828aa0 .functor XOR 2, L_0x288fcb0, L_0x288fe70, C4<00>, C4<00>;
L_0x2848810 .functor XOR 2, L_0x2828aa0, L_0x288ffb0, C4<00>, C4<00>;
v0x287e090_0 .net *"_ivl_10", 1 0, L_0x288ffb0;  1 drivers
v0x287e190_0 .net *"_ivl_12", 1 0, L_0x2848810;  1 drivers
v0x287e270_0 .net *"_ivl_2", 1 0, L_0x288fc10;  1 drivers
v0x287e330_0 .net *"_ivl_4", 1 0, L_0x288fcb0;  1 drivers
v0x287e410_0 .net *"_ivl_6", 1 0, L_0x288fe70;  1 drivers
v0x287e540_0 .net *"_ivl_8", 1 0, L_0x2828aa0;  1 drivers
v0x287e620_0 .var "clk", 0 0;
v0x287e6c0_0 .net "f_dut", 0 0, v0x287d530_0;  1 drivers
v0x287e760_0 .net "f_ref", 0 0, L_0x288f150;  1 drivers
v0x287e890_0 .net "g_dut", 0 0, v0x287d5f0_0;  1 drivers
v0x287e930_0 .net "g_ref", 0 0, L_0x28288c0;  1 drivers
v0x287e9d0_0 .net "resetn", 0 0, v0x287c9c0_0;  1 drivers
v0x287ea70_0 .var/2u "stats1", 223 0;
v0x287eb10_0 .var/2u "strobe", 0 0;
v0x287ebb0_0 .net "tb_match", 0 0, L_0x2890120;  1 drivers
v0x287ec50_0 .net "tb_mismatch", 0 0, L_0x2831d20;  1 drivers
v0x287ed10_0 .net "x", 0 0, v0x287ca90_0;  1 drivers
v0x287eec0_0 .net "y", 0 0, v0x287cb90_0;  1 drivers
E_0x283fb20/0 .event negedge, v0x287c030_0;
E_0x283fb20/1 .event posedge, v0x287c030_0;
E_0x283fb20 .event/or E_0x283fb20/0, E_0x283fb20/1;
L_0x288fc10 .concat [ 1 1 0 0], L_0x28288c0, L_0x288f150;
L_0x288fcb0 .concat [ 1 1 0 0], L_0x28288c0, L_0x288f150;
L_0x288fe70 .concat [ 1 1 0 0], v0x287d5f0_0, v0x287d530_0;
L_0x288ffb0 .concat [ 1 1 0 0], L_0x28288c0, L_0x288f150;
L_0x2890120 .cmp/eeq 2, L_0x288fc10, L_0x2848810;
S_0x2847e60 .scope module, "good1" "reference_module" 3 110, 3 4 0, S_0x2847cd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x280ba40 .param/l "A" 0 3 12, +C4<00000000000000000000000000000000>;
P_0x280ba80 .param/l "B" 0 3 12, +C4<00000000000000000000000000000001>;
P_0x280bac0 .param/l "G1" 0 3 12, +C4<00000000000000000000000000000101>;
P_0x280bb00 .param/l "G2" 0 3 12, +C4<00000000000000000000000000000110>;
P_0x280bb40 .param/l "P0" 0 3 12, +C4<00000000000000000000000000000111>;
P_0x280bb80 .param/l "P1" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x280bbc0 .param/l "S0" 0 3 12, +C4<00000000000000000000000000000010>;
P_0x280bc00 .param/l "S1" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x280bc40 .param/l "S10" 0 3 12, +C4<00000000000000000000000000000100>;
L_0x2853790 .functor OR 1, L_0x288f420, L_0x288f6d0, C4<0>, C4<0>;
L_0x28288c0 .functor OR 1, L_0x2853790, L_0x288f990, C4<0>, C4<0>;
v0x2831e30_0 .net *"_ivl_0", 31 0, L_0x287efe0;  1 drivers
L_0x7f750b74f0a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2831ed0_0 .net *"_ivl_11", 27 0, L_0x7f750b74f0a8;  1 drivers
L_0x7f750b74f0f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x28538a0_0 .net/2u *"_ivl_12", 31 0, L_0x7f750b74f0f0;  1 drivers
v0x2853940_0 .net *"_ivl_14", 0 0, L_0x288f420;  1 drivers
v0x2828930_0 .net *"_ivl_16", 31 0, L_0x288f590;  1 drivers
L_0x7f750b74f138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2828b10_0 .net *"_ivl_19", 27 0, L_0x7f750b74f138;  1 drivers
L_0x7f750b74f180 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x287b7d0_0 .net/2u *"_ivl_20", 31 0, L_0x7f750b74f180;  1 drivers
v0x287b8b0_0 .net *"_ivl_22", 0 0, L_0x288f6d0;  1 drivers
v0x287b970_0 .net *"_ivl_25", 0 0, L_0x2853790;  1 drivers
v0x287ba30_0 .net *"_ivl_26", 31 0, L_0x288f8f0;  1 drivers
L_0x7f750b74f1c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x287bb10_0 .net *"_ivl_29", 27 0, L_0x7f750b74f1c8;  1 drivers
L_0x7f750b74f018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x287bbf0_0 .net *"_ivl_3", 27 0, L_0x7f750b74f018;  1 drivers
L_0x7f750b74f210 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x287bcd0_0 .net/2u *"_ivl_30", 31 0, L_0x7f750b74f210;  1 drivers
v0x287bdb0_0 .net *"_ivl_32", 0 0, L_0x288f990;  1 drivers
L_0x7f750b74f060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x287be70_0 .net/2u *"_ivl_4", 31 0, L_0x7f750b74f060;  1 drivers
v0x287bf50_0 .net *"_ivl_8", 31 0, L_0x288f2e0;  1 drivers
v0x287c030_0 .net "clk", 0 0, v0x287e620_0;  1 drivers
v0x287c0f0_0 .net "f", 0 0, L_0x288f150;  alias, 1 drivers
v0x287c1b0_0 .net "g", 0 0, L_0x28288c0;  alias, 1 drivers
v0x287c270_0 .var "next", 3 0;
v0x287c350_0 .net "resetn", 0 0, v0x287c9c0_0;  alias, 1 drivers
v0x287c410_0 .var "state", 3 0;
v0x287c4f0_0 .net "x", 0 0, v0x287ca90_0;  alias, 1 drivers
v0x287c5b0_0 .net "y", 0 0, v0x287cb90_0;  alias, 1 drivers
E_0x2840280 .event anyedge, v0x287c410_0, v0x287c4f0_0, v0x287c5b0_0;
E_0x28209f0 .event posedge, v0x287c030_0;
L_0x287efe0 .concat [ 4 28 0 0], v0x287c410_0, L_0x7f750b74f018;
L_0x288f150 .cmp/eq 32, L_0x287efe0, L_0x7f750b74f060;
L_0x288f2e0 .concat [ 4 28 0 0], v0x287c410_0, L_0x7f750b74f0a8;
L_0x288f420 .cmp/eq 32, L_0x288f2e0, L_0x7f750b74f0f0;
L_0x288f590 .concat [ 4 28 0 0], v0x287c410_0, L_0x7f750b74f138;
L_0x288f6d0 .cmp/eq 32, L_0x288f590, L_0x7f750b74f180;
L_0x288f8f0 .concat [ 4 28 0 0], v0x287c410_0, L_0x7f750b74f1c8;
L_0x288f990 .cmp/eq 32, L_0x288f8f0, L_0x7f750b74f210;
S_0x287c730 .scope module, "stim1" "stimulus_gen" 3 104, 3 40 0, S_0x2847cd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 1 "x";
    .port_info 3 /OUTPUT 1 "y";
v0x287c900_0 .net "clk", 0 0, v0x287e620_0;  alias, 1 drivers
v0x287c9c0_0 .var "resetn", 0 0;
v0x287ca90_0 .var "x", 0 0;
v0x287cb90_0 .var "y", 0 0;
E_0x283fd80 .event negedge, v0x287c030_0;
S_0x287cc90 .scope module, "top_module1" "top_module" 3 118, 4 1 0, S_0x2847cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x287ce70 .param/l "A" 1 4 15, C4<000>;
P_0x287ceb0 .param/l "B" 1 4 16, C4<001>;
P_0x287cef0 .param/l "C" 1 4 17, C4<010>;
P_0x287cf30 .param/l "D" 1 4 18, C4<011>;
P_0x287cf70 .param/l "E" 1 4 19, C4<100>;
P_0x287cfb0 .param/l "F" 1 4 20, C4<101>;
v0x287d420_0 .net "clk", 0 0, v0x287e620_0;  alias, 1 drivers
v0x287d530_0 .var "f", 0 0;
v0x287d5f0_0 .var "g", 0 0;
v0x287d690_0 .var "next_state", 2 0;
v0x287d770_0 .net "resetn", 0 0, v0x287c9c0_0;  alias, 1 drivers
v0x287d8b0_0 .var "state", 2 0;
v0x287d990_0 .net "x", 0 0, v0x287ca90_0;  alias, 1 drivers
v0x287da80_0 .var "x_seq", 2 0;
v0x287db60_0 .net "y", 0 0, v0x287cb90_0;  alias, 1 drivers
v0x287dc90_0 .var "y_timer", 1 0;
E_0x287d350/0 .event negedge, v0x287c350_0;
E_0x287d350/1 .event posedge, v0x287c030_0;
E_0x287d350 .event/or E_0x287d350/0, E_0x287d350/1;
E_0x287d3b0 .event anyedge, v0x287d8b0_0, v0x287da80_0, v0x287c5b0_0, v0x287dc90_0;
S_0x287de70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 128, 3 128 0, S_0x2847cd0;
 .timescale -12 -12;
E_0x285d7a0 .event anyedge, v0x287eb10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x287eb10_0;
    %nor/r;
    %assign/vec4 v0x287eb10_0, 0;
    %wait E_0x285d7a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x287c730;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x287c9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x287ca90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x287cb90_0, 0, 1;
    %wait E_0x28209f0;
    %wait E_0x28209f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x287c9c0_0, 0, 1;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x283fd80;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x287c9c0_0, 0;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x287cb90_0, 0;
    %assign/vec4 v0x287ca90_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x2847e60;
T_2 ;
    %wait E_0x28209f0;
    %load/vec4 v0x287c350_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x287c410_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x287c270_0;
    %assign/vec4 v0x287c410_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x2847e60;
T_3 ;
Ewait_0 .event/or E_0x2840280, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x287c410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x287c270_0, 0, 4;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x287c270_0, 0, 4;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x287c270_0, 0, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0x287c4f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 4;
    %store/vec4 v0x287c270_0, 0, 4;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0x287c4f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 4;
    %store/vec4 v0x287c270_0, 0, 4;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0x287c4f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 4;
    %store/vec4 v0x287c270_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x287c5b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %pad/s 4;
    %store/vec4 v0x287c270_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x287c5b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %pad/s 4;
    %store/vec4 v0x287c270_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x287c270_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x287c270_0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x287cc90;
T_4 ;
    %wait E_0x287d350;
    %load/vec4 v0x287d770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x287d8b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x287da80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x287dc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x287d530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x287d5f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x287d690_0;
    %assign/vec4 v0x287d8b0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x287cc90;
T_5 ;
    %wait E_0x287d3b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x287d530_0, 0, 1;
    %load/vec4 v0x287d8b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x287d5f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x287d690_0, 0, 3;
    %jmp T_5.7;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x287d5f0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x287d690_0, 0, 3;
    %jmp T_5.7;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x287d530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x287d5f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x287d690_0, 0, 3;
    %jmp T_5.7;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x287d5f0_0, 0, 1;
    %load/vec4 v0x287da80_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x287d690_0, 0, 3;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x287d690_0, 0, 3;
T_5.9 ;
    %jmp T_5.7;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x287d5f0_0, 0, 1;
    %load/vec4 v0x287db60_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_5.10, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %store/vec4 v0x287d690_0, 0, 3;
    %jmp T_5.7;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x287d5f0_0, 0, 1;
    %load/vec4 v0x287db60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x287d690_0, 0, 3;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x287dc90_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.14, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x287d690_0, 0, 3;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x287d690_0, 0, 3;
T_5.15 ;
T_5.13 ;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x287d5f0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x287d690_0, 0, 3;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x287cc90;
T_6 ;
    %wait E_0x287d350;
    %load/vec4 v0x287d770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x287da80_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x287d8b0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x287da80_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x287d990_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x287da80_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x287da80_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x287cc90;
T_7 ;
    %wait E_0x287d350;
    %load/vec4 v0x287d770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x287dc90_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x287d8b0_0;
    %cmpi/e 4, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_7.4, 4;
    %load/vec4 v0x287db60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x287dc90_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x287dc90_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x287dc90_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x2847cd0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x287e620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x287eb10_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x2847cd0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x287e620_0;
    %inv;
    %store/vec4 v0x287e620_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x2847cd0;
T_10 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x287c900_0, v0x287ec50_0, v0x287e620_0, v0x287e9d0_0, v0x287ed10_0, v0x287eec0_0, v0x287e760_0, v0x287e6c0_0, v0x287e930_0, v0x287e890_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x2847cd0;
T_11 ;
    %load/vec4 v0x287ea70_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x287ea70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x287ea70_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_11.1 ;
    %load/vec4 v0x287ea70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x287ea70_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x287ea70_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_11.3 ;
    %load/vec4 v0x287ea70_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x287ea70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 142 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 143 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x287ea70_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x287ea70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 144 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x2847cd0;
T_12 ;
    %wait E_0x283fb20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x287ea70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x287ea70_0, 4, 32;
    %load/vec4 v0x287ebb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x287ea70_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x287ea70_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x287ea70_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x287ea70_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x287e760_0;
    %load/vec4 v0x287e760_0;
    %load/vec4 v0x287e6c0_0;
    %xor;
    %load/vec4 v0x287e760_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x287ea70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x287ea70_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x287ea70_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x287ea70_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x287e930_0;
    %load/vec4 v0x287e930_0;
    %load/vec4 v0x287e890_0;
    %xor;
    %load/vec4 v0x287e930_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x287ea70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x287ea70_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x287ea70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x287ea70_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2013_q2bfsm/2013_q2bfsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/2013_q2bfsm/iter4/response4/top_module.sv";
