// Seed: 3396922323
module module_0;
  logic id_1;
  logic id_2 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd91
) (
    _id_1
);
  input wire _id_1;
  wand [id_1 : id_1] id_2;
  module_0 modCall_1 ();
  logic id_3 = id_3;
  logic [id_1 : -1] id_4;
  ;
  assign id_2 = 1'd0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output logic [7:0] id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_1[-1] = -1;
endmodule
