Loading plugins phase: Elapsed time ==> 0s.375ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Sarah\Documents\DVCS\Workspace01\SegmentDisplay.cydsn\SegmentDisplay.cyprj -d CY8C4248LQI-BL583 -s C:\Users\Sarah\Documents\DVCS\Workspace01\SegmentDisplay.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 0s.519ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.054ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  SegmentDisplay.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sarah\Documents\DVCS\Workspace01\SegmentDisplay.cydsn\SegmentDisplay.cyprj -dcpsoc3 SegmentDisplay.v -verilog
======================================================================

======================================================================
Compiling:  SegmentDisplay.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sarah\Documents\DVCS\Workspace01\SegmentDisplay.cydsn\SegmentDisplay.cyprj -dcpsoc3 SegmentDisplay.v -verilog
======================================================================

======================================================================
Compiling:  SegmentDisplay.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sarah\Documents\DVCS\Workspace01\SegmentDisplay.cydsn\SegmentDisplay.cyprj -dcpsoc3 -verilog SegmentDisplay.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Apr 16 17:54:42 2017


======================================================================
Compiling:  SegmentDisplay.v
Program  :   vpp
Options  :    -yv2 -q10 SegmentDisplay.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Apr 16 17:54:42 2017


vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'SegmentDisplay.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  SegmentDisplay.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sarah\Documents\DVCS\Workspace01\SegmentDisplay.cydsn\SegmentDisplay.cyprj -dcpsoc3 -verilog SegmentDisplay.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Apr 16 17:54:43 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Sarah\Documents\DVCS\Workspace01\SegmentDisplay.cydsn\codegentemp\SegmentDisplay.ctl'.
Linking 'C:\Users\Sarah\Documents\DVCS\Workspace01\SegmentDisplay.cydsn\codegentemp\SegmentDisplay.v'.

tovif:  No errors.


======================================================================
Compiling:  SegmentDisplay.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sarah\Documents\DVCS\Workspace01\SegmentDisplay.cydsn\SegmentDisplay.cyprj -dcpsoc3 -verilog SegmentDisplay.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Apr 16 17:54:43 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Sarah\Documents\DVCS\Workspace01\SegmentDisplay.cydsn\codegentemp\SegmentDisplay.ctl'.
Linking 'C:\Users\Sarah\Documents\DVCS\Workspace01\SegmentDisplay.cydsn\codegentemp\SegmentDisplay.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD_Seg_1:tmpOE__Com_net_0\ to \LCD_Seg_1:tmpOE__Com_net_1\
Aliasing one to \LCD_Seg_1:tmpOE__Com_net_1\
Aliasing \LCD_Seg_1:tmpOE__Seg_net_7\ to \LCD_Seg_1:tmpOE__Com_net_1\
Aliasing \LCD_Seg_1:tmpOE__Seg_net_6\ to \LCD_Seg_1:tmpOE__Com_net_1\
Aliasing \LCD_Seg_1:tmpOE__Seg_net_5\ to \LCD_Seg_1:tmpOE__Com_net_1\
Aliasing \LCD_Seg_1:tmpOE__Seg_net_4\ to \LCD_Seg_1:tmpOE__Com_net_1\
Aliasing \LCD_Seg_1:tmpOE__Seg_net_3\ to \LCD_Seg_1:tmpOE__Com_net_1\
Aliasing \LCD_Seg_1:tmpOE__Seg_net_2\ to \LCD_Seg_1:tmpOE__Com_net_1\
Aliasing \LCD_Seg_1:tmpOE__Seg_net_1\ to \LCD_Seg_1:tmpOE__Com_net_1\
Aliasing \LCD_Seg_1:tmpOE__Seg_net_0\ to \LCD_Seg_1:tmpOE__Com_net_1\
Removing Lhs of wire \LCD_Seg_1:tmpOE__Com_net_0\[14] = \LCD_Seg_1:tmpOE__Com_net_1\[13]
Removing Rhs of wire one[21] = \LCD_Seg_1:tmpOE__Com_net_1\[13]
Removing Lhs of wire \LCD_Seg_1:tmpOE__Seg_net_7\[24] = one[21]
Removing Lhs of wire \LCD_Seg_1:tmpOE__Seg_net_6\[25] = one[21]
Removing Lhs of wire \LCD_Seg_1:tmpOE__Seg_net_5\[26] = one[21]
Removing Lhs of wire \LCD_Seg_1:tmpOE__Seg_net_4\[27] = one[21]
Removing Lhs of wire \LCD_Seg_1:tmpOE__Seg_net_3\[28] = one[21]
Removing Lhs of wire \LCD_Seg_1:tmpOE__Seg_net_2\[29] = one[21]
Removing Lhs of wire \LCD_Seg_1:tmpOE__Seg_net_1\[30] = one[21]
Removing Lhs of wire \LCD_Seg_1:tmpOE__Seg_net_0\[31] = one[21]

------------------------------------------------------
Aliased 0 equations, 10 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sarah\Documents\DVCS\Workspace01\SegmentDisplay.cydsn\SegmentDisplay.cyprj -dcpsoc3 SegmentDisplay.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.329ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Sunday, 16 April 2017 17:54:43
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sarah\Documents\DVCS\Workspace01\SegmentDisplay.cydsn\SegmentDisplay.cyprj -d CY8C4248LQI-BL583 SegmentDisplay.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 11: Automatic-assigning  clock 'Clock_1'. Signal=Net_1_ff11
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>
ADD: pft.M0040: information: The following 5 pin(s) will be assigned a location by the fitter: \LCD_Seg_1:Seg(3)\, \LCD_Seg_1:Seg(4)\, \LCD_Seg_1:Seg(5)\, \LCD_Seg_1:Seg(6)\, \LCD_Seg_1:Seg(7)\

<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \LCD_Seg_1:Com(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, LCD_COM
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Com(0)\__PA ,
            input => \LCD_Seg_1:Net_146_0\ ,
            pad => \LCD_Seg_1:Com(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Seg_1:Com(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, LCD_COM
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Com(1)\__PA ,
            input => \LCD_Seg_1:Net_146_1\ ,
            pad => \LCD_Seg_1:Com(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Seg_1:Seg(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, LCD_SEG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Seg(0)\__PA ,
            input => \LCD_Seg_1:Net_145_0\ ,
            pad => \LCD_Seg_1:Seg(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Seg_1:Seg(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, LCD_SEG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Seg(1)\__PA ,
            input => \LCD_Seg_1:Net_145_1\ ,
            pad => \LCD_Seg_1:Seg(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Seg_1:Seg(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, LCD_SEG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Seg(2)\__PA ,
            input => \LCD_Seg_1:Net_145_2\ ,
            pad => \LCD_Seg_1:Seg(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Seg_1:Seg(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, LCD_SEG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Seg(3)\__PA ,
            input => \LCD_Seg_1:Net_145_3\ ,
            pad => \LCD_Seg_1:Seg(3)_PAD\ );

    Pin : Name = \LCD_Seg_1:Seg(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, LCD_SEG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Seg(4)\__PA ,
            input => \LCD_Seg_1:Net_145_4\ ,
            pad => \LCD_Seg_1:Seg(4)_PAD\ );

    Pin : Name = \LCD_Seg_1:Seg(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, LCD_SEG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Seg(5)\__PA ,
            input => \LCD_Seg_1:Net_145_5\ ,
            pad => \LCD_Seg_1:Seg(5)_PAD\ );

    Pin : Name = \LCD_Seg_1:Seg(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, LCD_SEG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Seg(6)\__PA ,
            input => \LCD_Seg_1:Net_145_6\ ,
            pad => \LCD_Seg_1:Seg(6)_PAD\ );

    Pin : Name = \LCD_Seg_1:Seg(7)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, LCD_SEG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Seg(7)\__PA ,
            input => \LCD_Seg_1:Net_145_7\ ,
            pad => \LCD_Seg_1:Seg(7)_PAD\ );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    4 :    4 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :   14 :   24 :   38 : 36.84 %
Segment LCD                   :    1 :    0 :    1 : 100.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    0 :    2 :    2 :  0.00 %
BLE                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    0 :   32 :   32 :  0.00 %
  Unique P-terms              :    0 :   64 :   64 :  0.00 %
  Total P-terms               :    0 :      :      :        
  Datapath Cells              :    0 :    4 :    4 :  0.00 %
  Status Cells                :    0 :    4 :    4 :  0.00 %
  Control Cells               :    0 :    4 :    4 :  0.00 %
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.009ms
Tech Mapping phase: Elapsed time ==> 0s.033ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.1538974s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.377ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0014068 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD_Seg_1:Seg(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, LCD_SEG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Seg(4)\__PA ,
        input => \LCD_Seg_1:Net_145_4\ ,
        pad => \LCD_Seg_1:Seg(4)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD_Seg_1:Seg(7)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, LCD_SEG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Seg(7)\__PA ,
        input => \LCD_Seg_1:Net_145_7\ ,
        pad => \LCD_Seg_1:Seg(7)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD_Seg_1:Seg(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, LCD_SEG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Seg(5)\__PA ,
        input => \LCD_Seg_1:Net_145_5\ ,
        pad => \LCD_Seg_1:Seg(5)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD_Seg_1:Seg(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, LCD_SEG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Seg(3)\__PA ,
        input => \LCD_Seg_1:Net_145_3\ ,
        pad => \LCD_Seg_1:Seg(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD_Seg_1:Seg(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, LCD_SEG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Seg(6)\__PA ,
        input => \LCD_Seg_1:Net_145_6\ ,
        pad => \LCD_Seg_1:Seg(6)_PAD\ );
    Properties:
    {
    }

Port 1 is empty
Port 2 is empty
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD_Seg_1:Seg(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, LCD_SEG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Seg(0)\__PA ,
        input => \LCD_Seg_1:Net_145_0\ ,
        pad => \LCD_Seg_1:Seg(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD_Seg_1:Seg(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, LCD_SEG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Seg(1)\__PA ,
        input => \LCD_Seg_1:Net_145_1\ ,
        pad => \LCD_Seg_1:Seg(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD_Seg_1:Com(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, LCD_COM
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Com(0)\__PA ,
        input => \LCD_Seg_1:Net_146_0\ ,
        pad => \LCD_Seg_1:Com(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD_Seg_1:Seg(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, LCD_SEG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Seg(2)\__PA ,
        input => \LCD_Seg_1:Net_145_2\ ,
        pad => \LCD_Seg_1:Seg(2)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD_Seg_1:Com(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, LCD_COM
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Com(1)\__PA ,
        input => \LCD_Seg_1:Net_146_1\ ,
        pad => \LCD_Seg_1:Com(1)_PAD\ );
    Properties:
    {
    }

Port 4 is empty
Port 5 is empty
Port 6 is empty
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_11 => Net_1_ff11 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: empty
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: empty
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: empty
Segment LCD group 0: 
    LCD Block @ F(M0S8LCD,0): 
    m0s8lcdcell: Name =\LCD_Seg_1:bSeg_LCD\
        PORT MAP (
            clock => Net_1_ff11 ,
            com_1 => \LCD_Seg_1:Net_146_1\ ,
            com_0 => \LCD_Seg_1:Net_146_0\ ,
            seg_7 => \LCD_Seg_1:Net_145_7\ ,
            seg_6 => \LCD_Seg_1:Net_145_6\ ,
            seg_5 => \LCD_Seg_1:Net_145_5\ ,
            seg_4 => \LCD_Seg_1:Net_145_4\ ,
            seg_3 => \LCD_Seg_1:Net_145_3\ ,
            seg_2 => \LCD_Seg_1:Net_145_2\ ,
            seg_1 => \LCD_Seg_1:Net_145_1\ ,
            seg_0 => \LCD_Seg_1:Net_145_0\ );
        Properties:
        {
            common_width = 2
            cy_registers = ""
            segment_width = 8
        }
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
BLE group 0: empty
GANGED_PICU group 0: empty
WCO group 0: empty
M0S8DMAC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+--------------------------
   0 |   0 |       |      NONE |         CMOS_OUT | \LCD_Seg_1:Seg(4)\ | In(\LCD_Seg_1:Net_145_4\)
     |   1 |       |      NONE |         CMOS_OUT | \LCD_Seg_1:Seg(7)\ | In(\LCD_Seg_1:Net_145_7\)
     |   2 |       |      NONE |         CMOS_OUT | \LCD_Seg_1:Seg(5)\ | In(\LCD_Seg_1:Net_145_5\)
     |   3 |       |      NONE |         CMOS_OUT | \LCD_Seg_1:Seg(3)\ | In(\LCD_Seg_1:Net_145_3\)
     |   4 |       |      NONE |         CMOS_OUT | \LCD_Seg_1:Seg(6)\ | In(\LCD_Seg_1:Net_145_6\)
-----+-----+-------+-----------+------------------+--------------------+--------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT | \LCD_Seg_1:Seg(0)\ | In(\LCD_Seg_1:Net_145_0\)
     |   1 |     * |      NONE |         CMOS_OUT | \LCD_Seg_1:Seg(1)\ | In(\LCD_Seg_1:Net_145_1\)
     |   2 |     * |      NONE |         CMOS_OUT | \LCD_Seg_1:Com(0)\ | In(\LCD_Seg_1:Net_146_0\)
     |   3 |     * |      NONE |         CMOS_OUT | \LCD_Seg_1:Seg(2)\ | In(\LCD_Seg_1:Net_145_2\)
     |   4 |     * |      NONE |         CMOS_OUT | \LCD_Seg_1:Com(1)\ | In(\LCD_Seg_1:Net_146_1\)
--------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.001ms
Digital Placement phase: Elapsed time ==> 0s.478ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.700ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.287ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in SegmentDisplay_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.223ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.181ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.397ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.398ms
API generation phase: Elapsed time ==> 1s.573ms
Dependency generation phase: Elapsed time ==> 0s.023ms
Cleanup phase: Elapsed time ==> 0s.002ms
