# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:48:29 on Dec 28,2025
# vlog -reportprogress 300 full_adder_top.sv "+acc" 
# -- Compiling module full_adder
# -- Compiling interface full_adder_intf
# -- Compiling package full_adder_top_sv_unit
# -- Compiling program full_adder_tb
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 19:48:29 on Dec 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 19:48:29 on Dec 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.full_adder_top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.full_adder_intf(fast)
# Loading work.full_adder(fast)
# Loading work.full_adder_tb(fast)
# Loading work.full_adder_intf(fast)
# NAME : ====FROM GENERATOR====
# FA_INPUTS  : a = 1 | b = 1 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : =====FROM DRIVER=====
# FA_INPUTS  : a = 1 | b = 1 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : ====FROM GENERATOR====
# FA_INPUTS  : a = 0 | b = 1 | cin =1
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : =====FROM DRIVER=====
# FA_INPUTS  : a = 0 | b = 1 | cin =1
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : ======FROM BFM====
# FA_INPUTS  : a = 0 | b = 1 | cin =1
# FA_OUTPUTS : Sum = 0 | Carry = 1
# NAME : =======FROM INPUT MONITOR======
# FA_INPUTS  : a = 0 | b = 1 | cin =1
# FA_OUTPUTS : Sum = 0 | Carry = 1
# NAME : ======FROM OUTPUT_MONITOR=====
# FA_INPUTS  : a = 0 | b = 0 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 1
# ** Info: ================================SB -> TEST PASSED===============================================
#    Time: 5 ns  Scope: full_adder_top_sv_unit.full_adder_sb.sb File: full_adder_sb.sv Line: 26
# NAME : =====Input Monitor=====
# FA_INPUTS  : a = 0 | b = 1 | cin =1
# FA_OUTPUTS : Sum = 0 | Carry = 1
# NAME : =====Output Monitor From DUT======
# FA_INPUTS  : a = 0 | b = 0 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 1
# NAME : ====FROM GENERATOR====
# FA_INPUTS  : a = 0 | b = 0 | cin =1
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : =====FROM DRIVER=====
# FA_INPUTS  : a = 0 | b = 0 | cin =1
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : ======FROM BFM====
# FA_INPUTS  : a = 0 | b = 0 | cin =1
# FA_OUTPUTS : Sum = 1 | Carry = 0
# NAME : =======FROM INPUT MONITOR======
# FA_INPUTS  : a = 0 | b = 0 | cin =1
# FA_OUTPUTS : Sum = 1 | Carry = 0
# NAME : ======FROM OUTPUT_MONITOR=====
# FA_INPUTS  : a = 0 | b = 0 | cin =0
# FA_OUTPUTS : Sum = 1 | Carry = 0
# ** Info: ================================SB -> TEST PASSED===============================================
#    Time: 10 ns  Scope: full_adder_top_sv_unit.full_adder_sb.sb File: full_adder_sb.sv Line: 26
# NAME : =====Input Monitor=====
# FA_INPUTS  : a = 0 | b = 0 | cin =1
# FA_OUTPUTS : Sum = 1 | Carry = 0
# NAME : =====Output Monitor From DUT======
# FA_INPUTS  : a = 0 | b = 0 | cin =0
# FA_OUTPUTS : Sum = 1 | Carry = 0
# NAME : ====FROM GENERATOR====
# FA_INPUTS  : a = 0 | b = 1 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : =====FROM DRIVER=====
# FA_INPUTS  : a = 0 | b = 1 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : ======FROM BFM====
# FA_INPUTS  : a = 0 | b = 1 | cin =0
# FA_OUTPUTS : Sum = 1 | Carry = 0
# NAME : =======FROM INPUT MONITOR======
# FA_INPUTS  : a = 0 | b = 1 | cin =0
# FA_OUTPUTS : Sum = 1 | Carry = 0
# NAME : ====FROM GENERATOR====
# FA_INPUTS  : a = 1 | b = 0 | cin =1
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : =====FROM DRIVER=====
# FA_INPUTS  : a = 1 | b = 0 | cin =1
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : ======FROM BFM====
# FA_INPUTS  : a = 1 | b = 0 | cin =1
# FA_OUTPUTS : Sum = 0 | Carry = 1
# NAME : =======FROM INPUT MONITOR======
# FA_INPUTS  : a = 1 | b = 0 | cin =1
# FA_OUTPUTS : Sum = 0 | Carry = 1
# NAME : ======FROM OUTPUT_MONITOR=====
# FA_INPUTS  : a = 0 | b = 0 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 1
# ** Info: ================================SB -> TEST PASSED===============================================
#    Time: 20 ns  Scope: full_adder_top_sv_unit.full_adder_sb.sb File: full_adder_sb.sv Line: 26
# NAME : =====Input Monitor=====
# FA_INPUTS  : a = 1 | b = 0 | cin =1
# FA_OUTPUTS : Sum = 0 | Carry = 1
# NAME : =====Output Monitor From DUT======
# FA_INPUTS  : a = 0 | b = 0 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 1
# NAME : ====FROM GENERATOR====
# FA_INPUTS  : a = 1 | b = 0 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : =====FROM DRIVER=====
# FA_INPUTS  : a = 1 | b = 0 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : ======FROM BFM====
# FA_INPUTS  : a = 1 | b = 0 | cin =0
# FA_OUTPUTS : Sum = 1 | Carry = 0
# NAME : =======FROM INPUT MONITOR======
# FA_INPUTS  : a = 1 | b = 0 | cin =0
# FA_OUTPUTS : Sum = 1 | Carry = 0
# NAME : ======FROM OUTPUT_MONITOR=====
# FA_INPUTS  : a = 0 | b = 0 | cin =0
# FA_OUTPUTS : Sum = 1 | Carry = 0
# ** Info: ================================SB -> TEST PASSED===============================================
#    Time: 25 ns  Scope: full_adder_top_sv_unit.full_adder_sb.sb File: full_adder_sb.sv Line: 26
# NAME : =====Input Monitor=====
# FA_INPUTS  : a = 1 | b = 0 | cin =0
# FA_OUTPUTS : Sum = 1 | Carry = 0
# NAME : =====Output Monitor From DUT======
# FA_INPUTS  : a = 0 | b = 0 | cin =0
# FA_OUTPUTS : Sum = 1 | Carry = 0
# NAME : ====FROM GENERATOR====
# FA_INPUTS  : a = 0 | b = 1 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : =====FROM DRIVER=====
# FA_INPUTS  : a = 0 | b = 1 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : ======FROM BFM====
# FA_INPUTS  : a = 0 | b = 1 | cin =0
# FA_OUTPUTS : Sum = 1 | Carry = 0
# NAME : =======FROM INPUT MONITOR======
# FA_INPUTS  : a = 0 | b = 1 | cin =0
# FA_OUTPUTS : Sum = 1 | Carry = 0
# NAME : ====FROM GENERATOR====
# FA_INPUTS  : a = 1 | b = 0 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : =====FROM DRIVER=====
# FA_INPUTS  : a = 1 | b = 0 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : ======FROM BFM====
# FA_INPUTS  : a = 1 | b = 0 | cin =0
# FA_OUTPUTS : Sum = 1 | Carry = 0
# NAME : =======FROM INPUT MONITOR======
# FA_INPUTS  : a = 1 | b = 0 | cin =0
# FA_OUTPUTS : Sum = 1 | Carry = 0
# NAME : ====FROM GENERATOR====
# FA_INPUTS  : a = 0 | b = 1 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : =====FROM DRIVER=====
# FA_INPUTS  : a = 0 | b = 1 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : ======FROM BFM====
# FA_INPUTS  : a = 0 | b = 1 | cin =0
# FA_OUTPUTS : Sum = 1 | Carry = 0
# NAME : =======FROM INPUT MONITOR======
# FA_INPUTS  : a = 0 | b = 1 | cin =0
# FA_OUTPUTS : Sum = 1 | Carry = 0
# NAME : ====FROM GENERATOR====
# FA_INPUTS  : a = 0 | b = 0 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : =====FROM DRIVER=====
# FA_INPUTS  : a = 0 | b = 0 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : ======FROM BFM====
# FA_INPUTS  : a = 0 | b = 0 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : =======FROM INPUT MONITOR======
# FA_INPUTS  : a = 0 | b = 0 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : ======FROM OUTPUT_MONITOR=====
# FA_INPUTS  : a = 0 | b = 0 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 0
# ** Info: ================================SB -> TEST PASSED===============================================
#    Time: 45 ns  Scope: full_adder_top_sv_unit.full_adder_sb.sb File: full_adder_sb.sv Line: 26
# NAME : =====Input Monitor=====
# FA_INPUTS  : a = 0 | b = 0 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : =====Output Monitor From DUT======
# FA_INPUTS  : a = 0 | b = 0 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : ====FROM GENERATOR====
# FA_INPUTS  : a = 0 | b = 1 | cin =1
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : =====FROM DRIVER=====
# FA_INPUTS  : a = 0 | b = 1 | cin =1
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : ======FROM BFM====
# FA_INPUTS  : a = 0 | b = 1 | cin =1
# FA_OUTPUTS : Sum = 0 | Carry = 1
# NAME : =======FROM INPUT MONITOR======
# FA_INPUTS  : a = 0 | b = 1 | cin =1
# FA_OUTPUTS : Sum = 0 | Carry = 1
# NAME : ======FROM OUTPUT_MONITOR=====
# FA_INPUTS  : a = 0 | b = 0 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 1
# ** Info: ================================SB -> TEST PASSED===============================================
#    Time: 50 ns  Scope: full_adder_top_sv_unit.full_adder_sb.sb File: full_adder_sb.sv Line: 26
# NAME : =====Input Monitor=====
# FA_INPUTS  : a = 0 | b = 1 | cin =1
# FA_OUTPUTS : Sum = 0 | Carry = 1
# NAME : =====Output Monitor From DUT======
# FA_INPUTS  : a = 0 | b = 0 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 1
# NAME : ====FROM GENERATOR====
# FA_INPUTS  : a = 1 | b = 1 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : =====FROM DRIVER=====
# FA_INPUTS  : a = 1 | b = 1 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : ======FROM BFM====
# FA_INPUTS  : a = 1 | b = 1 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 1
# NAME : =======FROM INPUT MONITOR======
# FA_INPUTS  : a = 1 | b = 1 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 1
# NAME : ====FROM GENERATOR====
# FA_INPUTS  : a = 0 | b = 1 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : =====FROM DRIVER=====
# FA_INPUTS  : a = 0 | b = 1 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : ======FROM BFM====
# FA_INPUTS  : a = 0 | b = 1 | cin =0
# FA_OUTPUTS : Sum = 1 | Carry = 0
# NAME : =======FROM INPUT MONITOR======
# FA_INPUTS  : a = 0 | b = 1 | cin =0
# FA_OUTPUTS : Sum = 1 | Carry = 0
# NAME : ======FROM OUTPUT_MONITOR=====
# FA_INPUTS  : a = 0 | b = 0 | cin =0
# FA_OUTPUTS : Sum = 1 | Carry = 0
# ** Info: ================================SB -> TEST PASSED===============================================
#    Time: 60 ns  Scope: full_adder_top_sv_unit.full_adder_sb.sb File: full_adder_sb.sv Line: 26
# NAME : =====Input Monitor=====
# FA_INPUTS  : a = 0 | b = 1 | cin =0
# FA_OUTPUTS : Sum = 1 | Carry = 0
# NAME : =====Output Monitor From DUT======
# FA_INPUTS  : a = 0 | b = 0 | cin =0
# FA_OUTPUTS : Sum = 1 | Carry = 0
# NAME : ====FROM GENERATOR====
# FA_INPUTS  : a = 0 | b = 1 | cin =1
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : =====FROM DRIVER=====
# FA_INPUTS  : a = 0 | b = 1 | cin =1
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : ======FROM BFM====
# FA_INPUTS  : a = 0 | b = 1 | cin =1
# FA_OUTPUTS : Sum = 0 | Carry = 1
# NAME : =======FROM INPUT MONITOR======
# FA_INPUTS  : a = 0 | b = 1 | cin =1
# FA_OUTPUTS : Sum = 0 | Carry = 1
# NAME : ======FROM OUTPUT_MONITOR=====
# FA_INPUTS  : a = 0 | b = 0 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 1
# ** Info: ================================SB -> TEST PASSED===============================================
#    Time: 65 ns  Scope: full_adder_top_sv_unit.full_adder_sb.sb File: full_adder_sb.sv Line: 26
# NAME : =====Input Monitor=====
# FA_INPUTS  : a = 0 | b = 1 | cin =1
# FA_OUTPUTS : Sum = 0 | Carry = 1
# NAME : =====Output Monitor From DUT======
# FA_INPUTS  : a = 0 | b = 0 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 1
# NAME : ====FROM GENERATOR====
# FA_INPUTS  : a = 1 | b = 1 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : =====FROM DRIVER=====
# FA_INPUTS  : a = 1 | b = 1 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 0
# NAME : ======FROM BFM====
# FA_INPUTS  : a = 1 | b = 1 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 1
# NAME : =======FROM INPUT MONITOR======
# FA_INPUTS  : a = 1 | b = 1 | cin =0
# FA_OUTPUTS : Sum = 0 | Carry = 1
# Causality operation skipped due to absence of debug database file
# ** Info: TRANS : 8  | PASS : 8 | FAIL : 0
#    Time: 75 ns  Scope: top File: full_adder_top.sv Line: 28
# End time: 19:49:50 on Dec 28,2025, Elapsed time: 0:01:21
# Errors: 0, Warnings: 1
