============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sun Oct 30 15:29:37 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net u_image_process/figuredata[19]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net u_image_process/figuredata[18]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net u_image_process/figuredata[17]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net u_image_process/figuredata[16]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net u_image_process/figuredata[15]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net u_image_process/figuredata[14]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net u_image_process/figuredata[13]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net u_image_process/figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 5708 instances
RUN-0007 : 2262 luts, 1999 seqs, 836 mslices, 437 lslices, 144 pads, 14 brams, 7 dsps
RUN-1001 : There are total 6857 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4688 nets have 2 pins
RUN-1001 : 1385 nets have [3 - 5] pins
RUN-1001 : 617 nets have [6 - 10] pins
RUN-1001 : 89 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1296     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     65      
RUN-1001 :   Yes  |  No   |  Yes  |     495     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    59   |  35   |    101     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 194
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5706 instances, 2262 luts, 1999 seqs, 1273 slices, 241 macros(1272 instances: 835 mslices 437 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1599 pins
PHY-0007 : Cell area utilization is 24%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26891, tnet num: 6855, tinst num: 5706, tnode num: 33370, tedge num: 44554.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.145721s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (99.6%)

RUN-1004 : used memory is 258 MB, reserved memory is 237 MB, peak memory is 258 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6855 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.297236s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (100.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.66832e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5706.
PHY-3001 : End clustering;  0.000023s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 24%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.09149e+06, overlap = 45.25
PHY-3002 : Step(2): len = 923200, overlap = 46.25
PHY-3002 : Step(3): len = 580390, overlap = 57.375
PHY-3002 : Step(4): len = 516768, overlap = 74.2812
PHY-3002 : Step(5): len = 417122, overlap = 88.2188
PHY-3002 : Step(6): len = 381388, overlap = 111.406
PHY-3002 : Step(7): len = 342329, overlap = 145.531
PHY-3002 : Step(8): len = 297559, overlap = 152.625
PHY-3002 : Step(9): len = 273486, overlap = 205.531
PHY-3002 : Step(10): len = 244344, overlap = 216.812
PHY-3002 : Step(11): len = 231700, overlap = 220.031
PHY-3002 : Step(12): len = 219090, overlap = 240.062
PHY-3002 : Step(13): len = 203080, overlap = 273
PHY-3002 : Step(14): len = 189190, overlap = 284.969
PHY-3002 : Step(15): len = 183074, overlap = 287.125
PHY-3002 : Step(16): len = 171979, overlap = 308.188
PHY-3002 : Step(17): len = 162647, overlap = 327.594
PHY-3002 : Step(18): len = 154368, overlap = 362.625
PHY-3002 : Step(19): len = 152633, overlap = 357
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.04846e-05
PHY-3002 : Step(20): len = 171234, overlap = 247.469
PHY-3002 : Step(21): len = 178819, overlap = 240.812
PHY-3002 : Step(22): len = 163518, overlap = 234.156
PHY-3002 : Step(23): len = 165607, overlap = 234.906
PHY-3002 : Step(24): len = 166462, overlap = 204.594
PHY-3002 : Step(25): len = 165210, overlap = 176.656
PHY-3002 : Step(26): len = 160140, overlap = 168.125
PHY-3002 : Step(27): len = 158748, overlap = 161.125
PHY-3002 : Step(28): len = 155550, overlap = 159.031
PHY-3002 : Step(29): len = 151379, overlap = 151.156
PHY-3002 : Step(30): len = 147553, overlap = 147.406
PHY-3002 : Step(31): len = 143239, overlap = 154.688
PHY-3002 : Step(32): len = 140894, overlap = 154.75
PHY-3002 : Step(33): len = 136395, overlap = 154.156
PHY-3002 : Step(34): len = 134373, overlap = 153.438
PHY-3002 : Step(35): len = 130159, overlap = 151.625
PHY-3002 : Step(36): len = 129796, overlap = 153.188
PHY-3002 : Step(37): len = 126951, overlap = 158.25
PHY-3002 : Step(38): len = 123843, overlap = 171.844
PHY-3002 : Step(39): len = 122440, overlap = 165.438
PHY-3002 : Step(40): len = 121991, overlap = 165.906
PHY-3002 : Step(41): len = 118776, overlap = 167.344
PHY-3002 : Step(42): len = 118640, overlap = 165.469
PHY-3002 : Step(43): len = 116639, overlap = 159.656
PHY-3002 : Step(44): len = 115335, overlap = 154.719
PHY-3002 : Step(45): len = 113782, overlap = 146.281
PHY-3002 : Step(46): len = 111549, overlap = 141.75
PHY-3002 : Step(47): len = 111920, overlap = 140.406
PHY-3002 : Step(48): len = 111356, overlap = 140.125
PHY-3002 : Step(49): len = 110768, overlap = 135.531
PHY-3002 : Step(50): len = 109866, overlap = 134.188
PHY-3002 : Step(51): len = 107982, overlap = 135.156
PHY-3002 : Step(52): len = 107769, overlap = 135.344
PHY-3002 : Step(53): len = 107023, overlap = 131.094
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.09692e-05
PHY-3002 : Step(54): len = 107036, overlap = 130.156
PHY-3002 : Step(55): len = 107248, overlap = 127.906
PHY-3002 : Step(56): len = 107312, overlap = 127.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.19384e-05
PHY-3002 : Step(57): len = 107793, overlap = 128.781
PHY-3002 : Step(58): len = 107879, overlap = 128.625
PHY-3002 : Step(59): len = 110119, overlap = 132.438
PHY-3002 : Step(60): len = 110542, overlap = 132.312
PHY-3002 : Step(61): len = 111357, overlap = 127.312
PHY-3002 : Step(62): len = 111540, overlap = 125.469
PHY-3002 : Step(63): len = 110089, overlap = 128.031
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.38768e-05
PHY-3002 : Step(64): len = 110638, overlap = 125.781
PHY-3002 : Step(65): len = 110832, overlap = 125.906
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000167754
PHY-3002 : Step(66): len = 111367, overlap = 121.219
PHY-3002 : Step(67): len = 111684, overlap = 121.094
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020141s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (232.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6855 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.130693s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (107.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.01883e-06
PHY-3002 : Step(68): len = 126772, overlap = 177.531
PHY-3002 : Step(69): len = 127476, overlap = 175.25
PHY-3002 : Step(70): len = 124138, overlap = 198.5
PHY-3002 : Step(71): len = 124037, overlap = 207.344
PHY-3002 : Step(72): len = 119762, overlap = 210.875
PHY-3002 : Step(73): len = 119339, overlap = 210.062
PHY-3002 : Step(74): len = 118942, overlap = 208.062
PHY-3002 : Step(75): len = 115906, overlap = 206.094
PHY-3002 : Step(76): len = 115700, overlap = 205.688
PHY-3002 : Step(77): len = 115154, overlap = 199.812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.03766e-06
PHY-3002 : Step(78): len = 114977, overlap = 199.344
PHY-3002 : Step(79): len = 115003, overlap = 199.156
PHY-3002 : Step(80): len = 115065, overlap = 199.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.20753e-05
PHY-3002 : Step(81): len = 118598, overlap = 187.281
PHY-3002 : Step(82): len = 118958, overlap = 186
PHY-3002 : Step(83): len = 124662, overlap = 183.812
PHY-3002 : Step(84): len = 125583, overlap = 177.219
PHY-3002 : Step(85): len = 126303, overlap = 174.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.41506e-05
PHY-3002 : Step(86): len = 125370, overlap = 171.656
PHY-3002 : Step(87): len = 125261, overlap = 166.75
PHY-3002 : Step(88): len = 124912, overlap = 165.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.83013e-05
PHY-3002 : Step(89): len = 127229, overlap = 174.406
PHY-3002 : Step(90): len = 127768, overlap = 173.188
PHY-3002 : Step(91): len = 129508, overlap = 165.906
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.66026e-05
PHY-3002 : Step(92): len = 131959, overlap = 160.719
PHY-3002 : Step(93): len = 132699, overlap = 157.344
PHY-3002 : Step(94): len = 136101, overlap = 156.719
PHY-3002 : Step(95): len = 138044, overlap = 163.969
PHY-3002 : Step(96): len = 133299, overlap = 167.562
PHY-3002 : Step(97): len = 132508, overlap = 168.594
PHY-3002 : Step(98): len = 128529, overlap = 148.188
PHY-3002 : Step(99): len = 128139, overlap = 140.75
PHY-3002 : Step(100): len = 128169, overlap = 140.5
PHY-3002 : Step(101): len = 128169, overlap = 140.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000193205
PHY-3002 : Step(102): len = 129156, overlap = 147.344
PHY-3002 : Step(103): len = 129490, overlap = 141.812
PHY-3002 : Step(104): len = 130447, overlap = 151.375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00038641
PHY-3002 : Step(105): len = 130108, overlap = 149.969
PHY-3002 : Step(106): len = 130112, overlap = 143.281
PHY-3002 : Step(107): len = 130098, overlap = 143.656
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00077282
PHY-3002 : Step(108): len = 130706, overlap = 138.062
PHY-3002 : Step(109): len = 130906, overlap = 141.094
PHY-3002 : Step(110): len = 130962, overlap = 140.562
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00154564
PHY-3002 : Step(111): len = 130996, overlap = 130.375
PHY-3002 : Step(112): len = 130977, overlap = 130.688
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00309128
PHY-3002 : Step(113): len = 131125, overlap = 134.469
PHY-3002 : Step(114): len = 131137, overlap = 135.188
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00595589
PHY-3002 : Step(115): len = 131174, overlap = 131
PHY-3002 : Step(116): len = 131228, overlap = 129.781
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6855 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.126791s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.81326e-05
PHY-3002 : Step(117): len = 135195, overlap = 348.562
PHY-3002 : Step(118): len = 136121, overlap = 343.312
PHY-3002 : Step(119): len = 133681, overlap = 326.25
PHY-3002 : Step(120): len = 133809, overlap = 320.406
PHY-3002 : Step(121): len = 132969, overlap = 319.031
PHY-3002 : Step(122): len = 132978, overlap = 320.906
PHY-3002 : Step(123): len = 132483, overlap = 311.094
PHY-3002 : Step(124): len = 132628, overlap = 293.719
PHY-3002 : Step(125): len = 130729, overlap = 300.688
PHY-3002 : Step(126): len = 130230, overlap = 311.469
PHY-3002 : Step(127): len = 130168, overlap = 308.281
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.62651e-05
PHY-3002 : Step(128): len = 134599, overlap = 280.562
PHY-3002 : Step(129): len = 134930, overlap = 278.719
PHY-3002 : Step(130): len = 135775, overlap = 255.188
PHY-3002 : Step(131): len = 135963, overlap = 254.812
PHY-3002 : Step(132): len = 137389, overlap = 226.469
PHY-3002 : Step(133): len = 138199, overlap = 224.125
PHY-3002 : Step(134): len = 138685, overlap = 216.844
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.25303e-05
PHY-3002 : Step(135): len = 139165, overlap = 212.469
PHY-3002 : Step(136): len = 139386, overlap = 209.031
PHY-3002 : Step(137): len = 139823, overlap = 209.938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000145061
PHY-3002 : Step(138): len = 142749, overlap = 198.188
PHY-3002 : Step(139): len = 144067, overlap = 192.281
PHY-3002 : Step(140): len = 147435, overlap = 175.594
PHY-3002 : Step(141): len = 148657, overlap = 171.594
PHY-3002 : Step(142): len = 146211, overlap = 163.031
PHY-3002 : Step(143): len = 146211, overlap = 163.031
PHY-3002 : Step(144): len = 145830, overlap = 163.406
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000290121
PHY-3002 : Step(145): len = 147342, overlap = 160.438
PHY-3002 : Step(146): len = 148406, overlap = 157.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000495442
PHY-3002 : Step(147): len = 149446, overlap = 151.781
PHY-3002 : Step(148): len = 149983, overlap = 149.531
PHY-3002 : Step(149): len = 152662, overlap = 143.219
PHY-3002 : Step(150): len = 153959, overlap = 137.312
PHY-3002 : Step(151): len = 154328, overlap = 130.219
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000990885
PHY-3002 : Step(152): len = 154270, overlap = 128.094
PHY-3002 : Step(153): len = 154199, overlap = 126.812
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00195056
PHY-3002 : Step(154): len = 154442, overlap = 122.969
PHY-3002 : Step(155): len = 154949, overlap = 119.812
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26891, tnet num: 6855, tinst num: 5706, tnode num: 33370, tedge num: 44554.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.170441s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (100.1%)

RUN-1004 : used memory is 253 MB, reserved memory is 233 MB, peak memory is 266 MB
OPT-1001 : Total overflow 348.81 peak overflow 3.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6857.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 184472, over cnt = 816(2%), over = 3281, worst = 24
PHY-1001 : End global iterations;  0.384875s wall, 0.593750s user + 0.062500s system = 0.656250s CPU (170.5%)

PHY-1001 : Congestion index: top1 = 50.52, top5 = 36.96, top10 = 30.83, top15 = 26.74.
PHY-1001 : End incremental global routing;  0.483613s wall, 0.671875s user + 0.078125s system = 0.750000s CPU (155.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6855 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.158471s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (98.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.756071s wall, 0.953125s user + 0.078125s system = 1.031250s CPU (136.4%)

OPT-1001 : Current memory(MB): used = 292, reserve = 271, peak = 292.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5015/6857.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 184472, over cnt = 816(2%), over = 3281, worst = 24
PHY-1002 : len = 205184, over cnt = 554(1%), over = 1337, worst = 24
PHY-1002 : len = 217248, over cnt = 100(0%), over = 197, worst = 9
PHY-1002 : len = 220280, over cnt = 18(0%), over = 24, worst = 4
PHY-1002 : len = 220704, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.471041s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (139.3%)

PHY-1001 : Congestion index: top1 = 41.72, top5 = 33.78, top10 = 29.46, top15 = 26.48.
OPT-1001 : End congestion update;  0.565479s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (129.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6855 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.126276s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.0%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.691926s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (124.2%)

OPT-1001 : Current memory(MB): used = 296, reserve = 276, peak = 296.
OPT-1001 : End physical optimization;  2.671836s wall, 3.000000s user + 0.109375s system = 3.109375s CPU (116.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2262 LUT to BLE ...
SYN-4008 : Packed 2262 LUT and 1047 SEQ to BLE.
SYN-4003 : Packing 952 remaining SEQ's ...
SYN-4005 : Packed 551 SEQ with LUT/SLICE
SYN-4006 : 854 single LUT's are left
SYN-4006 : 401 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2663/5118 primitive instances ...
PHY-3001 : End packing;  0.262549s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (101.2%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 2952 instances
RUN-1001 : 1389 mslices, 1389 lslices, 144 pads, 14 brams, 7 dsps
RUN-1001 : There are total 5873 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3655 nets have 2 pins
RUN-1001 : 1419 nets have [3 - 5] pins
RUN-1001 : 637 nets have [6 - 10] pins
RUN-1001 : 84 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 2950 instances, 2778 slices, 241 macros(1272 instances: 835 mslices 437 lslices)
PHY-3001 : Cell area utilization is 34%
PHY-3001 : After packing: Len = 156976, Over = 173.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23469, tnet num: 5871, tinst num: 2950, tnode num: 28163, tedge num: 40597.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.257397s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (99.4%)

RUN-1004 : used memory is 301 MB, reserved memory is 283 MB, peak memory is 301 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5871 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.380319s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.16543e-05
PHY-3002 : Step(156): len = 153192, overlap = 179.25
PHY-3002 : Step(157): len = 151970, overlap = 181.25
PHY-3002 : Step(158): len = 147386, overlap = 199
PHY-3002 : Step(159): len = 145142, overlap = 201
PHY-3002 : Step(160): len = 143985, overlap = 205
PHY-3002 : Step(161): len = 142992, overlap = 207.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.33086e-05
PHY-3002 : Step(162): len = 144659, overlap = 198
PHY-3002 : Step(163): len = 145435, overlap = 195.5
PHY-3002 : Step(164): len = 147481, overlap = 190.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.66171e-05
PHY-3002 : Step(165): len = 151741, overlap = 175.5
PHY-3002 : Step(166): len = 152715, overlap = 175.5
PHY-3002 : Step(167): len = 156908, overlap = 154
PHY-3002 : Step(168): len = 158648, overlap = 150
PHY-3002 : Step(169): len = 160650, overlap = 138.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.375581s wall, 0.281250s user + 0.562500s system = 0.843750s CPU (224.7%)

PHY-3001 : Trial Legalized: Len = 202627
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5871 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.114004s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (95.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000180486
PHY-3002 : Step(170): len = 189928, overlap = 17.5
PHY-3002 : Step(171): len = 179887, overlap = 36.5
PHY-3002 : Step(172): len = 176776, overlap = 43.25
PHY-3002 : Step(173): len = 175239, overlap = 49.25
PHY-3002 : Step(174): len = 174200, overlap = 56.75
PHY-3002 : Step(175): len = 173408, overlap = 63.5
PHY-3002 : Step(176): len = 173256, overlap = 64
PHY-3002 : Step(177): len = 172776, overlap = 65
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000360972
PHY-3002 : Step(178): len = 174575, overlap = 62.5
PHY-3002 : Step(179): len = 176131, overlap = 58.25
PHY-3002 : Step(180): len = 176840, overlap = 57
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000721944
PHY-3002 : Step(181): len = 177483, overlap = 57.25
PHY-3002 : Step(182): len = 177994, overlap = 57.25
PHY-3002 : Step(183): len = 179626, overlap = 55
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008109s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (192.7%)

PHY-3001 : Legalized: Len = 190685, Over = 0
PHY-3001 : Spreading special nets. 38 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.020603s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.8%)

PHY-3001 : 49 instances has been re-located, deltaX = 18, deltaY = 29, maxDist = 2.
PHY-3001 : Final: Len = 191531, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23469, tnet num: 5871, tinst num: 2950, tnode num: 28163, tedge num: 40597.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.293039s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (100.3%)

RUN-1004 : used memory is 297 MB, reserved memory is 279 MB, peak memory is 306 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 179/5873.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 237776, over cnt = 681(1%), over = 1111, worst = 6
PHY-1002 : len = 242128, over cnt = 390(1%), over = 568, worst = 6
PHY-1002 : len = 247088, over cnt = 115(0%), over = 168, worst = 6
PHY-1002 : len = 248344, over cnt = 45(0%), over = 61, worst = 3
PHY-1002 : len = 249200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.744136s wall, 1.078125s user + 0.078125s system = 1.156250s CPU (155.4%)

PHY-1001 : Congestion index: top1 = 35.71, top5 = 30.76, top10 = 27.74, top15 = 25.56.
PHY-1001 : End incremental global routing;  0.881031s wall, 1.203125s user + 0.078125s system = 1.281250s CPU (145.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5871 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.151279s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (103.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.148907s wall, 1.484375s user + 0.078125s system = 1.562500s CPU (136.0%)

OPT-1001 : Current memory(MB): used = 308, reserve = 289, peak = 308.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5003/5873.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 249200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028814s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.5%)

PHY-1001 : Congestion index: top1 = 35.71, top5 = 30.76, top10 = 27.74, top15 = 25.56.
OPT-1001 : End congestion update;  0.138963s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (90.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5871 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.110372s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (113.3%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.249470s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (100.2%)

OPT-1001 : Current memory(MB): used = 310, reserve = 292, peak = 310.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5871 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.109840s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5003/5873.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 249200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029604s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.6%)

PHY-1001 : Congestion index: top1 = 35.71, top5 = 30.76, top10 = 27.74, top15 = 25.56.
PHY-1001 : End incremental global routing;  0.135200s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (92.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5871 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.146603s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (106.6%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5003/5873.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 249200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029687s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.3%)

PHY-1001 : Congestion index: top1 = 35.71, top5 = 30.76, top10 = 27.74, top15 = 25.56.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5871 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.110835s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (98.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 35.310345
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.375003s wall, 3.687500s user + 0.093750s system = 3.781250s CPU (112.0%)

RUN-1003 : finish command "place" in  16.931707s wall, 30.968750s user + 8.062500s system = 39.031250s CPU (230.5%)

RUN-1004 : used memory is 282 MB, reserved memory is 262 MB, peak memory is 311 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2952 instances
RUN-1001 : 1389 mslices, 1389 lslices, 144 pads, 14 brams, 7 dsps
RUN-1001 : There are total 5873 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3655 nets have 2 pins
RUN-1001 : 1419 nets have [3 - 5] pins
RUN-1001 : 637 nets have [6 - 10] pins
RUN-1001 : 84 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23469, tnet num: 5871, tinst num: 2950, tnode num: 28163, tedge num: 40597.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.247961s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (100.2%)

RUN-1004 : used memory is 300 MB, reserved memory is 281 MB, peak memory is 334 MB
PHY-1001 : 1389 mslices, 1389 lslices, 144 pads, 14 brams, 7 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5871 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 235312, over cnt = 683(1%), over = 1106, worst = 6
PHY-1002 : len = 239656, over cnt = 388(1%), over = 567, worst = 6
PHY-1002 : len = 244560, over cnt = 115(0%), over = 167, worst = 6
PHY-1002 : len = 246760, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 246888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.777836s wall, 1.062500s user + 0.062500s system = 1.125000s CPU (144.6%)

PHY-1001 : Congestion index: top1 = 36.03, top5 = 30.68, top10 = 27.56, top15 = 25.41.
PHY-1001 : End global routing;  0.902711s wall, 1.171875s user + 0.062500s system = 1.234375s CPU (136.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 339, reserve = 322, peak = 341.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 595, reserve = 580, peak = 595.
PHY-1001 : End build detailed router design. 3.953075s wall, 3.812500s user + 0.125000s system = 3.937500s CPU (99.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 70032, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.334826s wall, 4.328125s user + 0.015625s system = 4.343750s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 628, reserve = 614, peak = 628.
PHY-1001 : End phase 1; 4.341188s wall, 4.328125s user + 0.015625s system = 4.343750s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 17% nets.
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Patch 2693 net; 2.188884s wall, 2.187500s user + 0.000000s system = 2.187500s CPU (99.9%)

PHY-1022 : len = 628992, over cnt = 241(0%), over = 241, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 632, reserve = 618, peak = 632.
PHY-1001 : End initial routed; 7.002176s wall, 10.671875s user + 0.078125s system = 10.750000s CPU (153.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4771(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.823     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.537930s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (100.6%)

PHY-1001 : Current memory(MB): used = 638, reserve = 624, peak = 638.
PHY-1001 : End phase 2; 8.540174s wall, 12.218750s user + 0.078125s system = 12.296875s CPU (144.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 628992, over cnt = 241(0%), over = 241, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.021094s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 627040, over cnt = 45(0%), over = 45, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.180691s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (121.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 627296, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.065479s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (95.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 627360, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.052308s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (89.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 627376, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.046426s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4771(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.823     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.546817s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (100.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 43 feed throughs used by 40 nets
PHY-1001 : End commit to database; 0.650948s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (98.4%)

PHY-1001 : Current memory(MB): used = 670, reserve = 658, peak = 670.
PHY-1001 : End phase 3; 2.744095s wall, 2.765625s user + 0.015625s system = 2.781250s CPU (101.4%)

PHY-1003 : Routed, final wirelength = 627376
PHY-1001 : Current memory(MB): used = 672, reserve = 659, peak = 672.
PHY-1001 : End export database. 0.020113s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.7%)

PHY-1001 : End detail routing;  19.869914s wall, 23.421875s user + 0.234375s system = 23.656250s CPU (119.1%)

RUN-1003 : finish command "route" in  22.259992s wall, 26.093750s user + 0.296875s system = 26.390625s CPU (118.6%)

RUN-1004 : used memory is 632 MB, reserved memory is 618 MB, peak memory is 672 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     4908   out of  19600   25.04%
#reg                     2002   out of  19600   10.21%
#le                      5308
  #lut only              3306   out of   5308   62.28%
  #reg only               400   out of   5308    7.54%
  #lut&reg               1602   out of   5308   30.18%
#dsp                        7   out of     29   24.14%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                       Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                            871
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                         182
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                         42
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                         22
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                 21
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q0                 18
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_21.f0    12
#8        u_image_process/wrreq                                      GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_23.f0    11
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                             6
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                         0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                         0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5308   |3635    |1273    |2002    |14      |7       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |716    |466     |132     |398     |2       |0       |
|    command1                          |command                                    |51     |51      |0       |43      |0       |0       |
|    control1                          |control_interface                          |99     |69      |24      |50      |0       |0       |
|    data_path1                        |sdr_data_path                              |14     |14      |0       |3       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |130    |56      |18      |105     |1       |0       |
|      dcfifo_component                |softfifo                                   |130    |56      |18      |105     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |40     |19      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |19      |0       |34      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |124    |60      |18      |99      |1       |0       |
|      dcfifo_component                |softfifo                                   |124    |60      |18      |99      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |19      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |31     |18      |0       |31      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |154    |90      |64      |25      |0       |0       |
|  u_camera_init                       |camera_init                                |576    |557     |9       |85      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |175    |175     |0       |43      |0       |0       |
|  u_camera_reader                     |camera_reader                              |91     |54      |17      |54      |0       |0       |
|  u_image_process                     |image_process                              |3492   |2257    |983     |1349    |12      |7       |
|    u_Dilation_Detector               |Dilation_Detector                          |158    |112     |45      |68      |2       |0       |
|      u_three_martix_4                |three_martix                               |154    |108     |45      |65      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |181    |128     |45      |82      |2       |0       |
|      u_three_martix_3                |three_martix                               |168    |116     |45      |69      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |950    |664     |252     |253     |0       |3       |
|    u_Median_Gray                     |Median_Gray                                |175    |110     |45      |70      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |11     |0       |0       |11      |0       |0       |
|      u_three_martix                  |three_martix                               |164    |110     |45      |59      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |1      |1       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |719    |424     |235     |280     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |492    |302     |190     |150     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |32      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |89     |59      |30      |29      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |86     |56      |30      |30      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |47     |27      |20      |14      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |69     |39      |30      |13      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |16      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |69     |39      |30      |16      |0       |0       |
|      u_three_martix                  |three_martix                               |227    |122     |45      |130     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |1      |1       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |703    |425     |235     |251     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |493    |303     |190     |134     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |24      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |32      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |83     |53      |30      |32      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |12      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |51     |31      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |69     |39      |30      |16      |0       |0       |
|      u_three_martix                  |three_martix                               |210    |122     |45      |117     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |70     |26      |14      |44      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |352    |218     |92      |170     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |153    |105     |47      |59      |0       |0       |
|      u_three_martix_2                |three_martix                               |199    |113     |45      |111     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |143    |109     |34      |58      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_vga_display                       |vga_display                                |82     |60      |22      |21      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3586  
    #2          2       638   
    #3          3       531   
    #4          4       202   
    #5        5-10      648   
    #6        11-50     125   
    #7       51-100      11   
    #8       101-500     1    
    #9        >500       1    
  Average     2.83            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2950
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 5873, pip num: 51564
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 43
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2272 valid insts, and 161534 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  4.613992s wall, 49.984375s user + 0.421875s system = 50.406250s CPU (1092.5%)

RUN-1004 : used memory is 631 MB, reserved memory is 624 MB, peak memory is 815 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221030_152937.log"
