{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572684502894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572684502894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 16:48:22 2019 " "Processing started: Sat Nov 02 16:48:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572684502894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1572684502894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Syn_FIFO -c Syn_FIFO --analyze_file=E:/DE1-SoC/FPGA/Syn_FIFO/Simulation/Syn_FIFO_TB/Syn_FIFO_TB.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off Syn_FIFO -c Syn_FIFO --analyze_file=E:/DE1-SoC/FPGA/Syn_FIFO/Simulation/Syn_FIFO_TB/Syn_FIFO_TB.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1572684502894 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1572684503450 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1572684503450 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<\";  expecting \";\" syn_fifo_tb.v(76) " "Verilog HDL syntax error at syn_fifo_tb.v(76) near text: \"<\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "/de1-soc/fpga/syn_fifo/simulation/syn_fifo_tb/syn_fifo_tb.v" "" { Text "/de1-soc/fpga/syn_fifo/simulation/syn_fifo_tb/syn_fifo_tb.v" 76 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1572684513415 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Syn_FIFO_TB syn_fifo_tb.v(3) " "Ignored design unit \"Syn_FIFO_TB\" at syn_fifo_tb.v(3) due to previous errors" {  } { { "/de1-soc/fpga/syn_fifo/simulation/syn_fifo_tb/syn_fifo_tb.v" "" { Text "/de1-soc/fpga/syn_fifo/simulation/syn_fifo_tb/syn_fifo_tb.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1572684513415 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 2 s 1  Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572684513418 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 02 16:48:33 2019 " "Processing ended: Sat Nov 02 16:48:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572684513418 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572684513418 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572684513418 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1572684513418 ""}
