--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml block_input.twx block_input.ncd -o block_input.twr
block_input.pcf

Design file:              block_input.ncd
Physical constraint file: block_input.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Data_in<0>  |   -0.013(R)|      FAST  |    1.984(R)|      SLOW  |clk_BUFGP         |   0.000|
Data_in<1>  |    0.142(R)|      FAST  |    1.779(R)|      SLOW  |clk_BUFGP         |   0.000|
Data_in<2>  |    0.122(R)|      FAST  |    1.820(R)|      SLOW  |clk_BUFGP         |   0.000|
Data_in<3>  |    0.025(R)|      FAST  |    1.937(R)|      SLOW  |clk_BUFGP         |   0.000|
Data_in<4>  |    0.018(R)|      FAST  |    1.968(R)|      SLOW  |clk_BUFGP         |   0.000|
Data_in<5>  |   -0.062(R)|      FAST  |    2.069(R)|      SLOW  |clk_BUFGP         |   0.000|
Data_in<6>  |    0.113(R)|      FAST  |    2.004(R)|      SLOW  |clk_BUFGP         |   0.000|
Data_in<7>  |    0.009(R)|      FAST  |    2.176(R)|      SLOW  |clk_BUFGP         |   0.000|
val         |    0.960(R)|      FAST  |    1.579(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock rst
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
X_cur<0>    |   -1.060(F)|      FAST  |    3.264(F)|      SLOW  |rst_IBUF_BUFG     |   0.000|
X_cur<1>    |   -1.063(F)|      FAST  |    3.266(F)|      SLOW  |rst_IBUF_BUFG     |   0.000|
Y_cur<0>    |   -1.064(F)|      FAST  |    3.267(F)|      SLOW  |rst_IBUF_BUFG     |   0.000|
Y_cur<1>    |   -1.093(F)|      FAST  |    3.299(F)|      SLOW  |rst_IBUF_BUFG     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Data_out<0> |         8.205(R)|      SLOW  |         3.531(R)|      FAST  |clk_BUFGP         |   0.000|
Data_out<1> |         8.223(R)|      SLOW  |         3.546(R)|      FAST  |clk_BUFGP         |   0.000|
Data_out<2> |         8.313(R)|      SLOW  |         3.580(R)|      FAST  |clk_BUFGP         |   0.000|
Data_out<3> |         8.185(R)|      SLOW  |         3.505(R)|      FAST  |clk_BUFGP         |   0.000|
Data_out<4> |         8.454(R)|      SLOW  |         3.663(R)|      FAST  |clk_BUFGP         |   0.000|
Data_out<5> |         8.513(R)|      SLOW  |         3.686(R)|      FAST  |clk_BUFGP         |   0.000|
Data_out<6> |         8.370(R)|      SLOW  |         3.627(R)|      FAST  |clk_BUFGP         |   0.000|
Data_out<7> |         8.582(R)|      SLOW  |         3.730(R)|      FAST  |clk_BUFGP         |   0.000|
register<0> |         8.217(R)|      SLOW  |         3.542(R)|      FAST  |clk_BUFGP         |   0.000|
register<1> |         8.108(R)|      SLOW  |         3.475(R)|      FAST  |clk_BUFGP         |   0.000|
register<2> |         7.974(R)|      SLOW  |         3.342(R)|      FAST  |clk_BUFGP         |   0.000|
ret         |         8.294(R)|      SLOW  |         3.576(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.400|         |         |         |
rst            |    1.150|    2.961|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Dec 04 16:53:38 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4952 MB



