
*** Running vivado
    with args -log design_1_mathdoer_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_mathdoer_0_0.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Fri Oct  3 15:10:24 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_mathdoer_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cathyhu3/ip_repo/mathdoer_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top design_1_mathdoer_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 99129
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2168.195 ; gain = 441.797 ; free physical = 16206 ; free virtual = 28248
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'NUM_COEFFS' is used before its declaration [/home/cathyhu3/lab4_axi_FI/lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/61af/437c/axis_fir_15.sv:18]
INFO: [Synth 8-6157] synthesizing module 'design_1_mathdoer_0_0' [/home/cathyhu3/lab4_axi_FI/lab4_axi_FI.gen/sources_1/bd/design_1/ip/design_1_mathdoer_0_0/synth/design_1_mathdoer_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'mathdoer' [/home/cathyhu3/lab4_axi_FI/lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/61af/hdl/mathdoer.v:4]
INFO: [Synth 8-6157] synthesizing module 'axis_fir_15' [/home/cathyhu3/lab4_axi_FI/lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/61af/437c/axis_fir_15.sv:3]
WARNING: [Synth 8-6104] Input port 'm00_axis_aresetn' has an internal driver [/home/cathyhu3/lab4_axi_FI/lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/61af/437c/axis_fir_15.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'axis_fir_15' (0#1) [/home/cathyhu3/lab4_axi_FI/lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/61af/437c/axis_fir_15.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'mathdoer' (0#1) [/home/cathyhu3/lab4_axi_FI/lab4_axi_FI.gen/sources_1/bd/design_1/ipshared/61af/hdl/mathdoer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mathdoer_0_0' (0#1) [/home/cathyhu3/lab4_axi_FI/lab4_axi_FI.gen/sources_1/bd/design_1/ip/design_1_mathdoer_0_0/synth/design_1_mathdoer_0_0.v:53]
WARNING: [Synth 8-7129] Port m00_axis_aclk in module axis_fir_15 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2247.133 ; gain = 520.734 ; free physical = 16104 ; free virtual = 28146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2261.977 ; gain = 535.578 ; free physical = 16104 ; free virtual = 28146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2261.977 ; gain = 535.578 ; free physical = 16104 ; free virtual = 28146
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2261.977 ; gain = 0.000 ; free physical = 16104 ; free virtual = 28146
WARNING: [Netlist 29-1115] Found multi-term driver net: m00_axis_aresetn.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2387.715 ; gain = 0.000 ; free physical = 16090 ; free virtual = 28132
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2387.750 ; gain = 0.000 ; free physical = 16090 ; free virtual = 28132
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2387.750 ; gain = 661.352 ; free physical = 16112 ; free virtual = 28154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2395.719 ; gain = 669.320 ; free physical = 16112 ; free virtual = 28154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2395.719 ; gain = 669.320 ; free physical = 16112 ; free virtual = 28154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2395.719 ; gain = 669.320 ; free physical = 16103 ; free virtual = 28146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 14    
+---Registers : 
	               32 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	               8x32  Multipliers := 15    
+---Muxes : 
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Debug: swapped A/B pins for adder 0x67a947e0
DSP Debug: swapped A/B pins for adder 0x67ab82a0
WARNING: [Synth 8-7129] Port m00_axis_aclk in module design_1_mathdoer_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2395.719 ; gain = 669.320 ; free physical = 16138 ; free virtual = 28181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2429.719 ; gain = 703.320 ; free physical = 16036 ; free virtual = 28079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2429.719 ; gain = 703.320 ; free physical = 16028 ; free virtual = 28071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2440.742 ; gain = 714.344 ; free physical = 16020 ; free virtual = 28063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2615.555 ; gain = 889.156 ; free physical = 15858 ; free virtual = 27901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2615.555 ; gain = 889.156 ; free physical = 15858 ; free virtual = 27901
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m00_axis_aresetn with 1st driver pin 'm00_axis_aresetn' [/home/cathyhu3/lab4_axi_FI/lab4_axi_FI.gen/sources_1/bd/design_1/ip/design_1_mathdoer_0_0/synth/design_1_mathdoer_0_0.v:53]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m00_axis_aresetn with 2nd driver pin 's00_axis_aresetn' [/home/cathyhu3/lab4_axi_FI/lab4_axi_FI.gen/sources_1/bd/design_1/ip/design_1_mathdoer_0_0/synth/design_1_mathdoer_0_0.v:53]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2615.555 ; gain = 889.156 ; free physical = 15858 ; free virtual = 27901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2615.555 ; gain = 889.156 ; free physical = 15858 ; free virtual = 27901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2615.555 ; gain = 889.156 ; free physical = 15858 ; free virtual = 27901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2615.555 ; gain = 889.156 ; free physical = 15858 ; free virtual = 27901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name           | RTL Name                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_mathdoer_0_0 | inst/nolabel_line73/sum_chain_reg[6][1] | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
+----------------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   155|
|2     |LUT1   |    87|
|3     |LUT2   |   510|
|4     |LUT3   |     2|
|5     |LUT4   |    55|
|6     |SRL16E |     2|
|7     |FDRE   |   516|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2615.555 ; gain = 889.156 ; free physical = 15858 ; free virtual = 27901
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2615.555 ; gain = 763.383 ; free physical = 15858 ; free virtual = 27901
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2615.562 ; gain = 889.156 ; free physical = 15866 ; free virtual = 27909
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2615.562 ; gain = 0.000 ; free physical = 16017 ; free virtual = 28060
INFO: [Netlist 29-17] Analyzing 155 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: m00_axis_aresetn.
WARNING: [Netlist 29-101] Netlist 'design_1_mathdoer_0_0' is not ideal for floorplanning, since the cellview 'axis_fir_15' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2671.582 ; gain = 0.000 ; free physical = 16017 ; free virtual = 28060
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: bbc31238
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 8 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2671.617 ; gain = 1108.016 ; free physical = 16017 ; free virtual = 28060
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1793.272; main = 1793.272; forked = 275.710
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3359.590; main = 2671.586; forked = 963.867
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2695.594 ; gain = 0.000 ; free physical = 16017 ; free virtual = 28060
INFO: [Common 17-1381] The checkpoint '/home/cathyhu3/lab4_axi_FI/lab4_axi_FI.runs/design_1_mathdoer_0_0_synth_1/design_1_mathdoer_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2695.594 ; gain = 0.000 ; free physical = 16039 ; free virtual = 28083
INFO: [Common 17-1381] The checkpoint '/home/cathyhu3/lab4_axi_FI/lab4_axi_FI.runs/design_1_mathdoer_0_0_synth_1/design_1_mathdoer_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_mathdoer_0_0_utilization_synth.rpt -pb design_1_mathdoer_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct  3 15:10:48 2025...
