** Name: SymmetricalOpAmp60

.MACRO SymmetricalOpAmp60 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=7e-6 W=25e-6
mDiodeTransistorNmos2 inOutputStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=2e-6 W=98e-6
mDiodeTransistorPmos3 inTransconductanceComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=87e-6
mDiodeTransistorPmos4 outFirstStage outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=87e-6
mDiodeTransistorPmos5 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=5e-6 W=84e-6
mNormalTransistorNmos6 inSourceStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage StageBiasComplementarySecondStageYinner StageBiasComplementarySecondStageYinner nmos4 L=2e-6 W=39e-6
mNormalTransistorNmos7 inTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=10e-6 W=244e-6
mNormalTransistorNmos8 out inOutputStageBiasComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=2e-6 W=37e-6
mNormalTransistorNmos9 outFirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=10e-6 W=244e-6
mNormalTransistorNmos10 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=7e-6 W=288e-6
mNormalTransistorNmos11 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=7e-6 W=234e-6
mNormalTransistorNmos12 FirstStageYsourceTransconductance inOutputStageBiasComplementarySecondStage FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=2e-6 W=55e-6
mNormalTransistorNmos13 SecondStageYinnerStageBias inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=2e-6 W=56e-6
mNormalTransistorNmos14 StageBiasComplementarySecondStageYinner inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=2e-6 W=56e-6
mNormalTransistorPmos15 inOutputStageBiasComplementarySecondStage outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=5e-6 W=444e-6
mNormalTransistorPmos16 inSourceStageBiasComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=128e-6
mNormalTransistorPmos17 out outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=128e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp60

** Expected Performance Values: 
** Gain: 53 dB
** Power consumption: 4.79601 mW
** Area: 12461 (mu_m)^2
** Transit frequency: 14.4621 MHz
** Transit frequency with error factor: 14.4617 MHz
** Slew rate: 13.7841 V/mu_s
** Phase margin: 75.6305Â°
** CMRR: 107 dB
** negPSRR: 100 dB
** posPSRR: 53 dB
** VoutMax: 4.83001 V
** VoutMin: 0.380001 V
** VcmMax: 4.67001 V
** VcmMin: 1.34001 V


** Expected Currents: 
** NormalTransistorNmos: 112.97 muA
** NormalTransistorPmos: -604.999 muA
** DiodeTransistorPmos: -46.4739 muA
** DiodeTransistorPmos: -46.4739 muA
** NormalTransistorNmos: 92.9451 muA
** NormalTransistorNmos: 92.9441 muA
** NormalTransistorNmos: 46.4731 muA
** NormalTransistorNmos: 46.4731 muA
** NormalTransistorNmos: 69.1481 muA
** NormalTransistorNmos: 69.1471 muA
** NormalTransistorPmos: -69.1489 muA
** NormalTransistorNmos: 69.1481 muA
** NormalTransistorNmos: 69.1471 muA
** NormalTransistorPmos: -69.1489 muA
** DiodeTransistorNmos: 605 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -112.969 muA


** Expected Voltages: 
** ibias: 0.586001  V
** in1: 2.5  V
** in2: 2.5  V
** inOutputStageBiasComplementarySecondStage: 0.785001  V
** inSourceStageBiasComplementarySecondStage: 0.575001  V
** inTransconductanceComplementarySecondStage: 4.26301  V
** out: 2.5  V
** outFirstStage: 4.26301  V
** outVoltageBiasXXpXX0: 3.82001  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.181001  V
** sourceTransconductance: 1.94501  V
** innerStageBias: 0.170001  V
** inner: 0.175001  V


.END