
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.067873                       # Number of seconds simulated
sim_ticks                                 67872827500                       # Number of ticks simulated
final_tick                                67872827500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 207089                       # Simulator instruction rate (inst/s)
host_op_rate                                   207089                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              152779787                       # Simulator tick rate (ticks/s)
host_mem_usage                                 185100                       # Number of bytes of host memory used
host_seconds                                   444.25                       # Real time elapsed on the host
sim_insts                                    92000008                       # Number of instructions simulated
sim_ops                                      92000008                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  67872827500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4951872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         118976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5070848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4951872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4951872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        10112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           10112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           77373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               79232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          158                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                158                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          72958092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1752925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              74711017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     72958092                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         72958092                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         148985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               148985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         148985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         72958092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1752925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             74860002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3241.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1859.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.085061313750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          360                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          360                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               88676                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6387                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       79232                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      77053                       # Number of write requests accepted
system.mem_ctrls.readBursts                     79232                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    77053                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 326400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4744448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  409344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5070848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4931392                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  74132                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 70631                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                1                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   67872818000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 79232                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                77053                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2825                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    258.831858                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.054002                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   263.734351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1118     39.58%     39.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          695     24.60%     64.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          298     10.55%     74.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          172      6.09%     80.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          120      4.25%     85.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          146      5.17%     90.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          141      4.99%     95.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           87      3.08%     98.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           48      1.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2825                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.138889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.365442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.704045                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            273     75.83%     75.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            62     17.22%     93.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            14      3.89%     96.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             5      1.39%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             2      0.56%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             1      0.28%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1      0.28%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.28%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::432-447            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           360                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.766667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.710283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.422462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              114     31.67%     31.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.56%     32.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              157     43.61%     75.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               40     11.11%     86.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               35      9.72%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      3.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           360                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       207424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       118976                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       409344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 3056068.350769680459                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1752925.351459684083                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6031043.866560591385                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        77373                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1859                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        77053                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    201358250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    340646250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1932540027000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      2602.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    183241.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25080659.12                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    446379500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               542004500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   25500000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     87525.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               106275.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         4.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     74.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     72.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.57                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3084                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5573                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.78                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     434288.75                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 16686180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  8846145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                30502080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               32635440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         934867440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            430634430                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             64852320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2588648730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1990646400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      13670278140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            19768758915                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            291.261756                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          66759219750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    133530000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     395460000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  55898369750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   5183951000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     584582500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   5676934250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3584280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1874730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 5911920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 751680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         395828160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            143361840                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             36312480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       975318450                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       979220160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      15223380000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            17765637330                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            261.748891                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          67463591250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     80913500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     167440000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  62774763500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2550071750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     160757000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2138881750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  67872827500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                15219301                       # Number of BP lookups
system.cpu.branchPred.condPredicted          11026114                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            914363                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13068268                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7555794                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             57.817868                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1461709                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          456238                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             447446                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             8792                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           66                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     13795215                       # DTB read hits
system.cpu.dtb.read_misses                         38                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                 13795253                       # DTB read accesses
system.cpu.dtb.write_hits                     7883315                       # DTB write hits
system.cpu.dtb.write_misses                        50                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                 7883365                       # DTB write accesses
system.cpu.dtb.data_hits                     21678530                       # DTB hits
system.cpu.dtb.data_misses                         88                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                 21678618                       # DTB accesses
system.cpu.itb.fetch_hits                    35219854                       # ITB hits
system.cpu.itb.fetch_misses                        89                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                35219943                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                 99164                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     67872827500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        135745662                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           37839188                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      111671620                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    15219301                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            9464949                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      95784153                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1828964                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   82                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1093                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  35219854                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                341340                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          134538998                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.830032                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.395897                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 92717256     68.91%     68.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  8930443      6.64%     75.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 10710395      7.96%     83.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  7403229      5.50%     89.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 14777675     10.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            134538998                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.112116                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.822653                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 13446981                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              94039996                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3985391                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              22336655                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 729975                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              7008592                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                188604                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              100489900                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                133101                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 729975                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 16309237                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                47552472                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       16321334                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  12048593                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              41577387                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               98841174                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents              29088593                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      6                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   2810                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            75347913                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             137536610                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        133863833                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3312766                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              72660070                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2687843                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            1202900                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         819176                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  73487208                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             13833473                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7884073                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1440256                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           360002                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   92687056                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             1539189                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  93393706                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            628245                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2226236                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1170576                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     134538998                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.694176                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.673090                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            53616684     39.85%     39.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            71388742     53.06%     92.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             7381994      5.49%     98.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1365336      1.01%     99.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              786242      0.58%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       134538998                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                34438802     99.82%     99.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   2558      0.01%     99.83% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 36729      0.11%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                   159      0.00%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                 16144      0.05%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                 5875      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                78      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              68696598     73.56%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               384361      0.41%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1191035      1.28%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              412561      0.44%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               97828      0.10%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             158685      0.17%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               13093      0.01%     75.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               4362      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             14270603     15.28%     91.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7784181      8.33%     99.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          281016      0.30%     99.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          99305      0.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               93393706                       # Type of FU issued
system.cpu.iq.rate                           0.688005                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    34500267                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.369407                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          351880087                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          94123645                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     90473686                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4574835                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2328846                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2227565                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              125577103                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2316792                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             1096                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        87022                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6350                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 729975                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  109744                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    54                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            97698227                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            420830                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              13833473                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7884073                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             819176                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    45                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             10                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         380801                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       358709                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               739510                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              92731526                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              13795253                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            662180                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       3471982                       # number of nop insts executed
system.cpu.iew.exec_refs                     21678618                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12874878                       # Number of branches executed
system.cpu.iew.exec_stores                    7883365                       # Number of stores executed
system.cpu.iew.exec_rate                     0.683127                       # Inst execution rate
system.cpu.iew.wb_sent                       92701410                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      92701251                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  39411967                       # num instructions producing a value
system.cpu.iew.wb_consumers                  45088759                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.682904                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.874097                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2258942                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls         1539189                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            729909                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    133717023                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.713740                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.774956                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     56117081     41.97%     41.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     66517064     49.74%     91.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6223173      4.65%     96.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2963080      2.22%     98.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1896625      1.42%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    133717023                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             95439150                       # Number of instructions committed
system.cpu.commit.committedOps               95439150                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       21624174                       # Number of memory references committed
system.cpu.commit.loads                      13746451                       # Number of loads committed
system.cpu.commit.membars                      720012                       # Number of memory barriers committed
system.cpu.commit.branches                   12742290                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2198534                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  88268608                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1379257                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      3439148      3.60%      3.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         67442166     70.67%     74.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          384355      0.40%     74.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     74.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        1168807      1.22%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp         403955      0.42%     76.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          81645      0.09%     76.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        157433      0.16%     76.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          13093      0.01%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          4361      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        14195394     14.87%     91.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        7779553      8.15%     99.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       271069      0.28%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        98171      0.10%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          95439150                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1896625                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    229517775                       # The number of ROB reads
system.cpu.rob.rob_writes                   196218159                       # The number of ROB writes
system.cpu.timesIdled                           48764                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1206664                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    92000008                       # Number of Instructions Simulated
system.cpu.committedOps                      92000008                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.475496                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.475496                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.677738                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.677738                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                131113929                       # number of integer regfile reads
system.cpu.int_regfile_writes                71768448                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3274890                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1671099                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 2203758                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1440028                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  67872827500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           950.871435                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              130511                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               856                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            152.466121                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   950.871435                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.928585                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.928585                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1003                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          984                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.979492                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          43345535                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         43345535                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  67872827500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     13071794                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13071794                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      7156935                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7156935                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       720009                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       720009                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data       720012                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       720012                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     20228729                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         20228729                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     20228729                       # number of overall hits
system.cpu.dcache.overall_hits::total        20228729                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2309                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2309                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          776                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          776                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data         3085                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3085                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3085                       # number of overall misses
system.cpu.dcache.overall_misses::total          3085                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    533178000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    533178000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     55033500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     55033500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       198000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       198000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    588211500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    588211500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    588211500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    588211500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     13074103                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13074103                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      7157711                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7157711                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       720012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       720012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       720012                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       720012                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     20231814                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     20231814                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     20231814                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     20231814                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000177                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000177                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000108                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000108                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000152                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000152                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000152                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000152                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 230912.949329                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 230912.949329                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70919.458763                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70919.458763                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        66000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        66000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 190668.233387                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 190668.233387                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 190668.233387                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 190668.233387                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          150                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           25                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          158                       # number of writebacks
system.cpu.dcache.writebacks::total               158                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          727                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          727                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          501                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          501                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         1228                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1228                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1228                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1228                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1582                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1582                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          275                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          275                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1857                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1857                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1857                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1857                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    379323500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    379323500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20295000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20295000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       120500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       120500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    399618500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    399618500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    399618500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    399618500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000092                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000092                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000092                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000092                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 239774.652339                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 239774.652339                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        73800                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        73800                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        60250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        60250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 215195.745827                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 215195.745827                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 215195.745827                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 215195.745827                       # average overall mshr miss latency
system.cpu.dcache.replacements                    856                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  67872827500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           469.343824                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4180138                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             76895                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             54.361636                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   469.343824                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.916687                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.916687                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          70517081                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         70517081                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  67872827500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     35135296                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        35135296                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     35135296                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         35135296                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     35135296                       # number of overall hits
system.cpu.icache.overall_hits::total        35135296                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst        84558                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         84558                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst        84558                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          84558                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        84558                       # number of overall misses
system.cpu.icache.overall_misses::total         84558                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2058704000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2058704000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst   2058704000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2058704000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2058704000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2058704000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     35219854                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     35219854                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     35219854                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     35219854                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     35219854                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     35219854                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002401                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002401                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002401                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002401                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002401                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002401                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24346.649637                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24346.649637                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24346.649637                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24346.649637                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24346.649637                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24346.649637                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           60                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           60                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        76895                       # number of writebacks
system.cpu.icache.writebacks::total             76895                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         7185                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7185                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst         7185                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7185                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         7185                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7185                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        77373                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        77373                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst        77373                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        77373                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        77373                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        77373                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1880446000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1880446000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1880446000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1880446000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1880446000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1880446000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002197                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002197                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002197                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002197                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002197                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002197                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24303.645975                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24303.645975                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24303.645975                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24303.645975                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24303.645975                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24303.645975                       # average overall mshr miss latency
system.cpu.icache.replacements                  76895                       # number of replacements
system.membus.snoop_filter.tot_requests        156983                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        77752                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  67872827500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              78956                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          158                       # Transaction distribution
system.membus.trans_dist::WritebackClean        76895                       # Transaction distribution
system.membus.trans_dist::CleanEvict              698                       # Transaction distribution
system.membus.trans_dist::ReadExReq               276                       # Transaction distribution
system.membus.trans_dist::ReadExResp              276                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          77373                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1583                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       231641                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         4574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 236215                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9873152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       129088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10002240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             79232                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000013                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003553                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   79231    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               79232                       # Request fanout histogram
system.membus.reqLayer0.occupancy           476638500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          387836992                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy            9911750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------