Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb 27 15:14:44 2019
| Host         : offersen-S550CB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.619        0.000                      0                   64        0.188        0.000                      0                   64        3.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.619        0.000                      0                   64        0.188        0.000                      0                   64        3.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 pwm_dual0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/dir_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.828ns (24.350%)  route 2.572ns (75.650%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.755     5.423    pwm_dual0/clk_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  pwm_dual0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.456     5.879 f  pwm_dual0/counter_reg[5]/Q
                         net (fo=12, routed)          1.466     7.345    pwm_dual0/counter_reg_n_0_[5]
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.124     7.469 f  pwm_dual0/dir[0]_i_4/O
                         net (fo=1, routed)           0.670     8.140    pwm_dual0/dir[0]_i_4_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I2_O)        0.124     8.264 r  pwm_dual0/dir[0]_i_3__0/O
                         net (fo=1, routed)           0.436     8.700    pwm_dual0/dir[0]_i_3__0_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124     8.824 r  pwm_dual0/dir[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.824    pwm_dual0/dir[0]_i_1__0_n_0
    SLICE_X42Y38         FDRE                                         r  pwm_dual0/dir_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.576    12.968    pwm_dual0/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  pwm_dual0/dir_reg[0]/C
                         clock pessimism              0.429    13.397    
                         clock uncertainty           -0.035    13.362    
    SLICE_X42Y38         FDRE (Setup_fdre_C_D)        0.081    13.443    pwm_dual0/dir_reg[0]
  -------------------------------------------------------------------
                         required time                         13.443    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  4.619    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 pwm_dual1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual1/dir_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.828ns (25.147%)  route 2.465ns (74.853%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.754     5.422    pwm_dual1/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  pwm_dual1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.878 f  pwm_dual1/counter_reg[3]/Q
                         net (fo=11, routed)          1.215     7.094    pwm_dual1/counter_reg_n_0_[3]
    SLICE_X36Y41         LUT5 (Prop_lut5_I0_O)        0.124     7.218 f  pwm_dual1/green_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.816     8.034    pwm_dual1/green_OBUF[0]_inst_i_2_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.158 r  pwm_dual1/dir[0]_i_3/O
                         net (fo=1, routed)           0.433     8.591    pwm_dual1/dir[0]_i_3_n_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I4_O)        0.124     8.715 r  pwm_dual1/dir[0]_i_1/O
                         net (fo=1, routed)           0.000     8.715    pwm_dual1/dir[0]_i_1_n_0
    SLICE_X37Y41         FDRE                                         r  pwm_dual1/dir_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.577    12.969    pwm_dual1/clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  pwm_dual1/dir_reg[0]/C
                         clock pessimism              0.428    13.397    
                         clock uncertainty           -0.035    13.362    
    SLICE_X37Y41         FDRE (Setup_fdre_C_D)        0.029    13.391    pwm_dual1/dir_reg[0]
  -------------------------------------------------------------------
                         required time                         13.391    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 pwm_dual0/dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.642ns (25.010%)  route 1.925ns (74.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.754     5.422    pwm_dual0/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  pwm_dual0/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.940 f  pwm_dual0/dir_reg[0]/Q
                         net (fo=8, routed)           0.980     6.920    pwm_dual0/dir_reg_n_0_[0]
    SLICE_X40Y40         LUT2 (Prop_lut2_I0_O)        0.124     7.044 r  pwm_dual0/counter[10]_i_1/O
                         net (fo=11, routed)          0.945     7.989    pwm_dual0/counter[10]_i_1_n_0
    SLICE_X41Y41         FDRE                                         r  pwm_dual0/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.578    12.970    pwm_dual0/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  pwm_dual0/counter_reg[10]/C
                         clock pessimism              0.429    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X41Y41         FDRE (Setup_fdre_C_R)       -0.429    12.935    pwm_dual0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         12.935    
                         arrival time                          -7.989    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 pwm_dual0/dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.642ns (25.010%)  route 1.925ns (74.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.754     5.422    pwm_dual0/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  pwm_dual0/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.940 f  pwm_dual0/dir_reg[0]/Q
                         net (fo=8, routed)           0.980     6.920    pwm_dual0/dir_reg_n_0_[0]
    SLICE_X40Y40         LUT2 (Prop_lut2_I0_O)        0.124     7.044 r  pwm_dual0/counter[10]_i_1/O
                         net (fo=11, routed)          0.945     7.989    pwm_dual0/counter[10]_i_1_n_0
    SLICE_X41Y41         FDRE                                         r  pwm_dual0/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.578    12.970    pwm_dual0/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  pwm_dual0/counter_reg[9]/C
                         clock pessimism              0.429    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X41Y41         FDRE (Setup_fdre_C_R)       -0.429    12.935    pwm_dual0/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         12.935    
                         arrival time                          -7.989    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 pwm_dual1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 1.887ns (63.361%)  route 1.091ns (36.638%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.754     5.422    pwm_dual1/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  pwm_dual1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.419     5.841 r  pwm_dual1/counter_reg[1]/Q
                         net (fo=9, routed)           0.680     6.521    pwm_dual1/counter_reg_n_0_[1]
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.299     6.820 r  pwm_dual1/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.820    pwm_dual1/minusOp_carry_i_5_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.352 r  pwm_dual1/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.352    pwm_dual1/minusOp_carry_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.686 r  pwm_dual1/minusOp_carry__0/O[1]
                         net (fo=1, routed)           0.411     8.097    pwm_dual1/pwm_dual1/[6]
    SLICE_X37Y43         LUT4 (Prop_lut4_I0_O)        0.303     8.400 r  pwm_dual1/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.400    pwm_dual1/counter[6]_i_1_n_0
    SLICE_X37Y43         FDRE                                         r  pwm_dual1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.578    12.970    pwm_dual1/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  pwm_dual1/counter_reg[6]/C
                         clock pessimism              0.428    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X37Y43         FDRE (Setup_fdre_C_D)        0.029    13.392    pwm_dual1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.392    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                  4.991    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 pwm_dual1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 1.292ns (45.665%)  route 1.537ns (54.335%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.754     5.422    pwm_dual1/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  pwm_dual1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.419     5.841 r  pwm_dual1/counter_reg[1]/Q
                         net (fo=9, routed)           0.680     6.521    pwm_dual1/counter_reg_n_0_[1]
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.299     6.820 r  pwm_dual1/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.820    pwm_dual1/minusOp_carry_i_5_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.067 r  pwm_dual1/minusOp_carry/O[0]
                         net (fo=1, routed)           0.858     7.925    pwm_dual1/pwm_dual1/[1]
    SLICE_X37Y42         LUT4 (Prop_lut4_I0_O)        0.327     8.252 r  pwm_dual1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.252    pwm_dual1/counter[1]_i_1_n_0
    SLICE_X37Y42         FDRE                                         r  pwm_dual1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.577    12.969    pwm_dual1/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  pwm_dual1/counter_reg[1]/C
                         clock pessimism              0.453    13.422    
                         clock uncertainty           -0.035    13.387    
    SLICE_X37Y42         FDRE (Setup_fdre_C_D)        0.075    13.462    pwm_dual1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.462    
                         arrival time                          -8.252    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 pwm_dual0/dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.642ns (28.010%)  route 1.650ns (71.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.754     5.422    pwm_dual0/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  pwm_dual0/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.940 f  pwm_dual0/dir_reg[0]/Q
                         net (fo=8, routed)           0.980     6.920    pwm_dual0/dir_reg_n_0_[0]
    SLICE_X40Y40         LUT2 (Prop_lut2_I0_O)        0.124     7.044 r  pwm_dual0/counter[10]_i_1/O
                         net (fo=11, routed)          0.670     7.714    pwm_dual0/counter[10]_i_1_n_0
    SLICE_X40Y39         FDRE                                         r  pwm_dual0/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.577    12.969    pwm_dual0/clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  pwm_dual0/counter_reg[0]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X40Y39         FDRE (Setup_fdre_C_R)       -0.429    12.934    pwm_dual0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                          -7.714    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 pwm_dual0/dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.642ns (28.063%)  route 1.646ns (71.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.754     5.422    pwm_dual0/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  pwm_dual0/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.940 f  pwm_dual0/dir_reg[0]/Q
                         net (fo=8, routed)           0.980     6.920    pwm_dual0/dir_reg_n_0_[0]
    SLICE_X40Y40         LUT2 (Prop_lut2_I0_O)        0.124     7.044 r  pwm_dual0/counter[10]_i_1/O
                         net (fo=11, routed)          0.666     7.710    pwm_dual0/counter[10]_i_1_n_0
    SLICE_X41Y39         FDRE                                         r  pwm_dual0/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.577    12.969    pwm_dual0/clk_IBUF_BUFG
    SLICE_X41Y39         FDRE                                         r  pwm_dual0/counter_reg[1]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X41Y39         FDRE (Setup_fdre_C_R)       -0.429    12.934    pwm_dual0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                  5.224    

Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 pwm_dual0/dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.642ns (28.063%)  route 1.646ns (71.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.754     5.422    pwm_dual0/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  pwm_dual0/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.940 f  pwm_dual0/dir_reg[0]/Q
                         net (fo=8, routed)           0.980     6.920    pwm_dual0/dir_reg_n_0_[0]
    SLICE_X40Y40         LUT2 (Prop_lut2_I0_O)        0.124     7.044 r  pwm_dual0/counter[10]_i_1/O
                         net (fo=11, routed)          0.666     7.710    pwm_dual0/counter[10]_i_1_n_0
    SLICE_X41Y39         FDRE                                         r  pwm_dual0/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.577    12.969    pwm_dual0/clk_IBUF_BUFG
    SLICE_X41Y39         FDRE                                         r  pwm_dual0/counter_reg[2]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X41Y39         FDRE (Setup_fdre_C_R)       -0.429    12.934    pwm_dual0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                  5.224    

Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 pwm_dual0/dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.642ns (28.063%)  route 1.646ns (71.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.754     5.422    pwm_dual0/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  pwm_dual0/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.940 f  pwm_dual0/dir_reg[0]/Q
                         net (fo=8, routed)           0.980     6.920    pwm_dual0/dir_reg_n_0_[0]
    SLICE_X40Y40         LUT2 (Prop_lut2_I0_O)        0.124     7.044 r  pwm_dual0/counter[10]_i_1/O
                         net (fo=11, routed)          0.666     7.710    pwm_dual0/counter[10]_i_1_n_0
    SLICE_X41Y39         FDRE                                         r  pwm_dual0/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.577    12.969    pwm_dual0/clk_IBUF_BUFG
    SLICE_X41Y39         FDRE                                         r  pwm_dual0/counter_reg[3]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X41Y39         FDRE (Setup_fdre_C_R)       -0.429    12.934    pwm_dual0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                  5.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 pwm_dual0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/dir_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.488%)  route 0.138ns (42.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.592     1.504    pwm_dual0/clk_IBUF_BUFG
    SLICE_X41Y39         FDRE                                         r  pwm_dual0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  pwm_dual0/counter_reg[1]/Q
                         net (fo=8, routed)           0.138     1.782    pwm_dual0/counter_reg_n_0_[1]
    SLICE_X42Y39         LUT6 (Prop_lut6_I2_O)        0.045     1.827 r  pwm_dual0/dir[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.827    pwm_dual0/dir[1]_i_1__0_n_0
    SLICE_X42Y39         FDRE                                         r  pwm_dual0/dir_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     2.020    pwm_dual0/clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  pwm_dual0/dir_reg[1]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.120     1.640    pwm_dual0/dir_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 pwm_dual1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual1/dir_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.227ns (56.251%)  route 0.177ns (43.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.591     1.503    pwm_dual1/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  pwm_dual1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  pwm_dual1/counter_reg[1]/Q
                         net (fo=9, routed)           0.177     1.807    pwm_dual1/counter_reg_n_0_[1]
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.099     1.906 r  pwm_dual1/dir[1]_i_1/O
                         net (fo=1, routed)           0.000     1.906    pwm_dual1/dir[1]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  pwm_dual1/dir_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     2.020    pwm_dual1/clk_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  pwm_dual1/dir_reg[1]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.120     1.640    pwm_dual1/dir_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 pwm_dual0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.592     1.504    pwm_dual0/clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  pwm_dual0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  pwm_dual0/counter_reg[0]/Q
                         net (fo=9, routed)           0.185     1.830    pwm_dual0/counter_reg_n_0_[0]
    SLICE_X40Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.875 r  pwm_dual0/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.875    pwm_dual0/counter[0]_i_1_n_0
    SLICE_X40Y39         FDRE                                         r  pwm_dual0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     2.020    pwm_dual0/clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  pwm_dual0/counter_reg[0]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.091     1.595    pwm_dual0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 pwm_dual1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.293%)  route 0.191ns (50.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.591     1.503    pwm_dual1/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  pwm_dual1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  pwm_dual1/counter_reg[0]/Q
                         net (fo=9, routed)           0.191     1.835    pwm_dual1/counter_reg_n_0_[0]
    SLICE_X37Y42         LUT3 (Prop_lut3_I2_O)        0.045     1.880 r  pwm_dual1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.880    pwm_dual1/counter[0]_i_1_n_0
    SLICE_X37Y42         FDRE                                         r  pwm_dual1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     2.019    pwm_dual1/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  pwm_dual1/counter_reg[0]/C
                         clock pessimism             -0.516     1.503    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.091     1.594    pwm_dual1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 pwm_dual1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual1/dir_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.343%)  route 0.207ns (52.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.592     1.504    pwm_dual1/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  pwm_dual1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  pwm_dual1/counter_reg[5]/Q
                         net (fo=12, routed)          0.207     1.852    pwm_dual1/counter_reg_n_0_[5]
    SLICE_X37Y41         LUT5 (Prop_lut5_I1_O)        0.045     1.897 r  pwm_dual1/dir[0]_i_1/O
                         net (fo=1, routed)           0.000     1.897    pwm_dual1/dir[0]_i_1_n_0
    SLICE_X37Y41         FDRE                                         r  pwm_dual1/dir_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     2.019    pwm_dual1/clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  pwm_dual1/dir_reg[0]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.091     1.610    pwm_dual1/dir_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 pwm_dual1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.230ns (54.945%)  route 0.189ns (45.055%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.591     1.503    pwm_dual1/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  pwm_dual1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  pwm_dual1/counter_reg[1]/Q
                         net (fo=9, routed)           0.189     1.819    pwm_dual1/counter_reg_n_0_[1]
    SLICE_X37Y42         LUT4 (Prop_lut4_I3_O)        0.102     1.921 r  pwm_dual1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.921    pwm_dual1/counter[1]_i_1_n_0
    SLICE_X37Y42         FDRE                                         r  pwm_dual1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.860     2.019    pwm_dual1/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  pwm_dual1/counter_reg[1]/C
                         clock pessimism             -0.516     1.503    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.107     1.610    pwm_dual1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 pwm_dual0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.249ns (57.714%)  route 0.182ns (42.286%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.592     1.504    pwm_dual0/clk_IBUF_BUFG
    SLICE_X41Y39         FDRE                                         r  pwm_dual0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  pwm_dual0/counter_reg[4]/Q
                         net (fo=9, routed)           0.182     1.827    pwm_dual0/counter_reg_n_0_[4]
    SLICE_X41Y39         LUT2 (Prop_lut2_I1_O)        0.045     1.872 r  pwm_dual0/minusOp_carry_i_2__0/O
                         net (fo=1, routed)           0.000     1.872    pwm_dual0/minusOp_carry_i_2__0_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.935 r  pwm_dual0/minusOp_carry/O[3]
                         net (fo=1, routed)           0.000     1.935    pwm_dual0/pwm_dual0/[4]
    SLICE_X41Y39         FDRE                                         r  pwm_dual0/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     2.020    pwm_dual0/clk_IBUF_BUFG
    SLICE_X41Y39         FDRE                                         r  pwm_dual0/counter_reg[4]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.105     1.609    pwm_dual0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 pwm_dual0/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.251ns (58.056%)  route 0.181ns (41.944%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.593     1.505    pwm_dual0/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  pwm_dual0/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  pwm_dual0/counter_reg[9]/Q
                         net (fo=8, routed)           0.181     1.827    pwm_dual0/counter_reg_n_0_[9]
    SLICE_X41Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.872 r  pwm_dual0/minusOp_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     1.872    pwm_dual0/minusOp_carry__1_i_1__0_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.937 r  pwm_dual0/minusOp_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.937    pwm_dual0/pwm_dual0/[10]
    SLICE_X41Y41         FDRE                                         r  pwm_dual0/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.862     2.021    pwm_dual0/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  pwm_dual0/counter_reg[10]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.105     1.610    pwm_dual0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 pwm_dual0/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.256ns (58.804%)  route 0.179ns (41.196%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.593     1.505    pwm_dual0/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  pwm_dual0/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  pwm_dual0/counter_reg[9]/Q
                         net (fo=8, routed)           0.179     1.825    pwm_dual0/counter_reg_n_0_[9]
    SLICE_X41Y41         LUT2 (Prop_lut2_I1_O)        0.045     1.870 r  pwm_dual0/minusOp_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     1.870    pwm_dual0/minusOp_carry__1_i_2__0_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.940 r  pwm_dual0/minusOp_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.940    pwm_dual0/pwm_dual0/[9]
    SLICE_X41Y41         FDRE                                         r  pwm_dual0/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.862     2.021    pwm_dual0/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  pwm_dual0/counter_reg[9]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.105     1.610    pwm_dual0/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 pwm_dual0/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual0/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.127%)  route 0.195ns (43.873%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.593     1.505    pwm_dual0/clk_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  pwm_dual0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  pwm_dual0/counter_reg[8]/Q
                         net (fo=9, routed)           0.195     1.840    pwm_dual0/counter_reg_n_0_[8]
    SLICE_X41Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.885 r  pwm_dual0/minusOp_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     1.885    pwm_dual0/minusOp_carry__0_i_1__0_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.948 r  pwm_dual0/minusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.948    pwm_dual0/pwm_dual0/[8]
    SLICE_X41Y40         FDRE                                         r  pwm_dual0/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.862     2.021    pwm_dual0/clk_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  pwm_dual0/counter_reg[8]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.105     1.610    pwm_dual0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.339    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y39    pwm_dual0/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y41    pwm_dual0/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y39    pwm_dual0/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y39    pwm_dual0/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y39    pwm_dual0/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y39    pwm_dual0/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y40    pwm_dual0/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y40    pwm_dual0/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y40    pwm_dual0/counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y42    pwm_dual1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y42    pwm_dual1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y42    pwm_dual1/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y42    pwm_dual1/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y42    pwm_dual1/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y41    pwm_dual1/dir_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y39    pwm_dual0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y41    pwm_dual0/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y39    pwm_dual0/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y39    pwm_dual0/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y39    pwm_dual0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y41    pwm_dual0/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y39    pwm_dual0/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y39    pwm_dual0/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y39    pwm_dual0/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y39    pwm_dual0/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y40    pwm_dual0/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y40    pwm_dual0/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y40    pwm_dual0/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y40    pwm_dual0/counter_reg[8]/C



