= control target key start
LH: loop header
LB: loop body
LE: loop exit
PB: predicated region body
PF: predicated region fallthrough
CT: control target
= control target key end

     0   :  { %s180 = sld [smem:[#allocation15]] } /* Start region 0 */
   0x1   :  {}
   0x2   :  {}
   0x3   :  {}
   0x4   :  {}
   0x5   :  {}
   0x6   :  { %s181 = sand.u32 134217727, %s180 }
   0x7   :  { %s182 = sor.u32 4026531840, %s181 }
   0x8   :  { %183 = vtrace %s182 }
   0x9   :  { %s174 = sld [smem:[#allocation12]] }
   0xa   :  {}
   0xb   :  {}
   0xc   :  {}
   0xd   :  {}
   0xe   :  {}
   0xf   :  { %175 = vtrace %s174 }
  0x10   :  { %s176 = sld [smem:[#allocation13]] }
  0x11   :  {}
  0x12   :  {}
  0x13   :  {}
  0x14   :  {}
  0x15   :  {}
  0x16   :  { %177 = vtrace %s176 }
  0x17   :  { %s178 = sld [smem:[#allocation14]] }
  0x18   :  {}
  0x19   :  {}
  0x1a   :  {}
  0x1b   :  {}
  0x1c   :  {}
  0x1d   :  { %179 = vtrace %s178 }
  0x1e   :  { %v161 = vlaneseq } /* Start region 24 :: Start region 25 :: Start region 26 */
  0x1f   :  {}
  0x20   :  { %v162 = vshrl.u32 %v161, 7 }
  0x21   :  {}
  0x22   :  { %v163 = vshrl.u32 %v162, 1  ;;  %v164 = vand.u32 1, %v162 }
  0x23   :  {}
  0x24   :  { %v165 = vshll.u32 %v164, 2  ;;  %v172 = vsub.s32 %v163, %v162 }
  0x25   :  {}
  0x26   :  { %v166 = vadd.s32 %v165, %v163 }
  0x27   :  {}
  0x28   :  { %v167 = vsub.s32 %v166, %v162 }
  0x29   :  {}
  0x2a   :  { %168 = vsetiar.raw.iar0 %v167 /* EvenOdd Store IAR initialization */ }
  0x2b   :  { %173 = vsetiar.raw.iar1 %v172 /* EvenOdd Load IAR initialization */ }
  0x2c   :  { %s41 = sld [smem:[#allocation9]] }
  0x2d   :  {}
  0x2e   :  {}
  0x2f   :  {}
  0x30   :  {}
  0x31   :  {}
  0x32   :  { %p184 = scmp.eq.s32.totalorder %s41, 0 } /* End region 24 */
  0x33   :  { %s58 = sxor.u32 (!%p184), 2925155241, %s41 }
  0x34   :  { %45 = sbr.rel (%p184) target bundleno = 160 (0xa0), region = 27 }
  0x35   :  { %s59 = smul.u32 (!%p184), 2223506493, %s58 }
  0x36   :  {}
  0x37   :  { %s60 = sshrl.u32 (!%p184), %s59, 16 }
  0x38   :  { %s61 = sxor.u32 (!%p184), %s60, %s59 } /* End region 25 */
  0x39   :  { %v50 = vand.u32 127, %v161  ;;  %s66 = smul.u32 3389127133, %s61  ;;  %vm185 = vcmp.eq.s32.totalorder %v162, 1  ;;  %vm186 = vcmp.eq.s32.totalorder %v162, 2  ;;  %vm187 = vcmp.eq.s32.totalorder %v162, 3 }
  0x3a   :  {}
  0x3b   :  { %v54 = vxor.u32 1135663077, %v50  ;;  %v68 = vstv %s66 }
  0x3c   :  {}
  0x3d   :  { %v55 = vmul.u32 2925155241, %v54 }
  0x3e   :  {}
  0x3f   :  { %v56 = vshrl.u32 %v55, 16 }
  0x40   :  {}
  0x41   :  { %v57 = vxor.u32 %v56, %v55 }
  0x42   :  {}
  0x43   :  { %v62 = vxor.u32 2223506493, %v57  ;;  %v76 = vmul.u32 3389127133, %v57 }
  0x44   :  {}
  0x45   :  { %v63 = vmul.u32 1519409121, %v62 }
  0x46   :  {}
  0x47   :  { %v64 = vshrl.u32 %v63, 16 }
  0x48   :  {}
  0x49   :  { %v65 = vxor.u32 %v64, %v63 }
  0x4a   :  {}
  0x4b   :  { %v67 = vmul.u32 1232336661, %v65 }
  0x4c   :  {}
  0x4d   :  { %v69 = vsub.s32 %v68, %v67 }
  0x4e   :  {}
  0x4f   :  { %v70 = vshrl.u32 %v69, 16 }
  0x50   :  {}
  0x51   :  { %v71 = vxor.u32 %v70, %v69 }
  0x52   :  {}
  0x53   :  { %v72 = vxor.u32 1519409121, %v71  ;;  %v85 = vxor.u32 2925155241, %v71 }
  0x54   :  {}
  0x55   :  { %v73 = vmul.u32 2449846741, %v72  ;;  %v86 = vmul.u32 2223506493, %v85 }
  0x56   :  {}
  0x57   :  { %v74 = vshrl.u32 %v73, 16  ;;  %v87 = vshrl.u32 %v86, 16 }
  0x58   :  {}
  0x59   :  { %v75 = vxor.u32 %v74, %v73  ;;  %v88 = vxor.u32 %v87, %v86 }
  0x5a   :  {}
  0x5b   :  { %v77 = vmul.u32 1232336661, %v75  ;;  %v93 = vmul.u32 3389127133, %v88 }
  0x5c   :  {}
  0x5d   :  { %v78 = vsub.s32 %v76, %v77 }
  0x5e   :  {}
  0x5f   :  { %v79 = vshrl.u32 %v78, 16 }
  0x60   :  {}
  0x61   :  { %v80 = vxor.u32 %v79, %v78 }
  0x62   :  {}
  0x63   :  { %v81 = vxor.u32 1135663077, %v80 }
  0x64   :  {}
  0x65   :  { %v82 = vmul.u32 2925155241, %v81 }
  0x66   :  {}
  0x67   :  { %v83 = vshrl.u32 %v82, 16 }
  0x68   :  {}
  0x69   :  { %v84 = vxor.u32 %v83, %v82 }
  0x6a   :  {}
  0x6b   :  { %v89 = vxor.u32 2223506493, %v84  ;;  %v102 = vmul.u32 3389127133, %v84 }
  0x6c   :  {}
  0x6d   :  { %v90 = vmul.u32 1519409121, %v89 }
  0x6e   :  {}
  0x6f   :  { %v91 = vshrl.u32 %v90, 16 }
  0x70   :  {}
  0x71   :  { %v92 = vxor.u32 %v91, %v90 }
  0x72   :  {}
  0x73   :  { %v94 = vmul.u32 1232336661, %v92 }
  0x74   :  {}
  0x75   :  { %v95 = vsub.s32 %v93, %v94 }
  0x76   :  {}
  0x77   :  { %v96 = vshrl.u32 %v95, 16 }
  0x78   :  {}
  0x79   :  { %v97 = vxor.u32 %v96, %v95 }
  0x7a   :  {}
  0x7b   :  { %v98 = vxor.u32 1519409121, %v97  ;;  %v115 = vxor.u32 1179257497, %v97  ;;  %v131 = vxor.u32 3546938817, %v97 }
  0x7c   :  { %v119 = vxor.u32 461070425, %v97  ;;  %v135 = vxor.u32 728804945, %v97 }
  0x7d   :  { %v99 = vmul.u32 2449846741, %v98  ;;  %v116 = vmul.u32 2174555301, %v115 }
  0x7e   :  { %v132 = vmul.u32 1343633581, %v131  ;;  %v120 = vmul.u32 702470093, %v119 }
  0x7f   :  { %v100 = vshrl.u32 %v99, 16  ;;  %v117 = vshrl.u32 %v116, 16  ;;  %v136 = vmul.u32 1920080165, %v135 }
  0x80   :  { %v133 = vshrl.u32 %v132, 16  ;;  %v121 = vshrl.u32 %v120, 16 }
  0x81   :  { %v101 = vxor.u32 %v100, %v99  ;;  %v118 = vxor.u32 %v117, %v116  ;;  %v137 = vshrl.u32 %v136, 16 }
  0x82   :  { %v134 = vxor.u32 %v133, %v132  ;;  %v122 = vxor.u32 %v121, %v120 }
  0x83   :  { %v103 = vmul.u32 1232336661, %v101  ;;  %v138 = vxor.u32 %v137, %v136 }
  0x84   :  {}
  0x85   :  { %v104 = vsub.s32 %v102, %v103 }
  0x86   :  {}
  0x87   :  { %v105 = vshrl.u32 %v104, 16 }
  0x88   :  {}
  0x89   :  { %v106 = vxor.u32 %v105, %v104 }
  0x8a   :  {}
  0x8b   :  { %v107 = vxor.u32 2337405405, %v106  ;;  %v111 = vxor.u32 747796405, %v106  ;;  %v123 = vxor.u32 2174555301, %v106 }
  0x8c   :  { %v127 = vxor.u32 702470093, %v106 }
  0x8d   :  { %v108 = vmul.u32 1179257497, %v107  ;;  %v112 = vmul.u32 461070425, %v111 }
  0x8e   :  { %v124 = vmul.u32 3546938817, %v123  ;;  %v128 = vmul.u32 728804945, %v127 }
  0x8f   :  { %v109 = vshrl.u32 %v108, 16  ;;  %v113 = vshrl.u32 %v112, 16 }
  0x90   :  { %v125 = vshrl.u32 %v124, 16  ;;  %v129 = vshrl.u32 %v128, 16 }
  0x91   :  { %v110 = vxor.u32 %v109, %v108  ;;  %v114 = vxor.u32 %v113, %v112 }
  0x92   :  { %v126 = vxor.u32 %v125, %v124  ;;  %v130 = vxor.u32 %v129, %v128 }
  0x93   :  { %v139 = vor.u32 %v118, %v110 }
  0x94   :  {}
  0x95   :  { %v140 = vor.u32 %v139, %v126 }
  0x96   :  {}
  0x97   :  { %v141 = vor.u32 %v140, %v134 }
  0x98   :  {}
  0x99   :  { %vm142 = vcmp.eq.s32.totalorder %v141, 0 }
  0x9a   :  { %v152 = vsel /*vm=*/%vm142, /*on_true_vy=*/%v114, /*on_false_vx=*/%v110  ;;  %v153 = vsel /*vm=*/%vm142, /*on_true_vy=*/%v122, /*on_false_vx=*/%v118  ;;  %v155 = vsel /*vm=*/%vm142, /*on_true_vy=*/%v130, /*on_false_vx=*/%v126  ;;  %v157 = vsel /*vm=*/%vm142, /*on_true_vy=*/%v138, /*on_false_vx=*/%v134 }
  0x9b   :  { %v154 = vsel /*vm=*/%vm185, /*on_true_vy=*/%v153, /*on_false_vx=*/%v152 }
  0x9c   :  { %v156 = vsel /*vm=*/%vm186, /*on_true_vy=*/%v155, /*on_false_vx=*/%v154 }
  0x9d   :  { %v158 = vsel /*vm=*/%vm187, /*on_true_vy=*/%v157, /*on_false_vx=*/%v156 }
  0x9e   :  { %159 = setrngseed %v158 /* Rng seed initialization */ }
  0x9f   :  { %v160 = vrng /* Rng seed initialization */ } /* End region 26 */
  0xa0 PF:  { %36 = vsettm 1 } /* Start/End empty region 27 */
  0xa1   :  { %s209 = smov 2147483646 /* materialized constant */ }
  0xa2   :  { %35 = vsettm %s209 }
  0xa3   :  {}
  0xa4   :  { %33 = vtrace 2415919103 }
  0xa5   :  { %0 = vtrace 2952790016 }
  0xa6   :  { %1 = vtrace 3221225472 }
  0xa7   :  { %s2 = sld [smem:[#allocation0]] } /* Start region 1 :: Start region 2 :: Start region 3 */
  0xa8   :  {}
  0xa9   :  {}
  0xaa   :  {}
  0xab   :  {}
  0xac   :  {}
  0xad   :  { %p188 = scmp.ne.s32.totalorder %s2, 1 } /* End region 1 */
  0xae   :  {}
  0xaf   :  { %6 = sbr.rel (%p188) target bundleno = 258 (0x102), region = 4 }
  0xb0   :  {}
  0xb1   :  {}
  0xb2   :  {}
  0xb3   :  {} /* End region 2 */
  0xb4   :  { %s7 = sld [smem:[#allocation2]] } /* Start/End empty region 6 */
  0xb5   :  {}
  0xb6   :  {}
  0xb7   :  {}
  0xb8   :  {}
  0xb9   :  {}
  0xba   :  { %s8 = int_to_ptr.hbm [resolvable:$false] %s7 }
  0xbb   :  { %s9 = scalar_parameter_address 0 } /* Start/End empty region 7 */
  0xbc   :  { %s10 = scalar_parameter_address 1 } /* Start/End empty region 8 */
  0xbd   :  { %18 = vsyncpa [#allocation7], 0  ;;  %s210 = smov [#allocation6] /* materialized constant */  ;;  %11 = compiler-scheduling-barrier  ;;  %13 = compiler-scheduling-barrier  ;;  %14 = compiler-scheduling-barrier  ;;  %16 = compiler-scheduling-barrier  ;;  %17 = compiler-scheduling-barrier } /* Start/End empty region 9 :: Start/End empty region 10 :: Start/End empty region 11 :: Start region 12 :: Start region 13 :: Start region 14 */
  0xbe   :  { %s19 = sshll.u32 %s210, 4 }
  0xbf   :  { %s20 = int_to_ptr.vmem [resolvable:$true] %s19 }
  0xc0   :  { %s195 = scalar_lea.vmem %s20, 1  ;;  %s199 = scalar_lea.vmem %s20, 128 }
  0xc1   :  { %p196 = scmp.ne.s32.totalorder %s20, %s195  ;;  %p200 = scmp.lt.s32.totalorder %s20, %s20 }
  0xc2   :  { %p201 = scmp.lt.s32.totalorder %s199, %s195 }
  0xc3   :  {}
  0xc4   :  { %p202 = por %p201, %p200 }
  0xc5   :  {}
  0xc6   :  { %p203 = pnand %p202, %p196 }
  0xc7   :  {}
  0xc8   :  { %206 = shalt.err (!%p203) /* BoundsCheck 0 [deref of %s20] for %22 = dma.hbm_to_vmem [thread:$0]  /*hbm=*/%s10, /*size_in_granules=*/1, /*vmem=*/%s20, /*dst_syncflagno=*/[#allocation7]
hlo: copy
 */ }
  0xc9   :  { %22 = dma.hbm_to_vmem [thread:$0]  /*hbm=*/%s10, /*size_in_granules=*/1, /*vmem=*/%s20, /*dst_syncflagno=*/[#allocation7] }
  0xca   :  { %207 = dma.done.wait [#allocation7], 1 /* local-dma-wait */ }
  0xcb   :  { %208 = vsyncadd [#allocation7], 4294967295 }
  0xcc   :  { %24 = vsyncpa [#allocation7], 1  ;;  %v25 = vld [vmem:[#allocation6] sm:$0xff] } /* End region 13 :: End region 14 */
  0xcd   :  { %189 = vpush %v25 }
  0xce   :  {}
  0xcf   :  {}
  0xd0   :  {}
  0xd1   :  {}
  0xd2   :  {}
  0xd3   :  {}
  0xd4   :  {}
  0xd5   :  {}
  0xd6   :  {}
  0xd7   :  {}
  0xd8   :  {}
  0xd9   :  {}
  0xda   :  {}
  0xdb   :  {}
  0xdc   :  {}
  0xdd   :  {}
  0xde   :  {}
  0xdf   :  {}
  0xe0   :  {}
  0xe1   :  {}
  0xe2   :  {}
  0xe3   :  {}
  0xe4   :  {}
  0xe5   :  {}
  0xe6   :  {}
  0xe7   :  {}
  0xe8   :  {}
  0xe9   :  {}
  0xea   :  {}
  0xeb   :  {}
  0xec   :  {}
  0xed   :  {}
  0xee   :  {}
  0xef   :  {}
  0xf0   :  {}
  0xf1   :  {}
  0xf2   :  {}
  0xf3   :  {}
  0xf4   :  {}
  0xf5   :  {}
  0xf6   :  {}
  0xf7   :  {}
  0xf8   :  {}
  0xf9   :  {}
  0xfa   :  {}
  0xfb   :  {}
  0xfc   :  {}
  0xfd   :  {}
  0xfe   :  { %s190 = spop %189 } /* End region 12 */
  0xff   :  { %31 = vtrace 2147483648  ;;  %27 = compiler-scheduling-barrier } /* Start region 15 */
 0x100   :  { %29 = inlined_call %s9, %s190, %s8 /* %broadcast_multiply_fusion = fusion(%Arg_0.1, %copy) */  ;;  %28 = compiler-scheduling-barrier }
 0x101   :  { %32 = vtrace 2415919104  ;;  %30 = compiler-scheduling-barrier } /* End region 3 :: End region 15 */
 0x102 PF:  { %34 = vtrace 2684354559 } /* Start/End empty region 4 */
 0x103   :  { %s211 = smov 2147483647 /* materialized constant */ }
 0x104   :  { %37 = vsettm %s211 }
 0x105   :  { %38 = vdelay 1 }
 0x106   :  { %39 = sfence }
 0x107   :  { %s212 = smov 0 /* materialized constant */ }
 0x108   :  { %40 = sst [smem:[#allocation8]] %s212 } /* End region 0 */
