Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Feb 16 19:47:23 2017

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   SPI_clk_IBUF
   SPI_cs_IBUF
   serial_data1_IBUF
   serial_data2_IBUF


