LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY CONTADOR5BITS IS 
	PORT(A: IN STD_LOGIC_VECTOR(4 dOWNTO 0);
			S: OUT STD_LOGIC_VECTOR(4 DOWNTO 0));
	
	END CONTADOR5BITS;
	
ARCHITECTURE RTL OF CONTADOR5BITS IS
	
	COMPONENT ha IS

		PORT (a,b : IN STD_LOGIC;
				s, Cout: OUT STD_LOGIC);
	END COMPONENT ha;

 SIGNAL C: STD_LOGIC_VECTOR(4 DOWNTO 0);
 
 BEGIN
 
	I1: ha port map(A(0), '1', S(0), C(0));
	I2: ha port map(A(1), C(0), S(1), C(1));
	I2: ha port map(A(2), C(1), S(2), C(2));
	I2: ha port map(A(3), C(2), S(3), C(3));
	
	S(4) <= A(4) XOR C(3);
	
END RTLL
	