TimeQuest Timing Analyzer report for DDS
Wed Apr 19 16:49:01 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Hold: 'CLK'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'CLK'
 27. Slow 1200mV 0C Model Hold: 'CLK'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'CLK'
 40. Fast 1200mV 0C Model Hold: 'CLK'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; DDS                                                                ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE6F17C8                                                        ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 260.01 MHz ; 238.04 MHz      ; CLK        ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK   ; -2.846 ; -146.633           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.376 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK   ; -3.201 ; -171.768                         ;
+-------+--------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.846 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; frequency_adjust_module:U1|KWr[11]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.765      ;
; -2.834 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; frequency_adjust_module:U1|KWr[10]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.753      ;
; -2.751 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; frequency_adjust_module:U1|KWr[11]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.670      ;
; -2.740 ; frequency_adjust_module:U1|KWr[6]                                                                                                                  ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.661      ;
; -2.739 ; frequency_adjust_module:U1|KWr[6]                                                                                                                  ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.660      ;
; -2.739 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; frequency_adjust_module:U1|KWr[10]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.658      ;
; -2.735 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[11]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.655      ;
; -2.717 ; frequency_adjust_module:U1|KWr[3]                                                                                                                  ; frequency_adjust_module:U1|KWr[10]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.636      ;
; -2.717 ; frequency_adjust_module:U1|KWr[4]                                                                                                                  ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.638      ;
; -2.716 ; frequency_adjust_module:U1|KWr[4]                                                                                                                  ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.637      ;
; -2.712 ; frequency_adjust_module:U1|KWr[7]                                                                                                                  ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.633      ;
; -2.711 ; frequency_adjust_module:U1|KWr[7]                                                                                                                  ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.632      ;
; -2.666 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.586      ;
; -2.665 ; frequency_adjust_module:U1|KWr[5]                                                                                                                  ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.586      ;
; -2.664 ; frequency_adjust_module:U1|KWr[5]                                                                                                                  ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.585      ;
; -2.635 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a2~porta_address_reg0           ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[2]     ; CLK          ; CLK         ; 1.000        ; -0.123     ; 3.428      ;
; -2.635 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a2~porta_address_reg0           ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[2]           ; CLK          ; CLK         ; 1.000        ; -0.123     ; 3.428      ;
; -2.635 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a2~porta_address_reg0 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[3]           ; CLK          ; CLK         ; 1.000        ; -0.123     ; 3.428      ;
; -2.635 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a2~porta_address_reg0 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[2] ; CLK          ; CLK         ; 1.000        ; -0.123     ; 3.428      ;
; -2.635 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a5~porta_address_reg0 ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[5]     ; CLK          ; CLK         ; 1.000        ; -0.123     ; 3.428      ;
; -2.635 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a5~porta_address_reg0 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[5] ; CLK          ; CLK         ; 1.000        ; -0.123     ; 3.428      ;
; -2.634 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[0]     ; CLK          ; CLK         ; 1.000        ; -0.122     ; 3.428      ;
; -2.634 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[0]           ; CLK          ; CLK         ; 1.000        ; -0.122     ; 3.428      ;
; -2.634 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a0~porta_address_reg0 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[1]           ; CLK          ; CLK         ; 1.000        ; -0.122     ; 3.428      ;
; -2.634 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a0~porta_address_reg0 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[0] ; CLK          ; CLK         ; 1.000        ; -0.122     ; 3.428      ;
; -2.634 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a1~porta_address_reg0 ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[1]     ; CLK          ; CLK         ; 1.000        ; -0.122     ; 3.428      ;
; -2.634 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a1~porta_address_reg0 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[1] ; CLK          ; CLK         ; 1.000        ; -0.122     ; 3.428      ;
; -2.634 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[3]     ; CLK          ; CLK         ; 1.000        ; -0.122     ; 3.428      ;
; -2.634 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[3] ; CLK          ; CLK         ; 1.000        ; -0.122     ; 3.428      ;
; -2.634 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[4]     ; CLK          ; CLK         ; 1.000        ; -0.122     ; 3.428      ;
; -2.634 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[4]           ; CLK          ; CLK         ; 1.000        ; -0.122     ; 3.428      ;
; -2.634 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[5]           ; CLK          ; CLK         ; 1.000        ; -0.122     ; 3.428      ;
; -2.634 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[4] ; CLK          ; CLK         ; 1.000        ; -0.122     ; 3.428      ;
; -2.634 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[6]     ; CLK          ; CLK         ; 1.000        ; -0.122     ; 3.428      ;
; -2.634 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[6]           ; CLK          ; CLK         ; 1.000        ; -0.122     ; 3.428      ;
; -2.634 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a6~porta_address_reg0 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[7]           ; CLK          ; CLK         ; 1.000        ; -0.122     ; 3.428      ;
; -2.634 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a6~porta_address_reg0 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[6] ; CLK          ; CLK         ; 1.000        ; -0.122     ; 3.428      ;
; -2.634 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a7~porta_address_reg0 ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[7]     ; CLK          ; CLK         ; 1.000        ; -0.122     ; 3.428      ;
; -2.634 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a7~porta_address_reg0 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[7] ; CLK          ; CLK         ; 1.000        ; -0.122     ; 3.428      ;
; -2.634 ; frequency_adjust_module:U1|KWr[3]                                                                                                                  ; frequency_adjust_module:U1|KWr[11]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.553      ;
; -2.600 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; frequency_adjust_module:U1|KWr[9]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.519      ;
; -2.596 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[7]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.516      ;
; -2.578 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[10]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.498      ;
; -2.574 ; frequency_adjust_module:U1|KWr[11]                                                                                                                 ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.495      ;
; -2.573 ; frequency_adjust_module:U1|KWr[11]                                                                                                                 ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.494      ;
; -2.563 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[9]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.483      ;
; -2.562 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.483      ;
; -2.556 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.476      ;
; -2.555 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.476      ;
; -2.544 ; frequency_adjust_module:U1|KWr[10]                                                                                                                 ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.465      ;
; -2.543 ; frequency_adjust_module:U1|KWr[10]                                                                                                                 ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.464      ;
; -2.541 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; frequency_adjust_module:U1|KWr[6]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.460      ;
; -2.530 ; frequency_adjust_module:U1|KWr[9]                                                                                                                  ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.451      ;
; -2.529 ; frequency_adjust_module:U1|KWr[9]                                                                                                                  ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.450      ;
; -2.490 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; frequency_adjust_module:U1|KWr[9]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.409      ;
; -2.465 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; frequency_adjust_module:U1|KWr[7]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.384      ;
; -2.459 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[6]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.379      ;
; -2.453 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; frequency_adjust_module:U1|KWr[7]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.372      ;
; -2.450 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; frequency_adjust_module:U1|KWr[8]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.369      ;
; -2.441 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; frequency_adjust_module:U1|KWr[2]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.361      ;
; -2.436 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; frequency_adjust_module:U1|KWr[5]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.355      ;
; -2.432 ; frequency_adjust_module:U1|KWr[8]                                                                                                                  ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.353      ;
; -2.427 ; frequency_adjust_module:U1|KWr[8]                                                                                                                  ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.348      ;
; -2.422 ; frequency_adjust_module:U1|KWr[3]                                                                                                                  ; frequency_adjust_module:U1|KWr[6]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.341      ;
; -2.414 ; frequency_adjust_module:U1|KWr[4]                                                                                                                  ; frequency_adjust_module:U1|KWr[11]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.334      ;
; -2.380 ; frequency_adjust_module:U1|KWr[3]                                                                                                                  ; frequency_adjust_module:U1|KWr[9]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.299      ;
; -2.366 ; frequency_adjust_module:U1|KWr[5]                                                                                                                  ; frequency_adjust_module:U1|KWr[10]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.286      ;
; -2.357 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; frequency_adjust_module:U1|KWr[8]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.276      ;
; -2.334 ; frequency_adjust_module:U1|KWr[3]                                                                                                                  ; frequency_adjust_module:U1|KWr[7]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.253      ;
; -2.333 ; frequency_adjust_module:U1|KWr[3]                                                                                                                  ; frequency_adjust_module:U1|KWr[8]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.252      ;
; -2.328 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; frequency_adjust_module:U1|KWr[6]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.247      ;
; -2.326 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; frequency_adjust_module:U1|KWr[5]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.245      ;
; -2.325 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[5]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.245      ;
; -2.283 ; frequency_adjust_module:U1|KWr[5]                                                                                                                  ; frequency_adjust_module:U1|KWr[11]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.203      ;
; -2.268 ; frequency_adjust_module:U1|KWr[4]                                                                                                                  ; frequency_adjust_module:U1|KWr[10]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.188      ;
; -2.258 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg1                                                                                       ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.178      ;
; -2.249 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg1                                                                                       ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.169      ;
; -2.246 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[8]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.166      ;
; -2.219 ; frequency_adjust_module:U1|KWr[10]                                                                                                                 ; frequency_adjust_module:U1|KWr[11]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.139      ;
; -2.216 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; frequency_adjust_module:U1|KWr[4]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.135      ;
; -2.216 ; frequency_adjust_module:U1|KWr[3]                                                                                                                  ; frequency_adjust_module:U1|KWr[5]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.135      ;
; -2.175 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg2                                                                                       ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.095      ;
; -2.175 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[2]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.080     ; 3.096      ;
; -2.169 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; choose_wave_module:U2|Cnt[11]                                                                                             ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.088      ;
; -2.168 ; frequency_adjust_module:U1|KWr[4]                                                                                                                  ; frequency_adjust_module:U1|KWr[9]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.088      ;
; -2.166 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg2                                                                                       ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.086      ;
; -2.149 ; frequency_adjust_module:U1|KWr[6]                                                                                                                  ; frequency_adjust_module:U1|KWr[11]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.069      ;
; -2.140 ; frequency_adjust_module:U1|KWr[6]                                                                                                                  ; frequency_adjust_module:U1|KWr[7]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.060      ;
; -2.126 ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[6]                              ; choose_wave_module:U2|Wave_Out_r[6]                                                                                       ; CLK          ; CLK         ; 1.000        ; -0.416     ; 2.711      ;
; -2.121 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; frequency_adjust_module:U1|KWr[4]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.040      ;
; -2.118 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[4]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.038      ;
; -2.118 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[6]                          ; choose_wave_module:U2|Wave_Out_r[6]                                                                                       ; CLK          ; CLK         ; 1.000        ; -0.425     ; 2.694      ;
; -2.114 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; choose_wave_module:U2|Cnt[11]                                                                                             ; CLK          ; CLK         ; 1.000        ; -0.083     ; 3.032      ;
; -2.107 ; frequency_adjust_module:U1|KWr[6]                                                                                                                  ; frequency_adjust_module:U1|KWr[9]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.027      ;
; -2.099 ; frequency_adjust_module:U1|KWr[3]                                                                                                                  ; frequency_adjust_module:U1|KWr[4]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.082     ; 3.018      ;
; -2.084 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; choose_wave_module:U2|Cnt[10]                                                                                             ; CLK          ; CLK         ; 1.000        ; -0.083     ; 3.002      ;
; -2.081 ; frequency_adjust_module:U1|KWr[7]                                                                                                                  ; frequency_adjust_module:U1|KWr[10]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.081     ; 3.001      ;
; -2.068 ; frequency_adjust_module:U1|KWr[5]                                                                                                                  ; frequency_adjust_module:U1|KWr[6]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.988      ;
; -2.054 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; choose_wave_module:U2|Cnt[11]                                                                                             ; CLK          ; CLK         ; 1.000        ; -0.083     ; 2.972      ;
; -2.052 ; frequency_adjust_module:U1|KWr[9]                                                                                                                  ; frequency_adjust_module:U1|KWr[10]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.081     ; 2.972      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.376 ; choose_wave_module:U2|Cnt[0]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.478      ; 1.108      ;
; 0.398 ; choose_wave_module:U2|Cnt[2]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.478      ; 1.130      ;
; 0.461 ; choose_wave_module:U2|Cnt[10]                                ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.478      ; 1.193      ;
; 0.464 ; choose_wave_module:U2|Cnt[6]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.478      ; 1.196      ;
; 0.465 ; choose_wave_module:U2|Cnt[1]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.478      ; 1.197      ;
; 0.476 ; choose_wave_module:U2|Cnt[7]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.478      ; 1.208      ;
; 0.497 ; choose_wave_module:U2|Cnt[8]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.478      ; 1.229      ;
; 0.502 ; choose_wave_module:U2|Cnt[5]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.478      ; 1.234      ;
; 0.506 ; choose_wave_module:U2|Cnt[9]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.478      ; 1.238      ;
; 0.675 ; choose_wave_module:U2|Cnt[4]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.478      ; 1.407      ;
; 0.695 ; choose_wave_module:U2|Cnt[5]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.498      ; 1.447      ;
; 0.710 ; choose_wave_module:U2|Cnt[9]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.498      ; 1.462      ;
; 0.716 ; choose_wave_module:U2|Cnt[10]                                ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.498      ; 1.468      ;
; 0.725 ; choose_wave_module:U2|Cnt[4]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.498      ; 1.477      ;
; 0.731 ; choose_wave_module:U2|Cnt[1]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.480      ; 1.465      ;
; 0.735 ; choose_wave_module:U2|Cnt[11]                                ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.498      ; 1.487      ;
; 0.741 ; choose_wave_module:U2|Cnt[6]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.498      ; 1.493      ;
; 0.742 ; choose_wave_module:U2|Cnt[7]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.498      ; 1.494      ;
; 0.755 ; choose_wave_module:U2|Cnt[3]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.478      ; 1.487      ;
; 0.767 ; choose_wave_module:U2|Cnt[0]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.498      ; 1.519      ;
; 0.770 ; choose_wave_module:U2|Cnt[4]                                 ; choose_wave_module:U2|Cnt[4]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; choose_wave_module:U2|Cnt[0]                                 ; choose_wave_module:U2|Cnt[0]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; choose_wave_module:U2|Cnt[6]                                 ; choose_wave_module:U2|Cnt[6]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; choose_wave_module:U2|Cnt[10]                                ; choose_wave_module:U2|Cnt[10]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; choose_wave_module:U2|Cnt[3]                                 ; choose_wave_module:U2|Cnt[3]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.066      ;
; 0.773 ; choose_wave_module:U2|Cnt[8]                                 ; choose_wave_module:U2|Cnt[8]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.066      ;
; 0.773 ; choose_wave_module:U2|Cnt[9]                                 ; choose_wave_module:U2|Cnt[9]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.066      ;
; 0.774 ; choose_wave_module:U2|Cnt[2]                                 ; choose_wave_module:U2|Cnt[2]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.067      ;
; 0.774 ; choose_wave_module:U2|Cnt[5]                                 ; choose_wave_module:U2|Cnt[5]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.067      ;
; 0.774 ; choose_wave_module:U2|Cnt[11]                                ; choose_wave_module:U2|Cnt[11]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.067      ;
; 0.789 ; choose_wave_module:U2|Cnt[0]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.479      ; 1.522      ;
; 0.795 ; choose_wave_module:U2|Cnt[1]                                 ; choose_wave_module:U2|Cnt[1]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.088      ;
; 0.798 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg2 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.091      ;
; 0.798 ; choose_wave_module:U2|Cnt[7]                                 ; choose_wave_module:U2|Cnt[7]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.091      ;
; 0.800 ; choose_wave_module:U2|Cnt[11]                                ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.478      ; 1.532      ;
; 0.804 ; choose_wave_module:U2|Cnt[3]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.480      ; 1.538      ;
; 0.812 ; choose_wave_module:U2|Cnt[3]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.498      ; 1.564      ;
; 0.815 ; choose_wave_module:U2|Cnt[0]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.480      ; 1.549      ;
; 0.821 ; choose_wave_module:U2|Cnt[1]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.498      ; 1.573      ;
; 0.861 ; choose_wave_module:U2|Cnt[5]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.480      ; 1.595      ;
; 0.879 ; choose_wave_module:U2|Cnt[6]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.480      ; 1.613      ;
; 0.885 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg1 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.178      ;
; 0.930 ; frequency_adjust_module:U1|Jitter_Elimination_module:U2|neg1 ; frequency_adjust_module:U1|Jitter_Elimination_module:U2|neg2                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.223      ;
; 0.960 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg1 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg2                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.253      ;
; 0.991 ; frequency_adjust_module:U1|KWr[11]                           ; choose_wave_module:U2|Cnt[11]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.283      ;
; 1.006 ; frequency_adjust_module:U1|KWr[7]                            ; choose_wave_module:U2|Cnt[7]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.298      ;
; 1.024 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg1 ; frequency_adjust_module:U1|KWr[10]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.316      ;
; 1.024 ; choose_wave_module:U2|Cnt[11]                                ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.479      ; 1.757      ;
; 1.044 ; choose_wave_module:U2|Cnt[4]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a6~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.488      ; 1.786      ;
; 1.049 ; choose_wave_module:U2|Cnt[9]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.480      ; 1.783      ;
; 1.049 ; choose_wave_module:U2|Cnt[9]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a6~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.488      ; 1.791      ;
; 1.051 ; choose_wave_module:U2|Cnt[9]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.479      ; 1.784      ;
; 1.054 ; choose_wave_module:U2|Cnt[4]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.480      ; 1.788      ;
; 1.054 ; choose_wave_module:U2|Cnt[11]                                ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.480      ; 1.788      ;
; 1.055 ; choose_wave_module:U2|Cnt[4]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.479      ; 1.788      ;
; 1.065 ; choose_wave_module:U2|Cnt[3]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.479      ; 1.798      ;
; 1.066 ; choose_wave_module:U2|Cnt[5]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a6~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.488      ; 1.808      ;
; 1.067 ; choose_wave_module:U2|Cnt[7]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.480      ; 1.801      ;
; 1.067 ; choose_wave_module:U2|Cnt[6]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a6~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.488      ; 1.809      ;
; 1.070 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg1 ; frequency_adjust_module:U1|KWr[4]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.362      ;
; 1.071 ; choose_wave_module:U2|Cnt[10]                                ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.498      ; 1.823      ;
; 1.080 ; choose_wave_module:U2|Cnt[6]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.498      ; 1.832      ;
; 1.082 ; choose_wave_module:U2|Cnt[6]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.497      ; 1.833      ;
; 1.082 ; choose_wave_module:U2|Cnt[9]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a7~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.486      ; 1.822      ;
; 1.084 ; choose_wave_module:U2|Cnt[6]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a7~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.486      ; 1.824      ;
; 1.088 ; choose_wave_module:U2|Cnt[8]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.497      ; 1.839      ;
; 1.089 ; choose_wave_module:U2|Cnt[4]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.498      ; 1.841      ;
; 1.090 ; choose_wave_module:U2|Cnt[11]                                ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.498      ; 1.842      ;
; 1.090 ; choose_wave_module:U2|Cnt[4]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a7~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.486      ; 1.830      ;
; 1.094 ; choose_wave_module:U2|Cnt[5]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a7~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.486      ; 1.834      ;
; 1.097 ; choose_wave_module:U2|Cnt[1]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.480      ; 1.831      ;
; 1.097 ; choose_wave_module:U2|Cnt[1]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a1~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.478      ; 1.829      ;
; 1.101 ; choose_wave_module:U2|Cnt[8]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.498      ; 1.853      ;
; 1.104 ; choose_wave_module:U2|Cnt[11]                                ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a6~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.488      ; 1.846      ;
; 1.106 ; choose_wave_module:U2|Cnt[3]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a1~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.478      ; 1.838      ;
; 1.110 ; choose_wave_module:U2|Cnt[11]                                ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.480      ; 1.844      ;
; 1.114 ; choose_wave_module:U2|Cnt[2]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.480      ; 1.848      ;
; 1.118 ; choose_wave_module:U2|Cnt[3]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.480      ; 1.852      ;
; 1.118 ; choose_wave_module:U2|Cnt[1]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.479      ; 1.851      ;
; 1.119 ; choose_wave_module:U2|Cnt[2]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.480      ; 1.853      ;
; 1.121 ; choose_wave_module:U2|Cnt[5]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a1~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.478      ; 1.853      ;
; 1.122 ; choose_wave_module:U2|Cnt[5]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.498      ; 1.874      ;
; 1.123 ; choose_wave_module:U2|Cnt[7]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.497      ; 1.874      ;
; 1.124 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg2 ; frequency_adjust_module:U1|KWr[4]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.416      ;
; 1.126 ; choose_wave_module:U2|Cnt[7]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.498      ; 1.878      ;
; 1.126 ; choose_wave_module:U2|Cnt[3]                                 ; choose_wave_module:U2|Cnt[4]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; choose_wave_module:U2|Cnt[5]                                 ; choose_wave_module:U2|Cnt[6]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; choose_wave_module:U2|Cnt[9]                                 ; choose_wave_module:U2|Cnt[10]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.419      ;
; 1.128 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg2 ; frequency_adjust_module:U1|KWr[6]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg2 ; frequency_adjust_module:U1|KWr[7]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.420      ;
; 1.129 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg2 ; frequency_adjust_module:U1|KWr[11]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.421      ;
; 1.129 ; choose_wave_module:U2|Cnt[11]                                ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.497      ; 1.880      ;
; 1.130 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg2 ; frequency_adjust_module:U1|KWr[9]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.422      ;
; 1.131 ; choose_wave_module:U2|Cnt[11]                                ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a7~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.486      ; 1.871      ;
; 1.133 ; choose_wave_module:U2|Cnt[4]                                 ; choose_wave_module:U2|Cnt[5]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; choose_wave_module:U2|Cnt[0]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a1~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.478      ; 1.866      ;
; 1.134 ; choose_wave_module:U2|Cnt[2]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.479      ; 1.867      ;
; 1.134 ; choose_wave_module:U2|Cnt[7]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a7~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.486      ; 1.874      ;
; 1.134 ; choose_wave_module:U2|Cnt[0]                                 ; choose_wave_module:U2|Cnt[1]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; choose_wave_module:U2|Cnt[2]                                 ; choose_wave_module:U2|Cnt[3]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.428      ;
+-------+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                   ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[1]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[2]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[3]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[4]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[5]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[6]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[7]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a1~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a2~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a5~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a6~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a7~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[0]                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[1]                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[2]                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[3]                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[4]                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[5]                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[6]                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[7]                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a2~porta_address_reg0           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[0]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[1]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[2]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[3]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[4]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[5]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[6]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[7]                              ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CLK   ; Rise       ; CLK                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[0]                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[10]                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[11]                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[1]                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[2]                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[3]                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[4]                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[5]                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[6]                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[7]                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[8]                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[9]                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Wave_Out_r[0]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Wave_Out_r[1]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Wave_Out_r[2]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Wave_Out_r[3]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Wave_Out_r[4]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Wave_Out_r[5]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Wave_Out_r[6]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Wave_Out_r[7]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg1                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg2                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|Jitter_Elimination_module:U2|neg1                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|Jitter_Elimination_module:U2|neg2                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[10]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[11]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[3]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[4]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[5]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[6]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[7]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[8]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[9]                                                                                                                  ;
; 0.158  ; 0.393        ; 0.235          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ;
; 0.159  ; 0.394        ; 0.235          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[0]                                    ;
; 0.159  ; 0.394        ; 0.235          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ;
; 0.159  ; 0.394        ; 0.235          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[0]                              ;
; 0.160  ; 0.395        ; 0.235          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.160  ; 0.395        ; 0.235          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a1~porta_address_reg0 ;
; 0.160  ; 0.395        ; 0.235          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[6]                                    ;
; 0.160  ; 0.395        ; 0.235          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[6]                              ;
; 0.161  ; 0.396        ; 0.235          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[0]                          ;
; 0.161  ; 0.396        ; 0.235          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[1]                          ;
; 0.161  ; 0.396        ; 0.235          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a2~porta_address_reg0 ;
; 0.161  ; 0.396        ; 0.235          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ;
; 0.161  ; 0.396        ; 0.235          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[1]                                    ;
; 0.161  ; 0.396        ; 0.235          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ;
; 0.161  ; 0.396        ; 0.235          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[1]                              ;
; 0.162  ; 0.397        ; 0.235          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[2]                          ;
; 0.162  ; 0.397        ; 0.235          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[4]                          ;
; 0.162  ; 0.397        ; 0.235          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ;
; 0.162  ; 0.397        ; 0.235          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a5~porta_address_reg0 ;
; 0.162  ; 0.397        ; 0.235          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[3]                                    ;
; 0.162  ; 0.397        ; 0.235          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[4]                                    ;
; 0.162  ; 0.397        ; 0.235          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[5]                                    ;
; 0.162  ; 0.397        ; 0.235          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a2~porta_address_reg0           ;
; 0.162  ; 0.397        ; 0.235          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[4]                              ;
; 0.163  ; 0.398        ; 0.235          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[3]                          ;
; 0.163  ; 0.398        ; 0.235          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[5]                          ;
; 0.163  ; 0.398        ; 0.235          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[2]                                    ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; KW_Add_In      ; CLK        ; 2.168 ; 2.406 ; Rise       ; CLK             ;
; KW_Sub_In      ; CLK        ; 2.159 ; 2.380 ; Rise       ; CLK             ;
; SW_Sawtooth_In ; CLK        ; 4.453 ; 4.725 ; Rise       ; CLK             ;
; SW_Sin_In      ; CLK        ; 4.906 ; 5.075 ; Rise       ; CLK             ;
; SW_Square_In   ; CLK        ; 4.502 ; 4.831 ; Rise       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; KW_Add_In      ; CLK        ; -1.691 ; -1.928 ; Rise       ; CLK             ;
; KW_Sub_In      ; CLK        ; -1.681 ; -1.902 ; Rise       ; CLK             ;
; SW_Sawtooth_In ; CLK        ; -2.583 ; -2.749 ; Rise       ; CLK             ;
; SW_Sin_In      ; CLK        ; -1.715 ; -2.002 ; Rise       ; CLK             ;
; SW_Square_In   ; CLK        ; -2.125 ; -2.392 ; Rise       ; CLK             ;
+----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; DA_CLK      ; CLK        ; 5.279 ; 5.433 ; Rise       ; CLK             ;
; DA_Data[*]  ; CLK        ; 8.531 ; 8.310 ; Rise       ; CLK             ;
;  DA_Data[0] ; CLK        ; 8.434 ; 8.305 ; Rise       ; CLK             ;
;  DA_Data[1] ; CLK        ; 8.013 ; 7.881 ; Rise       ; CLK             ;
;  DA_Data[2] ; CLK        ; 7.855 ; 7.667 ; Rise       ; CLK             ;
;  DA_Data[3] ; CLK        ; 7.512 ; 7.389 ; Rise       ; CLK             ;
;  DA_Data[4] ; CLK        ; 8.020 ; 7.893 ; Rise       ; CLK             ;
;  DA_Data[5] ; CLK        ; 7.544 ; 7.424 ; Rise       ; CLK             ;
;  DA_Data[6] ; CLK        ; 7.512 ; 7.385 ; Rise       ; CLK             ;
;  DA_Data[7] ; CLK        ; 8.531 ; 8.310 ; Rise       ; CLK             ;
; DA_CLK      ; CLK        ; 5.279 ; 5.433 ; Fall       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; DA_CLK      ; CLK        ; 5.120 ; 5.267 ; Rise       ; CLK             ;
; DA_Data[*]  ; CLK        ; 7.251 ; 7.127 ; Rise       ; CLK             ;
;  DA_Data[0] ; CLK        ; 8.137 ; 8.011 ; Rise       ; CLK             ;
;  DA_Data[1] ; CLK        ; 7.732 ; 7.603 ; Rise       ; CLK             ;
;  DA_Data[2] ; CLK        ; 7.581 ; 7.399 ; Rise       ; CLK             ;
;  DA_Data[3] ; CLK        ; 7.251 ; 7.131 ; Rise       ; CLK             ;
;  DA_Data[4] ; CLK        ; 7.739 ; 7.615 ; Rise       ; CLK             ;
;  DA_Data[5] ; CLK        ; 7.281 ; 7.165 ; Rise       ; CLK             ;
;  DA_Data[6] ; CLK        ; 7.251 ; 7.127 ; Rise       ; CLK             ;
;  DA_Data[7] ; CLK        ; 8.230 ; 8.015 ; Rise       ; CLK             ;
; DA_CLK      ; CLK        ; 5.120 ; 5.267 ; Fall       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 287.11 MHz ; 238.04 MHz      ; CLK        ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -2.483 ; -129.210          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.355 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.201 ; -171.768                        ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.483 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; frequency_adjust_module:U1|KWr[10]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.412      ;
; -2.482 ; frequency_adjust_module:U1|KWr[6]                                                                                                                  ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.413      ;
; -2.472 ; frequency_adjust_module:U1|KWr[6]                                                                                                                  ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.403      ;
; -2.472 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; frequency_adjust_module:U1|KWr[10]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.401      ;
; -2.468 ; frequency_adjust_module:U1|KWr[4]                                                                                                                  ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.398      ;
; -2.466 ; frequency_adjust_module:U1|KWr[7]                                                                                                                  ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.397      ;
; -2.458 ; frequency_adjust_module:U1|KWr[4]                                                                                                                  ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.388      ;
; -2.456 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; frequency_adjust_module:U1|KWr[11]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.384      ;
; -2.456 ; frequency_adjust_module:U1|KWr[7]                                                                                                                  ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.387      ;
; -2.441 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; frequency_adjust_module:U1|KWr[11]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.369      ;
; -2.414 ; frequency_adjust_module:U1|KWr[5]                                                                                                                  ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.344      ;
; -2.404 ; frequency_adjust_module:U1|KWr[5]                                                                                                                  ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.334      ;
; -2.373 ; frequency_adjust_module:U1|KWr[3]                                                                                                                  ; frequency_adjust_module:U1|KWr[10]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.302      ;
; -2.360 ; frequency_adjust_module:U1|KWr[3]                                                                                                                  ; frequency_adjust_module:U1|KWr[11]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.288      ;
; -2.358 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.287      ;
; -2.355 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[11]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.284      ;
; -2.343 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.272      ;
; -2.326 ; frequency_adjust_module:U1|KWr[11]                                                                                                                 ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.257      ;
; -2.316 ; frequency_adjust_module:U1|KWr[11]                                                                                                                 ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.247      ;
; -2.306 ; frequency_adjust_module:U1|KWr[10]                                                                                                                 ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.236      ;
; -2.305 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a2~porta_address_reg0 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[3]           ; CLK          ; CLK         ; 1.000        ; -0.110     ; 3.119      ;
; -2.305 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a2~porta_address_reg0 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[2] ; CLK          ; CLK         ; 1.000        ; -0.110     ; 3.119      ;
; -2.304 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[0]     ; CLK          ; CLK         ; 1.000        ; -0.109     ; 3.119      ;
; -2.304 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[0]           ; CLK          ; CLK         ; 1.000        ; -0.109     ; 3.119      ;
; -2.304 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a2~porta_address_reg0           ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[2]     ; CLK          ; CLK         ; 1.000        ; -0.109     ; 3.119      ;
; -2.304 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a2~porta_address_reg0           ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[2]           ; CLK          ; CLK         ; 1.000        ; -0.109     ; 3.119      ;
; -2.304 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[3]     ; CLK          ; CLK         ; 1.000        ; -0.109     ; 3.119      ;
; -2.304 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[3] ; CLK          ; CLK         ; 1.000        ; -0.109     ; 3.119      ;
; -2.304 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[4]     ; CLK          ; CLK         ; 1.000        ; -0.109     ; 3.119      ;
; -2.304 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[4]           ; CLK          ; CLK         ; 1.000        ; -0.109     ; 3.119      ;
; -2.304 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[5]           ; CLK          ; CLK         ; 1.000        ; -0.109     ; 3.119      ;
; -2.304 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[4] ; CLK          ; CLK         ; 1.000        ; -0.109     ; 3.119      ;
; -2.304 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a5~porta_address_reg0 ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[5]     ; CLK          ; CLK         ; 1.000        ; -0.109     ; 3.119      ;
; -2.304 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a5~porta_address_reg0 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[5] ; CLK          ; CLK         ; 1.000        ; -0.109     ; 3.119      ;
; -2.304 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a6~porta_address_reg0 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[7]           ; CLK          ; CLK         ; 1.000        ; -0.109     ; 3.119      ;
; -2.304 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a6~porta_address_reg0 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[6] ; CLK          ; CLK         ; 1.000        ; -0.109     ; 3.119      ;
; -2.304 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a7~porta_address_reg0 ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[7]     ; CLK          ; CLK         ; 1.000        ; -0.109     ; 3.119      ;
; -2.304 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a7~porta_address_reg0 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[7] ; CLK          ; CLK         ; 1.000        ; -0.109     ; 3.119      ;
; -2.303 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a0~porta_address_reg0 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[1]           ; CLK          ; CLK         ; 1.000        ; -0.108     ; 3.119      ;
; -2.303 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a0~porta_address_reg0 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[0] ; CLK          ; CLK         ; 1.000        ; -0.108     ; 3.119      ;
; -2.303 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a1~porta_address_reg0 ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[1]     ; CLK          ; CLK         ; 1.000        ; -0.108     ; 3.119      ;
; -2.303 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a1~porta_address_reg0 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[1] ; CLK          ; CLK         ; 1.000        ; -0.108     ; 3.119      ;
; -2.303 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[6]     ; CLK          ; CLK         ; 1.000        ; -0.108     ; 3.119      ;
; -2.303 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[6]           ; CLK          ; CLK         ; 1.000        ; -0.108     ; 3.119      ;
; -2.296 ; frequency_adjust_module:U1|KWr[10]                                                                                                                 ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.226      ;
; -2.294 ; frequency_adjust_module:U1|KWr[9]                                                                                                                  ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.224      ;
; -2.292 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[10]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.222      ;
; -2.284 ; frequency_adjust_module:U1|KWr[9]                                                                                                                  ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.214      ;
; -2.276 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.206      ;
; -2.262 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[7]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.191      ;
; -2.258 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; frequency_adjust_module:U1|KWr[9]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.187      ;
; -2.257 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.187      ;
; -2.243 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; frequency_adjust_module:U1|KWr[9]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.172      ;
; -2.230 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; frequency_adjust_module:U1|KWr[6]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.158      ;
; -2.175 ; frequency_adjust_module:U1|KWr[8]                                                                                                                  ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.106      ;
; -2.174 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[9]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.104      ;
; -2.165 ; frequency_adjust_module:U1|KWr[8]                                                                                                                  ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.096      ;
; -2.162 ; frequency_adjust_module:U1|KWr[3]                                                                                                                  ; frequency_adjust_module:U1|KWr[9]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.091      ;
; -2.155 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; frequency_adjust_module:U1|KWr[7]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.083      ;
; -2.155 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[6]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.084      ;
; -2.145 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; frequency_adjust_module:U1|KWr[2]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.074      ;
; -2.141 ; frequency_adjust_module:U1|KWr[4]                                                                                                                  ; frequency_adjust_module:U1|KWr[11]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.070      ;
; -2.129 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; frequency_adjust_module:U1|KWr[7]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.057      ;
; -2.125 ; frequency_adjust_module:U1|KWr[3]                                                                                                                  ; frequency_adjust_module:U1|KWr[6]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.053      ;
; -2.118 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; frequency_adjust_module:U1|KWr[5]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.047      ;
; -2.110 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; frequency_adjust_module:U1|KWr[8]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.038      ;
; -2.103 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; frequency_adjust_module:U1|KWr[5]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.032      ;
; -2.100 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg1                                                                                       ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.029      ;
; -2.099 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; frequency_adjust_module:U1|KWr[8]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.074     ; 3.027      ;
; -2.090 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg1                                                                                       ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.073     ; 3.019      ;
; -2.068 ; frequency_adjust_module:U1|KWr[5]                                                                                                                  ; frequency_adjust_module:U1|KWr[10]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.998      ;
; -2.058 ; frequency_adjust_module:U1|KWr[3]                                                                                                                  ; frequency_adjust_module:U1|KWr[7]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.986      ;
; -2.050 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; frequency_adjust_module:U1|KWr[6]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.978      ;
; -2.022 ; frequency_adjust_module:U1|KWr[3]                                                                                                                  ; frequency_adjust_module:U1|KWr[5]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.073     ; 2.951      ;
; -2.017 ; frequency_adjust_module:U1|KWr[4]                                                                                                                  ; frequency_adjust_module:U1|KWr[10]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.947      ;
; -2.017 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[5]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.947      ;
; -2.013 ; frequency_adjust_module:U1|KWr[10]                                                                                                                 ; frequency_adjust_module:U1|KWr[11]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.073     ; 2.942      ;
; -2.004 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg2                                                                                       ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.073     ; 2.933      ;
; -2.000 ; frequency_adjust_module:U1|KWr[3]                                                                                                                  ; frequency_adjust_module:U1|KWr[8]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.928      ;
; -1.994 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg2                                                                                       ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.073     ; 2.923      ;
; -1.988 ; frequency_adjust_module:U1|KWr[5]                                                                                                                  ; frequency_adjust_module:U1|KWr[11]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.073     ; 2.917      ;
; -1.971 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[8]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.073     ; 2.900      ;
; -1.966 ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[6]                              ; choose_wave_module:U2|Wave_Out_r[6]                                                                                       ; CLK          ; CLK         ; 1.000        ; -0.368     ; 2.600      ;
; -1.965 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[2]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.895      ;
; -1.943 ; frequency_adjust_module:U1|KWr[4]                                                                                                                  ; frequency_adjust_module:U1|KWr[9]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.873      ;
; -1.931 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; frequency_adjust_module:U1|KWr[4]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.073     ; 2.860      ;
; -1.926 ; frequency_adjust_module:U1|KWr[6]                                                                                                                  ; frequency_adjust_module:U1|KWr[7]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.856      ;
; -1.923 ; frequency_adjust_module:U1|KWr[6]                                                                                                                  ; frequency_adjust_module:U1|KWr[11]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.853      ;
; -1.920 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; frequency_adjust_module:U1|KWr[4]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.073     ; 2.849      ;
; -1.914 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[6]                          ; choose_wave_module:U2|Wave_Out_r[6]                                                                                       ; CLK          ; CLK         ; 1.000        ; -0.375     ; 2.541      ;
; -1.854 ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[4]                              ; choose_wave_module:U2|Wave_Out_r[4]                                                                                       ; CLK          ; CLK         ; 1.000        ; 0.078      ; 2.934      ;
; -1.843 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[0]                                    ; choose_wave_module:U2|Wave_Out_r[0]                                                                                       ; CLK          ; CLK         ; 1.000        ; 0.077      ; 2.922      ;
; -1.838 ; frequency_adjust_module:U1|KWr[6]                                                                                                                  ; frequency_adjust_module:U1|KWr[9]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.071     ; 2.769      ;
; -1.836 ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[2]                              ; choose_wave_module:U2|Wave_Out_r[2]                                                                                       ; CLK          ; CLK         ; 1.000        ; -0.385     ; 2.453      ;
; -1.821 ; frequency_adjust_module:U1|KWr[3]                                                                                                                  ; frequency_adjust_module:U1|KWr[4]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.073     ; 2.750      ;
; -1.815 ; frequency_adjust_module:U1|KWr[5]                                                                                                                  ; frequency_adjust_module:U1|KWr[6]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.073     ; 2.744      ;
; -1.811 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; choose_wave_module:U2|Cnt[11]                                                                                             ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.739      ;
; -1.806 ; frequency_adjust_module:U1|KWr[4]                                                                                                                  ; frequency_adjust_module:U1|KWr[7]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.073     ; 2.735      ;
; -1.803 ; frequency_adjust_module:U1|KWr[4]                                                                                                                  ; frequency_adjust_module:U1|KWr[5]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.733      ;
; -1.798 ; frequency_adjust_module:U1|KWr[9]                                                                                                                  ; frequency_adjust_module:U1|KWr[10]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.072     ; 2.728      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.355 ; choose_wave_module:U2|Cnt[0]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.425      ; 1.010      ;
; 0.374 ; choose_wave_module:U2|Cnt[2]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.425      ; 1.029      ;
; 0.433 ; choose_wave_module:U2|Cnt[10]                                ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.425      ; 1.088      ;
; 0.435 ; choose_wave_module:U2|Cnt[6]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.425      ; 1.090      ;
; 0.440 ; choose_wave_module:U2|Cnt[1]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.425      ; 1.095      ;
; 0.449 ; choose_wave_module:U2|Cnt[7]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.425      ; 1.104      ;
; 0.464 ; choose_wave_module:U2|Cnt[8]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.425      ; 1.119      ;
; 0.468 ; choose_wave_module:U2|Cnt[5]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.425      ; 1.123      ;
; 0.474 ; choose_wave_module:U2|Cnt[9]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.425      ; 1.129      ;
; 0.622 ; choose_wave_module:U2|Cnt[4]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.425      ; 1.277      ;
; 0.640 ; choose_wave_module:U2|Cnt[5]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.441      ; 1.311      ;
; 0.653 ; choose_wave_module:U2|Cnt[9]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.441      ; 1.324      ;
; 0.659 ; choose_wave_module:U2|Cnt[10]                                ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.441      ; 1.330      ;
; 0.669 ; choose_wave_module:U2|Cnt[4]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.441      ; 1.340      ;
; 0.675 ; choose_wave_module:U2|Cnt[11]                                ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.441      ; 1.346      ;
; 0.678 ; choose_wave_module:U2|Cnt[1]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.424      ; 1.332      ;
; 0.682 ; choose_wave_module:U2|Cnt[6]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.441      ; 1.353      ;
; 0.688 ; choose_wave_module:U2|Cnt[7]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.441      ; 1.359      ;
; 0.690 ; choose_wave_module:U2|Cnt[3]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.425      ; 1.345      ;
; 0.710 ; choose_wave_module:U2|Cnt[0]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.441      ; 1.381      ;
; 0.714 ; choose_wave_module:U2|Cnt[4]                                 ; choose_wave_module:U2|Cnt[4]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.982      ;
; 0.715 ; choose_wave_module:U2|Cnt[3]                                 ; choose_wave_module:U2|Cnt[3]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.983      ;
; 0.716 ; choose_wave_module:U2|Cnt[0]                                 ; choose_wave_module:U2|Cnt[0]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.984      ;
; 0.716 ; choose_wave_module:U2|Cnt[8]                                 ; choose_wave_module:U2|Cnt[8]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.984      ;
; 0.717 ; choose_wave_module:U2|Cnt[6]                                 ; choose_wave_module:U2|Cnt[6]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.985      ;
; 0.717 ; choose_wave_module:U2|Cnt[9]                                 ; choose_wave_module:U2|Cnt[9]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.985      ;
; 0.717 ; choose_wave_module:U2|Cnt[10]                                ; choose_wave_module:U2|Cnt[10]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.985      ;
; 0.717 ; choose_wave_module:U2|Cnt[11]                                ; choose_wave_module:U2|Cnt[11]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.985      ;
; 0.719 ; choose_wave_module:U2|Cnt[2]                                 ; choose_wave_module:U2|Cnt[2]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.987      ;
; 0.720 ; choose_wave_module:U2|Cnt[5]                                 ; choose_wave_module:U2|Cnt[5]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.988      ;
; 0.732 ; choose_wave_module:U2|Cnt[11]                                ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.425      ; 1.387      ;
; 0.732 ; choose_wave_module:U2|Cnt[0]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.422      ; 1.384      ;
; 0.738 ; choose_wave_module:U2|Cnt[1]                                 ; choose_wave_module:U2|Cnt[1]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.006      ;
; 0.741 ; choose_wave_module:U2|Cnt[7]                                 ; choose_wave_module:U2|Cnt[7]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.009      ;
; 0.741 ; choose_wave_module:U2|Cnt[3]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.424      ; 1.395      ;
; 0.747 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg2 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.015      ;
; 0.750 ; choose_wave_module:U2|Cnt[0]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.424      ; 1.404      ;
; 0.752 ; choose_wave_module:U2|Cnt[3]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.441      ; 1.423      ;
; 0.760 ; choose_wave_module:U2|Cnt[1]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.441      ; 1.431      ;
; 0.792 ; choose_wave_module:U2|Cnt[5]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.424      ; 1.446      ;
; 0.810 ; choose_wave_module:U2|Cnt[6]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.424      ; 1.464      ;
; 0.818 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg1 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.086      ;
; 0.863 ; frequency_adjust_module:U1|Jitter_Elimination_module:U2|neg1 ; frequency_adjust_module:U1|Jitter_Elimination_module:U2|neg2                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.131      ;
; 0.875 ; frequency_adjust_module:U1|KWr[11]                           ; choose_wave_module:U2|Cnt[11]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.142      ;
; 0.895 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg1 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg2                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.163      ;
; 0.910 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg1 ; frequency_adjust_module:U1|KWr[10]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.177      ;
; 0.923 ; frequency_adjust_module:U1|KWr[7]                            ; choose_wave_module:U2|Cnt[7]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.190      ;
; 0.942 ; choose_wave_module:U2|Cnt[11]                                ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.422      ; 1.594      ;
; 0.955 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg1 ; frequency_adjust_module:U1|KWr[4]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.222      ;
; 0.955 ; choose_wave_module:U2|Cnt[4]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a6~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.429      ; 1.614      ;
; 0.961 ; choose_wave_module:U2|Cnt[9]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a6~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.429      ; 1.620      ;
; 0.964 ; choose_wave_module:U2|Cnt[9]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.424      ; 1.618      ;
; 0.966 ; choose_wave_module:U2|Cnt[4]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.424      ; 1.620      ;
; 0.967 ; choose_wave_module:U2|Cnt[9]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.422      ; 1.619      ;
; 0.969 ; choose_wave_module:U2|Cnt[11]                                ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.424      ; 1.623      ;
; 0.969 ; choose_wave_module:U2|Cnt[4]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.422      ; 1.621      ;
; 0.974 ; choose_wave_module:U2|Cnt[5]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a6~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.429      ; 1.633      ;
; 0.975 ; choose_wave_module:U2|Cnt[6]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a6~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.429      ; 1.634      ;
; 0.976 ; choose_wave_module:U2|Cnt[3]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.422      ; 1.628      ;
; 0.978 ; choose_wave_module:U2|Cnt[10]                                ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.440      ; 1.648      ;
; 0.980 ; choose_wave_module:U2|Cnt[7]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.424      ; 1.634      ;
; 0.987 ; choose_wave_module:U2|Cnt[6]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.440      ; 1.657      ;
; 0.989 ; choose_wave_module:U2|Cnt[6]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.439      ; 1.658      ;
; 0.990 ; choose_wave_module:U2|Cnt[9]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a7~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.429      ; 1.649      ;
; 0.991 ; choose_wave_module:U2|Cnt[6]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a7~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.429      ; 1.650      ;
; 0.995 ; choose_wave_module:U2|Cnt[8]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.439      ; 1.664      ;
; 0.995 ; choose_wave_module:U2|Cnt[4]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.440      ; 1.665      ;
; 0.996 ; choose_wave_module:U2|Cnt[11]                                ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.440      ; 1.666      ;
; 0.998 ; choose_wave_module:U2|Cnt[4]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a7~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.429      ; 1.657      ;
; 0.999 ; choose_wave_module:U2|Cnt[5]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a7~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.429      ; 1.658      ;
; 1.004 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg2 ; frequency_adjust_module:U1|KWr[4]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.271      ;
; 1.005 ; choose_wave_module:U2|Cnt[1]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.423      ; 1.658      ;
; 1.005 ; choose_wave_module:U2|Cnt[8]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.440      ; 1.675      ;
; 1.006 ; choose_wave_module:U2|Cnt[1]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a1~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.421      ; 1.657      ;
; 1.007 ; choose_wave_module:U2|Cnt[11]                                ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a6~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.429      ; 1.666      ;
; 1.008 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg2 ; frequency_adjust_module:U1|KWr[9]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.275      ;
; 1.010 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg2 ; frequency_adjust_module:U1|KWr[6]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.276      ;
; 1.010 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg2 ; frequency_adjust_module:U1|KWr[7]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.276      ;
; 1.011 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg2 ; frequency_adjust_module:U1|KWr[11]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.277      ;
; 1.014 ; choose_wave_module:U2|Cnt[3]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a1~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.421      ; 1.665      ;
; 1.016 ; choose_wave_module:U2|Cnt[2]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.424      ; 1.670      ;
; 1.020 ; choose_wave_module:U2|Cnt[11]                                ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.423      ; 1.673      ;
; 1.024 ; choose_wave_module:U2|Cnt[3]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.423      ; 1.677      ;
; 1.025 ; choose_wave_module:U2|Cnt[1]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.422      ; 1.677      ;
; 1.026 ; choose_wave_module:U2|Cnt[5]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.440      ; 1.696      ;
; 1.027 ; choose_wave_module:U2|Cnt[2]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.423      ; 1.680      ;
; 1.030 ; choose_wave_module:U2|Cnt[5]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a1~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.421      ; 1.681      ;
; 1.032 ; choose_wave_module:U2|Cnt[11]                                ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.439      ; 1.701      ;
; 1.032 ; choose_wave_module:U2|Cnt[11]                                ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a7~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.429      ; 1.691      ;
; 1.033 ; choose_wave_module:U2|Cnt[7]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.440      ; 1.703      ;
; 1.034 ; choose_wave_module:U2|Cnt[7]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.439      ; 1.703      ;
; 1.035 ; choose_wave_module:U2|Cnt[3]                                 ; choose_wave_module:U2|Cnt[4]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.303      ;
; 1.035 ; choose_wave_module:U2|Cnt[4]                                 ; choose_wave_module:U2|Cnt[5]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.303      ;
; 1.036 ; choose_wave_module:U2|Cnt[2]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.422      ; 1.688      ;
; 1.037 ; choose_wave_module:U2|Cnt[9]                                 ; choose_wave_module:U2|Cnt[10]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.305      ;
; 1.038 ; choose_wave_module:U2|Cnt[2]                                 ; choose_wave_module:U2|Cnt[3]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.306      ;
; 1.038 ; choose_wave_module:U2|Cnt[8]                                 ; choose_wave_module:U2|Cnt[9]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.306      ;
; 1.038 ; choose_wave_module:U2|Cnt[0]                                 ; choose_wave_module:U2|Cnt[1]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.306      ;
; 1.039 ; choose_wave_module:U2|Cnt[10]                                ; choose_wave_module:U2|Cnt[11]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.307      ;
; 1.039 ; choose_wave_module:U2|Cnt[6]                                 ; choose_wave_module:U2|Cnt[7]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.307      ;
+-------+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                    ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[1]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[2]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[3]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[4]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[5]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[6]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[7]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a1~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a2~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a5~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a6~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a7~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[0]                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[1]                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[2]                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[3]                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[4]                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[5]                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[6]                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[7]                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a2~porta_address_reg0           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[0]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[1]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[2]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[3]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[4]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[5]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[6]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[7]                              ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CLK   ; Rise       ; CLK                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[0]                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[10]                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[11]                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[1]                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[2]                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[3]                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[4]                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[5]                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[6]                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[7]                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[8]                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[9]                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Wave_Out_r[0]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Wave_Out_r[1]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Wave_Out_r[2]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Wave_Out_r[3]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Wave_Out_r[4]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Wave_Out_r[5]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Wave_Out_r[6]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Wave_Out_r[7]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg1                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg2                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|Jitter_Elimination_module:U2|neg1                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|Jitter_Elimination_module:U2|neg2                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[10]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[11]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[3]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[4]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[5]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[6]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[7]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[8]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[9]                                                                                                                  ;
; 0.166  ; 0.396        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a1~porta_address_reg0 ;
; 0.166  ; 0.396        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ;
; 0.167  ; 0.397        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.168  ; 0.398        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a5~porta_address_reg0 ;
; 0.168  ; 0.398        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ;
; 0.168  ; 0.398        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a2~porta_address_reg0           ;
; 0.168  ; 0.398        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ;
; 0.169  ; 0.399        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a2~porta_address_reg0 ;
; 0.169  ; 0.399        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ;
; 0.169  ; 0.399        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ;
; 0.171  ; 0.401        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.172  ; 0.402        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a7~porta_address_reg0 ;
; 0.173  ; 0.403        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[1]                          ;
; 0.173  ; 0.403        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[6]                                    ;
; 0.173  ; 0.403        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[1]                              ;
; 0.173  ; 0.403        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[6]                              ;
; 0.174  ; 0.404        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[0]                          ;
; 0.174  ; 0.404        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[1]                                    ;
; 0.175  ; 0.405        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[5]                          ;
; 0.175  ; 0.405        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[0]                                    ;
; 0.175  ; 0.405        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[2]                                    ;
; 0.175  ; 0.405        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[4]                                    ;
; 0.175  ; 0.405        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[0]                              ;
; 0.175  ; 0.405        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[2]                              ;
; 0.175  ; 0.405        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[4]                              ;
; 0.175  ; 0.405        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[5]                              ;
; 0.176  ; 0.406        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[2]                          ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; KW_Add_In      ; CLK        ; 1.909 ; 2.003 ; Rise       ; CLK             ;
; KW_Sub_In      ; CLK        ; 1.902 ; 1.974 ; Rise       ; CLK             ;
; SW_Sawtooth_In ; CLK        ; 3.972 ; 4.234 ; Rise       ; CLK             ;
; SW_Sin_In      ; CLK        ; 4.525 ; 4.403 ; Rise       ; CLK             ;
; SW_Square_In   ; CLK        ; 4.008 ; 4.325 ; Rise       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; KW_Add_In      ; CLK        ; -1.480 ; -1.577 ; Rise       ; CLK             ;
; KW_Sub_In      ; CLK        ; -1.473 ; -1.548 ; Rise       ; CLK             ;
; SW_Sawtooth_In ; CLK        ; -2.296 ; -2.345 ; Rise       ; CLK             ;
; SW_Sin_In      ; CLK        ; -1.510 ; -1.620 ; Rise       ; CLK             ;
; SW_Square_In   ; CLK        ; -1.897 ; -1.985 ; Rise       ; CLK             ;
+----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; DA_CLK      ; CLK        ; 4.757 ; 5.004 ; Rise       ; CLK             ;
; DA_Data[*]  ; CLK        ; 7.869 ; 7.497 ; Rise       ; CLK             ;
;  DA_Data[0] ; CLK        ; 7.751 ; 7.497 ; Rise       ; CLK             ;
;  DA_Data[1] ; CLK        ; 7.353 ; 7.113 ; Rise       ; CLK             ;
;  DA_Data[2] ; CLK        ; 7.216 ; 6.921 ; Rise       ; CLK             ;
;  DA_Data[3] ; CLK        ; 6.874 ; 6.671 ; Rise       ; CLK             ;
;  DA_Data[4] ; CLK        ; 7.350 ; 7.145 ; Rise       ; CLK             ;
;  DA_Data[5] ; CLK        ; 6.900 ; 6.701 ; Rise       ; CLK             ;
;  DA_Data[6] ; CLK        ; 6.871 ; 6.668 ; Rise       ; CLK             ;
;  DA_Data[7] ; CLK        ; 7.869 ; 7.488 ; Rise       ; CLK             ;
; DA_CLK      ; CLK        ; 4.757 ; 5.004 ; Fall       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; DA_CLK      ; CLK        ; 4.593 ; 4.830 ; Rise       ; CLK             ;
; DA_Data[*]  ; CLK        ; 6.613 ; 6.416 ; Rise       ; CLK             ;
;  DA_Data[0] ; CLK        ; 7.459 ; 7.214 ; Rise       ; CLK             ;
;  DA_Data[1] ; CLK        ; 7.076 ; 6.845 ; Rise       ; CLK             ;
;  DA_Data[2] ; CLK        ; 6.945 ; 6.660 ; Rise       ; CLK             ;
;  DA_Data[3] ; CLK        ; 6.616 ; 6.419 ; Rise       ; CLK             ;
;  DA_Data[4] ; CLK        ; 7.074 ; 6.876 ; Rise       ; CLK             ;
;  DA_Data[5] ; CLK        ; 6.641 ; 6.449 ; Rise       ; CLK             ;
;  DA_Data[6] ; CLK        ; 6.613 ; 6.416 ; Rise       ; CLK             ;
;  DA_Data[7] ; CLK        ; 7.570 ; 7.204 ; Rise       ; CLK             ;
; DA_CLK      ; CLK        ; 4.593 ; 4.830 ; Fall       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -0.709 ; -22.000           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.119 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -81.990                         ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.709 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; frequency_adjust_module:U1|KWr[11]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.658      ;
; -0.689 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; frequency_adjust_module:U1|KWr[10]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.639      ;
; -0.683 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; frequency_adjust_module:U1|KWr[11]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.632      ;
; -0.655 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; frequency_adjust_module:U1|KWr[10]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.605      ;
; -0.652 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[11]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.602      ;
; -0.632 ; frequency_adjust_module:U1|KWr[3]                                                                                                                  ; frequency_adjust_module:U1|KWr[10]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.582      ;
; -0.626 ; frequency_adjust_module:U1|KWr[3]                                                                                                                  ; frequency_adjust_module:U1|KWr[11]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.575      ;
; -0.598 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[10]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.549      ;
; -0.597 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[7]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.547      ;
; -0.596 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.547      ;
; -0.584 ; frequency_adjust_module:U1|KWr[7]                                                                                                                  ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.536      ;
; -0.581 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[9]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.532      ;
; -0.578 ; frequency_adjust_module:U1|KWr[7]                                                                                                                  ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.530      ;
; -0.576 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; frequency_adjust_module:U1|KWr[9]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.526      ;
; -0.575 ; frequency_adjust_module:U1|KWr[6]                                                                                                                  ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.527      ;
; -0.570 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.521      ;
; -0.569 ; frequency_adjust_module:U1|KWr[6]                                                                                                                  ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.521      ;
; -0.565 ; frequency_adjust_module:U1|KWr[4]                                                                                                                  ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.517      ;
; -0.561 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; frequency_adjust_module:U1|KWr[6]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.510      ;
; -0.559 ; frequency_adjust_module:U1|KWr[4]                                                                                                                  ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.511      ;
; -0.551 ; frequency_adjust_module:U1|KWr[5]                                                                                                                  ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.503      ;
; -0.550 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; frequency_adjust_module:U1|KWr[7]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.499      ;
; -0.550 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; frequency_adjust_module:U1|KWr[9]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.500      ;
; -0.548 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[6]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.498      ;
; -0.545 ; frequency_adjust_module:U1|KWr[5]                                                                                                                  ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.497      ;
; -0.543 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.495      ;
; -0.539 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.491      ;
; -0.533 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; frequency_adjust_module:U1|KWr[8]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.482      ;
; -0.533 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; frequency_adjust_module:U1|KWr[7]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.482      ;
; -0.521 ; frequency_adjust_module:U1|KWr[11]                                                                                                                 ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.473      ;
; -0.515 ; frequency_adjust_module:U1|KWr[11]                                                                                                                 ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.467      ;
; -0.509 ; frequency_adjust_module:U1|KWr[10]                                                                                                                 ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.461      ;
; -0.503 ; frequency_adjust_module:U1|KWr[3]                                                                                                                  ; frequency_adjust_module:U1|KWr[6]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.452      ;
; -0.503 ; frequency_adjust_module:U1|KWr[10]                                                                                                                 ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.455      ;
; -0.502 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; frequency_adjust_module:U1|KWr[5]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.452      ;
; -0.499 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; frequency_adjust_module:U1|KWr[8]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.448      ;
; -0.498 ; frequency_adjust_module:U1|KWr[9]                                                                                                                  ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.450      ;
; -0.496 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; frequency_adjust_module:U1|KWr[2]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.447      ;
; -0.493 ; frequency_adjust_module:U1|KWr[3]                                                                                                                  ; frequency_adjust_module:U1|KWr[9]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.443      ;
; -0.492 ; frequency_adjust_module:U1|KWr[3]                                                                                                                  ; frequency_adjust_module:U1|KWr[7]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.441      ;
; -0.492 ; frequency_adjust_module:U1|KWr[9]                                                                                                                  ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.444      ;
; -0.484 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; frequency_adjust_module:U1|KWr[6]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.433      ;
; -0.476 ; frequency_adjust_module:U1|KWr[3]                                                                                                                  ; frequency_adjust_module:U1|KWr[8]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.425      ;
; -0.476 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; frequency_adjust_module:U1|KWr[5]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.426      ;
; -0.472 ; frequency_adjust_module:U1|KWr[8]                                                                                                                  ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.424      ;
; -0.466 ; frequency_adjust_module:U1|KWr[8]                                                                                                                  ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.418      ;
; -0.460 ; frequency_adjust_module:U1|KWr[5]                                                                                                                  ; frequency_adjust_module:U1|KWr[10]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.411      ;
; -0.454 ; frequency_adjust_module:U1|KWr[5]                                                                                                                  ; frequency_adjust_module:U1|KWr[11]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.404      ;
; -0.446 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[8]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.396      ;
; -0.445 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[5]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.396      ;
; -0.440 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg1                                                                                       ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.391      ;
; -0.437 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[6]                          ; choose_wave_module:U2|Wave_Out_r[6]                                                                                       ; CLK          ; CLK         ; 1.000        ; -0.204     ; 1.220      ;
; -0.435 ; frequency_adjust_module:U1|KWr[4]                                                                                                                  ; frequency_adjust_module:U1|KWr[11]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.385      ;
; -0.434 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg1                                                                                       ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.385      ;
; -0.419 ; frequency_adjust_module:U1|KWr[3]                                                                                                                  ; frequency_adjust_module:U1|KWr[5]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.369      ;
; -0.417 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; choose_wave_module:U2|Cnt[11]                                                                                             ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.367      ;
; -0.415 ; frequency_adjust_module:U1|KWr[4]                                                                                                                  ; frequency_adjust_module:U1|KWr[10]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.366      ;
; -0.412 ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[0]                              ; choose_wave_module:U2|Wave_Out_r[0]                                                                                       ; CLK          ; CLK         ; 1.000        ; -0.010     ; 1.389      ;
; -0.405 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[2]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.357      ;
; -0.403 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[0]                                    ; choose_wave_module:U2|Wave_Out_r[0]                                                                                       ; CLK          ; CLK         ; 1.000        ; -0.010     ; 1.380      ;
; -0.399 ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[6]                              ; choose_wave_module:U2|Wave_Out_r[6]                                                                                       ; CLK          ; CLK         ; 1.000        ; -0.201     ; 1.185      ;
; -0.398 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; frequency_adjust_module:U1|KWr[4]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.348      ;
; -0.395 ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[4]                              ; choose_wave_module:U2|Wave_Out_r[4]                                                                                       ; CLK          ; CLK         ; 1.000        ; -0.009     ; 1.373      ;
; -0.393 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg2                                                                                       ; frequency_adjust_module:U1|KWr[1]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.344      ;
; -0.391 ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[2]                              ; choose_wave_module:U2|Wave_Out_r[2]                                                                                       ; CLK          ; CLK         ; 1.000        ; -0.209     ; 1.169      ;
; -0.389 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; choose_wave_module:U2|Cnt[11]                                                                                             ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.338      ;
; -0.387 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg2                                                                                       ; frequency_adjust_module:U1|KWr[3]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.338      ;
; -0.387 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; choose_wave_module:U2|Cnt[11]                                                                                             ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.336      ;
; -0.383 ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ; choose_wave_module:U2|Cnt[10]                                                                                             ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.332      ;
; -0.382 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; frequency_adjust_module:U1|KWr[4]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.333      ;
; -0.364 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; frequency_adjust_module:U1|KWr[4]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.314      ;
; -0.353 ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[5]                              ; choose_wave_module:U2|Wave_Out_r[5]                                                                                       ; CLK          ; CLK         ; 1.000        ; -0.207     ; 1.133      ;
; -0.353 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; choose_wave_module:U2|Cnt[10]                                                                                             ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.303      ;
; -0.349 ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ; choose_wave_module:U2|Cnt[9]                                                                                              ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.299      ;
; -0.347 ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[3]                              ; choose_wave_module:U2|Wave_Out_r[3]                                                                                       ; CLK          ; CLK         ; 1.000        ; -0.209     ; 1.125      ;
; -0.341 ; frequency_adjust_module:U1|KWr[7]                                                                                                                  ; frequency_adjust_module:U1|KWr[10]                                                                                        ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.292      ;
; -0.341 ; frequency_adjust_module:U1|KWr[3]                                                                                                                  ; frequency_adjust_module:U1|KWr[4]                                                                                         ; CLK          ; CLK         ; 1.000        ; -0.037     ; 1.291      ;
; -0.339 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a1~porta_address_reg0 ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[1]     ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a1~porta_address_reg0 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[1] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a2~porta_address_reg0           ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[2]     ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a2~porta_address_reg0           ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[2]           ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[4]     ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[4]           ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[5]           ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[4] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[6]     ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[6]           ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a6~porta_address_reg0 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[7]           ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.232      ;
; -0.339 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a6~porta_address_reg0 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[6] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 1.232      ;
; -0.338 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[0]     ; CLK          ; CLK         ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[0]           ; CLK          ; CLK         ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a0~porta_address_reg0 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[1]           ; CLK          ; CLK         ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a0~porta_address_reg0 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[0] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a2~porta_address_reg0 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[3]           ; CLK          ; CLK         ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a2~porta_address_reg0 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[2] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[3]     ; CLK          ; CLK         ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[3] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a5~porta_address_reg0 ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[5]     ; CLK          ; CLK         ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a5~porta_address_reg0 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[5] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a7~porta_address_reg0 ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[7]     ; CLK          ; CLK         ; 1.000        ; -0.061     ; 1.232      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.119 ; choose_wave_module:U2|Cnt[0]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.447      ;
; 0.128 ; choose_wave_module:U2|Cnt[2]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.456      ;
; 0.161 ; choose_wave_module:U2|Cnt[10]                                ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.489      ;
; 0.163 ; choose_wave_module:U2|Cnt[6]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.491      ;
; 0.174 ; choose_wave_module:U2|Cnt[1]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.502      ;
; 0.174 ; choose_wave_module:U2|Cnt[7]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.502      ;
; 0.177 ; choose_wave_module:U2|Cnt[8]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.505      ;
; 0.178 ; choose_wave_module:U2|Cnt[5]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.506      ;
; 0.182 ; choose_wave_module:U2|Cnt[9]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.510      ;
; 0.262 ; choose_wave_module:U2|Cnt[4]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.590      ;
; 0.267 ; choose_wave_module:U2|Cnt[5]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.232      ; 0.603      ;
; 0.272 ; choose_wave_module:U2|Cnt[9]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.232      ; 0.608      ;
; 0.274 ; choose_wave_module:U2|Cnt[10]                                ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.232      ; 0.610      ;
; 0.277 ; choose_wave_module:U2|Cnt[4]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.232      ; 0.613      ;
; 0.282 ; choose_wave_module:U2|Cnt[11]                                ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.232      ; 0.618      ;
; 0.286 ; choose_wave_module:U2|Cnt[1]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.223      ; 0.613      ;
; 0.286 ; choose_wave_module:U2|Cnt[6]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.232      ; 0.622      ;
; 0.286 ; choose_wave_module:U2|Cnt[7]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.232      ; 0.622      ;
; 0.287 ; choose_wave_module:U2|Cnt[3]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.615      ;
; 0.310 ; choose_wave_module:U2|Cnt[3]                                 ; choose_wave_module:U2|Cnt[3]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; choose_wave_module:U2|Cnt[4]                                 ; choose_wave_module:U2|Cnt[4]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; choose_wave_module:U2|Cnt[11]                                ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.638      ;
; 0.310 ; choose_wave_module:U2|Cnt[0]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.232      ; 0.646      ;
; 0.311 ; choose_wave_module:U2|Cnt[0]                                 ; choose_wave_module:U2|Cnt[0]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; choose_wave_module:U2|Cnt[6]                                 ; choose_wave_module:U2|Cnt[6]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; choose_wave_module:U2|Cnt[8]                                 ; choose_wave_module:U2|Cnt[8]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; choose_wave_module:U2|Cnt[11]                                ; choose_wave_module:U2|Cnt[11]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; choose_wave_module:U2|Cnt[2]                                 ; choose_wave_module:U2|Cnt[2]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; choose_wave_module:U2|Cnt[5]                                 ; choose_wave_module:U2|Cnt[5]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; choose_wave_module:U2|Cnt[9]                                 ; choose_wave_module:U2|Cnt[9]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; choose_wave_module:U2|Cnt[10]                                ; choose_wave_module:U2|Cnt[10]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; choose_wave_module:U2|Cnt[0]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.639      ;
; 0.314 ; choose_wave_module:U2|Cnt[3]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.223      ; 0.641      ;
; 0.319 ; choose_wave_module:U2|Cnt[0]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.223      ; 0.646      ;
; 0.323 ; choose_wave_module:U2|Cnt[1]                                 ; choose_wave_module:U2|Cnt[1]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.443      ;
; 0.323 ; choose_wave_module:U2|Cnt[7]                                 ; choose_wave_module:U2|Cnt[7]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.443      ;
; 0.324 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg2 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.444      ;
; 0.330 ; choose_wave_module:U2|Cnt[3]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.232      ; 0.666      ;
; 0.333 ; choose_wave_module:U2|Cnt[1]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.232      ; 0.669      ;
; 0.343 ; choose_wave_module:U2|Cnt[5]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.223      ; 0.670      ;
; 0.347 ; frequency_adjust_module:U1|Jitter_Elimination_module:U2|neg1 ; frequency_adjust_module:U1|Jitter_Elimination_module:U2|neg2                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.467      ;
; 0.348 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg1 ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.468      ;
; 0.352 ; choose_wave_module:U2|Cnt[6]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.223      ; 0.679      ;
; 0.363 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg1 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg2                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.483      ;
; 0.392 ; frequency_adjust_module:U1|KWr[11]                           ; choose_wave_module:U2|Cnt[11]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.512      ;
; 0.393 ; frequency_adjust_module:U1|KWr[7]                            ; choose_wave_module:U2|Cnt[7]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.513      ;
; 0.409 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg1 ; frequency_adjust_module:U1|KWr[10]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.528      ;
; 0.419 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg1 ; frequency_adjust_module:U1|KWr[4]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.538      ;
; 0.423 ; choose_wave_module:U2|Cnt[11]                                ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.749      ;
; 0.426 ; choose_wave_module:U2|Cnt[4]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a6~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.225      ; 0.755      ;
; 0.429 ; choose_wave_module:U2|Cnt[9]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a6~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.225      ; 0.758      ;
; 0.431 ; choose_wave_module:U2|Cnt[5]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a6~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.225      ; 0.760      ;
; 0.433 ; choose_wave_module:U2|Cnt[11]                                ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.223      ; 0.760      ;
; 0.436 ; choose_wave_module:U2|Cnt[9]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.223      ; 0.763      ;
; 0.437 ; choose_wave_module:U2|Cnt[6]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a6~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.225      ; 0.766      ;
; 0.438 ; choose_wave_module:U2|Cnt[9]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.764      ;
; 0.440 ; choose_wave_module:U2|Cnt[4]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.223      ; 0.767      ;
; 0.441 ; choose_wave_module:U2|Cnt[4]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.767      ;
; 0.442 ; choose_wave_module:U2|Cnt[7]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.223      ; 0.769      ;
; 0.443 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg2 ; frequency_adjust_module:U1|KWr[4]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.562      ;
; 0.444 ; choose_wave_module:U2|Cnt[9]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a7~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.772      ;
; 0.446 ; choose_wave_module:U2|Cnt[10]                                ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.230      ; 0.780      ;
; 0.447 ; choose_wave_module:U2|Cnt[4]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a7~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.775      ;
; 0.448 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg2 ; frequency_adjust_module:U1|KWr[9]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.567      ;
; 0.449 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg2 ; frequency_adjust_module:U1|KWr[6]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.568      ;
; 0.449 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg2 ; frequency_adjust_module:U1|KWr[7]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.568      ;
; 0.449 ; choose_wave_module:U2|Cnt[8]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.229      ; 0.782      ;
; 0.449 ; choose_wave_module:U2|Cnt[3]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.775      ;
; 0.449 ; choose_wave_module:U2|Cnt[11]                                ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a6~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.225      ; 0.778      ;
; 0.450 ; choose_wave_module:U2|Cnt[5]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a7~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.778      ;
; 0.451 ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg2 ; frequency_adjust_module:U1|KWr[11]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.570      ;
; 0.451 ; choose_wave_module:U2|Cnt[4]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.230      ; 0.785      ;
; 0.451 ; choose_wave_module:U2|Cnt[6]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a7~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.779      ;
; 0.452 ; choose_wave_module:U2|Cnt[1]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a1~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.777      ;
; 0.452 ; choose_wave_module:U2|Cnt[6]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.230      ; 0.786      ;
; 0.453 ; choose_wave_module:U2|Cnt[1]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.779      ;
; 0.454 ; choose_wave_module:U2|Cnt[6]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.229      ; 0.787      ;
; 0.455 ; choose_wave_module:U2|Cnt[11]                                ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.230      ; 0.789      ;
; 0.456 ; choose_wave_module:U2|Cnt[3]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a1~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.781      ;
; 0.456 ; choose_wave_module:U2|Cnt[8]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.230      ; 0.790      ;
; 0.456 ; choose_wave_module:U2|Cnt[2]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.223      ; 0.783      ;
; 0.458 ; choose_wave_module:U2|Cnt[3]                                 ; choose_wave_module:U2|Cnt[4]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.578      ;
; 0.460 ; choose_wave_module:U2|Cnt[5]                                 ; choose_wave_module:U2|Cnt[6]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; choose_wave_module:U2|Cnt[9]                                 ; choose_wave_module:U2|Cnt[10]                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; frequency_adjust_module:U1|KWr[6]                            ; frequency_adjust_module:U1|KWr[6]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.582      ;
; 0.462 ; choose_wave_module:U2|Cnt[5]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.230      ; 0.796      ;
; 0.462 ; choose_wave_module:U2|Cnt[2]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.788      ;
; 0.464 ; choose_wave_module:U2|Cnt[3]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.790      ;
; 0.465 ; choose_wave_module:U2|Cnt[2]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.791      ;
; 0.466 ; choose_wave_module:U2|Cnt[7]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.229      ; 0.799      ;
; 0.466 ; choose_wave_module:U2|Cnt[1]                                 ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.792      ;
; 0.466 ; choose_wave_module:U2|Cnt[11]                                ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a7~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.794      ;
; 0.467 ; choose_wave_module:U2|Cnt[11]                                ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.793      ;
; 0.467 ; choose_wave_module:U2|Cnt[10]                                ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.229      ; 0.800      ;
; 0.467 ; choose_wave_module:U2|Cnt[7]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a7~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.795      ;
; 0.468 ; choose_wave_module:U2|Cnt[7]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.230      ; 0.802      ;
; 0.469 ; choose_wave_module:U2|Cnt[0]                                 ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a1~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.794      ;
; 0.469 ; choose_wave_module:U2|Cnt[11]                                ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a2~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.229      ; 0.802      ;
; 0.469 ; choose_wave_module:U2|Cnt[4]                                 ; choose_wave_module:U2|Cnt[5]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; choose_wave_module:U2|Cnt[2]                                 ; choose_wave_module:U2|Cnt[3]                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.590      ;
+-------+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                    ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CLK   ; Rise       ; CLK                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[0]                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[10]                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[11]                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[1]                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[2]                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[3]                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[4]                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[5]                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[6]                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[7]                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[8]                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Cnt[9]                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Wave_Out_r[0]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Wave_Out_r[1]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Wave_Out_r[2]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Wave_Out_r[3]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Wave_Out_r[4]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Wave_Out_r[5]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Wave_Out_r[6]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|Wave_Out_r[7]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a1~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a2~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a5~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[0]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[1]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[2]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[3]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[4]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[5]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[6]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[7]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a2~porta_address_reg0           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[0]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[1]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[2]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[3]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[4]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[5]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[6]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[7]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg1                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|Jitter_Elimination_module:U1|neg2                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|Jitter_Elimination_module:U2|neg1                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|Jitter_Elimination_module:U2|neg2                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[0]                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[10]                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[11]                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[1]                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[2]                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[3]                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[4]                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[5]                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[6]                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[7]                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[8]                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; frequency_adjust_module:U1|KWr[9]                                                                                                                  ;
; -0.129 ; 0.101        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.129 ; 0.101        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a1~porta_address_reg0 ;
; -0.129 ; 0.101        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a2~porta_address_reg0           ;
; -0.129 ; 0.101        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a4~porta_address_reg0           ;
; -0.129 ; 0.101        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a6~porta_address_reg0           ;
; -0.128 ; 0.102        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[0]                          ;
; -0.128 ; 0.102        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[1]                          ;
; -0.128 ; 0.102        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a2~porta_address_reg0 ;
; -0.128 ; 0.102        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a3~porta_address_reg0 ;
; -0.128 ; 0.102        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a4~porta_address_reg0 ;
; -0.128 ; 0.102        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a5~porta_address_reg0 ;
; -0.128 ; 0.102        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a6~porta_address_reg0 ;
; -0.128 ; 0.102        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|ram_block1a7~porta_address_reg0 ;
; -0.128 ; 0.102        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[1]                                    ;
; -0.128 ; 0.102        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[2]                                    ;
; -0.128 ; 0.102        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[4]                                    ;
; -0.128 ; 0.102        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|q_a[6]                                    ;
; -0.128 ; 0.102        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sin_rom:Sin_Rom|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated|ram_block1a0~porta_address_reg0           ;
; -0.128 ; 0.102        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[1]                              ;
; -0.128 ; 0.102        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[2]                              ;
; -0.128 ; 0.102        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[4]                              ;
; -0.128 ; 0.102        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_square_rom:Square_Rom|altsyncram:altsyncram_component|altsyncram_hn91:auto_generated|q_a[6]                              ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[2]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[3]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[4]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[5]                          ;
; -0.127 ; 0.103        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; choose_wave_module:U2|dds_sawtooth_rom:Sawtooth_Rom|altsyncram:altsyncram_component|altsyncram_pu91:auto_generated|q_a[6]                          ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; KW_Add_In      ; CLK        ; 1.017 ; 1.591 ; Rise       ; CLK             ;
; KW_Sub_In      ; CLK        ; 0.992 ; 1.564 ; Rise       ; CLK             ;
; SW_Sawtooth_In ; CLK        ; 2.101 ; 2.558 ; Rise       ; CLK             ;
; SW_Sin_In      ; CLK        ; 2.168 ; 2.903 ; Rise       ; CLK             ;
; SW_Square_In   ; CLK        ; 2.140 ; 2.639 ; Rise       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; KW_Add_In      ; CLK        ; -0.805 ; -1.379 ; Rise       ; CLK             ;
; KW_Sub_In      ; CLK        ; -0.781 ; -1.354 ; Rise       ; CLK             ;
; SW_Sawtooth_In ; CLK        ; -1.187 ; -1.716 ; Rise       ; CLK             ;
; SW_Sin_In      ; CLK        ; -0.854 ; -1.494 ; Rise       ; CLK             ;
; SW_Square_In   ; CLK        ; -1.024 ; -1.637 ; Rise       ; CLK             ;
+----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; DA_CLK      ; CLK        ; 2.601 ; 2.928 ; Rise       ; CLK             ;
; DA_Data[*]  ; CLK        ; 3.894 ; 4.049 ; Rise       ; CLK             ;
;  DA_Data[0] ; CLK        ; 3.865 ; 3.982 ; Rise       ; CLK             ;
;  DA_Data[1] ; CLK        ; 3.700 ; 3.838 ; Rise       ; CLK             ;
;  DA_Data[2] ; CLK        ; 3.621 ; 3.729 ; Rise       ; CLK             ;
;  DA_Data[3] ; CLK        ; 3.495 ; 3.585 ; Rise       ; CLK             ;
;  DA_Data[4] ; CLK        ; 3.707 ; 3.796 ; Rise       ; CLK             ;
;  DA_Data[5] ; CLK        ; 3.512 ; 3.604 ; Rise       ; CLK             ;
;  DA_Data[6] ; CLK        ; 3.494 ; 3.583 ; Rise       ; CLK             ;
;  DA_Data[7] ; CLK        ; 3.894 ; 4.049 ; Rise       ; CLK             ;
; DA_CLK      ; CLK        ; 2.601 ; 2.928 ; Fall       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; DA_CLK      ; CLK        ; 2.528 ; 2.858 ; Rise       ; CLK             ;
; DA_Data[*]  ; CLK        ; 3.380 ; 3.466 ; Rise       ; CLK             ;
;  DA_Data[0] ; CLK        ; 3.736 ; 3.849 ; Rise       ; CLK             ;
;  DA_Data[1] ; CLK        ; 3.578 ; 3.711 ; Rise       ; CLK             ;
;  DA_Data[2] ; CLK        ; 3.503 ; 3.607 ; Rise       ; CLK             ;
;  DA_Data[3] ; CLK        ; 3.381 ; 3.467 ; Rise       ; CLK             ;
;  DA_Data[4] ; CLK        ; 3.584 ; 3.670 ; Rise       ; CLK             ;
;  DA_Data[5] ; CLK        ; 3.398 ; 3.486 ; Rise       ; CLK             ;
;  DA_Data[6] ; CLK        ; 3.380 ; 3.466 ; Rise       ; CLK             ;
;  DA_Data[7] ; CLK        ; 3.764 ; 3.912 ; Rise       ; CLK             ;
; DA_CLK      ; CLK        ; 2.528 ; 2.858 ; Fall       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.846   ; 0.119 ; N/A      ; N/A     ; -3.201              ;
;  CLK             ; -2.846   ; 0.119 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -146.633 ; 0.0   ; 0.0      ; 0.0     ; -171.768            ;
;  CLK             ; -146.633 ; 0.000 ; N/A      ; N/A     ; -171.768            ;
+------------------+----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; KW_Add_In      ; CLK        ; 2.168 ; 2.406 ; Rise       ; CLK             ;
; KW_Sub_In      ; CLK        ; 2.159 ; 2.380 ; Rise       ; CLK             ;
; SW_Sawtooth_In ; CLK        ; 4.453 ; 4.725 ; Rise       ; CLK             ;
; SW_Sin_In      ; CLK        ; 4.906 ; 5.075 ; Rise       ; CLK             ;
; SW_Square_In   ; CLK        ; 4.502 ; 4.831 ; Rise       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; KW_Add_In      ; CLK        ; -0.805 ; -1.379 ; Rise       ; CLK             ;
; KW_Sub_In      ; CLK        ; -0.781 ; -1.354 ; Rise       ; CLK             ;
; SW_Sawtooth_In ; CLK        ; -1.187 ; -1.716 ; Rise       ; CLK             ;
; SW_Sin_In      ; CLK        ; -0.854 ; -1.494 ; Rise       ; CLK             ;
; SW_Square_In   ; CLK        ; -1.024 ; -1.637 ; Rise       ; CLK             ;
+----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; DA_CLK      ; CLK        ; 5.279 ; 5.433 ; Rise       ; CLK             ;
; DA_Data[*]  ; CLK        ; 8.531 ; 8.310 ; Rise       ; CLK             ;
;  DA_Data[0] ; CLK        ; 8.434 ; 8.305 ; Rise       ; CLK             ;
;  DA_Data[1] ; CLK        ; 8.013 ; 7.881 ; Rise       ; CLK             ;
;  DA_Data[2] ; CLK        ; 7.855 ; 7.667 ; Rise       ; CLK             ;
;  DA_Data[3] ; CLK        ; 7.512 ; 7.389 ; Rise       ; CLK             ;
;  DA_Data[4] ; CLK        ; 8.020 ; 7.893 ; Rise       ; CLK             ;
;  DA_Data[5] ; CLK        ; 7.544 ; 7.424 ; Rise       ; CLK             ;
;  DA_Data[6] ; CLK        ; 7.512 ; 7.385 ; Rise       ; CLK             ;
;  DA_Data[7] ; CLK        ; 8.531 ; 8.310 ; Rise       ; CLK             ;
; DA_CLK      ; CLK        ; 5.279 ; 5.433 ; Fall       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; DA_CLK      ; CLK        ; 2.528 ; 2.858 ; Rise       ; CLK             ;
; DA_Data[*]  ; CLK        ; 3.380 ; 3.466 ; Rise       ; CLK             ;
;  DA_Data[0] ; CLK        ; 3.736 ; 3.849 ; Rise       ; CLK             ;
;  DA_Data[1] ; CLK        ; 3.578 ; 3.711 ; Rise       ; CLK             ;
;  DA_Data[2] ; CLK        ; 3.503 ; 3.607 ; Rise       ; CLK             ;
;  DA_Data[3] ; CLK        ; 3.381 ; 3.467 ; Rise       ; CLK             ;
;  DA_Data[4] ; CLK        ; 3.584 ; 3.670 ; Rise       ; CLK             ;
;  DA_Data[5] ; CLK        ; 3.398 ; 3.486 ; Rise       ; CLK             ;
;  DA_Data[6] ; CLK        ; 3.380 ; 3.466 ; Rise       ; CLK             ;
;  DA_Data[7] ; CLK        ; 3.764 ; 3.912 ; Rise       ; CLK             ;
; DA_CLK      ; CLK        ; 2.528 ; 2.858 ; Fall       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DA_CLK        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA_Data[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA_Data[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA_Data[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA_Data[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA_Data[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA_Data[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA_Data[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA_Data[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW_Sin_In               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW_Square_In            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW_Sawtooth_In          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RSTn                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KW_Sub_In               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KW_Add_In               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DA_CLK        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA_Data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA_Data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA_Data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA_Data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA_Data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA_Data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA_Data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA_Data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DA_CLK        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA_Data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA_Data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA_Data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA_Data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA_Data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA_Data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA_Data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA_Data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DA_CLK        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA_Data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA_Data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA_Data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA_Data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA_Data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA_Data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA_Data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA_Data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 775      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 775      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 63    ; 63   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Apr 19 16:48:59 2017
Info: Command: quartus_sta DDS -c DDS
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DDS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.846
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.846      -146.633 CLK 
Info (332146): Worst-case hold slack is 0.376
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.376         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -171.768 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.483
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.483      -129.210 CLK 
Info (332146): Worst-case hold slack is 0.355
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.355         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -171.768 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.709
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.709       -22.000 CLK 
Info (332146): Worst-case hold slack is 0.119
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.119         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -81.990 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 506 megabytes
    Info: Processing ended: Wed Apr 19 16:49:01 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


