{
    "code": "```verilog\nmodule TopModule (\n    input logic clk,\n    input logic [7:0] d,\n    input logic reset,\n    output logic [7:0] q\n);\n    always @(posedge clk) begin\n        if (reset) begin\n            q <= 8'b00000000; // Reset state\n        end else begin\n            q <= d; // Latch data input to output\n        end\n    end\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}