 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 4
Design : top
Version: R-2020.09-SP5
Date   : Sun Jan 16 17:03:06 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: U2/cnt_col_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U1/sum_x_reg_3__2__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32hvt_ss0p95v125c
  HOG_BITWIDTH8      280000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2/cnt_col_reg_3_/CLK (DFFSSRX1_HVT)                    0.00 #     0.00 r
  U2/cnt_col_reg_3_/Q (DFFSSRX1_HVT)                      0.23       0.23 r
  U2/cnt_col[3] (hog_counter)                             0.00       0.23 r
  U1/cnt_col[3] (HOG_BITWIDTH8)                           0.00       0.23 r
  U1/U150/Y (INVX2_HVT)                                   0.07       0.31 f
  U1/U4357/Y (AND3X1_HVT)                                 0.12       0.43 f
  U1/U802/Y (NAND2X0_HVT)                                 0.13       0.56 r
  U1/U1116/Y (INVX0_HVT)                                  0.16       0.71 f
  U1/U1101/Y (INVX1_HVT)                                  0.10       0.81 r
  U1/U1130/Y (INVX0_HVT)                                  0.12       0.93 f
  U1/U1110/Y (INVX0_HVT)                                  0.12       1.06 r
  U1/U1145/Y (INVX0_HVT)                                  0.14       1.20 f
  U1/U4880/Y (AO22X1_HVT)                                 0.15       1.35 f
  U1/U4883/Y (NOR4X1_HVT)                                 0.16       1.51 r
  U1/U4889/Y (NAND4X0_HVT)                                0.10       1.61 f
  U1/U4890/Y (NOR4X1_HVT)                                 0.14       1.76 r
  U1/U991/Y (NAND3X0_HVT)                                 0.17       1.92 f
  U1/U1339/Y (INVX0_HVT)                                  0.10       2.03 r
  U1/U6246/CO (FADDX1_HVT)                                0.18       2.21 r
  U1/U157/Y (NAND2X0_HVT)                                 0.07       2.28 f
  U1/U160/Y (NAND3X0_HVT)                                 0.07       2.35 r
  U1/U6245/CO (FADDX1_HVT)                                0.14       2.49 r
  U1/U6244/CO (FADDX1_HVT)                                0.14       2.63 r
  U1/U6286/CO (FADDX1_HVT)                                0.14       2.78 r
  U1/U6287/S (FADDX1_HVT)                                 0.21       2.98 f
  U1/sum_x_reg_3__2__7_/D (DFFSSRX1_HVT)                  0.00       2.98 f
  data arrival time                                                  2.98

  clock clk (rise edge)                                   3.10       3.10
  clock network delay (ideal)                             0.00       3.10
  U1/sum_x_reg_3__2__7_/CLK (DFFSSRX1_HVT)                0.00       3.10 r
  library setup time                                     -0.12       2.98
  data required time                                                 2.98
  --------------------------------------------------------------------------
  data required time                                                 2.98
  data arrival time                                                 -2.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U2/cnt_col_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U1/sum_y_reg_4__1__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32hvt_ss0p95v125c
  HOG_BITWIDTH8      280000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2/cnt_col_reg_3_/CLK (DFFSSRX1_HVT)                    0.00 #     0.00 r
  U2/cnt_col_reg_3_/Q (DFFSSRX1_HVT)                      0.26       0.26 f
  U2/cnt_col[3] (hog_counter)                             0.00       0.26 f
  U1/cnt_col[3] (HOG_BITWIDTH8)                           0.00       0.26 f
  U1/U150/Y (INVX2_HVT)                                   0.07       0.33 r
  U1/U4357/Y (AND3X1_HVT)                                 0.13       0.47 r
  U1/U802/Y (NAND2X0_HVT)                                 0.16       0.62 f
  U1/U1370/Y (INVX1_HVT)                                  0.13       0.75 r
  U1/U1423/Y (INVX1_HVT)                                  0.10       0.85 f
  U1/U1371/Y (INVX1_HVT)                                  0.09       0.94 r
  U1/U1422/Y (INVX1_HVT)                                  0.09       1.03 f
  U1/U1669/Y (INVX0_HVT)                                  0.12       1.14 r
  U1/U5570/Y (AO22X1_HVT)                                 0.12       1.26 r
  U1/U5573/Y (NOR4X1_HVT)                                 0.16       1.42 f
  U1/U884/Y (AND4X1_HVT)                                  0.10       1.52 f
  U1/U871/Y (NAND4X0_HVT)                                 0.06       1.58 r
  U1/U870/Y (OR3X1_HVT)                                   0.15       1.73 r
  U1/U677/Y (INVX1_HVT)                                   0.04       1.77 f
  U1/U13572/Y (NAND2X0_HVT)                               0.07       1.84 r
  U1/U13592/CO (FADDX1_HVT)                               0.16       2.00 r
  U1/U13617/CO (FADDX1_HVT)                               0.14       2.14 r
  U1/U13652/CO (FADDX1_HVT)                               0.14       2.28 r
  U1/U17348/CO (FADDX1_HVT)                               0.14       2.43 r
  U1/U17349/CO (FADDX1_HVT)                               0.14       2.57 r
  U1/U17350/CO (FADDX1_HVT)                               0.14       2.71 r
  U1/U17351/S (FADDX1_HVT)                                0.21       2.92 f
  U1/U1675/Y (AO22X1_HVT)                                 0.08       2.99 f
  U1/sum_y_reg_4__1__7_/D (DFFSSRX1_HVT)                  0.00       2.99 f
  data arrival time                                                  2.99

  clock clk (rise edge)                                   3.10       3.10
  clock network delay (ideal)                             0.00       3.10
  U1/sum_y_reg_4__1__7_/CLK (DFFSSRX1_HVT)                0.00       3.10 r
  library setup time                                     -0.11       2.99
  data required time                                                 2.99
  --------------------------------------------------------------------------
  data required time                                                 2.99
  data arrival time                                                 -2.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U2/cnt_col_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U1/sum_x_reg_5__2__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32hvt_ss0p95v125c
  HOG_BITWIDTH8      280000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2/cnt_col_reg_3_/CLK (DFFSSRX1_HVT)                    0.00 #     0.00 r
  U2/cnt_col_reg_3_/Q (DFFSSRX1_HVT)                      0.23       0.23 r
  U2/cnt_col[3] (hog_counter)                             0.00       0.23 r
  U1/cnt_col[3] (HOG_BITWIDTH8)                           0.00       0.23 r
  U1/U150/Y (INVX2_HVT)                                   0.07       0.31 f
  U1/U4357/Y (AND3X1_HVT)                                 0.12       0.43 f
  U1/U802/Y (NAND2X0_HVT)                                 0.13       0.56 r
  U1/U1370/Y (INVX1_HVT)                                  0.12       0.68 f
  U1/U1423/Y (INVX1_HVT)                                  0.09       0.77 r
  U1/U1443/Y (INVX1_HVT)                                  0.09       0.86 f
  U1/U756/Y (INVX0_HVT)                                   0.09       0.95 r
  U1/U1444/Y (INVX0_HVT)                                  0.13       1.07 f
  U1/U6225/Y (AO22X1_HVT)                                 0.15       1.22 f
  U1/U6227/Y (NOR4X1_HVT)                                 0.14       1.37 r
  U1/U708/Y (AND4X1_HVT)                                  0.13       1.50 r
  U1/U845/Y (NAND4X0_HVT)                                 0.22       1.72 f
  U1/U6870/Y (NAND2X0_HVT)                                0.16       1.88 r
  U1/U6875/CO (FADDX1_HVT)                                0.17       2.06 r
  U1/U6874/CO (FADDX1_HVT)                                0.14       2.20 r
  U1/U6873/CO (FADDX1_HVT)                                0.14       2.34 r
  U1/U6872/CO (FADDX1_HVT)                                0.14       2.48 r
  U1/U6871/CO (FADDX1_HVT)                                0.14       2.63 r
  U1/U6912/CO (FADDX1_HVT)                                0.14       2.77 r
  U1/U6913/S (FADDX1_HVT)                                 0.21       2.98 f
  U1/sum_x_reg_5__2__7_/D (DFFSSRX1_HVT)                  0.00       2.98 f
  data arrival time                                                  2.98

  clock clk (rise edge)                                   3.10       3.10
  clock network delay (ideal)                             0.00       3.10
  U1/sum_x_reg_5__2__7_/CLK (DFFSSRX1_HVT)                0.00       3.10 r
  library setup time                                     -0.12       2.98
  data required time                                                 2.98
  --------------------------------------------------------------------------
  data required time                                                 2.98
  data arrival time                                                 -2.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U2/cnt_col_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U1/sum_y_reg_5__2__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32hvt_ss0p95v125c
  HOG_BITWIDTH8      280000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2/cnt_col_reg_3_/CLK (DFFSSRX1_HVT)                    0.00 #     0.00 r
  U2/cnt_col_reg_3_/Q (DFFSSRX1_HVT)                      0.26       0.26 f
  U2/cnt_col[3] (hog_counter)                             0.00       0.26 f
  U1/cnt_col[3] (HOG_BITWIDTH8)                           0.00       0.26 f
  U1/U150/Y (INVX2_HVT)                                   0.07       0.33 r
  U1/U4357/Y (AND3X1_HVT)                                 0.13       0.47 r
  U1/U802/Y (NAND2X0_HVT)                                 0.16       0.62 f
  U1/U1116/Y (INVX0_HVT)                                  0.16       0.78 r
  U1/U1101/Y (INVX1_HVT)                                  0.10       0.89 f
  U1/U1142/Y (INVX0_HVT)                                  0.11       1.00 r
  U1/U1119/Y (INVX1_HVT)                                  0.10       1.10 f
  U1/U1146/Y (INVX0_HVT)                                  0.12       1.22 r
  U1/U5882/Y (AO22X1_HVT)                                 0.15       1.36 r
  U1/U5885/Y (NOR4X1_HVT)                                 0.16       1.52 f
  U1/U5896/Y (NAND4X0_HVT)                                0.05       1.57 r
  U1/U5897/Y (NOR4X1_HVT)                                 0.14       1.71 f
  U1/U699/Y (NAND3X1_HVT)                                 0.13       1.84 r
  U1/U13596/CO (FADDX1_HVT)                               0.15       1.99 r
  U1/U13622/CO (FADDX1_HVT)                               0.14       2.14 r
  U1/U13661/CO (FADDX1_HVT)                               0.14       2.28 r
  U1/U17302/CO (FADDX1_HVT)                               0.14       2.42 r
  U1/U17303/CO (FADDX1_HVT)                               0.14       2.56 r
  U1/U17304/CO (FADDX1_HVT)                               0.14       2.70 r
  U1/U17305/S (FADDX1_HVT)                                0.21       2.91 f
  U1/U1187/Y (AO22X1_HVT)                                 0.08       2.99 f
  U1/sum_y_reg_5__2__7_/D (DFFSSRX1_HVT)                  0.00       2.99 f
  data arrival time                                                  2.99

  clock clk (rise edge)                                   3.10       3.10
  clock network delay (ideal)                             0.00       3.10
  U1/sum_y_reg_5__2__7_/CLK (DFFSSRX1_HVT)                0.00       3.10 r
  library setup time                                     -0.11       2.99
  data required time                                                 2.99
  --------------------------------------------------------------------------
  data required time                                                 2.99
  data arrival time                                                 -2.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


1
