
transmitter_f401.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a04  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000220  08009ba4  08009ba4  0000aba4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009dc4  08009dc4  0000b14c  2**0
                  CONTENTS
  4 .ARM          00000008  08009dc4  08009dc4  0000adc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009dcc  08009dcc  0000b14c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009dcc  08009dcc  0000adcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009dd0  08009dd0  0000add0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000014c  20000000  08009dd4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001e20  2000014c  08009f20  0000b14c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001f6c  08009f20  0000bf6c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b14c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015cc3  00000000  00000000  0000b17c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d14  00000000  00000000  00020e3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001038  00000000  00000000  00024b58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c2d  00000000  00000000  00025b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b0f4  00000000  00000000  000267bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000174e9  00000000  00000000  000418b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097313  00000000  00000000  00058d9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f00ad  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004588  00000000  00000000  000f00f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  000f4678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000014c 	.word	0x2000014c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009b8c 	.word	0x08009b8c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000150 	.word	0x20000150
 80001dc:	08009b8c 	.word	0x08009b8c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <HAL_ADC_MspInit>:
  /* USER CODE END ADC1_Init 2 */

}

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b08a      	sub	sp, #40	@ 0x28
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000588:	f107 0314 	add.w	r3, r7, #20
 800058c:	2200      	movs	r2, #0
 800058e:	601a      	str	r2, [r3, #0]
 8000590:	605a      	str	r2, [r3, #4]
 8000592:	609a      	str	r2, [r3, #8]
 8000594:	60da      	str	r2, [r3, #12]
 8000596:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	4a17      	ldr	r2, [pc, #92]	@ (80005fc <HAL_ADC_MspInit+0x7c>)
 800059e:	4293      	cmp	r3, r2
 80005a0:	d127      	bne.n	80005f2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80005a2:	2300      	movs	r3, #0
 80005a4:	613b      	str	r3, [r7, #16]
 80005a6:	4b16      	ldr	r3, [pc, #88]	@ (8000600 <HAL_ADC_MspInit+0x80>)
 80005a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80005aa:	4a15      	ldr	r2, [pc, #84]	@ (8000600 <HAL_ADC_MspInit+0x80>)
 80005ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80005b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80005b2:	4b13      	ldr	r3, [pc, #76]	@ (8000600 <HAL_ADC_MspInit+0x80>)
 80005b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80005b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80005ba:	613b      	str	r3, [r7, #16]
 80005bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005be:	2300      	movs	r3, #0
 80005c0:	60fb      	str	r3, [r7, #12]
 80005c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000600 <HAL_ADC_MspInit+0x80>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005c6:	4a0e      	ldr	r2, [pc, #56]	@ (8000600 <HAL_ADC_MspInit+0x80>)
 80005c8:	f043 0301 	orr.w	r3, r3, #1
 80005cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80005ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000600 <HAL_ADC_MspInit+0x80>)
 80005d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005d2:	f003 0301 	and.w	r3, r3, #1
 80005d6:	60fb      	str	r3, [r7, #12]
 80005d8:	68fb      	ldr	r3, [r7, #12]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = R8_Pin|R1_Pin|JOY_LEFT_X_Pin|JOY_LEFT_Y_Pin
 80005da:	23cf      	movs	r3, #207	@ 0xcf
 80005dc:	617b      	str	r3, [r7, #20]
                          |JOY_RIGHT_X_Pin|JOY_RIGHT_Y_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005de:	2303      	movs	r3, #3
 80005e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e2:	2300      	movs	r3, #0
 80005e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005e6:	f107 0314 	add.w	r3, r7, #20
 80005ea:	4619      	mov	r1, r3
 80005ec:	4805      	ldr	r0, [pc, #20]	@ (8000604 <HAL_ADC_MspInit+0x84>)
 80005ee:	f001 fd4b 	bl	8002088 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80005f2:	bf00      	nop
 80005f4:	3728      	adds	r7, #40	@ 0x28
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	bf00      	nop
 80005fc:	40012000 	.word	0x40012000
 8000600:	40023800 	.word	0x40023800
 8000604:	40020000 	.word	0x40020000

08000608 <Joystick_Init>:
  * @brief  Initialize joystick module
  * @param  hadc: pointer to ADC handle
  * @retval None
  */
void Joystick_Init(ADC_HandleTypeDef *hadc)
{
 8000608:	b480      	push	{r7}
 800060a:	b083      	sub	sp, #12
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
    hadc_joystick = hadc;
 8000610:	4a04      	ldr	r2, [pc, #16]	@ (8000624 <Joystick_Init+0x1c>)
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	6013      	str	r3, [r2, #0]
}
 8000616:	bf00      	nop
 8000618:	370c      	adds	r7, #12
 800061a:	46bd      	mov	sp, r7
 800061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop
 8000624:	200001b0 	.word	0x200001b0

08000628 <Joystick_Read>:
  * @brief  Read all joystick axes and buttons
  * @param  data: pointer to Joystick_Data_t structure
  * @retval None
  */
void Joystick_Read(Joystick_Data_t *data)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b082      	sub	sp, #8
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
    if (data == NULL || hadc_joystick == NULL)
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	2b00      	cmp	r3, #0
 8000634:	d040      	beq.n	80006b8 <Joystick_Read+0x90>
 8000636:	4b22      	ldr	r3, [pc, #136]	@ (80006c0 <Joystick_Read+0x98>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	2b00      	cmp	r3, #0
 800063c:	d03c      	beq.n	80006b8 <Joystick_Read+0x90>
    {
        return;
    }

    // Read Left Joystick Analog
    data->left_x = Joystick_ReadAxis(JOY_LEFT_X_CHANNEL);   // PA3
 800063e:	2003      	movs	r0, #3
 8000640:	f000 f844 	bl	80006cc <Joystick_ReadAxis>
 8000644:	4603      	mov	r3, r0
 8000646:	461a      	mov	r2, r3
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	801a      	strh	r2, [r3, #0]
    data->left_y = Joystick_ReadAxis(JOY_LEFT_Y_CHANNEL);   // PA2
 800064c:	2002      	movs	r0, #2
 800064e:	f000 f83d 	bl	80006cc <Joystick_ReadAxis>
 8000652:	4603      	mov	r3, r0
 8000654:	461a      	mov	r2, r3
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	805a      	strh	r2, [r3, #2]

    // Read Left Joystick Buttons (Pull-down)
    data->left_btn1 = HAL_GPIO_ReadPin(JOY_LEFT_BTN1_GPIO_Port, JOY_LEFT_BTN1_Pin);  // PA5
 800065a:	2110      	movs	r1, #16
 800065c:	4819      	ldr	r0, [pc, #100]	@ (80006c4 <Joystick_Read+0x9c>)
 800065e:	f001 fe97 	bl	8002390 <HAL_GPIO_ReadPin>
 8000662:	4603      	mov	r3, r0
 8000664:	461a      	mov	r2, r3
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	711a      	strb	r2, [r3, #4]
    data->left_btn2 = HAL_GPIO_ReadPin(JOY_LEFT_BTN2_GPIO_Port, JOY_LEFT_BTN2_Pin);  // PA4
 800066a:	2120      	movs	r1, #32
 800066c:	4815      	ldr	r0, [pc, #84]	@ (80006c4 <Joystick_Read+0x9c>)
 800066e:	f001 fe8f 	bl	8002390 <HAL_GPIO_ReadPin>
 8000672:	4603      	mov	r3, r0
 8000674:	461a      	mov	r2, r3
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	715a      	strb	r2, [r3, #5]

    // Read Right Joystick Analog
    data->right_x = Joystick_ReadAxis(JOY_RIGHT_X_CHANNEL); // PA7
 800067a:	2007      	movs	r0, #7
 800067c:	f000 f826 	bl	80006cc <Joystick_ReadAxis>
 8000680:	4603      	mov	r3, r0
 8000682:	461a      	mov	r2, r3
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	80da      	strh	r2, [r3, #6]
    data->right_y = Joystick_ReadAxis(JOY_RIGHT_Y_CHANNEL); // PA6
 8000688:	2006      	movs	r0, #6
 800068a:	f000 f81f 	bl	80006cc <Joystick_ReadAxis>
 800068e:	4603      	mov	r3, r0
 8000690:	461a      	mov	r2, r3
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	811a      	strh	r2, [r3, #8]

    // Read Right Joystick Buttons (Pull-down)
    data->right_btn1 = HAL_GPIO_ReadPin(JOY_RIGHT_BTN1_GPIO_Port, JOY_RIGHT_BTN1_Pin);  // PB1
 8000696:	2101      	movs	r1, #1
 8000698:	480b      	ldr	r0, [pc, #44]	@ (80006c8 <Joystick_Read+0xa0>)
 800069a:	f001 fe79 	bl	8002390 <HAL_GPIO_ReadPin>
 800069e:	4603      	mov	r3, r0
 80006a0:	461a      	mov	r2, r3
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	729a      	strb	r2, [r3, #10]
    data->right_btn2 = HAL_GPIO_ReadPin(JOY_RIGHT_BTN2_GPIO_Port, JOY_RIGHT_BTN2_Pin);  // PB0
 80006a6:	2102      	movs	r1, #2
 80006a8:	4807      	ldr	r0, [pc, #28]	@ (80006c8 <Joystick_Read+0xa0>)
 80006aa:	f001 fe71 	bl	8002390 <HAL_GPIO_ReadPin>
 80006ae:	4603      	mov	r3, r0
 80006b0:	461a      	mov	r2, r3
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	72da      	strb	r2, [r3, #11]
 80006b6:	e000      	b.n	80006ba <Joystick_Read+0x92>
        return;
 80006b8:	bf00      	nop
}
 80006ba:	3708      	adds	r7, #8
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	200001b0 	.word	0x200001b0
 80006c4:	40020000 	.word	0x40020000
 80006c8:	40020400 	.word	0x40020400

080006cc <Joystick_ReadAxis>:
  * @brief  Read single axis from ADC
  * @param  channel: ADC channel to read
  * @retval ADC value (0-4095)
  */
static uint16_t Joystick_ReadAxis(uint32_t channel)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b088      	sub	sp, #32
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 80006d4:	f107 030c 	add.w	r3, r7, #12
 80006d8:	2200      	movs	r2, #0
 80006da:	601a      	str	r2, [r3, #0]
 80006dc:	605a      	str	r2, [r3, #4]
 80006de:	609a      	str	r2, [r3, #8]
 80006e0:	60da      	str	r2, [r3, #12]
    uint16_t adc_value = 0;
 80006e2:	2300      	movs	r3, #0
 80006e4:	83fb      	strh	r3, [r7, #30]

    // Configure ADC channel
    sConfig.Channel = channel;
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	60fb      	str	r3, [r7, #12]
    sConfig.Rank = 1;
 80006ea:	2301      	movs	r3, #1
 80006ec:	613b      	str	r3, [r7, #16]
    sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;  // Faster (was 84 cycles)
 80006ee:	2301      	movs	r3, #1
 80006f0:	617b      	str	r3, [r7, #20]

    if (HAL_ADC_ConfigChannel(hadc_joystick, &sConfig) != HAL_OK)
 80006f2:	4b17      	ldr	r3, [pc, #92]	@ (8000750 <Joystick_ReadAxis+0x84>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	f107 020c 	add.w	r2, r7, #12
 80006fa:	4611      	mov	r1, r2
 80006fc:	4618      	mov	r0, r3
 80006fe:	f001 f901 	bl	8001904 <HAL_ADC_ConfigChannel>
 8000702:	4603      	mov	r3, r0
 8000704:	2b00      	cmp	r3, #0
 8000706:	d001      	beq.n	800070c <Joystick_ReadAxis+0x40>
    {
        return 0;
 8000708:	2300      	movs	r3, #0
 800070a:	e01d      	b.n	8000748 <Joystick_ReadAxis+0x7c>
    }

    // Start ADC conversion
    if (HAL_ADC_Start(hadc_joystick) == HAL_OK)
 800070c:	4b10      	ldr	r3, [pc, #64]	@ (8000750 <Joystick_ReadAxis+0x84>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	4618      	mov	r0, r3
 8000712:	f000 ff77 	bl	8001604 <HAL_ADC_Start>
 8000716:	4603      	mov	r3, r0
 8000718:	2b00      	cmp	r3, #0
 800071a:	d114      	bne.n	8000746 <Joystick_ReadAxis+0x7a>
    {
        // Wait for conversion to complete
        if (HAL_ADC_PollForConversion(hadc_joystick, 100) == HAL_OK)
 800071c:	4b0c      	ldr	r3, [pc, #48]	@ (8000750 <Joystick_ReadAxis+0x84>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	2164      	movs	r1, #100	@ 0x64
 8000722:	4618      	mov	r0, r3
 8000724:	f001 f855 	bl	80017d2 <HAL_ADC_PollForConversion>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d106      	bne.n	800073c <Joystick_ReadAxis+0x70>
        {
            adc_value = HAL_ADC_GetValue(hadc_joystick);
 800072e:	4b08      	ldr	r3, [pc, #32]	@ (8000750 <Joystick_ReadAxis+0x84>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	4618      	mov	r0, r3
 8000734:	f001 f8d8 	bl	80018e8 <HAL_ADC_GetValue>
 8000738:	4603      	mov	r3, r0
 800073a:	83fb      	strh	r3, [r7, #30]
        }
        HAL_ADC_Stop(hadc_joystick);
 800073c:	4b04      	ldr	r3, [pc, #16]	@ (8000750 <Joystick_ReadAxis+0x84>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	4618      	mov	r0, r3
 8000742:	f001 f813 	bl	800176c <HAL_ADC_Stop>
    }

    return adc_value;
 8000746:	8bfb      	ldrh	r3, [r7, #30]
}
 8000748:	4618      	mov	r0, r3
 800074a:	3720      	adds	r7, #32
 800074c:	46bd      	mov	sp, r7
 800074e:	bd80      	pop	{r7, pc}
 8000750:	200001b0 	.word	0x200001b0

08000754 <LoRa_SetMode>:
  * @brief  Set LoRa module mode
  * @param  mode: LORA_MODE_NORMAL or LORA_MODE_SLEEP
  * @retval None
  */
static void LoRa_SetMode(LoRa_Mode_t mode)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b082      	sub	sp, #8
 8000758:	af00      	add	r7, sp, #0
 800075a:	4603      	mov	r3, r0
 800075c:	71fb      	strb	r3, [r7, #7]
    if (M0_Port == NULL || M1_Port == NULL)
 800075e:	4b1a      	ldr	r3, [pc, #104]	@ (80007c8 <LoRa_SetMode+0x74>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	2b00      	cmp	r3, #0
 8000764:	d02b      	beq.n	80007be <LoRa_SetMode+0x6a>
 8000766:	4b19      	ldr	r3, [pc, #100]	@ (80007cc <LoRa_SetMode+0x78>)
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	2b00      	cmp	r3, #0
 800076c:	d027      	beq.n	80007be <LoRa_SetMode+0x6a>
    {
        return;
    }

    if (mode == LORA_MODE_SLEEP)
 800076e:	79fb      	ldrb	r3, [r7, #7]
 8000770:	2b01      	cmp	r3, #1
 8000772:	d110      	bne.n	8000796 <LoRa_SetMode+0x42>
    {
        // M0=1, M1=1 - Configuration mode
        HAL_GPIO_WritePin(M0_Port, M0_Pin, GPIO_PIN_SET);
 8000774:	4b14      	ldr	r3, [pc, #80]	@ (80007c8 <LoRa_SetMode+0x74>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a15      	ldr	r2, [pc, #84]	@ (80007d0 <LoRa_SetMode+0x7c>)
 800077a:	8811      	ldrh	r1, [r2, #0]
 800077c:	2201      	movs	r2, #1
 800077e:	4618      	mov	r0, r3
 8000780:	f001 fe1e 	bl	80023c0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(M1_Port, M1_Pin, GPIO_PIN_SET);
 8000784:	4b11      	ldr	r3, [pc, #68]	@ (80007cc <LoRa_SetMode+0x78>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	4a12      	ldr	r2, [pc, #72]	@ (80007d4 <LoRa_SetMode+0x80>)
 800078a:	8811      	ldrh	r1, [r2, #0]
 800078c:	2201      	movs	r2, #1
 800078e:	4618      	mov	r0, r3
 8000790:	f001 fe16 	bl	80023c0 <HAL_GPIO_WritePin>
 8000794:	e00f      	b.n	80007b6 <LoRa_SetMode+0x62>
    }
    else
    {
        // M0=0, M1=0 - Normal mode
        HAL_GPIO_WritePin(M0_Port, M0_Pin, GPIO_PIN_RESET);
 8000796:	4b0c      	ldr	r3, [pc, #48]	@ (80007c8 <LoRa_SetMode+0x74>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	4a0d      	ldr	r2, [pc, #52]	@ (80007d0 <LoRa_SetMode+0x7c>)
 800079c:	8811      	ldrh	r1, [r2, #0]
 800079e:	2200      	movs	r2, #0
 80007a0:	4618      	mov	r0, r3
 80007a2:	f001 fe0d 	bl	80023c0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(M1_Port, M1_Pin, GPIO_PIN_RESET);
 80007a6:	4b09      	ldr	r3, [pc, #36]	@ (80007cc <LoRa_SetMode+0x78>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	4a0a      	ldr	r2, [pc, #40]	@ (80007d4 <LoRa_SetMode+0x80>)
 80007ac:	8811      	ldrh	r1, [r2, #0]
 80007ae:	2200      	movs	r2, #0
 80007b0:	4618      	mov	r0, r3
 80007b2:	f001 fe05 	bl	80023c0 <HAL_GPIO_WritePin>
    }

    HAL_Delay(50); // Wait for mode change (reduced from 100ms)
 80007b6:	2032      	movs	r0, #50	@ 0x32
 80007b8:	f000 febc 	bl	8001534 <HAL_Delay>
 80007bc:	e000      	b.n	80007c0 <LoRa_SetMode+0x6c>
        return;
 80007be:	bf00      	nop
}
 80007c0:	3708      	adds	r7, #8
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	200001b8 	.word	0x200001b8
 80007cc:	200001c0 	.word	0x200001c0
 80007d0:	200001bc 	.word	0x200001bc
 80007d4:	200001c4 	.word	0x200001c4

080007d8 <LoRa_Init>:
  * @param  m1_pin: GPIO pin for M1
  * @retval None
  */
void LoRa_Init(UART_HandleTypeDef *huart, GPIO_TypeDef *m0_port, uint16_t m0_pin,
               GPIO_TypeDef *m1_port, uint16_t m1_pin)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b084      	sub	sp, #16
 80007dc:	af00      	add	r7, sp, #0
 80007de:	60f8      	str	r0, [r7, #12]
 80007e0:	60b9      	str	r1, [r7, #8]
 80007e2:	603b      	str	r3, [r7, #0]
 80007e4:	4613      	mov	r3, r2
 80007e6:	80fb      	strh	r3, [r7, #6]
    huart_lora = huart;
 80007e8:	4a12      	ldr	r2, [pc, #72]	@ (8000834 <LoRa_Init+0x5c>)
 80007ea:	68fb      	ldr	r3, [r7, #12]
 80007ec:	6013      	str	r3, [r2, #0]
    M0_Port = m0_port;
 80007ee:	4a12      	ldr	r2, [pc, #72]	@ (8000838 <LoRa_Init+0x60>)
 80007f0:	68bb      	ldr	r3, [r7, #8]
 80007f2:	6013      	str	r3, [r2, #0]
    M0_Pin = m0_pin;
 80007f4:	4a11      	ldr	r2, [pc, #68]	@ (800083c <LoRa_Init+0x64>)
 80007f6:	88fb      	ldrh	r3, [r7, #6]
 80007f8:	8013      	strh	r3, [r2, #0]
    M1_Port = m1_port;
 80007fa:	4a11      	ldr	r2, [pc, #68]	@ (8000840 <LoRa_Init+0x68>)
 80007fc:	683b      	ldr	r3, [r7, #0]
 80007fe:	6013      	str	r3, [r2, #0]
    M1_Pin = m1_pin;
 8000800:	4a10      	ldr	r2, [pc, #64]	@ (8000844 <LoRa_Init+0x6c>)
 8000802:	8b3b      	ldrh	r3, [r7, #24]
 8000804:	8013      	strh	r3, [r2, #0]

    if (huart_lora != NULL && M0_Port != NULL && M1_Port != NULL)
 8000806:	4b0b      	ldr	r3, [pc, #44]	@ (8000834 <LoRa_Init+0x5c>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	2b00      	cmp	r3, #0
 800080c:	d00d      	beq.n	800082a <LoRa_Init+0x52>
 800080e:	4b0a      	ldr	r3, [pc, #40]	@ (8000838 <LoRa_Init+0x60>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	2b00      	cmp	r3, #0
 8000814:	d009      	beq.n	800082a <LoRa_Init+0x52>
 8000816:	4b0a      	ldr	r3, [pc, #40]	@ (8000840 <LoRa_Init+0x68>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	2b00      	cmp	r3, #0
 800081c:	d005      	beq.n	800082a <LoRa_Init+0x52>
    {
        // Set to normal mode
        LoRa_SetMode(LORA_MODE_NORMAL);
 800081e:	2000      	movs	r0, #0
 8000820:	f7ff ff98 	bl	8000754 <LoRa_SetMode>
        lora_ready = true;
 8000824:	4b08      	ldr	r3, [pc, #32]	@ (8000848 <LoRa_Init+0x70>)
 8000826:	2201      	movs	r2, #1
 8000828:	701a      	strb	r2, [r3, #0]
    }
}
 800082a:	bf00      	nop
 800082c:	3710      	adds	r7, #16
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	200001b4 	.word	0x200001b4
 8000838:	200001b8 	.word	0x200001b8
 800083c:	200001bc 	.word	0x200001bc
 8000840:	200001c0 	.word	0x200001c0
 8000844:	200001c4 	.word	0x200001c4
 8000848:	200001c6 	.word	0x200001c6

0800084c <LoRa_Configure>:
  * @brief  Configure LoRa module with default parameters
  * @note   MUST be called once during initialization
  * @retval true if successful
  */
bool LoRa_Configure(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b084      	sub	sp, #16
 8000850:	af00      	add	r7, sp, #0
    if (!lora_ready || huart_lora == NULL)
 8000852:	4b20      	ldr	r3, [pc, #128]	@ (80008d4 <LoRa_Configure+0x88>)
 8000854:	781b      	ldrb	r3, [r3, #0]
 8000856:	f083 0301 	eor.w	r3, r3, #1
 800085a:	b2db      	uxtb	r3, r3
 800085c:	2b00      	cmp	r3, #0
 800085e:	d103      	bne.n	8000868 <LoRa_Configure+0x1c>
 8000860:	4b1d      	ldr	r3, [pc, #116]	@ (80008d8 <LoRa_Configure+0x8c>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	2b00      	cmp	r3, #0
 8000866:	d101      	bne.n	800086c <LoRa_Configure+0x20>
    {
        return false;
 8000868:	2300      	movs	r3, #0
 800086a:	e02e      	b.n	80008ca <LoRa_Configure+0x7e>
    }

    // Enter configuration mode
    LoRa_SetMode(LORA_MODE_SLEEP);
 800086c:	2001      	movs	r0, #1
 800086e:	f7ff ff71 	bl	8000754 <LoRa_SetMode>

    uint8_t cmd_buffer[11];

    // Write configuration command
    cmd_buffer[0] = 0xC0;  // Write command
 8000872:	23c0      	movs	r3, #192	@ 0xc0
 8000874:	713b      	strb	r3, [r7, #4]
    cmd_buffer[1] = 0x00;  // Start address
 8000876:	2300      	movs	r3, #0
 8000878:	717b      	strb	r3, [r7, #5]
    cmd_buffer[2] = 0x08;  // Length
 800087a:	2308      	movs	r3, #8
 800087c:	71bb      	strb	r3, [r7, #6]

    // ADDH - Address High byte
    cmd_buffer[3] = (LORA_ADDRESS >> 8) & 0xFF;
 800087e:	2300      	movs	r3, #0
 8000880:	71fb      	strb	r3, [r7, #7]

    // ADDL - Address Low byte
    cmd_buffer[4] = LORA_ADDRESS & 0xFF;
 8000882:	2300      	movs	r3, #0
 8000884:	723b      	strb	r3, [r7, #8]

    // REG0 - UART: 9600bps, 8N1
    cmd_buffer[5] = 0x62;
 8000886:	2362      	movs	r3, #98	@ 0x62
 8000888:	727b      	strb	r3, [r7, #9]

    // REG1 - Air rate and TX power
    cmd_buffer[6] = ((LORA_AIR_RATE & 0x07) << 5) | (LORA_TX_POWER & 0x03);
 800088a:	23a0      	movs	r3, #160	@ 0xa0
 800088c:	72bb      	strb	r3, [r7, #10]

    // REG2 - Channel
    cmd_buffer[7] = LORA_CHANNEL & 0x7F;
 800088e:	2317      	movs	r3, #23
 8000890:	72fb      	strb	r3, [r7, #11]

    // REG3 - RSSI enabled, FEC enabled
    cmd_buffer[8] = 0x84;
 8000892:	2384      	movs	r3, #132	@ 0x84
 8000894:	733b      	strb	r3, [r7, #12]

    // CRYPT - No encryption
    cmd_buffer[9] = 0x00;
 8000896:	2300      	movs	r3, #0
 8000898:	737b      	strb	r3, [r7, #13]
    cmd_buffer[10] = 0x00;
 800089a:	2300      	movs	r3, #0
 800089c:	73bb      	strb	r3, [r7, #14]

    // Send configuration
    HAL_StatusTypeDef status = HAL_UART_Transmit(huart_lora, cmd_buffer, 11, LORA_TIMEOUT);
 800089e:	4b0e      	ldr	r3, [pc, #56]	@ (80008d8 <LoRa_Configure+0x8c>)
 80008a0:	6818      	ldr	r0, [r3, #0]
 80008a2:	1d39      	adds	r1, r7, #4
 80008a4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008a8:	220b      	movs	r2, #11
 80008aa:	f003 fc9d 	bl	80041e8 <HAL_UART_Transmit>
 80008ae:	4603      	mov	r3, r0
 80008b0:	73fb      	strb	r3, [r7, #15]

    HAL_Delay(100); // Wait for configuration to be written (reduced from 200ms)
 80008b2:	2064      	movs	r0, #100	@ 0x64
 80008b4:	f000 fe3e 	bl	8001534 <HAL_Delay>

    // Return to normal mode
    LoRa_SetMode(LORA_MODE_NORMAL);
 80008b8:	2000      	movs	r0, #0
 80008ba:	f7ff ff4b 	bl	8000754 <LoRa_SetMode>

    return (status == HAL_OK);
 80008be:	7bfb      	ldrb	r3, [r7, #15]
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	bf0c      	ite	eq
 80008c4:	2301      	moveq	r3, #1
 80008c6:	2300      	movne	r3, #0
 80008c8:	b2db      	uxtb	r3, r3
}
 80008ca:	4618      	mov	r0, r3
 80008cc:	3710      	adds	r7, #16
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	200001c6 	.word	0x200001c6
 80008d8:	200001b4 	.word	0x200001b4

080008dc <LoRa_SendCSV>:
  * @param  sw: pointer to Switch_Data_t structure
  * @param  var: pointer to Var_Data_t structure
  * @retval true if successful, false otherwise
  */
bool LoRa_SendCSV(Joystick_Data_t *joy, Switch_Data_t *sw, Var_Data_t *var)
{
 80008dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008de:	b0e5      	sub	sp, #404	@ 0x194
 80008e0:	af12      	add	r7, sp, #72	@ 0x48
 80008e2:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80008e6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80008ea:	6018      	str	r0, [r3, #0]
 80008ec:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80008f0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80008f4:	6019      	str	r1, [r3, #0]
 80008f6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80008fa:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80008fe:	601a      	str	r2, [r3, #0]
    if (!lora_ready || joy == NULL || sw == NULL || var == NULL || huart_lora == NULL)
 8000900:	4b73      	ldr	r3, [pc, #460]	@ (8000ad0 <LoRa_SendCSV+0x1f4>)
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	f083 0301 	eor.w	r3, r3, #1
 8000908:	b2db      	uxtb	r3, r3
 800090a:	2b00      	cmp	r3, #0
 800090c:	d118      	bne.n	8000940 <LoRa_SendCSV+0x64>
 800090e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000912:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	2b00      	cmp	r3, #0
 800091a:	d011      	beq.n	8000940 <LoRa_SendCSV+0x64>
 800091c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000920:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	2b00      	cmp	r3, #0
 8000928:	d00a      	beq.n	8000940 <LoRa_SendCSV+0x64>
 800092a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800092e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	2b00      	cmp	r3, #0
 8000936:	d003      	beq.n	8000940 <LoRa_SendCSV+0x64>
 8000938:	4b66      	ldr	r3, [pc, #408]	@ (8000ad4 <LoRa_SendCSV+0x1f8>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	2b00      	cmp	r3, #0
 800093e:	d101      	bne.n	8000944 <LoRa_SendCSV+0x68>
    {
        return false;
 8000940:	2300      	movs	r3, #0
 8000942:	e0c0      	b.n	8000ac6 <LoRa_SendCSV+0x1ea>
    int len;

    // Format CSV string (19 fields now with s0 added)
    len = snprintf(csv_buffer, sizeof(csv_buffer),
                   "%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d\r\n",
                   joy->left_x,
 8000944:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000948:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	881b      	ldrh	r3, [r3, #0]
    len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000950:	469c      	mov	ip, r3
                   joy->left_y,
 8000952:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000956:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	885b      	ldrh	r3, [r3, #2]
    len = snprintf(csv_buffer, sizeof(csv_buffer),
 800095e:	633b      	str	r3, [r7, #48]	@ 0x30
                   joy->left_btn1,
 8000960:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000964:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	791b      	ldrb	r3, [r3, #4]
    len = snprintf(csv_buffer, sizeof(csv_buffer),
 800096c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                   joy->left_btn2,
 800096e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000972:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	795b      	ldrb	r3, [r3, #5]
    len = snprintf(csv_buffer, sizeof(csv_buffer),
 800097a:	62bb      	str	r3, [r7, #40]	@ 0x28
                   joy->right_x,
 800097c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000980:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	88db      	ldrh	r3, [r3, #6]
    len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000988:	627b      	str	r3, [r7, #36]	@ 0x24
                   joy->right_y,
 800098a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800098e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	891b      	ldrh	r3, [r3, #8]
    len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000996:	623b      	str	r3, [r7, #32]
                   joy->right_btn1,
 8000998:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800099c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	7a9b      	ldrb	r3, [r3, #10]
    len = snprintf(csv_buffer, sizeof(csv_buffer),
 80009a4:	61fb      	str	r3, [r7, #28]
                   joy->right_btn2,
 80009a6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80009aa:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	7adb      	ldrb	r3, [r3, #11]
    len = snprintf(csv_buffer, sizeof(csv_buffer),
 80009b2:	61bb      	str	r3, [r7, #24]
                   sw->s0,
 80009b4:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80009b8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	781b      	ldrb	r3, [r3, #0]
    len = snprintf(csv_buffer, sizeof(csv_buffer),
 80009c0:	617b      	str	r3, [r7, #20]
                   sw->s1_1,
 80009c2:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80009c6:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	785b      	ldrb	r3, [r3, #1]
    len = snprintf(csv_buffer, sizeof(csv_buffer),
 80009ce:	613b      	str	r3, [r7, #16]
                   sw->s1_2,
 80009d0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80009d4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	789b      	ldrb	r3, [r3, #2]
    len = snprintf(csv_buffer, sizeof(csv_buffer),
 80009dc:	60fb      	str	r3, [r7, #12]
                   sw->s2_1,
 80009de:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80009e2:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	78db      	ldrb	r3, [r3, #3]
    len = snprintf(csv_buffer, sizeof(csv_buffer),
 80009ea:	60bb      	str	r3, [r7, #8]
                   sw->s2_2,
 80009ec:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80009f0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	791b      	ldrb	r3, [r3, #4]
    len = snprintf(csv_buffer, sizeof(csv_buffer),
 80009f8:	607b      	str	r3, [r7, #4]
                   sw->s4_1,
 80009fa:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80009fe:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	795b      	ldrb	r3, [r3, #5]
    len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000a06:	461e      	mov	r6, r3
                   sw->s4_2,
 8000a08:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000a0c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	799b      	ldrb	r3, [r3, #6]
    len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000a14:	461d      	mov	r5, r3
                   sw->s5_1,
 8000a16:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000a1a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	79db      	ldrb	r3, [r3, #7]
    len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000a22:	461c      	mov	r4, r3
                   sw->s5_2,
 8000a24:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000a28:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	7a1b      	ldrb	r3, [r3, #8]
    len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000a30:	4619      	mov	r1, r3
                   var->r1,
 8000a32:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000a36:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	881b      	ldrh	r3, [r3, #0]
    len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000a3e:	461a      	mov	r2, r3
                   var->r8);
 8000a40:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000a44:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	885b      	ldrh	r3, [r3, #2]
    len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000a4c:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8000a50:	9311      	str	r3, [sp, #68]	@ 0x44
 8000a52:	9210      	str	r2, [sp, #64]	@ 0x40
 8000a54:	910f      	str	r1, [sp, #60]	@ 0x3c
 8000a56:	940e      	str	r4, [sp, #56]	@ 0x38
 8000a58:	950d      	str	r5, [sp, #52]	@ 0x34
 8000a5a:	960c      	str	r6, [sp, #48]	@ 0x30
 8000a5c:	687a      	ldr	r2, [r7, #4]
 8000a5e:	920b      	str	r2, [sp, #44]	@ 0x2c
 8000a60:	68ba      	ldr	r2, [r7, #8]
 8000a62:	920a      	str	r2, [sp, #40]	@ 0x28
 8000a64:	68fa      	ldr	r2, [r7, #12]
 8000a66:	9209      	str	r2, [sp, #36]	@ 0x24
 8000a68:	693a      	ldr	r2, [r7, #16]
 8000a6a:	9208      	str	r2, [sp, #32]
 8000a6c:	697a      	ldr	r2, [r7, #20]
 8000a6e:	9207      	str	r2, [sp, #28]
 8000a70:	69ba      	ldr	r2, [r7, #24]
 8000a72:	9206      	str	r2, [sp, #24]
 8000a74:	69fa      	ldr	r2, [r7, #28]
 8000a76:	9205      	str	r2, [sp, #20]
 8000a78:	6a3a      	ldr	r2, [r7, #32]
 8000a7a:	9204      	str	r2, [sp, #16]
 8000a7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000a7e:	9203      	str	r2, [sp, #12]
 8000a80:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000a82:	9202      	str	r2, [sp, #8]
 8000a84:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000a86:	9201      	str	r2, [sp, #4]
 8000a88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a8a:	9300      	str	r3, [sp, #0]
 8000a8c:	4663      	mov	r3, ip
 8000a8e:	4a12      	ldr	r2, [pc, #72]	@ (8000ad8 <LoRa_SendCSV+0x1fc>)
 8000a90:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a94:	f008 fbc6 	bl	8009224 <sniprintf>
 8000a98:	f8c7 0144 	str.w	r0, [r7, #324]	@ 0x144

    // Send via UART
    HAL_StatusTypeDef status = HAL_UART_Transmit(huart_lora, (uint8_t*)csv_buffer, len, LORA_TIMEOUT);
 8000a9c:	4b0d      	ldr	r3, [pc, #52]	@ (8000ad4 <LoRa_SendCSV+0x1f8>)
 8000a9e:	6818      	ldr	r0, [r3, #0]
 8000aa0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8000aa4:	b29a      	uxth	r2, r3
 8000aa6:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8000aaa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000aae:	f003 fb9b 	bl	80041e8 <HAL_UART_Transmit>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	f887 3143 	strb.w	r3, [r7, #323]	@ 0x143

    return (status == HAL_OK);
 8000ab8:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	bf0c      	ite	eq
 8000ac0:	2301      	moveq	r3, #1
 8000ac2:	2300      	movne	r3, #0
 8000ac4:	b2db      	uxtb	r3, r3
}
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f507 77a6 	add.w	r7, r7, #332	@ 0x14c
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ad0:	200001c6 	.word	0x200001c6
 8000ad4:	200001b4 	.word	0x200001b4
 8000ad8:	08009ba4 	.word	0x08009ba4

08000adc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000adc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ade:	b0dd      	sub	sp, #372	@ 0x174
 8000ae0:	af12      	add	r7, sp, #72	@ 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ae2:	f000 fcb5 	bl	8001450 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ae6:	f000 f93b 	bl	8000d60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000aea:	f000 fa21 	bl	8000f30 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000aee:	f000 f9a3 	bl	8000e38 <MX_ADC1_Init>
  MX_USB_DEVICE_Init();
 8000af2:	f007 fe7d 	bl	80087f0 <MX_USB_DEVICE_Init>
  MX_USART1_UART_Init();
 8000af6:	f000 f9f1 	bl	8000edc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  // Initialize M0 and M1 pins for LoRa configuration
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000afa:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8000afe:	2200      	movs	r2, #0
 8000b00:	601a      	str	r2, [r3, #0]
 8000b02:	605a      	str	r2, [r3, #4]
 8000b04:	609a      	str	r2, [r3, #8]
 8000b06:	60da      	str	r2, [r3, #12]
 8000b08:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;  // PB8=M0, PB9=M1
 8000b0a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000b0e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b12:	2301      	movs	r3, #1
 8000b14:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b24:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8000b28:	4619      	mov	r1, r3
 8000b2a:	487f      	ldr	r0, [pc, #508]	@ (8000d28 <main+0x24c>)
 8000b2c:	f001 faac 	bl	8002088 <HAL_GPIO_Init>

  // Initialize all modules
  Joystick_Init(&hadc1);
 8000b30:	487e      	ldr	r0, [pc, #504]	@ (8000d2c <main+0x250>)
 8000b32:	f7ff fd69 	bl	8000608 <Joystick_Init>
  Switch_Init();
 8000b36:	f000 faef 	bl	8001118 <Switch_Init>
  Var_Init(&hadc1);
 8000b3a:	487c      	ldr	r0, [pc, #496]	@ (8000d2c <main+0x250>)
 8000b3c:	f000 fbea 	bl	8001314 <Var_Init>
  LoRa_Init(&huart1, GPIOB, GPIO_PIN_8, GPIOB, GPIO_PIN_9);
 8000b40:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b44:	9300      	str	r3, [sp, #0]
 8000b46:	4b78      	ldr	r3, [pc, #480]	@ (8000d28 <main+0x24c>)
 8000b48:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b4c:	4976      	ldr	r1, [pc, #472]	@ (8000d28 <main+0x24c>)
 8000b4e:	4878      	ldr	r0, [pc, #480]	@ (8000d30 <main+0x254>)
 8000b50:	f7ff fe42 	bl	80007d8 <LoRa_Init>

  // Wait for USB to be ready (reduced from 2000ms)
  HAL_Delay(1000);
 8000b54:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000b58:	f000 fcec 	bl	8001534 <HAL_Delay>

  // Send startup message to USB
  char *startup_msg = "\r\n=== LoRa Transmitter ===\r\n";
 8000b5c:	4b75      	ldr	r3, [pc, #468]	@ (8000d34 <main+0x258>)
 8000b5e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  CDC_Transmit_FS((uint8_t*)startup_msg, strlen(startup_msg));
 8000b62:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 8000b66:	f7ff fb3b 	bl	80001e0 <strlen>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	b29b      	uxth	r3, r3
 8000b6e:	4619      	mov	r1, r3
 8000b70:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 8000b74:	f007 fefa 	bl	800896c <CDC_Transmit_FS>
  HAL_Delay(20);
 8000b78:	2014      	movs	r0, #20
 8000b7a:	f000 fcdb 	bl	8001534 <HAL_Delay>

  // Configure LoRa module
  char *config_msg = "Configuring LoRa...\r\n";
 8000b7e:	4b6e      	ldr	r3, [pc, #440]	@ (8000d38 <main+0x25c>)
 8000b80:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  CDC_Transmit_FS((uint8_t*)config_msg, strlen(config_msg));
 8000b84:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 8000b88:	f7ff fb2a 	bl	80001e0 <strlen>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	b29b      	uxth	r3, r3
 8000b90:	4619      	mov	r1, r3
 8000b92:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 8000b96:	f007 fee9 	bl	800896c <CDC_Transmit_FS>

  if (LoRa_Configure())
 8000b9a:	f7ff fe57 	bl	800084c <LoRa_Configure>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d00e      	beq.n	8000bc2 <main+0xe6>
  {
      char *success_msg = "LoRa configured successfully!\r\n";
 8000ba4:	4b65      	ldr	r3, [pc, #404]	@ (8000d3c <main+0x260>)
 8000ba6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
      CDC_Transmit_FS((uint8_t*)success_msg, strlen(success_msg));
 8000baa:	f8d7 0118 	ldr.w	r0, [r7, #280]	@ 0x118
 8000bae:	f7ff fb17 	bl	80001e0 <strlen>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	b29b      	uxth	r3, r3
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	f8d7 0118 	ldr.w	r0, [r7, #280]	@ 0x118
 8000bbc:	f007 fed6 	bl	800896c <CDC_Transmit_FS>
 8000bc0:	e00d      	b.n	8000bde <main+0x102>
  }
  else
  {
      char *fail_msg = "LoRa configuration failed!\r\n";
 8000bc2:	4b5f      	ldr	r3, [pc, #380]	@ (8000d40 <main+0x264>)
 8000bc4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
      CDC_Transmit_FS((uint8_t*)fail_msg, strlen(fail_msg));
 8000bc8:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 8000bcc:	f7ff fb08 	bl	80001e0 <strlen>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	b29b      	uxth	r3, r3
 8000bd4:	4619      	mov	r1, r3
 8000bd6:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 8000bda:	f007 fec7 	bl	800896c <CDC_Transmit_FS>
  }

  HAL_Delay(50);
 8000bde:	2032      	movs	r0, #50	@ 0x32
 8000be0:	f000 fca8 	bl	8001534 <HAL_Delay>

  // Send CSV header to USB
  char *csv_header = "joy_left_x,joy_left_y,joy_left_btn1,joy_left_btn2,joy_right_x,joy_right_y,joy_right_btn1,joy_right_btn2,s0,s1_1,s1_2,s2_1,s2_2,s4_1,s4_2,s5_1,s5_2,r1,r8\r\n";
 8000be4:	4b57      	ldr	r3, [pc, #348]	@ (8000d44 <main+0x268>)
 8000be6:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  CDC_Transmit_FS((uint8_t*)csv_header, strlen(csv_header));
 8000bea:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
 8000bee:	f7ff faf7 	bl	80001e0 <strlen>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	b29b      	uxth	r3, r3
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
 8000bfc:	f007 feb6 	bl	800896c <CDC_Transmit_FS>

  HAL_Delay(50);
 8000c00:	2032      	movs	r0, #50	@ 0x32
 8000c02:	f000 fc97 	bl	8001534 <HAL_Delay>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    // Read all sensors at defined interval
    if (HAL_GetTick() - last_read_time >= SAMPLING_INTERVAL_MS)
 8000c06:	f000 fc89 	bl	800151c <HAL_GetTick>
 8000c0a:	4602      	mov	r2, r0
 8000c0c:	4b4e      	ldr	r3, [pc, #312]	@ (8000d48 <main+0x26c>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	1ad3      	subs	r3, r2, r3
 8000c12:	2b31      	cmp	r3, #49	@ 0x31
 8000c14:	d9f7      	bls.n	8000c06 <main+0x12a>
    {
      last_read_time = HAL_GetTick();
 8000c16:	f000 fc81 	bl	800151c <HAL_GetTick>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	4a4a      	ldr	r2, [pc, #296]	@ (8000d48 <main+0x26c>)
 8000c1e:	6013      	str	r3, [r2, #0]

      // Read all data
      Joystick_Read(&joystick_data);
 8000c20:	484a      	ldr	r0, [pc, #296]	@ (8000d4c <main+0x270>)
 8000c22:	f7ff fd01 	bl	8000628 <Joystick_Read>
      Switch_Read(&switch_data);
 8000c26:	484a      	ldr	r0, [pc, #296]	@ (8000d50 <main+0x274>)
 8000c28:	f000 fa7e 	bl	8001128 <Switch_Read>
      Var_Read(&var_data);
 8000c2c:	4849      	ldr	r0, [pc, #292]	@ (8000d54 <main+0x278>)
 8000c2e:	f000 fb81 	bl	8001334 <Var_Read>

      // Send data via LoRa (CSV format) - non-blocking
      LoRa_SendCSV(&joystick_data, &switch_data, &var_data);
 8000c32:	4a48      	ldr	r2, [pc, #288]	@ (8000d54 <main+0x278>)
 8000c34:	4946      	ldr	r1, [pc, #280]	@ (8000d50 <main+0x274>)
 8000c36:	4845      	ldr	r0, [pc, #276]	@ (8000d4c <main+0x270>)
 8000c38:	f7ff fe50 	bl	80008dc <LoRa_SendCSV>

      // Format complete CSV line for USB - only send occasionally to reduce load
      // Send to USB every 5 samples (200ms) to avoid USB overload
      static uint8_t usb_counter = 0;
      if (++usb_counter >= 5)
 8000c3c:	4b46      	ldr	r3, [pc, #280]	@ (8000d58 <main+0x27c>)
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	3301      	adds	r3, #1
 8000c42:	b2da      	uxtb	r2, r3
 8000c44:	4b44      	ldr	r3, [pc, #272]	@ (8000d58 <main+0x27c>)
 8000c46:	701a      	strb	r2, [r3, #0]
 8000c48:	4b43      	ldr	r3, [pc, #268]	@ (8000d58 <main+0x27c>)
 8000c4a:	781b      	ldrb	r3, [r3, #0]
 8000c4c:	2b04      	cmp	r3, #4
 8000c4e:	d9da      	bls.n	8000c06 <main+0x12a>
      {
        usb_counter = 0;
 8000c50:	4b41      	ldr	r3, [pc, #260]	@ (8000d58 <main+0x27c>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	701a      	strb	r2, [r3, #0]

        char csv_buffer[200];
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
                           "%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d\r\n",
                           joystick_data.left_x,
 8000c56:	4b3d      	ldr	r3, [pc, #244]	@ (8000d4c <main+0x270>)
 8000c58:	881b      	ldrh	r3, [r3, #0]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000c5a:	469c      	mov	ip, r3
                           joystick_data.left_y,
 8000c5c:	4b3b      	ldr	r3, [pc, #236]	@ (8000d4c <main+0x270>)
 8000c5e:	885b      	ldrh	r3, [r3, #2]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000c60:	62fb      	str	r3, [r7, #44]	@ 0x2c
                           joystick_data.left_btn1,
 8000c62:	4b3a      	ldr	r3, [pc, #232]	@ (8000d4c <main+0x270>)
 8000c64:	791b      	ldrb	r3, [r3, #4]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000c66:	62bb      	str	r3, [r7, #40]	@ 0x28
                           joystick_data.left_btn2,
 8000c68:	4b38      	ldr	r3, [pc, #224]	@ (8000d4c <main+0x270>)
 8000c6a:	795b      	ldrb	r3, [r3, #5]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000c6c:	627b      	str	r3, [r7, #36]	@ 0x24
                           joystick_data.right_x,
 8000c6e:	4b37      	ldr	r3, [pc, #220]	@ (8000d4c <main+0x270>)
 8000c70:	88db      	ldrh	r3, [r3, #6]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000c72:	623b      	str	r3, [r7, #32]
                           joystick_data.right_y,
 8000c74:	4b35      	ldr	r3, [pc, #212]	@ (8000d4c <main+0x270>)
 8000c76:	891b      	ldrh	r3, [r3, #8]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000c78:	61fb      	str	r3, [r7, #28]
                           joystick_data.right_btn1,
 8000c7a:	4b34      	ldr	r3, [pc, #208]	@ (8000d4c <main+0x270>)
 8000c7c:	7a9b      	ldrb	r3, [r3, #10]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000c7e:	61bb      	str	r3, [r7, #24]
                           joystick_data.right_btn2,
 8000c80:	4b32      	ldr	r3, [pc, #200]	@ (8000d4c <main+0x270>)
 8000c82:	7adb      	ldrb	r3, [r3, #11]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000c84:	617b      	str	r3, [r7, #20]
                           switch_data.s0,
 8000c86:	4b32      	ldr	r3, [pc, #200]	@ (8000d50 <main+0x274>)
 8000c88:	781b      	ldrb	r3, [r3, #0]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000c8a:	613b      	str	r3, [r7, #16]
                           switch_data.s1_1,
 8000c8c:	4b30      	ldr	r3, [pc, #192]	@ (8000d50 <main+0x274>)
 8000c8e:	785b      	ldrb	r3, [r3, #1]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000c90:	60fb      	str	r3, [r7, #12]
                           switch_data.s1_2,
 8000c92:	4b2f      	ldr	r3, [pc, #188]	@ (8000d50 <main+0x274>)
 8000c94:	789b      	ldrb	r3, [r3, #2]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000c96:	60bb      	str	r3, [r7, #8]
                           switch_data.s2_1,
 8000c98:	4b2d      	ldr	r3, [pc, #180]	@ (8000d50 <main+0x274>)
 8000c9a:	78db      	ldrb	r3, [r3, #3]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000c9c:	607b      	str	r3, [r7, #4]
                           switch_data.s2_2,
 8000c9e:	4b2c      	ldr	r3, [pc, #176]	@ (8000d50 <main+0x274>)
 8000ca0:	791b      	ldrb	r3, [r3, #4]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000ca2:	603b      	str	r3, [r7, #0]
                           switch_data.s4_1,
 8000ca4:	4b2a      	ldr	r3, [pc, #168]	@ (8000d50 <main+0x274>)
 8000ca6:	795b      	ldrb	r3, [r3, #5]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000ca8:	461e      	mov	r6, r3
                           switch_data.s4_2,
 8000caa:	4b29      	ldr	r3, [pc, #164]	@ (8000d50 <main+0x274>)
 8000cac:	799b      	ldrb	r3, [r3, #6]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000cae:	461d      	mov	r5, r3
                           switch_data.s5_1,
 8000cb0:	4b27      	ldr	r3, [pc, #156]	@ (8000d50 <main+0x274>)
 8000cb2:	79db      	ldrb	r3, [r3, #7]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000cb4:	461c      	mov	r4, r3
                           switch_data.s5_2,
 8000cb6:	4b26      	ldr	r3, [pc, #152]	@ (8000d50 <main+0x274>)
 8000cb8:	7a1b      	ldrb	r3, [r3, #8]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000cba:	4619      	mov	r1, r3
                           var_data.r1,
 8000cbc:	4b25      	ldr	r3, [pc, #148]	@ (8000d54 <main+0x278>)
 8000cbe:	881b      	ldrh	r3, [r3, #0]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000cc0:	461a      	mov	r2, r3
                           var_data.r8);
 8000cc2:	4b24      	ldr	r3, [pc, #144]	@ (8000d54 <main+0x278>)
 8000cc4:	885b      	ldrh	r3, [r3, #2]
        int len = snprintf(csv_buffer, sizeof(csv_buffer),
 8000cc6:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8000cca:	9311      	str	r3, [sp, #68]	@ 0x44
 8000ccc:	9210      	str	r2, [sp, #64]	@ 0x40
 8000cce:	910f      	str	r1, [sp, #60]	@ 0x3c
 8000cd0:	940e      	str	r4, [sp, #56]	@ 0x38
 8000cd2:	950d      	str	r5, [sp, #52]	@ 0x34
 8000cd4:	960c      	str	r6, [sp, #48]	@ 0x30
 8000cd6:	683a      	ldr	r2, [r7, #0]
 8000cd8:	920b      	str	r2, [sp, #44]	@ 0x2c
 8000cda:	687a      	ldr	r2, [r7, #4]
 8000cdc:	920a      	str	r2, [sp, #40]	@ 0x28
 8000cde:	68ba      	ldr	r2, [r7, #8]
 8000ce0:	9209      	str	r2, [sp, #36]	@ 0x24
 8000ce2:	68fa      	ldr	r2, [r7, #12]
 8000ce4:	9208      	str	r2, [sp, #32]
 8000ce6:	693a      	ldr	r2, [r7, #16]
 8000ce8:	9207      	str	r2, [sp, #28]
 8000cea:	697a      	ldr	r2, [r7, #20]
 8000cec:	9206      	str	r2, [sp, #24]
 8000cee:	69ba      	ldr	r2, [r7, #24]
 8000cf0:	9205      	str	r2, [sp, #20]
 8000cf2:	69fa      	ldr	r2, [r7, #28]
 8000cf4:	9204      	str	r2, [sp, #16]
 8000cf6:	6a3a      	ldr	r2, [r7, #32]
 8000cf8:	9203      	str	r2, [sp, #12]
 8000cfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000cfc:	9202      	str	r2, [sp, #8]
 8000cfe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d00:	9201      	str	r2, [sp, #4]
 8000d02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d04:	9300      	str	r3, [sp, #0]
 8000d06:	4663      	mov	r3, ip
 8000d08:	4a14      	ldr	r2, [pc, #80]	@ (8000d5c <main+0x280>)
 8000d0a:	21c8      	movs	r1, #200	@ 0xc8
 8000d0c:	f008 fa8a 	bl	8009224 <sniprintf>
 8000d10:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        // Send via USB CDC (non-blocking)
        CDC_Transmit_FS((uint8_t*)csv_buffer, len);
 8000d14:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000d18:	b29a      	uxth	r2, r3
 8000d1a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000d1e:	4611      	mov	r1, r2
 8000d20:	4618      	mov	r0, r3
 8000d22:	f007 fe23 	bl	800896c <CDC_Transmit_FS>
    if (HAL_GetTick() - last_read_time >= SAMPLING_INTERVAL_MS)
 8000d26:	e76e      	b.n	8000c06 <main+0x12a>
 8000d28:	40020400 	.word	0x40020400
 8000d2c:	20000168 	.word	0x20000168
 8000d30:	200001f0 	.word	0x200001f0
 8000d34:	08009be0 	.word	0x08009be0
 8000d38:	08009c00 	.word	0x08009c00
 8000d3c:	08009c18 	.word	0x08009c18
 8000d40:	08009c38 	.word	0x08009c38
 8000d44:	08009c58 	.word	0x08009c58
 8000d48:	200001e4 	.word	0x200001e4
 8000d4c:	200001c8 	.word	0x200001c8
 8000d50:	200001d4 	.word	0x200001d4
 8000d54:	200001e0 	.word	0x200001e0
 8000d58:	200001e8 	.word	0x200001e8
 8000d5c:	08009cf4 	.word	0x08009cf4

08000d60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b094      	sub	sp, #80	@ 0x50
 8000d64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d66:	f107 0320 	add.w	r3, r7, #32
 8000d6a:	2230      	movs	r2, #48	@ 0x30
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4618      	mov	r0, r3
 8000d70:	f008 fa8c 	bl	800928c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d74:	f107 030c 	add.w	r3, r7, #12
 8000d78:	2200      	movs	r2, #0
 8000d7a:	601a      	str	r2, [r3, #0]
 8000d7c:	605a      	str	r2, [r3, #4]
 8000d7e:	609a      	str	r2, [r3, #8]
 8000d80:	60da      	str	r2, [r3, #12]
 8000d82:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d84:	2300      	movs	r3, #0
 8000d86:	60bb      	str	r3, [r7, #8]
 8000d88:	4b29      	ldr	r3, [pc, #164]	@ (8000e30 <SystemClock_Config+0xd0>)
 8000d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d8c:	4a28      	ldr	r2, [pc, #160]	@ (8000e30 <SystemClock_Config+0xd0>)
 8000d8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d92:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d94:	4b26      	ldr	r3, [pc, #152]	@ (8000e30 <SystemClock_Config+0xd0>)
 8000d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d9c:	60bb      	str	r3, [r7, #8]
 8000d9e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000da0:	2300      	movs	r3, #0
 8000da2:	607b      	str	r3, [r7, #4]
 8000da4:	4b23      	ldr	r3, [pc, #140]	@ (8000e34 <SystemClock_Config+0xd4>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000dac:	4a21      	ldr	r2, [pc, #132]	@ (8000e34 <SystemClock_Config+0xd4>)
 8000dae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000db2:	6013      	str	r3, [r2, #0]
 8000db4:	4b1f      	ldr	r3, [pc, #124]	@ (8000e34 <SystemClock_Config+0xd4>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000dbc:	607b      	str	r3, [r7, #4]
 8000dbe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000dc4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000dc8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dca:	2302      	movs	r3, #2
 8000dcc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000dce:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000dd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000dd4:	2319      	movs	r3, #25
 8000dd6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000dd8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000ddc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000dde:	2304      	movs	r3, #4
 8000de0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000de2:	2307      	movs	r3, #7
 8000de4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000de6:	f107 0320 	add.w	r3, r7, #32
 8000dea:	4618      	mov	r0, r3
 8000dec:	f002 fd54 	bl	8003898 <HAL_RCC_OscConfig>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d001      	beq.n	8000dfa <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000df6:	f000 f91d 	bl	8001034 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dfa:	230f      	movs	r3, #15
 8000dfc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dfe:	2302      	movs	r3, #2
 8000e00:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e02:	2300      	movs	r3, #0
 8000e04:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e06:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e0a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e10:	f107 030c 	add.w	r3, r7, #12
 8000e14:	2102      	movs	r1, #2
 8000e16:	4618      	mov	r0, r3
 8000e18:	f002 ffb6 	bl	8003d88 <HAL_RCC_ClockConfig>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d001      	beq.n	8000e26 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000e22:	f000 f907 	bl	8001034 <Error_Handler>
  }
}
 8000e26:	bf00      	nop
 8000e28:	3750      	adds	r7, #80	@ 0x50
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	40023800 	.word	0x40023800
 8000e34:	40007000 	.word	0x40007000

08000e38 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b084      	sub	sp, #16
 8000e3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e3e:	463b      	mov	r3, r7
 8000e40:	2200      	movs	r2, #0
 8000e42:	601a      	str	r2, [r3, #0]
 8000e44:	605a      	str	r2, [r3, #4]
 8000e46:	609a      	str	r2, [r3, #8]
 8000e48:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000e4a:	4b21      	ldr	r3, [pc, #132]	@ (8000ed0 <MX_ADC1_Init+0x98>)
 8000e4c:	4a21      	ldr	r2, [pc, #132]	@ (8000ed4 <MX_ADC1_Init+0x9c>)
 8000e4e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000e50:	4b1f      	ldr	r3, [pc, #124]	@ (8000ed0 <MX_ADC1_Init+0x98>)
 8000e52:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000e56:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e58:	4b1d      	ldr	r3, [pc, #116]	@ (8000ed0 <MX_ADC1_Init+0x98>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000e5e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ed0 <MX_ADC1_Init+0x98>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000e64:	4b1a      	ldr	r3, [pc, #104]	@ (8000ed0 <MX_ADC1_Init+0x98>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e6a:	4b19      	ldr	r3, [pc, #100]	@ (8000ed0 <MX_ADC1_Init+0x98>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e72:	4b17      	ldr	r3, [pc, #92]	@ (8000ed0 <MX_ADC1_Init+0x98>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e78:	4b15      	ldr	r3, [pc, #84]	@ (8000ed0 <MX_ADC1_Init+0x98>)
 8000e7a:	4a17      	ldr	r2, [pc, #92]	@ (8000ed8 <MX_ADC1_Init+0xa0>)
 8000e7c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e7e:	4b14      	ldr	r3, [pc, #80]	@ (8000ed0 <MX_ADC1_Init+0x98>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000e84:	4b12      	ldr	r3, [pc, #72]	@ (8000ed0 <MX_ADC1_Init+0x98>)
 8000e86:	2201      	movs	r2, #1
 8000e88:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000e8a:	4b11      	ldr	r3, [pc, #68]	@ (8000ed0 <MX_ADC1_Init+0x98>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e92:	4b0f      	ldr	r3, [pc, #60]	@ (8000ed0 <MX_ADC1_Init+0x98>)
 8000e94:	2201      	movs	r2, #1
 8000e96:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e98:	480d      	ldr	r0, [pc, #52]	@ (8000ed0 <MX_ADC1_Init+0x98>)
 8000e9a:	f000 fb6f 	bl	800157c <HAL_ADC_Init>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d001      	beq.n	8000ea8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000ea4:	f000 f8c6 	bl	8001034 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000eac:	2301      	movs	r3, #1
 8000eae:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000eb4:	463b      	mov	r3, r7
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	4805      	ldr	r0, [pc, #20]	@ (8000ed0 <MX_ADC1_Init+0x98>)
 8000eba:	f000 fd23 	bl	8001904 <HAL_ADC_ConfigChannel>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d001      	beq.n	8000ec8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000ec4:	f000 f8b6 	bl	8001034 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ec8:	bf00      	nop
 8000eca:	3710      	adds	r7, #16
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	20000168 	.word	0x20000168
 8000ed4:	40012000 	.word	0x40012000
 8000ed8:	0f000001 	.word	0x0f000001

08000edc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ee0:	4b11      	ldr	r3, [pc, #68]	@ (8000f28 <MX_USART1_UART_Init+0x4c>)
 8000ee2:	4a12      	ldr	r2, [pc, #72]	@ (8000f2c <MX_USART1_UART_Init+0x50>)
 8000ee4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000ee6:	4b10      	ldr	r3, [pc, #64]	@ (8000f28 <MX_USART1_UART_Init+0x4c>)
 8000ee8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000eec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000eee:	4b0e      	ldr	r3, [pc, #56]	@ (8000f28 <MX_USART1_UART_Init+0x4c>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ef4:	4b0c      	ldr	r3, [pc, #48]	@ (8000f28 <MX_USART1_UART_Init+0x4c>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000efa:	4b0b      	ldr	r3, [pc, #44]	@ (8000f28 <MX_USART1_UART_Init+0x4c>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000f00:	4b09      	ldr	r3, [pc, #36]	@ (8000f28 <MX_USART1_UART_Init+0x4c>)
 8000f02:	220c      	movs	r2, #12
 8000f04:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f06:	4b08      	ldr	r3, [pc, #32]	@ (8000f28 <MX_USART1_UART_Init+0x4c>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f0c:	4b06      	ldr	r3, [pc, #24]	@ (8000f28 <MX_USART1_UART_Init+0x4c>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000f12:	4805      	ldr	r0, [pc, #20]	@ (8000f28 <MX_USART1_UART_Init+0x4c>)
 8000f14:	f003 f918 	bl	8004148 <HAL_UART_Init>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000f1e:	f000 f889 	bl	8001034 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000f22:	bf00      	nop
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	200001f0 	.word	0x200001f0
 8000f2c:	40011000 	.word	0x40011000

08000f30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b088      	sub	sp, #32
 8000f34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f36:	f107 030c 	add.w	r3, r7, #12
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	601a      	str	r2, [r3, #0]
 8000f3e:	605a      	str	r2, [r3, #4]
 8000f40:	609a      	str	r2, [r3, #8]
 8000f42:	60da      	str	r2, [r3, #12]
 8000f44:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f46:	2300      	movs	r3, #0
 8000f48:	60bb      	str	r3, [r7, #8]
 8000f4a:	4b37      	ldr	r3, [pc, #220]	@ (8001028 <MX_GPIO_Init+0xf8>)
 8000f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f4e:	4a36      	ldr	r2, [pc, #216]	@ (8001028 <MX_GPIO_Init+0xf8>)
 8000f50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f56:	4b34      	ldr	r3, [pc, #208]	@ (8001028 <MX_GPIO_Init+0xf8>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f5e:	60bb      	str	r3, [r7, #8]
 8000f60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f62:	2300      	movs	r3, #0
 8000f64:	607b      	str	r3, [r7, #4]
 8000f66:	4b30      	ldr	r3, [pc, #192]	@ (8001028 <MX_GPIO_Init+0xf8>)
 8000f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f6a:	4a2f      	ldr	r2, [pc, #188]	@ (8001028 <MX_GPIO_Init+0xf8>)
 8000f6c:	f043 0301 	orr.w	r3, r3, #1
 8000f70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f72:	4b2d      	ldr	r3, [pc, #180]	@ (8001028 <MX_GPIO_Init+0xf8>)
 8000f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f76:	f003 0301 	and.w	r3, r3, #1
 8000f7a:	607b      	str	r3, [r7, #4]
 8000f7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f7e:	2300      	movs	r3, #0
 8000f80:	603b      	str	r3, [r7, #0]
 8000f82:	4b29      	ldr	r3, [pc, #164]	@ (8001028 <MX_GPIO_Init+0xf8>)
 8000f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f86:	4a28      	ldr	r2, [pc, #160]	@ (8001028 <MX_GPIO_Init+0xf8>)
 8000f88:	f043 0302 	orr.w	r3, r3, #2
 8000f8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f8e:	4b26      	ldr	r3, [pc, #152]	@ (8001028 <MX_GPIO_Init+0xf8>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f92:	f003 0302 	and.w	r3, r3, #2
 8000f96:	603b      	str	r3, [r7, #0]
 8000f98:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000fa0:	4822      	ldr	r0, [pc, #136]	@ (800102c <MX_GPIO_Init+0xfc>)
 8000fa2:	f001 fa0d 	bl	80023c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : JOY_LEFT_BTN2_Pin JOY_LEFT_BTN1_Pin S2_2_Pin S5_1_Pin */
  GPIO_InitStruct.Pin = JOY_LEFT_BTN2_Pin|JOY_LEFT_BTN1_Pin|S2_2_Pin|S5_1_Pin;
 8000fa6:	f248 0338 	movw	r3, #32824	@ 0x8038
 8000faa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fac:	2300      	movs	r3, #0
 8000fae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000fb0:	2302      	movs	r3, #2
 8000fb2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fb4:	f107 030c 	add.w	r3, r7, #12
 8000fb8:	4619      	mov	r1, r3
 8000fba:	481c      	ldr	r0, [pc, #112]	@ (800102c <MX_GPIO_Init+0xfc>)
 8000fbc:	f001 f864 	bl	8002088 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 (UART1 TX) */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000fc0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000fc4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc6:	2302      	movs	r3, #2
 8000fc8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fce:	2303      	movs	r3, #3
 8000fd0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000fd2:	2307      	movs	r3, #7
 8000fd4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd6:	f107 030c 	add.w	r3, r7, #12
 8000fda:	4619      	mov	r1, r3
 8000fdc:	4813      	ldr	r0, [pc, #76]	@ (800102c <MX_GPIO_Init+0xfc>)
 8000fde:	f001 f853 	bl	8002088 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 (UART1 RX) */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000fe2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000fe6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fe8:	2302      	movs	r3, #2
 8000fea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fec:	2300      	movs	r3, #0
 8000fee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ff0:	2303      	movs	r3, #3
 8000ff2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000ff4:	2307      	movs	r3, #7
 8000ff6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ff8:	f107 030c 	add.w	r3, r7, #12
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	480b      	ldr	r0, [pc, #44]	@ (800102c <MX_GPIO_Init+0xfc>)
 8001000:	f001 f842 	bl	8002088 <HAL_GPIO_Init>

  /*Configure GPIO pins : JOY_RIGHT_BTN2_Pin JOY_RIGHT_BTN1_Pin S2_1_Pin S1_2_Pin
                           S1_1_Pin S4_2_Pin S4_1_Pin S5_2_Pin */
  GPIO_InitStruct.Pin = JOY_RIGHT_BTN2_Pin|JOY_RIGHT_BTN1_Pin|S2_1_Pin|S1_2_Pin
 8001004:	f24e 1333 	movw	r3, #57651	@ 0xe133
 8001008:	60fb      	str	r3, [r7, #12]
                          |S1_1_Pin|S4_2_Pin|S4_1_Pin|S5_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800100a:	2300      	movs	r3, #0
 800100c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800100e:	2302      	movs	r3, #2
 8001010:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001012:	f107 030c 	add.w	r3, r7, #12
 8001016:	4619      	mov	r1, r3
 8001018:	4805      	ldr	r0, [pc, #20]	@ (8001030 <MX_GPIO_Init+0x100>)
 800101a:	f001 f835 	bl	8002088 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800101e:	bf00      	nop
 8001020:	3720      	adds	r7, #32
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	40023800 	.word	0x40023800
 800102c:	40020000 	.word	0x40020000
 8001030:	40020400 	.word	0x40020400

08001034 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001038:	b672      	cpsid	i
}
 800103a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800103c:	bf00      	nop
 800103e:	e7fd      	b.n	800103c <Error_Handler+0x8>

08001040 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001046:	2300      	movs	r3, #0
 8001048:	607b      	str	r3, [r7, #4]
 800104a:	4b10      	ldr	r3, [pc, #64]	@ (800108c <HAL_MspInit+0x4c>)
 800104c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800104e:	4a0f      	ldr	r2, [pc, #60]	@ (800108c <HAL_MspInit+0x4c>)
 8001050:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001054:	6453      	str	r3, [r2, #68]	@ 0x44
 8001056:	4b0d      	ldr	r3, [pc, #52]	@ (800108c <HAL_MspInit+0x4c>)
 8001058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800105a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800105e:	607b      	str	r3, [r7, #4]
 8001060:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001062:	2300      	movs	r3, #0
 8001064:	603b      	str	r3, [r7, #0]
 8001066:	4b09      	ldr	r3, [pc, #36]	@ (800108c <HAL_MspInit+0x4c>)
 8001068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800106a:	4a08      	ldr	r2, [pc, #32]	@ (800108c <HAL_MspInit+0x4c>)
 800106c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001070:	6413      	str	r3, [r2, #64]	@ 0x40
 8001072:	4b06      	ldr	r3, [pc, #24]	@ (800108c <HAL_MspInit+0x4c>)
 8001074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001076:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800107a:	603b      	str	r3, [r7, #0]
 800107c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800107e:	bf00      	nop
 8001080:	370c      	adds	r7, #12
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop
 800108c:	40023800 	.word	0x40023800

08001090 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001094:	bf00      	nop
 8001096:	e7fd      	b.n	8001094 <NMI_Handler+0x4>

08001098 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800109c:	bf00      	nop
 800109e:	e7fd      	b.n	800109c <HardFault_Handler+0x4>

080010a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010a4:	bf00      	nop
 80010a6:	e7fd      	b.n	80010a4 <MemManage_Handler+0x4>

080010a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010ac:	bf00      	nop
 80010ae:	e7fd      	b.n	80010ac <BusFault_Handler+0x4>

080010b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010b4:	bf00      	nop
 80010b6:	e7fd      	b.n	80010b4 <UsageFault_Handler+0x4>

080010b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010bc:	bf00      	nop
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr

080010c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010c6:	b480      	push	{r7}
 80010c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010ca:	bf00      	nop
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr

080010d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010d8:	bf00      	nop
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr

080010e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010e2:	b580      	push	{r7, lr}
 80010e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010e6:	f000 fa05 	bl	80014f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010ea:	bf00      	nop
 80010ec:	bd80      	pop	{r7, pc}
	...

080010f0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80010f4:	4802      	ldr	r0, [pc, #8]	@ (8001100 <USART1_IRQHandler+0x10>)
 80010f6:	f003 f903 	bl	8004300 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80010fa:	bf00      	nop
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	200001f0 	.word	0x200001f0

08001104 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001108:	4802      	ldr	r0, [pc, #8]	@ (8001114 <OTG_FS_IRQHandler+0x10>)
 800110a:	f001 fab6 	bl	800267a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800110e:	bf00      	nop
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	20001720 	.word	0x20001720

08001118 <Switch_Init>:
  * @brief  Initialize switch module
  * @note   GPIO initialization is handled by MX_GPIO_Init()
  * @retval None
  */
void Switch_Init(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
    // GPIO initialization is already handled by CubeMX generated code
    // This function is kept for future expansion if needed
}
 800111c:	bf00      	nop
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr
	...

08001128 <Switch_Read>:
  * @brief  Read all switch states
  * @param  data: pointer to Switch_Data_t structure
  * @retval None
  */
void Switch_Read(Switch_Data_t *data)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
    if (data == NULL)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d04e      	beq.n	80011d4 <Switch_Read+0xac>
    {
        return;
    }

    // Read all switch states (Pull-down configuration: 1=pressed, 0=released)
    data->s0 = HAL_GPIO_ReadPin(S0_GPIO_Port, S0_Pin);          // PB12
 8001136:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800113a:	4828      	ldr	r0, [pc, #160]	@ (80011dc <Switch_Read+0xb4>)
 800113c:	f001 f928 	bl	8002390 <HAL_GPIO_ReadPin>
 8001140:	4603      	mov	r3, r0
 8001142:	461a      	mov	r2, r3
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	701a      	strb	r2, [r3, #0]
    data->s1_1 = HAL_GPIO_ReadPin(S1_1_GPIO_Port, S1_1_Pin);    // PB5
 8001148:	2110      	movs	r1, #16
 800114a:	4824      	ldr	r0, [pc, #144]	@ (80011dc <Switch_Read+0xb4>)
 800114c:	f001 f920 	bl	8002390 <HAL_GPIO_ReadPin>
 8001150:	4603      	mov	r3, r0
 8001152:	461a      	mov	r2, r3
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	705a      	strb	r2, [r3, #1]
    data->s1_2 = HAL_GPIO_ReadPin(S1_2_GPIO_Port, S1_2_Pin);    // PB4
 8001158:	2120      	movs	r1, #32
 800115a:	4820      	ldr	r0, [pc, #128]	@ (80011dc <Switch_Read+0xb4>)
 800115c:	f001 f918 	bl	8002390 <HAL_GPIO_ReadPin>
 8001160:	4603      	mov	r3, r0
 8001162:	461a      	mov	r2, r3
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	709a      	strb	r2, [r3, #2]
    data->s2_1 = HAL_GPIO_ReadPin(S2_1_GPIO_Port, S2_1_Pin);    // PB3
 8001168:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800116c:	481c      	ldr	r0, [pc, #112]	@ (80011e0 <Switch_Read+0xb8>)
 800116e:	f001 f90f 	bl	8002390 <HAL_GPIO_ReadPin>
 8001172:	4603      	mov	r3, r0
 8001174:	461a      	mov	r2, r3
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	70da      	strb	r2, [r3, #3]
    data->s2_2 = HAL_GPIO_ReadPin(S2_2_GPIO_Port, S2_2_Pin);    // PA15
 800117a:	2108      	movs	r1, #8
 800117c:	4817      	ldr	r0, [pc, #92]	@ (80011dc <Switch_Read+0xb4>)
 800117e:	f001 f907 	bl	8002390 <HAL_GPIO_ReadPin>
 8001182:	4603      	mov	r3, r0
 8001184:	461a      	mov	r2, r3
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	711a      	strb	r2, [r3, #4]
    data->s4_1 = HAL_GPIO_ReadPin(S4_1_GPIO_Port, S4_1_Pin);    // PB14
 800118a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800118e:	4813      	ldr	r0, [pc, #76]	@ (80011dc <Switch_Read+0xb4>)
 8001190:	f001 f8fe 	bl	8002390 <HAL_GPIO_ReadPin>
 8001194:	4603      	mov	r3, r0
 8001196:	461a      	mov	r2, r3
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	715a      	strb	r2, [r3, #5]
    data->s4_2 = HAL_GPIO_ReadPin(S4_2_GPIO_Port, S4_2_Pin);    // PB13
 800119c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80011a0:	480e      	ldr	r0, [pc, #56]	@ (80011dc <Switch_Read+0xb4>)
 80011a2:	f001 f8f5 	bl	8002390 <HAL_GPIO_ReadPin>
 80011a6:	4603      	mov	r3, r0
 80011a8:	461a      	mov	r2, r3
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	719a      	strb	r2, [r3, #6]
    data->s5_1 = HAL_GPIO_ReadPin(S5_1_GPIO_Port, S5_1_Pin);    // PA8
 80011ae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80011b2:	480a      	ldr	r0, [pc, #40]	@ (80011dc <Switch_Read+0xb4>)
 80011b4:	f001 f8ec 	bl	8002390 <HAL_GPIO_ReadPin>
 80011b8:	4603      	mov	r3, r0
 80011ba:	461a      	mov	r2, r3
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	71da      	strb	r2, [r3, #7]
    data->s5_2 = HAL_GPIO_ReadPin(S5_2_GPIO_Port, S5_2_Pin);    // PB15
 80011c0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011c4:	4806      	ldr	r0, [pc, #24]	@ (80011e0 <Switch_Read+0xb8>)
 80011c6:	f001 f8e3 	bl	8002390 <HAL_GPIO_ReadPin>
 80011ca:	4603      	mov	r3, r0
 80011cc:	461a      	mov	r2, r3
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	721a      	strb	r2, [r3, #8]
 80011d2:	e000      	b.n	80011d6 <Switch_Read+0xae>
        return;
 80011d4:	bf00      	nop
}
 80011d6:	3708      	adds	r7, #8
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	40020400 	.word	0x40020400
 80011e0:	40020000 	.word	0x40020000

080011e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b086      	sub	sp, #24
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011ec:	4a14      	ldr	r2, [pc, #80]	@ (8001240 <_sbrk+0x5c>)
 80011ee:	4b15      	ldr	r3, [pc, #84]	@ (8001244 <_sbrk+0x60>)
 80011f0:	1ad3      	subs	r3, r2, r3
 80011f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011f8:	4b13      	ldr	r3, [pc, #76]	@ (8001248 <_sbrk+0x64>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d102      	bne.n	8001206 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001200:	4b11      	ldr	r3, [pc, #68]	@ (8001248 <_sbrk+0x64>)
 8001202:	4a12      	ldr	r2, [pc, #72]	@ (800124c <_sbrk+0x68>)
 8001204:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001206:	4b10      	ldr	r3, [pc, #64]	@ (8001248 <_sbrk+0x64>)
 8001208:	681a      	ldr	r2, [r3, #0]
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	4413      	add	r3, r2
 800120e:	693a      	ldr	r2, [r7, #16]
 8001210:	429a      	cmp	r2, r3
 8001212:	d207      	bcs.n	8001224 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001214:	f008 f842 	bl	800929c <__errno>
 8001218:	4603      	mov	r3, r0
 800121a:	220c      	movs	r2, #12
 800121c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800121e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001222:	e009      	b.n	8001238 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001224:	4b08      	ldr	r3, [pc, #32]	@ (8001248 <_sbrk+0x64>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800122a:	4b07      	ldr	r3, [pc, #28]	@ (8001248 <_sbrk+0x64>)
 800122c:	681a      	ldr	r2, [r3, #0]
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4413      	add	r3, r2
 8001232:	4a05      	ldr	r2, [pc, #20]	@ (8001248 <_sbrk+0x64>)
 8001234:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001236:	68fb      	ldr	r3, [r7, #12]
}
 8001238:	4618      	mov	r0, r3
 800123a:	3718      	adds	r7, #24
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	20018000 	.word	0x20018000
 8001244:	00000400 	.word	0x00000400
 8001248:	200001ec 	.word	0x200001ec
 800124c:	20001f70 	.word	0x20001f70

08001250 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001254:	4b06      	ldr	r3, [pc, #24]	@ (8001270 <SystemInit+0x20>)
 8001256:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800125a:	4a05      	ldr	r2, [pc, #20]	@ (8001270 <SystemInit+0x20>)
 800125c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001260:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001264:	bf00      	nop
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	e000ed00 	.word	0xe000ed00

08001274 <HAL_UART_MspInit>:
  /* USER CODE END USART1_Init 2 */

}

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b08a      	sub	sp, #40	@ 0x28
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800127c:	f107 0314 	add.w	r3, r7, #20
 8001280:	2200      	movs	r2, #0
 8001282:	601a      	str	r2, [r3, #0]
 8001284:	605a      	str	r2, [r3, #4]
 8001286:	609a      	str	r2, [r3, #8]
 8001288:	60da      	str	r2, [r3, #12]
 800128a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a1d      	ldr	r2, [pc, #116]	@ (8001308 <HAL_UART_MspInit+0x94>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d134      	bne.n	8001300 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001296:	2300      	movs	r3, #0
 8001298:	613b      	str	r3, [r7, #16]
 800129a:	4b1c      	ldr	r3, [pc, #112]	@ (800130c <HAL_UART_MspInit+0x98>)
 800129c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800129e:	4a1b      	ldr	r2, [pc, #108]	@ (800130c <HAL_UART_MspInit+0x98>)
 80012a0:	f043 0310 	orr.w	r3, r3, #16
 80012a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80012a6:	4b19      	ldr	r3, [pc, #100]	@ (800130c <HAL_UART_MspInit+0x98>)
 80012a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012aa:	f003 0310 	and.w	r3, r3, #16
 80012ae:	613b      	str	r3, [r7, #16]
 80012b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b2:	2300      	movs	r3, #0
 80012b4:	60fb      	str	r3, [r7, #12]
 80012b6:	4b15      	ldr	r3, [pc, #84]	@ (800130c <HAL_UART_MspInit+0x98>)
 80012b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ba:	4a14      	ldr	r2, [pc, #80]	@ (800130c <HAL_UART_MspInit+0x98>)
 80012bc:	f043 0301 	orr.w	r3, r3, #1
 80012c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012c2:	4b12      	ldr	r3, [pc, #72]	@ (800130c <HAL_UART_MspInit+0x98>)
 80012c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c6:	f003 0301 	and.w	r3, r3, #1
 80012ca:	60fb      	str	r3, [r7, #12]
 80012cc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80012ce:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80012d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d4:	2302      	movs	r3, #2
 80012d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d8:	2300      	movs	r3, #0
 80012da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012dc:	2303      	movs	r3, #3
 80012de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80012e0:	2307      	movs	r3, #7
 80012e2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012e4:	f107 0314 	add.w	r3, r7, #20
 80012e8:	4619      	mov	r1, r3
 80012ea:	4809      	ldr	r0, [pc, #36]	@ (8001310 <HAL_UART_MspInit+0x9c>)
 80012ec:	f000 fecc 	bl	8002088 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80012f0:	2200      	movs	r2, #0
 80012f2:	2100      	movs	r1, #0
 80012f4:	2025      	movs	r0, #37	@ 0x25
 80012f6:	f000 fdfe 	bl	8001ef6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80012fa:	2025      	movs	r0, #37	@ 0x25
 80012fc:	f000 fe17 	bl	8001f2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001300:	bf00      	nop
 8001302:	3728      	adds	r7, #40	@ 0x28
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	40011000 	.word	0x40011000
 800130c:	40023800 	.word	0x40023800
 8001310:	40020000 	.word	0x40020000

08001314 <Var_Init>:
  * @brief  Initialize variable resistor module
  * @param  hadc: pointer to ADC handle
  * @retval None
  */
void Var_Init(ADC_HandleTypeDef *hadc)
{
 8001314:	b480      	push	{r7}
 8001316:	b083      	sub	sp, #12
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
    hadc_var = hadc;
 800131c:	4a04      	ldr	r2, [pc, #16]	@ (8001330 <Var_Init+0x1c>)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	6013      	str	r3, [r2, #0]
}
 8001322:	bf00      	nop
 8001324:	370c      	adds	r7, #12
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr
 800132e:	bf00      	nop
 8001330:	20000238 	.word	0x20000238

08001334 <Var_Read>:
  * @brief  Read all variable resistor values
  * @param  data: pointer to Var_Data_t structure
  * @retval None
  */
void Var_Read(Var_Data_t *data)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
    if (data == NULL || hadc_var == NULL)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d012      	beq.n	8001368 <Var_Read+0x34>
 8001342:	4b0b      	ldr	r3, [pc, #44]	@ (8001370 <Var_Read+0x3c>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d00e      	beq.n	8001368 <Var_Read+0x34>
    {
        return;
    }

    // Read R1 (PA1)
    data->r1 = Var_ReadChannel(VAR_R1_CHANNEL);
 800134a:	2001      	movs	r0, #1
 800134c:	f000 f812 	bl	8001374 <Var_ReadChannel>
 8001350:	4603      	mov	r3, r0
 8001352:	461a      	mov	r2, r3
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	801a      	strh	r2, [r3, #0]

    // Read R8 (PA0)
    data->r8 = Var_ReadChannel(VAR_R8_CHANNEL);
 8001358:	2000      	movs	r0, #0
 800135a:	f000 f80b 	bl	8001374 <Var_ReadChannel>
 800135e:	4603      	mov	r3, r0
 8001360:	461a      	mov	r2, r3
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	805a      	strh	r2, [r3, #2]
 8001366:	e000      	b.n	800136a <Var_Read+0x36>
        return;
 8001368:	bf00      	nop
}
 800136a:	3708      	adds	r7, #8
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	20000238 	.word	0x20000238

08001374 <Var_ReadChannel>:
  * @brief  Read single channel from ADC
  * @param  channel: ADC channel to read
  * @retval ADC value (0-4095)
  */
static uint16_t Var_ReadChannel(uint32_t channel)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b088      	sub	sp, #32
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 800137c:	f107 030c 	add.w	r3, r7, #12
 8001380:	2200      	movs	r2, #0
 8001382:	601a      	str	r2, [r3, #0]
 8001384:	605a      	str	r2, [r3, #4]
 8001386:	609a      	str	r2, [r3, #8]
 8001388:	60da      	str	r2, [r3, #12]
    uint16_t adc_value = 0;
 800138a:	2300      	movs	r3, #0
 800138c:	83fb      	strh	r3, [r7, #30]

    // Configure ADC channel
    sConfig.Channel = channel;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	60fb      	str	r3, [r7, #12]
    sConfig.Rank = 1;
 8001392:	2301      	movs	r3, #1
 8001394:	613b      	str	r3, [r7, #16]
    sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;  // Faster (was 84 cycles)
 8001396:	2301      	movs	r3, #1
 8001398:	617b      	str	r3, [r7, #20]

    if (HAL_ADC_ConfigChannel(hadc_var, &sConfig) != HAL_OK)
 800139a:	4b17      	ldr	r3, [pc, #92]	@ (80013f8 <Var_ReadChannel+0x84>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f107 020c 	add.w	r2, r7, #12
 80013a2:	4611      	mov	r1, r2
 80013a4:	4618      	mov	r0, r3
 80013a6:	f000 faad 	bl	8001904 <HAL_ADC_ConfigChannel>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <Var_ReadChannel+0x40>
    {
        return 0;
 80013b0:	2300      	movs	r3, #0
 80013b2:	e01d      	b.n	80013f0 <Var_ReadChannel+0x7c>
    }

    // Start ADC conversion
    if (HAL_ADC_Start(hadc_var) == HAL_OK)
 80013b4:	4b10      	ldr	r3, [pc, #64]	@ (80013f8 <Var_ReadChannel+0x84>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4618      	mov	r0, r3
 80013ba:	f000 f923 	bl	8001604 <HAL_ADC_Start>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d114      	bne.n	80013ee <Var_ReadChannel+0x7a>
    {
        // Wait for conversion to complete
        if (HAL_ADC_PollForConversion(hadc_var, 100) == HAL_OK)
 80013c4:	4b0c      	ldr	r3, [pc, #48]	@ (80013f8 <Var_ReadChannel+0x84>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	2164      	movs	r1, #100	@ 0x64
 80013ca:	4618      	mov	r0, r3
 80013cc:	f000 fa01 	bl	80017d2 <HAL_ADC_PollForConversion>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d106      	bne.n	80013e4 <Var_ReadChannel+0x70>
        {
            adc_value = HAL_ADC_GetValue(hadc_var);
 80013d6:	4b08      	ldr	r3, [pc, #32]	@ (80013f8 <Var_ReadChannel+0x84>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4618      	mov	r0, r3
 80013dc:	f000 fa84 	bl	80018e8 <HAL_ADC_GetValue>
 80013e0:	4603      	mov	r3, r0
 80013e2:	83fb      	strh	r3, [r7, #30]
        }
        HAL_ADC_Stop(hadc_var);
 80013e4:	4b04      	ldr	r3, [pc, #16]	@ (80013f8 <Var_ReadChannel+0x84>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4618      	mov	r0, r3
 80013ea:	f000 f9bf 	bl	800176c <HAL_ADC_Stop>
    }

    return adc_value;
 80013ee:	8bfb      	ldrh	r3, [r7, #30]
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	3720      	adds	r7, #32
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	20000238 	.word	0x20000238

080013fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80013fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001434 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001400:	f7ff ff26 	bl	8001250 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001404:	480c      	ldr	r0, [pc, #48]	@ (8001438 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001406:	490d      	ldr	r1, [pc, #52]	@ (800143c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001408:	4a0d      	ldr	r2, [pc, #52]	@ (8001440 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800140a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800140c:	e002      	b.n	8001414 <LoopCopyDataInit>

0800140e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800140e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001410:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001412:	3304      	adds	r3, #4

08001414 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001414:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001416:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001418:	d3f9      	bcc.n	800140e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800141a:	4a0a      	ldr	r2, [pc, #40]	@ (8001444 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800141c:	4c0a      	ldr	r4, [pc, #40]	@ (8001448 <LoopFillZerobss+0x22>)
  movs r3, #0
 800141e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001420:	e001      	b.n	8001426 <LoopFillZerobss>

08001422 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001422:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001424:	3204      	adds	r2, #4

08001426 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001426:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001428:	d3fb      	bcc.n	8001422 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800142a:	f007 ff3d 	bl	80092a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800142e:	f7ff fb55 	bl	8000adc <main>
  bx  lr    
 8001432:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001434:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001438:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800143c:	2000014c 	.word	0x2000014c
  ldr r2, =_sidata
 8001440:	08009dd4 	.word	0x08009dd4
  ldr r2, =_sbss
 8001444:	2000014c 	.word	0x2000014c
  ldr r4, =_ebss
 8001448:	20001f6c 	.word	0x20001f6c

0800144c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800144c:	e7fe      	b.n	800144c <ADC_IRQHandler>
	...

08001450 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001454:	4b0e      	ldr	r3, [pc, #56]	@ (8001490 <HAL_Init+0x40>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a0d      	ldr	r2, [pc, #52]	@ (8001490 <HAL_Init+0x40>)
 800145a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800145e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001460:	4b0b      	ldr	r3, [pc, #44]	@ (8001490 <HAL_Init+0x40>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a0a      	ldr	r2, [pc, #40]	@ (8001490 <HAL_Init+0x40>)
 8001466:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800146a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800146c:	4b08      	ldr	r3, [pc, #32]	@ (8001490 <HAL_Init+0x40>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4a07      	ldr	r2, [pc, #28]	@ (8001490 <HAL_Init+0x40>)
 8001472:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001476:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001478:	2003      	movs	r0, #3
 800147a:	f000 fd31 	bl	8001ee0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800147e:	200f      	movs	r0, #15
 8001480:	f000 f808 	bl	8001494 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001484:	f7ff fddc 	bl	8001040 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001488:	2300      	movs	r3, #0
}
 800148a:	4618      	mov	r0, r3
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	40023c00 	.word	0x40023c00

08001494 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800149c:	4b12      	ldr	r3, [pc, #72]	@ (80014e8 <HAL_InitTick+0x54>)
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	4b12      	ldr	r3, [pc, #72]	@ (80014ec <HAL_InitTick+0x58>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	4619      	mov	r1, r3
 80014a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80014ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80014b2:	4618      	mov	r0, r3
 80014b4:	f000 fd49 	bl	8001f4a <HAL_SYSTICK_Config>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014be:	2301      	movs	r3, #1
 80014c0:	e00e      	b.n	80014e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2b0f      	cmp	r3, #15
 80014c6:	d80a      	bhi.n	80014de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014c8:	2200      	movs	r2, #0
 80014ca:	6879      	ldr	r1, [r7, #4]
 80014cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80014d0:	f000 fd11 	bl	8001ef6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014d4:	4a06      	ldr	r2, [pc, #24]	@ (80014f0 <HAL_InitTick+0x5c>)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014da:	2300      	movs	r3, #0
 80014dc:	e000      	b.n	80014e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014de:	2301      	movs	r3, #1
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	3708      	adds	r7, #8
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	20000000 	.word	0x20000000
 80014ec:	20000008 	.word	0x20000008
 80014f0:	20000004 	.word	0x20000004

080014f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014f8:	4b06      	ldr	r3, [pc, #24]	@ (8001514 <HAL_IncTick+0x20>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	461a      	mov	r2, r3
 80014fe:	4b06      	ldr	r3, [pc, #24]	@ (8001518 <HAL_IncTick+0x24>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4413      	add	r3, r2
 8001504:	4a04      	ldr	r2, [pc, #16]	@ (8001518 <HAL_IncTick+0x24>)
 8001506:	6013      	str	r3, [r2, #0]
}
 8001508:	bf00      	nop
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr
 8001512:	bf00      	nop
 8001514:	20000008 	.word	0x20000008
 8001518:	2000023c 	.word	0x2000023c

0800151c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
  return uwTick;
 8001520:	4b03      	ldr	r3, [pc, #12]	@ (8001530 <HAL_GetTick+0x14>)
 8001522:	681b      	ldr	r3, [r3, #0]
}
 8001524:	4618      	mov	r0, r3
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	2000023c 	.word	0x2000023c

08001534 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b084      	sub	sp, #16
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800153c:	f7ff ffee 	bl	800151c <HAL_GetTick>
 8001540:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800154c:	d005      	beq.n	800155a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800154e:	4b0a      	ldr	r3, [pc, #40]	@ (8001578 <HAL_Delay+0x44>)
 8001550:	781b      	ldrb	r3, [r3, #0]
 8001552:	461a      	mov	r2, r3
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	4413      	add	r3, r2
 8001558:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800155a:	bf00      	nop
 800155c:	f7ff ffde 	bl	800151c <HAL_GetTick>
 8001560:	4602      	mov	r2, r0
 8001562:	68bb      	ldr	r3, [r7, #8]
 8001564:	1ad3      	subs	r3, r2, r3
 8001566:	68fa      	ldr	r2, [r7, #12]
 8001568:	429a      	cmp	r2, r3
 800156a:	d8f7      	bhi.n	800155c <HAL_Delay+0x28>
  {
  }
}
 800156c:	bf00      	nop
 800156e:	bf00      	nop
 8001570:	3710      	adds	r7, #16
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	20000008 	.word	0x20000008

0800157c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001584:	2300      	movs	r3, #0
 8001586:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d101      	bne.n	8001592 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800158e:	2301      	movs	r3, #1
 8001590:	e033      	b.n	80015fa <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001596:	2b00      	cmp	r3, #0
 8001598:	d109      	bne.n	80015ae <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800159a:	6878      	ldr	r0, [r7, #4]
 800159c:	f7fe fff0 	bl	8000580 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2200      	movs	r2, #0
 80015a4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2200      	movs	r2, #0
 80015aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015b2:	f003 0310 	and.w	r3, r3, #16
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d118      	bne.n	80015ec <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015be:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80015c2:	f023 0302 	bic.w	r3, r3, #2
 80015c6:	f043 0202 	orr.w	r2, r3, #2
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80015ce:	6878      	ldr	r0, [r7, #4]
 80015d0:	f000 faba 	bl	8001b48 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2200      	movs	r2, #0
 80015d8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015de:	f023 0303 	bic.w	r3, r3, #3
 80015e2:	f043 0201 	orr.w	r2, r3, #1
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	641a      	str	r2, [r3, #64]	@ 0x40
 80015ea:	e001      	b.n	80015f0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80015ec:	2301      	movs	r3, #1
 80015ee:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	2200      	movs	r2, #0
 80015f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80015f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3710      	adds	r7, #16
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
	...

08001604 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001604:	b480      	push	{r7}
 8001606:	b085      	sub	sp, #20
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800160c:	2300      	movs	r3, #0
 800160e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001616:	2b01      	cmp	r3, #1
 8001618:	d101      	bne.n	800161e <HAL_ADC_Start+0x1a>
 800161a:	2302      	movs	r3, #2
 800161c:	e097      	b.n	800174e <HAL_ADC_Start+0x14a>
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2201      	movs	r2, #1
 8001622:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	f003 0301 	and.w	r3, r3, #1
 8001630:	2b01      	cmp	r3, #1
 8001632:	d018      	beq.n	8001666 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	689a      	ldr	r2, [r3, #8]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f042 0201 	orr.w	r2, r2, #1
 8001642:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001644:	4b45      	ldr	r3, [pc, #276]	@ (800175c <HAL_ADC_Start+0x158>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4a45      	ldr	r2, [pc, #276]	@ (8001760 <HAL_ADC_Start+0x15c>)
 800164a:	fba2 2303 	umull	r2, r3, r2, r3
 800164e:	0c9a      	lsrs	r2, r3, #18
 8001650:	4613      	mov	r3, r2
 8001652:	005b      	lsls	r3, r3, #1
 8001654:	4413      	add	r3, r2
 8001656:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001658:	e002      	b.n	8001660 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800165a:	68bb      	ldr	r3, [r7, #8]
 800165c:	3b01      	subs	r3, #1
 800165e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d1f9      	bne.n	800165a <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	689b      	ldr	r3, [r3, #8]
 800166c:	f003 0301 	and.w	r3, r3, #1
 8001670:	2b01      	cmp	r3, #1
 8001672:	d15f      	bne.n	8001734 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001678:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800167c:	f023 0301 	bic.w	r3, r3, #1
 8001680:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001692:	2b00      	cmp	r3, #0
 8001694:	d007      	beq.n	80016a6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800169a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800169e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016aa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80016ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80016b2:	d106      	bne.n	80016c2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016b8:	f023 0206 	bic.w	r2, r3, #6
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	645a      	str	r2, [r3, #68]	@ 0x44
 80016c0:	e002      	b.n	80016c8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2200      	movs	r2, #0
 80016c6:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2200      	movs	r2, #0
 80016cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80016d0:	4b24      	ldr	r3, [pc, #144]	@ (8001764 <HAL_ADC_Start+0x160>)
 80016d2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80016dc:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	f003 031f 	and.w	r3, r3, #31
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d10f      	bne.n	800170a <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	689b      	ldr	r3, [r3, #8]
 80016f0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d129      	bne.n	800174c <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	689a      	ldr	r2, [r3, #8]
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001706:	609a      	str	r2, [r3, #8]
 8001708:	e020      	b.n	800174c <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4a16      	ldr	r2, [pc, #88]	@ (8001768 <HAL_ADC_Start+0x164>)
 8001710:	4293      	cmp	r3, r2
 8001712:	d11b      	bne.n	800174c <HAL_ADC_Start+0x148>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	689b      	ldr	r3, [r3, #8]
 800171a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800171e:	2b00      	cmp	r3, #0
 8001720:	d114      	bne.n	800174c <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	689a      	ldr	r2, [r3, #8]
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001730:	609a      	str	r2, [r3, #8]
 8001732:	e00b      	b.n	800174c <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001738:	f043 0210 	orr.w	r2, r3, #16
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001744:	f043 0201 	orr.w	r2, r3, #1
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800174c:	2300      	movs	r3, #0
}
 800174e:	4618      	mov	r0, r3
 8001750:	3714      	adds	r7, #20
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	20000000 	.word	0x20000000
 8001760:	431bde83 	.word	0x431bde83
 8001764:	40012300 	.word	0x40012300
 8001768:	40012000 	.word	0x40012000

0800176c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800176c:	b480      	push	{r7}
 800176e:	b083      	sub	sp, #12
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800177a:	2b01      	cmp	r3, #1
 800177c:	d101      	bne.n	8001782 <HAL_ADC_Stop+0x16>
 800177e:	2302      	movs	r3, #2
 8001780:	e021      	b.n	80017c6 <HAL_ADC_Stop+0x5a>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2201      	movs	r2, #1
 8001786:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	689a      	ldr	r2, [r3, #8]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f022 0201 	bic.w	r2, r2, #1
 8001798:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	689b      	ldr	r3, [r3, #8]
 80017a0:	f003 0301 	and.w	r3, r3, #1
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d109      	bne.n	80017bc <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ac:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80017b0:	f023 0301 	bic.w	r3, r3, #1
 80017b4:	f043 0201 	orr.w	r2, r3, #1
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2200      	movs	r2, #0
 80017c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80017c4:	2300      	movs	r3, #0
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	370c      	adds	r7, #12
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr

080017d2 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80017d2:	b580      	push	{r7, lr}
 80017d4:	b084      	sub	sp, #16
 80017d6:	af00      	add	r7, sp, #0
 80017d8:	6078      	str	r0, [r7, #4]
 80017da:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80017dc:	2300      	movs	r3, #0
 80017de:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80017ee:	d113      	bne.n	8001818 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	689b      	ldr	r3, [r3, #8]
 80017f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80017fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80017fe:	d10b      	bne.n	8001818 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001804:	f043 0220 	orr.w	r2, r3, #32
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2200      	movs	r2, #0
 8001810:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001814:	2301      	movs	r3, #1
 8001816:	e063      	b.n	80018e0 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001818:	f7ff fe80 	bl	800151c <HAL_GetTick>
 800181c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800181e:	e021      	b.n	8001864 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001826:	d01d      	beq.n	8001864 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d007      	beq.n	800183e <HAL_ADC_PollForConversion+0x6c>
 800182e:	f7ff fe75 	bl	800151c <HAL_GetTick>
 8001832:	4602      	mov	r2, r0
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	1ad3      	subs	r3, r2, r3
 8001838:	683a      	ldr	r2, [r7, #0]
 800183a:	429a      	cmp	r2, r3
 800183c:	d212      	bcs.n	8001864 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f003 0302 	and.w	r3, r3, #2
 8001848:	2b02      	cmp	r3, #2
 800184a:	d00b      	beq.n	8001864 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001850:	f043 0204 	orr.w	r2, r3, #4
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	2200      	movs	r2, #0
 800185c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001860:	2303      	movs	r3, #3
 8001862:	e03d      	b.n	80018e0 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f003 0302 	and.w	r3, r3, #2
 800186e:	2b02      	cmp	r3, #2
 8001870:	d1d6      	bne.n	8001820 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f06f 0212 	mvn.w	r2, #18
 800187a:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001880:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	689b      	ldr	r3, [r3, #8]
 800188e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001892:	2b00      	cmp	r3, #0
 8001894:	d123      	bne.n	80018de <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800189a:	2b00      	cmp	r3, #0
 800189c:	d11f      	bne.n	80018de <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018a4:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d006      	beq.n	80018ba <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	689b      	ldr	r3, [r3, #8]
 80018b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d111      	bne.n	80018de <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018be:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d105      	bne.n	80018de <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018d6:	f043 0201 	orr.w	r2, r3, #1
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80018de:	2300      	movs	r3, #0
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	3710      	adds	r7, #16
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}

080018e8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	370c      	adds	r7, #12
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr
	...

08001904 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001904:	b480      	push	{r7}
 8001906:	b085      	sub	sp, #20
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
 800190c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800190e:	2300      	movs	r3, #0
 8001910:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001918:	2b01      	cmp	r3, #1
 800191a:	d101      	bne.n	8001920 <HAL_ADC_ConfigChannel+0x1c>
 800191c:	2302      	movs	r3, #2
 800191e:	e105      	b.n	8001b2c <HAL_ADC_ConfigChannel+0x228>
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2201      	movs	r2, #1
 8001924:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	2b09      	cmp	r3, #9
 800192e:	d925      	bls.n	800197c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	68d9      	ldr	r1, [r3, #12]
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	b29b      	uxth	r3, r3
 800193c:	461a      	mov	r2, r3
 800193e:	4613      	mov	r3, r2
 8001940:	005b      	lsls	r3, r3, #1
 8001942:	4413      	add	r3, r2
 8001944:	3b1e      	subs	r3, #30
 8001946:	2207      	movs	r2, #7
 8001948:	fa02 f303 	lsl.w	r3, r2, r3
 800194c:	43da      	mvns	r2, r3
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	400a      	ands	r2, r1
 8001954:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	68d9      	ldr	r1, [r3, #12]
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	689a      	ldr	r2, [r3, #8]
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	b29b      	uxth	r3, r3
 8001966:	4618      	mov	r0, r3
 8001968:	4603      	mov	r3, r0
 800196a:	005b      	lsls	r3, r3, #1
 800196c:	4403      	add	r3, r0
 800196e:	3b1e      	subs	r3, #30
 8001970:	409a      	lsls	r2, r3
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	430a      	orrs	r2, r1
 8001978:	60da      	str	r2, [r3, #12]
 800197a:	e022      	b.n	80019c2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	6919      	ldr	r1, [r3, #16]
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	b29b      	uxth	r3, r3
 8001988:	461a      	mov	r2, r3
 800198a:	4613      	mov	r3, r2
 800198c:	005b      	lsls	r3, r3, #1
 800198e:	4413      	add	r3, r2
 8001990:	2207      	movs	r2, #7
 8001992:	fa02 f303 	lsl.w	r3, r2, r3
 8001996:	43da      	mvns	r2, r3
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	400a      	ands	r2, r1
 800199e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	6919      	ldr	r1, [r3, #16]
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	689a      	ldr	r2, [r3, #8]
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	b29b      	uxth	r3, r3
 80019b0:	4618      	mov	r0, r3
 80019b2:	4603      	mov	r3, r0
 80019b4:	005b      	lsls	r3, r3, #1
 80019b6:	4403      	add	r3, r0
 80019b8:	409a      	lsls	r2, r3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	430a      	orrs	r2, r1
 80019c0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	2b06      	cmp	r3, #6
 80019c8:	d824      	bhi.n	8001a14 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	685a      	ldr	r2, [r3, #4]
 80019d4:	4613      	mov	r3, r2
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	4413      	add	r3, r2
 80019da:	3b05      	subs	r3, #5
 80019dc:	221f      	movs	r2, #31
 80019de:	fa02 f303 	lsl.w	r3, r2, r3
 80019e2:	43da      	mvns	r2, r3
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	400a      	ands	r2, r1
 80019ea:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	b29b      	uxth	r3, r3
 80019f8:	4618      	mov	r0, r3
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	685a      	ldr	r2, [r3, #4]
 80019fe:	4613      	mov	r3, r2
 8001a00:	009b      	lsls	r3, r3, #2
 8001a02:	4413      	add	r3, r2
 8001a04:	3b05      	subs	r3, #5
 8001a06:	fa00 f203 	lsl.w	r2, r0, r3
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	430a      	orrs	r2, r1
 8001a10:	635a      	str	r2, [r3, #52]	@ 0x34
 8001a12:	e04c      	b.n	8001aae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	2b0c      	cmp	r3, #12
 8001a1a:	d824      	bhi.n	8001a66 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	685a      	ldr	r2, [r3, #4]
 8001a26:	4613      	mov	r3, r2
 8001a28:	009b      	lsls	r3, r3, #2
 8001a2a:	4413      	add	r3, r2
 8001a2c:	3b23      	subs	r3, #35	@ 0x23
 8001a2e:	221f      	movs	r2, #31
 8001a30:	fa02 f303 	lsl.w	r3, r2, r3
 8001a34:	43da      	mvns	r2, r3
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	400a      	ands	r2, r1
 8001a3c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	b29b      	uxth	r3, r3
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	685a      	ldr	r2, [r3, #4]
 8001a50:	4613      	mov	r3, r2
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	4413      	add	r3, r2
 8001a56:	3b23      	subs	r3, #35	@ 0x23
 8001a58:	fa00 f203 	lsl.w	r2, r0, r3
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	430a      	orrs	r2, r1
 8001a62:	631a      	str	r2, [r3, #48]	@ 0x30
 8001a64:	e023      	b.n	8001aae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	685a      	ldr	r2, [r3, #4]
 8001a70:	4613      	mov	r3, r2
 8001a72:	009b      	lsls	r3, r3, #2
 8001a74:	4413      	add	r3, r2
 8001a76:	3b41      	subs	r3, #65	@ 0x41
 8001a78:	221f      	movs	r2, #31
 8001a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7e:	43da      	mvns	r2, r3
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	400a      	ands	r2, r1
 8001a86:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	b29b      	uxth	r3, r3
 8001a94:	4618      	mov	r0, r3
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	685a      	ldr	r2, [r3, #4]
 8001a9a:	4613      	mov	r3, r2
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	4413      	add	r3, r2
 8001aa0:	3b41      	subs	r3, #65	@ 0x41
 8001aa2:	fa00 f203 	lsl.w	r2, r0, r3
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	430a      	orrs	r2, r1
 8001aac:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001aae:	4b22      	ldr	r3, [pc, #136]	@ (8001b38 <HAL_ADC_ConfigChannel+0x234>)
 8001ab0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a21      	ldr	r2, [pc, #132]	@ (8001b3c <HAL_ADC_ConfigChannel+0x238>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d109      	bne.n	8001ad0 <HAL_ADC_ConfigChannel+0x1cc>
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	2b12      	cmp	r3, #18
 8001ac2:	d105      	bne.n	8001ad0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a19      	ldr	r2, [pc, #100]	@ (8001b3c <HAL_ADC_ConfigChannel+0x238>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d123      	bne.n	8001b22 <HAL_ADC_ConfigChannel+0x21e>
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	2b10      	cmp	r3, #16
 8001ae0:	d003      	beq.n	8001aea <HAL_ADC_ConfigChannel+0x1e6>
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	2b11      	cmp	r3, #17
 8001ae8:	d11b      	bne.n	8001b22 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	2b10      	cmp	r3, #16
 8001afc:	d111      	bne.n	8001b22 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001afe:	4b10      	ldr	r3, [pc, #64]	@ (8001b40 <HAL_ADC_ConfigChannel+0x23c>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a10      	ldr	r2, [pc, #64]	@ (8001b44 <HAL_ADC_ConfigChannel+0x240>)
 8001b04:	fba2 2303 	umull	r2, r3, r2, r3
 8001b08:	0c9a      	lsrs	r2, r3, #18
 8001b0a:	4613      	mov	r3, r2
 8001b0c:	009b      	lsls	r3, r3, #2
 8001b0e:	4413      	add	r3, r2
 8001b10:	005b      	lsls	r3, r3, #1
 8001b12:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001b14:	e002      	b.n	8001b1c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001b16:	68bb      	ldr	r3, [r7, #8]
 8001b18:	3b01      	subs	r3, #1
 8001b1a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001b1c:	68bb      	ldr	r3, [r7, #8]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d1f9      	bne.n	8001b16 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2200      	movs	r2, #0
 8001b26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001b2a:	2300      	movs	r3, #0
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	3714      	adds	r7, #20
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr
 8001b38:	40012300 	.word	0x40012300
 8001b3c:	40012000 	.word	0x40012000
 8001b40:	20000000 	.word	0x20000000
 8001b44:	431bde83 	.word	0x431bde83

08001b48 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b085      	sub	sp, #20
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001b50:	4b79      	ldr	r3, [pc, #484]	@ (8001d38 <ADC_Init+0x1f0>)
 8001b52:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	685a      	ldr	r2, [r3, #4]
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	431a      	orrs	r2, r3
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	685a      	ldr	r2, [r3, #4]
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001b7c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	6859      	ldr	r1, [r3, #4]
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	691b      	ldr	r3, [r3, #16]
 8001b88:	021a      	lsls	r2, r3, #8
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	430a      	orrs	r2, r1
 8001b90:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	685a      	ldr	r2, [r3, #4]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001ba0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	6859      	ldr	r1, [r3, #4]
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	689a      	ldr	r2, [r3, #8]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	430a      	orrs	r2, r1
 8001bb2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	689a      	ldr	r2, [r3, #8]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001bc2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	6899      	ldr	r1, [r3, #8]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	68da      	ldr	r2, [r3, #12]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	430a      	orrs	r2, r1
 8001bd4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bda:	4a58      	ldr	r2, [pc, #352]	@ (8001d3c <ADC_Init+0x1f4>)
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d022      	beq.n	8001c26 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	689a      	ldr	r2, [r3, #8]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001bee:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	6899      	ldr	r1, [r3, #8]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	430a      	orrs	r2, r1
 8001c00:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	689a      	ldr	r2, [r3, #8]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001c10:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	6899      	ldr	r1, [r3, #8]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	430a      	orrs	r2, r1
 8001c22:	609a      	str	r2, [r3, #8]
 8001c24:	e00f      	b.n	8001c46 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	689a      	ldr	r2, [r3, #8]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001c34:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	689a      	ldr	r2, [r3, #8]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001c44:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	689a      	ldr	r2, [r3, #8]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f022 0202 	bic.w	r2, r2, #2
 8001c54:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	6899      	ldr	r1, [r3, #8]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	7e1b      	ldrb	r3, [r3, #24]
 8001c60:	005a      	lsls	r2, r3, #1
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	430a      	orrs	r2, r1
 8001c68:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d01b      	beq.n	8001cac <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	685a      	ldr	r2, [r3, #4]
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001c82:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	685a      	ldr	r2, [r3, #4]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001c92:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	6859      	ldr	r1, [r3, #4]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c9e:	3b01      	subs	r3, #1
 8001ca0:	035a      	lsls	r2, r3, #13
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	430a      	orrs	r2, r1
 8001ca8:	605a      	str	r2, [r3, #4]
 8001caa:	e007      	b.n	8001cbc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	685a      	ldr	r2, [r3, #4]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001cba:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001cca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	69db      	ldr	r3, [r3, #28]
 8001cd6:	3b01      	subs	r3, #1
 8001cd8:	051a      	lsls	r2, r3, #20
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	430a      	orrs	r2, r1
 8001ce0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	689a      	ldr	r2, [r3, #8]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001cf0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	6899      	ldr	r1, [r3, #8]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001cfe:	025a      	lsls	r2, r3, #9
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	430a      	orrs	r2, r1
 8001d06:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	689a      	ldr	r2, [r3, #8]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001d16:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	6899      	ldr	r1, [r3, #8]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	695b      	ldr	r3, [r3, #20]
 8001d22:	029a      	lsls	r2, r3, #10
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	430a      	orrs	r2, r1
 8001d2a:	609a      	str	r2, [r3, #8]
}
 8001d2c:	bf00      	nop
 8001d2e:	3714      	adds	r7, #20
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr
 8001d38:	40012300 	.word	0x40012300
 8001d3c:	0f000001 	.word	0x0f000001

08001d40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b085      	sub	sp, #20
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	f003 0307 	and.w	r3, r3, #7
 8001d4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d50:	4b0c      	ldr	r3, [pc, #48]	@ (8001d84 <__NVIC_SetPriorityGrouping+0x44>)
 8001d52:	68db      	ldr	r3, [r3, #12]
 8001d54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d56:	68ba      	ldr	r2, [r7, #8]
 8001d58:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d68:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d72:	4a04      	ldr	r2, [pc, #16]	@ (8001d84 <__NVIC_SetPriorityGrouping+0x44>)
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	60d3      	str	r3, [r2, #12]
}
 8001d78:	bf00      	nop
 8001d7a:	3714      	adds	r7, #20
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr
 8001d84:	e000ed00 	.word	0xe000ed00

08001d88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d8c:	4b04      	ldr	r3, [pc, #16]	@ (8001da0 <__NVIC_GetPriorityGrouping+0x18>)
 8001d8e:	68db      	ldr	r3, [r3, #12]
 8001d90:	0a1b      	lsrs	r3, r3, #8
 8001d92:	f003 0307 	and.w	r3, r3, #7
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr
 8001da0:	e000ed00 	.word	0xe000ed00

08001da4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b083      	sub	sp, #12
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	4603      	mov	r3, r0
 8001dac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	db0b      	blt.n	8001dce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001db6:	79fb      	ldrb	r3, [r7, #7]
 8001db8:	f003 021f 	and.w	r2, r3, #31
 8001dbc:	4907      	ldr	r1, [pc, #28]	@ (8001ddc <__NVIC_EnableIRQ+0x38>)
 8001dbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc2:	095b      	lsrs	r3, r3, #5
 8001dc4:	2001      	movs	r0, #1
 8001dc6:	fa00 f202 	lsl.w	r2, r0, r2
 8001dca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001dce:	bf00      	nop
 8001dd0:	370c      	adds	r7, #12
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop
 8001ddc:	e000e100 	.word	0xe000e100

08001de0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	4603      	mov	r3, r0
 8001de8:	6039      	str	r1, [r7, #0]
 8001dea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	db0a      	blt.n	8001e0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	b2da      	uxtb	r2, r3
 8001df8:	490c      	ldr	r1, [pc, #48]	@ (8001e2c <__NVIC_SetPriority+0x4c>)
 8001dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dfe:	0112      	lsls	r2, r2, #4
 8001e00:	b2d2      	uxtb	r2, r2
 8001e02:	440b      	add	r3, r1
 8001e04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e08:	e00a      	b.n	8001e20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	b2da      	uxtb	r2, r3
 8001e0e:	4908      	ldr	r1, [pc, #32]	@ (8001e30 <__NVIC_SetPriority+0x50>)
 8001e10:	79fb      	ldrb	r3, [r7, #7]
 8001e12:	f003 030f 	and.w	r3, r3, #15
 8001e16:	3b04      	subs	r3, #4
 8001e18:	0112      	lsls	r2, r2, #4
 8001e1a:	b2d2      	uxtb	r2, r2
 8001e1c:	440b      	add	r3, r1
 8001e1e:	761a      	strb	r2, [r3, #24]
}
 8001e20:	bf00      	nop
 8001e22:	370c      	adds	r7, #12
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr
 8001e2c:	e000e100 	.word	0xe000e100
 8001e30:	e000ed00 	.word	0xe000ed00

08001e34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b089      	sub	sp, #36	@ 0x24
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	60f8      	str	r0, [r7, #12]
 8001e3c:	60b9      	str	r1, [r7, #8]
 8001e3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	f003 0307 	and.w	r3, r3, #7
 8001e46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e48:	69fb      	ldr	r3, [r7, #28]
 8001e4a:	f1c3 0307 	rsb	r3, r3, #7
 8001e4e:	2b04      	cmp	r3, #4
 8001e50:	bf28      	it	cs
 8001e52:	2304      	movcs	r3, #4
 8001e54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e56:	69fb      	ldr	r3, [r7, #28]
 8001e58:	3304      	adds	r3, #4
 8001e5a:	2b06      	cmp	r3, #6
 8001e5c:	d902      	bls.n	8001e64 <NVIC_EncodePriority+0x30>
 8001e5e:	69fb      	ldr	r3, [r7, #28]
 8001e60:	3b03      	subs	r3, #3
 8001e62:	e000      	b.n	8001e66 <NVIC_EncodePriority+0x32>
 8001e64:	2300      	movs	r3, #0
 8001e66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e68:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001e6c:	69bb      	ldr	r3, [r7, #24]
 8001e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e72:	43da      	mvns	r2, r3
 8001e74:	68bb      	ldr	r3, [r7, #8]
 8001e76:	401a      	ands	r2, r3
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e7c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	fa01 f303 	lsl.w	r3, r1, r3
 8001e86:	43d9      	mvns	r1, r3
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e8c:	4313      	orrs	r3, r2
         );
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3724      	adds	r7, #36	@ 0x24
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
	...

08001e9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	3b01      	subs	r3, #1
 8001ea8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001eac:	d301      	bcc.n	8001eb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001eae:	2301      	movs	r3, #1
 8001eb0:	e00f      	b.n	8001ed2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001eb2:	4a0a      	ldr	r2, [pc, #40]	@ (8001edc <SysTick_Config+0x40>)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	3b01      	subs	r3, #1
 8001eb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001eba:	210f      	movs	r1, #15
 8001ebc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001ec0:	f7ff ff8e 	bl	8001de0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ec4:	4b05      	ldr	r3, [pc, #20]	@ (8001edc <SysTick_Config+0x40>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001eca:	4b04      	ldr	r3, [pc, #16]	@ (8001edc <SysTick_Config+0x40>)
 8001ecc:	2207      	movs	r2, #7
 8001ece:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ed0:	2300      	movs	r3, #0
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3708      	adds	r7, #8
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	e000e010 	.word	0xe000e010

08001ee0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ee8:	6878      	ldr	r0, [r7, #4]
 8001eea:	f7ff ff29 	bl	8001d40 <__NVIC_SetPriorityGrouping>
}
 8001eee:	bf00      	nop
 8001ef0:	3708      	adds	r7, #8
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}

08001ef6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ef6:	b580      	push	{r7, lr}
 8001ef8:	b086      	sub	sp, #24
 8001efa:	af00      	add	r7, sp, #0
 8001efc:	4603      	mov	r3, r0
 8001efe:	60b9      	str	r1, [r7, #8]
 8001f00:	607a      	str	r2, [r7, #4]
 8001f02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f04:	2300      	movs	r3, #0
 8001f06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f08:	f7ff ff3e 	bl	8001d88 <__NVIC_GetPriorityGrouping>
 8001f0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f0e:	687a      	ldr	r2, [r7, #4]
 8001f10:	68b9      	ldr	r1, [r7, #8]
 8001f12:	6978      	ldr	r0, [r7, #20]
 8001f14:	f7ff ff8e 	bl	8001e34 <NVIC_EncodePriority>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f1e:	4611      	mov	r1, r2
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7ff ff5d 	bl	8001de0 <__NVIC_SetPriority>
}
 8001f26:	bf00      	nop
 8001f28:	3718      	adds	r7, #24
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}

08001f2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f2e:	b580      	push	{r7, lr}
 8001f30:	b082      	sub	sp, #8
 8001f32:	af00      	add	r7, sp, #0
 8001f34:	4603      	mov	r3, r0
 8001f36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f7ff ff31 	bl	8001da4 <__NVIC_EnableIRQ>
}
 8001f42:	bf00      	nop
 8001f44:	3708      	adds	r7, #8
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}

08001f4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f4a:	b580      	push	{r7, lr}
 8001f4c:	b082      	sub	sp, #8
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	f7ff ffa2 	bl	8001e9c <SysTick_Config>
 8001f58:	4603      	mov	r3, r0
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	3708      	adds	r7, #8
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}

08001f62 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f62:	b580      	push	{r7, lr}
 8001f64:	b084      	sub	sp, #16
 8001f66:	af00      	add	r7, sp, #0
 8001f68:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f6e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001f70:	f7ff fad4 	bl	800151c <HAL_GetTick>
 8001f74:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f7c:	b2db      	uxtb	r3, r3
 8001f7e:	2b02      	cmp	r3, #2
 8001f80:	d008      	beq.n	8001f94 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2280      	movs	r2, #128	@ 0x80
 8001f86:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001f90:	2301      	movs	r3, #1
 8001f92:	e052      	b.n	800203a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	681a      	ldr	r2, [r3, #0]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f022 0216 	bic.w	r2, r2, #22
 8001fa2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	695a      	ldr	r2, [r3, #20]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001fb2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d103      	bne.n	8001fc4 <HAL_DMA_Abort+0x62>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d007      	beq.n	8001fd4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f022 0208 	bic.w	r2, r2, #8
 8001fd2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f022 0201 	bic.w	r2, r2, #1
 8001fe2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001fe4:	e013      	b.n	800200e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001fe6:	f7ff fa99 	bl	800151c <HAL_GetTick>
 8001fea:	4602      	mov	r2, r0
 8001fec:	68bb      	ldr	r3, [r7, #8]
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	2b05      	cmp	r3, #5
 8001ff2:	d90c      	bls.n	800200e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2220      	movs	r2, #32
 8001ff8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2203      	movs	r2, #3
 8001ffe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2200      	movs	r2, #0
 8002006:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800200a:	2303      	movs	r3, #3
 800200c:	e015      	b.n	800203a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 0301 	and.w	r3, r3, #1
 8002018:	2b00      	cmp	r3, #0
 800201a:	d1e4      	bne.n	8001fe6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002020:	223f      	movs	r2, #63	@ 0x3f
 8002022:	409a      	lsls	r2, r3
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2201      	movs	r2, #1
 800202c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2200      	movs	r2, #0
 8002034:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002038:	2300      	movs	r3, #0
}
 800203a:	4618      	mov	r0, r3
 800203c:	3710      	adds	r7, #16
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}

08002042 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002042:	b480      	push	{r7}
 8002044:	b083      	sub	sp, #12
 8002046:	af00      	add	r7, sp, #0
 8002048:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002050:	b2db      	uxtb	r3, r3
 8002052:	2b02      	cmp	r3, #2
 8002054:	d004      	beq.n	8002060 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2280      	movs	r2, #128	@ 0x80
 800205a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800205c:	2301      	movs	r3, #1
 800205e:	e00c      	b.n	800207a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2205      	movs	r2, #5
 8002064:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f022 0201 	bic.w	r2, r2, #1
 8002076:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002078:	2300      	movs	r3, #0
}
 800207a:	4618      	mov	r0, r3
 800207c:	370c      	adds	r7, #12
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
	...

08002088 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002088:	b480      	push	{r7}
 800208a:	b089      	sub	sp, #36	@ 0x24
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002092:	2300      	movs	r3, #0
 8002094:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002096:	2300      	movs	r3, #0
 8002098:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800209a:	2300      	movs	r3, #0
 800209c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800209e:	2300      	movs	r3, #0
 80020a0:	61fb      	str	r3, [r7, #28]
 80020a2:	e159      	b.n	8002358 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80020a4:	2201      	movs	r2, #1
 80020a6:	69fb      	ldr	r3, [r7, #28]
 80020a8:	fa02 f303 	lsl.w	r3, r2, r3
 80020ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	697a      	ldr	r2, [r7, #20]
 80020b4:	4013      	ands	r3, r2
 80020b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80020b8:	693a      	ldr	r2, [r7, #16]
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	429a      	cmp	r2, r3
 80020be:	f040 8148 	bne.w	8002352 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	f003 0303 	and.w	r3, r3, #3
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d005      	beq.n	80020da <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020d6:	2b02      	cmp	r3, #2
 80020d8:	d130      	bne.n	800213c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020e0:	69fb      	ldr	r3, [r7, #28]
 80020e2:	005b      	lsls	r3, r3, #1
 80020e4:	2203      	movs	r2, #3
 80020e6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ea:	43db      	mvns	r3, r3
 80020ec:	69ba      	ldr	r2, [r7, #24]
 80020ee:	4013      	ands	r3, r2
 80020f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	68da      	ldr	r2, [r3, #12]
 80020f6:	69fb      	ldr	r3, [r7, #28]
 80020f8:	005b      	lsls	r3, r3, #1
 80020fa:	fa02 f303 	lsl.w	r3, r2, r3
 80020fe:	69ba      	ldr	r2, [r7, #24]
 8002100:	4313      	orrs	r3, r2
 8002102:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	69ba      	ldr	r2, [r7, #24]
 8002108:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002110:	2201      	movs	r2, #1
 8002112:	69fb      	ldr	r3, [r7, #28]
 8002114:	fa02 f303 	lsl.w	r3, r2, r3
 8002118:	43db      	mvns	r3, r3
 800211a:	69ba      	ldr	r2, [r7, #24]
 800211c:	4013      	ands	r3, r2
 800211e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	091b      	lsrs	r3, r3, #4
 8002126:	f003 0201 	and.w	r2, r3, #1
 800212a:	69fb      	ldr	r3, [r7, #28]
 800212c:	fa02 f303 	lsl.w	r3, r2, r3
 8002130:	69ba      	ldr	r2, [r7, #24]
 8002132:	4313      	orrs	r3, r2
 8002134:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	69ba      	ldr	r2, [r7, #24]
 800213a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f003 0303 	and.w	r3, r3, #3
 8002144:	2b03      	cmp	r3, #3
 8002146:	d017      	beq.n	8002178 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800214e:	69fb      	ldr	r3, [r7, #28]
 8002150:	005b      	lsls	r3, r3, #1
 8002152:	2203      	movs	r2, #3
 8002154:	fa02 f303 	lsl.w	r3, r2, r3
 8002158:	43db      	mvns	r3, r3
 800215a:	69ba      	ldr	r2, [r7, #24]
 800215c:	4013      	ands	r3, r2
 800215e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	689a      	ldr	r2, [r3, #8]
 8002164:	69fb      	ldr	r3, [r7, #28]
 8002166:	005b      	lsls	r3, r3, #1
 8002168:	fa02 f303 	lsl.w	r3, r2, r3
 800216c:	69ba      	ldr	r2, [r7, #24]
 800216e:	4313      	orrs	r3, r2
 8002170:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	69ba      	ldr	r2, [r7, #24]
 8002176:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f003 0303 	and.w	r3, r3, #3
 8002180:	2b02      	cmp	r3, #2
 8002182:	d123      	bne.n	80021cc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002184:	69fb      	ldr	r3, [r7, #28]
 8002186:	08da      	lsrs	r2, r3, #3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	3208      	adds	r2, #8
 800218c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002190:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002192:	69fb      	ldr	r3, [r7, #28]
 8002194:	f003 0307 	and.w	r3, r3, #7
 8002198:	009b      	lsls	r3, r3, #2
 800219a:	220f      	movs	r2, #15
 800219c:	fa02 f303 	lsl.w	r3, r2, r3
 80021a0:	43db      	mvns	r3, r3
 80021a2:	69ba      	ldr	r2, [r7, #24]
 80021a4:	4013      	ands	r3, r2
 80021a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	691a      	ldr	r2, [r3, #16]
 80021ac:	69fb      	ldr	r3, [r7, #28]
 80021ae:	f003 0307 	and.w	r3, r3, #7
 80021b2:	009b      	lsls	r3, r3, #2
 80021b4:	fa02 f303 	lsl.w	r3, r2, r3
 80021b8:	69ba      	ldr	r2, [r7, #24]
 80021ba:	4313      	orrs	r3, r2
 80021bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80021be:	69fb      	ldr	r3, [r7, #28]
 80021c0:	08da      	lsrs	r2, r3, #3
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	3208      	adds	r2, #8
 80021c6:	69b9      	ldr	r1, [r7, #24]
 80021c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80021d2:	69fb      	ldr	r3, [r7, #28]
 80021d4:	005b      	lsls	r3, r3, #1
 80021d6:	2203      	movs	r2, #3
 80021d8:	fa02 f303 	lsl.w	r3, r2, r3
 80021dc:	43db      	mvns	r3, r3
 80021de:	69ba      	ldr	r2, [r7, #24]
 80021e0:	4013      	ands	r3, r2
 80021e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	f003 0203 	and.w	r2, r3, #3
 80021ec:	69fb      	ldr	r3, [r7, #28]
 80021ee:	005b      	lsls	r3, r3, #1
 80021f0:	fa02 f303 	lsl.w	r3, r2, r3
 80021f4:	69ba      	ldr	r2, [r7, #24]
 80021f6:	4313      	orrs	r3, r2
 80021f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	69ba      	ldr	r2, [r7, #24]
 80021fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002208:	2b00      	cmp	r3, #0
 800220a:	f000 80a2 	beq.w	8002352 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800220e:	2300      	movs	r3, #0
 8002210:	60fb      	str	r3, [r7, #12]
 8002212:	4b57      	ldr	r3, [pc, #348]	@ (8002370 <HAL_GPIO_Init+0x2e8>)
 8002214:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002216:	4a56      	ldr	r2, [pc, #344]	@ (8002370 <HAL_GPIO_Init+0x2e8>)
 8002218:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800221c:	6453      	str	r3, [r2, #68]	@ 0x44
 800221e:	4b54      	ldr	r3, [pc, #336]	@ (8002370 <HAL_GPIO_Init+0x2e8>)
 8002220:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002222:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002226:	60fb      	str	r3, [r7, #12]
 8002228:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800222a:	4a52      	ldr	r2, [pc, #328]	@ (8002374 <HAL_GPIO_Init+0x2ec>)
 800222c:	69fb      	ldr	r3, [r7, #28]
 800222e:	089b      	lsrs	r3, r3, #2
 8002230:	3302      	adds	r3, #2
 8002232:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002236:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002238:	69fb      	ldr	r3, [r7, #28]
 800223a:	f003 0303 	and.w	r3, r3, #3
 800223e:	009b      	lsls	r3, r3, #2
 8002240:	220f      	movs	r2, #15
 8002242:	fa02 f303 	lsl.w	r3, r2, r3
 8002246:	43db      	mvns	r3, r3
 8002248:	69ba      	ldr	r2, [r7, #24]
 800224a:	4013      	ands	r3, r2
 800224c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4a49      	ldr	r2, [pc, #292]	@ (8002378 <HAL_GPIO_Init+0x2f0>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d019      	beq.n	800228a <HAL_GPIO_Init+0x202>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4a48      	ldr	r2, [pc, #288]	@ (800237c <HAL_GPIO_Init+0x2f4>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d013      	beq.n	8002286 <HAL_GPIO_Init+0x1fe>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	4a47      	ldr	r2, [pc, #284]	@ (8002380 <HAL_GPIO_Init+0x2f8>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d00d      	beq.n	8002282 <HAL_GPIO_Init+0x1fa>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4a46      	ldr	r2, [pc, #280]	@ (8002384 <HAL_GPIO_Init+0x2fc>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d007      	beq.n	800227e <HAL_GPIO_Init+0x1f6>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	4a45      	ldr	r2, [pc, #276]	@ (8002388 <HAL_GPIO_Init+0x300>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d101      	bne.n	800227a <HAL_GPIO_Init+0x1f2>
 8002276:	2304      	movs	r3, #4
 8002278:	e008      	b.n	800228c <HAL_GPIO_Init+0x204>
 800227a:	2307      	movs	r3, #7
 800227c:	e006      	b.n	800228c <HAL_GPIO_Init+0x204>
 800227e:	2303      	movs	r3, #3
 8002280:	e004      	b.n	800228c <HAL_GPIO_Init+0x204>
 8002282:	2302      	movs	r3, #2
 8002284:	e002      	b.n	800228c <HAL_GPIO_Init+0x204>
 8002286:	2301      	movs	r3, #1
 8002288:	e000      	b.n	800228c <HAL_GPIO_Init+0x204>
 800228a:	2300      	movs	r3, #0
 800228c:	69fa      	ldr	r2, [r7, #28]
 800228e:	f002 0203 	and.w	r2, r2, #3
 8002292:	0092      	lsls	r2, r2, #2
 8002294:	4093      	lsls	r3, r2
 8002296:	69ba      	ldr	r2, [r7, #24]
 8002298:	4313      	orrs	r3, r2
 800229a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800229c:	4935      	ldr	r1, [pc, #212]	@ (8002374 <HAL_GPIO_Init+0x2ec>)
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	089b      	lsrs	r3, r3, #2
 80022a2:	3302      	adds	r3, #2
 80022a4:	69ba      	ldr	r2, [r7, #24]
 80022a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022aa:	4b38      	ldr	r3, [pc, #224]	@ (800238c <HAL_GPIO_Init+0x304>)
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	43db      	mvns	r3, r3
 80022b4:	69ba      	ldr	r2, [r7, #24]
 80022b6:	4013      	ands	r3, r2
 80022b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d003      	beq.n	80022ce <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80022c6:	69ba      	ldr	r2, [r7, #24]
 80022c8:	693b      	ldr	r3, [r7, #16]
 80022ca:	4313      	orrs	r3, r2
 80022cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022ce:	4a2f      	ldr	r2, [pc, #188]	@ (800238c <HAL_GPIO_Init+0x304>)
 80022d0:	69bb      	ldr	r3, [r7, #24]
 80022d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022d4:	4b2d      	ldr	r3, [pc, #180]	@ (800238c <HAL_GPIO_Init+0x304>)
 80022d6:	68db      	ldr	r3, [r3, #12]
 80022d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	43db      	mvns	r3, r3
 80022de:	69ba      	ldr	r2, [r7, #24]
 80022e0:	4013      	ands	r3, r2
 80022e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d003      	beq.n	80022f8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80022f0:	69ba      	ldr	r2, [r7, #24]
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	4313      	orrs	r3, r2
 80022f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022f8:	4a24      	ldr	r2, [pc, #144]	@ (800238c <HAL_GPIO_Init+0x304>)
 80022fa:	69bb      	ldr	r3, [r7, #24]
 80022fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80022fe:	4b23      	ldr	r3, [pc, #140]	@ (800238c <HAL_GPIO_Init+0x304>)
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	43db      	mvns	r3, r3
 8002308:	69ba      	ldr	r2, [r7, #24]
 800230a:	4013      	ands	r3, r2
 800230c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002316:	2b00      	cmp	r3, #0
 8002318:	d003      	beq.n	8002322 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800231a:	69ba      	ldr	r2, [r7, #24]
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	4313      	orrs	r3, r2
 8002320:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002322:	4a1a      	ldr	r2, [pc, #104]	@ (800238c <HAL_GPIO_Init+0x304>)
 8002324:	69bb      	ldr	r3, [r7, #24]
 8002326:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002328:	4b18      	ldr	r3, [pc, #96]	@ (800238c <HAL_GPIO_Init+0x304>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	43db      	mvns	r3, r3
 8002332:	69ba      	ldr	r2, [r7, #24]
 8002334:	4013      	ands	r3, r2
 8002336:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002340:	2b00      	cmp	r3, #0
 8002342:	d003      	beq.n	800234c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002344:	69ba      	ldr	r2, [r7, #24]
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	4313      	orrs	r3, r2
 800234a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800234c:	4a0f      	ldr	r2, [pc, #60]	@ (800238c <HAL_GPIO_Init+0x304>)
 800234e:	69bb      	ldr	r3, [r7, #24]
 8002350:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	3301      	adds	r3, #1
 8002356:	61fb      	str	r3, [r7, #28]
 8002358:	69fb      	ldr	r3, [r7, #28]
 800235a:	2b0f      	cmp	r3, #15
 800235c:	f67f aea2 	bls.w	80020a4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002360:	bf00      	nop
 8002362:	bf00      	nop
 8002364:	3724      	adds	r7, #36	@ 0x24
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	40023800 	.word	0x40023800
 8002374:	40013800 	.word	0x40013800
 8002378:	40020000 	.word	0x40020000
 800237c:	40020400 	.word	0x40020400
 8002380:	40020800 	.word	0x40020800
 8002384:	40020c00 	.word	0x40020c00
 8002388:	40021000 	.word	0x40021000
 800238c:	40013c00 	.word	0x40013c00

08002390 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002390:	b480      	push	{r7}
 8002392:	b085      	sub	sp, #20
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
 8002398:	460b      	mov	r3, r1
 800239a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	691a      	ldr	r2, [r3, #16]
 80023a0:	887b      	ldrh	r3, [r7, #2]
 80023a2:	4013      	ands	r3, r2
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d002      	beq.n	80023ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80023a8:	2301      	movs	r3, #1
 80023aa:	73fb      	strb	r3, [r7, #15]
 80023ac:	e001      	b.n	80023b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80023ae:	2300      	movs	r3, #0
 80023b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80023b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3714      	adds	r7, #20
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr

080023c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b083      	sub	sp, #12
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
 80023c8:	460b      	mov	r3, r1
 80023ca:	807b      	strh	r3, [r7, #2]
 80023cc:	4613      	mov	r3, r2
 80023ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80023d0:	787b      	ldrb	r3, [r7, #1]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d003      	beq.n	80023de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023d6:	887a      	ldrh	r2, [r7, #2]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80023dc:	e003      	b.n	80023e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80023de:	887b      	ldrh	r3, [r7, #2]
 80023e0:	041a      	lsls	r2, r3, #16
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	619a      	str	r2, [r3, #24]
}
 80023e6:	bf00      	nop
 80023e8:	370c      	adds	r7, #12
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr

080023f2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80023f2:	b580      	push	{r7, lr}
 80023f4:	b086      	sub	sp, #24
 80023f6:	af02      	add	r7, sp, #8
 80023f8:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d101      	bne.n	8002404 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002400:	2301      	movs	r3, #1
 8002402:	e101      	b.n	8002608 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002410:	b2db      	uxtb	r3, r3
 8002412:	2b00      	cmp	r3, #0
 8002414:	d106      	bne.n	8002424 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2200      	movs	r2, #0
 800241a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	f006 fbec 	bl	8008bfc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2203      	movs	r2, #3
 8002428:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002432:	d102      	bne.n	800243a <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2200      	movs	r2, #0
 8002438:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4618      	mov	r0, r3
 8002440:	f002 ffb1 	bl	80053a6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6818      	ldr	r0, [r3, #0]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	7c1a      	ldrb	r2, [r3, #16]
 800244c:	f88d 2000 	strb.w	r2, [sp]
 8002450:	3304      	adds	r3, #4
 8002452:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002454:	f002 fe90 	bl	8005178 <USB_CoreInit>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d005      	beq.n	800246a <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2202      	movs	r2, #2
 8002462:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	e0ce      	b.n	8002608 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	2100      	movs	r1, #0
 8002470:	4618      	mov	r0, r3
 8002472:	f002 ffa9 	bl	80053c8 <USB_SetCurrentMode>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d005      	beq.n	8002488 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2202      	movs	r2, #2
 8002480:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002484:	2301      	movs	r3, #1
 8002486:	e0bf      	b.n	8002608 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002488:	2300      	movs	r3, #0
 800248a:	73fb      	strb	r3, [r7, #15]
 800248c:	e04a      	b.n	8002524 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800248e:	7bfa      	ldrb	r2, [r7, #15]
 8002490:	6879      	ldr	r1, [r7, #4]
 8002492:	4613      	mov	r3, r2
 8002494:	00db      	lsls	r3, r3, #3
 8002496:	4413      	add	r3, r2
 8002498:	009b      	lsls	r3, r3, #2
 800249a:	440b      	add	r3, r1
 800249c:	3315      	adds	r3, #21
 800249e:	2201      	movs	r2, #1
 80024a0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80024a2:	7bfa      	ldrb	r2, [r7, #15]
 80024a4:	6879      	ldr	r1, [r7, #4]
 80024a6:	4613      	mov	r3, r2
 80024a8:	00db      	lsls	r3, r3, #3
 80024aa:	4413      	add	r3, r2
 80024ac:	009b      	lsls	r3, r3, #2
 80024ae:	440b      	add	r3, r1
 80024b0:	3314      	adds	r3, #20
 80024b2:	7bfa      	ldrb	r2, [r7, #15]
 80024b4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80024b6:	7bfa      	ldrb	r2, [r7, #15]
 80024b8:	7bfb      	ldrb	r3, [r7, #15]
 80024ba:	b298      	uxth	r0, r3
 80024bc:	6879      	ldr	r1, [r7, #4]
 80024be:	4613      	mov	r3, r2
 80024c0:	00db      	lsls	r3, r3, #3
 80024c2:	4413      	add	r3, r2
 80024c4:	009b      	lsls	r3, r3, #2
 80024c6:	440b      	add	r3, r1
 80024c8:	332e      	adds	r3, #46	@ 0x2e
 80024ca:	4602      	mov	r2, r0
 80024cc:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80024ce:	7bfa      	ldrb	r2, [r7, #15]
 80024d0:	6879      	ldr	r1, [r7, #4]
 80024d2:	4613      	mov	r3, r2
 80024d4:	00db      	lsls	r3, r3, #3
 80024d6:	4413      	add	r3, r2
 80024d8:	009b      	lsls	r3, r3, #2
 80024da:	440b      	add	r3, r1
 80024dc:	3318      	adds	r3, #24
 80024de:	2200      	movs	r2, #0
 80024e0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80024e2:	7bfa      	ldrb	r2, [r7, #15]
 80024e4:	6879      	ldr	r1, [r7, #4]
 80024e6:	4613      	mov	r3, r2
 80024e8:	00db      	lsls	r3, r3, #3
 80024ea:	4413      	add	r3, r2
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	440b      	add	r3, r1
 80024f0:	331c      	adds	r3, #28
 80024f2:	2200      	movs	r2, #0
 80024f4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80024f6:	7bfa      	ldrb	r2, [r7, #15]
 80024f8:	6879      	ldr	r1, [r7, #4]
 80024fa:	4613      	mov	r3, r2
 80024fc:	00db      	lsls	r3, r3, #3
 80024fe:	4413      	add	r3, r2
 8002500:	009b      	lsls	r3, r3, #2
 8002502:	440b      	add	r3, r1
 8002504:	3320      	adds	r3, #32
 8002506:	2200      	movs	r2, #0
 8002508:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800250a:	7bfa      	ldrb	r2, [r7, #15]
 800250c:	6879      	ldr	r1, [r7, #4]
 800250e:	4613      	mov	r3, r2
 8002510:	00db      	lsls	r3, r3, #3
 8002512:	4413      	add	r3, r2
 8002514:	009b      	lsls	r3, r3, #2
 8002516:	440b      	add	r3, r1
 8002518:	3324      	adds	r3, #36	@ 0x24
 800251a:	2200      	movs	r2, #0
 800251c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800251e:	7bfb      	ldrb	r3, [r7, #15]
 8002520:	3301      	adds	r3, #1
 8002522:	73fb      	strb	r3, [r7, #15]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	791b      	ldrb	r3, [r3, #4]
 8002528:	7bfa      	ldrb	r2, [r7, #15]
 800252a:	429a      	cmp	r2, r3
 800252c:	d3af      	bcc.n	800248e <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800252e:	2300      	movs	r3, #0
 8002530:	73fb      	strb	r3, [r7, #15]
 8002532:	e044      	b.n	80025be <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002534:	7bfa      	ldrb	r2, [r7, #15]
 8002536:	6879      	ldr	r1, [r7, #4]
 8002538:	4613      	mov	r3, r2
 800253a:	00db      	lsls	r3, r3, #3
 800253c:	4413      	add	r3, r2
 800253e:	009b      	lsls	r3, r3, #2
 8002540:	440b      	add	r3, r1
 8002542:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002546:	2200      	movs	r2, #0
 8002548:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800254a:	7bfa      	ldrb	r2, [r7, #15]
 800254c:	6879      	ldr	r1, [r7, #4]
 800254e:	4613      	mov	r3, r2
 8002550:	00db      	lsls	r3, r3, #3
 8002552:	4413      	add	r3, r2
 8002554:	009b      	lsls	r3, r3, #2
 8002556:	440b      	add	r3, r1
 8002558:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800255c:	7bfa      	ldrb	r2, [r7, #15]
 800255e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002560:	7bfa      	ldrb	r2, [r7, #15]
 8002562:	6879      	ldr	r1, [r7, #4]
 8002564:	4613      	mov	r3, r2
 8002566:	00db      	lsls	r3, r3, #3
 8002568:	4413      	add	r3, r2
 800256a:	009b      	lsls	r3, r3, #2
 800256c:	440b      	add	r3, r1
 800256e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002572:	2200      	movs	r2, #0
 8002574:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002576:	7bfa      	ldrb	r2, [r7, #15]
 8002578:	6879      	ldr	r1, [r7, #4]
 800257a:	4613      	mov	r3, r2
 800257c:	00db      	lsls	r3, r3, #3
 800257e:	4413      	add	r3, r2
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	440b      	add	r3, r1
 8002584:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002588:	2200      	movs	r2, #0
 800258a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800258c:	7bfa      	ldrb	r2, [r7, #15]
 800258e:	6879      	ldr	r1, [r7, #4]
 8002590:	4613      	mov	r3, r2
 8002592:	00db      	lsls	r3, r3, #3
 8002594:	4413      	add	r3, r2
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	440b      	add	r3, r1
 800259a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800259e:	2200      	movs	r2, #0
 80025a0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80025a2:	7bfa      	ldrb	r2, [r7, #15]
 80025a4:	6879      	ldr	r1, [r7, #4]
 80025a6:	4613      	mov	r3, r2
 80025a8:	00db      	lsls	r3, r3, #3
 80025aa:	4413      	add	r3, r2
 80025ac:	009b      	lsls	r3, r3, #2
 80025ae:	440b      	add	r3, r1
 80025b0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80025b4:	2200      	movs	r2, #0
 80025b6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025b8:	7bfb      	ldrb	r3, [r7, #15]
 80025ba:	3301      	adds	r3, #1
 80025bc:	73fb      	strb	r3, [r7, #15]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	791b      	ldrb	r3, [r3, #4]
 80025c2:	7bfa      	ldrb	r2, [r7, #15]
 80025c4:	429a      	cmp	r2, r3
 80025c6:	d3b5      	bcc.n	8002534 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6818      	ldr	r0, [r3, #0]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	7c1a      	ldrb	r2, [r3, #16]
 80025d0:	f88d 2000 	strb.w	r2, [sp]
 80025d4:	3304      	adds	r3, #4
 80025d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80025d8:	f002 ff42 	bl	8005460 <USB_DevInit>
 80025dc:	4603      	mov	r3, r0
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d005      	beq.n	80025ee <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2202      	movs	r2, #2
 80025e6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e00c      	b.n	8002608 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2200      	movs	r2, #0
 80025f2:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2201      	movs	r2, #1
 80025f8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4618      	mov	r0, r3
 8002602:	f003 ff8c 	bl	800651e <USB_DevDisconnect>

  return HAL_OK;
 8002606:	2300      	movs	r3, #0
}
 8002608:	4618      	mov	r0, r3
 800260a:	3710      	adds	r7, #16
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}

08002610 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b084      	sub	sp, #16
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002624:	2b01      	cmp	r3, #1
 8002626:	d101      	bne.n	800262c <HAL_PCD_Start+0x1c>
 8002628:	2302      	movs	r3, #2
 800262a:	e022      	b.n	8002672 <HAL_PCD_Start+0x62>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2201      	movs	r2, #1
 8002630:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800263c:	2b00      	cmp	r3, #0
 800263e:	d009      	beq.n	8002654 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8002644:	2b01      	cmp	r3, #1
 8002646:	d105      	bne.n	8002654 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800264c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4618      	mov	r0, r3
 800265a:	f002 fe93 	bl	8005384 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4618      	mov	r0, r3
 8002664:	f003 ff3a 	bl	80064dc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2200      	movs	r2, #0
 800266c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002670:	2300      	movs	r3, #0
}
 8002672:	4618      	mov	r0, r3
 8002674:	3710      	adds	r7, #16
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}

0800267a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800267a:	b590      	push	{r4, r7, lr}
 800267c:	b08d      	sub	sp, #52	@ 0x34
 800267e:	af00      	add	r7, sp, #0
 8002680:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002688:	6a3b      	ldr	r3, [r7, #32]
 800268a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4618      	mov	r0, r3
 8002692:	f003 fff8 	bl	8006686 <USB_GetMode>
 8002696:	4603      	mov	r3, r0
 8002698:	2b00      	cmp	r3, #0
 800269a:	f040 848c 	bne.w	8002fb6 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4618      	mov	r0, r3
 80026a4:	f003 ff5c 	bl	8006560 <USB_ReadInterrupts>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	f000 8482 	beq.w	8002fb4 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80026b0:	69fb      	ldr	r3, [r7, #28]
 80026b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80026b6:	689b      	ldr	r3, [r3, #8]
 80026b8:	0a1b      	lsrs	r3, r3, #8
 80026ba:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4618      	mov	r0, r3
 80026ca:	f003 ff49 	bl	8006560 <USB_ReadInterrupts>
 80026ce:	4603      	mov	r3, r0
 80026d0:	f003 0302 	and.w	r3, r3, #2
 80026d4:	2b02      	cmp	r3, #2
 80026d6:	d107      	bne.n	80026e8 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	695a      	ldr	r2, [r3, #20]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f002 0202 	and.w	r2, r2, #2
 80026e6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4618      	mov	r0, r3
 80026ee:	f003 ff37 	bl	8006560 <USB_ReadInterrupts>
 80026f2:	4603      	mov	r3, r0
 80026f4:	f003 0310 	and.w	r3, r3, #16
 80026f8:	2b10      	cmp	r3, #16
 80026fa:	d161      	bne.n	80027c0 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	699a      	ldr	r2, [r3, #24]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f022 0210 	bic.w	r2, r2, #16
 800270a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800270c:	6a3b      	ldr	r3, [r7, #32]
 800270e:	6a1b      	ldr	r3, [r3, #32]
 8002710:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002712:	69bb      	ldr	r3, [r7, #24]
 8002714:	f003 020f 	and.w	r2, r3, #15
 8002718:	4613      	mov	r3, r2
 800271a:	00db      	lsls	r3, r3, #3
 800271c:	4413      	add	r3, r2
 800271e:	009b      	lsls	r3, r3, #2
 8002720:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002724:	687a      	ldr	r2, [r7, #4]
 8002726:	4413      	add	r3, r2
 8002728:	3304      	adds	r3, #4
 800272a:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800272c:	69bb      	ldr	r3, [r7, #24]
 800272e:	0c5b      	lsrs	r3, r3, #17
 8002730:	f003 030f 	and.w	r3, r3, #15
 8002734:	2b02      	cmp	r3, #2
 8002736:	d124      	bne.n	8002782 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002738:	69ba      	ldr	r2, [r7, #24]
 800273a:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800273e:	4013      	ands	r3, r2
 8002740:	2b00      	cmp	r3, #0
 8002742:	d035      	beq.n	80027b0 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002748:	69bb      	ldr	r3, [r7, #24]
 800274a:	091b      	lsrs	r3, r3, #4
 800274c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800274e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002752:	b29b      	uxth	r3, r3
 8002754:	461a      	mov	r2, r3
 8002756:	6a38      	ldr	r0, [r7, #32]
 8002758:	f003 fd6e 	bl	8006238 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	68da      	ldr	r2, [r3, #12]
 8002760:	69bb      	ldr	r3, [r7, #24]
 8002762:	091b      	lsrs	r3, r3, #4
 8002764:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002768:	441a      	add	r2, r3
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	695a      	ldr	r2, [r3, #20]
 8002772:	69bb      	ldr	r3, [r7, #24]
 8002774:	091b      	lsrs	r3, r3, #4
 8002776:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800277a:	441a      	add	r2, r3
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	615a      	str	r2, [r3, #20]
 8002780:	e016      	b.n	80027b0 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002782:	69bb      	ldr	r3, [r7, #24]
 8002784:	0c5b      	lsrs	r3, r3, #17
 8002786:	f003 030f 	and.w	r3, r3, #15
 800278a:	2b06      	cmp	r3, #6
 800278c:	d110      	bne.n	80027b0 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002794:	2208      	movs	r2, #8
 8002796:	4619      	mov	r1, r3
 8002798:	6a38      	ldr	r0, [r7, #32]
 800279a:	f003 fd4d 	bl	8006238 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800279e:	697b      	ldr	r3, [r7, #20]
 80027a0:	695a      	ldr	r2, [r3, #20]
 80027a2:	69bb      	ldr	r3, [r7, #24]
 80027a4:	091b      	lsrs	r3, r3, #4
 80027a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80027aa:	441a      	add	r2, r3
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	699a      	ldr	r2, [r3, #24]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f042 0210 	orr.w	r2, r2, #16
 80027be:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4618      	mov	r0, r3
 80027c6:	f003 fecb 	bl	8006560 <USB_ReadInterrupts>
 80027ca:	4603      	mov	r3, r0
 80027cc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80027d0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80027d4:	f040 80a7 	bne.w	8002926 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80027d8:	2300      	movs	r3, #0
 80027da:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4618      	mov	r0, r3
 80027e2:	f003 fed0 	bl	8006586 <USB_ReadDevAllOutEpInterrupt>
 80027e6:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80027e8:	e099      	b.n	800291e <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80027ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027ec:	f003 0301 	and.w	r3, r3, #1
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	f000 808e 	beq.w	8002912 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027fc:	b2d2      	uxtb	r2, r2
 80027fe:	4611      	mov	r1, r2
 8002800:	4618      	mov	r0, r3
 8002802:	f003 fef4 	bl	80065ee <USB_ReadDevOutEPInterrupt>
 8002806:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	f003 0301 	and.w	r3, r3, #1
 800280e:	2b00      	cmp	r3, #0
 8002810:	d00c      	beq.n	800282c <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002814:	015a      	lsls	r2, r3, #5
 8002816:	69fb      	ldr	r3, [r7, #28]
 8002818:	4413      	add	r3, r2
 800281a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800281e:	461a      	mov	r2, r3
 8002820:	2301      	movs	r3, #1
 8002822:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002824:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002826:	6878      	ldr	r0, [r7, #4]
 8002828:	f000 fea4 	bl	8003574 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800282c:	693b      	ldr	r3, [r7, #16]
 800282e:	f003 0308 	and.w	r3, r3, #8
 8002832:	2b00      	cmp	r3, #0
 8002834:	d00c      	beq.n	8002850 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002838:	015a      	lsls	r2, r3, #5
 800283a:	69fb      	ldr	r3, [r7, #28]
 800283c:	4413      	add	r3, r2
 800283e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002842:	461a      	mov	r2, r3
 8002844:	2308      	movs	r3, #8
 8002846:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002848:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800284a:	6878      	ldr	r0, [r7, #4]
 800284c:	f000 ff7a 	bl	8003744 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002850:	693b      	ldr	r3, [r7, #16]
 8002852:	f003 0310 	and.w	r3, r3, #16
 8002856:	2b00      	cmp	r3, #0
 8002858:	d008      	beq.n	800286c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800285a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800285c:	015a      	lsls	r2, r3, #5
 800285e:	69fb      	ldr	r3, [r7, #28]
 8002860:	4413      	add	r3, r2
 8002862:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002866:	461a      	mov	r2, r3
 8002868:	2310      	movs	r3, #16
 800286a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	f003 0302 	and.w	r3, r3, #2
 8002872:	2b00      	cmp	r3, #0
 8002874:	d030      	beq.n	80028d8 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002876:	6a3b      	ldr	r3, [r7, #32]
 8002878:	695b      	ldr	r3, [r3, #20]
 800287a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800287e:	2b80      	cmp	r3, #128	@ 0x80
 8002880:	d109      	bne.n	8002896 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002882:	69fb      	ldr	r3, [r7, #28]
 8002884:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	69fa      	ldr	r2, [r7, #28]
 800288c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002890:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002894:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002896:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002898:	4613      	mov	r3, r2
 800289a:	00db      	lsls	r3, r3, #3
 800289c:	4413      	add	r3, r2
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80028a4:	687a      	ldr	r2, [r7, #4]
 80028a6:	4413      	add	r3, r2
 80028a8:	3304      	adds	r3, #4
 80028aa:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	78db      	ldrb	r3, [r3, #3]
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d108      	bne.n	80028c6 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	2200      	movs	r2, #0
 80028b8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80028ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	4619      	mov	r1, r3
 80028c0:	6878      	ldr	r0, [r7, #4]
 80028c2:	f006 faa1 	bl	8008e08 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80028c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028c8:	015a      	lsls	r2, r3, #5
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	4413      	add	r3, r2
 80028ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80028d2:	461a      	mov	r2, r3
 80028d4:	2302      	movs	r3, #2
 80028d6:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80028d8:	693b      	ldr	r3, [r7, #16]
 80028da:	f003 0320 	and.w	r3, r3, #32
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d008      	beq.n	80028f4 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80028e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e4:	015a      	lsls	r2, r3, #5
 80028e6:	69fb      	ldr	r3, [r7, #28]
 80028e8:	4413      	add	r3, r2
 80028ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80028ee:	461a      	mov	r2, r3
 80028f0:	2320      	movs	r3, #32
 80028f2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80028f4:	693b      	ldr	r3, [r7, #16]
 80028f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d009      	beq.n	8002912 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80028fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002900:	015a      	lsls	r2, r3, #5
 8002902:	69fb      	ldr	r3, [r7, #28]
 8002904:	4413      	add	r3, r2
 8002906:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800290a:	461a      	mov	r2, r3
 800290c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002910:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002914:	3301      	adds	r3, #1
 8002916:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002918:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800291a:	085b      	lsrs	r3, r3, #1
 800291c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800291e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002920:	2b00      	cmp	r3, #0
 8002922:	f47f af62 	bne.w	80027ea <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4618      	mov	r0, r3
 800292c:	f003 fe18 	bl	8006560 <USB_ReadInterrupts>
 8002930:	4603      	mov	r3, r0
 8002932:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002936:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800293a:	f040 80db 	bne.w	8002af4 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4618      	mov	r0, r3
 8002944:	f003 fe39 	bl	80065ba <USB_ReadDevAllInEpInterrupt>
 8002948:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800294a:	2300      	movs	r3, #0
 800294c:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800294e:	e0cd      	b.n	8002aec <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002952:	f003 0301 	and.w	r3, r3, #1
 8002956:	2b00      	cmp	r3, #0
 8002958:	f000 80c2 	beq.w	8002ae0 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002962:	b2d2      	uxtb	r2, r2
 8002964:	4611      	mov	r1, r2
 8002966:	4618      	mov	r0, r3
 8002968:	f003 fe5f 	bl	800662a <USB_ReadDevInEPInterrupt>
 800296c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800296e:	693b      	ldr	r3, [r7, #16]
 8002970:	f003 0301 	and.w	r3, r3, #1
 8002974:	2b00      	cmp	r3, #0
 8002976:	d057      	beq.n	8002a28 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800297a:	f003 030f 	and.w	r3, r3, #15
 800297e:	2201      	movs	r2, #1
 8002980:	fa02 f303 	lsl.w	r3, r2, r3
 8002984:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002986:	69fb      	ldr	r3, [r7, #28]
 8002988:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800298c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	43db      	mvns	r3, r3
 8002992:	69f9      	ldr	r1, [r7, #28]
 8002994:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002998:	4013      	ands	r3, r2
 800299a:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800299c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800299e:	015a      	lsls	r2, r3, #5
 80029a0:	69fb      	ldr	r3, [r7, #28]
 80029a2:	4413      	add	r3, r2
 80029a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80029a8:	461a      	mov	r2, r3
 80029aa:	2301      	movs	r3, #1
 80029ac:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	799b      	ldrb	r3, [r3, #6]
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d132      	bne.n	8002a1c <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80029b6:	6879      	ldr	r1, [r7, #4]
 80029b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029ba:	4613      	mov	r3, r2
 80029bc:	00db      	lsls	r3, r3, #3
 80029be:	4413      	add	r3, r2
 80029c0:	009b      	lsls	r3, r3, #2
 80029c2:	440b      	add	r3, r1
 80029c4:	3320      	adds	r3, #32
 80029c6:	6819      	ldr	r1, [r3, #0]
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029cc:	4613      	mov	r3, r2
 80029ce:	00db      	lsls	r3, r3, #3
 80029d0:	4413      	add	r3, r2
 80029d2:	009b      	lsls	r3, r3, #2
 80029d4:	4403      	add	r3, r0
 80029d6:	331c      	adds	r3, #28
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4419      	add	r1, r3
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029e0:	4613      	mov	r3, r2
 80029e2:	00db      	lsls	r3, r3, #3
 80029e4:	4413      	add	r3, r2
 80029e6:	009b      	lsls	r3, r3, #2
 80029e8:	4403      	add	r3, r0
 80029ea:	3320      	adds	r3, #32
 80029ec:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80029ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d113      	bne.n	8002a1c <HAL_PCD_IRQHandler+0x3a2>
 80029f4:	6879      	ldr	r1, [r7, #4]
 80029f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029f8:	4613      	mov	r3, r2
 80029fa:	00db      	lsls	r3, r3, #3
 80029fc:	4413      	add	r3, r2
 80029fe:	009b      	lsls	r3, r3, #2
 8002a00:	440b      	add	r3, r1
 8002a02:	3324      	adds	r3, #36	@ 0x24
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d108      	bne.n	8002a1c <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6818      	ldr	r0, [r3, #0]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002a14:	461a      	mov	r2, r3
 8002a16:	2101      	movs	r1, #1
 8002a18:	f003 fe66 	bl	80066e8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a1e:	b2db      	uxtb	r3, r3
 8002a20:	4619      	mov	r1, r3
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f006 f96b 	bl	8008cfe <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	f003 0308 	and.w	r3, r3, #8
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d008      	beq.n	8002a44 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a34:	015a      	lsls	r2, r3, #5
 8002a36:	69fb      	ldr	r3, [r7, #28]
 8002a38:	4413      	add	r3, r2
 8002a3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002a3e:	461a      	mov	r2, r3
 8002a40:	2308      	movs	r3, #8
 8002a42:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	f003 0310 	and.w	r3, r3, #16
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d008      	beq.n	8002a60 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a50:	015a      	lsls	r2, r3, #5
 8002a52:	69fb      	ldr	r3, [r7, #28]
 8002a54:	4413      	add	r3, r2
 8002a56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002a5a:	461a      	mov	r2, r3
 8002a5c:	2310      	movs	r3, #16
 8002a5e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002a60:	693b      	ldr	r3, [r7, #16]
 8002a62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d008      	beq.n	8002a7c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a6c:	015a      	lsls	r2, r3, #5
 8002a6e:	69fb      	ldr	r3, [r7, #28]
 8002a70:	4413      	add	r3, r2
 8002a72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002a76:	461a      	mov	r2, r3
 8002a78:	2340      	movs	r3, #64	@ 0x40
 8002a7a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	f003 0302 	and.w	r3, r3, #2
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d023      	beq.n	8002ace <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002a86:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002a88:	6a38      	ldr	r0, [r7, #32]
 8002a8a:	f002 fe4d 	bl	8005728 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002a8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a90:	4613      	mov	r3, r2
 8002a92:	00db      	lsls	r3, r3, #3
 8002a94:	4413      	add	r3, r2
 8002a96:	009b      	lsls	r3, r3, #2
 8002a98:	3310      	adds	r3, #16
 8002a9a:	687a      	ldr	r2, [r7, #4]
 8002a9c:	4413      	add	r3, r2
 8002a9e:	3304      	adds	r3, #4
 8002aa0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	78db      	ldrb	r3, [r3, #3]
 8002aa6:	2b01      	cmp	r3, #1
 8002aa8:	d108      	bne.n	8002abc <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	2200      	movs	r2, #0
 8002aae:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ab2:	b2db      	uxtb	r3, r3
 8002ab4:	4619      	mov	r1, r3
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f006 f9b8 	bl	8008e2c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002abe:	015a      	lsls	r2, r3, #5
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	4413      	add	r3, r2
 8002ac4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002ac8:	461a      	mov	r2, r3
 8002aca:	2302      	movs	r3, #2
 8002acc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d003      	beq.n	8002ae0 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002ad8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f000 fcbd 	bl	800345a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ae2:	3301      	adds	r3, #1
 8002ae4:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002ae6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ae8:	085b      	lsrs	r3, r3, #1
 8002aea:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002aec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	f47f af2e 	bne.w	8002950 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4618      	mov	r0, r3
 8002afa:	f003 fd31 	bl	8006560 <USB_ReadInterrupts>
 8002afe:	4603      	mov	r3, r0
 8002b00:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002b04:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002b08:	d122      	bne.n	8002b50 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002b0a:	69fb      	ldr	r3, [r7, #28]
 8002b0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	69fa      	ldr	r2, [r7, #28]
 8002b14:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b18:	f023 0301 	bic.w	r3, r3, #1
 8002b1c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d108      	bne.n	8002b3a <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002b30:	2100      	movs	r1, #0
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f000 fea4 	bl	8003880 <HAL_PCDEx_LPM_Callback>
 8002b38:	e002      	b.n	8002b40 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f006 f956 	bl	8008dec <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	695a      	ldr	r2, [r3, #20]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002b4e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4618      	mov	r0, r3
 8002b56:	f003 fd03 	bl	8006560 <USB_ReadInterrupts>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002b64:	d112      	bne.n	8002b8c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	f003 0301 	and.w	r3, r3, #1
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d102      	bne.n	8002b7c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	f006 f912 	bl	8008da0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	695a      	ldr	r2, [r3, #20]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002b8a:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4618      	mov	r0, r3
 8002b92:	f003 fce5 	bl	8006560 <USB_ReadInterrupts>
 8002b96:	4603      	mov	r3, r0
 8002b98:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b9c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ba0:	f040 80b7 	bne.w	8002d12 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002ba4:	69fb      	ldr	r3, [r7, #28]
 8002ba6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	69fa      	ldr	r2, [r7, #28]
 8002bae:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002bb2:	f023 0301 	bic.w	r3, r3, #1
 8002bb6:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	2110      	movs	r1, #16
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f002 fdb2 	bl	8005728 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002bc8:	e046      	b.n	8002c58 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002bca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bcc:	015a      	lsls	r2, r3, #5
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	4413      	add	r3, r2
 8002bd2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002bd6:	461a      	mov	r2, r3
 8002bd8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002bdc:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002bde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002be0:	015a      	lsls	r2, r3, #5
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	4413      	add	r3, r2
 8002be6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002bee:	0151      	lsls	r1, r2, #5
 8002bf0:	69fa      	ldr	r2, [r7, #28]
 8002bf2:	440a      	add	r2, r1
 8002bf4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002bf8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002bfc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002bfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c00:	015a      	lsls	r2, r3, #5
 8002c02:	69fb      	ldr	r3, [r7, #28]
 8002c04:	4413      	add	r3, r2
 8002c06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c0a:	461a      	mov	r2, r3
 8002c0c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002c10:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002c12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c14:	015a      	lsls	r2, r3, #5
 8002c16:	69fb      	ldr	r3, [r7, #28]
 8002c18:	4413      	add	r3, r2
 8002c1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c22:	0151      	lsls	r1, r2, #5
 8002c24:	69fa      	ldr	r2, [r7, #28]
 8002c26:	440a      	add	r2, r1
 8002c28:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002c2c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002c30:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002c32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c34:	015a      	lsls	r2, r3, #5
 8002c36:	69fb      	ldr	r3, [r7, #28]
 8002c38:	4413      	add	r3, r2
 8002c3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c42:	0151      	lsls	r1, r2, #5
 8002c44:	69fa      	ldr	r2, [r7, #28]
 8002c46:	440a      	add	r2, r1
 8002c48:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002c4c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002c50:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c54:	3301      	adds	r3, #1
 8002c56:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	791b      	ldrb	r3, [r3, #4]
 8002c5c:	461a      	mov	r2, r3
 8002c5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d3b2      	bcc.n	8002bca <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002c64:	69fb      	ldr	r3, [r7, #28]
 8002c66:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002c6a:	69db      	ldr	r3, [r3, #28]
 8002c6c:	69fa      	ldr	r2, [r7, #28]
 8002c6e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002c72:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002c76:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	7bdb      	ldrb	r3, [r3, #15]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d016      	beq.n	8002cae <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002c80:	69fb      	ldr	r3, [r7, #28]
 8002c82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002c86:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c8a:	69fa      	ldr	r2, [r7, #28]
 8002c8c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002c90:	f043 030b 	orr.w	r3, r3, #11
 8002c94:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002c98:	69fb      	ldr	r3, [r7, #28]
 8002c9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002c9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ca0:	69fa      	ldr	r2, [r7, #28]
 8002ca2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002ca6:	f043 030b 	orr.w	r3, r3, #11
 8002caa:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cac:	e015      	b.n	8002cda <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002cb4:	695b      	ldr	r3, [r3, #20]
 8002cb6:	69fa      	ldr	r2, [r7, #28]
 8002cb8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002cbc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002cc0:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8002cc4:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002cc6:	69fb      	ldr	r3, [r7, #28]
 8002cc8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ccc:	691b      	ldr	r3, [r3, #16]
 8002cce:	69fa      	ldr	r2, [r7, #28]
 8002cd0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002cd4:	f043 030b 	orr.w	r3, r3, #11
 8002cd8:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002cda:	69fb      	ldr	r3, [r7, #28]
 8002cdc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	69fa      	ldr	r2, [r7, #28]
 8002ce4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002ce8:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002cec:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6818      	ldr	r0, [r3, #0]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002cfc:	461a      	mov	r2, r3
 8002cfe:	f003 fcf3 	bl	80066e8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	695a      	ldr	r2, [r3, #20]
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002d10:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4618      	mov	r0, r3
 8002d18:	f003 fc22 	bl	8006560 <USB_ReadInterrupts>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d22:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d26:	d123      	bne.n	8002d70 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f003 fcb8 	bl	80066a2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4618      	mov	r0, r3
 8002d38:	f002 fd6f 	bl	800581a <USB_GetDevSpeed>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	461a      	mov	r2, r3
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681c      	ldr	r4, [r3, #0]
 8002d48:	f001 f9ca 	bl	80040e0 <HAL_RCC_GetHCLKFreq>
 8002d4c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002d52:	461a      	mov	r2, r3
 8002d54:	4620      	mov	r0, r4
 8002d56:	f002 fa73 	bl	8005240 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f005 fff7 	bl	8008d4e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	695a      	ldr	r2, [r3, #20]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002d6e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4618      	mov	r0, r3
 8002d76:	f003 fbf3 	bl	8006560 <USB_ReadInterrupts>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	f003 0308 	and.w	r3, r3, #8
 8002d80:	2b08      	cmp	r3, #8
 8002d82:	d10a      	bne.n	8002d9a <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002d84:	6878      	ldr	r0, [r7, #4]
 8002d86:	f005 ffd4 	bl	8008d32 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	695a      	ldr	r2, [r3, #20]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f002 0208 	and.w	r2, r2, #8
 8002d98:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f003 fbde 	bl	8006560 <USB_ReadInterrupts>
 8002da4:	4603      	mov	r3, r0
 8002da6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002daa:	2b80      	cmp	r3, #128	@ 0x80
 8002dac:	d123      	bne.n	8002df6 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002dae:	6a3b      	ldr	r3, [r7, #32]
 8002db0:	699b      	ldr	r3, [r3, #24]
 8002db2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002db6:	6a3b      	ldr	r3, [r7, #32]
 8002db8:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002dba:	2301      	movs	r3, #1
 8002dbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dbe:	e014      	b.n	8002dea <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002dc0:	6879      	ldr	r1, [r7, #4]
 8002dc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	00db      	lsls	r3, r3, #3
 8002dc8:	4413      	add	r3, r2
 8002dca:	009b      	lsls	r3, r3, #2
 8002dcc:	440b      	add	r3, r1
 8002dce:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002dd2:	781b      	ldrb	r3, [r3, #0]
 8002dd4:	2b01      	cmp	r3, #1
 8002dd6:	d105      	bne.n	8002de4 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dda:	b2db      	uxtb	r3, r3
 8002ddc:	4619      	mov	r1, r3
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f000 fb0a 	bl	80033f8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de6:	3301      	adds	r3, #1
 8002de8:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	791b      	ldrb	r3, [r3, #4]
 8002dee:	461a      	mov	r2, r3
 8002df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d3e4      	bcc.n	8002dc0 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f003 fbb0 	bl	8006560 <USB_ReadInterrupts>
 8002e00:	4603      	mov	r3, r0
 8002e02:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e06:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002e0a:	d13c      	bne.n	8002e86 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e10:	e02b      	b.n	8002e6a <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e14:	015a      	lsls	r2, r3, #5
 8002e16:	69fb      	ldr	r3, [r7, #28]
 8002e18:	4413      	add	r3, r2
 8002e1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002e22:	6879      	ldr	r1, [r7, #4]
 8002e24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e26:	4613      	mov	r3, r2
 8002e28:	00db      	lsls	r3, r3, #3
 8002e2a:	4413      	add	r3, r2
 8002e2c:	009b      	lsls	r3, r3, #2
 8002e2e:	440b      	add	r3, r1
 8002e30:	3318      	adds	r3, #24
 8002e32:	781b      	ldrb	r3, [r3, #0]
 8002e34:	2b01      	cmp	r3, #1
 8002e36:	d115      	bne.n	8002e64 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002e38:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	da12      	bge.n	8002e64 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002e3e:	6879      	ldr	r1, [r7, #4]
 8002e40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e42:	4613      	mov	r3, r2
 8002e44:	00db      	lsls	r3, r3, #3
 8002e46:	4413      	add	r3, r2
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	440b      	add	r3, r1
 8002e4c:	3317      	adds	r3, #23
 8002e4e:	2201      	movs	r2, #1
 8002e50:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002e5a:	b2db      	uxtb	r3, r3
 8002e5c:	4619      	mov	r1, r3
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f000 faca 	bl	80033f8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e66:	3301      	adds	r3, #1
 8002e68:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	791b      	ldrb	r3, [r3, #4]
 8002e6e:	461a      	mov	r2, r3
 8002e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d3cd      	bcc.n	8002e12 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	695a      	ldr	r2, [r3, #20]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002e84:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f003 fb68 	bl	8006560 <USB_ReadInterrupts>
 8002e90:	4603      	mov	r3, r0
 8002e92:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e96:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002e9a:	d156      	bne.n	8002f4a <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ea0:	e045      	b.n	8002f2e <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea4:	015a      	lsls	r2, r3, #5
 8002ea6:	69fb      	ldr	r3, [r7, #28]
 8002ea8:	4413      	add	r3, r2
 8002eaa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002eb2:	6879      	ldr	r1, [r7, #4]
 8002eb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002eb6:	4613      	mov	r3, r2
 8002eb8:	00db      	lsls	r3, r3, #3
 8002eba:	4413      	add	r3, r2
 8002ebc:	009b      	lsls	r3, r3, #2
 8002ebe:	440b      	add	r3, r1
 8002ec0:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002ec4:	781b      	ldrb	r3, [r3, #0]
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d12e      	bne.n	8002f28 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002eca:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	da2b      	bge.n	8002f28 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002ed0:	69bb      	ldr	r3, [r7, #24]
 8002ed2:	0c1a      	lsrs	r2, r3, #16
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002eda:	4053      	eors	r3, r2
 8002edc:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d121      	bne.n	8002f28 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002ee4:	6879      	ldr	r1, [r7, #4]
 8002ee6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ee8:	4613      	mov	r3, r2
 8002eea:	00db      	lsls	r3, r3, #3
 8002eec:	4413      	add	r3, r2
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	440b      	add	r3, r1
 8002ef2:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002efa:	6a3b      	ldr	r3, [r7, #32]
 8002efc:	699b      	ldr	r3, [r3, #24]
 8002efe:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002f02:	6a3b      	ldr	r3, [r7, #32]
 8002f04:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002f06:	6a3b      	ldr	r3, [r7, #32]
 8002f08:	695b      	ldr	r3, [r3, #20]
 8002f0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d10a      	bne.n	8002f28 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002f12:	69fb      	ldr	r3, [r7, #28]
 8002f14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	69fa      	ldr	r2, [r7, #28]
 8002f1c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002f20:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f24:	6053      	str	r3, [r2, #4]
            break;
 8002f26:	e008      	b.n	8002f3a <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f2a:	3301      	adds	r3, #1
 8002f2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	791b      	ldrb	r3, [r3, #4]
 8002f32:	461a      	mov	r2, r3
 8002f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d3b3      	bcc.n	8002ea2 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	695a      	ldr	r2, [r3, #20]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002f48:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f003 fb06 	bl	8006560 <USB_ReadInterrupts>
 8002f54:	4603      	mov	r3, r0
 8002f56:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002f5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f5e:	d10a      	bne.n	8002f76 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002f60:	6878      	ldr	r0, [r7, #4]
 8002f62:	f005 ff75 	bl	8008e50 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	695a      	ldr	r2, [r3, #20]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002f74:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f003 faf0 	bl	8006560 <USB_ReadInterrupts>
 8002f80:	4603      	mov	r3, r0
 8002f82:	f003 0304 	and.w	r3, r3, #4
 8002f86:	2b04      	cmp	r3, #4
 8002f88:	d115      	bne.n	8002fb6 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002f92:	69bb      	ldr	r3, [r7, #24]
 8002f94:	f003 0304 	and.w	r3, r3, #4
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d002      	beq.n	8002fa2 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002f9c:	6878      	ldr	r0, [r7, #4]
 8002f9e:	f005 ff65 	bl	8008e6c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	6859      	ldr	r1, [r3, #4]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	69ba      	ldr	r2, [r7, #24]
 8002fae:	430a      	orrs	r2, r1
 8002fb0:	605a      	str	r2, [r3, #4]
 8002fb2:	e000      	b.n	8002fb6 <HAL_PCD_IRQHandler+0x93c>
      return;
 8002fb4:	bf00      	nop
    }
  }
}
 8002fb6:	3734      	adds	r7, #52	@ 0x34
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd90      	pop	{r4, r7, pc}

08002fbc <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b082      	sub	sp, #8
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
 8002fc4:	460b      	mov	r3, r1
 8002fc6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002fce:	2b01      	cmp	r3, #1
 8002fd0:	d101      	bne.n	8002fd6 <HAL_PCD_SetAddress+0x1a>
 8002fd2:	2302      	movs	r3, #2
 8002fd4:	e012      	b.n	8002ffc <HAL_PCD_SetAddress+0x40>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2201      	movs	r2, #1
 8002fda:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	78fa      	ldrb	r2, [r7, #3]
 8002fe2:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	78fa      	ldrb	r2, [r7, #3]
 8002fea:	4611      	mov	r1, r2
 8002fec:	4618      	mov	r0, r3
 8002fee:	f003 fa4f 	bl	8006490 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002ffa:	2300      	movs	r3, #0
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3708      	adds	r7, #8
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}

08003004 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b084      	sub	sp, #16
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
 800300c:	4608      	mov	r0, r1
 800300e:	4611      	mov	r1, r2
 8003010:	461a      	mov	r2, r3
 8003012:	4603      	mov	r3, r0
 8003014:	70fb      	strb	r3, [r7, #3]
 8003016:	460b      	mov	r3, r1
 8003018:	803b      	strh	r3, [r7, #0]
 800301a:	4613      	mov	r3, r2
 800301c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800301e:	2300      	movs	r3, #0
 8003020:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003022:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003026:	2b00      	cmp	r3, #0
 8003028:	da0f      	bge.n	800304a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800302a:	78fb      	ldrb	r3, [r7, #3]
 800302c:	f003 020f 	and.w	r2, r3, #15
 8003030:	4613      	mov	r3, r2
 8003032:	00db      	lsls	r3, r3, #3
 8003034:	4413      	add	r3, r2
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	3310      	adds	r3, #16
 800303a:	687a      	ldr	r2, [r7, #4]
 800303c:	4413      	add	r3, r2
 800303e:	3304      	adds	r3, #4
 8003040:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	2201      	movs	r2, #1
 8003046:	705a      	strb	r2, [r3, #1]
 8003048:	e00f      	b.n	800306a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800304a:	78fb      	ldrb	r3, [r7, #3]
 800304c:	f003 020f 	and.w	r2, r3, #15
 8003050:	4613      	mov	r3, r2
 8003052:	00db      	lsls	r3, r3, #3
 8003054:	4413      	add	r3, r2
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800305c:	687a      	ldr	r2, [r7, #4]
 800305e:	4413      	add	r3, r2
 8003060:	3304      	adds	r3, #4
 8003062:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2200      	movs	r2, #0
 8003068:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800306a:	78fb      	ldrb	r3, [r7, #3]
 800306c:	f003 030f 	and.w	r3, r3, #15
 8003070:	b2da      	uxtb	r2, r3
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8003076:	883b      	ldrh	r3, [r7, #0]
 8003078:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	78ba      	ldrb	r2, [r7, #2]
 8003084:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	785b      	ldrb	r3, [r3, #1]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d004      	beq.n	8003098 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	781b      	ldrb	r3, [r3, #0]
 8003092:	461a      	mov	r2, r3
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003098:	78bb      	ldrb	r3, [r7, #2]
 800309a:	2b02      	cmp	r3, #2
 800309c:	d102      	bne.n	80030a4 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2200      	movs	r2, #0
 80030a2:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d101      	bne.n	80030b2 <HAL_PCD_EP_Open+0xae>
 80030ae:	2302      	movs	r3, #2
 80030b0:	e00e      	b.n	80030d0 <HAL_PCD_EP_Open+0xcc>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2201      	movs	r2, #1
 80030b6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	68f9      	ldr	r1, [r7, #12]
 80030c0:	4618      	mov	r0, r3
 80030c2:	f002 fbcf 	bl	8005864 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2200      	movs	r2, #0
 80030ca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80030ce:	7afb      	ldrb	r3, [r7, #11]
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	3710      	adds	r7, #16
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}

080030d8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b084      	sub	sp, #16
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
 80030e0:	460b      	mov	r3, r1
 80030e2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80030e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	da0f      	bge.n	800310c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80030ec:	78fb      	ldrb	r3, [r7, #3]
 80030ee:	f003 020f 	and.w	r2, r3, #15
 80030f2:	4613      	mov	r3, r2
 80030f4:	00db      	lsls	r3, r3, #3
 80030f6:	4413      	add	r3, r2
 80030f8:	009b      	lsls	r3, r3, #2
 80030fa:	3310      	adds	r3, #16
 80030fc:	687a      	ldr	r2, [r7, #4]
 80030fe:	4413      	add	r3, r2
 8003100:	3304      	adds	r3, #4
 8003102:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2201      	movs	r2, #1
 8003108:	705a      	strb	r2, [r3, #1]
 800310a:	e00f      	b.n	800312c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800310c:	78fb      	ldrb	r3, [r7, #3]
 800310e:	f003 020f 	and.w	r2, r3, #15
 8003112:	4613      	mov	r3, r2
 8003114:	00db      	lsls	r3, r3, #3
 8003116:	4413      	add	r3, r2
 8003118:	009b      	lsls	r3, r3, #2
 800311a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800311e:	687a      	ldr	r2, [r7, #4]
 8003120:	4413      	add	r3, r2
 8003122:	3304      	adds	r3, #4
 8003124:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	2200      	movs	r2, #0
 800312a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800312c:	78fb      	ldrb	r3, [r7, #3]
 800312e:	f003 030f 	and.w	r3, r3, #15
 8003132:	b2da      	uxtb	r2, r3
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800313e:	2b01      	cmp	r3, #1
 8003140:	d101      	bne.n	8003146 <HAL_PCD_EP_Close+0x6e>
 8003142:	2302      	movs	r3, #2
 8003144:	e00e      	b.n	8003164 <HAL_PCD_EP_Close+0x8c>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2201      	movs	r2, #1
 800314a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	68f9      	ldr	r1, [r7, #12]
 8003154:	4618      	mov	r0, r3
 8003156:	f002 fc0d 	bl	8005974 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8003162:	2300      	movs	r3, #0
}
 8003164:	4618      	mov	r0, r3
 8003166:	3710      	adds	r7, #16
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}

0800316c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b086      	sub	sp, #24
 8003170:	af00      	add	r7, sp, #0
 8003172:	60f8      	str	r0, [r7, #12]
 8003174:	607a      	str	r2, [r7, #4]
 8003176:	603b      	str	r3, [r7, #0]
 8003178:	460b      	mov	r3, r1
 800317a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800317c:	7afb      	ldrb	r3, [r7, #11]
 800317e:	f003 020f 	and.w	r2, r3, #15
 8003182:	4613      	mov	r3, r2
 8003184:	00db      	lsls	r3, r3, #3
 8003186:	4413      	add	r3, r2
 8003188:	009b      	lsls	r3, r3, #2
 800318a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800318e:	68fa      	ldr	r2, [r7, #12]
 8003190:	4413      	add	r3, r2
 8003192:	3304      	adds	r3, #4
 8003194:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	687a      	ldr	r2, [r7, #4]
 800319a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	683a      	ldr	r2, [r7, #0]
 80031a0:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	2200      	movs	r2, #0
 80031a6:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	2200      	movs	r2, #0
 80031ac:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80031ae:	7afb      	ldrb	r3, [r7, #11]
 80031b0:	f003 030f 	and.w	r3, r3, #15
 80031b4:	b2da      	uxtb	r2, r3
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	799b      	ldrb	r3, [r3, #6]
 80031be:	2b01      	cmp	r3, #1
 80031c0:	d102      	bne.n	80031c8 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80031c2:	687a      	ldr	r2, [r7, #4]
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	6818      	ldr	r0, [r3, #0]
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	799b      	ldrb	r3, [r3, #6]
 80031d0:	461a      	mov	r2, r3
 80031d2:	6979      	ldr	r1, [r7, #20]
 80031d4:	f002 fcaa 	bl	8005b2c <USB_EPStartXfer>

  return HAL_OK;
 80031d8:	2300      	movs	r3, #0
}
 80031da:	4618      	mov	r0, r3
 80031dc:	3718      	adds	r7, #24
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}

080031e2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80031e2:	b480      	push	{r7}
 80031e4:	b083      	sub	sp, #12
 80031e6:	af00      	add	r7, sp, #0
 80031e8:	6078      	str	r0, [r7, #4]
 80031ea:	460b      	mov	r3, r1
 80031ec:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80031ee:	78fb      	ldrb	r3, [r7, #3]
 80031f0:	f003 020f 	and.w	r2, r3, #15
 80031f4:	6879      	ldr	r1, [r7, #4]
 80031f6:	4613      	mov	r3, r2
 80031f8:	00db      	lsls	r3, r3, #3
 80031fa:	4413      	add	r3, r2
 80031fc:	009b      	lsls	r3, r3, #2
 80031fe:	440b      	add	r3, r1
 8003200:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8003204:	681b      	ldr	r3, [r3, #0]
}
 8003206:	4618      	mov	r0, r3
 8003208:	370c      	adds	r7, #12
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr

08003212 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003212:	b580      	push	{r7, lr}
 8003214:	b086      	sub	sp, #24
 8003216:	af00      	add	r7, sp, #0
 8003218:	60f8      	str	r0, [r7, #12]
 800321a:	607a      	str	r2, [r7, #4]
 800321c:	603b      	str	r3, [r7, #0]
 800321e:	460b      	mov	r3, r1
 8003220:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003222:	7afb      	ldrb	r3, [r7, #11]
 8003224:	f003 020f 	and.w	r2, r3, #15
 8003228:	4613      	mov	r3, r2
 800322a:	00db      	lsls	r3, r3, #3
 800322c:	4413      	add	r3, r2
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	3310      	adds	r3, #16
 8003232:	68fa      	ldr	r2, [r7, #12]
 8003234:	4413      	add	r3, r2
 8003236:	3304      	adds	r3, #4
 8003238:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	687a      	ldr	r2, [r7, #4]
 800323e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	683a      	ldr	r2, [r7, #0]
 8003244:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	2200      	movs	r2, #0
 800324a:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	2201      	movs	r2, #1
 8003250:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003252:	7afb      	ldrb	r3, [r7, #11]
 8003254:	f003 030f 	and.w	r3, r3, #15
 8003258:	b2da      	uxtb	r2, r3
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	799b      	ldrb	r3, [r3, #6]
 8003262:	2b01      	cmp	r3, #1
 8003264:	d102      	bne.n	800326c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003266:	687a      	ldr	r2, [r7, #4]
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	6818      	ldr	r0, [r3, #0]
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	799b      	ldrb	r3, [r3, #6]
 8003274:	461a      	mov	r2, r3
 8003276:	6979      	ldr	r1, [r7, #20]
 8003278:	f002 fc58 	bl	8005b2c <USB_EPStartXfer>

  return HAL_OK;
 800327c:	2300      	movs	r3, #0
}
 800327e:	4618      	mov	r0, r3
 8003280:	3718      	adds	r7, #24
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}

08003286 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003286:	b580      	push	{r7, lr}
 8003288:	b084      	sub	sp, #16
 800328a:	af00      	add	r7, sp, #0
 800328c:	6078      	str	r0, [r7, #4]
 800328e:	460b      	mov	r3, r1
 8003290:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003292:	78fb      	ldrb	r3, [r7, #3]
 8003294:	f003 030f 	and.w	r3, r3, #15
 8003298:	687a      	ldr	r2, [r7, #4]
 800329a:	7912      	ldrb	r2, [r2, #4]
 800329c:	4293      	cmp	r3, r2
 800329e:	d901      	bls.n	80032a4 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	e04f      	b.n	8003344 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80032a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	da0f      	bge.n	80032cc <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80032ac:	78fb      	ldrb	r3, [r7, #3]
 80032ae:	f003 020f 	and.w	r2, r3, #15
 80032b2:	4613      	mov	r3, r2
 80032b4:	00db      	lsls	r3, r3, #3
 80032b6:	4413      	add	r3, r2
 80032b8:	009b      	lsls	r3, r3, #2
 80032ba:	3310      	adds	r3, #16
 80032bc:	687a      	ldr	r2, [r7, #4]
 80032be:	4413      	add	r3, r2
 80032c0:	3304      	adds	r3, #4
 80032c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2201      	movs	r2, #1
 80032c8:	705a      	strb	r2, [r3, #1]
 80032ca:	e00d      	b.n	80032e8 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80032cc:	78fa      	ldrb	r2, [r7, #3]
 80032ce:	4613      	mov	r3, r2
 80032d0:	00db      	lsls	r3, r3, #3
 80032d2:	4413      	add	r3, r2
 80032d4:	009b      	lsls	r3, r3, #2
 80032d6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80032da:	687a      	ldr	r2, [r7, #4]
 80032dc:	4413      	add	r3, r2
 80032de:	3304      	adds	r3, #4
 80032e0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	2200      	movs	r2, #0
 80032e6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2201      	movs	r2, #1
 80032ec:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80032ee:	78fb      	ldrb	r3, [r7, #3]
 80032f0:	f003 030f 	and.w	r3, r3, #15
 80032f4:	b2da      	uxtb	r2, r3
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003300:	2b01      	cmp	r3, #1
 8003302:	d101      	bne.n	8003308 <HAL_PCD_EP_SetStall+0x82>
 8003304:	2302      	movs	r3, #2
 8003306:	e01d      	b.n	8003344 <HAL_PCD_EP_SetStall+0xbe>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2201      	movs	r2, #1
 800330c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	68f9      	ldr	r1, [r7, #12]
 8003316:	4618      	mov	r0, r3
 8003318:	f002 ffe6 	bl	80062e8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800331c:	78fb      	ldrb	r3, [r7, #3]
 800331e:	f003 030f 	and.w	r3, r3, #15
 8003322:	2b00      	cmp	r3, #0
 8003324:	d109      	bne.n	800333a <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6818      	ldr	r0, [r3, #0]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	7999      	ldrb	r1, [r3, #6]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003334:	461a      	mov	r2, r3
 8003336:	f003 f9d7 	bl	80066e8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003342:	2300      	movs	r3, #0
}
 8003344:	4618      	mov	r0, r3
 8003346:	3710      	adds	r7, #16
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}

0800334c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b084      	sub	sp, #16
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
 8003354:	460b      	mov	r3, r1
 8003356:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003358:	78fb      	ldrb	r3, [r7, #3]
 800335a:	f003 030f 	and.w	r3, r3, #15
 800335e:	687a      	ldr	r2, [r7, #4]
 8003360:	7912      	ldrb	r2, [r2, #4]
 8003362:	4293      	cmp	r3, r2
 8003364:	d901      	bls.n	800336a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e042      	b.n	80033f0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800336a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800336e:	2b00      	cmp	r3, #0
 8003370:	da0f      	bge.n	8003392 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003372:	78fb      	ldrb	r3, [r7, #3]
 8003374:	f003 020f 	and.w	r2, r3, #15
 8003378:	4613      	mov	r3, r2
 800337a:	00db      	lsls	r3, r3, #3
 800337c:	4413      	add	r3, r2
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	3310      	adds	r3, #16
 8003382:	687a      	ldr	r2, [r7, #4]
 8003384:	4413      	add	r3, r2
 8003386:	3304      	adds	r3, #4
 8003388:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2201      	movs	r2, #1
 800338e:	705a      	strb	r2, [r3, #1]
 8003390:	e00f      	b.n	80033b2 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003392:	78fb      	ldrb	r3, [r7, #3]
 8003394:	f003 020f 	and.w	r2, r3, #15
 8003398:	4613      	mov	r3, r2
 800339a:	00db      	lsls	r3, r3, #3
 800339c:	4413      	add	r3, r2
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80033a4:	687a      	ldr	r2, [r7, #4]
 80033a6:	4413      	add	r3, r2
 80033a8:	3304      	adds	r3, #4
 80033aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2200      	movs	r2, #0
 80033b0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	2200      	movs	r2, #0
 80033b6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80033b8:	78fb      	ldrb	r3, [r7, #3]
 80033ba:	f003 030f 	and.w	r3, r3, #15
 80033be:	b2da      	uxtb	r2, r3
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d101      	bne.n	80033d2 <HAL_PCD_EP_ClrStall+0x86>
 80033ce:	2302      	movs	r3, #2
 80033d0:	e00e      	b.n	80033f0 <HAL_PCD_EP_ClrStall+0xa4>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2201      	movs	r2, #1
 80033d6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	68f9      	ldr	r1, [r7, #12]
 80033e0:	4618      	mov	r0, r3
 80033e2:	f002 ffef 	bl	80063c4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2200      	movs	r2, #0
 80033ea:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80033ee:	2300      	movs	r3, #0
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	3710      	adds	r7, #16
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}

080033f8 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b084      	sub	sp, #16
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
 8003400:	460b      	mov	r3, r1
 8003402:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003404:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003408:	2b00      	cmp	r3, #0
 800340a:	da0c      	bge.n	8003426 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800340c:	78fb      	ldrb	r3, [r7, #3]
 800340e:	f003 020f 	and.w	r2, r3, #15
 8003412:	4613      	mov	r3, r2
 8003414:	00db      	lsls	r3, r3, #3
 8003416:	4413      	add	r3, r2
 8003418:	009b      	lsls	r3, r3, #2
 800341a:	3310      	adds	r3, #16
 800341c:	687a      	ldr	r2, [r7, #4]
 800341e:	4413      	add	r3, r2
 8003420:	3304      	adds	r3, #4
 8003422:	60fb      	str	r3, [r7, #12]
 8003424:	e00c      	b.n	8003440 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003426:	78fb      	ldrb	r3, [r7, #3]
 8003428:	f003 020f 	and.w	r2, r3, #15
 800342c:	4613      	mov	r3, r2
 800342e:	00db      	lsls	r3, r3, #3
 8003430:	4413      	add	r3, r2
 8003432:	009b      	lsls	r3, r3, #2
 8003434:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003438:	687a      	ldr	r2, [r7, #4]
 800343a:	4413      	add	r3, r2
 800343c:	3304      	adds	r3, #4
 800343e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	68f9      	ldr	r1, [r7, #12]
 8003446:	4618      	mov	r0, r3
 8003448:	f002 fe0e 	bl	8006068 <USB_EPStopXfer>
 800344c:	4603      	mov	r3, r0
 800344e:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003450:	7afb      	ldrb	r3, [r7, #11]
}
 8003452:	4618      	mov	r0, r3
 8003454:	3710      	adds	r7, #16
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}

0800345a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800345a:	b580      	push	{r7, lr}
 800345c:	b08a      	sub	sp, #40	@ 0x28
 800345e:	af02      	add	r7, sp, #8
 8003460:	6078      	str	r0, [r7, #4]
 8003462:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800346e:	683a      	ldr	r2, [r7, #0]
 8003470:	4613      	mov	r3, r2
 8003472:	00db      	lsls	r3, r3, #3
 8003474:	4413      	add	r3, r2
 8003476:	009b      	lsls	r3, r3, #2
 8003478:	3310      	adds	r3, #16
 800347a:	687a      	ldr	r2, [r7, #4]
 800347c:	4413      	add	r3, r2
 800347e:	3304      	adds	r3, #4
 8003480:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	695a      	ldr	r2, [r3, #20]
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	691b      	ldr	r3, [r3, #16]
 800348a:	429a      	cmp	r2, r3
 800348c:	d901      	bls.n	8003492 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e06b      	b.n	800356a <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	691a      	ldr	r2, [r3, #16]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	695b      	ldr	r3, [r3, #20]
 800349a:	1ad3      	subs	r3, r2, r3
 800349c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	69fa      	ldr	r2, [r7, #28]
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d902      	bls.n	80034ae <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	689b      	ldr	r3, [r3, #8]
 80034ac:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80034ae:	69fb      	ldr	r3, [r7, #28]
 80034b0:	3303      	adds	r3, #3
 80034b2:	089b      	lsrs	r3, r3, #2
 80034b4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80034b6:	e02a      	b.n	800350e <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	691a      	ldr	r2, [r3, #16]
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	695b      	ldr	r3, [r3, #20]
 80034c0:	1ad3      	subs	r3, r2, r3
 80034c2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	69fa      	ldr	r2, [r7, #28]
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d902      	bls.n	80034d4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80034d4:	69fb      	ldr	r3, [r7, #28]
 80034d6:	3303      	adds	r3, #3
 80034d8:	089b      	lsrs	r3, r3, #2
 80034da:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	68d9      	ldr	r1, [r3, #12]
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	b2da      	uxtb	r2, r3
 80034e4:	69fb      	ldr	r3, [r7, #28]
 80034e6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80034ec:	9300      	str	r3, [sp, #0]
 80034ee:	4603      	mov	r3, r0
 80034f0:	6978      	ldr	r0, [r7, #20]
 80034f2:	f002 fe63 	bl	80061bc <USB_WritePacket>

    ep->xfer_buff  += len;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	68da      	ldr	r2, [r3, #12]
 80034fa:	69fb      	ldr	r3, [r7, #28]
 80034fc:	441a      	add	r2, r3
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	695a      	ldr	r2, [r3, #20]
 8003506:	69fb      	ldr	r3, [r7, #28]
 8003508:	441a      	add	r2, r3
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	015a      	lsls	r2, r3, #5
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	4413      	add	r3, r2
 8003516:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800351a:	699b      	ldr	r3, [r3, #24]
 800351c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800351e:	69ba      	ldr	r2, [r7, #24]
 8003520:	429a      	cmp	r2, r3
 8003522:	d809      	bhi.n	8003538 <PCD_WriteEmptyTxFifo+0xde>
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	695a      	ldr	r2, [r3, #20]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800352c:	429a      	cmp	r2, r3
 800352e:	d203      	bcs.n	8003538 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	691b      	ldr	r3, [r3, #16]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d1bf      	bne.n	80034b8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	691a      	ldr	r2, [r3, #16]
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	695b      	ldr	r3, [r3, #20]
 8003540:	429a      	cmp	r2, r3
 8003542:	d811      	bhi.n	8003568 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	f003 030f 	and.w	r3, r3, #15
 800354a:	2201      	movs	r2, #1
 800354c:	fa02 f303 	lsl.w	r3, r2, r3
 8003550:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003552:	693b      	ldr	r3, [r7, #16]
 8003554:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003558:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	43db      	mvns	r3, r3
 800355e:	6939      	ldr	r1, [r7, #16]
 8003560:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003564:	4013      	ands	r3, r2
 8003566:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8003568:	2300      	movs	r3, #0
}
 800356a:	4618      	mov	r0, r3
 800356c:	3720      	adds	r7, #32
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}
	...

08003574 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b088      	sub	sp, #32
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
 800357c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003588:	69fb      	ldr	r3, [r7, #28]
 800358a:	333c      	adds	r3, #60	@ 0x3c
 800358c:	3304      	adds	r3, #4
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	015a      	lsls	r2, r3, #5
 8003596:	69bb      	ldr	r3, [r7, #24]
 8003598:	4413      	add	r3, r2
 800359a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	799b      	ldrb	r3, [r3, #6]
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d17b      	bne.n	80036a2 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	f003 0308 	and.w	r3, r3, #8
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d015      	beq.n	80035e0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	4a61      	ldr	r2, [pc, #388]	@ (800373c <PCD_EP_OutXfrComplete_int+0x1c8>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	f240 80b9 	bls.w	8003730 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	f000 80b3 	beq.w	8003730 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	015a      	lsls	r2, r3, #5
 80035ce:	69bb      	ldr	r3, [r7, #24]
 80035d0:	4413      	add	r3, r2
 80035d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80035d6:	461a      	mov	r2, r3
 80035d8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80035dc:	6093      	str	r3, [r2, #8]
 80035de:	e0a7      	b.n	8003730 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80035e0:	693b      	ldr	r3, [r7, #16]
 80035e2:	f003 0320 	and.w	r3, r3, #32
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d009      	beq.n	80035fe <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	015a      	lsls	r2, r3, #5
 80035ee:	69bb      	ldr	r3, [r7, #24]
 80035f0:	4413      	add	r3, r2
 80035f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80035f6:	461a      	mov	r2, r3
 80035f8:	2320      	movs	r3, #32
 80035fa:	6093      	str	r3, [r2, #8]
 80035fc:	e098      	b.n	8003730 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003604:	2b00      	cmp	r3, #0
 8003606:	f040 8093 	bne.w	8003730 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	4a4b      	ldr	r2, [pc, #300]	@ (800373c <PCD_EP_OutXfrComplete_int+0x1c8>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d90f      	bls.n	8003632 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003612:	693b      	ldr	r3, [r7, #16]
 8003614:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003618:	2b00      	cmp	r3, #0
 800361a:	d00a      	beq.n	8003632 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	015a      	lsls	r2, r3, #5
 8003620:	69bb      	ldr	r3, [r7, #24]
 8003622:	4413      	add	r3, r2
 8003624:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003628:	461a      	mov	r2, r3
 800362a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800362e:	6093      	str	r3, [r2, #8]
 8003630:	e07e      	b.n	8003730 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8003632:	683a      	ldr	r2, [r7, #0]
 8003634:	4613      	mov	r3, r2
 8003636:	00db      	lsls	r3, r3, #3
 8003638:	4413      	add	r3, r2
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003640:	687a      	ldr	r2, [r7, #4]
 8003642:	4413      	add	r3, r2
 8003644:	3304      	adds	r3, #4
 8003646:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	6a1a      	ldr	r2, [r3, #32]
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	0159      	lsls	r1, r3, #5
 8003650:	69bb      	ldr	r3, [r7, #24]
 8003652:	440b      	add	r3, r1
 8003654:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003658:	691b      	ldr	r3, [r3, #16]
 800365a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800365e:	1ad2      	subs	r2, r2, r3
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d114      	bne.n	8003694 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	691b      	ldr	r3, [r3, #16]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d109      	bne.n	8003686 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6818      	ldr	r0, [r3, #0]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800367c:	461a      	mov	r2, r3
 800367e:	2101      	movs	r1, #1
 8003680:	f003 f832 	bl	80066e8 <USB_EP0_OutStart>
 8003684:	e006      	b.n	8003694 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	68da      	ldr	r2, [r3, #12]
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	695b      	ldr	r3, [r3, #20]
 800368e:	441a      	add	r2, r3
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	b2db      	uxtb	r3, r3
 8003698:	4619      	mov	r1, r3
 800369a:	6878      	ldr	r0, [r7, #4]
 800369c:	f005 fb14 	bl	8008cc8 <HAL_PCD_DataOutStageCallback>
 80036a0:	e046      	b.n	8003730 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	4a26      	ldr	r2, [pc, #152]	@ (8003740 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d124      	bne.n	80036f4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d00a      	beq.n	80036ca <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	015a      	lsls	r2, r3, #5
 80036b8:	69bb      	ldr	r3, [r7, #24]
 80036ba:	4413      	add	r3, r2
 80036bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80036c0:	461a      	mov	r2, r3
 80036c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80036c6:	6093      	str	r3, [r2, #8]
 80036c8:	e032      	b.n	8003730 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	f003 0320 	and.w	r3, r3, #32
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d008      	beq.n	80036e6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	015a      	lsls	r2, r3, #5
 80036d8:	69bb      	ldr	r3, [r7, #24]
 80036da:	4413      	add	r3, r2
 80036dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80036e0:	461a      	mov	r2, r3
 80036e2:	2320      	movs	r3, #32
 80036e4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	4619      	mov	r1, r3
 80036ec:	6878      	ldr	r0, [r7, #4]
 80036ee:	f005 faeb 	bl	8008cc8 <HAL_PCD_DataOutStageCallback>
 80036f2:	e01d      	b.n	8003730 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d114      	bne.n	8003724 <PCD_EP_OutXfrComplete_int+0x1b0>
 80036fa:	6879      	ldr	r1, [r7, #4]
 80036fc:	683a      	ldr	r2, [r7, #0]
 80036fe:	4613      	mov	r3, r2
 8003700:	00db      	lsls	r3, r3, #3
 8003702:	4413      	add	r3, r2
 8003704:	009b      	lsls	r3, r3, #2
 8003706:	440b      	add	r3, r1
 8003708:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d108      	bne.n	8003724 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6818      	ldr	r0, [r3, #0]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800371c:	461a      	mov	r2, r3
 800371e:	2100      	movs	r1, #0
 8003720:	f002 ffe2 	bl	80066e8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	b2db      	uxtb	r3, r3
 8003728:	4619      	mov	r1, r3
 800372a:	6878      	ldr	r0, [r7, #4]
 800372c:	f005 facc 	bl	8008cc8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003730:	2300      	movs	r3, #0
}
 8003732:	4618      	mov	r0, r3
 8003734:	3720      	adds	r7, #32
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}
 800373a:	bf00      	nop
 800373c:	4f54300a 	.word	0x4f54300a
 8003740:	4f54310a 	.word	0x4f54310a

08003744 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b086      	sub	sp, #24
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
 800374c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003758:	697b      	ldr	r3, [r7, #20]
 800375a:	333c      	adds	r3, #60	@ 0x3c
 800375c:	3304      	adds	r3, #4
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	015a      	lsls	r2, r3, #5
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	4413      	add	r3, r2
 800376a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	4a15      	ldr	r2, [pc, #84]	@ (80037cc <PCD_EP_OutSetupPacket_int+0x88>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d90e      	bls.n	8003798 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003780:	2b00      	cmp	r3, #0
 8003782:	d009      	beq.n	8003798 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	015a      	lsls	r2, r3, #5
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	4413      	add	r3, r2
 800378c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003790:	461a      	mov	r2, r3
 8003792:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003796:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003798:	6878      	ldr	r0, [r7, #4]
 800379a:	f005 fa83 	bl	8008ca4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	4a0a      	ldr	r2, [pc, #40]	@ (80037cc <PCD_EP_OutSetupPacket_int+0x88>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d90c      	bls.n	80037c0 <PCD_EP_OutSetupPacket_int+0x7c>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	799b      	ldrb	r3, [r3, #6]
 80037aa:	2b01      	cmp	r3, #1
 80037ac:	d108      	bne.n	80037c0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6818      	ldr	r0, [r3, #0]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80037b8:	461a      	mov	r2, r3
 80037ba:	2101      	movs	r1, #1
 80037bc:	f002 ff94 	bl	80066e8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80037c0:	2300      	movs	r3, #0
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	3718      	adds	r7, #24
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}
 80037ca:	bf00      	nop
 80037cc:	4f54300a 	.word	0x4f54300a

080037d0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b085      	sub	sp, #20
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
 80037d8:	460b      	mov	r3, r1
 80037da:	70fb      	strb	r3, [r7, #3]
 80037dc:	4613      	mov	r3, r2
 80037de:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037e6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80037e8:	78fb      	ldrb	r3, [r7, #3]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d107      	bne.n	80037fe <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80037ee:	883b      	ldrh	r3, [r7, #0]
 80037f0:	0419      	lsls	r1, r3, #16
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	68ba      	ldr	r2, [r7, #8]
 80037f8:	430a      	orrs	r2, r1
 80037fa:	629a      	str	r2, [r3, #40]	@ 0x28
 80037fc:	e028      	b.n	8003850 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003804:	0c1b      	lsrs	r3, r3, #16
 8003806:	68ba      	ldr	r2, [r7, #8]
 8003808:	4413      	add	r3, r2
 800380a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800380c:	2300      	movs	r3, #0
 800380e:	73fb      	strb	r3, [r7, #15]
 8003810:	e00d      	b.n	800382e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	7bfb      	ldrb	r3, [r7, #15]
 8003818:	3340      	adds	r3, #64	@ 0x40
 800381a:	009b      	lsls	r3, r3, #2
 800381c:	4413      	add	r3, r2
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	0c1b      	lsrs	r3, r3, #16
 8003822:	68ba      	ldr	r2, [r7, #8]
 8003824:	4413      	add	r3, r2
 8003826:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003828:	7bfb      	ldrb	r3, [r7, #15]
 800382a:	3301      	adds	r3, #1
 800382c:	73fb      	strb	r3, [r7, #15]
 800382e:	7bfa      	ldrb	r2, [r7, #15]
 8003830:	78fb      	ldrb	r3, [r7, #3]
 8003832:	3b01      	subs	r3, #1
 8003834:	429a      	cmp	r2, r3
 8003836:	d3ec      	bcc.n	8003812 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003838:	883b      	ldrh	r3, [r7, #0]
 800383a:	0418      	lsls	r0, r3, #16
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6819      	ldr	r1, [r3, #0]
 8003840:	78fb      	ldrb	r3, [r7, #3]
 8003842:	3b01      	subs	r3, #1
 8003844:	68ba      	ldr	r2, [r7, #8]
 8003846:	4302      	orrs	r2, r0
 8003848:	3340      	adds	r3, #64	@ 0x40
 800384a:	009b      	lsls	r3, r3, #2
 800384c:	440b      	add	r3, r1
 800384e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003850:	2300      	movs	r3, #0
}
 8003852:	4618      	mov	r0, r3
 8003854:	3714      	adds	r7, #20
 8003856:	46bd      	mov	sp, r7
 8003858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385c:	4770      	bx	lr

0800385e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800385e:	b480      	push	{r7}
 8003860:	b083      	sub	sp, #12
 8003862:	af00      	add	r7, sp, #0
 8003864:	6078      	str	r0, [r7, #4]
 8003866:	460b      	mov	r3, r1
 8003868:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	887a      	ldrh	r2, [r7, #2]
 8003870:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003872:	2300      	movs	r3, #0
}
 8003874:	4618      	mov	r0, r3
 8003876:	370c      	adds	r7, #12
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr

08003880 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003880:	b480      	push	{r7}
 8003882:	b083      	sub	sp, #12
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
 8003888:	460b      	mov	r3, r1
 800388a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800388c:	bf00      	nop
 800388e:	370c      	adds	r7, #12
 8003890:	46bd      	mov	sp, r7
 8003892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003896:	4770      	bx	lr

08003898 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b086      	sub	sp, #24
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d101      	bne.n	80038aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e267      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 0301 	and.w	r3, r3, #1
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d075      	beq.n	80039a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80038b6:	4b88      	ldr	r3, [pc, #544]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	f003 030c 	and.w	r3, r3, #12
 80038be:	2b04      	cmp	r3, #4
 80038c0:	d00c      	beq.n	80038dc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038c2:	4b85      	ldr	r3, [pc, #532]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80038ca:	2b08      	cmp	r3, #8
 80038cc:	d112      	bne.n	80038f4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038ce:	4b82      	ldr	r3, [pc, #520]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80038da:	d10b      	bne.n	80038f4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038dc:	4b7e      	ldr	r3, [pc, #504]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d05b      	beq.n	80039a0 <HAL_RCC_OscConfig+0x108>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d157      	bne.n	80039a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	e242      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038fc:	d106      	bne.n	800390c <HAL_RCC_OscConfig+0x74>
 80038fe:	4b76      	ldr	r3, [pc, #472]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a75      	ldr	r2, [pc, #468]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 8003904:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003908:	6013      	str	r3, [r2, #0]
 800390a:	e01d      	b.n	8003948 <HAL_RCC_OscConfig+0xb0>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003914:	d10c      	bne.n	8003930 <HAL_RCC_OscConfig+0x98>
 8003916:	4b70      	ldr	r3, [pc, #448]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a6f      	ldr	r2, [pc, #444]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 800391c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003920:	6013      	str	r3, [r2, #0]
 8003922:	4b6d      	ldr	r3, [pc, #436]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a6c      	ldr	r2, [pc, #432]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 8003928:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800392c:	6013      	str	r3, [r2, #0]
 800392e:	e00b      	b.n	8003948 <HAL_RCC_OscConfig+0xb0>
 8003930:	4b69      	ldr	r3, [pc, #420]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a68      	ldr	r2, [pc, #416]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 8003936:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800393a:	6013      	str	r3, [r2, #0]
 800393c:	4b66      	ldr	r3, [pc, #408]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a65      	ldr	r2, [pc, #404]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 8003942:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003946:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d013      	beq.n	8003978 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003950:	f7fd fde4 	bl	800151c <HAL_GetTick>
 8003954:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003956:	e008      	b.n	800396a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003958:	f7fd fde0 	bl	800151c <HAL_GetTick>
 800395c:	4602      	mov	r2, r0
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	2b64      	cmp	r3, #100	@ 0x64
 8003964:	d901      	bls.n	800396a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003966:	2303      	movs	r3, #3
 8003968:	e207      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800396a:	4b5b      	ldr	r3, [pc, #364]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d0f0      	beq.n	8003958 <HAL_RCC_OscConfig+0xc0>
 8003976:	e014      	b.n	80039a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003978:	f7fd fdd0 	bl	800151c <HAL_GetTick>
 800397c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800397e:	e008      	b.n	8003992 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003980:	f7fd fdcc 	bl	800151c <HAL_GetTick>
 8003984:	4602      	mov	r2, r0
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	1ad3      	subs	r3, r2, r3
 800398a:	2b64      	cmp	r3, #100	@ 0x64
 800398c:	d901      	bls.n	8003992 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800398e:	2303      	movs	r3, #3
 8003990:	e1f3      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003992:	4b51      	ldr	r3, [pc, #324]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800399a:	2b00      	cmp	r3, #0
 800399c:	d1f0      	bne.n	8003980 <HAL_RCC_OscConfig+0xe8>
 800399e:	e000      	b.n	80039a2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 0302 	and.w	r3, r3, #2
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d063      	beq.n	8003a76 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80039ae:	4b4a      	ldr	r3, [pc, #296]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	f003 030c 	and.w	r3, r3, #12
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d00b      	beq.n	80039d2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039ba:	4b47      	ldr	r3, [pc, #284]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80039c2:	2b08      	cmp	r3, #8
 80039c4:	d11c      	bne.n	8003a00 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039c6:	4b44      	ldr	r3, [pc, #272]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d116      	bne.n	8003a00 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039d2:	4b41      	ldr	r3, [pc, #260]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f003 0302 	and.w	r3, r3, #2
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d005      	beq.n	80039ea <HAL_RCC_OscConfig+0x152>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	68db      	ldr	r3, [r3, #12]
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d001      	beq.n	80039ea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	e1c7      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039ea:	4b3b      	ldr	r3, [pc, #236]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	691b      	ldr	r3, [r3, #16]
 80039f6:	00db      	lsls	r3, r3, #3
 80039f8:	4937      	ldr	r1, [pc, #220]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 80039fa:	4313      	orrs	r3, r2
 80039fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039fe:	e03a      	b.n	8003a76 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	68db      	ldr	r3, [r3, #12]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d020      	beq.n	8003a4a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a08:	4b34      	ldr	r3, [pc, #208]	@ (8003adc <HAL_RCC_OscConfig+0x244>)
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a0e:	f7fd fd85 	bl	800151c <HAL_GetTick>
 8003a12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a14:	e008      	b.n	8003a28 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a16:	f7fd fd81 	bl	800151c <HAL_GetTick>
 8003a1a:	4602      	mov	r2, r0
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	1ad3      	subs	r3, r2, r3
 8003a20:	2b02      	cmp	r3, #2
 8003a22:	d901      	bls.n	8003a28 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003a24:	2303      	movs	r3, #3
 8003a26:	e1a8      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a28:	4b2b      	ldr	r3, [pc, #172]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 0302 	and.w	r3, r3, #2
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d0f0      	beq.n	8003a16 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a34:	4b28      	ldr	r3, [pc, #160]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	691b      	ldr	r3, [r3, #16]
 8003a40:	00db      	lsls	r3, r3, #3
 8003a42:	4925      	ldr	r1, [pc, #148]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 8003a44:	4313      	orrs	r3, r2
 8003a46:	600b      	str	r3, [r1, #0]
 8003a48:	e015      	b.n	8003a76 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a4a:	4b24      	ldr	r3, [pc, #144]	@ (8003adc <HAL_RCC_OscConfig+0x244>)
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a50:	f7fd fd64 	bl	800151c <HAL_GetTick>
 8003a54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a56:	e008      	b.n	8003a6a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a58:	f7fd fd60 	bl	800151c <HAL_GetTick>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	1ad3      	subs	r3, r2, r3
 8003a62:	2b02      	cmp	r3, #2
 8003a64:	d901      	bls.n	8003a6a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003a66:	2303      	movs	r3, #3
 8003a68:	e187      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a6a:	4b1b      	ldr	r3, [pc, #108]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 0302 	and.w	r3, r3, #2
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d1f0      	bne.n	8003a58 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 0308 	and.w	r3, r3, #8
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d036      	beq.n	8003af0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	695b      	ldr	r3, [r3, #20]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d016      	beq.n	8003ab8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a8a:	4b15      	ldr	r3, [pc, #84]	@ (8003ae0 <HAL_RCC_OscConfig+0x248>)
 8003a8c:	2201      	movs	r2, #1
 8003a8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a90:	f7fd fd44 	bl	800151c <HAL_GetTick>
 8003a94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a96:	e008      	b.n	8003aaa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a98:	f7fd fd40 	bl	800151c <HAL_GetTick>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	1ad3      	subs	r3, r2, r3
 8003aa2:	2b02      	cmp	r3, #2
 8003aa4:	d901      	bls.n	8003aaa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003aa6:	2303      	movs	r3, #3
 8003aa8:	e167      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003aaa:	4b0b      	ldr	r3, [pc, #44]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 8003aac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003aae:	f003 0302 	and.w	r3, r3, #2
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d0f0      	beq.n	8003a98 <HAL_RCC_OscConfig+0x200>
 8003ab6:	e01b      	b.n	8003af0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ab8:	4b09      	ldr	r3, [pc, #36]	@ (8003ae0 <HAL_RCC_OscConfig+0x248>)
 8003aba:	2200      	movs	r2, #0
 8003abc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003abe:	f7fd fd2d 	bl	800151c <HAL_GetTick>
 8003ac2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ac4:	e00e      	b.n	8003ae4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ac6:	f7fd fd29 	bl	800151c <HAL_GetTick>
 8003aca:	4602      	mov	r2, r0
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	1ad3      	subs	r3, r2, r3
 8003ad0:	2b02      	cmp	r3, #2
 8003ad2:	d907      	bls.n	8003ae4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003ad4:	2303      	movs	r3, #3
 8003ad6:	e150      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
 8003ad8:	40023800 	.word	0x40023800
 8003adc:	42470000 	.word	0x42470000
 8003ae0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ae4:	4b88      	ldr	r3, [pc, #544]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003ae6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ae8:	f003 0302 	and.w	r3, r3, #2
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d1ea      	bne.n	8003ac6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f003 0304 	and.w	r3, r3, #4
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	f000 8097 	beq.w	8003c2c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003afe:	2300      	movs	r3, #0
 8003b00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b02:	4b81      	ldr	r3, [pc, #516]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d10f      	bne.n	8003b2e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b0e:	2300      	movs	r3, #0
 8003b10:	60bb      	str	r3, [r7, #8]
 8003b12:	4b7d      	ldr	r3, [pc, #500]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b16:	4a7c      	ldr	r2, [pc, #496]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003b18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b1e:	4b7a      	ldr	r3, [pc, #488]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b26:	60bb      	str	r3, [r7, #8]
 8003b28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b2e:	4b77      	ldr	r3, [pc, #476]	@ (8003d0c <HAL_RCC_OscConfig+0x474>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d118      	bne.n	8003b6c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b3a:	4b74      	ldr	r3, [pc, #464]	@ (8003d0c <HAL_RCC_OscConfig+0x474>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a73      	ldr	r2, [pc, #460]	@ (8003d0c <HAL_RCC_OscConfig+0x474>)
 8003b40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b46:	f7fd fce9 	bl	800151c <HAL_GetTick>
 8003b4a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b4c:	e008      	b.n	8003b60 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b4e:	f7fd fce5 	bl	800151c <HAL_GetTick>
 8003b52:	4602      	mov	r2, r0
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	1ad3      	subs	r3, r2, r3
 8003b58:	2b02      	cmp	r3, #2
 8003b5a:	d901      	bls.n	8003b60 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003b5c:	2303      	movs	r3, #3
 8003b5e:	e10c      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b60:	4b6a      	ldr	r3, [pc, #424]	@ (8003d0c <HAL_RCC_OscConfig+0x474>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d0f0      	beq.n	8003b4e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	689b      	ldr	r3, [r3, #8]
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d106      	bne.n	8003b82 <HAL_RCC_OscConfig+0x2ea>
 8003b74:	4b64      	ldr	r3, [pc, #400]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003b76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b78:	4a63      	ldr	r2, [pc, #396]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003b7a:	f043 0301 	orr.w	r3, r3, #1
 8003b7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b80:	e01c      	b.n	8003bbc <HAL_RCC_OscConfig+0x324>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	2b05      	cmp	r3, #5
 8003b88:	d10c      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x30c>
 8003b8a:	4b5f      	ldr	r3, [pc, #380]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003b8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b8e:	4a5e      	ldr	r2, [pc, #376]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003b90:	f043 0304 	orr.w	r3, r3, #4
 8003b94:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b96:	4b5c      	ldr	r3, [pc, #368]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003b98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b9a:	4a5b      	ldr	r2, [pc, #364]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003b9c:	f043 0301 	orr.w	r3, r3, #1
 8003ba0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ba2:	e00b      	b.n	8003bbc <HAL_RCC_OscConfig+0x324>
 8003ba4:	4b58      	ldr	r3, [pc, #352]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003ba6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ba8:	4a57      	ldr	r2, [pc, #348]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003baa:	f023 0301 	bic.w	r3, r3, #1
 8003bae:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bb0:	4b55      	ldr	r3, [pc, #340]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003bb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bb4:	4a54      	ldr	r2, [pc, #336]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003bb6:	f023 0304 	bic.w	r3, r3, #4
 8003bba:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d015      	beq.n	8003bf0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bc4:	f7fd fcaa 	bl	800151c <HAL_GetTick>
 8003bc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bca:	e00a      	b.n	8003be2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bcc:	f7fd fca6 	bl	800151c <HAL_GetTick>
 8003bd0:	4602      	mov	r2, r0
 8003bd2:	693b      	ldr	r3, [r7, #16]
 8003bd4:	1ad3      	subs	r3, r2, r3
 8003bd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d901      	bls.n	8003be2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003bde:	2303      	movs	r3, #3
 8003be0:	e0cb      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003be2:	4b49      	ldr	r3, [pc, #292]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003be4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003be6:	f003 0302 	and.w	r3, r3, #2
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d0ee      	beq.n	8003bcc <HAL_RCC_OscConfig+0x334>
 8003bee:	e014      	b.n	8003c1a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bf0:	f7fd fc94 	bl	800151c <HAL_GetTick>
 8003bf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bf6:	e00a      	b.n	8003c0e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bf8:	f7fd fc90 	bl	800151c <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d901      	bls.n	8003c0e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003c0a:	2303      	movs	r3, #3
 8003c0c:	e0b5      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c0e:	4b3e      	ldr	r3, [pc, #248]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003c10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c12:	f003 0302 	and.w	r3, r3, #2
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d1ee      	bne.n	8003bf8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003c1a:	7dfb      	ldrb	r3, [r7, #23]
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d105      	bne.n	8003c2c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c20:	4b39      	ldr	r3, [pc, #228]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c24:	4a38      	ldr	r2, [pc, #224]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003c26:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c2a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	699b      	ldr	r3, [r3, #24]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	f000 80a1 	beq.w	8003d78 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c36:	4b34      	ldr	r3, [pc, #208]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003c38:	689b      	ldr	r3, [r3, #8]
 8003c3a:	f003 030c 	and.w	r3, r3, #12
 8003c3e:	2b08      	cmp	r3, #8
 8003c40:	d05c      	beq.n	8003cfc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	699b      	ldr	r3, [r3, #24]
 8003c46:	2b02      	cmp	r3, #2
 8003c48:	d141      	bne.n	8003cce <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c4a:	4b31      	ldr	r3, [pc, #196]	@ (8003d10 <HAL_RCC_OscConfig+0x478>)
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c50:	f7fd fc64 	bl	800151c <HAL_GetTick>
 8003c54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c56:	e008      	b.n	8003c6a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c58:	f7fd fc60 	bl	800151c <HAL_GetTick>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	1ad3      	subs	r3, r2, r3
 8003c62:	2b02      	cmp	r3, #2
 8003c64:	d901      	bls.n	8003c6a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003c66:	2303      	movs	r3, #3
 8003c68:	e087      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c6a:	4b27      	ldr	r3, [pc, #156]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d1f0      	bne.n	8003c58 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	69da      	ldr	r2, [r3, #28]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6a1b      	ldr	r3, [r3, #32]
 8003c7e:	431a      	orrs	r2, r3
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c84:	019b      	lsls	r3, r3, #6
 8003c86:	431a      	orrs	r2, r3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c8c:	085b      	lsrs	r3, r3, #1
 8003c8e:	3b01      	subs	r3, #1
 8003c90:	041b      	lsls	r3, r3, #16
 8003c92:	431a      	orrs	r2, r3
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c98:	061b      	lsls	r3, r3, #24
 8003c9a:	491b      	ldr	r1, [pc, #108]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ca0:	4b1b      	ldr	r3, [pc, #108]	@ (8003d10 <HAL_RCC_OscConfig+0x478>)
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ca6:	f7fd fc39 	bl	800151c <HAL_GetTick>
 8003caa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cac:	e008      	b.n	8003cc0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cae:	f7fd fc35 	bl	800151c <HAL_GetTick>
 8003cb2:	4602      	mov	r2, r0
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	1ad3      	subs	r3, r2, r3
 8003cb8:	2b02      	cmp	r3, #2
 8003cba:	d901      	bls.n	8003cc0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003cbc:	2303      	movs	r3, #3
 8003cbe:	e05c      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cc0:	4b11      	ldr	r3, [pc, #68]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d0f0      	beq.n	8003cae <HAL_RCC_OscConfig+0x416>
 8003ccc:	e054      	b.n	8003d78 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cce:	4b10      	ldr	r3, [pc, #64]	@ (8003d10 <HAL_RCC_OscConfig+0x478>)
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cd4:	f7fd fc22 	bl	800151c <HAL_GetTick>
 8003cd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cda:	e008      	b.n	8003cee <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cdc:	f7fd fc1e 	bl	800151c <HAL_GetTick>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	1ad3      	subs	r3, r2, r3
 8003ce6:	2b02      	cmp	r3, #2
 8003ce8:	d901      	bls.n	8003cee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003cea:	2303      	movs	r3, #3
 8003cec:	e045      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cee:	4b06      	ldr	r3, [pc, #24]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d1f0      	bne.n	8003cdc <HAL_RCC_OscConfig+0x444>
 8003cfa:	e03d      	b.n	8003d78 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	699b      	ldr	r3, [r3, #24]
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d107      	bne.n	8003d14 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e038      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
 8003d08:	40023800 	.word	0x40023800
 8003d0c:	40007000 	.word	0x40007000
 8003d10:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003d14:	4b1b      	ldr	r3, [pc, #108]	@ (8003d84 <HAL_RCC_OscConfig+0x4ec>)
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	699b      	ldr	r3, [r3, #24]
 8003d1e:	2b01      	cmp	r3, #1
 8003d20:	d028      	beq.n	8003d74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	d121      	bne.n	8003d74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	d11a      	bne.n	8003d74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d3e:	68fa      	ldr	r2, [r7, #12]
 8003d40:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003d44:	4013      	ands	r3, r2
 8003d46:	687a      	ldr	r2, [r7, #4]
 8003d48:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d4a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d111      	bne.n	8003d74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d5a:	085b      	lsrs	r3, r3, #1
 8003d5c:	3b01      	subs	r3, #1
 8003d5e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d107      	bne.n	8003d74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d6e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d70:	429a      	cmp	r2, r3
 8003d72:	d001      	beq.n	8003d78 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003d74:	2301      	movs	r3, #1
 8003d76:	e000      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003d78:	2300      	movs	r3, #0
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3718      	adds	r7, #24
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
 8003d82:	bf00      	nop
 8003d84:	40023800 	.word	0x40023800

08003d88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
 8003d90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d101      	bne.n	8003d9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e0cc      	b.n	8003f36 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d9c:	4b68      	ldr	r3, [pc, #416]	@ (8003f40 <HAL_RCC_ClockConfig+0x1b8>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 0307 	and.w	r3, r3, #7
 8003da4:	683a      	ldr	r2, [r7, #0]
 8003da6:	429a      	cmp	r2, r3
 8003da8:	d90c      	bls.n	8003dc4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003daa:	4b65      	ldr	r3, [pc, #404]	@ (8003f40 <HAL_RCC_ClockConfig+0x1b8>)
 8003dac:	683a      	ldr	r2, [r7, #0]
 8003dae:	b2d2      	uxtb	r2, r2
 8003db0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003db2:	4b63      	ldr	r3, [pc, #396]	@ (8003f40 <HAL_RCC_ClockConfig+0x1b8>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f003 0307 	and.w	r3, r3, #7
 8003dba:	683a      	ldr	r2, [r7, #0]
 8003dbc:	429a      	cmp	r2, r3
 8003dbe:	d001      	beq.n	8003dc4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	e0b8      	b.n	8003f36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f003 0302 	and.w	r3, r3, #2
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d020      	beq.n	8003e12 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 0304 	and.w	r3, r3, #4
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d005      	beq.n	8003de8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ddc:	4b59      	ldr	r3, [pc, #356]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003dde:	689b      	ldr	r3, [r3, #8]
 8003de0:	4a58      	ldr	r2, [pc, #352]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003de2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003de6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f003 0308 	and.w	r3, r3, #8
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d005      	beq.n	8003e00 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003df4:	4b53      	ldr	r3, [pc, #332]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003df6:	689b      	ldr	r3, [r3, #8]
 8003df8:	4a52      	ldr	r2, [pc, #328]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003dfa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003dfe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e00:	4b50      	ldr	r3, [pc, #320]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	494d      	ldr	r1, [pc, #308]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 0301 	and.w	r3, r3, #1
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d044      	beq.n	8003ea8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d107      	bne.n	8003e36 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e26:	4b47      	ldr	r3, [pc, #284]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d119      	bne.n	8003e66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	e07f      	b.n	8003f36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	2b02      	cmp	r3, #2
 8003e3c:	d003      	beq.n	8003e46 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e42:	2b03      	cmp	r3, #3
 8003e44:	d107      	bne.n	8003e56 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e46:	4b3f      	ldr	r3, [pc, #252]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d109      	bne.n	8003e66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e06f      	b.n	8003f36 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e56:	4b3b      	ldr	r3, [pc, #236]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 0302 	and.w	r3, r3, #2
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d101      	bne.n	8003e66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e067      	b.n	8003f36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e66:	4b37      	ldr	r3, [pc, #220]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	f023 0203 	bic.w	r2, r3, #3
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	4934      	ldr	r1, [pc, #208]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003e74:	4313      	orrs	r3, r2
 8003e76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e78:	f7fd fb50 	bl	800151c <HAL_GetTick>
 8003e7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e7e:	e00a      	b.n	8003e96 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e80:	f7fd fb4c 	bl	800151c <HAL_GetTick>
 8003e84:	4602      	mov	r2, r0
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	1ad3      	subs	r3, r2, r3
 8003e8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d901      	bls.n	8003e96 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e92:	2303      	movs	r3, #3
 8003e94:	e04f      	b.n	8003f36 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e96:	4b2b      	ldr	r3, [pc, #172]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	f003 020c 	and.w	r2, r3, #12
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d1eb      	bne.n	8003e80 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ea8:	4b25      	ldr	r3, [pc, #148]	@ (8003f40 <HAL_RCC_ClockConfig+0x1b8>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f003 0307 	and.w	r3, r3, #7
 8003eb0:	683a      	ldr	r2, [r7, #0]
 8003eb2:	429a      	cmp	r2, r3
 8003eb4:	d20c      	bcs.n	8003ed0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003eb6:	4b22      	ldr	r3, [pc, #136]	@ (8003f40 <HAL_RCC_ClockConfig+0x1b8>)
 8003eb8:	683a      	ldr	r2, [r7, #0]
 8003eba:	b2d2      	uxtb	r2, r2
 8003ebc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ebe:	4b20      	ldr	r3, [pc, #128]	@ (8003f40 <HAL_RCC_ClockConfig+0x1b8>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0307 	and.w	r3, r3, #7
 8003ec6:	683a      	ldr	r2, [r7, #0]
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d001      	beq.n	8003ed0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	e032      	b.n	8003f36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 0304 	and.w	r3, r3, #4
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d008      	beq.n	8003eee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003edc:	4b19      	ldr	r3, [pc, #100]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	68db      	ldr	r3, [r3, #12]
 8003ee8:	4916      	ldr	r1, [pc, #88]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003eea:	4313      	orrs	r3, r2
 8003eec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f003 0308 	and.w	r3, r3, #8
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d009      	beq.n	8003f0e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003efa:	4b12      	ldr	r3, [pc, #72]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003efc:	689b      	ldr	r3, [r3, #8]
 8003efe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	691b      	ldr	r3, [r3, #16]
 8003f06:	00db      	lsls	r3, r3, #3
 8003f08:	490e      	ldr	r1, [pc, #56]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f0e:	f000 f821 	bl	8003f54 <HAL_RCC_GetSysClockFreq>
 8003f12:	4602      	mov	r2, r0
 8003f14:	4b0b      	ldr	r3, [pc, #44]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	091b      	lsrs	r3, r3, #4
 8003f1a:	f003 030f 	and.w	r3, r3, #15
 8003f1e:	490a      	ldr	r1, [pc, #40]	@ (8003f48 <HAL_RCC_ClockConfig+0x1c0>)
 8003f20:	5ccb      	ldrb	r3, [r1, r3]
 8003f22:	fa22 f303 	lsr.w	r3, r2, r3
 8003f26:	4a09      	ldr	r2, [pc, #36]	@ (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003f28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003f2a:	4b09      	ldr	r3, [pc, #36]	@ (8003f50 <HAL_RCC_ClockConfig+0x1c8>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f7fd fab0 	bl	8001494 <HAL_InitTick>

  return HAL_OK;
 8003f34:	2300      	movs	r3, #0
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3710      	adds	r7, #16
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}
 8003f3e:	bf00      	nop
 8003f40:	40023c00 	.word	0x40023c00
 8003f44:	40023800 	.word	0x40023800
 8003f48:	08009d78 	.word	0x08009d78
 8003f4c:	20000000 	.word	0x20000000
 8003f50:	20000004 	.word	0x20000004

08003f54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f58:	b090      	sub	sp, #64	@ 0x40
 8003f5a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003f60:	2300      	movs	r3, #0
 8003f62:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003f64:	2300      	movs	r3, #0
 8003f66:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003f68:	2300      	movs	r3, #0
 8003f6a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f6c:	4b59      	ldr	r3, [pc, #356]	@ (80040d4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	f003 030c 	and.w	r3, r3, #12
 8003f74:	2b08      	cmp	r3, #8
 8003f76:	d00d      	beq.n	8003f94 <HAL_RCC_GetSysClockFreq+0x40>
 8003f78:	2b08      	cmp	r3, #8
 8003f7a:	f200 80a1 	bhi.w	80040c0 <HAL_RCC_GetSysClockFreq+0x16c>
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d002      	beq.n	8003f88 <HAL_RCC_GetSysClockFreq+0x34>
 8003f82:	2b04      	cmp	r3, #4
 8003f84:	d003      	beq.n	8003f8e <HAL_RCC_GetSysClockFreq+0x3a>
 8003f86:	e09b      	b.n	80040c0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003f88:	4b53      	ldr	r3, [pc, #332]	@ (80040d8 <HAL_RCC_GetSysClockFreq+0x184>)
 8003f8a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003f8c:	e09b      	b.n	80040c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003f8e:	4b53      	ldr	r3, [pc, #332]	@ (80040dc <HAL_RCC_GetSysClockFreq+0x188>)
 8003f90:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003f92:	e098      	b.n	80040c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f94:	4b4f      	ldr	r3, [pc, #316]	@ (80040d4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f9c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f9e:	4b4d      	ldr	r3, [pc, #308]	@ (80040d4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d028      	beq.n	8003ffc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003faa:	4b4a      	ldr	r3, [pc, #296]	@ (80040d4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	099b      	lsrs	r3, r3, #6
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	623b      	str	r3, [r7, #32]
 8003fb4:	627a      	str	r2, [r7, #36]	@ 0x24
 8003fb6:	6a3b      	ldr	r3, [r7, #32]
 8003fb8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003fbc:	2100      	movs	r1, #0
 8003fbe:	4b47      	ldr	r3, [pc, #284]	@ (80040dc <HAL_RCC_GetSysClockFreq+0x188>)
 8003fc0:	fb03 f201 	mul.w	r2, r3, r1
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	fb00 f303 	mul.w	r3, r0, r3
 8003fca:	4413      	add	r3, r2
 8003fcc:	4a43      	ldr	r2, [pc, #268]	@ (80040dc <HAL_RCC_GetSysClockFreq+0x188>)
 8003fce:	fba0 1202 	umull	r1, r2, r0, r2
 8003fd2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003fd4:	460a      	mov	r2, r1
 8003fd6:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003fd8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003fda:	4413      	add	r3, r2
 8003fdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003fde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	61bb      	str	r3, [r7, #24]
 8003fe4:	61fa      	str	r2, [r7, #28]
 8003fe6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003fea:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003fee:	f7fc f94f 	bl	8000290 <__aeabi_uldivmod>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	460b      	mov	r3, r1
 8003ff6:	4613      	mov	r3, r2
 8003ff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ffa:	e053      	b.n	80040a4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ffc:	4b35      	ldr	r3, [pc, #212]	@ (80040d4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	099b      	lsrs	r3, r3, #6
 8004002:	2200      	movs	r2, #0
 8004004:	613b      	str	r3, [r7, #16]
 8004006:	617a      	str	r2, [r7, #20]
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800400e:	f04f 0b00 	mov.w	fp, #0
 8004012:	4652      	mov	r2, sl
 8004014:	465b      	mov	r3, fp
 8004016:	f04f 0000 	mov.w	r0, #0
 800401a:	f04f 0100 	mov.w	r1, #0
 800401e:	0159      	lsls	r1, r3, #5
 8004020:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004024:	0150      	lsls	r0, r2, #5
 8004026:	4602      	mov	r2, r0
 8004028:	460b      	mov	r3, r1
 800402a:	ebb2 080a 	subs.w	r8, r2, sl
 800402e:	eb63 090b 	sbc.w	r9, r3, fp
 8004032:	f04f 0200 	mov.w	r2, #0
 8004036:	f04f 0300 	mov.w	r3, #0
 800403a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800403e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004042:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004046:	ebb2 0408 	subs.w	r4, r2, r8
 800404a:	eb63 0509 	sbc.w	r5, r3, r9
 800404e:	f04f 0200 	mov.w	r2, #0
 8004052:	f04f 0300 	mov.w	r3, #0
 8004056:	00eb      	lsls	r3, r5, #3
 8004058:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800405c:	00e2      	lsls	r2, r4, #3
 800405e:	4614      	mov	r4, r2
 8004060:	461d      	mov	r5, r3
 8004062:	eb14 030a 	adds.w	r3, r4, sl
 8004066:	603b      	str	r3, [r7, #0]
 8004068:	eb45 030b 	adc.w	r3, r5, fp
 800406c:	607b      	str	r3, [r7, #4]
 800406e:	f04f 0200 	mov.w	r2, #0
 8004072:	f04f 0300 	mov.w	r3, #0
 8004076:	e9d7 4500 	ldrd	r4, r5, [r7]
 800407a:	4629      	mov	r1, r5
 800407c:	028b      	lsls	r3, r1, #10
 800407e:	4621      	mov	r1, r4
 8004080:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004084:	4621      	mov	r1, r4
 8004086:	028a      	lsls	r2, r1, #10
 8004088:	4610      	mov	r0, r2
 800408a:	4619      	mov	r1, r3
 800408c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800408e:	2200      	movs	r2, #0
 8004090:	60bb      	str	r3, [r7, #8]
 8004092:	60fa      	str	r2, [r7, #12]
 8004094:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004098:	f7fc f8fa 	bl	8000290 <__aeabi_uldivmod>
 800409c:	4602      	mov	r2, r0
 800409e:	460b      	mov	r3, r1
 80040a0:	4613      	mov	r3, r2
 80040a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80040a4:	4b0b      	ldr	r3, [pc, #44]	@ (80040d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	0c1b      	lsrs	r3, r3, #16
 80040aa:	f003 0303 	and.w	r3, r3, #3
 80040ae:	3301      	adds	r3, #1
 80040b0:	005b      	lsls	r3, r3, #1
 80040b2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80040b4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80040b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80040bc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80040be:	e002      	b.n	80040c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80040c0:	4b05      	ldr	r3, [pc, #20]	@ (80040d8 <HAL_RCC_GetSysClockFreq+0x184>)
 80040c2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80040c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80040c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	3740      	adds	r7, #64	@ 0x40
 80040cc:	46bd      	mov	sp, r7
 80040ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80040d2:	bf00      	nop
 80040d4:	40023800 	.word	0x40023800
 80040d8:	00f42400 	.word	0x00f42400
 80040dc:	017d7840 	.word	0x017d7840

080040e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040e0:	b480      	push	{r7}
 80040e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80040e4:	4b03      	ldr	r3, [pc, #12]	@ (80040f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80040e6:	681b      	ldr	r3, [r3, #0]
}
 80040e8:	4618      	mov	r0, r3
 80040ea:	46bd      	mov	sp, r7
 80040ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f0:	4770      	bx	lr
 80040f2:	bf00      	nop
 80040f4:	20000000 	.word	0x20000000

080040f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80040fc:	f7ff fff0 	bl	80040e0 <HAL_RCC_GetHCLKFreq>
 8004100:	4602      	mov	r2, r0
 8004102:	4b05      	ldr	r3, [pc, #20]	@ (8004118 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	0a9b      	lsrs	r3, r3, #10
 8004108:	f003 0307 	and.w	r3, r3, #7
 800410c:	4903      	ldr	r1, [pc, #12]	@ (800411c <HAL_RCC_GetPCLK1Freq+0x24>)
 800410e:	5ccb      	ldrb	r3, [r1, r3]
 8004110:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004114:	4618      	mov	r0, r3
 8004116:	bd80      	pop	{r7, pc}
 8004118:	40023800 	.word	0x40023800
 800411c:	08009d88 	.word	0x08009d88

08004120 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004124:	f7ff ffdc 	bl	80040e0 <HAL_RCC_GetHCLKFreq>
 8004128:	4602      	mov	r2, r0
 800412a:	4b05      	ldr	r3, [pc, #20]	@ (8004140 <HAL_RCC_GetPCLK2Freq+0x20>)
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	0b5b      	lsrs	r3, r3, #13
 8004130:	f003 0307 	and.w	r3, r3, #7
 8004134:	4903      	ldr	r1, [pc, #12]	@ (8004144 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004136:	5ccb      	ldrb	r3, [r1, r3]
 8004138:	fa22 f303 	lsr.w	r3, r2, r3
}
 800413c:	4618      	mov	r0, r3
 800413e:	bd80      	pop	{r7, pc}
 8004140:	40023800 	.word	0x40023800
 8004144:	08009d88 	.word	0x08009d88

08004148 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b082      	sub	sp, #8
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d101      	bne.n	800415a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004156:	2301      	movs	r3, #1
 8004158:	e042      	b.n	80041e0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004160:	b2db      	uxtb	r3, r3
 8004162:	2b00      	cmp	r3, #0
 8004164:	d106      	bne.n	8004174 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2200      	movs	r2, #0
 800416a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800416e:	6878      	ldr	r0, [r7, #4]
 8004170:	f7fd f880 	bl	8001274 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2224      	movs	r2, #36	@ 0x24
 8004178:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	68da      	ldr	r2, [r3, #12]
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800418a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	f000 fd7f 	bl	8004c90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	691a      	ldr	r2, [r3, #16]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80041a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	695a      	ldr	r2, [r3, #20]
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80041b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	68da      	ldr	r2, [r3, #12]
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80041c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2200      	movs	r2, #0
 80041c6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2220      	movs	r2, #32
 80041cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2220      	movs	r2, #32
 80041d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2200      	movs	r2, #0
 80041dc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80041de:	2300      	movs	r3, #0
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	3708      	adds	r7, #8
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bd80      	pop	{r7, pc}

080041e8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b08a      	sub	sp, #40	@ 0x28
 80041ec:	af02      	add	r7, sp, #8
 80041ee:	60f8      	str	r0, [r7, #12]
 80041f0:	60b9      	str	r1, [r7, #8]
 80041f2:	603b      	str	r3, [r7, #0]
 80041f4:	4613      	mov	r3, r2
 80041f6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80041f8:	2300      	movs	r3, #0
 80041fa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004202:	b2db      	uxtb	r3, r3
 8004204:	2b20      	cmp	r3, #32
 8004206:	d175      	bne.n	80042f4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d002      	beq.n	8004214 <HAL_UART_Transmit+0x2c>
 800420e:	88fb      	ldrh	r3, [r7, #6]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d101      	bne.n	8004218 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004214:	2301      	movs	r3, #1
 8004216:	e06e      	b.n	80042f6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2200      	movs	r2, #0
 800421c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	2221      	movs	r2, #33	@ 0x21
 8004222:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004226:	f7fd f979 	bl	800151c <HAL_GetTick>
 800422a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	88fa      	ldrh	r2, [r7, #6]
 8004230:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	88fa      	ldrh	r2, [r7, #6]
 8004236:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	689b      	ldr	r3, [r3, #8]
 800423c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004240:	d108      	bne.n	8004254 <HAL_UART_Transmit+0x6c>
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	691b      	ldr	r3, [r3, #16]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d104      	bne.n	8004254 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800424a:	2300      	movs	r3, #0
 800424c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	61bb      	str	r3, [r7, #24]
 8004252:	e003      	b.n	800425c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004258:	2300      	movs	r3, #0
 800425a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800425c:	e02e      	b.n	80042bc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	9300      	str	r3, [sp, #0]
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	2200      	movs	r2, #0
 8004266:	2180      	movs	r1, #128	@ 0x80
 8004268:	68f8      	ldr	r0, [r7, #12]
 800426a:	f000 fb1d 	bl	80048a8 <UART_WaitOnFlagUntilTimeout>
 800426e:	4603      	mov	r3, r0
 8004270:	2b00      	cmp	r3, #0
 8004272:	d005      	beq.n	8004280 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2220      	movs	r2, #32
 8004278:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800427c:	2303      	movs	r3, #3
 800427e:	e03a      	b.n	80042f6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004280:	69fb      	ldr	r3, [r7, #28]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d10b      	bne.n	800429e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004286:	69bb      	ldr	r3, [r7, #24]
 8004288:	881b      	ldrh	r3, [r3, #0]
 800428a:	461a      	mov	r2, r3
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004294:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004296:	69bb      	ldr	r3, [r7, #24]
 8004298:	3302      	adds	r3, #2
 800429a:	61bb      	str	r3, [r7, #24]
 800429c:	e007      	b.n	80042ae <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800429e:	69fb      	ldr	r3, [r7, #28]
 80042a0:	781a      	ldrb	r2, [r3, #0]
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80042a8:	69fb      	ldr	r3, [r7, #28]
 80042aa:	3301      	adds	r3, #1
 80042ac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80042b2:	b29b      	uxth	r3, r3
 80042b4:	3b01      	subs	r3, #1
 80042b6:	b29a      	uxth	r2, r3
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80042c0:	b29b      	uxth	r3, r3
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d1cb      	bne.n	800425e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	9300      	str	r3, [sp, #0]
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	2200      	movs	r2, #0
 80042ce:	2140      	movs	r1, #64	@ 0x40
 80042d0:	68f8      	ldr	r0, [r7, #12]
 80042d2:	f000 fae9 	bl	80048a8 <UART_WaitOnFlagUntilTimeout>
 80042d6:	4603      	mov	r3, r0
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d005      	beq.n	80042e8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2220      	movs	r2, #32
 80042e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80042e4:	2303      	movs	r3, #3
 80042e6:	e006      	b.n	80042f6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	2220      	movs	r2, #32
 80042ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80042f0:	2300      	movs	r3, #0
 80042f2:	e000      	b.n	80042f6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80042f4:	2302      	movs	r3, #2
  }
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3720      	adds	r7, #32
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}
	...

08004300 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b0ba      	sub	sp, #232	@ 0xe8
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	68db      	ldr	r3, [r3, #12]
 8004318:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	695b      	ldr	r3, [r3, #20]
 8004322:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004326:	2300      	movs	r3, #0
 8004328:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800432c:	2300      	movs	r3, #0
 800432e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004332:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004336:	f003 030f 	and.w	r3, r3, #15
 800433a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800433e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004342:	2b00      	cmp	r3, #0
 8004344:	d10f      	bne.n	8004366 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004346:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800434a:	f003 0320 	and.w	r3, r3, #32
 800434e:	2b00      	cmp	r3, #0
 8004350:	d009      	beq.n	8004366 <HAL_UART_IRQHandler+0x66>
 8004352:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004356:	f003 0320 	and.w	r3, r3, #32
 800435a:	2b00      	cmp	r3, #0
 800435c:	d003      	beq.n	8004366 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800435e:	6878      	ldr	r0, [r7, #4]
 8004360:	f000 fbd7 	bl	8004b12 <UART_Receive_IT>
      return;
 8004364:	e273      	b.n	800484e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004366:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800436a:	2b00      	cmp	r3, #0
 800436c:	f000 80de 	beq.w	800452c <HAL_UART_IRQHandler+0x22c>
 8004370:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004374:	f003 0301 	and.w	r3, r3, #1
 8004378:	2b00      	cmp	r3, #0
 800437a:	d106      	bne.n	800438a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800437c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004380:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004384:	2b00      	cmp	r3, #0
 8004386:	f000 80d1 	beq.w	800452c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800438a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800438e:	f003 0301 	and.w	r3, r3, #1
 8004392:	2b00      	cmp	r3, #0
 8004394:	d00b      	beq.n	80043ae <HAL_UART_IRQHandler+0xae>
 8004396:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800439a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d005      	beq.n	80043ae <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043a6:	f043 0201 	orr.w	r2, r3, #1
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80043ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043b2:	f003 0304 	and.w	r3, r3, #4
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d00b      	beq.n	80043d2 <HAL_UART_IRQHandler+0xd2>
 80043ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80043be:	f003 0301 	and.w	r3, r3, #1
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d005      	beq.n	80043d2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043ca:	f043 0202 	orr.w	r2, r3, #2
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80043d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043d6:	f003 0302 	and.w	r3, r3, #2
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d00b      	beq.n	80043f6 <HAL_UART_IRQHandler+0xf6>
 80043de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80043e2:	f003 0301 	and.w	r3, r3, #1
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d005      	beq.n	80043f6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043ee:	f043 0204 	orr.w	r2, r3, #4
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80043f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043fa:	f003 0308 	and.w	r3, r3, #8
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d011      	beq.n	8004426 <HAL_UART_IRQHandler+0x126>
 8004402:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004406:	f003 0320 	and.w	r3, r3, #32
 800440a:	2b00      	cmp	r3, #0
 800440c:	d105      	bne.n	800441a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800440e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004412:	f003 0301 	and.w	r3, r3, #1
 8004416:	2b00      	cmp	r3, #0
 8004418:	d005      	beq.n	8004426 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800441e:	f043 0208 	orr.w	r2, r3, #8
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800442a:	2b00      	cmp	r3, #0
 800442c:	f000 820a 	beq.w	8004844 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004430:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004434:	f003 0320 	and.w	r3, r3, #32
 8004438:	2b00      	cmp	r3, #0
 800443a:	d008      	beq.n	800444e <HAL_UART_IRQHandler+0x14e>
 800443c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004440:	f003 0320 	and.w	r3, r3, #32
 8004444:	2b00      	cmp	r3, #0
 8004446:	d002      	beq.n	800444e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004448:	6878      	ldr	r0, [r7, #4]
 800444a:	f000 fb62 	bl	8004b12 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	695b      	ldr	r3, [r3, #20]
 8004454:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004458:	2b40      	cmp	r3, #64	@ 0x40
 800445a:	bf0c      	ite	eq
 800445c:	2301      	moveq	r3, #1
 800445e:	2300      	movne	r3, #0
 8004460:	b2db      	uxtb	r3, r3
 8004462:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800446a:	f003 0308 	and.w	r3, r3, #8
 800446e:	2b00      	cmp	r3, #0
 8004470:	d103      	bne.n	800447a <HAL_UART_IRQHandler+0x17a>
 8004472:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004476:	2b00      	cmp	r3, #0
 8004478:	d04f      	beq.n	800451a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	f000 fa6d 	bl	800495a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	695b      	ldr	r3, [r3, #20]
 8004486:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800448a:	2b40      	cmp	r3, #64	@ 0x40
 800448c:	d141      	bne.n	8004512 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	3314      	adds	r3, #20
 8004494:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004498:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800449c:	e853 3f00 	ldrex	r3, [r3]
 80044a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80044a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80044a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	3314      	adds	r3, #20
 80044b6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80044ba:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80044be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044c2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80044c6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80044ca:	e841 2300 	strex	r3, r2, [r1]
 80044ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80044d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d1d9      	bne.n	800448e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d013      	beq.n	800450a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044e6:	4a8a      	ldr	r2, [pc, #552]	@ (8004710 <HAL_UART_IRQHandler+0x410>)
 80044e8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044ee:	4618      	mov	r0, r3
 80044f0:	f7fd fda7 	bl	8002042 <HAL_DMA_Abort_IT>
 80044f4:	4603      	mov	r3, r0
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d016      	beq.n	8004528 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004500:	687a      	ldr	r2, [r7, #4]
 8004502:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004504:	4610      	mov	r0, r2
 8004506:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004508:	e00e      	b.n	8004528 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800450a:	6878      	ldr	r0, [r7, #4]
 800450c:	f000 f9b6 	bl	800487c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004510:	e00a      	b.n	8004528 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f000 f9b2 	bl	800487c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004518:	e006      	b.n	8004528 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800451a:	6878      	ldr	r0, [r7, #4]
 800451c:	f000 f9ae 	bl	800487c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2200      	movs	r2, #0
 8004524:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004526:	e18d      	b.n	8004844 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004528:	bf00      	nop
    return;
 800452a:	e18b      	b.n	8004844 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004530:	2b01      	cmp	r3, #1
 8004532:	f040 8167 	bne.w	8004804 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004536:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800453a:	f003 0310 	and.w	r3, r3, #16
 800453e:	2b00      	cmp	r3, #0
 8004540:	f000 8160 	beq.w	8004804 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004544:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004548:	f003 0310 	and.w	r3, r3, #16
 800454c:	2b00      	cmp	r3, #0
 800454e:	f000 8159 	beq.w	8004804 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004552:	2300      	movs	r3, #0
 8004554:	60bb      	str	r3, [r7, #8]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	60bb      	str	r3, [r7, #8]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	60bb      	str	r3, [r7, #8]
 8004566:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	695b      	ldr	r3, [r3, #20]
 800456e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004572:	2b40      	cmp	r3, #64	@ 0x40
 8004574:	f040 80ce 	bne.w	8004714 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004584:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004588:	2b00      	cmp	r3, #0
 800458a:	f000 80a9 	beq.w	80046e0 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004592:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004596:	429a      	cmp	r2, r3
 8004598:	f080 80a2 	bcs.w	80046e0 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80045a2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045a8:	69db      	ldr	r3, [r3, #28]
 80045aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045ae:	f000 8088 	beq.w	80046c2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	330c      	adds	r3, #12
 80045b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80045c0:	e853 3f00 	ldrex	r3, [r3]
 80045c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80045c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80045cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80045d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	330c      	adds	r3, #12
 80045da:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80045de:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80045e2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045e6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80045ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80045ee:	e841 2300 	strex	r3, r2, [r1]
 80045f2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80045f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d1d9      	bne.n	80045b2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	3314      	adds	r3, #20
 8004604:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004606:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004608:	e853 3f00 	ldrex	r3, [r3]
 800460c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800460e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004610:	f023 0301 	bic.w	r3, r3, #1
 8004614:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	3314      	adds	r3, #20
 800461e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004622:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004626:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004628:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800462a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800462e:	e841 2300 	strex	r3, r2, [r1]
 8004632:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004634:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004636:	2b00      	cmp	r3, #0
 8004638:	d1e1      	bne.n	80045fe <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	3314      	adds	r3, #20
 8004640:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004642:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004644:	e853 3f00 	ldrex	r3, [r3]
 8004648:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800464a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800464c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004650:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	3314      	adds	r3, #20
 800465a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800465e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004660:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004662:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004664:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004666:	e841 2300 	strex	r3, r2, [r1]
 800466a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800466c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800466e:	2b00      	cmp	r3, #0
 8004670:	d1e3      	bne.n	800463a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2220      	movs	r2, #32
 8004676:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2200      	movs	r2, #0
 800467e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	330c      	adds	r3, #12
 8004686:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004688:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800468a:	e853 3f00 	ldrex	r3, [r3]
 800468e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004690:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004692:	f023 0310 	bic.w	r3, r3, #16
 8004696:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	330c      	adds	r3, #12
 80046a0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80046a4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80046a6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046a8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80046aa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80046ac:	e841 2300 	strex	r3, r2, [r1]
 80046b0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80046b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d1e3      	bne.n	8004680 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046bc:	4618      	mov	r0, r3
 80046be:	f7fd fc50 	bl	8001f62 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2202      	movs	r2, #2
 80046c6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80046d0:	b29b      	uxth	r3, r3
 80046d2:	1ad3      	subs	r3, r2, r3
 80046d4:	b29b      	uxth	r3, r3
 80046d6:	4619      	mov	r1, r3
 80046d8:	6878      	ldr	r0, [r7, #4]
 80046da:	f000 f8d9 	bl	8004890 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80046de:	e0b3      	b.n	8004848 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80046e4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80046e8:	429a      	cmp	r2, r3
 80046ea:	f040 80ad 	bne.w	8004848 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046f2:	69db      	ldr	r3, [r3, #28]
 80046f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046f8:	f040 80a6 	bne.w	8004848 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2202      	movs	r2, #2
 8004700:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004706:	4619      	mov	r1, r3
 8004708:	6878      	ldr	r0, [r7, #4]
 800470a:	f000 f8c1 	bl	8004890 <HAL_UARTEx_RxEventCallback>
      return;
 800470e:	e09b      	b.n	8004848 <HAL_UART_IRQHandler+0x548>
 8004710:	08004a21 	.word	0x08004a21
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800471c:	b29b      	uxth	r3, r3
 800471e:	1ad3      	subs	r3, r2, r3
 8004720:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004728:	b29b      	uxth	r3, r3
 800472a:	2b00      	cmp	r3, #0
 800472c:	f000 808e 	beq.w	800484c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004730:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004734:	2b00      	cmp	r3, #0
 8004736:	f000 8089 	beq.w	800484c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	330c      	adds	r3, #12
 8004740:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004742:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004744:	e853 3f00 	ldrex	r3, [r3]
 8004748:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800474a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800474c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004750:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	330c      	adds	r3, #12
 800475a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800475e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004760:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004762:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004764:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004766:	e841 2300 	strex	r3, r2, [r1]
 800476a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800476c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800476e:	2b00      	cmp	r3, #0
 8004770:	d1e3      	bne.n	800473a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	3314      	adds	r3, #20
 8004778:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800477a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800477c:	e853 3f00 	ldrex	r3, [r3]
 8004780:	623b      	str	r3, [r7, #32]
   return(result);
 8004782:	6a3b      	ldr	r3, [r7, #32]
 8004784:	f023 0301 	bic.w	r3, r3, #1
 8004788:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	3314      	adds	r3, #20
 8004792:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004796:	633a      	str	r2, [r7, #48]	@ 0x30
 8004798:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800479a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800479c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800479e:	e841 2300 	strex	r3, r2, [r1]
 80047a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80047a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d1e3      	bne.n	8004772 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2220      	movs	r2, #32
 80047ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2200      	movs	r2, #0
 80047b6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	330c      	adds	r3, #12
 80047be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	e853 3f00 	ldrex	r3, [r3]
 80047c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	f023 0310 	bic.w	r3, r3, #16
 80047ce:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	330c      	adds	r3, #12
 80047d8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80047dc:	61fa      	str	r2, [r7, #28]
 80047de:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047e0:	69b9      	ldr	r1, [r7, #24]
 80047e2:	69fa      	ldr	r2, [r7, #28]
 80047e4:	e841 2300 	strex	r3, r2, [r1]
 80047e8:	617b      	str	r3, [r7, #20]
   return(result);
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d1e3      	bne.n	80047b8 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2202      	movs	r2, #2
 80047f4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80047f6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80047fa:	4619      	mov	r1, r3
 80047fc:	6878      	ldr	r0, [r7, #4]
 80047fe:	f000 f847 	bl	8004890 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004802:	e023      	b.n	800484c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004804:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004808:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800480c:	2b00      	cmp	r3, #0
 800480e:	d009      	beq.n	8004824 <HAL_UART_IRQHandler+0x524>
 8004810:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004814:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004818:	2b00      	cmp	r3, #0
 800481a:	d003      	beq.n	8004824 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800481c:	6878      	ldr	r0, [r7, #4]
 800481e:	f000 f910 	bl	8004a42 <UART_Transmit_IT>
    return;
 8004822:	e014      	b.n	800484e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004824:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004828:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800482c:	2b00      	cmp	r3, #0
 800482e:	d00e      	beq.n	800484e <HAL_UART_IRQHandler+0x54e>
 8004830:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004834:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004838:	2b00      	cmp	r3, #0
 800483a:	d008      	beq.n	800484e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800483c:	6878      	ldr	r0, [r7, #4]
 800483e:	f000 f950 	bl	8004ae2 <UART_EndTransmit_IT>
    return;
 8004842:	e004      	b.n	800484e <HAL_UART_IRQHandler+0x54e>
    return;
 8004844:	bf00      	nop
 8004846:	e002      	b.n	800484e <HAL_UART_IRQHandler+0x54e>
      return;
 8004848:	bf00      	nop
 800484a:	e000      	b.n	800484e <HAL_UART_IRQHandler+0x54e>
      return;
 800484c:	bf00      	nop
  }
}
 800484e:	37e8      	adds	r7, #232	@ 0xe8
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}

08004854 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004854:	b480      	push	{r7}
 8004856:	b083      	sub	sp, #12
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800485c:	bf00      	nop
 800485e:	370c      	adds	r7, #12
 8004860:	46bd      	mov	sp, r7
 8004862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004866:	4770      	bx	lr

08004868 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004868:	b480      	push	{r7}
 800486a:	b083      	sub	sp, #12
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004870:	bf00      	nop
 8004872:	370c      	adds	r7, #12
 8004874:	46bd      	mov	sp, r7
 8004876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487a:	4770      	bx	lr

0800487c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800487c:	b480      	push	{r7}
 800487e:	b083      	sub	sp, #12
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004884:	bf00      	nop
 8004886:	370c      	adds	r7, #12
 8004888:	46bd      	mov	sp, r7
 800488a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488e:	4770      	bx	lr

08004890 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004890:	b480      	push	{r7}
 8004892:	b083      	sub	sp, #12
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
 8004898:	460b      	mov	r3, r1
 800489a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800489c:	bf00      	nop
 800489e:	370c      	adds	r7, #12
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr

080048a8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b086      	sub	sp, #24
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	60f8      	str	r0, [r7, #12]
 80048b0:	60b9      	str	r1, [r7, #8]
 80048b2:	603b      	str	r3, [r7, #0]
 80048b4:	4613      	mov	r3, r2
 80048b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048b8:	e03b      	b.n	8004932 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048ba:	6a3b      	ldr	r3, [r7, #32]
 80048bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80048c0:	d037      	beq.n	8004932 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048c2:	f7fc fe2b 	bl	800151c <HAL_GetTick>
 80048c6:	4602      	mov	r2, r0
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	1ad3      	subs	r3, r2, r3
 80048cc:	6a3a      	ldr	r2, [r7, #32]
 80048ce:	429a      	cmp	r2, r3
 80048d0:	d302      	bcc.n	80048d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80048d2:	6a3b      	ldr	r3, [r7, #32]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d101      	bne.n	80048dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80048d8:	2303      	movs	r3, #3
 80048da:	e03a      	b.n	8004952 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	68db      	ldr	r3, [r3, #12]
 80048e2:	f003 0304 	and.w	r3, r3, #4
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d023      	beq.n	8004932 <UART_WaitOnFlagUntilTimeout+0x8a>
 80048ea:	68bb      	ldr	r3, [r7, #8]
 80048ec:	2b80      	cmp	r3, #128	@ 0x80
 80048ee:	d020      	beq.n	8004932 <UART_WaitOnFlagUntilTimeout+0x8a>
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	2b40      	cmp	r3, #64	@ 0x40
 80048f4:	d01d      	beq.n	8004932 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f003 0308 	and.w	r3, r3, #8
 8004900:	2b08      	cmp	r3, #8
 8004902:	d116      	bne.n	8004932 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004904:	2300      	movs	r3, #0
 8004906:	617b      	str	r3, [r7, #20]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	617b      	str	r3, [r7, #20]
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	617b      	str	r3, [r7, #20]
 8004918:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800491a:	68f8      	ldr	r0, [r7, #12]
 800491c:	f000 f81d 	bl	800495a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	2208      	movs	r2, #8
 8004924:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2200      	movs	r2, #0
 800492a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e00f      	b.n	8004952 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	4013      	ands	r3, r2
 800493c:	68ba      	ldr	r2, [r7, #8]
 800493e:	429a      	cmp	r2, r3
 8004940:	bf0c      	ite	eq
 8004942:	2301      	moveq	r3, #1
 8004944:	2300      	movne	r3, #0
 8004946:	b2db      	uxtb	r3, r3
 8004948:	461a      	mov	r2, r3
 800494a:	79fb      	ldrb	r3, [r7, #7]
 800494c:	429a      	cmp	r2, r3
 800494e:	d0b4      	beq.n	80048ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004950:	2300      	movs	r3, #0
}
 8004952:	4618      	mov	r0, r3
 8004954:	3718      	adds	r7, #24
 8004956:	46bd      	mov	sp, r7
 8004958:	bd80      	pop	{r7, pc}

0800495a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800495a:	b480      	push	{r7}
 800495c:	b095      	sub	sp, #84	@ 0x54
 800495e:	af00      	add	r7, sp, #0
 8004960:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	330c      	adds	r3, #12
 8004968:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800496a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800496c:	e853 3f00 	ldrex	r3, [r3]
 8004970:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004974:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004978:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	330c      	adds	r3, #12
 8004980:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004982:	643a      	str	r2, [r7, #64]	@ 0x40
 8004984:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004986:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004988:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800498a:	e841 2300 	strex	r3, r2, [r1]
 800498e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004990:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004992:	2b00      	cmp	r3, #0
 8004994:	d1e5      	bne.n	8004962 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	3314      	adds	r3, #20
 800499c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800499e:	6a3b      	ldr	r3, [r7, #32]
 80049a0:	e853 3f00 	ldrex	r3, [r3]
 80049a4:	61fb      	str	r3, [r7, #28]
   return(result);
 80049a6:	69fb      	ldr	r3, [r7, #28]
 80049a8:	f023 0301 	bic.w	r3, r3, #1
 80049ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	3314      	adds	r3, #20
 80049b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80049b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80049b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80049bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049be:	e841 2300 	strex	r3, r2, [r1]
 80049c2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80049c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d1e5      	bne.n	8004996 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049ce:	2b01      	cmp	r3, #1
 80049d0:	d119      	bne.n	8004a06 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	330c      	adds	r3, #12
 80049d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	e853 3f00 	ldrex	r3, [r3]
 80049e0:	60bb      	str	r3, [r7, #8]
   return(result);
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	f023 0310 	bic.w	r3, r3, #16
 80049e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	330c      	adds	r3, #12
 80049f0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80049f2:	61ba      	str	r2, [r7, #24]
 80049f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049f6:	6979      	ldr	r1, [r7, #20]
 80049f8:	69ba      	ldr	r2, [r7, #24]
 80049fa:	e841 2300 	strex	r3, r2, [r1]
 80049fe:	613b      	str	r3, [r7, #16]
   return(result);
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d1e5      	bne.n	80049d2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2220      	movs	r2, #32
 8004a0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2200      	movs	r2, #0
 8004a12:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004a14:	bf00      	nop
 8004a16:	3754      	adds	r7, #84	@ 0x54
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1e:	4770      	bx	lr

08004a20 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b084      	sub	sp, #16
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a2c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2200      	movs	r2, #0
 8004a32:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004a34:	68f8      	ldr	r0, [r7, #12]
 8004a36:	f7ff ff21 	bl	800487c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004a3a:	bf00      	nop
 8004a3c:	3710      	adds	r7, #16
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}

08004a42 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004a42:	b480      	push	{r7}
 8004a44:	b085      	sub	sp, #20
 8004a46:	af00      	add	r7, sp, #0
 8004a48:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	2b21      	cmp	r3, #33	@ 0x21
 8004a54:	d13e      	bne.n	8004ad4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	689b      	ldr	r3, [r3, #8]
 8004a5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a5e:	d114      	bne.n	8004a8a <UART_Transmit_IT+0x48>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	691b      	ldr	r3, [r3, #16]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d110      	bne.n	8004a8a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6a1b      	ldr	r3, [r3, #32]
 8004a6c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	881b      	ldrh	r3, [r3, #0]
 8004a72:	461a      	mov	r2, r3
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a7c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6a1b      	ldr	r3, [r3, #32]
 8004a82:	1c9a      	adds	r2, r3, #2
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	621a      	str	r2, [r3, #32]
 8004a88:	e008      	b.n	8004a9c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6a1b      	ldr	r3, [r3, #32]
 8004a8e:	1c59      	adds	r1, r3, #1
 8004a90:	687a      	ldr	r2, [r7, #4]
 8004a92:	6211      	str	r1, [r2, #32]
 8004a94:	781a      	ldrb	r2, [r3, #0]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004aa0:	b29b      	uxth	r3, r3
 8004aa2:	3b01      	subs	r3, #1
 8004aa4:	b29b      	uxth	r3, r3
 8004aa6:	687a      	ldr	r2, [r7, #4]
 8004aa8:	4619      	mov	r1, r3
 8004aaa:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d10f      	bne.n	8004ad0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	68da      	ldr	r2, [r3, #12]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004abe:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	68da      	ldr	r2, [r3, #12]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004ace:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	e000      	b.n	8004ad6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004ad4:	2302      	movs	r3, #2
  }
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3714      	adds	r7, #20
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr

08004ae2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004ae2:	b580      	push	{r7, lr}
 8004ae4:	b082      	sub	sp, #8
 8004ae6:	af00      	add	r7, sp, #0
 8004ae8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	68da      	ldr	r2, [r3, #12]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004af8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2220      	movs	r2, #32
 8004afe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004b02:	6878      	ldr	r0, [r7, #4]
 8004b04:	f7ff fea6 	bl	8004854 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004b08:	2300      	movs	r3, #0
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	3708      	adds	r7, #8
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bd80      	pop	{r7, pc}

08004b12 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004b12:	b580      	push	{r7, lr}
 8004b14:	b08c      	sub	sp, #48	@ 0x30
 8004b16:	af00      	add	r7, sp, #0
 8004b18:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004b1e:	2300      	movs	r3, #0
 8004b20:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004b28:	b2db      	uxtb	r3, r3
 8004b2a:	2b22      	cmp	r3, #34	@ 0x22
 8004b2c:	f040 80aa 	bne.w	8004c84 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	689b      	ldr	r3, [r3, #8]
 8004b34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b38:	d115      	bne.n	8004b66 <UART_Receive_IT+0x54>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	691b      	ldr	r3, [r3, #16]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d111      	bne.n	8004b66 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b46:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	b29b      	uxth	r3, r3
 8004b50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b54:	b29a      	uxth	r2, r3
 8004b56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b58:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b5e:	1c9a      	adds	r2, r3, #2
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	629a      	str	r2, [r3, #40]	@ 0x28
 8004b64:	e024      	b.n	8004bb0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b74:	d007      	beq.n	8004b86 <UART_Receive_IT+0x74>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	689b      	ldr	r3, [r3, #8]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d10a      	bne.n	8004b94 <UART_Receive_IT+0x82>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	691b      	ldr	r3, [r3, #16]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d106      	bne.n	8004b94 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	b2da      	uxtb	r2, r3
 8004b8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b90:	701a      	strb	r2, [r3, #0]
 8004b92:	e008      	b.n	8004ba6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	b2db      	uxtb	r3, r3
 8004b9c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ba0:	b2da      	uxtb	r2, r3
 8004ba2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ba4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004baa:	1c5a      	adds	r2, r3, #1
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	3b01      	subs	r3, #1
 8004bb8:	b29b      	uxth	r3, r3
 8004bba:	687a      	ldr	r2, [r7, #4]
 8004bbc:	4619      	mov	r1, r3
 8004bbe:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d15d      	bne.n	8004c80 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	68da      	ldr	r2, [r3, #12]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f022 0220 	bic.w	r2, r2, #32
 8004bd2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	68da      	ldr	r2, [r3, #12]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004be2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	695a      	ldr	r2, [r3, #20]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f022 0201 	bic.w	r2, r2, #1
 8004bf2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2220      	movs	r2, #32
 8004bf8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c06:	2b01      	cmp	r3, #1
 8004c08:	d135      	bne.n	8004c76 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	330c      	adds	r3, #12
 8004c16:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	e853 3f00 	ldrex	r3, [r3]
 8004c1e:	613b      	str	r3, [r7, #16]
   return(result);
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	f023 0310 	bic.w	r3, r3, #16
 8004c26:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	330c      	adds	r3, #12
 8004c2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c30:	623a      	str	r2, [r7, #32]
 8004c32:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c34:	69f9      	ldr	r1, [r7, #28]
 8004c36:	6a3a      	ldr	r2, [r7, #32]
 8004c38:	e841 2300 	strex	r3, r2, [r1]
 8004c3c:	61bb      	str	r3, [r7, #24]
   return(result);
 8004c3e:	69bb      	ldr	r3, [r7, #24]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d1e5      	bne.n	8004c10 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f003 0310 	and.w	r3, r3, #16
 8004c4e:	2b10      	cmp	r3, #16
 8004c50:	d10a      	bne.n	8004c68 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004c52:	2300      	movs	r3, #0
 8004c54:	60fb      	str	r3, [r7, #12]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	60fb      	str	r3, [r7, #12]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	60fb      	str	r3, [r7, #12]
 8004c66:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004c6c:	4619      	mov	r1, r3
 8004c6e:	6878      	ldr	r0, [r7, #4]
 8004c70:	f7ff fe0e 	bl	8004890 <HAL_UARTEx_RxEventCallback>
 8004c74:	e002      	b.n	8004c7c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004c76:	6878      	ldr	r0, [r7, #4]
 8004c78:	f7ff fdf6 	bl	8004868 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	e002      	b.n	8004c86 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004c80:	2300      	movs	r3, #0
 8004c82:	e000      	b.n	8004c86 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004c84:	2302      	movs	r3, #2
  }
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	3730      	adds	r7, #48	@ 0x30
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}
	...

08004c90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c94:	b0c0      	sub	sp, #256	@ 0x100
 8004c96:	af00      	add	r7, sp, #0
 8004c98:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	691b      	ldr	r3, [r3, #16]
 8004ca4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004ca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cac:	68d9      	ldr	r1, [r3, #12]
 8004cae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cb2:	681a      	ldr	r2, [r3, #0]
 8004cb4:	ea40 0301 	orr.w	r3, r0, r1
 8004cb8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004cba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cbe:	689a      	ldr	r2, [r3, #8]
 8004cc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cc4:	691b      	ldr	r3, [r3, #16]
 8004cc6:	431a      	orrs	r2, r3
 8004cc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ccc:	695b      	ldr	r3, [r3, #20]
 8004cce:	431a      	orrs	r2, r3
 8004cd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cd4:	69db      	ldr	r3, [r3, #28]
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004cdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	68db      	ldr	r3, [r3, #12]
 8004ce4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004ce8:	f021 010c 	bic.w	r1, r1, #12
 8004cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cf0:	681a      	ldr	r2, [r3, #0]
 8004cf2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004cf6:	430b      	orrs	r3, r1
 8004cf8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004cfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	695b      	ldr	r3, [r3, #20]
 8004d02:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004d06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d0a:	6999      	ldr	r1, [r3, #24]
 8004d0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	ea40 0301 	orr.w	r3, r0, r1
 8004d16:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d1c:	681a      	ldr	r2, [r3, #0]
 8004d1e:	4b8f      	ldr	r3, [pc, #572]	@ (8004f5c <UART_SetConfig+0x2cc>)
 8004d20:	429a      	cmp	r2, r3
 8004d22:	d005      	beq.n	8004d30 <UART_SetConfig+0xa0>
 8004d24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d28:	681a      	ldr	r2, [r3, #0]
 8004d2a:	4b8d      	ldr	r3, [pc, #564]	@ (8004f60 <UART_SetConfig+0x2d0>)
 8004d2c:	429a      	cmp	r2, r3
 8004d2e:	d104      	bne.n	8004d3a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004d30:	f7ff f9f6 	bl	8004120 <HAL_RCC_GetPCLK2Freq>
 8004d34:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004d38:	e003      	b.n	8004d42 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004d3a:	f7ff f9dd 	bl	80040f8 <HAL_RCC_GetPCLK1Freq>
 8004d3e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d46:	69db      	ldr	r3, [r3, #28]
 8004d48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d4c:	f040 810c 	bne.w	8004f68 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004d50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d54:	2200      	movs	r2, #0
 8004d56:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004d5a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004d5e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004d62:	4622      	mov	r2, r4
 8004d64:	462b      	mov	r3, r5
 8004d66:	1891      	adds	r1, r2, r2
 8004d68:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004d6a:	415b      	adcs	r3, r3
 8004d6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004d6e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004d72:	4621      	mov	r1, r4
 8004d74:	eb12 0801 	adds.w	r8, r2, r1
 8004d78:	4629      	mov	r1, r5
 8004d7a:	eb43 0901 	adc.w	r9, r3, r1
 8004d7e:	f04f 0200 	mov.w	r2, #0
 8004d82:	f04f 0300 	mov.w	r3, #0
 8004d86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d92:	4690      	mov	r8, r2
 8004d94:	4699      	mov	r9, r3
 8004d96:	4623      	mov	r3, r4
 8004d98:	eb18 0303 	adds.w	r3, r8, r3
 8004d9c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004da0:	462b      	mov	r3, r5
 8004da2:	eb49 0303 	adc.w	r3, r9, r3
 8004da6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004daa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	2200      	movs	r2, #0
 8004db2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004db6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004dba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004dbe:	460b      	mov	r3, r1
 8004dc0:	18db      	adds	r3, r3, r3
 8004dc2:	653b      	str	r3, [r7, #80]	@ 0x50
 8004dc4:	4613      	mov	r3, r2
 8004dc6:	eb42 0303 	adc.w	r3, r2, r3
 8004dca:	657b      	str	r3, [r7, #84]	@ 0x54
 8004dcc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004dd0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004dd4:	f7fb fa5c 	bl	8000290 <__aeabi_uldivmod>
 8004dd8:	4602      	mov	r2, r0
 8004dda:	460b      	mov	r3, r1
 8004ddc:	4b61      	ldr	r3, [pc, #388]	@ (8004f64 <UART_SetConfig+0x2d4>)
 8004dde:	fba3 2302 	umull	r2, r3, r3, r2
 8004de2:	095b      	lsrs	r3, r3, #5
 8004de4:	011c      	lsls	r4, r3, #4
 8004de6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004dea:	2200      	movs	r2, #0
 8004dec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004df0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004df4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004df8:	4642      	mov	r2, r8
 8004dfa:	464b      	mov	r3, r9
 8004dfc:	1891      	adds	r1, r2, r2
 8004dfe:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004e00:	415b      	adcs	r3, r3
 8004e02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e04:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004e08:	4641      	mov	r1, r8
 8004e0a:	eb12 0a01 	adds.w	sl, r2, r1
 8004e0e:	4649      	mov	r1, r9
 8004e10:	eb43 0b01 	adc.w	fp, r3, r1
 8004e14:	f04f 0200 	mov.w	r2, #0
 8004e18:	f04f 0300 	mov.w	r3, #0
 8004e1c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004e20:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004e24:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004e28:	4692      	mov	sl, r2
 8004e2a:	469b      	mov	fp, r3
 8004e2c:	4643      	mov	r3, r8
 8004e2e:	eb1a 0303 	adds.w	r3, sl, r3
 8004e32:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004e36:	464b      	mov	r3, r9
 8004e38:	eb4b 0303 	adc.w	r3, fp, r3
 8004e3c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	2200      	movs	r2, #0
 8004e48:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004e4c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004e50:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004e54:	460b      	mov	r3, r1
 8004e56:	18db      	adds	r3, r3, r3
 8004e58:	643b      	str	r3, [r7, #64]	@ 0x40
 8004e5a:	4613      	mov	r3, r2
 8004e5c:	eb42 0303 	adc.w	r3, r2, r3
 8004e60:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e62:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004e66:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004e6a:	f7fb fa11 	bl	8000290 <__aeabi_uldivmod>
 8004e6e:	4602      	mov	r2, r0
 8004e70:	460b      	mov	r3, r1
 8004e72:	4611      	mov	r1, r2
 8004e74:	4b3b      	ldr	r3, [pc, #236]	@ (8004f64 <UART_SetConfig+0x2d4>)
 8004e76:	fba3 2301 	umull	r2, r3, r3, r1
 8004e7a:	095b      	lsrs	r3, r3, #5
 8004e7c:	2264      	movs	r2, #100	@ 0x64
 8004e7e:	fb02 f303 	mul.w	r3, r2, r3
 8004e82:	1acb      	subs	r3, r1, r3
 8004e84:	00db      	lsls	r3, r3, #3
 8004e86:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004e8a:	4b36      	ldr	r3, [pc, #216]	@ (8004f64 <UART_SetConfig+0x2d4>)
 8004e8c:	fba3 2302 	umull	r2, r3, r3, r2
 8004e90:	095b      	lsrs	r3, r3, #5
 8004e92:	005b      	lsls	r3, r3, #1
 8004e94:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004e98:	441c      	add	r4, r3
 8004e9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004ea4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004ea8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004eac:	4642      	mov	r2, r8
 8004eae:	464b      	mov	r3, r9
 8004eb0:	1891      	adds	r1, r2, r2
 8004eb2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004eb4:	415b      	adcs	r3, r3
 8004eb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004eb8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004ebc:	4641      	mov	r1, r8
 8004ebe:	1851      	adds	r1, r2, r1
 8004ec0:	6339      	str	r1, [r7, #48]	@ 0x30
 8004ec2:	4649      	mov	r1, r9
 8004ec4:	414b      	adcs	r3, r1
 8004ec6:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ec8:	f04f 0200 	mov.w	r2, #0
 8004ecc:	f04f 0300 	mov.w	r3, #0
 8004ed0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004ed4:	4659      	mov	r1, fp
 8004ed6:	00cb      	lsls	r3, r1, #3
 8004ed8:	4651      	mov	r1, sl
 8004eda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ede:	4651      	mov	r1, sl
 8004ee0:	00ca      	lsls	r2, r1, #3
 8004ee2:	4610      	mov	r0, r2
 8004ee4:	4619      	mov	r1, r3
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	4642      	mov	r2, r8
 8004eea:	189b      	adds	r3, r3, r2
 8004eec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004ef0:	464b      	mov	r3, r9
 8004ef2:	460a      	mov	r2, r1
 8004ef4:	eb42 0303 	adc.w	r3, r2, r3
 8004ef8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	2200      	movs	r2, #0
 8004f04:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004f08:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004f0c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004f10:	460b      	mov	r3, r1
 8004f12:	18db      	adds	r3, r3, r3
 8004f14:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004f16:	4613      	mov	r3, r2
 8004f18:	eb42 0303 	adc.w	r3, r2, r3
 8004f1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f1e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004f22:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004f26:	f7fb f9b3 	bl	8000290 <__aeabi_uldivmod>
 8004f2a:	4602      	mov	r2, r0
 8004f2c:	460b      	mov	r3, r1
 8004f2e:	4b0d      	ldr	r3, [pc, #52]	@ (8004f64 <UART_SetConfig+0x2d4>)
 8004f30:	fba3 1302 	umull	r1, r3, r3, r2
 8004f34:	095b      	lsrs	r3, r3, #5
 8004f36:	2164      	movs	r1, #100	@ 0x64
 8004f38:	fb01 f303 	mul.w	r3, r1, r3
 8004f3c:	1ad3      	subs	r3, r2, r3
 8004f3e:	00db      	lsls	r3, r3, #3
 8004f40:	3332      	adds	r3, #50	@ 0x32
 8004f42:	4a08      	ldr	r2, [pc, #32]	@ (8004f64 <UART_SetConfig+0x2d4>)
 8004f44:	fba2 2303 	umull	r2, r3, r2, r3
 8004f48:	095b      	lsrs	r3, r3, #5
 8004f4a:	f003 0207 	and.w	r2, r3, #7
 8004f4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4422      	add	r2, r4
 8004f56:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004f58:	e106      	b.n	8005168 <UART_SetConfig+0x4d8>
 8004f5a:	bf00      	nop
 8004f5c:	40011000 	.word	0x40011000
 8004f60:	40011400 	.word	0x40011400
 8004f64:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004f68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004f72:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004f76:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004f7a:	4642      	mov	r2, r8
 8004f7c:	464b      	mov	r3, r9
 8004f7e:	1891      	adds	r1, r2, r2
 8004f80:	6239      	str	r1, [r7, #32]
 8004f82:	415b      	adcs	r3, r3
 8004f84:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f86:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004f8a:	4641      	mov	r1, r8
 8004f8c:	1854      	adds	r4, r2, r1
 8004f8e:	4649      	mov	r1, r9
 8004f90:	eb43 0501 	adc.w	r5, r3, r1
 8004f94:	f04f 0200 	mov.w	r2, #0
 8004f98:	f04f 0300 	mov.w	r3, #0
 8004f9c:	00eb      	lsls	r3, r5, #3
 8004f9e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004fa2:	00e2      	lsls	r2, r4, #3
 8004fa4:	4614      	mov	r4, r2
 8004fa6:	461d      	mov	r5, r3
 8004fa8:	4643      	mov	r3, r8
 8004faa:	18e3      	adds	r3, r4, r3
 8004fac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004fb0:	464b      	mov	r3, r9
 8004fb2:	eb45 0303 	adc.w	r3, r5, r3
 8004fb6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004fba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004fc6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004fca:	f04f 0200 	mov.w	r2, #0
 8004fce:	f04f 0300 	mov.w	r3, #0
 8004fd2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004fd6:	4629      	mov	r1, r5
 8004fd8:	008b      	lsls	r3, r1, #2
 8004fda:	4621      	mov	r1, r4
 8004fdc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004fe0:	4621      	mov	r1, r4
 8004fe2:	008a      	lsls	r2, r1, #2
 8004fe4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004fe8:	f7fb f952 	bl	8000290 <__aeabi_uldivmod>
 8004fec:	4602      	mov	r2, r0
 8004fee:	460b      	mov	r3, r1
 8004ff0:	4b60      	ldr	r3, [pc, #384]	@ (8005174 <UART_SetConfig+0x4e4>)
 8004ff2:	fba3 2302 	umull	r2, r3, r3, r2
 8004ff6:	095b      	lsrs	r3, r3, #5
 8004ff8:	011c      	lsls	r4, r3, #4
 8004ffa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ffe:	2200      	movs	r2, #0
 8005000:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005004:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005008:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800500c:	4642      	mov	r2, r8
 800500e:	464b      	mov	r3, r9
 8005010:	1891      	adds	r1, r2, r2
 8005012:	61b9      	str	r1, [r7, #24]
 8005014:	415b      	adcs	r3, r3
 8005016:	61fb      	str	r3, [r7, #28]
 8005018:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800501c:	4641      	mov	r1, r8
 800501e:	1851      	adds	r1, r2, r1
 8005020:	6139      	str	r1, [r7, #16]
 8005022:	4649      	mov	r1, r9
 8005024:	414b      	adcs	r3, r1
 8005026:	617b      	str	r3, [r7, #20]
 8005028:	f04f 0200 	mov.w	r2, #0
 800502c:	f04f 0300 	mov.w	r3, #0
 8005030:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005034:	4659      	mov	r1, fp
 8005036:	00cb      	lsls	r3, r1, #3
 8005038:	4651      	mov	r1, sl
 800503a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800503e:	4651      	mov	r1, sl
 8005040:	00ca      	lsls	r2, r1, #3
 8005042:	4610      	mov	r0, r2
 8005044:	4619      	mov	r1, r3
 8005046:	4603      	mov	r3, r0
 8005048:	4642      	mov	r2, r8
 800504a:	189b      	adds	r3, r3, r2
 800504c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005050:	464b      	mov	r3, r9
 8005052:	460a      	mov	r2, r1
 8005054:	eb42 0303 	adc.w	r3, r2, r3
 8005058:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800505c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	2200      	movs	r2, #0
 8005064:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005066:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005068:	f04f 0200 	mov.w	r2, #0
 800506c:	f04f 0300 	mov.w	r3, #0
 8005070:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005074:	4649      	mov	r1, r9
 8005076:	008b      	lsls	r3, r1, #2
 8005078:	4641      	mov	r1, r8
 800507a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800507e:	4641      	mov	r1, r8
 8005080:	008a      	lsls	r2, r1, #2
 8005082:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005086:	f7fb f903 	bl	8000290 <__aeabi_uldivmod>
 800508a:	4602      	mov	r2, r0
 800508c:	460b      	mov	r3, r1
 800508e:	4611      	mov	r1, r2
 8005090:	4b38      	ldr	r3, [pc, #224]	@ (8005174 <UART_SetConfig+0x4e4>)
 8005092:	fba3 2301 	umull	r2, r3, r3, r1
 8005096:	095b      	lsrs	r3, r3, #5
 8005098:	2264      	movs	r2, #100	@ 0x64
 800509a:	fb02 f303 	mul.w	r3, r2, r3
 800509e:	1acb      	subs	r3, r1, r3
 80050a0:	011b      	lsls	r3, r3, #4
 80050a2:	3332      	adds	r3, #50	@ 0x32
 80050a4:	4a33      	ldr	r2, [pc, #204]	@ (8005174 <UART_SetConfig+0x4e4>)
 80050a6:	fba2 2303 	umull	r2, r3, r2, r3
 80050aa:	095b      	lsrs	r3, r3, #5
 80050ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80050b0:	441c      	add	r4, r3
 80050b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80050b6:	2200      	movs	r2, #0
 80050b8:	673b      	str	r3, [r7, #112]	@ 0x70
 80050ba:	677a      	str	r2, [r7, #116]	@ 0x74
 80050bc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80050c0:	4642      	mov	r2, r8
 80050c2:	464b      	mov	r3, r9
 80050c4:	1891      	adds	r1, r2, r2
 80050c6:	60b9      	str	r1, [r7, #8]
 80050c8:	415b      	adcs	r3, r3
 80050ca:	60fb      	str	r3, [r7, #12]
 80050cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80050d0:	4641      	mov	r1, r8
 80050d2:	1851      	adds	r1, r2, r1
 80050d4:	6039      	str	r1, [r7, #0]
 80050d6:	4649      	mov	r1, r9
 80050d8:	414b      	adcs	r3, r1
 80050da:	607b      	str	r3, [r7, #4]
 80050dc:	f04f 0200 	mov.w	r2, #0
 80050e0:	f04f 0300 	mov.w	r3, #0
 80050e4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80050e8:	4659      	mov	r1, fp
 80050ea:	00cb      	lsls	r3, r1, #3
 80050ec:	4651      	mov	r1, sl
 80050ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80050f2:	4651      	mov	r1, sl
 80050f4:	00ca      	lsls	r2, r1, #3
 80050f6:	4610      	mov	r0, r2
 80050f8:	4619      	mov	r1, r3
 80050fa:	4603      	mov	r3, r0
 80050fc:	4642      	mov	r2, r8
 80050fe:	189b      	adds	r3, r3, r2
 8005100:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005102:	464b      	mov	r3, r9
 8005104:	460a      	mov	r2, r1
 8005106:	eb42 0303 	adc.w	r3, r2, r3
 800510a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800510c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005110:	685b      	ldr	r3, [r3, #4]
 8005112:	2200      	movs	r2, #0
 8005114:	663b      	str	r3, [r7, #96]	@ 0x60
 8005116:	667a      	str	r2, [r7, #100]	@ 0x64
 8005118:	f04f 0200 	mov.w	r2, #0
 800511c:	f04f 0300 	mov.w	r3, #0
 8005120:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005124:	4649      	mov	r1, r9
 8005126:	008b      	lsls	r3, r1, #2
 8005128:	4641      	mov	r1, r8
 800512a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800512e:	4641      	mov	r1, r8
 8005130:	008a      	lsls	r2, r1, #2
 8005132:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005136:	f7fb f8ab 	bl	8000290 <__aeabi_uldivmod>
 800513a:	4602      	mov	r2, r0
 800513c:	460b      	mov	r3, r1
 800513e:	4b0d      	ldr	r3, [pc, #52]	@ (8005174 <UART_SetConfig+0x4e4>)
 8005140:	fba3 1302 	umull	r1, r3, r3, r2
 8005144:	095b      	lsrs	r3, r3, #5
 8005146:	2164      	movs	r1, #100	@ 0x64
 8005148:	fb01 f303 	mul.w	r3, r1, r3
 800514c:	1ad3      	subs	r3, r2, r3
 800514e:	011b      	lsls	r3, r3, #4
 8005150:	3332      	adds	r3, #50	@ 0x32
 8005152:	4a08      	ldr	r2, [pc, #32]	@ (8005174 <UART_SetConfig+0x4e4>)
 8005154:	fba2 2303 	umull	r2, r3, r2, r3
 8005158:	095b      	lsrs	r3, r3, #5
 800515a:	f003 020f 	and.w	r2, r3, #15
 800515e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4422      	add	r2, r4
 8005166:	609a      	str	r2, [r3, #8]
}
 8005168:	bf00      	nop
 800516a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800516e:	46bd      	mov	sp, r7
 8005170:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005174:	51eb851f 	.word	0x51eb851f

08005178 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005178:	b084      	sub	sp, #16
 800517a:	b580      	push	{r7, lr}
 800517c:	b084      	sub	sp, #16
 800517e:	af00      	add	r7, sp, #0
 8005180:	6078      	str	r0, [r7, #4]
 8005182:	f107 001c 	add.w	r0, r7, #28
 8005186:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800518a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800518e:	2b01      	cmp	r3, #1
 8005190:	d123      	bne.n	80051da <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005196:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	68db      	ldr	r3, [r3, #12]
 80051a2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80051a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80051aa:	687a      	ldr	r2, [r7, #4]
 80051ac:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	68db      	ldr	r3, [r3, #12]
 80051b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80051ba:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80051be:	2b01      	cmp	r3, #1
 80051c0:	d105      	bne.n	80051ce <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	68db      	ldr	r3, [r3, #12]
 80051c6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80051ce:	6878      	ldr	r0, [r7, #4]
 80051d0:	f001 fae8 	bl	80067a4 <USB_CoreReset>
 80051d4:	4603      	mov	r3, r0
 80051d6:	73fb      	strb	r3, [r7, #15]
 80051d8:	e01b      	b.n	8005212 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	68db      	ldr	r3, [r3, #12]
 80051de:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f001 fadc 	bl	80067a4 <USB_CoreReset>
 80051ec:	4603      	mov	r3, r0
 80051ee:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80051f0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d106      	bne.n	8005206 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051fc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	639a      	str	r2, [r3, #56]	@ 0x38
 8005204:	e005      	b.n	8005212 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800520a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005212:	7fbb      	ldrb	r3, [r7, #30]
 8005214:	2b01      	cmp	r3, #1
 8005216:	d10b      	bne.n	8005230 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	689b      	ldr	r3, [r3, #8]
 800521c:	f043 0206 	orr.w	r2, r3, #6
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	689b      	ldr	r3, [r3, #8]
 8005228:	f043 0220 	orr.w	r2, r3, #32
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005230:	7bfb      	ldrb	r3, [r7, #15]
}
 8005232:	4618      	mov	r0, r3
 8005234:	3710      	adds	r7, #16
 8005236:	46bd      	mov	sp, r7
 8005238:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800523c:	b004      	add	sp, #16
 800523e:	4770      	bx	lr

08005240 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005240:	b480      	push	{r7}
 8005242:	b087      	sub	sp, #28
 8005244:	af00      	add	r7, sp, #0
 8005246:	60f8      	str	r0, [r7, #12]
 8005248:	60b9      	str	r1, [r7, #8]
 800524a:	4613      	mov	r3, r2
 800524c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800524e:	79fb      	ldrb	r3, [r7, #7]
 8005250:	2b02      	cmp	r3, #2
 8005252:	d165      	bne.n	8005320 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	4a41      	ldr	r2, [pc, #260]	@ (800535c <USB_SetTurnaroundTime+0x11c>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d906      	bls.n	800526a <USB_SetTurnaroundTime+0x2a>
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	4a40      	ldr	r2, [pc, #256]	@ (8005360 <USB_SetTurnaroundTime+0x120>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d202      	bcs.n	800526a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005264:	230f      	movs	r3, #15
 8005266:	617b      	str	r3, [r7, #20]
 8005268:	e062      	b.n	8005330 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	4a3c      	ldr	r2, [pc, #240]	@ (8005360 <USB_SetTurnaroundTime+0x120>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d306      	bcc.n	8005280 <USB_SetTurnaroundTime+0x40>
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	4a3b      	ldr	r2, [pc, #236]	@ (8005364 <USB_SetTurnaroundTime+0x124>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d202      	bcs.n	8005280 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800527a:	230e      	movs	r3, #14
 800527c:	617b      	str	r3, [r7, #20]
 800527e:	e057      	b.n	8005330 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005280:	68bb      	ldr	r3, [r7, #8]
 8005282:	4a38      	ldr	r2, [pc, #224]	@ (8005364 <USB_SetTurnaroundTime+0x124>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d306      	bcc.n	8005296 <USB_SetTurnaroundTime+0x56>
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	4a37      	ldr	r2, [pc, #220]	@ (8005368 <USB_SetTurnaroundTime+0x128>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d202      	bcs.n	8005296 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005290:	230d      	movs	r3, #13
 8005292:	617b      	str	r3, [r7, #20]
 8005294:	e04c      	b.n	8005330 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	4a33      	ldr	r2, [pc, #204]	@ (8005368 <USB_SetTurnaroundTime+0x128>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d306      	bcc.n	80052ac <USB_SetTurnaroundTime+0x6c>
 800529e:	68bb      	ldr	r3, [r7, #8]
 80052a0:	4a32      	ldr	r2, [pc, #200]	@ (800536c <USB_SetTurnaroundTime+0x12c>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d802      	bhi.n	80052ac <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80052a6:	230c      	movs	r3, #12
 80052a8:	617b      	str	r3, [r7, #20]
 80052aa:	e041      	b.n	8005330 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	4a2f      	ldr	r2, [pc, #188]	@ (800536c <USB_SetTurnaroundTime+0x12c>)
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d906      	bls.n	80052c2 <USB_SetTurnaroundTime+0x82>
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	4a2e      	ldr	r2, [pc, #184]	@ (8005370 <USB_SetTurnaroundTime+0x130>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d802      	bhi.n	80052c2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80052bc:	230b      	movs	r3, #11
 80052be:	617b      	str	r3, [r7, #20]
 80052c0:	e036      	b.n	8005330 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	4a2a      	ldr	r2, [pc, #168]	@ (8005370 <USB_SetTurnaroundTime+0x130>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d906      	bls.n	80052d8 <USB_SetTurnaroundTime+0x98>
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	4a29      	ldr	r2, [pc, #164]	@ (8005374 <USB_SetTurnaroundTime+0x134>)
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d802      	bhi.n	80052d8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80052d2:	230a      	movs	r3, #10
 80052d4:	617b      	str	r3, [r7, #20]
 80052d6:	e02b      	b.n	8005330 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80052d8:	68bb      	ldr	r3, [r7, #8]
 80052da:	4a26      	ldr	r2, [pc, #152]	@ (8005374 <USB_SetTurnaroundTime+0x134>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d906      	bls.n	80052ee <USB_SetTurnaroundTime+0xae>
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	4a25      	ldr	r2, [pc, #148]	@ (8005378 <USB_SetTurnaroundTime+0x138>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d202      	bcs.n	80052ee <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80052e8:	2309      	movs	r3, #9
 80052ea:	617b      	str	r3, [r7, #20]
 80052ec:	e020      	b.n	8005330 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80052ee:	68bb      	ldr	r3, [r7, #8]
 80052f0:	4a21      	ldr	r2, [pc, #132]	@ (8005378 <USB_SetTurnaroundTime+0x138>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d306      	bcc.n	8005304 <USB_SetTurnaroundTime+0xc4>
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	4a20      	ldr	r2, [pc, #128]	@ (800537c <USB_SetTurnaroundTime+0x13c>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d802      	bhi.n	8005304 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80052fe:	2308      	movs	r3, #8
 8005300:	617b      	str	r3, [r7, #20]
 8005302:	e015      	b.n	8005330 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	4a1d      	ldr	r2, [pc, #116]	@ (800537c <USB_SetTurnaroundTime+0x13c>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d906      	bls.n	800531a <USB_SetTurnaroundTime+0xda>
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	4a1c      	ldr	r2, [pc, #112]	@ (8005380 <USB_SetTurnaroundTime+0x140>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d202      	bcs.n	800531a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005314:	2307      	movs	r3, #7
 8005316:	617b      	str	r3, [r7, #20]
 8005318:	e00a      	b.n	8005330 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800531a:	2306      	movs	r3, #6
 800531c:	617b      	str	r3, [r7, #20]
 800531e:	e007      	b.n	8005330 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005320:	79fb      	ldrb	r3, [r7, #7]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d102      	bne.n	800532c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005326:	2309      	movs	r3, #9
 8005328:	617b      	str	r3, [r7, #20]
 800532a:	e001      	b.n	8005330 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800532c:	2309      	movs	r3, #9
 800532e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	68db      	ldr	r3, [r3, #12]
 8005334:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	68da      	ldr	r2, [r3, #12]
 8005340:	697b      	ldr	r3, [r7, #20]
 8005342:	029b      	lsls	r3, r3, #10
 8005344:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005348:	431a      	orrs	r2, r3
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800534e:	2300      	movs	r3, #0
}
 8005350:	4618      	mov	r0, r3
 8005352:	371c      	adds	r7, #28
 8005354:	46bd      	mov	sp, r7
 8005356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535a:	4770      	bx	lr
 800535c:	00d8acbf 	.word	0x00d8acbf
 8005360:	00e4e1c0 	.word	0x00e4e1c0
 8005364:	00f42400 	.word	0x00f42400
 8005368:	01067380 	.word	0x01067380
 800536c:	011a499f 	.word	0x011a499f
 8005370:	01312cff 	.word	0x01312cff
 8005374:	014ca43f 	.word	0x014ca43f
 8005378:	016e3600 	.word	0x016e3600
 800537c:	01a6ab1f 	.word	0x01a6ab1f
 8005380:	01e84800 	.word	0x01e84800

08005384 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005384:	b480      	push	{r7}
 8005386:	b083      	sub	sp, #12
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	f043 0201 	orr.w	r2, r3, #1
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005398:	2300      	movs	r3, #0
}
 800539a:	4618      	mov	r0, r3
 800539c:	370c      	adds	r7, #12
 800539e:	46bd      	mov	sp, r7
 80053a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a4:	4770      	bx	lr

080053a6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80053a6:	b480      	push	{r7}
 80053a8:	b083      	sub	sp, #12
 80053aa:	af00      	add	r7, sp, #0
 80053ac:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	689b      	ldr	r3, [r3, #8]
 80053b2:	f023 0201 	bic.w	r2, r3, #1
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80053ba:	2300      	movs	r3, #0
}
 80053bc:	4618      	mov	r0, r3
 80053be:	370c      	adds	r7, #12
 80053c0:	46bd      	mov	sp, r7
 80053c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c6:	4770      	bx	lr

080053c8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b084      	sub	sp, #16
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
 80053d0:	460b      	mov	r3, r1
 80053d2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80053d4:	2300      	movs	r3, #0
 80053d6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	68db      	ldr	r3, [r3, #12]
 80053dc:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80053e4:	78fb      	ldrb	r3, [r7, #3]
 80053e6:	2b01      	cmp	r3, #1
 80053e8:	d115      	bne.n	8005416 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	68db      	ldr	r3, [r3, #12]
 80053ee:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80053f6:	200a      	movs	r0, #10
 80053f8:	f7fc f89c 	bl	8001534 <HAL_Delay>
      ms += 10U;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	330a      	adds	r3, #10
 8005400:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	f001 f93f 	bl	8006686 <USB_GetMode>
 8005408:	4603      	mov	r3, r0
 800540a:	2b01      	cmp	r3, #1
 800540c:	d01e      	beq.n	800544c <USB_SetCurrentMode+0x84>
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2bc7      	cmp	r3, #199	@ 0xc7
 8005412:	d9f0      	bls.n	80053f6 <USB_SetCurrentMode+0x2e>
 8005414:	e01a      	b.n	800544c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005416:	78fb      	ldrb	r3, [r7, #3]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d115      	bne.n	8005448 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	68db      	ldr	r3, [r3, #12]
 8005420:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005428:	200a      	movs	r0, #10
 800542a:	f7fc f883 	bl	8001534 <HAL_Delay>
      ms += 10U;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	330a      	adds	r3, #10
 8005432:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005434:	6878      	ldr	r0, [r7, #4]
 8005436:	f001 f926 	bl	8006686 <USB_GetMode>
 800543a:	4603      	mov	r3, r0
 800543c:	2b00      	cmp	r3, #0
 800543e:	d005      	beq.n	800544c <USB_SetCurrentMode+0x84>
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2bc7      	cmp	r3, #199	@ 0xc7
 8005444:	d9f0      	bls.n	8005428 <USB_SetCurrentMode+0x60>
 8005446:	e001      	b.n	800544c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005448:	2301      	movs	r3, #1
 800544a:	e005      	b.n	8005458 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2bc8      	cmp	r3, #200	@ 0xc8
 8005450:	d101      	bne.n	8005456 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005452:	2301      	movs	r3, #1
 8005454:	e000      	b.n	8005458 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005456:	2300      	movs	r3, #0
}
 8005458:	4618      	mov	r0, r3
 800545a:	3710      	adds	r7, #16
 800545c:	46bd      	mov	sp, r7
 800545e:	bd80      	pop	{r7, pc}

08005460 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005460:	b084      	sub	sp, #16
 8005462:	b580      	push	{r7, lr}
 8005464:	b086      	sub	sp, #24
 8005466:	af00      	add	r7, sp, #0
 8005468:	6078      	str	r0, [r7, #4]
 800546a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800546e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005472:	2300      	movs	r3, #0
 8005474:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800547a:	2300      	movs	r3, #0
 800547c:	613b      	str	r3, [r7, #16]
 800547e:	e009      	b.n	8005494 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005480:	687a      	ldr	r2, [r7, #4]
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	3340      	adds	r3, #64	@ 0x40
 8005486:	009b      	lsls	r3, r3, #2
 8005488:	4413      	add	r3, r2
 800548a:	2200      	movs	r2, #0
 800548c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	3301      	adds	r3, #1
 8005492:	613b      	str	r3, [r7, #16]
 8005494:	693b      	ldr	r3, [r7, #16]
 8005496:	2b0e      	cmp	r3, #14
 8005498:	d9f2      	bls.n	8005480 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800549a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d11c      	bne.n	80054dc <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054a8:	685b      	ldr	r3, [r3, #4]
 80054aa:	68fa      	ldr	r2, [r7, #12]
 80054ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80054b0:	f043 0302 	orr.w	r3, r3, #2
 80054b4:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054ba:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054c6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054d2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	639a      	str	r2, [r3, #56]	@ 0x38
 80054da:	e00b      	b.n	80054f4 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054e0:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054ec:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80054fa:	461a      	mov	r2, r3
 80054fc:	2300      	movs	r3, #0
 80054fe:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005500:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005504:	2b01      	cmp	r3, #1
 8005506:	d10d      	bne.n	8005524 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005508:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800550c:	2b00      	cmp	r3, #0
 800550e:	d104      	bne.n	800551a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005510:	2100      	movs	r1, #0
 8005512:	6878      	ldr	r0, [r7, #4]
 8005514:	f000 f968 	bl	80057e8 <USB_SetDevSpeed>
 8005518:	e008      	b.n	800552c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800551a:	2101      	movs	r1, #1
 800551c:	6878      	ldr	r0, [r7, #4]
 800551e:	f000 f963 	bl	80057e8 <USB_SetDevSpeed>
 8005522:	e003      	b.n	800552c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005524:	2103      	movs	r1, #3
 8005526:	6878      	ldr	r0, [r7, #4]
 8005528:	f000 f95e 	bl	80057e8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800552c:	2110      	movs	r1, #16
 800552e:	6878      	ldr	r0, [r7, #4]
 8005530:	f000 f8fa 	bl	8005728 <USB_FlushTxFifo>
 8005534:	4603      	mov	r3, r0
 8005536:	2b00      	cmp	r3, #0
 8005538:	d001      	beq.n	800553e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f000 f924 	bl	800578c <USB_FlushRxFifo>
 8005544:	4603      	mov	r3, r0
 8005546:	2b00      	cmp	r3, #0
 8005548:	d001      	beq.n	800554e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800554a:	2301      	movs	r3, #1
 800554c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005554:	461a      	mov	r2, r3
 8005556:	2300      	movs	r3, #0
 8005558:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005560:	461a      	mov	r2, r3
 8005562:	2300      	movs	r3, #0
 8005564:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800556c:	461a      	mov	r2, r3
 800556e:	2300      	movs	r3, #0
 8005570:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005572:	2300      	movs	r3, #0
 8005574:	613b      	str	r3, [r7, #16]
 8005576:	e043      	b.n	8005600 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005578:	693b      	ldr	r3, [r7, #16]
 800557a:	015a      	lsls	r2, r3, #5
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	4413      	add	r3, r2
 8005580:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800558a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800558e:	d118      	bne.n	80055c2 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8005590:	693b      	ldr	r3, [r7, #16]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d10a      	bne.n	80055ac <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	015a      	lsls	r2, r3, #5
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	4413      	add	r3, r2
 800559e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055a2:	461a      	mov	r2, r3
 80055a4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80055a8:	6013      	str	r3, [r2, #0]
 80055aa:	e013      	b.n	80055d4 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80055ac:	693b      	ldr	r3, [r7, #16]
 80055ae:	015a      	lsls	r2, r3, #5
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	4413      	add	r3, r2
 80055b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055b8:	461a      	mov	r2, r3
 80055ba:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80055be:	6013      	str	r3, [r2, #0]
 80055c0:	e008      	b.n	80055d4 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80055c2:	693b      	ldr	r3, [r7, #16]
 80055c4:	015a      	lsls	r2, r3, #5
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	4413      	add	r3, r2
 80055ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055ce:	461a      	mov	r2, r3
 80055d0:	2300      	movs	r3, #0
 80055d2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80055d4:	693b      	ldr	r3, [r7, #16]
 80055d6:	015a      	lsls	r2, r3, #5
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	4413      	add	r3, r2
 80055dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055e0:	461a      	mov	r2, r3
 80055e2:	2300      	movs	r3, #0
 80055e4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	015a      	lsls	r2, r3, #5
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	4413      	add	r3, r2
 80055ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055f2:	461a      	mov	r2, r3
 80055f4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80055f8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	3301      	adds	r3, #1
 80055fe:	613b      	str	r3, [r7, #16]
 8005600:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005604:	461a      	mov	r2, r3
 8005606:	693b      	ldr	r3, [r7, #16]
 8005608:	4293      	cmp	r3, r2
 800560a:	d3b5      	bcc.n	8005578 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800560c:	2300      	movs	r3, #0
 800560e:	613b      	str	r3, [r7, #16]
 8005610:	e043      	b.n	800569a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005612:	693b      	ldr	r3, [r7, #16]
 8005614:	015a      	lsls	r2, r3, #5
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	4413      	add	r3, r2
 800561a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005624:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005628:	d118      	bne.n	800565c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d10a      	bne.n	8005646 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005630:	693b      	ldr	r3, [r7, #16]
 8005632:	015a      	lsls	r2, r3, #5
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	4413      	add	r3, r2
 8005638:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800563c:	461a      	mov	r2, r3
 800563e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005642:	6013      	str	r3, [r2, #0]
 8005644:	e013      	b.n	800566e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	015a      	lsls	r2, r3, #5
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	4413      	add	r3, r2
 800564e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005652:	461a      	mov	r2, r3
 8005654:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005658:	6013      	str	r3, [r2, #0]
 800565a:	e008      	b.n	800566e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800565c:	693b      	ldr	r3, [r7, #16]
 800565e:	015a      	lsls	r2, r3, #5
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	4413      	add	r3, r2
 8005664:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005668:	461a      	mov	r2, r3
 800566a:	2300      	movs	r3, #0
 800566c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800566e:	693b      	ldr	r3, [r7, #16]
 8005670:	015a      	lsls	r2, r3, #5
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	4413      	add	r3, r2
 8005676:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800567a:	461a      	mov	r2, r3
 800567c:	2300      	movs	r3, #0
 800567e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005680:	693b      	ldr	r3, [r7, #16]
 8005682:	015a      	lsls	r2, r3, #5
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	4413      	add	r3, r2
 8005688:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800568c:	461a      	mov	r2, r3
 800568e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005692:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005694:	693b      	ldr	r3, [r7, #16]
 8005696:	3301      	adds	r3, #1
 8005698:	613b      	str	r3, [r7, #16]
 800569a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800569e:	461a      	mov	r2, r3
 80056a0:	693b      	ldr	r3, [r7, #16]
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d3b5      	bcc.n	8005612 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056ac:	691b      	ldr	r3, [r3, #16]
 80056ae:	68fa      	ldr	r2, [r7, #12]
 80056b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80056b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056b8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2200      	movs	r2, #0
 80056be:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80056c6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80056c8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d105      	bne.n	80056dc <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	699b      	ldr	r3, [r3, #24]
 80056d4:	f043 0210 	orr.w	r2, r3, #16
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	699a      	ldr	r2, [r3, #24]
 80056e0:	4b10      	ldr	r3, [pc, #64]	@ (8005724 <USB_DevInit+0x2c4>)
 80056e2:	4313      	orrs	r3, r2
 80056e4:	687a      	ldr	r2, [r7, #4]
 80056e6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80056e8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d005      	beq.n	80056fc <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	699b      	ldr	r3, [r3, #24]
 80056f4:	f043 0208 	orr.w	r2, r3, #8
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80056fc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005700:	2b01      	cmp	r3, #1
 8005702:	d107      	bne.n	8005714 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	699b      	ldr	r3, [r3, #24]
 8005708:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800570c:	f043 0304 	orr.w	r3, r3, #4
 8005710:	687a      	ldr	r2, [r7, #4]
 8005712:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005714:	7dfb      	ldrb	r3, [r7, #23]
}
 8005716:	4618      	mov	r0, r3
 8005718:	3718      	adds	r7, #24
 800571a:	46bd      	mov	sp, r7
 800571c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005720:	b004      	add	sp, #16
 8005722:	4770      	bx	lr
 8005724:	803c3800 	.word	0x803c3800

08005728 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005728:	b480      	push	{r7}
 800572a:	b085      	sub	sp, #20
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
 8005730:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005732:	2300      	movs	r3, #0
 8005734:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	3301      	adds	r3, #1
 800573a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005742:	d901      	bls.n	8005748 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005744:	2303      	movs	r3, #3
 8005746:	e01b      	b.n	8005780 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	691b      	ldr	r3, [r3, #16]
 800574c:	2b00      	cmp	r3, #0
 800574e:	daf2      	bge.n	8005736 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005750:	2300      	movs	r3, #0
 8005752:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	019b      	lsls	r3, r3, #6
 8005758:	f043 0220 	orr.w	r2, r3, #32
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	3301      	adds	r3, #1
 8005764:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800576c:	d901      	bls.n	8005772 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800576e:	2303      	movs	r3, #3
 8005770:	e006      	b.n	8005780 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	691b      	ldr	r3, [r3, #16]
 8005776:	f003 0320 	and.w	r3, r3, #32
 800577a:	2b20      	cmp	r3, #32
 800577c:	d0f0      	beq.n	8005760 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800577e:	2300      	movs	r3, #0
}
 8005780:	4618      	mov	r0, r3
 8005782:	3714      	adds	r7, #20
 8005784:	46bd      	mov	sp, r7
 8005786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578a:	4770      	bx	lr

0800578c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800578c:	b480      	push	{r7}
 800578e:	b085      	sub	sp, #20
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005794:	2300      	movs	r3, #0
 8005796:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	3301      	adds	r3, #1
 800579c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80057a4:	d901      	bls.n	80057aa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80057a6:	2303      	movs	r3, #3
 80057a8:	e018      	b.n	80057dc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	691b      	ldr	r3, [r3, #16]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	daf2      	bge.n	8005798 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80057b2:	2300      	movs	r3, #0
 80057b4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2210      	movs	r2, #16
 80057ba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	3301      	adds	r3, #1
 80057c0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80057c8:	d901      	bls.n	80057ce <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80057ca:	2303      	movs	r3, #3
 80057cc:	e006      	b.n	80057dc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	691b      	ldr	r3, [r3, #16]
 80057d2:	f003 0310 	and.w	r3, r3, #16
 80057d6:	2b10      	cmp	r3, #16
 80057d8:	d0f0      	beq.n	80057bc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80057da:	2300      	movs	r3, #0
}
 80057dc:	4618      	mov	r0, r3
 80057de:	3714      	adds	r7, #20
 80057e0:	46bd      	mov	sp, r7
 80057e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e6:	4770      	bx	lr

080057e8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80057e8:	b480      	push	{r7}
 80057ea:	b085      	sub	sp, #20
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
 80057f0:	460b      	mov	r3, r1
 80057f2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	78fb      	ldrb	r3, [r7, #3]
 8005802:	68f9      	ldr	r1, [r7, #12]
 8005804:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005808:	4313      	orrs	r3, r2
 800580a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800580c:	2300      	movs	r3, #0
}
 800580e:	4618      	mov	r0, r3
 8005810:	3714      	adds	r7, #20
 8005812:	46bd      	mov	sp, r7
 8005814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005818:	4770      	bx	lr

0800581a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800581a:	b480      	push	{r7}
 800581c:	b087      	sub	sp, #28
 800581e:	af00      	add	r7, sp, #0
 8005820:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800582c:	689b      	ldr	r3, [r3, #8]
 800582e:	f003 0306 	and.w	r3, r3, #6
 8005832:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d102      	bne.n	8005840 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800583a:	2300      	movs	r3, #0
 800583c:	75fb      	strb	r3, [r7, #23]
 800583e:	e00a      	b.n	8005856 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2b02      	cmp	r3, #2
 8005844:	d002      	beq.n	800584c <USB_GetDevSpeed+0x32>
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	2b06      	cmp	r3, #6
 800584a:	d102      	bne.n	8005852 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800584c:	2302      	movs	r3, #2
 800584e:	75fb      	strb	r3, [r7, #23]
 8005850:	e001      	b.n	8005856 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8005852:	230f      	movs	r3, #15
 8005854:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005856:	7dfb      	ldrb	r3, [r7, #23]
}
 8005858:	4618      	mov	r0, r3
 800585a:	371c      	adds	r7, #28
 800585c:	46bd      	mov	sp, r7
 800585e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005862:	4770      	bx	lr

08005864 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005864:	b480      	push	{r7}
 8005866:	b085      	sub	sp, #20
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
 800586c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	781b      	ldrb	r3, [r3, #0]
 8005876:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	785b      	ldrb	r3, [r3, #1]
 800587c:	2b01      	cmp	r3, #1
 800587e:	d13a      	bne.n	80058f6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005886:	69da      	ldr	r2, [r3, #28]
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	781b      	ldrb	r3, [r3, #0]
 800588c:	f003 030f 	and.w	r3, r3, #15
 8005890:	2101      	movs	r1, #1
 8005892:	fa01 f303 	lsl.w	r3, r1, r3
 8005896:	b29b      	uxth	r3, r3
 8005898:	68f9      	ldr	r1, [r7, #12]
 800589a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800589e:	4313      	orrs	r3, r2
 80058a0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80058a2:	68bb      	ldr	r3, [r7, #8]
 80058a4:	015a      	lsls	r2, r3, #5
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	4413      	add	r3, r2
 80058aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d155      	bne.n	8005964 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	015a      	lsls	r2, r3, #5
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	4413      	add	r3, r2
 80058c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058c4:	681a      	ldr	r2, [r3, #0]
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	689b      	ldr	r3, [r3, #8]
 80058ca:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	791b      	ldrb	r3, [r3, #4]
 80058d2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80058d4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	059b      	lsls	r3, r3, #22
 80058da:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80058dc:	4313      	orrs	r3, r2
 80058de:	68ba      	ldr	r2, [r7, #8]
 80058e0:	0151      	lsls	r1, r2, #5
 80058e2:	68fa      	ldr	r2, [r7, #12]
 80058e4:	440a      	add	r2, r1
 80058e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80058ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80058ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80058f2:	6013      	str	r3, [r2, #0]
 80058f4:	e036      	b.n	8005964 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058fc:	69da      	ldr	r2, [r3, #28]
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	781b      	ldrb	r3, [r3, #0]
 8005902:	f003 030f 	and.w	r3, r3, #15
 8005906:	2101      	movs	r1, #1
 8005908:	fa01 f303 	lsl.w	r3, r1, r3
 800590c:	041b      	lsls	r3, r3, #16
 800590e:	68f9      	ldr	r1, [r7, #12]
 8005910:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005914:	4313      	orrs	r3, r2
 8005916:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005918:	68bb      	ldr	r3, [r7, #8]
 800591a:	015a      	lsls	r2, r3, #5
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	4413      	add	r3, r2
 8005920:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800592a:	2b00      	cmp	r3, #0
 800592c:	d11a      	bne.n	8005964 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	015a      	lsls	r2, r3, #5
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	4413      	add	r3, r2
 8005936:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800593a:	681a      	ldr	r2, [r3, #0]
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	689b      	ldr	r3, [r3, #8]
 8005940:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	791b      	ldrb	r3, [r3, #4]
 8005948:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800594a:	430b      	orrs	r3, r1
 800594c:	4313      	orrs	r3, r2
 800594e:	68ba      	ldr	r2, [r7, #8]
 8005950:	0151      	lsls	r1, r2, #5
 8005952:	68fa      	ldr	r2, [r7, #12]
 8005954:	440a      	add	r2, r1
 8005956:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800595a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800595e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005962:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005964:	2300      	movs	r3, #0
}
 8005966:	4618      	mov	r0, r3
 8005968:	3714      	adds	r7, #20
 800596a:	46bd      	mov	sp, r7
 800596c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005970:	4770      	bx	lr
	...

08005974 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005974:	b480      	push	{r7}
 8005976:	b085      	sub	sp, #20
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
 800597c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	781b      	ldrb	r3, [r3, #0]
 8005986:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	785b      	ldrb	r3, [r3, #1]
 800598c:	2b01      	cmp	r3, #1
 800598e:	d161      	bne.n	8005a54 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	015a      	lsls	r2, r3, #5
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	4413      	add	r3, r2
 8005998:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80059a2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80059a6:	d11f      	bne.n	80059e8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	015a      	lsls	r2, r3, #5
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	4413      	add	r3, r2
 80059b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	68ba      	ldr	r2, [r7, #8]
 80059b8:	0151      	lsls	r1, r2, #5
 80059ba:	68fa      	ldr	r2, [r7, #12]
 80059bc:	440a      	add	r2, r1
 80059be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80059c2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80059c6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	015a      	lsls	r2, r3, #5
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	4413      	add	r3, r2
 80059d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	68ba      	ldr	r2, [r7, #8]
 80059d8:	0151      	lsls	r1, r2, #5
 80059da:	68fa      	ldr	r2, [r7, #12]
 80059dc:	440a      	add	r2, r1
 80059de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80059e2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80059e6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	781b      	ldrb	r3, [r3, #0]
 80059f4:	f003 030f 	and.w	r3, r3, #15
 80059f8:	2101      	movs	r1, #1
 80059fa:	fa01 f303 	lsl.w	r3, r1, r3
 80059fe:	b29b      	uxth	r3, r3
 8005a00:	43db      	mvns	r3, r3
 8005a02:	68f9      	ldr	r1, [r7, #12]
 8005a04:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005a08:	4013      	ands	r3, r2
 8005a0a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a12:	69da      	ldr	r2, [r3, #28]
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	781b      	ldrb	r3, [r3, #0]
 8005a18:	f003 030f 	and.w	r3, r3, #15
 8005a1c:	2101      	movs	r1, #1
 8005a1e:	fa01 f303 	lsl.w	r3, r1, r3
 8005a22:	b29b      	uxth	r3, r3
 8005a24:	43db      	mvns	r3, r3
 8005a26:	68f9      	ldr	r1, [r7, #12]
 8005a28:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005a2c:	4013      	ands	r3, r2
 8005a2e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005a30:	68bb      	ldr	r3, [r7, #8]
 8005a32:	015a      	lsls	r2, r3, #5
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	4413      	add	r3, r2
 8005a38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	0159      	lsls	r1, r3, #5
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	440b      	add	r3, r1
 8005a46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a4a:	4619      	mov	r1, r3
 8005a4c:	4b35      	ldr	r3, [pc, #212]	@ (8005b24 <USB_DeactivateEndpoint+0x1b0>)
 8005a4e:	4013      	ands	r3, r2
 8005a50:	600b      	str	r3, [r1, #0]
 8005a52:	e060      	b.n	8005b16 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	015a      	lsls	r2, r3, #5
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	4413      	add	r3, r2
 8005a5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005a66:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005a6a:	d11f      	bne.n	8005aac <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	015a      	lsls	r2, r3, #5
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	4413      	add	r3, r2
 8005a74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	68ba      	ldr	r2, [r7, #8]
 8005a7c:	0151      	lsls	r1, r2, #5
 8005a7e:	68fa      	ldr	r2, [r7, #12]
 8005a80:	440a      	add	r2, r1
 8005a82:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005a86:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005a8a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	015a      	lsls	r2, r3, #5
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	4413      	add	r3, r2
 8005a94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	68ba      	ldr	r2, [r7, #8]
 8005a9c:	0151      	lsls	r1, r2, #5
 8005a9e:	68fa      	ldr	r2, [r7, #12]
 8005aa0:	440a      	add	r2, r1
 8005aa2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005aa6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005aaa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ab2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	781b      	ldrb	r3, [r3, #0]
 8005ab8:	f003 030f 	and.w	r3, r3, #15
 8005abc:	2101      	movs	r1, #1
 8005abe:	fa01 f303 	lsl.w	r3, r1, r3
 8005ac2:	041b      	lsls	r3, r3, #16
 8005ac4:	43db      	mvns	r3, r3
 8005ac6:	68f9      	ldr	r1, [r7, #12]
 8005ac8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005acc:	4013      	ands	r3, r2
 8005ace:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ad6:	69da      	ldr	r2, [r3, #28]
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	781b      	ldrb	r3, [r3, #0]
 8005adc:	f003 030f 	and.w	r3, r3, #15
 8005ae0:	2101      	movs	r1, #1
 8005ae2:	fa01 f303 	lsl.w	r3, r1, r3
 8005ae6:	041b      	lsls	r3, r3, #16
 8005ae8:	43db      	mvns	r3, r3
 8005aea:	68f9      	ldr	r1, [r7, #12]
 8005aec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005af0:	4013      	ands	r3, r2
 8005af2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	015a      	lsls	r2, r3, #5
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	4413      	add	r3, r2
 8005afc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b00:	681a      	ldr	r2, [r3, #0]
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	0159      	lsls	r1, r3, #5
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	440b      	add	r3, r1
 8005b0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b0e:	4619      	mov	r1, r3
 8005b10:	4b05      	ldr	r3, [pc, #20]	@ (8005b28 <USB_DeactivateEndpoint+0x1b4>)
 8005b12:	4013      	ands	r3, r2
 8005b14:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005b16:	2300      	movs	r3, #0
}
 8005b18:	4618      	mov	r0, r3
 8005b1a:	3714      	adds	r7, #20
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b22:	4770      	bx	lr
 8005b24:	ec337800 	.word	0xec337800
 8005b28:	eff37800 	.word	0xeff37800

08005b2c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b08a      	sub	sp, #40	@ 0x28
 8005b30:	af02      	add	r7, sp, #8
 8005b32:	60f8      	str	r0, [r7, #12]
 8005b34:	60b9      	str	r1, [r7, #8]
 8005b36:	4613      	mov	r3, r2
 8005b38:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	781b      	ldrb	r3, [r3, #0]
 8005b42:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	785b      	ldrb	r3, [r3, #1]
 8005b48:	2b01      	cmp	r3, #1
 8005b4a:	f040 817f 	bne.w	8005e4c <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	691b      	ldr	r3, [r3, #16]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d132      	bne.n	8005bbc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005b56:	69bb      	ldr	r3, [r7, #24]
 8005b58:	015a      	lsls	r2, r3, #5
 8005b5a:	69fb      	ldr	r3, [r7, #28]
 8005b5c:	4413      	add	r3, r2
 8005b5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b62:	691b      	ldr	r3, [r3, #16]
 8005b64:	69ba      	ldr	r2, [r7, #24]
 8005b66:	0151      	lsls	r1, r2, #5
 8005b68:	69fa      	ldr	r2, [r7, #28]
 8005b6a:	440a      	add	r2, r1
 8005b6c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b70:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005b74:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005b78:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005b7a:	69bb      	ldr	r3, [r7, #24]
 8005b7c:	015a      	lsls	r2, r3, #5
 8005b7e:	69fb      	ldr	r3, [r7, #28]
 8005b80:	4413      	add	r3, r2
 8005b82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b86:	691b      	ldr	r3, [r3, #16]
 8005b88:	69ba      	ldr	r2, [r7, #24]
 8005b8a:	0151      	lsls	r1, r2, #5
 8005b8c:	69fa      	ldr	r2, [r7, #28]
 8005b8e:	440a      	add	r2, r1
 8005b90:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b94:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005b98:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005b9a:	69bb      	ldr	r3, [r7, #24]
 8005b9c:	015a      	lsls	r2, r3, #5
 8005b9e:	69fb      	ldr	r3, [r7, #28]
 8005ba0:	4413      	add	r3, r2
 8005ba2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ba6:	691b      	ldr	r3, [r3, #16]
 8005ba8:	69ba      	ldr	r2, [r7, #24]
 8005baa:	0151      	lsls	r1, r2, #5
 8005bac:	69fa      	ldr	r2, [r7, #28]
 8005bae:	440a      	add	r2, r1
 8005bb0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005bb4:	0cdb      	lsrs	r3, r3, #19
 8005bb6:	04db      	lsls	r3, r3, #19
 8005bb8:	6113      	str	r3, [r2, #16]
 8005bba:	e097      	b.n	8005cec <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005bbc:	69bb      	ldr	r3, [r7, #24]
 8005bbe:	015a      	lsls	r2, r3, #5
 8005bc0:	69fb      	ldr	r3, [r7, #28]
 8005bc2:	4413      	add	r3, r2
 8005bc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005bc8:	691b      	ldr	r3, [r3, #16]
 8005bca:	69ba      	ldr	r2, [r7, #24]
 8005bcc:	0151      	lsls	r1, r2, #5
 8005bce:	69fa      	ldr	r2, [r7, #28]
 8005bd0:	440a      	add	r2, r1
 8005bd2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005bd6:	0cdb      	lsrs	r3, r3, #19
 8005bd8:	04db      	lsls	r3, r3, #19
 8005bda:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005bdc:	69bb      	ldr	r3, [r7, #24]
 8005bde:	015a      	lsls	r2, r3, #5
 8005be0:	69fb      	ldr	r3, [r7, #28]
 8005be2:	4413      	add	r3, r2
 8005be4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005be8:	691b      	ldr	r3, [r3, #16]
 8005bea:	69ba      	ldr	r2, [r7, #24]
 8005bec:	0151      	lsls	r1, r2, #5
 8005bee:	69fa      	ldr	r2, [r7, #28]
 8005bf0:	440a      	add	r2, r1
 8005bf2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005bf6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005bfa:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005bfe:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8005c00:	69bb      	ldr	r3, [r7, #24]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d11a      	bne.n	8005c3c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	691a      	ldr	r2, [r3, #16]
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	429a      	cmp	r2, r3
 8005c10:	d903      	bls.n	8005c1a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	689a      	ldr	r2, [r3, #8]
 8005c16:	68bb      	ldr	r3, [r7, #8]
 8005c18:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005c1a:	69bb      	ldr	r3, [r7, #24]
 8005c1c:	015a      	lsls	r2, r3, #5
 8005c1e:	69fb      	ldr	r3, [r7, #28]
 8005c20:	4413      	add	r3, r2
 8005c22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c26:	691b      	ldr	r3, [r3, #16]
 8005c28:	69ba      	ldr	r2, [r7, #24]
 8005c2a:	0151      	lsls	r1, r2, #5
 8005c2c:	69fa      	ldr	r2, [r7, #28]
 8005c2e:	440a      	add	r2, r1
 8005c30:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005c34:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005c38:	6113      	str	r3, [r2, #16]
 8005c3a:	e044      	b.n	8005cc6 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	691a      	ldr	r2, [r3, #16]
 8005c40:	68bb      	ldr	r3, [r7, #8]
 8005c42:	689b      	ldr	r3, [r3, #8]
 8005c44:	4413      	add	r3, r2
 8005c46:	1e5a      	subs	r2, r3, #1
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	689b      	ldr	r3, [r3, #8]
 8005c4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c50:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8005c52:	69bb      	ldr	r3, [r7, #24]
 8005c54:	015a      	lsls	r2, r3, #5
 8005c56:	69fb      	ldr	r3, [r7, #28]
 8005c58:	4413      	add	r3, r2
 8005c5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c5e:	691a      	ldr	r2, [r3, #16]
 8005c60:	8afb      	ldrh	r3, [r7, #22]
 8005c62:	04d9      	lsls	r1, r3, #19
 8005c64:	4ba4      	ldr	r3, [pc, #656]	@ (8005ef8 <USB_EPStartXfer+0x3cc>)
 8005c66:	400b      	ands	r3, r1
 8005c68:	69b9      	ldr	r1, [r7, #24]
 8005c6a:	0148      	lsls	r0, r1, #5
 8005c6c:	69f9      	ldr	r1, [r7, #28]
 8005c6e:	4401      	add	r1, r0
 8005c70:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005c74:	4313      	orrs	r3, r2
 8005c76:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8005c78:	68bb      	ldr	r3, [r7, #8]
 8005c7a:	791b      	ldrb	r3, [r3, #4]
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	d122      	bne.n	8005cc6 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005c80:	69bb      	ldr	r3, [r7, #24]
 8005c82:	015a      	lsls	r2, r3, #5
 8005c84:	69fb      	ldr	r3, [r7, #28]
 8005c86:	4413      	add	r3, r2
 8005c88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c8c:	691b      	ldr	r3, [r3, #16]
 8005c8e:	69ba      	ldr	r2, [r7, #24]
 8005c90:	0151      	lsls	r1, r2, #5
 8005c92:	69fa      	ldr	r2, [r7, #28]
 8005c94:	440a      	add	r2, r1
 8005c96:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005c9a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8005c9e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8005ca0:	69bb      	ldr	r3, [r7, #24]
 8005ca2:	015a      	lsls	r2, r3, #5
 8005ca4:	69fb      	ldr	r3, [r7, #28]
 8005ca6:	4413      	add	r3, r2
 8005ca8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005cac:	691a      	ldr	r2, [r3, #16]
 8005cae:	8afb      	ldrh	r3, [r7, #22]
 8005cb0:	075b      	lsls	r3, r3, #29
 8005cb2:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8005cb6:	69b9      	ldr	r1, [r7, #24]
 8005cb8:	0148      	lsls	r0, r1, #5
 8005cba:	69f9      	ldr	r1, [r7, #28]
 8005cbc:	4401      	add	r1, r0
 8005cbe:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005cc6:	69bb      	ldr	r3, [r7, #24]
 8005cc8:	015a      	lsls	r2, r3, #5
 8005cca:	69fb      	ldr	r3, [r7, #28]
 8005ccc:	4413      	add	r3, r2
 8005cce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005cd2:	691a      	ldr	r2, [r3, #16]
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	691b      	ldr	r3, [r3, #16]
 8005cd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005cdc:	69b9      	ldr	r1, [r7, #24]
 8005cde:	0148      	lsls	r0, r1, #5
 8005ce0:	69f9      	ldr	r1, [r7, #28]
 8005ce2:	4401      	add	r1, r0
 8005ce4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005ce8:	4313      	orrs	r3, r2
 8005cea:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005cec:	79fb      	ldrb	r3, [r7, #7]
 8005cee:	2b01      	cmp	r3, #1
 8005cf0:	d14b      	bne.n	8005d8a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005cf2:	68bb      	ldr	r3, [r7, #8]
 8005cf4:	69db      	ldr	r3, [r3, #28]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d009      	beq.n	8005d0e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005cfa:	69bb      	ldr	r3, [r7, #24]
 8005cfc:	015a      	lsls	r2, r3, #5
 8005cfe:	69fb      	ldr	r3, [r7, #28]
 8005d00:	4413      	add	r3, r2
 8005d02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d06:	461a      	mov	r2, r3
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	69db      	ldr	r3, [r3, #28]
 8005d0c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	791b      	ldrb	r3, [r3, #4]
 8005d12:	2b01      	cmp	r3, #1
 8005d14:	d128      	bne.n	8005d68 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005d16:	69fb      	ldr	r3, [r7, #28]
 8005d18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d1c:	689b      	ldr	r3, [r3, #8]
 8005d1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d110      	bne.n	8005d48 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005d26:	69bb      	ldr	r3, [r7, #24]
 8005d28:	015a      	lsls	r2, r3, #5
 8005d2a:	69fb      	ldr	r3, [r7, #28]
 8005d2c:	4413      	add	r3, r2
 8005d2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	69ba      	ldr	r2, [r7, #24]
 8005d36:	0151      	lsls	r1, r2, #5
 8005d38:	69fa      	ldr	r2, [r7, #28]
 8005d3a:	440a      	add	r2, r1
 8005d3c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005d40:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005d44:	6013      	str	r3, [r2, #0]
 8005d46:	e00f      	b.n	8005d68 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005d48:	69bb      	ldr	r3, [r7, #24]
 8005d4a:	015a      	lsls	r2, r3, #5
 8005d4c:	69fb      	ldr	r3, [r7, #28]
 8005d4e:	4413      	add	r3, r2
 8005d50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	69ba      	ldr	r2, [r7, #24]
 8005d58:	0151      	lsls	r1, r2, #5
 8005d5a:	69fa      	ldr	r2, [r7, #28]
 8005d5c:	440a      	add	r2, r1
 8005d5e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005d62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d66:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005d68:	69bb      	ldr	r3, [r7, #24]
 8005d6a:	015a      	lsls	r2, r3, #5
 8005d6c:	69fb      	ldr	r3, [r7, #28]
 8005d6e:	4413      	add	r3, r2
 8005d70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	69ba      	ldr	r2, [r7, #24]
 8005d78:	0151      	lsls	r1, r2, #5
 8005d7a:	69fa      	ldr	r2, [r7, #28]
 8005d7c:	440a      	add	r2, r1
 8005d7e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005d82:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005d86:	6013      	str	r3, [r2, #0]
 8005d88:	e166      	b.n	8006058 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005d8a:	69bb      	ldr	r3, [r7, #24]
 8005d8c:	015a      	lsls	r2, r3, #5
 8005d8e:	69fb      	ldr	r3, [r7, #28]
 8005d90:	4413      	add	r3, r2
 8005d92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	69ba      	ldr	r2, [r7, #24]
 8005d9a:	0151      	lsls	r1, r2, #5
 8005d9c:	69fa      	ldr	r2, [r7, #28]
 8005d9e:	440a      	add	r2, r1
 8005da0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005da4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005da8:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005daa:	68bb      	ldr	r3, [r7, #8]
 8005dac:	791b      	ldrb	r3, [r3, #4]
 8005dae:	2b01      	cmp	r3, #1
 8005db0:	d015      	beq.n	8005dde <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8005db2:	68bb      	ldr	r3, [r7, #8]
 8005db4:	691b      	ldr	r3, [r3, #16]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	f000 814e 	beq.w	8006058 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005dbc:	69fb      	ldr	r3, [r7, #28]
 8005dbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005dc2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	781b      	ldrb	r3, [r3, #0]
 8005dc8:	f003 030f 	and.w	r3, r3, #15
 8005dcc:	2101      	movs	r1, #1
 8005dce:	fa01 f303 	lsl.w	r3, r1, r3
 8005dd2:	69f9      	ldr	r1, [r7, #28]
 8005dd4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	634b      	str	r3, [r1, #52]	@ 0x34
 8005ddc:	e13c      	b.n	8006058 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005dde:	69fb      	ldr	r3, [r7, #28]
 8005de0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005de4:	689b      	ldr	r3, [r3, #8]
 8005de6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d110      	bne.n	8005e10 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005dee:	69bb      	ldr	r3, [r7, #24]
 8005df0:	015a      	lsls	r2, r3, #5
 8005df2:	69fb      	ldr	r3, [r7, #28]
 8005df4:	4413      	add	r3, r2
 8005df6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	69ba      	ldr	r2, [r7, #24]
 8005dfe:	0151      	lsls	r1, r2, #5
 8005e00:	69fa      	ldr	r2, [r7, #28]
 8005e02:	440a      	add	r2, r1
 8005e04:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005e08:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005e0c:	6013      	str	r3, [r2, #0]
 8005e0e:	e00f      	b.n	8005e30 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005e10:	69bb      	ldr	r3, [r7, #24]
 8005e12:	015a      	lsls	r2, r3, #5
 8005e14:	69fb      	ldr	r3, [r7, #28]
 8005e16:	4413      	add	r3, r2
 8005e18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	69ba      	ldr	r2, [r7, #24]
 8005e20:	0151      	lsls	r1, r2, #5
 8005e22:	69fa      	ldr	r2, [r7, #28]
 8005e24:	440a      	add	r2, r1
 8005e26:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005e2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e2e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005e30:	68bb      	ldr	r3, [r7, #8]
 8005e32:	68d9      	ldr	r1, [r3, #12]
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	781a      	ldrb	r2, [r3, #0]
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	691b      	ldr	r3, [r3, #16]
 8005e3c:	b298      	uxth	r0, r3
 8005e3e:	79fb      	ldrb	r3, [r7, #7]
 8005e40:	9300      	str	r3, [sp, #0]
 8005e42:	4603      	mov	r3, r0
 8005e44:	68f8      	ldr	r0, [r7, #12]
 8005e46:	f000 f9b9 	bl	80061bc <USB_WritePacket>
 8005e4a:	e105      	b.n	8006058 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005e4c:	69bb      	ldr	r3, [r7, #24]
 8005e4e:	015a      	lsls	r2, r3, #5
 8005e50:	69fb      	ldr	r3, [r7, #28]
 8005e52:	4413      	add	r3, r2
 8005e54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e58:	691b      	ldr	r3, [r3, #16]
 8005e5a:	69ba      	ldr	r2, [r7, #24]
 8005e5c:	0151      	lsls	r1, r2, #5
 8005e5e:	69fa      	ldr	r2, [r7, #28]
 8005e60:	440a      	add	r2, r1
 8005e62:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e66:	0cdb      	lsrs	r3, r3, #19
 8005e68:	04db      	lsls	r3, r3, #19
 8005e6a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005e6c:	69bb      	ldr	r3, [r7, #24]
 8005e6e:	015a      	lsls	r2, r3, #5
 8005e70:	69fb      	ldr	r3, [r7, #28]
 8005e72:	4413      	add	r3, r2
 8005e74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e78:	691b      	ldr	r3, [r3, #16]
 8005e7a:	69ba      	ldr	r2, [r7, #24]
 8005e7c:	0151      	lsls	r1, r2, #5
 8005e7e:	69fa      	ldr	r2, [r7, #28]
 8005e80:	440a      	add	r2, r1
 8005e82:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e86:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005e8a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005e8e:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8005e90:	69bb      	ldr	r3, [r7, #24]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d132      	bne.n	8005efc <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	691b      	ldr	r3, [r3, #16]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d003      	beq.n	8005ea6 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	689a      	ldr	r2, [r3, #8]
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8005ea6:	68bb      	ldr	r3, [r7, #8]
 8005ea8:	689a      	ldr	r2, [r3, #8]
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8005eae:	69bb      	ldr	r3, [r7, #24]
 8005eb0:	015a      	lsls	r2, r3, #5
 8005eb2:	69fb      	ldr	r3, [r7, #28]
 8005eb4:	4413      	add	r3, r2
 8005eb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005eba:	691a      	ldr	r2, [r3, #16]
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	6a1b      	ldr	r3, [r3, #32]
 8005ec0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ec4:	69b9      	ldr	r1, [r7, #24]
 8005ec6:	0148      	lsls	r0, r1, #5
 8005ec8:	69f9      	ldr	r1, [r7, #28]
 8005eca:	4401      	add	r1, r0
 8005ecc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005ed0:	4313      	orrs	r3, r2
 8005ed2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005ed4:	69bb      	ldr	r3, [r7, #24]
 8005ed6:	015a      	lsls	r2, r3, #5
 8005ed8:	69fb      	ldr	r3, [r7, #28]
 8005eda:	4413      	add	r3, r2
 8005edc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ee0:	691b      	ldr	r3, [r3, #16]
 8005ee2:	69ba      	ldr	r2, [r7, #24]
 8005ee4:	0151      	lsls	r1, r2, #5
 8005ee6:	69fa      	ldr	r2, [r7, #28]
 8005ee8:	440a      	add	r2, r1
 8005eea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005eee:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005ef2:	6113      	str	r3, [r2, #16]
 8005ef4:	e062      	b.n	8005fbc <USB_EPStartXfer+0x490>
 8005ef6:	bf00      	nop
 8005ef8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	691b      	ldr	r3, [r3, #16]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d123      	bne.n	8005f4c <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005f04:	69bb      	ldr	r3, [r7, #24]
 8005f06:	015a      	lsls	r2, r3, #5
 8005f08:	69fb      	ldr	r3, [r7, #28]
 8005f0a:	4413      	add	r3, r2
 8005f0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f10:	691a      	ldr	r2, [r3, #16]
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f1a:	69b9      	ldr	r1, [r7, #24]
 8005f1c:	0148      	lsls	r0, r1, #5
 8005f1e:	69f9      	ldr	r1, [r7, #28]
 8005f20:	4401      	add	r1, r0
 8005f22:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005f26:	4313      	orrs	r3, r2
 8005f28:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005f2a:	69bb      	ldr	r3, [r7, #24]
 8005f2c:	015a      	lsls	r2, r3, #5
 8005f2e:	69fb      	ldr	r3, [r7, #28]
 8005f30:	4413      	add	r3, r2
 8005f32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f36:	691b      	ldr	r3, [r3, #16]
 8005f38:	69ba      	ldr	r2, [r7, #24]
 8005f3a:	0151      	lsls	r1, r2, #5
 8005f3c:	69fa      	ldr	r2, [r7, #28]
 8005f3e:	440a      	add	r2, r1
 8005f40:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005f44:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005f48:	6113      	str	r3, [r2, #16]
 8005f4a:	e037      	b.n	8005fbc <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005f4c:	68bb      	ldr	r3, [r7, #8]
 8005f4e:	691a      	ldr	r2, [r3, #16]
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	689b      	ldr	r3, [r3, #8]
 8005f54:	4413      	add	r3, r2
 8005f56:	1e5a      	subs	r2, r3, #1
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	689b      	ldr	r3, [r3, #8]
 8005f5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f60:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	8afa      	ldrh	r2, [r7, #22]
 8005f68:	fb03 f202 	mul.w	r2, r3, r2
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005f70:	69bb      	ldr	r3, [r7, #24]
 8005f72:	015a      	lsls	r2, r3, #5
 8005f74:	69fb      	ldr	r3, [r7, #28]
 8005f76:	4413      	add	r3, r2
 8005f78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f7c:	691a      	ldr	r2, [r3, #16]
 8005f7e:	8afb      	ldrh	r3, [r7, #22]
 8005f80:	04d9      	lsls	r1, r3, #19
 8005f82:	4b38      	ldr	r3, [pc, #224]	@ (8006064 <USB_EPStartXfer+0x538>)
 8005f84:	400b      	ands	r3, r1
 8005f86:	69b9      	ldr	r1, [r7, #24]
 8005f88:	0148      	lsls	r0, r1, #5
 8005f8a:	69f9      	ldr	r1, [r7, #28]
 8005f8c:	4401      	add	r1, r0
 8005f8e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005f92:	4313      	orrs	r3, r2
 8005f94:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8005f96:	69bb      	ldr	r3, [r7, #24]
 8005f98:	015a      	lsls	r2, r3, #5
 8005f9a:	69fb      	ldr	r3, [r7, #28]
 8005f9c:	4413      	add	r3, r2
 8005f9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fa2:	691a      	ldr	r2, [r3, #16]
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	6a1b      	ldr	r3, [r3, #32]
 8005fa8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fac:	69b9      	ldr	r1, [r7, #24]
 8005fae:	0148      	lsls	r0, r1, #5
 8005fb0:	69f9      	ldr	r1, [r7, #28]
 8005fb2:	4401      	add	r1, r0
 8005fb4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005fb8:	4313      	orrs	r3, r2
 8005fba:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8005fbc:	79fb      	ldrb	r3, [r7, #7]
 8005fbe:	2b01      	cmp	r3, #1
 8005fc0:	d10d      	bne.n	8005fde <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	68db      	ldr	r3, [r3, #12]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d009      	beq.n	8005fde <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	68d9      	ldr	r1, [r3, #12]
 8005fce:	69bb      	ldr	r3, [r7, #24]
 8005fd0:	015a      	lsls	r2, r3, #5
 8005fd2:	69fb      	ldr	r3, [r7, #28]
 8005fd4:	4413      	add	r3, r2
 8005fd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fda:	460a      	mov	r2, r1
 8005fdc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005fde:	68bb      	ldr	r3, [r7, #8]
 8005fe0:	791b      	ldrb	r3, [r3, #4]
 8005fe2:	2b01      	cmp	r3, #1
 8005fe4:	d128      	bne.n	8006038 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005fe6:	69fb      	ldr	r3, [r7, #28]
 8005fe8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005fec:	689b      	ldr	r3, [r3, #8]
 8005fee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d110      	bne.n	8006018 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005ff6:	69bb      	ldr	r3, [r7, #24]
 8005ff8:	015a      	lsls	r2, r3, #5
 8005ffa:	69fb      	ldr	r3, [r7, #28]
 8005ffc:	4413      	add	r3, r2
 8005ffe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	69ba      	ldr	r2, [r7, #24]
 8006006:	0151      	lsls	r1, r2, #5
 8006008:	69fa      	ldr	r2, [r7, #28]
 800600a:	440a      	add	r2, r1
 800600c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006010:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006014:	6013      	str	r3, [r2, #0]
 8006016:	e00f      	b.n	8006038 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006018:	69bb      	ldr	r3, [r7, #24]
 800601a:	015a      	lsls	r2, r3, #5
 800601c:	69fb      	ldr	r3, [r7, #28]
 800601e:	4413      	add	r3, r2
 8006020:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	69ba      	ldr	r2, [r7, #24]
 8006028:	0151      	lsls	r1, r2, #5
 800602a:	69fa      	ldr	r2, [r7, #28]
 800602c:	440a      	add	r2, r1
 800602e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006032:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006036:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006038:	69bb      	ldr	r3, [r7, #24]
 800603a:	015a      	lsls	r2, r3, #5
 800603c:	69fb      	ldr	r3, [r7, #28]
 800603e:	4413      	add	r3, r2
 8006040:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	69ba      	ldr	r2, [r7, #24]
 8006048:	0151      	lsls	r1, r2, #5
 800604a:	69fa      	ldr	r2, [r7, #28]
 800604c:	440a      	add	r2, r1
 800604e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006052:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006056:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006058:	2300      	movs	r3, #0
}
 800605a:	4618      	mov	r0, r3
 800605c:	3720      	adds	r7, #32
 800605e:	46bd      	mov	sp, r7
 8006060:	bd80      	pop	{r7, pc}
 8006062:	bf00      	nop
 8006064:	1ff80000 	.word	0x1ff80000

08006068 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006068:	b480      	push	{r7}
 800606a:	b087      	sub	sp, #28
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
 8006070:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006072:	2300      	movs	r3, #0
 8006074:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8006076:	2300      	movs	r3, #0
 8006078:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	785b      	ldrb	r3, [r3, #1]
 8006082:	2b01      	cmp	r3, #1
 8006084:	d14a      	bne.n	800611c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	781b      	ldrb	r3, [r3, #0]
 800608a:	015a      	lsls	r2, r3, #5
 800608c:	693b      	ldr	r3, [r7, #16]
 800608e:	4413      	add	r3, r2
 8006090:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800609a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800609e:	f040 8086 	bne.w	80061ae <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	781b      	ldrb	r3, [r3, #0]
 80060a6:	015a      	lsls	r2, r3, #5
 80060a8:	693b      	ldr	r3, [r7, #16]
 80060aa:	4413      	add	r3, r2
 80060ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	683a      	ldr	r2, [r7, #0]
 80060b4:	7812      	ldrb	r2, [r2, #0]
 80060b6:	0151      	lsls	r1, r2, #5
 80060b8:	693a      	ldr	r2, [r7, #16]
 80060ba:	440a      	add	r2, r1
 80060bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060c0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80060c4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	781b      	ldrb	r3, [r3, #0]
 80060ca:	015a      	lsls	r2, r3, #5
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	4413      	add	r3, r2
 80060d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	683a      	ldr	r2, [r7, #0]
 80060d8:	7812      	ldrb	r2, [r2, #0]
 80060da:	0151      	lsls	r1, r2, #5
 80060dc:	693a      	ldr	r2, [r7, #16]
 80060de:	440a      	add	r2, r1
 80060e0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060e4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80060e8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	3301      	adds	r3, #1
 80060ee:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	f242 7210 	movw	r2, #10000	@ 0x2710
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d902      	bls.n	8006100 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80060fa:	2301      	movs	r3, #1
 80060fc:	75fb      	strb	r3, [r7, #23]
          break;
 80060fe:	e056      	b.n	80061ae <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	781b      	ldrb	r3, [r3, #0]
 8006104:	015a      	lsls	r2, r3, #5
 8006106:	693b      	ldr	r3, [r7, #16]
 8006108:	4413      	add	r3, r2
 800610a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006114:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006118:	d0e7      	beq.n	80060ea <USB_EPStopXfer+0x82>
 800611a:	e048      	b.n	80061ae <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	781b      	ldrb	r3, [r3, #0]
 8006120:	015a      	lsls	r2, r3, #5
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	4413      	add	r3, r2
 8006126:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006130:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006134:	d13b      	bne.n	80061ae <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	781b      	ldrb	r3, [r3, #0]
 800613a:	015a      	lsls	r2, r3, #5
 800613c:	693b      	ldr	r3, [r7, #16]
 800613e:	4413      	add	r3, r2
 8006140:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	683a      	ldr	r2, [r7, #0]
 8006148:	7812      	ldrb	r2, [r2, #0]
 800614a:	0151      	lsls	r1, r2, #5
 800614c:	693a      	ldr	r2, [r7, #16]
 800614e:	440a      	add	r2, r1
 8006150:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006154:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006158:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	781b      	ldrb	r3, [r3, #0]
 800615e:	015a      	lsls	r2, r3, #5
 8006160:	693b      	ldr	r3, [r7, #16]
 8006162:	4413      	add	r3, r2
 8006164:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	683a      	ldr	r2, [r7, #0]
 800616c:	7812      	ldrb	r2, [r2, #0]
 800616e:	0151      	lsls	r1, r2, #5
 8006170:	693a      	ldr	r2, [r7, #16]
 8006172:	440a      	add	r2, r1
 8006174:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006178:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800617c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	3301      	adds	r3, #1
 8006182:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	f242 7210 	movw	r2, #10000	@ 0x2710
 800618a:	4293      	cmp	r3, r2
 800618c:	d902      	bls.n	8006194 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800618e:	2301      	movs	r3, #1
 8006190:	75fb      	strb	r3, [r7, #23]
          break;
 8006192:	e00c      	b.n	80061ae <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	781b      	ldrb	r3, [r3, #0]
 8006198:	015a      	lsls	r2, r3, #5
 800619a:	693b      	ldr	r3, [r7, #16]
 800619c:	4413      	add	r3, r2
 800619e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80061a8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80061ac:	d0e7      	beq.n	800617e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80061ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80061b0:	4618      	mov	r0, r3
 80061b2:	371c      	adds	r7, #28
 80061b4:	46bd      	mov	sp, r7
 80061b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ba:	4770      	bx	lr

080061bc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80061bc:	b480      	push	{r7}
 80061be:	b089      	sub	sp, #36	@ 0x24
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	60f8      	str	r0, [r7, #12]
 80061c4:	60b9      	str	r1, [r7, #8]
 80061c6:	4611      	mov	r1, r2
 80061c8:	461a      	mov	r2, r3
 80061ca:	460b      	mov	r3, r1
 80061cc:	71fb      	strb	r3, [r7, #7]
 80061ce:	4613      	mov	r3, r2
 80061d0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80061da:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d123      	bne.n	800622a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80061e2:	88bb      	ldrh	r3, [r7, #4]
 80061e4:	3303      	adds	r3, #3
 80061e6:	089b      	lsrs	r3, r3, #2
 80061e8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80061ea:	2300      	movs	r3, #0
 80061ec:	61bb      	str	r3, [r7, #24]
 80061ee:	e018      	b.n	8006222 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80061f0:	79fb      	ldrb	r3, [r7, #7]
 80061f2:	031a      	lsls	r2, r3, #12
 80061f4:	697b      	ldr	r3, [r7, #20]
 80061f6:	4413      	add	r3, r2
 80061f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80061fc:	461a      	mov	r2, r3
 80061fe:	69fb      	ldr	r3, [r7, #28]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006204:	69fb      	ldr	r3, [r7, #28]
 8006206:	3301      	adds	r3, #1
 8006208:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800620a:	69fb      	ldr	r3, [r7, #28]
 800620c:	3301      	adds	r3, #1
 800620e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006210:	69fb      	ldr	r3, [r7, #28]
 8006212:	3301      	adds	r3, #1
 8006214:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006216:	69fb      	ldr	r3, [r7, #28]
 8006218:	3301      	adds	r3, #1
 800621a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800621c:	69bb      	ldr	r3, [r7, #24]
 800621e:	3301      	adds	r3, #1
 8006220:	61bb      	str	r3, [r7, #24]
 8006222:	69ba      	ldr	r2, [r7, #24]
 8006224:	693b      	ldr	r3, [r7, #16]
 8006226:	429a      	cmp	r2, r3
 8006228:	d3e2      	bcc.n	80061f0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800622a:	2300      	movs	r3, #0
}
 800622c:	4618      	mov	r0, r3
 800622e:	3724      	adds	r7, #36	@ 0x24
 8006230:	46bd      	mov	sp, r7
 8006232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006236:	4770      	bx	lr

08006238 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006238:	b480      	push	{r7}
 800623a:	b08b      	sub	sp, #44	@ 0x2c
 800623c:	af00      	add	r7, sp, #0
 800623e:	60f8      	str	r0, [r7, #12]
 8006240:	60b9      	str	r1, [r7, #8]
 8006242:	4613      	mov	r3, r2
 8006244:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800624e:	88fb      	ldrh	r3, [r7, #6]
 8006250:	089b      	lsrs	r3, r3, #2
 8006252:	b29b      	uxth	r3, r3
 8006254:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006256:	88fb      	ldrh	r3, [r7, #6]
 8006258:	f003 0303 	and.w	r3, r3, #3
 800625c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800625e:	2300      	movs	r3, #0
 8006260:	623b      	str	r3, [r7, #32]
 8006262:	e014      	b.n	800628e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006264:	69bb      	ldr	r3, [r7, #24]
 8006266:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800626a:	681a      	ldr	r2, [r3, #0]
 800626c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800626e:	601a      	str	r2, [r3, #0]
    pDest++;
 8006270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006272:	3301      	adds	r3, #1
 8006274:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006278:	3301      	adds	r3, #1
 800627a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800627c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800627e:	3301      	adds	r3, #1
 8006280:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006284:	3301      	adds	r3, #1
 8006286:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006288:	6a3b      	ldr	r3, [r7, #32]
 800628a:	3301      	adds	r3, #1
 800628c:	623b      	str	r3, [r7, #32]
 800628e:	6a3a      	ldr	r2, [r7, #32]
 8006290:	697b      	ldr	r3, [r7, #20]
 8006292:	429a      	cmp	r2, r3
 8006294:	d3e6      	bcc.n	8006264 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006296:	8bfb      	ldrh	r3, [r7, #30]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d01e      	beq.n	80062da <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800629c:	2300      	movs	r3, #0
 800629e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80062a0:	69bb      	ldr	r3, [r7, #24]
 80062a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80062a6:	461a      	mov	r2, r3
 80062a8:	f107 0310 	add.w	r3, r7, #16
 80062ac:	6812      	ldr	r2, [r2, #0]
 80062ae:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80062b0:	693a      	ldr	r2, [r7, #16]
 80062b2:	6a3b      	ldr	r3, [r7, #32]
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	00db      	lsls	r3, r3, #3
 80062b8:	fa22 f303 	lsr.w	r3, r2, r3
 80062bc:	b2da      	uxtb	r2, r3
 80062be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062c0:	701a      	strb	r2, [r3, #0]
      i++;
 80062c2:	6a3b      	ldr	r3, [r7, #32]
 80062c4:	3301      	adds	r3, #1
 80062c6:	623b      	str	r3, [r7, #32]
      pDest++;
 80062c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ca:	3301      	adds	r3, #1
 80062cc:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80062ce:	8bfb      	ldrh	r3, [r7, #30]
 80062d0:	3b01      	subs	r3, #1
 80062d2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80062d4:	8bfb      	ldrh	r3, [r7, #30]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d1ea      	bne.n	80062b0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80062da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80062dc:	4618      	mov	r0, r3
 80062de:	372c      	adds	r7, #44	@ 0x2c
 80062e0:	46bd      	mov	sp, r7
 80062e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e6:	4770      	bx	lr

080062e8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80062e8:	b480      	push	{r7}
 80062ea:	b085      	sub	sp, #20
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
 80062f0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	781b      	ldrb	r3, [r3, #0]
 80062fa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	785b      	ldrb	r3, [r3, #1]
 8006300:	2b01      	cmp	r3, #1
 8006302:	d12c      	bne.n	800635e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006304:	68bb      	ldr	r3, [r7, #8]
 8006306:	015a      	lsls	r2, r3, #5
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	4413      	add	r3, r2
 800630c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	2b00      	cmp	r3, #0
 8006314:	db12      	blt.n	800633c <USB_EPSetStall+0x54>
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d00f      	beq.n	800633c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	015a      	lsls	r2, r3, #5
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	4413      	add	r3, r2
 8006324:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	68ba      	ldr	r2, [r7, #8]
 800632c:	0151      	lsls	r1, r2, #5
 800632e:	68fa      	ldr	r2, [r7, #12]
 8006330:	440a      	add	r2, r1
 8006332:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006336:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800633a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800633c:	68bb      	ldr	r3, [r7, #8]
 800633e:	015a      	lsls	r2, r3, #5
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	4413      	add	r3, r2
 8006344:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	68ba      	ldr	r2, [r7, #8]
 800634c:	0151      	lsls	r1, r2, #5
 800634e:	68fa      	ldr	r2, [r7, #12]
 8006350:	440a      	add	r2, r1
 8006352:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006356:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800635a:	6013      	str	r3, [r2, #0]
 800635c:	e02b      	b.n	80063b6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	015a      	lsls	r2, r3, #5
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	4413      	add	r3, r2
 8006366:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	2b00      	cmp	r3, #0
 800636e:	db12      	blt.n	8006396 <USB_EPSetStall+0xae>
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d00f      	beq.n	8006396 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	015a      	lsls	r2, r3, #5
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	4413      	add	r3, r2
 800637e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	68ba      	ldr	r2, [r7, #8]
 8006386:	0151      	lsls	r1, r2, #5
 8006388:	68fa      	ldr	r2, [r7, #12]
 800638a:	440a      	add	r2, r1
 800638c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006390:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006394:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	015a      	lsls	r2, r3, #5
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	4413      	add	r3, r2
 800639e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	68ba      	ldr	r2, [r7, #8]
 80063a6:	0151      	lsls	r1, r2, #5
 80063a8:	68fa      	ldr	r2, [r7, #12]
 80063aa:	440a      	add	r2, r1
 80063ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80063b0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80063b4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80063b6:	2300      	movs	r3, #0
}
 80063b8:	4618      	mov	r0, r3
 80063ba:	3714      	adds	r7, #20
 80063bc:	46bd      	mov	sp, r7
 80063be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c2:	4770      	bx	lr

080063c4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80063c4:	b480      	push	{r7}
 80063c6:	b085      	sub	sp, #20
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
 80063cc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	781b      	ldrb	r3, [r3, #0]
 80063d6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	785b      	ldrb	r3, [r3, #1]
 80063dc:	2b01      	cmp	r3, #1
 80063de:	d128      	bne.n	8006432 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	015a      	lsls	r2, r3, #5
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	4413      	add	r3, r2
 80063e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	68ba      	ldr	r2, [r7, #8]
 80063f0:	0151      	lsls	r1, r2, #5
 80063f2:	68fa      	ldr	r2, [r7, #12]
 80063f4:	440a      	add	r2, r1
 80063f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80063fa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80063fe:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	791b      	ldrb	r3, [r3, #4]
 8006404:	2b03      	cmp	r3, #3
 8006406:	d003      	beq.n	8006410 <USB_EPClearStall+0x4c>
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	791b      	ldrb	r3, [r3, #4]
 800640c:	2b02      	cmp	r3, #2
 800640e:	d138      	bne.n	8006482 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	015a      	lsls	r2, r3, #5
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	4413      	add	r3, r2
 8006418:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	68ba      	ldr	r2, [r7, #8]
 8006420:	0151      	lsls	r1, r2, #5
 8006422:	68fa      	ldr	r2, [r7, #12]
 8006424:	440a      	add	r2, r1
 8006426:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800642a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800642e:	6013      	str	r3, [r2, #0]
 8006430:	e027      	b.n	8006482 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	015a      	lsls	r2, r3, #5
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	4413      	add	r3, r2
 800643a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	68ba      	ldr	r2, [r7, #8]
 8006442:	0151      	lsls	r1, r2, #5
 8006444:	68fa      	ldr	r2, [r7, #12]
 8006446:	440a      	add	r2, r1
 8006448:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800644c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006450:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	791b      	ldrb	r3, [r3, #4]
 8006456:	2b03      	cmp	r3, #3
 8006458:	d003      	beq.n	8006462 <USB_EPClearStall+0x9e>
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	791b      	ldrb	r3, [r3, #4]
 800645e:	2b02      	cmp	r3, #2
 8006460:	d10f      	bne.n	8006482 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	015a      	lsls	r2, r3, #5
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	4413      	add	r3, r2
 800646a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	68ba      	ldr	r2, [r7, #8]
 8006472:	0151      	lsls	r1, r2, #5
 8006474:	68fa      	ldr	r2, [r7, #12]
 8006476:	440a      	add	r2, r1
 8006478:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800647c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006480:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006482:	2300      	movs	r3, #0
}
 8006484:	4618      	mov	r0, r3
 8006486:	3714      	adds	r7, #20
 8006488:	46bd      	mov	sp, r7
 800648a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648e:	4770      	bx	lr

08006490 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006490:	b480      	push	{r7}
 8006492:	b085      	sub	sp, #20
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
 8006498:	460b      	mov	r3, r1
 800649a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	68fa      	ldr	r2, [r7, #12]
 80064aa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80064ae:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80064b2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064ba:	681a      	ldr	r2, [r3, #0]
 80064bc:	78fb      	ldrb	r3, [r7, #3]
 80064be:	011b      	lsls	r3, r3, #4
 80064c0:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80064c4:	68f9      	ldr	r1, [r7, #12]
 80064c6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80064ca:	4313      	orrs	r3, r2
 80064cc:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80064ce:	2300      	movs	r3, #0
}
 80064d0:	4618      	mov	r0, r3
 80064d2:	3714      	adds	r7, #20
 80064d4:	46bd      	mov	sp, r7
 80064d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064da:	4770      	bx	lr

080064dc <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80064dc:	b480      	push	{r7}
 80064de:	b085      	sub	sp, #20
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	68fa      	ldr	r2, [r7, #12]
 80064f2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80064f6:	f023 0303 	bic.w	r3, r3, #3
 80064fa:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	68fa      	ldr	r2, [r7, #12]
 8006506:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800650a:	f023 0302 	bic.w	r3, r3, #2
 800650e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006510:	2300      	movs	r3, #0
}
 8006512:	4618      	mov	r0, r3
 8006514:	3714      	adds	r7, #20
 8006516:	46bd      	mov	sp, r7
 8006518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651c:	4770      	bx	lr

0800651e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800651e:	b480      	push	{r7}
 8006520:	b085      	sub	sp, #20
 8006522:	af00      	add	r7, sp, #0
 8006524:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	68fa      	ldr	r2, [r7, #12]
 8006534:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006538:	f023 0303 	bic.w	r3, r3, #3
 800653c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	68fa      	ldr	r2, [r7, #12]
 8006548:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800654c:	f043 0302 	orr.w	r3, r3, #2
 8006550:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006552:	2300      	movs	r3, #0
}
 8006554:	4618      	mov	r0, r3
 8006556:	3714      	adds	r7, #20
 8006558:	46bd      	mov	sp, r7
 800655a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655e:	4770      	bx	lr

08006560 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006560:	b480      	push	{r7}
 8006562:	b085      	sub	sp, #20
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	695b      	ldr	r3, [r3, #20]
 800656c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	699b      	ldr	r3, [r3, #24]
 8006572:	68fa      	ldr	r2, [r7, #12]
 8006574:	4013      	ands	r3, r2
 8006576:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006578:	68fb      	ldr	r3, [r7, #12]
}
 800657a:	4618      	mov	r0, r3
 800657c:	3714      	adds	r7, #20
 800657e:	46bd      	mov	sp, r7
 8006580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006584:	4770      	bx	lr

08006586 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006586:	b480      	push	{r7}
 8006588:	b085      	sub	sp, #20
 800658a:	af00      	add	r7, sp, #0
 800658c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006598:	699b      	ldr	r3, [r3, #24]
 800659a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065a2:	69db      	ldr	r3, [r3, #28]
 80065a4:	68ba      	ldr	r2, [r7, #8]
 80065a6:	4013      	ands	r3, r2
 80065a8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80065aa:	68bb      	ldr	r3, [r7, #8]
 80065ac:	0c1b      	lsrs	r3, r3, #16
}
 80065ae:	4618      	mov	r0, r3
 80065b0:	3714      	adds	r7, #20
 80065b2:	46bd      	mov	sp, r7
 80065b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b8:	4770      	bx	lr

080065ba <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80065ba:	b480      	push	{r7}
 80065bc:	b085      	sub	sp, #20
 80065be:	af00      	add	r7, sp, #0
 80065c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065cc:	699b      	ldr	r3, [r3, #24]
 80065ce:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065d6:	69db      	ldr	r3, [r3, #28]
 80065d8:	68ba      	ldr	r2, [r7, #8]
 80065da:	4013      	ands	r3, r2
 80065dc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	b29b      	uxth	r3, r3
}
 80065e2:	4618      	mov	r0, r3
 80065e4:	3714      	adds	r7, #20
 80065e6:	46bd      	mov	sp, r7
 80065e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ec:	4770      	bx	lr

080065ee <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80065ee:	b480      	push	{r7}
 80065f0:	b085      	sub	sp, #20
 80065f2:	af00      	add	r7, sp, #0
 80065f4:	6078      	str	r0, [r7, #4]
 80065f6:	460b      	mov	r3, r1
 80065f8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80065fe:	78fb      	ldrb	r3, [r7, #3]
 8006600:	015a      	lsls	r2, r3, #5
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	4413      	add	r3, r2
 8006606:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800660a:	689b      	ldr	r3, [r3, #8]
 800660c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006614:	695b      	ldr	r3, [r3, #20]
 8006616:	68ba      	ldr	r2, [r7, #8]
 8006618:	4013      	ands	r3, r2
 800661a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800661c:	68bb      	ldr	r3, [r7, #8]
}
 800661e:	4618      	mov	r0, r3
 8006620:	3714      	adds	r7, #20
 8006622:	46bd      	mov	sp, r7
 8006624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006628:	4770      	bx	lr

0800662a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800662a:	b480      	push	{r7}
 800662c:	b087      	sub	sp, #28
 800662e:	af00      	add	r7, sp, #0
 8006630:	6078      	str	r0, [r7, #4]
 8006632:	460b      	mov	r3, r1
 8006634:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800663a:	697b      	ldr	r3, [r7, #20]
 800663c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006640:	691b      	ldr	r3, [r3, #16]
 8006642:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006644:	697b      	ldr	r3, [r7, #20]
 8006646:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800664a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800664c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800664e:	78fb      	ldrb	r3, [r7, #3]
 8006650:	f003 030f 	and.w	r3, r3, #15
 8006654:	68fa      	ldr	r2, [r7, #12]
 8006656:	fa22 f303 	lsr.w	r3, r2, r3
 800665a:	01db      	lsls	r3, r3, #7
 800665c:	b2db      	uxtb	r3, r3
 800665e:	693a      	ldr	r2, [r7, #16]
 8006660:	4313      	orrs	r3, r2
 8006662:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006664:	78fb      	ldrb	r3, [r7, #3]
 8006666:	015a      	lsls	r2, r3, #5
 8006668:	697b      	ldr	r3, [r7, #20]
 800666a:	4413      	add	r3, r2
 800666c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006670:	689b      	ldr	r3, [r3, #8]
 8006672:	693a      	ldr	r2, [r7, #16]
 8006674:	4013      	ands	r3, r2
 8006676:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006678:	68bb      	ldr	r3, [r7, #8]
}
 800667a:	4618      	mov	r0, r3
 800667c:	371c      	adds	r7, #28
 800667e:	46bd      	mov	sp, r7
 8006680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006684:	4770      	bx	lr

08006686 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006686:	b480      	push	{r7}
 8006688:	b083      	sub	sp, #12
 800668a:	af00      	add	r7, sp, #0
 800668c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	695b      	ldr	r3, [r3, #20]
 8006692:	f003 0301 	and.w	r3, r3, #1
}
 8006696:	4618      	mov	r0, r3
 8006698:	370c      	adds	r7, #12
 800669a:	46bd      	mov	sp, r7
 800669c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a0:	4770      	bx	lr

080066a2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80066a2:	b480      	push	{r7}
 80066a4:	b085      	sub	sp, #20
 80066a6:	af00      	add	r7, sp, #0
 80066a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	68fa      	ldr	r2, [r7, #12]
 80066b8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80066bc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80066c0:	f023 0307 	bic.w	r3, r3, #7
 80066c4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80066cc:	685b      	ldr	r3, [r3, #4]
 80066ce:	68fa      	ldr	r2, [r7, #12]
 80066d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80066d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80066d8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80066da:	2300      	movs	r3, #0
}
 80066dc:	4618      	mov	r0, r3
 80066de:	3714      	adds	r7, #20
 80066e0:	46bd      	mov	sp, r7
 80066e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e6:	4770      	bx	lr

080066e8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80066e8:	b480      	push	{r7}
 80066ea:	b087      	sub	sp, #28
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	60f8      	str	r0, [r7, #12]
 80066f0:	460b      	mov	r3, r1
 80066f2:	607a      	str	r2, [r7, #4]
 80066f4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	333c      	adds	r3, #60	@ 0x3c
 80066fe:	3304      	adds	r3, #4
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006704:	693b      	ldr	r3, [r7, #16]
 8006706:	4a26      	ldr	r2, [pc, #152]	@ (80067a0 <USB_EP0_OutStart+0xb8>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d90a      	bls.n	8006722 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800670c:	697b      	ldr	r3, [r7, #20]
 800670e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006718:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800671c:	d101      	bne.n	8006722 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800671e:	2300      	movs	r3, #0
 8006720:	e037      	b.n	8006792 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006722:	697b      	ldr	r3, [r7, #20]
 8006724:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006728:	461a      	mov	r2, r3
 800672a:	2300      	movs	r3, #0
 800672c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800672e:	697b      	ldr	r3, [r7, #20]
 8006730:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006734:	691b      	ldr	r3, [r3, #16]
 8006736:	697a      	ldr	r2, [r7, #20]
 8006738:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800673c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006740:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006742:	697b      	ldr	r3, [r7, #20]
 8006744:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006748:	691b      	ldr	r3, [r3, #16]
 800674a:	697a      	ldr	r2, [r7, #20]
 800674c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006750:	f043 0318 	orr.w	r3, r3, #24
 8006754:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006756:	697b      	ldr	r3, [r7, #20]
 8006758:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800675c:	691b      	ldr	r3, [r3, #16]
 800675e:	697a      	ldr	r2, [r7, #20]
 8006760:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006764:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8006768:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800676a:	7afb      	ldrb	r3, [r7, #11]
 800676c:	2b01      	cmp	r3, #1
 800676e:	d10f      	bne.n	8006790 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006770:	697b      	ldr	r3, [r7, #20]
 8006772:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006776:	461a      	mov	r2, r3
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800677c:	697b      	ldr	r3, [r7, #20]
 800677e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	697a      	ldr	r2, [r7, #20]
 8006786:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800678a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800678e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006790:	2300      	movs	r3, #0
}
 8006792:	4618      	mov	r0, r3
 8006794:	371c      	adds	r7, #28
 8006796:	46bd      	mov	sp, r7
 8006798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679c:	4770      	bx	lr
 800679e:	bf00      	nop
 80067a0:	4f54300a 	.word	0x4f54300a

080067a4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80067a4:	b480      	push	{r7}
 80067a6:	b085      	sub	sp, #20
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80067ac:	2300      	movs	r3, #0
 80067ae:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	3301      	adds	r3, #1
 80067b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80067bc:	d901      	bls.n	80067c2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80067be:	2303      	movs	r3, #3
 80067c0:	e022      	b.n	8006808 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	691b      	ldr	r3, [r3, #16]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	daf2      	bge.n	80067b0 <USB_CoreReset+0xc>

  count = 10U;
 80067ca:	230a      	movs	r3, #10
 80067cc:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80067ce:	e002      	b.n	80067d6 <USB_CoreReset+0x32>
  {
    count--;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	3b01      	subs	r3, #1
 80067d4:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d1f9      	bne.n	80067d0 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	691b      	ldr	r3, [r3, #16]
 80067e0:	f043 0201 	orr.w	r2, r3, #1
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	3301      	adds	r3, #1
 80067ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80067f4:	d901      	bls.n	80067fa <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80067f6:	2303      	movs	r3, #3
 80067f8:	e006      	b.n	8006808 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	691b      	ldr	r3, [r3, #16]
 80067fe:	f003 0301 	and.w	r3, r3, #1
 8006802:	2b01      	cmp	r3, #1
 8006804:	d0f0      	beq.n	80067e8 <USB_CoreReset+0x44>

  return HAL_OK;
 8006806:	2300      	movs	r3, #0
}
 8006808:	4618      	mov	r0, r3
 800680a:	3714      	adds	r7, #20
 800680c:	46bd      	mov	sp, r7
 800680e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006812:	4770      	bx	lr

08006814 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b084      	sub	sp, #16
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
 800681c:	460b      	mov	r3, r1
 800681e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006820:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006824:	f002 fcba 	bl	800919c <USBD_static_malloc>
 8006828:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d109      	bne.n	8006844 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	32b0      	adds	r2, #176	@ 0xb0
 800683a:	2100      	movs	r1, #0
 800683c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006840:	2302      	movs	r3, #2
 8006842:	e0d4      	b.n	80069ee <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006844:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8006848:	2100      	movs	r1, #0
 800684a:	68f8      	ldr	r0, [r7, #12]
 800684c:	f002 fd1e 	bl	800928c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	32b0      	adds	r2, #176	@ 0xb0
 800685a:	68f9      	ldr	r1, [r7, #12]
 800685c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	32b0      	adds	r2, #176	@ 0xb0
 800686a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	7c1b      	ldrb	r3, [r3, #16]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d138      	bne.n	80068ee <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800687c:	4b5e      	ldr	r3, [pc, #376]	@ (80069f8 <USBD_CDC_Init+0x1e4>)
 800687e:	7819      	ldrb	r1, [r3, #0]
 8006880:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006884:	2202      	movs	r2, #2
 8006886:	6878      	ldr	r0, [r7, #4]
 8006888:	f002 fb65 	bl	8008f56 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800688c:	4b5a      	ldr	r3, [pc, #360]	@ (80069f8 <USBD_CDC_Init+0x1e4>)
 800688e:	781b      	ldrb	r3, [r3, #0]
 8006890:	f003 020f 	and.w	r2, r3, #15
 8006894:	6879      	ldr	r1, [r7, #4]
 8006896:	4613      	mov	r3, r2
 8006898:	009b      	lsls	r3, r3, #2
 800689a:	4413      	add	r3, r2
 800689c:	009b      	lsls	r3, r3, #2
 800689e:	440b      	add	r3, r1
 80068a0:	3323      	adds	r3, #35	@ 0x23
 80068a2:	2201      	movs	r2, #1
 80068a4:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80068a6:	4b55      	ldr	r3, [pc, #340]	@ (80069fc <USBD_CDC_Init+0x1e8>)
 80068a8:	7819      	ldrb	r1, [r3, #0]
 80068aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80068ae:	2202      	movs	r2, #2
 80068b0:	6878      	ldr	r0, [r7, #4]
 80068b2:	f002 fb50 	bl	8008f56 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80068b6:	4b51      	ldr	r3, [pc, #324]	@ (80069fc <USBD_CDC_Init+0x1e8>)
 80068b8:	781b      	ldrb	r3, [r3, #0]
 80068ba:	f003 020f 	and.w	r2, r3, #15
 80068be:	6879      	ldr	r1, [r7, #4]
 80068c0:	4613      	mov	r3, r2
 80068c2:	009b      	lsls	r3, r3, #2
 80068c4:	4413      	add	r3, r2
 80068c6:	009b      	lsls	r3, r3, #2
 80068c8:	440b      	add	r3, r1
 80068ca:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80068ce:	2201      	movs	r2, #1
 80068d0:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80068d2:	4b4b      	ldr	r3, [pc, #300]	@ (8006a00 <USBD_CDC_Init+0x1ec>)
 80068d4:	781b      	ldrb	r3, [r3, #0]
 80068d6:	f003 020f 	and.w	r2, r3, #15
 80068da:	6879      	ldr	r1, [r7, #4]
 80068dc:	4613      	mov	r3, r2
 80068de:	009b      	lsls	r3, r3, #2
 80068e0:	4413      	add	r3, r2
 80068e2:	009b      	lsls	r3, r3, #2
 80068e4:	440b      	add	r3, r1
 80068e6:	331c      	adds	r3, #28
 80068e8:	2210      	movs	r2, #16
 80068ea:	601a      	str	r2, [r3, #0]
 80068ec:	e035      	b.n	800695a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80068ee:	4b42      	ldr	r3, [pc, #264]	@ (80069f8 <USBD_CDC_Init+0x1e4>)
 80068f0:	7819      	ldrb	r1, [r3, #0]
 80068f2:	2340      	movs	r3, #64	@ 0x40
 80068f4:	2202      	movs	r2, #2
 80068f6:	6878      	ldr	r0, [r7, #4]
 80068f8:	f002 fb2d 	bl	8008f56 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80068fc:	4b3e      	ldr	r3, [pc, #248]	@ (80069f8 <USBD_CDC_Init+0x1e4>)
 80068fe:	781b      	ldrb	r3, [r3, #0]
 8006900:	f003 020f 	and.w	r2, r3, #15
 8006904:	6879      	ldr	r1, [r7, #4]
 8006906:	4613      	mov	r3, r2
 8006908:	009b      	lsls	r3, r3, #2
 800690a:	4413      	add	r3, r2
 800690c:	009b      	lsls	r3, r3, #2
 800690e:	440b      	add	r3, r1
 8006910:	3323      	adds	r3, #35	@ 0x23
 8006912:	2201      	movs	r2, #1
 8006914:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006916:	4b39      	ldr	r3, [pc, #228]	@ (80069fc <USBD_CDC_Init+0x1e8>)
 8006918:	7819      	ldrb	r1, [r3, #0]
 800691a:	2340      	movs	r3, #64	@ 0x40
 800691c:	2202      	movs	r2, #2
 800691e:	6878      	ldr	r0, [r7, #4]
 8006920:	f002 fb19 	bl	8008f56 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006924:	4b35      	ldr	r3, [pc, #212]	@ (80069fc <USBD_CDC_Init+0x1e8>)
 8006926:	781b      	ldrb	r3, [r3, #0]
 8006928:	f003 020f 	and.w	r2, r3, #15
 800692c:	6879      	ldr	r1, [r7, #4]
 800692e:	4613      	mov	r3, r2
 8006930:	009b      	lsls	r3, r3, #2
 8006932:	4413      	add	r3, r2
 8006934:	009b      	lsls	r3, r3, #2
 8006936:	440b      	add	r3, r1
 8006938:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800693c:	2201      	movs	r2, #1
 800693e:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006940:	4b2f      	ldr	r3, [pc, #188]	@ (8006a00 <USBD_CDC_Init+0x1ec>)
 8006942:	781b      	ldrb	r3, [r3, #0]
 8006944:	f003 020f 	and.w	r2, r3, #15
 8006948:	6879      	ldr	r1, [r7, #4]
 800694a:	4613      	mov	r3, r2
 800694c:	009b      	lsls	r3, r3, #2
 800694e:	4413      	add	r3, r2
 8006950:	009b      	lsls	r3, r3, #2
 8006952:	440b      	add	r3, r1
 8006954:	331c      	adds	r3, #28
 8006956:	2210      	movs	r2, #16
 8006958:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800695a:	4b29      	ldr	r3, [pc, #164]	@ (8006a00 <USBD_CDC_Init+0x1ec>)
 800695c:	7819      	ldrb	r1, [r3, #0]
 800695e:	2308      	movs	r3, #8
 8006960:	2203      	movs	r2, #3
 8006962:	6878      	ldr	r0, [r7, #4]
 8006964:	f002 faf7 	bl	8008f56 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8006968:	4b25      	ldr	r3, [pc, #148]	@ (8006a00 <USBD_CDC_Init+0x1ec>)
 800696a:	781b      	ldrb	r3, [r3, #0]
 800696c:	f003 020f 	and.w	r2, r3, #15
 8006970:	6879      	ldr	r1, [r7, #4]
 8006972:	4613      	mov	r3, r2
 8006974:	009b      	lsls	r3, r3, #2
 8006976:	4413      	add	r3, r2
 8006978:	009b      	lsls	r3, r3, #2
 800697a:	440b      	add	r3, r1
 800697c:	3323      	adds	r3, #35	@ 0x23
 800697e:	2201      	movs	r2, #1
 8006980:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	2200      	movs	r2, #0
 8006986:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006990:	687a      	ldr	r2, [r7, #4]
 8006992:	33b0      	adds	r3, #176	@ 0xb0
 8006994:	009b      	lsls	r3, r3, #2
 8006996:	4413      	add	r3, r2
 8006998:	685b      	ldr	r3, [r3, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	2200      	movs	r2, #0
 80069a2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	2200      	movs	r2, #0
 80069aa:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d101      	bne.n	80069bc <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80069b8:	2302      	movs	r3, #2
 80069ba:	e018      	b.n	80069ee <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	7c1b      	ldrb	r3, [r3, #16]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d10a      	bne.n	80069da <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80069c4:	4b0d      	ldr	r3, [pc, #52]	@ (80069fc <USBD_CDC_Init+0x1e8>)
 80069c6:	7819      	ldrb	r1, [r3, #0]
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80069ce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80069d2:	6878      	ldr	r0, [r7, #4]
 80069d4:	f002 fbae 	bl	8009134 <USBD_LL_PrepareReceive>
 80069d8:	e008      	b.n	80069ec <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80069da:	4b08      	ldr	r3, [pc, #32]	@ (80069fc <USBD_CDC_Init+0x1e8>)
 80069dc:	7819      	ldrb	r1, [r3, #0]
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80069e4:	2340      	movs	r3, #64	@ 0x40
 80069e6:	6878      	ldr	r0, [r7, #4]
 80069e8:	f002 fba4 	bl	8009134 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80069ec:	2300      	movs	r3, #0
}
 80069ee:	4618      	mov	r0, r3
 80069f0:	3710      	adds	r7, #16
 80069f2:	46bd      	mov	sp, r7
 80069f4:	bd80      	pop	{r7, pc}
 80069f6:	bf00      	nop
 80069f8:	20000093 	.word	0x20000093
 80069fc:	20000094 	.word	0x20000094
 8006a00:	20000095 	.word	0x20000095

08006a04 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b082      	sub	sp, #8
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
 8006a0c:	460b      	mov	r3, r1
 8006a0e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8006a10:	4b3a      	ldr	r3, [pc, #232]	@ (8006afc <USBD_CDC_DeInit+0xf8>)
 8006a12:	781b      	ldrb	r3, [r3, #0]
 8006a14:	4619      	mov	r1, r3
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f002 fac3 	bl	8008fa2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8006a1c:	4b37      	ldr	r3, [pc, #220]	@ (8006afc <USBD_CDC_DeInit+0xf8>)
 8006a1e:	781b      	ldrb	r3, [r3, #0]
 8006a20:	f003 020f 	and.w	r2, r3, #15
 8006a24:	6879      	ldr	r1, [r7, #4]
 8006a26:	4613      	mov	r3, r2
 8006a28:	009b      	lsls	r3, r3, #2
 8006a2a:	4413      	add	r3, r2
 8006a2c:	009b      	lsls	r3, r3, #2
 8006a2e:	440b      	add	r3, r1
 8006a30:	3323      	adds	r3, #35	@ 0x23
 8006a32:	2200      	movs	r2, #0
 8006a34:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8006a36:	4b32      	ldr	r3, [pc, #200]	@ (8006b00 <USBD_CDC_DeInit+0xfc>)
 8006a38:	781b      	ldrb	r3, [r3, #0]
 8006a3a:	4619      	mov	r1, r3
 8006a3c:	6878      	ldr	r0, [r7, #4]
 8006a3e:	f002 fab0 	bl	8008fa2 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8006a42:	4b2f      	ldr	r3, [pc, #188]	@ (8006b00 <USBD_CDC_DeInit+0xfc>)
 8006a44:	781b      	ldrb	r3, [r3, #0]
 8006a46:	f003 020f 	and.w	r2, r3, #15
 8006a4a:	6879      	ldr	r1, [r7, #4]
 8006a4c:	4613      	mov	r3, r2
 8006a4e:	009b      	lsls	r3, r3, #2
 8006a50:	4413      	add	r3, r2
 8006a52:	009b      	lsls	r3, r3, #2
 8006a54:	440b      	add	r3, r1
 8006a56:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8006a5e:	4b29      	ldr	r3, [pc, #164]	@ (8006b04 <USBD_CDC_DeInit+0x100>)
 8006a60:	781b      	ldrb	r3, [r3, #0]
 8006a62:	4619      	mov	r1, r3
 8006a64:	6878      	ldr	r0, [r7, #4]
 8006a66:	f002 fa9c 	bl	8008fa2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8006a6a:	4b26      	ldr	r3, [pc, #152]	@ (8006b04 <USBD_CDC_DeInit+0x100>)
 8006a6c:	781b      	ldrb	r3, [r3, #0]
 8006a6e:	f003 020f 	and.w	r2, r3, #15
 8006a72:	6879      	ldr	r1, [r7, #4]
 8006a74:	4613      	mov	r3, r2
 8006a76:	009b      	lsls	r3, r3, #2
 8006a78:	4413      	add	r3, r2
 8006a7a:	009b      	lsls	r3, r3, #2
 8006a7c:	440b      	add	r3, r1
 8006a7e:	3323      	adds	r3, #35	@ 0x23
 8006a80:	2200      	movs	r2, #0
 8006a82:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8006a84:	4b1f      	ldr	r3, [pc, #124]	@ (8006b04 <USBD_CDC_DeInit+0x100>)
 8006a86:	781b      	ldrb	r3, [r3, #0]
 8006a88:	f003 020f 	and.w	r2, r3, #15
 8006a8c:	6879      	ldr	r1, [r7, #4]
 8006a8e:	4613      	mov	r3, r2
 8006a90:	009b      	lsls	r3, r3, #2
 8006a92:	4413      	add	r3, r2
 8006a94:	009b      	lsls	r3, r3, #2
 8006a96:	440b      	add	r3, r1
 8006a98:	331c      	adds	r3, #28
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	32b0      	adds	r2, #176	@ 0xb0
 8006aa8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d01f      	beq.n	8006af0 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006ab6:	687a      	ldr	r2, [r7, #4]
 8006ab8:	33b0      	adds	r3, #176	@ 0xb0
 8006aba:	009b      	lsls	r3, r3, #2
 8006abc:	4413      	add	r3, r2
 8006abe:	685b      	ldr	r3, [r3, #4]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	32b0      	adds	r2, #176	@ 0xb0
 8006ace:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	f002 fb70 	bl	80091b8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	32b0      	adds	r2, #176	@ 0xb0
 8006ae2:	2100      	movs	r1, #0
 8006ae4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2200      	movs	r2, #0
 8006aec:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006af0:	2300      	movs	r3, #0
}
 8006af2:	4618      	mov	r0, r3
 8006af4:	3708      	adds	r7, #8
 8006af6:	46bd      	mov	sp, r7
 8006af8:	bd80      	pop	{r7, pc}
 8006afa:	bf00      	nop
 8006afc:	20000093 	.word	0x20000093
 8006b00:	20000094 	.word	0x20000094
 8006b04:	20000095 	.word	0x20000095

08006b08 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b086      	sub	sp, #24
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
 8006b10:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	32b0      	adds	r2, #176	@ 0xb0
 8006b1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b20:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8006b22:	2300      	movs	r3, #0
 8006b24:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8006b26:	2300      	movs	r3, #0
 8006b28:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8006b2a:	2300      	movs	r3, #0
 8006b2c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8006b2e:	693b      	ldr	r3, [r7, #16]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d101      	bne.n	8006b38 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8006b34:	2303      	movs	r3, #3
 8006b36:	e0bf      	b.n	8006cb8 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	781b      	ldrb	r3, [r3, #0]
 8006b3c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d050      	beq.n	8006be6 <USBD_CDC_Setup+0xde>
 8006b44:	2b20      	cmp	r3, #32
 8006b46:	f040 80af 	bne.w	8006ca8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	88db      	ldrh	r3, [r3, #6]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d03a      	beq.n	8006bc8 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	781b      	ldrb	r3, [r3, #0]
 8006b56:	b25b      	sxtb	r3, r3
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	da1b      	bge.n	8006b94 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006b62:	687a      	ldr	r2, [r7, #4]
 8006b64:	33b0      	adds	r3, #176	@ 0xb0
 8006b66:	009b      	lsls	r3, r3, #2
 8006b68:	4413      	add	r3, r2
 8006b6a:	685b      	ldr	r3, [r3, #4]
 8006b6c:	689b      	ldr	r3, [r3, #8]
 8006b6e:	683a      	ldr	r2, [r7, #0]
 8006b70:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8006b72:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006b74:	683a      	ldr	r2, [r7, #0]
 8006b76:	88d2      	ldrh	r2, [r2, #6]
 8006b78:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	88db      	ldrh	r3, [r3, #6]
 8006b7e:	2b07      	cmp	r3, #7
 8006b80:	bf28      	it	cs
 8006b82:	2307      	movcs	r3, #7
 8006b84:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8006b86:	693b      	ldr	r3, [r7, #16]
 8006b88:	89fa      	ldrh	r2, [r7, #14]
 8006b8a:	4619      	mov	r1, r3
 8006b8c:	6878      	ldr	r0, [r7, #4]
 8006b8e:	f001 fda7 	bl	80086e0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8006b92:	e090      	b.n	8006cb6 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	785a      	ldrb	r2, [r3, #1]
 8006b98:	693b      	ldr	r3, [r7, #16]
 8006b9a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	88db      	ldrh	r3, [r3, #6]
 8006ba2:	2b3f      	cmp	r3, #63	@ 0x3f
 8006ba4:	d803      	bhi.n	8006bae <USBD_CDC_Setup+0xa6>
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	88db      	ldrh	r3, [r3, #6]
 8006baa:	b2da      	uxtb	r2, r3
 8006bac:	e000      	b.n	8006bb0 <USBD_CDC_Setup+0xa8>
 8006bae:	2240      	movs	r2, #64	@ 0x40
 8006bb0:	693b      	ldr	r3, [r7, #16]
 8006bb2:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8006bb6:	6939      	ldr	r1, [r7, #16]
 8006bb8:	693b      	ldr	r3, [r7, #16]
 8006bba:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8006bbe:	461a      	mov	r2, r3
 8006bc0:	6878      	ldr	r0, [r7, #4]
 8006bc2:	f001 fdbc 	bl	800873e <USBD_CtlPrepareRx>
      break;
 8006bc6:	e076      	b.n	8006cb6 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006bce:	687a      	ldr	r2, [r7, #4]
 8006bd0:	33b0      	adds	r3, #176	@ 0xb0
 8006bd2:	009b      	lsls	r3, r3, #2
 8006bd4:	4413      	add	r3, r2
 8006bd6:	685b      	ldr	r3, [r3, #4]
 8006bd8:	689b      	ldr	r3, [r3, #8]
 8006bda:	683a      	ldr	r2, [r7, #0]
 8006bdc:	7850      	ldrb	r0, [r2, #1]
 8006bde:	2200      	movs	r2, #0
 8006be0:	6839      	ldr	r1, [r7, #0]
 8006be2:	4798      	blx	r3
      break;
 8006be4:	e067      	b.n	8006cb6 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	785b      	ldrb	r3, [r3, #1]
 8006bea:	2b0b      	cmp	r3, #11
 8006bec:	d851      	bhi.n	8006c92 <USBD_CDC_Setup+0x18a>
 8006bee:	a201      	add	r2, pc, #4	@ (adr r2, 8006bf4 <USBD_CDC_Setup+0xec>)
 8006bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bf4:	08006c25 	.word	0x08006c25
 8006bf8:	08006ca1 	.word	0x08006ca1
 8006bfc:	08006c93 	.word	0x08006c93
 8006c00:	08006c93 	.word	0x08006c93
 8006c04:	08006c93 	.word	0x08006c93
 8006c08:	08006c93 	.word	0x08006c93
 8006c0c:	08006c93 	.word	0x08006c93
 8006c10:	08006c93 	.word	0x08006c93
 8006c14:	08006c93 	.word	0x08006c93
 8006c18:	08006c93 	.word	0x08006c93
 8006c1c:	08006c4f 	.word	0x08006c4f
 8006c20:	08006c79 	.word	0x08006c79
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006c2a:	b2db      	uxtb	r3, r3
 8006c2c:	2b03      	cmp	r3, #3
 8006c2e:	d107      	bne.n	8006c40 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006c30:	f107 030a 	add.w	r3, r7, #10
 8006c34:	2202      	movs	r2, #2
 8006c36:	4619      	mov	r1, r3
 8006c38:	6878      	ldr	r0, [r7, #4]
 8006c3a:	f001 fd51 	bl	80086e0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006c3e:	e032      	b.n	8006ca6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006c40:	6839      	ldr	r1, [r7, #0]
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f001 fccf 	bl	80085e6 <USBD_CtlError>
            ret = USBD_FAIL;
 8006c48:	2303      	movs	r3, #3
 8006c4a:	75fb      	strb	r3, [r7, #23]
          break;
 8006c4c:	e02b      	b.n	8006ca6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006c54:	b2db      	uxtb	r3, r3
 8006c56:	2b03      	cmp	r3, #3
 8006c58:	d107      	bne.n	8006c6a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006c5a:	f107 030d 	add.w	r3, r7, #13
 8006c5e:	2201      	movs	r2, #1
 8006c60:	4619      	mov	r1, r3
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	f001 fd3c 	bl	80086e0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006c68:	e01d      	b.n	8006ca6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006c6a:	6839      	ldr	r1, [r7, #0]
 8006c6c:	6878      	ldr	r0, [r7, #4]
 8006c6e:	f001 fcba 	bl	80085e6 <USBD_CtlError>
            ret = USBD_FAIL;
 8006c72:	2303      	movs	r3, #3
 8006c74:	75fb      	strb	r3, [r7, #23]
          break;
 8006c76:	e016      	b.n	8006ca6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006c7e:	b2db      	uxtb	r3, r3
 8006c80:	2b03      	cmp	r3, #3
 8006c82:	d00f      	beq.n	8006ca4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8006c84:	6839      	ldr	r1, [r7, #0]
 8006c86:	6878      	ldr	r0, [r7, #4]
 8006c88:	f001 fcad 	bl	80085e6 <USBD_CtlError>
            ret = USBD_FAIL;
 8006c8c:	2303      	movs	r3, #3
 8006c8e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006c90:	e008      	b.n	8006ca4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8006c92:	6839      	ldr	r1, [r7, #0]
 8006c94:	6878      	ldr	r0, [r7, #4]
 8006c96:	f001 fca6 	bl	80085e6 <USBD_CtlError>
          ret = USBD_FAIL;
 8006c9a:	2303      	movs	r3, #3
 8006c9c:	75fb      	strb	r3, [r7, #23]
          break;
 8006c9e:	e002      	b.n	8006ca6 <USBD_CDC_Setup+0x19e>
          break;
 8006ca0:	bf00      	nop
 8006ca2:	e008      	b.n	8006cb6 <USBD_CDC_Setup+0x1ae>
          break;
 8006ca4:	bf00      	nop
      }
      break;
 8006ca6:	e006      	b.n	8006cb6 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8006ca8:	6839      	ldr	r1, [r7, #0]
 8006caa:	6878      	ldr	r0, [r7, #4]
 8006cac:	f001 fc9b 	bl	80085e6 <USBD_CtlError>
      ret = USBD_FAIL;
 8006cb0:	2303      	movs	r3, #3
 8006cb2:	75fb      	strb	r3, [r7, #23]
      break;
 8006cb4:	bf00      	nop
  }

  return (uint8_t)ret;
 8006cb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cb8:	4618      	mov	r0, r3
 8006cba:	3718      	adds	r7, #24
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	bd80      	pop	{r7, pc}

08006cc0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b084      	sub	sp, #16
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
 8006cc8:	460b      	mov	r3, r1
 8006cca:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8006cd2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	32b0      	adds	r2, #176	@ 0xb0
 8006cde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d101      	bne.n	8006cea <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8006ce6:	2303      	movs	r3, #3
 8006ce8:	e065      	b.n	8006db6 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	32b0      	adds	r2, #176	@ 0xb0
 8006cf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cf8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006cfa:	78fb      	ldrb	r3, [r7, #3]
 8006cfc:	f003 020f 	and.w	r2, r3, #15
 8006d00:	6879      	ldr	r1, [r7, #4]
 8006d02:	4613      	mov	r3, r2
 8006d04:	009b      	lsls	r3, r3, #2
 8006d06:	4413      	add	r3, r2
 8006d08:	009b      	lsls	r3, r3, #2
 8006d0a:	440b      	add	r3, r1
 8006d0c:	3314      	adds	r3, #20
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d02f      	beq.n	8006d74 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8006d14:	78fb      	ldrb	r3, [r7, #3]
 8006d16:	f003 020f 	and.w	r2, r3, #15
 8006d1a:	6879      	ldr	r1, [r7, #4]
 8006d1c:	4613      	mov	r3, r2
 8006d1e:	009b      	lsls	r3, r3, #2
 8006d20:	4413      	add	r3, r2
 8006d22:	009b      	lsls	r3, r3, #2
 8006d24:	440b      	add	r3, r1
 8006d26:	3314      	adds	r3, #20
 8006d28:	681a      	ldr	r2, [r3, #0]
 8006d2a:	78fb      	ldrb	r3, [r7, #3]
 8006d2c:	f003 010f 	and.w	r1, r3, #15
 8006d30:	68f8      	ldr	r0, [r7, #12]
 8006d32:	460b      	mov	r3, r1
 8006d34:	00db      	lsls	r3, r3, #3
 8006d36:	440b      	add	r3, r1
 8006d38:	009b      	lsls	r3, r3, #2
 8006d3a:	4403      	add	r3, r0
 8006d3c:	331c      	adds	r3, #28
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	fbb2 f1f3 	udiv	r1, r2, r3
 8006d44:	fb01 f303 	mul.w	r3, r1, r3
 8006d48:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d112      	bne.n	8006d74 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8006d4e:	78fb      	ldrb	r3, [r7, #3]
 8006d50:	f003 020f 	and.w	r2, r3, #15
 8006d54:	6879      	ldr	r1, [r7, #4]
 8006d56:	4613      	mov	r3, r2
 8006d58:	009b      	lsls	r3, r3, #2
 8006d5a:	4413      	add	r3, r2
 8006d5c:	009b      	lsls	r3, r3, #2
 8006d5e:	440b      	add	r3, r1
 8006d60:	3314      	adds	r3, #20
 8006d62:	2200      	movs	r2, #0
 8006d64:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006d66:	78f9      	ldrb	r1, [r7, #3]
 8006d68:	2300      	movs	r3, #0
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	6878      	ldr	r0, [r7, #4]
 8006d6e:	f002 f9c0 	bl	80090f2 <USBD_LL_Transmit>
 8006d72:	e01f      	b.n	8006db4 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	2200      	movs	r2, #0
 8006d78:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006d82:	687a      	ldr	r2, [r7, #4]
 8006d84:	33b0      	adds	r3, #176	@ 0xb0
 8006d86:	009b      	lsls	r3, r3, #2
 8006d88:	4413      	add	r3, r2
 8006d8a:	685b      	ldr	r3, [r3, #4]
 8006d8c:	691b      	ldr	r3, [r3, #16]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d010      	beq.n	8006db4 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006d98:	687a      	ldr	r2, [r7, #4]
 8006d9a:	33b0      	adds	r3, #176	@ 0xb0
 8006d9c:	009b      	lsls	r3, r3, #2
 8006d9e:	4413      	add	r3, r2
 8006da0:	685b      	ldr	r3, [r3, #4]
 8006da2:	691b      	ldr	r3, [r3, #16]
 8006da4:	68ba      	ldr	r2, [r7, #8]
 8006da6:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8006daa:	68ba      	ldr	r2, [r7, #8]
 8006dac:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8006db0:	78fa      	ldrb	r2, [r7, #3]
 8006db2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006db4:	2300      	movs	r3, #0
}
 8006db6:	4618      	mov	r0, r3
 8006db8:	3710      	adds	r7, #16
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	bd80      	pop	{r7, pc}

08006dbe <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006dbe:	b580      	push	{r7, lr}
 8006dc0:	b084      	sub	sp, #16
 8006dc2:	af00      	add	r7, sp, #0
 8006dc4:	6078      	str	r0, [r7, #4]
 8006dc6:	460b      	mov	r3, r1
 8006dc8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	32b0      	adds	r2, #176	@ 0xb0
 8006dd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006dd8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	32b0      	adds	r2, #176	@ 0xb0
 8006de4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d101      	bne.n	8006df0 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8006dec:	2303      	movs	r3, #3
 8006dee:	e01a      	b.n	8006e26 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006df0:	78fb      	ldrb	r3, [r7, #3]
 8006df2:	4619      	mov	r1, r3
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f002 f9be 	bl	8009176 <USBD_LL_GetRxDataSize>
 8006dfa:	4602      	mov	r2, r0
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006e08:	687a      	ldr	r2, [r7, #4]
 8006e0a:	33b0      	adds	r3, #176	@ 0xb0
 8006e0c:	009b      	lsls	r3, r3, #2
 8006e0e:	4413      	add	r3, r2
 8006e10:	685b      	ldr	r3, [r3, #4]
 8006e12:	68db      	ldr	r3, [r3, #12]
 8006e14:	68fa      	ldr	r2, [r7, #12]
 8006e16:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8006e1a:	68fa      	ldr	r2, [r7, #12]
 8006e1c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8006e20:	4611      	mov	r1, r2
 8006e22:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006e24:	2300      	movs	r3, #0
}
 8006e26:	4618      	mov	r0, r3
 8006e28:	3710      	adds	r7, #16
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	bd80      	pop	{r7, pc}

08006e2e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006e2e:	b580      	push	{r7, lr}
 8006e30:	b084      	sub	sp, #16
 8006e32:	af00      	add	r7, sp, #0
 8006e34:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	32b0      	adds	r2, #176	@ 0xb0
 8006e40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e44:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d101      	bne.n	8006e50 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006e4c:	2303      	movs	r3, #3
 8006e4e:	e024      	b.n	8006e9a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006e56:	687a      	ldr	r2, [r7, #4]
 8006e58:	33b0      	adds	r3, #176	@ 0xb0
 8006e5a:	009b      	lsls	r3, r3, #2
 8006e5c:	4413      	add	r3, r2
 8006e5e:	685b      	ldr	r3, [r3, #4]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d019      	beq.n	8006e98 <USBD_CDC_EP0_RxReady+0x6a>
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8006e6a:	2bff      	cmp	r3, #255	@ 0xff
 8006e6c:	d014      	beq.n	8006e98 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006e74:	687a      	ldr	r2, [r7, #4]
 8006e76:	33b0      	adds	r3, #176	@ 0xb0
 8006e78:	009b      	lsls	r3, r3, #2
 8006e7a:	4413      	add	r3, r2
 8006e7c:	685b      	ldr	r3, [r3, #4]
 8006e7e:	689b      	ldr	r3, [r3, #8]
 8006e80:	68fa      	ldr	r2, [r7, #12]
 8006e82:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8006e86:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8006e88:	68fa      	ldr	r2, [r7, #12]
 8006e8a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006e8e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	22ff      	movs	r2, #255	@ 0xff
 8006e94:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8006e98:	2300      	movs	r3, #0
}
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	3710      	adds	r7, #16
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	bd80      	pop	{r7, pc}
	...

08006ea4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b086      	sub	sp, #24
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006eac:	2182      	movs	r1, #130	@ 0x82
 8006eae:	4818      	ldr	r0, [pc, #96]	@ (8006f10 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006eb0:	f000 fd62 	bl	8007978 <USBD_GetEpDesc>
 8006eb4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006eb6:	2101      	movs	r1, #1
 8006eb8:	4815      	ldr	r0, [pc, #84]	@ (8006f10 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006eba:	f000 fd5d 	bl	8007978 <USBD_GetEpDesc>
 8006ebe:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006ec0:	2181      	movs	r1, #129	@ 0x81
 8006ec2:	4813      	ldr	r0, [pc, #76]	@ (8006f10 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006ec4:	f000 fd58 	bl	8007978 <USBD_GetEpDesc>
 8006ec8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006eca:	697b      	ldr	r3, [r7, #20]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d002      	beq.n	8006ed6 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006ed0:	697b      	ldr	r3, [r7, #20]
 8006ed2:	2210      	movs	r2, #16
 8006ed4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006ed6:	693b      	ldr	r3, [r7, #16]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d006      	beq.n	8006eea <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006edc:	693b      	ldr	r3, [r7, #16]
 8006ede:	2200      	movs	r2, #0
 8006ee0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006ee4:	711a      	strb	r2, [r3, #4]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d006      	beq.n	8006efe <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006ef8:	711a      	strb	r2, [r3, #4]
 8006efa:	2200      	movs	r2, #0
 8006efc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	2243      	movs	r2, #67	@ 0x43
 8006f02:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006f04:	4b02      	ldr	r3, [pc, #8]	@ (8006f10 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8006f06:	4618      	mov	r0, r3
 8006f08:	3718      	adds	r7, #24
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	bd80      	pop	{r7, pc}
 8006f0e:	bf00      	nop
 8006f10:	20000050 	.word	0x20000050

08006f14 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b086      	sub	sp, #24
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006f1c:	2182      	movs	r1, #130	@ 0x82
 8006f1e:	4818      	ldr	r0, [pc, #96]	@ (8006f80 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006f20:	f000 fd2a 	bl	8007978 <USBD_GetEpDesc>
 8006f24:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006f26:	2101      	movs	r1, #1
 8006f28:	4815      	ldr	r0, [pc, #84]	@ (8006f80 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006f2a:	f000 fd25 	bl	8007978 <USBD_GetEpDesc>
 8006f2e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006f30:	2181      	movs	r1, #129	@ 0x81
 8006f32:	4813      	ldr	r0, [pc, #76]	@ (8006f80 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006f34:	f000 fd20 	bl	8007978 <USBD_GetEpDesc>
 8006f38:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006f3a:	697b      	ldr	r3, [r7, #20]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d002      	beq.n	8006f46 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8006f40:	697b      	ldr	r3, [r7, #20]
 8006f42:	2210      	movs	r2, #16
 8006f44:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006f46:	693b      	ldr	r3, [r7, #16]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d006      	beq.n	8006f5a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006f4c:	693b      	ldr	r3, [r7, #16]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	711a      	strb	r2, [r3, #4]
 8006f52:	2200      	movs	r2, #0
 8006f54:	f042 0202 	orr.w	r2, r2, #2
 8006f58:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d006      	beq.n	8006f6e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	2200      	movs	r2, #0
 8006f64:	711a      	strb	r2, [r3, #4]
 8006f66:	2200      	movs	r2, #0
 8006f68:	f042 0202 	orr.w	r2, r2, #2
 8006f6c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2243      	movs	r2, #67	@ 0x43
 8006f72:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006f74:	4b02      	ldr	r3, [pc, #8]	@ (8006f80 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8006f76:	4618      	mov	r0, r3
 8006f78:	3718      	adds	r7, #24
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	bd80      	pop	{r7, pc}
 8006f7e:	bf00      	nop
 8006f80:	20000050 	.word	0x20000050

08006f84 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006f84:	b580      	push	{r7, lr}
 8006f86:	b086      	sub	sp, #24
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006f8c:	2182      	movs	r1, #130	@ 0x82
 8006f8e:	4818      	ldr	r0, [pc, #96]	@ (8006ff0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006f90:	f000 fcf2 	bl	8007978 <USBD_GetEpDesc>
 8006f94:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006f96:	2101      	movs	r1, #1
 8006f98:	4815      	ldr	r0, [pc, #84]	@ (8006ff0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006f9a:	f000 fced 	bl	8007978 <USBD_GetEpDesc>
 8006f9e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006fa0:	2181      	movs	r1, #129	@ 0x81
 8006fa2:	4813      	ldr	r0, [pc, #76]	@ (8006ff0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006fa4:	f000 fce8 	bl	8007978 <USBD_GetEpDesc>
 8006fa8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006faa:	697b      	ldr	r3, [r7, #20]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d002      	beq.n	8006fb6 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006fb0:	697b      	ldr	r3, [r7, #20]
 8006fb2:	2210      	movs	r2, #16
 8006fb4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006fb6:	693b      	ldr	r3, [r7, #16]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d006      	beq.n	8006fca <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006fbc:	693b      	ldr	r3, [r7, #16]
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006fc4:	711a      	strb	r2, [r3, #4]
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d006      	beq.n	8006fde <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006fd8:	711a      	strb	r2, [r3, #4]
 8006fda:	2200      	movs	r2, #0
 8006fdc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2243      	movs	r2, #67	@ 0x43
 8006fe2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006fe4:	4b02      	ldr	r3, [pc, #8]	@ (8006ff0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	3718      	adds	r7, #24
 8006fea:	46bd      	mov	sp, r7
 8006fec:	bd80      	pop	{r7, pc}
 8006fee:	bf00      	nop
 8006ff0:	20000050 	.word	0x20000050

08006ff4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	b083      	sub	sp, #12
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	220a      	movs	r2, #10
 8007000:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007002:	4b03      	ldr	r3, [pc, #12]	@ (8007010 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007004:	4618      	mov	r0, r3
 8007006:	370c      	adds	r7, #12
 8007008:	46bd      	mov	sp, r7
 800700a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700e:	4770      	bx	lr
 8007010:	2000000c 	.word	0x2000000c

08007014 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007014:	b480      	push	{r7}
 8007016:	b083      	sub	sp, #12
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
 800701c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800701e:	683b      	ldr	r3, [r7, #0]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d101      	bne.n	8007028 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007024:	2303      	movs	r3, #3
 8007026:	e009      	b.n	800703c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800702e:	687a      	ldr	r2, [r7, #4]
 8007030:	33b0      	adds	r3, #176	@ 0xb0
 8007032:	009b      	lsls	r3, r3, #2
 8007034:	4413      	add	r3, r2
 8007036:	683a      	ldr	r2, [r7, #0]
 8007038:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800703a:	2300      	movs	r3, #0
}
 800703c:	4618      	mov	r0, r3
 800703e:	370c      	adds	r7, #12
 8007040:	46bd      	mov	sp, r7
 8007042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007046:	4770      	bx	lr

08007048 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007048:	b480      	push	{r7}
 800704a:	b087      	sub	sp, #28
 800704c:	af00      	add	r7, sp, #0
 800704e:	60f8      	str	r0, [r7, #12]
 8007050:	60b9      	str	r1, [r7, #8]
 8007052:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	32b0      	adds	r2, #176	@ 0xb0
 800705e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007062:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007064:	697b      	ldr	r3, [r7, #20]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d101      	bne.n	800706e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800706a:	2303      	movs	r3, #3
 800706c:	e008      	b.n	8007080 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800706e:	697b      	ldr	r3, [r7, #20]
 8007070:	68ba      	ldr	r2, [r7, #8]
 8007072:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007076:	697b      	ldr	r3, [r7, #20]
 8007078:	687a      	ldr	r2, [r7, #4]
 800707a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800707e:	2300      	movs	r3, #0
}
 8007080:	4618      	mov	r0, r3
 8007082:	371c      	adds	r7, #28
 8007084:	46bd      	mov	sp, r7
 8007086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708a:	4770      	bx	lr

0800708c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800708c:	b480      	push	{r7}
 800708e:	b085      	sub	sp, #20
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
 8007094:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	32b0      	adds	r2, #176	@ 0xb0
 80070a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070a4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d101      	bne.n	80070b0 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80070ac:	2303      	movs	r3, #3
 80070ae:	e004      	b.n	80070ba <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	683a      	ldr	r2, [r7, #0]
 80070b4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80070b8:	2300      	movs	r3, #0
}
 80070ba:	4618      	mov	r0, r3
 80070bc:	3714      	adds	r7, #20
 80070be:	46bd      	mov	sp, r7
 80070c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c4:	4770      	bx	lr
	...

080070c8 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b084      	sub	sp, #16
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	32b0      	adds	r2, #176	@ 0xb0
 80070da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070de:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 80070e0:	2301      	movs	r3, #1
 80070e2:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d101      	bne.n	80070ee <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80070ea:	2303      	movs	r3, #3
 80070ec:	e025      	b.n	800713a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 80070ee:	68bb      	ldr	r3, [r7, #8]
 80070f0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d11f      	bne.n	8007138 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80070f8:	68bb      	ldr	r3, [r7, #8]
 80070fa:	2201      	movs	r2, #1
 80070fc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8007100:	4b10      	ldr	r3, [pc, #64]	@ (8007144 <USBD_CDC_TransmitPacket+0x7c>)
 8007102:	781b      	ldrb	r3, [r3, #0]
 8007104:	f003 020f 	and.w	r2, r3, #15
 8007108:	68bb      	ldr	r3, [r7, #8]
 800710a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800710e:	6878      	ldr	r0, [r7, #4]
 8007110:	4613      	mov	r3, r2
 8007112:	009b      	lsls	r3, r3, #2
 8007114:	4413      	add	r3, r2
 8007116:	009b      	lsls	r3, r3, #2
 8007118:	4403      	add	r3, r0
 800711a:	3314      	adds	r3, #20
 800711c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800711e:	4b09      	ldr	r3, [pc, #36]	@ (8007144 <USBD_CDC_TransmitPacket+0x7c>)
 8007120:	7819      	ldrb	r1, [r3, #0]
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8007128:	68bb      	ldr	r3, [r7, #8]
 800712a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800712e:	6878      	ldr	r0, [r7, #4]
 8007130:	f001 ffdf 	bl	80090f2 <USBD_LL_Transmit>

    ret = USBD_OK;
 8007134:	2300      	movs	r3, #0
 8007136:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8007138:	7bfb      	ldrb	r3, [r7, #15]
}
 800713a:	4618      	mov	r0, r3
 800713c:	3710      	adds	r7, #16
 800713e:	46bd      	mov	sp, r7
 8007140:	bd80      	pop	{r7, pc}
 8007142:	bf00      	nop
 8007144:	20000093 	.word	0x20000093

08007148 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b084      	sub	sp, #16
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	32b0      	adds	r2, #176	@ 0xb0
 800715a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800715e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	32b0      	adds	r2, #176	@ 0xb0
 800716a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d101      	bne.n	8007176 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8007172:	2303      	movs	r3, #3
 8007174:	e018      	b.n	80071a8 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	7c1b      	ldrb	r3, [r3, #16]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d10a      	bne.n	8007194 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800717e:	4b0c      	ldr	r3, [pc, #48]	@ (80071b0 <USBD_CDC_ReceivePacket+0x68>)
 8007180:	7819      	ldrb	r1, [r3, #0]
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007188:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800718c:	6878      	ldr	r0, [r7, #4]
 800718e:	f001 ffd1 	bl	8009134 <USBD_LL_PrepareReceive>
 8007192:	e008      	b.n	80071a6 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007194:	4b06      	ldr	r3, [pc, #24]	@ (80071b0 <USBD_CDC_ReceivePacket+0x68>)
 8007196:	7819      	ldrb	r1, [r3, #0]
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800719e:	2340      	movs	r3, #64	@ 0x40
 80071a0:	6878      	ldr	r0, [r7, #4]
 80071a2:	f001 ffc7 	bl	8009134 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80071a6:	2300      	movs	r3, #0
}
 80071a8:	4618      	mov	r0, r3
 80071aa:	3710      	adds	r7, #16
 80071ac:	46bd      	mov	sp, r7
 80071ae:	bd80      	pop	{r7, pc}
 80071b0:	20000094 	.word	0x20000094

080071b4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b086      	sub	sp, #24
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	60f8      	str	r0, [r7, #12]
 80071bc:	60b9      	str	r1, [r7, #8]
 80071be:	4613      	mov	r3, r2
 80071c0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d101      	bne.n	80071cc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80071c8:	2303      	movs	r3, #3
 80071ca:	e01f      	b.n	800720c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	2200      	movs	r2, #0
 80071d0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	2200      	movs	r2, #0
 80071d8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	2200      	movs	r2, #0
 80071e0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d003      	beq.n	80071f2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	68ba      	ldr	r2, [r7, #8]
 80071ee:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	2201      	movs	r2, #1
 80071f6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	79fa      	ldrb	r2, [r7, #7]
 80071fe:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007200:	68f8      	ldr	r0, [r7, #12]
 8007202:	f001 fe41 	bl	8008e88 <USBD_LL_Init>
 8007206:	4603      	mov	r3, r0
 8007208:	75fb      	strb	r3, [r7, #23]

  return ret;
 800720a:	7dfb      	ldrb	r3, [r7, #23]
}
 800720c:	4618      	mov	r0, r3
 800720e:	3718      	adds	r7, #24
 8007210:	46bd      	mov	sp, r7
 8007212:	bd80      	pop	{r7, pc}

08007214 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b084      	sub	sp, #16
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
 800721c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800721e:	2300      	movs	r3, #0
 8007220:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d101      	bne.n	800722c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007228:	2303      	movs	r3, #3
 800722a:	e025      	b.n	8007278 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	683a      	ldr	r2, [r7, #0]
 8007230:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	32ae      	adds	r2, #174	@ 0xae
 800723e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007242:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007244:	2b00      	cmp	r3, #0
 8007246:	d00f      	beq.n	8007268 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	32ae      	adds	r2, #174	@ 0xae
 8007252:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007258:	f107 020e 	add.w	r2, r7, #14
 800725c:	4610      	mov	r0, r2
 800725e:	4798      	blx	r3
 8007260:	4602      	mov	r2, r0
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800726e:	1c5a      	adds	r2, r3, #1
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8007276:	2300      	movs	r3, #0
}
 8007278:	4618      	mov	r0, r3
 800727a:	3710      	adds	r7, #16
 800727c:	46bd      	mov	sp, r7
 800727e:	bd80      	pop	{r7, pc}

08007280 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b082      	sub	sp, #8
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007288:	6878      	ldr	r0, [r7, #4]
 800728a:	f001 fe49 	bl	8008f20 <USBD_LL_Start>
 800728e:	4603      	mov	r3, r0
}
 8007290:	4618      	mov	r0, r3
 8007292:	3708      	adds	r7, #8
 8007294:	46bd      	mov	sp, r7
 8007296:	bd80      	pop	{r7, pc}

08007298 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007298:	b480      	push	{r7}
 800729a:	b083      	sub	sp, #12
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80072a0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80072a2:	4618      	mov	r0, r3
 80072a4:	370c      	adds	r7, #12
 80072a6:	46bd      	mov	sp, r7
 80072a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ac:	4770      	bx	lr

080072ae <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80072ae:	b580      	push	{r7, lr}
 80072b0:	b084      	sub	sp, #16
 80072b2:	af00      	add	r7, sp, #0
 80072b4:	6078      	str	r0, [r7, #4]
 80072b6:	460b      	mov	r3, r1
 80072b8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80072ba:	2300      	movs	r3, #0
 80072bc:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d009      	beq.n	80072dc <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	78fa      	ldrb	r2, [r7, #3]
 80072d2:	4611      	mov	r1, r2
 80072d4:	6878      	ldr	r0, [r7, #4]
 80072d6:	4798      	blx	r3
 80072d8:	4603      	mov	r3, r0
 80072da:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80072dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80072de:	4618      	mov	r0, r3
 80072e0:	3710      	adds	r7, #16
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}

080072e6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80072e6:	b580      	push	{r7, lr}
 80072e8:	b084      	sub	sp, #16
 80072ea:	af00      	add	r7, sp, #0
 80072ec:	6078      	str	r0, [r7, #4]
 80072ee:	460b      	mov	r3, r1
 80072f0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80072f2:	2300      	movs	r3, #0
 80072f4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80072fc:	685b      	ldr	r3, [r3, #4]
 80072fe:	78fa      	ldrb	r2, [r7, #3]
 8007300:	4611      	mov	r1, r2
 8007302:	6878      	ldr	r0, [r7, #4]
 8007304:	4798      	blx	r3
 8007306:	4603      	mov	r3, r0
 8007308:	2b00      	cmp	r3, #0
 800730a:	d001      	beq.n	8007310 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800730c:	2303      	movs	r3, #3
 800730e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007310:	7bfb      	ldrb	r3, [r7, #15]
}
 8007312:	4618      	mov	r0, r3
 8007314:	3710      	adds	r7, #16
 8007316:	46bd      	mov	sp, r7
 8007318:	bd80      	pop	{r7, pc}

0800731a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800731a:	b580      	push	{r7, lr}
 800731c:	b084      	sub	sp, #16
 800731e:	af00      	add	r7, sp, #0
 8007320:	6078      	str	r0, [r7, #4]
 8007322:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800732a:	6839      	ldr	r1, [r7, #0]
 800732c:	4618      	mov	r0, r3
 800732e:	f001 f920 	bl	8008572 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2201      	movs	r2, #1
 8007336:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007340:	461a      	mov	r2, r3
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800734e:	f003 031f 	and.w	r3, r3, #31
 8007352:	2b02      	cmp	r3, #2
 8007354:	d01a      	beq.n	800738c <USBD_LL_SetupStage+0x72>
 8007356:	2b02      	cmp	r3, #2
 8007358:	d822      	bhi.n	80073a0 <USBD_LL_SetupStage+0x86>
 800735a:	2b00      	cmp	r3, #0
 800735c:	d002      	beq.n	8007364 <USBD_LL_SetupStage+0x4a>
 800735e:	2b01      	cmp	r3, #1
 8007360:	d00a      	beq.n	8007378 <USBD_LL_SetupStage+0x5e>
 8007362:	e01d      	b.n	80073a0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800736a:	4619      	mov	r1, r3
 800736c:	6878      	ldr	r0, [r7, #4]
 800736e:	f000 fb75 	bl	8007a5c <USBD_StdDevReq>
 8007372:	4603      	mov	r3, r0
 8007374:	73fb      	strb	r3, [r7, #15]
      break;
 8007376:	e020      	b.n	80073ba <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800737e:	4619      	mov	r1, r3
 8007380:	6878      	ldr	r0, [r7, #4]
 8007382:	f000 fbdd 	bl	8007b40 <USBD_StdItfReq>
 8007386:	4603      	mov	r3, r0
 8007388:	73fb      	strb	r3, [r7, #15]
      break;
 800738a:	e016      	b.n	80073ba <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007392:	4619      	mov	r1, r3
 8007394:	6878      	ldr	r0, [r7, #4]
 8007396:	f000 fc3f 	bl	8007c18 <USBD_StdEPReq>
 800739a:	4603      	mov	r3, r0
 800739c:	73fb      	strb	r3, [r7, #15]
      break;
 800739e:	e00c      	b.n	80073ba <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80073a6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80073aa:	b2db      	uxtb	r3, r3
 80073ac:	4619      	mov	r1, r3
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f001 fe16 	bl	8008fe0 <USBD_LL_StallEP>
 80073b4:	4603      	mov	r3, r0
 80073b6:	73fb      	strb	r3, [r7, #15]
      break;
 80073b8:	bf00      	nop
  }

  return ret;
 80073ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80073bc:	4618      	mov	r0, r3
 80073be:	3710      	adds	r7, #16
 80073c0:	46bd      	mov	sp, r7
 80073c2:	bd80      	pop	{r7, pc}

080073c4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b086      	sub	sp, #24
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	60f8      	str	r0, [r7, #12]
 80073cc:	460b      	mov	r3, r1
 80073ce:	607a      	str	r2, [r7, #4]
 80073d0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80073d2:	2300      	movs	r3, #0
 80073d4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80073d6:	7afb      	ldrb	r3, [r7, #11]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d177      	bne.n	80074cc <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80073e2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80073ea:	2b03      	cmp	r3, #3
 80073ec:	f040 80a1 	bne.w	8007532 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 80073f0:	693b      	ldr	r3, [r7, #16]
 80073f2:	685b      	ldr	r3, [r3, #4]
 80073f4:	693a      	ldr	r2, [r7, #16]
 80073f6:	8992      	ldrh	r2, [r2, #12]
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d91c      	bls.n	8007436 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 80073fc:	693b      	ldr	r3, [r7, #16]
 80073fe:	685b      	ldr	r3, [r3, #4]
 8007400:	693a      	ldr	r2, [r7, #16]
 8007402:	8992      	ldrh	r2, [r2, #12]
 8007404:	1a9a      	subs	r2, r3, r2
 8007406:	693b      	ldr	r3, [r7, #16]
 8007408:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800740a:	693b      	ldr	r3, [r7, #16]
 800740c:	691b      	ldr	r3, [r3, #16]
 800740e:	693a      	ldr	r2, [r7, #16]
 8007410:	8992      	ldrh	r2, [r2, #12]
 8007412:	441a      	add	r2, r3
 8007414:	693b      	ldr	r3, [r7, #16]
 8007416:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8007418:	693b      	ldr	r3, [r7, #16]
 800741a:	6919      	ldr	r1, [r3, #16]
 800741c:	693b      	ldr	r3, [r7, #16]
 800741e:	899b      	ldrh	r3, [r3, #12]
 8007420:	461a      	mov	r2, r3
 8007422:	693b      	ldr	r3, [r7, #16]
 8007424:	685b      	ldr	r3, [r3, #4]
 8007426:	4293      	cmp	r3, r2
 8007428:	bf38      	it	cc
 800742a:	4613      	movcc	r3, r2
 800742c:	461a      	mov	r2, r3
 800742e:	68f8      	ldr	r0, [r7, #12]
 8007430:	f001 f9a6 	bl	8008780 <USBD_CtlContinueRx>
 8007434:	e07d      	b.n	8007532 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800743c:	f003 031f 	and.w	r3, r3, #31
 8007440:	2b02      	cmp	r3, #2
 8007442:	d014      	beq.n	800746e <USBD_LL_DataOutStage+0xaa>
 8007444:	2b02      	cmp	r3, #2
 8007446:	d81d      	bhi.n	8007484 <USBD_LL_DataOutStage+0xc0>
 8007448:	2b00      	cmp	r3, #0
 800744a:	d002      	beq.n	8007452 <USBD_LL_DataOutStage+0x8e>
 800744c:	2b01      	cmp	r3, #1
 800744e:	d003      	beq.n	8007458 <USBD_LL_DataOutStage+0x94>
 8007450:	e018      	b.n	8007484 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007452:	2300      	movs	r3, #0
 8007454:	75bb      	strb	r3, [r7, #22]
            break;
 8007456:	e018      	b.n	800748a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800745e:	b2db      	uxtb	r3, r3
 8007460:	4619      	mov	r1, r3
 8007462:	68f8      	ldr	r0, [r7, #12]
 8007464:	f000 fa6e 	bl	8007944 <USBD_CoreFindIF>
 8007468:	4603      	mov	r3, r0
 800746a:	75bb      	strb	r3, [r7, #22]
            break;
 800746c:	e00d      	b.n	800748a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007474:	b2db      	uxtb	r3, r3
 8007476:	4619      	mov	r1, r3
 8007478:	68f8      	ldr	r0, [r7, #12]
 800747a:	f000 fa70 	bl	800795e <USBD_CoreFindEP>
 800747e:	4603      	mov	r3, r0
 8007480:	75bb      	strb	r3, [r7, #22]
            break;
 8007482:	e002      	b.n	800748a <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007484:	2300      	movs	r3, #0
 8007486:	75bb      	strb	r3, [r7, #22]
            break;
 8007488:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800748a:	7dbb      	ldrb	r3, [r7, #22]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d119      	bne.n	80074c4 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007496:	b2db      	uxtb	r3, r3
 8007498:	2b03      	cmp	r3, #3
 800749a:	d113      	bne.n	80074c4 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800749c:	7dba      	ldrb	r2, [r7, #22]
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	32ae      	adds	r2, #174	@ 0xae
 80074a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074a6:	691b      	ldr	r3, [r3, #16]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d00b      	beq.n	80074c4 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 80074ac:	7dba      	ldrb	r2, [r7, #22]
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80074b4:	7dba      	ldrb	r2, [r7, #22]
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	32ae      	adds	r2, #174	@ 0xae
 80074ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074be:	691b      	ldr	r3, [r3, #16]
 80074c0:	68f8      	ldr	r0, [r7, #12]
 80074c2:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80074c4:	68f8      	ldr	r0, [r7, #12]
 80074c6:	f001 f96c 	bl	80087a2 <USBD_CtlSendStatus>
 80074ca:	e032      	b.n	8007532 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80074cc:	7afb      	ldrb	r3, [r7, #11]
 80074ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80074d2:	b2db      	uxtb	r3, r3
 80074d4:	4619      	mov	r1, r3
 80074d6:	68f8      	ldr	r0, [r7, #12]
 80074d8:	f000 fa41 	bl	800795e <USBD_CoreFindEP>
 80074dc:	4603      	mov	r3, r0
 80074de:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80074e0:	7dbb      	ldrb	r3, [r7, #22]
 80074e2:	2bff      	cmp	r3, #255	@ 0xff
 80074e4:	d025      	beq.n	8007532 <USBD_LL_DataOutStage+0x16e>
 80074e6:	7dbb      	ldrb	r3, [r7, #22]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d122      	bne.n	8007532 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80074f2:	b2db      	uxtb	r3, r3
 80074f4:	2b03      	cmp	r3, #3
 80074f6:	d117      	bne.n	8007528 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80074f8:	7dba      	ldrb	r2, [r7, #22]
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	32ae      	adds	r2, #174	@ 0xae
 80074fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007502:	699b      	ldr	r3, [r3, #24]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d00f      	beq.n	8007528 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8007508:	7dba      	ldrb	r2, [r7, #22]
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007510:	7dba      	ldrb	r2, [r7, #22]
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	32ae      	adds	r2, #174	@ 0xae
 8007516:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800751a:	699b      	ldr	r3, [r3, #24]
 800751c:	7afa      	ldrb	r2, [r7, #11]
 800751e:	4611      	mov	r1, r2
 8007520:	68f8      	ldr	r0, [r7, #12]
 8007522:	4798      	blx	r3
 8007524:	4603      	mov	r3, r0
 8007526:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007528:	7dfb      	ldrb	r3, [r7, #23]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d001      	beq.n	8007532 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800752e:	7dfb      	ldrb	r3, [r7, #23]
 8007530:	e000      	b.n	8007534 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8007532:	2300      	movs	r3, #0
}
 8007534:	4618      	mov	r0, r3
 8007536:	3718      	adds	r7, #24
 8007538:	46bd      	mov	sp, r7
 800753a:	bd80      	pop	{r7, pc}

0800753c <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800753c:	b580      	push	{r7, lr}
 800753e:	b086      	sub	sp, #24
 8007540:	af00      	add	r7, sp, #0
 8007542:	60f8      	str	r0, [r7, #12]
 8007544:	460b      	mov	r3, r1
 8007546:	607a      	str	r2, [r7, #4]
 8007548:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800754a:	7afb      	ldrb	r3, [r7, #11]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d178      	bne.n	8007642 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	3314      	adds	r3, #20
 8007554:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800755c:	2b02      	cmp	r3, #2
 800755e:	d163      	bne.n	8007628 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8007560:	693b      	ldr	r3, [r7, #16]
 8007562:	685b      	ldr	r3, [r3, #4]
 8007564:	693a      	ldr	r2, [r7, #16]
 8007566:	8992      	ldrh	r2, [r2, #12]
 8007568:	4293      	cmp	r3, r2
 800756a:	d91c      	bls.n	80075a6 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800756c:	693b      	ldr	r3, [r7, #16]
 800756e:	685b      	ldr	r3, [r3, #4]
 8007570:	693a      	ldr	r2, [r7, #16]
 8007572:	8992      	ldrh	r2, [r2, #12]
 8007574:	1a9a      	subs	r2, r3, r2
 8007576:	693b      	ldr	r3, [r7, #16]
 8007578:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800757a:	693b      	ldr	r3, [r7, #16]
 800757c:	691b      	ldr	r3, [r3, #16]
 800757e:	693a      	ldr	r2, [r7, #16]
 8007580:	8992      	ldrh	r2, [r2, #12]
 8007582:	441a      	add	r2, r3
 8007584:	693b      	ldr	r3, [r7, #16]
 8007586:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8007588:	693b      	ldr	r3, [r7, #16]
 800758a:	6919      	ldr	r1, [r3, #16]
 800758c:	693b      	ldr	r3, [r7, #16]
 800758e:	685b      	ldr	r3, [r3, #4]
 8007590:	461a      	mov	r2, r3
 8007592:	68f8      	ldr	r0, [r7, #12]
 8007594:	f001 f8c2 	bl	800871c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007598:	2300      	movs	r3, #0
 800759a:	2200      	movs	r2, #0
 800759c:	2100      	movs	r1, #0
 800759e:	68f8      	ldr	r0, [r7, #12]
 80075a0:	f001 fdc8 	bl	8009134 <USBD_LL_PrepareReceive>
 80075a4:	e040      	b.n	8007628 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80075a6:	693b      	ldr	r3, [r7, #16]
 80075a8:	899b      	ldrh	r3, [r3, #12]
 80075aa:	461a      	mov	r2, r3
 80075ac:	693b      	ldr	r3, [r7, #16]
 80075ae:	685b      	ldr	r3, [r3, #4]
 80075b0:	429a      	cmp	r2, r3
 80075b2:	d11c      	bne.n	80075ee <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 80075b4:	693b      	ldr	r3, [r7, #16]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	693a      	ldr	r2, [r7, #16]
 80075ba:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80075bc:	4293      	cmp	r3, r2
 80075be:	d316      	bcc.n	80075ee <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 80075c0:	693b      	ldr	r3, [r7, #16]
 80075c2:	681a      	ldr	r2, [r3, #0]
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80075ca:	429a      	cmp	r2, r3
 80075cc:	d20f      	bcs.n	80075ee <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80075ce:	2200      	movs	r2, #0
 80075d0:	2100      	movs	r1, #0
 80075d2:	68f8      	ldr	r0, [r7, #12]
 80075d4:	f001 f8a2 	bl	800871c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	2200      	movs	r2, #0
 80075dc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80075e0:	2300      	movs	r3, #0
 80075e2:	2200      	movs	r2, #0
 80075e4:	2100      	movs	r1, #0
 80075e6:	68f8      	ldr	r0, [r7, #12]
 80075e8:	f001 fda4 	bl	8009134 <USBD_LL_PrepareReceive>
 80075ec:	e01c      	b.n	8007628 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075f4:	b2db      	uxtb	r3, r3
 80075f6:	2b03      	cmp	r3, #3
 80075f8:	d10f      	bne.n	800761a <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007600:	68db      	ldr	r3, [r3, #12]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d009      	beq.n	800761a <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	2200      	movs	r2, #0
 800760a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007614:	68db      	ldr	r3, [r3, #12]
 8007616:	68f8      	ldr	r0, [r7, #12]
 8007618:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800761a:	2180      	movs	r1, #128	@ 0x80
 800761c:	68f8      	ldr	r0, [r7, #12]
 800761e:	f001 fcdf 	bl	8008fe0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007622:	68f8      	ldr	r0, [r7, #12]
 8007624:	f001 f8d0 	bl	80087c8 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800762e:	2b00      	cmp	r3, #0
 8007630:	d03a      	beq.n	80076a8 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8007632:	68f8      	ldr	r0, [r7, #12]
 8007634:	f7ff fe30 	bl	8007298 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	2200      	movs	r2, #0
 800763c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007640:	e032      	b.n	80076a8 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007642:	7afb      	ldrb	r3, [r7, #11]
 8007644:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007648:	b2db      	uxtb	r3, r3
 800764a:	4619      	mov	r1, r3
 800764c:	68f8      	ldr	r0, [r7, #12]
 800764e:	f000 f986 	bl	800795e <USBD_CoreFindEP>
 8007652:	4603      	mov	r3, r0
 8007654:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007656:	7dfb      	ldrb	r3, [r7, #23]
 8007658:	2bff      	cmp	r3, #255	@ 0xff
 800765a:	d025      	beq.n	80076a8 <USBD_LL_DataInStage+0x16c>
 800765c:	7dfb      	ldrb	r3, [r7, #23]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d122      	bne.n	80076a8 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007668:	b2db      	uxtb	r3, r3
 800766a:	2b03      	cmp	r3, #3
 800766c:	d11c      	bne.n	80076a8 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800766e:	7dfa      	ldrb	r2, [r7, #23]
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	32ae      	adds	r2, #174	@ 0xae
 8007674:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007678:	695b      	ldr	r3, [r3, #20]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d014      	beq.n	80076a8 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800767e:	7dfa      	ldrb	r2, [r7, #23]
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007686:	7dfa      	ldrb	r2, [r7, #23]
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	32ae      	adds	r2, #174	@ 0xae
 800768c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007690:	695b      	ldr	r3, [r3, #20]
 8007692:	7afa      	ldrb	r2, [r7, #11]
 8007694:	4611      	mov	r1, r2
 8007696:	68f8      	ldr	r0, [r7, #12]
 8007698:	4798      	blx	r3
 800769a:	4603      	mov	r3, r0
 800769c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800769e:	7dbb      	ldrb	r3, [r7, #22]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d001      	beq.n	80076a8 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 80076a4:	7dbb      	ldrb	r3, [r7, #22]
 80076a6:	e000      	b.n	80076aa <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 80076a8:	2300      	movs	r3, #0
}
 80076aa:	4618      	mov	r0, r3
 80076ac:	3718      	adds	r7, #24
 80076ae:	46bd      	mov	sp, r7
 80076b0:	bd80      	pop	{r7, pc}

080076b2 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80076b2:	b580      	push	{r7, lr}
 80076b4:	b084      	sub	sp, #16
 80076b6:	af00      	add	r7, sp, #0
 80076b8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80076ba:	2300      	movs	r3, #0
 80076bc:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2201      	movs	r2, #1
 80076c2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2200      	movs	r2, #0
 80076ca:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2200      	movs	r2, #0
 80076d2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2200      	movs	r2, #0
 80076d8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2200      	movs	r2, #0
 80076e0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d014      	beq.n	8007718 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80076f4:	685b      	ldr	r3, [r3, #4]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d00e      	beq.n	8007718 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007700:	685b      	ldr	r3, [r3, #4]
 8007702:	687a      	ldr	r2, [r7, #4]
 8007704:	6852      	ldr	r2, [r2, #4]
 8007706:	b2d2      	uxtb	r2, r2
 8007708:	4611      	mov	r1, r2
 800770a:	6878      	ldr	r0, [r7, #4]
 800770c:	4798      	blx	r3
 800770e:	4603      	mov	r3, r0
 8007710:	2b00      	cmp	r3, #0
 8007712:	d001      	beq.n	8007718 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007714:	2303      	movs	r3, #3
 8007716:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007718:	2340      	movs	r3, #64	@ 0x40
 800771a:	2200      	movs	r2, #0
 800771c:	2100      	movs	r1, #0
 800771e:	6878      	ldr	r0, [r7, #4]
 8007720:	f001 fc19 	bl	8008f56 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2201      	movs	r2, #1
 8007728:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2240      	movs	r2, #64	@ 0x40
 8007730:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007734:	2340      	movs	r3, #64	@ 0x40
 8007736:	2200      	movs	r2, #0
 8007738:	2180      	movs	r1, #128	@ 0x80
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	f001 fc0b 	bl	8008f56 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2201      	movs	r2, #1
 8007744:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2240      	movs	r2, #64	@ 0x40
 800774c:	841a      	strh	r2, [r3, #32]

  return ret;
 800774e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007750:	4618      	mov	r0, r3
 8007752:	3710      	adds	r7, #16
 8007754:	46bd      	mov	sp, r7
 8007756:	bd80      	pop	{r7, pc}

08007758 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007758:	b480      	push	{r7}
 800775a:	b083      	sub	sp, #12
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
 8007760:	460b      	mov	r3, r1
 8007762:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	78fa      	ldrb	r2, [r7, #3]
 8007768:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800776a:	2300      	movs	r3, #0
}
 800776c:	4618      	mov	r0, r3
 800776e:	370c      	adds	r7, #12
 8007770:	46bd      	mov	sp, r7
 8007772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007776:	4770      	bx	lr

08007778 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007778:	b480      	push	{r7}
 800777a:	b083      	sub	sp, #12
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007786:	b2db      	uxtb	r3, r3
 8007788:	2b04      	cmp	r3, #4
 800778a:	d006      	beq.n	800779a <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007792:	b2da      	uxtb	r2, r3
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2204      	movs	r2, #4
 800779e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80077a2:	2300      	movs	r3, #0
}
 80077a4:	4618      	mov	r0, r3
 80077a6:	370c      	adds	r7, #12
 80077a8:	46bd      	mov	sp, r7
 80077aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ae:	4770      	bx	lr

080077b0 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80077b0:	b480      	push	{r7}
 80077b2:	b083      	sub	sp, #12
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80077be:	b2db      	uxtb	r3, r3
 80077c0:	2b04      	cmp	r3, #4
 80077c2:	d106      	bne.n	80077d2 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80077ca:	b2da      	uxtb	r2, r3
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80077d2:	2300      	movs	r3, #0
}
 80077d4:	4618      	mov	r0, r3
 80077d6:	370c      	adds	r7, #12
 80077d8:	46bd      	mov	sp, r7
 80077da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077de:	4770      	bx	lr

080077e0 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b082      	sub	sp, #8
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80077ee:	b2db      	uxtb	r3, r3
 80077f0:	2b03      	cmp	r3, #3
 80077f2:	d110      	bne.n	8007816 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d00b      	beq.n	8007816 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007804:	69db      	ldr	r3, [r3, #28]
 8007806:	2b00      	cmp	r3, #0
 8007808:	d005      	beq.n	8007816 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007810:	69db      	ldr	r3, [r3, #28]
 8007812:	6878      	ldr	r0, [r7, #4]
 8007814:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007816:	2300      	movs	r3, #0
}
 8007818:	4618      	mov	r0, r3
 800781a:	3708      	adds	r7, #8
 800781c:	46bd      	mov	sp, r7
 800781e:	bd80      	pop	{r7, pc}

08007820 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b082      	sub	sp, #8
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
 8007828:	460b      	mov	r3, r1
 800782a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	32ae      	adds	r2, #174	@ 0xae
 8007836:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d101      	bne.n	8007842 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800783e:	2303      	movs	r3, #3
 8007840:	e01c      	b.n	800787c <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007848:	b2db      	uxtb	r3, r3
 800784a:	2b03      	cmp	r3, #3
 800784c:	d115      	bne.n	800787a <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	32ae      	adds	r2, #174	@ 0xae
 8007858:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800785c:	6a1b      	ldr	r3, [r3, #32]
 800785e:	2b00      	cmp	r3, #0
 8007860:	d00b      	beq.n	800787a <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	32ae      	adds	r2, #174	@ 0xae
 800786c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007870:	6a1b      	ldr	r3, [r3, #32]
 8007872:	78fa      	ldrb	r2, [r7, #3]
 8007874:	4611      	mov	r1, r2
 8007876:	6878      	ldr	r0, [r7, #4]
 8007878:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800787a:	2300      	movs	r3, #0
}
 800787c:	4618      	mov	r0, r3
 800787e:	3708      	adds	r7, #8
 8007880:	46bd      	mov	sp, r7
 8007882:	bd80      	pop	{r7, pc}

08007884 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007884:	b580      	push	{r7, lr}
 8007886:	b082      	sub	sp, #8
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
 800788c:	460b      	mov	r3, r1
 800788e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	32ae      	adds	r2, #174	@ 0xae
 800789a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d101      	bne.n	80078a6 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80078a2:	2303      	movs	r3, #3
 80078a4:	e01c      	b.n	80078e0 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80078ac:	b2db      	uxtb	r3, r3
 80078ae:	2b03      	cmp	r3, #3
 80078b0:	d115      	bne.n	80078de <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	32ae      	adds	r2, #174	@ 0xae
 80078bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d00b      	beq.n	80078de <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	32ae      	adds	r2, #174	@ 0xae
 80078d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078d6:	78fa      	ldrb	r2, [r7, #3]
 80078d8:	4611      	mov	r1, r2
 80078da:	6878      	ldr	r0, [r7, #4]
 80078dc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80078de:	2300      	movs	r3, #0
}
 80078e0:	4618      	mov	r0, r3
 80078e2:	3708      	adds	r7, #8
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd80      	pop	{r7, pc}

080078e8 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80078e8:	b480      	push	{r7}
 80078ea:	b083      	sub	sp, #12
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80078f0:	2300      	movs	r3, #0
}
 80078f2:	4618      	mov	r0, r3
 80078f4:	370c      	adds	r7, #12
 80078f6:	46bd      	mov	sp, r7
 80078f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fc:	4770      	bx	lr

080078fe <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80078fe:	b580      	push	{r7, lr}
 8007900:	b084      	sub	sp, #16
 8007902:	af00      	add	r7, sp, #0
 8007904:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8007906:	2300      	movs	r3, #0
 8007908:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2201      	movs	r2, #1
 800790e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007918:	2b00      	cmp	r3, #0
 800791a:	d00e      	beq.n	800793a <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007922:	685b      	ldr	r3, [r3, #4]
 8007924:	687a      	ldr	r2, [r7, #4]
 8007926:	6852      	ldr	r2, [r2, #4]
 8007928:	b2d2      	uxtb	r2, r2
 800792a:	4611      	mov	r1, r2
 800792c:	6878      	ldr	r0, [r7, #4]
 800792e:	4798      	blx	r3
 8007930:	4603      	mov	r3, r0
 8007932:	2b00      	cmp	r3, #0
 8007934:	d001      	beq.n	800793a <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8007936:	2303      	movs	r3, #3
 8007938:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800793a:	7bfb      	ldrb	r3, [r7, #15]
}
 800793c:	4618      	mov	r0, r3
 800793e:	3710      	adds	r7, #16
 8007940:	46bd      	mov	sp, r7
 8007942:	bd80      	pop	{r7, pc}

08007944 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007944:	b480      	push	{r7}
 8007946:	b083      	sub	sp, #12
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
 800794c:	460b      	mov	r3, r1
 800794e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007950:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007952:	4618      	mov	r0, r3
 8007954:	370c      	adds	r7, #12
 8007956:	46bd      	mov	sp, r7
 8007958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795c:	4770      	bx	lr

0800795e <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800795e:	b480      	push	{r7}
 8007960:	b083      	sub	sp, #12
 8007962:	af00      	add	r7, sp, #0
 8007964:	6078      	str	r0, [r7, #4]
 8007966:	460b      	mov	r3, r1
 8007968:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800796a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800796c:	4618      	mov	r0, r3
 800796e:	370c      	adds	r7, #12
 8007970:	46bd      	mov	sp, r7
 8007972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007976:	4770      	bx	lr

08007978 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b086      	sub	sp, #24
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
 8007980:	460b      	mov	r3, r1
 8007982:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800798c:	2300      	movs	r3, #0
 800798e:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	885b      	ldrh	r3, [r3, #2]
 8007994:	b29b      	uxth	r3, r3
 8007996:	68fa      	ldr	r2, [r7, #12]
 8007998:	7812      	ldrb	r2, [r2, #0]
 800799a:	4293      	cmp	r3, r2
 800799c:	d91f      	bls.n	80079de <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	781b      	ldrb	r3, [r3, #0]
 80079a2:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80079a4:	e013      	b.n	80079ce <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80079a6:	f107 030a 	add.w	r3, r7, #10
 80079aa:	4619      	mov	r1, r3
 80079ac:	6978      	ldr	r0, [r7, #20]
 80079ae:	f000 f81b 	bl	80079e8 <USBD_GetNextDesc>
 80079b2:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80079b4:	697b      	ldr	r3, [r7, #20]
 80079b6:	785b      	ldrb	r3, [r3, #1]
 80079b8:	2b05      	cmp	r3, #5
 80079ba:	d108      	bne.n	80079ce <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80079bc:	697b      	ldr	r3, [r7, #20]
 80079be:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80079c0:	693b      	ldr	r3, [r7, #16]
 80079c2:	789b      	ldrb	r3, [r3, #2]
 80079c4:	78fa      	ldrb	r2, [r7, #3]
 80079c6:	429a      	cmp	r2, r3
 80079c8:	d008      	beq.n	80079dc <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80079ca:	2300      	movs	r3, #0
 80079cc:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	885b      	ldrh	r3, [r3, #2]
 80079d2:	b29a      	uxth	r2, r3
 80079d4:	897b      	ldrh	r3, [r7, #10]
 80079d6:	429a      	cmp	r2, r3
 80079d8:	d8e5      	bhi.n	80079a6 <USBD_GetEpDesc+0x2e>
 80079da:	e000      	b.n	80079de <USBD_GetEpDesc+0x66>
          break;
 80079dc:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80079de:	693b      	ldr	r3, [r7, #16]
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	3718      	adds	r7, #24
 80079e4:	46bd      	mov	sp, r7
 80079e6:	bd80      	pop	{r7, pc}

080079e8 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80079e8:	b480      	push	{r7}
 80079ea:	b085      	sub	sp, #20
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
 80079f0:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	881b      	ldrh	r3, [r3, #0]
 80079fa:	68fa      	ldr	r2, [r7, #12]
 80079fc:	7812      	ldrb	r2, [r2, #0]
 80079fe:	4413      	add	r3, r2
 8007a00:	b29a      	uxth	r2, r3
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	781b      	ldrb	r3, [r3, #0]
 8007a0a:	461a      	mov	r2, r3
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	4413      	add	r3, r2
 8007a10:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007a12:	68fb      	ldr	r3, [r7, #12]
}
 8007a14:	4618      	mov	r0, r3
 8007a16:	3714      	adds	r7, #20
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1e:	4770      	bx	lr

08007a20 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8007a20:	b480      	push	{r7}
 8007a22:	b087      	sub	sp, #28
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8007a2c:	697b      	ldr	r3, [r7, #20]
 8007a2e:	781b      	ldrb	r3, [r3, #0]
 8007a30:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007a32:	697b      	ldr	r3, [r7, #20]
 8007a34:	3301      	adds	r3, #1
 8007a36:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007a38:	697b      	ldr	r3, [r7, #20]
 8007a3a:	781b      	ldrb	r3, [r3, #0]
 8007a3c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007a3e:	8a3b      	ldrh	r3, [r7, #16]
 8007a40:	021b      	lsls	r3, r3, #8
 8007a42:	b21a      	sxth	r2, r3
 8007a44:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007a48:	4313      	orrs	r3, r2
 8007a4a:	b21b      	sxth	r3, r3
 8007a4c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8007a4e:	89fb      	ldrh	r3, [r7, #14]
}
 8007a50:	4618      	mov	r0, r3
 8007a52:	371c      	adds	r7, #28
 8007a54:	46bd      	mov	sp, r7
 8007a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5a:	4770      	bx	lr

08007a5c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b084      	sub	sp, #16
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
 8007a64:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007a66:	2300      	movs	r3, #0
 8007a68:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007a6a:	683b      	ldr	r3, [r7, #0]
 8007a6c:	781b      	ldrb	r3, [r3, #0]
 8007a6e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007a72:	2b40      	cmp	r3, #64	@ 0x40
 8007a74:	d005      	beq.n	8007a82 <USBD_StdDevReq+0x26>
 8007a76:	2b40      	cmp	r3, #64	@ 0x40
 8007a78:	d857      	bhi.n	8007b2a <USBD_StdDevReq+0xce>
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d00f      	beq.n	8007a9e <USBD_StdDevReq+0x42>
 8007a7e:	2b20      	cmp	r3, #32
 8007a80:	d153      	bne.n	8007b2a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	32ae      	adds	r2, #174	@ 0xae
 8007a8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a90:	689b      	ldr	r3, [r3, #8]
 8007a92:	6839      	ldr	r1, [r7, #0]
 8007a94:	6878      	ldr	r0, [r7, #4]
 8007a96:	4798      	blx	r3
 8007a98:	4603      	mov	r3, r0
 8007a9a:	73fb      	strb	r3, [r7, #15]
      break;
 8007a9c:	e04a      	b.n	8007b34 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007a9e:	683b      	ldr	r3, [r7, #0]
 8007aa0:	785b      	ldrb	r3, [r3, #1]
 8007aa2:	2b09      	cmp	r3, #9
 8007aa4:	d83b      	bhi.n	8007b1e <USBD_StdDevReq+0xc2>
 8007aa6:	a201      	add	r2, pc, #4	@ (adr r2, 8007aac <USBD_StdDevReq+0x50>)
 8007aa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aac:	08007b01 	.word	0x08007b01
 8007ab0:	08007b15 	.word	0x08007b15
 8007ab4:	08007b1f 	.word	0x08007b1f
 8007ab8:	08007b0b 	.word	0x08007b0b
 8007abc:	08007b1f 	.word	0x08007b1f
 8007ac0:	08007adf 	.word	0x08007adf
 8007ac4:	08007ad5 	.word	0x08007ad5
 8007ac8:	08007b1f 	.word	0x08007b1f
 8007acc:	08007af7 	.word	0x08007af7
 8007ad0:	08007ae9 	.word	0x08007ae9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007ad4:	6839      	ldr	r1, [r7, #0]
 8007ad6:	6878      	ldr	r0, [r7, #4]
 8007ad8:	f000 fa3e 	bl	8007f58 <USBD_GetDescriptor>
          break;
 8007adc:	e024      	b.n	8007b28 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007ade:	6839      	ldr	r1, [r7, #0]
 8007ae0:	6878      	ldr	r0, [r7, #4]
 8007ae2:	f000 fba3 	bl	800822c <USBD_SetAddress>
          break;
 8007ae6:	e01f      	b.n	8007b28 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007ae8:	6839      	ldr	r1, [r7, #0]
 8007aea:	6878      	ldr	r0, [r7, #4]
 8007aec:	f000 fbe2 	bl	80082b4 <USBD_SetConfig>
 8007af0:	4603      	mov	r3, r0
 8007af2:	73fb      	strb	r3, [r7, #15]
          break;
 8007af4:	e018      	b.n	8007b28 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007af6:	6839      	ldr	r1, [r7, #0]
 8007af8:	6878      	ldr	r0, [r7, #4]
 8007afa:	f000 fc85 	bl	8008408 <USBD_GetConfig>
          break;
 8007afe:	e013      	b.n	8007b28 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007b00:	6839      	ldr	r1, [r7, #0]
 8007b02:	6878      	ldr	r0, [r7, #4]
 8007b04:	f000 fcb6 	bl	8008474 <USBD_GetStatus>
          break;
 8007b08:	e00e      	b.n	8007b28 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007b0a:	6839      	ldr	r1, [r7, #0]
 8007b0c:	6878      	ldr	r0, [r7, #4]
 8007b0e:	f000 fce5 	bl	80084dc <USBD_SetFeature>
          break;
 8007b12:	e009      	b.n	8007b28 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007b14:	6839      	ldr	r1, [r7, #0]
 8007b16:	6878      	ldr	r0, [r7, #4]
 8007b18:	f000 fd09 	bl	800852e <USBD_ClrFeature>
          break;
 8007b1c:	e004      	b.n	8007b28 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8007b1e:	6839      	ldr	r1, [r7, #0]
 8007b20:	6878      	ldr	r0, [r7, #4]
 8007b22:	f000 fd60 	bl	80085e6 <USBD_CtlError>
          break;
 8007b26:	bf00      	nop
      }
      break;
 8007b28:	e004      	b.n	8007b34 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8007b2a:	6839      	ldr	r1, [r7, #0]
 8007b2c:	6878      	ldr	r0, [r7, #4]
 8007b2e:	f000 fd5a 	bl	80085e6 <USBD_CtlError>
      break;
 8007b32:	bf00      	nop
  }

  return ret;
 8007b34:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b36:	4618      	mov	r0, r3
 8007b38:	3710      	adds	r7, #16
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	bd80      	pop	{r7, pc}
 8007b3e:	bf00      	nop

08007b40 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b084      	sub	sp, #16
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
 8007b48:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007b4e:	683b      	ldr	r3, [r7, #0]
 8007b50:	781b      	ldrb	r3, [r3, #0]
 8007b52:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007b56:	2b40      	cmp	r3, #64	@ 0x40
 8007b58:	d005      	beq.n	8007b66 <USBD_StdItfReq+0x26>
 8007b5a:	2b40      	cmp	r3, #64	@ 0x40
 8007b5c:	d852      	bhi.n	8007c04 <USBD_StdItfReq+0xc4>
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d001      	beq.n	8007b66 <USBD_StdItfReq+0x26>
 8007b62:	2b20      	cmp	r3, #32
 8007b64:	d14e      	bne.n	8007c04 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b6c:	b2db      	uxtb	r3, r3
 8007b6e:	3b01      	subs	r3, #1
 8007b70:	2b02      	cmp	r3, #2
 8007b72:	d840      	bhi.n	8007bf6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	889b      	ldrh	r3, [r3, #4]
 8007b78:	b2db      	uxtb	r3, r3
 8007b7a:	2b01      	cmp	r3, #1
 8007b7c:	d836      	bhi.n	8007bec <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8007b7e:	683b      	ldr	r3, [r7, #0]
 8007b80:	889b      	ldrh	r3, [r3, #4]
 8007b82:	b2db      	uxtb	r3, r3
 8007b84:	4619      	mov	r1, r3
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	f7ff fedc 	bl	8007944 <USBD_CoreFindIF>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007b90:	7bbb      	ldrb	r3, [r7, #14]
 8007b92:	2bff      	cmp	r3, #255	@ 0xff
 8007b94:	d01d      	beq.n	8007bd2 <USBD_StdItfReq+0x92>
 8007b96:	7bbb      	ldrb	r3, [r7, #14]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d11a      	bne.n	8007bd2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8007b9c:	7bba      	ldrb	r2, [r7, #14]
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	32ae      	adds	r2, #174	@ 0xae
 8007ba2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ba6:	689b      	ldr	r3, [r3, #8]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d00f      	beq.n	8007bcc <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8007bac:	7bba      	ldrb	r2, [r7, #14]
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007bb4:	7bba      	ldrb	r2, [r7, #14]
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	32ae      	adds	r2, #174	@ 0xae
 8007bba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bbe:	689b      	ldr	r3, [r3, #8]
 8007bc0:	6839      	ldr	r1, [r7, #0]
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	4798      	blx	r3
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007bca:	e004      	b.n	8007bd6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8007bcc:	2303      	movs	r3, #3
 8007bce:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007bd0:	e001      	b.n	8007bd6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8007bd2:	2303      	movs	r3, #3
 8007bd4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	88db      	ldrh	r3, [r3, #6]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d110      	bne.n	8007c00 <USBD_StdItfReq+0xc0>
 8007bde:	7bfb      	ldrb	r3, [r7, #15]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d10d      	bne.n	8007c00 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007be4:	6878      	ldr	r0, [r7, #4]
 8007be6:	f000 fddc 	bl	80087a2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007bea:	e009      	b.n	8007c00 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8007bec:	6839      	ldr	r1, [r7, #0]
 8007bee:	6878      	ldr	r0, [r7, #4]
 8007bf0:	f000 fcf9 	bl	80085e6 <USBD_CtlError>
          break;
 8007bf4:	e004      	b.n	8007c00 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007bf6:	6839      	ldr	r1, [r7, #0]
 8007bf8:	6878      	ldr	r0, [r7, #4]
 8007bfa:	f000 fcf4 	bl	80085e6 <USBD_CtlError>
          break;
 8007bfe:	e000      	b.n	8007c02 <USBD_StdItfReq+0xc2>
          break;
 8007c00:	bf00      	nop
      }
      break;
 8007c02:	e004      	b.n	8007c0e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007c04:	6839      	ldr	r1, [r7, #0]
 8007c06:	6878      	ldr	r0, [r7, #4]
 8007c08:	f000 fced 	bl	80085e6 <USBD_CtlError>
      break;
 8007c0c:	bf00      	nop
  }

  return ret;
 8007c0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c10:	4618      	mov	r0, r3
 8007c12:	3710      	adds	r7, #16
 8007c14:	46bd      	mov	sp, r7
 8007c16:	bd80      	pop	{r7, pc}

08007c18 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b084      	sub	sp, #16
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
 8007c20:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8007c22:	2300      	movs	r3, #0
 8007c24:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	889b      	ldrh	r3, [r3, #4]
 8007c2a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	781b      	ldrb	r3, [r3, #0]
 8007c30:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007c34:	2b40      	cmp	r3, #64	@ 0x40
 8007c36:	d007      	beq.n	8007c48 <USBD_StdEPReq+0x30>
 8007c38:	2b40      	cmp	r3, #64	@ 0x40
 8007c3a:	f200 8181 	bhi.w	8007f40 <USBD_StdEPReq+0x328>
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d02a      	beq.n	8007c98 <USBD_StdEPReq+0x80>
 8007c42:	2b20      	cmp	r3, #32
 8007c44:	f040 817c 	bne.w	8007f40 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007c48:	7bbb      	ldrb	r3, [r7, #14]
 8007c4a:	4619      	mov	r1, r3
 8007c4c:	6878      	ldr	r0, [r7, #4]
 8007c4e:	f7ff fe86 	bl	800795e <USBD_CoreFindEP>
 8007c52:	4603      	mov	r3, r0
 8007c54:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007c56:	7b7b      	ldrb	r3, [r7, #13]
 8007c58:	2bff      	cmp	r3, #255	@ 0xff
 8007c5a:	f000 8176 	beq.w	8007f4a <USBD_StdEPReq+0x332>
 8007c5e:	7b7b      	ldrb	r3, [r7, #13]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	f040 8172 	bne.w	8007f4a <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8007c66:	7b7a      	ldrb	r2, [r7, #13]
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8007c6e:	7b7a      	ldrb	r2, [r7, #13]
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	32ae      	adds	r2, #174	@ 0xae
 8007c74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c78:	689b      	ldr	r3, [r3, #8]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	f000 8165 	beq.w	8007f4a <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8007c80:	7b7a      	ldrb	r2, [r7, #13]
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	32ae      	adds	r2, #174	@ 0xae
 8007c86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c8a:	689b      	ldr	r3, [r3, #8]
 8007c8c:	6839      	ldr	r1, [r7, #0]
 8007c8e:	6878      	ldr	r0, [r7, #4]
 8007c90:	4798      	blx	r3
 8007c92:	4603      	mov	r3, r0
 8007c94:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007c96:	e158      	b.n	8007f4a <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007c98:	683b      	ldr	r3, [r7, #0]
 8007c9a:	785b      	ldrb	r3, [r3, #1]
 8007c9c:	2b03      	cmp	r3, #3
 8007c9e:	d008      	beq.n	8007cb2 <USBD_StdEPReq+0x9a>
 8007ca0:	2b03      	cmp	r3, #3
 8007ca2:	f300 8147 	bgt.w	8007f34 <USBD_StdEPReq+0x31c>
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	f000 809b 	beq.w	8007de2 <USBD_StdEPReq+0x1ca>
 8007cac:	2b01      	cmp	r3, #1
 8007cae:	d03c      	beq.n	8007d2a <USBD_StdEPReq+0x112>
 8007cb0:	e140      	b.n	8007f34 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007cb8:	b2db      	uxtb	r3, r3
 8007cba:	2b02      	cmp	r3, #2
 8007cbc:	d002      	beq.n	8007cc4 <USBD_StdEPReq+0xac>
 8007cbe:	2b03      	cmp	r3, #3
 8007cc0:	d016      	beq.n	8007cf0 <USBD_StdEPReq+0xd8>
 8007cc2:	e02c      	b.n	8007d1e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007cc4:	7bbb      	ldrb	r3, [r7, #14]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d00d      	beq.n	8007ce6 <USBD_StdEPReq+0xce>
 8007cca:	7bbb      	ldrb	r3, [r7, #14]
 8007ccc:	2b80      	cmp	r3, #128	@ 0x80
 8007cce:	d00a      	beq.n	8007ce6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007cd0:	7bbb      	ldrb	r3, [r7, #14]
 8007cd2:	4619      	mov	r1, r3
 8007cd4:	6878      	ldr	r0, [r7, #4]
 8007cd6:	f001 f983 	bl	8008fe0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007cda:	2180      	movs	r1, #128	@ 0x80
 8007cdc:	6878      	ldr	r0, [r7, #4]
 8007cde:	f001 f97f 	bl	8008fe0 <USBD_LL_StallEP>
 8007ce2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007ce4:	e020      	b.n	8007d28 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8007ce6:	6839      	ldr	r1, [r7, #0]
 8007ce8:	6878      	ldr	r0, [r7, #4]
 8007cea:	f000 fc7c 	bl	80085e6 <USBD_CtlError>
              break;
 8007cee:	e01b      	b.n	8007d28 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	885b      	ldrh	r3, [r3, #2]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d10e      	bne.n	8007d16 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007cf8:	7bbb      	ldrb	r3, [r7, #14]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d00b      	beq.n	8007d16 <USBD_StdEPReq+0xfe>
 8007cfe:	7bbb      	ldrb	r3, [r7, #14]
 8007d00:	2b80      	cmp	r3, #128	@ 0x80
 8007d02:	d008      	beq.n	8007d16 <USBD_StdEPReq+0xfe>
 8007d04:	683b      	ldr	r3, [r7, #0]
 8007d06:	88db      	ldrh	r3, [r3, #6]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d104      	bne.n	8007d16 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007d0c:	7bbb      	ldrb	r3, [r7, #14]
 8007d0e:	4619      	mov	r1, r3
 8007d10:	6878      	ldr	r0, [r7, #4]
 8007d12:	f001 f965 	bl	8008fe0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007d16:	6878      	ldr	r0, [r7, #4]
 8007d18:	f000 fd43 	bl	80087a2 <USBD_CtlSendStatus>

              break;
 8007d1c:	e004      	b.n	8007d28 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8007d1e:	6839      	ldr	r1, [r7, #0]
 8007d20:	6878      	ldr	r0, [r7, #4]
 8007d22:	f000 fc60 	bl	80085e6 <USBD_CtlError>
              break;
 8007d26:	bf00      	nop
          }
          break;
 8007d28:	e109      	b.n	8007f3e <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d30:	b2db      	uxtb	r3, r3
 8007d32:	2b02      	cmp	r3, #2
 8007d34:	d002      	beq.n	8007d3c <USBD_StdEPReq+0x124>
 8007d36:	2b03      	cmp	r3, #3
 8007d38:	d016      	beq.n	8007d68 <USBD_StdEPReq+0x150>
 8007d3a:	e04b      	b.n	8007dd4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007d3c:	7bbb      	ldrb	r3, [r7, #14]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d00d      	beq.n	8007d5e <USBD_StdEPReq+0x146>
 8007d42:	7bbb      	ldrb	r3, [r7, #14]
 8007d44:	2b80      	cmp	r3, #128	@ 0x80
 8007d46:	d00a      	beq.n	8007d5e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007d48:	7bbb      	ldrb	r3, [r7, #14]
 8007d4a:	4619      	mov	r1, r3
 8007d4c:	6878      	ldr	r0, [r7, #4]
 8007d4e:	f001 f947 	bl	8008fe0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007d52:	2180      	movs	r1, #128	@ 0x80
 8007d54:	6878      	ldr	r0, [r7, #4]
 8007d56:	f001 f943 	bl	8008fe0 <USBD_LL_StallEP>
 8007d5a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007d5c:	e040      	b.n	8007de0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8007d5e:	6839      	ldr	r1, [r7, #0]
 8007d60:	6878      	ldr	r0, [r7, #4]
 8007d62:	f000 fc40 	bl	80085e6 <USBD_CtlError>
              break;
 8007d66:	e03b      	b.n	8007de0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	885b      	ldrh	r3, [r3, #2]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d136      	bne.n	8007dde <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007d70:	7bbb      	ldrb	r3, [r7, #14]
 8007d72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d004      	beq.n	8007d84 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007d7a:	7bbb      	ldrb	r3, [r7, #14]
 8007d7c:	4619      	mov	r1, r3
 8007d7e:	6878      	ldr	r0, [r7, #4]
 8007d80:	f001 f94d 	bl	800901e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007d84:	6878      	ldr	r0, [r7, #4]
 8007d86:	f000 fd0c 	bl	80087a2 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8007d8a:	7bbb      	ldrb	r3, [r7, #14]
 8007d8c:	4619      	mov	r1, r3
 8007d8e:	6878      	ldr	r0, [r7, #4]
 8007d90:	f7ff fde5 	bl	800795e <USBD_CoreFindEP>
 8007d94:	4603      	mov	r3, r0
 8007d96:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007d98:	7b7b      	ldrb	r3, [r7, #13]
 8007d9a:	2bff      	cmp	r3, #255	@ 0xff
 8007d9c:	d01f      	beq.n	8007dde <USBD_StdEPReq+0x1c6>
 8007d9e:	7b7b      	ldrb	r3, [r7, #13]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d11c      	bne.n	8007dde <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8007da4:	7b7a      	ldrb	r2, [r7, #13]
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8007dac:	7b7a      	ldrb	r2, [r7, #13]
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	32ae      	adds	r2, #174	@ 0xae
 8007db2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007db6:	689b      	ldr	r3, [r3, #8]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d010      	beq.n	8007dde <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007dbc:	7b7a      	ldrb	r2, [r7, #13]
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	32ae      	adds	r2, #174	@ 0xae
 8007dc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007dc6:	689b      	ldr	r3, [r3, #8]
 8007dc8:	6839      	ldr	r1, [r7, #0]
 8007dca:	6878      	ldr	r0, [r7, #4]
 8007dcc:	4798      	blx	r3
 8007dce:	4603      	mov	r3, r0
 8007dd0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8007dd2:	e004      	b.n	8007dde <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8007dd4:	6839      	ldr	r1, [r7, #0]
 8007dd6:	6878      	ldr	r0, [r7, #4]
 8007dd8:	f000 fc05 	bl	80085e6 <USBD_CtlError>
              break;
 8007ddc:	e000      	b.n	8007de0 <USBD_StdEPReq+0x1c8>
              break;
 8007dde:	bf00      	nop
          }
          break;
 8007de0:	e0ad      	b.n	8007f3e <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007de8:	b2db      	uxtb	r3, r3
 8007dea:	2b02      	cmp	r3, #2
 8007dec:	d002      	beq.n	8007df4 <USBD_StdEPReq+0x1dc>
 8007dee:	2b03      	cmp	r3, #3
 8007df0:	d033      	beq.n	8007e5a <USBD_StdEPReq+0x242>
 8007df2:	e099      	b.n	8007f28 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007df4:	7bbb      	ldrb	r3, [r7, #14]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d007      	beq.n	8007e0a <USBD_StdEPReq+0x1f2>
 8007dfa:	7bbb      	ldrb	r3, [r7, #14]
 8007dfc:	2b80      	cmp	r3, #128	@ 0x80
 8007dfe:	d004      	beq.n	8007e0a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8007e00:	6839      	ldr	r1, [r7, #0]
 8007e02:	6878      	ldr	r0, [r7, #4]
 8007e04:	f000 fbef 	bl	80085e6 <USBD_CtlError>
                break;
 8007e08:	e093      	b.n	8007f32 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007e0a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	da0b      	bge.n	8007e2a <USBD_StdEPReq+0x212>
 8007e12:	7bbb      	ldrb	r3, [r7, #14]
 8007e14:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007e18:	4613      	mov	r3, r2
 8007e1a:	009b      	lsls	r3, r3, #2
 8007e1c:	4413      	add	r3, r2
 8007e1e:	009b      	lsls	r3, r3, #2
 8007e20:	3310      	adds	r3, #16
 8007e22:	687a      	ldr	r2, [r7, #4]
 8007e24:	4413      	add	r3, r2
 8007e26:	3304      	adds	r3, #4
 8007e28:	e00b      	b.n	8007e42 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007e2a:	7bbb      	ldrb	r3, [r7, #14]
 8007e2c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007e30:	4613      	mov	r3, r2
 8007e32:	009b      	lsls	r3, r3, #2
 8007e34:	4413      	add	r3, r2
 8007e36:	009b      	lsls	r3, r3, #2
 8007e38:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007e3c:	687a      	ldr	r2, [r7, #4]
 8007e3e:	4413      	add	r3, r2
 8007e40:	3304      	adds	r3, #4
 8007e42:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007e44:	68bb      	ldr	r3, [r7, #8]
 8007e46:	2200      	movs	r2, #0
 8007e48:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007e4a:	68bb      	ldr	r3, [r7, #8]
 8007e4c:	330e      	adds	r3, #14
 8007e4e:	2202      	movs	r2, #2
 8007e50:	4619      	mov	r1, r3
 8007e52:	6878      	ldr	r0, [r7, #4]
 8007e54:	f000 fc44 	bl	80086e0 <USBD_CtlSendData>
              break;
 8007e58:	e06b      	b.n	8007f32 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007e5a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	da11      	bge.n	8007e86 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007e62:	7bbb      	ldrb	r3, [r7, #14]
 8007e64:	f003 020f 	and.w	r2, r3, #15
 8007e68:	6879      	ldr	r1, [r7, #4]
 8007e6a:	4613      	mov	r3, r2
 8007e6c:	009b      	lsls	r3, r3, #2
 8007e6e:	4413      	add	r3, r2
 8007e70:	009b      	lsls	r3, r3, #2
 8007e72:	440b      	add	r3, r1
 8007e74:	3323      	adds	r3, #35	@ 0x23
 8007e76:	781b      	ldrb	r3, [r3, #0]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d117      	bne.n	8007eac <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8007e7c:	6839      	ldr	r1, [r7, #0]
 8007e7e:	6878      	ldr	r0, [r7, #4]
 8007e80:	f000 fbb1 	bl	80085e6 <USBD_CtlError>
                  break;
 8007e84:	e055      	b.n	8007f32 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007e86:	7bbb      	ldrb	r3, [r7, #14]
 8007e88:	f003 020f 	and.w	r2, r3, #15
 8007e8c:	6879      	ldr	r1, [r7, #4]
 8007e8e:	4613      	mov	r3, r2
 8007e90:	009b      	lsls	r3, r3, #2
 8007e92:	4413      	add	r3, r2
 8007e94:	009b      	lsls	r3, r3, #2
 8007e96:	440b      	add	r3, r1
 8007e98:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007e9c:	781b      	ldrb	r3, [r3, #0]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d104      	bne.n	8007eac <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8007ea2:	6839      	ldr	r1, [r7, #0]
 8007ea4:	6878      	ldr	r0, [r7, #4]
 8007ea6:	f000 fb9e 	bl	80085e6 <USBD_CtlError>
                  break;
 8007eaa:	e042      	b.n	8007f32 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007eac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	da0b      	bge.n	8007ecc <USBD_StdEPReq+0x2b4>
 8007eb4:	7bbb      	ldrb	r3, [r7, #14]
 8007eb6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007eba:	4613      	mov	r3, r2
 8007ebc:	009b      	lsls	r3, r3, #2
 8007ebe:	4413      	add	r3, r2
 8007ec0:	009b      	lsls	r3, r3, #2
 8007ec2:	3310      	adds	r3, #16
 8007ec4:	687a      	ldr	r2, [r7, #4]
 8007ec6:	4413      	add	r3, r2
 8007ec8:	3304      	adds	r3, #4
 8007eca:	e00b      	b.n	8007ee4 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007ecc:	7bbb      	ldrb	r3, [r7, #14]
 8007ece:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007ed2:	4613      	mov	r3, r2
 8007ed4:	009b      	lsls	r3, r3, #2
 8007ed6:	4413      	add	r3, r2
 8007ed8:	009b      	lsls	r3, r3, #2
 8007eda:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007ede:	687a      	ldr	r2, [r7, #4]
 8007ee0:	4413      	add	r3, r2
 8007ee2:	3304      	adds	r3, #4
 8007ee4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007ee6:	7bbb      	ldrb	r3, [r7, #14]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d002      	beq.n	8007ef2 <USBD_StdEPReq+0x2da>
 8007eec:	7bbb      	ldrb	r3, [r7, #14]
 8007eee:	2b80      	cmp	r3, #128	@ 0x80
 8007ef0:	d103      	bne.n	8007efa <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8007ef2:	68bb      	ldr	r3, [r7, #8]
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	739a      	strb	r2, [r3, #14]
 8007ef8:	e00e      	b.n	8007f18 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007efa:	7bbb      	ldrb	r3, [r7, #14]
 8007efc:	4619      	mov	r1, r3
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	f001 f8ac 	bl	800905c <USBD_LL_IsStallEP>
 8007f04:	4603      	mov	r3, r0
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d003      	beq.n	8007f12 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8007f0a:	68bb      	ldr	r3, [r7, #8]
 8007f0c:	2201      	movs	r2, #1
 8007f0e:	739a      	strb	r2, [r3, #14]
 8007f10:	e002      	b.n	8007f18 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8007f12:	68bb      	ldr	r3, [r7, #8]
 8007f14:	2200      	movs	r2, #0
 8007f16:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007f18:	68bb      	ldr	r3, [r7, #8]
 8007f1a:	330e      	adds	r3, #14
 8007f1c:	2202      	movs	r2, #2
 8007f1e:	4619      	mov	r1, r3
 8007f20:	6878      	ldr	r0, [r7, #4]
 8007f22:	f000 fbdd 	bl	80086e0 <USBD_CtlSendData>
              break;
 8007f26:	e004      	b.n	8007f32 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8007f28:	6839      	ldr	r1, [r7, #0]
 8007f2a:	6878      	ldr	r0, [r7, #4]
 8007f2c:	f000 fb5b 	bl	80085e6 <USBD_CtlError>
              break;
 8007f30:	bf00      	nop
          }
          break;
 8007f32:	e004      	b.n	8007f3e <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8007f34:	6839      	ldr	r1, [r7, #0]
 8007f36:	6878      	ldr	r0, [r7, #4]
 8007f38:	f000 fb55 	bl	80085e6 <USBD_CtlError>
          break;
 8007f3c:	bf00      	nop
      }
      break;
 8007f3e:	e005      	b.n	8007f4c <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8007f40:	6839      	ldr	r1, [r7, #0]
 8007f42:	6878      	ldr	r0, [r7, #4]
 8007f44:	f000 fb4f 	bl	80085e6 <USBD_CtlError>
      break;
 8007f48:	e000      	b.n	8007f4c <USBD_StdEPReq+0x334>
      break;
 8007f4a:	bf00      	nop
  }

  return ret;
 8007f4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f4e:	4618      	mov	r0, r3
 8007f50:	3710      	adds	r7, #16
 8007f52:	46bd      	mov	sp, r7
 8007f54:	bd80      	pop	{r7, pc}
	...

08007f58 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b084      	sub	sp, #16
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
 8007f60:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007f62:	2300      	movs	r3, #0
 8007f64:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007f66:	2300      	movs	r3, #0
 8007f68:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	885b      	ldrh	r3, [r3, #2]
 8007f72:	0a1b      	lsrs	r3, r3, #8
 8007f74:	b29b      	uxth	r3, r3
 8007f76:	3b01      	subs	r3, #1
 8007f78:	2b06      	cmp	r3, #6
 8007f7a:	f200 8128 	bhi.w	80081ce <USBD_GetDescriptor+0x276>
 8007f7e:	a201      	add	r2, pc, #4	@ (adr r2, 8007f84 <USBD_GetDescriptor+0x2c>)
 8007f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f84:	08007fa1 	.word	0x08007fa1
 8007f88:	08007fb9 	.word	0x08007fb9
 8007f8c:	08007ff9 	.word	0x08007ff9
 8007f90:	080081cf 	.word	0x080081cf
 8007f94:	080081cf 	.word	0x080081cf
 8007f98:	0800816f 	.word	0x0800816f
 8007f9c:	0800819b 	.word	0x0800819b
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	687a      	ldr	r2, [r7, #4]
 8007faa:	7c12      	ldrb	r2, [r2, #16]
 8007fac:	f107 0108 	add.w	r1, r7, #8
 8007fb0:	4610      	mov	r0, r2
 8007fb2:	4798      	blx	r3
 8007fb4:	60f8      	str	r0, [r7, #12]
      break;
 8007fb6:	e112      	b.n	80081de <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	7c1b      	ldrb	r3, [r3, #16]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d10d      	bne.n	8007fdc <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fc8:	f107 0208 	add.w	r2, r7, #8
 8007fcc:	4610      	mov	r0, r2
 8007fce:	4798      	blx	r3
 8007fd0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	3301      	adds	r3, #1
 8007fd6:	2202      	movs	r2, #2
 8007fd8:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007fda:	e100      	b.n	80081de <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007fe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fe4:	f107 0208 	add.w	r2, r7, #8
 8007fe8:	4610      	mov	r0, r2
 8007fea:	4798      	blx	r3
 8007fec:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	3301      	adds	r3, #1
 8007ff2:	2202      	movs	r2, #2
 8007ff4:	701a      	strb	r2, [r3, #0]
      break;
 8007ff6:	e0f2      	b.n	80081de <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	885b      	ldrh	r3, [r3, #2]
 8007ffc:	b2db      	uxtb	r3, r3
 8007ffe:	2b05      	cmp	r3, #5
 8008000:	f200 80ac 	bhi.w	800815c <USBD_GetDescriptor+0x204>
 8008004:	a201      	add	r2, pc, #4	@ (adr r2, 800800c <USBD_GetDescriptor+0xb4>)
 8008006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800800a:	bf00      	nop
 800800c:	08008025 	.word	0x08008025
 8008010:	08008059 	.word	0x08008059
 8008014:	0800808d 	.word	0x0800808d
 8008018:	080080c1 	.word	0x080080c1
 800801c:	080080f5 	.word	0x080080f5
 8008020:	08008129 	.word	0x08008129
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800802a:	685b      	ldr	r3, [r3, #4]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d00b      	beq.n	8008048 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008036:	685b      	ldr	r3, [r3, #4]
 8008038:	687a      	ldr	r2, [r7, #4]
 800803a:	7c12      	ldrb	r2, [r2, #16]
 800803c:	f107 0108 	add.w	r1, r7, #8
 8008040:	4610      	mov	r0, r2
 8008042:	4798      	blx	r3
 8008044:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008046:	e091      	b.n	800816c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008048:	6839      	ldr	r1, [r7, #0]
 800804a:	6878      	ldr	r0, [r7, #4]
 800804c:	f000 facb 	bl	80085e6 <USBD_CtlError>
            err++;
 8008050:	7afb      	ldrb	r3, [r7, #11]
 8008052:	3301      	adds	r3, #1
 8008054:	72fb      	strb	r3, [r7, #11]
          break;
 8008056:	e089      	b.n	800816c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800805e:	689b      	ldr	r3, [r3, #8]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d00b      	beq.n	800807c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800806a:	689b      	ldr	r3, [r3, #8]
 800806c:	687a      	ldr	r2, [r7, #4]
 800806e:	7c12      	ldrb	r2, [r2, #16]
 8008070:	f107 0108 	add.w	r1, r7, #8
 8008074:	4610      	mov	r0, r2
 8008076:	4798      	blx	r3
 8008078:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800807a:	e077      	b.n	800816c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800807c:	6839      	ldr	r1, [r7, #0]
 800807e:	6878      	ldr	r0, [r7, #4]
 8008080:	f000 fab1 	bl	80085e6 <USBD_CtlError>
            err++;
 8008084:	7afb      	ldrb	r3, [r7, #11]
 8008086:	3301      	adds	r3, #1
 8008088:	72fb      	strb	r3, [r7, #11]
          break;
 800808a:	e06f      	b.n	800816c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008092:	68db      	ldr	r3, [r3, #12]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d00b      	beq.n	80080b0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800809e:	68db      	ldr	r3, [r3, #12]
 80080a0:	687a      	ldr	r2, [r7, #4]
 80080a2:	7c12      	ldrb	r2, [r2, #16]
 80080a4:	f107 0108 	add.w	r1, r7, #8
 80080a8:	4610      	mov	r0, r2
 80080aa:	4798      	blx	r3
 80080ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80080ae:	e05d      	b.n	800816c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80080b0:	6839      	ldr	r1, [r7, #0]
 80080b2:	6878      	ldr	r0, [r7, #4]
 80080b4:	f000 fa97 	bl	80085e6 <USBD_CtlError>
            err++;
 80080b8:	7afb      	ldrb	r3, [r7, #11]
 80080ba:	3301      	adds	r3, #1
 80080bc:	72fb      	strb	r3, [r7, #11]
          break;
 80080be:	e055      	b.n	800816c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80080c6:	691b      	ldr	r3, [r3, #16]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d00b      	beq.n	80080e4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80080d2:	691b      	ldr	r3, [r3, #16]
 80080d4:	687a      	ldr	r2, [r7, #4]
 80080d6:	7c12      	ldrb	r2, [r2, #16]
 80080d8:	f107 0108 	add.w	r1, r7, #8
 80080dc:	4610      	mov	r0, r2
 80080de:	4798      	blx	r3
 80080e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80080e2:	e043      	b.n	800816c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80080e4:	6839      	ldr	r1, [r7, #0]
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	f000 fa7d 	bl	80085e6 <USBD_CtlError>
            err++;
 80080ec:	7afb      	ldrb	r3, [r7, #11]
 80080ee:	3301      	adds	r3, #1
 80080f0:	72fb      	strb	r3, [r7, #11]
          break;
 80080f2:	e03b      	b.n	800816c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80080fa:	695b      	ldr	r3, [r3, #20]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d00b      	beq.n	8008118 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008106:	695b      	ldr	r3, [r3, #20]
 8008108:	687a      	ldr	r2, [r7, #4]
 800810a:	7c12      	ldrb	r2, [r2, #16]
 800810c:	f107 0108 	add.w	r1, r7, #8
 8008110:	4610      	mov	r0, r2
 8008112:	4798      	blx	r3
 8008114:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008116:	e029      	b.n	800816c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008118:	6839      	ldr	r1, [r7, #0]
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	f000 fa63 	bl	80085e6 <USBD_CtlError>
            err++;
 8008120:	7afb      	ldrb	r3, [r7, #11]
 8008122:	3301      	adds	r3, #1
 8008124:	72fb      	strb	r3, [r7, #11]
          break;
 8008126:	e021      	b.n	800816c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800812e:	699b      	ldr	r3, [r3, #24]
 8008130:	2b00      	cmp	r3, #0
 8008132:	d00b      	beq.n	800814c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800813a:	699b      	ldr	r3, [r3, #24]
 800813c:	687a      	ldr	r2, [r7, #4]
 800813e:	7c12      	ldrb	r2, [r2, #16]
 8008140:	f107 0108 	add.w	r1, r7, #8
 8008144:	4610      	mov	r0, r2
 8008146:	4798      	blx	r3
 8008148:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800814a:	e00f      	b.n	800816c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800814c:	6839      	ldr	r1, [r7, #0]
 800814e:	6878      	ldr	r0, [r7, #4]
 8008150:	f000 fa49 	bl	80085e6 <USBD_CtlError>
            err++;
 8008154:	7afb      	ldrb	r3, [r7, #11]
 8008156:	3301      	adds	r3, #1
 8008158:	72fb      	strb	r3, [r7, #11]
          break;
 800815a:	e007      	b.n	800816c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800815c:	6839      	ldr	r1, [r7, #0]
 800815e:	6878      	ldr	r0, [r7, #4]
 8008160:	f000 fa41 	bl	80085e6 <USBD_CtlError>
          err++;
 8008164:	7afb      	ldrb	r3, [r7, #11]
 8008166:	3301      	adds	r3, #1
 8008168:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800816a:	bf00      	nop
      }
      break;
 800816c:	e037      	b.n	80081de <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	7c1b      	ldrb	r3, [r3, #16]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d109      	bne.n	800818a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800817c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800817e:	f107 0208 	add.w	r2, r7, #8
 8008182:	4610      	mov	r0, r2
 8008184:	4798      	blx	r3
 8008186:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008188:	e029      	b.n	80081de <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800818a:	6839      	ldr	r1, [r7, #0]
 800818c:	6878      	ldr	r0, [r7, #4]
 800818e:	f000 fa2a 	bl	80085e6 <USBD_CtlError>
        err++;
 8008192:	7afb      	ldrb	r3, [r7, #11]
 8008194:	3301      	adds	r3, #1
 8008196:	72fb      	strb	r3, [r7, #11]
      break;
 8008198:	e021      	b.n	80081de <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	7c1b      	ldrb	r3, [r3, #16]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d10d      	bne.n	80081be <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80081a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081aa:	f107 0208 	add.w	r2, r7, #8
 80081ae:	4610      	mov	r0, r2
 80081b0:	4798      	blx	r3
 80081b2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	3301      	adds	r3, #1
 80081b8:	2207      	movs	r2, #7
 80081ba:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80081bc:	e00f      	b.n	80081de <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80081be:	6839      	ldr	r1, [r7, #0]
 80081c0:	6878      	ldr	r0, [r7, #4]
 80081c2:	f000 fa10 	bl	80085e6 <USBD_CtlError>
        err++;
 80081c6:	7afb      	ldrb	r3, [r7, #11]
 80081c8:	3301      	adds	r3, #1
 80081ca:	72fb      	strb	r3, [r7, #11]
      break;
 80081cc:	e007      	b.n	80081de <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80081ce:	6839      	ldr	r1, [r7, #0]
 80081d0:	6878      	ldr	r0, [r7, #4]
 80081d2:	f000 fa08 	bl	80085e6 <USBD_CtlError>
      err++;
 80081d6:	7afb      	ldrb	r3, [r7, #11]
 80081d8:	3301      	adds	r3, #1
 80081da:	72fb      	strb	r3, [r7, #11]
      break;
 80081dc:	bf00      	nop
  }

  if (err != 0U)
 80081de:	7afb      	ldrb	r3, [r7, #11]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d11e      	bne.n	8008222 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80081e4:	683b      	ldr	r3, [r7, #0]
 80081e6:	88db      	ldrh	r3, [r3, #6]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d016      	beq.n	800821a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80081ec:	893b      	ldrh	r3, [r7, #8]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d00e      	beq.n	8008210 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	88da      	ldrh	r2, [r3, #6]
 80081f6:	893b      	ldrh	r3, [r7, #8]
 80081f8:	4293      	cmp	r3, r2
 80081fa:	bf28      	it	cs
 80081fc:	4613      	movcs	r3, r2
 80081fe:	b29b      	uxth	r3, r3
 8008200:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008202:	893b      	ldrh	r3, [r7, #8]
 8008204:	461a      	mov	r2, r3
 8008206:	68f9      	ldr	r1, [r7, #12]
 8008208:	6878      	ldr	r0, [r7, #4]
 800820a:	f000 fa69 	bl	80086e0 <USBD_CtlSendData>
 800820e:	e009      	b.n	8008224 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008210:	6839      	ldr	r1, [r7, #0]
 8008212:	6878      	ldr	r0, [r7, #4]
 8008214:	f000 f9e7 	bl	80085e6 <USBD_CtlError>
 8008218:	e004      	b.n	8008224 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800821a:	6878      	ldr	r0, [r7, #4]
 800821c:	f000 fac1 	bl	80087a2 <USBD_CtlSendStatus>
 8008220:	e000      	b.n	8008224 <USBD_GetDescriptor+0x2cc>
    return;
 8008222:	bf00      	nop
  }
}
 8008224:	3710      	adds	r7, #16
 8008226:	46bd      	mov	sp, r7
 8008228:	bd80      	pop	{r7, pc}
 800822a:	bf00      	nop

0800822c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b084      	sub	sp, #16
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
 8008234:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	889b      	ldrh	r3, [r3, #4]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d131      	bne.n	80082a2 <USBD_SetAddress+0x76>
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	88db      	ldrh	r3, [r3, #6]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d12d      	bne.n	80082a2 <USBD_SetAddress+0x76>
 8008246:	683b      	ldr	r3, [r7, #0]
 8008248:	885b      	ldrh	r3, [r3, #2]
 800824a:	2b7f      	cmp	r3, #127	@ 0x7f
 800824c:	d829      	bhi.n	80082a2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	885b      	ldrh	r3, [r3, #2]
 8008252:	b2db      	uxtb	r3, r3
 8008254:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008258:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008260:	b2db      	uxtb	r3, r3
 8008262:	2b03      	cmp	r3, #3
 8008264:	d104      	bne.n	8008270 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008266:	6839      	ldr	r1, [r7, #0]
 8008268:	6878      	ldr	r0, [r7, #4]
 800826a:	f000 f9bc 	bl	80085e6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800826e:	e01d      	b.n	80082ac <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	7bfa      	ldrb	r2, [r7, #15]
 8008274:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008278:	7bfb      	ldrb	r3, [r7, #15]
 800827a:	4619      	mov	r1, r3
 800827c:	6878      	ldr	r0, [r7, #4]
 800827e:	f000 ff19 	bl	80090b4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008282:	6878      	ldr	r0, [r7, #4]
 8008284:	f000 fa8d 	bl	80087a2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008288:	7bfb      	ldrb	r3, [r7, #15]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d004      	beq.n	8008298 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2202      	movs	r2, #2
 8008292:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008296:	e009      	b.n	80082ac <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2201      	movs	r2, #1
 800829c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80082a0:	e004      	b.n	80082ac <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80082a2:	6839      	ldr	r1, [r7, #0]
 80082a4:	6878      	ldr	r0, [r7, #4]
 80082a6:	f000 f99e 	bl	80085e6 <USBD_CtlError>
  }
}
 80082aa:	bf00      	nop
 80082ac:	bf00      	nop
 80082ae:	3710      	adds	r7, #16
 80082b0:	46bd      	mov	sp, r7
 80082b2:	bd80      	pop	{r7, pc}

080082b4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b084      	sub	sp, #16
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
 80082bc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80082be:	2300      	movs	r3, #0
 80082c0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	885b      	ldrh	r3, [r3, #2]
 80082c6:	b2da      	uxtb	r2, r3
 80082c8:	4b4e      	ldr	r3, [pc, #312]	@ (8008404 <USBD_SetConfig+0x150>)
 80082ca:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80082cc:	4b4d      	ldr	r3, [pc, #308]	@ (8008404 <USBD_SetConfig+0x150>)
 80082ce:	781b      	ldrb	r3, [r3, #0]
 80082d0:	2b01      	cmp	r3, #1
 80082d2:	d905      	bls.n	80082e0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80082d4:	6839      	ldr	r1, [r7, #0]
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	f000 f985 	bl	80085e6 <USBD_CtlError>
    return USBD_FAIL;
 80082dc:	2303      	movs	r3, #3
 80082de:	e08c      	b.n	80083fa <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80082e6:	b2db      	uxtb	r3, r3
 80082e8:	2b02      	cmp	r3, #2
 80082ea:	d002      	beq.n	80082f2 <USBD_SetConfig+0x3e>
 80082ec:	2b03      	cmp	r3, #3
 80082ee:	d029      	beq.n	8008344 <USBD_SetConfig+0x90>
 80082f0:	e075      	b.n	80083de <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80082f2:	4b44      	ldr	r3, [pc, #272]	@ (8008404 <USBD_SetConfig+0x150>)
 80082f4:	781b      	ldrb	r3, [r3, #0]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d020      	beq.n	800833c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80082fa:	4b42      	ldr	r3, [pc, #264]	@ (8008404 <USBD_SetConfig+0x150>)
 80082fc:	781b      	ldrb	r3, [r3, #0]
 80082fe:	461a      	mov	r2, r3
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008304:	4b3f      	ldr	r3, [pc, #252]	@ (8008404 <USBD_SetConfig+0x150>)
 8008306:	781b      	ldrb	r3, [r3, #0]
 8008308:	4619      	mov	r1, r3
 800830a:	6878      	ldr	r0, [r7, #4]
 800830c:	f7fe ffcf 	bl	80072ae <USBD_SetClassConfig>
 8008310:	4603      	mov	r3, r0
 8008312:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008314:	7bfb      	ldrb	r3, [r7, #15]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d008      	beq.n	800832c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800831a:	6839      	ldr	r1, [r7, #0]
 800831c:	6878      	ldr	r0, [r7, #4]
 800831e:	f000 f962 	bl	80085e6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	2202      	movs	r2, #2
 8008326:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800832a:	e065      	b.n	80083f8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800832c:	6878      	ldr	r0, [r7, #4]
 800832e:	f000 fa38 	bl	80087a2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2203      	movs	r2, #3
 8008336:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800833a:	e05d      	b.n	80083f8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800833c:	6878      	ldr	r0, [r7, #4]
 800833e:	f000 fa30 	bl	80087a2 <USBD_CtlSendStatus>
      break;
 8008342:	e059      	b.n	80083f8 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008344:	4b2f      	ldr	r3, [pc, #188]	@ (8008404 <USBD_SetConfig+0x150>)
 8008346:	781b      	ldrb	r3, [r3, #0]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d112      	bne.n	8008372 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2202      	movs	r2, #2
 8008350:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008354:	4b2b      	ldr	r3, [pc, #172]	@ (8008404 <USBD_SetConfig+0x150>)
 8008356:	781b      	ldrb	r3, [r3, #0]
 8008358:	461a      	mov	r2, r3
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800835e:	4b29      	ldr	r3, [pc, #164]	@ (8008404 <USBD_SetConfig+0x150>)
 8008360:	781b      	ldrb	r3, [r3, #0]
 8008362:	4619      	mov	r1, r3
 8008364:	6878      	ldr	r0, [r7, #4]
 8008366:	f7fe ffbe 	bl	80072e6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	f000 fa19 	bl	80087a2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008370:	e042      	b.n	80083f8 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008372:	4b24      	ldr	r3, [pc, #144]	@ (8008404 <USBD_SetConfig+0x150>)
 8008374:	781b      	ldrb	r3, [r3, #0]
 8008376:	461a      	mov	r2, r3
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	685b      	ldr	r3, [r3, #4]
 800837c:	429a      	cmp	r2, r3
 800837e:	d02a      	beq.n	80083d6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	685b      	ldr	r3, [r3, #4]
 8008384:	b2db      	uxtb	r3, r3
 8008386:	4619      	mov	r1, r3
 8008388:	6878      	ldr	r0, [r7, #4]
 800838a:	f7fe ffac 	bl	80072e6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800838e:	4b1d      	ldr	r3, [pc, #116]	@ (8008404 <USBD_SetConfig+0x150>)
 8008390:	781b      	ldrb	r3, [r3, #0]
 8008392:	461a      	mov	r2, r3
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008398:	4b1a      	ldr	r3, [pc, #104]	@ (8008404 <USBD_SetConfig+0x150>)
 800839a:	781b      	ldrb	r3, [r3, #0]
 800839c:	4619      	mov	r1, r3
 800839e:	6878      	ldr	r0, [r7, #4]
 80083a0:	f7fe ff85 	bl	80072ae <USBD_SetClassConfig>
 80083a4:	4603      	mov	r3, r0
 80083a6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80083a8:	7bfb      	ldrb	r3, [r7, #15]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d00f      	beq.n	80083ce <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80083ae:	6839      	ldr	r1, [r7, #0]
 80083b0:	6878      	ldr	r0, [r7, #4]
 80083b2:	f000 f918 	bl	80085e6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	685b      	ldr	r3, [r3, #4]
 80083ba:	b2db      	uxtb	r3, r3
 80083bc:	4619      	mov	r1, r3
 80083be:	6878      	ldr	r0, [r7, #4]
 80083c0:	f7fe ff91 	bl	80072e6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2202      	movs	r2, #2
 80083c8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80083cc:	e014      	b.n	80083f8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80083ce:	6878      	ldr	r0, [r7, #4]
 80083d0:	f000 f9e7 	bl	80087a2 <USBD_CtlSendStatus>
      break;
 80083d4:	e010      	b.n	80083f8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80083d6:	6878      	ldr	r0, [r7, #4]
 80083d8:	f000 f9e3 	bl	80087a2 <USBD_CtlSendStatus>
      break;
 80083dc:	e00c      	b.n	80083f8 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80083de:	6839      	ldr	r1, [r7, #0]
 80083e0:	6878      	ldr	r0, [r7, #4]
 80083e2:	f000 f900 	bl	80085e6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80083e6:	4b07      	ldr	r3, [pc, #28]	@ (8008404 <USBD_SetConfig+0x150>)
 80083e8:	781b      	ldrb	r3, [r3, #0]
 80083ea:	4619      	mov	r1, r3
 80083ec:	6878      	ldr	r0, [r7, #4]
 80083ee:	f7fe ff7a 	bl	80072e6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80083f2:	2303      	movs	r3, #3
 80083f4:	73fb      	strb	r3, [r7, #15]
      break;
 80083f6:	bf00      	nop
  }

  return ret;
 80083f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80083fa:	4618      	mov	r0, r3
 80083fc:	3710      	adds	r7, #16
 80083fe:	46bd      	mov	sp, r7
 8008400:	bd80      	pop	{r7, pc}
 8008402:	bf00      	nop
 8008404:	20000240 	.word	0x20000240

08008408 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008408:	b580      	push	{r7, lr}
 800840a:	b082      	sub	sp, #8
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
 8008410:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	88db      	ldrh	r3, [r3, #6]
 8008416:	2b01      	cmp	r3, #1
 8008418:	d004      	beq.n	8008424 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800841a:	6839      	ldr	r1, [r7, #0]
 800841c:	6878      	ldr	r0, [r7, #4]
 800841e:	f000 f8e2 	bl	80085e6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008422:	e023      	b.n	800846c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800842a:	b2db      	uxtb	r3, r3
 800842c:	2b02      	cmp	r3, #2
 800842e:	dc02      	bgt.n	8008436 <USBD_GetConfig+0x2e>
 8008430:	2b00      	cmp	r3, #0
 8008432:	dc03      	bgt.n	800843c <USBD_GetConfig+0x34>
 8008434:	e015      	b.n	8008462 <USBD_GetConfig+0x5a>
 8008436:	2b03      	cmp	r3, #3
 8008438:	d00b      	beq.n	8008452 <USBD_GetConfig+0x4a>
 800843a:	e012      	b.n	8008462 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2200      	movs	r2, #0
 8008440:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	3308      	adds	r3, #8
 8008446:	2201      	movs	r2, #1
 8008448:	4619      	mov	r1, r3
 800844a:	6878      	ldr	r0, [r7, #4]
 800844c:	f000 f948 	bl	80086e0 <USBD_CtlSendData>
        break;
 8008450:	e00c      	b.n	800846c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	3304      	adds	r3, #4
 8008456:	2201      	movs	r2, #1
 8008458:	4619      	mov	r1, r3
 800845a:	6878      	ldr	r0, [r7, #4]
 800845c:	f000 f940 	bl	80086e0 <USBD_CtlSendData>
        break;
 8008460:	e004      	b.n	800846c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008462:	6839      	ldr	r1, [r7, #0]
 8008464:	6878      	ldr	r0, [r7, #4]
 8008466:	f000 f8be 	bl	80085e6 <USBD_CtlError>
        break;
 800846a:	bf00      	nop
}
 800846c:	bf00      	nop
 800846e:	3708      	adds	r7, #8
 8008470:	46bd      	mov	sp, r7
 8008472:	bd80      	pop	{r7, pc}

08008474 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b082      	sub	sp, #8
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
 800847c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008484:	b2db      	uxtb	r3, r3
 8008486:	3b01      	subs	r3, #1
 8008488:	2b02      	cmp	r3, #2
 800848a:	d81e      	bhi.n	80084ca <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800848c:	683b      	ldr	r3, [r7, #0]
 800848e:	88db      	ldrh	r3, [r3, #6]
 8008490:	2b02      	cmp	r3, #2
 8008492:	d004      	beq.n	800849e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008494:	6839      	ldr	r1, [r7, #0]
 8008496:	6878      	ldr	r0, [r7, #4]
 8008498:	f000 f8a5 	bl	80085e6 <USBD_CtlError>
        break;
 800849c:	e01a      	b.n	80084d4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	2201      	movs	r2, #1
 80084a2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d005      	beq.n	80084ba <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	68db      	ldr	r3, [r3, #12]
 80084b2:	f043 0202 	orr.w	r2, r3, #2
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	330c      	adds	r3, #12
 80084be:	2202      	movs	r2, #2
 80084c0:	4619      	mov	r1, r3
 80084c2:	6878      	ldr	r0, [r7, #4]
 80084c4:	f000 f90c 	bl	80086e0 <USBD_CtlSendData>
      break;
 80084c8:	e004      	b.n	80084d4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80084ca:	6839      	ldr	r1, [r7, #0]
 80084cc:	6878      	ldr	r0, [r7, #4]
 80084ce:	f000 f88a 	bl	80085e6 <USBD_CtlError>
      break;
 80084d2:	bf00      	nop
  }
}
 80084d4:	bf00      	nop
 80084d6:	3708      	adds	r7, #8
 80084d8:	46bd      	mov	sp, r7
 80084da:	bd80      	pop	{r7, pc}

080084dc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b082      	sub	sp, #8
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
 80084e4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	885b      	ldrh	r3, [r3, #2]
 80084ea:	2b01      	cmp	r3, #1
 80084ec:	d107      	bne.n	80084fe <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	2201      	movs	r2, #1
 80084f2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80084f6:	6878      	ldr	r0, [r7, #4]
 80084f8:	f000 f953 	bl	80087a2 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80084fc:	e013      	b.n	8008526 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	885b      	ldrh	r3, [r3, #2]
 8008502:	2b02      	cmp	r3, #2
 8008504:	d10b      	bne.n	800851e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	889b      	ldrh	r3, [r3, #4]
 800850a:	0a1b      	lsrs	r3, r3, #8
 800850c:	b29b      	uxth	r3, r3
 800850e:	b2da      	uxtb	r2, r3
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008516:	6878      	ldr	r0, [r7, #4]
 8008518:	f000 f943 	bl	80087a2 <USBD_CtlSendStatus>
}
 800851c:	e003      	b.n	8008526 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800851e:	6839      	ldr	r1, [r7, #0]
 8008520:	6878      	ldr	r0, [r7, #4]
 8008522:	f000 f860 	bl	80085e6 <USBD_CtlError>
}
 8008526:	bf00      	nop
 8008528:	3708      	adds	r7, #8
 800852a:	46bd      	mov	sp, r7
 800852c:	bd80      	pop	{r7, pc}

0800852e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800852e:	b580      	push	{r7, lr}
 8008530:	b082      	sub	sp, #8
 8008532:	af00      	add	r7, sp, #0
 8008534:	6078      	str	r0, [r7, #4]
 8008536:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800853e:	b2db      	uxtb	r3, r3
 8008540:	3b01      	subs	r3, #1
 8008542:	2b02      	cmp	r3, #2
 8008544:	d80b      	bhi.n	800855e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008546:	683b      	ldr	r3, [r7, #0]
 8008548:	885b      	ldrh	r3, [r3, #2]
 800854a:	2b01      	cmp	r3, #1
 800854c:	d10c      	bne.n	8008568 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	2200      	movs	r2, #0
 8008552:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008556:	6878      	ldr	r0, [r7, #4]
 8008558:	f000 f923 	bl	80087a2 <USBD_CtlSendStatus>
      }
      break;
 800855c:	e004      	b.n	8008568 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800855e:	6839      	ldr	r1, [r7, #0]
 8008560:	6878      	ldr	r0, [r7, #4]
 8008562:	f000 f840 	bl	80085e6 <USBD_CtlError>
      break;
 8008566:	e000      	b.n	800856a <USBD_ClrFeature+0x3c>
      break;
 8008568:	bf00      	nop
  }
}
 800856a:	bf00      	nop
 800856c:	3708      	adds	r7, #8
 800856e:	46bd      	mov	sp, r7
 8008570:	bd80      	pop	{r7, pc}

08008572 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008572:	b580      	push	{r7, lr}
 8008574:	b084      	sub	sp, #16
 8008576:	af00      	add	r7, sp, #0
 8008578:	6078      	str	r0, [r7, #4]
 800857a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800857c:	683b      	ldr	r3, [r7, #0]
 800857e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	781a      	ldrb	r2, [r3, #0]
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	3301      	adds	r3, #1
 800858c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	781a      	ldrb	r2, [r3, #0]
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	3301      	adds	r3, #1
 800859a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800859c:	68f8      	ldr	r0, [r7, #12]
 800859e:	f7ff fa3f 	bl	8007a20 <SWAPBYTE>
 80085a2:	4603      	mov	r3, r0
 80085a4:	461a      	mov	r2, r3
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	3301      	adds	r3, #1
 80085ae:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	3301      	adds	r3, #1
 80085b4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80085b6:	68f8      	ldr	r0, [r7, #12]
 80085b8:	f7ff fa32 	bl	8007a20 <SWAPBYTE>
 80085bc:	4603      	mov	r3, r0
 80085be:	461a      	mov	r2, r3
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	3301      	adds	r3, #1
 80085c8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	3301      	adds	r3, #1
 80085ce:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80085d0:	68f8      	ldr	r0, [r7, #12]
 80085d2:	f7ff fa25 	bl	8007a20 <SWAPBYTE>
 80085d6:	4603      	mov	r3, r0
 80085d8:	461a      	mov	r2, r3
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	80da      	strh	r2, [r3, #6]
}
 80085de:	bf00      	nop
 80085e0:	3710      	adds	r7, #16
 80085e2:	46bd      	mov	sp, r7
 80085e4:	bd80      	pop	{r7, pc}

080085e6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80085e6:	b580      	push	{r7, lr}
 80085e8:	b082      	sub	sp, #8
 80085ea:	af00      	add	r7, sp, #0
 80085ec:	6078      	str	r0, [r7, #4]
 80085ee:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80085f0:	2180      	movs	r1, #128	@ 0x80
 80085f2:	6878      	ldr	r0, [r7, #4]
 80085f4:	f000 fcf4 	bl	8008fe0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80085f8:	2100      	movs	r1, #0
 80085fa:	6878      	ldr	r0, [r7, #4]
 80085fc:	f000 fcf0 	bl	8008fe0 <USBD_LL_StallEP>
}
 8008600:	bf00      	nop
 8008602:	3708      	adds	r7, #8
 8008604:	46bd      	mov	sp, r7
 8008606:	bd80      	pop	{r7, pc}

08008608 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008608:	b580      	push	{r7, lr}
 800860a:	b086      	sub	sp, #24
 800860c:	af00      	add	r7, sp, #0
 800860e:	60f8      	str	r0, [r7, #12]
 8008610:	60b9      	str	r1, [r7, #8]
 8008612:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008614:	2300      	movs	r3, #0
 8008616:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d042      	beq.n	80086a4 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8008622:	6938      	ldr	r0, [r7, #16]
 8008624:	f000 f842 	bl	80086ac <USBD_GetLen>
 8008628:	4603      	mov	r3, r0
 800862a:	3301      	adds	r3, #1
 800862c:	005b      	lsls	r3, r3, #1
 800862e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008632:	d808      	bhi.n	8008646 <USBD_GetString+0x3e>
 8008634:	6938      	ldr	r0, [r7, #16]
 8008636:	f000 f839 	bl	80086ac <USBD_GetLen>
 800863a:	4603      	mov	r3, r0
 800863c:	3301      	adds	r3, #1
 800863e:	b29b      	uxth	r3, r3
 8008640:	005b      	lsls	r3, r3, #1
 8008642:	b29a      	uxth	r2, r3
 8008644:	e001      	b.n	800864a <USBD_GetString+0x42>
 8008646:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800864e:	7dfb      	ldrb	r3, [r7, #23]
 8008650:	68ba      	ldr	r2, [r7, #8]
 8008652:	4413      	add	r3, r2
 8008654:	687a      	ldr	r2, [r7, #4]
 8008656:	7812      	ldrb	r2, [r2, #0]
 8008658:	701a      	strb	r2, [r3, #0]
  idx++;
 800865a:	7dfb      	ldrb	r3, [r7, #23]
 800865c:	3301      	adds	r3, #1
 800865e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008660:	7dfb      	ldrb	r3, [r7, #23]
 8008662:	68ba      	ldr	r2, [r7, #8]
 8008664:	4413      	add	r3, r2
 8008666:	2203      	movs	r2, #3
 8008668:	701a      	strb	r2, [r3, #0]
  idx++;
 800866a:	7dfb      	ldrb	r3, [r7, #23]
 800866c:	3301      	adds	r3, #1
 800866e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008670:	e013      	b.n	800869a <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8008672:	7dfb      	ldrb	r3, [r7, #23]
 8008674:	68ba      	ldr	r2, [r7, #8]
 8008676:	4413      	add	r3, r2
 8008678:	693a      	ldr	r2, [r7, #16]
 800867a:	7812      	ldrb	r2, [r2, #0]
 800867c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800867e:	693b      	ldr	r3, [r7, #16]
 8008680:	3301      	adds	r3, #1
 8008682:	613b      	str	r3, [r7, #16]
    idx++;
 8008684:	7dfb      	ldrb	r3, [r7, #23]
 8008686:	3301      	adds	r3, #1
 8008688:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800868a:	7dfb      	ldrb	r3, [r7, #23]
 800868c:	68ba      	ldr	r2, [r7, #8]
 800868e:	4413      	add	r3, r2
 8008690:	2200      	movs	r2, #0
 8008692:	701a      	strb	r2, [r3, #0]
    idx++;
 8008694:	7dfb      	ldrb	r3, [r7, #23]
 8008696:	3301      	adds	r3, #1
 8008698:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800869a:	693b      	ldr	r3, [r7, #16]
 800869c:	781b      	ldrb	r3, [r3, #0]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d1e7      	bne.n	8008672 <USBD_GetString+0x6a>
 80086a2:	e000      	b.n	80086a6 <USBD_GetString+0x9e>
    return;
 80086a4:	bf00      	nop
  }
}
 80086a6:	3718      	adds	r7, #24
 80086a8:	46bd      	mov	sp, r7
 80086aa:	bd80      	pop	{r7, pc}

080086ac <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80086ac:	b480      	push	{r7}
 80086ae:	b085      	sub	sp, #20
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80086b4:	2300      	movs	r3, #0
 80086b6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80086bc:	e005      	b.n	80086ca <USBD_GetLen+0x1e>
  {
    len++;
 80086be:	7bfb      	ldrb	r3, [r7, #15]
 80086c0:	3301      	adds	r3, #1
 80086c2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80086c4:	68bb      	ldr	r3, [r7, #8]
 80086c6:	3301      	adds	r3, #1
 80086c8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80086ca:	68bb      	ldr	r3, [r7, #8]
 80086cc:	781b      	ldrb	r3, [r3, #0]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d1f5      	bne.n	80086be <USBD_GetLen+0x12>
  }

  return len;
 80086d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80086d4:	4618      	mov	r0, r3
 80086d6:	3714      	adds	r7, #20
 80086d8:	46bd      	mov	sp, r7
 80086da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086de:	4770      	bx	lr

080086e0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80086e0:	b580      	push	{r7, lr}
 80086e2:	b084      	sub	sp, #16
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	60f8      	str	r0, [r7, #12]
 80086e8:	60b9      	str	r1, [r7, #8]
 80086ea:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	2202      	movs	r2, #2
 80086f0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	687a      	ldr	r2, [r7, #4]
 80086f8:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	68ba      	ldr	r2, [r7, #8]
 80086fe:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	687a      	ldr	r2, [r7, #4]
 8008704:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	68ba      	ldr	r2, [r7, #8]
 800870a:	2100      	movs	r1, #0
 800870c:	68f8      	ldr	r0, [r7, #12]
 800870e:	f000 fcf0 	bl	80090f2 <USBD_LL_Transmit>

  return USBD_OK;
 8008712:	2300      	movs	r3, #0
}
 8008714:	4618      	mov	r0, r3
 8008716:	3710      	adds	r7, #16
 8008718:	46bd      	mov	sp, r7
 800871a:	bd80      	pop	{r7, pc}

0800871c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b084      	sub	sp, #16
 8008720:	af00      	add	r7, sp, #0
 8008722:	60f8      	str	r0, [r7, #12]
 8008724:	60b9      	str	r1, [r7, #8]
 8008726:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	68ba      	ldr	r2, [r7, #8]
 800872c:	2100      	movs	r1, #0
 800872e:	68f8      	ldr	r0, [r7, #12]
 8008730:	f000 fcdf 	bl	80090f2 <USBD_LL_Transmit>

  return USBD_OK;
 8008734:	2300      	movs	r3, #0
}
 8008736:	4618      	mov	r0, r3
 8008738:	3710      	adds	r7, #16
 800873a:	46bd      	mov	sp, r7
 800873c:	bd80      	pop	{r7, pc}

0800873e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800873e:	b580      	push	{r7, lr}
 8008740:	b084      	sub	sp, #16
 8008742:	af00      	add	r7, sp, #0
 8008744:	60f8      	str	r0, [r7, #12]
 8008746:	60b9      	str	r1, [r7, #8]
 8008748:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	2203      	movs	r2, #3
 800874e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	687a      	ldr	r2, [r7, #4]
 8008756:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	68ba      	ldr	r2, [r7, #8]
 800875e:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	687a      	ldr	r2, [r7, #4]
 8008766:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	68ba      	ldr	r2, [r7, #8]
 800876e:	2100      	movs	r1, #0
 8008770:	68f8      	ldr	r0, [r7, #12]
 8008772:	f000 fcdf 	bl	8009134 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008776:	2300      	movs	r3, #0
}
 8008778:	4618      	mov	r0, r3
 800877a:	3710      	adds	r7, #16
 800877c:	46bd      	mov	sp, r7
 800877e:	bd80      	pop	{r7, pc}

08008780 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b084      	sub	sp, #16
 8008784:	af00      	add	r7, sp, #0
 8008786:	60f8      	str	r0, [r7, #12]
 8008788:	60b9      	str	r1, [r7, #8]
 800878a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	68ba      	ldr	r2, [r7, #8]
 8008790:	2100      	movs	r1, #0
 8008792:	68f8      	ldr	r0, [r7, #12]
 8008794:	f000 fcce 	bl	8009134 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008798:	2300      	movs	r3, #0
}
 800879a:	4618      	mov	r0, r3
 800879c:	3710      	adds	r7, #16
 800879e:	46bd      	mov	sp, r7
 80087a0:	bd80      	pop	{r7, pc}

080087a2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80087a2:	b580      	push	{r7, lr}
 80087a4:	b082      	sub	sp, #8
 80087a6:	af00      	add	r7, sp, #0
 80087a8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	2204      	movs	r2, #4
 80087ae:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80087b2:	2300      	movs	r3, #0
 80087b4:	2200      	movs	r2, #0
 80087b6:	2100      	movs	r1, #0
 80087b8:	6878      	ldr	r0, [r7, #4]
 80087ba:	f000 fc9a 	bl	80090f2 <USBD_LL_Transmit>

  return USBD_OK;
 80087be:	2300      	movs	r3, #0
}
 80087c0:	4618      	mov	r0, r3
 80087c2:	3708      	adds	r7, #8
 80087c4:	46bd      	mov	sp, r7
 80087c6:	bd80      	pop	{r7, pc}

080087c8 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80087c8:	b580      	push	{r7, lr}
 80087ca:	b082      	sub	sp, #8
 80087cc:	af00      	add	r7, sp, #0
 80087ce:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2205      	movs	r2, #5
 80087d4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80087d8:	2300      	movs	r3, #0
 80087da:	2200      	movs	r2, #0
 80087dc:	2100      	movs	r1, #0
 80087de:	6878      	ldr	r0, [r7, #4]
 80087e0:	f000 fca8 	bl	8009134 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80087e4:	2300      	movs	r3, #0
}
 80087e6:	4618      	mov	r0, r3
 80087e8:	3708      	adds	r7, #8
 80087ea:	46bd      	mov	sp, r7
 80087ec:	bd80      	pop	{r7, pc}
	...

080087f0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80087f4:	2200      	movs	r2, #0
 80087f6:	4912      	ldr	r1, [pc, #72]	@ (8008840 <MX_USB_DEVICE_Init+0x50>)
 80087f8:	4812      	ldr	r0, [pc, #72]	@ (8008844 <MX_USB_DEVICE_Init+0x54>)
 80087fa:	f7fe fcdb 	bl	80071b4 <USBD_Init>
 80087fe:	4603      	mov	r3, r0
 8008800:	2b00      	cmp	r3, #0
 8008802:	d001      	beq.n	8008808 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008804:	f7f8 fc16 	bl	8001034 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008808:	490f      	ldr	r1, [pc, #60]	@ (8008848 <MX_USB_DEVICE_Init+0x58>)
 800880a:	480e      	ldr	r0, [pc, #56]	@ (8008844 <MX_USB_DEVICE_Init+0x54>)
 800880c:	f7fe fd02 	bl	8007214 <USBD_RegisterClass>
 8008810:	4603      	mov	r3, r0
 8008812:	2b00      	cmp	r3, #0
 8008814:	d001      	beq.n	800881a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008816:	f7f8 fc0d 	bl	8001034 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800881a:	490c      	ldr	r1, [pc, #48]	@ (800884c <MX_USB_DEVICE_Init+0x5c>)
 800881c:	4809      	ldr	r0, [pc, #36]	@ (8008844 <MX_USB_DEVICE_Init+0x54>)
 800881e:	f7fe fbf9 	bl	8007014 <USBD_CDC_RegisterInterface>
 8008822:	4603      	mov	r3, r0
 8008824:	2b00      	cmp	r3, #0
 8008826:	d001      	beq.n	800882c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008828:	f7f8 fc04 	bl	8001034 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800882c:	4805      	ldr	r0, [pc, #20]	@ (8008844 <MX_USB_DEVICE_Init+0x54>)
 800882e:	f7fe fd27 	bl	8007280 <USBD_Start>
 8008832:	4603      	mov	r3, r0
 8008834:	2b00      	cmp	r3, #0
 8008836:	d001      	beq.n	800883c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008838:	f7f8 fbfc 	bl	8001034 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800883c:	bf00      	nop
 800883e:	bd80      	pop	{r7, pc}
 8008840:	200000ac 	.word	0x200000ac
 8008844:	20000244 	.word	0x20000244
 8008848:	20000018 	.word	0x20000018
 800884c:	20000098 	.word	0x20000098

08008850 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008850:	b580      	push	{r7, lr}
 8008852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008854:	2200      	movs	r2, #0
 8008856:	4905      	ldr	r1, [pc, #20]	@ (800886c <CDC_Init_FS+0x1c>)
 8008858:	4805      	ldr	r0, [pc, #20]	@ (8008870 <CDC_Init_FS+0x20>)
 800885a:	f7fe fbf5 	bl	8007048 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800885e:	4905      	ldr	r1, [pc, #20]	@ (8008874 <CDC_Init_FS+0x24>)
 8008860:	4803      	ldr	r0, [pc, #12]	@ (8008870 <CDC_Init_FS+0x20>)
 8008862:	f7fe fc13 	bl	800708c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008866:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008868:	4618      	mov	r0, r3
 800886a:	bd80      	pop	{r7, pc}
 800886c:	20000d20 	.word	0x20000d20
 8008870:	20000244 	.word	0x20000244
 8008874:	20000520 	.word	0x20000520

08008878 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008878:	b480      	push	{r7}
 800887a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800887c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800887e:	4618      	mov	r0, r3
 8008880:	46bd      	mov	sp, r7
 8008882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008886:	4770      	bx	lr

08008888 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008888:	b480      	push	{r7}
 800888a:	b083      	sub	sp, #12
 800888c:	af00      	add	r7, sp, #0
 800888e:	4603      	mov	r3, r0
 8008890:	6039      	str	r1, [r7, #0]
 8008892:	71fb      	strb	r3, [r7, #7]
 8008894:	4613      	mov	r3, r2
 8008896:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008898:	79fb      	ldrb	r3, [r7, #7]
 800889a:	2b23      	cmp	r3, #35	@ 0x23
 800889c:	d84a      	bhi.n	8008934 <CDC_Control_FS+0xac>
 800889e:	a201      	add	r2, pc, #4	@ (adr r2, 80088a4 <CDC_Control_FS+0x1c>)
 80088a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088a4:	08008935 	.word	0x08008935
 80088a8:	08008935 	.word	0x08008935
 80088ac:	08008935 	.word	0x08008935
 80088b0:	08008935 	.word	0x08008935
 80088b4:	08008935 	.word	0x08008935
 80088b8:	08008935 	.word	0x08008935
 80088bc:	08008935 	.word	0x08008935
 80088c0:	08008935 	.word	0x08008935
 80088c4:	08008935 	.word	0x08008935
 80088c8:	08008935 	.word	0x08008935
 80088cc:	08008935 	.word	0x08008935
 80088d0:	08008935 	.word	0x08008935
 80088d4:	08008935 	.word	0x08008935
 80088d8:	08008935 	.word	0x08008935
 80088dc:	08008935 	.word	0x08008935
 80088e0:	08008935 	.word	0x08008935
 80088e4:	08008935 	.word	0x08008935
 80088e8:	08008935 	.word	0x08008935
 80088ec:	08008935 	.word	0x08008935
 80088f0:	08008935 	.word	0x08008935
 80088f4:	08008935 	.word	0x08008935
 80088f8:	08008935 	.word	0x08008935
 80088fc:	08008935 	.word	0x08008935
 8008900:	08008935 	.word	0x08008935
 8008904:	08008935 	.word	0x08008935
 8008908:	08008935 	.word	0x08008935
 800890c:	08008935 	.word	0x08008935
 8008910:	08008935 	.word	0x08008935
 8008914:	08008935 	.word	0x08008935
 8008918:	08008935 	.word	0x08008935
 800891c:	08008935 	.word	0x08008935
 8008920:	08008935 	.word	0x08008935
 8008924:	08008935 	.word	0x08008935
 8008928:	08008935 	.word	0x08008935
 800892c:	08008935 	.word	0x08008935
 8008930:	08008935 	.word	0x08008935
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008934:	bf00      	nop
  }

  return (USBD_OK);
 8008936:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008938:	4618      	mov	r0, r3
 800893a:	370c      	adds	r7, #12
 800893c:	46bd      	mov	sp, r7
 800893e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008942:	4770      	bx	lr

08008944 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008944:	b580      	push	{r7, lr}
 8008946:	b082      	sub	sp, #8
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
 800894c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800894e:	6879      	ldr	r1, [r7, #4]
 8008950:	4805      	ldr	r0, [pc, #20]	@ (8008968 <CDC_Receive_FS+0x24>)
 8008952:	f7fe fb9b 	bl	800708c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008956:	4804      	ldr	r0, [pc, #16]	@ (8008968 <CDC_Receive_FS+0x24>)
 8008958:	f7fe fbf6 	bl	8007148 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800895c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800895e:	4618      	mov	r0, r3
 8008960:	3708      	adds	r7, #8
 8008962:	46bd      	mov	sp, r7
 8008964:	bd80      	pop	{r7, pc}
 8008966:	bf00      	nop
 8008968:	20000244 	.word	0x20000244

0800896c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b084      	sub	sp, #16
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
 8008974:	460b      	mov	r3, r1
 8008976:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008978:	2300      	movs	r3, #0
 800897a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800897c:	4b0d      	ldr	r3, [pc, #52]	@ (80089b4 <CDC_Transmit_FS+0x48>)
 800897e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008982:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008984:	68bb      	ldr	r3, [r7, #8]
 8008986:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800898a:	2b00      	cmp	r3, #0
 800898c:	d001      	beq.n	8008992 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800898e:	2301      	movs	r3, #1
 8008990:	e00b      	b.n	80089aa <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008992:	887b      	ldrh	r3, [r7, #2]
 8008994:	461a      	mov	r2, r3
 8008996:	6879      	ldr	r1, [r7, #4]
 8008998:	4806      	ldr	r0, [pc, #24]	@ (80089b4 <CDC_Transmit_FS+0x48>)
 800899a:	f7fe fb55 	bl	8007048 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800899e:	4805      	ldr	r0, [pc, #20]	@ (80089b4 <CDC_Transmit_FS+0x48>)
 80089a0:	f7fe fb92 	bl	80070c8 <USBD_CDC_TransmitPacket>
 80089a4:	4603      	mov	r3, r0
 80089a6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80089a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80089aa:	4618      	mov	r0, r3
 80089ac:	3710      	adds	r7, #16
 80089ae:	46bd      	mov	sp, r7
 80089b0:	bd80      	pop	{r7, pc}
 80089b2:	bf00      	nop
 80089b4:	20000244 	.word	0x20000244

080089b8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80089b8:	b480      	push	{r7}
 80089ba:	b087      	sub	sp, #28
 80089bc:	af00      	add	r7, sp, #0
 80089be:	60f8      	str	r0, [r7, #12]
 80089c0:	60b9      	str	r1, [r7, #8]
 80089c2:	4613      	mov	r3, r2
 80089c4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80089c6:	2300      	movs	r3, #0
 80089c8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80089ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80089ce:	4618      	mov	r0, r3
 80089d0:	371c      	adds	r7, #28
 80089d2:	46bd      	mov	sp, r7
 80089d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d8:	4770      	bx	lr
	...

080089dc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80089dc:	b480      	push	{r7}
 80089de:	b083      	sub	sp, #12
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	4603      	mov	r3, r0
 80089e4:	6039      	str	r1, [r7, #0]
 80089e6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	2212      	movs	r2, #18
 80089ec:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80089ee:	4b03      	ldr	r3, [pc, #12]	@ (80089fc <USBD_FS_DeviceDescriptor+0x20>)
}
 80089f0:	4618      	mov	r0, r3
 80089f2:	370c      	adds	r7, #12
 80089f4:	46bd      	mov	sp, r7
 80089f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fa:	4770      	bx	lr
 80089fc:	200000c8 	.word	0x200000c8

08008a00 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008a00:	b480      	push	{r7}
 8008a02:	b083      	sub	sp, #12
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	4603      	mov	r3, r0
 8008a08:	6039      	str	r1, [r7, #0]
 8008a0a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008a0c:	683b      	ldr	r3, [r7, #0]
 8008a0e:	2204      	movs	r2, #4
 8008a10:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008a12:	4b03      	ldr	r3, [pc, #12]	@ (8008a20 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008a14:	4618      	mov	r0, r3
 8008a16:	370c      	adds	r7, #12
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1e:	4770      	bx	lr
 8008a20:	200000dc 	.word	0x200000dc

08008a24 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008a24:	b580      	push	{r7, lr}
 8008a26:	b082      	sub	sp, #8
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	4603      	mov	r3, r0
 8008a2c:	6039      	str	r1, [r7, #0]
 8008a2e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008a30:	79fb      	ldrb	r3, [r7, #7]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d105      	bne.n	8008a42 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008a36:	683a      	ldr	r2, [r7, #0]
 8008a38:	4907      	ldr	r1, [pc, #28]	@ (8008a58 <USBD_FS_ProductStrDescriptor+0x34>)
 8008a3a:	4808      	ldr	r0, [pc, #32]	@ (8008a5c <USBD_FS_ProductStrDescriptor+0x38>)
 8008a3c:	f7ff fde4 	bl	8008608 <USBD_GetString>
 8008a40:	e004      	b.n	8008a4c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008a42:	683a      	ldr	r2, [r7, #0]
 8008a44:	4904      	ldr	r1, [pc, #16]	@ (8008a58 <USBD_FS_ProductStrDescriptor+0x34>)
 8008a46:	4805      	ldr	r0, [pc, #20]	@ (8008a5c <USBD_FS_ProductStrDescriptor+0x38>)
 8008a48:	f7ff fdde 	bl	8008608 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008a4c:	4b02      	ldr	r3, [pc, #8]	@ (8008a58 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008a4e:	4618      	mov	r0, r3
 8008a50:	3708      	adds	r7, #8
 8008a52:	46bd      	mov	sp, r7
 8008a54:	bd80      	pop	{r7, pc}
 8008a56:	bf00      	nop
 8008a58:	20001520 	.word	0x20001520
 8008a5c:	08009d30 	.word	0x08009d30

08008a60 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b082      	sub	sp, #8
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	4603      	mov	r3, r0
 8008a68:	6039      	str	r1, [r7, #0]
 8008a6a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008a6c:	683a      	ldr	r2, [r7, #0]
 8008a6e:	4904      	ldr	r1, [pc, #16]	@ (8008a80 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008a70:	4804      	ldr	r0, [pc, #16]	@ (8008a84 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008a72:	f7ff fdc9 	bl	8008608 <USBD_GetString>
  return USBD_StrDesc;
 8008a76:	4b02      	ldr	r3, [pc, #8]	@ (8008a80 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008a78:	4618      	mov	r0, r3
 8008a7a:	3708      	adds	r7, #8
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	bd80      	pop	{r7, pc}
 8008a80:	20001520 	.word	0x20001520
 8008a84:	08009d48 	.word	0x08009d48

08008a88 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008a88:	b580      	push	{r7, lr}
 8008a8a:	b082      	sub	sp, #8
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	4603      	mov	r3, r0
 8008a90:	6039      	str	r1, [r7, #0]
 8008a92:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008a94:	683b      	ldr	r3, [r7, #0]
 8008a96:	221a      	movs	r2, #26
 8008a98:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008a9a:	f000 f843 	bl	8008b24 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008a9e:	4b02      	ldr	r3, [pc, #8]	@ (8008aa8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008aa0:	4618      	mov	r0, r3
 8008aa2:	3708      	adds	r7, #8
 8008aa4:	46bd      	mov	sp, r7
 8008aa6:	bd80      	pop	{r7, pc}
 8008aa8:	200000e0 	.word	0x200000e0

08008aac <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b082      	sub	sp, #8
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	4603      	mov	r3, r0
 8008ab4:	6039      	str	r1, [r7, #0]
 8008ab6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008ab8:	79fb      	ldrb	r3, [r7, #7]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d105      	bne.n	8008aca <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008abe:	683a      	ldr	r2, [r7, #0]
 8008ac0:	4907      	ldr	r1, [pc, #28]	@ (8008ae0 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008ac2:	4808      	ldr	r0, [pc, #32]	@ (8008ae4 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008ac4:	f7ff fda0 	bl	8008608 <USBD_GetString>
 8008ac8:	e004      	b.n	8008ad4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008aca:	683a      	ldr	r2, [r7, #0]
 8008acc:	4904      	ldr	r1, [pc, #16]	@ (8008ae0 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008ace:	4805      	ldr	r0, [pc, #20]	@ (8008ae4 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008ad0:	f7ff fd9a 	bl	8008608 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008ad4:	4b02      	ldr	r3, [pc, #8]	@ (8008ae0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	3708      	adds	r7, #8
 8008ada:	46bd      	mov	sp, r7
 8008adc:	bd80      	pop	{r7, pc}
 8008ade:	bf00      	nop
 8008ae0:	20001520 	.word	0x20001520
 8008ae4:	08009d5c 	.word	0x08009d5c

08008ae8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b082      	sub	sp, #8
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	4603      	mov	r3, r0
 8008af0:	6039      	str	r1, [r7, #0]
 8008af2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008af4:	79fb      	ldrb	r3, [r7, #7]
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d105      	bne.n	8008b06 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008afa:	683a      	ldr	r2, [r7, #0]
 8008afc:	4907      	ldr	r1, [pc, #28]	@ (8008b1c <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008afe:	4808      	ldr	r0, [pc, #32]	@ (8008b20 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008b00:	f7ff fd82 	bl	8008608 <USBD_GetString>
 8008b04:	e004      	b.n	8008b10 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008b06:	683a      	ldr	r2, [r7, #0]
 8008b08:	4904      	ldr	r1, [pc, #16]	@ (8008b1c <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008b0a:	4805      	ldr	r0, [pc, #20]	@ (8008b20 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008b0c:	f7ff fd7c 	bl	8008608 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008b10:	4b02      	ldr	r3, [pc, #8]	@ (8008b1c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008b12:	4618      	mov	r0, r3
 8008b14:	3708      	adds	r7, #8
 8008b16:	46bd      	mov	sp, r7
 8008b18:	bd80      	pop	{r7, pc}
 8008b1a:	bf00      	nop
 8008b1c:	20001520 	.word	0x20001520
 8008b20:	08009d68 	.word	0x08009d68

08008b24 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b084      	sub	sp, #16
 8008b28:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008b2a:	4b0f      	ldr	r3, [pc, #60]	@ (8008b68 <Get_SerialNum+0x44>)
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008b30:	4b0e      	ldr	r3, [pc, #56]	@ (8008b6c <Get_SerialNum+0x48>)
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008b36:	4b0e      	ldr	r3, [pc, #56]	@ (8008b70 <Get_SerialNum+0x4c>)
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008b3c:	68fa      	ldr	r2, [r7, #12]
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	4413      	add	r3, r2
 8008b42:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d009      	beq.n	8008b5e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008b4a:	2208      	movs	r2, #8
 8008b4c:	4909      	ldr	r1, [pc, #36]	@ (8008b74 <Get_SerialNum+0x50>)
 8008b4e:	68f8      	ldr	r0, [r7, #12]
 8008b50:	f000 f814 	bl	8008b7c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008b54:	2204      	movs	r2, #4
 8008b56:	4908      	ldr	r1, [pc, #32]	@ (8008b78 <Get_SerialNum+0x54>)
 8008b58:	68b8      	ldr	r0, [r7, #8]
 8008b5a:	f000 f80f 	bl	8008b7c <IntToUnicode>
  }
}
 8008b5e:	bf00      	nop
 8008b60:	3710      	adds	r7, #16
 8008b62:	46bd      	mov	sp, r7
 8008b64:	bd80      	pop	{r7, pc}
 8008b66:	bf00      	nop
 8008b68:	1fff7a10 	.word	0x1fff7a10
 8008b6c:	1fff7a14 	.word	0x1fff7a14
 8008b70:	1fff7a18 	.word	0x1fff7a18
 8008b74:	200000e2 	.word	0x200000e2
 8008b78:	200000f2 	.word	0x200000f2

08008b7c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008b7c:	b480      	push	{r7}
 8008b7e:	b087      	sub	sp, #28
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	60f8      	str	r0, [r7, #12]
 8008b84:	60b9      	str	r1, [r7, #8]
 8008b86:	4613      	mov	r3, r2
 8008b88:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008b8e:	2300      	movs	r3, #0
 8008b90:	75fb      	strb	r3, [r7, #23]
 8008b92:	e027      	b.n	8008be4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	0f1b      	lsrs	r3, r3, #28
 8008b98:	2b09      	cmp	r3, #9
 8008b9a:	d80b      	bhi.n	8008bb4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	0f1b      	lsrs	r3, r3, #28
 8008ba0:	b2da      	uxtb	r2, r3
 8008ba2:	7dfb      	ldrb	r3, [r7, #23]
 8008ba4:	005b      	lsls	r3, r3, #1
 8008ba6:	4619      	mov	r1, r3
 8008ba8:	68bb      	ldr	r3, [r7, #8]
 8008baa:	440b      	add	r3, r1
 8008bac:	3230      	adds	r2, #48	@ 0x30
 8008bae:	b2d2      	uxtb	r2, r2
 8008bb0:	701a      	strb	r2, [r3, #0]
 8008bb2:	e00a      	b.n	8008bca <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	0f1b      	lsrs	r3, r3, #28
 8008bb8:	b2da      	uxtb	r2, r3
 8008bba:	7dfb      	ldrb	r3, [r7, #23]
 8008bbc:	005b      	lsls	r3, r3, #1
 8008bbe:	4619      	mov	r1, r3
 8008bc0:	68bb      	ldr	r3, [r7, #8]
 8008bc2:	440b      	add	r3, r1
 8008bc4:	3237      	adds	r2, #55	@ 0x37
 8008bc6:	b2d2      	uxtb	r2, r2
 8008bc8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	011b      	lsls	r3, r3, #4
 8008bce:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008bd0:	7dfb      	ldrb	r3, [r7, #23]
 8008bd2:	005b      	lsls	r3, r3, #1
 8008bd4:	3301      	adds	r3, #1
 8008bd6:	68ba      	ldr	r2, [r7, #8]
 8008bd8:	4413      	add	r3, r2
 8008bda:	2200      	movs	r2, #0
 8008bdc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008bde:	7dfb      	ldrb	r3, [r7, #23]
 8008be0:	3301      	adds	r3, #1
 8008be2:	75fb      	strb	r3, [r7, #23]
 8008be4:	7dfa      	ldrb	r2, [r7, #23]
 8008be6:	79fb      	ldrb	r3, [r7, #7]
 8008be8:	429a      	cmp	r2, r3
 8008bea:	d3d3      	bcc.n	8008b94 <IntToUnicode+0x18>
  }
}
 8008bec:	bf00      	nop
 8008bee:	bf00      	nop
 8008bf0:	371c      	adds	r7, #28
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf8:	4770      	bx	lr
	...

08008bfc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b08a      	sub	sp, #40	@ 0x28
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008c04:	f107 0314 	add.w	r3, r7, #20
 8008c08:	2200      	movs	r2, #0
 8008c0a:	601a      	str	r2, [r3, #0]
 8008c0c:	605a      	str	r2, [r3, #4]
 8008c0e:	609a      	str	r2, [r3, #8]
 8008c10:	60da      	str	r2, [r3, #12]
 8008c12:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008c1c:	d13a      	bne.n	8008c94 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008c1e:	2300      	movs	r3, #0
 8008c20:	613b      	str	r3, [r7, #16]
 8008c22:	4b1e      	ldr	r3, [pc, #120]	@ (8008c9c <HAL_PCD_MspInit+0xa0>)
 8008c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c26:	4a1d      	ldr	r2, [pc, #116]	@ (8008c9c <HAL_PCD_MspInit+0xa0>)
 8008c28:	f043 0301 	orr.w	r3, r3, #1
 8008c2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8008c2e:	4b1b      	ldr	r3, [pc, #108]	@ (8008c9c <HAL_PCD_MspInit+0xa0>)
 8008c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c32:	f003 0301 	and.w	r3, r3, #1
 8008c36:	613b      	str	r3, [r7, #16]
 8008c38:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8008c3a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8008c3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008c40:	2302      	movs	r3, #2
 8008c42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008c44:	2300      	movs	r3, #0
 8008c46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008c48:	2303      	movs	r3, #3
 8008c4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008c4c:	230a      	movs	r3, #10
 8008c4e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008c50:	f107 0314 	add.w	r3, r7, #20
 8008c54:	4619      	mov	r1, r3
 8008c56:	4812      	ldr	r0, [pc, #72]	@ (8008ca0 <HAL_PCD_MspInit+0xa4>)
 8008c58:	f7f9 fa16 	bl	8002088 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008c5c:	4b0f      	ldr	r3, [pc, #60]	@ (8008c9c <HAL_PCD_MspInit+0xa0>)
 8008c5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c60:	4a0e      	ldr	r2, [pc, #56]	@ (8008c9c <HAL_PCD_MspInit+0xa0>)
 8008c62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c66:	6353      	str	r3, [r2, #52]	@ 0x34
 8008c68:	2300      	movs	r3, #0
 8008c6a:	60fb      	str	r3, [r7, #12]
 8008c6c:	4b0b      	ldr	r3, [pc, #44]	@ (8008c9c <HAL_PCD_MspInit+0xa0>)
 8008c6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c70:	4a0a      	ldr	r2, [pc, #40]	@ (8008c9c <HAL_PCD_MspInit+0xa0>)
 8008c72:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008c76:	6453      	str	r3, [r2, #68]	@ 0x44
 8008c78:	4b08      	ldr	r3, [pc, #32]	@ (8008c9c <HAL_PCD_MspInit+0xa0>)
 8008c7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c7c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008c80:	60fb      	str	r3, [r7, #12]
 8008c82:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008c84:	2200      	movs	r2, #0
 8008c86:	2100      	movs	r1, #0
 8008c88:	2043      	movs	r0, #67	@ 0x43
 8008c8a:	f7f9 f934 	bl	8001ef6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008c8e:	2043      	movs	r0, #67	@ 0x43
 8008c90:	f7f9 f94d 	bl	8001f2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008c94:	bf00      	nop
 8008c96:	3728      	adds	r7, #40	@ 0x28
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	bd80      	pop	{r7, pc}
 8008c9c:	40023800 	.word	0x40023800
 8008ca0:	40020000 	.word	0x40020000

08008ca4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b082      	sub	sp, #8
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008cb8:	4619      	mov	r1, r3
 8008cba:	4610      	mov	r0, r2
 8008cbc:	f7fe fb2d 	bl	800731a <USBD_LL_SetupStage>
}
 8008cc0:	bf00      	nop
 8008cc2:	3708      	adds	r7, #8
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	bd80      	pop	{r7, pc}

08008cc8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008cc8:	b580      	push	{r7, lr}
 8008cca:	b082      	sub	sp, #8
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	6078      	str	r0, [r7, #4]
 8008cd0:	460b      	mov	r3, r1
 8008cd2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8008cda:	78fa      	ldrb	r2, [r7, #3]
 8008cdc:	6879      	ldr	r1, [r7, #4]
 8008cde:	4613      	mov	r3, r2
 8008ce0:	00db      	lsls	r3, r3, #3
 8008ce2:	4413      	add	r3, r2
 8008ce4:	009b      	lsls	r3, r3, #2
 8008ce6:	440b      	add	r3, r1
 8008ce8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008cec:	681a      	ldr	r2, [r3, #0]
 8008cee:	78fb      	ldrb	r3, [r7, #3]
 8008cf0:	4619      	mov	r1, r3
 8008cf2:	f7fe fb67 	bl	80073c4 <USBD_LL_DataOutStage>
}
 8008cf6:	bf00      	nop
 8008cf8:	3708      	adds	r7, #8
 8008cfa:	46bd      	mov	sp, r7
 8008cfc:	bd80      	pop	{r7, pc}

08008cfe <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008cfe:	b580      	push	{r7, lr}
 8008d00:	b082      	sub	sp, #8
 8008d02:	af00      	add	r7, sp, #0
 8008d04:	6078      	str	r0, [r7, #4]
 8008d06:	460b      	mov	r3, r1
 8008d08:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8008d10:	78fa      	ldrb	r2, [r7, #3]
 8008d12:	6879      	ldr	r1, [r7, #4]
 8008d14:	4613      	mov	r3, r2
 8008d16:	00db      	lsls	r3, r3, #3
 8008d18:	4413      	add	r3, r2
 8008d1a:	009b      	lsls	r3, r3, #2
 8008d1c:	440b      	add	r3, r1
 8008d1e:	3320      	adds	r3, #32
 8008d20:	681a      	ldr	r2, [r3, #0]
 8008d22:	78fb      	ldrb	r3, [r7, #3]
 8008d24:	4619      	mov	r1, r3
 8008d26:	f7fe fc09 	bl	800753c <USBD_LL_DataInStage>
}
 8008d2a:	bf00      	nop
 8008d2c:	3708      	adds	r7, #8
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	bd80      	pop	{r7, pc}

08008d32 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d32:	b580      	push	{r7, lr}
 8008d34:	b082      	sub	sp, #8
 8008d36:	af00      	add	r7, sp, #0
 8008d38:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008d40:	4618      	mov	r0, r3
 8008d42:	f7fe fd4d 	bl	80077e0 <USBD_LL_SOF>
}
 8008d46:	bf00      	nop
 8008d48:	3708      	adds	r7, #8
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	bd80      	pop	{r7, pc}

08008d4e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d4e:	b580      	push	{r7, lr}
 8008d50:	b084      	sub	sp, #16
 8008d52:	af00      	add	r7, sp, #0
 8008d54:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008d56:	2301      	movs	r3, #1
 8008d58:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	79db      	ldrb	r3, [r3, #7]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d102      	bne.n	8008d68 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8008d62:	2300      	movs	r3, #0
 8008d64:	73fb      	strb	r3, [r7, #15]
 8008d66:	e008      	b.n	8008d7a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	79db      	ldrb	r3, [r3, #7]
 8008d6c:	2b02      	cmp	r3, #2
 8008d6e:	d102      	bne.n	8008d76 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8008d70:	2301      	movs	r3, #1
 8008d72:	73fb      	strb	r3, [r7, #15]
 8008d74:	e001      	b.n	8008d7a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8008d76:	f7f8 f95d 	bl	8001034 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008d80:	7bfa      	ldrb	r2, [r7, #15]
 8008d82:	4611      	mov	r1, r2
 8008d84:	4618      	mov	r0, r3
 8008d86:	f7fe fce7 	bl	8007758 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008d90:	4618      	mov	r0, r3
 8008d92:	f7fe fc8e 	bl	80076b2 <USBD_LL_Reset>
}
 8008d96:	bf00      	nop
 8008d98:	3710      	adds	r7, #16
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	bd80      	pop	{r7, pc}
	...

08008da0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	b082      	sub	sp, #8
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008dae:	4618      	mov	r0, r3
 8008db0:	f7fe fce2 	bl	8007778 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	687a      	ldr	r2, [r7, #4]
 8008dc0:	6812      	ldr	r2, [r2, #0]
 8008dc2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008dc6:	f043 0301 	orr.w	r3, r3, #1
 8008dca:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	7adb      	ldrb	r3, [r3, #11]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d005      	beq.n	8008de0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008dd4:	4b04      	ldr	r3, [pc, #16]	@ (8008de8 <HAL_PCD_SuspendCallback+0x48>)
 8008dd6:	691b      	ldr	r3, [r3, #16]
 8008dd8:	4a03      	ldr	r2, [pc, #12]	@ (8008de8 <HAL_PCD_SuspendCallback+0x48>)
 8008dda:	f043 0306 	orr.w	r3, r3, #6
 8008dde:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008de0:	bf00      	nop
 8008de2:	3708      	adds	r7, #8
 8008de4:	46bd      	mov	sp, r7
 8008de6:	bd80      	pop	{r7, pc}
 8008de8:	e000ed00 	.word	0xe000ed00

08008dec <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008dec:	b580      	push	{r7, lr}
 8008dee:	b082      	sub	sp, #8
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008dfa:	4618      	mov	r0, r3
 8008dfc:	f7fe fcd8 	bl	80077b0 <USBD_LL_Resume>
}
 8008e00:	bf00      	nop
 8008e02:	3708      	adds	r7, #8
 8008e04:	46bd      	mov	sp, r7
 8008e06:	bd80      	pop	{r7, pc}

08008e08 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008e08:	b580      	push	{r7, lr}
 8008e0a:	b082      	sub	sp, #8
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]
 8008e10:	460b      	mov	r3, r1
 8008e12:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008e1a:	78fa      	ldrb	r2, [r7, #3]
 8008e1c:	4611      	mov	r1, r2
 8008e1e:	4618      	mov	r0, r3
 8008e20:	f7fe fd30 	bl	8007884 <USBD_LL_IsoOUTIncomplete>
}
 8008e24:	bf00      	nop
 8008e26:	3708      	adds	r7, #8
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	bd80      	pop	{r7, pc}

08008e2c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b082      	sub	sp, #8
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
 8008e34:	460b      	mov	r3, r1
 8008e36:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008e3e:	78fa      	ldrb	r2, [r7, #3]
 8008e40:	4611      	mov	r1, r2
 8008e42:	4618      	mov	r0, r3
 8008e44:	f7fe fcec 	bl	8007820 <USBD_LL_IsoINIncomplete>
}
 8008e48:	bf00      	nop
 8008e4a:	3708      	adds	r7, #8
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	bd80      	pop	{r7, pc}

08008e50 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b082      	sub	sp, #8
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008e5e:	4618      	mov	r0, r3
 8008e60:	f7fe fd42 	bl	80078e8 <USBD_LL_DevConnected>
}
 8008e64:	bf00      	nop
 8008e66:	3708      	adds	r7, #8
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	bd80      	pop	{r7, pc}

08008e6c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008e6c:	b580      	push	{r7, lr}
 8008e6e:	b082      	sub	sp, #8
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	f7fe fd3f 	bl	80078fe <USBD_LL_DevDisconnected>
}
 8008e80:	bf00      	nop
 8008e82:	3708      	adds	r7, #8
 8008e84:	46bd      	mov	sp, r7
 8008e86:	bd80      	pop	{r7, pc}

08008e88 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b082      	sub	sp, #8
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	781b      	ldrb	r3, [r3, #0]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d13c      	bne.n	8008f12 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8008e98:	4a20      	ldr	r2, [pc, #128]	@ (8008f1c <USBD_LL_Init+0x94>)
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	4a1e      	ldr	r2, [pc, #120]	@ (8008f1c <USBD_LL_Init+0x94>)
 8008ea4:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008ea8:	4b1c      	ldr	r3, [pc, #112]	@ (8008f1c <USBD_LL_Init+0x94>)
 8008eaa:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8008eae:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8008eb0:	4b1a      	ldr	r3, [pc, #104]	@ (8008f1c <USBD_LL_Init+0x94>)
 8008eb2:	2204      	movs	r2, #4
 8008eb4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8008eb6:	4b19      	ldr	r3, [pc, #100]	@ (8008f1c <USBD_LL_Init+0x94>)
 8008eb8:	2202      	movs	r2, #2
 8008eba:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008ebc:	4b17      	ldr	r3, [pc, #92]	@ (8008f1c <USBD_LL_Init+0x94>)
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008ec2:	4b16      	ldr	r3, [pc, #88]	@ (8008f1c <USBD_LL_Init+0x94>)
 8008ec4:	2202      	movs	r2, #2
 8008ec6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008ec8:	4b14      	ldr	r3, [pc, #80]	@ (8008f1c <USBD_LL_Init+0x94>)
 8008eca:	2200      	movs	r2, #0
 8008ecc:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008ece:	4b13      	ldr	r3, [pc, #76]	@ (8008f1c <USBD_LL_Init+0x94>)
 8008ed0:	2200      	movs	r2, #0
 8008ed2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008ed4:	4b11      	ldr	r3, [pc, #68]	@ (8008f1c <USBD_LL_Init+0x94>)
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8008eda:	4b10      	ldr	r3, [pc, #64]	@ (8008f1c <USBD_LL_Init+0x94>)
 8008edc:	2200      	movs	r2, #0
 8008ede:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008ee0:	4b0e      	ldr	r3, [pc, #56]	@ (8008f1c <USBD_LL_Init+0x94>)
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008ee6:	480d      	ldr	r0, [pc, #52]	@ (8008f1c <USBD_LL_Init+0x94>)
 8008ee8:	f7f9 fa83 	bl	80023f2 <HAL_PCD_Init>
 8008eec:	4603      	mov	r3, r0
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d001      	beq.n	8008ef6 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8008ef2:	f7f8 f89f 	bl	8001034 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008ef6:	2180      	movs	r1, #128	@ 0x80
 8008ef8:	4808      	ldr	r0, [pc, #32]	@ (8008f1c <USBD_LL_Init+0x94>)
 8008efa:	f7fa fcb0 	bl	800385e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008efe:	2240      	movs	r2, #64	@ 0x40
 8008f00:	2100      	movs	r1, #0
 8008f02:	4806      	ldr	r0, [pc, #24]	@ (8008f1c <USBD_LL_Init+0x94>)
 8008f04:	f7fa fc64 	bl	80037d0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008f08:	2280      	movs	r2, #128	@ 0x80
 8008f0a:	2101      	movs	r1, #1
 8008f0c:	4803      	ldr	r0, [pc, #12]	@ (8008f1c <USBD_LL_Init+0x94>)
 8008f0e:	f7fa fc5f 	bl	80037d0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008f12:	2300      	movs	r3, #0
}
 8008f14:	4618      	mov	r0, r3
 8008f16:	3708      	adds	r7, #8
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	bd80      	pop	{r7, pc}
 8008f1c:	20001720 	.word	0x20001720

08008f20 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b084      	sub	sp, #16
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f28:	2300      	movs	r3, #0
 8008f2a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008f36:	4618      	mov	r0, r3
 8008f38:	f7f9 fb6a 	bl	8002610 <HAL_PCD_Start>
 8008f3c:	4603      	mov	r3, r0
 8008f3e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f40:	7bfb      	ldrb	r3, [r7, #15]
 8008f42:	4618      	mov	r0, r3
 8008f44:	f000 f942 	bl	80091cc <USBD_Get_USB_Status>
 8008f48:	4603      	mov	r3, r0
 8008f4a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008f4c:	7bbb      	ldrb	r3, [r7, #14]
}
 8008f4e:	4618      	mov	r0, r3
 8008f50:	3710      	adds	r7, #16
 8008f52:	46bd      	mov	sp, r7
 8008f54:	bd80      	pop	{r7, pc}

08008f56 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008f56:	b580      	push	{r7, lr}
 8008f58:	b084      	sub	sp, #16
 8008f5a:	af00      	add	r7, sp, #0
 8008f5c:	6078      	str	r0, [r7, #4]
 8008f5e:	4608      	mov	r0, r1
 8008f60:	4611      	mov	r1, r2
 8008f62:	461a      	mov	r2, r3
 8008f64:	4603      	mov	r3, r0
 8008f66:	70fb      	strb	r3, [r7, #3]
 8008f68:	460b      	mov	r3, r1
 8008f6a:	70bb      	strb	r3, [r7, #2]
 8008f6c:	4613      	mov	r3, r2
 8008f6e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f70:	2300      	movs	r3, #0
 8008f72:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f74:	2300      	movs	r3, #0
 8008f76:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008f7e:	78bb      	ldrb	r3, [r7, #2]
 8008f80:	883a      	ldrh	r2, [r7, #0]
 8008f82:	78f9      	ldrb	r1, [r7, #3]
 8008f84:	f7fa f83e 	bl	8003004 <HAL_PCD_EP_Open>
 8008f88:	4603      	mov	r3, r0
 8008f8a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f8c:	7bfb      	ldrb	r3, [r7, #15]
 8008f8e:	4618      	mov	r0, r3
 8008f90:	f000 f91c 	bl	80091cc <USBD_Get_USB_Status>
 8008f94:	4603      	mov	r3, r0
 8008f96:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008f98:	7bbb      	ldrb	r3, [r7, #14]
}
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	3710      	adds	r7, #16
 8008f9e:	46bd      	mov	sp, r7
 8008fa0:	bd80      	pop	{r7, pc}

08008fa2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008fa2:	b580      	push	{r7, lr}
 8008fa4:	b084      	sub	sp, #16
 8008fa6:	af00      	add	r7, sp, #0
 8008fa8:	6078      	str	r0, [r7, #4]
 8008faa:	460b      	mov	r3, r1
 8008fac:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008fae:	2300      	movs	r3, #0
 8008fb0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008fbc:	78fa      	ldrb	r2, [r7, #3]
 8008fbe:	4611      	mov	r1, r2
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	f7fa f889 	bl	80030d8 <HAL_PCD_EP_Close>
 8008fc6:	4603      	mov	r3, r0
 8008fc8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008fca:	7bfb      	ldrb	r3, [r7, #15]
 8008fcc:	4618      	mov	r0, r3
 8008fce:	f000 f8fd 	bl	80091cc <USBD_Get_USB_Status>
 8008fd2:	4603      	mov	r3, r0
 8008fd4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008fd6:	7bbb      	ldrb	r3, [r7, #14]
}
 8008fd8:	4618      	mov	r0, r3
 8008fda:	3710      	adds	r7, #16
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	bd80      	pop	{r7, pc}

08008fe0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b084      	sub	sp, #16
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	6078      	str	r0, [r7, #4]
 8008fe8:	460b      	mov	r3, r1
 8008fea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008fec:	2300      	movs	r3, #0
 8008fee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008ffa:	78fa      	ldrb	r2, [r7, #3]
 8008ffc:	4611      	mov	r1, r2
 8008ffe:	4618      	mov	r0, r3
 8009000:	f7fa f941 	bl	8003286 <HAL_PCD_EP_SetStall>
 8009004:	4603      	mov	r3, r0
 8009006:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009008:	7bfb      	ldrb	r3, [r7, #15]
 800900a:	4618      	mov	r0, r3
 800900c:	f000 f8de 	bl	80091cc <USBD_Get_USB_Status>
 8009010:	4603      	mov	r3, r0
 8009012:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009014:	7bbb      	ldrb	r3, [r7, #14]
}
 8009016:	4618      	mov	r0, r3
 8009018:	3710      	adds	r7, #16
 800901a:	46bd      	mov	sp, r7
 800901c:	bd80      	pop	{r7, pc}

0800901e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800901e:	b580      	push	{r7, lr}
 8009020:	b084      	sub	sp, #16
 8009022:	af00      	add	r7, sp, #0
 8009024:	6078      	str	r0, [r7, #4]
 8009026:	460b      	mov	r3, r1
 8009028:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800902a:	2300      	movs	r3, #0
 800902c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800902e:	2300      	movs	r3, #0
 8009030:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009038:	78fa      	ldrb	r2, [r7, #3]
 800903a:	4611      	mov	r1, r2
 800903c:	4618      	mov	r0, r3
 800903e:	f7fa f985 	bl	800334c <HAL_PCD_EP_ClrStall>
 8009042:	4603      	mov	r3, r0
 8009044:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009046:	7bfb      	ldrb	r3, [r7, #15]
 8009048:	4618      	mov	r0, r3
 800904a:	f000 f8bf 	bl	80091cc <USBD_Get_USB_Status>
 800904e:	4603      	mov	r3, r0
 8009050:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009052:	7bbb      	ldrb	r3, [r7, #14]
}
 8009054:	4618      	mov	r0, r3
 8009056:	3710      	adds	r7, #16
 8009058:	46bd      	mov	sp, r7
 800905a:	bd80      	pop	{r7, pc}

0800905c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800905c:	b480      	push	{r7}
 800905e:	b085      	sub	sp, #20
 8009060:	af00      	add	r7, sp, #0
 8009062:	6078      	str	r0, [r7, #4]
 8009064:	460b      	mov	r3, r1
 8009066:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800906e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009070:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009074:	2b00      	cmp	r3, #0
 8009076:	da0b      	bge.n	8009090 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009078:	78fb      	ldrb	r3, [r7, #3]
 800907a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800907e:	68f9      	ldr	r1, [r7, #12]
 8009080:	4613      	mov	r3, r2
 8009082:	00db      	lsls	r3, r3, #3
 8009084:	4413      	add	r3, r2
 8009086:	009b      	lsls	r3, r3, #2
 8009088:	440b      	add	r3, r1
 800908a:	3316      	adds	r3, #22
 800908c:	781b      	ldrb	r3, [r3, #0]
 800908e:	e00b      	b.n	80090a8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009090:	78fb      	ldrb	r3, [r7, #3]
 8009092:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009096:	68f9      	ldr	r1, [r7, #12]
 8009098:	4613      	mov	r3, r2
 800909a:	00db      	lsls	r3, r3, #3
 800909c:	4413      	add	r3, r2
 800909e:	009b      	lsls	r3, r3, #2
 80090a0:	440b      	add	r3, r1
 80090a2:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80090a6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80090a8:	4618      	mov	r0, r3
 80090aa:	3714      	adds	r7, #20
 80090ac:	46bd      	mov	sp, r7
 80090ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b2:	4770      	bx	lr

080090b4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80090b4:	b580      	push	{r7, lr}
 80090b6:	b084      	sub	sp, #16
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	6078      	str	r0, [r7, #4]
 80090bc:	460b      	mov	r3, r1
 80090be:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80090c0:	2300      	movs	r3, #0
 80090c2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80090c4:	2300      	movs	r3, #0
 80090c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80090ce:	78fa      	ldrb	r2, [r7, #3]
 80090d0:	4611      	mov	r1, r2
 80090d2:	4618      	mov	r0, r3
 80090d4:	f7f9 ff72 	bl	8002fbc <HAL_PCD_SetAddress>
 80090d8:	4603      	mov	r3, r0
 80090da:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80090dc:	7bfb      	ldrb	r3, [r7, #15]
 80090de:	4618      	mov	r0, r3
 80090e0:	f000 f874 	bl	80091cc <USBD_Get_USB_Status>
 80090e4:	4603      	mov	r3, r0
 80090e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80090e8:	7bbb      	ldrb	r3, [r7, #14]
}
 80090ea:	4618      	mov	r0, r3
 80090ec:	3710      	adds	r7, #16
 80090ee:	46bd      	mov	sp, r7
 80090f0:	bd80      	pop	{r7, pc}

080090f2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80090f2:	b580      	push	{r7, lr}
 80090f4:	b086      	sub	sp, #24
 80090f6:	af00      	add	r7, sp, #0
 80090f8:	60f8      	str	r0, [r7, #12]
 80090fa:	607a      	str	r2, [r7, #4]
 80090fc:	603b      	str	r3, [r7, #0]
 80090fe:	460b      	mov	r3, r1
 8009100:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009102:	2300      	movs	r3, #0
 8009104:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009106:	2300      	movs	r3, #0
 8009108:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009110:	7af9      	ldrb	r1, [r7, #11]
 8009112:	683b      	ldr	r3, [r7, #0]
 8009114:	687a      	ldr	r2, [r7, #4]
 8009116:	f7fa f87c 	bl	8003212 <HAL_PCD_EP_Transmit>
 800911a:	4603      	mov	r3, r0
 800911c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800911e:	7dfb      	ldrb	r3, [r7, #23]
 8009120:	4618      	mov	r0, r3
 8009122:	f000 f853 	bl	80091cc <USBD_Get_USB_Status>
 8009126:	4603      	mov	r3, r0
 8009128:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800912a:	7dbb      	ldrb	r3, [r7, #22]
}
 800912c:	4618      	mov	r0, r3
 800912e:	3718      	adds	r7, #24
 8009130:	46bd      	mov	sp, r7
 8009132:	bd80      	pop	{r7, pc}

08009134 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009134:	b580      	push	{r7, lr}
 8009136:	b086      	sub	sp, #24
 8009138:	af00      	add	r7, sp, #0
 800913a:	60f8      	str	r0, [r7, #12]
 800913c:	607a      	str	r2, [r7, #4]
 800913e:	603b      	str	r3, [r7, #0]
 8009140:	460b      	mov	r3, r1
 8009142:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009144:	2300      	movs	r3, #0
 8009146:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009148:	2300      	movs	r3, #0
 800914a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009152:	7af9      	ldrb	r1, [r7, #11]
 8009154:	683b      	ldr	r3, [r7, #0]
 8009156:	687a      	ldr	r2, [r7, #4]
 8009158:	f7fa f808 	bl	800316c <HAL_PCD_EP_Receive>
 800915c:	4603      	mov	r3, r0
 800915e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009160:	7dfb      	ldrb	r3, [r7, #23]
 8009162:	4618      	mov	r0, r3
 8009164:	f000 f832 	bl	80091cc <USBD_Get_USB_Status>
 8009168:	4603      	mov	r3, r0
 800916a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800916c:	7dbb      	ldrb	r3, [r7, #22]
}
 800916e:	4618      	mov	r0, r3
 8009170:	3718      	adds	r7, #24
 8009172:	46bd      	mov	sp, r7
 8009174:	bd80      	pop	{r7, pc}

08009176 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009176:	b580      	push	{r7, lr}
 8009178:	b082      	sub	sp, #8
 800917a:	af00      	add	r7, sp, #0
 800917c:	6078      	str	r0, [r7, #4]
 800917e:	460b      	mov	r3, r1
 8009180:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009188:	78fa      	ldrb	r2, [r7, #3]
 800918a:	4611      	mov	r1, r2
 800918c:	4618      	mov	r0, r3
 800918e:	f7fa f828 	bl	80031e2 <HAL_PCD_EP_GetRxCount>
 8009192:	4603      	mov	r3, r0
}
 8009194:	4618      	mov	r0, r3
 8009196:	3708      	adds	r7, #8
 8009198:	46bd      	mov	sp, r7
 800919a:	bd80      	pop	{r7, pc}

0800919c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800919c:	b480      	push	{r7}
 800919e:	b083      	sub	sp, #12
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80091a4:	4b03      	ldr	r3, [pc, #12]	@ (80091b4 <USBD_static_malloc+0x18>)
}
 80091a6:	4618      	mov	r0, r3
 80091a8:	370c      	adds	r7, #12
 80091aa:	46bd      	mov	sp, r7
 80091ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b0:	4770      	bx	lr
 80091b2:	bf00      	nop
 80091b4:	20001c04 	.word	0x20001c04

080091b8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80091b8:	b480      	push	{r7}
 80091ba:	b083      	sub	sp, #12
 80091bc:	af00      	add	r7, sp, #0
 80091be:	6078      	str	r0, [r7, #4]

}
 80091c0:	bf00      	nop
 80091c2:	370c      	adds	r7, #12
 80091c4:	46bd      	mov	sp, r7
 80091c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ca:	4770      	bx	lr

080091cc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80091cc:	b480      	push	{r7}
 80091ce:	b085      	sub	sp, #20
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	4603      	mov	r3, r0
 80091d4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80091d6:	2300      	movs	r3, #0
 80091d8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80091da:	79fb      	ldrb	r3, [r7, #7]
 80091dc:	2b03      	cmp	r3, #3
 80091de:	d817      	bhi.n	8009210 <USBD_Get_USB_Status+0x44>
 80091e0:	a201      	add	r2, pc, #4	@ (adr r2, 80091e8 <USBD_Get_USB_Status+0x1c>)
 80091e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091e6:	bf00      	nop
 80091e8:	080091f9 	.word	0x080091f9
 80091ec:	080091ff 	.word	0x080091ff
 80091f0:	08009205 	.word	0x08009205
 80091f4:	0800920b 	.word	0x0800920b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80091f8:	2300      	movs	r3, #0
 80091fa:	73fb      	strb	r3, [r7, #15]
    break;
 80091fc:	e00b      	b.n	8009216 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80091fe:	2303      	movs	r3, #3
 8009200:	73fb      	strb	r3, [r7, #15]
    break;
 8009202:	e008      	b.n	8009216 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009204:	2301      	movs	r3, #1
 8009206:	73fb      	strb	r3, [r7, #15]
    break;
 8009208:	e005      	b.n	8009216 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800920a:	2303      	movs	r3, #3
 800920c:	73fb      	strb	r3, [r7, #15]
    break;
 800920e:	e002      	b.n	8009216 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009210:	2303      	movs	r3, #3
 8009212:	73fb      	strb	r3, [r7, #15]
    break;
 8009214:	bf00      	nop
  }
  return usb_status;
 8009216:	7bfb      	ldrb	r3, [r7, #15]
}
 8009218:	4618      	mov	r0, r3
 800921a:	3714      	adds	r7, #20
 800921c:	46bd      	mov	sp, r7
 800921e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009222:	4770      	bx	lr

08009224 <sniprintf>:
 8009224:	b40c      	push	{r2, r3}
 8009226:	b530      	push	{r4, r5, lr}
 8009228:	4b17      	ldr	r3, [pc, #92]	@ (8009288 <sniprintf+0x64>)
 800922a:	1e0c      	subs	r4, r1, #0
 800922c:	681d      	ldr	r5, [r3, #0]
 800922e:	b09d      	sub	sp, #116	@ 0x74
 8009230:	da08      	bge.n	8009244 <sniprintf+0x20>
 8009232:	238b      	movs	r3, #139	@ 0x8b
 8009234:	602b      	str	r3, [r5, #0]
 8009236:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800923a:	b01d      	add	sp, #116	@ 0x74
 800923c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009240:	b002      	add	sp, #8
 8009242:	4770      	bx	lr
 8009244:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009248:	f8ad 3014 	strh.w	r3, [sp, #20]
 800924c:	bf14      	ite	ne
 800924e:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8009252:	4623      	moveq	r3, r4
 8009254:	9304      	str	r3, [sp, #16]
 8009256:	9307      	str	r3, [sp, #28]
 8009258:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800925c:	9002      	str	r0, [sp, #8]
 800925e:	9006      	str	r0, [sp, #24]
 8009260:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009264:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009266:	ab21      	add	r3, sp, #132	@ 0x84
 8009268:	a902      	add	r1, sp, #8
 800926a:	4628      	mov	r0, r5
 800926c:	9301      	str	r3, [sp, #4]
 800926e:	f000 f995 	bl	800959c <_svfiprintf_r>
 8009272:	1c43      	adds	r3, r0, #1
 8009274:	bfbc      	itt	lt
 8009276:	238b      	movlt	r3, #139	@ 0x8b
 8009278:	602b      	strlt	r3, [r5, #0]
 800927a:	2c00      	cmp	r4, #0
 800927c:	d0dd      	beq.n	800923a <sniprintf+0x16>
 800927e:	9b02      	ldr	r3, [sp, #8]
 8009280:	2200      	movs	r2, #0
 8009282:	701a      	strb	r2, [r3, #0]
 8009284:	e7d9      	b.n	800923a <sniprintf+0x16>
 8009286:	bf00      	nop
 8009288:	200000fc 	.word	0x200000fc

0800928c <memset>:
 800928c:	4402      	add	r2, r0
 800928e:	4603      	mov	r3, r0
 8009290:	4293      	cmp	r3, r2
 8009292:	d100      	bne.n	8009296 <memset+0xa>
 8009294:	4770      	bx	lr
 8009296:	f803 1b01 	strb.w	r1, [r3], #1
 800929a:	e7f9      	b.n	8009290 <memset+0x4>

0800929c <__errno>:
 800929c:	4b01      	ldr	r3, [pc, #4]	@ (80092a4 <__errno+0x8>)
 800929e:	6818      	ldr	r0, [r3, #0]
 80092a0:	4770      	bx	lr
 80092a2:	bf00      	nop
 80092a4:	200000fc 	.word	0x200000fc

080092a8 <__libc_init_array>:
 80092a8:	b570      	push	{r4, r5, r6, lr}
 80092aa:	4d0d      	ldr	r5, [pc, #52]	@ (80092e0 <__libc_init_array+0x38>)
 80092ac:	4c0d      	ldr	r4, [pc, #52]	@ (80092e4 <__libc_init_array+0x3c>)
 80092ae:	1b64      	subs	r4, r4, r5
 80092b0:	10a4      	asrs	r4, r4, #2
 80092b2:	2600      	movs	r6, #0
 80092b4:	42a6      	cmp	r6, r4
 80092b6:	d109      	bne.n	80092cc <__libc_init_array+0x24>
 80092b8:	4d0b      	ldr	r5, [pc, #44]	@ (80092e8 <__libc_init_array+0x40>)
 80092ba:	4c0c      	ldr	r4, [pc, #48]	@ (80092ec <__libc_init_array+0x44>)
 80092bc:	f000 fc66 	bl	8009b8c <_init>
 80092c0:	1b64      	subs	r4, r4, r5
 80092c2:	10a4      	asrs	r4, r4, #2
 80092c4:	2600      	movs	r6, #0
 80092c6:	42a6      	cmp	r6, r4
 80092c8:	d105      	bne.n	80092d6 <__libc_init_array+0x2e>
 80092ca:	bd70      	pop	{r4, r5, r6, pc}
 80092cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80092d0:	4798      	blx	r3
 80092d2:	3601      	adds	r6, #1
 80092d4:	e7ee      	b.n	80092b4 <__libc_init_array+0xc>
 80092d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80092da:	4798      	blx	r3
 80092dc:	3601      	adds	r6, #1
 80092de:	e7f2      	b.n	80092c6 <__libc_init_array+0x1e>
 80092e0:	08009dcc 	.word	0x08009dcc
 80092e4:	08009dcc 	.word	0x08009dcc
 80092e8:	08009dcc 	.word	0x08009dcc
 80092ec:	08009dd0 	.word	0x08009dd0

080092f0 <__retarget_lock_acquire_recursive>:
 80092f0:	4770      	bx	lr

080092f2 <__retarget_lock_release_recursive>:
 80092f2:	4770      	bx	lr

080092f4 <_free_r>:
 80092f4:	b538      	push	{r3, r4, r5, lr}
 80092f6:	4605      	mov	r5, r0
 80092f8:	2900      	cmp	r1, #0
 80092fa:	d041      	beq.n	8009380 <_free_r+0x8c>
 80092fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009300:	1f0c      	subs	r4, r1, #4
 8009302:	2b00      	cmp	r3, #0
 8009304:	bfb8      	it	lt
 8009306:	18e4      	addlt	r4, r4, r3
 8009308:	f000 f8e0 	bl	80094cc <__malloc_lock>
 800930c:	4a1d      	ldr	r2, [pc, #116]	@ (8009384 <_free_r+0x90>)
 800930e:	6813      	ldr	r3, [r2, #0]
 8009310:	b933      	cbnz	r3, 8009320 <_free_r+0x2c>
 8009312:	6063      	str	r3, [r4, #4]
 8009314:	6014      	str	r4, [r2, #0]
 8009316:	4628      	mov	r0, r5
 8009318:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800931c:	f000 b8dc 	b.w	80094d8 <__malloc_unlock>
 8009320:	42a3      	cmp	r3, r4
 8009322:	d908      	bls.n	8009336 <_free_r+0x42>
 8009324:	6820      	ldr	r0, [r4, #0]
 8009326:	1821      	adds	r1, r4, r0
 8009328:	428b      	cmp	r3, r1
 800932a:	bf01      	itttt	eq
 800932c:	6819      	ldreq	r1, [r3, #0]
 800932e:	685b      	ldreq	r3, [r3, #4]
 8009330:	1809      	addeq	r1, r1, r0
 8009332:	6021      	streq	r1, [r4, #0]
 8009334:	e7ed      	b.n	8009312 <_free_r+0x1e>
 8009336:	461a      	mov	r2, r3
 8009338:	685b      	ldr	r3, [r3, #4]
 800933a:	b10b      	cbz	r3, 8009340 <_free_r+0x4c>
 800933c:	42a3      	cmp	r3, r4
 800933e:	d9fa      	bls.n	8009336 <_free_r+0x42>
 8009340:	6811      	ldr	r1, [r2, #0]
 8009342:	1850      	adds	r0, r2, r1
 8009344:	42a0      	cmp	r0, r4
 8009346:	d10b      	bne.n	8009360 <_free_r+0x6c>
 8009348:	6820      	ldr	r0, [r4, #0]
 800934a:	4401      	add	r1, r0
 800934c:	1850      	adds	r0, r2, r1
 800934e:	4283      	cmp	r3, r0
 8009350:	6011      	str	r1, [r2, #0]
 8009352:	d1e0      	bne.n	8009316 <_free_r+0x22>
 8009354:	6818      	ldr	r0, [r3, #0]
 8009356:	685b      	ldr	r3, [r3, #4]
 8009358:	6053      	str	r3, [r2, #4]
 800935a:	4408      	add	r0, r1
 800935c:	6010      	str	r0, [r2, #0]
 800935e:	e7da      	b.n	8009316 <_free_r+0x22>
 8009360:	d902      	bls.n	8009368 <_free_r+0x74>
 8009362:	230c      	movs	r3, #12
 8009364:	602b      	str	r3, [r5, #0]
 8009366:	e7d6      	b.n	8009316 <_free_r+0x22>
 8009368:	6820      	ldr	r0, [r4, #0]
 800936a:	1821      	adds	r1, r4, r0
 800936c:	428b      	cmp	r3, r1
 800936e:	bf04      	itt	eq
 8009370:	6819      	ldreq	r1, [r3, #0]
 8009372:	685b      	ldreq	r3, [r3, #4]
 8009374:	6063      	str	r3, [r4, #4]
 8009376:	bf04      	itt	eq
 8009378:	1809      	addeq	r1, r1, r0
 800937a:	6021      	streq	r1, [r4, #0]
 800937c:	6054      	str	r4, [r2, #4]
 800937e:	e7ca      	b.n	8009316 <_free_r+0x22>
 8009380:	bd38      	pop	{r3, r4, r5, pc}
 8009382:	bf00      	nop
 8009384:	20001f68 	.word	0x20001f68

08009388 <sbrk_aligned>:
 8009388:	b570      	push	{r4, r5, r6, lr}
 800938a:	4e0f      	ldr	r6, [pc, #60]	@ (80093c8 <sbrk_aligned+0x40>)
 800938c:	460c      	mov	r4, r1
 800938e:	6831      	ldr	r1, [r6, #0]
 8009390:	4605      	mov	r5, r0
 8009392:	b911      	cbnz	r1, 800939a <sbrk_aligned+0x12>
 8009394:	f000 fba6 	bl	8009ae4 <_sbrk_r>
 8009398:	6030      	str	r0, [r6, #0]
 800939a:	4621      	mov	r1, r4
 800939c:	4628      	mov	r0, r5
 800939e:	f000 fba1 	bl	8009ae4 <_sbrk_r>
 80093a2:	1c43      	adds	r3, r0, #1
 80093a4:	d103      	bne.n	80093ae <sbrk_aligned+0x26>
 80093a6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80093aa:	4620      	mov	r0, r4
 80093ac:	bd70      	pop	{r4, r5, r6, pc}
 80093ae:	1cc4      	adds	r4, r0, #3
 80093b0:	f024 0403 	bic.w	r4, r4, #3
 80093b4:	42a0      	cmp	r0, r4
 80093b6:	d0f8      	beq.n	80093aa <sbrk_aligned+0x22>
 80093b8:	1a21      	subs	r1, r4, r0
 80093ba:	4628      	mov	r0, r5
 80093bc:	f000 fb92 	bl	8009ae4 <_sbrk_r>
 80093c0:	3001      	adds	r0, #1
 80093c2:	d1f2      	bne.n	80093aa <sbrk_aligned+0x22>
 80093c4:	e7ef      	b.n	80093a6 <sbrk_aligned+0x1e>
 80093c6:	bf00      	nop
 80093c8:	20001f64 	.word	0x20001f64

080093cc <_malloc_r>:
 80093cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80093d0:	1ccd      	adds	r5, r1, #3
 80093d2:	f025 0503 	bic.w	r5, r5, #3
 80093d6:	3508      	adds	r5, #8
 80093d8:	2d0c      	cmp	r5, #12
 80093da:	bf38      	it	cc
 80093dc:	250c      	movcc	r5, #12
 80093de:	2d00      	cmp	r5, #0
 80093e0:	4606      	mov	r6, r0
 80093e2:	db01      	blt.n	80093e8 <_malloc_r+0x1c>
 80093e4:	42a9      	cmp	r1, r5
 80093e6:	d904      	bls.n	80093f2 <_malloc_r+0x26>
 80093e8:	230c      	movs	r3, #12
 80093ea:	6033      	str	r3, [r6, #0]
 80093ec:	2000      	movs	r0, #0
 80093ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80093f2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80094c8 <_malloc_r+0xfc>
 80093f6:	f000 f869 	bl	80094cc <__malloc_lock>
 80093fa:	f8d8 3000 	ldr.w	r3, [r8]
 80093fe:	461c      	mov	r4, r3
 8009400:	bb44      	cbnz	r4, 8009454 <_malloc_r+0x88>
 8009402:	4629      	mov	r1, r5
 8009404:	4630      	mov	r0, r6
 8009406:	f7ff ffbf 	bl	8009388 <sbrk_aligned>
 800940a:	1c43      	adds	r3, r0, #1
 800940c:	4604      	mov	r4, r0
 800940e:	d158      	bne.n	80094c2 <_malloc_r+0xf6>
 8009410:	f8d8 4000 	ldr.w	r4, [r8]
 8009414:	4627      	mov	r7, r4
 8009416:	2f00      	cmp	r7, #0
 8009418:	d143      	bne.n	80094a2 <_malloc_r+0xd6>
 800941a:	2c00      	cmp	r4, #0
 800941c:	d04b      	beq.n	80094b6 <_malloc_r+0xea>
 800941e:	6823      	ldr	r3, [r4, #0]
 8009420:	4639      	mov	r1, r7
 8009422:	4630      	mov	r0, r6
 8009424:	eb04 0903 	add.w	r9, r4, r3
 8009428:	f000 fb5c 	bl	8009ae4 <_sbrk_r>
 800942c:	4581      	cmp	r9, r0
 800942e:	d142      	bne.n	80094b6 <_malloc_r+0xea>
 8009430:	6821      	ldr	r1, [r4, #0]
 8009432:	1a6d      	subs	r5, r5, r1
 8009434:	4629      	mov	r1, r5
 8009436:	4630      	mov	r0, r6
 8009438:	f7ff ffa6 	bl	8009388 <sbrk_aligned>
 800943c:	3001      	adds	r0, #1
 800943e:	d03a      	beq.n	80094b6 <_malloc_r+0xea>
 8009440:	6823      	ldr	r3, [r4, #0]
 8009442:	442b      	add	r3, r5
 8009444:	6023      	str	r3, [r4, #0]
 8009446:	f8d8 3000 	ldr.w	r3, [r8]
 800944a:	685a      	ldr	r2, [r3, #4]
 800944c:	bb62      	cbnz	r2, 80094a8 <_malloc_r+0xdc>
 800944e:	f8c8 7000 	str.w	r7, [r8]
 8009452:	e00f      	b.n	8009474 <_malloc_r+0xa8>
 8009454:	6822      	ldr	r2, [r4, #0]
 8009456:	1b52      	subs	r2, r2, r5
 8009458:	d420      	bmi.n	800949c <_malloc_r+0xd0>
 800945a:	2a0b      	cmp	r2, #11
 800945c:	d917      	bls.n	800948e <_malloc_r+0xc2>
 800945e:	1961      	adds	r1, r4, r5
 8009460:	42a3      	cmp	r3, r4
 8009462:	6025      	str	r5, [r4, #0]
 8009464:	bf18      	it	ne
 8009466:	6059      	strne	r1, [r3, #4]
 8009468:	6863      	ldr	r3, [r4, #4]
 800946a:	bf08      	it	eq
 800946c:	f8c8 1000 	streq.w	r1, [r8]
 8009470:	5162      	str	r2, [r4, r5]
 8009472:	604b      	str	r3, [r1, #4]
 8009474:	4630      	mov	r0, r6
 8009476:	f000 f82f 	bl	80094d8 <__malloc_unlock>
 800947a:	f104 000b 	add.w	r0, r4, #11
 800947e:	1d23      	adds	r3, r4, #4
 8009480:	f020 0007 	bic.w	r0, r0, #7
 8009484:	1ac2      	subs	r2, r0, r3
 8009486:	bf1c      	itt	ne
 8009488:	1a1b      	subne	r3, r3, r0
 800948a:	50a3      	strne	r3, [r4, r2]
 800948c:	e7af      	b.n	80093ee <_malloc_r+0x22>
 800948e:	6862      	ldr	r2, [r4, #4]
 8009490:	42a3      	cmp	r3, r4
 8009492:	bf0c      	ite	eq
 8009494:	f8c8 2000 	streq.w	r2, [r8]
 8009498:	605a      	strne	r2, [r3, #4]
 800949a:	e7eb      	b.n	8009474 <_malloc_r+0xa8>
 800949c:	4623      	mov	r3, r4
 800949e:	6864      	ldr	r4, [r4, #4]
 80094a0:	e7ae      	b.n	8009400 <_malloc_r+0x34>
 80094a2:	463c      	mov	r4, r7
 80094a4:	687f      	ldr	r7, [r7, #4]
 80094a6:	e7b6      	b.n	8009416 <_malloc_r+0x4a>
 80094a8:	461a      	mov	r2, r3
 80094aa:	685b      	ldr	r3, [r3, #4]
 80094ac:	42a3      	cmp	r3, r4
 80094ae:	d1fb      	bne.n	80094a8 <_malloc_r+0xdc>
 80094b0:	2300      	movs	r3, #0
 80094b2:	6053      	str	r3, [r2, #4]
 80094b4:	e7de      	b.n	8009474 <_malloc_r+0xa8>
 80094b6:	230c      	movs	r3, #12
 80094b8:	6033      	str	r3, [r6, #0]
 80094ba:	4630      	mov	r0, r6
 80094bc:	f000 f80c 	bl	80094d8 <__malloc_unlock>
 80094c0:	e794      	b.n	80093ec <_malloc_r+0x20>
 80094c2:	6005      	str	r5, [r0, #0]
 80094c4:	e7d6      	b.n	8009474 <_malloc_r+0xa8>
 80094c6:	bf00      	nop
 80094c8:	20001f68 	.word	0x20001f68

080094cc <__malloc_lock>:
 80094cc:	4801      	ldr	r0, [pc, #4]	@ (80094d4 <__malloc_lock+0x8>)
 80094ce:	f7ff bf0f 	b.w	80092f0 <__retarget_lock_acquire_recursive>
 80094d2:	bf00      	nop
 80094d4:	20001f60 	.word	0x20001f60

080094d8 <__malloc_unlock>:
 80094d8:	4801      	ldr	r0, [pc, #4]	@ (80094e0 <__malloc_unlock+0x8>)
 80094da:	f7ff bf0a 	b.w	80092f2 <__retarget_lock_release_recursive>
 80094de:	bf00      	nop
 80094e0:	20001f60 	.word	0x20001f60

080094e4 <__ssputs_r>:
 80094e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094e8:	688e      	ldr	r6, [r1, #8]
 80094ea:	461f      	mov	r7, r3
 80094ec:	42be      	cmp	r6, r7
 80094ee:	680b      	ldr	r3, [r1, #0]
 80094f0:	4682      	mov	sl, r0
 80094f2:	460c      	mov	r4, r1
 80094f4:	4690      	mov	r8, r2
 80094f6:	d82d      	bhi.n	8009554 <__ssputs_r+0x70>
 80094f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80094fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009500:	d026      	beq.n	8009550 <__ssputs_r+0x6c>
 8009502:	6965      	ldr	r5, [r4, #20]
 8009504:	6909      	ldr	r1, [r1, #16]
 8009506:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800950a:	eba3 0901 	sub.w	r9, r3, r1
 800950e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009512:	1c7b      	adds	r3, r7, #1
 8009514:	444b      	add	r3, r9
 8009516:	106d      	asrs	r5, r5, #1
 8009518:	429d      	cmp	r5, r3
 800951a:	bf38      	it	cc
 800951c:	461d      	movcc	r5, r3
 800951e:	0553      	lsls	r3, r2, #21
 8009520:	d527      	bpl.n	8009572 <__ssputs_r+0x8e>
 8009522:	4629      	mov	r1, r5
 8009524:	f7ff ff52 	bl	80093cc <_malloc_r>
 8009528:	4606      	mov	r6, r0
 800952a:	b360      	cbz	r0, 8009586 <__ssputs_r+0xa2>
 800952c:	6921      	ldr	r1, [r4, #16]
 800952e:	464a      	mov	r2, r9
 8009530:	f000 fae8 	bl	8009b04 <memcpy>
 8009534:	89a3      	ldrh	r3, [r4, #12]
 8009536:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800953a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800953e:	81a3      	strh	r3, [r4, #12]
 8009540:	6126      	str	r6, [r4, #16]
 8009542:	6165      	str	r5, [r4, #20]
 8009544:	444e      	add	r6, r9
 8009546:	eba5 0509 	sub.w	r5, r5, r9
 800954a:	6026      	str	r6, [r4, #0]
 800954c:	60a5      	str	r5, [r4, #8]
 800954e:	463e      	mov	r6, r7
 8009550:	42be      	cmp	r6, r7
 8009552:	d900      	bls.n	8009556 <__ssputs_r+0x72>
 8009554:	463e      	mov	r6, r7
 8009556:	6820      	ldr	r0, [r4, #0]
 8009558:	4632      	mov	r2, r6
 800955a:	4641      	mov	r1, r8
 800955c:	f000 faa8 	bl	8009ab0 <memmove>
 8009560:	68a3      	ldr	r3, [r4, #8]
 8009562:	1b9b      	subs	r3, r3, r6
 8009564:	60a3      	str	r3, [r4, #8]
 8009566:	6823      	ldr	r3, [r4, #0]
 8009568:	4433      	add	r3, r6
 800956a:	6023      	str	r3, [r4, #0]
 800956c:	2000      	movs	r0, #0
 800956e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009572:	462a      	mov	r2, r5
 8009574:	f000 fad4 	bl	8009b20 <_realloc_r>
 8009578:	4606      	mov	r6, r0
 800957a:	2800      	cmp	r0, #0
 800957c:	d1e0      	bne.n	8009540 <__ssputs_r+0x5c>
 800957e:	6921      	ldr	r1, [r4, #16]
 8009580:	4650      	mov	r0, sl
 8009582:	f7ff feb7 	bl	80092f4 <_free_r>
 8009586:	230c      	movs	r3, #12
 8009588:	f8ca 3000 	str.w	r3, [sl]
 800958c:	89a3      	ldrh	r3, [r4, #12]
 800958e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009592:	81a3      	strh	r3, [r4, #12]
 8009594:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009598:	e7e9      	b.n	800956e <__ssputs_r+0x8a>
	...

0800959c <_svfiprintf_r>:
 800959c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095a0:	4698      	mov	r8, r3
 80095a2:	898b      	ldrh	r3, [r1, #12]
 80095a4:	061b      	lsls	r3, r3, #24
 80095a6:	b09d      	sub	sp, #116	@ 0x74
 80095a8:	4607      	mov	r7, r0
 80095aa:	460d      	mov	r5, r1
 80095ac:	4614      	mov	r4, r2
 80095ae:	d510      	bpl.n	80095d2 <_svfiprintf_r+0x36>
 80095b0:	690b      	ldr	r3, [r1, #16]
 80095b2:	b973      	cbnz	r3, 80095d2 <_svfiprintf_r+0x36>
 80095b4:	2140      	movs	r1, #64	@ 0x40
 80095b6:	f7ff ff09 	bl	80093cc <_malloc_r>
 80095ba:	6028      	str	r0, [r5, #0]
 80095bc:	6128      	str	r0, [r5, #16]
 80095be:	b930      	cbnz	r0, 80095ce <_svfiprintf_r+0x32>
 80095c0:	230c      	movs	r3, #12
 80095c2:	603b      	str	r3, [r7, #0]
 80095c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80095c8:	b01d      	add	sp, #116	@ 0x74
 80095ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095ce:	2340      	movs	r3, #64	@ 0x40
 80095d0:	616b      	str	r3, [r5, #20]
 80095d2:	2300      	movs	r3, #0
 80095d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80095d6:	2320      	movs	r3, #32
 80095d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80095dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80095e0:	2330      	movs	r3, #48	@ 0x30
 80095e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009780 <_svfiprintf_r+0x1e4>
 80095e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80095ea:	f04f 0901 	mov.w	r9, #1
 80095ee:	4623      	mov	r3, r4
 80095f0:	469a      	mov	sl, r3
 80095f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80095f6:	b10a      	cbz	r2, 80095fc <_svfiprintf_r+0x60>
 80095f8:	2a25      	cmp	r2, #37	@ 0x25
 80095fa:	d1f9      	bne.n	80095f0 <_svfiprintf_r+0x54>
 80095fc:	ebba 0b04 	subs.w	fp, sl, r4
 8009600:	d00b      	beq.n	800961a <_svfiprintf_r+0x7e>
 8009602:	465b      	mov	r3, fp
 8009604:	4622      	mov	r2, r4
 8009606:	4629      	mov	r1, r5
 8009608:	4638      	mov	r0, r7
 800960a:	f7ff ff6b 	bl	80094e4 <__ssputs_r>
 800960e:	3001      	adds	r0, #1
 8009610:	f000 80a7 	beq.w	8009762 <_svfiprintf_r+0x1c6>
 8009614:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009616:	445a      	add	r2, fp
 8009618:	9209      	str	r2, [sp, #36]	@ 0x24
 800961a:	f89a 3000 	ldrb.w	r3, [sl]
 800961e:	2b00      	cmp	r3, #0
 8009620:	f000 809f 	beq.w	8009762 <_svfiprintf_r+0x1c6>
 8009624:	2300      	movs	r3, #0
 8009626:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800962a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800962e:	f10a 0a01 	add.w	sl, sl, #1
 8009632:	9304      	str	r3, [sp, #16]
 8009634:	9307      	str	r3, [sp, #28]
 8009636:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800963a:	931a      	str	r3, [sp, #104]	@ 0x68
 800963c:	4654      	mov	r4, sl
 800963e:	2205      	movs	r2, #5
 8009640:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009644:	484e      	ldr	r0, [pc, #312]	@ (8009780 <_svfiprintf_r+0x1e4>)
 8009646:	f7f6 fdd3 	bl	80001f0 <memchr>
 800964a:	9a04      	ldr	r2, [sp, #16]
 800964c:	b9d8      	cbnz	r0, 8009686 <_svfiprintf_r+0xea>
 800964e:	06d0      	lsls	r0, r2, #27
 8009650:	bf44      	itt	mi
 8009652:	2320      	movmi	r3, #32
 8009654:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009658:	0711      	lsls	r1, r2, #28
 800965a:	bf44      	itt	mi
 800965c:	232b      	movmi	r3, #43	@ 0x2b
 800965e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009662:	f89a 3000 	ldrb.w	r3, [sl]
 8009666:	2b2a      	cmp	r3, #42	@ 0x2a
 8009668:	d015      	beq.n	8009696 <_svfiprintf_r+0xfa>
 800966a:	9a07      	ldr	r2, [sp, #28]
 800966c:	4654      	mov	r4, sl
 800966e:	2000      	movs	r0, #0
 8009670:	f04f 0c0a 	mov.w	ip, #10
 8009674:	4621      	mov	r1, r4
 8009676:	f811 3b01 	ldrb.w	r3, [r1], #1
 800967a:	3b30      	subs	r3, #48	@ 0x30
 800967c:	2b09      	cmp	r3, #9
 800967e:	d94b      	bls.n	8009718 <_svfiprintf_r+0x17c>
 8009680:	b1b0      	cbz	r0, 80096b0 <_svfiprintf_r+0x114>
 8009682:	9207      	str	r2, [sp, #28]
 8009684:	e014      	b.n	80096b0 <_svfiprintf_r+0x114>
 8009686:	eba0 0308 	sub.w	r3, r0, r8
 800968a:	fa09 f303 	lsl.w	r3, r9, r3
 800968e:	4313      	orrs	r3, r2
 8009690:	9304      	str	r3, [sp, #16]
 8009692:	46a2      	mov	sl, r4
 8009694:	e7d2      	b.n	800963c <_svfiprintf_r+0xa0>
 8009696:	9b03      	ldr	r3, [sp, #12]
 8009698:	1d19      	adds	r1, r3, #4
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	9103      	str	r1, [sp, #12]
 800969e:	2b00      	cmp	r3, #0
 80096a0:	bfbb      	ittet	lt
 80096a2:	425b      	neglt	r3, r3
 80096a4:	f042 0202 	orrlt.w	r2, r2, #2
 80096a8:	9307      	strge	r3, [sp, #28]
 80096aa:	9307      	strlt	r3, [sp, #28]
 80096ac:	bfb8      	it	lt
 80096ae:	9204      	strlt	r2, [sp, #16]
 80096b0:	7823      	ldrb	r3, [r4, #0]
 80096b2:	2b2e      	cmp	r3, #46	@ 0x2e
 80096b4:	d10a      	bne.n	80096cc <_svfiprintf_r+0x130>
 80096b6:	7863      	ldrb	r3, [r4, #1]
 80096b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80096ba:	d132      	bne.n	8009722 <_svfiprintf_r+0x186>
 80096bc:	9b03      	ldr	r3, [sp, #12]
 80096be:	1d1a      	adds	r2, r3, #4
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	9203      	str	r2, [sp, #12]
 80096c4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80096c8:	3402      	adds	r4, #2
 80096ca:	9305      	str	r3, [sp, #20]
 80096cc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009790 <_svfiprintf_r+0x1f4>
 80096d0:	7821      	ldrb	r1, [r4, #0]
 80096d2:	2203      	movs	r2, #3
 80096d4:	4650      	mov	r0, sl
 80096d6:	f7f6 fd8b 	bl	80001f0 <memchr>
 80096da:	b138      	cbz	r0, 80096ec <_svfiprintf_r+0x150>
 80096dc:	9b04      	ldr	r3, [sp, #16]
 80096de:	eba0 000a 	sub.w	r0, r0, sl
 80096e2:	2240      	movs	r2, #64	@ 0x40
 80096e4:	4082      	lsls	r2, r0
 80096e6:	4313      	orrs	r3, r2
 80096e8:	3401      	adds	r4, #1
 80096ea:	9304      	str	r3, [sp, #16]
 80096ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096f0:	4824      	ldr	r0, [pc, #144]	@ (8009784 <_svfiprintf_r+0x1e8>)
 80096f2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80096f6:	2206      	movs	r2, #6
 80096f8:	f7f6 fd7a 	bl	80001f0 <memchr>
 80096fc:	2800      	cmp	r0, #0
 80096fe:	d036      	beq.n	800976e <_svfiprintf_r+0x1d2>
 8009700:	4b21      	ldr	r3, [pc, #132]	@ (8009788 <_svfiprintf_r+0x1ec>)
 8009702:	bb1b      	cbnz	r3, 800974c <_svfiprintf_r+0x1b0>
 8009704:	9b03      	ldr	r3, [sp, #12]
 8009706:	3307      	adds	r3, #7
 8009708:	f023 0307 	bic.w	r3, r3, #7
 800970c:	3308      	adds	r3, #8
 800970e:	9303      	str	r3, [sp, #12]
 8009710:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009712:	4433      	add	r3, r6
 8009714:	9309      	str	r3, [sp, #36]	@ 0x24
 8009716:	e76a      	b.n	80095ee <_svfiprintf_r+0x52>
 8009718:	fb0c 3202 	mla	r2, ip, r2, r3
 800971c:	460c      	mov	r4, r1
 800971e:	2001      	movs	r0, #1
 8009720:	e7a8      	b.n	8009674 <_svfiprintf_r+0xd8>
 8009722:	2300      	movs	r3, #0
 8009724:	3401      	adds	r4, #1
 8009726:	9305      	str	r3, [sp, #20]
 8009728:	4619      	mov	r1, r3
 800972a:	f04f 0c0a 	mov.w	ip, #10
 800972e:	4620      	mov	r0, r4
 8009730:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009734:	3a30      	subs	r2, #48	@ 0x30
 8009736:	2a09      	cmp	r2, #9
 8009738:	d903      	bls.n	8009742 <_svfiprintf_r+0x1a6>
 800973a:	2b00      	cmp	r3, #0
 800973c:	d0c6      	beq.n	80096cc <_svfiprintf_r+0x130>
 800973e:	9105      	str	r1, [sp, #20]
 8009740:	e7c4      	b.n	80096cc <_svfiprintf_r+0x130>
 8009742:	fb0c 2101 	mla	r1, ip, r1, r2
 8009746:	4604      	mov	r4, r0
 8009748:	2301      	movs	r3, #1
 800974a:	e7f0      	b.n	800972e <_svfiprintf_r+0x192>
 800974c:	ab03      	add	r3, sp, #12
 800974e:	9300      	str	r3, [sp, #0]
 8009750:	462a      	mov	r2, r5
 8009752:	4b0e      	ldr	r3, [pc, #56]	@ (800978c <_svfiprintf_r+0x1f0>)
 8009754:	a904      	add	r1, sp, #16
 8009756:	4638      	mov	r0, r7
 8009758:	f3af 8000 	nop.w
 800975c:	1c42      	adds	r2, r0, #1
 800975e:	4606      	mov	r6, r0
 8009760:	d1d6      	bne.n	8009710 <_svfiprintf_r+0x174>
 8009762:	89ab      	ldrh	r3, [r5, #12]
 8009764:	065b      	lsls	r3, r3, #25
 8009766:	f53f af2d 	bmi.w	80095c4 <_svfiprintf_r+0x28>
 800976a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800976c:	e72c      	b.n	80095c8 <_svfiprintf_r+0x2c>
 800976e:	ab03      	add	r3, sp, #12
 8009770:	9300      	str	r3, [sp, #0]
 8009772:	462a      	mov	r2, r5
 8009774:	4b05      	ldr	r3, [pc, #20]	@ (800978c <_svfiprintf_r+0x1f0>)
 8009776:	a904      	add	r1, sp, #16
 8009778:	4638      	mov	r0, r7
 800977a:	f000 f879 	bl	8009870 <_printf_i>
 800977e:	e7ed      	b.n	800975c <_svfiprintf_r+0x1c0>
 8009780:	08009d90 	.word	0x08009d90
 8009784:	08009d9a 	.word	0x08009d9a
 8009788:	00000000 	.word	0x00000000
 800978c:	080094e5 	.word	0x080094e5
 8009790:	08009d96 	.word	0x08009d96

08009794 <_printf_common>:
 8009794:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009798:	4616      	mov	r6, r2
 800979a:	4698      	mov	r8, r3
 800979c:	688a      	ldr	r2, [r1, #8]
 800979e:	690b      	ldr	r3, [r1, #16]
 80097a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80097a4:	4293      	cmp	r3, r2
 80097a6:	bfb8      	it	lt
 80097a8:	4613      	movlt	r3, r2
 80097aa:	6033      	str	r3, [r6, #0]
 80097ac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80097b0:	4607      	mov	r7, r0
 80097b2:	460c      	mov	r4, r1
 80097b4:	b10a      	cbz	r2, 80097ba <_printf_common+0x26>
 80097b6:	3301      	adds	r3, #1
 80097b8:	6033      	str	r3, [r6, #0]
 80097ba:	6823      	ldr	r3, [r4, #0]
 80097bc:	0699      	lsls	r1, r3, #26
 80097be:	bf42      	ittt	mi
 80097c0:	6833      	ldrmi	r3, [r6, #0]
 80097c2:	3302      	addmi	r3, #2
 80097c4:	6033      	strmi	r3, [r6, #0]
 80097c6:	6825      	ldr	r5, [r4, #0]
 80097c8:	f015 0506 	ands.w	r5, r5, #6
 80097cc:	d106      	bne.n	80097dc <_printf_common+0x48>
 80097ce:	f104 0a19 	add.w	sl, r4, #25
 80097d2:	68e3      	ldr	r3, [r4, #12]
 80097d4:	6832      	ldr	r2, [r6, #0]
 80097d6:	1a9b      	subs	r3, r3, r2
 80097d8:	42ab      	cmp	r3, r5
 80097da:	dc26      	bgt.n	800982a <_printf_common+0x96>
 80097dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80097e0:	6822      	ldr	r2, [r4, #0]
 80097e2:	3b00      	subs	r3, #0
 80097e4:	bf18      	it	ne
 80097e6:	2301      	movne	r3, #1
 80097e8:	0692      	lsls	r2, r2, #26
 80097ea:	d42b      	bmi.n	8009844 <_printf_common+0xb0>
 80097ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80097f0:	4641      	mov	r1, r8
 80097f2:	4638      	mov	r0, r7
 80097f4:	47c8      	blx	r9
 80097f6:	3001      	adds	r0, #1
 80097f8:	d01e      	beq.n	8009838 <_printf_common+0xa4>
 80097fa:	6823      	ldr	r3, [r4, #0]
 80097fc:	6922      	ldr	r2, [r4, #16]
 80097fe:	f003 0306 	and.w	r3, r3, #6
 8009802:	2b04      	cmp	r3, #4
 8009804:	bf02      	ittt	eq
 8009806:	68e5      	ldreq	r5, [r4, #12]
 8009808:	6833      	ldreq	r3, [r6, #0]
 800980a:	1aed      	subeq	r5, r5, r3
 800980c:	68a3      	ldr	r3, [r4, #8]
 800980e:	bf0c      	ite	eq
 8009810:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009814:	2500      	movne	r5, #0
 8009816:	4293      	cmp	r3, r2
 8009818:	bfc4      	itt	gt
 800981a:	1a9b      	subgt	r3, r3, r2
 800981c:	18ed      	addgt	r5, r5, r3
 800981e:	2600      	movs	r6, #0
 8009820:	341a      	adds	r4, #26
 8009822:	42b5      	cmp	r5, r6
 8009824:	d11a      	bne.n	800985c <_printf_common+0xc8>
 8009826:	2000      	movs	r0, #0
 8009828:	e008      	b.n	800983c <_printf_common+0xa8>
 800982a:	2301      	movs	r3, #1
 800982c:	4652      	mov	r2, sl
 800982e:	4641      	mov	r1, r8
 8009830:	4638      	mov	r0, r7
 8009832:	47c8      	blx	r9
 8009834:	3001      	adds	r0, #1
 8009836:	d103      	bne.n	8009840 <_printf_common+0xac>
 8009838:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800983c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009840:	3501      	adds	r5, #1
 8009842:	e7c6      	b.n	80097d2 <_printf_common+0x3e>
 8009844:	18e1      	adds	r1, r4, r3
 8009846:	1c5a      	adds	r2, r3, #1
 8009848:	2030      	movs	r0, #48	@ 0x30
 800984a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800984e:	4422      	add	r2, r4
 8009850:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009854:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009858:	3302      	adds	r3, #2
 800985a:	e7c7      	b.n	80097ec <_printf_common+0x58>
 800985c:	2301      	movs	r3, #1
 800985e:	4622      	mov	r2, r4
 8009860:	4641      	mov	r1, r8
 8009862:	4638      	mov	r0, r7
 8009864:	47c8      	blx	r9
 8009866:	3001      	adds	r0, #1
 8009868:	d0e6      	beq.n	8009838 <_printf_common+0xa4>
 800986a:	3601      	adds	r6, #1
 800986c:	e7d9      	b.n	8009822 <_printf_common+0x8e>
	...

08009870 <_printf_i>:
 8009870:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009874:	7e0f      	ldrb	r7, [r1, #24]
 8009876:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009878:	2f78      	cmp	r7, #120	@ 0x78
 800987a:	4691      	mov	r9, r2
 800987c:	4680      	mov	r8, r0
 800987e:	460c      	mov	r4, r1
 8009880:	469a      	mov	sl, r3
 8009882:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009886:	d807      	bhi.n	8009898 <_printf_i+0x28>
 8009888:	2f62      	cmp	r7, #98	@ 0x62
 800988a:	d80a      	bhi.n	80098a2 <_printf_i+0x32>
 800988c:	2f00      	cmp	r7, #0
 800988e:	f000 80d2 	beq.w	8009a36 <_printf_i+0x1c6>
 8009892:	2f58      	cmp	r7, #88	@ 0x58
 8009894:	f000 80b9 	beq.w	8009a0a <_printf_i+0x19a>
 8009898:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800989c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80098a0:	e03a      	b.n	8009918 <_printf_i+0xa8>
 80098a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80098a6:	2b15      	cmp	r3, #21
 80098a8:	d8f6      	bhi.n	8009898 <_printf_i+0x28>
 80098aa:	a101      	add	r1, pc, #4	@ (adr r1, 80098b0 <_printf_i+0x40>)
 80098ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80098b0:	08009909 	.word	0x08009909
 80098b4:	0800991d 	.word	0x0800991d
 80098b8:	08009899 	.word	0x08009899
 80098bc:	08009899 	.word	0x08009899
 80098c0:	08009899 	.word	0x08009899
 80098c4:	08009899 	.word	0x08009899
 80098c8:	0800991d 	.word	0x0800991d
 80098cc:	08009899 	.word	0x08009899
 80098d0:	08009899 	.word	0x08009899
 80098d4:	08009899 	.word	0x08009899
 80098d8:	08009899 	.word	0x08009899
 80098dc:	08009a1d 	.word	0x08009a1d
 80098e0:	08009947 	.word	0x08009947
 80098e4:	080099d7 	.word	0x080099d7
 80098e8:	08009899 	.word	0x08009899
 80098ec:	08009899 	.word	0x08009899
 80098f0:	08009a3f 	.word	0x08009a3f
 80098f4:	08009899 	.word	0x08009899
 80098f8:	08009947 	.word	0x08009947
 80098fc:	08009899 	.word	0x08009899
 8009900:	08009899 	.word	0x08009899
 8009904:	080099df 	.word	0x080099df
 8009908:	6833      	ldr	r3, [r6, #0]
 800990a:	1d1a      	adds	r2, r3, #4
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	6032      	str	r2, [r6, #0]
 8009910:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009914:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009918:	2301      	movs	r3, #1
 800991a:	e09d      	b.n	8009a58 <_printf_i+0x1e8>
 800991c:	6833      	ldr	r3, [r6, #0]
 800991e:	6820      	ldr	r0, [r4, #0]
 8009920:	1d19      	adds	r1, r3, #4
 8009922:	6031      	str	r1, [r6, #0]
 8009924:	0606      	lsls	r6, r0, #24
 8009926:	d501      	bpl.n	800992c <_printf_i+0xbc>
 8009928:	681d      	ldr	r5, [r3, #0]
 800992a:	e003      	b.n	8009934 <_printf_i+0xc4>
 800992c:	0645      	lsls	r5, r0, #25
 800992e:	d5fb      	bpl.n	8009928 <_printf_i+0xb8>
 8009930:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009934:	2d00      	cmp	r5, #0
 8009936:	da03      	bge.n	8009940 <_printf_i+0xd0>
 8009938:	232d      	movs	r3, #45	@ 0x2d
 800993a:	426d      	negs	r5, r5
 800993c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009940:	4859      	ldr	r0, [pc, #356]	@ (8009aa8 <_printf_i+0x238>)
 8009942:	230a      	movs	r3, #10
 8009944:	e011      	b.n	800996a <_printf_i+0xfa>
 8009946:	6821      	ldr	r1, [r4, #0]
 8009948:	6833      	ldr	r3, [r6, #0]
 800994a:	0608      	lsls	r0, r1, #24
 800994c:	f853 5b04 	ldr.w	r5, [r3], #4
 8009950:	d402      	bmi.n	8009958 <_printf_i+0xe8>
 8009952:	0649      	lsls	r1, r1, #25
 8009954:	bf48      	it	mi
 8009956:	b2ad      	uxthmi	r5, r5
 8009958:	2f6f      	cmp	r7, #111	@ 0x6f
 800995a:	4853      	ldr	r0, [pc, #332]	@ (8009aa8 <_printf_i+0x238>)
 800995c:	6033      	str	r3, [r6, #0]
 800995e:	bf14      	ite	ne
 8009960:	230a      	movne	r3, #10
 8009962:	2308      	moveq	r3, #8
 8009964:	2100      	movs	r1, #0
 8009966:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800996a:	6866      	ldr	r6, [r4, #4]
 800996c:	60a6      	str	r6, [r4, #8]
 800996e:	2e00      	cmp	r6, #0
 8009970:	bfa2      	ittt	ge
 8009972:	6821      	ldrge	r1, [r4, #0]
 8009974:	f021 0104 	bicge.w	r1, r1, #4
 8009978:	6021      	strge	r1, [r4, #0]
 800997a:	b90d      	cbnz	r5, 8009980 <_printf_i+0x110>
 800997c:	2e00      	cmp	r6, #0
 800997e:	d04b      	beq.n	8009a18 <_printf_i+0x1a8>
 8009980:	4616      	mov	r6, r2
 8009982:	fbb5 f1f3 	udiv	r1, r5, r3
 8009986:	fb03 5711 	mls	r7, r3, r1, r5
 800998a:	5dc7      	ldrb	r7, [r0, r7]
 800998c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009990:	462f      	mov	r7, r5
 8009992:	42bb      	cmp	r3, r7
 8009994:	460d      	mov	r5, r1
 8009996:	d9f4      	bls.n	8009982 <_printf_i+0x112>
 8009998:	2b08      	cmp	r3, #8
 800999a:	d10b      	bne.n	80099b4 <_printf_i+0x144>
 800999c:	6823      	ldr	r3, [r4, #0]
 800999e:	07df      	lsls	r7, r3, #31
 80099a0:	d508      	bpl.n	80099b4 <_printf_i+0x144>
 80099a2:	6923      	ldr	r3, [r4, #16]
 80099a4:	6861      	ldr	r1, [r4, #4]
 80099a6:	4299      	cmp	r1, r3
 80099a8:	bfde      	ittt	le
 80099aa:	2330      	movle	r3, #48	@ 0x30
 80099ac:	f806 3c01 	strble.w	r3, [r6, #-1]
 80099b0:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80099b4:	1b92      	subs	r2, r2, r6
 80099b6:	6122      	str	r2, [r4, #16]
 80099b8:	f8cd a000 	str.w	sl, [sp]
 80099bc:	464b      	mov	r3, r9
 80099be:	aa03      	add	r2, sp, #12
 80099c0:	4621      	mov	r1, r4
 80099c2:	4640      	mov	r0, r8
 80099c4:	f7ff fee6 	bl	8009794 <_printf_common>
 80099c8:	3001      	adds	r0, #1
 80099ca:	d14a      	bne.n	8009a62 <_printf_i+0x1f2>
 80099cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80099d0:	b004      	add	sp, #16
 80099d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099d6:	6823      	ldr	r3, [r4, #0]
 80099d8:	f043 0320 	orr.w	r3, r3, #32
 80099dc:	6023      	str	r3, [r4, #0]
 80099de:	4833      	ldr	r0, [pc, #204]	@ (8009aac <_printf_i+0x23c>)
 80099e0:	2778      	movs	r7, #120	@ 0x78
 80099e2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80099e6:	6823      	ldr	r3, [r4, #0]
 80099e8:	6831      	ldr	r1, [r6, #0]
 80099ea:	061f      	lsls	r7, r3, #24
 80099ec:	f851 5b04 	ldr.w	r5, [r1], #4
 80099f0:	d402      	bmi.n	80099f8 <_printf_i+0x188>
 80099f2:	065f      	lsls	r7, r3, #25
 80099f4:	bf48      	it	mi
 80099f6:	b2ad      	uxthmi	r5, r5
 80099f8:	6031      	str	r1, [r6, #0]
 80099fa:	07d9      	lsls	r1, r3, #31
 80099fc:	bf44      	itt	mi
 80099fe:	f043 0320 	orrmi.w	r3, r3, #32
 8009a02:	6023      	strmi	r3, [r4, #0]
 8009a04:	b11d      	cbz	r5, 8009a0e <_printf_i+0x19e>
 8009a06:	2310      	movs	r3, #16
 8009a08:	e7ac      	b.n	8009964 <_printf_i+0xf4>
 8009a0a:	4827      	ldr	r0, [pc, #156]	@ (8009aa8 <_printf_i+0x238>)
 8009a0c:	e7e9      	b.n	80099e2 <_printf_i+0x172>
 8009a0e:	6823      	ldr	r3, [r4, #0]
 8009a10:	f023 0320 	bic.w	r3, r3, #32
 8009a14:	6023      	str	r3, [r4, #0]
 8009a16:	e7f6      	b.n	8009a06 <_printf_i+0x196>
 8009a18:	4616      	mov	r6, r2
 8009a1a:	e7bd      	b.n	8009998 <_printf_i+0x128>
 8009a1c:	6833      	ldr	r3, [r6, #0]
 8009a1e:	6825      	ldr	r5, [r4, #0]
 8009a20:	6961      	ldr	r1, [r4, #20]
 8009a22:	1d18      	adds	r0, r3, #4
 8009a24:	6030      	str	r0, [r6, #0]
 8009a26:	062e      	lsls	r6, r5, #24
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	d501      	bpl.n	8009a30 <_printf_i+0x1c0>
 8009a2c:	6019      	str	r1, [r3, #0]
 8009a2e:	e002      	b.n	8009a36 <_printf_i+0x1c6>
 8009a30:	0668      	lsls	r0, r5, #25
 8009a32:	d5fb      	bpl.n	8009a2c <_printf_i+0x1bc>
 8009a34:	8019      	strh	r1, [r3, #0]
 8009a36:	2300      	movs	r3, #0
 8009a38:	6123      	str	r3, [r4, #16]
 8009a3a:	4616      	mov	r6, r2
 8009a3c:	e7bc      	b.n	80099b8 <_printf_i+0x148>
 8009a3e:	6833      	ldr	r3, [r6, #0]
 8009a40:	1d1a      	adds	r2, r3, #4
 8009a42:	6032      	str	r2, [r6, #0]
 8009a44:	681e      	ldr	r6, [r3, #0]
 8009a46:	6862      	ldr	r2, [r4, #4]
 8009a48:	2100      	movs	r1, #0
 8009a4a:	4630      	mov	r0, r6
 8009a4c:	f7f6 fbd0 	bl	80001f0 <memchr>
 8009a50:	b108      	cbz	r0, 8009a56 <_printf_i+0x1e6>
 8009a52:	1b80      	subs	r0, r0, r6
 8009a54:	6060      	str	r0, [r4, #4]
 8009a56:	6863      	ldr	r3, [r4, #4]
 8009a58:	6123      	str	r3, [r4, #16]
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009a60:	e7aa      	b.n	80099b8 <_printf_i+0x148>
 8009a62:	6923      	ldr	r3, [r4, #16]
 8009a64:	4632      	mov	r2, r6
 8009a66:	4649      	mov	r1, r9
 8009a68:	4640      	mov	r0, r8
 8009a6a:	47d0      	blx	sl
 8009a6c:	3001      	adds	r0, #1
 8009a6e:	d0ad      	beq.n	80099cc <_printf_i+0x15c>
 8009a70:	6823      	ldr	r3, [r4, #0]
 8009a72:	079b      	lsls	r3, r3, #30
 8009a74:	d413      	bmi.n	8009a9e <_printf_i+0x22e>
 8009a76:	68e0      	ldr	r0, [r4, #12]
 8009a78:	9b03      	ldr	r3, [sp, #12]
 8009a7a:	4298      	cmp	r0, r3
 8009a7c:	bfb8      	it	lt
 8009a7e:	4618      	movlt	r0, r3
 8009a80:	e7a6      	b.n	80099d0 <_printf_i+0x160>
 8009a82:	2301      	movs	r3, #1
 8009a84:	4632      	mov	r2, r6
 8009a86:	4649      	mov	r1, r9
 8009a88:	4640      	mov	r0, r8
 8009a8a:	47d0      	blx	sl
 8009a8c:	3001      	adds	r0, #1
 8009a8e:	d09d      	beq.n	80099cc <_printf_i+0x15c>
 8009a90:	3501      	adds	r5, #1
 8009a92:	68e3      	ldr	r3, [r4, #12]
 8009a94:	9903      	ldr	r1, [sp, #12]
 8009a96:	1a5b      	subs	r3, r3, r1
 8009a98:	42ab      	cmp	r3, r5
 8009a9a:	dcf2      	bgt.n	8009a82 <_printf_i+0x212>
 8009a9c:	e7eb      	b.n	8009a76 <_printf_i+0x206>
 8009a9e:	2500      	movs	r5, #0
 8009aa0:	f104 0619 	add.w	r6, r4, #25
 8009aa4:	e7f5      	b.n	8009a92 <_printf_i+0x222>
 8009aa6:	bf00      	nop
 8009aa8:	08009da1 	.word	0x08009da1
 8009aac:	08009db2 	.word	0x08009db2

08009ab0 <memmove>:
 8009ab0:	4288      	cmp	r0, r1
 8009ab2:	b510      	push	{r4, lr}
 8009ab4:	eb01 0402 	add.w	r4, r1, r2
 8009ab8:	d902      	bls.n	8009ac0 <memmove+0x10>
 8009aba:	4284      	cmp	r4, r0
 8009abc:	4623      	mov	r3, r4
 8009abe:	d807      	bhi.n	8009ad0 <memmove+0x20>
 8009ac0:	1e43      	subs	r3, r0, #1
 8009ac2:	42a1      	cmp	r1, r4
 8009ac4:	d008      	beq.n	8009ad8 <memmove+0x28>
 8009ac6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009aca:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009ace:	e7f8      	b.n	8009ac2 <memmove+0x12>
 8009ad0:	4402      	add	r2, r0
 8009ad2:	4601      	mov	r1, r0
 8009ad4:	428a      	cmp	r2, r1
 8009ad6:	d100      	bne.n	8009ada <memmove+0x2a>
 8009ad8:	bd10      	pop	{r4, pc}
 8009ada:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009ade:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009ae2:	e7f7      	b.n	8009ad4 <memmove+0x24>

08009ae4 <_sbrk_r>:
 8009ae4:	b538      	push	{r3, r4, r5, lr}
 8009ae6:	4d06      	ldr	r5, [pc, #24]	@ (8009b00 <_sbrk_r+0x1c>)
 8009ae8:	2300      	movs	r3, #0
 8009aea:	4604      	mov	r4, r0
 8009aec:	4608      	mov	r0, r1
 8009aee:	602b      	str	r3, [r5, #0]
 8009af0:	f7f7 fb78 	bl	80011e4 <_sbrk>
 8009af4:	1c43      	adds	r3, r0, #1
 8009af6:	d102      	bne.n	8009afe <_sbrk_r+0x1a>
 8009af8:	682b      	ldr	r3, [r5, #0]
 8009afa:	b103      	cbz	r3, 8009afe <_sbrk_r+0x1a>
 8009afc:	6023      	str	r3, [r4, #0]
 8009afe:	bd38      	pop	{r3, r4, r5, pc}
 8009b00:	20001f5c 	.word	0x20001f5c

08009b04 <memcpy>:
 8009b04:	440a      	add	r2, r1
 8009b06:	4291      	cmp	r1, r2
 8009b08:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009b0c:	d100      	bne.n	8009b10 <memcpy+0xc>
 8009b0e:	4770      	bx	lr
 8009b10:	b510      	push	{r4, lr}
 8009b12:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b16:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009b1a:	4291      	cmp	r1, r2
 8009b1c:	d1f9      	bne.n	8009b12 <memcpy+0xe>
 8009b1e:	bd10      	pop	{r4, pc}

08009b20 <_realloc_r>:
 8009b20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b24:	4680      	mov	r8, r0
 8009b26:	4615      	mov	r5, r2
 8009b28:	460c      	mov	r4, r1
 8009b2a:	b921      	cbnz	r1, 8009b36 <_realloc_r+0x16>
 8009b2c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b30:	4611      	mov	r1, r2
 8009b32:	f7ff bc4b 	b.w	80093cc <_malloc_r>
 8009b36:	b92a      	cbnz	r2, 8009b44 <_realloc_r+0x24>
 8009b38:	f7ff fbdc 	bl	80092f4 <_free_r>
 8009b3c:	2400      	movs	r4, #0
 8009b3e:	4620      	mov	r0, r4
 8009b40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b44:	f000 f81a 	bl	8009b7c <_malloc_usable_size_r>
 8009b48:	4285      	cmp	r5, r0
 8009b4a:	4606      	mov	r6, r0
 8009b4c:	d802      	bhi.n	8009b54 <_realloc_r+0x34>
 8009b4e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009b52:	d8f4      	bhi.n	8009b3e <_realloc_r+0x1e>
 8009b54:	4629      	mov	r1, r5
 8009b56:	4640      	mov	r0, r8
 8009b58:	f7ff fc38 	bl	80093cc <_malloc_r>
 8009b5c:	4607      	mov	r7, r0
 8009b5e:	2800      	cmp	r0, #0
 8009b60:	d0ec      	beq.n	8009b3c <_realloc_r+0x1c>
 8009b62:	42b5      	cmp	r5, r6
 8009b64:	462a      	mov	r2, r5
 8009b66:	4621      	mov	r1, r4
 8009b68:	bf28      	it	cs
 8009b6a:	4632      	movcs	r2, r6
 8009b6c:	f7ff ffca 	bl	8009b04 <memcpy>
 8009b70:	4621      	mov	r1, r4
 8009b72:	4640      	mov	r0, r8
 8009b74:	f7ff fbbe 	bl	80092f4 <_free_r>
 8009b78:	463c      	mov	r4, r7
 8009b7a:	e7e0      	b.n	8009b3e <_realloc_r+0x1e>

08009b7c <_malloc_usable_size_r>:
 8009b7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b80:	1f18      	subs	r0, r3, #4
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	bfbc      	itt	lt
 8009b86:	580b      	ldrlt	r3, [r1, r0]
 8009b88:	18c0      	addlt	r0, r0, r3
 8009b8a:	4770      	bx	lr

08009b8c <_init>:
 8009b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b8e:	bf00      	nop
 8009b90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b92:	bc08      	pop	{r3}
 8009b94:	469e      	mov	lr, r3
 8009b96:	4770      	bx	lr

08009b98 <_fini>:
 8009b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b9a:	bf00      	nop
 8009b9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b9e:	bc08      	pop	{r3}
 8009ba0:	469e      	mov	lr, r3
 8009ba2:	4770      	bx	lr
