

================================================================
== Vitis HLS Report for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3'
================================================================
* Date:           Mon May 12 21:48:13 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        sparse_matrix_multiply_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.460 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|       69|  25.000 ns|  0.345 us|    5|   69|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_52_3  |        3|       67|         3|          2|          1|  1 ~ 33|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 6 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %col_ptr_B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i_2"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc51.0"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = load i7 %i_2"   --->   Operation 10 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i"   --->   Operation 11 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.59ns)   --->   "%icmp_ln52 = icmp_ult  i7 %i, i7 65" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52]   --->   Operation 13 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 33, i64 17"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.inc51.0.for.end53_crit_edge.exitStub, void %for.inc51.0.split" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52]   --->   Operation 15 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_2_cast13 = zext i7 %i"   --->   Operation 16 'zext' 'i_2_cast13' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%col_ptr_B_addr = getelementptr i32 %col_ptr_B, i64 0, i64 %i_2_cast13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 17 'getelementptr' 'col_ptr_B_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.60ns)   --->   "%col_ptr_B_load = load i7 %col_ptr_B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 18 'load' 'col_ptr_B_load' <Predicate = (icmp_ln52)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln54_3 = zext i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 19 'zext' 'zext_ln54_3' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.46ns)   --->   "%mul_ln54 = mul i15 %zext_ln54_3, i15 249" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 20 'mul' 'mul_ln54' <Predicate = (icmp_ln52)> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.59ns)   --->   "%icmp_ln54 = icmp_ult  i7 %i, i7 33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 21 'icmp' 'icmp_ln54' <Predicate = (icmp_ln52)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%add_ln54 = add i6 %empty, i6 31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 22 'add' 'add_ln54' <Predicate = (icmp_ln52)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.29ns)   --->   "%select_ln54 = select i1 %icmp_ln54, i6 %empty, i6 %add_ln54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 23 'select' 'select_ln54' <Predicate = (icmp_ln52)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %mul_ln54, i32 13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 24 'bitselect' 'tmp' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %tmp, void %arrayidx50.0.case.0, void %arrayidx50.0.case.1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 25 'br' 'br_ln54' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln52 = or i7 %i, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52]   --->   Operation 26 'or' 'or_ln52' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i7 %or_ln52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52]   --->   Operation 27 'trunc' 'trunc_ln52' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.59ns)   --->   "%icmp_ln52_1 = icmp_ult  i7 %or_ln52, i7 65" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52]   --->   Operation 28 'icmp' 'icmp_ln52_1' <Predicate = (icmp_ln52)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_1, void %for.inc51.0.for.end53_crit_edge.exitStub, void %for.inc51.1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52]   --->   Operation 29 'br' 'br_ln52' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i7 %or_ln52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 30 'zext' 'zext_ln54_1' <Predicate = (icmp_ln52 & icmp_ln52_1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%col_ptr_B_addr_1 = getelementptr i32 %col_ptr_B, i64 0, i64 %zext_ln54_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 31 'getelementptr' 'col_ptr_B_addr_1' <Predicate = (icmp_ln52 & icmp_ln52_1)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.60ns)   --->   "%col_ptr_B_load_1 = load i7 %col_ptr_B_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 32 'load' 'col_ptr_B_load_1' <Predicate = (icmp_ln52 & icmp_ln52_1)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65> <RAM>
ST_1 : Operation 33 [1/1] (0.70ns)   --->   "%add_ln52 = add i7 %i, i7 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52]   --->   Operation 33 'add' 'add_ln52' <Predicate = (icmp_ln52 & icmp_ln52_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln52 = store i7 %add_ln52, i7 %i_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52]   --->   Operation 34 'store' 'store_ln52' <Predicate = (icmp_ln52 & icmp_ln52_1)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc51.0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52]   --->   Operation 35 'br' 'br_ln52' <Predicate = (icmp_ln52 & icmp_ln52_1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.46>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52]   --->   Operation 36 'specloopname' 'specloopname_ln52' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (0.60ns)   --->   "%col_ptr_B_load = load i7 %col_ptr_B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 37 'load' 'col_ptr_B_load' <Predicate = (icmp_ln52)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i6 %select_ln54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 38 'zext' 'zext_ln54' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%local_col_ptr_B_addr = getelementptr i32 %local_col_ptr_B, i64 0, i64 %zext_ln54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 39 'getelementptr' 'local_col_ptr_B_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%local_col_ptr_B_1_addr = getelementptr i32 %local_col_ptr_B_1, i64 0, i64 %zext_ln54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 40 'getelementptr' 'local_col_ptr_B_1_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.69ns)   --->   "%store_ln54 = store i32 %col_ptr_B_load, i6 %local_col_ptr_B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 41 'store' 'store_ln54' <Predicate = (icmp_ln52 & !tmp)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx50.0.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 42 'br' 'br_ln54' <Predicate = (icmp_ln52 & !tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.69ns)   --->   "%store_ln54 = store i32 %col_ptr_B_load, i6 %local_col_ptr_B_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 43 'store' 'store_ln54' <Predicate = (icmp_ln52 & tmp)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx50.0.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 44 'br' 'br_ln54' <Predicate = (icmp_ln52 & tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (0.60ns)   --->   "%col_ptr_B_load_1 = load i7 %col_ptr_B_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 45 'load' 'col_ptr_B_load_1' <Predicate = (icmp_ln52 & icmp_ln52_1)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln54_4 = zext i7 %or_ln52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 46 'zext' 'zext_ln54_4' <Predicate = (icmp_ln52 & icmp_ln52_1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.46ns)   --->   "%mul_ln54_1 = mul i15 %zext_ln54_4, i15 249" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 47 'mul' 'mul_ln54_1' <Predicate = (icmp_ln52 & icmp_ln52_1)> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.59ns)   --->   "%icmp_ln54_1 = icmp_ult  i7 %or_ln52, i7 33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 48 'icmp' 'icmp_ln54_1' <Predicate = (icmp_ln52 & icmp_ln52_1)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.70ns)   --->   "%add_ln54_1 = add i6 %trunc_ln52, i6 31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 49 'add' 'add_ln54_1' <Predicate = (icmp_ln52 & icmp_ln52_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.29ns)   --->   "%select_ln54_1 = select i1 %icmp_ln54_1, i6 %trunc_ln52, i6 %add_ln54_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 50 'select' 'select_ln54_1' <Predicate = (icmp_ln52 & icmp_ln52_1)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %mul_ln54_1, i32 13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 51 'bitselect' 'tmp_1' <Predicate = (icmp_ln52 & icmp_ln52_1)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %tmp_1, void %arrayidx50.1.case.0, void %arrayidx50.1.case.1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 52 'br' 'br_ln54' <Predicate = (icmp_ln52 & icmp_ln52_1)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (!icmp_ln52_1) | (!icmp_ln52)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i6 %select_ln54_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 53 'zext' 'zext_ln54_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%local_col_ptr_B_addr_1 = getelementptr i32 %local_col_ptr_B, i64 0, i64 %zext_ln54_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 54 'getelementptr' 'local_col_ptr_B_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%local_col_ptr_B_1_addr_1 = getelementptr i32 %local_col_ptr_B_1, i64 0, i64 %zext_ln54_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 55 'getelementptr' 'local_col_ptr_B_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.69ns)   --->   "%store_ln54 = store i32 %col_ptr_B_load_1, i6 %local_col_ptr_B_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 56 'store' 'store_ln54' <Predicate = (!tmp_1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx50.1.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 57 'br' 'br_ln54' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.69ns)   --->   "%store_ln54 = store i32 %col_ptr_B_load_1, i6 %local_col_ptr_B_1_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 58 'store' 'store_ln54' <Predicate = (tmp_1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx50.1.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 59 'br' 'br_ln54' <Predicate = (tmp_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.46ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i') on local variable 'i' [9]  (0 ns)
	'mul' operation ('mul_ln54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54) [21]  (1.46 ns)

 <State 2>: 1.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln54_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54) [46]  (1.46 ns)

 <State 3>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation ('local_col_ptr_B_addr_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54) [51]  (0 ns)
	'store' operation ('store_ln54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54) of variable 'col_ptr_B_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54 on array 'local_col_ptr_B' [56]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
