Protel Design System Design Rule Check
PCB File : C:\Users\itadm\Documents\motion-detector\designs\nrf-design\altium\nrf-design.PcbDoc
Date     : 9/12/2024
Time     : 3:57:45 PM

Processing Rule : Clearance Constraint (Gap=3.937mil) (All),(All)
   Violation between Clearance Constraint: (0mil < 3.937mil) Between Pad ANT1-gnd(380.419mil,279.527mil) on L1 And Region (0 hole(s)) L1 
   Violation between Clearance Constraint: (3.931mil < 3.937mil) Between Pad U4-16(277.627mil,-263.721mil) on L1 And Region (0 hole(s)) L1 
Rule Violations :2

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net g Between Pad Q1-3(-274.375mil,-159.546mil) on L1 And Track (-188.139mil,-189.976mil)(-155.429mil,-186.096mil) on L1 
Rule Violations :1

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=3.937mil) (Max=3937.008mil) (Preferred=3.937mil) (isTrack)
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=7.087mil) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=11.811mil) (Max=3937.008mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=7.874mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (8.623mil < 10mil) Between Pad C14-1(292.325mil,-333.221mil) on L1 And Via (283.464mil,-370.276mil) from L1 to L3 [L0] Mask Sliver [8.623mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.898mil < 10mil) Between Pad C14-2(269.505mil,-310.401mil) on L1 And Pad U4-14(249.788mil,-291.56mil) on L1 [L0] Mask Sliver [9.898mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.898mil < 10mil) Between Pad C14-2(269.505mil,-310.401mil) on L1 And Pad U4-15(263.707mil,-277.64mil) on L1 [L0] Mask Sliver [9.898mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.516mil < 10mil) Between Pad C16-1(228.162mil,183.965mil) on L1 And Via (205.266mil,206.215mil) from L1 to L3 [L0] Mask Sliver [3.516mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.982mil < 10mil) Between Pad C17-2(322.651mil,216.237mil) on L1 And Via (290.873mil,218.018mil) from L1 to L3 [L0] Mask Sliver [3.982mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.874mil < 10mil) Between Pad C18-2(142.648mil,212.25mil) on L1 And Via (134.773mil,234.851mil) from L1 to L3 [L0] Mask Sliver [0.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.573mil < 10mil) Between Pad C19-2(-223.568mil,-13.943mil) on L1 And Via (-211.726mil,-46.017mil) from L1 to L3 [L0] Mask Sliver [9.573mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.391mil < 10mil) Between Pad C2-2(64.06mil,201.416mil) on L1 And Via (45.666mil,224.081mil) from L1 to L3 [L0] Mask Sliver [1.391mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.548mil < 10mil) Between Pad C4-1(-163.462mil,-7.381mil) on L1 And Via (-133.803mil,-19.342mil) from L1 to L3 [L0] Mask Sliver [2.548mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.064mil < 10mil) Between Pad C4-2(-140.642mil,15.439mil) on L1 And Via (-133.803mil,-19.342mil) from L1 to L3 [L0] Mask Sliver [6.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.459mil < 10mil) Between Pad C5-1(-20.488mil,-236.774mil) on L1 And Via (-52.794mil,-231.729mil) from L1 to L3 [L0] Mask Sliver [3.459mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.684mil < 10mil) Between Pad C6-1(-45.943mil,174.34mil) on L1 And Via (-15.592mil,172.511mil) from L1 to L3 [L0] Mask Sliver [2.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.286mil < 10mil) Between Pad C8-1(252.002mil,-84.898mil) on L1 And Pad TP1-p(289.897mil,-79.486mil) on L1 [L0] Mask Sliver [7.286mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.388mil < 10mil) Between Pad C9-1(-184.401mil,-71.276mil) on L1 And Via (-211.726mil,-46.017mil) from L1 to L3 [L0] Mask Sliver [9.388mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.26mil < 10mil) Between Pad J1-1(-488.228mil,0mil) on L3 And Via (-414.269mil,-100.921mil) from L1 to L3 [L4] Mask Sliver [2.26mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.26mil < 10mil) Between Pad J1-1(-488.228mil,0mil) on L3 And Via (-439.859mil,-100.921mil) from L1 to L3 [L4] Mask Sliver [2.26mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.26mil < 10mil) Between Pad J1-1(-488.228mil,0mil) on L3 And Via (-465.45mil,-100.921mil) from L1 to L3 [L4] Mask Sliver [2.26mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.945mil < 10mil) Between Pad J1-1(-488.228mil,0mil) on L3 And Via (-586.85mil,19.685mil) from L1 to L3 [L4] Mask Sliver [0.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.945mil < 10mil) Between Pad J1-1(-488.228mil,0mil) on L3 And Via (-586.85mil,-19.685mil) from L1 to L3 [L4] Mask Sliver [0.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.945mil < 10mil) Between Pad J1-1(-488.228mil,0mil) on L3 And Via (-586.85mil,59.055mil) from L1 to L3 [L4] Mask Sliver [0.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.945mil < 10mil) Between Pad J1-1(-488.228mil,0mil) on L3 And Via (-586.85mil,-59.055mil) from L1 to L3 [L4] Mask Sliver [0.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.519mil < 10mil) Between Pad J1-1(-488.228mil,0mil) on L3 And Via (-586.85mil,98.425mil) from L1 to L3 [L4] Mask Sliver [6.519mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.519mil < 10mil) Between Pad J1-1(-488.228mil,0mil) on L3 And Via (-586.85mil,-98.425mil) from L1 to L3 [L4] Mask Sliver [6.519mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.005mil < 10mil) Between Pad J1-2(-94.528mil,0mil) on L3 And Via (12.193mil,-113.488mil) from L1 to L3 [L4] Mask Sliver [2.005mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.511mil < 10mil) Between Pad J1-2(-94.528mil,0mil) on L3 And Via (-191.059mil,125.449mil) from L1 to L3 [L4] Mask Sliver [4.511mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.909mil < 10mil) Between Pad J1-2(-94.528mil,0mil) on L3 And Via (-216.482mil,103.089mil) from L1 to L3 [L4] Mask Sliver [5.909mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.254mil < 10mil) Between Pad J1-2(-94.528mil,0mil) on L3 And Via (46.994mil,68.054mil) from L1 to L3 [L4] Mask Sliver [3.254mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.06mil < 10mil) Between Pad J1-3(299.173mil,0mil) on L3 And Via (275.674mil,-106.721mil) from L1 to L3 [L4] Mask Sliver [8.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.06mil < 10mil) Between Pad J1-3(299.173mil,0mil) on L3 And Via (301.265mil,-106.721mil) from L1 to L3 [L4] Mask Sliver [8.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.06mil < 10mil) Between Pad J1-3(299.173mil,0mil) on L3 And Via (326.855mil,-106.721mil) from L1 to L3 [L4] Mask Sliver [8.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.701mil < 10mil) Between Pad J1-3(299.173mil,0mil) on L3 And Via (366.64mil,-102.362mil) from L1 to L3 [L4] Mask Sliver [3.701mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.345mil < 10mil) Between Pad J2-2(240.082mil,257.676mil) on L1 And Via (254.911mil,216.678mil) from L1 to L3 [L0] Mask Sliver [4.345mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.53mil < 10mil) Between Pad L1-1(259.27mil,184.353mil) on L1 And Via (254.911mil,216.678mil) from L1 to L3 [L0] Mask Sliver [4.53mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.463mil < 10mil) Between Pad L1-2(291.543mil,184.353mil) on L1 And Via (285.756mil,147.095mil) from L1 to L3 [L0] Mask Sliver [9.463mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.87mil < 10mil) Between Pad L1-2(291.543mil,184.353mil) on L1 And Via (290.873mil,218.018mil) from L1 to L3 [L0] Mask Sliver [5.87mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.246mil < 10mil) Between Pad Q1-2(-245.158mil,-77.408mil) on L1 And Via (-211.726mil,-46.017mil) from L1 to L3 [L0] Mask Sliver [5.246mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.734mil < 10mil) Between Pad Q2-3(-230.854mil,77.025mil) on L1 And Via (-216.482mil,103.089mil) from L1 to L3 [L0] Mask Sliver [4.734mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.706mil < 10mil) Between Pad R11-2(-140.242mil,210.141mil) on L1 And Via (-123.668mil,188.239mil) from L1 to L3 [L0] Mask Sliver [5.706mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.38mil < 10mil) Between Pad R2-1(166.696mil,-171.629mil) on L1 And Via (142.708mil,-195.972mil) from L1 to L3 [L0] Mask Sliver [6.38mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.341mil < 10mil) Between Pad R6-2(-298.433mil,-15.646mil) on L1 And Via (-318.038mil,-35.831mil) from L1 to L3 [L0] Mask Sliver [0.341mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.21mil < 10mil) Between Pad R7-1(-349.294mil,233.648mil) on L1 And Pad U8-5(-321.767mil,209.692mil) on L1 [L0] Mask Sliver [8.21mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.396mil < 10mil) Between Pad R8-1(-281.196mil,299.18mil) on L1 And Pad U8-4(-268.873mil,262.586mil) on L1 [L0] Mask Sliver [6.396mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.893mil < 10mil) Between Pad TP3-p(258.549mil,104.216mil) on L1 And Via (247.042mil,142.15mil) from L1 to L3 [L0] Mask Sliver [8.893mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.484mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-AB2(34.063mil,-177.819mil) on L1 [L0] Mask Sliver [4.484mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.39mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-AC11(103.66mil,-122.141mil) on L1 [L0] Mask Sliver [4.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.39mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-AC13(117.579mil,-108.222mil) on L1 [L0] Mask Sliver [4.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.39mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-AC15(131.499mil,-94.302mil) on L1 [L0] Mask Sliver [4.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.39mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-AC17(145.418mil,-80.383mil) on L1 [L0] Mask Sliver [4.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.39mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-AC19(159.338mil,-66.463mil) on L1 [L0] Mask Sliver [4.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.39mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-AC21(173.257mil,-52.544mil) on L1 [L0] Mask Sliver [4.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.39mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-AC5(61.902mil,-163.899mil) on L1 [L0] Mask Sliver [4.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.39mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-AC9(89.741mil,-136.06mil) on L1 [L0] Mask Sliver [4.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.39mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-B11(-49.454mil,30.973mil) on L1 [L0] Mask Sliver [4.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.39mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-B13(-35.534mil,44.892mil) on L1 [L0] Mask Sliver [4.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.39mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-B15(-21.615mil,58.811mil) on L1 [L0] Mask Sliver [4.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.39mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-B17(-7.695mil,72.731mil) on L1 [L0] Mask Sliver [4.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.39mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-B19(6.224mil,86.65mil) on L1 [L0] Mask Sliver [4.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.483mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-B3(-105.131mil,-24.705mil) on L1 [L0] Mask Sliver [4.484mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.39mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-B5(-91.212mil,-10.786mil) on L1 [L0] Mask Sliver [4.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.39mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-B7(-77.293mil,3.134mil) on L1 [L0] Mask Sliver [4.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.39mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-B9(-63.373mil,17.053mil) on L1 [L0] Mask Sliver [4.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.39mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-D2(-91.212mil,-52.544mil) on L1 [L0] Mask Sliver [4.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.39mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-D23(61.902mil,100.57mil) on L1 [L0] Mask Sliver [4.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.39mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-F2(-77.293mil,-66.463mil) on L1 [L0] Mask Sliver [4.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.39mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-F23(75.821mil,86.65mil) on L1 [L0] Mask Sliver [4.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.39mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-H2(-63.373mil,-80.383mil) on L1 [L0] Mask Sliver [4.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.39mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-H23(89.741mil,72.731mil) on L1 [L0] Mask Sliver [4.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.39mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-K2(-49.454mil,-94.302mil) on L1 [L0] Mask Sliver [4.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.39mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-M2(-35.534mil,-108.222mil) on L1 [L0] Mask Sliver [4.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.39mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-P2(-21.615mil,-122.141mil) on L1 [L0] Mask Sliver [4.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.39mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-P23(131.499mil,30.973mil) on L1 [L0] Mask Sliver [4.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.39mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-T2(-7.695mil,-136.06mil) on L1 [L0] Mask Sliver [4.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.39mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-T23(145.418mil,17.053mil) on L1 [L0] Mask Sliver [4.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.39mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-V23(159.338mil,3.134mil) on L1 [L0] Mask Sliver [4.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.39mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-Y2(20.143mil,-163.899mil) on L1 [L0] Mask Sliver [4.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.39mil < 10mil) Between Pad U2-74(41.023mil,-31.665mil) on L1 And Pad U2-Y23(173.257mil,-10.786mil) on L1 [L0] Mask Sliver [4.39mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-A10(-70.333mil,37.932mil) on L1 And Pad U2-A12(-56.413mil,51.852mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-A10(-70.333mil,37.932mil) on L1 And Pad U2-A8(-84.252mil,24.013mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-A10(-70.333mil,37.932mil) on L1 And Pad U2-B11(-49.454mil,30.973mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-A10(-70.333mil,37.932mil) on L1 And Pad U2-B9(-63.373mil,17.053mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-A12(-56.413mil,51.852mil) on L1 And Pad U2-A14(-42.494mil,65.771mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-A12(-56.413mil,51.852mil) on L1 And Pad U2-B11(-49.454mil,30.973mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-A12(-56.413mil,51.852mil) on L1 And Pad U2-B13(-35.534mil,44.892mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-A14(-42.494mil,65.771mil) on L1 And Pad U2-A16(-28.575mil,79.691mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-A14(-42.494mil,65.771mil) on L1 And Pad U2-B13(-35.534mil,44.892mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-A14(-42.494mil,65.771mil) on L1 And Pad U2-B15(-21.615mil,58.811mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-A16(-28.575mil,79.691mil) on L1 And Pad U2-A18(-14.655mil,93.61mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-A16(-28.575mil,79.691mil) on L1 And Pad U2-B15(-21.615mil,58.811mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-A16(-28.575mil,79.691mil) on L1 And Pad U2-B17(-7.695mil,72.731mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-A18(-14.655mil,93.61mil) on L1 And Pad U2-A20(-0.736mil,107.529mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-A18(-14.655mil,93.61mil) on L1 And Pad U2-B17(-7.695mil,72.731mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-A18(-14.655mil,93.61mil) on L1 And Pad U2-B19(6.224mil,86.65mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-A20(-0.736mil,107.529mil) on L1 And Pad U2-A22(13.184mil,121.449mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-A20(-0.736mil,107.529mil) on L1 And Pad U2-B19(6.224mil,86.65mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-A22(13.184mil,121.449mil) on L1 And Pad U2-A23(27.103mil,135.368mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-A8(-84.252mil,24.013mil) on L1 And Pad U2-B7(-77.293mil,3.134mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-A8(-84.252mil,24.013mil) on L1 And Pad U2-B9(-63.373mil,17.053mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-AA24(194.136mil,-3.826mil) on L1 And Pad U2-AC24(208.056mil,-17.745mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-AA24(194.136mil,-3.826mil) on L1 And Pad U2-W24(180.217mil,10.094mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-AA24(194.136mil,-3.826mil) on L1 And Pad U2-Y23(173.257mil,-10.786mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-AB2(34.063mil,-177.819mil) on L1 And Pad U2-Y2(20.143mil,-163.899mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-AC11(103.66mil,-122.141mil) on L1 And Pad U2-AC13(117.579mil,-108.222mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-AC11(103.66mil,-122.141mil) on L1 And Pad U2-AC9(89.741mil,-136.06mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-AC11(103.66mil,-122.141mil) on L1 And Pad U2-AD10(110.62mil,-143.02mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-AC11(103.66mil,-122.141mil) on L1 And Pad U2-AD12(124.539mil,-129.101mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-AC13(117.579mil,-108.222mil) on L1 And Pad U2-AC15(131.499mil,-94.302mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-AC13(117.579mil,-108.222mil) on L1 And Pad U2-AD12(124.539mil,-129.101mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-AC13(117.579mil,-108.222mil) on L1 And Pad U2-AD14(138.458mil,-115.181mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-AC15(131.499mil,-94.302mil) on L1 And Pad U2-AC17(145.418mil,-80.383mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-AC15(131.499mil,-94.302mil) on L1 And Pad U2-AD14(138.458mil,-115.181mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-AC15(131.499mil,-94.302mil) on L1 And Pad U2-AD16(152.378mil,-101.262mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-AC17(145.418mil,-80.383mil) on L1 And Pad U2-AC19(159.338mil,-66.463mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-AC17(145.418mil,-80.383mil) on L1 And Pad U2-AD16(152.378mil,-101.262mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-AC17(145.418mil,-80.383mil) on L1 And Pad U2-AD18(166.297mil,-87.343mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-AC19(159.338mil,-66.463mil) on L1 And Pad U2-AC21(173.257mil,-52.544mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-AC19(159.338mil,-66.463mil) on L1 And Pad U2-AD18(166.297mil,-87.343mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-AC19(159.338mil,-66.463mil) on L1 And Pad U2-AD20(180.217mil,-73.423mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-AC21(173.257mil,-52.544mil) on L1 And Pad U2-AD20(180.217mil,-73.423mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-AC21(173.257mil,-52.544mil) on L1 And Pad U2-AD22(194.136mil,-59.504mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-AC5(61.902mil,-163.899mil) on L1 And Pad U2-AD4(68.862mil,-184.778mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-AC5(61.902mil,-163.899mil) on L1 And Pad U2-AD6(82.781mil,-170.859mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-AC9(89.741mil,-136.06mil) on L1 And Pad U2-AD10(110.62mil,-143.02mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-AC9(89.741mil,-136.06mil) on L1 And Pad U2-AD8(96.7mil,-156.94mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-AD10(110.62mil,-143.02mil) on L1 And Pad U2-AD12(124.539mil,-129.101mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-AD10(110.62mil,-143.02mil) on L1 And Pad U2-AD8(96.7mil,-156.94mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-AD12(124.539mil,-129.101mil) on L1 And Pad U2-AD14(138.458mil,-115.181mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-AD14(138.458mil,-115.181mil) on L1 And Pad U2-AD16(152.378mil,-101.262mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-AD16(152.378mil,-101.262mil) on L1 And Pad U2-AD18(166.297mil,-87.343mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-AD18(166.297mil,-87.343mil) on L1 And Pad U2-AD20(180.217mil,-73.423mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-AD2(54.942mil,-198.698mil) on L1 And Pad U2-AD4(68.862mil,-184.778mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-AD20(180.217mil,-73.423mil) on L1 And Pad U2-AD22(194.136mil,-59.504mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-AD22(194.136mil,-59.504mil) on L1 And Pad U2-AD23(208.056mil,-45.584mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-AD4(68.862mil,-184.778mil) on L1 And Pad U2-AD6(82.781mil,-170.859mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-AD6(82.781mil,-170.859mil) on L1 And Pad U2-AD8(96.7mil,-156.94mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-B1(-126.01mil,-45.584mil) on L1 And Pad U2-C1(-112.091mil,-59.504mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.977mil < 10mil) Between Pad U2-B1(-126.01mil,-45.584mil) on L1 And Via (-133.803mil,-19.342mil) from L1 to L3 [L0] Mask Sliver [5.977mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-B11(-49.454mil,30.973mil) on L1 And Pad U2-B13(-35.534mil,44.892mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-B11(-49.454mil,30.973mil) on L1 And Pad U2-B9(-63.373mil,17.053mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-B13(-35.534mil,44.892mil) on L1 And Pad U2-B15(-21.615mil,58.811mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-B15(-21.615mil,58.811mil) on L1 And Pad U2-B17(-7.695mil,72.731mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-B17(-7.695mil,72.731mil) on L1 And Pad U2-B19(6.224mil,86.65mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-B3(-105.131mil,-24.705mil) on L1 And Pad U2-B5(-91.212mil,-10.786mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.771mil < 10mil) Between Pad U2-B3(-105.131mil,-24.705mil) on L1 And Via (-133.803mil,-19.342mil) from L1 to L3 [L0] Mask Sliver [7.771mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-B5(-91.212mil,-10.786mil) on L1 And Pad U2-B7(-77.293mil,3.134mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-B7(-77.293mil,3.134mil) on L1 And Pad U2-B9(-63.373mil,17.053mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-C1(-112.091mil,-59.504mil) on L1 And Pad U2-D2(-91.212mil,-52.544mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-D2(-91.212mil,-52.544mil) on L1 And Pad U2-F2(-77.293mil,-66.463mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-D23(61.902mil,100.57mil) on L1 And Pad U2-E24(82.781mil,107.529mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-D23(61.902mil,100.57mil) on L1 And Pad U2-F23(75.821mil,86.65mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-E24(82.781mil,107.529mil) on L1 And Pad U2-F23(75.821mil,86.65mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-F2(-77.293mil,-66.463mil) on L1 And Pad U2-G1(-84.252mil,-87.343mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-F2(-77.293mil,-66.463mil) on L1 And Pad U2-H2(-63.373mil,-80.383mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-F23(75.821mil,86.65mil) on L1 And Pad U2-H23(89.741mil,72.731mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-G1(-84.252mil,-87.343mil) on L1 And Pad U2-H2(-63.373mil,-80.383mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-G1(-84.252mil,-87.343mil) on L1 And Pad U2-J1(-70.333mil,-101.262mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-H2(-63.373mil,-80.383mil) on L1 And Pad U2-J1(-70.333mil,-101.262mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-H2(-63.373mil,-80.383mil) on L1 And Pad U2-K2(-49.454mil,-94.302mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-H23(89.741mil,72.731mil) on L1 And Pad U2-J24(110.62mil,79.691mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-J1(-70.333mil,-101.262mil) on L1 And Pad U2-K2(-49.454mil,-94.302mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-J1(-70.333mil,-101.262mil) on L1 And Pad U2-L1(-56.413mil,-115.181mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-J24(110.62mil,79.691mil) on L1 And Pad U2-L24(124.539mil,65.771mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-K2(-49.454mil,-94.302mil) on L1 And Pad U2-L1(-56.413mil,-115.181mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-K2(-49.454mil,-94.302mil) on L1 And Pad U2-M2(-35.534mil,-108.222mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-L1(-56.413mil,-115.181mil) on L1 And Pad U2-M2(-35.534mil,-108.222mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-L1(-56.413mil,-115.181mil) on L1 And Pad U2-N1(-42.494mil,-129.101mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-L24(124.539mil,65.771mil) on L1 And Pad U2-N24(138.458mil,51.852mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.078mil < 10mil) Between Pad U2-L24(124.539mil,65.771mil) on L1 And Via (143.191mil,84.56mil) from L1 to L3 [L0] Mask Sliver [5.078mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-M2(-35.534mil,-108.222mil) on L1 And Pad U2-N1(-42.494mil,-129.101mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-M2(-35.534mil,-108.222mil) on L1 And Pad U2-P2(-21.615mil,-122.141mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-N1(-42.494mil,-129.101mil) on L1 And Pad U2-P2(-21.615mil,-122.141mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-N1(-42.494mil,-129.101mil) on L1 And Pad U2-R1(-28.575mil,-143.02mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-N24(138.458mil,51.852mil) on L1 And Pad U2-P23(131.499mil,30.973mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-N24(138.458mil,51.852mil) on L1 And Pad U2-R24(152.378mil,37.932mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-P2(-21.615mil,-122.141mil) on L1 And Pad U2-R1(-28.575mil,-143.02mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-P2(-21.615mil,-122.141mil) on L1 And Pad U2-T2(-7.695mil,-136.06mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-P23(131.499mil,30.973mil) on L1 And Pad U2-R24(152.378mil,37.932mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-P23(131.499mil,30.973mil) on L1 And Pad U2-T23(145.418mil,17.053mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-R1(-28.575mil,-143.02mil) on L1 And Pad U2-T2(-7.695mil,-136.06mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-R1(-28.575mil,-143.02mil) on L1 And Pad U2-U1(-14.655mil,-156.94mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-R24(152.378mil,37.932mil) on L1 And Pad U2-T23(145.418mil,17.053mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-R24(152.378mil,37.932mil) on L1 And Pad U2-U24(166.297mil,24.013mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-T2(-7.695mil,-136.06mil) on L1 And Pad U2-U1(-14.655mil,-156.94mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.687mil < 10mil) Between Pad U2-T2(-7.695mil,-136.06mil) on L1 And Via (12.193mil,-113.488mil) from L1 to L3 [L0] Mask Sliver [8.687mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-T23(145.418mil,17.053mil) on L1 And Pad U2-U24(166.297mil,24.013mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-T23(145.418mil,17.053mil) on L1 And Pad U2-V23(159.338mil,3.134mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-U1(-14.655mil,-156.94mil) on L1 And Pad U2-W1(-0.736mil,-170.859mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-U24(166.297mil,24.013mil) on L1 And Pad U2-V23(159.338mil,3.134mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-U24(166.297mil,24.013mil) on L1 And Pad U2-W24(180.217mil,10.094mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-V23(159.338mil,3.134mil) on L1 And Pad U2-W24(180.217mil,10.094mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.866mil < 10mil) Between Pad U2-V23(159.338mil,3.134mil) on L1 And Pad U2-Y23(173.257mil,-10.786mil) on L1 [L0] Mask Sliver [5.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-W1(-0.736mil,-170.859mil) on L1 And Pad U2-Y2(20.143mil,-163.899mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U2-W24(180.217mil,10.094mil) on L1 And Pad U2-Y23(173.257mil,-10.786mil) on L1 [L0] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.803mil < 10mil) Between Pad U4-1(291.546mil,-237.274mil) on L1 And Pad U4-16(277.627mil,-263.721mil) on L1 [L0] Mask Sliver [9.803mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.914mil < 10mil) Between Pad U4-1(291.546mil,-237.274mil) on L1 And Pad U4-2(277.627mil,-223.355mil) on L1 [L0] Mask Sliver [2.914mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.914mil < 10mil) Between Pad U4-10(181.583mil,-263.721mil) on L1 And Pad U4-11(195.502mil,-277.64mil) on L1 [L0] Mask Sliver [2.914mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.914mil < 10mil) Between Pad U4-10(181.583mil,-263.721mil) on L1 And Pad U4-9(167.663mil,-249.802mil) on L1 [L0] Mask Sliver [2.914mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.914mil < 10mil) Between Pad U4-11(195.502mil,-277.64mil) on L1 And Pad U4-12(209.421mil,-291.56mil) on L1 [L0] Mask Sliver [2.914mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.914mil < 10mil) Between Pad U4-12(209.421mil,-291.56mil) on L1 And Pad U4-13(223.341mil,-305.479mil) on L1 [L0] Mask Sliver [2.914mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.803mil < 10mil) Between Pad U4-13(223.341mil,-305.479mil) on L1 And Pad U4-14(249.788mil,-291.56mil) on L1 [L0] Mask Sliver [9.803mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.914mil < 10mil) Between Pad U4-14(249.788mil,-291.56mil) on L1 And Pad U4-15(263.707mil,-277.64mil) on L1 [L0] Mask Sliver [2.914mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.914mil < 10mil) Between Pad U4-15(263.707mil,-277.64mil) on L1 And Pad U4-16(277.627mil,-263.721mil) on L1 [L0] Mask Sliver [2.914mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.914mil < 10mil) Between Pad U4-2(277.627mil,-223.355mil) on L1 And Pad U4-3(263.707mil,-209.435mil) on L1 [L0] Mask Sliver [2.914mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.914mil < 10mil) Between Pad U4-3(263.707mil,-209.435mil) on L1 And Pad U4-4(249.788mil,-195.516mil) on L1 [L0] Mask Sliver [2.914mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.914mil < 10mil) Between Pad U4-4(249.788mil,-195.516mil) on L1 And Pad U4-5(235.868mil,-181.596mil) on L1 [L0] Mask Sliver [2.914mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.803mil < 10mil) Between Pad U4-5(235.868mil,-181.596mil) on L1 And Pad U4-6(209.421mil,-195.516mil) on L1 [L0] Mask Sliver [9.803mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.914mil < 10mil) Between Pad U4-6(209.421mil,-195.516mil) on L1 And Pad U4-7(195.502mil,-209.435mil) on L1 [L0] Mask Sliver [2.914mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.914mil < 10mil) Between Pad U4-7(195.502mil,-209.435mil) on L1 And Pad U4-8(181.583mil,-223.355mil) on L1 [L0] Mask Sliver [2.914mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.803mil < 10mil) Between Pad U4-8(181.583mil,-223.355mil) on L1 And Pad U4-9(167.663mil,-249.802mil) on L1 [L0] Mask Sliver [9.803mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.724mil < 10mil) Between Pad U4-9(167.663mil,-249.802mil) on L1 And Via (133.036mil,-262.565mil) from L1 to L3 [L0] Mask Sliver [9.724mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.905mil < 10mil) Between Pad U8-4(-268.873mil,262.586mil) on L1 And Via (-243.57mil,290.599mil) from L1 to L3 [L0] Mask Sliver [9.905mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.864mil < 10mil) Between Pad X1-1(43.521mil,327.809mil) on L1 And Via (0mil,370.276mil) from L1 to L3 [L0] Mask Sliver [8.864mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.845mil < 10mil) Between Pad X1-1(43.521mil,327.809mil) on L1 And Via (39.37mil,370.276mil) from L1 to L3 [L0] Mask Sliver [3.845mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.853mil < 10mil) Between Pad X1-1(43.521mil,327.809mil) on L1 And Via (78.74mil,370.276mil) from L1 to L3 [L0] Mask Sliver [4.853mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.602mil < 10mil) Between Pad X1-2(-43.093mil,327.809mil) on L1 And Via (0mil,370.276mil) from L1 to L3 [L0] Mask Sliver [8.602mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.845mil < 10mil) Between Pad X1-2(-43.093mil,327.809mil) on L1 And Via (-39.37mil,370.276mil) from L1 to L3 [L0] Mask Sliver [3.845mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.994mil < 10mil) Between Pad X1-2(-43.093mil,327.809mil) on L1 And Via (-78.74mil,370.276mil) from L1 to L3 [L0] Mask Sliver [4.994mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.115mil < 10mil) Between Pad X1-4(43.521mil,264.817mil) on L1 And Via (45.666mil,224.081mil) from L1 to L3 [L0] Mask Sliver [2.115mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.134mil < 10mil) Between Region (0 hole(s)) L0 And Via (366.64mil,-102.362mil) from L1 to L3 [L0] Mask Sliver [9.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.134mil < 10mil) Between Region (0 hole(s)) L0 And Via (366.64mil,133.858mil) from L1 to L3 [L0] Mask Sliver [9.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.134mil < 10mil) Between Region (0 hole(s)) L0 And Via (366.64mil,-141.732mil) from L1 to L3 [L0] Mask Sliver [9.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.134mil < 10mil) Between Region (0 hole(s)) L0 And Via (366.64mil,-181.102mil) from L1 to L3 [L0] Mask Sliver [9.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.134mil < 10mil) Between Region (0 hole(s)) L0 And Via (366.64mil,-220.472mil) from L1 to L3 [L0] Mask Sliver [9.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.134mil < 10mil) Between Region (0 hole(s)) L0 And Via (366.64mil,251.969mil) from L1 to L3 [L0] Mask Sliver [9.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.134mil < 10mil) Between Region (0 hole(s)) L0 And Via (366.64mil,-259.842mil) from L1 to L3 [L0] Mask Sliver [9.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.134mil < 10mil) Between Region (0 hole(s)) L0 And Via (366.64mil,291.339mil) from L1 to L3 [L0] Mask Sliver [9.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.134mil < 10mil) Between Region (0 hole(s)) L0 And Via (366.64mil,-299.212mil) from L1 to L3 [L0] Mask Sliver [9.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.134mil < 10mil) Between Region (0 hole(s)) L0 And Via (366.64mil,330.709mil) from L1 to L3 [L0] Mask Sliver [9.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.134mil < 10mil) Between Region (0 hole(s)) L0 And Via (366.64mil,-338.583mil) from L1 to L3 [L0] Mask Sliver [9.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.134mil < 10mil) Between Region (0 hole(s)) L0 And Via (366.64mil,370.079mil) from L1 to L3 [L0] Mask Sliver [9.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.361mil < 10mil) Between Via (107.402mil,6.995mil) from L1 to L3 And Via (128.862mil,-14.447mil) from L1 to L3 [L0] Mask Sliver [1.361mil] / [L4] Mask Sliver [1.361mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.028mil < 10mil) Between Via (117.983mil,-46.664mil) from L1 to L3 And Via (128.862mil,-14.447mil) from L1 to L3 [L0] Mask Sliver [5.028mil] / [L4] Mask Sliver [5.028mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.191mil < 10mil) Between Via (117.983mil,-46.664mil) from L1 to L3 And Via (96.523mil,-69.267mil) from L1 to L3 [L0] Mask Sliver [2.191mil] / [L4] Mask Sliver [2.191mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.117mil < 10mil) Between Via (12.193mil,-113.488mil) from L1 to L3 And Via (33.074mil,-135.159mil) from L1 to L3 [L0] Mask Sliver [1.117mil] / [L4] Mask Sliver [1.117mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.882mil < 10mil) Between Via (-191.059mil,125.449mil) from L1 to L3 And Via (-216.482mil,103.089mil) from L1 to L3 [L0] Mask Sliver [4.882mil] / [L4] Mask Sliver [4.882mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.011mil < 10mil) Between Via (254.911mil,216.678mil) from L1 to L3 And Via (290.873mil,218.018mil) from L1 to L3 [L0] Mask Sliver [7.011mil] / [L4] Mask Sliver [7.011mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.802mil < 10mil) Between Via (33.074mil,-135.159mil) from L1 to L3 And Via (53.954mil,-113.927mil) from L1 to L3 [L0] Mask Sliver [0.802mil] / [L4] Mask Sliver [0.802mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.502mil < 10mil) Between Via (338.976mil,148.876mil) from L1 to L3 And Via (366.64mil,133.858mil) from L1 to L3 [L0] Mask Sliver [2.502mil] / [L4] Mask Sliver [2.502mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.025mil < 10mil) Between Via (362.205mil,-370.276mil) from L1 to L3 And Via (366.64mil,-338.583mil) from L1 to L3 [L0] Mask Sliver [3.026mil] / [L4] Mask Sliver [3.026mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.214mil < 10mil) Between Via (-414.269mil,-100.921mil) from L1 to L3 And Via (-439.859mil,-126.511mil) from L1 to L3 [L0] Mask Sliver [7.214mil] / [L4] Mask Sliver [7.214mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.214mil < 10mil) Between Via (-439.859mil,-126.511mil) from L1 to L3 And Via (-465.45mil,-100.921mil) from L1 to L3 [L0] Mask Sliver [7.214mil] / [L4] Mask Sliver [7.214mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.688mil < 10mil) Between Via (53.954mil,-113.927mil) from L1 to L3 And Via (75.273mil,-91.887mil) from L1 to L3 [L0] Mask Sliver [1.688mil] / [L4] Mask Sliver [1.688mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.897mil < 10mil) Between Via (-582.677mil,-370.276mil) from L1 to L3 And Via (-586.85mil,-334.646mil) from L1 to L3 [L0] Mask Sliver [6.897mil] / [L4] Mask Sliver [6.897mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.503mil < 10mil) Between Via (66.714mil,47.596mil) from L1 to L3 And Via (87.524mil,26.715mil) from L1 to L3 [L0] Mask Sliver [0.503mil] / [L4] Mask Sliver [0.503mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.059mil < 10mil) Between Via (75.273mil,-91.887mil) from L1 to L3 And Via (96.523mil,-69.267mil) from L1 to L3 [L0] Mask Sliver [2.059mil] / [L4] Mask Sliver [2.059mil]
Rule Violations :244

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (5.34mil < 10mil) Between Pad C10-1(113.614mil,194.482mil) on L1 And Text "C18" (130.401mil,180.909mil) on Top Overlay [Top Overlay] to [L0] clearance [5.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-1(113.614mil,194.482mil) on L1 And Text "C2" (95.401mil,189.168mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.334mil < 10mil) Between Pad C1-2(-135.608mil,-74.57mil) on L1 And Text "C1" (-167.897mil,-65.101mil) on Top Overlay [Top Overlay] to [L0] clearance [7.334mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.963mil < 10mil) Between Pad C1-2(-135.608mil,-74.57mil) on L1 And Track (-156.633mil,-31.665mil)(41.023mil,-229.321mil) on Top Overlay [Top Overlay] to [L0] clearance [6.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.821mil < 10mil) Between Pad C13-1(-97.15mil,263.576mil) on L1 And Track (-78.526mil,237.258mil)(-78.526mil,355.368mil) on Top Overlay [Top Overlay] to [L0] clearance [3.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.521mil < 10mil) Between Pad C13-2(-97.15mil,295.849mil) on L1 And Text "C13" (-126.678mil,279.713mil) on Top Overlay [Top Overlay] to [L0] clearance [0.521mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.821mil < 10mil) Between Pad C13-2(-97.15mil,295.849mil) on L1 And Track (-78.526mil,237.258mil)(-78.526mil,355.368mil) on Top Overlay [Top Overlay] to [L0] clearance [3.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.521mil < 10mil) Between Pad C16-2(228.162mil,216.237mil) on L1 And Text "C16" (198.635mil,200.101mil) on Top Overlay [Top Overlay] to [L0] clearance [0.521mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.689mil < 10mil) Between Pad C17-2(322.651mil,216.237mil) on L1 And Text "C17" (293.123mil,200.101mil) on Top Overlay [Top Overlay] to [L0] clearance [0.689mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C18-1(163.392mil,187.528mil) on L1 And Text "C18" (130.401mil,180.909mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.438mil < 10mil) Between Pad C18-2(142.648mil,212.25mil) on L1 And Text "C18" (130.401mil,180.909mil) on Top Overlay [Top Overlay] to [L0] clearance [9.438mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C19-1(-246.388mil,8.877mil) on L1 And Text "R6" (-266.144mil,-6.177mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.941mil < 10mil) Between Pad C19-1(-246.388mil,8.877mil) on L1 And Track (-248.921mil,47.822mil)(-235.893mil,34.793mil) on Top Overlay [Top Overlay] to [L0] clearance [9.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.77mil < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Text "C20" (-365.231mil,136.253mil) on Top Overlay [Top Overlay] to [L0] clearance [1.77mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Text "C22" (-336.853mil,108.363mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.075mil < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-331.219mil,144.195mil)(-331.144mil,144.963mil) on Top Overlay [Top Overlay] to [L0] clearance [4.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.672mil < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-331.219mil,145.732mil)(-331.144mil,144.963mil) on Top Overlay [Top Overlay] to [L0] clearance [4.672mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.394mil < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-331.443mil,143.457mil)(-331.219mil,144.195mil) on Top Overlay [Top Overlay] to [L0] clearance [3.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.169mil < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-331.443mil,146.47mil)(-331.219mil,145.732mil) on Top Overlay [Top Overlay] to [L0] clearance [5.169mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.656mil < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-331.807mil,142.776mil)(-331.443mil,143.457mil) on Top Overlay [Top Overlay] to [L0] clearance [2.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.583mil < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-331.807mil,147.151mil)(-331.443mil,146.47mil) on Top Overlay [Top Overlay] to [L0] clearance [5.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.888mil < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-332.297mil,142.179mil)(-331.807mil,142.776mil) on Top Overlay [Top Overlay] to [L0] clearance [1.888mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.913mil < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-332.297mil,147.747mil)(-331.807mil,147.151mil) on Top Overlay [Top Overlay] to [L0] clearance [5.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.12mil < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-332.894mil,141.69mil)(-332.297mil,142.179mil) on Top Overlay [Top Overlay] to [L0] clearance [1.12mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.154mil < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-332.894mil,148.237mil)(-332.297mil,147.747mil) on Top Overlay [Top Overlay] to [L0] clearance [6.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.381mil < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-333.574mil,141.326mil)(-332.894mil,141.69mil) on Top Overlay [Top Overlay] to [L0] clearance [0.381mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.304mil < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-333.574mil,148.601mil)(-332.894mil,148.237mil) on Top Overlay [Top Overlay] to [L0] clearance [6.304mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-334.313mil,141.102mil)(-333.574mil,141.326mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.324mil < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-334.313mil,148.825mil)(-333.574mil,148.601mil) on Top Overlay [Top Overlay] to [L0] clearance [6.324mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-335.081mil,141.026mil)(-334.313mil,141.102mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.194mil < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-335.081mil,148.9mil)(-334.313mil,148.825mil) on Top Overlay [Top Overlay] to [L0] clearance [6.194mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-335.849mil,141.102mil)(-335.081mil,141.026mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.971mil < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-335.849mil,148.825mil)(-335.081mil,148.9mil) on Top Overlay [Top Overlay] to [L0] clearance [5.972mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-336.587mil,141.326mil)(-335.849mil,141.102mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.66mil < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-336.587mil,148.601mil)(-335.849mil,148.825mil) on Top Overlay [Top Overlay] to [L0] clearance [5.66mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-337.268mil,141.69mil)(-336.587mil,141.326mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.264mil < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-337.268mil,148.237mil)(-336.587mil,148.601mil) on Top Overlay [Top Overlay] to [L0] clearance [5.264mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-337.865mil,142.179mil)(-337.268mil,141.69mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.786mil < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-337.865mil,147.747mil)(-337.268mil,148.237mil) on Top Overlay [Top Overlay] to [L0] clearance [4.786mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-338.354mil,142.776mil)(-337.865mil,142.179mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.234mil < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-338.354mil,147.151mil)(-337.865mil,147.747mil) on Top Overlay [Top Overlay] to [L0] clearance [4.234mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-338.718mil,143.457mil)(-338.354mil,142.776mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.613mil < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-338.718mil,146.47mil)(-338.354mil,147.151mil) on Top Overlay [Top Overlay] to [L0] clearance [3.613mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.677mil < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-338.942mil,144.195mil)(-338.718mil,143.457mil) on Top Overlay [Top Overlay] to [L0] clearance [0.678mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.935mil < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-338.942mil,145.732mil)(-338.718mil,146.47mil) on Top Overlay [Top Overlay] to [L0] clearance [2.935mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.449mil < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-339.018mil,144.963mil)(-338.942mil,144.195mil) on Top Overlay [Top Overlay] to [L0] clearance [1.449mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.208mil < 10mil) Between Pad C20-2(-332.941mil,126.784mil) on L1 And Track (-339.018mil,144.963mil)(-338.942mil,145.732mil) on Top Overlay [Top Overlay] to [L0] clearance [2.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.08mil < 10mil) Between Pad C2-1(88.782mil,222.16mil) on L1 And Track (-78.526mil,237.258mil)(78.954mil,237.258mil) on Top Overlay [Top Overlay] to [L0] clearance [3.08mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.08mil < 10mil) Between Pad C2-1(88.782mil,222.16mil) on L1 And Track (78.954mil,237.258mil)(78.954mil,355.368mil) on Top Overlay [Top Overlay] to [L0] clearance [3.08mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.802mil < 10mil) Between Pad C21-2(-276.755mil,71.196mil) on L1 And Text "C21" (-309.044mil,80.665mil) on Top Overlay [Top Overlay] to [L0] clearance [1.802mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C22-2(-304.564mil,98.894mil) on L1 And Text "C21" (-309.044mil,80.665mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.493mil < 10mil) Between Pad C22-2(-304.564mil,98.894mil) on L1 And Text "C22" (-336.853mil,108.363mil) on Top Overlay [Top Overlay] to [L0] clearance [0.493mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.196mil < 10mil) Between Pad C23-1(-322.015mil,262.019mil) on L1 And Text "U7" (-335.554mil,275.333mil) on Top Overlay [Top Overlay] to [L0] clearance [6.196mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.859mil < 10mil) Between Pad C23-2(-344.835mil,284.839mil) on L1 And Text "U7" (-335.554mil,275.333mil) on Top Overlay [Top Overlay] to [L0] clearance [1.859mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C24-1(-90.841mil,120.551mil) on L1 And Text "R9" (-96.911mil,103.583mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.553mil < 10mil) Between Pad C25-1(-172.439mil,307.658mil) on L1 And Text "U8" (-185.83mil,315.006mil) on Top Overlay [Top Overlay] to [L0] clearance [0.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.302mil < 10mil) Between Pad C4-1(-163.462mil,-7.381mil) on L1 And Track (-141.322mil,-46.976mil)(-141.322mil,-19.137mil) on Top Overlay [Top Overlay] to [L0] clearance [9.302mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.197mil < 10mil) Between Pad C4-1(-163.462mil,-7.381mil) on L1 And Track (-156.633mil,-31.665mil)(41.023mil,165.991mil) on Top Overlay [Top Overlay] to [L0] clearance [7.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.272mil < 10mil) Between Pad C4-1(-163.462mil,-7.381mil) on L1 And Track (-156.633mil,-31.665mil)(41.023mil,-229.321mil) on Top Overlay [Top Overlay] to [L0] clearance [9.271mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.941mil < 10mil) Between Pad C4-2(-140.642mil,15.439mil) on L1 And Text "C4" (-172.931mil,24.908mil) on Top Overlay [Top Overlay] to [L0] clearance [6.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.197mil < 10mil) Between Pad C4-2(-140.642mil,15.439mil) on L1 And Track (-156.633mil,-31.665mil)(41.023mil,165.991mil) on Top Overlay [Top Overlay] to [L0] clearance [7.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.984mil < 10mil) Between Pad C5-2(2.332mil,-213.954mil) on L1 And Track (-156.633mil,-31.665mil)(41.023mil,-229.321mil) on Top Overlay [Top Overlay] to [L0] clearance [7.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.864mil < 10mil) Between Pad C6-1(-45.943mil,174.34mil) on L1 And Text "C11" (-39.346mil,155.9mil) on Top Overlay [Top Overlay] to [L0] clearance [6.864mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-2(-23.123mil,151.52mil) on L1 And Text "C11" (-39.346mil,155.9mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.129mil < 10mil) Between Pad C7-1(193.159mil,-145.304mil) on L1 And Text "C7" (160.87mil,-154.773mil) on Top Overlay [Top Overlay] to [L0] clearance [5.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.801mil < 10mil) Between Pad C7-2(170.339mil,-122.484mil) on L1 And Text "C7" (160.87mil,-154.773mil) on Top Overlay [Top Overlay] to [L0] clearance [9.801mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.387mil < 10mil) Between Pad C7-2(170.339mil,-122.484mil) on L1 And Track (41.023mil,-229.321mil)(238.678mil,-31.665mil) on Top Overlay [Top Overlay] to [L0] clearance [7.387mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.734mil < 10mil) Between Pad C8-1(252.002mil,-84.898mil) on L1 And Text "C8" (219.713mil,-94.367mil) on Top Overlay [Top Overlay] to [L0] clearance [3.734mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.801mil < 10mil) Between Pad C8-2(229.183mil,-62.078mil) on L1 And Text "C8" (219.713mil,-94.367mil) on Top Overlay [Top Overlay] to [L0] clearance [9.801mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.281mil < 10mil) Between Pad C8-2(229.183mil,-62.078mil) on L1 And Track (41.023mil,-229.321mil)(238.678mil,-31.665mil) on Top Overlay [Top Overlay] to [L0] clearance [6.281mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.855mil < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Region (0 hole(s)) Top Overlay [Top Overlay] to [L0] clearance [9.855mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Text "C1" (-167.897mil,-65.101mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.385mil < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Text "C9" (-193.87mil,-38.987mil) on Top Overlay [Top Overlay] to [L0] clearance [7.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.971mil < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-141.322mil,-46.976mil)(-141.071mil,-47.227mil) on Top Overlay [Top Overlay] to [L0] clearance [6.971mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.971mil < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-141.322mil,-46.976mil)(-141.322mil,-19.137mil) on Top Overlay [Top Overlay] to [L0] clearance [6.971mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-155.556mil,-44.816mil)(-155.48mil,-45.584mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-155.556mil,-46.352mil)(-155.48mil,-45.584mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-155.78mil,-44.078mil)(-155.556mil,-44.816mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-155.78mil,-47.091mil)(-155.556mil,-46.352mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-156.143mil,-43.397mil)(-155.78mil,-44.078mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-156.144mil,-47.772mil)(-155.78mil,-47.091mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.862mil < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-156.633mil,-31.665mil)(41.023mil,165.991mil) on Top Overlay [Top Overlay] to [L0] clearance [6.863mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.862mil < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-156.633mil,-31.665mil)(41.023mil,-229.321mil) on Top Overlay [Top Overlay] to [L0] clearance [6.863mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-156.633mil,-42.8mil)(-156.143mil,-43.397mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-156.633mil,-48.368mil)(-156.144mil,-47.772mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-157.23mil,-42.311mil)(-156.633mil,-42.8mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-157.23mil,-48.858mil)(-156.633mil,-48.368mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-157.91mil,-41.947mil)(-157.23mil,-42.311mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-157.91mil,-49.222mil)(-157.23mil,-48.858mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-158.649mil,-41.723mil)(-157.91mil,-41.947mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-158.649mil,-49.446mil)(-157.91mil,-49.222mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-159.417mil,-41.647mil)(-158.649mil,-41.723mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-159.417mil,-49.521mil)(-158.649mil,-49.446mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-160.185mil,-41.723mil)(-159.417mil,-41.647mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-160.185mil,-49.446mil)(-159.417mil,-49.521mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-160.924mil,-41.947mil)(-160.185mil,-41.723mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-160.924mil,-49.222mil)(-160.185mil,-49.446mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-161.604mil,-42.311mil)(-160.924mil,-41.947mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-161.604mil,-48.858mil)(-160.924mil,-49.222mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-162.201mil,-42.8mil)(-161.604mil,-42.311mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-162.201mil,-48.368mil)(-161.604mil,-48.858mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-162.691mil,-43.397mil)(-162.201mil,-42.8mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-162.691mil,-47.772mil)(-162.201mil,-48.368mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-163.054mil,-44.078mil)(-162.691mil,-43.397mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-163.054mil,-47.091mil)(-162.691mil,-47.772mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-163.278mil,-44.816mil)(-163.054mil,-44.078mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-163.278mil,-46.352mil)(-163.054mil,-47.091mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-163.354mil,-45.584mil)(-163.278mil,-44.816mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(-161.581mil,-48.456mil) on L1 And Track (-163.354mil,-45.584mil)(-163.278mil,-46.352mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad D1-1(-157.516mil,-159.353mil) on L1 And Track (-149.137mil,-135.606mil)(-86.444mil,-198.299mil) on Top Overlay [Top Overlay] to [L0] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-1(-157.516mil,-159.353mil) on L1 And Track (-153.48mil,-139.949mil)(-149.137mil,-135.606mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.166mil < 10mil) Between Pad D1-1(-157.516mil,-159.353mil) on L1 And Track (-169.115mil,-131.946mil)(-169.02mil,-132.906mil) on Top Overlay [Top Overlay] to [L0] clearance [6.166mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.554mil < 10mil) Between Pad D1-1(-157.516mil,-159.353mil) on L1 And Track (-169.115mil,-133.866mil)(-169.02mil,-132.906mil) on Top Overlay [Top Overlay] to [L0] clearance [5.554mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.912mil < 10mil) Between Pad D1-1(-157.516mil,-159.353mil) on L1 And Track (-169.395mil,-131.023mil)(-169.115mil,-131.946mil) on Top Overlay [Top Overlay] to [L0] clearance [6.912mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.099mil < 10mil) Between Pad D1-1(-157.516mil,-159.353mil) on L1 And Track (-169.395mil,-134.789mil)(-169.115mil,-133.866mil) on Top Overlay [Top Overlay] to [L0] clearance [5.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.763mil < 10mil) Between Pad D1-1(-157.516mil,-159.353mil) on L1 And Track (-169.85mil,-130.172mil)(-169.395mil,-131.023mil) on Top Overlay [Top Overlay] to [L0] clearance [7.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.819mil < 10mil) Between Pad D1-1(-157.516mil,-159.353mil) on L1 And Track (-169.85mil,-135.64mil)(-169.395mil,-134.789mil) on Top Overlay [Top Overlay] to [L0] clearance [4.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.686mil < 10mil) Between Pad D1-1(-157.516mil,-159.353mil) on L1 And Track (-170.462mil,-129.426mil)(-169.85mil,-130.172mil) on Top Overlay [Top Overlay] to [L0] clearance [8.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad D1-1(-157.516mil,-159.353mil) on L1 And Track (-170.462mil,-136.386mil)(-169.85mil,-135.64mil) on Top Overlay [Top Overlay] to [L0] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.646mil < 10mil) Between Pad D1-1(-157.516mil,-159.353mil) on L1 And Track (-171.207mil,-128.814mil)(-170.462mil,-129.426mil) on Top Overlay [Top Overlay] to [L0] clearance [9.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad D1-1(-157.516mil,-159.353mil) on L1 And Track (-171.207mil,-136.998mil)(-170.462mil,-136.386mil) on Top Overlay [Top Overlay] to [L0] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.819mil < 10mil) Between Pad D1-1(-157.516mil,-159.353mil) on L1 And Track (-172.058mil,-137.453mil)(-171.207mil,-136.998mil) on Top Overlay [Top Overlay] to [L0] clearance [4.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.099mil < 10mil) Between Pad D1-1(-157.516mil,-159.353mil) on L1 And Track (-172.981mil,-137.733mil)(-172.058mil,-137.453mil) on Top Overlay [Top Overlay] to [L0] clearance [5.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.554mil < 10mil) Between Pad D1-1(-157.516mil,-159.353mil) on L1 And Track (-173.941mil,-137.827mil)(-172.981mil,-137.733mil) on Top Overlay [Top Overlay] to [L0] clearance [5.554mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.166mil < 10mil) Between Pad D1-1(-157.516mil,-159.353mil) on L1 And Track (-174.901mil,-137.733mil)(-173.941mil,-137.827mil) on Top Overlay [Top Overlay] to [L0] clearance [6.166mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.912mil < 10mil) Between Pad D1-1(-157.516mil,-159.353mil) on L1 And Track (-175.825mil,-137.453mil)(-174.901mil,-137.733mil) on Top Overlay [Top Overlay] to [L0] clearance [6.912mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.763mil < 10mil) Between Pad D1-1(-157.516mil,-159.353mil) on L1 And Track (-176.675mil,-136.998mil)(-175.825mil,-137.453mil) on Top Overlay [Top Overlay] to [L0] clearance [7.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.686mil < 10mil) Between Pad D1-1(-157.516mil,-159.353mil) on L1 And Track (-177.421mil,-136.386mil)(-176.675mil,-136.998mil) on Top Overlay [Top Overlay] to [L0] clearance [8.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.646mil < 10mil) Between Pad D1-1(-157.516mil,-159.353mil) on L1 And Track (-178.033mil,-135.64mil)(-177.421mil,-136.386mil) on Top Overlay [Top Overlay] to [L0] clearance [9.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.775mil < 10mil) Between Pad D1-1(-157.516mil,-159.353mil) on L1 And Track (-224.279mil,-194.387mil)(-183.857mil,-153.965mil) on Top Overlay [Top Overlay] to [L0] clearance [3.775mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad D1-2(-110.191mil,-206.679mil) on L1 And Track (-149.137mil,-135.606mil)(-86.444mil,-198.299mil) on Top Overlay [Top Overlay] to [L0] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-2(-110.191mil,-206.679mil) on L1 And Track (-90.787mil,-202.642mil)(-86.444mil,-198.299mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-3(-140.813mil,-237.302mil) on L1 And Track (-149.165mil,-261.02mil)(-144.822mil,-256.678mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D1-3(-140.813mil,-237.302mil) on L1 And Track (-211.858mil,-198.327mil)(-149.165mil,-261.02mil) on Top Overlay [Top Overlay] to [L0] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D1-4(-188.139mil,-189.976mil) on L1 And Track (-211.858mil,-198.327mil)(-149.165mil,-261.02mil) on Top Overlay [Top Overlay] to [L0] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-4(-188.139mil,-189.976mil) on L1 And Track (-211.858mil,-198.327mil)(-207.515mil,-193.984mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.695mil < 10mil) Between Pad D1-4(-188.139mil,-189.976mil) on L1 And Track (-224.279mil,-194.387mil)(-183.857mil,-153.965mil) on Top Overlay [Top Overlay] to [L0] clearance [3.695mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.095mil < 10mil) Between Pad J1-1(-488.228mil,0mil) on L3 And Track (-409.527mil,-135mil)(-409.527mil,-91.772mil) on Bottom Overlay [Bottom Overlay] to [L4] clearance [4.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad J1-1(-488.228mil,0mil) on L3 And Track (-409.527mil,91.811mil)(-409.527mil,135mil) on Bottom Overlay [Bottom Overlay] to [L4] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.095mil < 10mil) Between Pad J1-3(299.173mil,0mil) on L3 And Track (220.472mil,-135mil)(220.472mil,-91.772mil) on Bottom Overlay [Bottom Overlay] to [L4] clearance [4.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad J1-3(299.173mil,0mil) on L3 And Track (220.472mil,91.811mil)(220.472mil,135mil) on Bottom Overlay [Bottom Overlay] to [L4] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.044mil < 10mil) Between Pad J2-1(299.137mil,316.731mil) on L1 And Track (207.129mil,367.913mil)(273.034mil,367.913mil) on Top Overlay [Top Overlay] to [L0] clearance [4.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.836mil < 10mil) Between Pad J2-1(299.137mil,316.731mil) on L1 And Track (261.824mil,294.99mil)(265.648mil,299.649mil) on Top Overlay [Top Overlay] to [L0] clearance [6.836mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.836mil < 10mil) Between Pad J2-1(299.137mil,316.731mil) on L1 And Track (261.824mil,338.474mil)(265.648mil,333.814mil) on Top Overlay [Top Overlay] to [L0] clearance [6.836mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.994mil < 10mil) Between Pad J2-1(299.137mil,316.731mil) on L1 And Track (265.648mil,299.649mil)(268.489mil,304.965mil) on Top Overlay [Top Overlay] to [L0] clearance [3.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.994mil < 10mil) Between Pad J2-1(299.137mil,316.731mil) on L1 And Track (265.648mil,333.814mil)(268.489mil,328.498mil) on Top Overlay [Top Overlay] to [L0] clearance [3.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.244mil < 10mil) Between Pad J2-1(299.137mil,316.731mil) on L1 And Track (268.489mil,304.965mil)(270.239mil,310.733mil) on Top Overlay [Top Overlay] to [L0] clearance [2.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.244mil < 10mil) Between Pad J2-1(299.137mil,316.731mil) on L1 And Track (268.489mil,328.498mil)(270.239mil,322.73mil) on Top Overlay [Top Overlay] to [L0] clearance [2.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.078mil < 10mil) Between Pad J2-1(299.137mil,316.731mil) on L1 And Track (268.861mil,265.511mil)(273.034mil,265.511mil) on Top Overlay [Top Overlay] to [L0] clearance [4.078mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.654mil < 10mil) Between Pad J2-1(299.137mil,316.731mil) on L1 And Track (270.239mil,310.733mil)(270.83mil,316.731mil) on Top Overlay [Top Overlay] to [L0] clearance [1.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.654mil < 10mil) Between Pad J2-1(299.137mil,316.731mil) on L1 And Track (270.239mil,322.73mil)(270.83mil,316.731mil) on Top Overlay [Top Overlay] to [L0] clearance [1.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.095mil < 10mil) Between Pad J2-2(240.082mil,257.676mil) on L1 And Track (207.129mil,265.511mil)(211.302mil,265.511mil) on Top Overlay [Top Overlay] to [L0] clearance [4.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.82mil < 10mil) Between Pad J2-2(240.082mil,257.676mil) on L1 And Track (218.34mil,294.99mil)(222.999mil,291.166mil) on Top Overlay [Top Overlay] to [L0] clearance [7.82mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.978mil < 10mil) Between Pad J2-2(240.082mil,257.676mil) on L1 And Track (222.999mil,291.166mil)(228.315mil,288.324mil) on Top Overlay [Top Overlay] to [L0] clearance [4.978mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.229mil < 10mil) Between Pad J2-2(240.082mil,257.676mil) on L1 And Track (228.315mil,288.324mil)(234.083mil,286.574mil) on Top Overlay [Top Overlay] to [L0] clearance [3.229mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.638mil < 10mil) Between Pad J2-2(240.082mil,257.676mil) on L1 And Track (234.083mil,286.574mil)(240.082mil,285.984mil) on Top Overlay [Top Overlay] to [L0] clearance [2.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.638mil < 10mil) Between Pad J2-2(240.082mil,257.676mil) on L1 And Track (240.082mil,285.984mil)(246.08mil,286.574mil) on Top Overlay [Top Overlay] to [L0] clearance [2.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.229mil < 10mil) Between Pad J2-2(240.082mil,257.676mil) on L1 And Track (246.08mil,286.574mil)(251.848mil,288.324mil) on Top Overlay [Top Overlay] to [L0] clearance [3.229mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.978mil < 10mil) Between Pad J2-2(240.082mil,257.676mil) on L1 And Track (251.848mil,288.324mil)(257.164mil,291.166mil) on Top Overlay [Top Overlay] to [L0] clearance [4.978mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.82mil < 10mil) Between Pad J2-2(240.082mil,257.676mil) on L1 And Track (257.164mil,291.166mil)(261.824mil,294.99mil) on Top Overlay [Top Overlay] to [L0] clearance [7.82mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.095mil < 10mil) Between Pad J2-2(240.082mil,257.676mil) on L1 And Track (268.861mil,265.511mil)(273.034mil,265.511mil) on Top Overlay [Top Overlay] to [L0] clearance [4.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.078mil < 10mil) Between Pad J2-3(181.027mil,316.731mil) on L1 And Track (207.129mil,265.511mil)(211.302mil,265.511mil) on Top Overlay [Top Overlay] to [L0] clearance [4.078mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.044mil < 10mil) Between Pad J2-3(181.027mil,316.731mil) on L1 And Track (207.129mil,367.913mil)(273.034mil,367.913mil) on Top Overlay [Top Overlay] to [L0] clearance [4.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.654mil < 10mil) Between Pad J2-3(181.027mil,316.731mil) on L1 And Track (209.334mil,316.731mil)(209.924mil,310.733mil) on Top Overlay [Top Overlay] to [L0] clearance [1.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.654mil < 10mil) Between Pad J2-3(181.027mil,316.731mil) on L1 And Track (209.334mil,316.731mil)(209.924mil,322.73mil) on Top Overlay [Top Overlay] to [L0] clearance [1.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.244mil < 10mil) Between Pad J2-3(181.027mil,316.731mil) on L1 And Track (209.924mil,310.733mil)(211.674mil,304.965mil) on Top Overlay [Top Overlay] to [L0] clearance [2.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.244mil < 10mil) Between Pad J2-3(181.027mil,316.731mil) on L1 And Track (209.924mil,322.73mil)(211.674mil,328.498mil) on Top Overlay [Top Overlay] to [L0] clearance [2.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.994mil < 10mil) Between Pad J2-3(181.027mil,316.731mil) on L1 And Track (211.674mil,304.965mil)(214.516mil,299.649mil) on Top Overlay [Top Overlay] to [L0] clearance [3.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.994mil < 10mil) Between Pad J2-3(181.027mil,316.731mil) on L1 And Track (211.674mil,328.498mil)(214.516mil,333.814mil) on Top Overlay [Top Overlay] to [L0] clearance [3.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.836mil < 10mil) Between Pad J2-3(181.027mil,316.731mil) on L1 And Track (214.516mil,299.649mil)(218.34mil,294.99mil) on Top Overlay [Top Overlay] to [L0] clearance [6.836mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.836mil < 10mil) Between Pad J2-3(181.027mil,316.731mil) on L1 And Track (214.516mil,333.814mil)(218.34mil,338.474mil) on Top Overlay [Top Overlay] to [L0] clearance [6.836mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.618mil < 10mil) Between Pad L1-1(259.27mil,184.353mil) on L1 And Text "L1" (275.407mil,213.88mil) on Top Overlay [Top Overlay] to [L0] clearance [7.618mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.803mil < 10mil) Between Pad L1-2(291.543mil,184.353mil) on L1 And Text "C17" (293.123mil,200.101mil) on Top Overlay [Top Overlay] to [L0] clearance [3.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L2-2(131.991mil,151.903mil) on L1 And Text "C10" (120.233mil,161.491mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-169.115mil,-131.946mil)(-169.02mil,-132.906mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-169.115mil,-133.866mil)(-169.02mil,-132.906mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-169.395mil,-131.023mil)(-169.115mil,-131.946mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mil < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-169.395mil,-134.789mil)(-169.115mil,-133.866mil) on Top Overlay [Top Overlay] to [L0] clearance [0.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-169.85mil,-130.172mil)(-169.395mil,-131.023mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.683mil < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-169.85mil,-135.64mil)(-169.395mil,-134.789mil) on Top Overlay [Top Overlay] to [L0] clearance [0.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-170.462mil,-129.426mil)(-169.85mil,-130.172mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.963mil < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-170.462mil,-136.386mil)(-169.85mil,-135.64mil) on Top Overlay [Top Overlay] to [L0] clearance [0.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-171.207mil,-128.814mil)(-170.462mil,-129.426mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.963mil < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-171.207mil,-136.998mil)(-170.462mil,-136.386mil) on Top Overlay [Top Overlay] to [L0] clearance [0.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-172.058mil,-128.359mil)(-171.207mil,-128.814mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.683mil < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-172.058mil,-137.453mil)(-171.207mil,-136.998mil) on Top Overlay [Top Overlay] to [L0] clearance [0.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-172.981mil,-128.079mil)(-172.058mil,-128.359mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mil < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-172.981mil,-137.733mil)(-172.058mil,-137.453mil) on Top Overlay [Top Overlay] to [L0] clearance [0.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-173.941mil,-127.985mil)(-172.981mil,-128.079mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-173.941mil,-137.827mil)(-172.981mil,-137.733mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-174.901mil,-128.079mil)(-173.941mil,-127.985mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-174.901mil,-137.733mil)(-173.941mil,-137.827mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-175.825mil,-128.359mil)(-174.901mil,-128.079mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-175.825mil,-137.453mil)(-174.901mil,-137.733mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-176.675mil,-128.814mil)(-175.825mil,-128.359mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-176.675mil,-136.998mil)(-175.825mil,-137.453mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-177.421mil,-129.426mil)(-176.675mil,-128.814mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-177.421mil,-136.386mil)(-176.675mil,-136.998mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-178.033mil,-130.172mil)(-177.421mil,-129.426mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-178.033mil,-135.64mil)(-177.421mil,-136.386mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-178.488mil,-131.023mil)(-178.033mil,-130.172mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-178.488mil,-134.789mil)(-178.033mil,-135.64mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-178.768mil,-131.946mil)(-178.488mil,-131.023mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-178.768mil,-133.866mil)(-178.488mil,-134.789mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-178.863mil,-132.906mil)(-178.768mil,-131.946mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-178.863mil,-132.906mil)(-178.768mil,-133.866mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-224.279mil,-194.387mil)(-183.857mil,-153.965mil) on Top Overlay [Top Overlay] to [L0] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.677mil < 10mil) Between Pad Q1-1(-192.292mil,-130.274mil) on L1 And Track (-239.033mil,-98.788mil)(-213.672mil,-124.149mil) on Top Overlay [Top Overlay] to [L0] clearance [2.677mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.677mil < 10mil) Between Pad Q1-2(-245.158mil,-77.408mil) on L1 And Track (-239.033mil,-98.788mil)(-213.672mil,-124.149mil) on Top Overlay [Top Overlay] to [L0] clearance [2.677mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Pad Q1-2(-245.158mil,-77.408mil) on L1 And Track (-309.271mil,-109.394mil)(-268.849mil,-68.973mil) on Top Overlay [Top Overlay] to [L0] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.657mil < 10mil) Between Pad Q1-3(-274.375mil,-159.546mil) on L1 And Track (-253.008mil,-165.657mil)(-224.279mil,-194.387mil) on Top Overlay [Top Overlay] to [L0] clearance [2.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.736mil < 10mil) Between Pad Q1-3(-274.375mil,-159.546mil) on L1 And Track (-309.271mil,-109.394mil)(-280.541mil,-138.124mil) on Top Overlay [Top Overlay] to [L0] clearance [2.736mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q2-1(-211.589mil,29.476mil) on L1 And Text "C19" (-214.099mil,18.346mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad Q2-1(-211.589mil,29.476mil) on L1 And Track (-205.131mil,47.07mil)(-200.871mil,51.33mil) on Top Overlay [Top Overlay] to [L0] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.064mil < 10mil) Between Pad Q2-1(-211.589mil,29.476mil) on L1 And Track (-248.921mil,47.822mil)(-235.893mil,34.793mil) on Top Overlay [Top Overlay] to [L0] clearance [4.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.113mil < 10mil) Between Pad Q2-2(-183.305mil,57.76mil) on L1 And Track (-201.595mil,95.148mil)(-188.567mil,82.119mil) on Top Overlay [Top Overlay] to [L0] clearance [4.113mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.095mil < 10mil) Between Pad Q2-2(-183.305mil,57.76mil) on L1 And Track (-205.131mil,47.07mil)(-200.871mil,51.33mil) on Top Overlay [Top Overlay] to [L0] clearance [4.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.976mil < 10mil) Between Pad Q2-3(-230.854mil,77.025mil) on L1 And Track (-213.371mil,83.372mil)(-201.595mil,95.148mil) on Top Overlay [Top Overlay] to [L0] clearance [3.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad Q2-3(-230.854mil,77.025mil) on L1 And Track (-248.921mil,47.822mil)(-237.173mil,59.57mil) on Top Overlay [Top Overlay] to [L0] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.975mil < 10mil) Between Pad R10-1(-203.233mil,272.458mil) on L1 And Text "R10" (-212.702mil,240.169mil) on Top Overlay [Top Overlay] to [L0] clearance [9.975mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-2(-180.413mil,249.638mil) on L1 And Text "R10" (-212.702mil,240.169mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.626mil < 10mil) Between Pad R1-1(66.741mil,-235.321mil) on L1 And Track (41.023mil,-229.321mil)(238.678mil,-31.665mil) on Top Overlay [Top Overlay] to [L0] clearance [7.626mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.975mil < 10mil) Between Pad R11-1(-163.062mil,232.961mil) on L1 And Text "R11" (-172.531mil,200.672mil) on Top Overlay [Top Overlay] to [L0] clearance [9.975mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-2(-140.242mil,210.141mil) on L1 And Text "R11" (-172.531mil,200.672mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.626mil < 10mil) Between Pad R1-2(89.561mil,-212.501mil) on L1 And Track (41.023mil,-229.321mil)(238.678mil,-31.665mil) on Top Overlay [Top Overlay] to [L0] clearance [7.626mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.768mil < 10mil) Between Pad R2-1(166.696mil,-171.629mil) on L1 And Text "C7" (160.87mil,-154.773mil) on Top Overlay [Top Overlay] to [L0] clearance [4.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.922mil < 10mil) Between Pad R2-2(143.876mil,-148.809mil) on L1 And Text "C7" (160.87mil,-154.773mil) on Top Overlay [Top Overlay] to [L0] clearance [5.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.289mil < 10mil) Between Pad R2-2(143.876mil,-148.809mil) on L1 And Track (41.023mil,-229.321mil)(238.678mil,-31.665mil) on Top Overlay [Top Overlay] to [L0] clearance [7.289mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.019mil < 10mil) Between Pad R3-1(-104.746mil,-105.512mil) on L1 And Track (-156.633mil,-31.665mil)(41.023mil,-229.321mil) on Top Overlay [Top Overlay] to [L0] clearance [7.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.439mil < 10mil) Between Pad R3-2(-127.566mil,-128.332mil) on L1 And Text "R3" (-95.277mil,-137.802mil) on Top Overlay [Top Overlay] to [L0] clearance [7.439mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-1(-71.423mil,-140.244mil) on L1 And Text "R5" (-74.805mil,-159.046mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.015mil < 10mil) Between Pad R4-1(-71.423mil,-140.244mil) on L1 And Track (-156.633mil,-31.665mil)(41.023mil,-229.321mil) on Top Overlay [Top Overlay] to [L0] clearance [8.015mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.942mil < 10mil) Between Pad R4-2(-94.243mil,-163.064mil) on L1 And Text "R3" (-95.277mil,-137.802mil) on Top Overlay [Top Overlay] to [L0] clearance [2.942mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.223mil < 10mil) Between Pad R4-2(-94.243mil,-163.064mil) on L1 And Text "R4" (-61.954mil,-172.533mil) on Top Overlay [Top Overlay] to [L0] clearance [7.223mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-1(-65.336mil,-191.335mil) on L1 And Text "R4" (-61.954mil,-172.533mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.493mil < 10mil) Between Pad R5-2(-42.516mil,-168.515mil) on L1 And Text "R5" (-74.805mil,-159.046mil) on Top Overlay [Top Overlay] to [L0] clearance [7.493mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.566mil < 10mil) Between Pad R5-2(-42.516mil,-168.515mil) on L1 And Track (-156.633mil,-31.665mil)(41.023mil,-229.321mil) on Top Overlay [Top Overlay] to [L0] clearance [7.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-1(-64.622mil,94.114mil) on L1 And Text "C24" (-81.372mil,88.262mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.666mil < 10mil) Between Pad R9-1(-64.622mil,94.114mil) on L1 And Text "R9" (-96.911mil,103.583mil) on Top Overlay [Top Overlay] to [L0] clearance [7.666mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.074mil < 10mil) Between Pad R9-1(-64.622mil,94.114mil) on L1 And Track (-156.633mil,-31.665mil)(41.023mil,165.991mil) on Top Overlay [Top Overlay] to [L0] clearance [9.074mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.074mil < 10mil) Between Pad R9-2(-87.442mil,71.294mil) on L1 And Track (-156.633mil,-31.665mil)(41.023mil,165.991mil) on Top Overlay [Top Overlay] to [L0] clearance [9.074mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP1-p(289.897mil,-79.486mil) on L1 And Text "TP1" (289.897mil,-79.486mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP2-p(288.638mil,-36.585mil) on L1 And Text "TP2" (288.638mil,-36.585mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP3-p(258.549mil,104.216mil) on L1 And Text "TP3" (258.549mil,104.216mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP4-p(289.897mil,49.216mil) on L1 And Text "TP4" (289.897mil,49.216mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP5-p(289.897mil,6.316mil) on L1 And Text "TP5" (289.897mil,6.316mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-A10(-70.333mil,37.932mil) on L1 And Track (-156.633mil,-31.665mil)(41.023mil,165.991mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-A12(-56.413mil,51.852mil) on L1 And Track (-156.633mil,-31.665mil)(41.023mil,165.991mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-A14(-42.494mil,65.771mil) on L1 And Track (-156.633mil,-31.665mil)(41.023mil,165.991mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-A16(-28.575mil,79.691mil) on L1 And Track (-156.633mil,-31.665mil)(41.023mil,165.991mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-A18(-14.655mil,93.61mil) on L1 And Track (-156.633mil,-31.665mil)(41.023mil,165.991mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-A20(-0.736mil,107.529mil) on L1 And Track (-156.633mil,-31.665mil)(41.023mil,165.991mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-A22(13.184mil,121.449mil) on L1 And Track (-156.633mil,-31.665mil)(41.023mil,165.991mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-A23(27.103mil,135.368mil) on L1 And Track (-156.633mil,-31.665mil)(41.023mil,165.991mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-A8(-84.252mil,24.013mil) on L1 And Track (-156.633mil,-31.665mil)(41.023mil,165.991mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-AA24(194.136mil,-3.826mil) on L1 And Track (41.023mil,165.991mil)(238.678mil,-31.665mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-AC24(208.056mil,-17.745mil) on L1 And Track (41.023mil,165.991mil)(238.678mil,-31.665mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-AD10(110.62mil,-143.02mil) on L1 And Track (41.023mil,-229.321mil)(238.678mil,-31.665mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-AD12(124.539mil,-129.101mil) on L1 And Track (41.023mil,-229.321mil)(238.678mil,-31.665mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-AD14(138.458mil,-115.181mil) on L1 And Track (41.023mil,-229.321mil)(238.678mil,-31.665mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-AD16(152.378mil,-101.262mil) on L1 And Track (41.023mil,-229.321mil)(238.678mil,-31.665mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-AD18(166.297mil,-87.343mil) on L1 And Track (41.023mil,-229.321mil)(238.678mil,-31.665mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-AD2(54.942mil,-198.698mil) on L1 And Track (41.023mil,-229.321mil)(238.678mil,-31.665mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-AD20(180.217mil,-73.423mil) on L1 And Track (41.023mil,-229.321mil)(238.678mil,-31.665mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-AD22(194.136mil,-59.504mil) on L1 And Track (41.023mil,-229.321mil)(238.678mil,-31.665mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-AD23(208.056mil,-45.584mil) on L1 And Track (41.023mil,-229.321mil)(238.678mil,-31.665mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-AD4(68.862mil,-184.778mil) on L1 And Track (41.023mil,-229.321mil)(238.678mil,-31.665mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-AD6(82.781mil,-170.859mil) on L1 And Track (41.023mil,-229.321mil)(238.678mil,-31.665mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-AD8(96.7mil,-156.94mil) on L1 And Track (41.023mil,-229.321mil)(238.678mil,-31.665mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.894mil < 10mil) Between Pad U2-B1(-126.01mil,-45.584mil) on L1 And Region (0 hole(s)) Top Overlay [Top Overlay] to [L0] clearance [9.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.744mil < 10mil) Between Pad U2-B1(-126.01mil,-45.584mil) on L1 And Track (-141.322mil,-46.976mil)(-141.071mil,-47.227mil) on Top Overlay [Top Overlay] to [L0] clearance [6.744mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.902mil < 10mil) Between Pad U2-B1(-126.01mil,-45.584mil) on L1 And Track (-141.322mil,-46.976mil)(-141.322mil,-19.137mil) on Top Overlay [Top Overlay] to [L0] clearance [6.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-B1(-126.01mil,-45.584mil) on L1 And Track (-156.633mil,-31.665mil)(41.023mil,-229.321mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-B24(54.942mil,135.368mil) on L1 And Track (41.023mil,165.991mil)(238.678mil,-31.665mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-C1(-112.091mil,-59.504mil) on L1 And Track (-156.633mil,-31.665mil)(41.023mil,-229.321mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-E24(82.781mil,107.529mil) on L1 And Track (41.023mil,165.991mil)(238.678mil,-31.665mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-G1(-84.252mil,-87.343mil) on L1 And Track (-156.633mil,-31.665mil)(41.023mil,-229.321mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-J1(-70.333mil,-101.262mil) on L1 And Track (-156.633mil,-31.665mil)(41.023mil,-229.321mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-J24(110.62mil,79.691mil) on L1 And Track (41.023mil,165.991mil)(238.678mil,-31.665mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-L1(-56.413mil,-115.181mil) on L1 And Track (-156.633mil,-31.665mil)(41.023mil,-229.321mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-L24(124.539mil,65.771mil) on L1 And Track (41.023mil,165.991mil)(238.678mil,-31.665mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-N1(-42.494mil,-129.101mil) on L1 And Track (-156.633mil,-31.665mil)(41.023mil,-229.321mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-N24(138.458mil,51.852mil) on L1 And Track (41.023mil,165.991mil)(238.678mil,-31.665mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-R1(-28.575mil,-143.02mil) on L1 And Track (-156.633mil,-31.665mil)(41.023mil,-229.321mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-R24(152.378mil,37.932mil) on L1 And Track (41.023mil,165.991mil)(238.678mil,-31.665mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-U1(-14.655mil,-156.94mil) on L1 And Track (-156.633mil,-31.665mil)(41.023mil,-229.321mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-U24(166.297mil,24.013mil) on L1 And Track (41.023mil,165.991mil)(238.678mil,-31.665mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-W1(-0.736mil,-170.859mil) on L1 And Track (-156.633mil,-31.665mil)(41.023mil,-229.321mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.401mil < 10mil) Between Pad U2-W24(180.217mil,10.094mil) on L1 And Track (41.023mil,165.991mil)(238.678mil,-31.665mil) on Top Overlay [Top Overlay] to [L0] clearance [3.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.611mil < 10mil) Between Pad U7-1(-368.348mil,168.766mil) on L1 And Text "C20" (-365.231mil,136.253mil) on Top Overlay [Top Overlay] to [L0] clearance [9.611mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.592mil < 10mil) Between Pad U7-1(-368.348mil,168.766mil) on L1 And Track (-399.11mil,236.832mil)(-332.297mil,170.018mil) on Top Overlay [Top Overlay] to [L0] clearance [7.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.82mil < 10mil) Between Pad U7-1(-368.348mil,168.766mil) on L1 And Track (-443.652mil,58.663mil)(-332.297mil,170.018mil) on Top Overlay [Top Overlay] to [L0] clearance [5.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.82mil < 10mil) Between Pad U7-2(-442.372mil,94.742mil) on L1 And Track (-443.652mil,58.663mil)(-332.297mil,170.018mil) on Top Overlay [Top Overlay] to [L0] clearance [5.82mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.891mil < 10mil) Between Pad U7-2(-442.372mil,94.742mil) on L1 And Track (-511.356mil,124.585mil)(-444.543mil,57.772mil) on Top Overlay [Top Overlay] to [L0] clearance [8.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.82mil < 10mil) Between Pad U7-3(-474.386mil,126.757mil) on L1 And Track (-511.356mil,124.585mil)(-399.11mil,236.832mil) on Top Overlay [Top Overlay] to [L0] clearance [5.82mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.891mil < 10mil) Between Pad U7-3(-474.386mil,126.757mil) on L1 And Track (-511.356mil,124.585mil)(-444.543mil,57.772mil) on Top Overlay [Top Overlay] to [L0] clearance [8.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-4(-400.363mil,200.78mil) on L1 And Text "R7" (-381.583mil,224.179mil) on Top Overlay [Top Overlay] to [L0] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.592mil < 10mil) Between Pad U7-4(-400.363mil,200.78mil) on L1 And Track (-399.11mil,236.832mil)(-332.297mil,170.018mil) on Top Overlay [Top Overlay] to [L0] clearance [7.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.82mil < 10mil) Between Pad U7-4(-400.363mil,200.78mil) on L1 And Track (-511.356mil,124.585mil)(-399.11mil,236.832mil) on Top Overlay [Top Overlay] to [L0] clearance [5.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.252mil < 10mil) Between Pad U8-1(-249.386mil,137.311mil) on L1 And Track (-257.761mil,110.585mil)(-257.665mil,111.56mil) on Top Overlay [Top Overlay] to [L0] clearance [7.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad U8-1(-249.386mil,137.311mil) on L1 And Track (-257.761mil,112.536mil)(-257.665mil,111.56mil) on Top Overlay [Top Overlay] to [L0] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.009mil < 10mil) Between Pad U8-1(-249.386mil,137.311mil) on L1 And Track (-258.046mil,109.647mil)(-257.761mil,110.585mil) on Top Overlay [Top Overlay] to [L0] clearance [8.01mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.168mil < 10mil) Between Pad U8-1(-249.386mil,137.311mil) on L1 And Track (-258.046mil,113.474mil)(-257.761mil,112.536mil) on Top Overlay [Top Overlay] to [L0] clearance [6.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.874mil < 10mil) Between Pad U8-1(-249.386mil,137.311mil) on L1 And Track (-258.508mil,108.782mil)(-258.046mil,109.647mil) on Top Overlay [Top Overlay] to [L0] clearance [8.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.884mil < 10mil) Between Pad U8-1(-249.386mil,137.311mil) on L1 And Track (-258.508mil,114.338mil)(-258.046mil,113.474mil) on Top Overlay [Top Overlay] to [L0] clearance [5.883mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.812mil < 10mil) Between Pad U8-1(-249.386mil,137.311mil) on L1 And Track (-259.13mil,108.025mil)(-258.508mil,108.782mil) on Top Overlay [Top Overlay] to [L0] clearance [9.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Pad U8-1(-249.386mil,137.311mil) on L1 And Track (-259.13mil,115.096mil)(-258.508mil,114.338mil) on Top Overlay [Top Overlay] to [L0] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Pad U8-1(-249.386mil,137.311mil) on L1 And Track (-259.887mil,115.718mil)(-259.13mil,115.096mil) on Top Overlay [Top Overlay] to [L0] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.883mil < 10mil) Between Pad U8-1(-249.386mil,137.311mil) on L1 And Track (-260.752mil,116.18mil)(-259.887mil,115.718mil) on Top Overlay [Top Overlay] to [L0] clearance [5.883mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.168mil < 10mil) Between Pad U8-1(-249.386mil,137.311mil) on L1 And Track (-261.69mil,116.464mil)(-260.752mil,116.18mil) on Top Overlay [Top Overlay] to [L0] clearance [6.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad U8-1(-249.386mil,137.311mil) on L1 And Track (-262.665mil,116.56mil)(-261.69mil,116.464mil) on Top Overlay [Top Overlay] to [L0] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.252mil < 10mil) Between Pad U8-1(-249.386mil,137.311mil) on L1 And Track (-263.64mil,116.464mil)(-262.665mil,116.56mil) on Top Overlay [Top Overlay] to [L0] clearance [7.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.009mil < 10mil) Between Pad U8-1(-249.386mil,137.311mil) on L1 And Track (-264.578mil,116.18mil)(-263.64mil,116.464mil) on Top Overlay [Top Overlay] to [L0] clearance [8.01mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.874mil < 10mil) Between Pad U8-1(-249.386mil,137.311mil) on L1 And Track (-265.443mil,115.718mil)(-264.578mil,116.18mil) on Top Overlay [Top Overlay] to [L0] clearance [8.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.812mil < 10mil) Between Pad U8-1(-249.386mil,137.311mil) on L1 And Track (-266.201mil,115.096mil)(-265.443mil,115.718mil) on Top Overlay [Top Overlay] to [L0] clearance [9.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad U8-1(-249.386mil,137.311mil) on L1 And Track (-327.335mil,181.853mil)(-277.225mil,131.743mil) on Top Overlay [Top Overlay] to [L0] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad U8-3(-196.492mil,190.205mil) on L1 And Track (-241.034mil,268.154mil)(-190.924mil,218.044mil) on Top Overlay [Top Overlay] to [L0] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad U8-4(-268.873mil,262.586mil) on L1 And Track (-241.034mil,268.154mil)(-190.924mil,218.044mil) on Top Overlay [Top Overlay] to [L0] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad U8-4(-268.873mil,262.586mil) on L1 And Track (-295.32mil,213.868mil)(-273.049mil,236.139mil) on Top Overlay [Top Overlay] to [L0] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad U8-5(-321.767mil,209.692mil) on L1 And Track (-295.32mil,213.868mil)(-273.049mil,236.139mil) on Top Overlay [Top Overlay] to [L0] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad U8-5(-321.767mil,209.692mil) on L1 And Track (-327.335mil,181.853mil)(-277.225mil,131.743mil) on Top Overlay [Top Overlay] to [L0] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.866mil < 10mil) Between Pad X1-1(43.521mil,327.809mil) on L1 And Track (4.151mil,359.305mil)(82.891mil,359.305mil) on Top Overlay [Top Overlay] to [L0] clearance [5.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.929mil < 10mil) Between Pad X1-1(43.521mil,327.809mil) on L1 And Track (-78.526mil,355.368mil)(78.954mil,355.368mil) on Top Overlay [Top Overlay] to [L0] clearance [1.929mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad X1-1(43.521mil,327.809mil) on L1 And Track (78.954mil,237.258mil)(78.954mil,355.368mil) on Top Overlay [Top Overlay] to [L0] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.819mil < 10mil) Between Pad X1-1(43.521mil,327.809mil) on L1 And Track (82.891mil,300.25mil)(82.891mil,359.305mil) on Top Overlay [Top Overlay] to [L0] clearance [8.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad X1-2(-43.093mil,327.809mil) on L1 And Track (-78.526mil,237.258mil)(-78.526mil,355.368mil) on Top Overlay [Top Overlay] to [L0] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.929mil < 10mil) Between Pad X1-2(-43.093mil,327.809mil) on L1 And Track (-78.526mil,355.368mil)(78.954mil,355.368mil) on Top Overlay [Top Overlay] to [L0] clearance [1.929mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad X1-3(-43.093mil,264.817mil) on L1 And Track (-78.526mil,237.258mil)(-78.526mil,355.368mil) on Top Overlay [Top Overlay] to [L0] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.929mil < 10mil) Between Pad X1-3(-43.093mil,264.817mil) on L1 And Track (-78.526mil,237.258mil)(78.954mil,237.258mil) on Top Overlay [Top Overlay] to [L0] clearance [1.929mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.929mil < 10mil) Between Pad X1-4(43.521mil,264.817mil) on L1 And Track (-78.526mil,237.258mil)(78.954mil,237.258mil) on Top Overlay [Top Overlay] to [L0] clearance [1.929mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad X1-4(43.521mil,264.817mil) on L1 And Track (78.954mil,237.258mil)(78.954mil,355.368mil) on Top Overlay [Top Overlay] to [L0] clearance [4.882mil]
Rule Violations :331

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (5.594mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-155.556mil,-44.816mil)(-155.48mil,-45.584mil) on Top Overlay Silk Text to Silk Clearance [5.594mil]
   Violation between Silk To Silk Clearance Constraint: (4.849mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-155.556mil,-46.352mil)(-155.48mil,-45.584mil) on Top Overlay Silk Text to Silk Clearance [4.849mil]
   Violation between Silk To Silk Clearance Constraint: (6.365mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-155.78mil,-44.078mil)(-155.556mil,-44.816mil) on Top Overlay Silk Text to Silk Clearance [6.365mil]
   Violation between Silk To Silk Clearance Constraint: (4.168mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-155.78mil,-47.091mil)(-155.556mil,-46.352mil) on Top Overlay Silk Text to Silk Clearance [4.169mil]
   Violation between Silk To Silk Clearance Constraint: (7.129mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-156.143mil,-43.397mil)(-155.78mil,-44.078mil) on Top Overlay Silk Text to Silk Clearance [7.129mil]
   Violation between Silk To Silk Clearance Constraint: (3.6mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-156.144mil,-47.772mil)(-155.78mil,-47.091mil) on Top Overlay Silk Text to Silk Clearance [3.6mil]
   Violation between Silk To Silk Clearance Constraint: (7.862mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-156.633mil,-42.8mil)(-156.143mil,-43.397mil) on Top Overlay Silk Text to Silk Clearance [7.862mil]
   Violation between Silk To Silk Clearance Constraint: (3.194mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-156.633mil,-48.368mil)(-156.144mil,-47.772mil) on Top Overlay Silk Text to Silk Clearance [3.194mil]
   Violation between Silk To Silk Clearance Constraint: (8.542mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-157.23mil,-42.311mil)(-156.633mil,-42.8mil) on Top Overlay Silk Text to Silk Clearance [8.542mil]
   Violation between Silk To Silk Clearance Constraint: (2.996mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-157.23mil,-48.858mil)(-156.633mil,-48.368mil) on Top Overlay Silk Text to Silk Clearance [2.996mil]
   Violation between Silk To Silk Clearance Constraint: (9.155mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-157.91mil,-41.947mil)(-157.23mil,-42.311mil) on Top Overlay Silk Text to Silk Clearance [9.155mil]
   Violation between Silk To Silk Clearance Constraint: (2.963mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-157.91mil,-49.222mil)(-157.23mil,-48.858mil) on Top Overlay Silk Text to Silk Clearance [2.963mil]
   Violation between Silk To Silk Clearance Constraint: (9.686mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-158.649mil,-41.723mil)(-157.91mil,-41.947mil) on Top Overlay Silk Text to Silk Clearance [9.687mil]
   Violation between Silk To Silk Clearance Constraint: (2.44mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-158.649mil,-49.446mil)(-157.91mil,-49.222mil) on Top Overlay Silk Text to Silk Clearance [2.44mil]
   Violation between Silk To Silk Clearance Constraint: (9.675mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-159.417mil,-41.647mil)(-158.649mil,-41.723mil) on Top Overlay Silk Text to Silk Clearance [9.675mil]
   Violation between Silk To Silk Clearance Constraint: (2.079mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-159.417mil,-49.521mil)(-158.649mil,-49.446mil) on Top Overlay Silk Text to Silk Clearance [2.079mil]
   Violation between Silk To Silk Clearance Constraint: (9.459mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-160.185mil,-41.723mil)(-159.417mil,-41.647mil) on Top Overlay Silk Text to Silk Clearance [9.46mil]
   Violation between Silk To Silk Clearance Constraint: (1.914mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-160.185mil,-49.446mil)(-159.417mil,-49.521mil) on Top Overlay Silk Text to Silk Clearance [1.914mil]
   Violation between Silk To Silk Clearance Constraint: (9.132mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-160.924mil,-41.947mil)(-160.185mil,-41.723mil) on Top Overlay Silk Text to Silk Clearance [9.132mil]
   Violation between Silk To Silk Clearance Constraint: (1.914mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-160.924mil,-49.222mil)(-160.185mil,-49.446mil) on Top Overlay Silk Text to Silk Clearance [1.914mil]
   Violation between Silk To Silk Clearance Constraint: (8.695mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-161.604mil,-42.311mil)(-160.924mil,-41.947mil) on Top Overlay Silk Text to Silk Clearance [8.695mil]
   Violation between Silk To Silk Clearance Constraint: (1.954mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-161.604mil,-48.858mil)(-160.924mil,-49.222mil) on Top Overlay Silk Text to Silk Clearance [1.954mil]
   Violation between Silk To Silk Clearance Constraint: (8.155mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-162.201mil,-42.8mil)(-161.604mil,-42.311mil) on Top Overlay Silk Text to Silk Clearance [8.155mil]
   Violation between Silk To Silk Clearance Constraint: (2.191mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-162.201mil,-48.368mil)(-161.604mil,-48.858mil) on Top Overlay Silk Text to Silk Clearance [2.191mil]
   Violation between Silk To Silk Clearance Constraint: (7.536mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-162.691mil,-43.397mil)(-162.201mil,-42.8mil) on Top Overlay Silk Text to Silk Clearance [7.536mil]
   Violation between Silk To Silk Clearance Constraint: (2.609mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-162.691mil,-47.772mil)(-162.201mil,-48.368mil) on Top Overlay Silk Text to Silk Clearance [2.609mil]
   Violation between Silk To Silk Clearance Constraint: (6.851mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-163.054mil,-44.078mil)(-162.691mil,-43.397mil) on Top Overlay Silk Text to Silk Clearance [6.851mil]
   Violation between Silk To Silk Clearance Constraint: (3.164mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-163.054mil,-47.091mil)(-162.691mil,-47.772mil) on Top Overlay Silk Text to Silk Clearance [3.164mil]
   Violation between Silk To Silk Clearance Constraint: (6.113mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-163.278mil,-44.816mil)(-163.054mil,-44.078mil) on Top Overlay Silk Text to Silk Clearance [6.113mil]
   Violation between Silk To Silk Clearance Constraint: (3.837mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-163.278mil,-46.352mil)(-163.054mil,-47.091mil) on Top Overlay Silk Text to Silk Clearance [3.837mil]
   Violation between Silk To Silk Clearance Constraint: (5.346mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-163.354mil,-45.584mil)(-163.278mil,-44.816mil) on Top Overlay Silk Text to Silk Clearance [5.346mil]
   Violation between Silk To Silk Clearance Constraint: (4.577mil < 10mil) Between Text "C1" (-167.897mil,-65.101mil) on Top Overlay And Track (-163.354mil,-45.584mil)(-163.278mil,-46.352mil) on Top Overlay Silk Text to Silk Clearance [4.577mil]
   Violation between Silk To Silk Clearance Constraint: (9.152mil < 10mil) Between Text "C10" (120.233mil,161.491mil) on Top Overlay And Text "C18" (130.401mil,180.909mil) on Top Overlay Silk Text to Silk Clearance [9.152mil]
   Violation between Silk To Silk Clearance Constraint: (8.541mil < 10mil) Between Text "C12" (118.641mil,360.814mil) on Top Overlay And Text "J2" (102.227mil,349.346mil) on Top Overlay Silk Text to Silk Clearance [8.541mil]
   Violation between Silk To Silk Clearance Constraint: (5.841mil < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-331.219mil,144.195mil)(-331.144mil,144.963mil) on Top Overlay Silk Text to Silk Clearance [5.841mil]
   Violation between Silk To Silk Clearance Constraint: (6.033mil < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-331.219mil,145.732mil)(-331.144mil,144.963mil) on Top Overlay Silk Text to Silk Clearance [6.033mil]
   Violation between Silk To Silk Clearance Constraint: (5.534mil < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-331.443mil,143.457mil)(-331.219mil,144.195mil) on Top Overlay Silk Text to Silk Clearance [5.534mil]
   Violation between Silk To Silk Clearance Constraint: (6.085mil < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-331.443mil,146.47mil)(-331.219mil,145.732mil) on Top Overlay Silk Text to Silk Clearance [6.085mil]
   Violation between Silk To Silk Clearance Constraint: (5.116mil < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-331.807mil,142.776mil)(-331.443mil,143.457mil) on Top Overlay Silk Text to Silk Clearance [5.116mil]
   Violation between Silk To Silk Clearance Constraint: (5.938mil < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-331.807mil,147.151mil)(-331.443mil,146.47mil) on Top Overlay Silk Text to Silk Clearance [5.938mil]
   Violation between Silk To Silk Clearance Constraint: (4.596mil < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-332.297mil,142.179mil)(-331.807mil,142.776mil) on Top Overlay Silk Text to Silk Clearance [4.596mil]
   Violation between Silk To Silk Clearance Constraint: (5.686mil < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-332.297mil,147.747mil)(-331.807mil,147.151mil) on Top Overlay Silk Text to Silk Clearance [5.686mil]
   Violation between Silk To Silk Clearance Constraint: (3.992mil < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-332.894mil,141.69mil)(-332.297mil,142.179mil) on Top Overlay Silk Text to Silk Clearance [3.992mil]
   Violation between Silk To Silk Clearance Constraint: (5.323mil < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-332.894mil,148.237mil)(-332.297mil,147.747mil) on Top Overlay Silk Text to Silk Clearance [5.323mil]
   Violation between Silk To Silk Clearance Constraint: (3.301mil < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-333.574mil,141.326mil)(-332.894mil,141.69mil) on Top Overlay Silk Text to Silk Clearance [3.301mil]
   Violation between Silk To Silk Clearance Constraint: (4.856mil < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-333.574mil,148.601mil)(-332.894mil,148.237mil) on Top Overlay Silk Text to Silk Clearance [4.856mil]
   Violation between Silk To Silk Clearance Constraint: (2.562mil < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-334.313mil,141.102mil)(-333.574mil,141.326mil) on Top Overlay Silk Text to Silk Clearance [2.562mil]
   Violation between Silk To Silk Clearance Constraint: (4.31mil < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-334.313mil,148.825mil)(-333.574mil,148.601mil) on Top Overlay Silk Text to Silk Clearance [4.31mil]
   Violation between Silk To Silk Clearance Constraint: (1.794mil < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-335.081mil,141.026mil)(-334.313mil,141.102mil) on Top Overlay Silk Text to Silk Clearance [1.794mil]
   Violation between Silk To Silk Clearance Constraint: (3.678mil < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-335.081mil,148.9mil)(-334.313mil,148.825mil) on Top Overlay Silk Text to Silk Clearance [3.678mil]
   Violation between Silk To Silk Clearance Constraint: (1.026mil < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-335.849mil,141.102mil)(-335.081mil,141.026mil) on Top Overlay Silk Text to Silk Clearance [1.026mil]
   Violation between Silk To Silk Clearance Constraint: (2.983mil < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-335.849mil,148.825mil)(-335.081mil,148.9mil) on Top Overlay Silk Text to Silk Clearance [2.983mil]
   Violation between Silk To Silk Clearance Constraint: (0.289mil < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-336.587mil,141.326mil)(-335.849mil,141.102mil) on Top Overlay Silk Text to Silk Clearance [0.289mil]
   Violation between Silk To Silk Clearance Constraint: (2.244mil < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-336.587mil,148.601mil)(-335.849mil,148.825mil) on Top Overlay Silk Text to Silk Clearance [2.244mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-337.268mil,141.69mil)(-336.587mil,141.326mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.478mil < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-337.268mil,148.237mil)(-336.587mil,148.601mil) on Top Overlay Silk Text to Silk Clearance [1.478mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-337.865mil,142.179mil)(-337.268mil,141.69mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.708mil < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-337.865mil,147.747mil)(-337.268mil,148.237mil) on Top Overlay Silk Text to Silk Clearance [0.708mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-338.354mil,142.776mil)(-337.865mil,142.179mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-338.354mil,147.151mil)(-337.865mil,147.747mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-338.718mil,143.457mil)(-338.354mil,142.776mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-338.718mil,146.47mil)(-338.354mil,147.151mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-338.942mil,144.195mil)(-338.718mil,143.457mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-338.942mil,145.732mil)(-338.718mil,146.47mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-339.018mil,144.963mil)(-338.942mil,144.195mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-339.018mil,144.963mil)(-338.942mil,145.732mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C20" (-365.231mil,136.253mil) on Top Overlay And Track (-443.652mil,58.663mil)(-332.297mil,170.018mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.905mil < 10mil) Between Text "C24" (-81.372mil,88.262mil) on Top Overlay And Text "R9" (-96.911mil,103.583mil) on Top Overlay Silk Text to Silk Clearance [6.905mil]
   Violation between Silk To Silk Clearance Constraint: (4.786mil < 10mil) Between Text "L2" (119.744mil,120.562mil) on Top Overlay And Track (41.023mil,165.991mil)(238.678mil,-31.665mil) on Top Overlay Silk Text to Silk Clearance [4.786mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R10" (-212.702mil,240.169mil) on Top Overlay And Track (-241.034mil,268.154mil)(-190.924mil,218.044mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R7" (-381.583mil,224.179mil) on Top Overlay And Track (-399.11mil,236.832mil)(-332.297mil,170.018mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.577mil < 10mil) Between Text "R7" (-381.583mil,224.179mil) on Top Overlay And Track (-511.356mil,124.585mil)(-399.11mil,236.832mil) on Top Overlay Silk Text to Silk Clearance [7.577mil]
Rule Violations :72

Processing Rule : Net Antennae (Tolerance=0mil) (All)
   Violation between Net Antennae: Track (408.372mil,-259.842mil)(573.333mil,-259.842mil) on L1 
Rule Violations :1

Processing Rule : Board Clearance Constraint (Gap=0mil) (All)
   Violation between Board Outline Clearance(Outline Edge): (9.282mil < 10mil) Between Board Edge And Text "X1" (0.214mil,376.038mil) on Top Overlay 
Rule Violations :1

Processing Rule : Height Constraint (Min=0mil) (Max=23622.047mil) (Prefered=0mil) (All)
Rule Violations :0


Violations Detected : 652
Waived Violations : 0
Time Elapsed        : 00:00:00