Source Block: hdl/library/xilinx/axi_dacfifo/axi_dacfifo_rd.v@136:146@HdlIdDef
  reg     [ 2:0]                        dac_xfer_req_m = 3'b0;
  reg     [ 3:0]                        dac_last_beats = 4'b0;
  reg     [ 3:0]                        dac_last_beats_m = 4'b0;
  reg                                   dac_dlast = 1'b0;
  reg                                   dac_dlast_m1 = 1'b0;
  reg                                   dac_dlast_m2 = 1'b0;

  // internal signals

  wire                                  axi_fifo_reset_s;
  wire                                  axi_dvalid_s;

Diff Content:
- 141   reg                                   dac_dlast_m2 = 1'b0;

Clone Blocks:
Clone Blocks 1:
hdl/library/xilinx/axi_dacfifo/axi_dacfifo_rd.v@134:144
  reg                                   dac_mem_valid = 1'b0;
  reg                                   dac_mem_enable = 1'b0;
  reg     [ 2:0]                        dac_xfer_req_m = 3'b0;
  reg     [ 3:0]                        dac_last_beats = 4'b0;
  reg     [ 3:0]                        dac_last_beats_m = 4'b0;
  reg                                   dac_dlast = 1'b0;
  reg                                   dac_dlast_m1 = 1'b0;
  reg                                   dac_dlast_m2 = 1'b0;

  // internal signals


Clone Blocks 2:
hdl/library/xilinx/axi_dacfifo/axi_dacfifo_rd.v@135:145
  reg                                   dac_mem_enable = 1'b0;
  reg     [ 2:0]                        dac_xfer_req_m = 3'b0;
  reg     [ 3:0]                        dac_last_beats = 4'b0;
  reg     [ 3:0]                        dac_last_beats_m = 4'b0;
  reg                                   dac_dlast = 1'b0;
  reg                                   dac_dlast_m1 = 1'b0;
  reg                                   dac_dlast_m2 = 1'b0;

  // internal signals

  wire                                  axi_fifo_reset_s;

