<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RCE-GEN3-FW-LIB: axi/rtl/AxiStreamDmaV2Desc.vhd Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RCE-GEN3-FW-LIB
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('AxiStreamDmaV2Desc_8vhd_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">AxiStreamDmaV2Desc.vhd</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AxiStreamDmaV2Desc_8vhd.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="keyword">-- File       : AxiStreamDmaV2Desc.vhd</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="keyword">-- Company    : SLAC National Accelerator Laboratory</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="keyword">-- Created    : 2017-02-02</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="keyword">-- Last update: 2017-02-02</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="keyword">-- Description:</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="keyword">-- Descriptor manager for AXI DMA read and write engines.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="keyword">-- This file is part of &#39;SLAC Firmware Standard Library&#39;.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="keyword">-- It is subject to the license terms in the LICENSE.txt file found in the </span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="keyword">-- top-level directory of this distribution and at: </span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="keyword">--    https://confluence.slac.stanford.edu/display/ppareg/LICENSE.html. </span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="keyword">-- No part of &#39;SLAC Firmware Standard Library&#39;, including this file, </span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="keyword">-- may be copied, modified, propagated, or distributed except according to </span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="keyword">-- the terms contained in the LICENSE.txt file.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#a0a6af6eef40212dbaf130d57ce711256">   19</a></span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">ieee</span>;</div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#acd03516902501cd1c7296a98e22c6fcb">   20</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classAxiStreamDmaV2.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>.std_logic_1164.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#a0f5ecc6613f63d07f7963a97b1b26095">   21</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classAxiStreamDmaV2.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>.std_logic_arith.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#a598da929e807d58939b47499e8bc9fa8">   22</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classAxiStreamDmaV2.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>.std_logic_unsigned.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#ae00f3f04545af57582ff10609eee23e2">   23</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classAxiStreamDmaV2.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>.NUMERIC_STD.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#af2fe75efbe0a68c3fb806bb88b1a81ba">   25</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classStdRtlPkg.html">StdRtlPkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#a2265afb78be50b98531f22e9da258a54">   26</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classAxiPkg.html">AxiPkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#af98a1f0df20cf0e5f0fdb9f5999ad782">   27</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classAxiLitePkg.html">AxiLitePkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#a1158b81e0f7e37b65d3b1897e40a40fd">   28</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classAxiDmaPkg.html">AxiDmaPkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#a9a2f725569a035bfe26ecc2121149741">   29</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classArbiterPkg.html">ArbiterPkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">--! @see entity </span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword"> --! @ingroup axi</span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html">   33</a></span>&#160;<span class="keywordflow">entity </span><a class="code" href="classAxiStreamDmaV2Desc.html">AxiStreamDmaV2Desc</a> <span class="keywordflow">is</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;   <span class="keywordflow">generic</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#a67a837684e4f18c2d236ac1d053b419b">   35</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>            <span class="vhdlchar">:</span> <span class="comment">time</span>                   <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlchar">ns</span>;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">   36</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">CHAN_COUNT_G</a></span>     <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">16</span>  <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#a7b7fab45bd50d942557843fa52a4a2ee">   37</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a7b7fab45bd50d942557843fa52a4a2ee">AXIL_BASE_ADDR_G</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>       <span class="vhdlchar">:=</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;00000000&quot;</span>;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#a07413e6ed44d9e309520c593c352a4d4">   38</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a07413e6ed44d9e309520c593c352a4d4">AXI_ERROR_RESP_G</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>        <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a7b82f6dbdb3167c17e254c9ce0c6ecdc">AXI_RESP_OK_C</a></span>;</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#ab590117d70526b60646869f12fc9e8ca">   39</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#ab590117d70526b60646869f12fc9e8ca">AXI_READY_EN_G</a></span>   <span class="vhdlchar">:</span> <span class="comment">boolean</span>                <span class="vhdlchar">:=</span> <span class="vhdlchar">false</span>;</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#ac4846a113db5091362e41049a6e0a221">   40</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#ac4846a113db5091362e41049a6e0a221">AXI_CONFIG_G</a></span>     <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiPkg.html#acbbdd43b249d3985749da68538c1122a">AxiConfigType</a></span>          <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiPkg.html#a0c47b1305e318a2e7a6e25e42e389267">AXI_CONFIG_INIT_C</a></span>;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#acf26795e143b17d7064874c4f2637602">   41</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#acf26795e143b17d7064874c4f2637602">DESC_AWIDTH_G</a></span>    <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">12</span>  <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">12</span>;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#af4bf4d72c1c3ab9c412efeb27ba8b835">   42</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#af4bf4d72c1c3ab9c412efeb27ba8b835">ACK_WAIT_BVALID_G</a></span> <span class="vhdlchar">:</span> <span class="comment">boolean</span>               <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;   <span class="keywordflow">port</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">      -- Clock/Reset</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#a7d8781c632c75ab0fdde6e592fd13d60">   45</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#a399a775bae9ae4819d5af6838a95e28e">   46</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">      -- Local AXI Lite Bus</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#aada3e73ee8db4190524295bfa4dff085">   48</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#aada3e73ee8db4190524295bfa4dff085">axilReadMaster</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a5c3ee3ae5f430fa7656a88e45a3354e4">AxiLiteReadMasterType</a></span>;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#a22f8db74a5a4c77e7e2767279ca36e7f">   49</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a22f8db74a5a4c77e7e2767279ca36e7f">axilReadSlave</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#ae5b4897324dec302eaaa23fcb6bed80e">AxiLiteReadSlaveType</a></span>;</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#a8cc88283087926e934bb67651263b053">   50</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a8cc88283087926e934bb67651263b053">axilWriteMaster</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a42c10f727efb8e11d46ca10c8020f99f">AxiLiteWriteMasterType</a></span>;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#a80e5574c28ce6fd06510648d63787843">   51</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a80e5574c28ce6fd06510648d63787843">axilWriteSlave</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#aadba1252ff7f25e42343ce5b96f1c20a">AxiLiteWriteSlaveType</a></span>;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="keyword">      -- Additional signals</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#acffe70fe7beacd46a8823ea27154e418">   53</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#acffe70fe7beacd46a8823ea27154e418">interrupt</a></span>       <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#a7515ad00d18d459c93e3a788eb238a90">   54</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a7515ad00d18d459c93e3a788eb238a90">online</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">CHAN_COUNT_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#a8db905f5fe3a9209c872be05865a2996">   55</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a8db905f5fe3a9209c872be05865a2996">acknowledge</a></span>     <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">CHAN_COUNT_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="keyword">      -- DMA write descriptor request, ack and return</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#a9cd7e4597e3ee07d45860658adf93083">   57</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a9cd7e4597e3ee07d45860658adf93083">dmaWrDescReq</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a350ef62a675e3adf4015389752c5ade3">AxiWriteDmaDescReqArray</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">CHAN_COUNT_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#a2b279cfdd20e358cd6d026a61b2b01d2">   58</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a2b279cfdd20e358cd6d026a61b2b01d2">dmaWrDescAck</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a37951c139bc137edfc4f526ec2eb7fd7">AxiWriteDmaDescAckArray</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">CHAN_COUNT_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#a93af3f4d89dec86ce3e07d52810c9aad">   59</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a93af3f4d89dec86ce3e07d52810c9aad">dmaWrDescRet</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a5d827fd01031790796062a73117289f1">AxiWriteDmaDescRetArray</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">CHAN_COUNT_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#a3d0c9331693bbde4091d3bcbbdc02548">   60</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3d0c9331693bbde4091d3bcbbdc02548">dmaWrDescRetAck</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">CHAN_COUNT_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keyword">      -- DMA read descriptor request, ack and return</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#a71338c1c9e8724ae1a2ccb49b0338fef">   62</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a71338c1c9e8724ae1a2ccb49b0338fef">dmaRdDescReq</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a94dc9993028d5fa25b6c7f8369b2ee8d">AxiReadDmaDescReqArray</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">CHAN_COUNT_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#a61bbf1854baba50ecf685759759768d5">   63</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a61bbf1854baba50ecf685759759768d5">dmaRdDescAck</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">CHAN_COUNT_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#afe06ff0ee5ec7a66a7133974167eeb71">   64</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#afe06ff0ee5ec7a66a7133974167eeb71">dmaRdDescRet</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a3a6618c2cd239ab307a65fcb8f65ca94">AxiReadDmaDescRetArray</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">CHAN_COUNT_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#ae7fc33f0f0738fddb8cfc95fe8d9cec1">   65</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#ae7fc33f0f0738fddb8cfc95fe8d9cec1">dmaRdDescRetAck</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">CHAN_COUNT_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="keyword">      -- Config</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#ad349ec69d9865fbe5cbb02c5344708c1">   67</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#ad349ec69d9865fbe5cbb02c5344708c1">axiCache</a></span>        <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="keyword">      -- AXI Interface</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">   69</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classAxiPkg.html#ade3874ae53e580de1d116fd1bcd661ea">AxiWriteMasterType</a></span>;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#afb9ec8499202bdfaf5d1f5aa4aedd403">   70</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#afb9ec8499202bdfaf5d1f5aa4aedd403">axiWriteSlave</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classAxiPkg.html#a3376f9e64c1130f1cb549e8258542265">AxiWriteSlaveType</a></span>;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classAxiStreamDmaV2Desc.html#aaf3656c3b25cb274a621bc0f6adffa07">   71</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#aaf3656c3b25cb274a621bc0f6adffa07">axiWriteCtrl</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classAxiPkg.html#adb704cf3f5ebef880b49ade8301cd056">AxiCtrlType</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiPkg.html#afd5387efcd22621b1c84dbd82a69f55f">AXI_CTRL_UNUSED_C</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="keywordflow">end</span> <span class="vhdlchar">AxiStreamDmaV2Desc</span>;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="keywordflow">architecture</span> rtl <span class="keywordflow">of</span> <a class="code" href="classAxiStreamDmaV2Desc.html">AxiStreamDmaV2Desc</a> is</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">CROSSBAR_CONN_C</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">x</span><span class="keyword">&quot;FFFF&quot;</span>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">CB_COUNT_C</span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">2</span>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">LOC_INDEX_C</span>     <span class="vhdlchar">:</span> <span class="comment">natural</span>           <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">LOC_BASE_ADDR_C</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>  <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a7b7fab45bd50d942557843fa52a4a2ee">AXIL_BASE_ADDR_G</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">16</span><span class="vhdlchar">)</span> <span class="vhdlchar">&amp;</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;0000&quot;</span>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">LOC_NUM_BITS_C</span>  <span class="vhdlchar">:</span> <span class="comment">natural</span>           <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">14</span>;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">ADDR_INDEX_C</span>     <span class="vhdlchar">:</span> <span class="comment">natural</span>          <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">ADDR_BASE_ADDR_C</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a7b7fab45bd50d942557843fa52a4a2ee">AXIL_BASE_ADDR_G</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">16</span><span class="vhdlchar">)</span> <span class="vhdlchar">&amp;</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;4000&quot;</span>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">ADDR_NUM_BITS_C</span>  <span class="vhdlchar">:</span> <span class="comment">natural</span>          <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">14</span>;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">AXI_CROSSBAR_MASTERS_CONFIG_C</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#aface200dd8b1e027c906b9da694bf393">AxiLiteCrossbarMasterConfigArray</a></span><span class="vhdlchar">(</span><span class="vhdlchar">CB_COUNT_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;      LOC_INDEX_C     =&gt; (</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;         <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a9bf034e350221bf81eabb8c02f222482">baseAddr</a></span>     <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">LOC_BASE_ADDR_C</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;         <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a715cc3727e2757db7254b01e98cc31b8">addrBits</a></span>     <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">LOC_NUM_BITS_C</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;         <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a04f1f83bee0e59ff2d1c1890d89b848b">connectivity</a></span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">CROSSBAR_CONN_C</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span> </div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;      <span class="vhdlchar">ADDR_INDEX_C</span>    <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;         <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a9bf034e350221bf81eabb8c02f222482">baseAddr</a></span>     <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">ADDR_BASE_ADDR_C</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;         <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a715cc3727e2757db7254b01e98cc31b8">addrBits</a></span>     <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">ADDR_NUM_BITS_C</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;         <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a04f1f83bee0e59ff2d1c1890d89b848b">connectivity</a></span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">CROSSBAR_CONN_C</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">intReadMasters</span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#ac3cd253c7238d2ffd1bb6af10fea1d16">AxiLiteReadMasterArray</a></span><span class="vhdlchar">(</span><span class="vhdlchar">CB_COUNT_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">intReadSlaves</span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#aab73e8650e20a2837b0d98526051ee2d">AxiLiteReadSlaveArray</a></span><span class="vhdlchar">(</span><span class="vhdlchar">CB_COUNT_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">intWriteMasters</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a314b66b047926d512cfb4f1f83907879">AxiLiteWriteMasterArray</a></span><span class="vhdlchar">(</span><span class="vhdlchar">CB_COUNT_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">intWriteSlaves</span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a582da51f37d3a86c3f32993b26b31e51">AxiLiteWriteSlaveArray</a></span><span class="vhdlchar">(</span><span class="vhdlchar">CB_COUNT_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;   <span class="keywordflow">type</span> <span class="vhdlchar">DescStateType</span> <span class="keywordflow">is</span> <span class="vhdlchar">(</span> <span class="vhdlchar">IDLE_S</span><span class="vhdlchar">,</span> <span class="vhdlchar">WRITE_S</span><span class="vhdlchar">,</span> <span class="vhdlchar">READ_S</span><span class="vhdlchar">,</span> <span class="vhdlchar">WAIT_S</span> <span class="vhdlchar">)</span>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">CHAN_SIZE_C</span>  <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">bitSize</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">CHAN_COUNT_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">DESC_COUNT_C</span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">CHAN_COUNT_G</a></span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">2</span>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">DESC_SIZE_C</span>  <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">bitSize</span><span class="vhdlchar">(</span><span class="vhdlchar">DESC_COUNT_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;   <span class="keywordflow">type</span> <span class="vhdlchar">RegType</span> <span class="keywordflow">is</span> <span class="keywordflow">record</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="keyword">      -- Write descriptor interface</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a2b279cfdd20e358cd6d026a61b2b01d2">dmaWrDescAck</a></span>    <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a37951c139bc137edfc4f526ec2eb7fd7">AxiWriteDmaDescAckArray</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">CHAN_COUNT_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3d0c9331693bbde4091d3bcbbdc02548">dmaWrDescRetAck</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">CHAN_COUNT_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="keyword">      -- Read descriptor interface</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a71338c1c9e8724ae1a2ccb49b0338fef">dmaRdDescReq</a></span>    <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a94dc9993028d5fa25b6c7f8369b2ee8d">AxiReadDmaDescReqArray</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">CHAN_COUNT_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#ae7fc33f0f0738fddb8cfc95fe8d9cec1">dmaRdDescRetAck</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">CHAN_COUNT_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="keyword">      -- Axi-Lite</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a22f8db74a5a4c77e7e2767279ca36e7f">axilReadSlave</a></span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#ae5b4897324dec302eaaa23fcb6bed80e">AxiLiteReadSlaveType</a></span>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a80e5574c28ce6fd06510648d63787843">axilWriteSlave</a></span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#aadba1252ff7f25e42343ce5b96f1c20a">AxiLiteWriteSlaveType</a></span>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="keyword">      -- AXI</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiPkg.html#ade3874ae53e580de1d116fd1bcd661ea">AxiWriteMasterType</a></span>;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="keyword">      -- Configuration</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;      <span class="vhdlchar">buffBaseAddr</span>    <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">32</span><span class="vhdlchar">)</span>;<span class="keyword"> -- For buffer entries</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;      <span class="vhdlchar">wrBaseAddr</span>      <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span>  <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;<span class="keyword"> -- For wr ring buffer</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;      <span class="vhdlchar">rdBaseAddr</span>      <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span>  <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;<span class="keyword"> -- For rd ring buffer</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a90aabc24291de98b3fa87248a937fd4d">maxSize</a></span>         <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span>  <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a404a7392d451a2f8134b3c71446f2b6f">contEn</a></span>          <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a4aa0c61033c7516ecb5e178b5c7f89b7">dropEn</a></span>          <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;      enable          : sl;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;      <span class="vhdlchar">intEnable</span>       <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a7515ad00d18d459c93e3a788eb238a90">online</a></span>          <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">CHAN_COUNT_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a8db905f5fe3a9209c872be05865a2996">acknowledge</a></span>     <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">CHAN_COUNT_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;      <span class="vhdlchar">fifoReset</span>       <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;      <span class="vhdlchar">intAckEn</span>        <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;      <span class="vhdlchar">intAckCount</span>     <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;      <span class="vhdlchar">descCache</span>       <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">3</span>  <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;      <span class="vhdlchar">buffCache</span>       <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">3</span>  <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="keyword">      -- FIFOs</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;      <span class="vhdlchar">fifoDin</span>         <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;      <span class="vhdlchar">wrFifoWr</span>        <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;      <span class="vhdlchar">rdFifoWr</span>        <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span>  <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;      <span class="vhdlchar">addrFifoSel</span>     <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;      <span class="vhdlchar">wrFifoRd</span>        <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;      <span class="vhdlchar">wrFifoValidDly</span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span>  <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;      <span class="vhdlchar">wrAddr</span>          <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;      <span class="vhdlchar">wrAddrValid</span>     <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;      <span class="vhdlchar">rdFifoRd</span>        <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;      <span class="vhdlchar">rdFifoValidDly</span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span>  <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;      <span class="vhdlchar">rdAddr</span>          <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;      <span class="vhdlchar">rdAddrValid</span>     <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="keyword">      -- Write Desc Request</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;      <span class="vhdlchar">wrReqValid</span>      <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;      <span class="vhdlchar">wrReqNum</span>        <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar">CHAN_SIZE_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;      <span class="vhdlchar">wrReqAcks</span>       <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">CHAN_COUNT_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;      <span class="vhdlchar">wrReqMissed</span>     <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="keyword">      -- Desc Return</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;      <span class="vhdlchar">descRetList</span>     <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar">DESC_COUNT_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;      <span class="vhdlchar">descState</span>       <span class="vhdlchar">:</span> <span class="vhdlchar">DescStateType</span>;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;      <span class="vhdlchar">descRetNum</span>      <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar">DESC_SIZE_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;      <span class="vhdlchar">descRetAcks</span>     <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar">DESC_COUNT_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;      <span class="vhdlchar">wrIndex</span>         <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#acf26795e143b17d7064874c4f2637602">DESC_AWIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;      <span class="vhdlchar">wrMemAddr</span>       <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;      <span class="vhdlchar">rdIndex</span>         <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#acf26795e143b17d7064874c4f2637602">DESC_AWIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;      <span class="vhdlchar">rdMemAddr</span>       <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;      <span class="vhdlchar">intReqEn</span>        <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;      <span class="vhdlchar">intReqCount</span>     <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#acffe70fe7beacd46a8823ea27154e418">interrupt</a></span>       <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">record</span> <span class="vhdlchar">RegType</span>;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">REG_INIT_C</span> <span class="vhdlchar">:</span> <span class="vhdlchar">RegType</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a2b279cfdd20e358cd6d026a61b2b01d2">dmaWrDescAck</a></span>       <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a89791b80207e60104fa2bd816b34eae3">AXI_WRITE_DMA_DESC_ACK_INIT_C</a></span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3d0c9331693bbde4091d3bcbbdc02548">dmaWrDescRetAck</a></span>    <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a71338c1c9e8724ae1a2ccb49b0338fef">dmaRdDescReq</a></span>       <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#ad7f0085115bef6b8523363085db34167">AXI_READ_DMA_DESC_REQ_INIT_C</a></span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#ae7fc33f0f0738fddb8cfc95fe8d9cec1">dmaRdDescRetAck</a></span>    <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a22f8db74a5a4c77e7e2767279ca36e7f">axilReadSlave</a></span>      <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a3e5c4629cfd94695d9c5949fa356645c">AXI_LITE_READ_SLAVE_INIT_C</a></span><span class="vhdlchar">,</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a80e5574c28ce6fd06510648d63787843">axilWriteSlave</a></span>     <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a4557af55e906fafcc45c4111da8f4cf3">AXI_LITE_WRITE_SLAVE_INIT_C</a></span><span class="vhdlchar">,</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span>     <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">axiWriteMasterInit</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#ac4846a113db5091362e41049a6e0a221">AXI_CONFIG_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span> <span class="vhdllogic">&quot;01&quot;</span><span class="vhdlchar">,</span> <span class="vhdllogic">&quot;0000&quot;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;      <span class="vhdlchar">buffBaseAddr</span>       <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;      <span class="vhdlchar">wrBaseAddr</span>         <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;      <span class="vhdlchar">rdBaseAddr</span>         <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a90aabc24291de98b3fa87248a937fd4d">maxSize</a></span>            <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a404a7392d451a2f8134b3c71446f2b6f">contEn</a></span>             <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a4aa0c61033c7516ecb5e178b5c7f89b7">dropEn</a></span>             <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;      enable             =&gt; &#39;0&#39;,</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;      <span class="vhdlchar">intEnable</span>          <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a7515ad00d18d459c93e3a788eb238a90">online</a></span>             <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a8db905f5fe3a9209c872be05865a2996">acknowledge</a></span>        <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;      <span class="vhdlchar">fifoReset</span>          <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;      <span class="vhdlchar">intAckEn</span>           <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;      <span class="vhdlchar">intAckCount</span>        <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;      <span class="vhdlchar">descCache</span>          <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;      <span class="vhdlchar">buffCache</span>          <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;      <span class="vhdlchar">fifoDin</span>            <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;      <span class="vhdlchar">wrFifoWr</span>           <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;      <span class="vhdlchar">rdFifoWr</span>           <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;      <span class="vhdlchar">addrFifoSel</span>        <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;      <span class="vhdlchar">wrFifoRd</span>           <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;      <span class="vhdlchar">wrFifoValidDly</span>     <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;      <span class="vhdlchar">wrAddr</span>             <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;      <span class="vhdlchar">wrAddrValid</span>        <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;      <span class="vhdlchar">rdFifoRd</span>           <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;      <span class="vhdlchar">rdFifoValidDly</span>     <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;      <span class="vhdlchar">rdAddr</span>             <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;      <span class="vhdlchar">rdAddrValid</span>        <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;      <span class="vhdlchar">wrReqValid</span>         <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;      <span class="vhdlchar">wrReqNum</span>           <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;      <span class="vhdlchar">wrReqAcks</span>          <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;      <span class="vhdlchar">wrReqMissed</span>        <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;      <span class="vhdlchar">descRetList</span>        <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;      <span class="vhdlchar">descState</span>          <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">IDLE_S</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;      <span class="vhdlchar">descRetNum</span>         <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;      <span class="vhdlchar">descRetAcks</span>        <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;      <span class="vhdlchar">wrIndex</span>            <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;      <span class="vhdlchar">wrMemAddr</span>          <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;      <span class="vhdlchar">rdIndex</span>            <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;      <span class="vhdlchar">rdMemAddr</span>          <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;      <span class="vhdlchar">intReqEn</span>           <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;      <span class="vhdlchar">intReqCount</span>        <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#acffe70fe7beacd46a8823ea27154e418">interrupt</a></span>          <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;   <span class="vhdlchar">)</span>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">r</span>             <span class="vhdlchar">:</span> <span class="vhdlchar">RegType</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">REG_INIT_C</span>;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">rin</span>           <span class="vhdlchar">:</span> <span class="vhdlchar">RegType</span>;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classAxiPkg.html#aa83b9167ee431f9d398860112707780c">pause</a></span>         <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">rdFifoValid</span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">rdFifoDout</span>    <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">wrFifoValid</span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">wrFifoDout</span>    <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">addrRamDout</span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">addrRamAddr</span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#acf26795e143b17d7064874c4f2637602">DESC_AWIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;   <span class="keywordflow">attribute</span> <span class="vhdlchar">dont_touch</span>      <span class="vhdlchar">:</span> <span class="comment">string</span>;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;   <span class="keywordflow">attribute</span> <span class="vhdlchar">dont_touch</span> <span class="keywordflow">of</span> <span class="vhdlchar">r</span> <span class="vhdlchar">:</span> <span class="keywordflow">signal</span> <span class="keywordflow">is</span> <span class="keyword">&quot;true&quot;</span>;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;   <span class="keywordflow">procedure</span> axiWrDetect (</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;      <span class="keywordflow">variable</span> ep : <span class="keywordflow">inout</span> <a class="code" href="classAxiLitePkg.html#a9d4a0bdd2abc0b62ecf4d2ce5e22a967">AxiLiteEndpointType</a>;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;      addr        : <span class="keywordflow">in</span>    <a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a>;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;      reg         : <span class="keywordflow">inout</span> <a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a>)</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;   <span class="keywordflow">is</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="keyword">      -- Need to remap addr range to be (length-1 downto 0)</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;      <span class="keywordflow">constant</span> <span class="vhdlchar">ADDR_LEN_C</span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">addr</span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">length</span>;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;      <span class="keywordflow">constant</span> <span class="vhdlchar">ADDR_C</span>     <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar">ADDR_LEN_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">addr</span>;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="vhdlkeyword">   begin</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">ep</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a0536379bc96023d191e8eda45931f500">axiStatus</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#ae2978bd958e525c774fd0f4acd011584">writeEnable</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;         <span class="keywordflow">if</span> <span class="vhdlchar">std_match</span><span class="vhdlchar">(</span><span class="vhdlchar">ep</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#ad00510de4fcaade65a819b248804a5ca">awaddr</a></span><span class="vhdlchar">(</span><span class="vhdlchar">ADDR_LEN_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span> <span class="vhdlchar">ADDR_C</span><span class="vhdlchar">(</span><span class="vhdlchar">ADDR_LEN_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;            reg := &#39;1&#39;;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;            <span class="vhdlchar">axiSlaveWriteResponse</span><span class="vhdlchar">(</span><span class="vhdlchar">ep</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#afb9ec8499202bdfaf5d1f5aa4aedd403">axiWriteSlave</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;         <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">procedure</span>;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="vhdlkeyword">begin</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="keyword">   -----------------------------------------</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="keyword">   -- Crossbar</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="keyword">   -----------------------------------------</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;   U_AxiCrossbar : <span class="keywordflow">entity</span> work.<a class="code" href="classAxiLiteCrossbar.html">AxiLiteCrossbar</a></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;         <a class="code" href="classAxiLiteCrossbar.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>              =&gt; <a class="code" href="classAxiStreamDmaV2Desc.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;         <a class="code" href="classAxiLiteCrossbar.html#a2443a39b7ad3099bd7bbebafcc12896e">NUM_SLAVE_SLOTS_G</a>  =&gt; <span class="vhdllogic">1</span>,</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;         <a class="code" href="classAxiLiteCrossbar.html#a2725df659f05c0558a7502ffa0afed89">NUM_MASTER_SLOTS_G</a> =&gt; CB_COUNT_C,</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;         <a class="code" href="classAxiLiteCrossbar.html#a56a8af58198080833f49bca2706aada7">DEC_ERROR_RESP_G</a>   =&gt; <a class="code" href="classAxiStreamDmaV2Desc.html#a07413e6ed44d9e309520c593c352a4d4">AXI_ERROR_RESP_G</a>,</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;         <a class="code" href="classAxiLiteCrossbar.html#aff926f2f79e309bdbc1ee1510b0b85d5">MASTERS_CONFIG_G</a>   =&gt; AXI_CROSSBAR_MASTERS_CONFIG_C<span class="vhdlchar">)</span> </div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;         <a class="code" href="classAxiLiteCrossbar.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>              =&gt; <a class="code" href="classAxiStreamDmaV2Desc.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>,</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;         <a class="code" href="classAxiLiteCrossbar.html#aaa3f2a49ba9c27af6fc938205e371307">axiClkRst</a>           =&gt; <a class="code" href="classAxiStreamDmaV2Desc.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a>,</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;         sAxiWriteMasters<span class="vhdlchar">(</span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> =&gt; <a class="code" href="classAxiStreamDmaV2Desc.html#a8cc88283087926e934bb67651263b053">axilWriteMaster</a>,</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;         sAxiWriteSlaves<span class="vhdlchar">(</span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>  =&gt; <a class="code" href="classAxiStreamDmaV2Desc.html#a80e5574c28ce6fd06510648d63787843">axilWriteSlave</a>,</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;         sAxiReadMasters<span class="vhdlchar">(</span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>  =&gt; <a class="code" href="classAxiStreamDmaV2Desc.html#aada3e73ee8db4190524295bfa4dff085">axilReadMaster</a>,</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;         sAxiReadSlaves<span class="vhdlchar">(</span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>   =&gt; <a class="code" href="classAxiStreamDmaV2Desc.html#a22f8db74a5a4c77e7e2767279ca36e7f">axilReadSlave</a>,</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;         <a class="code" href="classAxiLiteCrossbar.html#afa80f0d9e6230f1122c37db09dfafb1b">mAxiWriteMasters</a>    =&gt; intWriteMasters,</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;         <a class="code" href="classAxiLiteCrossbar.html#a5b8ccb651440669fdcb924f37802a4d4">mAxiWriteSlaves</a>     =&gt; intWriteSlaves,</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;         <a class="code" href="classAxiLiteCrossbar.html#aa692c8d4d6ff3a72ece47453a5ed37de">mAxiReadMasters</a>     =&gt; intReadMasters,</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;         <a class="code" href="classAxiLiteCrossbar.html#ab70cf707a972b17114a3a9f9275326c3">mAxiReadSlaves</a>      =&gt; intReadSlaves<span class="vhdlchar">)</span>;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="keyword">   -----------------------------------------</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="keyword">   -- Write Free List FIFO</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="keyword">   -----------------------------------------</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;   U_DescFifo: <span class="keywordflow">entity</span> work.<a class="code" href="classFifo.html">Fifo</a> </div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;         <a class="code" href="classFifo.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>            =&gt; <a class="code" href="classAxiStreamDmaV2Desc.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;         <a class="code" href="classFifo.html#a74265af003d7cd4b0443ced520ac6722">GEN_SYNC_FIFO_G</a>  =&gt; true,</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;         <a class="code" href="classFifo.html#ac9d0fd649bb09079eb97e0431bab5b80">FWFT_EN_G</a>        =&gt; true,</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;         <a class="code" href="classFifo.html#a04b2b321f81f02681a52c6c7d92ff12e">DATA_WIDTH_G</a>     =&gt; <span class="vhdllogic">16</span>,</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;         <a class="code" href="classFifo.html#a044e22c333a2863fdd2ea8574ed77879">ADDR_WIDTH_G</a>     =&gt; <a class="code" href="classAxiStreamDmaV2Desc.html#acf26795e143b17d7064874c4f2637602">DESC_AWIDTH_G</a><span class="vhdlchar">)</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;         <a class="code" href="classFifo.html#afd0039e5a6c54f38982fe7c8fc1c0b08">rst</a>           =&gt; r.fifoReset,</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;         <a class="code" href="classFifo.html#af8ef8ae6d1b2afb01afa90df5f9e005e">wr_clk</a>        =&gt; <a class="code" href="classAxiStreamDmaV2Desc.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>,</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;         <a class="code" href="classFifo.html#a421be43cbfb30a3fcf43014ad4443f97">wr_en</a>         =&gt; r.wrFifoWr,</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;         <a class="code" href="classFifo.html#a608847e226c256a47ee2713644710553">din</a>           =&gt; r.fifoDin<span class="vhdlchar">(</span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic">0</span><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;         <a class="code" href="classFifo.html#a400db103e7b52fb031db1b515eeafdaa">rd_clk</a>        =&gt; <a class="code" href="classAxiStreamDmaV2Desc.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>,</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;         <a class="code" href="classFifo.html#ab02a7abccc53822c22241ed9c14bf63e">rd_en</a>         =&gt; r.wrFifoRd,</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;         <a class="code" href="classFifo.html#a3580807ae0fa575fe47dc6704c55e259">dout</a>          =&gt; wrFifoDout,</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;         <a class="code" href="classFifo.html#aa8c0b99c4da49a0e85f6369f29047d02">valid</a>         =&gt; wrFifoValid<span class="vhdlchar">)</span>;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="keyword">   -----------------------------------------</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="keyword">   -- Read Transaction FIFOs</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="keyword">   -----------------------------------------</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;   U_RdLowFifo: <span class="keywordflow">entity</span> work.<a class="code" href="classFifo.html">Fifo</a> </div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;         <a class="code" href="classFifo.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>           =&gt; <a class="code" href="classAxiStreamDmaV2Desc.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;         <a class="code" href="classFifo.html#a74265af003d7cd4b0443ced520ac6722">GEN_SYNC_FIFO_G</a> =&gt; true,</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;         <a class="code" href="classFifo.html#ac9d0fd649bb09079eb97e0431bab5b80">FWFT_EN_G</a>       =&gt; true,</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;         <a class="code" href="classFifo.html#a04b2b321f81f02681a52c6c7d92ff12e">DATA_WIDTH_G</a>    =&gt; <span class="vhdllogic">32</span>,</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;         <a class="code" href="classFifo.html#a044e22c333a2863fdd2ea8574ed77879">ADDR_WIDTH_G</a>    =&gt; <a class="code" href="classAxiStreamDmaV2Desc.html#acf26795e143b17d7064874c4f2637602">DESC_AWIDTH_G</a><span class="vhdlchar">)</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;         <a class="code" href="classFifo.html#afd0039e5a6c54f38982fe7c8fc1c0b08">rst</a>    =&gt; r.fifoReset,</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;         <a class="code" href="classFifo.html#af8ef8ae6d1b2afb01afa90df5f9e005e">wr_clk</a> =&gt; <a class="code" href="classAxiStreamDmaV2Desc.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>,</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;         <a class="code" href="classFifo.html#a421be43cbfb30a3fcf43014ad4443f97">wr_en</a>  =&gt; r.rdFifoWr<span class="vhdlchar">(</span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;         <a class="code" href="classFifo.html#a608847e226c256a47ee2713644710553">din</a>    =&gt; r.fifoDin,</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;         <a class="code" href="classFifo.html#a400db103e7b52fb031db1b515eeafdaa">rd_clk</a> =&gt; <a class="code" href="classAxiStreamDmaV2Desc.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>,</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;         <a class="code" href="classFifo.html#ab02a7abccc53822c22241ed9c14bf63e">rd_en</a>  =&gt; r.rdFifoRd,</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;         <a class="code" href="classFifo.html#a3580807ae0fa575fe47dc6704c55e259">dout</a>   =&gt; rdFifoDout<span class="vhdlchar">(</span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic">0</span><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;         <a class="code" href="classFifo.html#aa8c0b99c4da49a0e85f6369f29047d02">valid</a>  =&gt; rdFifoValid<span class="vhdlchar">(</span><span class="vhdllogic">0</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;   U_RdHighFifo: <span class="keywordflow">entity</span> work.<a class="code" href="classFifo.html">Fifo</a> </div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;         <a class="code" href="classFifo.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>           =&gt; <a class="code" href="classAxiStreamDmaV2Desc.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;         <a class="code" href="classFifo.html#a74265af003d7cd4b0443ced520ac6722">GEN_SYNC_FIFO_G</a> =&gt; true,</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;         <a class="code" href="classFifo.html#ac9d0fd649bb09079eb97e0431bab5b80">FWFT_EN_G</a>       =&gt; true,</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;         <a class="code" href="classFifo.html#a04b2b321f81f02681a52c6c7d92ff12e">DATA_WIDTH_G</a>    =&gt; <span class="vhdllogic">32</span>,</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;         <a class="code" href="classFifo.html#a044e22c333a2863fdd2ea8574ed77879">ADDR_WIDTH_G</a>    =&gt; <a class="code" href="classAxiStreamDmaV2Desc.html#acf26795e143b17d7064874c4f2637602">DESC_AWIDTH_G</a><span class="vhdlchar">)</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;         <a class="code" href="classFifo.html#afd0039e5a6c54f38982fe7c8fc1c0b08">rst</a>    =&gt; r.fifoReset,</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;         <a class="code" href="classFifo.html#af8ef8ae6d1b2afb01afa90df5f9e005e">wr_clk</a> =&gt; <a class="code" href="classAxiStreamDmaV2Desc.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>,</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;         <a class="code" href="classFifo.html#a421be43cbfb30a3fcf43014ad4443f97">wr_en</a>  =&gt; r.rdFifoWr<span class="vhdlchar">(</span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;         <a class="code" href="classFifo.html#a608847e226c256a47ee2713644710553">din</a>    =&gt; r.fifoDin,</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;         <a class="code" href="classFifo.html#a400db103e7b52fb031db1b515eeafdaa">rd_clk</a> =&gt; <a class="code" href="classAxiStreamDmaV2Desc.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>,</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;         <a class="code" href="classFifo.html#ab02a7abccc53822c22241ed9c14bf63e">rd_en</a>  =&gt; r.rdFifoRd,</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;         <a class="code" href="classFifo.html#a3580807ae0fa575fe47dc6704c55e259">dout</a>   =&gt; rdFifoDout<span class="vhdlchar">(</span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic">32</span><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;         <a class="code" href="classFifo.html#aa8c0b99c4da49a0e85f6369f29047d02">valid</a>  =&gt; rdFifoValid<span class="vhdlchar">(</span><span class="vhdllogic">1</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="keyword">   -----------------------------------------</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="keyword">   -- Address RAM</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="keyword">   -----------------------------------------</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;   U_AddrRam: <span class="keywordflow">entity</span> work.<a class="code" href="classAxiDualPortRam.html">AxiDualPortRam</a></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>            =&gt; <a class="code" href="classAxiStreamDmaV2Desc.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a0f2247a6a3e8840e30be089433d9a486">REG_EN_G</a>         =&gt; true,</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;         <a class="code" href="classAxiDualPortRam.html#af5119c0b605c18019332c4a648fa6880">BRAM_EN_G</a>        =&gt; true,</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a762b446ddef001083e8cfc52dc38385f">COMMON_CLK_G</a>     =&gt; true,</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;         <a class="code" href="classAxiDualPortRam.html#ae6e34146e5554eb4fc69be116a127bfb">ADDR_WIDTH_G</a>     =&gt; <a class="code" href="classAxiStreamDmaV2Desc.html#acf26795e143b17d7064874c4f2637602">DESC_AWIDTH_G</a>,</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a>     =&gt; <span class="vhdllogic">32</span><span class="vhdlchar">)</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>          =&gt; <a class="code" href="classAxiStreamDmaV2Desc.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>,</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a>          =&gt; <a class="code" href="classAxiStreamDmaV2Desc.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a>,</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;         <a class="code" href="classAxiDualPortRam.html#ac847742920ba32301ddc91cf13d6f5fe">axiReadMaster</a>   =&gt; intReadMasters<span class="vhdlchar">(</span>ADDR_INDEX_C<span class="vhdlchar">)</span>,</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;         <a class="code" href="classAxiDualPortRam.html#af5301f308dc850ff6d3b80315d2e644c">axiReadSlave</a>    =&gt; intReadSlaves<span class="vhdlchar">(</span>ADDR_INDEX_C<span class="vhdlchar">)</span>,</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;         <a class="code" href="classAxiDualPortRam.html#abf08eac4311749af56c8ec14b1903091">axiWriteMaster</a>  =&gt; intWriteMasters<span class="vhdlchar">(</span>ADDR_INDEX_C<span class="vhdlchar">)</span>,</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a0eb32e5fab67488b94fb47c9fe42e97f">axiWriteSlave</a>   =&gt; intWriteSlaves<span class="vhdlchar">(</span>ADDR_INDEX_C<span class="vhdlchar">)</span>,</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a46ba5d615619cef3a40e48f9927e24c3">clk</a>             =&gt; <a class="code" href="classAxiStreamDmaV2Desc.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>,</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a259ed46e9599b8818b73ef2eb0bcb7e9">rst</a>             =&gt; <a class="code" href="classAxiStreamDmaV2Desc.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a>,</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a40c045caa696a50802c2bf7473b2e5ce">addr</a>            =&gt; addrRamAddr,</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;         <a class="code" href="classAxiDualPortRam.html#a3580807ae0fa575fe47dc6704c55e259">dout</a>            =&gt; addrRamDout<span class="vhdlchar">)</span>;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;   <span class="vhdlchar">addrRamAddr</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">wrFifoDout</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#acf26795e143b17d7064874c4f2637602">DESC_AWIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="keywordflow">when</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">addrFifoSel</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">else</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                  <span class="vhdlchar">rdFifoDout</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#acf26795e143b17d7064874c4f2637602">DESC_AWIDTH_G</a></span><span class="vhdlchar">+</span><span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="keyword">   -----------------------------------------</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="keyword">   -- Control Logic</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="keyword">   -----------------------------------------</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="keyword">   -- Choose pause source</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;   <span class="vhdlchar"><a class="code" href="classAxiPkg.html#aa83b9167ee431f9d398860112707780c">pause</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">when</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#ab590117d70526b60646869f12fc9e8ca">AXI_READY_EN_G</a></span><span class="vhdlchar">)</span> <span class="keywordflow">else</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#aaf3656c3b25cb274a621bc0f6adffa07">axiWriteCtrl</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#aa83b9167ee431f9d398860112707780c">pause</a></span>;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;   comb : <span class="keywordflow">process</span> (<a class="code" href="classAxiStreamDmaV2Desc.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a>, intReadMasters, intWriteMasters, <a class="code" href="classAxiStreamDmaV2Desc.html#afb9ec8499202bdfaf5d1f5aa4aedd403">axiWriteSlave</a>, </div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;                   <a class="code" href="classAxiStreamDmaV2Desc.html#a9cd7e4597e3ee07d45860658adf93083">dmaWrDescReq</a>, <a class="code" href="classAxiStreamDmaV2Desc.html#a93af3f4d89dec86ce3e07d52810c9aad">dmaWrDescRet</a>, <a class="code" href="classAxiStreamDmaV2Desc.html#a61bbf1854baba50ecf685759759768d5">dmaRdDescAck</a>, <a class="code" href="classAxiStreamDmaV2Desc.html#afe06ff0ee5ec7a66a7133974167eeb71">dmaRdDescRet</a>,</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;                   wrFifoDout, wrFifoValid, rdFifoDout, rdFifoValid, addrRamDout, <a class="code" href="classAxiPkg.html#aa83b9167ee431f9d398860112707780c">pause</a>, r) <span class="keywordflow">is</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;      <span class="keywordflow">variable</span> <span class="vhdlchar">v</span>            <span class="vhdlchar">:</span> <span class="vhdlchar">RegType</span>;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;      <span class="keywordflow">variable</span> <span class="vhdlchar">wrReqList</span>    <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">CHAN_COUNT_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="keyword">      --variable descRetList  : slv(DESC_COUNT_C-1 downto 0);</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;      <span class="keywordflow">variable</span> <span class="vhdlchar">descRetValid</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;      <span class="keywordflow">variable</span> <span class="vhdlchar">descIndex</span>    <span class="vhdlchar">:</span> <span class="comment">natural</span>;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;      <span class="keywordflow">variable</span> <span class="vhdlchar">dmaRdReq</span>     <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#ab09f385649f1023d7ad3625ad38a4b47">AxiReadDmaDescReqType</a></span>;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;      <span class="keywordflow">variable</span> <span class="vhdlchar">rdIndex</span>      <span class="vhdlchar">:</span> <span class="comment">natural</span>;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;      <span class="keywordflow">variable</span> <span class="vhdlchar">regCon</span>       <span class="vhdlchar">:</span> <span class="vhdlchar">AxiLiteEndPointType</span>;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="vhdlkeyword">   begin</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="keyword">      -- Latch the current value</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;      <span class="vhdlchar">v</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span>;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="keyword">      -- Clear one shot signals</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;      <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">rdFifoWr</span>    <span class="vhdlchar">:=</span> <span class="vhdllogic">&quot;00&quot;</span>;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;      <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">rdFifoRd</span>    <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;      <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">wrFifoWr</span>    <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;      <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">wrFifoRd</span>    <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;      <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a8db905f5fe3a9209c872be05865a2996">acknowledge</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="keyword">      -----------------------------</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="keyword">      -- Register access</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="keyword">      -----------------------------</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="keyword">      -- Start transaction block</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;      <span class="vhdlchar">axiSlaveWaitTxn</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">intWriteMasters</span><span class="vhdlchar">(</span><span class="vhdlchar">LOC_INDEX_C</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span> <span class="vhdlchar">intReadMasters</span><span class="vhdlchar">(</span><span class="vhdlchar">LOC_INDEX_C</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a80e5574c28ce6fd06510648d63787843">axilWriteSlave</a></span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a22f8db74a5a4c77e7e2767279ca36e7f">axilReadSlave</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;      <span class="vhdlchar">axiSlaveRegister</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;000&quot;</span><span class="vhdlchar">,</span>  <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span>  <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">enable</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;      <span class="vhdlchar">axiSlaveRegisterR</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;000&quot;</span><span class="vhdlchar">,</span>  <span class="vhdllogic"></span><span class="vhdllogic">24</span><span class="vhdlchar">,</span> <span class="vhdlchar">toSlv</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">,</span><span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;<span class="keyword">  -- Version 2 = 2, Version1 = 0</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;      <span class="vhdlchar">axiSlaveRegister</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;004&quot;</span><span class="vhdlchar">,</span>  <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">intEnable</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;      <span class="vhdlchar">axiSlaveRegister</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;008&quot;</span><span class="vhdlchar">,</span>  <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a404a7392d451a2f8134b3c71446f2b6f">contEn</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;      <span class="vhdlchar">axiSlaveRegister</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;00C&quot;</span><span class="vhdlchar">,</span>  <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a4aa0c61033c7516ecb5e178b5c7f89b7">dropEn</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;      <span class="vhdlchar">axiSlaveRegister</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;010&quot;</span><span class="vhdlchar">,</span>  <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">wrBaseAddr</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span>  <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;      <span class="vhdlchar">axiSlaveRegister</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;014&quot;</span><span class="vhdlchar">,</span>  <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">wrBaseAddr</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">32</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;      <span class="vhdlchar">axiSlaveRegister</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;018&quot;</span><span class="vhdlchar">,</span>  <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">rdBaseAddr</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span>  <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;      <span class="vhdlchar">axiSlaveRegister</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;01C&quot;</span><span class="vhdlchar">,</span>  <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">rdBaseAddr</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">32</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;      <span class="vhdlchar">axiSlaveRegister</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;020&quot;</span><span class="vhdlchar">,</span>  <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">fifoReset</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;      <span class="vhdlchar">axiSlaveRegister</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;024&quot;</span><span class="vhdlchar">,</span>  <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">buffBaseAddr</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">32</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;      <span class="vhdlchar">axiSlaveRegister</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;028&quot;</span><span class="vhdlchar">,</span>  <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a90aabc24291de98b3fa87248a937fd4d">maxSize</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;      <span class="vhdlchar">axiSlaveRegister</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;02C&quot;</span><span class="vhdlchar">,</span>  <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a7515ad00d18d459c93e3a788eb238a90">online</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;      <span class="vhdlchar">axiSlaveRegister</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;030&quot;</span><span class="vhdlchar">,</span>  <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a8db905f5fe3a9209c872be05865a2996">acknowledge</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;      <span class="vhdlchar">axiSlaveRegisterR</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;034&quot;</span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">toSlv</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">CHAN_COUNT_G</a></span><span class="vhdlchar">,</span><span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;      <span class="vhdlchar">axiSlaveRegisterR</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;038&quot;</span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">toSlv</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#acf26795e143b17d7064874c4f2637602">DESC_AWIDTH_G</a></span><span class="vhdlchar">,</span><span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;      <span class="vhdlchar">axiSlaveRegister</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;03C&quot;</span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">descCache</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;      <span class="vhdlchar">axiSlaveRegister</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;03C&quot;</span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">buffCache</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;      <span class="vhdlchar">axiSlaveRegister</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;040&quot;</span><span class="vhdlchar">,</span>  <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">fifoDin</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;      <span class="vhdlchar">axiWrDetect</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;040&quot;</span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">rdFifoWr</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;      <span class="vhdlchar">axiSlaveRegister</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;044&quot;</span><span class="vhdlchar">,</span>  <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">fifoDin</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;      <span class="vhdlchar">axiWrDetect</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;044&quot;</span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">rdFifoWr</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;      <span class="vhdlchar">axiSlaveRegister</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;048&quot;</span><span class="vhdlchar">,</span>  <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">fifoDin</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;      <span class="vhdlchar">axiWrDetect</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;048&quot;</span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">wrFifoWr</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;      <span class="vhdlchar">axiSlaveRegister</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;04C&quot;</span><span class="vhdlchar">,</span>  <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">intAckCount</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;      <span class="vhdlchar">axiSlaveRegister</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;04C&quot;</span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">17</span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">intEnable</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;      <span class="vhdlchar">axiWrDetect</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;04C&quot;</span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">intAckEn</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;      <span class="vhdlchar">axiSlaveRegisterR</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;050&quot;</span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">intReqCount</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;      <span class="vhdlchar">axiSlaveRegisterR</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;054&quot;</span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">wrIndex</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;      <span class="vhdlchar">axiSlaveRegisterR</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;058&quot;</span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">rdIndex</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;      <span class="vhdlchar">axiSlaveRegisterR</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;05C&quot;</span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">wrReqMissed</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="keyword">      -- End transaction block</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;      <span class="vhdlchar">axiSlaveDefault</span><span class="vhdlchar">(</span><span class="vhdlchar">regCon</span><span class="vhdlchar">,</span><span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a80e5574c28ce6fd06510648d63787843">axilWriteSlave</a></span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a22f8db74a5a4c77e7e2767279ca36e7f">axilReadSlave</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a07413e6ed44d9e309520c593c352a4d4">AXI_ERROR_RESP_G</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="keyword">      --------------------------------------</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="keyword">      -- Address FIFO Control</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="keyword">      --------------------------------------</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="keyword">      -- Alternate between read and write FIFOs to common address pool</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;      <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">addrFifoSel</span> <span class="vhdlchar">:=</span> <span class="keywordflow">not</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">addrFifoSel</span>;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="keyword">      -- Write pipeline</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">wrFifoRd</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">wrFifoValidDly</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">wrAddr</span>         <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">wrAddrValid</span>    <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">wrFifoValidDly</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="vhdlchar">wrFifoValid</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="keywordflow">not</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">addrFifoSel</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlchar">&amp;</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">wrFifoValidDly</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;         <span class="keywordflow">if</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">wrFifoValidDly</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">wrAddr</span>      <span class="vhdlchar">:=</span> <span class="vhdlchar">addrRamDout</span>;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">wrAddrValid</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;         <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="keyword">      -- Read pipeline</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">rdFifoRd</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">rdFifoValidDly</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">rdAddr</span>         <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">rdAddrValid</span>    <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">rdFifoValidDly</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="vhdlchar">rdFifoValid</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">rdFifoValid</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">addrFifoSel</span><span class="vhdlchar">)</span> <span class="vhdlchar">&amp;</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">rdFifoValidDly</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;         <span class="keywordflow">if</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">rdFifoValidDly</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">rdAddr</span>      <span class="vhdlchar">:=</span> <span class="vhdlchar">addrRamDout</span>;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">rdAddrValid</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;         <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="keyword">      --------------------------------------</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="keyword">      -- Write Descriptor Requests</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="keyword">      --------------------------------------</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="keyword">      -- Clear acks</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;      <span class="keywordflow">for</span> <span class="vhdlchar">i</span> <span class="keywordflow">in</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">CHAN_COUNT_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">loop</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a2b279cfdd20e358cd6d026a61b2b01d2">dmaWrDescAck</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#aaed19ee161f265236ebe3c6dd078fac1">valid</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">loop</span>;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="keyword">      -- Arbitrate</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">wrReqValid</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="keyword">         -- Format requests</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;         <span class="vhdlchar">wrReqList</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;         <span class="keywordflow">for</span> <span class="vhdlchar">i</span> <span class="keywordflow">in</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">CHAN_COUNT_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">loop</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;            <span class="vhdlchar">wrReqList</span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a9cd7e4597e3ee07d45860658adf93083">dmaWrDescReq</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#aaed19ee161f265236ebe3c6dd078fac1">valid</a></span>;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;         <span class="keywordflow">end</span> <span class="keywordflow">loop</span>;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="keyword">         -- Aribrate between requesters</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;         <span class="keywordflow">if</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">enable</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">wrFifoRd</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">wrAddrValid</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;            <span class="vhdlchar">arbitrate</span><span class="vhdlchar">(</span><span class="vhdlchar">wrReqList</span><span class="vhdlchar">,</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">wrReqNum</span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">wrReqNum</span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">wrReqValid</span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">wrReqAcks</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;         <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;         <span class="keywordflow">if</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">enable</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">wrReqMissed</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;         <span class="keywordflow">elsif</span> <span class="vhdlchar">wrReqList</span> <span class="vhdlchar">/=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">and</span> <span class="vhdlchar">wrFifoValid</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">wrReqMissed</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">wrReqMissed</span> <span class="vhdlchar">+</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;         <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="keyword">      -- Valid arbitration result</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;         <span class="keywordflow">for</span> <span class="vhdlchar">i</span> <span class="keywordflow">in</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">CHAN_COUNT_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">loop</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a2b279cfdd20e358cd6d026a61b2b01d2">dmaWrDescAck</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a851fa9fe624caaf1c2cd01a8d743ee8b">address</a></span>              <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">buffBaseAddr</span> <span class="vhdlchar">&amp;</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">wrAddr</span>;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a2b279cfdd20e358cd6d026a61b2b01d2">dmaWrDescAck</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a4aa0c61033c7516ecb5e178b5c7f89b7">dropEn</a></span>               <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a4aa0c61033c7516ecb5e178b5c7f89b7">dropEn</a></span>;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a2b279cfdd20e358cd6d026a61b2b01d2">dmaWrDescAck</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a404a7392d451a2f8134b3c71446f2b6f">contEn</a></span>               <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a404a7392d451a2f8134b3c71446f2b6f">contEn</a></span>; </div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a2b279cfdd20e358cd6d026a61b2b01d2">dmaWrDescAck</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#ae44d2accc9a754d731466e4bfdf6acae">buffId</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">11</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>  <span class="vhdlchar">:=</span> <span class="vhdlchar">wrFifoDout</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">11</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a2b279cfdd20e358cd6d026a61b2b01d2">dmaWrDescAck</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a90aabc24291de98b3fa87248a937fd4d">maxSize</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a90aabc24291de98b3fa87248a937fd4d">maxSize</a></span>;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;         <span class="keywordflow">end</span> <span class="keywordflow">loop</span>;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a2b279cfdd20e358cd6d026a61b2b01d2">dmaWrDescAck</a></span><span class="vhdlchar">(</span><span class="vhdlchar">conv_integer</span><span class="vhdlchar">(</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">wrReqNum</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#aaed19ee161f265236ebe3c6dd078fac1">valid</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">wrFifoRd</span>   <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">wrReqValid</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="keyword">      --------------------------------------</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="keyword">      -- Read/Write Descriptor Returns</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="keyword">      --------------------------------------</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="keyword">      -- Clear acks</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;      <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3d0c9331693bbde4091d3bcbbdc02548">dmaWrDescRetAck</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;      <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#ae7fc33f0f0738fddb8cfc95fe8d9cec1">dmaRdDescRetAck</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="keyword">      -- Axi Cache</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;      <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#a1a53d55edbc61cb0e80a6443c20be6c9">awcache</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">descCache</span>;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="keyword">      -- Reset strobing Signals</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#afb9ec8499202bdfaf5d1f5aa4aedd403">axiWriteSlave</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#a277a581fe6b98566298094f7e2c9afc4">awready</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">or</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#ab590117d70526b60646869f12fc9e8ca">AXI_READY_EN_G</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">false</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#a8662c63d00700f80092b75e2a816402f">awvalid</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#afb9ec8499202bdfaf5d1f5aa4aedd403">axiWriteSlave</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#ac26f63b1b250881a7c1d5fbae68bdb4c">wready</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">or</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#ab590117d70526b60646869f12fc9e8ca">AXI_READY_EN_G</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">false</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#a37c3506c5e294852fb19b83f3a945e54">wvalid</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#af34e4bd7365cc038adb3904dcbf0efd9">wlast</a></span>  <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="keyword">      -- Generate descriptor ring addresses</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;      <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">wrMemAddr</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">wrBaseAddr</span> <span class="vhdlchar">+</span> <span class="vhdlchar">(</span><span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">wrIndex</span> <span class="vhdlchar">&amp;</span> <span class="vhdllogic">&quot;000&quot;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;      <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">rdMemAddr</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">rdBaseAddr</span> <span class="vhdlchar">+</span> <span class="vhdlchar">(</span><span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">rdIndex</span> <span class="vhdlchar">&amp;</span> <span class="vhdllogic">&quot;000&quot;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="keyword">      -- State machine</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;      <span class="keywordflow">case</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">descState</span> <span class="keywordflow">is</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="keyword">         ----------------------------------------------------------------------</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;         <span class="keywordflow">when</span> <span class="vhdlchar">IDLE_S</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="keyword">            -- Format requests</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">descRetList</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;            <span class="keywordflow">for</span> <span class="vhdlchar">i</span> <span class="keywordflow">in</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">CHAN_COUNT_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">loop</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">descRetList</span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">)</span>   <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a93af3f4d89dec86ce3e07d52810c9aad">dmaWrDescRet</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#aaed19ee161f265236ebe3c6dd078fac1">valid</a></span>;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">descRetList</span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">2+1</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#afe06ff0ee5ec7a66a7133974167eeb71">dmaRdDescRet</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#aaed19ee161f265236ebe3c6dd078fac1">valid</a></span>;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">loop</span>;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="keyword">            -- Aribrate between requesters</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">enable</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classAxiPkg.html#aa83b9167ee431f9d398860112707780c">pause</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;               <span class="vhdlchar">arbitrate</span><span class="vhdlchar">(</span><span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">descRetList</span><span class="vhdlchar">,</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">descRetNum</span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">descRetNum</span><span class="vhdlchar">,</span> <span class="vhdlchar">descRetValid</span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">descRetAcks</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="keyword">               -- Valid request</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;               <span class="keywordflow">if</span> <span class="vhdlchar">descRetValid</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;                  <span class="keywordflow">if</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">descRetNum</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;                     <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">descState</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">READ_S</span>;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;                  <span class="keywordflow">else</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;                     <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">descState</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">WRITE_S</span>;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;                  <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;               <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="keyword">         ----------------------------------------------------------------------</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;         <span class="keywordflow">when</span> <span class="vhdlchar">WRITE_S</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">CHAN_COUNT_G</a></span> <span class="vhdlchar">&gt;</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;               <span class="vhdlchar">descIndex</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">conv_integer</span><span class="vhdlchar">(</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">descRetNum</span><span class="vhdlchar">(</span><span class="vhdlchar">DESC_SIZE_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;               <span class="vhdlchar">descIndex</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="keyword">            -- Write address channel</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#ad00510de4fcaade65a819b248804a5ca">awaddr</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">wrMemAddr</span>;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#a8c3cc500ef82102fb6f22c46797650b9">awlen</a></span>  <span class="vhdlchar">:=</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;00&quot;</span>;<span class="keyword"> -- Single transaction</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="keyword">            -- Write data channel</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#af34e4bd7365cc038adb3904dcbf0efd9">wlast</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#a6ab62524c221f1de1525d81ce82eddd3">wstrb</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">resize</span><span class="vhdlchar">(</span><span class="vhdlchar">x</span><span class="keyword">&quot;FF&quot;</span><span class="vhdlchar">,</span><span class="vhdllogic"></span><span class="vhdllogic">128</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="keyword">            -- Descriptor data</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#a959792cd168c87c38c1d2fc54f4a9f1c">wdata</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">56</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a93af3f4d89dec86ce3e07d52810c9aad">dmaWrDescRet</a></span><span class="vhdlchar">(</span><span class="vhdlchar">descIndex</span><span class="vhdlchar">)</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a55dfab20f03653bc5d92131eafb65db5">dest</a></span>;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#a959792cd168c87c38c1d2fc54f4a9f1c">wdata</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">55</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">32</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a93af3f4d89dec86ce3e07d52810c9aad">dmaWrDescRet</a></span><span class="vhdlchar">(</span><span class="vhdlchar">descIndex</span><span class="vhdlchar">)</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#ad7812c74ee6b7c54ce8108252a457a0c">size</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#a959792cd168c87c38c1d2fc54f4a9f1c">wdata</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">24</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a93af3f4d89dec86ce3e07d52810c9aad">dmaWrDescRet</a></span><span class="vhdlchar">(</span><span class="vhdlchar">descIndex</span><span class="vhdlchar">)</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a76f44c62de92881aa46eed152464353a">firstUser</a></span>;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#a959792cd168c87c38c1d2fc54f4a9f1c">wdata</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">16</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a93af3f4d89dec86ce3e07d52810c9aad">dmaWrDescRet</a></span><span class="vhdlchar">(</span><span class="vhdlchar">descIndex</span><span class="vhdlchar">)</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a6fdd0aa6a135422e2027cc7e26cadf55">lastUser</a></span>;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#a959792cd168c87c38c1d2fc54f4a9f1c">wdata</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span>  <span class="vhdllogic"></span><span class="vhdllogic">4</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a93af3f4d89dec86ce3e07d52810c9aad">dmaWrDescRet</a></span><span class="vhdlchar">(</span><span class="vhdlchar">descIndex</span><span class="vhdlchar">)</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#ae44d2accc9a754d731466e4bfdf6acae">buffId</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">11</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#a959792cd168c87c38c1d2fc54f4a9f1c">wdata</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">3</span><span class="vhdlchar">)</span>            <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a93af3f4d89dec86ce3e07d52810c9aad">dmaWrDescRet</a></span><span class="vhdlchar">(</span><span class="vhdlchar">descIndex</span><span class="vhdlchar">)</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a7ce451f81a6bc5969d70e35578a0cd33">continue</a></span>;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#a959792cd168c87c38c1d2fc54f4a9f1c">wdata</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span>  <span class="keywordflow">downto</span>  <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a93af3f4d89dec86ce3e07d52810c9aad">dmaWrDescRet</a></span><span class="vhdlchar">(</span><span class="vhdlchar">descIndex</span><span class="vhdlchar">)</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a59df75346eab7e4141eee71ce16d8f75">result</a></span>;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="keyword">            -- Encoded channel into upper destination bits</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">CHAN_COUNT_G</a></span> <span class="vhdlchar">&gt;</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#a959792cd168c87c38c1d2fc54f4a9f1c">wdata</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic">64-C</span><span class="vhdlchar">HAN_SIZE_C</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">toSlv</span><span class="vhdlchar">(</span><span class="vhdlchar">descIndex</span><span class="vhdlchar">,</span><span class="vhdlchar">CHAN_SIZE_C</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#a8662c63d00700f80092b75e2a816402f">awvalid</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#a37c3506c5e294852fb19b83f3a945e54">wvalid</a></span>  <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">wrIndex</span>   <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">wrIndex</span> <span class="vhdlchar">+</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">descState</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">WAIT_S</span>;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3d0c9331693bbde4091d3bcbbdc02548">dmaWrDescRetAck</a></span><span class="vhdlchar">(</span><span class="vhdlchar">descIndex</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="keyword">         ----------------------------------------------------------------------</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;         <span class="keywordflow">when</span> <span class="vhdlchar">READ_S</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">CHAN_COUNT_G</a></span> <span class="vhdlchar">&gt;</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;               <span class="vhdlchar">descIndex</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">conv_integer</span><span class="vhdlchar">(</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">descRetNum</span><span class="vhdlchar">(</span><span class="vhdlchar">DESC_SIZE_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;               <span class="vhdlchar">descIndex</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="keyword">            -- Write address channel</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#ad00510de4fcaade65a819b248804a5ca">awaddr</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">rdMemAddr</span>;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#a8c3cc500ef82102fb6f22c46797650b9">awlen</a></span>  <span class="vhdlchar">:=</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;00&quot;</span>;<span class="keyword"> -- Single transaction</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="keyword">            -- Write data channel</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#af34e4bd7365cc038adb3904dcbf0efd9">wlast</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#a6ab62524c221f1de1525d81ce82eddd3">wstrb</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">resize</span><span class="vhdlchar">(</span><span class="vhdlchar">x</span><span class="keyword">&quot;FF&quot;</span><span class="vhdlchar">,</span><span class="vhdllogic"></span><span class="vhdllogic">128</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="keyword">            -- Descriptor data</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#a959792cd168c87c38c1d2fc54f4a9f1c">wdata</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">32</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">x</span><span class="vhdllogic">&quot;00000001&quot;</span>;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#a959792cd168c87c38c1d2fc54f4a9f1c">wdata</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">16</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#a959792cd168c87c38c1d2fc54f4a9f1c">wdata</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span>  <span class="vhdllogic"></span><span class="vhdllogic">4</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#afe06ff0ee5ec7a66a7133974167eeb71">dmaRdDescRet</a></span><span class="vhdlchar">(</span><span class="vhdlchar">descIndex</span><span class="vhdlchar">)</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#ae44d2accc9a754d731466e4bfdf6acae">buffId</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">11</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#a959792cd168c87c38c1d2fc54f4a9f1c">wdata</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">3</span><span class="vhdlchar">)</span>            <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#a959792cd168c87c38c1d2fc54f4a9f1c">wdata</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span>  <span class="keywordflow">downto</span>  <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#afe06ff0ee5ec7a66a7133974167eeb71">dmaRdDescRet</a></span><span class="vhdlchar">(</span><span class="vhdlchar">descIndex</span><span class="vhdlchar">)</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a59df75346eab7e4141eee71ce16d8f75">result</a></span>;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#a8662c63d00700f80092b75e2a816402f">awvalid</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#a37c3506c5e294852fb19b83f3a945e54">wvalid</a></span>  <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">rdIndex</span>   <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">rdIndex</span> <span class="vhdlchar">+</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">descState</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">WAIT_S</span>;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#ae7fc33f0f0738fddb8cfc95fe8d9cec1">dmaRdDescRetAck</a></span><span class="vhdlchar">(</span><span class="vhdlchar">descIndex</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="keyword">         ----------------------------------------------------------------------</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;         <span class="keywordflow">when</span> <span class="vhdlchar">WAIT_S</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#a8662c63d00700f80092b75e2a816402f">awvalid</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#a37c3506c5e294852fb19b83f3a945e54">wvalid</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> </div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;               <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#afb9ec8499202bdfaf5d1f5aa4aedd403">axiWriteSlave</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiPkg.html#a33989c6a0893edb0d322707f9af535fa">bvalid</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">or</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#af4bf4d72c1c3ab9c412efeb27ba8b835">ACK_WAIT_BVALID_G</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">FALSE</span> <span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">intReqEn</span>  <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;               <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">descState</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">IDLE_S</span>;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;         <span class="keywordflow">when</span> <span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">descState</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">IDLE_S</span>;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">case</span>;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="keyword">      -- Driver interrupt</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">intReqCount</span> <span class="vhdlchar">/=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#acffe70fe7beacd46a8823ea27154e418">interrupt</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">intEnable</span>;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#acffe70fe7beacd46a8823ea27154e418">interrupt</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;     </div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="keyword">      -- Ack from software</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">intAckEn</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">intAckEn</span>  <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#acffe70fe7beacd46a8823ea27154e418">interrupt</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="keyword">         -- Just in case</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;         <span class="keywordflow">if</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">intAckCount</span> <span class="vhdlchar">&gt;</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">intReqCount</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">intReqCount</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;         <span class="keywordflow">else</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">intReqCount</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">intReqCount</span> <span class="vhdlchar">-</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">intAckCount</span>;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;         <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="keyword">      -- Firmware posted an entry</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;      <span class="keywordflow">elsif</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">intReqEn</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">intReqCount</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">intReqCount</span> <span class="vhdlchar">+</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">intReqEn</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="keyword">      -- Engine disabled</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">enable</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">intAckEn</span>    <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">intReqEn</span>    <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">intReqCount</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#acffe70fe7beacd46a8823ea27154e418">interrupt</a></span>   <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="keyword">      --------------------------------------</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="keyword">      -- Read Descriptor Requests</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="keyword">      --------------------------------------</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="keyword">      -- Clear requests</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;      <span class="keywordflow">for</span> <span class="vhdlchar">i</span> <span class="keywordflow">in</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">CHAN_COUNT_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">loop</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;         <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a61bbf1854baba50ecf685759759768d5">dmaRdDescAck</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a71338c1c9e8724ae1a2ccb49b0338fef">dmaRdDescReq</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#aaed19ee161f265236ebe3c6dd078fac1">valid</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;         <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">loop</span>;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="keyword">      -- Format request</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;      <span class="vhdlchar">dmaRdReq</span>                     <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#ad7f0085115bef6b8523363085db34167">AXI_READ_DMA_DESC_REQ_INIT_C</a></span>;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;      <span class="vhdlchar">dmaRdReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#aaed19ee161f265236ebe3c6dd078fac1">valid</a></span>               <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">rdAddrValid</span>;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;      <span class="vhdlchar">dmaRdReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a851fa9fe624caaf1c2cd01a8d743ee8b">address</a></span>             <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">buffBaseAddr</span> <span class="vhdlchar">&amp;</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">rdAddr</span>;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;      <span class="vhdlchar">dmaRdReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a55dfab20f03653bc5d92131eafb65db5">dest</a></span>                <span class="vhdlchar">:=</span> <span class="vhdlchar">rdFifoDout</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">56</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;      <span class="vhdlchar">dmaRdReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#ad7812c74ee6b7c54ce8108252a457a0c">size</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>   <span class="vhdlchar">:=</span> <span class="vhdlchar">rdFifoDout</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">55</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">32</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;      <span class="vhdlchar">dmaRdReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a76f44c62de92881aa46eed152464353a">firstUser</a></span>           <span class="vhdlchar">:=</span> <span class="vhdlchar">rdFifoDout</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">24</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;      <span class="vhdlchar">dmaRdReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a6fdd0aa6a135422e2027cc7e26cadf55">lastUser</a></span>            <span class="vhdlchar">:=</span> <span class="vhdlchar">rdFifoDout</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">16</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;      <span class="vhdlchar">dmaRdReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#ae44d2accc9a754d731466e4bfdf6acae">buffId</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">11</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">rdFifoDout</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span>  <span class="vhdllogic"></span><span class="vhdllogic">4</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;      <span class="vhdlchar">dmaRdReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a7ce451f81a6bc5969d70e35578a0cd33">continue</a></span>            <span class="vhdlchar">:=</span> <span class="vhdlchar">rdFifoDout</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">3</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="keyword">      -- Upper dest bits select channel</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">CHAN_COUNT_G</a></span> <span class="vhdlchar">&gt;</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;         <span class="vhdlchar">rdIndex</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">conv_integer</span><span class="vhdlchar">(</span><span class="vhdlchar">dmaRdReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a55dfab20f03653bc5d92131eafb65db5">dest</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic">8-C</span><span class="vhdlchar">HAN_SIZE_C</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;         <span class="vhdlchar">dmaRdReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#a55dfab20f03653bc5d92131eafb65db5">dest</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic">8-C</span><span class="vhdlchar">HAN_SIZE_C</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;         <span class="vhdlchar">rdIndex</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="keyword">      -- Pull next entry if we are not waiting for ack on given channel</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">rdFifoRd</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">dmaRdReq</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#aaed19ee161f265236ebe3c6dd078fac1">valid</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a71338c1c9e8724ae1a2ccb49b0338fef">dmaRdDescReq</a></span><span class="vhdlchar">(</span><span class="vhdlchar">rdIndex</span><span class="vhdlchar">)</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDmaPkg.html#aaed19ee161f265236ebe3c6dd078fac1">valid</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a71338c1c9e8724ae1a2ccb49b0338fef">dmaRdDescReq</a></span><span class="vhdlchar">(</span><span class="vhdlchar">rdIndex</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">dmaRdReq</span>;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">rdFifoRd</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="keyword">      --------------------------------------</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">enable</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">wrIndex</span>   <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">rdIndex</span>   <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;      </div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="keyword">      -- Reset      </span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;         <span class="vhdlchar">v</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">REG_INIT_C</span>;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="keyword">      -- Register the variable for next clock cycle      </span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;      <span class="vhdlchar">rin</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">v</span>;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="keyword">      -- Outputs   </span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;      <span class="vhdlchar">intReadSlaves</span><span class="vhdlchar">(</span><span class="vhdlchar">LOC_INDEX_C</span><span class="vhdlchar">)</span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a22f8db74a5a4c77e7e2767279ca36e7f">axilReadSlave</a></span>;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;      <span class="vhdlchar">intWriteSlaves</span><span class="vhdlchar">(</span><span class="vhdlchar">LOC_INDEX_C</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a80e5574c28ce6fd06510648d63787843">axilWriteSlave</a></span>;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a7515ad00d18d459c93e3a788eb238a90">online</a></span>            <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a7515ad00d18d459c93e3a788eb238a90">online</a></span>;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#acffe70fe7beacd46a8823ea27154e418">interrupt</a></span>         <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#acffe70fe7beacd46a8823ea27154e418">interrupt</a></span>;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a8db905f5fe3a9209c872be05865a2996">acknowledge</a></span>       <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a8db905f5fe3a9209c872be05865a2996">acknowledge</a></span>;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a2b279cfdd20e358cd6d026a61b2b01d2">dmaWrDescAck</a></span>      <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a2b279cfdd20e358cd6d026a61b2b01d2">dmaWrDescAck</a></span>;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3d0c9331693bbde4091d3bcbbdc02548">dmaWrDescRetAck</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3d0c9331693bbde4091d3bcbbdc02548">dmaWrDescRetAck</a></span>;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a71338c1c9e8724ae1a2ccb49b0338fef">dmaRdDescReq</a></span>      <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a71338c1c9e8724ae1a2ccb49b0338fef">dmaRdDescReq</a></span>;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#ae7fc33f0f0738fddb8cfc95fe8d9cec1">dmaRdDescRetAck</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#ae7fc33f0f0738fddb8cfc95fe8d9cec1">dmaRdDescRetAck</a></span>;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span>    <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">axiWriteMaster</a></span>;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#ad349ec69d9865fbe5cbb02c5344708c1">axiCache</a></span>          <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">buffCache</span>;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;      </div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">process</span> <span class="vhdlchar">comb</span>;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;   seq : <span class="keywordflow">process</span> (<a class="code" href="classAxiStreamDmaV2Desc.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>) <span class="keywordflow">is</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="vhdlkeyword">   begin</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a></span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;         <span class="vhdlchar">r</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">rin</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classAxiStreamDmaV2Desc.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">process</span> <span class="vhdlchar">seq</span>;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="keywordflow">end</span> <span class="vhdlchar">rtl</span>;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="ttc" id="classFifo_html_a608847e226c256a47ee2713644710553"><div class="ttname"><a href="classFifo.html#a608847e226c256a47ee2713644710553">Fifo.din</a></div><div class="ttdeci">in dinslv(   DATA_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="Fifo_8vhd_source.html#l00052">Fifo.vhd:52</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_a851fa9fe624caaf1c2cd01a8d743ee8b"><div class="ttname"><a href="classAxiDmaPkg.html#a851fa9fe624caaf1c2cd01a8d743ee8b">AxiDmaPkg.address</a></div><div class="ttdeci">slv( 63 downto  0)   address</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00049">AxiDmaPkg.vhd:49</a></div></div>
<div class="ttc" id="classAxiLiteCrossbar_html_a5b8ccb651440669fdcb924f37802a4d4"><div class="ttname"><a href="classAxiLiteCrossbar.html#a5b8ccb651440669fdcb924f37802a4d4">AxiLiteCrossbar.mAxiWriteSlaves</a></div><div class="ttdeci">in mAxiWriteSlavesAxiLiteWriteSlaveArray(   NUM_MASTER_SLOTS_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteCrossbar_8vhd_source.html#l00050">AxiLiteCrossbar.vhd:50</a></div></div>
<div class="ttc" id="classAxiStreamDmaV2Desc_html_a71338c1c9e8724ae1a2ccb49b0338fef"><div class="ttname"><a href="classAxiStreamDmaV2Desc.html#a71338c1c9e8724ae1a2ccb49b0338fef">AxiStreamDmaV2Desc.dmaRdDescReq</a></div><div class="ttdeci">out dmaRdDescReqAxiReadDmaDescReqArray(   CHAN_COUNT_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaV2Desc_8vhd_source.html#l00062">AxiStreamDmaV2Desc.vhd:62</a></div></div>
<div class="ttc" id="classAxiStreamDmaV2Desc_html_ae7fc33f0f0738fddb8cfc95fe8d9cec1"><div class="ttname"><a href="classAxiStreamDmaV2Desc.html#ae7fc33f0f0738fddb8cfc95fe8d9cec1">AxiStreamDmaV2Desc.dmaRdDescRetAck</a></div><div class="ttdeci">out dmaRdDescRetAckslv(   CHAN_COUNT_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaV2Desc_8vhd_source.html#l00065">AxiStreamDmaV2Desc.vhd:65</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a04f1f83bee0e59ff2d1c1890d89b848b"><div class="ttname"><a href="classAxiLitePkg.html#a04f1f83bee0e59ff2d1c1890d89b848b">AxiLitePkg.connectivity</a></div><div class="ttdeci">slv( 15 downto  0)   connectivity</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00199">AxiLitePkg.vhd:199</a></div></div>
<div class="ttc" id="classAxiPkg_html_adb704cf3f5ebef880b49ade8301cd056"><div class="ttname"><a href="classAxiPkg.html#adb704cf3f5ebef880b49ade8301cd056">AxiPkg.AxiCtrlType</a></div><div class="ttdeci">AxiCtrlType</div><div class="ttdef"><b>Definition:</b> <a href="AxiPkg_8vhd_source.html#l00198">AxiPkg.vhd:198</a></div></div>
<div class="ttc" id="classAxiStreamDmaV2Desc_html_ac4846a113db5091362e41049a6e0a221"><div class="ttname"><a href="classAxiStreamDmaV2Desc.html#ac4846a113db5091362e41049a6e0a221">AxiStreamDmaV2Desc.AXI_CONFIG_G</a></div><div class="ttdeci">AXI_CONFIG_GAxiConfigType  :=   AXI_CONFIG_INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaV2Desc_8vhd_source.html#l00040">AxiStreamDmaV2Desc.vhd:40</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_a55dfab20f03653bc5d92131eafb65db5"><div class="ttname"><a href="classAxiDmaPkg.html#a55dfab20f03653bc5d92131eafb65db5">AxiDmaPkg.dest</a></div><div class="ttdeci">slv( 7 downto  0)   dest</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00078">AxiDmaPkg.vhd:78</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a40c045caa696a50802c2bf7473b2e5ce"><div class="ttname"><a href="classAxiDualPortRam.html#a40c045caa696a50802c2bf7473b2e5ce">AxiDualPortRam.addr</a></div><div class="ttdeci">in addrslv(   ADDR_WIDTH_G- 1 downto  0)  :=( others =&gt; '0')</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00060">AxiDualPortRam.vhd:60</a></div></div>
<div class="ttc" id="classAxiStreamDmaV2Desc_html_a3d0c9331693bbde4091d3bcbbdc02548"><div class="ttname"><a href="classAxiStreamDmaV2Desc.html#a3d0c9331693bbde4091d3bcbbdc02548">AxiStreamDmaV2Desc.dmaWrDescRetAck</a></div><div class="ttdeci">out dmaWrDescRetAckslv(   CHAN_COUNT_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaV2Desc_8vhd_source.html#l00060">AxiStreamDmaV2Desc.vhd:60</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_a350ef62a675e3adf4015389752c5ade3"><div class="ttname"><a href="classAxiDmaPkg.html#a350ef62a675e3adf4015389752c5ade3">AxiDmaPkg.AxiWriteDmaDescReqArray</a></div><div class="ttdeci">array(natural range &lt;&gt; ) of AxiWriteDmaDescReqType   AxiWriteDmaDescReqArray</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00168">AxiDmaPkg.vhd:168</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a582da51f37d3a86c3f32993b26b31e51"><div class="ttname"><a href="classAxiLitePkg.html#a582da51f37d3a86c3f32993b26b31e51">AxiLitePkg.AxiLiteWriteSlaveArray</a></div><div class="ttdeci">array(natural range &lt;&gt; ) of AxiLiteWriteSlaveType   AxiLiteWriteSlaveArray</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00164">AxiLitePkg.vhd:164</a></div></div>
<div class="ttc" id="classAxiPkg_html_a37c3506c5e294852fb19b83f3a945e54"><div class="ttname"><a href="classAxiPkg.html#a37c3506c5e294852fb19b83f3a945e54">AxiPkg.wvalid</a></div><div class="ttdeci">sl   wvalid</div><div class="ttdef"><b>Definition:</b> <a href="AxiPkg_8vhd_source.html#l00124">AxiPkg.vhd:124</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_a3a6618c2cd239ab307a65fcb8f65ca94"><div class="ttname"><a href="classAxiDmaPkg.html#a3a6618c2cd239ab307a65fcb8f65ca94">AxiDmaPkg.AxiReadDmaDescRetArray</a></div><div class="ttdeci">array(natural range &lt;&gt; ) of AxiReadDmaDescRetType   AxiReadDmaDescRetArray</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00336">AxiDmaPkg.vhd:336</a></div></div>
<div class="ttc" id="classAxiLiteCrossbar_html_ab70cf707a972b17114a3a9f9275326c3"><div class="ttname"><a href="classAxiLiteCrossbar.html#ab70cf707a972b17114a3a9f9275326c3">AxiLiteCrossbar.mAxiReadSlaves</a></div><div class="ttdeci">in mAxiReadSlavesAxiLiteReadSlaveArray(   NUM_MASTER_SLOTS_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteCrossbar_8vhd_source.html#l00054">AxiLiteCrossbar.vhd:54</a></div></div>
<div class="ttc" id="classAxiPkg_html_a33989c6a0893edb0d322707f9af535fa"><div class="ttname"><a href="classAxiPkg.html#a33989c6a0893edb0d322707f9af535fa">AxiPkg.bvalid</a></div><div class="ttdeci">sl   bvalid</div><div class="ttdef"><b>Definition:</b> <a href="AxiPkg_8vhd_source.html#l00178">AxiPkg.vhd:178</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_a76f44c62de92881aa46eed152464353a"><div class="ttname"><a href="classAxiDmaPkg.html#a76f44c62de92881aa46eed152464353a">AxiDmaPkg.firstUser</a></div><div class="ttdeci">slv( 7 downto  0)   firstUser</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00076">AxiDmaPkg.vhd:76</a></div></div>
<div class="ttc" id="classAxiStreamDmaV2_html_a0a6af6eef40212dbaf130d57ce711256"><div class="ttname"><a href="classAxiStreamDmaV2.html#a0a6af6eef40212dbaf130d57ce711256">AxiStreamDmaV2.ieee</a></div><div class="ttdeci">_library_ ieeeieee</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaV2_8vhd_source.html#l00019">AxiStreamDmaV2.vhd:19</a></div></div>
<div class="ttc" id="classAxiLiteCrossbar_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classAxiLiteCrossbar.html#a67a837684e4f18c2d236ac1d053b419b">AxiLiteCrossbar.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteCrossbar_8vhd_source.html#l00032">AxiLiteCrossbar.vhd:32</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_a94dc9993028d5fa25b6c7f8369b2ee8d"><div class="ttname"><a href="classAxiDmaPkg.html#a94dc9993028d5fa25b6c7f8369b2ee8d">AxiDmaPkg.AxiReadDmaDescReqArray</a></div><div class="ttdeci">array(natural range &lt;&gt; ) of AxiReadDmaDescReqType   AxiReadDmaDescReqArray</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00312">AxiDmaPkg.vhd:312</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a42c10f727efb8e11d46ca10c8020f99f"><div class="ttname"><a href="classAxiLitePkg.html#a42c10f727efb8e11d46ca10c8020f99f">AxiLitePkg.AxiLiteWriteMasterType</a></div><div class="ttdeci">AxiLiteWriteMasterType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00111">AxiLitePkg.vhd:111</a></div></div>
<div class="ttc" id="classStdRtlPkg_html_a520db08c77a39b20e2cf83ef7e5d7a0a"><div class="ttname"><a href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">StdRtlPkg.sl</a></div><div class="ttdeci">std_logic   sl</div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00028">StdRtlPkg.vhd:28</a></div></div>
<div class="ttc" id="classAxiLiteCrossbar_html_a2443a39b7ad3099bd7bbebafcc12896e"><div class="ttname"><a href="classAxiLiteCrossbar.html#a2443a39b7ad3099bd7bbebafcc12896e">AxiLiteCrossbar.NUM_SLAVE_SLOTS_G</a></div><div class="ttdeci">NUM_SLAVE_SLOTS_Gnatural   range  1 to  16:= 4</div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteCrossbar_8vhd_source.html#l00033">AxiLiteCrossbar.vhd:33</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_a37951c139bc137edfc4f526ec2eb7fd7"><div class="ttname"><a href="classAxiDmaPkg.html#a37951c139bc137edfc4f526ec2eb7fd7">AxiDmaPkg.AxiWriteDmaDescAckArray</a></div><div class="ttdeci">array(natural range &lt;&gt; ) of AxiWriteDmaDescAckType   AxiWriteDmaDescAckArray</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00200">AxiDmaPkg.vhd:200</a></div></div>
<div class="ttc" id="classAxiPkg_html_af34e4bd7365cc038adb3904dcbf0efd9"><div class="ttname"><a href="classAxiPkg.html#af34e4bd7365cc038adb3904dcbf0efd9">AxiPkg.wlast</a></div><div class="ttdeci">sl   wlast</div><div class="ttdef"><b>Definition:</b> <a href="AxiPkg_8vhd_source.html#l00123">AxiPkg.vhd:123</a></div></div>
<div class="ttc" id="classAxiPkg_html"><div class="ttname"><a href="classAxiPkg.html">AxiPkg</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiPkg_8vhd_source.html#l00025">AxiPkg.vhd:25</a></div></div>
<div class="ttc" id="classFifo_html_ac9d0fd649bb09079eb97e0431bab5b80"><div class="ttname"><a href="classFifo.html#ac9d0fd649bb09079eb97e0431bab5b80">Fifo.FWFT_EN_G</a></div><div class="ttdeci">FWFT_EN_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="Fifo_8vhd_source.html#l00033">Fifo.vhd:33</a></div></div>
<div class="ttc" id="classAxiPkg_html_a959792cd168c87c38c1d2fc54f4a9f1c"><div class="ttname"><a href="classAxiPkg.html#a959792cd168c87c38c1d2fc54f4a9f1c">AxiPkg.wdata</a></div><div class="ttdeci">slv( 1023 downto  0)   wdata</div><div class="ttdef"><b>Definition:</b> <a href="AxiPkg_8vhd_source.html#l00122">AxiPkg.vhd:122</a></div></div>
<div class="ttc" id="classAxiPkg_html_a8c3cc500ef82102fb6f22c46797650b9"><div class="ttname"><a href="classAxiPkg.html#a8c3cc500ef82102fb6f22c46797650b9">AxiPkg.awlen</a></div><div class="ttdeci">slv( 7 downto  0)   awlen</div><div class="ttdef"><b>Definition:</b> <a href="AxiPkg_8vhd_source.html#l00113">AxiPkg.vhd:113</a></div></div>
<div class="ttc" id="classAxiStreamDmaV2Desc_html_a8cc88283087926e934bb67651263b053"><div class="ttname"><a href="classAxiStreamDmaV2Desc.html#a8cc88283087926e934bb67651263b053">AxiStreamDmaV2Desc.axilWriteMaster</a></div><div class="ttdeci">in axilWriteMasterAxiLiteWriteMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaV2Desc_8vhd_source.html#l00050">AxiStreamDmaV2Desc.vhd:50</a></div></div>
<div class="ttc" id="classAxiStreamDmaV2Desc_html_a2b279cfdd20e358cd6d026a61b2b01d2"><div class="ttname"><a href="classAxiStreamDmaV2Desc.html#a2b279cfdd20e358cd6d026a61b2b01d2">AxiStreamDmaV2Desc.dmaWrDescAck</a></div><div class="ttdeci">out dmaWrDescAckAxiWriteDmaDescAckArray(   CHAN_COUNT_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaV2Desc_8vhd_source.html#l00058">AxiStreamDmaV2Desc.vhd:58</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classAxiDualPortRam.html#a67a837684e4f18c2d236ac1d053b419b">AxiDualPortRam.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00032">AxiDualPortRam.vhd:32</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_a404a7392d451a2f8134b3c71446f2b6f"><div class="ttname"><a href="classAxiDmaPkg.html#a404a7392d451a2f8134b3c71446f2b6f">AxiDmaPkg.contEn</a></div><div class="ttdeci">sl   contEn</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00187">AxiDmaPkg.vhd:187</a></div></div>
<div class="ttc" id="classAxiStreamDmaV2Desc_html"><div class="ttname"><a href="classAxiStreamDmaV2Desc.html">AxiStreamDmaV2Desc</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaV2Desc_8vhd_source.html#l00033">AxiStreamDmaV2Desc.vhd:33</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html"><div class="ttname"><a href="classAxiDualPortRam.html">AxiDualPortRam</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00029">AxiDualPortRam.vhd:29</a></div></div>
<div class="ttc" id="classAxiPkg_html_a277a581fe6b98566298094f7e2c9afc4"><div class="ttname"><a href="classAxiPkg.html#a277a581fe6b98566298094f7e2c9afc4">AxiPkg.awready</a></div><div class="ttdeci">sl   awready</div><div class="ttdef"><b>Definition:</b> <a href="AxiPkg_8vhd_source.html#l00173">AxiPkg.vhd:173</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a3580807ae0fa575fe47dc6704c55e259"><div class="ttname"><a href="classAxiDualPortRam.html#a3580807ae0fa575fe47dc6704c55e259">AxiDualPortRam.dout</a></div><div class="ttdeci">out doutslv(   DATA_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00062">AxiDualPortRam.vhd:62</a></div></div>
<div class="ttc" id="classAxiStreamDmaV2Desc_html_afb9ec8499202bdfaf5d1f5aa4aedd403"><div class="ttname"><a href="classAxiStreamDmaV2Desc.html#afb9ec8499202bdfaf5d1f5aa4aedd403">AxiStreamDmaV2Desc.axiWriteSlave</a></div><div class="ttdeci">in axiWriteSlaveAxiWriteSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaV2Desc_8vhd_source.html#l00070">AxiStreamDmaV2Desc.vhd:70</a></div></div>
<div class="ttc" id="classAxiStreamDmaV2Desc_html_a31dc80165413fddf80ddb1aa9321d3ba"><div class="ttname"><a href="classAxiStreamDmaV2Desc.html#a31dc80165413fddf80ddb1aa9321d3ba">AxiStreamDmaV2Desc.CHAN_COUNT_G</a></div><div class="ttdeci">CHAN_COUNT_Ginteger   range  1 to  16:= 1</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaV2Desc_8vhd_source.html#l00036">AxiStreamDmaV2Desc.vhd:36</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_ac3cd253c7238d2ffd1bb6af10fea1d16"><div class="ttname"><a href="classAxiLitePkg.html#ac3cd253c7238d2ffd1bb6af10fea1d16">AxiLitePkg.AxiLiteReadMasterArray</a></div><div class="ttdeci">array(natural range &lt;&gt; ) of AxiLiteReadMasterType   AxiLiteReadMasterArray</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00077">AxiLitePkg.vhd:77</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a399a775bae9ae4819d5af6838a95e28e"><div class="ttname"><a href="classAxiDualPortRam.html#a399a775bae9ae4819d5af6838a95e28e">AxiDualPortRam.axiRst</a></div><div class="ttdeci">in axiRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00048">AxiDualPortRam.vhd:48</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a2f8fbcbfcbf1d17fe6c996637db29785"><div class="ttname"><a href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">AxiDualPortRam.DATA_WIDTH_G</a></div><div class="ttdeci">DATA_WIDTH_Ginteger  := 32</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00041">AxiDualPortRam.vhd:41</a></div></div>
<div class="ttc" id="classAxiStreamDmaV2Desc_html_a8db905f5fe3a9209c872be05865a2996"><div class="ttname"><a href="classAxiStreamDmaV2Desc.html#a8db905f5fe3a9209c872be05865a2996">AxiStreamDmaV2Desc.acknowledge</a></div><div class="ttdeci">out acknowledgeslv(   CHAN_COUNT_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaV2Desc_8vhd_source.html#l00055">AxiStreamDmaV2Desc.vhd:55</a></div></div>
<div class="ttc" id="classAxiPkg_html_a6ab62524c221f1de1525d81ce82eddd3"><div class="ttname"><a href="classAxiPkg.html#a6ab62524c221f1de1525d81ce82eddd3">AxiPkg.wstrb</a></div><div class="ttdeci">slv( 127 downto  0)   wstrb</div><div class="ttdef"><b>Definition:</b> <a href="AxiPkg_8vhd_source.html#l00126">AxiPkg.vhd:126</a></div></div>
<div class="ttc" id="classAxiLitePkg_html"><div class="ttname"><a href="classAxiLitePkg.html">AxiLitePkg</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00024">AxiLitePkg.vhd:24</a></div></div>
<div class="ttc" id="classAxiPkg_html_afd5387efcd22621b1c84dbd82a69f55f"><div class="ttname"><a href="classAxiPkg.html#afd5387efcd22621b1c84dbd82a69f55f">AxiPkg.AXI_CTRL_UNUSED_C</a></div><div class="ttdeci">AxiCtrlType  :=(pause  =&gt; '0',overflow  =&gt; '0') AXI_CTRL_UNUSED_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiPkg_8vhd_source.html#l00206">AxiPkg.vhd:206</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_ae44d2accc9a754d731466e4bfdf6acae"><div class="ttname"><a href="classAxiDmaPkg.html#ae44d2accc9a754d731466e4bfdf6acae">AxiDmaPkg.buffId</a></div><div class="ttdeci">slv( 15 downto  0)   buffId</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00188">AxiDmaPkg.vhd:188</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_a4aa0c61033c7516ecb5e178b5c7f89b7"><div class="ttname"><a href="classAxiDmaPkg.html#a4aa0c61033c7516ecb5e178b5c7f89b7">AxiDmaPkg.dropEn</a></div><div class="ttdeci">sl   dropEn</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00185">AxiDmaPkg.vhd:185</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a9bf034e350221bf81eabb8c02f222482"><div class="ttname"><a href="classAxiLitePkg.html#a9bf034e350221bf81eabb8c02f222482">AxiLitePkg.baseAddr</a></div><div class="ttdeci">slv( 31 downto  0)   baseAddr</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00197">AxiLitePkg.vhd:197</a></div></div>
<div class="ttc" id="classFifo_html_a400db103e7b52fb031db1b515eeafdaa"><div class="ttname"><a href="classFifo.html#a400db103e7b52fb031db1b515eeafdaa">Fifo.rd_clk</a></div><div class="ttdeci">in rd_clksl  </div><div class="ttdef"><b>Definition:</b> <a href="Fifo_8vhd_source.html#l00061">Fifo.vhd:61</a></div></div>
<div class="ttc" id="classAxiStreamDmaV2Desc_html_a7d8781c632c75ab0fdde6e592fd13d60"><div class="ttname"><a href="classAxiStreamDmaV2Desc.html#a7d8781c632c75ab0fdde6e592fd13d60">AxiStreamDmaV2Desc.axiClk</a></div><div class="ttdeci">in axiClksl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaV2Desc_8vhd_source.html#l00045">AxiStreamDmaV2Desc.vhd:45</a></div></div>
<div class="ttc" id="classFifo_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classFifo.html#a67a837684e4f18c2d236ac1d053b419b">Fifo.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="Fifo_8vhd_source.html#l00028">Fifo.vhd:28</a></div></div>
<div class="ttc" id="classAxiStreamDmaV2Desc_html_a93af3f4d89dec86ce3e07d52810c9aad"><div class="ttname"><a href="classAxiStreamDmaV2Desc.html#a93af3f4d89dec86ce3e07d52810c9aad">AxiStreamDmaV2Desc.dmaWrDescRet</a></div><div class="ttdeci">in dmaWrDescRetAxiWriteDmaDescRetArray(   CHAN_COUNT_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaV2Desc_8vhd_source.html#l00059">AxiStreamDmaV2Desc.vhd:59</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_a59df75346eab7e4141eee71ce16d8f75"><div class="ttname"><a href="classAxiDmaPkg.html#a59df75346eab7e4141eee71ce16d8f75">AxiDmaPkg.result</a></div><div class="ttdeci">slv( 2 downto  0)   result</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00219">AxiDmaPkg.vhd:219</a></div></div>
<div class="ttc" id="classAxiStreamDmaV2Desc_html_afe06ff0ee5ec7a66a7133974167eeb71"><div class="ttname"><a href="classAxiStreamDmaV2Desc.html#afe06ff0ee5ec7a66a7133974167eeb71">AxiStreamDmaV2Desc.dmaRdDescRet</a></div><div class="ttdeci">in dmaRdDescRetAxiReadDmaDescRetArray(   CHAN_COUNT_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaV2Desc_8vhd_source.html#l00064">AxiStreamDmaV2Desc.vhd:64</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_a5d827fd01031790796062a73117289f1"><div class="ttname"><a href="classAxiDmaPkg.html#a5d827fd01031790796062a73117289f1">AxiDmaPkg.AxiWriteDmaDescRetArray</a></div><div class="ttdeci">array(natural range &lt;&gt; ) of AxiWriteDmaDescRetType   AxiWriteDmaDescRetArray</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00236">AxiDmaPkg.vhd:236</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a0536379bc96023d191e8eda45931f500"><div class="ttname"><a href="classAxiLitePkg.html#a0536379bc96023d191e8eda45931f500">AxiLitePkg.axiStatus</a></div><div class="ttdeci">AxiLiteStatusType   axiStatus</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00183">AxiLitePkg.vhd:183</a></div></div>
<div class="ttc" id="classAxiPkg_html_ade3874ae53e580de1d116fd1bcd661ea"><div class="ttname"><a href="classAxiPkg.html#ade3874ae53e580de1d116fd1bcd661ea">AxiPkg.AxiWriteMasterType</a></div><div class="ttdeci">AxiWriteMasterType</div><div class="ttdef"><b>Definition:</b> <a href="AxiPkg_8vhd_source.html#l00108">AxiPkg.vhd:108</a></div></div>
<div class="ttc" id="classAxiLiteCrossbar_html_a7d8781c632c75ab0fdde6e592fd13d60"><div class="ttname"><a href="classAxiLiteCrossbar.html#a7d8781c632c75ab0fdde6e592fd13d60">AxiLiteCrossbar.axiClk</a></div><div class="ttdeci">in axiClksl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteCrossbar_8vhd_source.html#l00039">AxiLiteCrossbar.vhd:39</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_a6fdd0aa6a135422e2027cc7e26cadf55"><div class="ttname"><a href="classAxiDmaPkg.html#a6fdd0aa6a135422e2027cc7e26cadf55">AxiDmaPkg.lastUser</a></div><div class="ttdeci">slv( 7 downto  0)   lastUser</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00077">AxiDmaPkg.vhd:77</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_aface200dd8b1e027c906b9da694bf393"><div class="ttname"><a href="classAxiLitePkg.html#aface200dd8b1e027c906b9da694bf393">AxiLitePkg.AxiLiteCrossbarMasterConfigArray</a></div><div class="ttdeci">array(natural range &lt;&gt; ) of AxiLiteCrossbarMasterConfigType   AxiLiteCrossbarMasterConfigArray</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00202">AxiLitePkg.vhd:202</a></div></div>
<div class="ttc" id="classFifo_html_a04b2b321f81f02681a52c6c7d92ff12e"><div class="ttname"><a href="classFifo.html#a04b2b321f81f02681a52c6c7d92ff12e">Fifo.DATA_WIDTH_G</a></div><div class="ttdeci">DATA_WIDTH_Ginteger   range  1 to ( 2** 24):= 16</div><div class="ttdef"><b>Definition:</b> <a href="Fifo_8vhd_source.html#l00041">Fifo.vhd:41</a></div></div>
<div class="ttc" id="classFifo_html_af8ef8ae6d1b2afb01afa90df5f9e005e"><div class="ttname"><a href="classFifo.html#af8ef8ae6d1b2afb01afa90df5f9e005e">Fifo.wr_clk</a></div><div class="ttdeci">in wr_clksl  </div><div class="ttdef"><b>Definition:</b> <a href="Fifo_8vhd_source.html#l00050">Fifo.vhd:50</a></div></div>
<div class="ttc" id="classAxiLiteCrossbar_html_aff926f2f79e309bdbc1ee1510b0b85d5"><div class="ttname"><a href="classAxiLiteCrossbar.html#aff926f2f79e309bdbc1ee1510b0b85d5">AxiLiteCrossbar.MASTERS_CONFIG_G</a></div><div class="ttdeci">MASTERS_CONFIG_GAxiLiteCrossbarMasterConfigArray  :=   AXIL_XBAR_CFG_DEFAULT_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteCrossbar_8vhd_source.html#l00036">AxiLiteCrossbar.vhd:36</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_ae2978bd958e525c774fd0f4acd011584"><div class="ttname"><a href="classAxiLitePkg.html#ae2978bd958e525c774fd0f4acd011584">AxiLitePkg.writeEnable</a></div><div class="ttdeci">sl   writeEnable</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00167">AxiLitePkg.vhd:167</a></div></div>
<div class="ttc" id="classAxiPkg_html_ac26f63b1b250881a7c1d5fbae68bdb4c"><div class="ttname"><a href="classAxiPkg.html#ac26f63b1b250881a7c1d5fbae68bdb4c">AxiPkg.wready</a></div><div class="ttdeci">sl   wready</div><div class="ttdef"><b>Definition:</b> <a href="AxiPkg_8vhd_source.html#l00175">AxiPkg.vhd:175</a></div></div>
<div class="ttc" id="classAxiLiteCrossbar_html_a56a8af58198080833f49bca2706aada7"><div class="ttname"><a href="classAxiLiteCrossbar.html#a56a8af58198080833f49bca2706aada7">AxiLiteCrossbar.DEC_ERROR_RESP_G</a></div><div class="ttdeci">DEC_ERROR_RESP_Gslv( 1 downto  0)  :=   AXI_RESP_DECERR_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteCrossbar_8vhd_source.html#l00035">AxiLiteCrossbar.vhd:35</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_af5301f308dc850ff6d3b80315d2e644c"><div class="ttname"><a href="classAxiDualPortRam.html#af5301f308dc850ff6d3b80315d2e644c">AxiDualPortRam.axiReadSlave</a></div><div class="ttdeci">out axiReadSlaveAxiLiteReadSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00050">AxiDualPortRam.vhd:50</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a7d8781c632c75ab0fdde6e592fd13d60"><div class="ttname"><a href="classAxiDualPortRam.html#a7d8781c632c75ab0fdde6e592fd13d60">AxiDualPortRam.axiClk</a></div><div class="ttdeci">in axiClksl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00047">AxiDualPortRam.vhd:47</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a46ba5d615619cef3a40e48f9927e24c3"><div class="ttname"><a href="classAxiDualPortRam.html#a46ba5d615619cef3a40e48f9927e24c3">AxiDualPortRam.clk</a></div><div class="ttdeci">in clksl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00055">AxiDualPortRam.vhd:55</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_aaed19ee161f265236ebe3c6dd078fac1"><div class="ttname"><a href="classAxiDmaPkg.html#aaed19ee161f265236ebe3c6dd078fac1">AxiDmaPkg.valid</a></div><div class="ttdeci">sl   valid</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00159">AxiDmaPkg.vhd:159</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_abf08eac4311749af56c8ec14b1903091"><div class="ttname"><a href="classAxiDualPortRam.html#abf08eac4311749af56c8ec14b1903091">AxiDualPortRam.axiWriteMaster</a></div><div class="ttdeci">in axiWriteMasterAxiLiteWriteMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00051">AxiDualPortRam.vhd:51</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a715cc3727e2757db7254b01e98cc31b8"><div class="ttname"><a href="classAxiLitePkg.html#a715cc3727e2757db7254b01e98cc31b8">AxiLitePkg.addrBits</a></div><div class="ttdeci">natural   addrBits</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00198">AxiLitePkg.vhd:198</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a762b446ddef001083e8cfc52dc38385f"><div class="ttname"><a href="classAxiDualPortRam.html#a762b446ddef001083e8cfc52dc38385f">AxiDualPortRam.COMMON_CLK_G</a></div><div class="ttdeci">COMMON_CLK_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00039">AxiDualPortRam.vhd:39</a></div></div>
<div class="ttc" id="classAxiLiteCrossbar_html"><div class="ttname"><a href="classAxiLiteCrossbar.html">AxiLiteCrossbar</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteCrossbar_8vhd_source.html#l00029">AxiLiteCrossbar.vhd:29</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_ad7f0085115bef6b8523363085db34167"><div class="ttname"><a href="classAxiDmaPkg.html#ad7f0085115bef6b8523363085db34167">AxiDmaPkg.AXI_READ_DMA_DESC_REQ_INIT_C</a></div><div class="ttdeci">AxiReadDmaDescReqType  :=(valid  =&gt; '0',address  =&gt;( others =&gt; '0'),buffId  =&gt;( others =&gt; '0'),firstUser  =&gt;( others =&gt; '0'),lastUser  =&gt;( others =&gt; '0'),size  =&gt;( others =&gt; '0'),continue  =&gt; '0',id  =&gt;( others =&gt; '0'),dest  =&gt;( others =&gt; '0')) AXI_READ_DMA_DESC_REQ_INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00300">AxiDmaPkg.vhd:300</a></div></div>
<div class="ttc" id="classAxiPkg_html_a8662c63d00700f80092b75e2a816402f"><div class="ttname"><a href="classAxiPkg.html#a8662c63d00700f80092b75e2a816402f">AxiPkg.awvalid</a></div><div class="ttdeci">sl   awvalid</div><div class="ttdef"><b>Definition:</b> <a href="AxiPkg_8vhd_source.html#l00110">AxiPkg.vhd:110</a></div></div>
<div class="ttc" id="classFifo_html_aa8c0b99c4da49a0e85f6369f29047d02"><div class="ttname"><a href="classFifo.html#aa8c0b99c4da49a0e85f6369f29047d02">Fifo.valid</a></div><div class="ttdeci">out validsl  </div><div class="ttdef"><b>Definition:</b> <a href="Fifo_8vhd_source.html#l00065">Fifo.vhd:65</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a5c3ee3ae5f430fa7656a88e45a3354e4"><div class="ttname"><a href="classAxiLitePkg.html#a5c3ee3ae5f430fa7656a88e45a3354e4">AxiLitePkg.AxiLiteReadMasterType</a></div><div class="ttdeci">AxiLiteReadMasterType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00059">AxiLitePkg.vhd:59</a></div></div>
<div class="ttc" id="classAxiStreamDmaV2Desc_html_aada3e73ee8db4190524295bfa4dff085"><div class="ttname"><a href="classAxiStreamDmaV2Desc.html#aada3e73ee8db4190524295bfa4dff085">AxiStreamDmaV2Desc.axilReadMaster</a></div><div class="ttdeci">in axilReadMasterAxiLiteReadMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaV2Desc_8vhd_source.html#l00048">AxiStreamDmaV2Desc.vhd:48</a></div></div>
<div class="ttc" id="classFifo_html_ab02a7abccc53822c22241ed9c14bf63e"><div class="ttname"><a href="classFifo.html#ab02a7abccc53822c22241ed9c14bf63e">Fifo.rd_en</a></div><div class="ttdeci">in rd_ensl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="Fifo_8vhd_source.html#l00062">Fifo.vhd:62</a></div></div>
<div class="ttc" id="classAxiStreamDmaV2Desc_html_a22f8db74a5a4c77e7e2767279ca36e7f"><div class="ttname"><a href="classAxiStreamDmaV2Desc.html#a22f8db74a5a4c77e7e2767279ca36e7f">AxiStreamDmaV2Desc.axilReadSlave</a></div><div class="ttdeci">out axilReadSlaveAxiLiteReadSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaV2Desc_8vhd_source.html#l00049">AxiStreamDmaV2Desc.vhd:49</a></div></div>
<div class="ttc" id="classAxiLiteCrossbar_html_aa692c8d4d6ff3a72ece47453a5ed37de"><div class="ttname"><a href="classAxiLiteCrossbar.html#aa692c8d4d6ff3a72ece47453a5ed37de">AxiLiteCrossbar.mAxiReadMasters</a></div><div class="ttdeci">out mAxiReadMastersAxiLiteReadMasterArray(   NUM_MASTER_SLOTS_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteCrossbar_8vhd_source.html#l00051">AxiLiteCrossbar.vhd:51</a></div></div>
<div class="ttc" id="classAxiPkg_html_aa83b9167ee431f9d398860112707780c"><div class="ttname"><a href="classAxiPkg.html#aa83b9167ee431f9d398860112707780c">AxiPkg.pause</a></div><div class="ttdeci">sl   pause</div><div class="ttdef"><b>Definition:</b> <a href="AxiPkg_8vhd_source.html#l00199">AxiPkg.vhd:199</a></div></div>
<div class="ttc" id="classAxiPkg_html_acbbdd43b249d3985749da68538c1122a"><div class="ttname"><a href="classAxiPkg.html#acbbdd43b249d3985749da68538c1122a">AxiPkg.AxiConfigType</a></div><div class="ttdeci">AxiConfigType</div><div class="ttdef"><b>Definition:</b> <a href="AxiPkg_8vhd_source.html#l00213">AxiPkg.vhd:213</a></div></div>
<div class="ttc" id="classAxiStreamDmaV2Desc_html_acf26795e143b17d7064874c4f2637602"><div class="ttname"><a href="classAxiStreamDmaV2Desc.html#acf26795e143b17d7064874c4f2637602">AxiStreamDmaV2Desc.DESC_AWIDTH_G</a></div><div class="ttdeci">DESC_AWIDTH_Ginteger   range  4 to  12:= 12</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaV2Desc_8vhd_source.html#l00041">AxiStreamDmaV2Desc.vhd:41</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a3e5c4629cfd94695d9c5949fa356645c"><div class="ttname"><a href="classAxiLitePkg.html#a3e5c4629cfd94695d9c5949fa356645c">AxiLitePkg.AXI_LITE_READ_SLAVE_INIT_C</a></div><div class="ttdeci">AxiLiteReadSlaveType  :=(arready  =&gt; '0',rdata  =&gt;( others =&gt; '0'),rresp  =&gt;( others =&gt; '0'),rvalid  =&gt; '0') AXI_LITE_READ_SLAVE_INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00095">AxiLitePkg.vhd:95</a></div></div>
<div class="ttc" id="classAxiStreamDmaV2Desc_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classAxiStreamDmaV2Desc.html#a67a837684e4f18c2d236ac1d053b419b">AxiStreamDmaV2Desc.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaV2Desc_8vhd_source.html#l00035">AxiStreamDmaV2Desc.vhd:35</a></div></div>
<div class="ttc" id="classAxiStreamDmaV2Desc_html_a61bbf1854baba50ecf685759759768d5"><div class="ttname"><a href="classAxiStreamDmaV2Desc.html#a61bbf1854baba50ecf685759759768d5">AxiStreamDmaV2Desc.dmaRdDescAck</a></div><div class="ttdeci">in dmaRdDescAckslv(   CHAN_COUNT_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaV2Desc_8vhd_source.html#l00063">AxiStreamDmaV2Desc.vhd:63</a></div></div>
<div class="ttc" id="classAxiPkg_html_a3376f9e64c1130f1cb549e8258542265"><div class="ttname"><a href="classAxiPkg.html#a3376f9e64c1130f1cb549e8258542265">AxiPkg.AxiWriteSlaveType</a></div><div class="ttdeci">AxiWriteSlaveType</div><div class="ttdef"><b>Definition:</b> <a href="AxiPkg_8vhd_source.html#l00171">AxiPkg.vhd:171</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_a7ce451f81a6bc5969d70e35578a0cd33"><div class="ttname"><a href="classAxiDmaPkg.html#a7ce451f81a6bc5969d70e35578a0cd33">AxiDmaPkg.continue</a></div><div class="ttdeci">sl   continue</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00218">AxiDmaPkg.vhd:218</a></div></div>
<div class="ttc" id="classFifo_html_a74265af003d7cd4b0443ced520ac6722"><div class="ttname"><a href="classFifo.html#a74265af003d7cd4b0443ced520ac6722">Fifo.GEN_SYNC_FIFO_G</a></div><div class="ttdeci">GEN_SYNC_FIFO_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="Fifo_8vhd_source.html#l00031">Fifo.vhd:31</a></div></div>
<div class="ttc" id="classAxiLiteCrossbar_html_a2725df659f05c0558a7502ffa0afed89"><div class="ttname"><a href="classAxiLiteCrossbar.html#a2725df659f05c0558a7502ffa0afed89">AxiLiteCrossbar.NUM_MASTER_SLOTS_G</a></div><div class="ttdeci">NUM_MASTER_SLOTS_Gnatural   range  1 to  64:= 4</div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteCrossbar_8vhd_source.html#l00034">AxiLiteCrossbar.vhd:34</a></div></div>
<div class="ttc" id="classAxiStreamDmaV2Desc_html_ad349ec69d9865fbe5cbb02c5344708c1"><div class="ttname"><a href="classAxiStreamDmaV2Desc.html#ad349ec69d9865fbe5cbb02c5344708c1">AxiStreamDmaV2Desc.axiCache</a></div><div class="ttdeci">out axiCacheslv( 3 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaV2Desc_8vhd_source.html#l00067">AxiStreamDmaV2Desc.vhd:67</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_ab09f385649f1023d7ad3625ad38a4b47"><div class="ttname"><a href="classAxiDmaPkg.html#ab09f385649f1023d7ad3625ad38a4b47">AxiDmaPkg.AxiReadDmaDescReqType</a></div><div class="ttdeci">AxiReadDmaDescReqType</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00288">AxiDmaPkg.vhd:288</a></div></div>
<div class="ttc" id="classAxiStreamDmaV2Desc_html_a9cd7e4597e3ee07d45860658adf93083"><div class="ttname"><a href="classAxiStreamDmaV2Desc.html#a9cd7e4597e3ee07d45860658adf93083">AxiStreamDmaV2Desc.dmaWrDescReq</a></div><div class="ttdeci">in dmaWrDescReqAxiWriteDmaDescReqArray(   CHAN_COUNT_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaV2Desc_8vhd_source.html#l00057">AxiStreamDmaV2Desc.vhd:57</a></div></div>
<div class="ttc" id="classAxiStreamDmaV2Desc_html_a80e5574c28ce6fd06510648d63787843"><div class="ttname"><a href="classAxiStreamDmaV2Desc.html#a80e5574c28ce6fd06510648d63787843">AxiStreamDmaV2Desc.axilWriteSlave</a></div><div class="ttdeci">out axilWriteSlaveAxiLiteWriteSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaV2Desc_8vhd_source.html#l00051">AxiStreamDmaV2Desc.vhd:51</a></div></div>
<div class="ttc" id="classAxiPkg_html_a1a53d55edbc61cb0e80a6443c20be6c9"><div class="ttname"><a href="classAxiPkg.html#a1a53d55edbc61cb0e80a6443c20be6c9">AxiPkg.awcache</a></div><div class="ttdeci">slv( 3 downto  0)   awcache</div><div class="ttdef"><b>Definition:</b> <a href="AxiPkg_8vhd_source.html#l00118">AxiPkg.vhd:118</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_a89791b80207e60104fa2bd816b34eae3"><div class="ttname"><a href="classAxiDmaPkg.html#a89791b80207e60104fa2bd816b34eae3">AxiDmaPkg.AXI_WRITE_DMA_DESC_ACK_INIT_C</a></div><div class="ttdeci">AxiWriteDmaDescAckType  :=(valid  =&gt; '0',address  =&gt;( others =&gt; '0'),dropEn  =&gt; '0',maxSize  =&gt;( others =&gt; '0'),contEn  =&gt; '0',buffId  =&gt;( others =&gt; '0')) AXI_WRITE_DMA_DESC_ACK_INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00191">AxiDmaPkg.vhd:191</a></div></div>
<div class="ttc" id="classAxiPkg_html_ad00510de4fcaade65a819b248804a5ca"><div class="ttname"><a href="classAxiPkg.html#ad00510de4fcaade65a819b248804a5ca">AxiPkg.awaddr</a></div><div class="ttdeci">slv( 63 downto  0)   awaddr</div><div class="ttdef"><b>Definition:</b> <a href="AxiPkg_8vhd_source.html#l00111">AxiPkg.vhd:111</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_ae5b4897324dec302eaaa23fcb6bed80e"><div class="ttname"><a href="classAxiLitePkg.html#ae5b4897324dec302eaaa23fcb6bed80e">AxiLitePkg.AxiLiteReadSlaveType</a></div><div class="ttdeci">AxiLiteReadSlaveType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00085">AxiLitePkg.vhd:85</a></div></div>
<div class="ttc" id="classFifo_html_a3580807ae0fa575fe47dc6704c55e259"><div class="ttname"><a href="classFifo.html#a3580807ae0fa575fe47dc6704c55e259">Fifo.dout</a></div><div class="ttdeci">out doutslv(   DATA_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="Fifo_8vhd_source.html#l00063">Fifo.vhd:63</a></div></div>
<div class="ttc" id="classFifo_html_afd0039e5a6c54f38982fe7c8fc1c0b08"><div class="ttname"><a href="classFifo.html#afd0039e5a6c54f38982fe7c8fc1c0b08">Fifo.rst</a></div><div class="ttdeci">in rstsl  :=not    RST_POLARITY_G</div><div class="ttdef"><b>Definition:</b> <a href="Fifo_8vhd_source.html#l00048">Fifo.vhd:48</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a314b66b047926d512cfb4f1f83907879"><div class="ttname"><a href="classAxiLitePkg.html#a314b66b047926d512cfb4f1f83907879">AxiLitePkg.AxiLiteWriteMasterArray</a></div><div class="ttdeci">array(natural range &lt;&gt; ) of AxiLiteWriteMasterType   AxiLiteWriteMasterArray</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00136">AxiLitePkg.vhd:136</a></div></div>
<div class="ttc" id="classAxiStreamDmaV2Desc_html_acffe70fe7beacd46a8823ea27154e418"><div class="ttname"><a href="classAxiStreamDmaV2Desc.html#acffe70fe7beacd46a8823ea27154e418">AxiStreamDmaV2Desc.interrupt</a></div><div class="ttdeci">out interruptsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaV2Desc_8vhd_source.html#l00053">AxiStreamDmaV2Desc.vhd:53</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a259ed46e9599b8818b73ef2eb0bcb7e9"><div class="ttname"><a href="classAxiDualPortRam.html#a259ed46e9599b8818b73ef2eb0bcb7e9">AxiDualPortRam.rst</a></div><div class="ttdeci">in rstsl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00059">AxiDualPortRam.vhd:59</a></div></div>
<div class="ttc" id="classAxiStreamDmaV2Desc_html_aaf3656c3b25cb274a621bc0f6adffa07"><div class="ttname"><a href="classAxiStreamDmaV2Desc.html#aaf3656c3b25cb274a621bc0f6adffa07">AxiStreamDmaV2Desc.axiWriteCtrl</a></div><div class="ttdeci">in axiWriteCtrlAxiCtrlType  :=   AXI_CTRL_UNUSED_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaV2Desc_8vhd_source.html#l00071">AxiStreamDmaV2Desc.vhd:71</a></div></div>
<div class="ttc" id="classAxiStreamDmaV2Desc_html_a7b7fab45bd50d942557843fa52a4a2ee"><div class="ttname"><a href="classAxiStreamDmaV2Desc.html#a7b7fab45bd50d942557843fa52a4a2ee">AxiStreamDmaV2Desc.AXIL_BASE_ADDR_G</a></div><div class="ttdeci">AXIL_BASE_ADDR_Gslv( 31 downto  0)  := x&quot;00000000&quot;</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaV2Desc_8vhd_source.html#l00037">AxiStreamDmaV2Desc.vhd:37</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_ad7812c74ee6b7c54ce8108252a457a0c"><div class="ttname"><a href="classAxiDmaPkg.html#ad7812c74ee6b7c54ce8108252a457a0c">AxiDmaPkg.size</a></div><div class="ttdeci">slv( 31 downto  0)   size</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00072">AxiDmaPkg.vhd:72</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_ac847742920ba32301ddc91cf13d6f5fe"><div class="ttname"><a href="classAxiDualPortRam.html#ac847742920ba32301ddc91cf13d6f5fe">AxiDualPortRam.axiReadMaster</a></div><div class="ttdeci">in axiReadMasterAxiLiteReadMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00049">AxiDualPortRam.vhd:49</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_a90aabc24291de98b3fa87248a937fd4d"><div class="ttname"><a href="classAxiDmaPkg.html#a90aabc24291de98b3fa87248a937fd4d">AxiDmaPkg.maxSize</a></div><div class="ttdeci">slv( 31 downto  0)   maxSize</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00050">AxiDmaPkg.vhd:50</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a0eb32e5fab67488b94fb47c9fe42e97f"><div class="ttname"><a href="classAxiDualPortRam.html#a0eb32e5fab67488b94fb47c9fe42e97f">AxiDualPortRam.axiWriteSlave</a></div><div class="ttdeci">out axiWriteSlaveAxiLiteWriteSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00052">AxiDualPortRam.vhd:52</a></div></div>
<div class="ttc" id="classFifo_html_a044e22c333a2863fdd2ea8574ed77879"><div class="ttname"><a href="classFifo.html#a044e22c333a2863fdd2ea8574ed77879">Fifo.ADDR_WIDTH_G</a></div><div class="ttdeci">ADDR_WIDTH_Ginteger   range  4 to  48:= 4</div><div class="ttdef"><b>Definition:</b> <a href="Fifo_8vhd_source.html#l00042">Fifo.vhd:42</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a7b82f6dbdb3167c17e254c9ce0c6ecdc"><div class="ttname"><a href="classAxiLitePkg.html#a7b82f6dbdb3167c17e254c9ce0c6ecdc">AxiLitePkg.AXI_RESP_OK_C</a></div><div class="ttdeci">slv( 1 downto  0)  :=   &quot;00&quot; AXI_RESP_OK_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00031">AxiLitePkg.vhd:31</a></div></div>
<div class="ttc" id="classAxiStreamDmaV2Desc_html_ab590117d70526b60646869f12fc9e8ca"><div class="ttname"><a href="classAxiStreamDmaV2Desc.html#ab590117d70526b60646869f12fc9e8ca">AxiStreamDmaV2Desc.AXI_READY_EN_G</a></div><div class="ttdeci">AXI_READY_EN_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaV2Desc_8vhd_source.html#l00039">AxiStreamDmaV2Desc.vhd:39</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_af5119c0b605c18019332c4a648fa6880"><div class="ttname"><a href="classAxiDualPortRam.html#af5119c0b605c18019332c4a648fa6880">AxiDualPortRam.BRAM_EN_G</a></div><div class="ttdeci">BRAM_EN_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00033">AxiDualPortRam.vhd:33</a></div></div>
<div class="ttc" id="classAxiStreamDmaV2Desc_html_a399a775bae9ae4819d5af6838a95e28e"><div class="ttname"><a href="classAxiStreamDmaV2Desc.html#a399a775bae9ae4819d5af6838a95e28e">AxiStreamDmaV2Desc.axiRst</a></div><div class="ttdeci">in axiRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaV2Desc_8vhd_source.html#l00046">AxiStreamDmaV2Desc.vhd:46</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_aab73e8650e20a2837b0d98526051ee2d"><div class="ttname"><a href="classAxiLitePkg.html#aab73e8650e20a2837b0d98526051ee2d">AxiLitePkg.AxiLiteReadSlaveArray</a></div><div class="ttdeci">array(natural range &lt;&gt; ) of AxiLiteReadSlaveType   AxiLiteReadSlaveArray</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00103">AxiLitePkg.vhd:103</a></div></div>
<div class="ttc" id="classAxiLiteCrossbar_html_afa80f0d9e6230f1122c37db09dfafb1b"><div class="ttname"><a href="classAxiLiteCrossbar.html#afa80f0d9e6230f1122c37db09dfafb1b">AxiLiteCrossbar.mAxiWriteMasters</a></div><div class="ttdeci">out mAxiWriteMastersAxiLiteWriteMasterArray(   NUM_MASTER_SLOTS_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteCrossbar_8vhd_source.html#l00049">AxiLiteCrossbar.vhd:49</a></div></div>
<div class="ttc" id="classStdRtlPkg_html"><div class="ttname"><a href="classStdRtlPkg.html">StdRtlPkg</a></div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00023">StdRtlPkg.vhd:23</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_ae6e34146e5554eb4fc69be116a127bfb"><div class="ttname"><a href="classAxiDualPortRam.html#ae6e34146e5554eb4fc69be116a127bfb">AxiDualPortRam.ADDR_WIDTH_G</a></div><div class="ttdeci">ADDR_WIDTH_Ginteger   range  1 to ( 2** 24):= 5</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00040">AxiDualPortRam.vhd:40</a></div></div>
<div class="ttc" id="classAxiStreamDmaV2Desc_html_a07413e6ed44d9e309520c593c352a4d4"><div class="ttname"><a href="classAxiStreamDmaV2Desc.html#a07413e6ed44d9e309520c593c352a4d4">AxiStreamDmaV2Desc.AXI_ERROR_RESP_G</a></div><div class="ttdeci">AXI_ERROR_RESP_Gslv( 1 downto  0)  :=   AXI_RESP_OK_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaV2Desc_8vhd_source.html#l00038">AxiStreamDmaV2Desc.vhd:38</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a0f2247a6a3e8840e30be089433d9a486"><div class="ttname"><a href="classAxiDualPortRam.html#a0f2247a6a3e8840e30be089433d9a486">AxiDualPortRam.REG_EN_G</a></div><div class="ttdeci">REG_EN_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00034">AxiDualPortRam.vhd:34</a></div></div>
<div class="ttc" id="classAxiPkg_html_a0c47b1305e318a2e7a6e25e42e389267"><div class="ttname"><a href="classAxiPkg.html#a0c47b1305e318a2e7a6e25e42e389267">AxiPkg.AXI_CONFIG_INIT_C</a></div><div class="ttdeci">AxiConfigType  :=axiConfig(ADDR_WIDTH_C =&gt;  32,DATA_BYTES_C =&gt;  4,ID_BITS_C =&gt;  12,LEN_BITS_C =&gt;  4) AXI_CONFIG_INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiPkg_8vhd_source.html#l00227">AxiPkg.vhd:227</a></div></div>
<div class="ttc" id="classArbiterPkg_html"><div class="ttname"><a href="classArbiterPkg.html">ArbiterPkg</a></div><div class="ttdef"><b>Definition:</b> <a href="ArbiterPkg_8vhd_source.html#l00024">ArbiterPkg.vhd:24</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a9d4a0bdd2abc0b62ecf4d2ce5e22a967"><div class="ttname"><a href="classAxiLitePkg.html#a9d4a0bdd2abc0b62ecf4d2ce5e22a967">AxiLitePkg.AxiLiteEndpointType</a></div><div class="ttdeci">AxiLiteEndpointType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00178">AxiLitePkg.vhd:178</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a4557af55e906fafcc45c4111da8f4cf3"><div class="ttname"><a href="classAxiLitePkg.html#a4557af55e906fafcc45c4111da8f4cf3">AxiLitePkg.AXI_LITE_WRITE_SLAVE_INIT_C</a></div><div class="ttdeci">AxiLiteWriteSlaveType  :=(awready  =&gt; '0',wready  =&gt; '0',bresp  =&gt;( others =&gt; '0'),bvalid  =&gt; '0') AXI_LITE_WRITE_SLAVE_INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00156">AxiLitePkg.vhd:156</a></div></div>
<div class="ttc" id="classAxiStreamDmaV2Desc_html_af4bf4d72c1c3ab9c412efeb27ba8b835"><div class="ttname"><a href="classAxiStreamDmaV2Desc.html#af4bf4d72c1c3ab9c412efeb27ba8b835">AxiStreamDmaV2Desc.ACK_WAIT_BVALID_G</a></div><div class="ttdeci">ACK_WAIT_BVALID_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaV2Desc_8vhd_source.html#l00042">AxiStreamDmaV2Desc.vhd:42</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_aadba1252ff7f25e42343ce5b96f1c20a"><div class="ttname"><a href="classAxiLitePkg.html#aadba1252ff7f25e42343ce5b96f1c20a">AxiLitePkg.AxiLiteWriteSlaveType</a></div><div class="ttdeci">AxiLiteWriteSlaveType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00144">AxiLitePkg.vhd:144</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html"><div class="ttname"><a href="classAxiDmaPkg.html">AxiDmaPkg</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00025">AxiDmaPkg.vhd:25</a></div></div>
<div class="ttc" id="classAxiLiteCrossbar_html_aaa3f2a49ba9c27af6fc938205e371307"><div class="ttname"><a href="classAxiLiteCrossbar.html#aaa3f2a49ba9c27af6fc938205e371307">AxiLiteCrossbar.axiClkRst</a></div><div class="ttdeci">in axiClkRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiLiteCrossbar_8vhd_source.html#l00040">AxiLiteCrossbar.vhd:40</a></div></div>
<div class="ttc" id="classFifo_html"><div class="ttname"><a href="classFifo.html">Fifo</a></div><div class="ttdef"><b>Definition:</b> <a href="Fifo_8vhd_source.html#l00026">Fifo.vhd:26</a></div></div>
<div class="ttc" id="classAxiStreamDmaV2Desc_html_a7515ad00d18d459c93e3a788eb238a90"><div class="ttname"><a href="classAxiStreamDmaV2Desc.html#a7515ad00d18d459c93e3a788eb238a90">AxiStreamDmaV2Desc.online</a></div><div class="ttdeci">out onlineslv(   CHAN_COUNT_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaV2Desc_8vhd_source.html#l00054">AxiStreamDmaV2Desc.vhd:54</a></div></div>
<div class="ttc" id="classStdRtlPkg_html_ac9bfc8d5c7862c8d34daeaedb44e1d8a"><div class="ttname"><a href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">StdRtlPkg.slv</a></div><div class="ttdeci">std_logic_vector   slv</div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00029">StdRtlPkg.vhd:29</a></div></div>
<div class="ttc" id="classAxiStreamDmaV2Desc_html_a3f021b6dfd3a7a2c1fb40760e2fddbad"><div class="ttname"><a href="classAxiStreamDmaV2Desc.html#a3f021b6dfd3a7a2c1fb40760e2fddbad">AxiStreamDmaV2Desc.axiWriteMaster</a></div><div class="ttdeci">out axiWriteMasterAxiWriteMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDmaV2Desc_8vhd_source.html#l00069">AxiStreamDmaV2Desc.vhd:69</a></div></div>
<div class="ttc" id="classFifo_html_a421be43cbfb30a3fcf43014ad4443f97"><div class="ttname"><a href="classFifo.html#a421be43cbfb30a3fcf43014ad4443f97">Fifo.wr_en</a></div><div class="ttdeci">in wr_ensl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="Fifo_8vhd_source.html#l00051">Fifo.vhd:51</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_a7f5d46811f4ffee5c621add2f69c01a.html">axi</a></li><li class="navelem"><a class="el" href="dir_6248789d70a2c07f4275d318e7bfc607.html">rtl</a></li><li class="navelem"><a class="el" href="AxiStreamDmaV2Desc_8vhd.html">AxiStreamDmaV2Desc.vhd</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
