 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : MotionEstimator
Version: O-2018.06-SP4
Date   : Sun Dec 20 16:13:40 2020
****************************************

Operating Conditions: ss0p75v125c   Library: saed32hvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: ctl_u/count_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe5/Accumulate_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MotionEstimator    16000                 saed32hvt_ss0p75v125c
  control            8000                  saed32hvt_ss0p75v125c
  PE_9               8000                  saed32hvt_ss0p75v125c
  PE_9_DW01_add_0    ForQA                 saed32hvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (DFFX2_LVT)                      0.00       0.00 r
  ctl_u/count_reg[2]/Q (DFFX2_LVT)                        0.22       0.22 r
  ctl_u/U49/Y (INVX0_LVT)                                 0.09       0.31 f
  ctl_u/U54/Y (INVX0_LVT)                                 0.10       0.40 r
  ctl_u/U44/Y (AO21X1_LVT)                                0.16       0.56 r
  ctl_u/U95/Y (AO21X1_LVT)                                0.20       0.76 r
  ctl_u/S1S2mux[5] (control)                              0.00       0.76 r
  pe_u/S1S2mux[5] (PEtotal)                               0.00       0.76 r
  pe_u/pe5/S1S2mux (PE_9)                                 0.00       0.76 r
  pe_u/pe5/U38/Y (NBUFFX2_LVT)                            0.12       0.88 r
  pe_u/pe5/U80/Y (NBUFFX2_LVT)                            0.12       1.00 r
  pe_u/pe5/U3/Y (MUX21X2_LVT)                             0.22       1.22 f
  pe_u/pe5/U69/Y (INVX0_LVT)                              0.11       1.33 r
  pe_u/pe5/U93/Y (OA21X1_LVT)                             0.14       1.47 r
  pe_u/pe5/U94/Y (AO22X1_LVT)                             0.10       1.56 r
  pe_u/pe5/U63/Y (NAND2X0_LVT)                            0.06       1.63 f
  pe_u/pe5/U37/Y (NAND2X0_LVT)                            0.06       1.68 r
  pe_u/pe5/U65/Y (AND3X1_LVT)                             0.09       1.77 r
  pe_u/pe5/U12/Y (OR3X1_LVT)                              0.09       1.87 r
  pe_u/pe5/U95/Y (OA221X1_LVT)                            0.11       1.97 r
  pe_u/pe5/U51/Y (AO21X1_LVT)                             0.12       2.10 r
  pe_u/pe5/U40/Y (AO22X1_LVT)                             0.14       2.24 r
  pe_u/pe5/U5/Y (MUX21X1_LVT)                             0.14       2.38 r
  pe_u/pe5/add_85/B[0] (PE_9_DW01_add_0)                  0.00       2.38 r
  pe_u/pe5/add_85/U3/Y (AND2X1_LVT)                       0.19       2.57 r
  pe_u/pe5/add_85/U1_1/CO (FADDX1_LVT)                    0.16       2.73 r
  pe_u/pe5/add_85/U1_2/CO (FADDX1_LVT)                    0.16       2.89 r
  pe_u/pe5/add_85/U1_3/CO (FADDX1_LVT)                    0.16       3.06 r
  pe_u/pe5/add_85/U1_4/CO (FADDX1_LVT)                    0.16       3.22 r
  pe_u/pe5/add_85/U1_5/CO (FADDX1_LVT)                    0.16       3.38 r
  pe_u/pe5/add_85/U1_6/CO (FADDX1_LVT)                    0.16       3.55 r
  pe_u/pe5/add_85/U1_7/CO (FADDX1_LVT)                    0.16       3.71 r
  pe_u/pe5/add_85/SUM[8] (PE_9_DW01_add_0)                0.00       3.71 r
  pe_u/pe5/U70/Y (NAND2X0_LVT)                            0.13       3.84 f
  pe_u/pe5/U82/Y (INVX0_LVT)                              0.11       3.95 r
  pe_u/pe5/U61/Y (OR2X2_LVT)                              0.14       4.09 r
  pe_u/pe5/Accumulate_reg[1]/D (DFFX1_LVT)                0.01       4.10 r
  data arrival time                                                  4.10

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (ideal)                             0.00       3.85
  pe_u/pe5/Accumulate_reg[1]/CLK (DFFX1_LVT)              0.00       3.85 r
  library setup time                                     -0.08       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -4.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


  Startpoint: ctl_u/count_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe5/Accumulate_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MotionEstimator    16000                 saed32hvt_ss0p75v125c
  control            8000                  saed32hvt_ss0p75v125c
  PE_9               8000                  saed32hvt_ss0p75v125c
  PE_9_DW01_add_0    ForQA                 saed32hvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (DFFX2_LVT)                      0.00       0.00 r
  ctl_u/count_reg[2]/Q (DFFX2_LVT)                        0.22       0.22 r
  ctl_u/U49/Y (INVX0_LVT)                                 0.09       0.31 f
  ctl_u/U54/Y (INVX0_LVT)                                 0.10       0.40 r
  ctl_u/U44/Y (AO21X1_LVT)                                0.16       0.56 r
  ctl_u/U95/Y (AO21X1_LVT)                                0.20       0.76 r
  ctl_u/S1S2mux[5] (control)                              0.00       0.76 r
  pe_u/S1S2mux[5] (PEtotal)                               0.00       0.76 r
  pe_u/pe5/S1S2mux (PE_9)                                 0.00       0.76 r
  pe_u/pe5/U38/Y (NBUFFX2_LVT)                            0.12       0.88 r
  pe_u/pe5/U80/Y (NBUFFX2_LVT)                            0.12       1.00 r
  pe_u/pe5/U3/Y (MUX21X2_LVT)                             0.22       1.22 f
  pe_u/pe5/U69/Y (INVX0_LVT)                              0.11       1.33 r
  pe_u/pe5/U93/Y (OA21X1_LVT)                             0.14       1.47 r
  pe_u/pe5/U94/Y (AO22X1_LVT)                             0.10       1.56 r
  pe_u/pe5/U63/Y (NAND2X0_LVT)                            0.06       1.63 f
  pe_u/pe5/U37/Y (NAND2X0_LVT)                            0.06       1.68 r
  pe_u/pe5/U65/Y (AND3X1_LVT)                             0.09       1.77 r
  pe_u/pe5/U12/Y (OR3X1_LVT)                              0.09       1.87 r
  pe_u/pe5/U95/Y (OA221X1_LVT)                            0.11       1.97 r
  pe_u/pe5/U51/Y (AO21X1_LVT)                             0.12       2.10 r
  pe_u/pe5/U40/Y (AO22X1_LVT)                             0.14       2.24 r
  pe_u/pe5/U5/Y (MUX21X1_LVT)                             0.14       2.38 r
  pe_u/pe5/add_85/B[0] (PE_9_DW01_add_0)                  0.00       2.38 r
  pe_u/pe5/add_85/U3/Y (AND2X1_LVT)                       0.19       2.57 r
  pe_u/pe5/add_85/U1_1/CO (FADDX1_LVT)                    0.16       2.73 r
  pe_u/pe5/add_85/U1_2/CO (FADDX1_LVT)                    0.16       2.89 r
  pe_u/pe5/add_85/U1_3/CO (FADDX1_LVT)                    0.16       3.06 r
  pe_u/pe5/add_85/U1_4/CO (FADDX1_LVT)                    0.16       3.22 r
  pe_u/pe5/add_85/U1_5/CO (FADDX1_LVT)                    0.16       3.38 r
  pe_u/pe5/add_85/U1_6/CO (FADDX1_LVT)                    0.16       3.55 r
  pe_u/pe5/add_85/U1_7/CO (FADDX1_LVT)                    0.16       3.71 r
  pe_u/pe5/add_85/SUM[8] (PE_9_DW01_add_0)                0.00       3.71 r
  pe_u/pe5/U66/Y (NAND2X0_LVT)                            0.13       3.84 f
  pe_u/pe5/U83/Y (INVX0_LVT)                              0.11       3.95 r
  pe_u/pe5/U59/Y (OR2X2_LVT)                              0.14       4.09 r
  pe_u/pe5/Accumulate_reg[4]/D (DFFX1_LVT)                0.01       4.10 r
  data arrival time                                                  4.10

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (ideal)                             0.00       3.85
  pe_u/pe5/Accumulate_reg[4]/CLK (DFFX1_LVT)              0.00       3.85 r
  library setup time                                     -0.08       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -4.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


  Startpoint: ctl_u/count_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe1/Accumulate_reg[7]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MotionEstimator    16000                 saed32hvt_ss0p75v125c
  control            8000                  saed32hvt_ss0p75v125c
  PE_13              8000                  saed32hvt_ss0p75v125c
  PE_13_DW01_add_0   ForQA                 saed32hvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (DFFX2_LVT)                      0.00       0.00 r
  ctl_u/count_reg[2]/QN (DFFX2_LVT)                       0.14       0.14 f
  ctl_u/U79/Y (INVX0_LVT)                                 0.11       0.26 r
  ctl_u/U140/Y (INVX0_LVT)                                0.08       0.33 f
  ctl_u/U97/Y (AND2X1_LVT)                                0.08       0.42 f
  ctl_u/U74/Y (AND2X1_LVT)                                0.13       0.54 f
  ctl_u/U67/Y (AND2X1_LVT)                                0.12       0.66 f
  ctl_u/U68/Y (INVX0_LVT)                                 0.09       0.76 r
  ctl_u/S1S2mux[1] (control)                              0.00       0.76 r
  pe_u/S1S2mux[1] (PEtotal)                               0.00       0.76 r
  pe_u/pe1/S1S2mux (PE_13)                                0.00       0.76 r
  pe_u/pe1/U73/Y (INVX0_LVT)                              0.08       0.84 f
  pe_u/pe1/U50/Y (INVX0_LVT)                              0.10       0.94 r
  pe_u/pe1/U3/Y (MUX21X2_LVT)                             0.23       1.17 f
  pe_u/pe1/U76/Y (INVX0_LVT)                              0.11       1.28 r
  pe_u/pe1/U89/Y (AO22X1_LVT)                             0.15       1.43 r
  pe_u/pe1/U52/Y (NAND2X0_LVT)                            0.06       1.49 f
  pe_u/pe1/U54/Y (NAND3X0_LVT)                            0.06       1.55 r
  pe_u/pe1/U90/Y (OA221X1_LVT)                            0.11       1.66 r
  pe_u/pe1/U16/Y (OR2X1_LVT)                              0.09       1.75 r
  pe_u/pe1/U39/Y (AND3X1_LVT)                             0.14       1.89 r
  pe_u/pe1/U75/Y (AO21X1_LVT)                             0.08       1.96 r
  pe_u/pe1/U79/Y (AOI22X1_LVT)                            0.13       2.09 f
  pe_u/pe1/U101/Y (MUX21X1_LVT)                           0.21       2.31 r
  pe_u/pe1/add_85/B[0] (PE_13_DW01_add_0)                 0.00       2.31 r
  pe_u/pe1/add_85/U3/Y (AND2X1_LVT)                       0.19       2.50 r
  pe_u/pe1/add_85/U1_1/CO (FADDX1_LVT)                    0.16       2.66 r
  pe_u/pe1/add_85/U1_2/CO (FADDX1_LVT)                    0.16       2.82 r
  pe_u/pe1/add_85/U1_3/CO (FADDX1_LVT)                    0.16       2.98 r
  pe_u/pe1/add_85/U1_4/CO (FADDX1_LVT)                    0.16       3.15 r
  pe_u/pe1/add_85/U1_5/CO (FADDX1_LVT)                    0.16       3.31 r
  pe_u/pe1/add_85/U1_6/CO (FADDX1_LVT)                    0.16       3.48 r
  pe_u/pe1/add_85/U1_7/CO (FADDX1_LVT)                    0.16       3.63 r
  pe_u/pe1/add_85/SUM[8] (PE_13_DW01_add_0)               0.00       3.63 r
  pe_u/pe1/U78/Y (NAND2X0_LVT)                            0.13       3.77 f
  pe_u/pe1/U43/Y (INVX0_LVT)                              0.18       3.95 r
  pe_u/pe1/U59/Y (OR2X2_LVT)                              0.14       4.09 r
  pe_u/pe1/Accumulate_reg[7]/D (DFFX1_LVT)                0.01       4.10 r
  data arrival time                                                  4.10

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (ideal)                             0.00       3.85
  pe_u/pe1/Accumulate_reg[7]/CLK (DFFX1_LVT)              0.00       3.85 r
  library setup time                                     -0.07       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -4.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


  Startpoint: ctl_u/count_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe1/Accumulate_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MotionEstimator    16000                 saed32hvt_ss0p75v125c
  control            8000                  saed32hvt_ss0p75v125c
  PE_13              8000                  saed32hvt_ss0p75v125c
  PE_13_DW01_add_0   ForQA                 saed32hvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (DFFX2_LVT)                      0.00       0.00 r
  ctl_u/count_reg[2]/QN (DFFX2_LVT)                       0.14       0.14 f
  ctl_u/U79/Y (INVX0_LVT)                                 0.11       0.26 r
  ctl_u/U140/Y (INVX0_LVT)                                0.08       0.33 f
  ctl_u/U97/Y (AND2X1_LVT)                                0.08       0.42 f
  ctl_u/U74/Y (AND2X1_LVT)                                0.13       0.54 f
  ctl_u/U67/Y (AND2X1_LVT)                                0.12       0.66 f
  ctl_u/U68/Y (INVX0_LVT)                                 0.09       0.76 r
  ctl_u/S1S2mux[1] (control)                              0.00       0.76 r
  pe_u/S1S2mux[1] (PEtotal)                               0.00       0.76 r
  pe_u/pe1/S1S2mux (PE_13)                                0.00       0.76 r
  pe_u/pe1/U73/Y (INVX0_LVT)                              0.08       0.84 f
  pe_u/pe1/U50/Y (INVX0_LVT)                              0.10       0.94 r
  pe_u/pe1/U3/Y (MUX21X2_LVT)                             0.23       1.17 f
  pe_u/pe1/U76/Y (INVX0_LVT)                              0.11       1.28 r
  pe_u/pe1/U89/Y (AO22X1_LVT)                             0.15       1.43 r
  pe_u/pe1/U52/Y (NAND2X0_LVT)                            0.06       1.49 f
  pe_u/pe1/U54/Y (NAND3X0_LVT)                            0.06       1.55 r
  pe_u/pe1/U90/Y (OA221X1_LVT)                            0.11       1.66 r
  pe_u/pe1/U16/Y (OR2X1_LVT)                              0.09       1.75 r
  pe_u/pe1/U39/Y (AND3X1_LVT)                             0.14       1.89 r
  pe_u/pe1/U75/Y (AO21X1_LVT)                             0.08       1.96 r
  pe_u/pe1/U79/Y (AOI22X1_LVT)                            0.13       2.09 f
  pe_u/pe1/U101/Y (MUX21X1_LVT)                           0.21       2.31 r
  pe_u/pe1/add_85/B[0] (PE_13_DW01_add_0)                 0.00       2.31 r
  pe_u/pe1/add_85/U3/Y (AND2X1_LVT)                       0.19       2.50 r
  pe_u/pe1/add_85/U1_1/CO (FADDX1_LVT)                    0.16       2.66 r
  pe_u/pe1/add_85/U1_2/CO (FADDX1_LVT)                    0.16       2.82 r
  pe_u/pe1/add_85/U1_3/CO (FADDX1_LVT)                    0.16       2.98 r
  pe_u/pe1/add_85/U1_4/CO (FADDX1_LVT)                    0.16       3.15 r
  pe_u/pe1/add_85/U1_5/CO (FADDX1_LVT)                    0.16       3.31 r
  pe_u/pe1/add_85/U1_6/CO (FADDX1_LVT)                    0.16       3.48 r
  pe_u/pe1/add_85/U1_7/CO (FADDX1_LVT)                    0.16       3.63 r
  pe_u/pe1/add_85/SUM[8] (PE_13_DW01_add_0)               0.00       3.63 r
  pe_u/pe1/U78/Y (NAND2X0_LVT)                            0.13       3.77 f
  pe_u/pe1/U43/Y (INVX0_LVT)                              0.18       3.95 r
  pe_u/pe1/U60/Y (OR2X2_LVT)                              0.14       4.09 r
  pe_u/pe1/Accumulate_reg[6]/D (DFFX1_LVT)                0.01       4.10 r
  data arrival time                                                  4.10

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (ideal)                             0.00       3.85
  pe_u/pe1/Accumulate_reg[6]/CLK (DFFX1_LVT)              0.00       3.85 r
  library setup time                                     -0.07       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -4.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


  Startpoint: ctl_u/count_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe1/Accumulate_reg[5]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MotionEstimator    16000                 saed32hvt_ss0p75v125c
  control            8000                  saed32hvt_ss0p75v125c
  PE_13              8000                  saed32hvt_ss0p75v125c
  PE_13_DW01_add_0   ForQA                 saed32hvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (DFFX2_LVT)                      0.00       0.00 r
  ctl_u/count_reg[2]/QN (DFFX2_LVT)                       0.14       0.14 f
  ctl_u/U79/Y (INVX0_LVT)                                 0.11       0.26 r
  ctl_u/U140/Y (INVX0_LVT)                                0.08       0.33 f
  ctl_u/U97/Y (AND2X1_LVT)                                0.08       0.42 f
  ctl_u/U74/Y (AND2X1_LVT)                                0.13       0.54 f
  ctl_u/U67/Y (AND2X1_LVT)                                0.12       0.66 f
  ctl_u/U68/Y (INVX0_LVT)                                 0.09       0.76 r
  ctl_u/S1S2mux[1] (control)                              0.00       0.76 r
  pe_u/S1S2mux[1] (PEtotal)                               0.00       0.76 r
  pe_u/pe1/S1S2mux (PE_13)                                0.00       0.76 r
  pe_u/pe1/U73/Y (INVX0_LVT)                              0.08       0.84 f
  pe_u/pe1/U50/Y (INVX0_LVT)                              0.10       0.94 r
  pe_u/pe1/U3/Y (MUX21X2_LVT)                             0.23       1.17 f
  pe_u/pe1/U76/Y (INVX0_LVT)                              0.11       1.28 r
  pe_u/pe1/U89/Y (AO22X1_LVT)                             0.15       1.43 r
  pe_u/pe1/U52/Y (NAND2X0_LVT)                            0.06       1.49 f
  pe_u/pe1/U54/Y (NAND3X0_LVT)                            0.06       1.55 r
  pe_u/pe1/U90/Y (OA221X1_LVT)                            0.11       1.66 r
  pe_u/pe1/U16/Y (OR2X1_LVT)                              0.09       1.75 r
  pe_u/pe1/U39/Y (AND3X1_LVT)                             0.14       1.89 r
  pe_u/pe1/U75/Y (AO21X1_LVT)                             0.08       1.96 r
  pe_u/pe1/U79/Y (AOI22X1_LVT)                            0.13       2.09 f
  pe_u/pe1/U101/Y (MUX21X1_LVT)                           0.21       2.31 r
  pe_u/pe1/add_85/B[0] (PE_13_DW01_add_0)                 0.00       2.31 r
  pe_u/pe1/add_85/U3/Y (AND2X1_LVT)                       0.19       2.50 r
  pe_u/pe1/add_85/U1_1/CO (FADDX1_LVT)                    0.16       2.66 r
  pe_u/pe1/add_85/U1_2/CO (FADDX1_LVT)                    0.16       2.82 r
  pe_u/pe1/add_85/U1_3/CO (FADDX1_LVT)                    0.16       2.98 r
  pe_u/pe1/add_85/U1_4/CO (FADDX1_LVT)                    0.16       3.15 r
  pe_u/pe1/add_85/U1_5/CO (FADDX1_LVT)                    0.16       3.31 r
  pe_u/pe1/add_85/U1_6/CO (FADDX1_LVT)                    0.16       3.48 r
  pe_u/pe1/add_85/U1_7/CO (FADDX1_LVT)                    0.16       3.63 r
  pe_u/pe1/add_85/SUM[8] (PE_13_DW01_add_0)               0.00       3.63 r
  pe_u/pe1/U78/Y (NAND2X0_LVT)                            0.13       3.77 f
  pe_u/pe1/U44/Y (INVX0_LVT)                              0.18       3.95 r
  pe_u/pe1/U61/Y (OR2X2_LVT)                              0.14       4.09 r
  pe_u/pe1/Accumulate_reg[5]/D (DFFX1_LVT)                0.01       4.10 r
  data arrival time                                                  4.10

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (ideal)                             0.00       3.85
  pe_u/pe1/Accumulate_reg[5]/CLK (DFFX1_LVT)              0.00       3.85 r
  library setup time                                     -0.07       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -4.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


  Startpoint: ctl_u/count_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe1/Accumulate_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MotionEstimator    16000                 saed32hvt_ss0p75v125c
  control            8000                  saed32hvt_ss0p75v125c
  PE_13              8000                  saed32hvt_ss0p75v125c
  PE_13_DW01_add_0   ForQA                 saed32hvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (DFFX2_LVT)                      0.00       0.00 r
  ctl_u/count_reg[2]/QN (DFFX2_LVT)                       0.14       0.14 f
  ctl_u/U79/Y (INVX0_LVT)                                 0.11       0.26 r
  ctl_u/U140/Y (INVX0_LVT)                                0.08       0.33 f
  ctl_u/U97/Y (AND2X1_LVT)                                0.08       0.42 f
  ctl_u/U74/Y (AND2X1_LVT)                                0.13       0.54 f
  ctl_u/U67/Y (AND2X1_LVT)                                0.12       0.66 f
  ctl_u/U68/Y (INVX0_LVT)                                 0.09       0.76 r
  ctl_u/S1S2mux[1] (control)                              0.00       0.76 r
  pe_u/S1S2mux[1] (PEtotal)                               0.00       0.76 r
  pe_u/pe1/S1S2mux (PE_13)                                0.00       0.76 r
  pe_u/pe1/U73/Y (INVX0_LVT)                              0.08       0.84 f
  pe_u/pe1/U50/Y (INVX0_LVT)                              0.10       0.94 r
  pe_u/pe1/U3/Y (MUX21X2_LVT)                             0.23       1.17 f
  pe_u/pe1/U76/Y (INVX0_LVT)                              0.11       1.28 r
  pe_u/pe1/U89/Y (AO22X1_LVT)                             0.15       1.43 r
  pe_u/pe1/U52/Y (NAND2X0_LVT)                            0.06       1.49 f
  pe_u/pe1/U54/Y (NAND3X0_LVT)                            0.06       1.55 r
  pe_u/pe1/U90/Y (OA221X1_LVT)                            0.11       1.66 r
  pe_u/pe1/U16/Y (OR2X1_LVT)                              0.09       1.75 r
  pe_u/pe1/U39/Y (AND3X1_LVT)                             0.14       1.89 r
  pe_u/pe1/U75/Y (AO21X1_LVT)                             0.08       1.96 r
  pe_u/pe1/U79/Y (AOI22X1_LVT)                            0.13       2.09 f
  pe_u/pe1/U101/Y (MUX21X1_LVT)                           0.21       2.31 r
  pe_u/pe1/add_85/B[0] (PE_13_DW01_add_0)                 0.00       2.31 r
  pe_u/pe1/add_85/U3/Y (AND2X1_LVT)                       0.19       2.50 r
  pe_u/pe1/add_85/U1_1/CO (FADDX1_LVT)                    0.16       2.66 r
  pe_u/pe1/add_85/U1_2/CO (FADDX1_LVT)                    0.16       2.82 r
  pe_u/pe1/add_85/U1_3/CO (FADDX1_LVT)                    0.16       2.98 r
  pe_u/pe1/add_85/U1_4/CO (FADDX1_LVT)                    0.16       3.15 r
  pe_u/pe1/add_85/U1_5/CO (FADDX1_LVT)                    0.16       3.31 r
  pe_u/pe1/add_85/U1_6/CO (FADDX1_LVT)                    0.16       3.48 r
  pe_u/pe1/add_85/U1_7/CO (FADDX1_LVT)                    0.16       3.63 r
  pe_u/pe1/add_85/SUM[8] (PE_13_DW01_add_0)               0.00       3.63 r
  pe_u/pe1/U78/Y (NAND2X0_LVT)                            0.13       3.77 f
  pe_u/pe1/U44/Y (INVX0_LVT)                              0.18       3.95 r
  pe_u/pe1/U42/Y (OR2X2_LVT)                              0.14       4.09 r
  pe_u/pe1/Accumulate_reg[1]/D (DFFX1_LVT)                0.01       4.10 r
  data arrival time                                                  4.10

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (ideal)                             0.00       3.85
  pe_u/pe1/Accumulate_reg[1]/CLK (DFFX1_LVT)              0.00       3.85 r
  library setup time                                     -0.07       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -4.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


  Startpoint: ctl_u/count_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe5/Accumulate_reg[7]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MotionEstimator    16000                 saed32hvt_ss0p75v125c
  control            8000                  saed32hvt_ss0p75v125c
  PE_9               8000                  saed32hvt_ss0p75v125c
  PE_9_DW01_add_0    ForQA                 saed32hvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (DFFX2_LVT)                      0.00       0.00 r
  ctl_u/count_reg[2]/Q (DFFX2_LVT)                        0.22       0.22 r
  ctl_u/U49/Y (INVX0_LVT)                                 0.09       0.31 f
  ctl_u/U54/Y (INVX0_LVT)                                 0.10       0.40 r
  ctl_u/U44/Y (AO21X1_LVT)                                0.16       0.56 r
  ctl_u/U95/Y (AO21X1_LVT)                                0.20       0.76 r
  ctl_u/S1S2mux[5] (control)                              0.00       0.76 r
  pe_u/S1S2mux[5] (PEtotal)                               0.00       0.76 r
  pe_u/pe5/S1S2mux (PE_9)                                 0.00       0.76 r
  pe_u/pe5/U38/Y (NBUFFX2_LVT)                            0.12       0.88 r
  pe_u/pe5/U80/Y (NBUFFX2_LVT)                            0.12       1.00 r
  pe_u/pe5/U3/Y (MUX21X2_LVT)                             0.22       1.22 f
  pe_u/pe5/U69/Y (INVX0_LVT)                              0.11       1.33 r
  pe_u/pe5/U93/Y (OA21X1_LVT)                             0.14       1.47 r
  pe_u/pe5/U94/Y (AO22X1_LVT)                             0.10       1.56 r
  pe_u/pe5/U63/Y (NAND2X0_LVT)                            0.06       1.63 f
  pe_u/pe5/U37/Y (NAND2X0_LVT)                            0.06       1.68 r
  pe_u/pe5/U65/Y (AND3X1_LVT)                             0.09       1.77 r
  pe_u/pe5/U12/Y (OR3X1_LVT)                              0.09       1.87 r
  pe_u/pe5/U95/Y (OA221X1_LVT)                            0.11       1.97 r
  pe_u/pe5/U51/Y (AO21X1_LVT)                             0.12       2.10 r
  pe_u/pe5/U40/Y (AO22X1_LVT)                             0.14       2.24 r
  pe_u/pe5/U5/Y (MUX21X1_LVT)                             0.14       2.38 r
  pe_u/pe5/add_85/B[0] (PE_9_DW01_add_0)                  0.00       2.38 r
  pe_u/pe5/add_85/U3/Y (AND2X1_LVT)                       0.19       2.57 r
  pe_u/pe5/add_85/U1_1/CO (FADDX1_LVT)                    0.16       2.73 r
  pe_u/pe5/add_85/U1_2/CO (FADDX1_LVT)                    0.16       2.89 r
  pe_u/pe5/add_85/U1_3/CO (FADDX1_LVT)                    0.16       3.06 r
  pe_u/pe5/add_85/U1_4/CO (FADDX1_LVT)                    0.16       3.22 r
  pe_u/pe5/add_85/U1_5/CO (FADDX1_LVT)                    0.16       3.38 r
  pe_u/pe5/add_85/U1_6/CO (FADDX1_LVT)                    0.16       3.55 r
  pe_u/pe5/add_85/U1_7/CO (FADDX1_LVT)                    0.16       3.71 r
  pe_u/pe5/add_85/SUM[8] (PE_9_DW01_add_0)                0.00       3.71 r
  pe_u/pe5/U66/Y (NAND2X0_LVT)                            0.13       3.84 f
  pe_u/pe5/U83/Y (INVX0_LVT)                              0.11       3.95 r
  pe_u/pe5/U25/Y (OR2X2_LVT)                              0.14       4.09 r
  pe_u/pe5/Accumulate_reg[7]/D (DFFX1_LVT)                0.01       4.10 r
  data arrival time                                                  4.10

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (ideal)                             0.00       3.85
  pe_u/pe5/Accumulate_reg[7]/CLK (DFFX1_LVT)              0.00       3.85 r
  library setup time                                     -0.07       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -4.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


  Startpoint: ctl_u/count_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe5/Accumulate_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MotionEstimator    16000                 saed32hvt_ss0p75v125c
  control            8000                  saed32hvt_ss0p75v125c
  PE_9               8000                  saed32hvt_ss0p75v125c
  PE_9_DW01_add_0    ForQA                 saed32hvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (DFFX2_LVT)                      0.00       0.00 r
  ctl_u/count_reg[2]/Q (DFFX2_LVT)                        0.22       0.22 r
  ctl_u/U49/Y (INVX0_LVT)                                 0.09       0.31 f
  ctl_u/U54/Y (INVX0_LVT)                                 0.10       0.40 r
  ctl_u/U44/Y (AO21X1_LVT)                                0.16       0.56 r
  ctl_u/U95/Y (AO21X1_LVT)                                0.20       0.76 r
  ctl_u/S1S2mux[5] (control)                              0.00       0.76 r
  pe_u/S1S2mux[5] (PEtotal)                               0.00       0.76 r
  pe_u/pe5/S1S2mux (PE_9)                                 0.00       0.76 r
  pe_u/pe5/U38/Y (NBUFFX2_LVT)                            0.12       0.88 r
  pe_u/pe5/U80/Y (NBUFFX2_LVT)                            0.12       1.00 r
  pe_u/pe5/U3/Y (MUX21X2_LVT)                             0.22       1.22 f
  pe_u/pe5/U69/Y (INVX0_LVT)                              0.11       1.33 r
  pe_u/pe5/U93/Y (OA21X1_LVT)                             0.14       1.47 r
  pe_u/pe5/U94/Y (AO22X1_LVT)                             0.10       1.56 r
  pe_u/pe5/U63/Y (NAND2X0_LVT)                            0.06       1.63 f
  pe_u/pe5/U37/Y (NAND2X0_LVT)                            0.06       1.68 r
  pe_u/pe5/U65/Y (AND3X1_LVT)                             0.09       1.77 r
  pe_u/pe5/U12/Y (OR3X1_LVT)                              0.09       1.87 r
  pe_u/pe5/U95/Y (OA221X1_LVT)                            0.11       1.97 r
  pe_u/pe5/U51/Y (AO21X1_LVT)                             0.12       2.10 r
  pe_u/pe5/U40/Y (AO22X1_LVT)                             0.14       2.24 r
  pe_u/pe5/U5/Y (MUX21X1_LVT)                             0.14       2.38 r
  pe_u/pe5/add_85/B[0] (PE_9_DW01_add_0)                  0.00       2.38 r
  pe_u/pe5/add_85/U3/Y (AND2X1_LVT)                       0.19       2.57 r
  pe_u/pe5/add_85/U1_1/CO (FADDX1_LVT)                    0.16       2.73 r
  pe_u/pe5/add_85/U1_2/CO (FADDX1_LVT)                    0.16       2.89 r
  pe_u/pe5/add_85/U1_3/CO (FADDX1_LVT)                    0.16       3.06 r
  pe_u/pe5/add_85/U1_4/CO (FADDX1_LVT)                    0.16       3.22 r
  pe_u/pe5/add_85/U1_5/CO (FADDX1_LVT)                    0.16       3.38 r
  pe_u/pe5/add_85/U1_6/CO (FADDX1_LVT)                    0.16       3.55 r
  pe_u/pe5/add_85/U1_7/CO (FADDX1_LVT)                    0.16       3.71 r
  pe_u/pe5/add_85/SUM[8] (PE_9_DW01_add_0)                0.00       3.71 r
  pe_u/pe5/U70/Y (NAND2X0_LVT)                            0.13       3.84 f
  pe_u/pe5/U82/Y (INVX0_LVT)                              0.11       3.95 r
  pe_u/pe5/U56/Y (OR2X2_LVT)                              0.14       4.09 r
  pe_u/pe5/Accumulate_reg[3]/D (DFFX1_LVT)                0.01       4.10 r
  data arrival time                                                  4.10

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (ideal)                             0.00       3.85
  pe_u/pe5/Accumulate_reg[3]/CLK (DFFX1_LVT)              0.00       3.85 r
  library setup time                                     -0.07       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -4.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


  Startpoint: ctl_u/count_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe6/Accumulate_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MotionEstimator    16000                 saed32hvt_ss0p75v125c
  control            8000                  saed32hvt_ss0p75v125c
  PE_8               8000                  saed32hvt_ss0p75v125c
  PE_8_DW01_add_0    ForQA                 saed32hvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (DFFX2_LVT)                      0.00       0.00 r
  ctl_u/count_reg[2]/Q (DFFX2_LVT)                        0.22       0.22 r
  ctl_u/U49/Y (INVX0_LVT)                                 0.09       0.31 f
  ctl_u/U54/Y (INVX0_LVT)                                 0.10       0.40 r
  ctl_u/U44/Y (AO21X1_LVT)                                0.16       0.56 r
  ctl_u/S1S2mux[6] (control)                              0.00       0.56 r
  pe_u/S1S2mux[6] (PEtotal)                               0.00       0.56 r
  pe_u/pe6/S1S2mux (PE_8)                                 0.00       0.56 r
  pe_u/pe6/U67/Y (INVX0_LVT)                              0.16       0.72 f
  pe_u/pe6/U20/Y (INVX0_LVT)                              0.10       0.82 r
  pe_u/pe6/U68/Y (NBUFFX2_LVT)                            0.14       0.97 r
  pe_u/pe6/U27/Y (MUX21X2_LVT)                            0.22       1.19 f
  pe_u/pe6/U45/Y (NAND3X0_LVT)                            0.11       1.30 r
  pe_u/pe6/U47/Y (NAND2X0_LVT)                            0.08       1.38 f
  pe_u/pe6/U48/Y (NAND2X0_LVT)                            0.11       1.50 r
  pe_u/pe6/U49/Y (NAND4X0_LVT)                            0.09       1.58 f
  pe_u/pe6/U59/Y (AND3X1_LVT)                             0.16       1.74 f
  pe_u/pe6/U75/Y (AO21X1_LVT)                             0.08       1.82 f
  pe_u/pe6/U73/Y (AOI22X1_LVT)                            0.13       1.95 r
  pe_u/pe6/U71/Y (MUX21X1_LVT)                            0.19       2.14 r
  pe_u/pe6/add_85/B[0] (PE_8_DW01_add_0)                  0.00       2.14 r
  pe_u/pe6/add_85/U1/Y (AND2X1_LVT)                       0.19       2.33 r
  pe_u/pe6/add_85/U1_1/CO (FADDX1_LVT)                    0.16       2.49 r
  pe_u/pe6/add_85/U1_2/CO (FADDX1_LVT)                    0.16       2.65 r
  pe_u/pe6/add_85/U1_3/CO (FADDX1_LVT)                    0.16       2.81 r
  pe_u/pe6/add_85/U1_4/CO (FADDX1_LVT)                    0.16       2.98 r
  pe_u/pe6/add_85/U1_5/CO (FADDX1_LVT)                    0.16       3.14 r
  pe_u/pe6/add_85/U1_6/CO (FADDX1_LVT)                    0.16       3.30 r
  pe_u/pe6/add_85/U1_7/CO (FADDX1_LVT)                    0.15       3.46 r
  pe_u/pe6/add_85/SUM[8] (PE_8_DW01_add_0)                0.00       3.46 r
  pe_u/pe6/U97/Y (AND2X1_LVT)                             0.13       3.58 r
  pe_u/pe6/U101/Y (NBUFFX2_HVT)                           0.25       3.84 r
  pe_u/pe6/U85/Y (OR2X1_LVT)                              0.15       3.99 r
  pe_u/pe6/Accumulate_reg[1]/RSTB (DFFSSRX1_LVT)          0.02       4.00 r
  data arrival time                                                  4.00

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (ideal)                             0.00       3.85
  pe_u/pe6/Accumulate_reg[1]/CLK (DFFSSRX1_LVT)           0.00       3.85 r
  library setup time                                     -0.17       3.68
  data required time                                                 3.68
  --------------------------------------------------------------------------
  data required time                                                 3.68
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


  Startpoint: ctl_u/count_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe5/Accumulate_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MotionEstimator    16000                 saed32hvt_ss0p75v125c
  control            8000                  saed32hvt_ss0p75v125c
  PE_9               8000                  saed32hvt_ss0p75v125c
  PE_9_DW01_add_0    ForQA                 saed32hvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (DFFX2_LVT)                      0.00       0.00 r
  ctl_u/count_reg[2]/Q (DFFX2_LVT)                        0.22       0.22 r
  ctl_u/U49/Y (INVX0_LVT)                                 0.09       0.31 f
  ctl_u/U54/Y (INVX0_LVT)                                 0.10       0.40 r
  ctl_u/U44/Y (AO21X1_LVT)                                0.16       0.56 r
  ctl_u/U95/Y (AO21X1_LVT)                                0.20       0.76 r
  ctl_u/S1S2mux[5] (control)                              0.00       0.76 r
  pe_u/S1S2mux[5] (PEtotal)                               0.00       0.76 r
  pe_u/pe5/S1S2mux (PE_9)                                 0.00       0.76 r
  pe_u/pe5/U38/Y (NBUFFX2_LVT)                            0.12       0.88 r
  pe_u/pe5/U80/Y (NBUFFX2_LVT)                            0.12       1.00 r
  pe_u/pe5/U3/Y (MUX21X2_LVT)                             0.22       1.22 f
  pe_u/pe5/U69/Y (INVX0_LVT)                              0.11       1.33 r
  pe_u/pe5/U93/Y (OA21X1_LVT)                             0.14       1.47 r
  pe_u/pe5/U94/Y (AO22X1_LVT)                             0.10       1.56 r
  pe_u/pe5/U63/Y (NAND2X0_LVT)                            0.06       1.63 f
  pe_u/pe5/U37/Y (NAND2X0_LVT)                            0.06       1.68 r
  pe_u/pe5/U65/Y (AND3X1_LVT)                             0.09       1.77 r
  pe_u/pe5/U12/Y (OR3X1_LVT)                              0.09       1.87 r
  pe_u/pe5/U95/Y (OA221X1_LVT)                            0.11       1.97 r
  pe_u/pe5/U51/Y (AO21X1_LVT)                             0.12       2.10 r
  pe_u/pe5/U40/Y (AO22X1_LVT)                             0.14       2.24 r
  pe_u/pe5/U5/Y (MUX21X1_LVT)                             0.18       2.42 f
  pe_u/pe5/add_85/B[0] (PE_9_DW01_add_0)                  0.00       2.42 f
  pe_u/pe5/add_85/U3/Y (AND2X1_LVT)                       0.20       2.62 f
  pe_u/pe5/add_85/U1_1/CO (FADDX1_LVT)                    0.15       2.77 f
  pe_u/pe5/add_85/U1_2/CO (FADDX1_LVT)                    0.16       2.93 f
  pe_u/pe5/add_85/U1_3/CO (FADDX1_LVT)                    0.16       3.09 f
  pe_u/pe5/add_85/U1_4/CO (FADDX1_LVT)                    0.16       3.24 f
  pe_u/pe5/add_85/U1_5/CO (FADDX1_LVT)                    0.16       3.40 f
  pe_u/pe5/add_85/U1_6/CO (FADDX1_LVT)                    0.16       3.57 f
  pe_u/pe5/add_85/U1_7/CO (FADDX1_LVT)                    0.16       3.72 f
  pe_u/pe5/add_85/SUM[8] (PE_9_DW01_add_0)                0.00       3.72 f
  pe_u/pe5/U66/Y (NAND2X0_LVT)                            0.11       3.84 r
  pe_u/pe5/U60/Y (NBUFFX2_LVT)                            0.12       3.96 r
  pe_u/pe5/U29/Y (NAND2X0_LVT)                            0.11       4.07 f
  pe_u/pe5/Accumulate_reg[6]/D (DFFX1_LVT)                0.01       4.08 f
  data arrival time                                                  4.08

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (ideal)                             0.00       3.85
  pe_u/pe5/Accumulate_reg[6]/CLK (DFFX1_LVT)              0.00       3.85 r
  library setup time                                     -0.09       3.76
  data required time                                                 3.76
  --------------------------------------------------------------------------
  data required time                                                 3.76
  data arrival time                                                 -4.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


1
