{
  "name": "core_arch::x86::vpclmulqdq::_mm512_clmulepi64_epi128",
  "safe": false,
  "callees": {
    "core_arch::x86::vpclmulqdq::pclmulqdq_512": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m512i": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::vpclmulqdq::_mm512_clmulepi64_epi128"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/vpclmulqdq.rs:40:1: 43:2",
  "src": "pub fn _mm512_clmulepi64_epi128<const IMM8: i32>(a: __m512i, b: __m512i) -> __m512i {\n    static_assert_uimm_bits!(IMM8, 8);\n    unsafe { pclmulqdq_512(a, b, IMM8 as u8) }\n}",
  "mir": "fn core_arch::x86::vpclmulqdq::_mm512_clmulepi64_epi128(_1: core_arch::x86::__m512i, _2: core_arch::x86::__m512i) -> core_arch::x86::__m512i {\n    let mut _0: core_arch::x86::__m512i;\n    let mut _3: u8;\n    debug a => _1;\n    debug b => _2;\n    bb0: {\n        StorageLive(_3);\n        _3 = IMM8 as u8;\n        _0 = core_arch::x86::vpclmulqdq::pclmulqdq_512(_1, _2, move _3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_3);\n        return;\n    }\n}\n",
  "doc": " Performs a carry-less multiplication of two 64-bit polynomials over the\n finite field GF(2) - in each of the 4 128-bit lanes.\n\n The immediate byte is used for determining which halves of each lane `a` and `b`\n should be used. Immediate bits other than 0 and 4 are ignored.\n All lanes share immediate byte.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_clmulepi64_epi128)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}