#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Nov  3 18:24:22 2022
# Process ID: 17156
# Current directory: D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.runs/synth_1
# Command line: vivado.exe -log intellight_database_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source intellight_database_v1_0.tcl
# Log file: D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.runs/synth_1/intellight_database_v1_0.vds
# Journal file: D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.runs/synth_1\vivado.jou
# Running On: DESKTOP-FRUK6JR, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 6, Host memory: 8532 MB
#-----------------------------------------------------------
source intellight_database_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.cache/ip 
Command: read_checkpoint -auto_incremental -incremental d:/intelligent_traffic_light/ip_repo/edit_intellight_database_v1_0.srcs/utils_1/imports/synth_1/intellight_database_v1_0.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from d:/intelligent_traffic_light/ip_repo/edit_intellight_database_v1_0.srcs/utils_1/imports/synth_1/intellight_database_v1_0.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top intellight_database_v1_0 -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5580
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:99]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:100]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:101]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:102]
WARNING: [Synth 8-6901] identifier 'slv_reg1' is used before its declaration [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:103]
WARNING: [Synth 8-6901] identifier 'slv_reg1' is used before its declaration [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:104]
WARNING: [Synth 8-6901] identifier 'slv_reg2' is used before its declaration [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:105]
WARNING: [Synth 8-6901] identifier 'slv_reg3' is used before its declaration [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:106]
WARNING: [Synth 8-6901] identifier 'slv_reg4' is used before its declaration [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:107]
WARNING: [Synth 8-6901] identifier 'slv_reg5' is used before its declaration [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:108]
WARNING: [Synth 8-6901] identifier 'slv_reg6' is used before its declaration [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:109]
WARNING: [Synth 8-6901] identifier 'slv_reg7' is used before its declaration [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:110]
WARNING: [Synth 8-6901] identifier 'slv_reg8' is used before its declaration [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:111]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1293.469 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'intellight_database_v1_0' [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'intellight_database_v1_0_S00_AXI' [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:4]
	Parameter L_WIDTH bound to: 4 - type: integer 
	Parameter R_WIDTH bound to: 16 - type: integer 
	Parameter Q_WIDTH bound to: 16 - type: integer 
	Parameter CTR_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Acceleratorx' [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/Accelerator.v:12]
	Parameter L_WIDTH bound to: 4 - type: integer 
	Parameter R_WIDTH bound to: 16 - type: integer 
	Parameter Q_WIDTH bound to: 16 - type: integer 
	Parameter CTR_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CU' [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/CU.v:12]
	Parameter R_WIDTH bound to: 16 - type: integer 
	Parameter CTR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfsr' [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/file_arith.v:50]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (0#1) [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/file_arith.v:50]
INFO: [Synth 8-6155] done synthesizing module 'CU' (0#1) [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/CU.v:12]
INFO: [Synth 8-6157] synthesizing module 'MII' [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/MII.v:12]
	Parameter L_WIDTH bound to: 4 - type: integer 
	Parameter Q_WIDTH bound to: 16 - type: integer 
	Parameter R_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wen_decoder' [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/MII.v:117]
	Parameter L_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wen_decoder' (0#1) [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/MII.v:117]
INFO: [Synth 8-6157] synthesizing module 'en_decoder' [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/MII.v:140]
	Parameter L_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'en_decoder' (0#1) [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/MII.v:140]
INFO: [Synth 8-6157] synthesizing module 'data_config' [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/MII.v:157]
	Parameter Q_WIDTH bound to: 16 - type: integer 
	Parameter L_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_config' (0#1) [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/MII.v:157]
INFO: [Synth 8-6155] done synthesizing module 'MII' (0#1) [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/MII.v:12]
INFO: [Synth 8-6157] synthesizing module 'PG' [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/PG.v:12]
	Parameter L_WIDTH bound to: 4 - type: integer 
	Parameter Q_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'max4to1' [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/file_max.v:13]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'max4to1' (0#1) [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/file_max.v:13]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized0' [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/file_arith.v:50]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized0' (0#1) [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/file_arith.v:50]
INFO: [Synth 8-6155] done synthesizing module 'PG' (0#1) [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/PG.v:12]
INFO: [Synth 8-6157] synthesizing module 'QA' [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/QA.v:12]
	Parameter L_WIDTH bound to: 4 - type: integer 
	Parameter Q_WIDTH bound to: 16 - type: integer 
	Parameter R_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mux4to1' [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/file_mux.v:12]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4to1' (0#1) [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/file_mux.v:12]
INFO: [Synth 8-6157] synthesizing module 'multiply' [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/file_arith.v:12]
INFO: [Synth 8-6157] synthesizing module 'r_shift' [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/file_arith.v:35]
INFO: [Synth 8-6155] done synthesizing module 'r_shift' (0#1) [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/file_arith.v:35]
INFO: [Synth 8-6155] done synthesizing module 'multiply' (0#1) [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/file_arith.v:12]
INFO: [Synth 8-6155] done synthesizing module 'QA' (0#1) [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/QA.v:12]
INFO: [Synth 8-6157] synthesizing module 'RD' [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/RD.v:12]
	Parameter L_WIDTH bound to: 4 - type: integer 
	Parameter R_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RD' (0#1) [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/RD.v:12]
INFO: [Synth 8-6157] synthesizing module 'SD' [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/SD.v:13]
	Parameter L_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SD' (0#1) [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/SD.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Acceleratorx' (0#1) [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/Accelerator.v:12]
WARNING: [Synth 8-689] width (1) of port connection 'D_new' does not match port width (64) of module 'Acceleratorx' [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:126]
INFO: [Synth 8-226] default block is never used [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:758]
INFO: [Synth 8-6155] done synthesizing module 'intellight_database_v1_0_S00_AXI' (0#1) [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'intellight_database_v1_0' (0#1) [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0.v:4]
WARNING: [Synth 8-6014] Unused sequential element S_reg5_reg was removed.  [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/MII.v:52]
WARNING: [Synth 8-6014] Unused sequential element S_reg4_reg was removed.  [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/MII.v:52]
WARNING: [Synth 8-6014] Unused sequential element A_reg_reg[3] was removed.  [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/MII.v:67]
WARNING: [Synth 8-6014] Unused sequential element A_reg_reg[4] was removed.  [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/MII.v:67]
WARNING: [Synth 8-6014] Unused sequential element A_reg_reg[5] was removed.  [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/MII.v:67]
WARNING: [Synth 8-6014] Unused sequential element Qmax_reg0_reg was removed.  [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/QA.v:67]
WARNING: [Synth 8-6014] Unused sequential element A_reg0_reg was removed.  [D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.srcs/sources_1/imports/new/SD.v:47]
WARNING: [Synth 8-6014] Unused sequential element slv_reg17_reg was removed.  [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:318]
WARNING: [Synth 8-6014] Unused sequential element slv_reg18_reg was removed.  [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:319]
WARNING: [Synth 8-6014] Unused sequential element slv_reg19_reg was removed.  [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:320]
WARNING: [Synth 8-6014] Unused sequential element slv_reg20_reg was removed.  [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:321]
WARNING: [Synth 8-6014] Unused sequential element slv_reg21_reg was removed.  [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:322]
WARNING: [Synth 8-6014] Unused sequential element slv_reg22_reg was removed.  [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:323]
WARNING: [Synth 8-6014] Unused sequential element slv_reg23_reg was removed.  [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:324]
WARNING: [Synth 8-6014] Unused sequential element slv_reg24_reg was removed.  [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:325]
WARNING: [Synth 8-6014] Unused sequential element slv_reg25_reg was removed.  [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:326]
WARNING: [Synth 8-6014] Unused sequential element slv_reg26_reg was removed.  [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:327]
WARNING: [Synth 8-6014] Unused sequential element slv_reg27_reg was removed.  [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:328]
WARNING: [Synth 8-6014] Unused sequential element slv_reg28_reg was removed.  [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:329]
WARNING: [Synth 8-6014] Unused sequential element slv_reg29_reg was removed.  [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:330]
WARNING: [Synth 8-6014] Unused sequential element slv_reg30_reg was removed.  [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:331]
WARNING: [Synth 8-6014] Unused sequential element slv_reg31_reg was removed.  [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:332]
WARNING: [Synth 8-3848] Net Dnew in module/entity intellight_database_v1_0_S00_AXI does not have driver. [D:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0/hdl/intellight_database_v1_0_S00_AXI.v:23]
WARNING: [Synth 8-7129] Port A[3] in module SD is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module SD is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module RD is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module data_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module data_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module en_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module en_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module wen_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module wen_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module MII is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[63] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[62] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[61] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[60] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[59] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[58] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[57] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[56] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[55] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[54] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[53] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[52] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[51] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[50] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[49] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[48] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[47] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[46] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[45] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[44] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[43] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[42] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[41] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[40] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[39] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[38] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[37] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[36] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[35] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[34] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[33] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[32] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[31] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[30] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[29] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[28] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[27] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[26] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[25] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[24] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[23] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[22] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[21] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[20] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[19] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[18] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[17] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[16] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[15] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[14] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[13] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[12] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[11] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[10] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[9] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[8] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[7] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[6] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[5] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[4] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[3] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[2] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[1] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[0] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1293.469 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1293.469 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1293.469 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'CU'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                  000000000000001 |                            01111
                  S_INIT |                  000000000000010 |                            10000
                    S_L0 |                  000000000000100 |                            00000
                    S_L1 |                  000000000001000 |                            00001
                    S_L2 |                  000000000010000 |                            00010
                    S_L3 |                  000000000100000 |                            00011
                    S_L4 |                  000000001000000 |                            00100
                    S_L5 |                  000000010000000 |                            00101
                    S_L6 |                  000000100000000 |                            00110
                    S_L7 |                  000001000000000 |                            00111
                    S_L8 |                  000010000000000 |                            01000
                    S_L9 |                  000100000000000 |                            01001
                   S_L10 |                  001000000000000 |                            01010
                   S_L11 |                  010000000000000 |                            01011
                  S_DONE |                  100000000000000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'CU'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1293.469 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 4     
	   4 Input   16 Bit       Adders := 2     
	   3 Input    5 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 18    
	               16 Bit    Registers := 21    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 13    
+---Muxes : 
	   4 Input   64 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 32    
	  16 Input   32 Bit        Muxes := 16    
	   2 Input   16 Bit        Muxes := 38    
	   4 Input   16 Bit        Muxes := 1     
	  15 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 18    
	  15 Input    5 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port A[3] in module SD is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module SD is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module RD is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module MII is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[63] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[62] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[61] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[60] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[59] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[58] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[57] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[56] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[55] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[54] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[53] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[52] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[51] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[50] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[49] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[48] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1293.469 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1293.469 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1293.469 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1293.469 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1293.469 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1293.469 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1293.469 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1293.469 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1293.469 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name              | RTL Name                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|intellight_database_v1_0 | intellight_database_v1_0_S00_AXI_inst/accelerator/MII_0/wr_addr_reg[9] | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+-------------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    35|
|3     |LUT1   |     4|
|4     |LUT2   |    41|
|5     |LUT3   |    58|
|6     |LUT4   |   139|
|7     |LUT5   |    17|
|8     |LUT6   |   418|
|9     |MUXF7  |    32|
|10    |SRL16E |     8|
|11    |FDRE   |   750|
|12    |FDSE   |    18|
|13    |IBUF   |   309|
|14    |OBUF   |   118|
|15    |OBUFT  |    64|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------+---------------------------------+------+
|      |Instance                                |Module                           |Cells |
+------+----------------------------------------+---------------------------------+------+
|1     |top                                     |                                 |  2012|
|2     |  intellight_database_v1_0_S00_AXI_inst |intellight_database_v1_0_S00_AXI |  1520|
|3     |    accelerator                         |Acceleratorx                     |   696|
|4     |      CU_0                              |CU                               |   218|
|5     |        rand                            |lfsr                             |    48|
|6     |      MII_0                             |MII                              |    41|
|7     |        decod0                          |wen_decoder                      |     4|
|8     |      PG_0                              |PG                               |   385|
|9     |        max0                            |max4to1                          |   144|
|10    |        rand                            |lfsr__parameterized0             |     5|
|11    |      SD_0                              |SD                               |    52|
+------+----------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1293.469 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 192 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1293.469 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1293.469 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1293.469 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1293.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e6dd6b82
INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 139 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1293.469 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/intelligent_traffic_light/ip_repo/intellight_database/edit_intellight_database_v1_0.runs/synth_1/intellight_database_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file intellight_database_v1_0_utilization_synth.rpt -pb intellight_database_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  3 18:24:55 2022...
