[{"DBLP title": "The Movidius Myriad Architecture's Potential for Scientific Computing.", "DBLP authors": ["Mircea Horea Ionica", "David Gregg"], "year": 2015, "MAG papers": [{"PaperId": 1989831790, "PaperTitle": "the movidius myriad architecture s potential for scientific computing", "Year": 2015, "CitationCount": 41, "EstimatedCitation": 62, "Affiliations": {"trinity college": 2.0}}], "source": "ES"}, {"DBLP title": "Accelerating Application Start-up with Nonvolatile Memory in Android Systems.", "DBLP authors": ["Hyojong Kim", "Hong-Yeol Lim", "Dilan Manatunga", "Hyesoon Kim", "Gi-Ho Park"], "year": 2015, "MAG papers": [{"PaperId": 2000087757, "PaperTitle": "accelerating application start up with nonvolatile memory in android systems", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"georgia institute of technology": 3.0, "sejong university": 2.0}}], "source": "ES"}, {"DBLP title": "The Role of the CPU in Energy-Efficient Mobile Web Browsing.", "DBLP authors": ["Yuhao Zhu", "Matthew Halpern", "Vijay Janapa Reddi"], "year": 2015, "MAG papers": [{"PaperId": 2100516791, "PaperTitle": "the role of the cpu in energy efficient mobile web browsing", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "A Virtualization Solution for BYOD With Dynamic Platform Context Switching.", "DBLP authors": ["Yaozu Dong", "Junjie Mao", "Haibing Guan", "Jian Li", "Yu Chen"], "year": 2015, "MAG papers": [{"PaperId": 1988082618, "PaperTitle": "a virtualization solution for byod with dynamic platform context switching", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"shanghai jiao tong university": 3.0, "tsinghua university": 2.0}}], "source": "ES"}, {"DBLP title": "VulHunter: Toward Discovering Vulnerabilities in Android Applications.", "DBLP authors": ["Chenxiong Qian", "Xiapu Luo", "Yu Le", "Guofei Gu"], "year": 2015, "MAG papers": [{"PaperId": 2057726290, "PaperTitle": "vulhunter toward discovering vulnerabilities in android applications", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"hong kong polytechnic university": 3.0, "texas a m university": 1.0}}], "source": "ES"}, {"DBLP title": "Federal Circuit Speaks Out on Determining RAND Royalties for Standards.", "DBLP authors": ["Richard H. Stern"], "year": 2015, "MAG papers": [{"PaperId": 2024314343, "PaperTitle": "federal circuit speaks out on determining rand royalties for standards", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Networking standards and russell's revisionism (review of, \"Open standards and the digital age: history, ideology, and networks, russel, a.; 2014)[book review].", "DBLP authors": ["Shane Greenstein"], "year": 2015, "MAG papers": [{"PaperId": 1983381331, "PaperTitle": "networking standards and russell s revisionism review of open standards and the digital age history ideology and networks russel a 2014 book review", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"northwestern university": 1.0}}], "source": "ES"}, {"DBLP title": "Sparc64 XIfx: Fujitsu's Next-Generation Processor for High-Performance Computing.", "DBLP authors": ["Toshio Yoshida", "Mikio Hondou", "Takekazu Tabata", "Ryuji Kan", "Naohiro Kiyota", "Hiroyuki Kojima", "Koji Hosoe", "Hiroshi Okano"], "year": 2015, "MAG papers": [{"PaperId": 1976750286, "PaperTitle": "sparc64 xifx fujitsu s next generation processor for high performance computing", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"fujitsu": 8.0}}], "source": "ES"}, {"DBLP title": "Ivy Bridge Server: A Converged Design.", "DBLP authors": ["Irma Esmer Papazian", "Sailesh Kottapalli", "Jeff Baxter", "Jeff Chamberlain", "Geetha Vedaraman", "Brian Morris"], "year": 2015, "MAG papers": [{"PaperId": 2065495706, "PaperTitle": "ivy bridge server a converged design", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"intel": 6.0}}], "source": "ES"}, {"DBLP title": "Intel Atom C2000 Processor Family: Power-Efficient Datacenter Processing.", "DBLP authors": ["Bradley Burres", "Johan van de Groenendaal", "Praveen Mosur", "Jonathan Robinson", "Ian M. Steiner", "Yi-Feng Liu", "Sin S. Tan", "Erik McShane", "Belliappa Kuttanna", "Sridhar Lakshmanamurthy"], "year": 2015, "MAG papers": [{"PaperId": 2043709717, "PaperTitle": "intel atom c2000 processor family power efficient datacenter processing", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"intel": 10.0}}], "source": "ES"}, {"DBLP title": "M7: Oracle's Next-Generation Sparc Processor.", "DBLP authors": ["Kathirgamar Aingaran", "Sumti Jairath", "Georgios K. Konstadinidis", "Serena Leung", "Paul Loewenstein", "Curtis McAllister", "Stephen Phillips", "Zoran Radovic", "Ram Sivaramakrishnan", "David Smentek", "Thomas Wicki"], "year": 2015, "MAG papers": [{"PaperId": 1985743139, "PaperTitle": "m7 oracle s next generation sparc processor", "Year": 2015, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"oracle corporation": 11.0}}], "source": "ES"}, {"DBLP title": "Denver: Nvidia's First 64-bit ARM Processor.", "DBLP authors": ["Darrell Boggs", "Gary Brown", "Nathan Tuck", "K. S. Venkatraman"], "year": 2015, "MAG papers": [{"PaperId": 2079530268, "PaperTitle": "denver nvidia s first 64 bit arm processor", "Year": 2015, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"nvidia": 4.0}}], "source": "ES"}, {"DBLP title": "Always-on Vision Processing Unit for Mobile Applications.", "DBLP authors": ["Brendan Barry", "Cormac Brick", "Fergal Connor", "David Donohoe", "David Moloney", "Richard Richmond", "Martin J. O&aposRiordan", "Vasile Toma"], "year": 2015, "MAG papers": [{"PaperId": 2071879227, "PaperTitle": "always on vision processing unit for mobile applications", "Year": 2015, "CitationCount": 77, "EstimatedCitation": 92, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Goldstrike 1: CoinTerra's First-Generation Cryptocurrency Mining Processor for Bitcoin.", "DBLP authors": ["Javed Barkatullah", "Timo Hanke"], "year": 2015, "MAG papers": [{"PaperId": 1990785016, "PaperTitle": "goldstrike 1 cointerra s first generation cryptocurrency mining processor for bitcoin", "Year": 2015, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Justice Department Agrees IEEE's New RAND Policy Isn't Price Fixing.", "DBLP authors": ["Richard H. Stern"], "year": 2015, "MAG papers": [{"PaperId": 2087303512, "PaperTitle": "justice department agrees ieee s new rand policy isn t price fixing", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Behind the Buzz of Behavioral Data.", "DBLP authors": ["Shane Greenstein"], "year": 2015, "MAG papers": [{"PaperId": 1999058000, "PaperTitle": "behind the buzz of behavioral data", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"northwestern university": 1.0}}], "source": "ES"}, {"DBLP title": "The 2014 Top Picks in Computer Architecture.", "DBLP authors": ["Luis Ceze", "Karin Strauss"], "year": 2015, "MAG papers": [{"PaperId": 1565247743, "PaperTitle": "the 2014 top picks in computer architecture", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of washington": 1.0, "microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "A Reconfigurable Fabric for Accelerating Large-Scale Datacenter Services.", "DBLP authors": ["Andrew Putnam", "Adrian M. Caulfield", "Eric S. Chung", "Derek Chiou", "Kypros Constantinides", "John Demme", "Hadi Esmaeilzadeh", "Jeremy Fowers", "Gopi Prashanth Gopal", "Jan Gray", "Michael Haselman", "Scott Hauck", "Stephen Heil", "Amir Hormati", "Joo-Young Kim", "Sitaram Lanka", "James R. Larus", "Eric Peterson", "Simon Pope", "Aaron Smith", "Jason Thong", "Phillip Yi Xiao", "Doug Burger"], "year": 2015, "MAG papers": [{"PaperId": 2116433835, "PaperTitle": "a reconfigurable fabric for accelerating large scale datacenter services", "Year": 2015, "CitationCount": 34, "EstimatedCitation": 91, "Affiliations": {"university of washington": 1.0, "university of texas at austin": 1.0, "microsoft": 14.0, "google": 1.0, "georgia institute of technology": 1.0, "ecole polytechnique federale de lausanne": 1.0, "columbia university": 1.0, "amazon com": 2.0, "university of waterloo": 1.0}}], "source": "ES"}, {"DBLP title": "A High-Throughput Neural Network Accelerator.", "DBLP authors": ["Tianshi Chen", "Zidong Du", "Ninghui Sun", "Jia Wang", "Chengyong Wu", "Yunji Chen", "Olivier Temam"], "year": 2015, "MAG papers": [{"PaperId": 1801710398, "PaperTitle": "a high throughput neural network accelerator", "Year": 2015, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "The Q100 Database Processing Unit.", "DBLP authors": ["Lisa Wu", "Andrea Lottarini", "Timothy K. Paine", "Martha A. Kim", "Kenneth A. Ross"], "year": 2015, "MAG papers": [{"PaperId": 2126479028, "PaperTitle": "the q100 database processing unit", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"columbia university": 4.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Race Logic: Abusing Hardware Race Conditions to Perform Useful Computation.", "DBLP authors": ["Advait Madhavan", "Timothy Sherwood", "Dmitri B. Strukov"], "year": 2015, "MAG papers": [{"PaperId": 1779838519, "PaperTitle": "race logic abusing hardware race conditions to perform useful computation", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california santa barbara": 3.0}}], "source": "ES"}, {"DBLP title": "The Aladdin Approach to Accelerator Design and Modeling.", "DBLP authors": ["Yakun Sophia Shao", "Brandon Reagen", "Gu-Yeon Wei", "David M. Brooks"], "year": 2015, "MAG papers": [{"PaperId": 2128560305, "PaperTitle": "the aladdin approach to accelerator design and modeling", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"harvard university": 4.0}}], "source": "ES"}, {"DBLP title": "Verifying Correct Microarchitectural Enforcement of Memory Consistency Models.", "DBLP authors": ["Daniel Lustig", "Michael Pellauer", "Margaret Martonosi"], "year": 2015, "MAG papers": [{"PaperId": 1836070858, "PaperTitle": "verifying correct microarchitectural enforcement of memory consistency models", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"intel": 1.0, "princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "PVCoherence: Designing Flat Coherence Protocols for Scalable Verification.", "DBLP authors": ["Meng Zhang", "Jesse D. Bingham", "John Erickson", "Daniel J. Sorin"], "year": 2015, "MAG papers": [{"PaperId": 1627749639, "PaperTitle": "pvcoherence designing flat coherence protocols for scalable verification", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"duke university": 2.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Sharing Incentives and Fair Division for Multiprocessors.", "DBLP authors": ["Seyed Majid Zahedi", "Benjamin C. Lee"], "year": 2015, "MAG papers": [{"PaperId": 1765763830, "PaperTitle": "sharing incentives and fair division for multiprocessors", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"duke university": 2.0}}], "source": "ES"}, {"DBLP title": "Address Translation for Throughput-Oriented Accelerators.", "DBLP authors": ["Bharath Pichai", "Lisa Hsu", "Abhishek Bhattacharjee"], "year": 2015, "MAG papers": [{"PaperId": 2134478227, "PaperTitle": "address translation for throughput oriented accelerators", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"qualcomm": 1.0, "rutgers university": 2.0}}], "source": "ES"}, {"DBLP title": "EOLE: Toward a Practical Implementation of Value Prediction.", "DBLP authors": ["Arthur Perais", "Andr\u00e9 Seznec"], "year": 2015, "MAG papers": [{"PaperId": 1800259027, "PaperTitle": "eole toward a practical implementation of value prediction", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Memory Persistency: Semantics for Byte-Addressable Nonvolatile Memory Technologies.", "DBLP authors": ["Steven Pelley", "Peter M. Chen", "Thomas F. Wenisch"], "year": 2015, "MAG papers": [{"PaperId": 2125563248, "PaperTitle": "memory persistency semantics for byte addressable nonvolatile memory technologies", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "Uncertain<T>: Abstractions for Uncertain Hardware and Software.", "DBLP authors": ["James Bornholt", "Todd Mytkowicz", "Kathryn S. McKinley"], "year": 2015, "MAG papers": [], "source": null}, {"DBLP title": "Scalable Heterogeneous CPU-GPU Computations for Unstructured Tetrahedral Meshes.", "DBLP authors": ["Johannes Langguth", "Mohammed Sourouri", "Glenn Terje Lines", "Scott B. Baden", "Xing Cai"], "year": 2015, "MAG papers": [{"PaperId": 1867807796, "PaperTitle": "scalable heterogeneous cpu gpu computations for unstructured tetrahedral meshes", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"simula research laboratory": 4.0, "university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "Enabling Portable Optimizations of Data Placement on GPU.", "DBLP authors": ["Guoyang Chen", "Bo Wu", "Dong Li", "Xipeng Shen"], "year": 2015, "MAG papers": [{"PaperId": 2095908137, "PaperTitle": "enabling portable optimizations of data placement on gpu", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"north carolina state university": 2.0, "colorado school of mines": 1.0, "university of california merced": 1.0}}], "source": "ES"}, {"DBLP title": "Achieving Exascale Capabilities through Heterogeneous Computing.", "DBLP authors": ["Michael J. Schulte", "Mike Ignatowski", "Gabriel H. Loh", "Bradford M. Beckmann", "William C. Brantley", "Sudhanva Gurumurthi", "Nuwan Jayasena", "Indrani Paul", "Steven K. Reinhardt", "Gregory Rodgers"], "year": 2015, "MAG papers": [{"PaperId": 1815597787, "PaperTitle": "achieving exascale capabilities through heterogeneous computing", "Year": 2015, "CitationCount": 51, "EstimatedCitation": 82, "Affiliations": {"advanced micro devices": 10.0}}], "source": "ES"}, {"DBLP title": "Kernel-to-User-Mode Transition-Aware Hardware Scheduling.", "DBLP authors": ["Nikola Markovic", "Daniel Nemirovsky", "Osman S. Unsal", "Mateo Valero", "Adri\u00e1n Cristal"], "year": 2015, "MAG papers": [{"PaperId": 2134761585, "PaperTitle": "kernel to user mode transition aware hardware scheduling", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"barcelona supercomputing center": 5.0}}], "source": "ES"}, {"DBLP title": "Understanding Portability of a High-Level Programming Model on Contemporary Heterogeneous Architectures.", "DBLP authors": ["Amit Sabne", "Putt Sakdhnagool", "Seyong Lee", "Jeffrey S. Vetter"], "year": 2015, "MAG papers": [{"PaperId": 2113366780, "PaperTitle": "understanding portability of a high level programming model on contemporary heterogeneous architectures", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"purdue university": 2.0, "oak ridge national laboratory": 2.0}}], "source": "ES"}, {"DBLP title": "Designing Efficient Heterogeneous Memory Architectures.", "DBLP authors": ["Evgeny Bolotin", "David W. Nellans", "Oreste Villa", "Mike O&aposConnor", "Alex Ram\u00edrez", "Stephen W. Keckler"], "year": 2015, "MAG papers": [{"PaperId": 2124031229, "PaperTitle": "designing efficient heterogeneous memory architectures", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"nvidia": 6.0}}], "source": "ES"}, {"DBLP title": "Decoupled Control and Data Processing for Approximate Near-Threshold Voltage Computing.", "DBLP authors": ["Ismail Akturk", "Nam Sung Kim", "Ulya R. Karpuzcu"], "year": 2015, "MAG papers": [{"PaperId": 1811109768, "PaperTitle": "decoupled control and data processing for approximate near threshold voltage computing", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of illinois at urbana champaign": 1.0, "university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "Who Is Gordon Moore, and Why Is There a Law Named for Him?", "DBLP authors": ["Shane Greenstein"], "year": 2015, "MAG papers": [{"PaperId": 1520561565, "PaperTitle": "who is gordon moore and why is there a law named for him", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"harvard university": 1.0}}], "source": "ES"}, {"DBLP title": "Reimagining Heterogeneous Computing: A Functional Instruction-Set Architecture Computing Model.", "DBLP authors": ["Daniel Nemirovsky", "Nikola Markovic", "Osman S. Unsal", "Mateo Valero", "Adri\u00e1n Cristal"], "year": 2015, "MAG papers": [{"PaperId": 1921466482, "PaperTitle": "reimagining heterogeneous computing a functional instruction set architecture computing model", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"barcelona supercomputing center": 5.0}}], "source": "ES"}, {"DBLP title": "Axilog: Abstractions for Approximate Hardware Design and Reuse.", "DBLP authors": ["Divya Mahajan", "Kartik Ramkrishnan", "Rudra Jariwala", "Amir Yazdanbakhsh", "Jongse Park", "Bradley Thwaites", "Anandhavel Nagendrakumar", "Abbas Rahimi", "Hadi Esmaeilzadeh", "Kia Bazargan"], "year": 2015, "MAG papers": [{"PaperId": 1937235839, "PaperTitle": "axilog abstractions for approximate hardware design and reuse", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of minnesota": 3.0, "georgia institute of technology": 6.0, "university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "Nonvolatile Processor Architecture Exploration for Energy-Harvesting Applications.", "DBLP authors": ["Kaisheng Ma", "Xueqing Li", "Shuangchen Li", "Yongpan Liu", "John (Jack) Morgan Sampson", "Yuan Xie", "Vijaykrishnan Narayanan"], "year": 2015, "MAG papers": [{"PaperId": 1930556231, "PaperTitle": "nonvolatile processor architecture exploration for energy harvesting applications", "Year": 2015, "CitationCount": 43, "EstimatedCitation": 62, "Affiliations": {"tsinghua university": 1.0, "university of california santa barbara": 2.0, "pennsylvania state university": 4.0}}], "source": "ES"}, {"DBLP title": "SP-CNN: A Scalable and Programmable CNN-Based Accelerator.", "DBLP authors": ["Dilan Manatunga", "Hyesoon Kim", "Saibal Mukhopadhyay"], "year": 2015, "MAG papers": [{"PaperId": 1893455912, "PaperTitle": "sp cnn a scalable and programmable cnn based accelerator", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Broadcast-Enabled Massive Multicore Architectures: A Wireless RF Approach.", "DBLP authors": ["Sergi Abadal", "Benny Sheinman", "Oded Katz", "Ofer Markish", "Danny Elad", "Yvan Fournier", "Damian Roca", "Mauricio Hanzich", "Guillaume Houzeaux", "Mario Nemirovsky", "Eduard Alarc\u00f3n", "Albert Cabellos-Aparicio"], "year": 2015, "MAG papers": [{"PaperId": 1900372095, "PaperTitle": "broadcast enabled massive multicore architectures a wireless rf approach", "Year": 2015, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"polytechnic university of catalonia": 3.0, "environmental defense fund": 1.0, "ibm": 4.0, "barcelona supercomputing center": 4.0}}], "source": "ES"}, {"DBLP title": "Resistive Ternary Content Addressable Memory Systems for Data-Intensive Computing.", "DBLP authors": ["Qing Guo", "Xiaochen Guo", "Yuxin Bai", "Ravi Patel", "Engin Ipek", "Eby G. Friedman"], "year": 2015, "MAG papers": [{"PaperId": 1915526549, "PaperTitle": "resistive ternary content addressable memory systems for data intensive computing", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of rochester": 6.0}}], "source": "ES"}, {"DBLP title": "Nanoscale Resonance Energy Transfer-Based Devices for Probabilistic Computing.", "DBLP authors": ["Siyang Wang", "Alvin R. Lebeck", "Chris Dwyer"], "year": 2015, "MAG papers": [{"PaperId": 1912731075, "PaperTitle": "nanoscale resonance energy transfer based devices for probabilistic computing", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"duke university": 3.0}}], "source": "ES"}, {"DBLP title": "Architectural Simulators Considered Harmful.", "DBLP authors": ["Tony Nowatzki", "Jaikrishnan Menon", "Chen-Han Ho", "Karthikeyan Sankaralingam"], "year": 2015, "MAG papers": [{"PaperId": 2213297816, "PaperTitle": "architectural simulators considered harmful", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of wisconsin madison": 4.0}}], "source": "ES"}, {"DBLP title": "A Silicon-on-Thin-Buried-Oxide CMOS Microcontroller with Embedded Atom-Switch ROM.", "DBLP authors": ["Toshitsugu Sakamoto", "Yukihide Tsuji", "Munehiro Tada", "Hideki Makiyama", "Takumi Hasegawa", "Yoshiki Yamamoto", "Shinobu Okanishi", "Keiichi Maekawa", "Naoki Banno", "Makoto Miyamura", "Koichiro Okamoto", "Noriyuki Iguchi", "Hidekazu Oda", "Shiro Kamohara", "Yasushi Yamagata", "Nobuyuki Sugii", "Hiromitsu Hada", "Yasuhiro Ogasahara"], "year": 2015, "MAG papers": [{"PaperId": 2203347778, "PaperTitle": "a silicon on thin buried oxide cmos microcontroller with embedded atom switch rom", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Comprehensive Circuit Failure Prediction for Logic and SRAM Using Virtual Aging.", "DBLP authors": ["Amir Yazdanbakhsh", "Raghuraman Balasubramanian", "Tony Nowatzki", "Karthikeyan Sankaralingam"], "year": 2015, "MAG papers": [{"PaperId": 2209972578, "PaperTitle": "comprehensive circuit failure prediction for logic and sram using virtual aging", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of wisconsin madison": 3.0, "georgia institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "The Combined Input-Output Queued Crossbar Architecture for High-Radix On-Chip Switches.", "DBLP authors": ["Giorgos Passas", "Manolis Katevenis", "Dionisios N. Pnevmatikatos"], "year": 2015, "MAG papers": [{"PaperId": 2220796125, "PaperTitle": "the combined input output queued crossbar architecture for high radix on chip switches", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Design and Optimization of a Horizontally Partitioned, High-Speed, 3D Tree-Based FPGA.", "DBLP authors": ["Vinod Pangracious", "Zied Marrakchi", "Habib Mehrez"], "year": 2015, "MAG papers": [{"PaperId": 2210788026, "PaperTitle": "design and optimization of a horizontally partitioned high speed 3d tree based fpga", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "An Open Approach to Autonomous Vehicles.", "DBLP authors": ["Shinpei Kato", "Eijiro Takeuchi", "Yoshio Ishiguro", "Yoshiki Ninomiya", "Kazuya Takeda", "Tsuyoshi Hamada"], "year": 2015, "MAG papers": [{"PaperId": 2206222117, "PaperTitle": "an open approach to autonomous vehicles", "Year": 2015, "CitationCount": 173, "EstimatedCitation": 295, "Affiliations": {"nagoya university": 5.0, "nagasaki university": 1.0}}], "source": "ES"}, {"DBLP title": "Insiders, Outsiders, and an Existentialist.", "DBLP authors": ["Shane Greenstein"], "year": 2015, "MAG papers": [{"PaperId": 2213004122, "PaperTitle": "insiders outsiders and an existentialist", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"harvard university": 1.0}}], "source": "ES"}]