/dts-v1/;

/ {
	#address-cells = <0x02>;
	#size-cells = <0x02>;
	compatible = "qcom,scuba";
	interrupt-parent = <0x01>;
	model = "Qualcomm Technologies, Inc. Scubap SoC";
	qcom,board-id = <0x00 0x00>;
	qcom,msm-id = <0x1d7 0x10000>;

	__symbols__ {
		CPU0 = "/cpus/cpu@0";
		CPU1 = "/cpus/cpu@1";
		CPU2 = "/cpus/cpu@2";
		CPU3 = "/cpus/cpu@3";
		L10A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa10/regulator-l10";
		L11A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa11/regulator-l11";
		L12A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa12/regulator-l12";
		L13A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa13/regulator-l13";
		L14A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa14/regulator-l14";
		L15A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa15/regulator-l15";
		L16A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa16/regulator-l16";
		L17A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa17/regulator-l17";
		L18A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa18/regulator-l18";
		L19A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa19/regulator-l19";
		L1A_FLOOR_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1-floor-level";
		L1A_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1-level";
		L1A_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1-level-ao";
		L1P = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l1@4000";
		L1_D_0 = "/cpus/cpu@0/l1-dcache";
		L1_D_1 = "/cpus/cpu@1/l1-dcache";
		L1_D_2 = "/cpus/cpu@2/l1-dcache";
		L1_D_3 = "/cpus/cpu@3/l1-dcache";
		L1_I_0 = "/cpus/cpu@0/l1-icache";
		L1_I_1 = "/cpus/cpu@1/l1-icache";
		L1_I_2 = "/cpus/cpu@2/l1-icache";
		L1_I_3 = "/cpus/cpu@3/l1-icache";
		L20A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa20/regulator-l20";
		L21A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa21/regulator-l21";
		L22A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa22/regulator-l22";
		L2A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa2/regulator-l2";
		L2P = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l2@4100";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L3A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa3/regulator-l3";
		L3P = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l3@4200";
		L4A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa4/regulator-l4";
		L4P = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l4@4300";
		L5A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa5/regulator-l5";
		L5P = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l5@4400";
		L6A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa6/regulator-l6";
		L6P = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l6@4400";
		L7A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa7/regulator-l7";
		L7P = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l7@4400";
		L8A_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa8/regulator-l8-level";
		L9A_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa9/regulator-l9-level";
		PM8008_EN = "/soc/i2c@4a84000/qcom,pm8008@28/qcom,pm8008-chip@900/qcom,pm8008-chip-en";
		S2A_FLOOR_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-floor-level";
		S2A_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-level";
		S2A_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-level-ao";
		S3A = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3";
		S4A = "/soc/qcom,rpm-smd/rpm-regulator-smpa4/regulator-s4";
		VDD_CX_FLOOR_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-floor-level";
		VDD_CX_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-level";
		VDD_CX_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-level-ao";
		VDD_GFX_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-level";
		VDD_LPI_CX_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa8/regulator-l8-level";
		VDD_LPI_MX_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa9/regulator-l9-level";
		VDD_MSS_FLOOR_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-floor-level";
		VDD_MSS_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-level";
		VDD_MSS_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-level-ao";
		VDD_MX_FLOOR_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1-floor-level";
		VDD_MX_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1-level";
		VDD_MX_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1-level-ao";
		WCSS_CX = "/soc/qcom,rpm-smd/rpm-regulator-ldoa7/regulator-l7";
		ad_hoc_bus = "/soc/ad-hoc-bus";
		adsp_loader = "/soc/qcom,msm-adsp-loader";
		adsp_mem = "/reserved-memory/adsp_region";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		adsp_variant = "/soc/qfprom@1b40000/adsp_variant@6011";
		adsp_vdd = "/soc/qmi-tmd-devices/adsp/adsp_vdd";
		afe = "/soc/qcom,msm-pcm-afe";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		anoc_1_tbu = "/soc/apps-smmu@0xc600000/anoc_1_tbu@0xc785000";
		apcs_glb = "/soc/mailbox@0f111000";
		apps_smmu = "/soc/apps-smmu@0xc600000";
		apss_tgu = "/soc/tgu@9900000";
		audio_apr = "/soc/qcom,msm-audio-apr";
		audio_etm0 = "/soc/audio_etm0";
		audio_etm0_out_funnel_qatb = "/soc/audio_etm0/port/endpoint";
		bcl_soc = "/soc/qcom,spmi@1c40000/qcom,pm2250@1/bcl-soc";
		bluetooth = "/soc/bt_wcn3990";
		bolero = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		btfmslim_codec = "/soc/slim@a5c0000/wcn3990";
		cam_cci0 = "/soc/qcom,cci0";
		cam_cpas_cdm = "/soc/qcom,cpas-cdm0@5c23000";
		cam_csiphy0 = "/soc/qcom,csiphy0";
		cam_csiphy1 = "/soc/qcom,csiphy1";
		cam_ope_cdm = "/soc/qcom,ope-cdm0@5c42000";
		cam_sensor_csi_mux_oe_active = "/soc/pinctrl@500000/cam_sensor_csi_mux_oe_active";
		cam_sensor_csi_mux_oe_suspend = "/soc/pinctrl@500000/cam_sensor_csi_mux_oe_suspend";
		cam_sensor_csi_mux_sel_active = "/soc/pinctrl@500000/cam_sensor_csi_mux_sel_active";
		cam_sensor_csi_mux_sel_suspend = "/soc/pinctrl@500000/cam_sensor_csi_mux_sel_suspend";
		cam_sensor_front0_reset_active = "/soc/pinctrl@500000/cam_sensor_front0_reset_active";
		cam_sensor_front0_reset_suspend = "/soc/pinctrl@500000/cam_sensor_front0_reset_suspend";
		cam_sensor_mclk0_active = "/soc/pinctrl@500000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@500000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@500000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@500000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@500000/cam_sensor_mclk2_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@500000/cam_sensor_mclk2_suspend";
		cam_sensor_rear0_reset_active = "/soc/pinctrl@500000/cam_sensor_rear0_reset_active";
		cam_sensor_rear0_reset_suspend = "/soc/pinctrl@500000/cam_sensor_rear0_reset_suspend";
		cam_sensor_rear1_reset_active = "/soc/pinctrl@500000/cam_sensor_rear1_reset_active";
		cam_sensor_rear1_reset_suspend = "/soc/pinctrl@500000/cam_sensor_rear1_reset_suspend";
		cam_tfe0 = "/soc/qcom,tfe0@5c6e000";
		cam_tfe1 = "/soc/qcom,tfe1@5c75000";
		cam_tfe_csid0 = "/soc/qcom,tfe_csid0@5c6e000";
		cam_tfe_csid1 = "/soc/qcom,tfe_csid1@5c75000";
		cam_tfe_tpg0 = "/soc/qcom,tpg0@5c66000";
		cam_tfe_tpg1 = "/soc/qcom,tpg0@5c68000";
		cci0_active = "/soc/pinctrl@500000/cci0_active";
		cci0_suspend = "/soc/pinctrl@500000/cci0_suspend";
		cci1_active = "/soc/pinctrl@500000/cci1_active";
		cci1_suspend = "/soc/pinctrl@500000/cci1_suspend";
		cdc_dmic01_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/dmic01_clk_active";
		cdc_dmic01_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/dmic01_clk_sleep";
		cdc_dmic01_data_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/dmic01_data_active";
		cdc_dmic01_data_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/dmic01_data_sleep";
		cdc_dmic01_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/cdc_dmic01_pinctrl";
		cdc_dmic23_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/dmic23_clk_active";
		cdc_dmic23_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/dmic23_clk_sleep";
		cdc_dmic23_data_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/dmic23_data_active";
		cdc_dmic23_data_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/dmic23_data_sleep";
		cdc_dmic23_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/cdc_dmic23_pinctrl";
		compr = "/soc/qcom,msm-compr-dsp";
		compress = "/soc/qcom,msm-compress-dsp";
		conn_therm_default = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/pinctrl@c000/conn_therm/conn_therm_default";
		cont_splash_memory = "/reserved-memory/cont_splash_region@5c000000";
		cpas_cdm0_all_rd = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/cpas-cdm0-all-rd";
		cpas_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cpas_cdm/iova-mem-map";
		cpu0_2_config = "/soc/thermal-zones/cpuss-0-step/trips/cpu-0-2-config";
		cpu0_computemon = "/soc/qcom,cpu0-cpugrp/qcom,cpu0-computemon";
		cpu0_cpu_ddr_lat = "/soc/qcom,cpu0-cpu-ddr-lat";
		cpu0_cpu_ddr_latfloor = "/soc/qcom,cpu0-cpu-ddr-latfloor";
		cpu0_cpu_ddr_latmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu0-cpu-ddr-latmon";
		cpu0_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu0-isolate";
		cpu0_memlat_cpugrp = "/soc/qcom,cpu0-cpugrp";
		cpu1_3_config = "/soc/thermal-zones/cpuss-1-step/trips/cpu-1-3-config";
		cpu1_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu1-isolate";
		cpu2_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu2-isolate";
		cpu3_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu3-isolate";
		cpu_cpu_ddr_bw = "/soc/qcom,cpu-cpu-ddr-bw";
		cpu_cpu_ddr_bwmon = "/soc/qcom,cpu-cpu-ddr-bwmon@01b8e200";
		cpu_pmu = "/soc/cpu-pmu";
		cpucc_debug = "/soc/syscon@f11101c";
		cpufreq_hw = "/soc/qcom,cpufreq-hw";
		csr = "/soc/csr@8001000";
		cti0 = "/soc/cti@8010000";
		cti1 = "/soc/cti@8011000";
		cti10 = "/soc/cti@801a000";
		cti11 = "/soc/cti@801b000";
		cti12 = "/soc/cti@801c000";
		cti13 = "/soc/cti@801d000";
		cti14 = "/soc/cti@801e000";
		cti15 = "/soc/cti@801f000";
		cti2 = "/soc/cti@8012000";
		cti3 = "/soc/cti@8013000";
		cti4 = "/soc/cti@8014000";
		cti5 = "/soc/cti@8015000";
		cti6 = "/soc/cti@8016000";
		cti7 = "/soc/cti@8017000";
		cti8 = "/soc/cti@8018000";
		cti9 = "/soc/cti@8019000";
		cti_apss_cti0 = "/soc/cti@98e0000";
		cti_apss_cti1 = "/soc/cti@98f0000";
		cti_cortex_m3 = "/soc/cti@8b30000";
		cti_dlct_cti0 = "/soc/cti@8b59000";
		cti_dlct_cti1 = "/soc/cti@8b5a000";
		cti_dlct_cti2 = "/soc/cti@8b5b000";
		cti_dlct_cti3 = "/soc/cti@8b5c000";
		cti_isdb_gpu = "/soc/cti@8941000";
		cti_lpass_lpi = "/soc/cti@8a21000";
		cti_lpass_q6 = "/soc/cti@8a2b000";
		cti_mapss = "/soc/cti@8a02000";
		cti_mss_q6 = "/soc/cti@8833000";
		cti_wcss_cti0 = "/soc/cti@89a4000";
		cti_wcss_cti1 = "/soc/cti@89a5000";
		cti_wcss_cti2 = "/soc/cti@89a6000";
		cx_cdev = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/cx-cdev-lvl";
		cx_ipeak_lm = "/soc/cx_ipeak@3ed000";
		cxip_cdev = "/soc/cxip-cdev@3ed000";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		dai_dp1 = "/soc/qcom,msm-dai-q6-dp1";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		dai_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		dai_sen_auxpcm = "/soc/qcom,msm-sen-auxpcm";
		dai_sen_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sen-rx/qcom,msm-dai-q6-tdm-sen-rx-0";
		dai_sen_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sen-tx/qcom,msm-dai-q6-tdm-sen-tx-0";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		dcc = "/soc/dcc_v2@1be2000";
		ddr_bw_opp_table = "/soc/ddr-bw-opp-table";
		debugcc = "/soc/qcom,cc-debug";
		dfps_data_memory = "/reserved-memory/dfps_data_region@5cf00000";
		disp_rdump_memory = "/reserved-memory/disp_rdump_region@5c000000";
		dispcc = "/soc/qcom,dispcc@5f00000";
		dump_mem = "/reserved-memory/mem_dump_region";
		etm0 = "/soc/etm@9040000";
		etm0_out_funnel_apss0 = "/soc/etm@9040000/port/endpoint";
		etm1 = "/soc/etm@9140000";
		etm1_out_funnel_apss0 = "/soc/etm@9140000/port/endpoint";
		etm2 = "/soc/etm@9240000";
		etm2_out_funnel_apss0 = "/soc/etm@9240000/port/endpoint";
		etm3 = "/soc/etm@9340000";
		etm3_out_funnel_apss0 = "/soc/etm@9340000/port/endpoint";
		eud = "/soc/qcom,msm-eud@1610000";
		fab_bimc = "/soc/ad-hoc-bus/fab-bimc";
		fab_config_noc = "/soc/ad-hoc-bus/fab-config_noc";
		fab_mmnrt_virt = "/soc/ad-hoc-bus/fab-mmnrt_virt";
		fab_mmrt_virt = "/soc/ad-hoc-bus/fab-mmrt_virt";
		fab_qup_virt = "/soc/ad-hoc-bus/fab-qup_virt";
		fab_sys_noc = "/soc/ad-hoc-bus/fab-sys_noc";
		feat_conf5 = "/soc/qfprom@1b40000/feat_conf5@6018";
		firmware = "/firmware";
		fsa4480 = "/soc/i2c@4a84000/fsa4480@42";
		fsa_usbc_ana_en = "/soc/pinctrl@500000/fsa_usbc_ana_en_n@102/fsa_usbc_ana_en";
		funnel_apss0 = "/soc/funnel@9800000";
		funnel_apss0_in_etm0 = "/soc/funnel@9800000/ports/port@1/endpoint";
		funnel_apss0_in_etm1 = "/soc/funnel@9800000/ports/port@2/endpoint";
		funnel_apss0_in_etm2 = "/soc/funnel@9800000/ports/port@3/endpoint";
		funnel_apss0_in_etm3 = "/soc/funnel@9800000/ports/port@4/endpoint";
		funnel_apss0_in_tpda_actpm = "/soc/funnel@9800000/ports/port@5/endpoint";
		funnel_apss0_in_tpda_apss = "/soc/funnel@9800000/ports/port@7/endpoint";
		funnel_apss0_in_tpda_llm_silver = "/soc/funnel@9800000/ports/port@6/endpoint";
		funnel_apss0_out_funnel_in1 = "/soc/funnel@9800000/ports/port@0/endpoint";
		funnel_gpu = "/soc/funnel@8944000";
		funnel_gpu_in_tpdm_gpu = "/soc/funnel@8944000/ports/port@1/endpoint";
		funnel_gpu_out_tpda1 = "/soc/funnel@8944000/ports/port@0/endpoint";
		funnel_in0 = "/soc/funnel@8041000";
		funnel_in0_in_funnel_qatb = "/soc/funnel@8041000/ports/port@1/endpoint";
		funnel_in0_in_stm = "/soc/funnel@8041000/ports/port@2/endpoint";
		funnel_in0_out_funnel_merg = "/soc/funnel@8041000/ports/port@0/endpoint";
		funnel_in1 = "/soc/funnel@8042000";
		funnel_in1_in_funnel_apss0 = "/soc/funnel@8042000/ports/port@5/endpoint";
		funnel_in1_in_modem_etm0 = "/soc/funnel@8042000/ports/port@4/endpoint";
		funnel_in1_in_modem_rxfe = "/soc/funnel@8042000/ports/port@2/endpoint";
		funnel_in1_in_tpda_mapss = "/soc/funnel@8042000/ports/port@1/endpoint";
		funnel_in1_in_tpdm_wcss_silver = "/soc/funnel@8042000/ports/port@3/endpoint";
		funnel_in1_out_funnel_merg = "/soc/funnel@8042000/ports/port@0/endpoint";
		funnel_merg = "/soc/funnel@8045000";
		funnel_merg_in_funnel_in0 = "/soc/funnel@8045000/ports/port@1/endpoint";
		funnel_merg_in_funnel_in1 = "/soc/funnel@8045000/ports/port@2/endpoint";
		funnel_merg_out_tmc_etf = "/soc/funnel@8045000/ports/port@0/endpoint";
		funnel_qatb = "/soc/funnel@8005000";
		funnel_qatb_in_audio_etm0 = "/soc/funnel@8005000/ports/port@3/endpoint";
		funnel_qatb_in_tpda = "/soc/funnel@8005000/ports/port@1/endpoint";
		funnel_qatb_in_tpdm_lpass = "/soc/funnel@8005000/ports/port@2/endpoint";
		funnel_qatb_out_funnel_in0 = "/soc/funnel@8005000/ports/port@0/endpoint";
		gcc = "/soc/qcom,gcc@1400000";
		gcc_camss_top_gdsc = "/soc/qcom,gdsc@1458004";
		gcc_usb30_prim_gdsc = "/soc/qcom,gdsc@141a004";
		gcc_vcodec0_gdsc = "/soc/qcom,gdsc@1458098";
		gcc_venus_gdsc = "/soc/qcom,gdsc@145807c";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@59a0000/gfx3d_secure";
		gfx3d_user = "/soc/qcom,kgsl-iommu@59a0000/gfx3d_user";
		gfx_0_tbu = "/soc/kgsl-smmu@0x59a0000/gfx_0_tbu@0x59c5000";
		glink_adsp = "/soc/qcom,glink/adsp";
		glink_modem = "/soc/qcom,glink/modem";
		gpi_dma0 = "/soc/qcom,gpi-dma@4a00000";
		gpio_vol_up = "/soc/pinctrl@500000/gpio_vol_up";
		gpu_bw_tbl = "/soc/gpu-bw-tbl";
		gpu_cx_gdsc = "/soc/qcom,gdsc@599106c";
		gpu_cx_hw_ctrl = "/soc/syscon@5991540";
		gpu_cx_mon = "/soc/thermal-zones/gpu-step/trips/gpu-cx-mon";
		gpu_cxip_trip = "/soc/thermal-zones/gpu-step/trips/gpu-cxip-trip";
		gpu_gx_domain_addr = "/soc/syscon@5991508";
		gpu_gx_gdsc = "/soc/qcom,gdsc@599100c";
		gpu_gx_sw_reset = "/soc/syscon@5991008";
		gpu_opp_table = "/soc/gpu-opp-table";
		gpu_speed_bin = "/soc/qfprom@1b40000/gpu_speed_bin@6006";
		gpu_step_trip = "/soc/thermal-zones/gpu-step/trips/gpu-trip";
		gpubw = "/soc/qcom,gpubw";
		gpucc = "/soc/qcom,gpucc@5990000";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc = "/soc/qcom,gdsc@147d078";
		hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc = "/soc/qcom,gdsc@147d074";
		hlos1_vote_turing_mmu_tbu0_gdsc = "/soc/qcom,gdsc@147d07c";
		hlos1_vote_turing_mmu_tbu1_gdsc = "/soc/qcom,gdsc@147d060";
		hostless = "/soc/qcom,msm-pcm-hostless";
		hyp_region = "/reserved-memory/hyp_region@45700000";
		i2c_freq_100Khz_cci0 = "/soc/qcom,cci0/qcom,i2c_standard_mode";
		i2c_freq_1Mhz_cci0 = "/soc/qcom,cci0/qcom,i2c_fast_plus_mode";
		i2c_freq_400Khz_cci0 = "/soc/qcom,cci0/qcom,i2c_fast_mode";
		i2c_freq_custom_cci0 = "/soc/qcom,cci0/qcom,i2c_custom_mode";
		icnss = "/soc/qcom,icnss@C800000";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		intc = "/soc/interrupt-controller@f200000";
		ipa_hw = "/soc/qcom,ipa@0x5800000";
		ipa_smmu_ap = "/soc/ipa_smmu_ap";
		ipa_smmu_uc = "/soc/ipa_smmu_uc";
		ipa_smmu_wlan = "/soc/ipa_smmu_wlan";
		jtag_mm0 = "/soc/jtagmm@9040000";
		jtag_mm1 = "/soc/jtagmm@9140000";
		jtag_mm2 = "/soc/jtagmm@9240000";
		jtag_mm3 = "/soc/jtagmm@9340000";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@59a0000";
		kgsl_smmu = "/soc/kgsl-smmu@0x59a0000";
		level1_nrt0_rd_wr = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level1-nodes/level1-nrt0-rd-wr";
		level1_rt0_wr = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level1-nodes/level1-rt0-wr";
		level2_nrt0_rd_wr_sum = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level2-nodes/level2-nrt0-rd-wr-sum";
		level2_rt0_rd_wr_sum = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level2-nodes/level2-rt0-rd-wr-sum";
		lmh_cpu_vdd = "/soc/qcom,lmh-cpu-vdd@f550800";
		lmh_dcvs0 = "/soc/qcom,cpufreq-hw/qcom,limits-dcvs@f550800";
		loopback = "/soc/qcom,msm-pcm-loopback";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		lpass_audio_hw_vote = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/vote_lpass_audio_hw";
		lpi_aux1_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux1_sck/lpi_aux1_sck_active";
		lpi_aux1_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux1_sck/lpi_aux1_sck_sleep";
		lpi_aux1_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux1_sd0/lpi_aux1_sd0_active";
		lpi_aux1_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux1_sd0/lpi_aux1_sd0_sleep";
		lpi_aux1_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux1_sd1/lpi_aux1_sd1_active";
		lpi_aux1_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux1_sd1/lpi_aux1_sd1_sleep";
		lpi_aux1_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux1_ws/lpi_aux1_ws_active";
		lpi_aux1_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux1_ws/lpi_aux1_ws_sleep";
		lpi_aux2_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux2_sck/lpi_aux2_sck_active";
		lpi_aux2_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux2_sck/lpi_aux2_sck_sleep";
		lpi_aux2_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux2_sd0/lpi_aux2_sd0_active";
		lpi_aux2_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux2_sd0/lpi_aux2_sd0_sleep";
		lpi_aux2_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux2_sd1/lpi_aux2_sd1_active";
		lpi_aux2_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux2_sd1/lpi_aux2_sd1_sleep";
		lpi_aux2_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux2_ws/lpi_aux2_ws_active";
		lpi_aux2_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux2_ws/lpi_aux2_ws_sleep";
		lpi_aux3_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux3_sck/lpi_aux3_sck_active";
		lpi_aux3_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux3_sck/lpi_aux3_sck_sleep";
		lpi_aux3_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux3_sd0/lpi_aux3_sd0_active";
		lpi_aux3_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux3_sd0/lpi_aux3_sd0_sleep";
		lpi_aux3_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux3_sd1/lpi_aux3_sd1_active";
		lpi_aux3_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux3_sd1/lpi_aux3_sd1_sleep";
		lpi_aux3_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux3_ws/lpi_aux3_ws_active";
		lpi_aux3_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux3_ws/lpi_aux3_ws_sleep";
		lpi_i2s1_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s1_sck/lpi_i2s1_sck_active";
		lpi_i2s1_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s1_sck/lpi_i2s1_sck_sleep";
		lpi_i2s1_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s1_sd0/lpi_i2s1_sd0_active";
		lpi_i2s1_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s1_sd0/lpi_i2s1_sd0_sleep";
		lpi_i2s1_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s1_sd1/lpi_i2s1_sd1_active";
		lpi_i2s1_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s1_sd1/lpi_i2s1_sd1_sleep";
		lpi_i2s1_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s1_ws/lpi_i2s1_ws_active";
		lpi_i2s1_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s1_ws/lpi_i2s1_ws_sleep";
		lpi_i2s2_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s2_sck/lpi_i2s2_sck_active";
		lpi_i2s2_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s2_sck/lpi_i2s2_sck_sleep";
		lpi_i2s2_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s2_sd0/lpi_i2s2_sd0_active";
		lpi_i2s2_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s2_sd0/lpi_i2s2_sd0_sleep";
		lpi_i2s2_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s2_sd1/lpi_i2s2_sd1_active";
		lpi_i2s2_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s2_sd1/lpi_i2s2_sd1_sleep";
		lpi_i2s2_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s2_ws/lpi_i2s2_ws_active";
		lpi_i2s2_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s2_ws/lpi_i2s2_ws_sleep";
		lpi_i2s3_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s3_sck/lpi_i2s3_sck_active";
		lpi_i2s3_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s3_sck/lpi_i2s3_sck_sleep";
		lpi_i2s3_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s3_sd0/lpi_i2s3_sd0_active";
		lpi_i2s3_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s3_sd0/lpi_i2s3_sd0_sleep";
		lpi_i2s3_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s3_sd1/lpi_i2s3_sd1_active";
		lpi_i2s3_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s3_sd1/lpi_i2s3_sd1_sleep";
		lpi_i2s3_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s3_ws/lpi_i2s3_ws_active";
		lpi_i2s3_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s3_ws/lpi_i2s3_ws_sleep";
		lpi_tdm1_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm1_sck/lpi_tdm1_sck_active";
		lpi_tdm1_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm1_sck/lpi_tdm1_sck_sleep";
		lpi_tdm1_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm1_sd0/lpi_tdm1_sd0_active";
		lpi_tdm1_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm1_sd0/lpi_tdm1_sd0_sleep";
		lpi_tdm1_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm1_sd1/lpi_tdm1_sd1_active";
		lpi_tdm1_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm1_sd1/lpi_tdm1_sd1_sleep";
		lpi_tdm1_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm1_ws/lpi_tdm1_ws_active";
		lpi_tdm1_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm1_ws/lpi_tdm1_ws_sleep";
		lpi_tdm2_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm2_sck/lpi_tdm2_sck_active";
		lpi_tdm2_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm2_sck/lpi_tdm2_sck_sleep";
		lpi_tdm2_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm2_sd0/lpi_tdm2_sd0_active";
		lpi_tdm2_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm2_sd0/lpi_tdm2_sd0_sleep";
		lpi_tdm2_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm2_sd1/lpi_tdm2_sd1_active";
		lpi_tdm2_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm2_sd1/lpi_tdm2_sd1_sleep";
		lpi_tdm2_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm2_ws/lpi_tdm2_ws_active";
		lpi_tdm2_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm2_ws/lpi_tdm2_ws_sleep";
		lpi_tdm3_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm3_sck/lpi_tdm3_sck_active";
		lpi_tdm3_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm3_sck/lpi_tdm3_sck_sleep";
		lpi_tdm3_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm3_sd0/lpi_tdm3_sd0_active";
		lpi_tdm3_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm3_sd0/lpi_tdm3_sd0_sleep";
		lpi_tdm3_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm3_sd1/lpi_tdm3_sd1_active";
		lpi_tdm3_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm3_sd1/lpi_tdm3_sd1_sleep";
		lpi_tdm3_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm3_ws/lpi_tdm3_ws_active";
		lpi_tdm3_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm3_ws/lpi_tdm3_ws_sleep";
		lpi_tlmm = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000";
		lsm = "/soc/qcom,msm-lsm-client";
		mapss_cap_trip = "/soc/thermal-zones/mapss-lowc/trips/mapss-cap-trip";
		mapss_trip = "/soc/thermal-zones/mapss-lowf/trips/mapss-trip";
		mas_anoc_snoc = "/soc/ad-hoc-bus/mas-anoc-snoc";
		mas_apps_proc = "/soc/ad-hoc-bus/mas-apps-proc";
		mas_bimc_snoc = "/soc/ad-hoc-bus/mas-bimc-snoc";
		mas_crypto_c0 = "/soc/ad-hoc-bus/mas-crypto-c0";
		mas_qhm_qdss_bam = "/soc/ad-hoc-bus/mas-qhm-qdss-bam";
		mas_qhm_qpic = "/soc/ad-hoc-bus/mas-qhm-qpic";
		mas_qhm_qup0 = "/soc/ad-hoc-bus/mas-qhm-qup0";
		mas_qhm_tic = "/soc/ad-hoc-bus/mas-qhm-tic";
		mas_qnm_camera_nrt = "/soc/ad-hoc-bus/mas-qnm-camera-nrt";
		mas_qnm_camera_rt = "/soc/ad-hoc-bus/mas-qnm-camera-rt";
		mas_qnm_gpu = "/soc/ad-hoc-bus/mas-qnm-gpu";
		mas_qup_core_master_0 = "/soc/ad-hoc-bus/mas-qup-core-master-0";
		mas_qxm_ipa = "/soc/ad-hoc-bus/mas-qxm-ipa";
		mas_qxm_mdp0 = "/soc/ad-hoc-bus/mas-qxm-mdp0";
		mas_qxm_pimem = "/soc/ad-hoc-bus/mas-qxm-pimem";
		mas_qxm_venus0 = "/soc/ad-hoc-bus/mas-qxm-venus0";
		mas_qxm_venus_cpu = "/soc/ad-hoc-bus/mas-qxm-venus-cpu";
		mas_snoc_bimc = "/soc/ad-hoc-bus/mas-snoc-bimc";
		mas_snoc_bimc_nrt = "/soc/ad-hoc-bus/mas-snoc-bimc-nrt";
		mas_snoc_bimc_rt = "/soc/ad-hoc-bus/mas-snoc-bimc-rt";
		mas_snoc_cfg = "/soc/ad-hoc-bus/mas-snoc-cfg";
		mas_snoc_cnoc = "/soc/ad-hoc-bus/mas-snoc-cnoc";
		mas_tcu_0 = "/soc/ad-hoc-bus/mas-tcu-0";
		mas_xm_dap = "/soc/ad-hoc-bus/mas-xm-dap";
		mas_xm_qdss_etr = "/soc/ad-hoc-bus/mas-xm-qdss-etr";
		mas_xm_sdc1 = "/soc/ad-hoc-bus/mas-xm-sdc1";
		mas_xm_sdc2 = "/soc/ad-hoc-bus/mas-xm-sdc2";
		mas_xm_usb3_0 = "/soc/ad-hoc-bus/mas-xm-usb3-0";
		mccc_debug = "/soc/syscon@447d200";
		mdm0_cx_mon = "/soc/thermal-zones/mdm-0-step/trips/mdm0-cx-mon";
		mdm1_cx_mon = "/soc/thermal-zones/mdm-1-step/trips/mdm1-cx-mon";
		mdss_core_gdsc = "/soc/qcom,gdsc@5f03000";
		mdss_dsi0 = "/soc/qcom,mdss_dsi0_ctrl";
		mdss_dsi0_pll = "/soc/qcom,mdss_dsi0_pll";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0";
		mdss_mdp = "/soc/qcom,mdss_mdp";
		mem_client_3_size = "/soc/qcom,memshare/qcom,client_3";
		mm_nrt_tbu = "/soc/apps-smmu@0xc600000/mm_nrt_tbu@0xc78d000";
		mm_rt_tbu = "/soc/apps-smmu@0xc600000/mm_rt_tbu@0xc789000";
		modem_current = "/soc/qmi-tmd-devices/modem/modem_current";
		modem_etm0 = "/soc/modem_etm0";
		modem_etm0_out_funnel_in1 = "/soc/modem_etm0/port/endpoint";
		modem_pa = "/soc/qmi-tmd-devices/modem/modem_pa";
		modem_proc = "/soc/qmi-tmd-devices/modem/modem_proc";
		modem_rfxe = "/soc/modem_rfxe";
		modem_rxfe_out_funnel_in1 = "/soc/modem_rfxe/port/endpoint";
		modem_skin = "/soc/qmi-tmd-devices/modem/modem_skin";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		modem_vdd = "/soc/qmi-tmd-devices/modem/modem_vdd";
		modem_wlan = "/soc/qmi-tmd-devices/modem/modem_wlan";
		msm_audio_ion = "/soc/qcom,msm-audio-apr/qcom,msm-audio-ion";
		msm_bus = "/soc/qcom,kgsl-busmon";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		msm_gpu = "/soc/qcom,kgsl-3d0@5900000";
		msm_vidc = "/soc/qcom,vidc@5a00000";
		mx_cdev = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/mx-cdev-lvl";
		nfc_clk_req_active = "/soc/pinctrl@500000/nfc/nfc_clk_req_active";
		nfc_clk_req_suspend = "/soc/pinctrl@500000/nfc/nfc_clk_req_suspend";
		nfc_enable_active = "/soc/pinctrl@500000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@500000/nfc/nfc_enable_suspend";
		nfc_int_active = "/soc/pinctrl@500000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@500000/nfc/nfc_int_suspend";
		ope = "/soc/qcom,ope@0x5c42000";
		ope0_all_rd = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/ope0-all-rd";
		ope0_all_wr = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/ope0-all-wr";
		ope_cdm0_all_rd = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/ope-cdm0-all-rd";
		ope_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_ope/iova-mem-map";
		pcm0 = "/soc/qcom,msm-pcm";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		pil_adsp_mem = "/reserved-memory/adsp_regions@51a00000";
		pil_gpu = "/soc/qcom,kgsl-hyp";
		pil_gpu_mem = "/reserved-memory/gpu_region@53615000";
		pil_ipa_fw_mem = "/reserved-memory/ips_fw_region@53600000";
		pil_ipa_gsi_mem = "/reserved-memory/ipa_gsi_region@53610000";
		pil_modem = "/soc/qcom,mss@6080000";
		pil_modem_mem = "/reserved-memory/modem_region@4ab00000";
		pil_video_mem = "/reserved-memory/pil_video_region@51400000";
		pm2250_1 = "/soc/qcom,spmi@1c40000/qcom,pm2250@1";
		pm2250_adc_tm_iio = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/adc_tm@3400";
		pm2250_cdc = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/qcom,pm2250-cdc";
		pm2250_charger = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/qcom,qpnp-smblite";
		pm2250_flash = "/soc/qcom,spmi@1c40000/qcom,pm2250@1/qcom,flash_led@d300";
		pm2250_flash0 = "/soc/qcom,spmi@1c40000/qcom,pm2250@1/qcom,flash_led@d300/qcom,flash_0";
		pm2250_gpios = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/pinctrl@c000";
		pm2250_l10 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa10/regulator-l10";
		pm2250_l11 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa11/regulator-l11";
		pm2250_l12 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa12/regulator-l12";
		pm2250_l13 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa13/regulator-l13";
		pm2250_l14 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa14/regulator-l14";
		pm2250_l15 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa15/regulator-l15";
		pm2250_l16 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa16/regulator-l16";
		pm2250_l17 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa17/regulator-l17";
		pm2250_l18 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa18/regulator-l18";
		pm2250_l19 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa19/regulator-l19";
		pm2250_l1_floor_level = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1-floor-level";
		pm2250_l1_level = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1-level";
		pm2250_l1_level_ao = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1-level-ao";
		pm2250_l2 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa2/regulator-l2";
		pm2250_l20 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa20/regulator-l20";
		pm2250_l21 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa21/regulator-l21";
		pm2250_l22 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa22/regulator-l22";
		pm2250_l3 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa3/regulator-l3";
		pm2250_l4 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa4/regulator-l4";
		pm2250_l5 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa5/regulator-l5";
		pm2250_l6 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa6/regulator-l6";
		pm2250_l7 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa7/regulator-l7";
		pm2250_l8_level = "/soc/qcom,rpm-smd/rpm-regulator-ldoa8/regulator-l8-level";
		pm2250_l9_level = "/soc/qcom,rpm-smd/rpm-regulator-ldoa9/regulator-l9-level";
		pm2250_low_soc = "/soc/thermal-zones/soc/trips/low-soc";
		pm2250_pwm1 = "/soc/qcom,spmi@1c40000/qcom,pm2250@1/qcom,pwms@bc00";
		pm2250_pwm2 = "/soc/qcom,spmi@1c40000/qcom,pm2250@1/qcom,pwms@bd00";
		pm2250_pwm3 = "/soc/qcom,spmi@1c40000/qcom,pm2250@1/qcom,pwms@be00";
		pm2250_qg = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/qpnp,qg";
		pm2250_revid = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/qcom,revid@100";
		pm2250_rg_leds = "/soc/qcom,spmi@1c40000/qcom,pm2250@1/qcom,rg_leds";
		pm2250_rtc = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/qcom,pm2250_rtc";
		pm2250_s2_floor_level = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-floor-level";
		pm2250_s2_level = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-level";
		pm2250_s2_level_ao = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-level-ao";
		pm2250_s3 = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3";
		pm2250_s4 = "/soc/qcom,rpm-smd/rpm-regulator-smpa4/regulator-s4";
		pm2250_switch0 = "/soc/qcom,spmi@1c40000/qcom,pm2250@1/qcom,flash_led@d300/qcom,led_switch_0";
		pm2250_torch0 = "/soc/qcom,spmi@1c40000/qcom,pm2250@1/qcom,flash_led@d300/qcom,torch_0";
		pm2250_trip0 = "/soc/thermal-zones/pm2250-tz/trips/trip0";
		pm2250_trip1 = "/soc/thermal-zones/pm2250-tz/trips/trip1";
		pm2250_tz = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/qcom,temp-alarm@2400";
		pm2250_vadc = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/vadc@3100";
		pm2250_vib = "/soc/qcom,spmi@1c40000/qcom,pm2250@1/qcom,vibrator@5600";
		pm8008_8 = "/soc/i2c@4a84000/qcom,pm8008@28";
		pm8008_9 = "/soc/i2c@4a84000/qcom,pm8008@9";
		pm8008_active = "/soc/pinctrl@500000/pm8008_active";
		pm8008_chip = "/soc/i2c@4a84000/qcom,pm8008@28/qcom,pm8008-chip@900";
		pm8008_gpio1_active = "/soc/i2c@4a84000/qcom,pm8008@28/pinctrl@c000/pm8008_gpio1_active";
		pm8008_gpios = "/soc/i2c@4a84000/qcom,pm8008@28/pinctrl@c000";
		pm8008_interrupt = "/soc/pinctrl@500000/pm8008_interrupt";
		pm8008_regulators = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator";
		pmx_sde = "/soc/pinctrl@500000/pmx_sde";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		q6core = "/soc/qcom,msm-audio-apr/qcom,q6core-audio";
		qcom_cedev = "/soc/qcedev@1b20000";
		qcom_crypto = "/soc/qcrypto@1b20000";
		qcom_hwkm = "/soc/hwkm@4440000";
		qcom_rng = "/soc/qrng@4453000";
		qcom_seecom = "/soc/qseecom@61800000";
		qcom_smcinvoke = "/soc/smcinvoke@61800000";
		qcom_tzlog = "/soc/tz-log@c125720";
		qfprom = "/soc/qfprom@1b40000";
		qseecom_mem = "/reserved-memory/qseecom_region";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		quat_aux_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_sck/quat_aux_sck_active";
		quat_aux_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_sck/quat_aux_sck_sleep";
		quat_aux_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_sd0/quat_aux_sd0_active";
		quat_aux_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_sd0/quat_aux_sd0_sleep";
		quat_aux_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_sd1/quat_aux_sd1_active";
		quat_aux_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_sd1/quat_aux_sd1_sleep";
		quat_aux_sd2_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_sd2/quat_aux_sd2_active";
		quat_aux_sd2_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_sd2/quat_aux_sd2_sleep";
		quat_aux_sd3_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_sd3/quat_aux_sd3_active";
		quat_aux_sd3_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_sd3/quat_aux_sd3_sleep";
		quat_aux_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_ws/quat_aux_ws_active";
		quat_aux_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_ws/quat_aux_ws_sleep";
		quat_mi2s_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_sck/quat_mi2s_sck_active";
		quat_mi2s_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_sck/quat_mi2s_sck_sleep";
		quat_mi2s_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_sd0/quat_mi2s_sd0_active";
		quat_mi2s_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_sd0/quat_mi2s_sd0_sleep";
		quat_mi2s_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_sd1/quat_mi2s_sd1_active";
		quat_mi2s_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_sd1/quat_mi2s_sd1_sleep";
		quat_mi2s_sd2_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_sd2/quat_mi2s_sd2_active";
		quat_mi2s_sd2_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_sd2/quat_mi2s_sd2_sleep";
		quat_mi2s_sd3_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_sd3/quat_mi2s_sd3_active";
		quat_mi2s_sd3_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_sd3/quat_mi2s_sd3_sleep";
		quat_mi2s_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_ws/quat_mi2s_ws_active";
		quat_mi2s_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_ws/quat_mi2s_ws_sleep";
		quat_tdm_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_sck/quat_tdm_sck_active";
		quat_tdm_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_sck/quat_tdm_sck_sleep";
		quat_tdm_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_sd0/quat_tdm_sd0_active";
		quat_tdm_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_sd0/quat_tdm_sd0_sleep";
		quat_tdm_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_sd1/quat_tdm_sd1_active";
		quat_tdm_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_sd1/quat_tdm_sd1_sleep";
		quat_tdm_sd2_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_sd2/quat_tdm_sd2_active";
		quat_tdm_sd2_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_sd2/quat_tdm_sd2_sleep";
		quat_tdm_sd3_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_sd3/quat_tdm_sd3_active";
		quat_tdm_sd3_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_sd3/quat_tdm_sd3_sleep";
		quat_tdm_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_ws/quat_tdm_ws_active";
		quat_tdm_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_ws/quat_tdm_ws_sleep";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@4ac0000";
		qupv3_se0_i2c = "/soc/i2c@4a80000";
		qupv3_se0_i2c_active = "/soc/pinctrl@500000/qupv3_se0_i2c_pins/qupv3_se0_i2c_active";
		qupv3_se0_i2c_pins = "/soc/pinctrl@500000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@500000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		qupv3_se0_spi = "/soc/spi@4a80000";
		qupv3_se0_spi_active = "/soc/pinctrl@500000/qupv3_se0_spi_pins/qupv3_se0_spi_active";
		qupv3_se0_spi_pins = "/soc/pinctrl@500000/qupv3_se0_spi_pins";
		qupv3_se0_spi_sleep = "/soc/pinctrl@500000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		qupv3_se1_i2c = "/soc/i2c@4a84000";
		qupv3_se1_i2c_active = "/soc/pinctrl@500000/qupv3_se1_i2c_pins/qupv3_se1_i2c_active";
		qupv3_se1_i2c_pins = "/soc/pinctrl@500000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@500000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se1_spi = "/soc/spi@4a84000";
		qupv3_se1_spi_active = "/soc/pinctrl@500000/qupv3_se1_spi_pins/qupv3_se1_spi_active";
		qupv3_se1_spi_pins = "/soc/pinctrl@500000/qupv3_se1_spi_pins";
		qupv3_se1_spi_sleep = "/soc/pinctrl@500000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se2_i2c = "/soc/i2c@4a88000";
		qupv3_se2_i2c_active = "/soc/pinctrl@500000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		qupv3_se2_i2c_pins = "/soc/pinctrl@500000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@500000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se2_spi = "/soc/spi@4a88000";
		qupv3_se2_spi_active = "/soc/pinctrl@500000/qupv3_se2_spi_pins/qupv3_se2_spi_active";
		qupv3_se2_spi_pins = "/soc/pinctrl@500000/qupv3_se2_spi_pins";
		qupv3_se2_spi_sleep = "/soc/pinctrl@500000/qupv3_se2_spi_pins/qupv3_se2_spi_sleep";
		qupv3_se3_4uart = "/soc/qcom,qup_uart@4a8c000";
		qupv3_se3_4uart_pins = "/soc/pinctrl@500000/qupv3_se3_4uart_pins";
		qupv3_se3_ctsrx = "/soc/pinctrl@500000/qupv3_se3_4uart_pins/qupv3_se3_ctsrx";
		qupv3_se3_default_ctsrtsrx = "/soc/pinctrl@500000/qupv3_se3_4uart_pins/qupv3_se3_default_ctsrtsrx";
		qupv3_se3_default_tx = "/soc/pinctrl@500000/qupv3_se3_4uart_pins/qupv3_se3_default_tx";
		qupv3_se3_rts = "/soc/pinctrl@500000/qupv3_se3_4uart_pins/qupv3_se3_rts";
		qupv3_se3_tx = "/soc/pinctrl@500000/qupv3_se3_4uart_pins/qupv3_se3_tx";
		qupv3_se4_2uart = "/soc/qcom,qup_uart@4a90000";
		qupv3_se4_2uart_active = "/soc/pinctrl@500000/qupv3_se4_2uart_pins/qupv3_se4_2uart_active";
		qupv3_se4_2uart_pins = "/soc/pinctrl@500000/qupv3_se4_2uart_pins";
		qupv3_se4_2uart_sleep = "/soc/pinctrl@500000/qupv3_se4_2uart_pins/qupv3_se4_2uart_sleep";
		qupv3_se5_i2c = "/soc/i2c@4a94000";
		qupv3_se5_i2c_active = "/soc/pinctrl@500000/qupv3_se5_i2c_pins/qupv3_se5_i2c_active";
		qupv3_se5_i2c_pins = "/soc/pinctrl@500000/qupv3_se5_i2c_pins";
		qupv3_se5_i2c_sleep = "/soc/pinctrl@500000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sleep";
		qupv3_se5_spi = "/soc/spi@4a94000";
		qupv3_se5_spi_active = "/soc/pinctrl@500000/qupv3_se5_spi_pins/qupv3_se5_spi_active";
		qupv3_se5_spi_pins = "/soc/pinctrl@500000/qupv3_se5_spi_pins";
		qupv3_se5_spi_sleep = "/soc/pinctrl@500000/qupv3_se5_spi_pins/qupv3_se5_spi_sleep";
		qusb_phy0 = "/soc/qusb@1613000";
		removed_region = "/reserved-memory/removed_region@60000000";
		replicator_qdss = "/soc/replicator@8046000";
		replicator_qdss_in_tmc_etf = "/soc/replicator@8046000/ports/port@1/endpoint";
		replicator_qdss_out_tmc_etr = "/soc/replicator@8046000/ports/port@0/endpoint";
		routing = "/soc/qcom,msm-pcm-routing";
		rpm_bus = "/soc/qcom,rpm-smd";
		rpm_msg_ram = "/soc/memory@045f0000";
		rpmcc = "/soc/qcom,rpmcc";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		rx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@0a600000";
		rx_swr_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/rx_swr_clk_active";
		rx_swr_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/rx_swr_clk_sleep";
		rx_swr_data1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/rx_swr_data1_active";
		rx_swr_data1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/rx_swr_data1_sleep";
		rx_swr_data_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/rx_swr_data_active";
		rx_swr_data_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/rx_swr_data_sleep";
		rx_swr_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/rx_swr_clk_data_pinctrl";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		scuba_snd = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/sound";
		sdc1_clk_off = "/soc/pinctrl@500000/sdc1_clk_off";
		sdc1_clk_on = "/soc/pinctrl@500000/sdc1_clk_on";
		sdc1_cmd_off = "/soc/pinctrl@500000/sdc1_cmd_off";
		sdc1_cmd_on = "/soc/pinctrl@500000/sdc1_cmd_on";
		sdc1_data_off = "/soc/pinctrl@500000/sdc1_data_off";
		sdc1_data_on = "/soc/pinctrl@500000/sdc1_data_on";
		sdc1_rclk_off = "/soc/pinctrl@500000/sdc1_rclk_off";
		sdc1_rclk_on = "/soc/pinctrl@500000/sdc1_rclk_on";
		sdc2_cd_off = "/soc/pinctrl@500000/cd_off";
		sdc2_cd_on = "/soc/pinctrl@500000/cd_on";
		sdc2_clk_off = "/soc/pinctrl@500000/sdc2_clk_off";
		sdc2_clk_on = "/soc/pinctrl@500000/sdc2_clk_on";
		sdc2_cmd_off = "/soc/pinctrl@500000/sdc2_cmd_off";
		sdc2_cmd_on = "/soc/pinctrl@500000/sdc2_cmd_on";
		sdc2_data_off = "/soc/pinctrl@500000/sdc2_data_off";
		sdc2_data_on = "/soc/pinctrl@500000/sdc2_data_on";
		sde_dsi_active = "/soc/pinctrl@500000/pmx_sde/sde_dsi_active";
		sde_dsi_suspend = "/soc/pinctrl@500000/pmx_sde/sde_dsi_suspend";
		sde_te_active = "/soc/pinctrl@500000/pmx_sde_te/sde_te_active";
		sde_te_suspend = "/soc/pinctrl@500000/pmx_sde_te/sde_te_suspend";
		sdhc_1 = "/soc/sdhci@4744000";
		sdhc_2 = "/soc/sdhci@4784000";
		sec_apps_mem = "/reserved-memory/sec_apps_region@45fff000";
		secure_display_memory = "/reserved-memory/secure_display_region";
		skin_therm_default = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/pinctrl@c000/skin_therm/skin_therm_default";
		sleep_clk = "/soc/clocks/sleep-clk";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-adsp/qcom,sleepstate-in";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-adsp/sleepstate-out";
		slim_aud = "/soc/slim@a5c0000";
		slv_anoc_snoc = "/soc/ad-hoc-bus/slv-anoc-snoc";
		slv_bimc_snoc = "/soc/ad-hoc-bus/slv-bimc-snoc";
		slv_ebi = "/soc/ad-hoc-bus/slv-ebi";
		slv_qhs_apss = "/soc/ad-hoc-bus/slv-qhs-apss";
		slv_qhs_bimc_cfg = "/soc/ad-hoc-bus/slv-qhs-bimc-cfg";
		slv_qhs_camera_nrt_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-nrt-throtle-cfg";
		slv_qhs_camera_rt_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-rt-throttle-cfg";
		slv_qhs_camera_ss_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-ss-cfg";
		slv_qhs_clk_ctl = "/soc/ad-hoc-bus/slv-qhs-clk-ctl";
		slv_qhs_crypto0_cfg = "/soc/ad-hoc-bus/slv-qhs-crypto0-cfg";
		slv_qhs_disp_ss_cfg = "/soc/ad-hoc-bus/slv-qhs-disp-ss-cfg";
		slv_qhs_display_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-display-throttle-cfg";
		slv_qhs_gpu_cfg = "/soc/ad-hoc-bus/slv-qhs-gpu-cfg";
		slv_qhs_hwkm = "/soc/ad-hoc-bus/slv-qhs-hwkm";
		slv_qhs_imem_cfg = "/soc/ad-hoc-bus/slv-qhs-imem-cfg";
		slv_qhs_ipa_cfg = "/soc/ad-hoc-bus/slv-qhs-ipa-cfg";
		slv_qhs_lpass = "/soc/ad-hoc-bus/slv-qhs-lpass";
		slv_qhs_mesg_ram = "/soc/ad-hoc-bus/slv-qhs-mesg-ram";
		slv_qhs_pdm = "/soc/ad-hoc-bus/slv-qhs-pdm";
		slv_qhs_pimem_cfg = "/soc/ad-hoc-bus/slv-qhs-pimem-cfg";
		slv_qhs_pka_wrapper = "/soc/ad-hoc-bus/slv-qhs-pka-wrapper";
		slv_qhs_pmic_arb = "/soc/ad-hoc-bus/slv-qhs-pmic-arb";
		slv_qhs_prng = "/soc/ad-hoc-bus/slv-qhs-prng";
		slv_qhs_qdss_cfg = "/soc/ad-hoc-bus/slv-qhs-qdss-cfg";
		slv_qhs_qm_cfg = "/soc/ad-hoc-bus/slv-qhs-qm-cfg";
		slv_qhs_qm_mpu_cfg = "/soc/ad-hoc-bus/slv-qhs-qm-mpu-cfg";
		slv_qhs_qpic = "/soc/ad-hoc-bus/slv-qhs-qpic";
		slv_qhs_qup0 = "/soc/ad-hoc-bus/slv-qhs-qup0";
		slv_qhs_sdc1 = "/soc/ad-hoc-bus/slv-qhs-sdc1";
		slv_qhs_sdc2 = "/soc/ad-hoc-bus/slv-qhs-sdc2";
		slv_qhs_tcsr = "/soc/ad-hoc-bus/slv-qhs-tcsr";
		slv_qhs_usb3 = "/soc/ad-hoc-bus/slv-qhs-usb3";
		slv_qhs_venus_cfg = "/soc/ad-hoc-bus/slv-qhs-venus-cfg";
		slv_qhs_venus_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-venus-throttle-cfg";
		slv_qhs_vsense_ctrl_cfg = "/soc/ad-hoc-bus/slv-qhs-vsense-ctrl-cfg";
		slv_qup_core_slave_0 = "/soc/ad-hoc-bus/slv-qup-core-slave-0";
		slv_qxs_imem = "/soc/ad-hoc-bus/slv-qxs-imem";
		slv_qxs_pimem = "/soc/ad-hoc-bus/slv-qxs-pimem";
		slv_snoc_bimc = "/soc/ad-hoc-bus/slv-snoc-bimc";
		slv_snoc_bimc_nrt = "/soc/ad-hoc-bus/slv-snoc-bimc-nrt";
		slv_snoc_bimc_rt = "/soc/ad-hoc-bus/slv-snoc-bimc-rt";
		slv_snoc_cfg = "/soc/ad-hoc-bus/slv-snoc-cfg";
		slv_snoc_cnoc = "/soc/ad-hoc-bus/slv-snoc-cnoc";
		slv_srvc_cnoc = "/soc/ad-hoc-bus/slv-srvc-cnoc";
		slv_srvc_snoc = "/soc/ad-hoc-bus/slv-srvc-snoc";
		slv_xs_qdss_stm = "/soc/ad-hoc-bus/slv-xs-qdss-stm";
		slv_xs_sys_tcu_cfg = "/soc/ad-hoc-bus/slv-xs-sys-tcu-cfg";
		smem = "/soc/qcom,smem";
		smem_region = "/reserved-memory/smem@46000000";
		smmu_sde_sec = "/soc/qcom,mdss_mdp/qcom,smmu_sde_sec_cb";
		smmu_sde_unsec = "/soc/qcom,mdss_mdp/qcom,smmu_sde_unsec_cb";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_wlan_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-wlan-1-in";
		soc = "/soc";
		spkr_1_sd_n_active = "/soc/pinctrl@500000/spkr_1_sd_n/spkr_1_sd_n_active";
		spkr_1_sd_n_sleep = "/soc/pinctrl@500000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spmi_bus = "/soc/qcom,spmi@1c40000";
		stm = "/soc/stm@8002000";
		stm_out_funnel_in0 = "/soc/stm@8002000/port/endpoint";
		stub_codec = "/soc/qcom,msm-stub-codec";
		suspendable_ddr_bw_opp_table = "/soc/suspendable-ddr-bw-opp-table";
		swao_csr = "/soc/csr@8a03000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/va-macro@0a730000/va_swr_master";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@0a600000/rx_swr_master";
		system_heap = "/soc/qcom,ion/qcom,ion-heap@25";
		system_secure_heap = "/soc/qcom,ion/qcom,ion-heap@9";
		tcsr_mutex = "/soc/hwlock";
		tcsr_mutex_block = "/soc/syscon@00340000";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		tdm_sen_rx = "/soc/qcom,msm-dai-tdm-sen-rx";
		tdm_sen_tx = "/soc/qcom,msm-dai-tdm-sen-tx";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		tfe0_all_wr = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/tfe0-all-wr";
		tfe1_all_wr = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/tfe1-all-wr";
		tfe_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_tfe/iova-mem-map";
		thermal_zones = "/soc/thermal-zones";
		tlmm = "/soc/pinctrl@500000";
		tmc_etf = "/soc/tmc@8047000";
		tmc_etf_in_funnel_merg = "/soc/tmc@8047000/ports/port@1/endpoint";
		tmc_etf_out_replicator_qdss = "/soc/tmc@8047000/ports/port@0/endpoint";
		tmc_etr = "/soc/tmc@8048000";
		tmc_etr_in_replicator_qdss = "/soc/tmc@8048000/ports/port@0/endpoint";
		tpda = "/soc/tpda@8004000";
		tpda0_in_tpdm_dl_ct = "/soc/tpda@8004000/ports/port@1/endpoint";
		tpda10_in_tpdm_prng = "/soc/tpda@8004000/ports/port@5/endpoint";
		tpda12_in_tpdm_qm = "/soc/tpda@8004000/ports/port@6/endpoint";
		tpda13_in_tpdm_west = "/soc/tpda@8004000/ports/port@7/endpoint";
		tpda15_in_tpdm_pimem = "/soc/tpda@8004000/ports/port@8/endpoint";
		tpda1_in_funnel_gpu = "/soc/tpda@8004000/ports/port@2/endpoint";
		tpda7_in_tpdm_vsense = "/soc/tpda@8004000/ports/port@3/endpoint";
		tpda8_in_tpdm_dcc = "/soc/tpda@8004000/ports/port@4/endpoint";
		tpda_actpm = "/soc/tpda@9832000";
		tpda_actpm_in_tpdm_actpm = "/soc/tpda@9832000/ports/port@1/endpoint";
		tpda_actpm_out_funnel_apss0 = "/soc/tpda@9832000/ports/port@0/endpoint";
		tpda_apss = "/soc/tpda@9862000";
		tpda_apss_in_tpdm_apss = "/soc/tpda@9862000/ports/port@1/endpoint";
		tpda_apss_out_funnel_apss0 = "/soc/tpda@9862000/ports/port@0/endpoint";
		tpda_llm_silver = "/soc/tpda@98c0000";
		tpda_llm_silver_in_tpdm_llm_silver = "/soc/tpda@98c0000/ports/port@1/endpoint";
		tpda_llm_silver_out_funnel_apss0 = "/soc/tpda@98c0000/ports/port@0/endpoint";
		tpda_mapss = "/soc/tpda@8a04000";
		tpda_mapss_in_tpdm_mapss = "/soc/tpda@8a04000/ports/port@1/endpoint";
		tpda_mapss_out_funnel_in1 = "/soc/tpda@8a04000/ports/port@0/endpoint";
		tpda_out_funnel_qatb = "/soc/tpda@8004000/ports/port@0/endpoint";
		tpdm_actpm = "/soc/tpd@9830000";
		tpdm_actpm_out_tpda_actpm = "/soc/tpd@9830000/port/endpoint";
		tpdm_apss = "/soc/tpdm@9860000";
		tpdm_apss_out_tpda_apss = "/soc/tpdm@9860000/port/endpoint";
		tpdm_center = "/soc/tpdm@8b58000";
		tpdm_dcc = "/soc/tpdm@8870000";
		tpdm_dcc_out_tpda8 = "/soc/tpdm@8870000/port/endpoint";
		tpdm_dl_ct_out_tpda0 = "/soc/tpdm@8b58000/port/endpoint";
		tpdm_gpu = "/soc/tpdm@8940000";
		tpdm_gpu_out_funnel_gpu = "/soc/tpdm@8940000/port/endpoint";
		tpdm_llm_silver = "/soc/tpdm@98a0000";
		tpdm_llm_silver_out_tpda_llm_silver = "/soc/tpdm@98a0000/port/endpoint";
		tpdm_lpass_lpi = "/soc/tpdm@8a26000";
		tpdm_lpass_out_funnel_qatb = "/soc/tpdm@8a26000/port/endpoint";
		tpdm_mapss = "/soc/tpdm@8a01000";
		tpdm_mapss_out_tpda_mapss = "/soc/tpdm@8a01000/port/endpoint";
		tpdm_pimem = "/soc/tpdm@8850000";
		tpdm_pimem_out_tpda15 = "/soc/tpdm@8850000/port/endpoint";
		tpdm_prng = "/soc/tpdm@884c000";
		tpdm_prng_out_tpda10 = "/soc/tpdm@884c000/port/endpoint";
		tpdm_qm = "/soc/tpdm@89d0000";
		tpdm_qm_out_tpda12 = "/soc/tpdm@89d0000/port/endpoint";
		tpdm_vsense = "/soc/tpdm@8840000";
		tpdm_vsense_out_tpda7 = "/soc/tpdm@8840000/port/endpoint";
		tpdm_wcss = "/soc/tpdm@899c000";
		tpdm_wcss_silver_out_funnel_in1 = "/soc/tpdm@899c000/port/endpoint";
		tpdm_west = "/soc/tpdm@8a58000";
		tpdm_west_out_tpda13 = "/soc/tpdm@8a58000/port/endpoint";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		ts_int_active = "/soc/pinctrl@500000/pmx_ts_int_active/ts_int_active";
		ts_int_suspend = "/soc/pinctrl@500000/pmx_ts_int_suspend/ts_int_suspend";
		ts_release = "/soc/pinctrl@500000/pmx_ts_release/ts_release";
		ts_reset_active = "/soc/pinctrl@500000/pmx_ts_reset_active/ts_reset_active";
		ts_reset_suspend = "/soc/pinctrl@500000/pmx_ts_reset_suspend/ts_reset_suspend";
		tsens0 = "/soc/tsens@04410000";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		tx_swr_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/tx_swr_clk_active";
		tx_swr_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/tx_swr_clk_sleep";
		tx_swr_data1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/tx_swr_data1_active";
		tx_swr_data1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/tx_swr_data1_sleep";
		tx_swr_data2_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/tx_swr_data2_active";
		tx_swr_data2_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/tx_swr_data2_sleep";
		usb0 = "/soc/ssusb@4e00000";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		usb_id_interrupt = "/soc/pinctrl@500000/usb_id_interrupt";
		usb_nop_phy = "/soc/usb_nop_phy";
		usb_qmp_phy = "/soc/ssphy@1615000";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		va_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-2-tx";
		va_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/va-macro@0a730000";
		va_swr_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/va_swr_clk_data_pinctrl";
		voice = "/soc/qcom,msm-pcm-voice";
		voip = "/soc/qcom,msm-voip-dsp";
		wakegic = "/soc/wake-gic";
		wakegpio = "/soc/wake-gpio";
		wdog = "/soc/qcom,wdt@f017000";
		wlan_msa_mem = "/reserved-memory/wlan_msa_region@51900000";
		wsa881x_analog_clk_gpio = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/msm_cdc_pinctrl@18";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		wsa_mclk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/wsa_mclk_active";
		wsa_mclk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/wsa_mclk_sleep";
		xbl_aop_mem = "/reserved-memory/xbl_aop_mem@45e00000";
		xo_board = "/soc/clocks/xo-board";
	};

	aliases {
		sdhc1 = "/soc/sdhci@4744000";
		sdhc2 = "/soc/sdhci@4784000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/va-macro@0a730000/va_swr_master";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@0a600000/rx_swr_master";
	};

	chosen {
		bootargs = "rcupdate.rcu_expedited=1 rcu_nocbs=0-7 kpti=off";
	};

	cpus {
		#address-cells = <0x02>;
		#size-cells = <0x00>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x05>;
				};

				core1 {
					cpu = <0x06>;
				};

				core2 {
					cpu = <0x07>;
				};

				core3 {
					cpu = <0x08>;
				};
			};
		};

		cpu@0 {
			#cooling-cells = <0x02>;
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,armv8";
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x02>;
			phandle = <0x05>;
			qcom,freq-domain = <0x03 0x00 0x04>;
			qcom,lmh-dcvs = <0x04>;
			reg = <0x00 0x00>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x178>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x177>;
			};

			l2-cache {
				cache-level = <0x02>;
				compatible = "arm,arch-cache";
				phandle = <0x02>;
			};
		};

		cpu@1 {
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,armv8";
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x02>;
			phandle = <0x06>;
			qcom,freq-domain = <0x03 0x00 0x04>;
			qcom,lmh-dcvs = <0x04>;
			reg = <0x00 0x01>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x17a>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x179>;
			};
		};

		cpu@2 {
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,armv8";
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x02>;
			phandle = <0x07>;
			qcom,freq-domain = <0x03 0x00 0x04>;
			qcom,lmh-dcvs = <0x04>;
			reg = <0x00 0x02>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x17c>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x17b>;
			};
		};

		cpu@3 {
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,armv8";
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x02>;
			phandle = <0x08>;
			qcom,freq-domain = <0x03 0x00 0x04>;
			qcom,lmh-dcvs = <0x04>;
			reg = <0x00 0x03>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x17e>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x17d>;
			};
		};
	};

	firmware {
		phandle = <0x17f>;

		android {
			compatible = "android,firmware";

			fstab {
				compatible = "android,fstab";

				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/platform/soc/4744000.sdhci/by-name/vendor";
					fsmgr_flags = "wait,slotselect,avb";
					mnt_flags = "ro,barrier=1,discard";
					status = "ok";
					type = "ext4";
				};
			};

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo,recovery";
			};
		};
	};

	mem-offline {
		compatible = "qcom,mem-offline";
		granule = <0x200>;
		offline-sizes = <0x01 0x40000000 0x00 0x40000000 0x01 0xc0000000 0x00 0x80000000 0x02 0xc0000000 0x01 0x40000000>;
	};

	memory {
		device_type = "memory";
		reg = <0x00 0x00 0x00 0x00>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;

		adsp_region {
			alignment = <0x00 0x400000>;
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x43>;
			reusable;
			size = <0x00 0x800000>;
		};

		adsp_regions@51a00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x11>;
			reg = <0x00 0x51a00000 0x00 0x1c00000>;
		};

		cont_splash_region@5c000000 {
			label = "cont_splash_region";
			phandle = <0x186>;
			reg = <0x00 0x5c000000 0x00 0xf00000>;
		};

		dfps_data_region@5cf00000 {
			label = "dfps_data_region";
			phandle = <0x16b>;
			reg = <0x00 0x5cf00000 0x00 0x100000>;
		};

		disp_rdump_region@5c000000 {
			label = "disp_rdump_region";
			phandle = <0x187>;
			reg = <0x00 0x5c000000 0x00 0xf00000>;
		};

		gpu_region@53615000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x184>;
			reg = <0x00 0x53615000 0x00 0x2000>;
		};

		hyp_region@45700000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x180>;
			reg = <0x00 0x45700000 0x00 0x600000>;
		};

		ipa_gsi_region@53610000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x183>;
			reg = <0x00 0x53610000 0x00 0x5000>;
		};

		ips_fw_region@53600000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x58>;
			reg = <0x00 0x53600000 0x00 0x10000>;
		};

		linux,cma {
			alignment = <0x00 0x400000>;
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			compatible = "shared-dma-pool";
			linux,cma-default;
			reusable;
			size = <0x00 0x2000000>;
		};

		mem_dump_region {
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x36>;
			reusable;
			size = <0x00 0x800000>;
		};

		modem_region@4ab00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x17>;
			reg = <0x00 0x4ab00000 0x00 0x6900000>;
		};

		pil_video_region@51400000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x15>;
			reg = <0x00 0x51400000 0x00 0x500000>;
		};

		qseecom_region {
			alignment = <0x00 0x400000>;
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x0b>;
			reusable;
			size = <0x00 0x1400000>;
		};

		qseecom_ta_region {
			alignment = <0x00 0x400000>;
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0xa5>;
			reusable;
			size = <0x00 0x1000000>;
		};

		removed_region@60000000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x185>;
			reg = <0x00 0x60000000 0x00 0x3900000>;
		};

		sec_apps_region@45fff000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x182>;
			reg = <0x00 0x45fff000 0x00 0x1000>;
		};

		secure_display_region {
			alignment = <0x00 0x400000>;
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0xa4>;
			reusable;
			size = <0x00 0x5c00000>;
		};

		smem@46000000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x41>;
			reg = <0x00 0x46000000 0x00 0x200000>;
		};

		wlan_msa_region@51900000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x55>;
			reg = <0x00 0x51900000 0x00 0x100000>;
		};

		xbl_aop_mem@45e00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x181>;
			reg = <0x00 0x45e00000 0x00 0x100000>;
		};
	};

	soc {
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		compatible = "simple-bus";
		phandle = <0x188>;
		ranges = <0x00 0x00 0x00 0xffffffff>;

		ad-hoc-bus {
			compatible = "qcom,msm-bus-device";
			phandle = <0x31f>;
			reg = <0x1880000 0x60200 0x4480000 0x80000 0x1900000 0x8200 0x1880000 0x600 0x1880000 0x60200 0x1880000 0x60200>;
			reg-names = "sys_noc-base\0bimc-base\0config_noc-base\0qup_virt-base\0mmnrt_virt-base\0mmrt_virt-base";

			fab-bimc {
				cell-id = <0x00>;
				clock-names = "bus_clk\0bus_a_clk";
				clocks = <0x0a 0x79 0x0a 0x7a>;
				label = "fab-bimc";
				phandle = <0x127>;
				qcom,base-name = "bimc-base";
				qcom,bus-type = <0x02>;
				qcom,fab-dev;
				qcom,util-fact = <0x99>;
			};

			fab-config_noc {
				cell-id = <0x1400>;
				clock-names = "bus_clk\0bus_a_clk";
				clocks = <0x0a 0x90 0x0a 0x91>;
				label = "fab-config_noc";
				phandle = <0x149>;
				qcom,base-name = "config_noc-base";
				qcom,bus-type = <0x01>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
			};

			fab-mmnrt_virt {
				cell-id = <0x1810>;
				clock-names = "bus_clk\0bus_a_clk";
				clocks = <0x0a 0x94 0x0a 0x95>;
				label = "fab-mmnrt_virt";
				phandle = <0x14f>;
				qcom,base-name = "mmnrt_virt-base";
				qcom,base-offset = <0x15000>;
				qcom,bus-type = <0x03>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
				qcom,util-fact = <0x8e>;
			};

			fab-mmrt_virt {
				cell-id = <0x1811>;
				clock-names = "bus_clk\0bus_a_clk";
				clocks = <0x0a 0x9c 0x0a 0x9d>;
				label = "fab-mmrt_virt";
				phandle = <0x151>;
				qcom,base-name = "mmrt_virt-base";
				qcom,base-offset = <0x15000>;
				qcom,bus-type = <0x03>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
				qcom,util-fact = <0x8b>;
			};

			fab-qup_virt {
				cell-id = <0x180e>;
				clock-names = "bus_clk\0bus_a_clk";
				clocks = <0x0a 0x0c 0x0a 0x0d>;
				label = "fab-qup_virt";
				phandle = <0x14d>;
				qcom,base-name = "qup_virt-base";
				qcom,bus-type = <0x01>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
			};

			fab-sys_noc {
				cell-id = <0x400>;
				clock-names = "bus_clk\0bus_a_clk";
				clocks = <0x0a 0x77 0x0a 0x78>;
				label = "fab-sys_noc";
				phandle = <0x14b>;
				qcom,base-name = "sys_noc-base";
				qcom,base-offset = <0x15000>;
				qcom,bus-type = <0x03>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
			};

			mas-anoc-snoc {
				cell-id = <0xb5>;
				label = "mas-anoc-snoc";
				phandle = <0x160>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14b>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x153 0x154 0x155 0x156 0x157 0x158 0x159>;
				qcom,mas-rpm-id = <0x6e>;
			};

			mas-apps-proc {
				cell-id = <0x01>;
				clock-names = "node_clk\0node_a_clk";
				clocks = <0x0a 0x72 0x0a 0x73>;
				label = "mas-apps-proc";
				phandle = <0x320>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x127>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x125 0x126>;
				qcom,mas-rpm-id = <0x00>;
				qcom,prio-lvl = <0x00>;
				qcom,prio-rd = <0x00>;
				qcom,prio-wr = <0x00>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x00>;
				qcom,util-fact = <0x9f>;
				qcom,vrail-comp = <0x60>;
			};

			mas-bimc-snoc {
				cell-id = <0x2720>;
				label = "mas-bimc-snoc";
				phandle = <0x15a>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14b>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x153 0x154 0x155 0x157 0x158 0x159>;
				qcom,mas-rpm-id = <0x15>;
			};

			mas-crypto-c0 {
				cell-id = <0x37>;
				clock-names = "node_clk\0node_a_clk";
				clocks = <0x0a 0xac 0x0a 0xad>;
				label = "mas-crypto-c0";
				phandle = <0x0e>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14b>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x14a>;
				qcom,mas-rpm-id = <0x17>;
				qcom,prio = <0x02>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x16>;
			};

			mas-qhm-qdss-bam {
				cell-id = <0x35>;
				label = "mas-qhm-qdss-bam";
				phandle = <0x32b>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14b>;
				qcom,buswidth = <0x04>;
				qcom,connections = <0x14a>;
				qcom,mas-rpm-id = <0x13>;
				qcom,prio = <0x02>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x02>;
			};

			mas-qhm-qpic {
				cell-id = <0x5b>;
				label = "mas-qhm-qpic";
				phandle = <0x331>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14b>;
				qcom,buswidth = <0x04>;
				qcom,connections = <0x14a>;
				qcom,mas-rpm-id = <0x20>;
				qcom,prio = <0x02>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x01>;
			};

			mas-qhm-qup0 {
				cell-id = <0x97>;
				clock-names = "node_clk\0node_a_clk";
				clocks = <0x0a 0xa0 0x0a 0xa1>;
				label = "mas-qhm-qup0";
				phandle = <0x32c>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14b>;
				qcom,buswidth = <0x04>;
				qcom,connections = <0x14a>;
				qcom,mas-rpm-id = <0xa6>;
				qcom,prio = <0x02>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x00>;
			};

			mas-qhm-tic {
				cell-id = <0x4d>;
				label = "mas-qhm-tic";
				phandle = <0x329>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14b>;
				qcom,buswidth = <0x04>;
				qcom,connections = <0x153 0x154 0x155 0x156 0x157 0x158 0x159>;
				qcom,mas-rpm-id = <0x33>;
				qcom,prio = <0x02>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x08>;
			};

			mas-qnm-camera-nrt {
				cell-id = <0x89>;
				label = "mas-qnm-camera-nrt";
				phandle = <0x324>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14f>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x14e>;
				qcom,mas-rpm-id = <0xac>;
				qcom,prio = <0x03>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x04>;
			};

			mas-qnm-camera-rt {
				cell-id = <0xaa>;
				label = "mas-qnm-camera-rt";
				phandle = <0x325>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x151>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x150>;
				qcom,forwarding;
				qcom,mas-rpm-id = <0xad>;
				qcom,prio = <0x03>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x0a>;
			};

			mas-qnm-gpu {
				cell-id = <0x1a>;
				label = "mas-qnm-gpu";
				phandle = <0x333>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x127>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x125>;
				qcom,mas-rpm-id = <0x06>;
				qcom,prio-lvl = <0x00>;
				qcom,prio-rd = <0x00>;
				qcom,prio-wr = <0x00>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x01>;
			};

			mas-qup-core-master-0 {
				cell-id = <0xb0>;
				label = "mas-qup-core-master-0";
				phandle = <0x323>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14d>;
				qcom,buswidth = <0x04>;
				qcom,connections = <0x14c>;
				qcom,mas-rpm-id = <0xaa>;
			};

			mas-qxm-ipa {
				cell-id = <0x5a>;
				label = "mas-qxm-ipa";
				phandle = <0x32d>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14b>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x14a>;
				qcom,mas-rpm-id = <0x3b>;
				qcom,prio = <0x02>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x03>;
			};

			mas-qxm-mdp0 {
				cell-id = <0x16>;
				label = "mas-qxm-mdp0";
				phandle = <0x326>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x151>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x150>;
				qcom,forwarding;
				qcom,mas-rpm-id = <0x08>;
				qcom,prio = <0x03>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x05>;
			};

			mas-qxm-pimem {
				cell-id = <0x8d>;
				label = "mas-qxm-pimem";
				phandle = <0x32a>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14b>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x154 0x156>;
				qcom,mas-rpm-id = <0x71>;
				qcom,prio = <0x02>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x14>;
			};

			mas-qxm-venus-cpu {
				cell-id = <0x8a>;
				label = "mas-qxm-venus-cpu";
				phandle = <0x328>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14f>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x14e>;
				qcom,mas-rpm-id = <0xa8>;
				qcom,prio = <0x04>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x0d>;
			};

			mas-qxm-venus0 {
				cell-id = <0x3f>;
				label = "mas-qxm-venus0";
				phandle = <0x327>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14f>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x14e>;
				qcom,forwarding;
				qcom,mas-rpm-id = <0x09>;
				qcom,prio = <0x03>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x09>;
			};

			mas-snoc-bimc {
				cell-id = <0x272f>;
				label = "mas-snoc-bimc";
				phandle = <0x15f>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x127>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x125>;
				qcom,mas-rpm-id = <0x03>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x06>;
			};

			mas-snoc-bimc-nrt {
				cell-id = <0xb3>;
				label = "mas-snoc-bimc-nrt";
				phandle = <0x15c>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x127>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x125>;
				qcom,mas-rpm-id = <0xa4>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x03>;
			};

			mas-snoc-bimc-rt {
				cell-id = <0xb2>;
				label = "mas-snoc-bimc-rt";
				phandle = <0x15d>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x127>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x125>;
				qcom,mas-rpm-id = <0xa3>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x02>;
			};

			mas-snoc-cfg {
				cell-id = <0x36>;
				label = "mas-snoc-cfg";
				phandle = <0x15b>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14b>;
				qcom,buswidth = <0x04>;
				qcom,connections = <0x152>;
				qcom,mas-rpm-id = <0x14>;
			};

			mas-snoc-cnoc {
				cell-id = <0x2733>;
				label = "mas-snoc-cnoc";
				phandle = <0x15e>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x128 0x129 0x12a 0x12b 0x12c 0x12d 0x12e 0x12f 0x130 0x131 0x132 0x133 0x134 0x135 0x136 0x137 0x138 0x139 0x13a 0x13b 0x13c 0x13d 0x13e 0x13f 0x140 0x141 0x142 0x143 0x144 0x145 0x146 0x147 0x148>;
				qcom,mas-rpm-id = <0x34>;
			};

			mas-tcu-0 {
				cell-id = <0x68>;
				label = "mas-tcu-0";
				phandle = <0x321>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x127>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x125 0x126>;
				qcom,mas-rpm-id = <0x66>;
				qcom,prio-lvl = <0x06>;
				qcom,prio-rd = <0x06>;
				qcom,prio-wr = <0x06>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x04>;
			};

			mas-xm-dap {
				cell-id = <0x4c>;
				label = "mas-xm-dap";
				phandle = <0x322>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x128 0x129 0x12a 0x12b 0x12c 0x12d 0x12e 0x12f 0x130 0x131 0x132 0x133 0x134 0x135 0x136 0x137 0x138 0x139 0x13a 0x13b 0x13c 0x13d 0x13e 0x13f 0x140 0x141 0x142 0x143 0x144 0x145 0x146 0x147 0x148>;
				qcom,mas-rpm-id = <0x31>;
			};

			mas-xm-qdss-etr {
				cell-id = <0x3c>;
				label = "mas-xm-qdss-etr";
				phandle = <0x32e>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14b>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x14a>;
				qcom,mas-rpm-id = <0x1f>;
				qcom,prio = <0x02>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x0c>;
			};

			mas-xm-sdc1 {
				cell-id = <0x4e>;
				clock-names = "node_clk\0node_a_clk";
				clocks = <0x0a 0xa8 0x0a 0xa9>;
				label = "mas-xm-sdc1";
				phandle = <0x32f>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14b>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x14a>;
				qcom,mas-rpm-id = <0x21>;
				qcom,prio = <0x02>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x11>;
			};

			mas-xm-sdc2 {
				cell-id = <0x51>;
				clock-names = "node_clk\0node_a_clk";
				clocks = <0x0a 0xaa 0x0a 0xab>;
				label = "mas-xm-sdc2";
				phandle = <0x330>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14b>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x14a>;
				qcom,mas-rpm-id = <0x23>;
				qcom,prio = <0x02>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x17>;
			};

			mas-xm-usb3-0 {
				cell-id = <0x3d>;
				label = "mas-xm-usb3-0";
				phandle = <0x332>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14b>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x14a>;
				qcom,mas-rpm-id = <0x20>;
				qcom,prio = <0x02>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x18>;
			};

			slv-anoc-snoc {
				cell-id = <0x342>;
				label = "slv-anoc-snoc";
				phandle = <0x14a>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14b>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x160>;
				qcom,slv-rpm-id = <0x8d>;
			};

			slv-bimc-snoc {
				cell-id = <0x2721>;
				label = "slv-bimc-snoc";
				phandle = <0x126>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x127>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x15a>;
				qcom,slv-rpm-id = <0x02>;
			};

			slv-ebi {
				cell-id = <0x200>;
				label = "slv-ebi";
				phandle = <0x125>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x127>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x00>;
			};

			slv-qhs-apss {
				cell-id = <0x2a1>;
				label = "slv-qhs-apss";
				phandle = <0x155>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14b>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x14>;
			};

			slv-qhs-bimc-cfg {
				cell-id = <0x275>;
				label = "slv-qhs-bimc-cfg";
				phandle = <0x12c>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x38>;
			};

			slv-qhs-camera-nrt-throtle-cfg {
				cell-id = <0x33b>;
				label = "slv-qhs-camera-nrt-throttle-cfg";
				phandle = <0x12f>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x10f>;
			};

			slv-qhs-camera-rt-throttle-cfg {
				cell-id = <0x33c>;
				label = "slv-qhs-camera-rt-throttle-cfg";
				phandle = <0x128>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x117>;
			};

			slv-qhs-camera-ss-cfg {
				cell-id = <0x24d>;
				label = "slv-qhs-camera-ss-cfg";
				phandle = <0x146>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x03>;
			};

			slv-qhs-clk-ctl {
				cell-id = <0x26c>;
				label = "slv-qhs-clk-ctl";
				phandle = <0x147>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x2f>;
			};

			slv-qhs-crypto0-cfg {
				cell-id = <0x271>;
				label = "slv-qhs-crypto0-cfg";
				phandle = <0x143>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x34>;
			};

			slv-qhs-disp-ss-cfg {
				cell-id = <0x24e>;
				label = "slv-qhs-disp-ss-cfg";
				phandle = <0x138>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x04>;
			};

			slv-qhs-display-throttle-cfg {
				cell-id = <0x2bc>;
				label = "slv-qhs-display-throttle-cfg";
				phandle = <0x133>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x9c>;
			};

			slv-qhs-gpu-cfg {
				cell-id = <0x33d>;
				label = "slv-qhs-gpu-cfg";
				phandle = <0x13a>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x113>;
			};

			slv-qhs-hwkm {
				cell-id = <0x345>;
				label = "slv-qhs-hwkm";
				phandle = <0x140>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x118>;
			};

			slv-qhs-imem-cfg {
				cell-id = <0x273>;
				label = "slv-qhs-imem-cfg";
				phandle = <0x13b>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x36>;
			};

			slv-qhs-ipa-cfg {
				cell-id = <0x2a4>;
				label = "slv-qhs-ipa-cfg";
				phandle = <0x132>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0xb7>;
			};

			slv-qhs-lpass {
				cell-id = <0x20a>;
				label = "slv-qhs-lpass";
				phandle = <0x137>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x15>;
			};

			slv-qhs-mesg-ram {
				cell-id = <0x274>;
				label = "slv-qhs-mesg-ram";
				phandle = <0x135>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x37>;
			};

			slv-qhs-pdm {
				cell-id = <0x267>;
				label = "slv-qhs-pdm";
				phandle = <0x131>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x29>;
			};

			slv-qhs-pimem-cfg {
				cell-id = <0x2a9>;
				label = "slv-qhs-pimem-cfg";
				phandle = <0x144>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0xa7>;
			};

			slv-qhs-pka-wrapper {
				cell-id = <0x346>;
				label = "slv-qhs-pka-wrapper";
				phandle = <0x13f>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x119>;
			};

			slv-qhs-pmic-arb {
				cell-id = <0x278>;
				label = "slv-qhs-pmic-arb";
				phandle = <0x136>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x3b>;
			};

			slv-qhs-prng {
				cell-id = <0x26a>;
				label = "slv-qhs-prng";
				phandle = <0x141>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x2c>;
			};

			slv-qhs-qdss-cfg {
				cell-id = <0x27b>;
				label = "slv-qhs-qdss-cfg";
				phandle = <0x130>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x3f>;
			};

			slv-qhs-qm-cfg {
				cell-id = <0x2d9>;
				label = "slv-qhs-qm-cfg";
				phandle = <0x12b>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0xd4>;
			};

			slv-qhs-qm-mpu-cfg {
				cell-id = <0x33f>;
				label = "slv-qhs-qm-mpu-cfg";
				phandle = <0x12e>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0xe7>;
			};

			slv-qhs-qpic {
				cell-id = <0x288>;
				label = "slv-qhs-qpic";
				phandle = <0x148>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x50>;
			};

			slv-qhs-qup0 {
				cell-id = <0x313>;
				label = "slv-qhs-qup0";
				phandle = <0x145>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x105>;
			};

			slv-qhs-sdc1 {
				cell-id = <0x25e>;
				label = "slv-qhs-sdc1";
				phandle = <0x12a>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x1f>;
			};

			slv-qhs-sdc2 {
				cell-id = <0x260>;
				label = "slv-qhs-sdc2";
				phandle = <0x129>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x21>;
			};

			slv-qhs-tcsr {
				cell-id = <0x26f>;
				label = "slv-qhs-tcsr";
				phandle = <0x134>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x32>;
			};

			slv-qhs-usb3 {
				cell-id = <0x247>;
				label = "slv-qhs-usb3";
				phandle = <0x12d>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x16>;
			};

			slv-qhs-venus-cfg {
				cell-id = <0x254>;
				label = "slv-qhs-venus-cfg";
				phandle = <0x139>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x0a>;
			};

			slv-qhs-venus-throttle-cfg {
				cell-id = <0x2b8>;
				label = "slv-qhs-venus-throttle-cfg";
				phandle = <0x13e>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0xb2>;
			};

			slv-qhs-vsense-ctrl-cfg {
				cell-id = <0x2f6>;
				label = "slv-qhs-vsense-ctrl-cfg";
				phandle = <0x142>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x107>;
			};

			slv-qup-core-slave-0 {
				cell-id = <0x337>;
				label = "slv-qup-core-slave-0";
				phandle = <0x14c>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14d>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x108>;
			};

			slv-qxs-imem {
				cell-id = <0x249>;
				label = "slv-qxs-imem";
				phandle = <0x154>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14b>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x1a>;
			};

			slv-qxs-pimem {
				cell-id = <0x2c8>;
				label = "slv-qxs-pimem";
				phandle = <0x153>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14b>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0xa6>;
			};

			slv-snoc-bimc {
				cell-id = <0x2730>;
				label = "slv-snoc-bimc";
				phandle = <0x156>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14b>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x15f>;
				qcom,slv-rpm-id = <0x18>;
			};

			slv-snoc-bimc-nrt {
				cell-id = <0x340>;
				label = "slv-snoc-bimc-nrt";
				phandle = <0x14e>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14f>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x15c>;
				qcom,slv-rpm-id = <0x103>;
			};

			slv-snoc-bimc-rt {
				cell-id = <0x341>;
				label = "slv-snoc-bimc-rt";
				phandle = <0x150>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x151>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x15d>;
				qcom,slv-rpm-id = <0x104>;
			};

			slv-snoc-cfg {
				cell-id = <0x282>;
				label = "slv-snoc-cfg";
				phandle = <0x13c>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,connections = <0x15b>;
				qcom,slv-rpm-id = <0x46>;
			};

			slv-snoc-cnoc {
				cell-id = <0x2734>;
				label = "slv-snoc-cnoc";
				phandle = <0x157>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14b>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x15e>;
				qcom,slv-rpm-id = <0x19>;
			};

			slv-srvc-cnoc {
				cell-id = <0x286>;
				label = "slv-srvc-cnoc";
				phandle = <0x13d>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x149>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x4c>;
			};

			slv-srvc-snoc {
				cell-id = <0x24b>;
				label = "slv-srvc-snoc";
				phandle = <0x152>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14b>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x1d>;
			};

			slv-xs-qdss-stm {
				cell-id = <0x24c>;
				label = "slv-xs-qdss-stm";
				phandle = <0x159>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14b>;
				qcom,buswidth = <0x04>;
				qcom,slv-rpm-id = <0x1e>;
			};

			slv-xs-sys-tcu-cfg {
				cell-id = <0x2a0>;
				label = "slv-xs-sys-tcu-cfg";
				phandle = <0x158>;
				qcom,agg-ports = <0x01>;
				qcom,ap-owned;
				qcom,bus-dev = <0x14b>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x85>;
			};
		};

		apps-smmu@0xc600000 {
			#address-cells = <0x01>;
			#global-interrupts = <0x01>;
			#iommu-cells = <0x02>;
			#size-cells = <0x01>;
			compatible = "qcom,qsmmu-v500";
			interrupts = <0x00 0x51 0x04 0x00 0x57 0x04 0x00 0x58 0x04 0x00 0x59 0x04 0x00 0x5a 0x04 0x00 0x5b 0x04 0x00 0x5c 0x04 0x00 0x5d 0x04 0x00 0x5e 0x04 0x00 0x5f 0x04 0x00 0x60 0x04 0x00 0x61 0x04 0x00 0x62 0x04 0x00 0x63 0x04 0x00 0x64 0x04 0x00 0x65 0x04 0x00 0x66 0x04 0x00 0x67 0x04 0x00 0x68 0x04 0x00 0x69 0x04 0x00 0x6a 0x04 0x00 0x6b 0x04 0x00 0x6c 0x04 0x00 0x6d 0x04 0x00 0x6e 0x04 0x00 0x6f 0x04 0x00 0x70 0x04 0x00 0x71 0x04 0x00 0x72 0x04 0x00 0x73 0x04 0x00 0x74 0x04 0x00 0x75 0x04 0x00 0x76 0x04 0x00 0x77 0x04 0x00 0x78 0x04 0x00 0x79 0x04 0x00 0x7a 0x04 0x00 0x7b 0x04 0x00 0x7c 0x04 0x00 0x7d 0x04 0x00 0x7e 0x04 0x00 0x7f 0x04 0x00 0x80 0x04 0x00 0x81 0x04 0x00 0x82 0x04 0x00 0x83 0x04 0x00 0x84 0x04 0x00 0x85 0x04 0x00 0x86 0x04 0x00 0x87 0x04 0x00 0x88 0x04 0x00 0x89 0x04 0x00 0x8a 0x04 0x00 0x8b 0x04 0x00 0x8c 0x04 0x00 0x8d 0x04 0x00 0x8e 0x04 0x00 0x8f 0x04 0x00 0x90 0x04 0x00 0x91 0x04 0x00 0x92 0x04 0x00 0x93 0x04 0x00 0x94 0x04 0x00 0x95 0x04 0x00 0x96 0x04>;
			phandle = <0x0c>;
			qcom,actlr = <0x400 0x3ff 0x103 0x800 0x3ff 0x103>;
			qcom,msm-bus,active-only;
			qcom,msm-bus,name = "apps_smmu";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x2a0 0x00 0x00 0x01 0x2a0 0x00 0x3e8>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			ranges;
			reg = <0xc600000 0x80000 0xc782000 0x20>;
			reg-names = "base\0tcu-base";
			status = "okay";

			anoc_1_tbu@0xc785000 {
				compatible = "qcom,qsmmuv500-tbu";
				interrupts = <0x00 0x9a 0x04>;
				phandle = <0x31c>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,num-paths = <0x02>;
				qcom,msm-bus,vectors-KBps = <0x01 0x2a0 0x00 0x00 0x01 0x273 0x00 0x00 0x01 0x2a0 0x00 0x3e8 0x01 0x273 0x00 0x3e8>;
				qcom,stream-id-range = <0x00 0x400>;
				reg = <0xc785000 0x1000 0xc782200 0x08>;
				reg-names = "base\0status-reg";
			};

			mm_nrt_tbu@0xc78d000 {
				compatible = "qcom,qsmmuv500-tbu";
				interrupts = <0x00 0x9c 0x04>;
				phandle = <0x31e>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,num-paths = <0x02>;
				qcom,msm-bus,vectors-KBps = <0x01 0x2a0 0x00 0x00 0x89 0x340 0x00 0x00 0x01 0x2a0 0x00 0x3e8 0x89 0x340 0x00 0x3e8>;
				qcom,stream-id-range = <0x800 0x400>;
				reg = <0xc78d000 0x1000 0xc782210 0x08>;
				reg-names = "base\0status-reg";
			};

			mm_rt_tbu@0xc789000 {
				compatible = "qcom,qsmmuv500-tbu";
				interrupts = <0x00 0x9b 0x04>;
				phandle = <0x31d>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,num-paths = <0x02>;
				qcom,msm-bus,vectors-KBps = <0x01 0x2a0 0x00 0x00 0x16 0x341 0x00 0x00 0x01 0x2a0 0x00 0x3e8 0x16 0x341 0x00 0x3e8>;
				qcom,stream-id-range = <0x400 0x400>;
				reg = <0xc789000 0x1000 0xc782208 0x08>;
				reg-names = "base\0status-reg";
			};
		};

		apps_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			dma-coherent;
			iommus = <0x0c 0x1e1 0x00>;
			qcom,iommu-dma = "disabled";
		};

		apps_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x0c 0x1e0 0x00>;
			qcom,iommu-dma = "disabled";
		};

		arm64_cpu_erp {
			compatible = "arm,arm64-cpu-erp";
			interrupt-names = "pri-dbe-irq\0pri-ext-irq";
			interrupts = <0x00 0x2b 0x04 0x00 0x29 0x04>;
			poll-delay-ms = <0x1388>;
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			phandle = <0x1da>;
			qcom,inst-id = <0x05>;

			port {

				endpoint {
					phandle = <0x90>;
					remote-endpoint = <0x60>;
				};
			};
		};

		bt_wcn3990 {
			compatible = "qca,wcn3990";
			phandle = <0x1cb>;
			qca,bt-sw-ctrl-gpio = <0x50 0x57 0x00>;
			qca,bt-vdd-core-current-level = <0x01>;
			qca,bt-vdd-core-supply = <0x52>;
			qca,bt-vdd-core-voltage-level = <0x13e5c0 0x13e5c0>;
			qca,bt-vdd-io-current-level = <0x01>;
			qca,bt-vdd-io-supply = <0x51>;
			qca,bt-vdd-io-voltage-level = <0x19f0a0 0x1cfde0>;
			qca,bt-vdd-pa-current-level = <0x01>;
			qca,bt-vdd-pa-supply = <0x53>;
			qca,bt-vdd-pa-voltage-level = <0x2b7cd0 0x328980>;
			qca,bt-vdd-xtal-current-level = <0x01>;
			qca,bt-vdd-xtal-supply = <0x54>;
			qca,bt-vdd-xtal-voltage-level = <0x19f0a0 0x1cfde0>;
		};

		clocks {

			sleep-clk {
				#clock-cells = <0x00>;
				clock-frequency = <0x7ffc>;
				clock-output-names = "chip_sleep_clk";
				compatible = "fixed-clock";
				phandle = <0x1b5>;
			};

			xo-board {
				#clock-cells = <0x00>;
				clock-frequency = <0x249f000>;
				clock-output-names = "xo_board";
				compatible = "fixed-clock";
				phandle = <0x1b4>;
			};
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			interrupts = <0x01 0x06 0x04>;
			phandle = <0x198>;
			qcom,irq-is-percpu;
		};

		csr@8001000 {
			compatible = "qcom,coresight-csr";
			coresight-name = "coresight-csr";
			phandle = <0x5b>;
			qcom,blk-size = <0x01>;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,usb-bam-support;
			reg = <0x8001000 0x1000>;
			reg-names = "csr-base";
		};

		csr@8a03000 {
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "qcom,coresight-csr";
			coresight-name = "coresight-swao-csr";
			phandle = <0x1d5>;
			qcom,aodbg-csr-support;
			qcom,blk-size = <0x01>;
			qcom,timestamp-support;
			reg = <0x8a03000 0x1000>;
			reg-names = "csr-base";
		};

		cti@8010000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti0";
			phandle = <0xa1>;
			reg = <0x8010000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8011000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti1";
			phandle = <0x209>;
			reg = <0x8011000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8012000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti2";
			phandle = <0x20a>;
			reg = <0x8012000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8013000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti3";
			phandle = <0x20b>;
			reg = <0x8013000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8014000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti4";
			phandle = <0x20c>;
			reg = <0x8014000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8015000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti5";
			phandle = <0x20d>;
			reg = <0x8015000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8016000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti6";
			phandle = <0x20e>;
			reg = <0x8016000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8017000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti7";
			phandle = <0x20f>;
			reg = <0x8017000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8018000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti8";
			phandle = <0x210>;
			reg = <0x8018000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8019000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti9";
			phandle = <0x211>;
			reg = <0x8019000 0x1000>;
			reg-names = "cti-base";
		};

		cti@801a000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti10";
			phandle = <0x212>;
			reg = <0x801a000 0x1000>;
			reg-names = "cti-base";
		};

		cti@801b000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti11";
			phandle = <0x213>;
			reg = <0x801b000 0x1000>;
			reg-names = "cti-base";
		};

		cti@801c000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti12";
			phandle = <0x214>;
			reg = <0x801c000 0x1000>;
			reg-names = "cti-base";
		};

		cti@801d000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti13";
			phandle = <0x215>;
			reg = <0x801d000 0x1000>;
			reg-names = "cti-base";
		};

		cti@801e000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti14";
			phandle = <0x216>;
			reg = <0x801e000 0x1000>;
			reg-names = "cti-base";
		};

		cti@801f000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti15";
			phandle = <0x217>;
			reg = <0x801f000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8833000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-mss-q6";
			phandle = <0x202>;
			reg = <0x8833000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8941000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-isdb-gpu";
			phandle = <0x203>;
			reg = <0x8941000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@89a4000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-wcss-cti0";
			phandle = <0x1fd>;
			reg = <0x89a4000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@89a5000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-wcss-cti1";
			phandle = <0x1fe>;
			reg = <0x89a5000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@89a6000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-wcss-cti2";
			phandle = <0x1ff>;
			reg = <0x89a6000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@8a02000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-mapss";
			phandle = <0x204>;
			reg = <0x8a02000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8a21000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-lpass-lpi";
			phandle = <0x200>;
			reg = <0x8a21000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@8a2b000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-lpass-q6";
			phandle = <0x201>;
			reg = <0x8a2b000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@8b30000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cortex_m3";
			phandle = <0x1fa>;
			reg = <0x8b30000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8b59000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlct-cti0";
			phandle = <0x205>;
			reg = <0x8b59000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8b5a000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlct-cti1";
			phandle = <0x206>;
			reg = <0x8b5a000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8b5b000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlct-cti2";
			phandle = <0x207>;
			reg = <0x8b5b000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8b5c000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlct-cti3";
			phandle = <0x208>;
			reg = <0x8b5c000 0x1000>;
			reg-names = "cti-base";
		};

		cti@98e0000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-apss-cti0";
			phandle = <0x1fb>;
			reg = <0x98e0000 0x1000>;
			reg-names = "cti-base";
		};

		cti@98f0000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-apss-cti1";
			phandle = <0x1fc>;
			reg = <0x98f0000 0x1000>;
			reg-names = "cti-base";
		};

		cx_ipeak@3ed000 {
			compatible = "qcom,cx-ipeak-v2";
			interrupt-names = "cx_ipeak_danger\0cx_ipeak_safe";
			interrupts = <0x00 0x19f 0x01 0x00 0x1a0 0x01>;
			phandle = <0x166>;
			reg = <0x3ed000 0xe008>;
			victims_table = <0x04 0x00 0x325aa000>;
		};

		cxip-cdev@3ed000 {
			#cooling-cells = <0x02>;
			compatible = "qcom,cxip-lm-cooling-device";
			phandle = <0x1f>;
			qcom,bypass-client-list = <0x3004 0x4004 0x6004 0xc004>;
			qcom,thermal-client-offset = <0x8000>;
			reg = <0x3ed000 0xc008>;
		};

		dcc_v2@1be2000 {
			compatible = "qcom,dcc-v2";
			dcc-ram-offset = <0x2000>;
			phandle = <0x18f>;
			reg = <0x1be2000 0x1000 0x1bee000 0x2000>;
			reg-names = "dcc-base\0dcc-ram-base";

			link_list1 {
				qcom,curr-link-list = <0x03>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x00 0xf1880b4 0x01 0x00 0x00 0xf1980b4 0x01 0x00 0x00 0xf1a80b4 0x01 0x00 0x00 0xf1b80b4 0x01 0x00 0x00 0xf1d1228 0x01 0x00 0x00 0x4488100 0x01 0x00 0x00 0x4488400 0x02 0x00 0x00 0x4488410 0x01 0x00 0x00 0x4488420 0x02 0x00 0x00 0x4488430 0x02 0x00 0x00 0x448c100 0x01 0x00 0x00 0x448c400 0x02 0x00 0x00 0x448c410 0x01 0x00 0x00 0x448c420 0x02 0x00 0x00 0x448c430 0x02 0x00 0x00 0x4490100 0x01 0x00 0x00 0x4490400 0x02 0x00 0x00 0x4490410 0x01 0x00 0x00 0x4490420 0x02 0x00 0x00 0x4490430 0x02 0x00 0x00 0x4494100 0x01 0x00 0x00 0x4494400 0x02 0x00 0x00 0x4494410 0x01 0x00 0x00 0x4494420 0x02 0x00 0x00 0x4494430 0x02 0x00 0x00 0x449810c 0x01 0x00 0x00 0x4498400 0x02 0x00 0x00 0x4498410 0x01 0x00 0x00 0x4498420 0x02 0x00 0x00 0x4498430 0x02 0x00 0x00 0x44a0100 0x01 0x00 0x00 0x44a0400 0x02 0x00 0x00 0x44a0410 0x01 0x00 0x00 0x44a0420 0x02 0x00 0x00 0x44a0430 0x02 0x00 0x00 0x44b0560 0x01 0x00 0x00 0x44b05a0 0x01 0x00 0x00 0x44b1800 0x01 0x00 0x00 0x44b408c 0x01 0x00 0x00 0x44b409c 0x01 0x00 0x00 0x44b0520 0x01 0x00 0x00 0x44b5070 0x02 0x00 0x00 0x44bc220 0x01 0x00 0x00 0x44bc400 0x07 0x00 0x00 0x44bc420 0x09 0x00 0x00 0x44bd800 0x01 0x00 0x00 0x44c5800 0x01 0x00 0x00 0x4480040 0x02 0x00 0x00 0x4480810 0x02 0x00 0x00 0x44b0a40 0x01 0x00 0x00 0x4506044 0x01 0x00 0x00 0x45061dc 0x01 0x00 0x00 0x45061ec 0x01 0x00 0x00 0x4506028 0x02 0x00 0x00 0x4506094 0x01 0x00 0x00 0x4506608 0x01 0x00 0x00 0x447d02c 0x04 0x00 0x00 0x447d040 0x01 0x00 0x00 0x450002c 0x02 0x00 0x00 0x4500094 0x01 0x00 0x00 0x450009c 0x01 0x00 0x00 0x45000c4 0x02 0x00 0x00 0x45003dc 0x01 0x00 0x00 0x45005d8 0x01 0x00 0x00 0x450102c 0x02 0x00 0x00 0x4501094 0x01 0x00 0x00 0x450109c 0x01 0x00 0x00 0x45010c4 0x02 0x00 0x00 0x45013dc 0x01 0x00 0x00 0x45015d8 0x01 0x00 0x00 0x450202c 0x02 0x00 0x00 0x4502094 0x01 0x00 0x00 0x450209c 0x01 0x00 0x00 0x45020c4 0x02 0x00 0x00 0x45023dc 0x01 0x00 0x00 0x45025d8 0x01 0x00 0x00 0x450302c 0x02 0x00 0x00 0x4503094 0x01 0x00 0x00 0x450309c 0x01 0x00 0x00 0x45030c4 0x02 0x00 0x00 0x45033dc 0x01 0x00 0x00 0x45035d8 0x01 0x00 0x00 0x450402c 0x02 0x00 0x00 0x4504094 0x01 0x00 0x00 0x450409c 0x01 0x00 0x00 0x45040c8 0x02 0x00 0x00 0x45043dc 0x01 0x00 0x00 0x45045d8 0x01 0x00 0x00 0x450502c 0x02 0x00 0x00 0x4505094 0x01 0x00 0x00 0x450509c 0x01 0x00 0x00 0x45050c4 0x02 0x00 0x00 0x45053dc 0x01 0x00 0x00 0x45055d8 0x01 0x00 0x00 0x1900010 0x01 0x00 0x00 0x1900020 0x01 0x00 0x00 0x1900024 0x01 0x00 0x00 0x1900028 0x01 0x00 0x00 0x190002c 0x01 0x00 0x00 0x1900030 0x01 0x00 0x00 0x1900034 0x01 0x00 0x00 0x1900038 0x01 0x00 0x00 0x190003c 0x01 0x00 0x00 0x1900240 0x01 0x00 0x00 0x1900244 0x01 0x00 0x00 0x1900248 0x01 0x00 0x00 0x190024c 0x01 0x00 0x00 0x1900250 0x01 0x00 0x00 0x1900258 0x01 0x00 0x00 0x1900290 0x01 0x00 0x00 0x1900300 0x01 0x00 0x00 0x1900304 0x01 0x00 0x00 0x1900308 0x01 0x00 0x00 0x190030c 0x01 0x00 0x00 0x1900310 0x01 0x00 0x00 0x1900314 0x01 0x00 0x00 0x1900318 0x01 0x00 0x00 0x1900900 0x01 0x00 0x00 0x1900904 0x01 0x00 0x00 0x1900d00 0x01 0x00 0x00 0x1909100 0x01 0x00 0x00 0x1909104 0x01 0x00 0x00 0x44b0120 0x01 0x00 0x00 0x44b0124 0x01 0x00 0x00 0x44b0128 0x01 0x00 0x00 0x44b012c 0x01 0x00 0x00 0x44b0130 0x01 0x00 0x00 0x44b0100 0x01 0x00 0x00 0x44b0020 0x01 0x00 0x00 0x44c4000 0x01 0x00 0x00 0x44c4020 0x01 0x00 0x00 0x44c4030 0x01 0x00 0x00 0x44c4100 0x01 0x00 0x00 0x44c410c 0x01 0x00 0x00 0x44c4400 0x01 0x00 0x00 0x44c4410 0x01 0x00 0x00 0x44c4420 0x01 0x00 0x00 0x1411004 0x01 0x00 0x00 0x1411028 0x01 0x00 0x00 0x1458004 0x01 0x00 0x00 0x1880108 0x01 0x00 0x00 0x1880110 0x01 0x00 0x00 0x1880120 0x01 0x00 0x00 0x1880124 0x01 0x00 0x00 0x1880128 0x01 0x00 0x00 0x188012c 0x01 0x00 0x00 0x1880130 0x01 0x00 0x00 0x1880134 0x01 0x00 0x00 0x1880138 0x01 0x00 0x00 0x188013c 0x01 0x00 0x00 0x1880240 0x01 0x00 0x00 0x1880248 0x01 0x00 0x00 0x1880290 0x01 0x00 0x00 0x1880300 0x01 0x00 0x00 0x1880304 0x01 0x00 0x00 0x1880308 0x01 0x00 0x00 0x188030c 0x01 0x00 0x00 0x1880310 0x01 0x00 0x00 0x1880314 0x01 0x00 0x00 0x1880318 0x01 0x00 0x00 0x188031c 0x01 0x00 0x00 0x1880700 0x01 0x00 0x00 0x1880704 0x01 0x00 0x00 0x1880708 0x01 0x00 0x00 0x188070c 0x01 0x00 0x00 0x1880710 0x01 0x00 0x00 0x1880714 0x01 0x00 0x00 0x1880718 0x01 0x00 0x00 0x188071c 0x01 0x00 0x00 0x1881100 0x01 0x00 0x00 0x1881104 0x01 0x00 0x00 0xf112000 0x01 0x00 0x00 0xf11200c 0x01 0x00 0x00 0xf112c0c 0x01 0x00 0x00 0xf112c10 0x01 0x00 0x00 0xf112c20 0x01 0x00 0x00 0xf1b9000 0x01 0x00 0x00 0xf1b900c 0x01 0x00 0x00 0xf1b9c0c 0x01 0x00 0x00 0xf1b9c10 0x01 0x00 0x00 0xf1b9c18 0x01 0x00 0x00 0xf1a9000 0x01 0x00 0x00 0xf1a900c 0x01 0x00 0x00 0xf1a9c0c 0x01 0x00 0x00 0xf1a9c10 0x01 0x00 0x00 0xf1a9c20 0x01 0x00 0x00 0xf199000 0x01 0x00 0x00 0xf19900c 0x01 0x00 0x00 0xf199c0c 0x01 0x00 0x00 0xf199c10 0x01 0x00 0x00 0xf199c20 0x01 0x00 0x00 0xf189000 0x01 0x00 0x00 0xf18900c 0x01 0x00 0x00 0xf189c0c 0x01 0x00 0x00 0xf189c10 0x01 0x00 0x00 0xf189c20 0x01 0x00 0x00 0xf111014 0x01 0x00 0x00 0xf111018 0x01 0x00 0x00 0xf111218 0x01 0x00 0x00 0xf111234 0x01 0x00 0x00 0xf111264 0x01 0x00 0x00 0xf111290 0x01 0x00 0x00 0xf521700 0x01 0x00 0x00 0xf112c18 0x01 0x00 0x00 0xf513a84 0x01 0x00 0x00 0x1b60110 0x01 0x00 0x00 0x1400000 0x01 0x00 0x00 0x1400004 0x01 0x00 0x00 0x1400008 0x01 0x00 0x00 0x1400010 0x01 0x00 0x00 0x1400014 0x01 0x00 0x00 0x1400018 0x01 0x00 0x00 0x1400020 0x01 0x00 0x00 0x1400024 0x01 0x00 0x00 0x1401000 0x01 0x00 0x00 0x1401004 0x01 0x00 0x00 0x1401008 0x01 0x00 0x00 0x1401010 0x01 0x00 0x00 0x1401014 0x01 0x00 0x00 0x1401018 0x01 0x00 0x00 0x1401020 0x01 0x00 0x00 0x1401024 0x01 0x00 0x00 0x1402000 0x01 0x00 0x00 0x1402004 0x01 0x00 0x00 0x1402008 0x01 0x00 0x00 0x1402010 0x01 0x00 0x00 0x1402014 0x01 0x00 0x00 0x1402018 0x01 0x00 0x00 0x1402020 0x01 0x00 0x00 0x1402024 0x01 0x00 0x00 0x1403000 0x01 0x00 0x00 0x1403004 0x01 0x00 0x00 0x1403008 0x01 0x00 0x00 0x1403010 0x01 0x00 0x00 0x1403014 0x01 0x00 0x00 0x1403018 0x01 0x00 0x00 0x1403020 0x01 0x00 0x00 0x1403024 0x01 0x00 0x00 0x1404000 0x01 0x00 0x00 0x1404004 0x01 0x00 0x00 0x1404008 0x01 0x00 0x00 0x1404010 0x01 0x00 0x00 0x1404014 0x01 0x00 0x00 0x1404018 0x01 0x00 0x00 0x1404020 0x01 0x00 0x00 0x1404024 0x01 0x00 0x00 0x1405000 0x01 0x00 0x00 0x1405004 0x01 0x00 0x00 0x1405008 0x01 0x00 0x00 0x1405010 0x01 0x00 0x00 0x1405014 0x01 0x00 0x00 0x1405018 0x01 0x00 0x00 0x1405020 0x01 0x00 0x00 0x1405024 0x01 0x00 0x00 0x1406000 0x01 0x00 0x00 0x1406004 0x01 0x00 0x00 0x1406008 0x01 0x00 0x00 0x1406010 0x01 0x00 0x00 0x1406014 0x01 0x00 0x00 0x1406018 0x01 0x00 0x00 0x1406020 0x01 0x00 0x00 0x1406024 0x01 0x00 0x00 0x1407000 0x01 0x00 0x00 0x1407004 0x01 0x00 0x00 0x1407008 0x01 0x00 0x00 0x1407010 0x01 0x00 0x00 0x1407014 0x01 0x00 0x00 0x1407018 0x01 0x00 0x00 0x1407020 0x01 0x00 0x00 0x1407024 0x01 0x00 0x00 0x1407028 0x01 0x00 0x00 0x1408000 0x01 0x00 0x00 0x1408004 0x01 0x00 0x00 0x1408008 0x01 0x00 0x00 0x1408010 0x01 0x00 0x00 0x1408014 0x01 0x00 0x00 0x1408018 0x01 0x00 0x00 0x1408020 0x01 0x00 0x00 0x1408024 0x01 0x00 0x00 0x1409000 0x01 0x00 0x00 0x1409004 0x01 0x00 0x00 0x1409008 0x01 0x00 0x00 0x1409010 0x01 0x00 0x00 0x1409014 0x01 0x00 0x00 0x1409018 0x01 0x00 0x00 0x1409020 0x01 0x00 0x00 0x1414024 0x01 0x00 0x00 0x1416038 0x01 0x00 0x00 0x1415034 0x01 0x00 0x00 0x1417040 0x01 0x00 0x00 0x1420010 0x01 0x00 0x00 0x1420014 0x01 0x00 0x00 0x1426018 0x01 0x00 0x00 0x1426030 0x01 0x00 0x00 0x1426034 0x01 0x00 0x00 0x1427024 0x01 0x00 0x00 0x1428014 0x01 0x00 0x00 0x1428018 0x01 0x00 0x00 0x1428030 0x01 0x00 0x00 0x1429004 0x01 0x00 0x00 0x1429008 0x01 0x00 0x00 0x1429040 0x01 0x00 0x00 0x1429044 0x01 0x00 0x00 0x1446004 0x01 0x00 0x00 0x1446008 0x01 0x00 0x00 0x1446024 0x01 0x00 0x00 0x1446150 0x01 0x00 0x00 0x1442018 0x01 0x00 0x00 0x1442030 0x01 0x00 0x00 0x1442034 0x01 0x00 0x00 0x1432034 0x01 0x00 0x00 0x1438010 0x01 0x00 0x00 0x1438014 0x01 0x00 0x00 0x1438028 0x01 0x00 0x00 0x1445004 0x01 0x00 0x00 0x1445020 0x01 0x00 0x00 0x1451000 0x01 0x00 0x00 0x1451004 0x01 0x00 0x00 0x1451020 0x01 0x00 0x00 0x1451038 0x01 0x00 0x00 0x1451054 0x01 0x00 0x00 0x1451058 0x01 0x00 0x00 0x1452004 0x01 0x00 0x00 0x1452008 0x01 0x00 0x00 0x1452028 0x01 0x00 0x00 0x1455000 0x01 0x00 0x00 0x1455004 0x01 0x00 0x00 0x1448024 0x01 0x00 0x00 0x1475000 0x01 0x00 0x00 0x1475004 0x01 0x00 0x00 0x1477000 0x01 0x00 0x00 0x1477004 0x01 0x00 0x00 0x1479000 0x01 0x00 0x00 0x1479004 0x01 0x00 0x00 0x1457000 0x01 0x00 0x00 0x1457004 0x01 0x00 0x00 0x1457008 0x01 0x00 0x00 0x1457010 0x01 0x00 0x00 0x1469000 0x01 0x00 0x00 0x1469004 0x01 0x00 0x00 0x1469008 0x01 0x00 0x00 0x1469010 0x01 0x00 0x00 0x1495000 0x01 0x00 0x00 0x1495004 0x01 0x00 0x00 0x1463020 0x01 0x00 0x00 0x1478030 0x01 0x00 0x00 0x1490004 0x01 0x00 0x00 0x1490008 0x01 0x00 0x00 0x1490024 0x01 0x00 0x00 0x1490028 0x01 0x00 0x00 0x1407030 0x01 0x00 0x00 0x1407034 0x01 0x00 0x00 0x1432080 0x01 0x00 0x00 0xf017000 0x01 0x00 0x00 0xf01700c 0x01 0x00 0x00 0xf017010 0x01 0x00 0x00 0xf017014 0x01 0x00 0x00 0xf017018 0x01 0x00 0x00 0xf017020 0x01 0x00 0x00 0x1414008 0x01 0x00 0x00 0x1414004 0x01 0x00 0x00 0x5991554 0x01 0x00 0x00 0x5991544 0x01 0x00 0x00 0x599155c 0x01 0x00 0x00 0x440b00c 0x01 0x00 0x00 0x440b014 0x01 0x00 0x00 0xf522c14 0x01 0x00 0x00 0xf522c1c 0x01 0x00 0x00 0xf522c10 0x01 0x00 0x00 0xf521920 0x01 0x00 0x00 0xf52102c 0x01 0x00 0x00 0xf521044 0x01 0x00 0x00 0xf521710 0x01 0x00 0x00 0xf52176c 0x01 0x00 0x00 0xf116000 0x01 0x00 0x00 0xf116004 0x01 0x00 0x00 0xf11602c 0x01 0x00 0x00 0xf111250 0x01 0x00 0x00 0xf111254 0x01 0x00 0x00 0xf111258 0x01 0x00 0x00 0xf11125c 0x01 0x00 0x00 0xf111260 0x01 0x00 0x00 0xf188078 0x01 0x00 0x00 0xf188084 0x01 0x00 0x00 0xf198078 0x01 0x00 0x00 0xf198084 0x01 0x00 0x00 0xf1a8078 0x01 0x00 0x00 0xf1a8084 0x01 0x00 0x00 0xf1b8078 0x01 0x00 0x00 0xf1b8084 0x01 0x00 0x00 0xf521818 0x01 0x00 0x00 0xf52181c 0x01 0x00 0x00 0xf521828 0x01 0x00 0x00 0xf522c18 0x01 0x00 0x00 0xf111310 0x01 0x00 0x00 0xf111314 0x01 0x00 0x00 0xf111318 0x01 0x00 0x01 0x9870010 0x14000 0x01 0x01 0x9870010 0x00 0x01 0x00 0x5c6f000 0x01 0x00 0x00 0x5c42000 0x01 0x00 0x00 0x5c42400 0x01 0x00 0x00 0x5c23000 0x01 0x00>;
			};
		};

		ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x3c>;

			opp-1017 {
				opp-hz = <0x00 0x1e4f>;
				opp-supported-hw = <0x80>;
			};

			opp-1353 {
				opp-hz = <0x00 0x2852>;
				opp-supported-hw = <0x80>;
			};

			opp-1555 {
				opp-hz = <0x00 0x2e57>;
				opp-supported-hw = <0x80>;
			};

			opp-1804 {
				opp-hz = <0x00 0x35c3>;
				opp-supported-hw = <0x80>;
			};

			opp-200 {
				opp-hz = <0x00 0x5f5>;
				opp-supported-hw = <0xa0>;
			};

			opp-300 {
				opp-hz = <0x00 0x8f0>;
				opp-supported-hw = <0xa0>;
			};

			opp-451 {
				opp-hz = <0x00 0xd70>;
				opp-supported-hw = <0xa0>;
			};

			opp-547 {
				opp-hz = <0x00 0x104d>;
				opp-supported-hw = <0xa0>;
			};

			opp-681 {
				opp-hz = <0x00 0x144b>;
				opp-supported-hw = <0xa0>;
			};

			opp-768 {
				opp-hz = <0x00 0x16e3>;
				opp-supported-hw = <0xa0>;
			};

			opp-931 {
				opp-hz = <0x00 0x1bbe>;
				opp-supported-hw = <0x20>;
			};
		};

		etm@9040000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm0";
			cpu = <0x05>;
			phandle = <0x1e5>;
			qcom,tupwr-disable;
			reg = <0x9040000 0x1000>;

			port {

				endpoint {
					phandle = <0x73>;
					remote-endpoint = <0x6b>;
				};
			};
		};

		etm@9140000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm1";
			cpu = <0x06>;
			phandle = <0x1e6>;
			qcom,tupwr-disable;
			reg = <0x9140000 0x1000>;

			port {

				endpoint {
					phandle = <0x74>;
					remote-endpoint = <0x6c>;
				};
			};
		};

		etm@9240000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm2";
			cpu = <0x07>;
			phandle = <0x1e7>;
			qcom,tupwr-disable;
			reg = <0x9240000 0x1000>;

			port {

				endpoint {
					phandle = <0x75>;
					remote-endpoint = <0x6d>;
				};
			};
		};

		etm@9340000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm3";
			cpu = <0x08>;
			phandle = <0x1e8>;
			qcom,tupwr-disable;
			reg = <0x9340000 0x1000>;

			port {

				endpoint {
					phandle = <0x76>;
					remote-endpoint = <0x6e>;
				};
			};
		};

		funnel@8005000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-qatb";
			phandle = <0x1f3>;
			reg = <0x8005000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						phandle = <0x92>;
						remote-endpoint = <0x8d>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						phandle = <0x84>;
						remote-endpoint = <0x8e>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x05>;

					endpoint {
						phandle = <0x61>;
						remote-endpoint = <0x8f>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x05>;

					endpoint {
						phandle = <0x60>;
						remote-endpoint = <0x90>;
						slave-mode;
					};
				};
			};
		};

		funnel@8041000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-in0";
			phandle = <0x1f4>;
			reg = <0x8041000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						phandle = <0x9b>;
						remote-endpoint = <0x91>;
					};
				};

				port@1 {
					reg = <0x06>;

					endpoint {
						phandle = <0x8d>;
						remote-endpoint = <0x92>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x07>;

					endpoint {
						phandle = <0x5c>;
						remote-endpoint = <0x93>;
						slave-mode;
					};
				};
			};
		};

		funnel@8042000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-in1";
			phandle = <0x1f5>;
			reg = <0x8042000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						phandle = <0x9c>;
						remote-endpoint = <0x94>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						phandle = <0x80>;
						remote-endpoint = <0x95>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						phandle = <0x5f>;
						remote-endpoint = <0x96>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						phandle = <0x69>;
						remote-endpoint = <0x97>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						phandle = <0x6a>;
						remote-endpoint = <0x98>;
						slave-mode;
					};
				};

				port@5 {
					reg = <0x06>;

					endpoint {
						phandle = <0x72>;
						remote-endpoint = <0x99>;
						slave-mode;
					};
				};
			};
		};

		funnel@8045000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-merg";
			phandle = <0x1f6>;
			reg = <0x8045000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						phandle = <0x9e>;
						remote-endpoint = <0x9a>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						phandle = <0x91>;
						remote-endpoint = <0x9b>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						phandle = <0x94>;
						remote-endpoint = <0x9c>;
						slave-mode;
					};
				};
			};
		};

		funnel@8944000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-gpu";
			phandle = <0x1f1>;
			reg = <0x8944000 0x1000>;
			reg-names = "funnel-base";
			status = "disabled";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						phandle = <0x86>;
						remote-endpoint = <0x82>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						phandle = <0x5e>;
						remote-endpoint = <0x83>;
						slave-mode;
					};
				};
			};
		};

		funnel@9800000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-apss0";
			phandle = <0x1ec>;
			reg = <0x9800000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						phandle = <0x99>;
						remote-endpoint = <0x72>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						phandle = <0x6b>;
						remote-endpoint = <0x73>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						phandle = <0x6c>;
						remote-endpoint = <0x74>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x02>;

					endpoint {
						phandle = <0x6d>;
						remote-endpoint = <0x75>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x03>;

					endpoint {
						phandle = <0x6e>;
						remote-endpoint = <0x76>;
						slave-mode;
					};
				};

				port@5 {
					reg = <0x04>;

					endpoint {
						phandle = <0x7a>;
						remote-endpoint = <0x77>;
						slave-mode;
					};
				};

				port@6 {
					reg = <0x05>;

					endpoint {
						phandle = <0x7e>;
						remote-endpoint = <0x78>;
						slave-mode;
					};
				};

				port@7 {
					reg = <0x06>;

					endpoint {
						phandle = <0x7c>;
						remote-endpoint = <0x79>;
						slave-mode;
					};
				};
			};
		};

		gpio_keys {
			compatible = "gpio-keys";
			label = "gpio-keys";
			pinctrl-0 = <0x168>;
			pinctrl-names = "default";

			vol_up {
				debounce-interval = <0x0f>;
				gpios = <0x50 0x60 0x01>;
				label = "vol_up";
				linux,can-disable;
				linux,code = <0x73>;
				linux,input-type = <0x01>;
			};
		};

		gpu-bw-tbl {
			compatible = "operating-points-v2";
			phandle = <0x162>;

			opp-0 {
				opp-hz = <0x00 0x00>;
			};

			opp-100 {
				opp-hz = <0x00 0x2fa>;
			};

			opp-1017 {
				opp-hz = <0x00 0x1e4f>;
			};

			opp-1353 {
				opp-hz = <0x00 0x2852>;
			};

			opp-1555 {
				opp-hz = <0x00 0x2e57>;
			};

			opp-1804 {
				opp-hz = <0x00 0x35c3>;
			};

			opp-200 {
				opp-hz = <0x00 0x5f5>;
			};

			opp-300 {
				opp-hz = <0x00 0x8f0>;
			};

			opp-451 {
				opp-hz = <0x00 0xd70>;
			};

			opp-547 {
				opp-hz = <0x00 0x104d>;
			};

			opp-681 {
				opp-hz = <0x00 0x144b>;
			};

			opp-768 {
				opp-hz = <0x00 0x16e3>;
			};
		};

		gpu-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x161>;

			opp-1017600000 {
				opp-hz = <0x00 0x3ca75800>;
				opp-microvolt = <0x180>;
			};

			opp-1123200000 {
				opp-hz = <0x00 0x42f2ac00>;
				opp-microvolt = <0x1a0>;
			};

			opp-355200000 {
				opp-hz = <0x00 0x152bec00>;
				opp-microvolt = <0x40>;
			};

			opp-537600000 {
				opp-hz = <0x00 0x200b2000>;
				opp-microvolt = <0x80>;
			};

			opp-672000000 {
				opp-hz = <0x00 0x280de800>;
				opp-microvolt = <0xc0>;
			};

			opp-844800000 {
				opp-hz = <0x00 0x325aa000>;
				opp-microvolt = <0x100>;
			};

			opp-921600000 {
				opp-hz = <0x00 0x36ee8000>;
				opp-microvolt = <0x140>;
			};
		};

		hwevent {
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "qcom,coresight-hwevent";
			coresight-csr = <0x5b>;
			coresight-name = "coresight-hwevent";
		};

		hwkm@4440000 {
			clock-names = "km_clk_src";
			clocks = <0x0a 0x4e>;
			compatible = "qcom,hwkm";
			phandle = <0x190>;
			qcom,enable-hwkm-clk;
			qcom,op-freq-hz = <0x47868c0>;
			reg = <0x4440000 0x9000 0x4750000 0x9000>;
			reg-names = "km_master\0ice_slave";
		};

		hwlock {
			#hwlock-cells = <0x01>;
			compatible = "qcom,tcsr-mutex";
			phandle = <0x42>;
			syscon = <0x40 0x00 0x1000>;
		};

		i2c@4a80000 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x0d 0x68 0x0d 0x74 0x0d 0x75>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx\0rx";
			dmas = <0xaf 0x00 0x00 0x03 0x40 0x00 0xaf 0x01 0x00 0x03 0x40 0x00>;
			interrupts = <0x00 0x147 0x04>;
			phandle = <0x25d>;
			pinctrl-0 = <0xad>;
			pinctrl-1 = <0xae>;
			pinctrl-names = "default\0sleep";
			qcom,wrapper-core = <0xac>;
			reg = <0x4a80000 0x4000>;
			status = "disabled";
		};

		i2c@4a84000 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x0d 0x6a 0x0d 0x74 0x0d 0x75>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx\0rx";
			dmas = <0xaf 0x00 0x01 0x03 0x40 0x00 0xaf 0x01 0x01 0x03 0x40 0x00>;
			interrupts = <0x00 0x148 0x04>;
			phandle = <0x25f>;
			pinctrl-0 = <0xb2>;
			pinctrl-1 = <0xb3>;
			pinctrl-names = "default\0sleep";
			qcom,wrapper-core = <0xac>;
			reg = <0x4a84000 0x4000>;
			status = "ok";

			fsa4480@42 {
				compatible = "qcom,fsa4480-i2c";
				phandle = <0x11d>;
				reg = <0x42>;
			};

			qcom,pm8008@28 {
				#address-cells = <0x01>;
				#interrupt-cells = <0x03>;
				#size-cells = <0x00>;
				compatible = "qcom,i2c-pmic";
				interrupt-controller;
				interrupt-names = "pm8008";
				interrupt-parent = <0x50>;
				interrupts = <0x19 0x01>;
				phandle = <0x260>;
				pinctrl-0 = <0xb4 0xb5>;
				pinctrl-names = "default";
				qcom,periph-map = <0x09 0x24 0xc0 0xc1>;
				reg = <0x28>;

				pinctrl@c000 {
					#gpio-cells = <0x02>;
					compatible = "qcom,spmi-gpio";
					gpio-controller;
					interrupt-names = "pm8008_gpio1\0pm8008_gpio2";
					interrupts = <0xc0 0x00 0x01 0xc1 0x00 0x01>;
					phandle = <0x262>;
					reg = <0xc000 0x200>;

					pm8008_gpio1_active {
						bias-disable;
						function = "func1";
						input-disable;
						output-enable;
						phandle = <0xb6>;
						pins = "gpio1";
						power-source = <0x01>;
					};
				};

				qcom,pm8008-chip@900 {
					compatible = "qcom,pm8008-chip";
					interrupt-names = "ocp";
					interrupts = <0x09 0x04 0x01>;
					phandle = <0x261>;
					reg = <0x900>;

					qcom,pm8008-chip-en {
						phandle = <0xb7>;
						regulator-name = "pm8008-chip-en";
					};
				};

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100>;
				};
			};

			qcom,pm8008@9 {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,i2c-pmic";
				phandle = <0x263>;
				pinctrl-0 = <0xb6>;
				pinctrl-names = "default";
				reg = <0x09>;

				qcom,pm8008-regulator {
					compatible = "qcom,pm8008-regulator";
					phandle = <0x264>;
					pm8008_en-supply = <0xb7>;
					qcom,enable-ocp-broadcast;
					vdd_l1_l2-supply = <0xb8>;

					qcom,pm8008-l1@4000 {
						phandle = <0x265>;
						qcom,hpm-min-load = <0x2710>;
						qcom,min-dropout-voltage = <0x124f8>;
						reg = <0x4000>;
						regulator-max-microvolt = <0x1339e0>;
						regulator-min-microvolt = <0x80e80>;
						regulator-name = "pm8008_l1";
					};

					qcom,pm8008-l2@4100 {
						phandle = <0x266>;
						qcom,hpm-min-load = <0x2710>;
						qcom,min-dropout-voltage = <0x2dc6c>;
						reg = <0x4100>;
						regulator-max-microvolt = <0x118c30>;
						regulator-min-microvolt = <0x80e80>;
						regulator-name = "pm8008_l2";
					};

					qcom,pm8008-l3@4200 {
						phandle = <0x267>;
						qcom,hpm-min-load = <0x2710>;
						qcom,min-dropout-voltage = <0x30d40>;
						reg = <0x4200>;
						regulator-max-microvolt = <0x2c4020>;
						regulator-min-microvolt = <0x2932e0>;
						regulator-name = "pm8008_l3";
					};

					qcom,pm8008-l4@4300 {
						phandle = <0x268>;
						qcom,hpm-min-load = <0x2710>;
						qcom,min-dropout-voltage = <0x30d40>;
						reg = <0x4300>;
						regulator-max-microvolt = <0x2c4020>;
						regulator-min-microvolt = <0x2932e0>;
						regulator-name = "pm8008_l4";
					};

					qcom,pm8008-l5@4400 {
						phandle = <0x269>;
						qcom,hpm-min-load = <0x2710>;
						qcom,min-dropout-voltage = <0x493e0>;
						reg = <0x4400>;
						regulator-max-microvolt = <0x2c4020>;
						regulator-min-microvolt = <0x2932e0>;
						regulator-name = "pm8008_l5";
					};

					qcom,pm8008-l6@4400 {
						phandle = <0x26a>;
						qcom,hpm-min-load = <0x2710>;
						qcom,min-dropout-voltage = <0x493e0>;
						reg = <0x4500>;
						regulator-max-microvolt = <0x2c4020>;
						regulator-min-microvolt = <0x2932e0>;
						regulator-name = "pm8008_l6";
					};

					qcom,pm8008-l7@4400 {
						phandle = <0x26b>;
						qcom,hpm-min-load = <0x2710>;
						qcom,min-dropout-voltage = <0x493e0>;
						reg = <0x4600>;
						regulator-max-microvolt = <0x1cfde0>;
						regulator-min-microvolt = <0x192d50>;
						regulator-name = "pm8008_l7";
					};
				};
			};
		};

		i2c@4a88000 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x0d 0x6c 0x0d 0x74 0x0d 0x75>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx\0rx";
			dmas = <0xaf 0x00 0x02 0x03 0x40 0x00 0xaf 0x01 0x02 0x03 0x40 0x00>;
			interrupts = <0x00 0x149 0x04>;
			phandle = <0x26d>;
			pinctrl-0 = <0xbb>;
			pinctrl-1 = <0xbc>;
			pinctrl-names = "default\0sleep";
			qcom,wrapper-core = <0xac>;
			reg = <0x4a88000 0x4000>;
			status = "disabled";
		};

		i2c@4a94000 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x0d 0x72 0x0d 0x74 0x0d 0x75>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx\0rx";
			dmas = <0xaf 0x00 0x05 0x03 0x40 0x00 0xaf 0x01 0x05 0x03 0x40 0x00>;
			interrupts = <0x00 0x14c 0x04>;
			phandle = <0x270>;
			pinctrl-0 = <0xc4>;
			pinctrl-1 = <0xc5>;
			pinctrl-names = "default\0sleep";
			qcom,wrapper-core = <0xac>;
			reg = <0x4a94000 0x4000>;
			status = "disabled";
		};

		interrupt-controller@f200000 {
			#interrupt-cells = <0x03>;
			#redistributor-regions = <0x01>;
			compatible = "arm,gic-v3";
			interrupt-controller;
			interrupt-parent = <0x09>;
			interrupts = <0x01 0x09 0x04>;
			phandle = <0x09>;
			redistributor-stride = <0x00 0x20000>;
			reg = <0xf200000 0x10000 0xf300000 0x100000>;
		};

		ipa_smmu_ap {
			compatible = "qcom,ipa-smmu-ap-cb";
			iommus = <0x0c 0x140 0x00>;
			phandle = <0x1ce>;
			qcom,additional-mapping = <0xc123000 0xc123000 0x2000>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x10000000 0x30000000>;
			qcom,iommu-geometry = <0x00 0xb0000000>;
		};

		ipa_smmu_uc {
			compatible = "qcom,ipa-smmu-uc-cb";
			iommus = <0x0c 0x142 0x00>;
			phandle = <0x1d0>;
			qcom,iommu-dma-addr-pool = <0x40400000 0x1fc00000>;
		};

		ipa_smmu_wlan {
			compatible = "qcom,ipa-smmu-wlan-cb";
			iommus = <0x0c 0x141 0x00>;
			phandle = <0x1cf>;
			qcom,iommu-dma = "atomic";
		};

		jtagmm@9040000 {
			clock-names = "core_clk";
			clocks = <0x0a 0x08>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x18b>;
			qcom,coresight-jtagmm-cpu = <0x05>;
			reg = <0x9040000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@9140000 {
			clock-names = "core_clk";
			clocks = <0x0a 0x08>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x18c>;
			qcom,coresight-jtagmm-cpu = <0x06>;
			reg = <0x9140000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@9240000 {
			clock-names = "core_clk";
			clocks = <0x0a 0x08>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x18d>;
			qcom,coresight-jtagmm-cpu = <0x07>;
			reg = <0x9240000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@9340000 {
			clock-names = "core_clk";
			clocks = <0x0a 0x08>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x18e>;
			qcom,coresight-jtagmm-cpu = <0x08>;
			reg = <0x9340000 0x1000>;
			reg-names = "etm-base";
		};

		kgsl-smmu@0x59a0000 {
			#global-interrupts = <0x01>;
			#iommu-cells = <0x02>;
			#size-cells = <0x01>;
			clock-names = "gcc_gpu_memnoc_gfx\0gcc_gpu_snoc_dvm_gfx\0gpu_cc_ahb\0gpu_cc_hlos1_vote_gpu_smmu_clk";
			clocks = <0x0d 0x57 0x0d 0x58 0x39 0x01 0x39 0x0d>;
			compatible = "qcom,qsmmu-v500";
			interrupts = <0x00 0xa3 0x04 0x00 0xa7 0x04 0x00 0xa8 0x04 0x00 0xa9 0x04 0x00 0xaa 0x04 0x00 0xab 0x04 0x00 0xac 0x04 0x00 0xad 0x04 0x00 0xae 0x04>;
			phandle = <0x124>;
			qcom,actlr = <0x00 0x3ff 0x30b>;
			qcom,no-dynamic-asid;
			qcom,regulator-names = "vdd";
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			ranges;
			reg = <0x59a0000 0x10000 0x59c2000 0x20>;
			reg-names = "base\0tcu-base";
			status = "okay";
			vdd-supply = <0x123>;

			gfx_0_tbu@0x59c5000 {
				compatible = "qcom,qsmmuv500-tbu";
				interrupts = <0x00 0xb0 0x04>;
				phandle = <0x31b>;
				qcom,stream-id-range = <0x00 0x400>;
				reg = <0x59c5000 0x1000 0x59c2200 0x08>;
				reg-names = "base\0status-reg";
			};
		};

		kgsl_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x124 0x07 0x00>;
			qcom,iommu-dma = "disabled";
		};

		mailbox@0f111000 {
			#mbox-cells = <0x01>;
			compatible = "qcom,scuba-apcs-hmss-global";
			phandle = <0x45>;
			reg = <0xf111000 0x1000>;
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0x36>;

			c0_context {
				qcom,dump-id = <0x00>;
				qcom,dump-size = <0x800>;
			};

			c1_context {
				qcom,dump-id = <0x01>;
				qcom,dump-size = <0x800>;
			};

			c2_context {
				qcom,dump-id = <0x02>;
				qcom,dump-size = <0x800>;
			};

			c3_context {
				qcom,dump-id = <0x03>;
				qcom,dump-size = <0x800>;
			};

			etf_reg {
				qcom,dump-id = <0x101>;
				qcom,dump-size = <0x1000>;
			};

			etr_reg {
				qcom,dump-id = <0x100>;
				qcom,dump-size = <0x1000>;
			};

			fcm {
				qcom,dump-id = <0xee>;
				qcom,dump-size = <0x8400>;
			};

			l1_dcache0 {
				qcom,dump-id = <0x80>;
				qcom,dump-size = <0x9040>;
			};

			l1_dcache1 {
				qcom,dump-id = <0x81>;
				qcom,dump-size = <0x9040>;
			};

			l1_dcache2 {
				qcom,dump-id = <0x82>;
				qcom,dump-size = <0x9040>;
			};

			l1_dcache3 {
				qcom,dump-id = <0x83>;
				qcom,dump-size = <0x9040>;
			};

			l1_icache0 {
				qcom,dump-id = <0x60>;
				qcom,dump-size = <0x9040>;
			};

			l1_icache1 {
				qcom,dump-id = <0x61>;
				qcom,dump-size = <0x9040>;
			};

			l1_icache2 {
				qcom,dump-id = <0x62>;
				qcom,dump-size = <0x9040>;
			};

			l1_icache3 {
				qcom,dump-id = <0x63>;
				qcom,dump-size = <0x9040>;
			};

			l2_tlb0 {
				qcom,dump-id = <0x120>;
				qcom,dump-size = <0x2000>;
			};

			l2_tlb1 {
				qcom,dump-id = <0x121>;
				qcom,dump-size = <0x2000>;
			};

			l2_tlb2 {
				qcom,dump-id = <0x122>;
				qcom,dump-size = <0x2000>;
			};

			l2_tlb3 {
				qcom,dump-id = <0x123>;
				qcom,dump-size = <0x2000>;
			};

			misc_data {
				qcom,dump-id = <0xe8>;
				qcom,dump-size = <0x1000>;
			};

			pmic {
				qcom,dump-id = <0xe4>;
				qcom,dump-size = <0x40000>;
			};

			rpm_sw {
				qcom,dump-id = <0xea>;
				qcom,dump-size = <0x28000>;
			};

			tmc_etf {
				qcom,dump-id = <0xf0>;
				qcom,dump-size = <0x8000>;
			};
		};

		memory@045f0000 {
			compatible = "qcom,rpm-msg-ram";
			phandle = <0x44>;
			reg = <0x45f0000 0x7000>;
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			phandle = <0x1e4>;
			qcom,inst-id = <0x02>;

			port {

				endpoint {
					phandle = <0x98>;
					remote-endpoint = <0x6a>;
				};
			};
		};

		modem_rfxe {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-modem-rfxe";
			phandle = <0x1d9>;
			qcom,dummy-source;

			port {

				endpoint {
					phandle = <0x96>;
					remote-endpoint = <0x5f>;
				};
			};
		};

		pinctrl@500000 {
			#gpio-cells = <0x02>;
			#interrupt-cells = <0x02>;
			compatible = "qcom,scuba-pinctrl";
			gpio-controller;
			interrupt-controller;
			interrupts = <0x00 0xe3 0x04>;
			irqdomain-map = <0x00 0x00 0xa3 0x54 0x00 0x03 0x00 0xa3 0x4b 0x00 0x04 0x00 0xa3 0x10 0x00 0x06 0x00 0xa3 0x3b 0x00 0x08 0x00 0xa3 0x3f 0x00 0x0b 0x00 0xa3 0x11 0x00 0x0d 0x00 0xa3 0x12 0x00 0x0e 0x00 0xa3 0x33 0x00 0x11 0x00 0xa3 0x14 0x00 0x12 0x00 0xa3 0x34 0x00 0x13 0x00 0xa3 0x35 0x00 0x18 0x00 0xa3 0x06 0x00 0x19 0x00 0xa3 0x47 0x00 0x1b 0x00 0xa3 0x49 0x00 0x1c 0x00 0xa3 0x29 0x00 0x1f 0x00 0xa3 0x1b 0x00 0x20 0x00 0xa3 0x36 0x00 0x21 0x00 0xa3 0x37 0x00 0x22 0x00 0xa3 0x38 0x00 0x23 0x00 0xa3 0x39 0x00 0x24 0x00 0xa3 0x3a 0x00 0x27 0x00 0xa3 0x1c 0x00 0x2e 0x00 0xa3 0x1d 0x00 0x3e 0x00 0xa3 0x3c 0x00 0x3f 0x00 0xa3 0x3d 0x00 0x40 0x00 0xa3 0x3e 0x00 0x45 0x00 0xa3 0x21 0x00 0x46 0x00 0xa3 0x22 0x00 0x48 0x00 0xa3 0x48 0x00 0x4b 0x00 0xa3 0x23 0x00 0x4f 0x00 0xa3 0x24 0x00 0x50 0x00 0xa3 0x15 0x00 0x51 0x00 0xa3 0x26 0x00 0x56 0x00 0xa3 0x13 0x00 0x57 0x00 0xa3 0x2a 0x00 0x58 0x00 0xa3 0x2b 0x00 0x59 0x00 0xa3 0x2d 0x00 0x5b 0x00 0xa3 0x4a 0x00 0x5e 0x00 0xa3 0x2f 0x00 0x5f 0x00 0xa3 0x30 0x00 0x60 0x00 0xa3 0x31 0x00 0x61 0x00 0xa3 0x32 0x00>;
			irqdomain-map-mask = <0xff 0x00>;
			irqdomain-map-pass-thru = <0x00 0xff>;
			phandle = <0x50>;
			reg = <0x500000 0x300000>;
			wakeup-parent = <0xa3>;

			cam_sensor_csi_mux_oe_active {
				phandle = <0x251>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio113";
				};

				mux {
					function = "gpio";
					pins = "gpio113";
				};
			};

			cam_sensor_csi_mux_oe_suspend {
				phandle = <0x252>;

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
					pins = "gpio113";
				};

				mux {
					function = "gpio";
					pins = "gpio113";
				};
			};

			cam_sensor_csi_mux_sel_active {
				phandle = <0x253>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio114";
				};

				mux {
					function = "gpio";
					pins = "gpio114";
				};
			};

			cam_sensor_csi_mux_sel_suspend {
				phandle = <0x254>;

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
					pins = "gpio114";
				};

				mux {
					function = "gpio";
					pins = "gpio114";
				};
			};

			cam_sensor_front0_reset_active {
				phandle = <0x24f>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio24";
				};

				mux {
					function = "gpio";
					pins = "gpio24";
				};
			};

			cam_sensor_front0_reset_suspend {
				phandle = <0x250>;

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
					pins = "gpio24";
				};

				mux {
					function = "gpio";
					pins = "gpio24";
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x245>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio20";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio20";
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x246>;

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio20";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio20";
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x247>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio21";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio21";
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x248>;

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio21";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio21";
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x249>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio27";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio27";
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x24a>;

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio27";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio27";
				};
			};

			cam_sensor_rear0_reset_active {
				phandle = <0x24b>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio18";
				};

				mux {
					function = "gpio";
					pins = "gpio18";
				};
			};

			cam_sensor_rear0_reset_suspend {
				phandle = <0x24c>;

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
					pins = "gpio18";
				};

				mux {
					function = "gpio";
					pins = "gpio18";
				};
			};

			cam_sensor_rear1_reset_active {
				phandle = <0x24d>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio19";
				};

				mux {
					function = "gpio";
					pins = "gpio19";
				};
			};

			cam_sensor_rear1_reset_suspend {
				phandle = <0x24e>;

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
					pins = "gpio19";
				};

				mux {
					function = "gpio";
					pins = "gpio19";
				};
			};

			cci0_active {
				phandle = <0x16d>;

				config {
					bias-pull-up;
					drive-strength = <0x02>;
					pins = "gpio23\0gpio22";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio23\0gpio22";
				};
			};

			cci0_suspend {
				phandle = <0x16f>;

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio23\0gpio22";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio23\0gpio22";
				};
			};

			cci1_active {
				phandle = <0x16e>;

				config {
					bias-pull-up;
					drive-strength = <0x02>;
					pins = "gpio30\0gpio29";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio30\0gpio29";
				};
			};

			cci1_suspend {
				phandle = <0x170>;

				config {
					bias-pull-down;
					drive-strength = <0x02>;
					pins = "gpio30\0gpio29";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio30\0gpio29";
				};
			};

			cd_off {
				phandle = <0x228>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "gpio88";
				};

				mux {
					function = "gpio";
					pins = "gpio88";
				};
			};

			cd_on {
				phandle = <0x227>;

				config {
					bias-pull-up;
					drive-strength = <0x02>;
					pins = "gpio88";
				};

				mux {
					function = "gpio";
					pins = "gpio88";
				};
			};

			fsa_usbc_ana_en_n@102 {

				fsa_usbc_ana_en {
					phandle = <0x22b>;

					config {
						bias-disable;
						drive-strength = <0x02>;
						output-low;
						pins = "gpio102";
					};

					mux {
						function = "gpio";
						pins = "gpio102";
					};
				};
			};

			gpio_vol_up {
				phandle = <0x168>;

				config {
					bias-pull-up;
					drive-strength = <0x02>;
					input-enable;
					pins = "gpio96";
				};

				mux {
					function = "gpio";
					pins = "gpio96";
				};
			};

			nfc {

				nfc_clk_req_active {
					phandle = <0x233>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio86";
					};

					mux {
						function = "gpio";
						pins = "gpio86";
					};
				};

				nfc_clk_req_suspend {
					phandle = <0x234>;

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio86";
					};

					mux {
						function = "gpio";
						pins = "gpio86";
					};
				};

				nfc_enable_active {
					phandle = <0x231>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio69\0gpio31";
					};

					mux {
						function = "gpio";
						pins = "gpio69\0gpio31";
					};
				};

				nfc_enable_suspend {
					phandle = <0x232>;

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio69\0gpio31";
					};

					mux {
						function = "gpio";
						pins = "gpio69\0gpio31";
					};
				};

				nfc_int_active {
					phandle = <0x22f>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio70";
					};

					mux {
						function = "gpio";
						pins = "gpio70";
					};
				};

				nfc_int_suspend {
					phandle = <0x230>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio70";
					};

					mux {
						function = "gpio";
						pins = "gpio70";
					};
				};
			};

			pm8008_active {
				phandle = <0xb4>;

				config {
					bias-pull-up;
					drive-strength = <0x02>;
					output-high;
					pins = "gpio26";
				};

				mux {
					function = "gpio";
					pins = "gpio26";
				};
			};

			pm8008_interrupt {
				phandle = <0xb5>;

				config {
					bias-disable;
					input-enable;
					pins = "gpio25";
				};

				mux {
					function = "gpio";
					pins = "gpio25";
				};
			};

			pmx_sde {
				phandle = <0x23b>;

				sde_dsi_active {
					phandle = <0x23c>;

					config {
						bias-disable = <0x00>;
						drive-strength = <0x08>;
						pins = "gpio82\0gpio105";
					};

					mux {
						function = "gpio";
						pins = "gpio82\0gpio105";
					};
				};

				sde_dsi_suspend {
					phandle = <0x23d>;

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio82\0gpio105";
					};

					mux {
						function = "gpio";
						pins = "gpio82\0gpio105";
					};
				};
			};

			pmx_sde_te {

				sde_te_active {
					phandle = <0x23e>;

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio81";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio81";
					};
				};

				sde_te_suspend {
					phandle = <0x23f>;

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio81";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio81";
					};
				};
			};

			pmx_ts_int_active {

				ts_int_active {
					phandle = <0x240>;

					config {
						bias-pull-up;
						drive-strength = <0x08>;
						pins = "gpio80";
					};

					mux {
						function = "gpio";
						pins = "gpio80";
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x241>;

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio80";
					};

					mux {
						function = "gpio";
						pins = "gpio80";
					};
				};
			};

			pmx_ts_release {

				ts_release {
					phandle = <0x244>;

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio80\0gpio71";
					};

					mux {
						function = "gpio";
						pins = "gpio80\0gpio71";
					};
				};
			};

			pmx_ts_reset_active {

				ts_reset_active {
					phandle = <0x242>;

					config {
						bias-pull-up;
						drive-strength = <0x08>;
						pins = "gpio71";
					};

					mux {
						function = "gpio";
						pins = "gpio71";
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x243>;

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio71";
					};

					mux {
						function = "gpio";
						pins = "gpio71";
					};
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x22c>;

				qupv3_se0_i2c_active {
					phandle = <0xad>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio0\0gpio1";
					};

					mux {
						function = "qup0";
						pins = "gpio0\0gpio1";
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0xae>;

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio0\0gpio1";
					};

					mux {
						function = "gpio";
						pins = "gpio0\0gpio1";
					};
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x22d>;

				qupv3_se0_spi_active {
					phandle = <0xb0>;

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
					};

					mux {
						function = "qup0";
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
					};
				};

				qupv3_se0_spi_sleep {
					phandle = <0xb1>;

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
					};

					mux {
						function = "gpio";
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x22e>;

				qupv3_se1_i2c_active {
					phandle = <0xb2>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio4\0gpio5";
					};

					mux {
						function = "qup1";
						pins = "gpio4\0gpio5";
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0xb3>;

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio4\0gpio5";
					};

					mux {
						function = "gpio";
						pins = "gpio4\0gpio5";
					};
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x235>;

				qupv3_se1_spi_active {
					phandle = <0xb9>;

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio4\0gpio5\0gpio69\0gpio70";
					};

					mux {
						function = "qup1";
						pins = "gpio4\0gpio5\0gpio69\0gpio70";
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0xba>;

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio4\0gpio5\0gpio69\0gpio70";
					};

					mux {
						function = "gpio";
						pins = "gpio4\0gpio5\0gpio69\0gpio70";
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x236>;

				qupv3_se2_i2c_active {
					phandle = <0xbb>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio6\0gpio7";
					};

					mux {
						function = "qup2";
						pins = "gpio6\0gpio7";
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0xbc>;

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio6\0gpio7";
					};

					mux {
						function = "gpio";
						pins = "gpio6\0gpio7";
					};
				};
			};

			qupv3_se2_spi_pins {
				phandle = <0x237>;

				qupv3_se2_spi_active {
					phandle = <0xbd>;

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio6\0gpio7\0gpio71\0gpio80";
					};

					mux {
						function = "qup2";
						pins = "gpio6\0gpio7\0gpio71\0gpio80";
					};
				};

				qupv3_se2_spi_sleep {
					phandle = <0xbe>;

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio6\0gpio7\0gpio71\0gpio80";
					};

					mux {
						function = "gpio";
						pins = "gpio6\0gpio7\0gpio71\0gpio80";
					};
				};
			};

			qupv3_se3_4uart_pins {
				phandle = <0x238>;

				qupv3_se3_ctsrx {
					phandle = <0xc1>;

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio8\0gpio11";
					};

					mux {
						function = "qup3";
						pins = "gpio8\0gpio11";
					};
				};

				qupv3_se3_default_ctsrtsrx {
					phandle = <0xbf>;

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio8\0gpio9\0gpio11";
					};

					mux {
						function = "gpio";
						pins = "gpio8\0gpio9\0gpio11";
					};
				};

				qupv3_se3_default_tx {
					phandle = <0xc0>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio10";
					};

					mux {
						function = "gpio";
						pins = "gpio10";
					};
				};

				qupv3_se3_rts {
					phandle = <0xc2>;

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio9";
					};

					mux {
						function = "qup3";
						pins = "gpio9";
					};
				};

				qupv3_se3_tx {
					phandle = <0xc3>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio10";
					};

					mux {
						function = "qup3";
						pins = "gpio10";
					};
				};
			};

			qupv3_se4_2uart_pins {
				phandle = <0x218>;

				qupv3_se4_2uart_active {
					phandle = <0xaa>;

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio12\0gpio13";
					};

					mux {
						function = "qup4";
						pins = "gpio12\0gpio13";
					};
				};

				qupv3_se4_2uart_sleep {
					phandle = <0xab>;

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						pins = "gpio12\0gpio13";
					};

					mux {
						function = "gpio";
						pins = "gpio12\0gpio13";
					};
				};
			};

			qupv3_se5_i2c_pins {
				phandle = <0x239>;

				qupv3_se5_i2c_active {
					phandle = <0xc4>;

					config {
						bias-pull-up;
						drive-strength = <0x02>;
						pins = "gpio14\0gpio15";
					};

					mux {
						function = "qup5";
						pins = "gpio14\0gpio15";
					};
				};

				qupv3_se5_i2c_sleep {
					phandle = <0xc5>;

					config {
						bias-disable;
						drive-strength = <0x02>;
						pins = "gpio14\0gpio15";
					};

					mux {
						function = "gpio";
						pins = "gpio14\0gpio15";
					};
				};
			};

			qupv3_se5_spi_pins {
				phandle = <0x23a>;

				qupv3_se5_spi_active {
					phandle = <0xc6>;

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio14\0gpio15\0gpio16\0gpio17";
					};

					mux {
						function = "qup5";
						pins = "gpio14\0gpio15\0gpio16\0gpio17";
					};
				};

				qupv3_se5_spi_sleep {
					phandle = <0xc7>;

					config {
						bias-disable;
						drive-strength = <0x06>;
						pins = "gpio14\0gpio15\0gpio16\0gpio17";
					};

					mux {
						function = "gpio";
						pins = "gpio14\0gpio15\0gpio16\0gpio17";
					};
				};
			};

			sdc1_clk_off {
				phandle = <0x21a>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "sdc1_clk";
				};
			};

			sdc1_clk_on {
				phandle = <0x219>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc1_clk";
				};
			};

			sdc1_cmd_off {
				phandle = <0x21c>;

				config {
					bias-pull-up;
					drive-strength = <0x02>;
					pins = "sdc1_cmd";
				};
			};

			sdc1_cmd_on {
				phandle = <0x21b>;

				config {
					bias-pull-up;
					drive-strength = <0x0a>;
					pins = "sdc1_cmd";
				};
			};

			sdc1_data_off {
				phandle = <0x21e>;

				config {
					bias-pull-up;
					drive-strength = <0x02>;
					pins = "sdc1_data";
				};
			};

			sdc1_data_on {
				phandle = <0x21d>;

				config {
					bias-pull-up;
					drive-strength = <0x0a>;
					pins = "sdc1_data";
				};
			};

			sdc1_rclk_off {
				phandle = <0x220>;

				config {
					bias-pull-down;
					pins = "sdc1_rclk";
				};
			};

			sdc1_rclk_on {
				phandle = <0x21f>;

				config {
					bias-pull-down;
					pins = "sdc1_rclk";
				};
			};

			sdc2_clk_off {
				phandle = <0x222>;

				config {
					bias-disable;
					drive-strength = <0x02>;
					pins = "sdc2_clk";
				};
			};

			sdc2_clk_on {
				phandle = <0x221>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc2_clk";
				};
			};

			sdc2_cmd_off {
				phandle = <0x224>;

				config {
					bias-pull-up;
					drive-strength = <0x02>;
					pins = "sdc2_cmd";
				};
			};

			sdc2_cmd_on {
				phandle = <0x223>;

				config {
					bias-pull-up;
					drive-strength = <0x0a>;
					pins = "sdc2_cmd";
				};
			};

			sdc2_data_off {
				phandle = <0x226>;

				config {
					bias-pull-up;
					drive-strength = <0x02>;
					pins = "sdc2_data";
				};
			};

			sdc2_data_on {
				phandle = <0x225>;

				config {
					bias-pull-up;
					drive-strength = <0x0a>;
					pins = "sdc2_data";
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_active {
					phandle = <0x22a>;

					config {
						bias-disable;
						drive-strength = <0x10>;
						output-high;
						pins = "gpio106";
					};

					mux {
						function = "gpio";
						pins = "gpio106";
					};
				};

				spkr_1_sd_n_sleep {
					phandle = <0x229>;

					config {
						bias-pull-down;
						drive-strength = <0x02>;
						input-enable;
						pins = "gpio106";
					};

					mux {
						function = "gpio";
						pins = "gpio106";
					};
				};
			};

			usb_id_interrupt {
				phandle = <0x255>;

				config {
					bias-pull-up;
					input-enable;
					pins = "gpio89";
				};

				mux {
					function = "gpio";
					pins = "gpio89";
				};
			};
		};

		qcedev@1b20000 {
			clock-names = "core_clk_src\0core_clk\0iface_clk\0bus_clk";
			clocks = <0x0a 0x84 0x0a 0x84 0x0a 0x84 0x0a 0x84>;
			compatible = "qcom,qcedev";
			interrupts = <0x00 0xf7 0x04>;
			iommus = <0x0c 0x86 0x11 0x0c 0x96 0x11>;
			phandle = <0x195>;
			qcom,bam-ee = <0x00>;
			qcom,bam-pipe-pair = <0x03>;
			qcom,ce-device = <0x00>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-hw-shared;
			qcom,ce-opp-freq = <0xb71b000>;
			qcom,iommu-dma = "atomic";
			qcom,msm-bus,name = "qcedev-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x00 0x00 0x37 0x200 0x60180 0x60180>;
			qcom,smmu-s1-enable;
			reg = <0x1b20000 0x20000 0x1b04000 0x24000>;
			reg-names = "crypto-base\0crypto-bam-base";

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				iommus = <0x0c 0x92 0x00 0x0c 0x98 0x01 0x0c 0x9f 0x00>;
				label = "ns_context";
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				iommus = <0x0c 0x93 0x00 0x0c 0x9c 0x01 0x0c 0x9e 0x00>;
				label = "secure_context";
				qcom,iommu-vmid = <0x09>;
				qcom,secure-context-bank;
			};
		};

		qcom,cam-cdm-intf {
			cdm-client-names = "vfe";
			cell-index = <0x00>;
			compatible = "qcom,cam-cdm-intf";
			label = "cam-cdm-intf";
			num-hw-cdm = <0x02>;
			status = "ok";
		};

		qcom,cam-cpas@5c11000 {
			arch-compat = "cpas_top";
			camnoc-axi-clk-bw-margin-perc = <0x14>;
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			camnoc-bus-width = <0x20>;
			camss-vdd-supply = <0x16c>;
			cell-index = <0x00>;
			client-id-based;
			client-names = "csiphy0\0csiphy1\0cci0\0csid0\0csid1\0tfe0\0tfe1\0ope0\0cam-cdm-intf0\0cpas-cdm0\0ope-cdm0\0tpg0\0tpg1";
			clock-cntl-level = "suspend\0minsvs\0lowsvs\0svs\0svs_l1\0nominal\0turbo";
			clock-names = "gcc_camss_ahb_clk\0gcc_camss_top_ahb_clk\0gcc_camss_top_ahb_clk_src\0gcc_camss_axi_clk\0gcc_camss_axi_clk_src\0gcc_camss_nrt_axi_clk\0gcc_camss_rt_axi_clk";
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x124f800 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x8f0d180 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0xbebc200 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x11e1a300 0x00 0x00>;
			clocks = <0x0d 0x17 0x0d 0x3e 0x0d 0x3f 0x0d 0x19 0x0d 0x1a 0x0d 0x2d 0x0d 0x32>;
			compatible = "qcom,cam-cpas";
			control-camnoc-axi-clk;
			interrupt-names = "cpas_camnoc";
			interrupts = <0x00 0x9f 0x01>;
			label = "cpas";
			qcom,cam-cx-ipeak = <0x166 0x08>;
			qcom,msm-bus,name = "cam_ahb";
			qcom,msm-bus,num-cases = <0x07>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x24d 0x00 0x00 0x01 0x24d 0x00 0x208d5 0x01 0x24d 0x00 0x249f0 0x01 0x24d 0x00 0x249f0 0x01 0x24d 0x00 0x493e0 0x01 0x24d 0x00 0x493e0 0x01 0x24d 0x00 0x493e0>;
			reg = <0x5c11000 0x1000 0x5c13000 0x4000>;
			reg-cam-base = <0x11000 0x13000>;
			reg-names = "cam_cpas_top\0cam_camnoc";
			regulator-names = "camss-vdd";
			src-clock-name = "gcc_camss_axi_clk_src";
			status = "ok";
			vdd-corner-ahb-mapping = "suspend\0lowsvs\0lowsvs\0lowsvs\0lowsvs\0svs\0svs_l1\0svs_l1\0svs_l1\0nominal\0nominal\0nominal\0turbo\0turbo";
			vdd-corners = <0x10 0x30 0x40 0x50 0x60 0x80 0x90 0xc0 0xe0 0x100 0x140 0x150 0x180 0x1a0>;

			camera-bus-nodes {

				level0-nodes {
					level-index = <0x00>;

					cpas-cdm0-all-rd {
						cell-index = <0x09>;
						client-name = "cpas-cdm0";
						node-name = "cpas-cdm0-all-rd";
						parent-node = <0x173>;
						phandle = <0x34d>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
					};

					ope-cdm0-all-rd {
						cell-index = <0x0a>;
						client-name = "ope-cdm0";
						node-name = "ope-cdm0-all-rd";
						parent-node = <0x173>;
						phandle = <0x34e>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
					};

					ope0-all-rd {
						cell-index = <0x05>;
						client-name = "ope0";
						constituent-paths = <0x40 0x41>;
						node-name = "ope0-all-rd";
						parent-node = <0x173>;
						phandle = <0x34a>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x00>;
					};

					ope0-all-wr {
						cell-index = <0x04>;
						client-name = "ope0";
						constituent-paths = <0x42 0x43 0x44>;
						node-name = "ope0-all-wr";
						parent-node = <0x173>;
						phandle = <0x349>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
					};

					tfe0-all-wr {
						cell-index = <0x06>;
						client-name = "tfe0";
						constituent-paths = <0x04 0x05 0x06 0x07 0x01 0x02 0x03>;
						node-name = "tfe0-all-wr";
						parent-node = <0x174>;
						phandle = <0x34b>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
					};

					tfe1-all-wr {
						cell-index = <0x07>;
						client-name = "tfe1";
						constituent-paths = <0x04 0x05 0x06 0x07 0x01 0x02 0x03>;
						node-name = "tfe1-all-wr";
						parent-node = <0x174>;
						phandle = <0x34c>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x01>;
					};
				};

				level1-nodes {
					camnoc-max-needed;
					level-index = <0x01>;

					level1-nrt0-rd-wr {
						cell-index = <0x03>;
						node-name = "level1-nrt0-rd-wr";
						parent-node = <0x172>;
						phandle = <0x173>;
						traffic-merge-type = <0x01>;
					};

					level1-rt0-wr {
						cell-index = <0x02>;
						node-name = "level1-rt0-wr";
						parent-node = <0x171>;
						phandle = <0x174>;
						traffic-merge-type = <0x01>;
					};
				};

				level2-nodes {
					level-index = <0x02>;

					level2-nrt0-rd-wr-sum {
						cell-index = <0x01>;
						node-name = "level2-nrt0-rd-wr-sum";
						phandle = <0x172>;
						qcom,axi-port-name = "cam_sf_0";
						traffic-merge-type = <0x00>;

						qcom,axi-port-mnoc {
							qcom,msm-bus,name = "cam_sf_0_mnoc";
							qcom,msm-bus,num-cases = <0x02>;
							qcom,msm-bus,num-paths = <0x01>;
							qcom,msm-bus,vectors-KBps = <0x89 0x200 0x00 0x00 0x89 0x200 0x00 0x00>;
							qcom,msm-bus-vector-dyn-vote;
						};
					};

					level2-rt0-rd-wr-sum {
						cell-index = <0x00>;
						ib-bw-voting-needed;
						node-name = "level2-rt0-rd-wr-sum";
						phandle = <0x171>;
						qcom,axi-port-name = "cam_hf_0";
						traffic-merge-type = <0x00>;

						qcom,axi-port-mnoc {
							qcom,msm-bus,name = "cam_hf_0_mnoc";
							qcom,msm-bus,num-cases = <0x02>;
							qcom,msm-bus,num-paths = <0x01>;
							qcom,msm-bus,vectors-KBps = <0xaa 0x200 0x00 0x00 0xaa 0x200 0x00 0x00>;
							qcom,msm-bus-vector-dyn-vote;
						};
					};
				};
			};
		};

		qcom,cam-isp {
			arch-compat = "tfe";
			compatible = "qcom,cam-isp";
			status = "ok";
		};

		qcom,cam-ope {
			compat-hw-name = "qcom,ope";
			compatible = "qcom,cam-ope";
			num-ope = <0x01>;
			status = "ok";
		};

		qcom,cam-req-mgr {
			compatible = "qcom,cam-req-mgr";
			status = "ok";
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu";
			status = "ok";

			msm_cam_smmu_cpas_cdm {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x0c 0x800 0x00>;
				label = "cpas-cdm0";
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
				qcom,iommu-faults = "non-fatal";

				iova-mem-map {
					phandle = <0x348>;

					iova-mem-region-io {
						iova-region-id = <0x03>;
						iova-region-len = <0xd8c00000>;
						iova-region-name = "io";
						iova-region-start = "\a@\0";
						status = "ok";
					};
				};
			};

			msm_cam_smmu_ope {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x0c 0x820 0x00 0x0c 0x840 0x00>;
				label = "ope\0ope-cdm0";
				multiple-client-devices;
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
				qcom,iommu-faults = "non-fatal";

				iova-mem-map {
					phandle = <0x347>;

					iova-mem-region-io {
						iova-region-id = <0x03>;
						iova-region-len = <0xd8c00000>;
						iova-region-name = "io";
						iova-region-start = "\a@\0";
						status = "ok";
					};
				};
			};

			msm_cam_smmu_secure {
				compatible = "qcom,msm-cam-smmu-cb";
				label = "cam-secure";
				qcom,secure-cb;
			};

			msm_cam_smmu_tfe {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x0c 0x400 0x00>;
				label = "tfe";
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
				qcom,iommu-faults = "non-fatal";

				iova-mem-map {
					phandle = <0x346>;

					iova-mem-region-io {
						iova-region-id = <0x03>;
						iova-region-len = <0xd8c00000>;
						iova-region-name = "io";
						iova-region-start = "\a@\0";
						status = "ok";
					};
				};
			};
		};

		qcom,cc-debug {
			#clock-cells = <0x01>;
			clock-names = "xo_clk_src";
			clocks = <0x0a 0x00>;
			compatible = "qcom,scuba-debugcc";
			phandle = <0x1b6>;
			qcom,cpucc = <0x3b>;
			qcom,dispcc = <0x38>;
			qcom,gcc = <0x0d>;
			qcom,gpucc = <0x39>;
			qcom,mccc = <0x3a>;
		};

		qcom,cci0 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			cell-index = <0x00>;
			clock-cntl-level = "svs";
			clock-names = "cci_0_clk\0cci_0_clk_src";
			clock-rates = <0x00 0x23c3460>;
			clocks = <0x0d 0x1d 0x0d 0x1e>;
			compatible = "qcom,cci";
			gdscr-supply = <0x16c>;
			gpio-req-tbl-flags = <0x01 0x01 0x01 0x01>;
			gpio-req-tbl-label = "CCI_I2C_DATA0\0CCI_I2C_CLK0\0CCI_I2C_DATA1\0CCI_I2C_CLK1";
			gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
			gpios = <0x50 0x16 0x00 0x50 0x17 0x00 0x50 0x1d 0x00 0x50 0x1e 0x00>;
			interrupt-names = "cci";
			interrupts = <0x00 0xce 0x01>;
			phandle = <0x341>;
			pinctrl-0 = <0x16d 0x16e>;
			pinctrl-1 = <0x16f 0x170>;
			pinctrl-names = "cam_default\0cam_suspend";
			reg = <0x5c1b000 0x1000>;
			reg-cam-base = <0x1b000>;
			reg-names = "cci";
			regulator-names = "gdscr";
			src-clock-name = "cci_0_clk_src";
			status = "ok";

			qcom,i2c_custom_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x01>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x344>;
				status = "ok";
			};

			qcom,i2c_fast_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x00>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x343>;
				status = "ok";
			};

			qcom,i2c_fast_plus_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x00>;
				hw-tbuf = <0x18>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0x0f>;
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-trdhld = <0x03>;
				hw-tsp = <0x03>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				phandle = <0x345>;
				status = "ok";
			};

			qcom,i2c_standard_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x00>;
				hw-tbuf = <0xe3>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				hw-tsu-sta = <0xe7>;
				hw-tsu-sto = <0xcc>;
				phandle = <0x342>;
				status = "ok";
			};
		};

		qcom,chd_silver {
			compatible = "qcom,core-hang-detect";
			label = "silver";
			qcom,config-arr = <0xf1880b8 0xf1980b8 0xf1a80b8 0xf1b80b8>;
			qcom,threshold-arr = <0xf1880b0 0xf1980b0 0xf1a80b0 0xf1b80b0>;
		};

		qcom,cpas-cdm0@5c23000 {
			camss-supply = <0x16c>;
			cdm-client-names = "tfe0\0tfe1";
			cell-index = <0x00>;
			clock-cntl-level = "svs";
			clock-names = "cam_cc_cpas_top_ahb_clk";
			clock-rates = <0x00>;
			clocks = <0x0d 0x3e>;
			compatible = "qcom,cam-cpas-cdm2_0";
			config-fifo;
			fifo-depths = <0x40 0x40 0x40 0x40>;
			interrupt-names = "cpas-cdm0";
			interrupts = <0x00 0xcf 0x01>;
			label = "cpas-cdm";
			phandle = <0x34f>;
			reg = <0x5c23000 0x400>;
			reg-cam-base = <0x23000>;
			reg-names = "cpas-cdm0";
			regulator-names = "camss";
			status = "ok";
		};

		qcom,cpu-cpu-ddr-bw {
			compatible = "qcom,devbw-ddr";
			governor = "performance";
			operating-points-v2 = <0x3c>;
			phandle = <0x3d>;
			qcom,active-only;
			qcom,src-dst-ports = <0x01 0x200>;
		};

		qcom,cpu-cpu-ddr-bwmon@01b8e200 {
			compatible = "qcom,bimc-bwmon4";
			interrupts = <0x00 0x1a5 0x04>;
			phandle = <0x1b8>;
			qcom,count-unit = <0x10000>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,mport = <0x00>;
			qcom,target-dev = <0x3d>;
			reg = <0x1b8e300 0x100 0x1b8e200 0x100>;
			reg-names = "base\0global_base";
		};

		qcom,cpu0-cpu-ddr-lat {
			compatible = "qcom,devbw-ddr";
			governor = "performance";
			operating-points-v2 = <0x3c>;
			phandle = <0x3e>;
			qcom,active-only;
			qcom,src-dst-ports = <0x01 0x200>;
		};

		qcom,cpu0-cpu-ddr-latfloor {
			compatible = "qcom,devbw-ddr";
			governor = "performance";
			operating-points-v2 = <0x3c>;
			phandle = <0x3f>;
			qcom,active-only;
			qcom,src-dst-ports = <0x01 0x200>;
		};

		qcom,cpu0-cpugrp {
			compatible = "qcom,arm-memlat-cpugrp";
			phandle = <0x1b9>;
			qcom,cpulist = <0x05 0x06 0x07 0x08>;

			qcom,cpu0-computemon {
				compatible = "qcom,arm-compute-mon";
				phandle = <0x1bb>;
				qcom,cpulist = <0x05 0x06 0x07 0x08>;
				qcom,target-dev = <0x3f>;

				ddr3-map {
					qcom,core-dev-table = <0xd2f00 0x5f5 0xf8700 0x8f0 0x15aae0 0xd70 0x1b8a00 0x104d 0x1e8480 0x1bbe>;
					qcom,ddr-type = <0x05>;
				};

				ddr4-map {
					qcom,core-dev-table = <0xd2f00 0x8f0 0xf8700 0x104d 0x15aae0 0x16e3 0x1b8a00 0x1e4f 0x1e8480 0x35c3>;
					qcom,ddr-type = <0x07>;
				};
			};

			qcom,cpu0-cpu-ddr-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x1ba>;
				qcom,cachemiss-ev = <0x17>;
				qcom,cpulist = <0x05 0x06 0x07 0x08>;
				qcom,target-dev = <0x3e>;

				ddr3-map {
					qcom,core-dev-table = <0x96000 0x5f5 0xf8700 0xd70 0x15aae0 0x104d 0x189c00 0x16e3 0x1e8480 0x1bbe>;
					qcom,ddr-type = <0x05>;
				};

				ddr4-map {
					qcom,core-dev-table = <0x96000 0xd70 0xf8700 0x16e3 0x15aae0 0x1e4f 0x189c00 0x2e57 0x1e8480 0x35c3>;
					qcom,ddr-type = <0x07>;
				};
			};
		};

		qcom,cpufreq-hw {
			#address-cells = <0x01>;
			#freq-domain-cells = <0x02>;
			#size-cells = <0x01>;
			clock-names = "xo\0alternate";
			clocks = <0x0a 0x00 0x0d 0x00>;
			compatible = "qcom,cpufreq-hw";
			phandle = <0x03>;
			qcom,max-lut-entries = <0x0c>;
			qcom,no-accumulative-counter;
			reg = <0xf521000 0x1400>;
			reg-names = "freq-domain0";

			qcom,cpu-isolation {
				compatible = "qcom,cpu-isolate";

				cpu0-isolate {
					#cooling-cells = <0x02>;
					phandle = <0x26>;
					qcom,cpu = <0x05>;
				};

				cpu1-isolate {
					#cooling-cells = <0x02>;
					phandle = <0x29>;
					qcom,cpu = <0x06>;
				};

				cpu2-isolate {
					#cooling-cells = <0x02>;
					phandle = <0x27>;
					qcom,cpu = <0x07>;
				};

				cpu3-isolate {
					#cooling-cells = <0x02>;
					phandle = <0x2a>;
					qcom,cpu = <0x08>;
				};
			};

			qcom,limits-dcvs@f550800 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x00 0x25 0x04>;
				phandle = <0x04>;
				qcom,affinity = <0x00>;
				qcom,no-cooling-device-register;
				reg = <0xf550800 0x1000 0xf521000 0x1000>;
			};
		};

		qcom,cpufreq-hw-debug@f521000 {
			compatible = "qcom,cpufreq-hw-debug";
			qcom,freq-hw-domain = <0x03 0x00>;
			reg = <0xf521000 0x1400>;
			reg-names = "domain-top";
		};

		qcom,csiphy0 {
			cell-index = <0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			clock-names = "cphy_rx_clk_src\0csiphy0_clk\0csi0phytimer_clk_src\0csi0phytimer_clk";
			clock-rates = <0x124f800 0x00 0x124f800 0x00 0xe4e1c00 0x00 0xbebc200 0x00 0x14584850 0x00 0xbebc200 0x00 0x16e36000 0x00 0x10059000 0x00>;
			clocks = <0x0d 0x3d 0x0d 0x1f 0x0d 0x22 0x0d 0x21>;
			compatible = "qcom,csiphy-v2.0\0qcom,csiphy";
			csi-vdd-voltage = <0x124f80>;
			gdscr-supply = <0x16c>;
			interrupt-names = "csiphy";
			interrupts = <0x00 0x48 0x01>;
			mipi-csi-vdd-supply = <0x16a>;
			phandle = <0x33f>;
			qcom,cam-cx-ipeak = <0x166 0x08>;
			reg = <0x5c52000 0x1000>;
			reg-cam-base = <0x52000>;
			reg-names = "csiphy";
			regulator-names = "gdscr";
			src-clock-name = "csi0phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy1 {
			cell-index = <0x01>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			clock-names = "cphy_rx_clk_src\0csiphy1_clk\0csi1phytimer_clk_src\0csi1phytimer_clk";
			clock-rates = <0x124f800 0x00 0x124f800 0x00 0xe4e1c00 0x00 0xbebc200 0x00 0x14584850 0x00 0xbebc200 0x00 0x16e36000 0x00 0x10059000 0x00>;
			clocks = <0x0d 0x3d 0x0d 0x20 0x0d 0x24 0x0d 0x23>;
			compatible = "qcom,csiphy-v2.0\0qcom,csiphy";
			csi-vdd-voltage = <0x124f80>;
			gdscr-supply = <0x16c>;
			interrupt-names = "csiphy";
			interrupts = <0x00 0x49 0x01>;
			mipi-csi-vdd-supply = <0x16a>;
			phandle = <0x340>;
			qcom,cam-cx-ipeak = <0x166 0x08>;
			reg = <0x5c53000 0x1000>;
			reg-cam-base = <0x53000>;
			reg-names = "csiphy";
			regulator-names = "gdscr";
			src-clock-name = "csi1phytimer_clk_src";
			status = "ok";
		};

		qcom,dispcc@5f00000 {
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			clock-names = "cfg_ahb_clk";
			clocks = <0x0d 0x47>;
			compatible = "qcom,scuba-dispcc\0syscon";
			phandle = <0x38>;
			reg = <0x5f00000 0x20000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x16>;
		};

		qcom,gcc@1400000 {
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			compatible = "qcom,scuba-gcc\0syscon";
			phandle = <0x0d>;
			reg = <0x1400000 0x1f0000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x16>;
			vdd_cx_ao-supply = <0x37>;
			vdd_mx-supply = <0x35>;
		};

		qcom,gdsc@141a004 {
			compatible = "qcom,gdsc";
			phandle = <0x11e>;
			reg = <0x141a004 0x04>;
			regulator-name = "gcc_usb30_prim_gdsc";
			status = "ok";
		};

		qcom,gdsc@1458004 {
			compatible = "qcom,gdsc";
			phandle = <0x16c>;
			reg = <0x1458004 0x04>;
			regulator-name = "gcc_camss_top_gdsc";
			status = "ok";
		};

		qcom,gdsc@145807c {
			compatible = "qcom,gdsc";
			phandle = <0x14>;
			reg = <0x145807c 0x04>;
			regulator-name = "gcc_venus_gdsc";
			status = "ok";
		};

		qcom,gdsc@1458098 {
			compatible = "qcom,gdsc";
			phandle = <0x167>;
			qcom,support-hw-trigger;
			reg = <0x1458098 0x04>;
			regulator-name = "gcc_vcodec0_gdsc";
			status = "ok";
		};

		qcom,gdsc@147d060 {
			compatible = "qcom,gdsc";
			phandle = <0x25a>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x147d060 0x04>;
			regulator-name = "hlos1_vote_turing_mmu_tbu1_gdsc";
			status = "ok";
		};

		qcom,gdsc@147d074 {
			compatible = "qcom,gdsc";
			phandle = <0x258>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x147d074 0x04>;
			regulator-name = "hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc";
			status = "ok";
		};

		qcom,gdsc@147d078 {
			compatible = "qcom,gdsc";
			phandle = <0x259>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x147d078 0x04>;
			regulator-name = "hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc";
			status = "ok";
		};

		qcom,gdsc@147d07c {
			compatible = "qcom,gdsc";
			phandle = <0x25b>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x147d07c 0x04>;
			regulator-name = "hlos1_vote_turing_mmu_tbu0_gdsc";
			status = "ok";
		};

		qcom,gdsc@599100c {
			compatible = "qcom,gdsc";
			domain-addr = <0xa9>;
			phandle = <0x164>;
			qcom,reset-aon-logic;
			reg = <0x599100c 0x04>;
			regulator-name = "gpu_gx_gdsc";
			status = "ok";
			sw-reset = <0xa8>;
		};

		qcom,gdsc@599106c {
			compatible = "qcom,gdsc";
			hw-ctl-addr = <0xa7>;
			phandle = <0x123>;
			qcom,no-status-check-on-disable;
			reg = <0x599106c 0x04>;
			regulator-name = "gpu_cx_gdsc";
			status = "ok";
		};

		qcom,gdsc@5f03000 {
			compatible = "qcom,gdsc";
			phandle = <0xa6>;
			proxy-supply = <0xa6>;
			qcom,proxy-consumer-enable;
			qcom,support-hw-trigger;
			reg = <0x5f03000 0x04>;
			regulator-name = "mdss_core_gdsc";
			status = "ok";
		};

		qcom,glink {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			compatible = "qcom,glink";
			ranges;

			adsp {
				interrupts = <0x00 0x115 0x01>;
				label = "adsp";
				mbox-names = "adsp_smem";
				mboxes = <0x45 0x08>;
				phandle = <0x47>;
				qcom,glink-label = "lpass";
				qcom,remote-pid = <0x02>;
				transport = "smem";

				qcom,adsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x46>;
				};

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
					qcom,low-latency;
				};

				qcom,apr_tal_rpmsg {
					qcom,glink-channels = "apr_audio_svc";
					qcom,intents = <0x200 0x14>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};
			};

			modem {
				interrupts = <0x00 0x44 0x01>;
				label = "modem";
				mbox-names = "mpss_smem";
				mboxes = <0x45 0x0c>;
				phandle = <0x46>;
				qcom,glink-label = "mpss";
				qcom,remote-pid = <0x01>;
				transport = "smem";

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x02>;
				};

				qcom,modem_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x47>;
				};

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
					qcom,low-latency;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};
			};
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
				qcom,glinkpkt-edge = "adsp";
			};

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
				qcom,glinkpkt-edge = "mpss";
			};
		};

		qcom,gpi-dma@4a00000 {
			#dma-cells = <0x05>;
			compatible = "qcom,gpi-dma";
			interrupts = <0x00 0x14f 0x04 0x00 0x150 0x04 0x00 0x151 0x04 0x00 0x152 0x04 0x00 0x153 0x04 0x00 0x154 0x04 0x00 0x155 0x04 0x00 0x156 0x04 0x00 0x157 0x04 0x00 0x158 0x04>;
			iommus = <0x0c 0xf6 0x00>;
			phandle = <0xaf>;
			qcom,ev-factor = <0x02>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,gpii-mask = <0x1f>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,max-num-gpii = <0x0a>;
			reg = <0x4a00000 0x60000>;
			reg-names = "gpi-top";
			status = "ok";
		};

		qcom,gpubw {
			compatible = "qcom,devbw";
			governor = "bw_vbif";
			operating-points-v2 = <0x162>;
			phandle = <0x163>;
			qcom,src-dst-ports = <0x1a 0x200>;
		};

		qcom,gpucc@5990000 {
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			compatible = "qcom,scuba-gpucc\0syscon";
			phandle = <0x39>;
			qcom,gpu_cc_gx_gfx3d_clk_src-opp-handle = <0x21>;
			reg = <0x5990000 0x9000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x16>;
		};

		qcom,icnss@C800000 {
			compatible = "qcom,icnss";
			interrupts = <0x00 0x166 0x04 0x00 0x167 0x04 0x00 0x168 0x04 0x00 0x169 0x04 0x00 0x16a 0x04 0x00 0x16b 0x04 0x00 0x16c 0x04 0x00 0x16d 0x04 0x00 0x16e 0x04 0x00 0x16f 0x04 0x00 0x170 0x04 0x00 0x171 0x04>;
			iommus = <0x0c 0x1a0 0x01>;
			phandle = <0x1cc>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
			qcom,iommu-faults = "stall-disable\0HUPCF\0non-fatal";
			qcom,psf-supported;
			qcom,vdd-3.3-ch0-config = <0x2b7cd0 0x328980>;
			qcom,vdd-cx-mx-config = <0x9c400 0x9c400>;
			qcom,wlan-msa-fixed-region = <0x55>;
			reg = <0xc800000 0x800000 0xb0000000 0x10000>;
			reg-names = "membase\0smmu_iova_ipa";
			vdd-1.3-rfa-supply = <0x52>;
			vdd-1.8-xo-supply = <0x54>;
			vdd-3.3-ch0-supply = <0x53>;
			vdd-cx-mx-supply = <0x56>;

			qcom,smp2p_map_wlan_1_in {
				interrupt-names = "qcom,smp2p-force-fatal-error\0qcom,smp2p-early-crash-ind";
				interrupts-extended = <0x57 0x00 0x00 0x57 0x01 0x00>;
			};
		};

		qcom,ion {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			compatible = "qcom,msm-ion";

			qcom,ion-heap@10 {
				memory-region = <0xa4>;
				qcom,ion-heap-type = "HYP_CMA";
				reg = <0x0a>;
			};

			qcom,ion-heap@19 {
				memory-region = <0xa5>;
				qcom,ion-heap-type = "DMA";
				reg = <0x13>;
			};

			qcom,ion-heap@25 {
				phandle = <0x256>;
				qcom,ion-heap-type = "SYSTEM";
				reg = <0x19>;
			};

			qcom,ion-heap@27 {
				memory-region = <0x0b>;
				qcom,ion-heap-type = "DMA";
				reg = <0x1b>;
			};

			qcom,ion-heap@9 {
				phandle = <0x257>;
				qcom,ion-heap-type = "SYSTEM_SECURE";
				reg = <0x09>;
			};
		};

		qcom,ipa@0x5800000 {
			clock-names = "core_clk";
			clocks = <0x0a 0x0a>;
			compatible = "qcom,ipa";
			interrupt-names = "ipa-irq\0gsi-irq";
			interrupts = <0x00 0x101 0x00 0x00 0x103 0x00>;
			phandle = <0x1cd>;
			qcom,arm-smmu;
			qcom,bus-vector-names = "MIN\0SVS2\0SVS\0NOMINAL\0TURBO";
			qcom,ee = <0x00>;
			qcom,ipa-endp-delay-wa;
			qcom,ipa-fltrt-not-hashable;
			qcom,ipa-hw-mode = <0x00>;
			qcom,ipa-hw-ver = <0x10>;
			qcom,ipa-wdi2;
			qcom,ipa-wdi2_over_gsi;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,msm-bus,name = "ipa";
			qcom,msm-bus,num-cases = <0x05>;
			qcom,msm-bus,num-paths = <0x03>;
			qcom,msm-bus,vectors-KBps = <0x5a 0x200 0x00 0x00 0x5a 0x249 0x00 0x00 0x01 0x2a4 0x00 0x00 0x5a 0x200 0x13880 0x71868 0x5a 0x249 0x13880 0x10bda 0x01 0x2a4 0x13880 0x1e 0x5a 0x200 0x13880 0x1e8480 0x5a 0x249 0x13880 0x414c5 0x01 0x2a4 0x13880 0x1ad42 0x5a 0x200 0x324b0 0x3d0900 0x5a 0x249 0x324b0 0xae101 0x01 0x2a4 0x324b0 0x78000 0x5a 0x200 0x324b0 0x556eb4 0x5a 0x249 0x324b0 0x15eb41 0x01 0x2a4 0x324b0 0x78000>;
			qcom,platform-type = <0x01>;
			qcom,scaling-exceptions;
			qcom,skip-ieob-mask-wa;
			qcom,smmu-fast-map;
			qcom,throughput-threshold = <0x136 0x258 0x3e8>;
			qcom,use-64-bit-dma-mask;
			qcom,use-gsi-ipa-fw = "scuba_ipa_fws";
			qcom,use-ipa-pm;
			qcom,use-ipa-tethering-bridge;
			reg = <0x5800000 0x34000 0x5804000 0x28000>;
			reg-names = "ipa-base\0gsi-base";
			status = "disabled";

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupt-names = "ipa-smp2p-in";
				interrupts-extended = <0x5a 0x00 0x00>;
			};

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-state-names = "ipa-smp2p-out";
				qcom,smem-states = <0x59 0x00>;
			};
		};

		qcom,ipa_fws {
			compatible = "qcom,pil-tz-generic";
			memory-region = <0x58>;
			qcom,firmware-name = "scuba_ipa_fws";
			qcom,pas-id = <0x0f>;
			qcom,pil-force-shutdown;
		};

		qcom,kgsl-3d0@5900000 {
			#cooling-cells = <0x02>;
			clock-names = "core_clk\0rbbmtimer_clk\0mem_clk\0iface_clk\0mem_iface_clk\0gmu_clk\0smmu_vote\0bimc_gpu_clk";
			clocks = <0x39 0x0a 0x39 0x07 0x0d 0x13 0x39 0x01 0x0d 0x57 0x39 0x04 0x39 0x0d 0x0a 0x52>;
			compatible = "qcom,kgsl-3d0\0qcom,kgsl-3d";
			interrupt-names = "kgsl_3d0_irq";
			interrupts = <0x00 0xb1 0x04>;
			label = "kgsl-3d0";
			nvmem-cell-names = "speed_bin";
			nvmem-cells = <0x165>;
			phandle = <0x21>;
			qcom,bus-control;
			qcom,ca-busy-penalty = <0x2ee0>;
			qcom,ca-target-pwrlevel = <0x05>;
			qcom,chipid = <0x7000200>;
			qcom,enable-ca-jump;
			qcom,gpu-qdss-stm = <0xe1c0000 0x40000>;
			qcom,gpubw-dev = <0x163>;
			qcom,highest-bank-bit = <0x0e>;
			qcom,id = <0x00>;
			qcom,idle-timeout = <0x50>;
			qcom,initial-pwrlevel = <0x06>;
			qcom,min-access-length = <0x40>;
			qcom,msm-bus,name = "grp3d";
			qcom,msm-bus,num-cases = <0x0c>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x00 0x00 0x1a 0x200 0x00 0xc3500 0x1a 0x200 0x00 0x186a00 0x1a 0x200 0x00 0x249f00 0x1a 0x200 0x00 0x370dc0 0x1a 0x200 0x00 0x42c5c0 0x1a 0x200 0x00 0x532140 0x1a 0x200 0x00 0x5dc000 0x1a 0x200 0x00 0x7c2540 0x1a 0x200 0x00 0xa52940 0x1a 0x200 0x00 0xbdd1c0 0x1a 0x200 0x00 0xdc3700>;
			qcom,pm-qos-active-latency = <0x1a6>;
			qcom,pm-qos-wakeup-latency = <0x1a6>;
			qcom,snapshot-size = <0x100000>;
			qcom,ubwc-mode = <0x02>;
			reg = <0x5900000 0x90000 0x5961000 0x800>;
			reg-names = "kgsl_3d0_reg_memory\0cx_dbgc";
			regulator-names = "vddcx\0vdd";
			status = "ok";
			vdd-supply = <0x164>;
			vddcx-supply = <0x123>;

			qcom,gpu-cx-ipeak {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-cx-ipeak";

				qcom,gpu-cx-ipeak@0 {
					qcom,gpu-cx-ipeak = <0x166 0x04>;
					qcom,gpu-cx-ipeak-freq = <0x3ca75800>;
				};
			};

			qcom,gpu-mempools {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					qcom,mempool-allocate;
					qcom,mempool-page-size = <0x1000>;
					reg = <0x00>;
				};

				qcom,gpu-mempool@1 {
					qcom,mempool-allocate;
					qcom,mempool-page-size = <0x2000>;
					reg = <0x01>;
				};

				qcom,gpu-mempool@2 {
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
					reg = <0x02>;
				};

				qcom,gpu-mempool@3 {
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
					reg = <0x03>;
				};
			};

			qcom,gpu-mempools-lowmem {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-mempools-lowmem";

				qcom,gpu-mempool@0 {
					qcom,mempool-allocate;
					qcom,mempool-page-size = <0x1000>;
					reg = <0x00>;
				};

				qcom,gpu-mempool@1 {
					qcom,mempool-allocate;
					qcom,mempool-page-size = <0x2000>;
					reg = <0x01>;
				};

				qcom,gpu-mempool@2 {
					qcom,mempool-allocate;
					qcom,mempool-max-pages = <0x100>;
					qcom,mempool-page-size = <0x10000>;
					reg = <0x02>;
				};

				qcom,gpu-mempool@3 {
					qcom,mempool-allocate;
					qcom,mempool-max-pages = <0x20>;
					qcom,mempool-page-size = <0x100000>;
					reg = <0x03>;
				};
			};

			qcom,gpu-pwrlevel-bins {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-pwrlevel-bins";

				qcom,gpu-pwrlevels-0 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,ca-target-pwrlevel = <0x05>;
					qcom,gpu-bimc-interface-clk-freq = <0x2dc6c000>;
					qcom,initial-pwrlevel = <0x06>;
					qcom,speed-bin = <0x00>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0x0b>;
						qcom,bus-max = <0x0b>;
						qcom,bus-min = <0x0a>;
						qcom,gpu-freq = <0x42f2ac00>;
						reg = <0x00>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0x0b>;
						qcom,bus-max = <0x0b>;
						qcom,bus-min = <0x0a>;
						qcom,gpu-freq = <0x3ca75800>;
						reg = <0x01>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0x0a>;
						qcom,bus-max = <0x0b>;
						qcom,bus-min = <0x0a>;
						qcom,gpu-freq = <0x36ee8000>;
						reg = <0x02>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x09>;
						qcom,bus-max = <0x0a>;
						qcom,bus-min = <0x08>;
						qcom,gpu-freq = <0x325aa000>;
						reg = <0x03>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq = <0x08>;
						qcom,bus-max = <0x09>;
						qcom,bus-min = <0x08>;
						qcom,gpu-freq = <0x280de800>;
						reg = <0x04>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,bus-freq = <0x07>;
						qcom,bus-max = <0x08>;
						qcom,bus-min = <0x05>;
						qcom,gpu-freq = " \v ";
						reg = <0x05>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,bus-freq = <0x04>;
						qcom,bus-max = <0x05>;
						qcom,bus-min = <0x03>;
						qcom,gpu-freq = <0x152bec00>;
						reg = <0x06>;
					};

					qcom,gpu-pwrlevel@7 {
						qcom,bus-freq = <0x00>;
						qcom,bus-max = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,gpu-freq = <0x00>;
						reg = <0x07>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,ca-target-pwrlevel = <0x05>;
					qcom,gpu-bimc-interface-clk-freq = <0x2dc6c000>;
					qcom,initial-pwrlevel = <0x06>;
					qcom,speed-bin = <0xec>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0x0b>;
						qcom,bus-max = <0x0b>;
						qcom,bus-min = <0x0a>;
						qcom,gpu-freq = <0x42f2ac00>;
						reg = <0x00>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0x0b>;
						qcom,bus-max = <0x0b>;
						qcom,bus-min = <0x0a>;
						qcom,gpu-freq = <0x3ca75800>;
						reg = <0x01>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0x0a>;
						qcom,bus-max = <0x0b>;
						qcom,bus-min = <0x0a>;
						qcom,gpu-freq = <0x36ee8000>;
						reg = <0x02>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x09>;
						qcom,bus-max = <0x0a>;
						qcom,bus-min = <0x08>;
						qcom,gpu-freq = <0x325aa000>;
						reg = <0x03>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq = <0x08>;
						qcom,bus-max = <0x09>;
						qcom,bus-min = <0x08>;
						qcom,gpu-freq = <0x280de800>;
						reg = <0x04>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,bus-freq = <0x07>;
						qcom,bus-max = <0x08>;
						qcom,bus-min = <0x05>;
						qcom,gpu-freq = " \v ";
						reg = <0x05>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,bus-freq = <0x04>;
						qcom,bus-max = <0x05>;
						qcom,bus-min = <0x03>;
						qcom,gpu-freq = <0x152bec00>;
						reg = <0x06>;
					};

					qcom,gpu-pwrlevel@7 {
						qcom,bus-freq = <0x00>;
						qcom,bus-max = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,gpu-freq = <0x00>;
						reg = <0x07>;
					};
				};

				qcom,gpu-pwrlevels-2 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,ca-target-pwrlevel = <0x02>;
					qcom,initial-pwrlevel = <0x03>;
					qcom,speed-bin = <0xb2>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0x0b>;
						qcom,bus-max = <0x0b>;
						qcom,bus-min = <0x09>;
						qcom,gpu-freq = <0x325aa000>;
						reg = <0x00>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0x08>;
						qcom,bus-max = <0x0a>;
						qcom,bus-min = <0x08>;
						qcom,gpu-freq = <0x280de800>;
						reg = <0x01>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0x07>;
						qcom,bus-max = <0x08>;
						qcom,bus-min = <0x05>;
						qcom,gpu-freq = " \v ";
						reg = <0x02>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x04>;
						qcom,bus-max = <0x05>;
						qcom,bus-min = <0x03>;
						qcom,gpu-freq = <0x152bec00>;
						reg = <0x03>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq = <0x00>;
						qcom,bus-max = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,gpu-freq = <0x00>;
						reg = <0x04>;
					};
				};

				qcom,gpu-pwrlevels-3 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,ca-target-pwrlevel = <0x01>;
					qcom,initial-pwrlevel = <0x02>;
					qcom,speed-bin = <0x8e>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0x0b>;
						qcom,bus-max = <0x0b>;
						qcom,bus-min = <0x08>;
						qcom,gpu-freq = <0x280de800>;
						reg = <0x00>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0x07>;
						qcom,bus-max = <0x09>;
						qcom,bus-min = <0x05>;
						qcom,gpu-freq = " \v ";
						reg = <0x01>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0x04>;
						qcom,bus-max = <0x05>;
						qcom,bus-min = <0x03>;
						qcom,gpu-freq = <0x152bec00>;
						reg = <0x02>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x00>;
						qcom,bus-max = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,gpu-freq = <0x00>;
						reg = <0x03>;
					};
				};
			};
		};

		qcom,kgsl-busmon {
			compatible = "qcom,kgsl-busmon";
			label = "kgsl-busmon";
			operating-points-v2 = <0x161>;
			phandle = <0x335>;
		};

		qcom,kgsl-hyp {
			compatible = "qcom,pil-tz-generic";
			phandle = <0x334>;
			qcom,firmware-name = "a702_zap";
			qcom,mas-crypto = <0x0e>;
			qcom,pas-id = <0x0d>;
		};

		qcom,kgsl-iommu@59a0000 {
			clock-names = "mem_clk\0mem_iface_clk\0smmu_vote";
			clocks = <0x0d 0x13 0x0d 0x57 0x39 0x0d>;
			compatible = "qcom,kgsl-smmu-v2";
			phandle = <0x336>;
			qcom,hyp_secure_alloc;
			qcom,protect = <0xa0000 0x10000>;
			qcom,retention;
			reg = <0x59a0000 0x10000>;

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x124 0x02 0x00>;
				label = "gfx3d_secure";
				phandle = <0x338>;
				qcom,iommu-dma = "disabled";
			};

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x124 0x00 0x01>;
				label = "gfx3d_user";
				phandle = <0x337>;
				qcom,gpu-offset = <0xa8000>;
				qcom,iommu-dma = "disabled";
			};
		};

		qcom,lmh-cpu-vdd@f550800 {
			#cooling-cells = <0x02>;
			compatible = "qcom,lmh-cpu-vdd";
			phandle = <0x33>;
			reg = <0xf550800 0x1000>;
		};

		qcom,lpass@ab00000 {
			clock-names = "xo";
			clocks = <0x0a 0x8d>;
			compatible = "qcom,pil-tz-generic";
			interrupt-names = "qcom,wdog\0qcom,err-fatal\0qcom,proxy-unvote\0qcom,err-ready\0qcom,stop-ack";
			interrupts-extended = <0x09 0x00 0x11a 0x04 0x12 0x00 0x00 0x12 0x02 0x00 0x12 0x01 0x00 0x12 0x03 0x00>;
			memory-region = <0x11>;
			qcom,complete-ramdump;
			qcom,firmware-name = "adsp";
			qcom,mas-crypto = <0x0e>;
			qcom,minidump-as-elf32;
			qcom,minidump-id = <0x05>;
			qcom,pas-id = <0x01>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_lpi_cx\0vdd_lpi_mx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a7>;
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-states = <0x13 0x00>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,sysmon-id = <0x01>;
			qcom,vdd_lpi_cx-uV-uA = <0x180 0x00>;
			qcom,vdd_lpi_mx-uV-uA = <0x180 0x00>;
			reg = <0xab00000 0x100>;
			vdd_lpi_cx-supply = <0x0f>;
			vdd_lpi_mx-supply = <0x10>;
		};

		qcom,lpm-levels {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			compatible = "qcom,lpm-levels";
			qcom,use-psci;

			qcom,pm-cluster@0 {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				label = "l2";
				qcom,psci-mode-mask = <0x0f>;
				qcom,psci-mode-shift = <0x04>;
				reg = <0x00>;

				qcom,pm-cluster-level@0 {
					label = "l2-wfi";
					qcom,entry-latency-us = <0x26>;
					qcom,exit-latency-us = <0x33>;
					qcom,min-residency-us = <0x59>;
					qcom,psci-mode = <0x01>;
					reg = <0x00>;
				};

				qcom,pm-cluster-level@1 {
					label = "l2-rail-pc";
					qcom,entry-latency-us = <0x320>;
					qcom,exit-latency-us = <0x846>;
					qcom,is-reset;
					qcom,min-child-idx = <0x01>;
					qcom,min-residency-us = <0x1cd0>;
					qcom,notify-rpm;
					qcom,psci-mode = <0x04>;
					reg = <0x01>;
				};

				qcom,pm-cpu {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,cpu = <0x05 0x06 0x07 0x08>;
					qcom,psci-mode-mask = <0x0f>;
					qcom,psci-mode-shift = <0x00>;

					qcom,pm-cpu-level@0 {
						label = "wfi";
						qcom,entry-latency-us = <0x31>;
						qcom,exit-latency-us = <0x2a>;
						qcom,min-residency-us = <0x5b>;
						qcom,psci-cpu-mode = <0x01>;
						reg = <0x00>;
					};

					qcom,pm-cpu-level@1 {
						label = "pc";
						qcom,entry-latency-us = <0x122>;
						qcom,exit-latency-us = <0x178>;
						qcom,is-reset;
						qcom,min-residency-us = <0x49e>;
						qcom,psci-cpu-mode = <0x03>;
						qcom,use-broadcast-timer;
						reg = <0x01>;
					};
				};
			};
		};

		qcom,mdss_dsi0_ctrl {
			cell-index = <0x00>;
			clock-names = "byte_clk\0byte_clk_rcg\0byte_intf_clk\0pixel_clk\0pixel_clk_rcg\0esc_clk";
			clocks = <0x38 0x03 0x38 0x04 0x38 0x06 0x38 0x0d 0x38 0x0e 0x38 0x07>;
			compatible = "qcom,dsi-ctrl-hw-v2.4";
			interrupt-parent = <0x169>;
			interrupts = <0x04 0x00>;
			label = "dsi-ctrl-0";
			phandle = <0x33c>;
			reg = <0x5e94000 0x400 0x5f08000 0x04>;
			reg-names = "dsi_ctrl\0disp_cc_base";
			vdda-1p2-supply = <0x16a>;

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					qcom,supply-disable-load = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-name = "refgen";
					reg = <0x00>;
				};
			};

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x00>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-max-voltage = <0x140500>;
					qcom,supply-min-voltage = <0x12cc80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x00>;
				};
			};
		};

		qcom,mdss_dsi0_pll {
			#clock-cells = <0x01>;
			cell-index = <0x00>;
			clock-names = "iface_clk";
			clock-rate = <0x00>;
			clocks = <0x38 0x01>;
			compatible = "qcom,mdss_dsi_pll_14nm";
			gdsc-supply = <0xa6>;
			label = "MDSS DSI 0 PLL";
			memory-region = <0x16b>;
			phandle = <0x33e>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			reg = <0x5e94400 0x588 0x5f03000 0x08 0x5e94200 0x100>;
			reg-names = "pll_base\0gdsc_base\0dynamic_pll_base";

			qcom,platform-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,platform-supply-entry@0 {
					qcom,supply-disable-load = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-name = "gdsc";
					reg = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_phy0 {
			cell-index = <0x00>;
			compatible = "qcom,dsi-phy-v2.0";
			label = "dsi-phy-0";
			phandle = <0x33d>;
			qcom,panel-allow-phy-poweroff;
			qcom,platform-lane-config = <0x100f 0x100f 0x100f 0x100f 0x108f>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-strength-ctrl = [ff 06 ff 06 ff 06 ff 06 ff 00];
			reg = <0x5e94400 0x588 0x5e01400 0x100 0x5e94200 0x100>;
			reg-names = "dsi_phy\0phy_clamp_base\0dyn_refresh_base";
			vdda-0p9-supply = <0x35>;

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-max-voltage = <0x1a0>;
					qcom,supply-min-voltage = <0x100>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-off-min-voltage = <0x10>;
					reg = <0x00>;
				};
			};
		};

		qcom,mdss_mdp {
			#interrupt-cells = <0x01>;
			#power-domain-cells = <0x00>;
			clock-max-rate = <0x00 0x00 0x00 0x00 0x00 0x16e36000 0x124f800 0x16e36000>;
			clock-names = "gcc_iface\0gcc_bus\0throttle_clk\0div_clk\0iface_clk\0core_clk\0vsync_clk\0lut_clk";
			clock-rate = <0x00 0x00 0x00 0x00 0x00 0xf424000 0x124f800 0xb71b000>;
			clocks = <0x0d 0x47 0x0d 0x4a 0x0d 0x4b 0x0d 0x49 0x38 0x01 0x38 0x09 0x38 0x0f 0x38 0x0b>;
			compatible = "qcom,sde-kms";
			interrupt-controller;
			interrupts = <0x00 0xba 0x04>;
			phandle = <0x169>;
			qcom,sde-axi-bus-width = <0x10>;
			qcom,sde-cdp-setting = <0x01 0x00>;
			qcom,sde-ctl-display-pref = "primary";
			qcom,sde-ctl-off = <0x2000>;
			qcom,sde-ctl-size = <0x1dc>;
			qcom,sde-danger-lut = <0xff 0x00 0x00 0x00 0x00>;
			qcom,sde-dither-off = <0x30e0>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-dither-version = <0x10000>;
			qcom,sde-dram-channels = <0x02>;
			qcom,sde-dspp-off = <0x55000>;
			qcom,sde-dspp-size = <0xfe4>;
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-has-cdp;
			qcom,sde-has-dim-layer;
			qcom,sde-has-idle-pc;
			qcom,sde-intf-off = <0x00 0x6b800>;
			qcom,sde-intf-size = <0x2b8>;
			qcom,sde-intf-type = "none\0dsi";
			qcom,sde-len = <0x494>;
			qcom,sde-max-bw-high-kbps = <0x2932e0>;
			qcom,sde-max-bw-low-kbps = <0x2932e0>;
			qcom,sde-max-per-pipe-bw-high-kbps = <0x2932e0 0x2932e0>;
			qcom,sde-max-per-pipe-bw-kbps = <0x2932e0 0x2932e0>;
			qcom,sde-min-core-ib-kbps = <0x13d620>;
			qcom,sde-min-dram-ib-kbps = <0x186a00>;
			qcom,sde-min-llcc-ib-kbps = <0x00>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-mixer-blendstages = <0x04>;
			qcom,sde-mixer-display-pref = "primary";
			qcom,sde-mixer-linewidth = <0x800>;
			qcom,sde-mixer-off = <0x45000>;
			qcom,sde-mixer-pair-mask = <0x00>;
			qcom,sde-mixer-size = <0x320>;
			qcom,sde-mixer-stage-base-layer;
			qcom,sde-num-mnoc-ports = <0x01>;
			qcom,sde-num-nrt-paths = <0x00>;
			qcom,sde-off = <0x1000>;
			qcom,sde-panic-per-pipe;
			qcom,sde-pp-off = <0x71000>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-qos-cpu-dma-latency = <0x12c>;
			qcom,sde-qos-cpu-mask = <0x03>;
			qcom,sde-qos-lut-linear = <0x00 0x112222 0x22335777>;
			qcom,sde-safe-lut-linear = <0x00 0xfff0>;
			qcom,sde-secure-sid-mask = <0x421>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x00 0x2ac 0x08>;
			qcom,sde-sspp-excl-rect = <0x01 0x01>;
			qcom,sde-sspp-off = <0x5000 0x25000>;
			qcom,sde-sspp-smart-dma-priority = <0x02 0x01>;
			qcom,sde-sspp-src-size = <0x1f8>;
			qcom,sde-sspp-type = "vig\0dma";
			qcom,sde-sspp-xin-id = <0x00 0x01>;
			qcom,sde-vbif-id = <0x00>;
			qcom,sde-vbif-memtype-0 = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-memtype-1 = <0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-off = <0x00>;
			qcom,sde-vbif-qos-rt-remap = <0x03 0x03 0x04 0x04 0x05 0x05 0x06 0x06>;
			qcom,sde-vbif-size = <0x2008>;
			reg = <0x5e00000 0x8f030 0x5eb0000 0x2008 0x5e8f000 0x2c 0xc125ba4 0x20>;
			reg-names = "mdp_phys\0vbif_phys\0sid_phys\0sde_imem_phys";
			sde-vdd-supply = <0xa6>;

			qcom,platform-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,platform-supply-entry@0 {
					qcom,supply-disable-load = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-name = "sde-vdd";
					reg = <0x00>;
				};
			};

			qcom,sde-data-bus {
				qcom,msm-bus,name = "mdss_sde";
				qcom,msm-bus,num-cases = <0x03>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x16 0x200 0x00 0x00 0x16 0x200 0x00 0x493e00 0x16 0x200 0x00 0x493e00>;
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-dither = <0x82c 0x10007>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-igc = <0x00 0x30001>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
			};

			qcom,sde-limits {

				qcom,sde-bw-limits {
					qcom,sde-limit-cases = "per_vig_pipe\0per_dma_pipe\0total_max_bw\0camera_concurrency";
					qcom,sde-limit-ids = <0x01 0x02 0x04 0x08>;
					qcom,sde-limit-name = "sde_bwlimit_usecases";
					qcom,sde-limit-values = <0x01 0x2932e0 0x09 0x2932e0 0x02 0x2932e0 0x0a 0x2932e0 0x04 0x2932e0 0x0c 0x2932e0>;
				};

				qcom,sde-linewidth-limits {
					qcom,sde-limit-cases = "vig\0dma";
					qcom,sde-limit-ids = <0x01 0x02>;
					qcom,sde-limit-name = "sspp_linewidth_usecases";
					qcom,sde-limit-values = <0x01 0x870 0x02 0x870>;
				};
			};

			qcom,sde-reg-bus {
				qcom,msm-bus,name = "mdss_reg";
				qcom,msm-bus,num-cases = <0x04>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x01 0x24e 0x00 0x00 0x01 0x24e 0x00 0x12c00 0x01 0x24e 0x00 0x249f0 0x01 0x24e 0x00 0x493e0>;
			};

			qcom,smmu_sde_sec_cb {
				compatible = "qcom,smmu_sde_sec";
				iommus = <0x0c 0x421 0x00>;
				phandle = <0x33b>;
				qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0x0a>;
			};

			qcom,smmu_sde_unsec_cb {
				compatible = "qcom,smmu_sde_unsec";
				iommus = <0x0c 0x420 0x02>;
				phandle = <0x33a>;
				qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
				qcom,iommu-earlymap;
				qcom,iommu-faults = "non-fatal";
			};
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				qcom,allocate-boot-time;
				qcom,client-id = <0x00>;
				qcom,peripheral-size = <0x00>;
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				qcom,client-id = <0x02>;
				qcom,peripheral-size = <0x00>;
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				phandle = <0x197>;
				qcom,allocate-on-request;
				qcom,client-id = <0x01>;
				qcom,peripheral-size = <0x500000>;
			};
		};

		qcom,mpm2-sleep-counter@4403000 {
			clock-frequency = <0x8000>;
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0x4403000 0x1000>;
		};

		qcom,msm-adsp-loader {
			compatible = "qcom,adsp-loader";
			phandle = <0x304>;
			qcom,adsp-state = <0x00>;
			status = "ok";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0x43>;
			restrict-access;
		};

		qcom,msm-audio-apr {
			compatible = "qcom,msm-audio-apr";
			phandle = <0x286>;
			qcom,subsys-name = "apr_adsp";

			qcom,msm-audio-ion {
				compatible = "qcom,msm-audio-ion";
				iommus = <0x0c 0x1c1 0x00>;
				phandle = <0x287>;
				qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
				qcom,smmu-enabled;
				qcom,smmu-sid-mask = <0x00 0x0f>;
				qcom,smmu-version = <0x02>;
			};

			qcom,q6core-audio {
				compatible = "qcom,q6core-audio";
				phandle = <0x288>;

				bolero-cdc {
					clock-names = "lpass_audio_hw_vote";
					clocks = <0xc8 0x00>;
					compatible = "qcom,bolero-codec";
					phandle = <0x2fb>;

					bolero-clk-rsc-mngr {
						compatible = "qcom,bolero-clk-rsc-mngr";
					};

					rx-macro@0a600000 {
						phandle = <0x2fe>;

						rx_swr_master {
							phandle = <0x2ff>;
						};
					};

					va-macro@0a730000 {
						phandle = <0x2fc>;

						va_swr_master {
							phandle = <0x2fd>;
						};
					};
				};

				cdc_dmic01_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x2f6>;
					pinctrl-0 = <0xc9 0xca>;
					pinctrl-1 = <0xcb 0xcc>;
					pinctrl-names = "aud_active\0aud_sleep";
					qcom,lpi-gpios;
				};

				cdc_dmic23_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x2f7>;
					pinctrl-0 = <0xcd 0xce>;
					pinctrl-1 = <0xcf 0xd0>;
					pinctrl-names = "aud_active\0aud_sleep";
					qcom,lpi-gpios;
				};

				lpi_pinctrl@0a7c0000 {
					#gpio-cells = <0x02>;
					clock-names = "lpass_audio_hw_vote";
					clocks = <0xc8 0x00>;
					compatible = "qcom,lpi-pinctrl";
					gpio-controller;
					phandle = <0x289>;
					qcom,lpi-offset-tbl = <0x00 0x1000 0x2000 0x3000 0x4000 0x5000 0x6000 0x7000 0x8000 0x9000 0xa000 0xb000 0xc000 0xd000 0xe000 0xf000 0x10000 0x11000 0x12000>;
					qcom,lpi-slew-offset-tbl = <0x00 0x02 0x04 0x08 0x0a 0x0c 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x14>;
					qcom,num-gpios = <0x13>;
					qcom,slew-reg = <0xa95a000 0x00>;
					reg = <0xa7c0000 0x00>;

					dmic01_clk_active {
						phandle = <0xc9>;

						config {
							drive-strength = <0x08>;
							output-high;
							pins = "gpio6";
						};

						mux {
							function = "func1";
							pins = "gpio6";
						};
					};

					dmic01_clk_sleep {
						phandle = <0xcb>;

						config {
							bias-disable;
							drive-strength = <0x02>;
							output-low;
							pins = "gpio6";
						};

						mux {
							function = "func1";
							pins = "gpio6";
						};
					};

					dmic01_data_active {
						phandle = <0xca>;

						config {
							drive-strength = <0x08>;
							input-enable;
							pins = "gpio7";
						};

						mux {
							function = "func1";
							pins = "gpio7";
						};
					};

					dmic01_data_sleep {
						phandle = <0xcc>;

						config {
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio7";
							pull-down;
						};

						mux {
							function = "func1";
							pins = "gpio7";
						};
					};

					dmic23_clk_active {
						phandle = <0xcd>;

						config {
							drive-strength = <0x08>;
							output-high;
							pins = "gpio8";
						};

						mux {
							function = "func1";
							pins = "gpio8";
						};
					};

					dmic23_clk_sleep {
						phandle = <0xcf>;

						config {
							bias-disable;
							drive-strength = <0x02>;
							output-low;
							pins = "gpio8";
						};

						mux {
							function = "func1";
							pins = "gpio8";
						};
					};

					dmic23_data_active {
						phandle = <0xce>;

						config {
							drive-strength = <0x08>;
							input-enable;
							pins = "gpio9";
						};

						mux {
							function = "func1";
							pins = "gpio9";
						};
					};

					dmic23_data_sleep {
						phandle = <0xd0>;

						config {
							drive-strength = <0x02>;
							input-enable;
							pins = "gpio9";
							pull-down;
						};

						mux {
							function = "func1";
							pins = "gpio9";
						};
					};

					lpi_aux1_sck {

						lpi_aux1_sck_active {
							phandle = <0x2df>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio6";
							};

							mux {
								function = "func2";
								pins = "gpio6";
							};
						};

						lpi_aux1_sck_sleep {
							phandle = <0x2de>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio6";
							};

							mux {
								function = "func2";
								pins = "gpio6";
							};
						};
					};

					lpi_aux1_sd0 {

						lpi_aux1_sd0_active {
							phandle = <0x2e3>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio8";
							};

							mux {
								function = "func2";
								pins = "gpio8";
							};
						};

						lpi_aux1_sd0_sleep {
							phandle = <0x2e2>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio8";
							};

							mux {
								function = "func2";
								pins = "gpio8";
							};
						};
					};

					lpi_aux1_sd1 {

						lpi_aux1_sd1_active {
							phandle = <0x2e5>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio9";
							};

							mux {
								function = "func2";
								pins = "gpio9";
							};
						};

						lpi_aux1_sd1_sleep {
							phandle = <0x2e4>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio9";
							};

							mux {
								function = "func2";
								pins = "gpio9";
							};
						};
					};

					lpi_aux1_ws {

						lpi_aux1_ws_active {
							phandle = <0x2e1>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio7";
							};

							mux {
								function = "func2";
								pins = "gpio7";
							};
						};

						lpi_aux1_ws_sleep {
							phandle = <0x2e0>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio7";
							};

							mux {
								function = "func2";
								pins = "gpio7";
							};
						};
					};

					lpi_aux2_sck {

						lpi_aux2_sck_active {
							phandle = <0x2e7>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio10";
							};

							mux {
								function = "func1";
								pins = "gpio10";
							};
						};

						lpi_aux2_sck_sleep {
							phandle = <0x2e6>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio10";
							};

							mux {
								function = "func1";
								pins = "gpio10";
							};
						};
					};

					lpi_aux2_sd0 {

						lpi_aux2_sd0_active {
							phandle = <0x2eb>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio12";
							};

							mux {
								function = "func2";
								pins = "gpio12";
							};
						};

						lpi_aux2_sd0_sleep {
							phandle = <0x2ea>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio12";
							};

							mux {
								function = "func2";
								pins = "gpio12";
							};
						};
					};

					lpi_aux2_sd1 {

						lpi_aux2_sd1_active {
							phandle = <0x2ed>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio13";
							};

							mux {
								function = "func2";
								pins = "gpio13";
							};
						};

						lpi_aux2_sd1_sleep {
							phandle = <0x2ec>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio13";
							};

							mux {
								function = "func2";
								pins = "gpio13";
							};
						};
					};

					lpi_aux2_ws {

						lpi_aux2_ws_active {
							phandle = <0x2e9>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio11";
							};

							mux {
								function = "func1";
								pins = "gpio11";
							};
						};

						lpi_aux2_ws_sleep {
							phandle = <0x2e8>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio11";
							};

							mux {
								function = "func1";
								pins = "gpio11";
							};
						};
					};

					lpi_aux3_sck {

						lpi_aux3_sck_active {
							phandle = <0x2ef>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio14";
							};

							mux {
								function = "func1";
								pins = "gpio14";
							};
						};

						lpi_aux3_sck_sleep {
							phandle = <0x2ee>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio14";
							};

							mux {
								function = "func1";
								pins = "gpio14";
							};
						};
					};

					lpi_aux3_sd0 {

						lpi_aux3_sd0_active {
							phandle = <0x2f3>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio16";
							};

							mux {
								function = "func1";
								pins = "gpio16";
							};
						};

						lpi_aux3_sd0_sleep {
							phandle = <0x2f2>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio16";
							};

							mux {
								function = "func1";
								pins = "gpio16";
							};
						};
					};

					lpi_aux3_sd1 {

						lpi_aux3_sd1_active {
							phandle = <0x2f5>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio17";
							};

							mux {
								function = "func1";
								pins = "gpio17";
							};
						};

						lpi_aux3_sd1_sleep {
							phandle = <0x2f4>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio17";
							};

							mux {
								function = "func1";
								pins = "gpio17";
							};
						};
					};

					lpi_aux3_ws {

						lpi_aux3_ws_active {
							phandle = <0x2f1>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio15";
							};

							mux {
								function = "func1";
								pins = "gpio15";
							};
						};

						lpi_aux3_ws_sleep {
							phandle = <0x2f0>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio15";
							};

							mux {
								function = "func1";
								pins = "gpio15";
							};
						};
					};

					lpi_i2s1_sck {

						lpi_i2s1_sck_active {
							phandle = <0x297>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio6";
							};

							mux {
								function = "func2";
								pins = "gpio6";
							};
						};

						lpi_i2s1_sck_sleep {
							phandle = <0x296>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio6";
							};

							mux {
								function = "func2";
								pins = "gpio6";
							};
						};
					};

					lpi_i2s1_sd0 {

						lpi_i2s1_sd0_active {
							phandle = <0x29b>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio8";
							};

							mux {
								function = "func2";
								pins = "gpio8";
							};
						};

						lpi_i2s1_sd0_sleep {
							phandle = <0x29a>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio8";
							};

							mux {
								function = "func2";
								pins = "gpio8";
							};
						};
					};

					lpi_i2s1_sd1 {

						lpi_i2s1_sd1_active {
							phandle = <0x29d>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio9";
							};

							mux {
								function = "func2";
								pins = "gpio9";
							};
						};

						lpi_i2s1_sd1_sleep {
							phandle = <0x29c>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio9";
							};

							mux {
								function = "func2";
								pins = "gpio9";
							};
						};
					};

					lpi_i2s1_ws {

						lpi_i2s1_ws_active {
							phandle = <0x299>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio7";
							};

							mux {
								function = "func2";
								pins = "gpio7";
							};
						};

						lpi_i2s1_ws_sleep {
							phandle = <0x298>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio7";
							};

							mux {
								function = "func2";
								pins = "gpio7";
							};
						};
					};

					lpi_i2s2_sck {

						lpi_i2s2_sck_active {
							phandle = <0x29f>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio10";
							};

							mux {
								function = "func1";
								pins = "gpio10";
							};
						};

						lpi_i2s2_sck_sleep {
							phandle = <0x29e>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio10";
							};

							mux {
								function = "func1";
								pins = "gpio10";
							};
						};
					};

					lpi_i2s2_sd0 {

						lpi_i2s2_sd0_active {
							phandle = <0x2a3>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio12";
							};

							mux {
								function = "func2";
								pins = "gpio12";
							};
						};

						lpi_i2s2_sd0_sleep {
							phandle = <0x2a2>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio12";
							};

							mux {
								function = "func2";
								pins = "gpio12";
							};
						};
					};

					lpi_i2s2_sd1 {

						lpi_i2s2_sd1_active {
							phandle = <0x2a5>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio13";
							};

							mux {
								function = "func2";
								pins = "gpio13";
							};
						};

						lpi_i2s2_sd1_sleep {
							phandle = <0x2a4>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio13";
							};

							mux {
								function = "func2";
								pins = "gpio13";
							};
						};
					};

					lpi_i2s2_ws {

						lpi_i2s2_ws_active {
							phandle = <0x2a1>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio11";
							};

							mux {
								function = "func1";
								pins = "gpio11";
							};
						};

						lpi_i2s2_ws_sleep {
							phandle = <0x2a0>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio11";
							};

							mux {
								function = "func1";
								pins = "gpio11";
							};
						};
					};

					lpi_i2s3_sck {

						lpi_i2s3_sck_active {
							phandle = <0x2a7>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio14";
							};

							mux {
								function = "func1";
								pins = "gpio14";
							};
						};

						lpi_i2s3_sck_sleep {
							phandle = <0x2a6>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio14";
							};

							mux {
								function = "func1";
								pins = "gpio14";
							};
						};
					};

					lpi_i2s3_sd0 {

						lpi_i2s3_sd0_active {
							phandle = <0x2ab>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio16";
							};

							mux {
								function = "func1";
								pins = "gpio16";
							};
						};

						lpi_i2s3_sd0_sleep {
							phandle = <0x2aa>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio16";
							};

							mux {
								function = "func1";
								pins = "gpio16";
							};
						};
					};

					lpi_i2s3_sd1 {

						lpi_i2s3_sd1_active {
							phandle = <0x2ad>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio17";
							};

							mux {
								function = "func1";
								pins = "gpio17";
							};
						};

						lpi_i2s3_sd1_sleep {
							phandle = <0x2ac>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio17";
							};

							mux {
								function = "func1";
								pins = "gpio17";
							};
						};
					};

					lpi_i2s3_ws {

						lpi_i2s3_ws_active {
							phandle = <0x2a9>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio15";
							};

							mux {
								function = "func1";
								pins = "gpio15";
							};
						};

						lpi_i2s3_ws_sleep {
							phandle = <0x2a8>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio15";
							};

							mux {
								function = "func1";
								pins = "gpio15";
							};
						};
					};

					lpi_tdm1_sck {

						lpi_tdm1_sck_active {
							phandle = <0x2bb>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio6";
							};

							mux {
								function = "func2";
								pins = "gpio6";
							};
						};

						lpi_tdm1_sck_sleep {
							phandle = <0x2ba>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio6";
							};

							mux {
								function = "func2";
								pins = "gpio6";
							};
						};
					};

					lpi_tdm1_sd0 {

						lpi_tdm1_sd0_active {
							phandle = <0x2bf>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio8";
							};

							mux {
								function = "func2";
								pins = "gpio8";
							};
						};

						lpi_tdm1_sd0_sleep {
							phandle = <0x2be>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio8";
							};

							mux {
								function = "func2";
								pins = "gpio8";
							};
						};
					};

					lpi_tdm1_sd1 {

						lpi_tdm1_sd1_active {
							phandle = <0x2c1>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio9";
							};

							mux {
								function = "func2";
								pins = "gpio9";
							};
						};

						lpi_tdm1_sd1_sleep {
							phandle = <0x2c0>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio9";
							};

							mux {
								function = "func2";
								pins = "gpio9";
							};
						};
					};

					lpi_tdm1_ws {

						lpi_tdm1_ws_active {
							phandle = <0x2bd>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio7";
							};

							mux {
								function = "func2";
								pins = "gpio7";
							};
						};

						lpi_tdm1_ws_sleep {
							phandle = <0x2bc>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio7";
							};

							mux {
								function = "func2";
								pins = "gpio7";
							};
						};
					};

					lpi_tdm2_sck {

						lpi_tdm2_sck_active {
							phandle = <0x2c3>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio10";
							};

							mux {
								function = "func1";
								pins = "gpio10";
							};
						};

						lpi_tdm2_sck_sleep {
							phandle = <0x2c2>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio10";
							};

							mux {
								function = "func1";
								pins = "gpio10";
							};
						};
					};

					lpi_tdm2_sd0 {

						lpi_tdm2_sd0_active {
							phandle = <0x2c7>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio12";
							};

							mux {
								function = "func2";
								pins = "gpio12";
							};
						};

						lpi_tdm2_sd0_sleep {
							phandle = <0x2c6>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio12";
							};

							mux {
								function = "func2";
								pins = "gpio12";
							};
						};
					};

					lpi_tdm2_sd1 {

						lpi_tdm2_sd1_active {
							phandle = <0x2c9>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio13";
							};

							mux {
								function = "func2";
								pins = "gpio13";
							};
						};

						lpi_tdm2_sd1_sleep {
							phandle = <0x2c8>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio13";
							};

							mux {
								function = "func2";
								pins = "gpio13";
							};
						};
					};

					lpi_tdm2_ws {

						lpi_tdm2_ws_active {
							phandle = <0x2c5>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio11";
							};

							mux {
								function = "func1";
								pins = "gpio11";
							};
						};

						lpi_tdm2_ws_sleep {
							phandle = <0x2c4>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio11";
							};

							mux {
								function = "func1";
								pins = "gpio11";
							};
						};
					};

					lpi_tdm3_sck {

						lpi_tdm3_sck_active {
							phandle = <0x2cb>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio14";
							};

							mux {
								function = "func1";
								pins = "gpio14";
							};
						};

						lpi_tdm3_sck_sleep {
							phandle = <0x2ca>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio14";
							};

							mux {
								function = "func1";
								pins = "gpio14";
							};
						};
					};

					lpi_tdm3_sd0 {

						lpi_tdm3_sd0_active {
							phandle = <0x2cf>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio16";
							};

							mux {
								function = "func1";
								pins = "gpio16";
							};
						};

						lpi_tdm3_sd0_sleep {
							phandle = <0x2ce>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio16";
							};

							mux {
								function = "func1";
								pins = "gpio16";
							};
						};
					};

					lpi_tdm3_sd1 {

						lpi_tdm3_sd1_active {
							phandle = <0x2d1>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio17";
							};

							mux {
								function = "func1";
								pins = "gpio17";
							};
						};

						lpi_tdm3_sd1_sleep {
							phandle = <0x2d0>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio17";
							};

							mux {
								function = "func1";
								pins = "gpio17";
							};
						};
					};

					lpi_tdm3_ws {

						lpi_tdm3_ws_active {
							phandle = <0x2cd>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio15";
							};

							mux {
								function = "func1";
								pins = "gpio15";
							};
						};

						lpi_tdm3_ws_sleep {
							phandle = <0x2cc>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio15";
							};

							mux {
								function = "func1";
								pins = "gpio15";
							};
						};
					};

					quat_aux_sck {

						quat_aux_sck_active {
							phandle = <0x2d3>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio0";
							};

							mux {
								function = "func2";
								pins = "gpio0";
							};
						};

						quat_aux_sck_sleep {
							phandle = <0x2d2>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio0";
							};

							mux {
								function = "func2";
								pins = "gpio0";
							};
						};
					};

					quat_aux_sd0 {

						quat_aux_sd0_active {
							phandle = <0x2d7>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio2";
							};

							mux {
								function = "func2";
								pins = "gpio2";
							};
						};

						quat_aux_sd0_sleep {
							phandle = <0x2d6>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio2";
							};

							mux {
								function = "func2";
								pins = "gpio2";
							};
						};
					};

					quat_aux_sd1 {

						quat_aux_sd1_active {
							phandle = <0x2d9>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio3";
							};

							mux {
								function = "func2";
								pins = "gpio3";
							};
						};

						quat_aux_sd1_sleep {
							phandle = <0x2d8>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio3";
							};

							mux {
								function = "func2";
								pins = "gpio3";
							};
						};
					};

					quat_aux_sd2 {

						quat_aux_sd2_active {
							phandle = <0x2db>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio4";
							};

							mux {
								function = "func2";
								pins = "gpio4";
							};
						};

						quat_aux_sd2_sleep {
							phandle = <0x2da>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio4";
							};

							mux {
								function = "func2";
								pins = "gpio4";
							};
						};
					};

					quat_aux_sd3 {

						quat_aux_sd3_active {
							phandle = <0x2dd>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio5";
							};

							mux {
								function = "func3";
								pins = "gpio5";
							};
						};

						quat_aux_sd3_sleep {
							phandle = <0x2dc>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio5";
							};

							mux {
								function = "func3";
								pins = "gpio5";
							};
						};
					};

					quat_aux_ws {

						quat_aux_ws_active {
							phandle = <0x2d5>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio1";
							};

							mux {
								function = "func2";
								pins = "gpio1";
							};
						};

						quat_aux_ws_sleep {
							phandle = <0x2d4>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio1";
							};

							mux {
								function = "func2";
								pins = "gpio1";
							};
						};
					};

					quat_mi2s_sck {

						quat_mi2s_sck_active {
							phandle = <0x28b>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio0";
							};

							mux {
								function = "func2";
								pins = "gpio0";
							};
						};

						quat_mi2s_sck_sleep {
							phandle = <0x28a>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio0";
							};

							mux {
								function = "func2";
								pins = "gpio0";
							};
						};
					};

					quat_mi2s_sd0 {

						quat_mi2s_sd0_active {
							phandle = <0x28f>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio2";
							};

							mux {
								function = "func2";
								pins = "gpio2";
							};
						};

						quat_mi2s_sd0_sleep {
							phandle = <0x28e>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio2";
							};

							mux {
								function = "func2";
								pins = "gpio2";
							};
						};
					};

					quat_mi2s_sd1 {

						quat_mi2s_sd1_active {
							phandle = <0x291>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio3";
							};

							mux {
								function = "func2";
								pins = "gpio3";
							};
						};

						quat_mi2s_sd1_sleep {
							phandle = <0x290>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio3";
							};

							mux {
								function = "func2";
								pins = "gpio3";
							};
						};
					};

					quat_mi2s_sd2 {

						quat_mi2s_sd2_active {
							phandle = <0x293>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio4";
							};

							mux {
								function = "func2";
								pins = "gpio4";
							};
						};

						quat_mi2s_sd2_sleep {
							phandle = <0x292>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio4";
							};

							mux {
								function = "func2";
								pins = "gpio4";
							};
						};
					};

					quat_mi2s_sd3 {

						quat_mi2s_sd3_active {
							phandle = <0x295>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio5";
							};

							mux {
								function = "func3";
								pins = "gpio5";
							};
						};

						quat_mi2s_sd3_sleep {
							phandle = <0x294>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio5";
							};

							mux {
								function = "func3";
								pins = "gpio5";
							};
						};
					};

					quat_mi2s_ws {

						quat_mi2s_ws_active {
							phandle = <0x28d>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio1";
							};

							mux {
								function = "func2";
								pins = "gpio1";
							};
						};

						quat_mi2s_ws_sleep {
							phandle = <0x28c>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio1";
							};

							mux {
								function = "func2";
								pins = "gpio1";
							};
						};
					};

					quat_tdm_sck {

						quat_tdm_sck_active {
							phandle = <0x2af>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio0";
							};

							mux {
								function = "func2";
								pins = "gpio0";
							};
						};

						quat_tdm_sck_sleep {
							phandle = <0x2ae>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio0";
							};

							mux {
								function = "func2";
								pins = "gpio0";
							};
						};
					};

					quat_tdm_sd0 {

						quat_tdm_sd0_active {
							phandle = <0x2b3>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio2";
							};

							mux {
								function = "func2";
								pins = "gpio2";
							};
						};

						quat_tdm_sd0_sleep {
							phandle = <0x2b2>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio2";
							};

							mux {
								function = "func2";
								pins = "gpio2";
							};
						};
					};

					quat_tdm_sd1 {

						quat_tdm_sd1_active {
							phandle = <0x2b5>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio3";
							};

							mux {
								function = "func2";
								pins = "gpio3";
							};
						};

						quat_tdm_sd1_sleep {
							phandle = <0x2b4>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio3";
							};

							mux {
								function = "func2";
								pins = "gpio3";
							};
						};
					};

					quat_tdm_sd2 {

						quat_tdm_sd2_active {
							phandle = <0x2b7>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio4";
							};

							mux {
								function = "func2";
								pins = "gpio4";
							};
						};

						quat_tdm_sd2_sleep {
							phandle = <0x2b6>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio4";
							};

							mux {
								function = "func2";
								pins = "gpio4";
							};
						};
					};

					quat_tdm_sd3 {

						quat_tdm_sd3_active {
							phandle = <0x2b9>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio5";
							};

							mux {
								function = "func3";
								pins = "gpio5";
							};
						};

						quat_tdm_sd3_sleep {
							phandle = <0x2b8>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio5";
							};

							mux {
								function = "func3";
								pins = "gpio5";
							};
						};
					};

					quat_tdm_ws {

						quat_tdm_ws_active {
							phandle = <0x2b1>;

							config {
								bias-disable;
								drive-strength = <0x08>;
								output-high;
								pins = "gpio1";
							};

							mux {
								function = "func2";
								pins = "gpio1";
							};
						};

						quat_tdm_ws_sleep {
							phandle = <0x2b0>;

							config {
								bias-pull-down;
								drive-strength = <0x02>;
								input-enable;
								pins = "gpio1";
							};

							mux {
								function = "func2";
								pins = "gpio1";
							};
						};
					};

					rx_swr_clk_active {
						phandle = <0xd1>;

						config {
							bias-disable;
							drive-strength = <0x0a>;
							pins = "gpio3";
							slew-rate = <0x03>;
						};

						mux {
							function = "func1";
							pins = "gpio3";
						};
					};

					rx_swr_clk_sleep {
						phandle = <0xd4>;

						config {
							bias-pull-down;
							drive-strength = <0x0a>;
							input-enable;
							pins = "gpio3";
						};

						mux {
							function = "func1";
							pins = "gpio3";
						};
					};

					rx_swr_data1_active {
						phandle = <0xd3>;

						config {
							bias-bus-hold;
							drive-strength = <0x0a>;
							pins = "gpio5";
							slew-rate = <0x03>;
						};

						mux {
							function = "func1";
							pins = "gpio5";
						};
					};

					rx_swr_data1_sleep {
						phandle = <0xd6>;

						config {
							bias-pull-down;
							drive-strength = <0x0a>;
							input-enable;
							pins = "gpio5";
						};

						mux {
							function = "func1";
							pins = "gpio5";
						};
					};

					rx_swr_data_active {
						phandle = <0xd2>;

						config {
							bias-bus-hold;
							drive-strength = <0x0a>;
							pins = "gpio4";
							slew-rate = <0x03>;
						};

						mux {
							function = "func1";
							pins = "gpio4";
						};
					};

					rx_swr_data_sleep {
						phandle = <0xd5>;

						config {
							bias-pull-down;
							drive-strength = <0x0a>;
							input-enable;
							pins = "gpio4";
						};

						mux {
							function = "func1";
							pins = "gpio4";
						};
					};

					tx_swr_clk_active {
						phandle = <0xd7>;

						config {
							bias-disable;
							drive-strength = <0x0a>;
							pins = "gpio0";
							slew-rate = <0x03>;
						};

						mux {
							function = "func1";
							pins = "gpio0";
						};
					};

					tx_swr_clk_sleep {
						phandle = <0xda>;

						config {
							drive-strength = <0x0a>;
							pins = "gpio0";
						};

						mux {
							bias-pull-down;
							function = "func1";
							input-enable;
							pins = "gpio0";
						};
					};

					tx_swr_data1_active {
						phandle = <0xd8>;

						config {
							bias-bus-hold;
							drive-strength = <0x0a>;
							pins = "gpio1";
							slew-rate = <0x03>;
						};

						mux {
							function = "func1";
							pins = "gpio1";
						};
					};

					tx_swr_data1_sleep {
						phandle = <0xdb>;

						config {
							bias-bus-hold;
							drive-strength = <0x0a>;
							input-enable;
							pins = "gpio1";
						};

						mux {
							function = "func1";
							pins = "gpio1";
						};
					};

					tx_swr_data2_active {
						phandle = <0xd9>;

						config {
							bias-bus-hold;
							drive-strength = <0x0a>;
							pins = "gpio2";
							slew-rate = <0x03>;
						};

						mux {
							function = "func1";
							pins = "gpio2";
						};
					};

					tx_swr_data2_sleep {
						phandle = <0xdc>;

						config {
							bias-pull-down;
							drive-strength = <0x0a>;
							input-enable;
							pins = "gpio2";
						};

						mux {
							function = "func1";
							pins = "gpio2";
						};
					};

					wsa_mclk_active {
						phandle = <0xdd>;

						config {
							bias-disable;
							drive-strength = <0x10>;
							output-high;
							pins = "gpio18";
						};

						mux {
							function = "func1";
							pins = "gpio18";
						};
					};

					wsa_mclk_sleep {
						phandle = <0xde>;

						config {
							bias-pull-down;
							drive-strength = <0x02>;
							pins = "gpio18";
						};

						mux {
							function = "func1";
							pins = "gpio18";
						};
					};
				};

				msm_cdc_pinctrl@18 {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x2fa>;
					pinctrl-0 = <0xdd>;
					pinctrl-1 = <0xde>;
					pinctrl-names = "aud_active\0aud_sleep";
					qcom,lpi-gpios;
				};

				rx_swr_clk_data_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x2f8>;
					pinctrl-0 = <0xd1 0xd2 0xd3>;
					pinctrl-1 = <0xd4 0xd5 0xd6>;
					pinctrl-names = "aud_active\0aud_sleep";
					qcom,lpi-gpios;
				};

				sound {
					asoc-cpu = <0xec 0xed 0xee 0xef 0xf0 0xf1 0xf2 0xf3 0xf4 0xf5 0xf6 0xf7 0xf8 0xf9 0xfa 0xfb 0xfc 0xfd 0xfe 0xff 0x100 0x101 0x102 0x103 0x104 0x105 0x106 0x107 0x108 0x109 0x10a 0x10b 0x10c 0x10d 0x10e 0x10f 0x110 0x111 0x112 0x113 0x114 0x115 0x116 0x117 0x118 0x119 0x11a 0x11b 0x11c>;
					asoc-cpu-names = "msm-dai-q6-mi2s.0\0msm-dai-q6-mi2s.1\0msm-dai-q6-mi2s.2\0msm-dai-q6-mi2s.3\0msm-dai-q6-auxpcm.1\0msm-dai-q6-auxpcm.2\0msm-dai-q6-auxpcm.3\0msm-dai-q6-auxpcm.4\0msm-dai-q6-dev.224\0msm-dai-q6-dev.225\0msm-dai-q6-dev.241\0msm-dai-q6-dev.240\0msm-dai-q6-dev.32771\0msm-dai-q6-dev.32772\0msm-dai-q6-dev.32773\0msm-dai-q6-dev.32770\0msm-dai-q6-dev.8194\0msm-dai-q6-dev.8195\0msm-dai-q6-dev.28672\0msm-dai-q6-dev.28673\0msm-dai-q6-dev.16398\0msm-dai-q6-dev.16399\0msm-dai-q6-dev.16401\0msm-dai-q6-tdm.36864\0msm-dai-q6-tdm.36865\0msm-dai-q6-tdm.36880\0msm-dai-q6-tdm.36881\0msm-dai-q6-tdm.36896\0msm-dai-q6-tdm.36897\0msm-dai-q6-tdm.36912\0msm-dai-q6-tdm.36913\0msm-dai-cdc-dma-dev.45089\0msm-dai-cdc-dma-dev.45091\0msm-dai-cdc-dma-dev.45093\0msm-dai-cdc-dma-dev.45104\0msm-dai-cdc-dma-dev.45105\0msm-dai-cdc-dma-dev.45106\0msm-dai-cdc-dma-dev.45107\0msm-dai-cdc-dma-dev.45108\0msm-dai-cdc-dma-dev.45109\0msm-dai-cdc-dma-dev.45110\0msm-dai-cdc-dma-dev.45111\0msm-dai-cdc-dma-dev.45112\0msm-dai-cdc-dma-dev.45113\0msm-dai-cdc-dma-dev.45114\0msm-dai-cdc-dma-dev.45115\0msm-dai-cdc-dma-dev.45116\0msm-dai-cdc-dma-dev.45118\0msm-dai-q6-dev.24577";
					asoc-platform = <0xdf 0xe0 0xe1 0xe2 0xe3 0xe4 0xe5 0xe6 0xe7 0xe8 0xe9 0xea 0xeb>;
					asoc-platform-names = "msm-pcm-dsp.0\0msm-pcm-dsp.1\0msm-pcm-dsp.2\0msm-voip-dsp\0msm-pcm-voice\0msm-pcm-loopback\0msm-compress-dsp\0msm-pcm-hostless\0msm-pcm-afe\0msm-lsm-client\0msm-pcm-routing\0msm-compr-dsp\0msm-pcm-dsp-noirq";
					compatible = "qcom,bengal-asoc-snd";
					fsa4480-i2c-handle = <0x11d>;
					phandle = <0x300>;
					qcom,afe-rxtx-lb = <0x00>;
					qcom,auxpcm-audio-intf = <0x00>;
					qcom,mi2s-audio-intf = <0x00>;
					qcom,tdm-audio-intf = <0x00>;
					qcom,wcn-btfm = <0x00>;
				};

				va_swr_clk_data_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x2f9>;
					pinctrl-0 = <0xd7 0xd8 0xd9>;
					pinctrl-1 = <0xda 0xdb 0xdc>;
					pinctrl-names = "aud_active\0aud_sleep";
					qcom,chip-wakeup-default-val = <0x01>;
					qcom,chip-wakeup-maskbit = <0x00>;
					qcom,chip-wakeup-reg = <0x3ca064>;
					qcom,lpi-gpios;
				};

				vote_lpass_audio_hw {
					#clock-cells = <0x01>;
					compatible = "qcom,audio-ref-clk";
					phandle = <0xc8>;
					qcom,codec-ext-clk-src = <0x0b>;
				};
			};
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0xea>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0xe5>;
		};

		qcom,msm-dai-cdc-dma {
			compatible = "qcom,msm-dai-cdc-dma";
			phandle = <0x27c>;

			qcom,msm-dai-rx-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x10e>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
			};

			qcom,msm-dai-rx-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x110>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
			};

			qcom,msm-dai-rx-cdc-dma-2-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x112>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
			};

			qcom,msm-dai-rx-cdc-dma-3-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x114>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
			};

			qcom,msm-dai-rx-cdc-dma-4-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x116>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
			};

			qcom,msm-dai-rx-cdc-dma-5-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x118>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
			};

			qcom,msm-dai-rx-cdc-dma-6-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x11a>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
			};

			qcom,msm-dai-rx-cdc-dma-7-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x11b>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
			};

			qcom,msm-dai-tx-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x10f>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
			};

			qcom,msm-dai-tx-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x111>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
			};

			qcom,msm-dai-tx-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x113>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
			};

			qcom,msm-dai-tx-cdc-dma-3-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x115>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
			};

			qcom,msm-dai-tx-cdc-dma-4-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x117>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
			};

			qcom,msm-dai-tx-cdc-dma-5-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x119>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
			};

			qcom,msm-dai-va-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x10b>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
			};

			qcom,msm-dai-va-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x10c>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
			};

			qcom,msm-dai-va-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x10d>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb025>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x27d>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x27e>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x27f>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x280>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
			};

			qcom,msm-dai-wsa-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x281>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
			};
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";
			phandle = <0x279>;

			qcom,msm-dai-q6-mi2s-prim {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0xec>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x00>;
				qcom,msm-mi2s-rx-lines = <0x03>;
				qcom,msm-mi2s-tx-lines = <0x00>;
			};

			qcom,msm-dai-q6-mi2s-quat {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0xef>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x03>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x02>;
			};

			qcom,msm-dai-q6-mi2s-quin {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x27a>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x04>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x02>;
			};

			qcom,msm-dai-q6-mi2s-sec {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0xed>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x01>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x00>;
			};

			qcom,msm-dai-q6-mi2s-senary {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x27b>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x05>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-mi2s-tx-lines = <0x03>;
			};

			qcom,msm-dai-q6-mi2s-tert {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0xee>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x02>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-mi2s-tx-lines = <0x03>;
			};
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0xf6>;
				qcom,msm-dai-q6-dev-id = <0xf1>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0xf7>;
				qcom,msm-dai-q6-dev-id = <0xf0>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0xf4>;
				qcom,msm-dai-q6-dev-id = <0xe0>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0xf5>;
				qcom,msm-dai-q6-dev-id = <0xe1>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x282>;
				qcom,msm-dai-q6-dev-id = <0x3000>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x283>;
				qcom,msm-dai-q6-dev-id = <0x3001>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0xfb>;
				qcom,msm-dai-q6-dev-id = <0x8002>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0xfa>;
				qcom,msm-dai-q6-dev-id = <0x8005>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0xf8>;
				qcom,msm-dai-q6-dev-id = <0x8003>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0xf9>;
				qcom,msm-dai-q6-dev-id = <0x8004>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x284>;
				qcom,msm-dai-q6-dev-id = <0x3004>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x285>;
				qcom,msm-dai-q6-dev-id = <0x3005>;
			};

			qcom,msm-dai-q6-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0xfc>;
				qcom,msm-dai-q6-dev-id = <0x2002>;
			};

			qcom,msm-dai-q6-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0xfd>;
				qcom,msm-dai-q6-dev-id = <0x2003>;
			};

			qcom,msm-dai-q6-sb-7-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x100>;
				qcom,msm-dai-q6-dev-id = <0x400e>;
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x101>;
				qcom,msm-dai-q6-dev-id = <0x400f>;
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x102>;
				qcom,msm-dai-q6-dev-id = <0x4011>;
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0xfe>;
				qcom,msm-dai-q6-dev-id = <0x7000>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0xff>;
				qcom,msm-dai-q6-dev-id = <0x7001>;
			};
		};

		qcom,msm-dai-q6-afe-loopback-tx {
			compatible = "qcom,msm-dai-q6-dev";
			phandle = <0x11c>;
			qcom,msm-dai-q6-dev-id = <0x6001>;
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x275>;
			qcom,msm-dai-q6-dev-id = <0x00>;
		};

		qcom,msm-dai-q6-dp1 {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x276>;
			qcom,msm-dai-q6-dev-id = <0x01>;
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x274>;
			qcom,msm-dai-q6-dev-id = <0x08>;
		};

		qcom,msm-dai-q6-spdif-pri-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x315>;
			qcom,msm-dai-q6-dev-id = <0x5000>;
		};

		qcom,msm-dai-q6-spdif-pri-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x316>;
			qcom,msm-dai-q6-dev-id = <0x5001>;
		};

		qcom,msm-dai-q6-spdif-sec-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x317>;
			qcom,msm-dai-q6-dev-id = <0x5002>;
		};

		qcom,msm-dai-q6-spdif-sec-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x318>;
			qcom,msm-dai-q6-dev-id = <0x5003>;
		};

		qcom,msm-dai-tdm-pri-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x305>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x103>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x306>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x104>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x30b>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x109>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x30c>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x10a>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x30d>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x30e>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x30f>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x310>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x307>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x105>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x308>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x106>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
			};
		};

		qcom,msm-dai-tdm-sen-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x311>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-group-id = <0x9150>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9050>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;

			qcom,msm-dai-q6-tdm-sen-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x312>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9050>;
			};
		};

		qcom,msm-dai-tdm-sen-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x313>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-group-id = <0x9151>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9051>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;

			qcom,msm-dai-q6-tdm-sen-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x314>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9051>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x309>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x107>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x30a>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x108>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
			};
		};

		qcom,msm-eud@1610000 {
			clock-names = "eud_ahb2phy_clk";
			clocks = <0x0d 0x11>;
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupts = <0x00 0xbd 0x04>;
			phandle = <0x199>;
			qcom,eud-clock-vote-req;
			qcom,eud-tcsr-check-enable;
			qcom,secure-eud-en;
			reg = <0x1610000 0x2000 0x1612000 0x1000 0x3e5018 0x04>;
			reg-names = "eud_base\0eud_mode_mgr2\0eud_tcsr_check_reg";
			status = "ok";
		};

		qcom,msm-hdmi-dba-codec-rx {
			compatible = "qcom,msm-hdmi-dba-codec-rx";
			phandle = <0x303>;
			qcom,dba-bridge-chip = "adv7533";
		};

		qcom,msm-imem@c125000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			compatible = "qcom,msm-imem";
			ranges = <0x00 0xc125000 0x1000>;
			reg = <0xc125000 0x1000>;

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x04>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0x0c>;
			};

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x08>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x04>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0xe8>;
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0xdf>;
			qcom,msm-pcm-dsp-id = <0x00>;
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0xe7>;
		};

		qcom,msm-pcm-dsp-noirq {
			compatible = "qcom,msm-pcm-dsp-noirq";
			phandle = <0xeb>;
			qcom,latency-level = "ultra";
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-pcm-dtmf {
			compatible = "qcom,msm-pcm-dtmf";
			phandle = <0x278>;
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0xe6>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0xe4>;
		};

		qcom,msm-pcm-loopback-low-latency {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x277>;
			qcom,msm-pcm-loopback-low-latency;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0xe0>;
			qcom,latency-level = "regular";
			qcom,msm-pcm-dsp-id = <0x01>;
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0xe9>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			phandle = <0xe3>;
			qcom,destroy-cvd;
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0xf0>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
		};

		qcom,msm-quat-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0xf3>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
		};

		qcom,msm-quin-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x301>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0xf1>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
		};

		qcom,msm-sen-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x302>;
			qcom,msm-auxpcm-interface = "senary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x273>;
		};

		qcom,msm-tert-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0xf2>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
		};

		qcom,msm-transcode-loopback {
			compatible = "qcom,msm-transcode-loopback";
			phandle = <0x272>;
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0xe1>;
			qcom,latency-level = "ultra";
			qcom,msm-pcm-dsp-id = <0x02>;
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0xe2>;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			qcom,adsp-remoteheap-vmid = <0x16 0x25>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,fastrpc-adsp-sensors-pdr;
			qcom,rpc-latency-us = <0x263>;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x0c 0x1c3 0x00>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x0c 0x1c4 0x00>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x0c 0x1c5 0x00>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x0c 0x1c6 0x00>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0x0c 0x1c7 0x00>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable\0HUPCF";
			};
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,mss@6080000 {
			clock-names = "xo";
			clocks = <0x0a 0x8b>;
			compatible = "qcom,pil-tz-generic";
			interrupt-names = "qcom,wdog\0qcom,err-fatal\0qcom,proxy-unvote\0qcom,err-ready\0qcom,stop-ack\0qcom,shutdown-ack";
			interrupts-extended = <0x09 0x00 0x133 0x01 0x18 0x00 0x00 0x18 0x02 0x00 0x18 0x01 0x00 0x18 0x03 0x00 0x18 0x07 0x00>;
			memory-region = <0x17>;
			phandle = <0x19e>;
			qcom,aux-minidump-ids = <0x04>;
			qcom,complete-ramdump;
			qcom,firmware-name = "modem";
			qcom,mas-crypto = <0x0e>;
			qcom,minidump-id = <0x03>;
			qcom,pas-id = <0x04>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,sequential-fw-load;
			qcom,smem-id = <0x1a5>;
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-states = <0x19 0x00>;
			qcom,ssctl-instance-id = <0x12>;
			qcom,sysmon-id = <0x00>;
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			reg = <0x6080000 0x100>;
			vdd_cx-supply = <0x16>;
		};

		qcom,ope-cdm0@5c42000 {
			camss-supply = <0x16c>;
			cdm-client-names = "ope";
			cell-index = <0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			clock-names = "ope_ahb_clk\0ope_clk_src\0ope_clk";
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			clocks = <0x0d 0x2e 0x0d 0x31 0x0d 0x30>;
			compatible = "qcom,cam-ope-cdm2_0";
			config-fifo;
			fifo-depths = <0x40 0x40 0x40 0x40>;
			interrupt-names = "ope-cdm0";
			interrupts = <0x00 0xd0 0x01>;
			label = "ope-cdm";
			phandle = <0x350>;
			reg = <0x5c42000 0x400>;
			reg-cam-base = <0x42000>;
			reg-names = "ope-cdm0";
			regulator-names = "camss";
			status = "ok";
		};

		qcom,ope@0x5c42000 {
			camss-supply = <0x16c>;
			cell-index = <0x00>;
			clock-cntl-level = "svs\0svs_l1\0nominal\0turbo";
			clock-control-debugfs = "true";
			clock-names = "ope_ahb_clk_src\0ope_ahb_clk\0ope_clk_src\0ope_clk";
			clock-rates = <0xa37cadb 0x00 0xbebc200 0x00 0xa37cadb 0x00 0xfe3fe40 0x00 0xe4e1c00 0x00 0x1bb75640 0x00 0xe4e1c00 0x00 0x22921900 0x00>;
			clocks = <0x0d 0x2f 0x0d 0x2e 0x0d 0x31 0x0d 0x30>;
			compatible = "qcom,ope";
			interrupt-names = "ope";
			interrupts = <0x00 0xd1 0x01>;
			phandle = <0x357>;
			qcom,cam-cx-ipeak = <0x166 0x08>;
			reg = <0x5c42000 0x400 0x5c42400 0x200 0x5c42600 0x200 0x5c42800 0x4400 0x5c46c00 0x190 0x5c46d90 0xa00>;
			reg-cam-base = <0x42000 0x42400 0x42600 0x42800 0x46c00 0x46d90>;
			reg-names = "ope_cdm\0ope_top\0ope_qos\0ope_pp\0ope_bus_rd\0ope_bus_wr";
			regulator-names = "camss";
			src-clock-name = "ope_clk_src";
			status = "ok";
		};

		qcom,qup_uart@4a8c000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x0d 0x6e 0x0d 0x74 0x0d 0x75>;
			compatible = "qcom,msm-geni-serial-hs";
			interrupts-extended = <0x09 0x00 0x14a 0x04 0x50 0x0b 0x04>;
			phandle = <0x26f>;
			pinctrl-0 = <0xbf 0xc0>;
			pinctrl-1 = <0xc1 0xc2 0xc3>;
			pinctrl-2 = <0xc1 0xc2 0xc3>;
			pinctrl-names = "default\0active\0sleep";
			qcom,wakeup-byte = <0xfd>;
			qcom,wrapper-core = <0xac>;
			reg = <0x4a8c000 0x4000>;
			reg-names = "se_phys";
			status = "ok";
		};

		qcom,qup_uart@4a90000 {
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x0d 0x70 0x0d 0x74 0x0d 0x75>;
			compatible = "qcom,msm-geni-console";
			interrupts = <0x00 0x14b 0x04>;
			phandle = <0x25c>;
			pinctrl-0 = <0xaa>;
			pinctrl-1 = <0xab>;
			pinctrl-names = "default\0sleep";
			qcom,wrapper-core = <0xac>;
			reg = <0x4a90000 0x4000>;
			reg-names = "se_phys";
			status = "ok";
		};

		qcom,qupv3_0_geni_se@4ac0000 {
			compatible = "qcom,qupv3-geni-se";
			iommus = <0x0c 0xe3 0x00>;
			phandle = <0xac>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x40000000 0xc0000000>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-bus-ids = <0xb0 0x337 0x97 0x200>;
			qcom,vote-for-bw;
			reg = <0x4ac0000 0x2000>;
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
			qcom,ipa-platform-type-msm;
			qcom,rmnet-ipa-ssr;
			status = "disabled";
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			qcom,client-id = <0x01>;
			qcom,guard-memory;
			qcom,vm-nav-path;
			reg = <0x00 0x200000>;
			reg-names = "rmtfs";
		};

		qcom,rpm-master-stats@45f0150 {
			compatible = "qcom,rpm-master-stats";
			qcom,master-offset = <0x1000>;
			qcom,master-stats-version = <0x02>;
			qcom,masters = "APSS\0MPSS\0ADSP\0CDSP\0TZ";
			reg = <0x45f0150 0x5000>;
		};

		qcom,rpm-smd {
			compatible = "qcom,rpm-smd";
			interrupts = <0x00 0xc2 0x01>;
			phandle = <0x1a3>;
			rpm-channel-name = "rpm_requests";
			rpm-channel-type = <0x0f>;

			rpm-regulator-ldoa1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x00>;
				qcom,resource-name = "rwmx";
				status = "okay";

				mx-cdev-lvl {
					#cooling-cells = <0x02>;
					compatible = "qcom,regulator-cooling-device";
					phandle = <0x2f>;
					regulator-cdev-supply = <0x35>;
					regulator-levels = <0x100 0x00>;
				};

				regulator-l1 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x03>;
					regulator-name = "pm2250_l1";
					status = "disabled";
				};

				regulator-l1-floor-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1a5>;
					qcom,always-send-voltage;
					qcom,set = <0x03>;
					qcom,use-voltage-floor-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm2250_l1_floor_level";
				};

				regulator-l1-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x35>;
					qcom,set = <0x03>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm2250_l1_level";
				};

				regulator-l1-level-ao {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1a6>;
					qcom,set = <0x01>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm2250_l1_level_ao";
				};
			};

			rpm-regulator-ldoa10 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x0a>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l10 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x52>;
					qcom,init-voltage = <0x118c30>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x150ea0>;
					regulator-min-microvolt = <0x118c30>;
					regulator-name = "pm2250_l10";
					status = "okay";
				};
			};

			rpm-regulator-ldoa11 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x0b>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l11 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1ab>;
					qcom,init-voltage = <0xe7ef0>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x118c30>;
					regulator-min-microvolt = <0xe7ef0>;
					regulator-name = "pm2250_l11";
					status = "okay";
				};
			};

			rpm-regulator-ldoa12 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x0c>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l12 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x121>;
					qcom,init-voltage = <0x77240>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0xf4240>;
					regulator-min-microvolt = <0x77240>;
					regulator-name = "pm2250_l12";
					status = "okay";
				};
			};

			rpm-regulator-ldoa13 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x0d>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l13 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x54>;
					qcom,init-voltage = <0x192d50>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x1dc130>;
					regulator-min-microvolt = <0x192d50>;
					regulator-name = "pm2250_l13";
					status = "okay";
				};
			};

			rpm-regulator-ldoa14 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x0e>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l14 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1ac>;
					qcom,init-voltage = <0x19f0a0>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x1dc130>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "pm2250_l14";
					status = "okay";
				};
			};

			rpm-regulator-ldoa15 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x0f>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l15 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x51>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x1e8480>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm2250_l15";
					status = "okay";
				};
			};

			rpm-regulator-ldoa16 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x10>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l16 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1ad>;
					qcom,init-voltage = <0x16e360>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x1dc130>;
					regulator-min-microvolt = <0x16e360>;
					regulator-name = "pm2250_l16";
					status = "okay";
				};
			};

			rpm-regulator-ldoa17 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x11>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l17 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1ae>;
					qcom,init-voltage = <0x2dc6c0>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x36ee80>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-name = "pm2250_l17";
					status = "okay";
				};
			};

			rpm-regulator-ldoa18 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x12>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l18 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1af>;
					qcom,init-voltage = <0x18b820>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x18b820>;
					regulator-name = "pm2250_l18";
					status = "okay";
				};
			};

			rpm-regulator-ldoa19 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x13>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l19 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1b0>;
					qcom,init-voltage = <0x18b820>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x18b820>;
					regulator-name = "pm2250_l19";
					status = "okay";
				};
			};

			rpm-regulator-ldoa2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x02>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l2 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1a7>;
					qcom,init-voltage = <0x102ca0>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0x102ca0>;
					regulator-name = "pm2250_l2";
					status = "okay";
				};
			};

			rpm-regulator-ldoa20 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x14>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l20 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1b1>;
					qcom,init-voltage = <0x249f00>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x36ee80>;
					regulator-min-microvolt = <0x249f00>;
					regulator-name = "pm2250_l20";
					status = "okay";
				};
			};

			rpm-regulator-ldoa21 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x15>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l21 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x122>;
					qcom,init-voltage = <0x2c9228>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2c9228>;
					regulator-name = "pm2250_l21";
					status = "okay";
				};
			};

			rpm-regulator-ldoa22 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x16>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l22 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x53>;
					qcom,init-voltage = <0x2b7cd0>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x33e140>;
					regulator-min-microvolt = <0x2b7cd0>;
					regulator-name = "pm2250_l22";
					status = "okay";
				};
			};

			rpm-regulator-ldoa3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x03>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l3 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1a8>;
					qcom,init-voltage = <0x8b290>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x9eb10>;
					regulator-min-microvolt = <0x8b290>;
					regulator-name = "pm2250_l3";
					status = "okay";
				};
			};

			rpm-regulator-ldoa4 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x04>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l4 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1a9>;
					qcom,init-voltage = <0x192d50>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x2e8a10>;
					regulator-min-microvolt = <0x192d50>;
					regulator-name = "pm2250_l4";
					status = "okay";
				};
			};

			rpm-regulator-ldoa5 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x05>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l5 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x16a>;
					qcom,init-voltage = <0x10c8e0>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x140500>;
					regulator-min-microvolt = <0x10c8e0>;
					regulator-name = "pm2250_l5";
					status = "okay";
				};
			};

			rpm-regulator-ldoa6 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x06>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l6 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1aa>;
					qcom,init-voltage = <0x77240>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0xf4240>;
					regulator-min-microvolt = <0x77240>;
					regulator-name = "pm2250_l6";
					status = "okay";
				};
			};

			rpm-regulator-ldoa7 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x07>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l7 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x56>;
					qcom,init-voltage = <0x61a80>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0xb1bc0>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "pm2250_l7";
					status = "okay";
				};
			};

			rpm-regulator-ldoa8 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x00>;
				qcom,resource-name = "rwlc";
				status = "okay";

				regulator-l8 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x03>;
					regulator-name = "pm2250_l8";
					status = "disabled";
				};

				regulator-l8-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x0f>;
					qcom,set = <0x03>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm2250_l8_level";
				};
			};

			rpm-regulator-ldoa9 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x00>;
				qcom,resource-id = <0x00>;
				qcom,resource-name = "rwlm";
				status = "okay";

				regulator-l9 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x03>;
					regulator-name = "pm2250_l9";
					status = "disabled";
				};

				regulator-l9-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x10>;
					qcom,set = <0x03>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm2250_l9_level";
				};
			};

			rpm-regulator-smpa1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x01>;
				qcom,resource-id = <0x01>;
				qcom,resource-name = "smpa";
				status = "disabled";

				regulator-s1 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x03>;
					regulator-name = "pm2250_s1";
					status = "disabled";
				};
			};

			rpm-regulator-smpa2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x01>;
				qcom,resource-id = <0x00>;
				qcom,resource-name = "rwcx";
				status = "okay";

				cx-cdev-lvl {
					#cooling-cells = <0x02>;
					compatible = "qcom,regulator-cooling-device";
					phandle = <0x2e>;
					regulator-cdev-supply = <0x34>;
					regulator-levels = <0x100 0x00>;
				};

				regulator-s2 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x03>;
					regulator-name = "pm2250_s2";
					status = "disabled";
				};

				regulator-s2-floor-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x34>;
					qcom,always-send-voltage;
					qcom,set = <0x03>;
					qcom,use-voltage-floor-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm2250_s2_floor_level";
				};

				regulator-s2-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x16>;
					qcom,set = <0x03>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm2250_s2_level";
				};

				regulator-s2-level-ao {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x37>;
					qcom,set = <0x01>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm2250_s2_level_ao";
				};
			};

			rpm-regulator-smpa3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x01>;
				qcom,resource-id = <0x03>;
				qcom,resource-name = "smpa";
				status = "okay";

				regulator-s3 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0xb8>;
					qcom,init-voltage = <0x61a80>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x195e24>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "pm2250_s3";
					status = "okay";
				};
			};

			rpm-regulator-smpa4 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x01>;
				qcom,resource-id = <0x04>;
				qcom,resource-name = "smpa";
				status = "okay";

				regulator-s4 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1a4>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x03>;
					regulator-max-microvolt = <0x23dbb0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm2250_s4";
					status = "okay";
				};
			};
		};

		qcom,rpm-stats@4600000 {
			compatible = "qcom,rpm-stats";
			qcom,sleep-stats-version = <0x02>;
			reg = <0x4600000 0x1000 0x4690014 0x04 0x469001c 0x04>;
			reg-names = "phys_addr_base\0offset_addr\0heap_phys_addrbase";
		};

		qcom,rpmcc {
			#clock-cells = <0x01>;
			compatible = "qcom,rpmcc-scuba";
			phandle = <0x0a>;
		};

		qcom,smem {
			compatible = "qcom,smem";
			hwlocks = <0x42 0x03>;
			memory-region = <0x41>;
			phandle = <0x1bc>;
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			interrupts = <0x00 0x117 0x01>;
			mboxes = <0x45 0x0a>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x02>;
			qcom,smem = <0x1bb 0x1ad>;

			master-kernel {
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x13>;
				qcom,entry-name = "master-kernel";
			};

			qcom,sleepstate-in {
				#interrupt-cells = <0x02>;
				interrupt-controller;
				phandle = <0x49>;
				qcom,entry-name = "sleepstate_see";
			};

			qcom,smp2p-rdbg2-in {
				#interrupt-cells = <0x02>;
				interrupt-controller;
				phandle = <0x176>;
				qcom,entry-name = "rdbg";
			};

			qcom,smp2p-rdbg2-out {
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x175>;
				qcom,entry-name = "rdbg";
			};

			slave-kernel {
				#interrupt-cells = <0x02>;
				interrupt-controller;
				phandle = <0x12>;
				qcom,entry-name = "slave-kernel";
			};

			sleepstate-out {
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x48>;
				qcom,entry-name = "sleepstate";
			};
		};

		qcom,smp2p-modem {
			compatible = "qcom,smp2p";
			interrupts = <0x00 0x46 0x01>;
			mboxes = <0x45 0x0e>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x01>;
			qcom,smem = <0x1b3 0x1ac>;

			master-kernel {
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x19>;
				qcom,entry-name = "master-kernel";
			};

			qcom,smp2p-ipa-1-in {
				#interrupt-cells = <0x02>;
				interrupt-controller;
				phandle = <0x5a>;
				qcom,entry-name = "ipa";
			};

			qcom,smp2p-ipa-1-out {
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x59>;
				qcom,entry-name = "ipa";
			};

			qcom,smp2p-wlan-1-in {
				#interrupt-cells = <0x02>;
				interrupt-controller;
				phandle = <0x57>;
				qcom,entry-name = "wlan";
			};

			slave-kernel {
				#interrupt-cells = <0x02>;
				interrupt-controller;
				phandle = <0x18>;
				qcom,entry-name = "slave-kernel";
			};
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupt-names = "rdbg-smp2p-in";
			interrupts-extended = <0x176 0x00 0x00>;
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-state-names = "rdbg-smp2p-out";
			qcom,smem-states = <0x175 0x00>;
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			interrupt-names = "smp2p-sleepstate-in";
			interrupt-parent = <0x49>;
			interrupts = <0x00 0x00>;
			qcom,smem-states = <0x48 0x00>;
		};

		qcom,spmi@1c40000 {
			#address-cells = <0x02>;
			#interrupt-cells = <0x04>;
			#size-cells = <0x00>;
			cell-index = <0x00>;
			compatible = "qcom,spmi-pmic-arb";
			interrupt-controller;
			interrupt-names = "periph_irq";
			interrupts = <0x00 0xb7 0x04>;
			phandle = <0x1bd>;
			qcom,channel = <0x00>;
			qcom,ee = <0x00>;
			reg = <0x1c40000 0x1100 0x1e00000 0x2000000 0x3e00000 0x100000 0x3f00000 0xa0000 0x1c0a000 0x26000>;
			reg-names = "core\0chnls\0obsrvr\0intr\0cnfg";

			qcom,pm2250@0 {
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				compatible = "qcom,spmi-pmic";
				reg = <0x00 0x00>;

				adc_tm@3400 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					#thermal-sensor-cells = <0x01>;
					compatible = "qcom,adc-tm5-iio";
					io-channels = <0x4a 0x4c 0x4a 0x4d 0x4a 0x4e 0x4a 0x4f 0x4a 0x54 0x4a 0x55 0x4a 0x99>;
					phandle = <0x1d>;
					reg = <0x3400 0x100>;

					conn_therm {
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						reg = <0x55>;
					};

					msm_therm {
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						reg = <0x4f>;
					};

					pa_therm {
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						reg = <0x4d>;
					};

					quiet_therm {
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						reg = <0x4e>;
					};

					s3_die_temp {
						reg = <0x99>;
					};

					skin_therm {
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						reg = <0x54>;
					};

					xo_therm {
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						reg = <0x4c>;
					};
				};

				pinctrl@c000 {
					#gpio-cells = <0x02>;
					compatible = "qcom,spmi-gpio";
					gpio-controller;
					interrupt-names = "pm2250_gpio1\0pm2250_gpio2\0pm2250_gpio3\0pm2250_gpio4\0pm2250_gpio5\0pm2250_gpio6\0pm2250_gpio7\0pm2250_gpio8\0pm2250_gpio9\0pm2250_gpio10";
					interrupts = <0x00 0xc0 0x00 0x00 0x00 0xc1 0x00 0x00 0x00 0xc2 0x00 0x00 0x00 0xc3 0x00 0x00 0x00 0xc4 0x00 0x00 0x00 0xc5 0x00 0x00 0x00 0xc6 0x00 0x00 0x00 0xc7 0x00 0x00 0x00 0xc8 0x00 0x00 0x00 0xc9 0x00 0x00>;
					phandle = <0x1be>;
					reg = <0xc000 0xa00>;

					conn_therm {

						conn_therm_default {
							bias-high-impedance;
							phandle = <0x4b>;
							pins = "gpio6";
						};
					};

					skin_therm {

						skin_therm_default {
							bias-high-impedance;
							phandle = <0x4c>;
							pins = "gpio5";
						};
					};
				};

				qcom,pm2250-cdc {
					compatible = "qcom,pm2250-spmi";
					phandle = <0x1c0>;
				};

				qcom,pm2250_rtc {
					compatible = "qcom,pm8941-rtc";
					interrupts = <0x00 0x61 0x01 0x00>;
					phandle = <0x1bf>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					interrupt-names = "kpdpwr\0resin";
					interrupts = <0x00 0x08 0x00 0x03 0x00 0x08 0x01 0x03>;
					qcom,kpdpwr-sw-debounce;
					qcom,pon-dbc-delay = <0x3d09>;
					qcom,store-hard-reset-reason;
					qcom,system-reset;
					reg = <0x800 0x100>;

					qcom,pon_1 {
						linux,code = <0x74>;
						qcom,pon-type = <0x00>;
						qcom,pull-up = <0x01>;
					};

					qcom,pon_2 {
						linux,code = <0x72>;
						qcom,pon-type = <0x01>;
						qcom,pull-up = <0x01>;
					};
				};

				qcom,qpnp-smblite {
					#address-cells = <0x01>;
					#cooling-cells = <0x02>;
					#size-cells = <0x01>;
					compatible = "qcom,qpnp-smblite";
					phandle = <0x1c2>;
					qcom,pmic-revid = <0x4d>;

					qcom,batif@1200 {
						interrupt-names = "bat-temp\0bat-therm-or-id-missing\0bat-low\0bat-ov\0bsm-active";
						interrupts = <0x00 0x12 0x00 0x03 0x00 0x12 0x01 0x03 0x00 0x12 0x02 0x03 0x00 0x12 0x03 0x03 0x00 0x12 0x04 0x01>;
						reg = <0x1200 0x100>;
					};

					qcom,chgr@1000 {
						interrupt-names = "chgr-error\0chg-state-change\0buck-oc\0vph-ov";
						interrupts = <0x00 0x10 0x01 0x01 0x00 0x10 0x00 0x01 0x00 0x10 0x04 0x01 0x00 0x10 0x07 0x01>;
						reg = <0x1000 0x100>;
					};

					qcom,dcdc@1100 {
						interrupt-names = "otg-fail\0otg-fault\0skip-mode\0input-current-limiting\0switcher-power-ok";
						interrupts = <0x00 0x11 0x00 0x01 0x00 0x11 0x01 0x01 0x00 0x11 0x02 0x01 0x00 0x11 0x06 0x01 0x00 0x11 0x07 0x03>;
						reg = <0x1100 0x100>;
					};

					qcom,misc@1600 {
						interrupt-names = "wdog-snarl\0wdog-bark\0aicl-fail\0aicl-done\0imp-trigger\0all-chnl-cond-done\0temp-change";
						interrupts = <0x00 0x16 0x00 0x01 0x00 0x16 0x01 0x01 0x00 0x16 0x02 0x01 0x00 0x16 0x03 0x01 0x00 0x16 0x04 0x01 0x00 0x16 0x05 0x01 0x00 0x16 0x06 0x03>;
						reg = <0x1600 0x100>;
					};

					qcom,schgm-flashlite@a600 {
						interrupt-names = "flash-state-change\0ilim1-s1\0ilim2-s2\0vreg-ok";
						interrupts = <0x00 0xa6 0x02 0x01 0x00 0xa6 0x05 0x01 0x00 0xa6 0x06 0x01 0x00 0xa6 0x07 0x03>;
						reg = <0xa600 0x100>;
					};

					qcom,typec@1500 {
						interrupt-names = "typec-or-rid-detect-change\0typec-vpd-detect\0typec-cc-state-change\0typec-vbus-change\0typec-attach-detach\0typec-legacy-cable-detect\0typec-try-snk-src-detect";
						interrupts = <0x00 0x15 0x00 0x03 0x00 0x15 0x01 0x03 0x00 0x15 0x02 0x01 0x00 0x15 0x04 0x03 0x00 0x15 0x05 0x01 0x00 0x15 0x06 0x01 0x00 0x15 0x07 0x01>;
						reg = <0x1500 0x100>;
					};

					qcom,usb@1300 {
						interrupt-names = "usbin-plugin\0usbin-collapse\0usbin-uv\0usbin-ov\0usbin-gtvt\0usbin-icl-change";
						interrupts = <0x00 0x13 0x00 0x03 0x00 0x13 0x01 0x03 0x00 0x13 0x02 0x03 0x00 0x13 0x03 0x03 0x00 0x13 0x04 0x01 0x00 0x13 0x06 0x01>;
						reg = <0x1300 0x100>;
					};
				};

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					phandle = <0x4d>;
					reg = <0x100 0x100>;
				};

				qcom,temp-alarm@2400 {
					#thermal-sensor-cells = <0x00>;
					compatible = "qcom,spmi-temp-alarm";
					interrupts = <0x00 0x24 0x00 0x03>;
					io-channel-names = "thermal";
					io-channels = <0x4a 0x06>;
					phandle = <0x1a>;
					qcom,temperature-threshold-set = <0x01>;
					reg = <0x2400 0x100>;
				};

				qpnp,qg {
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					compatible = "qcom,qpnp-qg-lite";
					io-channel-names = "batt-therm\0batt-id";
					io-channels = <0x4a 0x4a 0x4a 0x4b>;
					phandle = <0x1c1>;
					qcom,pmic-revid = <0x4d>;
					qcom,s3-entry-fifo-length = <0x02>;
					qcom,vbatt-cutoff-mv = <0xd48>;
					qcom,vbatt-empty-cold-mv = <0xbb8>;
					qcom,vbatt-empty-mv = <0xc80>;
					qcom,vbatt-low-cold-mv = <0xed8>;
					qcom,vbatt-low-mv = <0xdac>;

					qcom,qg-sdam@b600 {
						reg = <0xb600 0x100>;
						status = "okay";
					};

					qcom,qgauge@4800 {
						interrupt-names = "qg-vbat-empty\0qg-fifo-done\0qg-good-ocv";
						interrupts = <0x00 0x48 0x02 0x01 0x00 0x48 0x03 0x01 0x00 0x48 0x05 0x01>;
						reg = <0x4800 0x100>;
						status = "okay";
					};
				};

				vadc@3100 {
					#address-cells = <0x01>;
					#io-channel-cells = <0x01>;
					#size-cells = <0x00>;
					compatible = "qcom,spmi-adc5-lite";
					interrupt-names = "eoc-int-en-set";
					interrupts = <0x00 0x31 0x00 0x01>;
					io-channel-ranges;
					phandle = <0x4a>;
					pinctrl-0 = <0x4b 0x4c>;
					pinctrl-names = "default";
					reg = <0x3100 0x100>;
					reg-names = "adc5-usr-base";

					bat_id {
						label = "bat_id";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,ratiometric;
						reg = <0x4b>;
					};

					bat_therm {
						label = "bat_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,ratiometric;
						reg = <0x4a>;
					};

					bat_therm_30k {
						label = "bat_therm_30k";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,ratiometric;
						reg = <0x2a>;
					};

					bat_therm_400k {
						label = "bat_therm_400k";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,ratiometric;
						reg = <0x6a>;
					};

					chg_temp {
						label = "chg_temp";
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x09>;
					};

					conn_therm {
						label = "conn_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,ratiometric;
						reg = <0x55>;
					};

					die_temp {
						label = "die_temp";
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x06>;
					};

					die_temp_s3 {
						label = "die_temp_s3";
						qcom,pre-scaling = <0x01 0x03>;
						qcom,scale-fn-type = <0x10>;
						reg = <0x99>;
					};

					msm_therm {
						label = "msm_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,ratiometric;
						reg = <0x4f>;
					};

					pa_therm {
						label = "pa_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,ratiometric;
						reg = <0x4d>;
					};

					quiet_therm {
						label = "quiet_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,ratiometric;
						reg = <0x4e>;
					};

					ref_gnd {
						label = "ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x00>;
					};

					skin_therm {
						label = "skin_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,ratiometric;
						reg = <0x54>;
					};

					usb_in_v_div_16 {
						label = "usb_in_v_div_16";
						qcom,pre-scaling = <0x01 0x10>;
						reg = <0x08>;
					};

					vbat_sns {
						label = "vbat_sns";
						qcom,pre-scaling = <0x01 0x03>;
						reg = <0x84>;
					};

					vph_pwr {
						label = "vph_pwr";
						qcom,pre-scaling = <0x01 0x03>;
						reg = <0x83>;
					};

					vref_1p25 {
						label = "vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
						reg = <0x01>;
					};

					xo_therm {
						label = "xo_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,ratiometric;
						reg = <0x4c>;
					};
				};
			};

			qcom,pm2250@1 {
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				compatible = "qcom,spmi-pmic";
				phandle = <0x1c3>;
				reg = <0x01 0x00>;

				bcl-soc {
					#thermal-sensor-cells = <0x00>;
					compatible = "qcom,msm-bcl-soc";
					phandle = <0x1b>;
				};

				qcom,flash_led@d300 {
					compatible = "qcom,pm2250-flash-led";
					interrupt-names = "led-fault-irq\0all-ramp-down-done-irq\0all-ramp-up-done-irq";
					interrupts = <0x01 0xd3 0x00 0x01 0x01 0xd3 0x03 0x01 0x01 0xd3 0x04 0x01>;
					phandle = <0x1c7>;
					reg = <0xd300>;

					qcom,flash_0 {
						label = "flash";
						phandle = <0x1c8>;
						qcom,default-led-trigger = "flash0_trigger";
						qcom,duration-ms = <0x500>;
						qcom,id = <0x00>;
						qcom,ires-ua = <0x30d4>;
						qcom,led-name = "led:flash_0";
						qcom,max-current-ma = <0x3e8>;
					};

					qcom,led_switch_0 {
						label = "switch";
						phandle = <0x1ca>;
						qcom,default-led-trigger = "switch0_trigger";
						qcom,led-mask = <0x01>;
						qcom,led-name = "led:switch_0";
					};

					qcom,torch_0 {
						label = "torch";
						phandle = <0x1c9>;
						qcom,default-led-trigger = "torch0_trigger";
						qcom,id = <0x00>;
						qcom,ires-ua = <0x30d4>;
						qcom,led-name = "led:torch_0";
						qcom,max-current-ma = <0xc8>;
					};
				};

				qcom,pwms@bc00 {
					#pwm-cells = <0x02>;
					compatible = "qcom,pwm-lpg";
					phandle = <0x4e>;
					qcom,num-lpg-channels = <0x01>;
					reg = <0xbc00 0x100>;
					reg-names = "lpg-base";
				};

				qcom,pwms@bd00 {
					#pwm-cells = <0x02>;
					compatible = "qcom,pwm-lpg";
					phandle = <0x4f>;
					qcom,num-lpg-channels = <0x01>;
					reg = <0xbd00 0x100>;
					reg-names = "lpg-base";
				};

				qcom,pwms@be00 {
					#pwm-cells = <0x02>;
					compatible = "qcom,pwm-lpg";
					phandle = <0x1c5>;
					qcom,num-lpg-channels = <0x01>;
					reg = <0xbe00 0x100>;
					reg-names = "lpg-base";
				};

				qcom,rg_leds {
					compatible = "pwm-leds";
					phandle = <0x1c6>;

					green {
						label = "green";
						linux,default-trigger = "timer";
						max-brightness = <0xff>;
						pwms = <0x4f 0x00 0xf4240>;
					};

					red {
						label = "red";
						linux,default-trigger = "timer";
						max-brightness = <0xff>;
						pwms = <0x4e 0x00 0xf4240>;
					};
				};

				qcom,vibrator@5600 {
					compatible = "qcom,qpnp-vibrator-ldo";
					phandle = <0x1c4>;
					qcom,disable-overdrive;
					qcom,vib-ldo-volt-uv = <0x2dc6c0>;
					reg = <0x5600 0x100>;
				};
			};
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		qcom,tfe0@5c6e000 {
			camss-supply = <0x16c>;
			cell-index = <0x00>;
			clock-cntl-level = "svs\0svs_l1\0turbo";
			clock-control-debugfs = "true";
			clock-names = "tfe_clk_src\0tfe_clk";
			clock-rates = <0xf424000 0x00 0x1b774000 0x00 0x22551000 0x00>;
			clocks = <0x0d 0x34 0x0d 0x33>;
			compatible = "qcom,tfe530";
			interrupt-names = "tfe0";
			interrupts = <0x00 0xd3 0x01>;
			phandle = <0x352>;
			qcom,cam-cx-ipeak = <0x166 0x08>;
			reg = <0x5c6e000 0x5000>;
			reg-cam-base = <0x6e000>;
			reg-names = "tfe0";
			regulator-names = "camss";
			src-clock-name = "tfe_clk_src";
			status = "ok";
		};

		qcom,tfe1@5c75000 {
			camss-supply = <0x16c>;
			cell-index = <0x01>;
			clock-cntl-level = "svs\0svs_l1\0turbo";
			clock-control-debugfs = "true";
			clock-names = "tfe_clk_src\0tfe_clk";
			clock-rates = <0xf424000 0x00 0x1b774000 0x00 0x22551000 0x00>;
			clocks = <0x0d 0x39 0x0d 0x38>;
			compatible = "qcom,tfe530";
			interrupt-names = "tfe1";
			interrupts = <0x00 0xd5 0x01>;
			phandle = <0x354>;
			qcom,cam-cx-ipeak = <0x166 0x08>;
			reg = <0x5c75000 0x5000>;
			reg-cam-base = "\0\aP";
			reg-names = "tfe1";
			regulator-names = "camss";
			src-clock-name = "tfe_clk_src";
			status = "ok";
		};

		qcom,tfe_csid0@5c6e000 {
			camss-supply = <0x16c>;
			cell-index = <0x00>;
			clock-cntl-level = "svs\0svs_l1\0turbo";
			clock-control-debugfs = "true";
			clock-names = "tfe_csid_clk_src\0tfe_csid_clk\0cphy_rx_clk_src\0tfe_cphy_rx_clk\0tfe_clk_src\0tfe_clk";
			clock-rates = <0xe4e1c00 0x00 0xe4e1c00 0x00 0xf424000 0x00 0x16e36000 0x00 0x14585555 0x00 0x1b774000 0x00 0x196a5900 0x00 0x16e36000 0x00 0x22551000 0x00>;
			clocks = <0x0d 0x37 0x0d 0x36 0x0d 0x3d 0x0d 0x35 0x0d 0x34 0x0d 0x33>;
			compatible = "qcom,csid530";
			interrupt-names = "csid0";
			interrupts = <0x00 0xd2 0x01>;
			phandle = <0x351>;
			qcom,cam-cx-ipeak = <0x166 0x08>;
			reg = <0x5c6e000 0x1000 0x5c11000 0x1000 0x5c13000 0x4000>;
			reg-cam-base = <0x6e000 0x11000 0x13000>;
			reg-names = "csid\0top\0camnoc";
			regulator-names = "camss";
			src-clock-name = "tfe_csid_clk_src";
			status = "ok";
		};

		qcom,tfe_csid1@5c75000 {
			camss-supply = <0x16c>;
			cell-index = <0x01>;
			clock-cntl-level = "svs\0svs_l1\0turbo";
			clock-control-debugfs = "true";
			clock-names = "tfe_csid_clk_src\0tfe_csid_clk\0cphy_rx_clk_src\0tfe_cphy_rx_clk\0tfe_clk_src\0tfe_clk";
			clock-rates = <0xe4e1c00 0x00 0xe4e1c00 0x00 0xf424000 0x00 0x16e36000 0x00 0x14585555 0x00 0x1b774000 0x00 0x196a5900 0x00 0x16e36000 0x00 0x22551000 0x00>;
			clocks = <0x0d 0x3c 0x0d 0x3b 0x0d 0x3d 0x0d 0x3a 0x0d 0x39 0x0d 0x38>;
			compatible = "qcom,csid530";
			interrupt-names = "csid1";
			interrupts = <0x00 0xd4 0x01>;
			phandle = <0x353>;
			qcom,cam-cx-ipeak = <0x166 0x08>;
			reg = <0x5c75000 0x1000 0x5c11000 0x1000 0x5c13000 0x4000>;
			reg-cam-base = <0x75000 0x11000 0x13000>;
			reg-names = "csid\0top\0camnoc";
			regulator-names = "camss";
			src-clock-name = "tfe_csid_clk_src";
			status = "ok";
		};

		qcom,tpg0@5c66000 {
			camss-supply = <0x16c>;
			cell-index = <0x00>;
			clock-cntl-level = "svs\0svs_l1\0turbo";
			clock-control-debugfs = "false";
			clock-names = "cphy_rx_clk_src\0tfe_0_cphy_rx_clk\0gcc_camss_cphy_0_clk";
			clock-rates = <0xe4e1c00 0x00 0x00 0x14585555 0x00 0x00 0x16e36000 0x00 0x00>;
			clocks = <0x0d 0x3d 0x0d 0x35 0x0d 0x1f>;
			compatible = "qcom,tpgv1";
			phandle = <0x355>;
			reg = <0x5c66000 0x400 0x5c11000 0x1000>;
			reg-cam-base = <0x66000 0x11000>;
			reg-names = "tpg0\0top";
			regulator-names = "camss";
			src-clock-name = "cphy_rx_clk_src";
			status = "ok";
		};

		qcom,tpg0@5c68000 {
			camss-supply = <0x16c>;
			cell-index = <0x01>;
			clock-cntl-level = "svs\0svs_l1\0turbo";
			clock-control-debugfs = "false";
			clock-names = "cphy_rx_clk_src\0tfe_1_cphy_rx_clk\0gcc_camss_cphy_1_clk";
			clock-rates = <0xe4e1c00 0x00 0x00 0x14585555 0x00 0x00 0x16e36000 0x00 0x00>;
			clocks = <0x0d 0x3d 0x0d 0x3a 0x0d 0x20>;
			compatible = "qcom,tpgv1";
			phandle = <0x356>;
			reg = <0x5c68000 0x400 0x5c11000 0x1000>;
			reg-cam-base = <0x68000 0x11000>;
			reg-names = "tpg0\0top";
			regulator-names = "camss";
			src-clock-name = "cphy_rx_clk_src";
			status = "ok";
		};

		qcom,venus@5ab0000 {
			clock-names = "core_clk\0bus_clk\0iface_clk\0throttle_clk";
			clocks = <0x0d 0x92 0x0d 0x8c 0x0d 0x8d 0x0d 0x8f>;
			compatible = "qcom,pil-tz-generic";
			memory-region = <0x15>;
			qcom,ahb-freq = <0xe4e1c00>;
			qcom,core-freq = <0xe4e1c00>;
			qcom,firmware-name = "venus";
			qcom,mas-crypto = <0x0e>;
			qcom,msm-bus,name = "pil-venus";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x00 0x00 0x3f 0x200 0x00 0x4a380>;
			qcom,pas-id = <0x09>;
			qcom,proxy-clock-names = "core_clk\0bus_clk\0iface_clk\0throttle_clk";
			qcom,proxy-reg-names = "vdd";
			qcom,proxy-timeout-ms = <0x64>;
			reg = <0x5ab0000 0x20000>;
			vdd-supply = <0x14>;
		};

		qcom,vidc@5a00000 {
			clock-names = "core_clk\0iface_clk\0bus_clk\0core0_clk\0core0_bus_clk\0throttle_clk";
			clocks = <0x0d 0x92 0x0d 0x8d 0x0d 0x8c 0x0d 0x90 0x0d 0x8a 0x0d 0x8f>;
			compatible = "qcom,msm-vidc\0qcom,scuba-vidc";
			interrupts = <0x00 0xe1 0x04>;
			phandle = <0x339>;
			qcom,allowed-clock-rates = <0x7f27450 0xe4e1c00>;
			qcom,clock-configs = <0x01 0x00 0x00 0x01 0x00 0x00>;
			qcom,clock-freq-threshold = <0xe4e1c00>;
			qcom,cx-ipeak-data = <0x166 0x06>;
			qcom,proxy-clock-names = "core_clk\0iface_clk\0bus_clk\0core0_clk\0core0_bus_clk\0throttle_clk";
			reg = <0x5a00000 0x200000>;
			status = "ok";
			venus-core0-supply = <0x167>;
			venus-supply = <0x14>;

			arm9_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-arm9-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
				qcom,bus-slave = <0x200>;
				qcom,mode = "performance";
			};

			bus_cnoc {
				compatible = "qcom,msm-vidc,bus";
				label = "cnoc";
				qcom,bus-master = <0x01>;
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
				qcom,bus-slave = <0x254>;
				qcom,mode = "performance";
			};

			non_secure_cb {
				buffer-types = <0xfff>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x0c 0x860 0x00 0x0c 0x880 0x00>;
				label = "venus_ns";
				qcom,iommu-dma-addr-pool = <0x70800000 0x6f800000>;
				qcom,iommu-faults = "non-fatal";
				virtual-addr-pool = <0x70800000 0x6f800000>;
			};

			secure_bitstream_cb {
				buffer-types = <0x241>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x0c 0x861 0x04>;
				label = "venus_sec_bitstream";
				qcom,iommu-dma-addr-pool = <0x4b000000 0x25800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0x09>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x4b000000 0x25800000>;
			};

			secure_non_pixel_cb {
				buffer-types = <0x480>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x0c 0x804 0xe0>;
				label = "venus_sec_non_pixel";
				qcom,iommu-dma-addr-pool = <0x1000000 0x24800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0x0b>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x1000000 0x24800000>;
			};

			secure_pixel_cb {
				buffer-types = <0x106>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x0c 0x863 0x00>;
				label = "venus_sec_pixel";
				qcom,iommu-dma-addr-pool = <0x25800000 0x25800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0x0a>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x25800000 0x25800000>;
			};

			venus_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-range-kbps = <0x3e8 0x207880>;
				qcom,bus-slave = <0x200>;
				qcom,mode = "vidc-ar50-ddr";
			};
		};

		qcom,wdt@f017000 {
			compatible = "qcom,msm-watchdog";
			interrupts = <0x00 0x03 0x01 0x00 0x04 0x04>;
			phandle = <0x19a>;
			qcom,bark-time = <0x2af8>;
			qcom,ipi-ping;
			qcom,pet-time = <0x2490>;
			qcom,wakeup-enable;
			reg = <0xf017000 0x1000>;
			reg-names = "wdt-base";
		};

		qcrypto@1b20000 {
			clock-names = "core_clk_src\0core_clk\0iface_clk\0bus_clk";
			clocks = <0x0a 0x85 0x0a 0x85 0x0a 0x85 0x0a 0x85>;
			compatible = "qcom,qcrypto";
			interrupts = <0x00 0xf7 0x04>;
			iommus = <0x0c 0x84 0x11 0x0c 0x94 0x11>;
			phandle = <0x196>;
			qcom,bam-ee = <0x00>;
			qcom,bam-pipe-pair = <0x02>;
			qcom,ce-device = <0x00>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-hw-shared;
			qcom,clk-mgmt-sus-res;
			qcom,iommu-dma = "atomic";
			qcom,msm-bus,name = "qcrypto-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x00 0x00 0x37 0x200 0x60180 0x60180>;
			qcom,smmu-s1-enable;
			qcom,use-sw-aead-algo;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-hmac-algo;
			reg = <0x1b20000 0x20000 0x1b04000 0x24000>;
			reg-names = "crypto-base\0crypto-bam-base";
		};

		qfprom@1b40000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			compatible = "qcom,qfprom";
			phandle = <0x19b>;
			ranges;
			read-only;
			reg = <0x1b40000 0x7000>;

			adsp_variant@6011 {
				bits = <0x03 0x01>;
				phandle = <0x19d>;
				reg = <0x6011 0x01>;
			};

			feat_conf5@6018 {
				phandle = <0x19c>;
				reg = <0x6018 0x04>;
			};

			gpu_speed_bin@6006 {
				bits = <0x05 0x08>;
				phandle = <0x165>;
				reg = <0x6006 0x02>;
			};
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";

			adsp {
				qcom,instance-id = <0x01>;

				adsp_vdd {
					#cooling-cells = <0x02>;
					phandle = <0x31>;
					qcom,qmi-dev-name = "cpuv_restriction_cold";
				};
			};

			modem {
				qcom,instance-id = <0x00>;

				modem_current {
					#cooling-cells = <0x02>;
					phandle = <0x1d1>;
					qcom,qmi-dev-name = "modem_current";
				};

				modem_pa {
					#cooling-cells = <0x02>;
					phandle = <0x24>;
					qcom,qmi-dev-name = "pa";
				};

				modem_proc {
					#cooling-cells = <0x02>;
					phandle = <0x23>;
					qcom,qmi-dev-name = "modem";
				};

				modem_skin {
					#cooling-cells = <0x02>;
					phandle = <0x1d2>;
					qcom,qmi-dev-name = "modem_skin";
				};

				modem_vdd {
					#cooling-cells = <0x02>;
					phandle = <0x30>;
					qcom,qmi-dev-name = "cpuv_restriction_cold";
				};

				modem_wlan {
					#cooling-cells = <0x02>;
					phandle = <0x1d3>;
					qcom,qmi-dev-name = "wlan";
				};
			};
		};

		qrng@4453000 {
			clock-names = "km_clk_src";
			clocks = <0x0a 0x4e>;
			compatible = "qcom,msm-rng";
			phandle = <0x194>;
			qcom,msm-bus,name = "msm-rng-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x345 0x00 0x00 0x01 0x345 0x00 0x493e0>;
			qcom,msm-rng-hwkm-clk;
			qcom,no-qrng-config;
			reg = <0x4453000 0x1000>;
		};

		qseecom@61800000 {
			clock-names = "core_clk_src\0core_clk\0iface_clk\0bus_clk";
			clocks = <0x0a 0x86 0x0a 0x86 0x0a 0x86 0x0a 0x86>;
			compatible = "qcom,qseecom";
			memory-region = <0x0b>;
			phandle = <0x191>;
			qcom,appsbl-qseecom-support;
			qcom,ce-opp-freq = <0xb71b000>;
			qcom,commonlib64-loaded-by-uefi;
			qcom,disk-encrypt-pipe-pair = <0x02>;
			qcom,fde-key-size;
			qcom,hlos-ce-hw-instance = <0x00>;
			qcom,hlos-num-ce-hw-instances = <0x01>;
			qcom,msm-bus,name = "qseecom-noc";
			qcom,msm-bus,num-cases = <0x04>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x00 0x00 0x37 0x200 0x30d40 0x61a80 0x37 0x200 0x493e0 0xc3500 0x37 0x200 0x61a80 0xf4240>;
			qcom,qsee-ce-hw-instance = <0x00>;
			qcom,qsee-reentrancy-support = <0x02>;
			qcom,support-fde;
			reg = <0x61800000 0x2100000>;
			reg-names = "secapp-region";
		};

		qusb@1613000 {
			clock-names = "ref_clk_src\0cfg_ahb_clk";
			clocks = <0x0a 0x88 0x0d 0x11>;
			compatible = "qcom,qusb2phy";
			phandle = <0x11f>;
			phy_type = "utmi";
			qcom,major-rev = <0x01>;
			qcom,phy-clk-scheme = "cmos";
			qcom,qusb-phy-init-seq = <0xf8 0x80 0xb3 0x84 0x83 0x88 0xc0 0x8c 0x30 0x08 0x79 0x0c 0x21 0x10 0x14 0x9c 0x80 0x04 0x9f 0x1c 0x00 0x18>;
			qcom,tune2-efuse-bit-pos = <0x19>;
			qcom,tune2-efuse-num-bits = <0x04>;
			qcom,vdd-voltage-level = <0x00 0xe1d48 0xecd10>;
			reg = <0x1613000 0x180 0x3cb250 0x04 0x1b40258 0x04 0x1612000 0x04>;
			reg-names = "qusb_phy_base\0tcsr_clamp_dig_n_1p8\0tune2_efuse_addr\0eud_enable_reg";
			reset-names = "phy_reset";
			resets = <0x0d 0x0e>;
			vdd-supply = <0x121>;
			vdda18-supply = <0x54>;
			vdda33-supply = <0x122>;
		};

		replicator@8046000 {
			arm,primecell-periphid = <0xbb909>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-replicator-qdss";
			phandle = <0x1f8>;
			reg = <0x8046000 0x1000>;
			reg-names = "replicator-base";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						phandle = <0xa2>;
						remote-endpoint = <0x9f>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						phandle = <0x9d>;
						remote-endpoint = <0xa0>;
						slave-mode;
					};
				};
			};
		};

		restart@440b000 {
			compatible = "qcom,pshold";
			reg = <0x440b000 0x04 0x3d3000 0x04>;
			reg-names = "pshold-base\0tcsr-boot-misc-detect";
		};

		rpm-glink {
			compatible = "qcom,glink-rpm";
			interrupts = <0x00 0xc2 0x01>;
			mboxes = <0x45 0x00>;
			qcom,rpm-msg-ram = <0x44>;

			qcom,rpm_glink_ssr {
				qcom,glink-channels = "glink_ssr";
				qcom,notify-edges = <0x46 0x47>;
			};
		};

		sdhci@4744000 {
			clock-names = "iface_clk\0core_clk\0ice_core_clk";
			clocks = <0x0d 0x76 0x0d 0x77 0x0d 0x79>;
			compatible = "qcom,sdhci-msm-v5\0qcom,sdhci-msm-cqe";
			interrupt-names = "hc_irq\0pwr_irq";
			interrupts = <0x00 0x15c 0x04 0x00 0x160 0x04>;
			phandle = <0x1b2>;
			qcom,bus-bw-vectors-bps = <0x00 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0x17d78400 0xffffffff>;
			qcom,bus-speed-mode = "HS400_1p8v\0HS200_1p8v\0DDR_1p8v";
			qcom,bus-width = <0x08>;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xb71b000 0x16e36000>;
			qcom,devfreq,freq-table = <0x2faf080 0xbebc200>;
			qcom,dll-hsr-list = <0xf642c 0x00 0x00 0x10800 0x80040868>;
			qcom,ice-clk-rates = <0x11e1a300 0x5f5e100>;
			qcom,large-address-bus;
			qcom,msm-bus,name = "sdhc1";
			qcom,msm-bus,num-cases = <0x09>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x4e 0x200 0x00 0x00 0x01 0x25e 0x00 0x00 0x4e 0x200 0x416 0x640 0x01 0x25e 0x640 0x640 0x4e 0x200 0x5000 0x13880 0x01 0x25e 0x13880 0x13880 0x4e 0x200 0x6400 0x3d090 0x01 0x25e 0xc350 0x208c8 0x4e 0x200 0xc800 0x3d090 0x01 0x25e 0xfde8 0x208c8 0x4e 0x200 0x19000 0x3d090 0x01 0x25e 0xfde8 0x208c8 0x4e 0x200 0x32000 0xc3500 0x01 0x25e 0x30d40 0x493e0 0x4e 0x200 0x32000 0xc3500 0x01 0x25e 0x30d40 0x493e0 0x4e 0x200 0x146cc2 0x3e8000 0x01 0x25e 0x146cc2 0x3e8000>;
			qcom,nonremovable;
			qcom,pm-qos-cmdq-latency-us = <0x2b 0x2b>;
			qcom,pm-qos-cpu-groups = <0x0f>;
			qcom,pm-qos-irq-latency = <0x2b 0x2b>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-legacy-latency-us = <0x2b 0x2b>;
			qcom,scaling-lower-bus-speed-mode = "DDR52";
			reg = <0x4744000 0x1000 0x4745000 0x1000 0x4748000 0x8000>;
			reg-names = "hc_mem\0cqhci_mem\0cqhci_ice";
			reset-names = "core_reset";
			resets = <0x0d 0x07>;
			status = "disabled";
		};

		sdhci@4784000 {
			clock-names = "iface_clk\0core_clk";
			clocks = <0x0d 0x7b 0x0d 0x7c>;
			compatible = "qcom,sdhci-msm-v5";
			interrupt-names = "hc_irq\0pwr_irq";
			interrupts = <0x00 0x15e 0x04 0x00 0x161 0x04>;
			phandle = <0x1b3>;
			qcom,bus-bw-vectors-bps = <0x00 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0xffffffff>;
			qcom,bus-speed-mode = "SDR12\0SDR25\0SDR50\0DDR50\0SDR104";
			qcom,bus-width = <0x04>;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xc0a4680>;
			qcom,devfreq,freq-table = <0x2faf080 0xc0a4680>;
			qcom,dll-hsr-list = <0x7642c 0x00 0x00 0x10800 0x80040868>;
			qcom,large-address-bus;
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x08>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x51 0x200 0x00 0x00 0x01 0x260 0x00 0x00 0x51 0x200 0x416 0xc80 0x01 0x260 0x640 0x640 0x51 0x200 0xcc3e 0x3d090 0x01 0x260 0x13880 0x208c8 0x51 0x200 0xff50 0x3d090 0x01 0x260 0x186a0 0x208c8 0x51 0x200 0x1fe9e 0x3d090 0x01 0x260 0x208c8 0x208c8 0x51 0x200 0x3fd3e 0x3d090 0x01 0x260 0x249f0 0x208c8 0x51 0x200 0x3fd3e 0xc3500 0x01 0x260 0x493e0 0x493e0 0x51 0x200 0x146cc2 0x3e8000 0x01 0x260 0x146cc2 0x3e8000>;
			qcom,pm-qos-cpu-groups = <0x0f>;
			qcom,pm-qos-irq-latency = <0x2b 0x2b>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-legacy-latency-us = <0x2b 0x2b>;
			reg = <0x4784000 0x1000>;
			reg-names = "hc_mem";
			status = "disabled";
		};

		slim@a5c0000 {
			cell-index = <0x01>;
			compatible = "qcom,slim-ngd";
			interrupt-names = "slimbus_irq\0slimbus_bam_irq";
			interrupts = <0x00 0x11b 0x04 0x00 0x11c 0x04>;
			phandle = <0x189>;
			qcom,apps-ch-pipes = <0x00>;
			qcom,ea-pc = <0x360>;
			reg = <0xa5c0000 0x2c000 0xa584000 0x20000 0xa66e000 0x2000>;
			reg-names = "slimbus_physical\0slimbus_bam_physical\0slimbus_lpass_mem";
			status = "ok";

			wcn3990 {
				compatible = "qcom,btfmslim_slave";
				elemental-addr = [00 01 20 02 17 02];
				phandle = <0x18a>;
				qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
				qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
			};
		};

		smcinvoke@61800000 {
			compatible = "qcom,smcinvoke";
			phandle = <0x192>;
			reg = <0x61800000 0x2100000>;
			reg-names = "secapp-region";
		};

		spi@4a80000 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x0d 0x68 0x0d 0x74 0x0d 0x75>;
			compatible = "qcom,spi-geni";
			dma-names = "tx\0rx";
			dmas = <0xaf 0x00 0x00 0x01 0x40 0x00 0xaf 0x01 0x00 0x01 0x40 0x00>;
			interrupts = <0x00 0x147 0x04>;
			phandle = <0x25e>;
			pinctrl-0 = <0xb0>;
			pinctrl-1 = <0xb1>;
			pinctrl-names = "default\0sleep";
			qcom,wrapper-core = <0xac>;
			reg = <0x4a80000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@4a84000 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x0d 0x6a 0x0d 0x74 0x0d 0x75>;
			compatible = "qcom,spi-geni";
			dma-names = "tx\0rx";
			dmas = <0xaf 0x00 0x01 0x01 0x40 0x00 0xaf 0x01 0x01 0x01 0x40 0x00>;
			interrupts = <0x00 0x148 0x04>;
			phandle = <0x26c>;
			pinctrl-0 = <0xb9>;
			pinctrl-1 = <0xba>;
			pinctrl-names = "default\0sleep";
			qcom,wrapper-core = <0xac>;
			reg = <0x4a84000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@4a88000 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x0d 0x6c 0x0d 0x74 0x0d 0x75>;
			compatible = "qcom,spi-geni";
			dma-names = "tx\0rx";
			dmas = <0xaf 0x00 0x02 0x01 0x40 0x00 0xaf 0x01 0x02 0x01 0x40 0x00>;
			interrupts = <0x00 0x149 0x04>;
			phandle = <0x26e>;
			pinctrl-0 = <0xbd>;
			pinctrl-1 = <0xbe>;
			pinctrl-names = "default\0sleep";
			qcom,wrapper-core = <0xac>;
			reg = <0x4a88000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@4a94000 {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x0d 0x72 0x0d 0x74 0x0d 0x75>;
			compatible = "qcom,spi-geni";
			dma-names = "tx\0rx";
			dmas = <0xaf 0x00 0x05 0x01 0x40 0x00 0xaf 0x01 0x05 0x01 0x40 0x00>;
			interrupts = <0x00 0x14c 0x04>;
			phandle = <0x271>;
			pinctrl-0 = <0xc6>;
			pinctrl-1 = <0xc7>;
			pinctrl-names = "default\0sleep";
			qcom,wrapper-core = <0xac>;
			reg = <0x4a94000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		ssphy@1615000 {
			clock-names = "aux_clk\0pipe_clk\0ref_clk_src\0ref_clk\0cfg_ahb_clk";
			clocks = <0x0d 0x88 0x0d 0x89 0x0a 0x88 0x0d 0x86 0x0d 0x11>;
			compatible = "qcom,usb-ssphy-qmp-usb3-or-dp";
			core-supply = <0x54>;
			phandle = <0x120>;
			qcom,core-voltage-level = <0x00 0x1b7740 0x1b7740>;
			qcom,qmp-phy-init-seq = <0xac 0x14 0x00 0x34 0x08 0x00 0x174 0x30 0x00 0x3c 0x06 0x00 0xb4 0x00 0x00 0xb8 0x08 0x00 0x70 0x0f 0x00 0x19c 0x01 0x00 0x178 0x00 0x00 0xd0 0x82 0x00 0xdc 0x55 0x00 0xe0 0x55 0x00 0xe4 0x03 0x00 0x78 0x0b 0x00 0x84 0x16 0x00 0x90 0x28 0x00 0x108 0x80 0x00 0x10c 0x00 0x00 0x184 0x0a 0x00 0x4c 0x15 0x00 0x50 0x34 0x00 0x54 0x00 0x00 0xc8 0x00 0x00 0x18c 0x00 0x00 0xcc 0x00 0x00 0x128 0x00 0x00 0x0c 0x0a 0x00 0x10 0x01 0x00 0x1c 0x31 0x00 0x20 0x01 0x00 0x14 0x00 0x00 0x18 0x00 0x00 0x24 0xde 0x00 0x28 0x07 0x00 0x48 0x0f 0x00 0x194 0x06 0x00 0x100 0x80 0x00 0xa8 0x01 0x00 0x430 0x0b 0x00 0x830 0x0b 0x00 0x444 0x00 0x00 0x844 0x00 0x00 0x43c 0x00 0x00 0x83c 0x00 0x00 0x440 0x00 0x00 0x840 0x00 0x00 0x408 0x0a 0x00 0x808 0x0a 0x00 0x414 0x06 0x00 0x814 0x06 0x00 0x434 0x75 0x00 0x834 0x75 0x00 0x4d4 0x02 0x00 0x8d4 0x02 0x00 0x4d8 0x4e 0x00 0x8d8 0x4e 0x00 0x4dc 0x18 0x00 0x8dc 0x18 0x00 0x4f8 0x77 0x00 0x8f8 0x77 0x00 0x4fc 0x80 0x00 0x8fc 0x80 0x00 0x4c0 0x0a 0x00 0x8c0 0x0a 0x00 0x504 0x03 0x00 0x904 0x03 0x00 0x50c 0x16 0x00 0x90c 0x16 0x00 0x500 0x00 0x00 0x900 0x00 0x00 0x564 0x00 0x00 0x964 0x00 0x00 0x260 0x10 0x00 0x660 0x10 0x00 0x2a4 0x12 0x00 0x6a4 0x12 0x00 0x28c 0xc6 0x00 0x68c 0xc6 0x00 0x244 0x00 0x00 0x644 0x00 0x00 0x248 0x00 0x00 0x648 0x00 0x00 0xc0c 0x9f 0x00 0xc24 0x17 0x00 0xc28 0x0f 0x00 0xcc8 0x83 0x00 0xcc4 0x02 0x00 0xccc 0x09 0x00 0xcd0 0xa2 0x00 0xcd4 0x85 0x00 0xc80 0xd1 0x00 0xc84 0x1f 0x00 0xc88 0x47 0x00 0xcb8 0x75 0x00 0xcbc 0x13 0x00 0xcb0 0x86 0x00 0xca0 0x04 0x00 0xc8c 0x44 0x00 0xc70 0xe7 0x00 0xc74 0x03 0x00 0xc78 0x40 0x00 0xc7c 0x00 0x00 0xdd8 0x88 0x00 0xffffffff 0xffffffff 0x00>;
			qcom,qmp-phy-reg-offset = <0xd74 0xcd8 0xcdc 0xc04 0xc00 0xc08 0xa00>;
			qcom,vdd-voltage-level = <0x00 0xe1d48 0xecd10>;
			reg = <0x1615000 0x1000 0x3cb244 0x04>;
			reg-names = "qmp_phy_base\0vls_clamp_reg";
			reset-names = "phy_reset\0phy_phy_reset";
			resets = <0x0d 0x0f 0x0d 0x10>;
			vdd-supply = <0x121>;
		};

		ssusb@4e00000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			USB3_GDSC-supply = <0x11e>;
			clock-names = "core_clk\0iface_clk\0bus_aggr_clk\0xo\0sleep_clk\0utmi_clk";
			clocks = <0x0d 0x80 0x0d 0x7f 0x0d 0x40 0x0d 0x86 0x0d 0x85 0x0d 0x82>;
			compatible = "qcom,dwc-usb3-msm";
			dpdm-supply = <0x11f>;
			interrupt-names = "pwr_event_irq\0ss_phy_irq\0hs_phy_irq";
			interrupts = <0x00 0x12e 0x04 0x00 0x1a6 0x04 0x00 0x104 0x04>;
			iommus = <0x0c 0x120 0x00>;
			phandle = <0x319>;
			qcom,core-clk-rate = <0x7f28155>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x5328>;
			qcom,gsi-disable-io-coherency;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,iommu-dma = "atomic";
			qcom,iommu-dma-addr-pool = <0x50000000 0x60000000>;
			qcom,msm-bus,name = "usb0";
			qcom,msm-bus,num-cases = <0x04>;
			qcom,msm-bus,num-paths = <0x03>;
			qcom,msm-bus,vectors-KBps = <0x3d 0x200 0x00 0x00 0x3d 0x2a4 0x00 0x00 0x01 0x247 0x00 0x00 0x3d 0x200 0xf4240 0x17a6b0 0x3d 0x2a4 0x00 0x960 0x01 0x247 0x00 0x9c40 0x3d 0x200 0x3a980 0xaae60 0x3d 0x2a4 0x00 0x960 0x01 0x247 0x00 0x9c40 0x3d 0x200 0x01 0x01 0x3d 0x2a4 0x01 0x01 0x01 0x247 0x01 0x01>;
			qcom,num-gsi-evt-buffs = <0x03>;
			ranges;
			reg = <0x4e00000 0x100000>;
			reg-names = "core_base";
			reset-names = "core_reset";
			resets = <0x0d 0x09>;

			dwc3@4e00000 {
				compatible = "snps,dwc3";
				dr_mode = "otg";
				interrupt-parent = <0x09>;
				interrupts = <0x00 0xff 0x04>;
				linux,sysdev_is_parent;
				maximum-speed = "super-speed";
				reg = <0x4e00000 0xcd00>;
				snps,dis_enblslpm_quirk;
				snps,dis_u2_susphy_quirk;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [10];
				snps,usb3_lpm_capable;
				tx-fifo-resize;
				usb-core-id = <0x00>;
				usb-phy = <0x11f 0x120>;
			};

			qcom,usbbam@0x04f04000 {
				compatible = "qcom,usb-bam-msm";
				interrupts = <0x00 0xfd 0x04>;
				qcom,disable-clk-gating;
				qcom,reset-bam-on-connect;
				qcom,usb-bam-fifo-baseaddr = <0xc121000>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,usb-bam-num-pipes = <0x04>;
				qcom,usb-bam-override-threshold = <0x4001>;
				reg = <0x4f04000 0x17000>;

				qcom,pipe0 {
					label = "ssusb-qdss-in-0";
					qcom,data-fifo-offset = <0x00>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
					qcom,dir = <0x01>;
					qcom,dst-bam-pipe-index = <0x00>;
					qcom,peer-bam = <0x00>;
					qcom,peer-bam-physical-address = <0x8064000>;
					qcom,pipe-num = <0x00>;
					qcom,src-bam-pipe-index = <0x00>;
					qcom,usb-bam-mem-type = <0x02>;
				};
			};
		};

		stm@8002000 {
			arm,primecell-periphid = <0xbb962>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-stm";
			phandle = <0x1d6>;
			reg = <0x8002000 0x1000 0xe280000 0x180000>;
			reg-names = "stm-base\0stm-stimulus-base";

			port {

				endpoint {
					phandle = <0x93>;
					remote-endpoint = <0x5c>;
				};
			};
		};

		suspendable-ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x1b7>;

			opp-0 {
				opp-hz = <0x00 0x00>;
				opp-supported-hw = <0xa0>;
			};

			opp-1017 {
				opp-hz = <0x00 0x1e4f>;
				opp-supported-hw = <0x80>;
			};

			opp-1353 {
				opp-hz = <0x00 0x2852>;
				opp-supported-hw = <0x80>;
			};

			opp-1555 {
				opp-hz = <0x00 0x2e57>;
				opp-supported-hw = <0x80>;
			};

			opp-1804 {
				opp-hz = <0x00 0x35c3>;
				opp-supported-hw = <0x80>;
			};

			opp-200 {
				opp-hz = <0x00 0x5f5>;
				opp-supported-hw = <0xa0>;
			};

			opp-300 {
				opp-hz = <0x00 0x8f0>;
				opp-supported-hw = <0xa0>;
			};

			opp-451 {
				opp-hz = <0x00 0xd70>;
				opp-supported-hw = <0xa0>;
			};

			opp-547 {
				opp-hz = <0x00 0x104d>;
				opp-supported-hw = <0xa0>;
			};

			opp-681 {
				opp-hz = <0x00 0x144b>;
				opp-supported-hw = <0xa0>;
			};

			opp-768 {
				opp-hz = <0x00 0x16e3>;
				opp-supported-hw = <0xa0>;
			};

			opp-931 {
				opp-hz = <0x00 0x1bbe>;
				opp-supported-hw = <0x20>;
			};
		};

		syscon@00340000 {
			compatible = "syscon";
			phandle = <0x40>;
			reg = <0x340000 0x20000>;
		};

		syscon@447d200 {
			compatible = "syscon";
			phandle = <0x3a>;
			reg = <0x447d200 0x100>;
		};

		syscon@5991008 {
			compatible = "syscon";
			phandle = <0xa8>;
			reg = <0x5991008 0x04>;
		};

		syscon@5991508 {
			compatible = "syscon";
			phandle = <0xa9>;
			reg = <0x5991508 0x04>;
		};

		syscon@5991540 {
			compatible = "syscon";
			phandle = <0xa7>;
			reg = <0x5991540 0x04>;
		};

		syscon@f11101c {
			compatible = "syscon";
			phandle = <0x3b>;
			reg = <0xf11101c 0x04>;
		};

		tgu@9900000 {
			arm,primecell-periphid = <0x3b999>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tgu-apss";
			interrupts = <0x00 0x35 0x01 0x00 0x36 0x01 0x00 0x37 0x01 0x00 0x38 0x01>;
			phandle = <0x1d4>;
			reg = <0x9900000 0x1000>;
			reg-names = "tgu-base";
			tgu-conditions = <0x04>;
			tgu-regs = <0x08>;
			tgu-steps = <0x03>;
			tgu-timer-counters = <0x08>;
		};

		thermal-zones {
			phandle = <0x19f>;

			camera-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1c 0x09>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			chg-skin-therm-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1d 0x54>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			conn-therm-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1d 0x55>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpuss-0-step {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x1c 0x03>;
				wake-capable-sensor;

				cooling-maps {

					cpu0_cdev {
						cooling-device = <0x26 0x01 0x01>;
						trip = <0x25>;
					};

					cpu2_cdev {
						cooling-device = <0x27 0x01 0x01>;
						trip = <0x25>;
					};
				};

				trips {

					cpu-0-2-config {
						hysteresis = <0x2710>;
						phandle = <0x25>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpuss-0-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1c 0x03>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpuss-1-step {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x1c 0x04>;
				wake-capable-sensor;

				cooling-maps {

					cpu1_cdev {
						cooling-device = <0x29 0x01 0x01>;
						trip = <0x28>;
					};

					cpu3_cdev {
						cooling-device = <0x2a 0x01 0x01>;
						trip = <0x28>;
					};
				};

				trips {

					cpu-1-3-config {
						hysteresis = <0x2710>;
						phandle = <0x28>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpuss-1-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1c 0x04>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			gpu-step {
				polling-delay = <0x00>;
				polling-delay-passive = <0x0a>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x1c 0x07>;
				wake-capable-sensor;

				cooling-maps {

					cxip-cdev {
						cooling-device = <0x1f 0x01 0x01>;
						trip = <0x1e>;
					};

					gpu-cx-cdev0 {
						cooling-device = <0x21 0xfffffffe 0xfffffffe>;
						trip = <0x22>;
					};

					gpu-cx-cdev1 {
						cooling-device = <0x23 0x03 0x03>;
						trip = <0x22>;
					};

					gpu-cx-cdev2 {
						cooling-device = <0x24 0x03 0x03>;
						trip = <0x22>;
					};

					gpu_cdev {
						cooling-device = <0x21 0xffffffff 0xffffffff>;
						trip = <0x20>;
					};
				};

				trips {

					gpu-cx-mon {
						hysteresis = <0x1388>;
						phandle = <0x22>;
						temperature = <0x186a0>;
						type = "passive";
					};

					gpu-cxip-trip {
						hysteresis = <0x4e20>;
						phandle = <0x1e>;
						temperature = <0x17318>;
						type = "passive";
					};

					gpu-trip {
						hysteresis = <0x00>;
						phandle = <0x20>;
						temperature = <0x17318>;
						type = "passive";
					};
				};
			};

			gpu-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1c 0x07>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			hm-center-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1c 0x08>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			mapss-lowc {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x1c 0x00>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					lmh_cpu_cdev {
						cooling-device = <0x33 0x01 0x01>;
						trip = <0x32>;
					};
				};

				trips {

					mapss-cap-trip {
						hysteresis = <0x1388>;
						phandle = <0x32>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			mapss-lowf {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0x1c 0x00>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					adsp_vdd_cdev {
						cooling-device = <0x31 0x00 0x00>;
						trip = <0x2d>;
					};

					cx_vdd_cdev {
						cooling-device = <0x2e 0x00 0x00>;
						trip = <0x2d>;
					};

					modem_vdd_cdev {
						cooling-device = <0x30 0x00 0x00>;
						trip = <0x2d>;
					};

					mx_vdd_cdev {
						cooling-device = <0x2f 0x00 0x00>;
						trip = <0x2d>;
					};
				};

				trips {

					mapss-trip {
						hysteresis = <0x1388>;
						phandle = <0x2d>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			mapss-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1c 0x00>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			mdm-0-step {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x1c 0x05>;
				wake-capable-sensor;

				cooling-maps {

					mdm0-cx-cdev0 {
						cooling-device = <0x21 0xfffffffe 0xfffffffe>;
						trip = <0x2b>;
					};

					mdm0-cx-cdev1 {
						cooling-device = <0x23 0x03 0x03>;
						trip = <0x2b>;
					};

					mdm0-cx-cdev2 {
						cooling-device = <0x24 0x03 0x03>;
						trip = <0x2b>;
					};
				};

				trips {

					mdm0-cx-mon {
						hysteresis = <0x1388>;
						phandle = <0x2b>;
						temperature = <0x186a0>;
						type = "passive";
					};
				};
			};

			mdm-0-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1c 0x05>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			mdm-1-step {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x1c 0x06>;
				wake-capable-sensor;

				cooling-maps {

					mdm1-cx-cdev0 {
						cooling-device = <0x21 0xfffffffe 0xfffffffe>;
						trip = <0x2c>;
					};

					mdm1-cx-cdev1 {
						cooling-device = <0x23 0x03 0x03>;
						trip = <0x2c>;
					};

					mdm1-cx-cdev2 {
						cooling-device = <0x24 0x03 0x03>;
						trip = <0x2c>;
					};
				};

				trips {

					mdm1-cx-mon {
						hysteresis = <0x1388>;
						phandle = <0x2c>;
						temperature = <0x186a0>;
						type = "passive";
					};
				};
			};

			mdm-1-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1c 0x06>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			msm-therm-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1d 0x4f>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pa-therm-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1d 0x4d>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pm2250-tz {
				polling-delay = <0x00>;
				polling-delay-passive = <0x64>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x1a>;
				wake-capable-sensor;

				trips {

					trip0 {
						hysteresis = <0x00>;
						phandle = <0x1a0>;
						temperature = <0x17318>;
						type = "passive";
					};

					trip1 {
						hysteresis = <0x00>;
						phandle = <0x1a1>;
						temperature = <0x1c138>;
						type = "passive";
					};

					trip2 {
						hysteresis = <0x00>;
						temperature = <0x23668>;
						type = "passive";
					};
				};
			};

			quiet-therm-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1d 0x4e>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			s3-die-temp-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1d 0x99>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			soc {
				polling-delay = <0x00>;
				polling-delay-passive = <0x64>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x1b>;
				tracks-low;
				wake-capable-sensor;

				trips {

					low-soc {
						hysteresis = <0x00>;
						phandle = <0x1a2>;
						temperature = <0x0a>;
						type = "passive";
					};
				};
			};

			video-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1c 0x01>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			wlan-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1c 0x02>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			xo-therm-usr {
				polling-delay = <0x00>;
				polling-delay-passive = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x1d 0x4c>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};
		};

		timer {
			clock-frequency = <0x124f800>;
			compatible = "arm,armv8-timer";
			interrupts = <0x01 0x01 0xf08 0x01 0x02 0xf08 0x01 0x03 0xf08 0x01 0x00 0xf08>;
		};

		timer@f120000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			clock-frequency = <0x124f800>;
			compatible = "arm,armv7-timer-mem";
			ranges;
			reg = <0xf120000 0x1000>;

			frame@f121000 {
				frame-number = <0x00>;
				interrupts = <0x00 0x08 0x04 0x00 0x07 0x04>;
				reg = <0xf121000 0x1000 0xf122000 0x1000>;
			};

			frame@f123000 {
				frame-number = <0x01>;
				interrupts = <0x00 0x09 0x04>;
				reg = <0xf123000 0x1000>;
				status = "disabled";
			};

			frame@f124000 {
				frame-number = <0x02>;
				interrupts = <0x00 0x0a 0x04>;
				reg = <0xf124000 0x1000>;
				status = "disabled";
			};

			frame@f125000 {
				frame-number = <0x03>;
				interrupts = <0x00 0x0b 0x04>;
				reg = <0xf125000 0x1000>;
				status = "disabled";
			};

			frame@f126000 {
				frame-number = <0x04>;
				interrupts = <0x00 0x0c 0x04>;
				reg = <0xf126000 0x1000>;
				status = "disabled";
			};

			frame@f127000 {
				frame-number = <0x05>;
				interrupts = <0x00 0x0d 0x04>;
				reg = <0xf127000 0x1000>;
				status = "disabled";
			};

			frame@f128000 {
				frame-number = <0x06>;
				interrupts = <0x00 0x0e 0x04>;
				reg = <0xf128000 0x1000>;
				status = "disabled";
			};
		};

		tmc@8047000 {
			arm,primecell-periphid = <0xbb961>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tmc-etf";
			phandle = <0x1f7>;
			reg = <0x8047000 0x1000>;
			reg-names = "tmc-base";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						phandle = <0xa0>;
						remote-endpoint = <0x9d>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						phandle = <0x9a>;
						remote-endpoint = <0x9e>;
						slave-mode;
					};
				};
			};
		};

		tmc@8048000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			arm,buffer-size = <0x400000>;
			arm,primecell-periphid = <0xbb961>;
			arm,scatter-gather;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-csr = <0x5b>;
			coresight-ctis = <0xa1>;
			coresight-name = "coresight-tmc-etr";
			interrupt-names = "byte-cntr-irq";
			interrupts = <0x00 0x1ad 0x01>;
			iommus = <0x0c 0x180 0x00 0x0c 0x160 0x00>;
			phandle = <0x1f9>;
			ranges;
			reg = <0x8048000 0x1000 0x8064000 0x15000>;
			reg-names = "tmc-base\0bam-base";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						phandle = <0x9f>;
						remote-endpoint = <0xa2>;
						slave-mode;
					};
				};
			};
		};

		tpd@9830000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-actpm";
			phandle = <0x1e9>;
			reg = <0x9830000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x7b>;
					remote-endpoint = <0x6f>;
				};
			};
		};

		tpda@8004000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda";
			phandle = <0x1f2>;
			qcom,cmb-elem-size = <0x07 0x20 0x08 0x20 0x0a 0x20 0x0f 0x40>;
			qcom,dsb-elem-size = <0x00 0x20 0x01 0x20 0x05 0x20 0x0c 0x20 0x0d 0x20 0x0f 0x20>;
			qcom,tpda-atid = <0x41>;
			reg = <0x8004000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						phandle = <0x8e>;
						remote-endpoint = <0x84>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						phandle = <0x5d>;
						remote-endpoint = <0x85>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						phandle = <0x82>;
						remote-endpoint = <0x86>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x07>;

					endpoint {
						phandle = <0x62>;
						remote-endpoint = <0x87>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x08>;

					endpoint {
						phandle = <0x63>;
						remote-endpoint = <0x88>;
						slave-mode;
					};
				};

				port@5 {
					reg = <0x0a>;

					endpoint {
						phandle = <0x64>;
						remote-endpoint = <0x89>;
						slave-mode;
					};
				};

				port@6 {
					reg = <0x0c>;

					endpoint {
						phandle = <0x65>;
						remote-endpoint = <0x8a>;
						slave-mode;
					};
				};

				port@7 {
					reg = <0x0d>;

					endpoint {
						phandle = <0x66>;
						remote-endpoint = <0x8b>;
						slave-mode;
					};
				};

				port@8 {
					reg = <0x0f>;

					endpoint {
						phandle = <0x67>;
						remote-endpoint = <0x8c>;
						slave-mode;
					};
				};
			};
		};

		tpda@8a04000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-mapss";
			phandle = <0x1f0>;
			qcom,cmb-elem-size = <0x00 0x20>;
			qcom,dsb-elem-size = <0x00 0x20>;
			qcom,tpda-atid = <0x4c>;
			reg = <0x8a04000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						phandle = <0x95>;
						remote-endpoint = <0x80>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						phandle = <0x68>;
						remote-endpoint = <0x81>;
						slave-mode;
					};
				};
			};
		};

		tpda@9832000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-actpm";
			phandle = <0x1ed>;
			qcom,cmb-elem-size = <0x00 0x20>;
			qcom,tpda-atid = <0x4d>;
			reg = <0x9832000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						phandle = <0x77>;
						remote-endpoint = <0x7a>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						phandle = <0x6f>;
						remote-endpoint = <0x7b>;
						slave-mode;
					};
				};
			};
		};

		tpda@9862000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-apss";
			phandle = <0x1ee>;
			qcom,dsb-elem-size = <0x00 0x20>;
			qcom,tpda-atid = <0x42>;
			reg = <0x9862000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						phandle = <0x79>;
						remote-endpoint = <0x7c>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						phandle = <0x71>;
						remote-endpoint = <0x7d>;
						slave-mode;
					};
				};
			};
		};

		tpda@98c0000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-llm-silver";
			phandle = <0x1ef>;
			qcom,cmb-elem-size = <0x00 0x20>;
			qcom,tpda-atid = <0x48>;
			reg = <0x98c0000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						phandle = <0x78>;
						remote-endpoint = <0x7e>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						phandle = <0x70>;
						remote-endpoint = <0x7f>;
						slave-mode;
					};
				};
			};
		};

		tpdm@8840000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-vsense";
			phandle = <0x1dc>;
			reg = <0x8840000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x87>;
					remote-endpoint = <0x62>;
				};
			};
		};

		tpdm@884c000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-prng";
			phandle = <0x1de>;
			reg = <0x884c000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x89>;
					remote-endpoint = <0x64>;
				};
			};
		};

		tpdm@8850000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-pimem";
			phandle = <0x1e1>;
			reg = <0x8850000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x8c>;
					remote-endpoint = <0x67>;
				};
			};
		};

		tpdm@8870000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dcc";
			phandle = <0x1dd>;
			qcom,hw-enable-check;
			reg = <0x8870000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x88>;
					remote-endpoint = <0x63>;
				};
			};
		};

		tpdm@8940000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-gpu";
			phandle = <0x1d8>;
			reg = <0x8940000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			port {

				endpoint {
					phandle = <0x83>;
					remote-endpoint = <0x5e>;
				};
			};
		};

		tpdm@899c000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-wcss";
			phandle = <0x1e3>;
			qcom,dummy-source;

			port {

				endpoint {
					phandle = <0x97>;
					remote-endpoint = <0x69>;
				};
			};
		};

		tpdm@89d0000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-qm";
			phandle = <0x1df>;
			reg = <0x89d0000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x8a>;
					remote-endpoint = <0x65>;
				};
			};
		};

		tpdm@8a01000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-mapss";
			phandle = <0x1e2>;
			reg = <0x8a01000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x81>;
					remote-endpoint = <0x68>;
				};
			};
		};

		tpdm@8a26000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-lpass-lpi";
			phandle = <0x1db>;
			qcom,dummy-source;

			port {

				endpoint {
					phandle = <0x8f>;
					remote-endpoint = <0x61>;
				};
			};
		};

		tpdm@8a58000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-west";
			phandle = <0x1e0>;
			reg = <0x8a58000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x8b>;
					remote-endpoint = <0x66>;
				};
			};
		};

		tpdm@8b58000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-center";
			phandle = <0x1d7>;
			reg = <0x8b58000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x85>;
					remote-endpoint = <0x5d>;
				};
			};
		};

		tpdm@9860000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-apss";
			phandle = <0x1eb>;
			reg = <0x9860000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x7d>;
					remote-endpoint = <0x71>;
				};
			};
		};

		tpdm@98a0000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0x0a 0x08>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-llm-silver";
			phandle = <0x1ea>;
			reg = <0x98a0000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x7f>;
					remote-endpoint = <0x70>;
				};
			};
		};

		tsens@04410000 {
			#thermal-sensor-cells = <0x01>;
			compatible = "qcom,tsens24xx";
			interrupt-names = "tsens-upper-lower\0tsens-critical";
			interrupts = <0x00 0x113 0x00 0x00 0xbe 0x00>;
			phandle = <0x1c>;
			reg = <0x4410000 0x08 0x4411000 0x1ff>;
			reg-names = "tsens_srot_physical\0tsens_tm_physical";
		};

		tz-log@c125720 {
			compatible = "qcom,tz-log";
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x193>;
			qcom,hyplog-enabled;
			reg = <0xc125720 0x3000>;
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x0c 0x1cf 0x00>;
			qcom,iommu-dma = "disabled";
			qcom,usb-audio-intr-num = <0x02>;
			qcom,usb-audio-stream-id = <0x0f>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0x31a>;
		};

		wake-gic {
			#interrupt-cells = <0x03>;
			compatible = "qcom,mpm-gic-scuba\0qcom,mpm-gic";
			interrupt-controller;
			interrupt-parent = <0x09>;
			interrupts-extended = <0x01 0x00 0xc5 0x01>;
			phandle = <0x01>;
			qcom,num-mpm-irqs = <0x60>;
			reg = <0x45f01b8 0x1000 0xf111008 0x04>;
			reg-names = "vmpm\0ipc";
		};

		wake-gpio {
			#interrupt-cells = <0x02>;
			compatible = "qcom,mpm-gpio";
			interrupt-controller;
			interrupt-parent = <0x09>;
			phandle = <0xa3>;
		};
	};
};
