// Seed: 2946532065
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_14 = id_4;
  assign id_6  = 1;
  tri0 id_18 = 1, id_19;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input tri0 id_2,
    input wor id_3,
    output tri0 id_4,
    input wire id_5,
    input supply1 id_6,
    input wire id_7,
    output logic id_8,
    output tri0 id_9,
    input supply0 id_10,
    input tri1 id_11
);
  wire id_13;
  wand id_14;
  assign id_14 = 1;
  reg id_15;
  module_0 modCall_1 (
      id_14,
      id_13,
      id_13,
      id_14,
      id_13,
      id_14,
      id_14,
      id_13,
      id_14,
      id_13,
      id_14,
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_14
  );
  always_comb @(posedge 1 or id_7) begin : LABEL_0
    #1 id_8 <= id_15;
    id_8 = 1;
  end
endmodule
