<?xml version="1.0" encoding="UTF-8"?>
<EnsembleReport name="ed_synth" kind="ed_synth" version="1.0" fabric="QSYS">
 <!-- Format version 24.1 115 (Future versions may contain additional information.) -->
 <!-- 2024.07.03.17:31:37 -->
 <!-- A collection of modules and connections -->
 <parameter name="AUTO_GENERATION_ID">
  <type>java.lang.Integer</type>
  <value>0</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>GENERATION_ID</sysinfo_type>
 </parameter>
 <parameter name="AUTO_UNIQUE_ID">
  <type>java.lang.String</type>
  <value></value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>UNIQUE_ID</sysinfo_type>
 </parameter>
 <parameter name="AUTO_DEVICE_FAMILY">
  <type>java.lang.String</type>
  <value>Agilex 5</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
 </parameter>
 <parameter name="AUTO_DEVICE">
  <type>java.lang.String</type>
  <value>A5ED065BB32AE6SR0</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>DEVICE</sysinfo_type>
 </parameter>
 <parameter name="AUTO_DEVICE_SPEEDGRADE">
  <type>java.lang.String</type>
  <value>6</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>DEVICE_SPEEDGRADE</sysinfo_type>
 </parameter>
 <parameter name="AUTO_BOARD">
  <type>java.lang.String</type>
  <value>default</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>BOARD</sysinfo_type>
 </parameter>
 <parameter name="AUTO_AXIL_DRIVER_CLK_I_CLOCK_RATE">
  <type>java.lang.Long</type>
  <value>-1</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>CLOCK_RATE</sysinfo_type>
  <sysinfo_arg>axil_driver_clk_i</sysinfo_arg>
 </parameter>
 <parameter name="AUTO_AXIL_DRIVER_CLK_I_CLOCK_DOMAIN">
  <type>java.lang.Integer</type>
  <value>-1</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>CLOCK_DOMAIN</sysinfo_type>
  <sysinfo_arg>axil_driver_clk_i</sysinfo_arg>
 </parameter>
 <parameter name="AUTO_AXIL_DRIVER_CLK_I_RESET_DOMAIN">
  <type>java.lang.Integer</type>
  <value>-1</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>RESET_DOMAIN</sysinfo_type>
  <sysinfo_arg>axil_driver_clk_i</sysinfo_arg>
 </parameter>
 <parameter name="AUTO_REF_CLK_I_CLOCK_RATE">
  <type>java.lang.Long</type>
  <value>-1</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>CLOCK_RATE</sysinfo_type>
  <sysinfo_arg>ref_clk_i</sysinfo_arg>
 </parameter>
 <parameter name="AUTO_REF_CLK_I_CLOCK_DOMAIN">
  <type>java.lang.Integer</type>
  <value>-1</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>CLOCK_DOMAIN</sysinfo_type>
  <sysinfo_arg>ref_clk_i</sysinfo_arg>
 </parameter>
 <parameter name="AUTO_REF_CLK_I_RESET_DOMAIN">
  <type>java.lang.Integer</type>
  <value>-1</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>RESET_DOMAIN</sysinfo_type>
  <sysinfo_arg>ref_clk_i</sysinfo_arg>
 </parameter>
 <parameter name="AUTO_S0_AXIL_CLK_I_CLOCK_RATE">
  <type>java.lang.Long</type>
  <value>-1</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>CLOCK_RATE</sysinfo_type>
  <sysinfo_arg>s0_axil_clk_i</sysinfo_arg>
 </parameter>
 <parameter name="AUTO_S0_AXIL_CLK_I_CLOCK_DOMAIN">
  <type>java.lang.Integer</type>
  <value>-1</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>CLOCK_DOMAIN</sysinfo_type>
  <sysinfo_arg>s0_axil_clk_i</sysinfo_arg>
 </parameter>
 <parameter name="AUTO_S0_AXIL_CLK_I_RESET_DOMAIN">
  <type>java.lang.Integer</type>
  <value>-1</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>RESET_DOMAIN</sysinfo_type>
  <sysinfo_arg>s0_axil_clk_i</sysinfo_arg>
 </parameter>
 <parameter name="deviceFamily">
  <type>java.lang.String</type>
  <value>Agilex 5</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>false</visible>
  <valid>true</valid>
  <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
 </parameter>
 <parameter name="generateLegacySim">
  <type>boolean</type>
  <value>false</value>
  <derived>false</derived>
  <enabled>true</enabled>
  <visible>true</visible>
  <valid>true</valid>
 </parameter>
 <module
   name="emif_ph2_axil_driver_0"
   kind="emif_ph2_axil_driver"
   version="1.0.0"
   entity="ed_synth_axil_driver_0"
   library="ed_synth_axil_driver_0"
   path="emif_ph2_axil_driver_0"
   hpath="emif_ph2_axil_driver_0"
   className="altera_generic_component">
  <!-- Describes a single module. Module parameters are
the requested settings for a module instance. -->
  <parameter name="componentDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.ComponentDefinition</type>
   <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>axil_driver_clk</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>axil_driver_clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>axil_driver_rst_n</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>axil_driver_rst_n</name>
                        <role>reset_n</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>axil_driver_clk</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>axil_driver_axi4_lite</name>
                <type>axi4lite</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>axil_driver_awaddr</name>
                        <role>awaddr</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>axil_driver_awvalid</name>
                        <role>awvalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>axil_driver_awready</name>
                        <role>awready</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>axil_driver_wdata</name>
                        <role>wdata</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>axil_driver_wstrb</name>
                        <role>wstrb</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>axil_driver_wvalid</name>
                        <role>wvalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>axil_driver_wready</name>
                        <role>wready</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>axil_driver_bresp</name>
                        <role>bresp</role>
                        <direction>Input</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>axil_driver_bvalid</name>
                        <role>bvalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>axil_driver_bready</name>
                        <role>bready</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>axil_driver_araddr</name>
                        <role>araddr</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>axil_driver_arvalid</name>
                        <role>arvalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>axil_driver_arready</name>
                        <role>arready</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>axil_driver_rdata</name>
                        <role>rdata</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>axil_driver_rresp</name>
                        <role>rresp</role>
                        <direction>Input</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>axil_driver_rvalid</name>
                        <role>rvalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>axil_driver_rready</name>
                        <role>rready</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>axil_driver_awprot</name>
                        <role>awprot</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>axil_driver_arprot</name>
                        <role>arprot</role>
                        <direction>Output</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>axil_driver_clk</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>axil_driver_rst_n</value>
                        </entry>
                        <entry>
                            <key>trustzoneAware</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>wakeupSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>uniqueIdSupport</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>poison</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>traceSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumOutstandingReads</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>maximumOutstandingWrites</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>maximumOutstandingTransactions</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readIssuingCapability</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>writeIssuingCapability</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>combinedIssuingCapability</key>
                            <value>1</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>cal_done_rst_n</name>
                <type>reset</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>cal_done_rst_n</name>
                        <role>reset_n</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>axil_driver_clk</value>
                        </entry>
                        <entry>
                            <key>associatedDirectReset</key>
                        </entry>
                        <entry>
                            <key>associatedResetSinks</key>
                            <value>none</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>emif_ph2_axil_driver</className>
        <version>1.0.0</version>
        <displayName>EMIF AXI-Lite Driver IP</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="generationInfoDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.GenerationInfoDefinition</type>
   <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>ed_synth_axil_driver_0</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>ed_synth_axil_driver_0</fileSetName>
            <fileSetFixedName>ed_synth_axil_driver_0</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>ed_synth_axil_driver_0</fileSetName>
            <fileSetFixedName>ed_synth_axil_driver_0</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>ed_synth_axil_driver_0</fileSetName>
            <fileSetFixedName>ed_synth_axil_driver_0</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>ed_synth_axil_driver_0</fileSetName>
            <fileSetFixedName>ed_synth_axil_driver_0</fileSetFixedName>
            <fileSetKind>CDC</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>ed_synth_axil_driver_0</fileSetName>
            <fileSetFixedName>ed_synth_axil_driver_0</fileSetFixedName>
            <fileSetKind>CDC_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="hlsFile">
   <type>java.lang.String</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="logicalView">
   <type>java.lang.String</type>
   <value>ip/ed_synth/ed_synth_axil_driver_0.ip</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="defaultBoundary">
   <type>com.altera.sopcmodel.definition.BoundaryDefinition</type>
   <value><![CDATA[<boundaryDefinition>
    <interfaces>
        <interface>
            <name>axil_driver_clk</name>
            <type>clock</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>axil_driver_clk</name>
                    <role>clk</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>clockRate</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>externallyDriven</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>ptfSchematicName</key>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>axil_driver_rst_n</name>
            <type>reset</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>axil_driver_rst_n</name>
                    <role>reset_n</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>axil_driver_clk</value>
                    </entry>
                    <entry>
                        <key>synchronousEdges</key>
                        <value>DEASSERT</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>axil_driver_axi4_lite</name>
            <type>axi4lite</type>
            <isStart>true</isStart>
            <ports>
                <port>
                    <name>axil_driver_awaddr</name>
                    <role>awaddr</role>
                    <direction>Output</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>axil_driver_awvalid</name>
                    <role>awvalid</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>axil_driver_awready</name>
                    <role>awready</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>axil_driver_wdata</name>
                    <role>wdata</role>
                    <direction>Output</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>axil_driver_wstrb</name>
                    <role>wstrb</role>
                    <direction>Output</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>axil_driver_wvalid</name>
                    <role>wvalid</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>axil_driver_wready</name>
                    <role>wready</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>axil_driver_bresp</name>
                    <role>bresp</role>
                    <direction>Input</direction>
                    <width>2</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>axil_driver_bvalid</name>
                    <role>bvalid</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>axil_driver_bready</name>
                    <role>bready</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>axil_driver_araddr</name>
                    <role>araddr</role>
                    <direction>Output</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>axil_driver_arvalid</name>
                    <role>arvalid</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>axil_driver_arready</name>
                    <role>arready</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>axil_driver_rdata</name>
                    <role>rdata</role>
                    <direction>Input</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>axil_driver_rresp</name>
                    <role>rresp</role>
                    <direction>Input</direction>
                    <width>2</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>axil_driver_rvalid</name>
                    <role>rvalid</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>axil_driver_rready</name>
                    <role>rready</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>axil_driver_awprot</name>
                    <role>awprot</role>
                    <direction>Output</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>axil_driver_arprot</name>
                    <role>arprot</role>
                    <direction>Output</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>axil_driver_clk</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>axil_driver_rst_n</value>
                    </entry>
                    <entry>
                        <key>trustzoneAware</key>
                        <value>true</value>
                    </entry>
                    <entry>
                        <key>wakeupSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>uniqueIdSupport</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>poison</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>traceSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maximumOutstandingReads</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>maximumOutstandingWrites</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>maximumOutstandingTransactions</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>readIssuingCapability</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>writeIssuingCapability</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>combinedIssuingCapability</key>
                        <value>1</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>cal_done_rst_n</name>
            <type>reset</type>
            <isStart>true</isStart>
            <ports>
                <port>
                    <name>cal_done_rst_n</name>
                    <role>reset_n</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>axil_driver_clk</value>
                    </entry>
                    <entry>
                        <key>associatedDirectReset</key>
                    </entry>
                    <entry>
                        <key>associatedResetSinks</key>
                        <value>none</value>
                    </entry>
                    <entry>
                        <key>synchronousEdges</key>
                        <value>DEASSERT</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
    </interfaces>
</boundaryDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="moduleAssignmentDefinition">
   <type>com.altera.sopcmodel.definition.AssignmentDefinition</type>
   <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="svInterfaceDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.ModuleSvInterfaceDefinition</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="hdlParameters">
   <type>com.altera.qsys.blackboxmodule.definitions.HdlParameterDescriptorDefinitionList</type>
   <value><![CDATA[<hdlParameterDescriptorDefinitionList/>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="cpuInfo">
   <type>com.altera.sopcmodel.ensemble.cpuinfo.serializable.CpuInfoDefinition</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="bspCpu">
   <type>java.lang.Boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="liveModuleName">
   <type>java.lang.String</type>
   <value>ed_synth_axil_driver_0</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="AUTO_DEVICE_FAMILY">
   <type>java.lang.String</type>
   <value>Agilex 5</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
  </parameter>
  <parameter name="AUTO_DEVICE">
   <type>java.lang.String</type>
   <value>A5ED065BB32AE6SR0</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE</sysinfo_type>
  </parameter>
  <parameter name="deviceFamily">
   <type>java.lang.String</type>
   <value>Agilex 5</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
  </parameter>
  <parameter name="generateLegacySim">
   <type>boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <interface name="axil_driver_clk" kind="clock_sink" version="24.1">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="externallyDriven">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="ptfSchematicName">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>clock</type>
   <span>0</span>
   <isStart>false</isStart>
   <port>
    <name>axil_driver_clk</name>
    <direction>Input</direction>
    <width>1</width>
    <role>clk</role>
   </port>
  </interface>
  <interface name="axil_driver_rst_n" kind="reset_sink" version="24.1">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value>axil_driver_clk</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="synchronousEdges">
    <type>com.altera.sopcmodel.reset.Reset$Edges</type>
    <value>DEASSERT</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>reset</type>
   <span>0</span>
   <isStart>false</isStart>
   <port>
    <name>axil_driver_rst_n</name>
    <direction>Input</direction>
    <width>1</width>
    <role>reset_n</role>
   </port>
  </interface>
  <interface
     name="axil_driver_axi4_lite"
     kind="altera_axi4lite_master"
     version="24.1">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value>axil_driver_clk</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedReset">
    <type>java.lang.String</type>
    <value>axil_driver_rst_n</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="trustzoneAware">
    <type>boolean</type>
    <value>true</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="wakeupSignals">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="uniqueIdSupport">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="poison">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="traceSignals">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="maximumOutstandingReads">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="maximumOutstandingWrites">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="maximumOutstandingTransactions">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="readIssuingCapability">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="writeIssuingCapability">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="combinedIssuingCapability">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>axi4lite</type>
   <span>4294967296</span>
   <isStart>true</isStart>
   <port>
    <name>axil_driver_awaddr</name>
    <direction>Output</direction>
    <width>32</width>
    <role>awaddr</role>
   </port>
   <port>
    <name>axil_driver_awvalid</name>
    <direction>Output</direction>
    <width>1</width>
    <role>awvalid</role>
   </port>
   <port>
    <name>axil_driver_awready</name>
    <direction>Input</direction>
    <width>1</width>
    <role>awready</role>
   </port>
   <port>
    <name>axil_driver_wdata</name>
    <direction>Output</direction>
    <width>32</width>
    <role>wdata</role>
   </port>
   <port>
    <name>axil_driver_wstrb</name>
    <direction>Output</direction>
    <width>4</width>
    <role>wstrb</role>
   </port>
   <port>
    <name>axil_driver_wvalid</name>
    <direction>Output</direction>
    <width>1</width>
    <role>wvalid</role>
   </port>
   <port>
    <name>axil_driver_wready</name>
    <direction>Input</direction>
    <width>1</width>
    <role>wready</role>
   </port>
   <port>
    <name>axil_driver_bresp</name>
    <direction>Input</direction>
    <width>2</width>
    <role>bresp</role>
   </port>
   <port>
    <name>axil_driver_bvalid</name>
    <direction>Input</direction>
    <width>1</width>
    <role>bvalid</role>
   </port>
   <port>
    <name>axil_driver_bready</name>
    <direction>Output</direction>
    <width>1</width>
    <role>bready</role>
   </port>
   <port>
    <name>axil_driver_araddr</name>
    <direction>Output</direction>
    <width>32</width>
    <role>araddr</role>
   </port>
   <port>
    <name>axil_driver_arvalid</name>
    <direction>Output</direction>
    <width>1</width>
    <role>arvalid</role>
   </port>
   <port>
    <name>axil_driver_arready</name>
    <direction>Input</direction>
    <width>1</width>
    <role>arready</role>
   </port>
   <port>
    <name>axil_driver_rdata</name>
    <direction>Input</direction>
    <width>32</width>
    <role>rdata</role>
   </port>
   <port>
    <name>axil_driver_rresp</name>
    <direction>Input</direction>
    <width>2</width>
    <role>rresp</role>
   </port>
   <port>
    <name>axil_driver_rvalid</name>
    <direction>Input</direction>
    <width>1</width>
    <role>rvalid</role>
   </port>
   <port>
    <name>axil_driver_rready</name>
    <direction>Output</direction>
    <width>1</width>
    <role>rready</role>
   </port>
   <port>
    <name>axil_driver_awprot</name>
    <direction>Output</direction>
    <width>3</width>
    <role>awprot</role>
   </port>
   <port>
    <name>axil_driver_arprot</name>
    <direction>Output</direction>
    <width>3</width>
    <role>arprot</role>
   </port>
   <memoryBlock>
    <isBridge>false</isBridge>
    <moduleName>emif_ph2_inst</moduleName>
    <slaveName>s0_axil</slaveName>
    <name>emif_ph2_inst.s0_axil</name>
    <baseAddress>0</baseAddress>
    <span>4294967296</span>
   </memoryBlock>
  </interface>
  <interface name="cal_done_rst_n" kind="reset_source" version="24.1">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value>axil_driver_clk</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedDirectReset">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedResetSinks">
    <type>[Ljava.lang.String;</type>
    <value>none</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="synchronousEdges">
    <type>com.altera.sopcmodel.reset.Reset$Edges</type>
    <value>DEASSERT</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>reset</type>
   <span>0</span>
   <isStart>true</isStart>
   <port>
    <name>cal_done_rst_n</name>
    <direction>Output</direction>
    <width>1</width>
    <role>reset_n</role>
   </port>
  </interface>
 </module>
 <module
   name="emif_ph2_inst"
   kind="emif_ph2"
   version="6.1.0"
   entity="ed_synth_emif_ph2_inst"
   library="ed_synth_emif_ph2_inst"
   path="emif_ph2_inst"
   hpath="emif_ph2_inst"
   className="altera_generic_component">
  <!-- Describes a single module. Module parameters are
the requested settings for a module instance. -->
  <parameter name="componentDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.ComponentDefinition</type>
   <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>ref_clk_0</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>ref_clk_0</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>core_init_n_0</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>core_init_n_0</name>
                        <role>reset_n</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>NONE</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>usr_clk_0</name>
                <type>clock</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>usr_clk_0</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedDirectClock</key>
                        </entry>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>clockRateKnown</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>usr_rst_n_0</name>
                <type>reset</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>usr_rst_n_0</name>
                        <role>reset_n</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>usr_clk_0</value>
                        </entry>
                        <entry>
                            <key>associatedDirectReset</key>
                        </entry>
                        <entry>
                            <key>associatedResetSinks</key>
                            <value>none</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>s0_axi4</name>
                <type>axi4</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>s0_axi4_araddr</name>
                        <role>araddr</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_arburst</name>
                        <role>arburst</role>
                        <direction>Input</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_arid</name>
                        <role>arid</role>
                        <direction>Input</direction>
                        <width>7</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_arlen</name>
                        <role>arlen</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_arlock</name>
                        <role>arlock</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_arqos</name>
                        <role>arqos</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_arsize</name>
                        <role>arsize</role>
                        <direction>Input</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_arvalid</name>
                        <role>arvalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_aruser</name>
                        <role>aruser</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_arprot</name>
                        <role>arprot</role>
                        <direction>Input</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_awaddr</name>
                        <role>awaddr</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_awburst</name>
                        <role>awburst</role>
                        <direction>Input</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_awid</name>
                        <role>awid</role>
                        <direction>Input</direction>
                        <width>7</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_awlen</name>
                        <role>awlen</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_awlock</name>
                        <role>awlock</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_awqos</name>
                        <role>awqos</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_awsize</name>
                        <role>awsize</role>
                        <direction>Input</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_awvalid</name>
                        <role>awvalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_awuser</name>
                        <role>awuser</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_awprot</name>
                        <role>awprot</role>
                        <direction>Input</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_bready</name>
                        <role>bready</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_rready</name>
                        <role>rready</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_wdata</name>
                        <role>wdata</role>
                        <direction>Input</direction>
                        <width>256</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_wstrb</name>
                        <role>wstrb</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_wlast</name>
                        <role>wlast</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_wvalid</name>
                        <role>wvalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_wuser</name>
                        <role>wuser</role>
                        <direction>Input</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_ruser</name>
                        <role>ruser</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_arready</name>
                        <role>arready</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_awready</name>
                        <role>awready</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_bid</name>
                        <role>bid</role>
                        <direction>Output</direction>
                        <width>7</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_bresp</name>
                        <role>bresp</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_bvalid</name>
                        <role>bvalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_rdata</name>
                        <role>rdata</role>
                        <direction>Output</direction>
                        <width>256</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_rid</name>
                        <role>rid</role>
                        <direction>Output</direction>
                        <width>7</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_rlast</name>
                        <role>rlast</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_rresp</name>
                        <role>rresp</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_rvalid</name>
                        <role>rvalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4_wready</name>
                        <role>wready</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>default_mem_technology</key>
                            <value>MEM_TECHNOLOGY_LPDDR4</value>
                        </entry>
                        <entry>
                            <key>mem_capacity_gbits</key>
                            <value>32</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>usr_clk_0</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>usr_rst_n_0</value>
                        </entry>
                        <entry>
                            <key>trustzoneAware</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>wakeupSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>uniqueIdSupport</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>poison</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>traceSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumOutstandingReads</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>maximumOutstandingWrites</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>maximumOutstandingTransactions</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readAcceptanceCapability</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>writeAcceptanceCapability</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>combinedAcceptanceCapability</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readDataReorderingDepth</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>dfhFeatureGuid</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>dfhGroupId</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>dfhParameterId</key>
                        </entry>
                        <entry>
                            <key>dfhParameterName</key>
                        </entry>
                        <entry>
                            <key>dfhParameterVersion</key>
                        </entry>
                        <entry>
                            <key>dfhParameterData</key>
                        </entry>
                        <entry>
                            <key>dfhParameterDataLength</key>
                        </entry>
                        <entry>
                            <key>dfhFeatureMajorVersion</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>dfhFeatureMinorVersion</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>dfhFeatureId</key>
                            <value>35</value>
                        </entry>
                        <entry>
                            <key>dfhFeatureType</key>
                            <value>3</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>mem_0</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>mem_ck_t_0</name>
                        <role>mem_ck_t</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>mem_ck_c_0</name>
                        <role>mem_ck_c</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>mem_cke_0</name>
                        <role>mem_cke</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>mem_reset_n_0</name>
                        <role>mem_reset_n</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>mem_cs_0</name>
                        <role>mem_cs</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>mem_ca_0</name>
                        <role>mem_ca</role>
                        <direction>Output</direction>
                        <width>6</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>mem_dq_0</name>
                        <role>mem_dq</role>
                        <direction>Bidir</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>mem_dqs_t_0</name>
                        <role>mem_dqs_t</role>
                        <direction>Bidir</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>mem_dqs_c_0</name>
                        <role>mem_dqs_c</role>
                        <direction>Bidir</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>mem_dmi_0</name>
                        <role>mem_dmi</role>
                        <direction>Bidir</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>oct_0</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>oct_rzqin_0</name>
                        <role>oct_rzqin</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>s0_axil_clk</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>s0_axi4lite_clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>s0_axil_rst_n</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>s0_axi4lite_rst_n</name>
                        <role>reset_n</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>NONE</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>s0_axil</name>
                <type>axi4lite</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>s0_axi4lite_awaddr</name>
                        <role>awaddr</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4lite_awvalid</name>
                        <role>awvalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4lite_awready</name>
                        <role>awready</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4lite_wdata</name>
                        <role>wdata</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4lite_wstrb</name>
                        <role>wstrb</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4lite_wvalid</name>
                        <role>wvalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4lite_wready</name>
                        <role>wready</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4lite_bresp</name>
                        <role>bresp</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4lite_bvalid</name>
                        <role>bvalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4lite_bready</name>
                        <role>bready</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4lite_araddr</name>
                        <role>araddr</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4lite_arvalid</name>
                        <role>arvalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4lite_arready</name>
                        <role>arready</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4lite_rdata</name>
                        <role>rdata</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4lite_rresp</name>
                        <role>rresp</role>
                        <direction>Output</direction>
                        <width>2</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4lite_rvalid</name>
                        <role>rvalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4lite_rready</name>
                        <role>rready</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4lite_awprot</name>
                        <role>awprot</role>
                        <direction>Input</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                    <port>
                        <name>s0_axi4lite_arprot</name>
                        <role>arprot</role>
                        <direction>Input</direction>
                        <width>3</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>mem_capacity_gbits</key>
                            <value>32</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>s0_axil_clk</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>s0_axil_rst_n</value>
                        </entry>
                        <entry>
                            <key>trustzoneAware</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>wakeupSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>uniqueIdSupport</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>poison</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>traceSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumOutstandingReads</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>maximumOutstandingWrites</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>maximumOutstandingTransactions</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readAcceptanceCapability</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>writeAcceptanceCapability</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>combinedAcceptanceCapability</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readDataReorderingDepth</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>dfhFeatureGuid</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>dfhGroupId</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>dfhParameterId</key>
                        </entry>
                        <entry>
                            <key>dfhParameterName</key>
                        </entry>
                        <entry>
                            <key>dfhParameterVersion</key>
                        </entry>
                        <entry>
                            <key>dfhParameterData</key>
                        </entry>
                        <entry>
                            <key>dfhParameterDataLength</key>
                        </entry>
                        <entry>
                            <key>dfhFeatureMajorVersion</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>dfhFeatureMinorVersion</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>dfhFeatureId</key>
                            <value>35</value>
                        </entry>
                        <entry>
                            <key>dfhFeatureType</key>
                            <value>3</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>emif_ph2</className>
        <version>6.1.0</version>
        <displayName>External Memory Interfaces (EMIF) IP</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>AUTO_BOARD</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>BOARD</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE_DIE_REVISIONS</parameterName>
                <parameterType>[Ljava.lang.String;</parameterType>
                <systemInfotype>DEVICE_DIE_REVISIONS</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE_DIE_TYPES</parameterName>
                <parameterType>[Ljava.lang.String;</parameterType>
                <systemInfotype>DEVICE_DIE_TYPES</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE_FAMILY</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_FAMILY</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE_FAMILY_VARIANT</parameterName>
                <parameterType>[Ljava.lang.String;</parameterType>
                <systemInfoArgs>FAMILY_VARIANT</systemInfoArgs>
                <systemInfotype>DEVICE_INFO</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE_GROUP</parameterName>
                <parameterType>[Ljava.lang.String;</parameterType>
                <systemInfoArgs>DEVICE_GROUP</systemInfoArgs>
                <systemInfotype>DEVICE_INFO</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE_IOBANK_REVISION</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfoArgs>DEVICE_IOBANK_REVISION</systemInfoArgs>
                <systemInfotype>PART_TRAIT</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE_POWER_MODEL</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfoArgs>DEVICE_POWER_MODEL</systemInfoArgs>
                <systemInfotype>PART_TRAIT</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE_SPEEDGRADE</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_SPEEDGRADE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE_SUPPORTS_VID</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfoArgs>SUPPORTS_VID</systemInfoArgs>
                <systemInfotype>PART_TRAIT</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE_TEMPERATURE_GRADE</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfoArgs>DEVICE_TEMPERATURE_GRADE</systemInfoArgs>
                <systemInfotype>PART_TRAIT</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>s0_axi4</key>
                <value>
                    <connectionPointName>s0_axi4</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='s0_axi4' start='0x0' end='0x100000000' datawidth='256' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>32</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>256</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
            <entry>
                <key>usr_clk_0</key>
                <value>
                    <connectionPointName>usr_clk_0</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>CLOCK_RATE</key>
                            <value>0</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="generationInfoDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.GenerationInfoDefinition</type>
   <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>ed_synth_emif_ph2_inst</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>ed_synth_emif_ph2_inst</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>ed_synth_emif_ph2_inst</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>ed_synth_emif_ph2_inst</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>CDC</fileSetName>
            <fileSetFixedName>ed_synth_emif_ph2_inst</fileSetFixedName>
            <fileSetKind>CDC</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>CDC_VHDL</fileSetName>
            <fileSetFixedName>ed_synth_emif_ph2_inst</fileSetFixedName>
            <fileSetKind>CDC_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="hlsFile">
   <type>java.lang.String</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="logicalView">
   <type>java.lang.String</type>
   <value>ip/ed_synth/ed_synth_emif_ph2_inst.ip</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="defaultBoundary">
   <type>com.altera.sopcmodel.definition.BoundaryDefinition</type>
   <value><![CDATA[<boundaryDefinition>
    <interfaces>
        <interface>
            <name>ref_clk_0</name>
            <type>clock</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>ref_clk_0</name>
                    <role>clk</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>clockRate</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>externallyDriven</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>ptfSchematicName</key>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>core_init_n_0</name>
            <type>reset</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>core_init_n_0</name>
                    <role>reset_n</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                    </entry>
                    <entry>
                        <key>synchronousEdges</key>
                        <value>NONE</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>usr_clk_0</name>
            <type>clock</type>
            <isStart>true</isStart>
            <ports>
                <port>
                    <name>usr_clk_0</name>
                    <role>clk</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedDirectClock</key>
                    </entry>
                    <entry>
                        <key>clockRate</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>clockRateKnown</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>externallyDriven</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>ptfSchematicName</key>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>usr_rst_n_0</name>
            <type>reset</type>
            <isStart>true</isStart>
            <ports>
                <port>
                    <name>usr_rst_n_0</name>
                    <role>reset_n</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>usr_clk_0</value>
                    </entry>
                    <entry>
                        <key>associatedDirectReset</key>
                    </entry>
                    <entry>
                        <key>associatedResetSinks</key>
                        <value>none</value>
                    </entry>
                    <entry>
                        <key>synchronousEdges</key>
                        <value>DEASSERT</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>s0_axi4</name>
            <type>axi4</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>s0_axi4_araddr</name>
                    <role>araddr</role>
                    <direction>Input</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_arburst</name>
                    <role>arburst</role>
                    <direction>Input</direction>
                    <width>2</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_arid</name>
                    <role>arid</role>
                    <direction>Input</direction>
                    <width>7</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_arlen</name>
                    <role>arlen</role>
                    <direction>Input</direction>
                    <width>8</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_arlock</name>
                    <role>arlock</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_arqos</name>
                    <role>arqos</role>
                    <direction>Input</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_arsize</name>
                    <role>arsize</role>
                    <direction>Input</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_arvalid</name>
                    <role>arvalid</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_aruser</name>
                    <role>aruser</role>
                    <direction>Input</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_arprot</name>
                    <role>arprot</role>
                    <direction>Input</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_awaddr</name>
                    <role>awaddr</role>
                    <direction>Input</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_awburst</name>
                    <role>awburst</role>
                    <direction>Input</direction>
                    <width>2</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_awid</name>
                    <role>awid</role>
                    <direction>Input</direction>
                    <width>7</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_awlen</name>
                    <role>awlen</role>
                    <direction>Input</direction>
                    <width>8</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_awlock</name>
                    <role>awlock</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_awqos</name>
                    <role>awqos</role>
                    <direction>Input</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_awsize</name>
                    <role>awsize</role>
                    <direction>Input</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_awvalid</name>
                    <role>awvalid</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_awuser</name>
                    <role>awuser</role>
                    <direction>Input</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_awprot</name>
                    <role>awprot</role>
                    <direction>Input</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_bready</name>
                    <role>bready</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_rready</name>
                    <role>rready</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_wdata</name>
                    <role>wdata</role>
                    <direction>Input</direction>
                    <width>256</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_wstrb</name>
                    <role>wstrb</role>
                    <direction>Input</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_wlast</name>
                    <role>wlast</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_wvalid</name>
                    <role>wvalid</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_wuser</name>
                    <role>wuser</role>
                    <direction>Input</direction>
                    <width>64</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_ruser</name>
                    <role>ruser</role>
                    <direction>Output</direction>
                    <width>64</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_arready</name>
                    <role>arready</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_awready</name>
                    <role>awready</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_bid</name>
                    <role>bid</role>
                    <direction>Output</direction>
                    <width>7</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_bresp</name>
                    <role>bresp</role>
                    <direction>Output</direction>
                    <width>2</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_bvalid</name>
                    <role>bvalid</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_rdata</name>
                    <role>rdata</role>
                    <direction>Output</direction>
                    <width>256</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_rid</name>
                    <role>rid</role>
                    <direction>Output</direction>
                    <width>7</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_rlast</name>
                    <role>rlast</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_rresp</name>
                    <role>rresp</role>
                    <direction>Output</direction>
                    <width>2</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_rvalid</name>
                    <role>rvalid</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4_wready</name>
                    <role>wready</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap>
                    <entry>
                        <key>default_mem_technology</key>
                        <value>MEM_TECHNOLOGY_LPDDR4</value>
                    </entry>
                    <entry>
                        <key>mem_capacity_gbits</key>
                        <value>32</value>
                    </entry>
                </assignmentValueMap>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>usr_clk_0</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>usr_rst_n_0</value>
                    </entry>
                    <entry>
                        <key>trustzoneAware</key>
                        <value>true</value>
                    </entry>
                    <entry>
                        <key>wakeupSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>uniqueIdSupport</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>poison</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>traceSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maximumOutstandingReads</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>maximumOutstandingWrites</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>maximumOutstandingTransactions</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>readAcceptanceCapability</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>writeAcceptanceCapability</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>combinedAcceptanceCapability</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>readDataReorderingDepth</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>bridgesToMaster</key>
                    </entry>
                    <entry>
                        <key>dfhFeatureGuid</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>dfhGroupId</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>dfhParameterId</key>
                    </entry>
                    <entry>
                        <key>dfhParameterName</key>
                    </entry>
                    <entry>
                        <key>dfhParameterVersion</key>
                    </entry>
                    <entry>
                        <key>dfhParameterData</key>
                    </entry>
                    <entry>
                        <key>dfhParameterDataLength</key>
                    </entry>
                    <entry>
                        <key>dfhFeatureMajorVersion</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>dfhFeatureMinorVersion</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>dfhFeatureId</key>
                        <value>35</value>
                    </entry>
                    <entry>
                        <key>dfhFeatureType</key>
                        <value>3</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>mem_0</name>
            <type>conduit</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>mem_ck_t_0</name>
                    <role>mem_ck_t</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>mem_ck_c_0</name>
                    <role>mem_ck_c</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>mem_cke_0</name>
                    <role>mem_cke</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>mem_reset_n_0</name>
                    <role>mem_reset_n</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>mem_cs_0</name>
                    <role>mem_cs</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>mem_ca_0</name>
                    <role>mem_ca</role>
                    <direction>Output</direction>
                    <width>6</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>mem_dq_0</name>
                    <role>mem_dq</role>
                    <direction>Bidir</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>mem_dqs_t_0</name>
                    <role>mem_dqs_t</role>
                    <direction>Bidir</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>mem_dqs_c_0</name>
                    <role>mem_dqs_c</role>
                    <direction>Bidir</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>mem_dmi_0</name>
                    <role>mem_dmi</role>
                    <direction>Bidir</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>oct_0</name>
            <type>conduit</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>oct_rzqin_0</name>
                    <role>oct_rzqin</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                    </entry>
                    <entry>
                        <key>prSafe</key>
                        <value>false</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>s0_axil_clk</name>
            <type>clock</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>s0_axi4lite_clk</name>
                    <role>clk</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>clockRate</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>externallyDriven</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>ptfSchematicName</key>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>s0_axil_rst_n</name>
            <type>reset</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>s0_axi4lite_rst_n</name>
                    <role>reset_n</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap/>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                    </entry>
                    <entry>
                        <key>synchronousEdges</key>
                        <value>NONE</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
        <interface>
            <name>s0_axil</name>
            <type>axi4lite</type>
            <isStart>false</isStart>
            <ports>
                <port>
                    <name>s0_axi4lite_awaddr</name>
                    <role>awaddr</role>
                    <direction>Input</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4lite_awvalid</name>
                    <role>awvalid</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4lite_awready</name>
                    <role>awready</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4lite_wdata</name>
                    <role>wdata</role>
                    <direction>Input</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4lite_wstrb</name>
                    <role>wstrb</role>
                    <direction>Input</direction>
                    <width>4</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4lite_wvalid</name>
                    <role>wvalid</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4lite_wready</name>
                    <role>wready</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4lite_bresp</name>
                    <role>bresp</role>
                    <direction>Output</direction>
                    <width>2</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4lite_bvalid</name>
                    <role>bvalid</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4lite_bready</name>
                    <role>bready</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4lite_araddr</name>
                    <role>araddr</role>
                    <direction>Input</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4lite_arvalid</name>
                    <role>arvalid</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4lite_arready</name>
                    <role>arready</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4lite_rdata</name>
                    <role>rdata</role>
                    <direction>Output</direction>
                    <width>32</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4lite_rresp</name>
                    <role>rresp</role>
                    <direction>Output</direction>
                    <width>2</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4lite_rvalid</name>
                    <role>rvalid</role>
                    <direction>Output</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4lite_rready</name>
                    <role>rready</role>
                    <direction>Input</direction>
                    <width>1</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4lite_awprot</name>
                    <role>awprot</role>
                    <direction>Input</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
                <port>
                    <name>s0_axi4lite_arprot</name>
                    <role>arprot</role>
                    <direction>Input</direction>
                    <width>3</width>
                    <lowerBound>0</lowerBound>
                    <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    <terminationValue>0</terminationValue>
                </port>
            </ports>
            <assignments>
                <assignmentValueMap>
                    <entry>
                        <key>mem_capacity_gbits</key>
                        <value>32</value>
                    </entry>
                </assignmentValueMap>
            </assignments>
            <parameters>
                <parameterValueMap>
                    <entry>
                        <key>associatedClock</key>
                        <value>s0_axil_clk</value>
                    </entry>
                    <entry>
                        <key>associatedReset</key>
                        <value>s0_axil_rst_n</value>
                    </entry>
                    <entry>
                        <key>trustzoneAware</key>
                        <value>true</value>
                    </entry>
                    <entry>
                        <key>wakeupSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>uniqueIdSupport</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>poison</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>traceSignals</key>
                        <value>false</value>
                    </entry>
                    <entry>
                        <key>maximumOutstandingReads</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>maximumOutstandingWrites</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>maximumOutstandingTransactions</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>readAcceptanceCapability</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>writeAcceptanceCapability</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>combinedAcceptanceCapability</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>readDataReorderingDepth</key>
                        <value>1</value>
                    </entry>
                    <entry>
                        <key>bridgesToMaster</key>
                    </entry>
                    <entry>
                        <key>dfhFeatureGuid</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>dfhGroupId</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>dfhParameterId</key>
                    </entry>
                    <entry>
                        <key>dfhParameterName</key>
                    </entry>
                    <entry>
                        <key>dfhParameterVersion</key>
                    </entry>
                    <entry>
                        <key>dfhParameterData</key>
                    </entry>
                    <entry>
                        <key>dfhParameterDataLength</key>
                    </entry>
                    <entry>
                        <key>dfhFeatureMajorVersion</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>dfhFeatureMinorVersion</key>
                        <value>0</value>
                    </entry>
                    <entry>
                        <key>dfhFeatureId</key>
                        <value>35</value>
                    </entry>
                    <entry>
                        <key>dfhFeatureType</key>
                        <value>3</value>
                    </entry>
                </parameterValueMap>
            </parameters>
        </interface>
    </interfaces>
</boundaryDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="moduleAssignmentDefinition">
   <type>com.altera.sopcmodel.definition.AssignmentDefinition</type>
   <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="svInterfaceDefinition">
   <type>com.altera.qsys.blackboxmodule.definitions.ModuleSvInterfaceDefinition</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="hdlParameters">
   <type>com.altera.qsys.blackboxmodule.definitions.HdlParameterDescriptorDefinitionList</type>
   <value><![CDATA[<hdlParameterDescriptorDefinitionList/>]]></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="cpuInfo">
   <type>com.altera.sopcmodel.ensemble.cpuinfo.serializable.CpuInfoDefinition</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="bspCpu">
   <type>java.lang.Boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="liveModuleName">
   <type>java.lang.String</type>
   <value>emif_ph2_inst</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="AUTO_BOARD">
   <type>java.lang.String</type>
   <value>default</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>BOARD</sysinfo_type>
  </parameter>
  <parameter name="SYS_INFO_DEVICE">
   <type>java.lang.String</type>
   <value>A5ED065BB32AE6SR0</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE</sysinfo_type>
  </parameter>
  <parameter name="SYS_INFO_DEVICE_DIE_REVISIONS">
   <type>[Ljava.lang.String;</type>
   <value>MAIN_SM7_REVA</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_DIE_REVISIONS</sysinfo_type>
  </parameter>
  <parameter name="SYS_INFO_DEVICE_DIE_TYPES">
   <type>[Ljava.lang.String;</type>
   <value>MAIN_SM7</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_DIE_TYPES</sysinfo_type>
  </parameter>
  <parameter name="SYS_INFO_DEVICE_FAMILY">
   <type>java.lang.String</type>
   <value>Agilex 5</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
  </parameter>
  <parameter name="SYS_INFO_DEVICE_FAMILY_VARIANT">
   <type>[Ljava.lang.String;</type>
   <value>E-Series with Quad HPS and with XCVR</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_INFO</sysinfo_type>
   <sysinfo_arg>FAMILY_VARIANT</sysinfo_arg>
  </parameter>
  <parameter name="SYS_INFO_DEVICE_GROUP">
   <type>[Ljava.lang.String;</type>
   <value>B</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_INFO</sysinfo_type>
   <sysinfo_arg>DEVICE_GROUP</sysinfo_arg>
  </parameter>
  <parameter name="SYS_INFO_DEVICE_IOBANK_REVISION">
   <type>java.lang.String</type>
   <value>IO96B</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>PART_TRAIT</sysinfo_type>
   <sysinfo_arg>DEVICE_IOBANK_REVISION</sysinfo_arg>
  </parameter>
  <parameter name="SYS_INFO_DEVICE_POWER_MODEL">
   <type>java.lang.String</type>
   <value>STANDARD_POWER_FIXED</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>PART_TRAIT</sysinfo_type>
   <sysinfo_arg>DEVICE_POWER_MODEL</sysinfo_arg>
  </parameter>
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE">
   <type>java.lang.String</type>
   <value>6</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_SPEEDGRADE</sysinfo_type>
  </parameter>
  <parameter name="SYS_INFO_DEVICE_SUPPORTS_VID">
   <type>java.lang.String</type>
   <value>0</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>PART_TRAIT</sysinfo_type>
   <sysinfo_arg>SUPPORTS_VID</sysinfo_arg>
  </parameter>
  <parameter name="SYS_INFO_DEVICE_TEMPERATURE_GRADE">
   <type>java.lang.String</type>
   <value>EXTENDED</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>PART_TRAIT</sysinfo_type>
   <sysinfo_arg>DEVICE_TEMPERATURE_GRADE</sysinfo_arg>
  </parameter>
  <parameter name="AUTO_DEVICE_FAMILY">
   <type>java.lang.String</type>
   <value>Agilex 5</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
  </parameter>
  <parameter name="AUTO_DEVICE">
   <type>java.lang.String</type>
   <value>A5ED065BB32AE6SR0</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE</sysinfo_type>
  </parameter>
  <parameter name="deviceFamily">
   <type>java.lang.String</type>
   <value>Agilex 5</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>DEVICE_FAMILY</sysinfo_type>
  </parameter>
  <parameter name="generateLegacySim">
   <type>boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <interface name="ref_clk_0" kind="clock_sink" version="24.1">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="externallyDriven">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="ptfSchematicName">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>clock</type>
   <span>0</span>
   <isStart>false</isStart>
   <port>
    <name>ref_clk_0</name>
    <direction>Input</direction>
    <width>1</width>
    <role>clk</role>
   </port>
  </interface>
  <interface name="core_init_n_0" kind="reset_sink" version="24.1">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="synchronousEdges">
    <type>com.altera.sopcmodel.reset.Reset$Edges</type>
    <value>NONE</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>reset</type>
   <span>0</span>
   <isStart>false</isStart>
   <port>
    <name>core_init_n_0</name>
    <direction>Input</direction>
    <width>1</width>
    <role>reset_n</role>
   </port>
  </interface>
  <interface name="usr_clk_0" kind="clock_source" version="24.1">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedDirectClock">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="clockRate">
    <type>long</type>
    <value>0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="clockRateKnown">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="externallyDriven">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="ptfSchematicName">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>clock</type>
   <span>0</span>
   <isStart>true</isStart>
   <port>
    <name>usr_clk_0</name>
    <direction>Output</direction>
    <width>1</width>
    <role>clk</role>
   </port>
  </interface>
  <interface name="usr_rst_n_0" kind="reset_source" version="24.1">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value>usr_clk_0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedDirectReset">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedResetSinks">
    <type>[Ljava.lang.String;</type>
    <value>none</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="synchronousEdges">
    <type>com.altera.sopcmodel.reset.Reset$Edges</type>
    <value>DEASSERT</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>reset</type>
   <span>0</span>
   <isStart>true</isStart>
   <port>
    <name>usr_rst_n_0</name>
    <direction>Output</direction>
    <width>1</width>
    <role>reset_n</role>
   </port>
  </interface>
  <interface name="s0_axi4" kind="altera_axi4_slave" version="24.1">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <assignment>
    <name>default_mem_technology</name>
    <value>MEM_TECHNOLOGY_LPDDR4</value>
   </assignment>
   <assignment>
    <name>mem_capacity_gbits</name>
    <value>32</value>
   </assignment>
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value>usr_clk_0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedReset">
    <type>java.lang.String</type>
    <value>usr_rst_n_0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="trustzoneAware">
    <type>boolean</type>
    <value>true</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="wakeupSignals">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="uniqueIdSupport">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="poison">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="traceSignals">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="maximumOutstandingReads">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="maximumOutstandingWrites">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="maximumOutstandingTransactions">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="readAcceptanceCapability">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="writeAcceptanceCapability">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="combinedAcceptanceCapability">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="readDataReorderingDepth">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="bridgesToMaster">
    <type>com.altera.entityinterfaces.IConnectionPoint</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhFeatureGuid">
    <type>java.math.BigInteger</type>
    <value>0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhGroupId">
    <type>java.lang.Integer</type>
    <value>0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhParameterId">
    <type>[Ljava.lang.Integer;</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhParameterName">
    <type>[Ljava.lang.String;</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhParameterVersion">
    <type>[Ljava.lang.Integer;</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhParameterData">
    <type>[Ljava.lang.String;</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhParameterDataLength">
    <type>[Ljava.lang.Integer;</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhFeatureMajorVersion">
    <type>java.lang.Integer</type>
    <value>0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhFeatureMinorVersion">
    <type>java.lang.Integer</type>
    <value>0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhFeatureId">
    <type>java.lang.Integer</type>
    <value>35</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhFeatureType">
    <type>java.lang.Integer</type>
    <value>3</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="addressSpan">
    <type>java.math.BigInteger</type>
    <value>4294967296</value>
    <derived>true</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <type>axi4</type>
   <span>4294967296</span>
   <isStart>false</isStart>
   <port>
    <name>s0_axi4_araddr</name>
    <direction>Input</direction>
    <width>32</width>
    <role>araddr</role>
   </port>
   <port>
    <name>s0_axi4_arburst</name>
    <direction>Input</direction>
    <width>2</width>
    <role>arburst</role>
   </port>
   <port>
    <name>s0_axi4_arid</name>
    <direction>Input</direction>
    <width>7</width>
    <role>arid</role>
   </port>
   <port>
    <name>s0_axi4_arlen</name>
    <direction>Input</direction>
    <width>8</width>
    <role>arlen</role>
   </port>
   <port>
    <name>s0_axi4_arlock</name>
    <direction>Input</direction>
    <width>1</width>
    <role>arlock</role>
   </port>
   <port>
    <name>s0_axi4_arqos</name>
    <direction>Input</direction>
    <width>4</width>
    <role>arqos</role>
   </port>
   <port>
    <name>s0_axi4_arsize</name>
    <direction>Input</direction>
    <width>3</width>
    <role>arsize</role>
   </port>
   <port>
    <name>s0_axi4_arvalid</name>
    <direction>Input</direction>
    <width>1</width>
    <role>arvalid</role>
   </port>
   <port>
    <name>s0_axi4_aruser</name>
    <direction>Input</direction>
    <width>4</width>
    <role>aruser</role>
   </port>
   <port>
    <name>s0_axi4_arprot</name>
    <direction>Input</direction>
    <width>3</width>
    <role>arprot</role>
   </port>
   <port>
    <name>s0_axi4_awaddr</name>
    <direction>Input</direction>
    <width>32</width>
    <role>awaddr</role>
   </port>
   <port>
    <name>s0_axi4_awburst</name>
    <direction>Input</direction>
    <width>2</width>
    <role>awburst</role>
   </port>
   <port>
    <name>s0_axi4_awid</name>
    <direction>Input</direction>
    <width>7</width>
    <role>awid</role>
   </port>
   <port>
    <name>s0_axi4_awlen</name>
    <direction>Input</direction>
    <width>8</width>
    <role>awlen</role>
   </port>
   <port>
    <name>s0_axi4_awlock</name>
    <direction>Input</direction>
    <width>1</width>
    <role>awlock</role>
   </port>
   <port>
    <name>s0_axi4_awqos</name>
    <direction>Input</direction>
    <width>4</width>
    <role>awqos</role>
   </port>
   <port>
    <name>s0_axi4_awsize</name>
    <direction>Input</direction>
    <width>3</width>
    <role>awsize</role>
   </port>
   <port>
    <name>s0_axi4_awvalid</name>
    <direction>Input</direction>
    <width>1</width>
    <role>awvalid</role>
   </port>
   <port>
    <name>s0_axi4_awuser</name>
    <direction>Input</direction>
    <width>4</width>
    <role>awuser</role>
   </port>
   <port>
    <name>s0_axi4_awprot</name>
    <direction>Input</direction>
    <width>3</width>
    <role>awprot</role>
   </port>
   <port>
    <name>s0_axi4_bready</name>
    <direction>Input</direction>
    <width>1</width>
    <role>bready</role>
   </port>
   <port>
    <name>s0_axi4_rready</name>
    <direction>Input</direction>
    <width>1</width>
    <role>rready</role>
   </port>
   <port>
    <name>s0_axi4_wdata</name>
    <direction>Input</direction>
    <width>256</width>
    <role>wdata</role>
   </port>
   <port>
    <name>s0_axi4_wstrb</name>
    <direction>Input</direction>
    <width>32</width>
    <role>wstrb</role>
   </port>
   <port>
    <name>s0_axi4_wlast</name>
    <direction>Input</direction>
    <width>1</width>
    <role>wlast</role>
   </port>
   <port>
    <name>s0_axi4_wvalid</name>
    <direction>Input</direction>
    <width>1</width>
    <role>wvalid</role>
   </port>
   <port>
    <name>s0_axi4_wuser</name>
    <direction>Input</direction>
    <width>64</width>
    <role>wuser</role>
   </port>
   <port>
    <name>s0_axi4_ruser</name>
    <direction>Output</direction>
    <width>64</width>
    <role>ruser</role>
   </port>
   <port>
    <name>s0_axi4_arready</name>
    <direction>Output</direction>
    <width>1</width>
    <role>arready</role>
   </port>
   <port>
    <name>s0_axi4_awready</name>
    <direction>Output</direction>
    <width>1</width>
    <role>awready</role>
   </port>
   <port>
    <name>s0_axi4_bid</name>
    <direction>Output</direction>
    <width>7</width>
    <role>bid</role>
   </port>
   <port>
    <name>s0_axi4_bresp</name>
    <direction>Output</direction>
    <width>2</width>
    <role>bresp</role>
   </port>
   <port>
    <name>s0_axi4_bvalid</name>
    <direction>Output</direction>
    <width>1</width>
    <role>bvalid</role>
   </port>
   <port>
    <name>s0_axi4_rdata</name>
    <direction>Output</direction>
    <width>256</width>
    <role>rdata</role>
   </port>
   <port>
    <name>s0_axi4_rid</name>
    <direction>Output</direction>
    <width>7</width>
    <role>rid</role>
   </port>
   <port>
    <name>s0_axi4_rlast</name>
    <direction>Output</direction>
    <width>1</width>
    <role>rlast</role>
   </port>
   <port>
    <name>s0_axi4_rresp</name>
    <direction>Output</direction>
    <width>2</width>
    <role>rresp</role>
   </port>
   <port>
    <name>s0_axi4_rvalid</name>
    <direction>Output</direction>
    <width>1</width>
    <role>rvalid</role>
   </port>
   <port>
    <name>s0_axi4_wready</name>
    <direction>Output</direction>
    <width>1</width>
    <role>wready</role>
   </port>
  </interface>
  <interface name="mem_0" kind="conduit_end" version="24.1">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedReset">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="prSafe">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>conduit</type>
   <span>0</span>
   <isStart>false</isStart>
   <port>
    <name>mem_ck_t_0</name>
    <direction>Output</direction>
    <width>1</width>
    <role>mem_ck_t</role>
   </port>
   <port>
    <name>mem_ck_c_0</name>
    <direction>Output</direction>
    <width>1</width>
    <role>mem_ck_c</role>
   </port>
   <port>
    <name>mem_cke_0</name>
    <direction>Output</direction>
    <width>1</width>
    <role>mem_cke</role>
   </port>
   <port>
    <name>mem_reset_n_0</name>
    <direction>Output</direction>
    <width>1</width>
    <role>mem_reset_n</role>
   </port>
   <port>
    <name>mem_cs_0</name>
    <direction>Output</direction>
    <width>1</width>
    <role>mem_cs</role>
   </port>
   <port>
    <name>mem_ca_0</name>
    <direction>Output</direction>
    <width>6</width>
    <role>mem_ca</role>
   </port>
   <port>
    <name>mem_dq_0</name>
    <direction>Bidir</direction>
    <width>32</width>
    <role>mem_dq</role>
   </port>
   <port>
    <name>mem_dqs_t_0</name>
    <direction>Bidir</direction>
    <width>4</width>
    <role>mem_dqs_t</role>
   </port>
   <port>
    <name>mem_dqs_c_0</name>
    <direction>Bidir</direction>
    <width>4</width>
    <role>mem_dqs_c</role>
   </port>
   <port>
    <name>mem_dmi_0</name>
    <direction>Bidir</direction>
    <width>4</width>
    <role>mem_dmi</role>
   </port>
  </interface>
  <interface name="oct_0" kind="conduit_end" version="24.1">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedReset">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="prSafe">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>conduit</type>
   <span>0</span>
   <isStart>false</isStart>
   <port>
    <name>oct_rzqin_0</name>
    <direction>Input</direction>
    <width>1</width>
    <role>oct_rzqin</role>
   </port>
  </interface>
  <interface name="s0_axil_clk" kind="clock_sink" version="24.1">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="externallyDriven">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="ptfSchematicName">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>clock</type>
   <span>0</span>
   <isStart>false</isStart>
   <port>
    <name>s0_axi4lite_clk</name>
    <direction>Input</direction>
    <width>1</width>
    <role>clk</role>
   </port>
  </interface>
  <interface name="s0_axil_rst_n" kind="reset_sink" version="24.1">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="synchronousEdges">
    <type>com.altera.sopcmodel.reset.Reset$Edges</type>
    <value>NONE</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <type>reset</type>
   <span>0</span>
   <isStart>false</isStart>
   <port>
    <name>s0_axi4lite_rst_n</name>
    <direction>Input</direction>
    <width>1</width>
    <role>reset_n</role>
   </port>
  </interface>
  <interface name="s0_axil" kind="altera_axi4lite_slave" version="24.1">
   <!-- The connection points exposed by a module instance for the
particular module parameters. Connection points and their
parameters are a RESULT of the module parameters. -->
   <assignment>
    <name>mem_capacity_gbits</name>
    <value>32</value>
   </assignment>
   <parameter name="associatedClock">
    <type>java.lang.String</type>
    <value>s0_axil_clk</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="associatedReset">
    <type>java.lang.String</type>
    <value>s0_axil_rst_n</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="trustzoneAware">
    <type>boolean</type>
    <value>true</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="wakeupSignals">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="uniqueIdSupport">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="poison">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="traceSignals">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="maximumOutstandingReads">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="maximumOutstandingWrites">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="maximumOutstandingTransactions">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="readAcceptanceCapability">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="writeAcceptanceCapability">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="combinedAcceptanceCapability">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="readDataReorderingDepth">
    <type>java.lang.Integer</type>
    <value>1</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="bridgesToMaster">
    <type>com.altera.entityinterfaces.IConnectionPoint</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhFeatureGuid">
    <type>java.math.BigInteger</type>
    <value>0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhGroupId">
    <type>java.lang.Integer</type>
    <value>0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhParameterId">
    <type>[Ljava.lang.Integer;</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhParameterName">
    <type>[Ljava.lang.String;</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhParameterVersion">
    <type>[Ljava.lang.Integer;</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhParameterData">
    <type>[Ljava.lang.String;</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhParameterDataLength">
    <type>[Ljava.lang.Integer;</type>
    <value></value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhFeatureMajorVersion">
    <type>java.lang.Integer</type>
    <value>0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhFeatureMinorVersion">
    <type>java.lang.Integer</type>
    <value>0</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhFeatureId">
    <type>java.lang.Integer</type>
    <value>35</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="dfhFeatureType">
    <type>java.lang.Integer</type>
    <value>3</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="deviceFamily">
    <type>java.lang.String</type>
    <value>UNKNOWN</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="generateLegacySim">
    <type>boolean</type>
    <value>false</value>
    <derived>false</derived>
    <enabled>true</enabled>
    <visible>true</visible>
    <valid>true</valid>
   </parameter>
   <parameter name="addressSpan">
    <type>java.math.BigInteger</type>
    <value>4294967296</value>
    <derived>true</derived>
    <enabled>true</enabled>
    <visible>false</visible>
    <valid>true</valid>
   </parameter>
   <type>axi4lite</type>
   <span>4294967296</span>
   <isStart>false</isStart>
   <port>
    <name>s0_axi4lite_awaddr</name>
    <direction>Input</direction>
    <width>32</width>
    <role>awaddr</role>
   </port>
   <port>
    <name>s0_axi4lite_awvalid</name>
    <direction>Input</direction>
    <width>1</width>
    <role>awvalid</role>
   </port>
   <port>
    <name>s0_axi4lite_awready</name>
    <direction>Output</direction>
    <width>1</width>
    <role>awready</role>
   </port>
   <port>
    <name>s0_axi4lite_wdata</name>
    <direction>Input</direction>
    <width>32</width>
    <role>wdata</role>
   </port>
   <port>
    <name>s0_axi4lite_wstrb</name>
    <direction>Input</direction>
    <width>4</width>
    <role>wstrb</role>
   </port>
   <port>
    <name>s0_axi4lite_wvalid</name>
    <direction>Input</direction>
    <width>1</width>
    <role>wvalid</role>
   </port>
   <port>
    <name>s0_axi4lite_wready</name>
    <direction>Output</direction>
    <width>1</width>
    <role>wready</role>
   </port>
   <port>
    <name>s0_axi4lite_bresp</name>
    <direction>Output</direction>
    <width>2</width>
    <role>bresp</role>
   </port>
   <port>
    <name>s0_axi4lite_bvalid</name>
    <direction>Output</direction>
    <width>1</width>
    <role>bvalid</role>
   </port>
   <port>
    <name>s0_axi4lite_bready</name>
    <direction>Input</direction>
    <width>1</width>
    <role>bready</role>
   </port>
   <port>
    <name>s0_axi4lite_araddr</name>
    <direction>Input</direction>
    <width>32</width>
    <role>araddr</role>
   </port>
   <port>
    <name>s0_axi4lite_arvalid</name>
    <direction>Input</direction>
    <width>1</width>
    <role>arvalid</role>
   </port>
   <port>
    <name>s0_axi4lite_arready</name>
    <direction>Output</direction>
    <width>1</width>
    <role>arready</role>
   </port>
   <port>
    <name>s0_axi4lite_rdata</name>
    <direction>Output</direction>
    <width>32</width>
    <role>rdata</role>
   </port>
   <port>
    <name>s0_axi4lite_rresp</name>
    <direction>Output</direction>
    <width>2</width>
    <role>rresp</role>
   </port>
   <port>
    <name>s0_axi4lite_rvalid</name>
    <direction>Output</direction>
    <width>1</width>
    <role>rvalid</role>
   </port>
   <port>
    <name>s0_axi4lite_rready</name>
    <direction>Input</direction>
    <width>1</width>
    <role>rready</role>
   </port>
   <port>
    <name>s0_axi4lite_awprot</name>
    <direction>Input</direction>
    <width>3</width>
    <role>awprot</role>
   </port>
   <port>
    <name>s0_axi4lite_arprot</name>
    <direction>Input</direction>
    <width>3</width>
    <role>arprot</role>
   </port>
  </interface>
 </module>
 <connection
   name="emif_ph2_axil_driver_0.axil_driver_axi4_lite/emif_ph2_inst.s0_axil"
   kind="avalon"
   version="24.1"
   start="emif_ph2_axil_driver_0.axil_driver_axi4_lite"
   end="emif_ph2_inst.s0_axil">
  <parameter name="arbitrationPriority">
   <type>int</type>
   <value>1</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="baseAddress">
   <type>java.math.BigInteger</type>
   <value>0x0000</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="defaultConnection">
   <type>boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="domainAlias">
   <type>java.lang.String</type>
   <value></value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="slaveDataWidthSysInfo">
   <type>java.lang.Integer</type>
   <value>-1</value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>MAX_SLAVE_DATA_WIDTH</sysinfo_type>
  </parameter>
  <parameter name="addressMapSysInfo">
   <type>com.altera.entityinterfaces.moduleext.AddressMap</type>
   <value></value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>ADDRESS_MAP</sysinfo_type>
  </parameter>
  <parameter name="addressWidthSysInfo">
   <type>com.altera.entityinterfaces.moduleext.AddressWidthType</type>
   <value></value>
   <derived>true</derived>
   <enabled>true</enabled>
   <visible>false</visible>
   <valid>true</valid>
   <sysinfo_type>ADDRESS_WIDTH</sysinfo_type>
  </parameter>
  <parameter name="qsys_mm.piplineType">
   <type>java.lang.String</type>
   <value>PIPELINE_STAGE</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.enableAllPipelines">
   <type>java.lang.String</type>
   <value>FALSE</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.maxAdditionalLatency">
   <type>java.lang.String</type>
   <value>1</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.clockCrossingAdapter">
   <type>java.lang.String</type>
   <value>HANDSHAKE</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.insertDefaultSlave">
   <type>java.lang.String</type>
   <value>FALSE</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.enableInstrumentation">
   <type>java.lang.String</type>
   <value>FALSE</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.interconnectResetSource">
   <type>java.lang.String</type>
   <value>DEFAULT</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.burstAdapterImplementation">
   <type>java.lang.String</type>
   <value>GENERIC_CONVERTER</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.widthAdapterImplementation">
   <type>java.lang.String</type>
   <value>GENERIC_CONVERTER</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.enableEccProtection">
   <type>java.lang.String</type>
   <value>FALSE</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.interconnectType">
   <type>java.lang.String</type>
   <value>STANDARD</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.syncResets">
   <type>java.lang.String</type>
   <value>TRUE</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.optimizeRdFifoSize">
   <type>java.lang.String</type>
   <value>FALSE</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.responseFifoType">
   <type>java.lang.String</type>
   <value>REGISTER_BASED</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="qsys_mm.enableOutOfOrderSupport">
   <type>java.lang.String</type>
   <value>FALSE</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="deviceFamily">
   <type>java.lang.String</type>
   <value>UNKNOWN</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <parameter name="generateLegacySim">
   <type>boolean</type>
   <value>false</value>
   <derived>false</derived>
   <enabled>true</enabled>
   <visible>true</visible>
   <valid>true</valid>
  </parameter>
  <startModule>emif_ph2_axil_driver_0</startModule>
  <startConnectionPoint>axil_driver_axi4_lite</startConnectionPoint>
  <endModule>emif_ph2_inst</endModule>
  <endConnectionPoint>s0_axil</endConnectionPoint>
 </connection>
 <plugin>
  <instanceCount>2</instanceCount>
  <name>altera_generic_component</name>
  <type>com.altera.entityinterfaces.IElementClass</type>
  <subtype></subtype>
  <displayName>Generic Component</displayName>
  <version>1.0</version>
 </plugin>
 <plugin>
  <instanceCount>3</instanceCount>
  <name>clock_sink</name>
  <type>com.altera.entityinterfaces.IElementClass</type>
  <subtype>com.altera.entityinterfaces.IMutableConnectionPoint</subtype>
  <displayName>Clock Input</displayName>
  <version>24.1</version>
 </plugin>
 <plugin>
  <instanceCount>3</instanceCount>
  <name>reset_sink</name>
  <type>com.altera.entityinterfaces.IElementClass</type>
  <subtype>com.altera.entityinterfaces.IMutableConnectionPoint</subtype>
  <displayName>Reset Input</displayName>
  <version>24.1</version>
 </plugin>
 <plugin>
  <instanceCount>1</instanceCount>
  <name>altera_axi4lite_master</name>
  <type>com.altera.entityinterfaces.IElementClass</type>
  <subtype>com.altera.entityinterfaces.IMutableConnectionPoint</subtype>
  <displayName>AXI4Lite Manager</displayName>
  <version>24.1</version>
 </plugin>
 <plugin>
  <instanceCount>2</instanceCount>
  <name>reset_source</name>
  <type>com.altera.entityinterfaces.IElementClass</type>
  <subtype>com.altera.entityinterfaces.IMutableConnectionPoint</subtype>
  <displayName>Reset Output</displayName>
  <version>24.1</version>
 </plugin>
 <plugin>
  <instanceCount>1</instanceCount>
  <name>clock_source</name>
  <type>com.altera.entityinterfaces.IElementClass</type>
  <subtype>com.altera.entityinterfaces.IMutableConnectionPoint</subtype>
  <displayName>Clock Output</displayName>
  <version>24.1</version>
 </plugin>
 <plugin>
  <instanceCount>1</instanceCount>
  <name>altera_axi4_slave</name>
  <type>com.altera.entityinterfaces.IElementClass</type>
  <subtype>com.altera.entityinterfaces.IMutableConnectionPoint</subtype>
  <displayName>AXI4 Subordinate</displayName>
  <version>24.1</version>
 </plugin>
 <plugin>
  <instanceCount>2</instanceCount>
  <name>conduit_end</name>
  <type>com.altera.entityinterfaces.IElementClass</type>
  <subtype>com.altera.entityinterfaces.IMutableConnectionPoint</subtype>
  <displayName>Conduit</displayName>
  <version>24.1</version>
 </plugin>
 <plugin>
  <instanceCount>1</instanceCount>
  <name>altera_axi4lite_slave</name>
  <type>com.altera.entityinterfaces.IElementClass</type>
  <subtype>com.altera.entityinterfaces.IMutableConnectionPoint</subtype>
  <displayName>AXI4Lite Subordinate</displayName>
  <version>24.1</version>
 </plugin>
 <plugin>
  <instanceCount>1</instanceCount>
  <name>avalon</name>
  <type>com.altera.entityinterfaces.IElementClass</type>
  <subtype>com.altera.entityinterfaces.IConnection</subtype>
  <displayName>Avalon Memory Mapped Connection</displayName>
  <version>24.1</version>
 </plugin>
 <reportVersion>24.1 115</reportVersion>
 <uniqueIdentifier></uniqueIdentifier>
</EnsembleReport>
