Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Tue Jul  5 16:26:04 2016
| Host         : finance.eit.uni-kl.de running 64-bit Scientific Linux release 6.7 (Carbon)
| Command      : report_timing -file ./report/dct_timing_synth.rpt
| Design       : dct
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
--------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/dct_mac_muladd_16s_15s_29s_29_1_U10/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 4.906ns (82.308%)  route 1.055ns (17.692%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 9.453 - 8.000 ) 
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=750, unset)          1.453     1.453    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/dct_mac_muladd_16s_15s_29s_29_1_U10/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/dct_mac_muladd_16s_15s_29s_29_1_U10/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      3.398     4.851 r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/dct_mac_muladd_16s_15s_29s_29_1_U10/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/P[1]
                         net (fo=1, unplaced)         0.584     5.435    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/dct_mac_muladd_16s_15s_29s_29_1_U10_n_35
                         LUT2 (Prop_lut2_I1_O)        0.053     5.488 r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689[2]_i_50/O
                         net (fo=1, unplaced)         0.000     5.488    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689[2]_i_50_n_8
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.798 r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[2]_i_34/CO[3]
                         net (fo=1, unplaced)         0.008     5.806    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[2]_i_34_n_8
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.866 r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[2]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     5.866    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[2]_i_20_n_8
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.926 r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[2]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     5.926    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[2]_i_9_n_8
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.986 r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.986    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[2]_i_3_n_8
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.046 r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[6]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.046    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[6]_i_2_n_8
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.266 r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[10]_i_2/O[1]
                         net (fo=2, unplaced)         0.463     6.729    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp1_fu_404_p2[21]
                         LUT2 (Prop_lut2_I0_O)        0.155     6.884 r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689[10]_i_5/O
                         net (fo=1, unplaced)         0.000     6.884    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689[10]_i_5_n_8
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.194 r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.194    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[10]_i_1_n_8
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     7.414 r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[14]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.414    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/p_1_in[12]
                         FDRE                                         r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=750, unset)          1.453     9.453    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/ap_clk
                         FDRE                                         r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[12]/C
                         clock pessimism              0.000     9.453    
                         clock uncertainty           -0.035     9.418    
                         FDRE (Setup_fdre_C_D)        0.062     9.480    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[12]
  -------------------------------------------------------------------
                         required time                          9.480    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                  2.066    




