 /******************************************************************* 
* Name:
*	RX_SR.v
* Description:
* 	This module is a shift register with parameter for RX of the UART.
* Inputs:
*  SerialDataIn: Serial Data Input 
*	clk: Clock signal 
*  reset: Reset signal
*  shift: Shift enable input
* Outputs:
* 	Q: Parallel Data Output
* Versión:  
*	1.0
* Author: 
*	José Antonio Rodríguez Castañeda  md193781
* Date :
*	V1.0       24/10/2018
* 
*********************************************************************/

module RX_SR
#(
	parameter WORD_LENGTH = 8
)

(
	input SerialDataIn,
	input clk,
	input reset,
	input shift,
	
	output reg [WORD_LENGTH - 1 : 0] Q

);

always @(posedge clk or negedge reset) 
begin
	if(reset==1'b0) 
	begin
		Q<= {(WORD_LENGTH-1) {1'b0}};
	end
	
	else 
		if (shift)
			Q<={SerialDataIn , Q[WORD_LENGTH-1:1]};
	
		else
			Q<=Q;

end



endmodule