// Seed: 3777046769
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  tri1 id_3;
  wire id_4;
  assign id_3 = (1);
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input wor id_2,
    input uwire id_3,
    input supply0 id_4,
    input tri id_5,
    input tri id_6,
    output supply1 id_7,
    input uwire id_8,
    input uwire id_9,
    input uwire id_10,
    input tri id_11,
    output wand id_12,
    input wire id_13,
    input wor id_14
);
  wire id_16;
  nor primCall (id_12, id_2, id_3, id_14, id_1, id_13, id_6, id_11, id_8, id_16, id_4);
  module_0 modCall_1 (
      id_16,
      id_16
  );
endmodule
