{
  "design": {
    "design_info": {
      "boundary_crc": "0xB0B967181CCE875E",
      "device": "xc7z010clg400-1",
      "name": "top_design",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "iq_oscillator": {
        "dds_config_gen_0": "",
        "cplx_sep_0": "",
        "dds_compiler_0": "",
        "xlconstant_freq": "",
        "xlconstant_offs": ""
      },
      "c_addsub_0": "",
      "c_counter_binary_i": "",
      "c_counter_binary_q": "",
      "mult_gen_i": "",
      "mult_gen_q": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "m_axis_i_0:m_axis_q_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "top_design_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "S": {
        "type": "data",
        "direction": "O",
        "left": "13",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 14}",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "iq_oscillator": {
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "q_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "i_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        },
        "components": {
          "dds_config_gen_0": {
            "vlnv": "xilinx.com:module_ref:dds_config_gen:1.0",
            "xci_name": "top_design_dds_config_gen_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "dds_config_gen",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis_config": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_config_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_config_tvalid",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "freq_config": {
                "direction": "I",
                "left": "26",
                "right": "0"
              },
              "phas_config": {
                "direction": "I",
                "left": "26",
                "right": "0"
              }
            }
          },
          "cplx_sep_0": {
            "vlnv": "xilinx.com:module_ref:cplx_sep:1.0",
            "xci_name": "top_design_cplx_sep_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "cplx_sep",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "s_axis_data": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_design_clk",
                    "value_src": "default_prop"
                  },
                  "LAYERED_METADATA": {
                    "value": "xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 8} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 16 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_data_tdata",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_data_tvalid",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axis_data",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_design_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "q_out": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "i_out": {
                "direction": "O",
                "left": "7",
                "right": "0"
              }
            }
          },
          "dds_compiler_0": {
            "vlnv": "xilinx.com:ip:dds_compiler:6.0",
            "xci_name": "top_design_dds_compiler_0_0",
            "parameters": {
              "DATA_Has_TLAST": {
                "value": "Not_Required"
              },
              "DDS_Clock_Rate": {
                "value": "125"
              },
              "Frequency_Resolution": {
                "value": "1"
              },
              "Latency": {
                "value": "4"
              },
              "Noise_Shaping": {
                "value": "Auto"
              },
              "Output_Frequency1": {
                "value": "0"
              },
              "Output_Width": {
                "value": "8"
              },
              "PINC1": {
                "value": "0"
              },
              "Phase_Increment": {
                "value": "Programmable"
              },
              "Phase_Width": {
                "value": "27"
              },
              "Phase_offset": {
                "value": "Programmable"
              },
              "S_PHASE_Has_TUSER": {
                "value": "Not_Required"
              }
            }
          },
          "xlconstant_freq": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_design_xlconstant_0_0",
            "parameters": {
              "CONST_VAL": {
                "value": "34000000"
              },
              "CONST_WIDTH": {
                "value": "27"
              }
            }
          },
          "xlconstant_offs": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_design_xlconstant_freq_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "27"
              }
            }
          }
        },
        "interface_nets": {
          "dds_config_gen_0_m_axis_config": {
            "interface_ports": [
              "dds_config_gen_0/m_axis_config",
              "dds_compiler_0/S_AXIS_CONFIG"
            ]
          },
          "dds_compiler_0_M_AXIS_DATA": {
            "interface_ports": [
              "cplx_sep_0/s_axis_data",
              "dds_compiler_0/M_AXIS_DATA"
            ]
          }
        },
        "nets": {
          "clk_1": {
            "ports": [
              "clk",
              "cplx_sep_0/clk",
              "dds_compiler_0/aclk"
            ]
          },
          "xlconstant_freq_dout": {
            "ports": [
              "xlconstant_freq/dout",
              "dds_config_gen_0/freq_config"
            ]
          },
          "xlconstant_offs_dout": {
            "ports": [
              "xlconstant_offs/dout",
              "dds_config_gen_0/phas_config"
            ]
          },
          "cplx_sep_0_q_out": {
            "ports": [
              "cplx_sep_0/q_out",
              "q_out"
            ]
          },
          "cplx_sep_0_i_out": {
            "ports": [
              "cplx_sep_0/i_out",
              "i_out"
            ]
          }
        }
      },
      "c_addsub_0": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "xci_name": "top_design_c_addsub_0_2",
        "parameters": {
          "A_Width": {
            "value": "13"
          },
          "B_Value": {
            "value": "0000000000000"
          },
          "B_Width": {
            "value": "13"
          },
          "CE": {
            "value": "false"
          },
          "Implementation": {
            "value": "Fabric"
          },
          "Latency": {
            "value": "1"
          },
          "Out_Width": {
            "value": "14"
          }
        }
      },
      "c_counter_binary_i": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "top_design_c_counter_binary_0_0",
        "parameters": {
          "Increment_Value": {
            "value": "11"
          },
          "Output_Width": {
            "value": "14"
          }
        }
      },
      "c_counter_binary_q": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "top_design_c_counter_binary_0_1",
        "parameters": {
          "Increment_Value": {
            "value": "13"
          },
          "Output_Width": {
            "value": "14"
          }
        }
      },
      "mult_gen_i": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "top_design_mult_gen_0_1",
        "parameters": {
          "Multiplier_Construction": {
            "value": "Use_Mults"
          },
          "OutputWidthHigh": {
            "value": "21"
          },
          "OutputWidthLow": {
            "value": "9"
          },
          "PortAType": {
            "value": "Unsigned"
          },
          "PortAWidth": {
            "value": "14"
          },
          "PortBType": {
            "value": "Signed"
          },
          "PortBWidth": {
            "value": "8"
          },
          "Use_Custom_Output_Width": {
            "value": "true"
          }
        }
      },
      "mult_gen_q": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "top_design_mult_gen_0_3",
        "parameters": {
          "Multiplier_Construction": {
            "value": "Use_Mults"
          },
          "OutputWidthHigh": {
            "value": "21"
          },
          "OutputWidthLow": {
            "value": "9"
          },
          "PortAType": {
            "value": "Unsigned"
          },
          "PortAWidth": {
            "value": "14"
          },
          "PortBType": {
            "value": "Signed"
          },
          "PortBWidth": {
            "value": "8"
          },
          "Use_Custom_Output_Width": {
            "value": "true"
          }
        }
      }
    },
    "nets": {
      "clk_1": {
        "ports": [
          "clk",
          "iq_oscillator/clk",
          "c_addsub_0/CLK",
          "c_counter_binary_i/CLK",
          "c_counter_binary_q/CLK",
          "mult_gen_i/CLK",
          "mult_gen_q/CLK"
        ]
      },
      "iq_oscillator_q_out": {
        "ports": [
          "iq_oscillator/q_out",
          "mult_gen_q/B"
        ]
      },
      "iq_oscillator_i_out": {
        "ports": [
          "iq_oscillator/i_out",
          "mult_gen_i/B"
        ]
      },
      "c_counter_binary_q_Q": {
        "ports": [
          "c_counter_binary_q/Q",
          "mult_gen_q/A"
        ]
      },
      "c_counter_binary_i_Q": {
        "ports": [
          "c_counter_binary_i/Q",
          "mult_gen_i/A"
        ]
      },
      "mult_gen_q_P": {
        "ports": [
          "mult_gen_q/P",
          "c_addsub_0/A"
        ]
      },
      "mult_gen_i_P": {
        "ports": [
          "mult_gen_i/P",
          "c_addsub_0/B"
        ]
      },
      "c_addsub_0_S": {
        "ports": [
          "c_addsub_0/S",
          "S"
        ]
      }
    }
  }
}