
*** Running vivado
    with args -log LIGHT_SENSOR.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source LIGHT_SENSOR.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source LIGHT_SENSOR.tcl -notrace
Command: synth_design -top LIGHT_SENSOR -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8456 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 714.801 ; gain = 177.168
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LIGHT_SENSOR' [I:/Light_Sensor/Light_Sensor.srcs/sources_1/new/LIGHT_SENSOR.vhd:48]
INFO: [Synth 8-3491] module 'Lab5' declared at 'I:/EE478 LAB5/Lab5.vhd:8' bound to instance 'Lab5_portmap' of component 'Lab5' [I:/Light_Sensor/Light_Sensor.srcs/sources_1/new/LIGHT_SENSOR.vhd:88]
INFO: [Synth 8-638] synthesizing module 'Lab5' [I:/EE478 LAB5/Lab5.vhd:15]
INFO: [Synth 8-638] synthesizing module 'pxl_clk_gen' [I:/Light_Sensor/Light_Sensor.runs/synth_1/.Xil/Vivado-1184-DESKTOP-BLRKV0P/realtime/pxl_clk_gen_stub.vhdl:15]
INFO: [Synth 8-6157] synthesizing module 'timing' [I:/EE478 LAB5/timing.v:52]
INFO: [Synth 8-6155] done synthesizing module 'timing' (1#1) [I:/EE478 LAB5/timing.v:52]
INFO: [Synth 8-638] synthesizing module 'rgb2dvi' [I:/EE478 LAB5/rgb2dvi.vhd:94]
	Parameter kGenerateSerialClk bound to: 1 - type: bool 
	Parameter kClkPrimitive bound to: PLL - type: string 
	Parameter kClkRange bound to: 2 - type: integer 
	Parameter kRstActiveHigh bound to: 1 - type: bool 
	Parameter kD0Swap bound to: 0 - type: bool 
	Parameter kD1Swap bound to: 0 - type: bool 
	Parameter kD2Swap bound to: 0 - type: bool 
	Parameter kClkSwap bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ClockGen' [I:/EE478 LAB5/ClockGen.vhd:46]
	Parameter kClkRange bound to: 2 - type: integer 
	Parameter kClkPrimitive bound to: PLL - type: string 
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-3491] module 'ResetBridge' declared at 'I:/EE478 LAB5/SyncAsyncReset.vhd:63' bound to instance 'LockLostReset' of component 'ResetBridge' [I:/EE478 LAB5/ClockGen.vhd:82]
INFO: [Synth 8-638] synthesizing module 'ResetBridge' [I:/EE478 LAB5/SyncAsyncReset.vhd:72]
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [I:/EE478 LAB5/SyncAsyncReset.vhd:73]
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [I:/EE478 LAB5/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [I:/EE478 LAB5/SyncAsync.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (2#1) [I:/EE478 LAB5/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge' (3#1) [I:/EE478 LAB5/SyncAsyncReset.vhd:72]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'SyncAsync' declared at 'I:/EE478 LAB5/SyncAsync.vhd:61' bound to instance 'PLL_LockSyncAsync' of component 'SyncAsync' [I:/EE478 LAB5/ClockGen.vhd:90]
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized1' [I:/EE478 LAB5/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized1' (3#1) [I:/EE478 LAB5/SyncAsync.vhd:72]
WARNING: [Synth 8-614] signal 'pRst' is read in the process but is not in the sensitivity list [I:/EE478 LAB5/ClockGen.vhd:97]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 15 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 12.500000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 15 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'DVI_ClkGenerator' to cell 'PLLE2_ADV' [I:/EE478 LAB5/ClockGen.vhd:239]
WARNING: [Synth 8-6014] Unused sequential element pLockGained_reg was removed.  [I:/EE478 LAB5/ClockGen.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'ClockGen' (4#1) [I:/EE478 LAB5/ClockGen.vhd:46]
INFO: [Synth 8-638] synthesizing module 'OutputSERDES' [I:/EE478 LAB5/OutputSERDES.vhd:76]
	Parameter kParallelWidth bound to: 10 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OutputBuffer' to cell 'OBUFDS' [I:/EE478 LAB5/OutputSERDES.vhd:83]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerMaster' to cell 'OSERDESE2' [I:/EE478 LAB5/OutputSERDES.vhd:92]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerSlave' to cell 'OSERDESE2' [I:/EE478 LAB5/OutputSERDES.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'OutputSERDES' (5#1) [I:/EE478 LAB5/OutputSERDES.vhd:76]
INFO: [Synth 8-638] synthesizing module 'TMDS_Encoder' [I:/EE478 LAB5/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Encoder' (6#1) [I:/EE478 LAB5/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'rgb2dvi' (7#1) [I:/EE478 LAB5/rgb2dvi.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'Lab5' (8#1) [I:/EE478 LAB5/Lab5.vhd:15]
INFO: [Synth 8-3491] module 'SPI_MASTER' declared at 'I:/Light_Sensor/Light_Sensor.srcs/sources_1/new/SPI_MASTER.vhd:33' bound to instance 'SPI_MASTER_portmap' of component 'SPI_MASTER' [I:/Light_Sensor/Light_Sensor.srcs/sources_1/new/LIGHT_SENSOR.vhd:96]
INFO: [Synth 8-638] synthesizing module 'SPI_MASTER' [I:/Light_Sensor/Light_Sensor.srcs/sources_1/new/SPI_MASTER.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'SPI_MASTER' (9#1) [I:/Light_Sensor/Light_Sensor.srcs/sources_1/new/SPI_MASTER.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'LIGHT_SENSOR' (10#1) [I:/Light_Sensor/Light_Sensor.srcs/sources_1/new/LIGHT_SENSOR.vhd:48]
WARNING: [Synth 8-3331] design TMDS_Encoder has unconnected port SerialClk
WARNING: [Synth 8-3331] design TMDS_Encoder has unconnected port aRst
WARNING: [Synth 8-3331] design rgb2dvi has unconnected port aRst_n
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 780.172 ; gain = 242.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 780.172 ; gain = 242.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 780.172 ; gain = 242.539
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [i:/Light_Sensor/Light_Sensor.srcs/sources_1/ip/pxl_clk_gen/pxl_clk_gen/pxl_clk_gen_in_context.xdc] for cell 'Lab5_portmap/pixel_clock_gen'
Finished Parsing XDC File [i:/Light_Sensor/Light_Sensor.srcs/sources_1/ip/pxl_clk_gen/pxl_clk_gen/pxl_clk_gen_in_context.xdc] for cell 'Lab5_portmap/pixel_clock_gen'
Parsing XDC File [I:/Light_Sensor/Light_Sensor.srcs/constrs_1/new/LIGHT_SENSOR.xdc]
WARNING: [Vivado 12-584] No ports matched 'sys_clk'. [I:/Light_Sensor/Light_Sensor.srcs/constrs_1/new/LIGHT_SENSOR.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'sys_clk'. [I:/Light_Sensor/Light_Sensor.srcs/constrs_1/new/LIGHT_SENSOR.xdc:41]
Finished Parsing XDC File [I:/Light_Sensor/Light_Sensor.srcs/constrs_1/new/LIGHT_SENSOR.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [I:/Light_Sensor/Light_Sensor.srcs/constrs_1/new/LIGHT_SENSOR.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/LIGHT_SENSOR_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [I:/Light_Sensor/Light_Sensor.srcs/constrs_1/new/LIGHT_SENSOR.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LIGHT_SENSOR_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LIGHT_SENSOR_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 917.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 917.082 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 917.082 ; gain = 379.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 917.082 ; gain = 379.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for in_clk. (constraint file  i:/Light_Sensor/Light_Sensor.srcs/sources_1/ip/pxl_clk_gen/pxl_clk_gen/pxl_clk_gen_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for in_clk. (constraint file  i:/Light_Sensor/Light_Sensor.srcs/sources_1/ip/pxl_clk_gen/pxl_clk_gen/pxl_clk_gen_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for Lab5_portmap/pixel_clock_gen. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 917.082 ; gain = 379.449
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'green_data_reg[7:0]' into 'red_data_reg[7:0]' [I:/EE478 LAB5/Lab5.vhd:116]
INFO: [Synth 8-4471] merging register 'blue_data_reg[7:0]' into 'red_data_reg[7:0]' [I:/EE478 LAB5/Lab5.vhd:116]
WARNING: [Synth 8-327] inferring latch for variable 'out_chip_select_sig_reg' [I:/Light_Sensor/Light_Sensor.srcs/sources_1/new/SPI_MASTER.vhd:95]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 917.082 ; gain = 379.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 9     
	   4 Input      5 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 5     
	   8 Input      4 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               27 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LIGHT_SENSOR 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
Module timing 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
Module SyncAsync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SyncAsync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ClockGen 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TMDS_Encoder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
Module Lab5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
Module SPI_MASTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'DataEncoders[1].DataEncoder/pC1_1_reg' into 'DataEncoders[1].DataEncoder/pC0_1_reg' [I:/EE478 LAB5/TMDS_Encoder.vhd:115]
INFO: [Synth 8-4471] merging register 'DataEncoders[1].DataEncoder/pC1_2_reg' into 'DataEncoders[1].DataEncoder/pC0_2_reg' [I:/EE478 LAB5/TMDS_Encoder.vhd:149]
INFO: [Synth 8-4471] merging register 'DataEncoders[1].DataEncoder/pVde_1_reg' into 'DataEncoders[0].DataEncoder/pVde_1_reg' [I:/EE478 LAB5/TMDS_Encoder.vhd:110]
INFO: [Synth 8-4471] merging register 'DataEncoders[1].DataEncoder/pVde_2_reg' into 'DataEncoders[0].DataEncoder/pVde_2_reg' [I:/EE478 LAB5/TMDS_Encoder.vhd:150]
INFO: [Synth 8-4471] merging register 'DataEncoders[2].DataEncoder/pC0_1_reg' into 'DataEncoders[1].DataEncoder/pC0_1_reg' [I:/EE478 LAB5/TMDS_Encoder.vhd:114]
INFO: [Synth 8-4471] merging register 'DataEncoders[2].DataEncoder/pC0_2_reg' into 'DataEncoders[1].DataEncoder/pC0_2_reg' [I:/EE478 LAB5/TMDS_Encoder.vhd:148]
INFO: [Synth 8-4471] merging register 'DataEncoders[2].DataEncoder/pC1_1_reg' into 'DataEncoders[1].DataEncoder/pC0_1_reg' [I:/EE478 LAB5/TMDS_Encoder.vhd:115]
INFO: [Synth 8-4471] merging register 'DataEncoders[2].DataEncoder/pC1_2_reg' into 'DataEncoders[1].DataEncoder/pC0_2_reg' [I:/EE478 LAB5/TMDS_Encoder.vhd:149]
INFO: [Synth 8-4471] merging register 'DataEncoders[2].DataEncoder/pVde_1_reg' into 'DataEncoders[0].DataEncoder/pVde_1_reg' [I:/EE478 LAB5/TMDS_Encoder.vhd:110]
INFO: [Synth 8-4471] merging register 'DataEncoders[2].DataEncoder/pVde_2_reg' into 'DataEncoders[0].DataEncoder/pVde_2_reg' [I:/EE478 LAB5/TMDS_Encoder.vhd:150]
WARNING: [Synth 8-3331] design rgb2dvi has unconnected port aRst_n
WARNING: [Synth 8-3331] design rgb2dvi has unconnected port SerialClk
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/red_data_reg[1]' (FDE) to 'Lab5_portmap/red_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/n0q_m_2_reg[0]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/pC0_1_reg )
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[0].DataEncoder/q_m_2_reg[0]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/q_m_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/q_m_2_reg[0]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/q_m_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/pC0_2_reg' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/pC0_1_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/pC0_1_reg )
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[0].DataEncoder/n1d_1_reg[0]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/n1d_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[0].DataEncoder/n1d_1_reg[3]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/n1d_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[0].DataEncoder/n1d_1_reg[1]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/n1d_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[0].DataEncoder/n1d_1_reg[2]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/n1d_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/n1d_1_reg[0]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/n1d_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/n1d_1_reg[3]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/n1d_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/n1d_1_reg[1]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/n1d_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/n1d_1_reg[2]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/n1d_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[0].DataEncoder/q_m_2_reg[2]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/q_m_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/q_m_2_reg[2]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/q_m_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[0].DataEncoder/n0q_m_2_reg[3]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[0].DataEncoder/n0q_m_2_reg[1]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/n0q_m_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[0].DataEncoder/q_m_2_reg[7]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/q_m_2_reg[7]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[0].DataEncoder/q_m_2_reg[6]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/q_m_2_reg[6]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[0].DataEncoder/q_m_2_reg[5]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/q_m_2_reg[5]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[0].DataEncoder/q_m_2_reg[4]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/q_m_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[0].DataEncoder/q_m_2_reg[3]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/q_m_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[0].DataEncoder/q_m_2_reg[1]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/q_m_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[0].DataEncoder/q_m_2_reg[8]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/q_m_2_reg[8]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/q_m_2_reg[7]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/q_m_2_reg[7]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/q_m_2_reg[6]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/q_m_2_reg[6]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/q_m_2_reg[5]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/q_m_2_reg[5]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/q_m_2_reg[4]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/q_m_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/q_m_2_reg[3]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/q_m_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/q_m_2_reg[1]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/q_m_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/n1q_m_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/q_m_2_reg[8]' (FD) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/q_m_2_reg[8]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 917.082 ; gain = 379.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Lab5_portmap/pixel_clock_gen/clk_out1' to pin 'Lab5_portmap/pixel_clock_gen/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 917.082 ; gain = 379.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 917.082 ; gain = 379.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Lab5_portmap/hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]' (FDS) to 'Lab5_portmap/hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 917.082 ; gain = 379.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 917.082 ; gain = 379.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 917.082 ; gain = 379.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 917.082 ; gain = 379.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 917.082 ; gain = 379.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 917.082 ; gain = 379.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 917.082 ; gain = 379.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |pxl_clk_gen   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |pxl_clk_gen |     1|
|2     |CARRY4      |    21|
|3     |LUT1        |    18|
|4     |LUT2        |    99|
|5     |LUT3        |    25|
|6     |LUT4        |    31|
|7     |LUT5        |    48|
|8     |LUT6        |    69|
|9     |MUXF7       |     2|
|10    |OSERDESE2   |     4|
|11    |OSERDESE2_1 |     4|
|12    |PLLE2_ADV   |     1|
|13    |FDCE        |     3|
|14    |FDPE        |     5|
|15    |FDRE        |   155|
|16    |FDSE        |    15|
|17    |LDC         |     1|
|18    |IBUF        |     3|
|19    |OBUF        |     6|
|20    |OBUFDS      |     4|
+------+------------+------+

Report Instance Areas: 
+------+---------------------------------------+--------------------------+------+
|      |Instance                               |Module                    |Cells |
+------+---------------------------------------+--------------------------+------+
|1     |top                                    |                          |   516|
|2     |  Lab5_portmap                         |Lab5                      |   399|
|3     |    hdmi_controller                    |rgb2dvi                   |   222|
|4     |      \ClockGenInternal.ClockGenX      |ClockGen                  |    12|
|5     |        LockLostReset                  |ResetBridge_5             |     3|
|6     |          SyncAsyncx                   |SyncAsync_6               |     2|
|7     |        PLL_LockSyncAsync              |SyncAsync__parameterized1 |     2|
|8     |      ClockSerializer                  |OutputSERDES              |     3|
|9     |      \DataEncoders[0].DataEncoder     |TMDS_Encoder              |    38|
|10    |      \DataEncoders[0].DataSerializer  |OutputSERDES_0            |     3|
|11    |      \DataEncoders[1].DataEncoder     |TMDS_Encoder_1            |    19|
|12    |      \DataEncoders[1].DataSerializer  |OutputSERDES_2            |     3|
|13    |      \DataEncoders[2].DataEncoder     |TMDS_Encoder_3            |   139|
|14    |      \DataEncoders[2].DataSerializer  |OutputSERDES_4            |     3|
|15    |      LockLostReset                    |ResetBridge               |     2|
|16    |        SyncAsyncx                     |SyncAsync                 |     2|
|17    |    timing_inst                        |timing                    |   124|
|18    |  SPI_MASTER_portmap                   |SPI_MASTER                |   104|
+------+---------------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 917.082 ; gain = 379.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 917.082 ; gain = 242.539
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 917.082 ; gain = 379.449
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 923.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
128 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 923.984 ; gain = 624.488
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 923.984 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'I:/Light_Sensor/Light_Sensor.runs/synth_1/LIGHT_SENSOR.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LIGHT_SENSOR_utilization_synth.rpt -pb LIGHT_SENSOR_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 12 21:31:07 2019...
