<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_7' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2017-09-26T19:52:20.956-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_6' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2017-09-26T19:52:20.941-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_5' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2017-09-26T19:52:20.924-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_4' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2017-09-26T19:52:20.901-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_3' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2017-09-26T19:52:20.885-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_2' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2017-09-26T19:52:20.872-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_1' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2017-09-26T19:52:20.857-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_0' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2017-09-26T19:52:20.827-0400" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xD;&#xA;&#x9;'phi' operation ('i1', axi_interfaces.c:64) with incoming values : ('tmp_17', axi_interfaces.c:64) (0 ns)&#xD;&#xA;&#x9;'add' operation ('i_1_7', axi_interfaces.c:64) (1.66 ns)&#xD;&#xA;&#x9;'icmp' operation ('exitcond', axi_interfaces.c:64) (2.51 ns)" projectName="axi_interfaces_prj" solutionName="solution2" date="2017-09-26T19:52:20.539-0400" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (4.16ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns)." projectName="axi_interfaces_prj" solutionName="solution2" date="2017-09-26T19:52:20.525-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_7' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2017-09-26T19:48:47.259-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_6' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2017-09-26T19:48:47.219-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_5' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2017-09-26T19:48:47.204-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_4' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2017-09-26T19:48:47.191-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_3' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2017-09-26T19:48:47.178-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_2' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2017-09-26T19:48:47.162-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_1' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2017-09-26T19:48:47.134-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_0' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2017-09-26T19:48:47.106-0400" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xD;&#xA;&#x9;'phi' operation ('i1', axi_interfaces.c:64) with incoming values : ('tmp_17', axi_interfaces.c:64) (0 ns)&#xD;&#xA;&#x9;'add' operation ('i_1_7', axi_interfaces.c:64) (1.66 ns)&#xD;&#xA;&#x9;'icmp' operation ('exitcond', axi_interfaces.c:64) (2.51 ns)" projectName="axi_interfaces_prj" solutionName="solution1" date="2017-09-26T19:48:46.847-0400" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (4.16ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns)." projectName="axi_interfaces_prj" solutionName="solution1" date="2017-09-26T19:48:46.837-0400" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'." projectName="axi_interfaces_prj" solutionName="solution2" date="2017-09-26T19:55:32.203-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'." projectName="axi_interfaces_prj" solutionName="solution2" date="2017-09-26T19:55:31.819-0400" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
