// Seed: 3543588541
module module_0 ();
  always for (id_1 = id_1; id_1; id_1 = id_1) id_1 <= ~1;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  reg id_4;
  id_5 :
  assert property (@(posedge id_4) 1)
  else begin
    id_1 <= id_4;
  end
  module_0();
  reg id_6 = id_5;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  assign id_1[1] = id_3;
  wire id_4;
  module_0();
  initial begin
    id_2 <= $display(1);
  end
endmodule
