{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544031120819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544031120852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 11:32:00 2018 " "Processing started: Wed Dec 05 11:32:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544031120852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544031120852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PiezoTest -c PiezoTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off PiezoTest -c PiezoTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544031120852 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1544031123085 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "reset_synch.v " "Can't analyze file -- file reset_synch.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1544031135753 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n PiezoTest.v(3) " "Verilog HDL Declaration information at PiezoTest.v(3): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "PiezoTest.v" "" { Text "I:/ece551/ece551Project/projectFolder/exercise24_Piezo/PiezoTest.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544031135762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piezotest.v 1 1 " "Found 1 design units, including 1 entities, in source file piezotest.v" { { "Info" "ISGN_ENTITY_NAME" "1 PiezoTest " "Found entity 1: PiezoTest" {  } { { "PiezoTest.v" "" { Text "I:/ece551/ece551Project/projectFolder/exercise24_Piezo/PiezoTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544031135764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544031135764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piezo.sv 1 1 " "Found 1 design units, including 1 entities, in source file piezo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 piezo " "Found entity 1: piezo" {  } { { "piezo.sv" "" { Text "I:/ece551/ece551Project/projectFolder/exercise24_Piezo/piezo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544031135768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544031135768 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "warn_tone1_dur piezo.sv(25) " "Verilog HDL Implicit Net warning at piezo.sv(25): created implicit net for \"warn_tone1_dur\"" {  } { { "piezo.sv" "" { Text "I:/ece551/ece551Project/projectFolder/exercise24_Piezo/piezo.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544031135769 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "warn_tone2_dur piezo.sv(28) " "Verilog HDL Implicit Net warning at piezo.sv(28): created implicit net for \"warn_tone2_dur\"" {  } { { "piezo.sv" "" { Text "I:/ece551/ece551Project/projectFolder/exercise24_Piezo/piezo.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544031135769 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PiezoTest " "Elaborating entity \"PiezoTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544031135907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n rst_synch.sv(5) " "Verilog HDL Declaration information at rst_synch.sv(5): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "rst_synch.sv" "" { Text "I:/ece551/ece551Project/projectFolder/exercise24_Piezo/rst_synch.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544031135977 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rst_synch.sv 1 1 " "Using design file rst_synch.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rst_synch " "Found entity 1: rst_synch" {  } { { "rst_synch.sv" "" { Text "I:/ece551/ece551Project/projectFolder/exercise24_Piezo/rst_synch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544031135978 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544031135978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_synch rst_synch:iRST " "Elaborating entity \"rst_synch\" for hierarchy \"rst_synch:iRST\"" {  } { { "PiezoTest.v" "iRST" { Text "I:/ece551/ece551Project/projectFolder/exercise24_Piezo/PiezoTest.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544031135978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piezo piezo:iP " "Elaborating entity \"piezo\" for hierarchy \"piezo:iP\"" {  } { { "PiezoTest.v" "iP" { Text "I:/ece551/ece551Project/projectFolder/exercise24_Piezo/PiezoTest.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544031135986 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 piezo.sv(16) " "Verilog HDL assignment warning at piezo.sv(16): truncated value with size 32 to match size of target (26)" {  } { { "piezo.sv" "" { Text "I:/ece551/ece551Project/projectFolder/exercise24_Piezo/piezo.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544031135987 "|PiezoTest|piezo:iP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 piezo.sv(34) " "Verilog HDL assignment warning at piezo.sv(34): truncated value with size 32 to match size of target (1)" {  } { { "piezo.sv" "" { Text "I:/ece551/ece551Project/projectFolder/exercise24_Piezo/piezo.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544031135987 "|PiezoTest|piezo:iP"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544031137309 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ece551/ece551Project/projectFolder/exercise24_Piezo/PiezoTest.map.smsg " "Generated suppressed messages file I:/ece551/ece551Project/projectFolder/exercise24_Piezo/PiezoTest.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544031137967 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544031138588 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544031138588 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544031139129 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544031139129 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544031139129 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544031139129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5024 " "Peak virtual memory: 5024 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544031139314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 11:32:19 2018 " "Processing ended: Wed Dec 05 11:32:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544031139314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544031139314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544031139314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544031139314 ""}
