Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_1_4 -L xdma_v4_1_23 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'rbar_bar_size_sd' [d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/sim/xdma_0.sv:1561]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'rbar_function_number_sd' [d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/sim/xdma_0.sv:1562]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'cfg_function_status_sd' [d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/sim/xdma_0.sv:1572]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cfg_max_payload_sd' [d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/sim/xdma_0.sv:1574]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 's_axis_c2h_tuser' [d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4784]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 252 for port 'cfg_vf_flr_done' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45910]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 64 for port 'cfg_interrupt_msix_address' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:46301]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'm_axis_rq_tready' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44481]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CFG_MSIEN_IN' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44788]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 4 for port 'cfg_flr_done' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44843]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'axi_rrq_rdy' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:43380]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'axi_rrq_vld' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:43381]
WARNING: [VRFC 10-3091] actual bit length 363 differs from formal bit length 242 for port 'axi_rrq_req' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:43382]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'pci_exp_txn' [d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/imports/board.v:233]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'pci_exp_txp' [d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/imports/board.v:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'pci_exp_rxn' [d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/imports/board.v:235]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'pci_exp_rxp' [d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/imports/board.v:236]
WARNING: [VRFC 10-5021] port 'cfg_fc_vc_sel' is not connected on this instance [d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/sim/xdma_0.sv:224]
WARNING: [VRFC 10-3027] 'cfg_function_status' was previously declared with a different range [d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3747]
WARNING: [VRFC 10-3027] 'cfg_max_payload' was previously declared with a different range [d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3731]
WARNING: [VRFC 10-5021] port 'cfg_mgmt_di' is not connected on this instance [d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42361]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42362]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42363]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42364]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42365]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42366]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42368]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42370]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42371]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42372]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42373]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42374]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42375]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42377]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42397]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42398]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42399]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42400]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42401]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42402]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42404]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42406]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42407]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42408]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42409]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42410]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42411]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42413]
WARNING: [VRFC 10-3705] select index 119 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28456]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4328] File: d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/imports/pci_exp_usrapp_tx.v Line: 3159 : Sensitivity on input argument "timeout" of task "TSK_SIMULATION_TIMEOUT" may never get triggered.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_xdma_0_dma_cpl_sv_38279083...
Compiling package xdma_v4_1_23.$unit_xdma_v4_1_vl_rfs_sv
Compiling module xil_defaultlib.sys_clk_gen
Compiling module xil_defaultlib.sys_clk_gen_ds(halfcycle=5000)
Compiling module unisims_ver.IBUFDS_GTE2
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.dma_pcie_axis_rq_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_cc_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_rc_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_cq_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_misc_output_if
Compiling module xil_defaultlib.dma_pcie_misc_input_if
Compiling module xil_defaultlib.dma_pcie_gic_if
Compiling module xil_defaultlib.dma_pcie_fabric_output_if
Compiling module xil_defaultlib.dma_pcie_fabric_input_if
Compiling module xil_defaultlib.dma_pcie_mi_4Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_16Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_2Bx2048_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_8Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpli_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpld_if
Compiling module xil_defaultlib.dma_pcie_dsc_in_if
Compiling module xil_defaultlib.dma_pcie_dsc_out_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx256_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx512_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx2048_32Bwe_ram_i...
Compiling module xil_defaultlib.dma_pcie_mi_64Bx1024_32Bwe_ram_i...
Compiling module xdma_v4_1_23.xdma_v4_1_23_GenericFIFOHead(BUF...
Compiling module xdma_v4_1_23.xdma_v4_1_23_GenericFIFOHead(BUF...
Compiling module xdma_v4_1_23.xdma_v4_1_23_GenericFIFOHead(BUF...
Compiling module xdma_v4_1_23.xdma_v4_1_23_GenericFIFO(BUF_DAT...
Compiling module xdma_v4_1_23.xdma_v4_1_23_GenericFIFO(BUF_DAT...
Compiling module xdma_v4_1_23.xdma_v4_1_23_GenericFIFOAsync(BU...
Compiling module xdma_v4_1_23.xdma_v4_1_23_GenericFIFOHead(BUF...
Compiling module xdma_v4_1_23.xdma_v4_1_23_GenericFIFO(BUF_DAT...
Compiling module xdma_v4_1_23.xdma_v4_1_23_GenericFIFO(BUF_DAT...
Compiling module xdma_v4_1_23.xdma_v4_1_23_GenericFIFOAsync(BU...
Compiling module xdma_v4_1_23.xdma_v4_1_23_GenericFIFOAsync(BU...
Compiling module xdma_v4_1_23.xdma_v4_1_23_GenericFIFO(BUF_DAT...
Compiling module xdma_v4_1_23.xdma_v4_1_23_GenericFIFOHead2(BU...
Compiling module xdma_v4_1_23.xdma_v4_1_23_GenericFIFO(BUF_DAT...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=18...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=18...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=36...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_s...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.pcie2_fifo_generator_dma_cpl
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_s...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.pcie2_fifo_generator_tgt_brdg
Compiling module xil_defaultlib.xdma_0_rx_destraddler(C_KEEP_WID...
Compiling module xil_defaultlib.xdma_0_rx_demux(C_KEEP_WIDTH=8)
Compiling module xil_defaultlib.xdma_0_tx_mux(C_KEEP_WIDTH=8)
Compiling module xil_defaultlib.xdma_0_dma_req(C_AXI_DATA_WIDTH=...
Compiling module xil_defaultlib.xdma_0_dma_cpl(C_AXI_DATA_WIDTH=...
Compiling module xil_defaultlib.xdma_0_tgt_req(C_KEEP_WIDTH=8,C_...
Compiling module xil_defaultlib.xdma_0_tgt_cpl(C_KEEP_WIDTH=8,C_...
Compiling module xil_defaultlib.xdma_0_axi_stream_intf(C_M_AXIS_...
Compiling module xil_defaultlib.xdma_0_cfg_sideband(C_KEEP_WIDTH...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=2,SR...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_axi_basic_rx_pip...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_axi_basic_rx_nul...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_axi_basic_rx(C_D...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_axi_basic_tx_pip...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_axi_basic_tx_thr...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_axi_basic_tx(C_D...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_axi_basic_top(C_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module unimacro_ver.BRAM_TDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pcie_bram_7x(LIN...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pcie_brams_7x(LI...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pcie_bram_top_7x...
Compiling module unisims_ver.PCIE_2_1(AER_BASE_PTR=12'b0,AER_...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pcie_7x(AER_BASE...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pcie_pipe_misc(P...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pcie_pipe_lane(P...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pcie_pipe_pipeli...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pcie_top(PIPE_PI...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_gt_rx_valid_filt...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFGCTRL
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pipe_clock(PCIE_...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_gtp_pipe_reset(P...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pipe_user(PCIE_U...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_gtp_pipe_rate(PC...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pipe_sync(PCIE_G...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_gtp_pipe_drp
Compiling module xil_defaultlib.xdma_0_pcie2_ip_qpll_drp(PCIE_GT...
Compiling module unisims_ver.GTPE2_COMMON(BIAS_CFG=64'b010100...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_gtp_cpllpd_ovrd
Compiling module xil_defaultlib.xdma_0_pcie2_ip_qpll_wrapper(PCI...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_gt_common(PCIE_S...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_gtx_cpllpd_ovrd
Compiling module unisims_ver.GTPE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_gt_wrapper(PCIE_...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pipe_wrapper(PCI...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_gt_top(LINK_CAP_...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_core_top(KEEP_WI...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pcie2_top(c_comp...
Compiling module xil_defaultlib.xdma_0_pcie2_ip
Compiling module xil_defaultlib.xdma_0_pcie2_to_pcie3_wrapper(PL...
Compiling module xil_defaultlib.xdma_0_core_top(PL_UPSTREAM_FACI...
Compiling module xil_defaultlib.xdma_0
Compiling module blk_mem_gen_v8_4_6.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_6.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b111101...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b010111...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_6.write_netlist_v8_4_default
Compiling module blk_mem_gen_v8_4_6.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_6.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_6.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_6.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_6.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.xdma_app_default
Compiling module xil_defaultlib.xilinx_dma_pcie_ep_default
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.BUFG_GT
Compiling module unisims_ver.BUFG_GT_SYNC
Compiling module xil_defaultlib.rp_phy_sync_cell(STAGE=3)
Compiling module xil_defaultlib.rp_phy_sync(STAGE=3)
Compiling module xil_defaultlib.rp_deemph
Compiling module xil_defaultlib.rp_rxcdrhold
Compiling module xil_defaultlib.rp_phy_clk
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=8,STAGE=3)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=2,STAGE=3)
Compiling module xil_defaultlib.rp_phy_rst(PL_UPSTREAM_FACING="F...
Compiling module xil_defaultlib.rp_phy_sync_cell
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=2)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=4)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=6)
Compiling module xil_defaultlib.rp_phy_txeq
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=3)
Compiling module xil_defaultlib.rp_phy_rxeq(PHY_SIM_EN="TRUE")
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module unisims_ver.GTHE3_COMMON(BIAS_CFG2=16'b01100...
Compiling module xil_defaultlib.rp_gt_common(PHY_SIM_EN="TRUE")
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_common(PHY_SIM_EN="TRUE",G...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_phy_wrapper(PL_UPSTREAM_FACIN...
Compiling module xil_defaultlib.rp_init_ctrl(PL_UPSTREAM_FACING=...
Compiling module unisims_ver.RAMB36E2(DOB_REG=0,READ_WIDTH_A=...
Compiling module xil_defaultlib.rp_tph_tbl
Compiling module xil_defaultlib.rp_pipe_misc_default
Compiling module xil_defaultlib.rp_pipe_lane_default
Compiling module xil_defaultlib.rp_pipe_pipeline(PL_LINK_CAP_MAX...
Compiling module unisims_ver.RAMB36E2(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.rp_bram_rep_8k_default
Compiling module xil_defaultlib.rp_bram_rep
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=36,RSTREG_...
Compiling module xil_defaultlib.rp_bram_8k_default
Compiling module xil_defaultlib.rp_bram_req
Compiling module xil_defaultlib.rp_bram_cpl(COMPLETION_SPACE="8K...
Compiling module xil_defaultlib.rp_bram(COMPLETION_SPACE="8KB")
Compiling module unisims_ver.PCIE_3_1(AXISTEN_IF_CC_PARITY_CH...
Compiling module xil_defaultlib.rp_pcie3_uscale_wrapper(NO_DECOD...
Compiling module xil_defaultlib.rp_pcie3_uscale_top(NO_DECODE_LO...
Compiling module xil_defaultlib.rp_pcie3_uscale_core_top(PL_LINK...
Compiling module xil_defaultlib.pcie3_uscale_rp_top
Compiling module xil_defaultlib.pci_exp_usrapp_rx(C_DATA_WIDTH=2...
Compiling module xil_defaultlib.pci_exp_usrapp_tx(DEV_CAP_MAX_PA...
Compiling module xil_defaultlib.pci_exp_usrapp_cfg
Compiling module xil_defaultlib.pci_exp_usrapp_com
Compiling module xil_defaultlib.xilinx_pcie3_uscale_rp(PF0_DEV_C...
Compiling module xil_defaultlib.board
Compiling module xil_defaultlib.glbl
Built simulation snapshot board_behav
