TimeQuest Timing Analyzer report for marsohod2-picorv32-wb-soc_0
Sun Feb 26 17:26:05 2017
Quartus II 32-bit Version 13.1.4 Build 182 03/12/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK100MHZ'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK100MHZ'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Slow 1200mV 0C Model Metastability Report
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK100MHZ'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Fast 1200mV 0C Model Metastability Report
 51. Multicorner Timing Analysis Summary
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Board Trace Model Assignments
 57. Input Transition Times
 58. Slow Corner Signal Integrity Metrics
 59. Fast Corner Signal Integrity Metrics
 60. Setup Transfers
 61. Hold Transfers
 62. Report TCCS
 63. Report RSKM
 64. Unconstrained Paths
 65. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.4 Build 182 03/12/2014 SJ Web Edition ;
; Revision Name      ; marsohod2-picorv32-wb-soc_0                        ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C10E144C8                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------+
; SDC File List                                                                             ;
+-------------------------------------------------------+--------+--------------------------+
; SDC File Path                                         ; Status ; Read at                  ;
+-------------------------------------------------------+--------+--------------------------+
; ../src/marsohod2-picorv32-wb-soc_0/data/marsohod2.sdc ; OK     ; Sun Feb 26 17:26:01 2017 ;
+-------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------+-----------------------------------------------------+
; CLK100MHZ                                       ; Base      ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                   ; { CLK100MHZ }                                       ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; CLK100MHZ ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 74.83 MHz ; 74.83 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 86.636 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.431 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; CLK100MHZ                                       ; 4.916  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 49.719 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                         ; To Node                                                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 86.636 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                                                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.124     ; 13.241     ;
; 86.888 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_lw                                                                                                                       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 13.019     ;
; 86.932 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 12.975     ;
; 87.038 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[4]                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 12.895     ;
; 87.060 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_xor                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 12.849     ;
; 87.092 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_lw                                                                                                                       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 12.819     ;
; 87.136 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 12.775     ;
; 87.151 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_xori                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 12.756     ;
; 87.264 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_xor                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.088     ; 12.649     ;
; 87.321 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[19]                                                                                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 12.609     ;
; 87.323 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[31]                                                                                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.088     ; 12.590     ;
; 87.327 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 12.580     ;
; 87.355 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_xori                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 12.556     ;
; 87.523 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[3]                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 12.392     ;
; 87.531 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 12.380     ;
; 87.590 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_ori                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 12.319     ;
; 87.600 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_or                                                                                                                       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 12.309     ;
; 87.641 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slt                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 12.268     ;
; 87.716 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[2]                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 12.196     ;
; 87.719 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_lw                                                                                                                       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 12.192     ;
; 87.744 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_srai                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 12.163     ;
; 87.744 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_lui                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 12.193     ;
; 87.763 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 12.148     ;
; 87.763 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_auipc                                                                                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 12.174     ;
; 87.771 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[1]                                                                                                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 12.139     ;
; 87.787 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_and                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 12.122     ;
; 87.788 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sb                                                                                                                       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 12.119     ;
; 87.795 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_ori                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.088     ; 12.118     ;
; 87.805 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_or                                                                                                                       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.088     ; 12.108     ;
; 87.836 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                                                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 12.080     ;
; 87.845 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slt                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.088     ; 12.068     ;
; 87.848 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sltiu                                                                                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 12.059     ;
; 87.876 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                                                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.124     ; 12.001     ;
; 87.891 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_xor                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.088     ; 12.022     ;
; 87.895 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                                                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.124     ; 11.982     ;
; 87.898 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_l8c1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.519     ; 11.584     ;
; 87.917 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sw                                                                                                                       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 11.990     ;
; 87.919 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[3]                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 11.993     ;
; 87.922 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_andi                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 11.987     ;
; 87.924 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_srli                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 11.983     ;
; 87.937 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store                                                                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.124     ; 11.940     ;
; 87.941 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                                                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[13] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 11.965     ;
; 87.948 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_srai                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 11.963     ;
; 87.949 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_lui                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.060     ; 11.992     ;
; 87.951 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sra                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 11.956     ;
; 87.952 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_rdcycleh                                                                                                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 11.982     ;
; 87.953 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[4]                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.065     ; 11.983     ;
; 87.960 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_rdinstrh                                                                                                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 11.974     ;
; 87.962 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_jal                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 11.975     ;
; 87.962 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[3]                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 11.957     ;
; 87.968 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_lw                                                                                                                       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[2]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 11.943     ;
; 87.968 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_auipc                                                                                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.060     ; 11.973     ;
; 87.982 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_xori                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 11.929     ;
; 87.992 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sb                                                                                                                       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 11.919     ;
; 87.992 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_and                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.088     ; 11.921     ;
; 88.002 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bne                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 11.904     ;
; 88.012 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                                                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 11.904     ;
; 88.012 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[2]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 11.899     ;
; 88.052 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sltiu                                                                                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 11.859     ;
; 88.076 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[19]                                                                                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 11.857     ;
; 88.076 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[29]                                                                                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 11.844     ;
; 88.086 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[4]                                                                                                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 11.851     ;
; 88.094 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[8]                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.097     ; 11.810     ;
; 88.097 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_jalr                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 11.840     ;
; 88.101 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sh                                                                                                                       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 11.806     ;
; 88.121 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                                                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.124     ; 11.756     ;
; 88.121 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sw                                                                                                                       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 11.790     ;
; 88.124 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[3]                                                                                                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 11.786     ;
; 88.125 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                                                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.108     ; 11.768     ;
; 88.127 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_andi                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.088     ; 11.786     ;
; 88.128 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_srli                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 11.783     ;
; 88.140 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_xor                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[2]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.088     ; 11.773     ;
; 88.149 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                                                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.108     ; 11.744     ;
; 88.155 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sra                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 11.756     ;
; 88.156 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_rdcycleh                                                                                                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 11.782     ;
; 88.158 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 11.753     ;
; 88.164 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_rdinstrh                                                                                                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 11.774     ;
; 88.167 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_jal                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.060     ; 11.774     ;
; 88.184 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[1]                                                                                                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 11.730     ;
; 88.185 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sub                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 11.722     ;
; 88.189 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_rdcycle                                                                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 11.745     ;
; 88.201 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[2]                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 11.732     ;
; 88.206 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bne                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 11.704     ;
; 88.211 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[0]                                                                                                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 11.726     ;
; 88.221 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_blt                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 11.685     ;
; 88.222 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bge                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 11.684     ;
; 88.228 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sltu                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 11.681     ;
; 88.229 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                                                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 11.690     ;
; 88.231 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_xori                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[2]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 11.680     ;
; 88.238 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[31]                                                                                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 11.678     ;
; 88.247 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[0]                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 11.669     ;
; 88.277 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]                                                                                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 11.639     ;
; 88.280 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[1]                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 11.653     ;
; 88.284 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[26]                                                                                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 11.636     ;
; 88.286 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_beq                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 11.623     ;
; 88.302 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_jalr                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.060     ; 11.639     ;
; 88.305 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sh                                                                                                                       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 11.606     ;
; 88.305 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[31]                                                                                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 11.615     ;
; 88.313 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|is_lb_lh_lw_lbu_lhu                                                                                                            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 11.624     ;
; 88.327 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 11.588     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                                                                                                 ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.431 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[3]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_l8c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.166      ;
; 0.431 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[10]                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_l8c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.166      ;
; 0.443 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[9]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_l8c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.178      ;
; 0.448 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[7]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_l8c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.183      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[1]                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[1]                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_out                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_out                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[0]                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[0]                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[0]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[0]                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[2]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[2]                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_error                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_error                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_xor                        ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_xor                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push                            ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[1]                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[1]                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]                          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[7]                          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[7]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rframing_error                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rframing_error                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[2]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[2]                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[1]                          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[1]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_rdata                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_rdata                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_trap                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_trap                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_ldmem                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_ldmem                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_ld_rs1                   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_ld_rs1                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_fetch                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_fetch                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lb                                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lb                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lh                                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lh                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|is_beq_bne_blt_bge_bltu_bgeu                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|is_beq_bne_blt_bge_bltu_bgeu                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_l8c1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.183      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[0]                                   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[0]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_wdata                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_wdata                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tf_pop                       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tf_pop                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[2]               ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[2]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[0]               ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[0]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[1]               ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[1]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[1]                   ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[1]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity                            ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|overrun         ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|overrun                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr7r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr7r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[0]                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[0]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[1]                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[1]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_valid                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_valid                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[0]                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[0]                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_ready                                                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_ready                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.01                                                            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.01                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.00                                                            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.00                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.10                                                            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.10                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[5]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[5]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_cyc_o                                                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_cyc_o                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[15]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[15]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[16]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[16]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[19]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[19]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[17]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[17]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[24]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[24]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[20]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[20]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[1]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[1]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[6]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[6]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[21]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[21]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[26]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[26]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[28]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[28]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[25]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[25]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[31]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[31]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[14]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[14]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[0]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[0]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[23]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[23]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[22]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[22]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]        ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]                                                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[2]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[2]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[3]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[3]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[18]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[18]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[30]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[30]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[27]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[27]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[29]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[29]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[4]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[4]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[13]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[13]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[12]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[12]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK100MHZ'                                                                                        ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------+
; 4.916 ; 4.916        ; 0.000          ; Low Pulse Width  ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.916 ; 4.916        ; 0.000          ; Low Pulse Width  ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.949 ; 4.949        ; 0.000          ; Low Pulse Width  ; CLK100MHZ ; Rise       ; CLK100MHZ~input|o                                         ;
; 4.972 ; 4.972        ; 0.000          ; Low Pulse Width  ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLK100MHZ ; Rise       ; CLK100MHZ~input|i                                         ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLK100MHZ ; Rise       ; CLK100MHZ~input|i                                         ;
; 5.027 ; 5.027        ; 0.000          ; High Pulse Width ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.051 ; 5.051        ; 0.000          ; High Pulse Width ; CLK100MHZ ; Rise       ; CLK100MHZ~input|o                                         ;
; 5.083 ; 5.083        ; 0.000          ; High Pulse Width ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.083 ; 5.083        ; 0.000          ; High Pulse Width ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLK100MHZ ; Rise       ; CLK100MHZ                                                 ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[16]                                              ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[17]                                              ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[28]                                              ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[29]                                              ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[30]                                              ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[31]                                              ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[35]                                              ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[36]                                              ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[14]                                                           ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[17]                                                           ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[18]                                                           ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[19]                                                           ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[20]                                                           ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[21]                                                           ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[24]                                                           ;
; 49.719 ; 49.939       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[25]                                                           ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|fcr[0]                                                                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|fcr[1]                                                                             ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rx_reset                                                                           ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|tx_reset                                                                           ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push_q                                                   ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[15] ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_ack_o                                                                     ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_adr_is[0]                                                                 ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_adr_is[1]                                                                 ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_adr_is[2]                                                                 ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_cyc_is                                                                    ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[6]                                                                 ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_stb_is                                                                    ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_we_is                                                                     ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wbstate.10                                                                   ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wbstate.11                                                                   ;
; 49.721 ; 49.941       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                                          ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[12]                                              ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[14]                                              ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[15]                                              ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[26]                                              ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[25]                                                       ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[15]                                                           ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[15]                                                            ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[3]                                                             ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|iir[2]                                                                             ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|iir[3]                                                                             ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr0_d                                                                             ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr0r                                                                              ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|scratch[0]                                                                         ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|scratch[1]                                                                         ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|scratch[2]                                                                         ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|scratch[3]                                                                         ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|ti_int_d                                                                           ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[0]                                               ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                                               ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[2]                                               ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[3]                                               ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_xor                                                 ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[0]                                 ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[1]                                 ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[2]                                 ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[3]                                 ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[4][0]                               ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[4][1]                               ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[4][2]                               ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][0]                               ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][1]                               ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][2]                               ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[0]                                                                  ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[1]                                                                  ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[2]                                                                  ;
; 49.722 ; 49.942       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[3]                                                                  ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[20]                                              ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[24]                                              ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[27]                                              ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[22]                                              ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[23]                                              ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[28]                                              ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[30]                                              ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm_uj[17]                                                    ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm_uj[18]                                                    ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm_uj[19]                                                    ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm_uj[31]                                                    ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bge                                                             ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bgeu                                                            ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_blt                                                             ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bltu                                                            ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bne                                                             ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|is_slti_blt_slt                                                       ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|is_sltiu_bltu_sltu                                                    ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_branch                                                        ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lb                                                         ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lh                                                         ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_rd[0]                                                         ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_rd[1]                                                         ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_rd[2]                                                         ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                                         ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store                                                         ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_rinst                                                          ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[11]                                                       ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[12]                                                       ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[13]                                                       ;
; 49.723 ; 49.943       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[8]                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; FTDI_BD0  ; CLK100MHZ  ; 2.555 ; 2.694 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; FTDI_BD0  ; CLK100MHZ  ; -1.839 ; -1.986 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; FTDI_BD1  ; CLK100MHZ  ; 7.745 ; 7.580 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; FTDI_BD1  ; CLK100MHZ  ; 5.688 ; 5.478 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 79.56 MHz ; 79.56 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 87.431 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; CLK100MHZ                                       ; 4.900  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 49.717 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                         ; To Node                                                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 87.431 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                                                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.112     ; 12.459     ;
; 87.635 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_lw                                                                                                                       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 12.282     ;
; 87.641 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[4]                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 12.303     ;
; 87.670 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 12.247     ;
; 87.802 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_xor                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 12.116     ;
; 87.828 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_lw                                                                                                                       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 12.094     ;
; 87.863 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 12.059     ;
; 87.886 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_xori                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 12.031     ;
; 87.976 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[31]                                                                                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 11.948     ;
; 87.995 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_xor                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 11.928     ;
; 88.050 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 11.867     ;
; 88.063 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[19]                                                                                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.060     ; 11.879     ;
; 88.079 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_xori                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 11.843     ;
; 88.243 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 11.679     ;
; 88.292 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[2]                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 11.631     ;
; 88.312 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slt                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 11.606     ;
; 88.351 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_ori                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 11.567     ;
; 88.352 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_or                                                                                                                       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 11.566     ;
; 88.375 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[3]                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 11.548     ;
; 88.413 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_srai                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 11.504     ;
; 88.435 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_lw                                                                                                                       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 11.487     ;
; 88.470 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 11.452     ;
; 88.479 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[3]                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 11.444     ;
; 88.492 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_lui                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.057     ; 11.453     ;
; 88.505 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slt                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 11.418     ;
; 88.511 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sb                                                                                                                       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 11.406     ;
; 88.514 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_auipc                                                                                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.057     ; 11.431     ;
; 88.531 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sltiu                                                                                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 11.386     ;
; 88.537 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_and                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 11.381     ;
; 88.544 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_ori                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 11.379     ;
; 88.545 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_or                                                                                                                       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 11.378     ;
; 88.552 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sw                                                                                                                       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 11.365     ;
; 88.558 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_srli                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 11.359     ;
; 88.572 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                                                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.112     ; 11.318     ;
; 88.574 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[4]                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.057     ; 11.371     ;
; 88.582 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[1]                                                                                                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 11.336     ;
; 88.586 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                                                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[13] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 11.329     ;
; 88.589 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                                                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.112     ; 11.301     ;
; 88.602 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_xor                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 11.321     ;
; 88.603 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_l8c1:auto_generated|ram_block1a0~portb_address_reg0 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.460     ; 10.939     ;
; 88.606 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_srai                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 11.316     ;
; 88.608 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                                                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 11.320     ;
; 88.608 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sra                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 11.309     ;
; 88.621 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                                                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 11.307     ;
; 88.639 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_rdcycleh                                                                                                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 11.305     ;
; 88.645 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bne                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 11.272     ;
; 88.649 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_rdinstrh                                                                                                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 11.295     ;
; 88.660 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[29]                                                                                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 11.272     ;
; 88.662 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_andi                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 11.256     ;
; 88.681 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_jal                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.057     ; 11.264     ;
; 88.685 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_lui                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 11.265     ;
; 88.686 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_xori                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 11.236     ;
; 88.704 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sb                                                                                                                       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 11.218     ;
; 88.706 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_auipc                                                                                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 11.244     ;
; 88.720 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store                                                                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.112     ; 11.170     ;
; 88.724 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sltiu                                                                                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 11.198     ;
; 88.728 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sh                                                                                                                       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 11.189     ;
; 88.729 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_and                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 11.194     ;
; 88.745 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[2]                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 11.199     ;
; 88.745 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sw                                                                                                                       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 11.177     ;
; 88.746 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_lw                                                                                                                       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[2]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 11.176     ;
; 88.751 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_srli                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 11.171     ;
; 88.772 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                                                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.112     ; 11.118     ;
; 88.781 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sub                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 11.136     ;
; 88.781 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[2]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 11.141     ;
; 88.791 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]                                                                                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 11.138     ;
; 88.801 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sra                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 11.121     ;
; 88.804 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                                                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.099     ; 11.099     ;
; 88.807 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_jalr                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.057     ; 11.138     ;
; 88.812 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[3]                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 11.116     ;
; 88.817 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|is_lb_lh_lw_lbu_lhu                                                                                                            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.057     ; 11.128     ;
; 88.832 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[8]                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.088     ; 11.082     ;
; 88.832 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_rdcycleh                                                                                                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 11.117     ;
; 88.833 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29]                                                                                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 11.090     ;
; 88.838 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bne                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 11.084     ;
; 88.842 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_rdinstrh                                                                                                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 11.107     ;
; 88.844 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[26]                                                                                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 11.088     ;
; 88.850 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 11.072     ;
; 88.854 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_andi                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 11.069     ;
; 88.863 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                                                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 11.065     ;
; 88.866 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_rdcycle                                                                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 11.078     ;
; 88.869 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[4]                                                                                                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.057     ; 11.076     ;
; 88.873 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_jal                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 11.077     ;
; 88.883 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bge                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 11.034     ;
; 88.883 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_blt                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 11.034     ;
; 88.886 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sltu                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 11.032     ;
; 88.888 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[31]                                                                                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 11.044     ;
; 88.893 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_beq                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 11.025     ;
; 88.894 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[19]                                                                                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 11.049     ;
; 88.909 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[31]                                                                                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 11.016     ;
; 88.913 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_xor                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[2]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 11.010     ;
; 88.921 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sh                                                                                                                       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 11.001     ;
; 88.928 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                                                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.099     ; 10.975     ;
; 88.953 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[4]                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|alu_out_q[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.057     ; 10.992     ;
; 88.973 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[16]                                                                                                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 10.984     ;
; 88.974 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sub                                                                                                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 10.948     ;
; 88.997 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_xori                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[2]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 10.925     ;
; 88.999 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_jalr                                                                                                                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 10.951     ;
; 89.000 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_rdinstr                                                                                                                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 10.944     ;
; 89.019 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|is_slli_srli_srai                                                                                                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 10.898     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[0]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[0]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[2]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[2]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_error                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_error                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_xor                        ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_xor                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push                            ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]                          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[7]                          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[7]                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rframing_error                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rframing_error                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[2]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[2]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_rdata                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_rdata                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|is_beq_bne_blt_bge_bltu_bgeu                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|is_beq_bne_blt_bge_bltu_bgeu                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[0]                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[0]                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[0]                                   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[0]                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_wdata                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_wdata                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tf_pop                       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tf_pop                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[2]               ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[2]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[0]               ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[0]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[1]               ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[1]               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[1]                   ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[1]                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[1]                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[1]                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[1]                          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[1]                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_trap                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_trap                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_ldmem                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_ldmem                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_ld_rs1                   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_ld_rs1                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_fetch                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_fetch                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lb                                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lb                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lh                                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lh                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[0]                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[0]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[1]                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[1]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_valid                                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_valid                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_ready                                                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_ready                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.01                                                            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.01                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.00                                                            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.00                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.10                                                            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.10                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[5]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[5]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_cyc_o                                                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_cyc_o                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[15]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[15]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[16]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[16]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[18]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[18]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[19]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[19]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[1]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[1]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[6]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[6]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[30]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[30]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[27]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[27]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[29]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[29]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[31]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[31]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[0]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[0]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[13]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[13]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[22]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[22]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]                                                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[1]                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[1]                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_out                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_out                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[0]                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[0]                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity                            ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|overrun         ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|overrun         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr7r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr7r                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3r                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[2]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[2]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[3]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[3]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[17]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[17]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[24]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[24]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[20]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[20]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[21]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[21]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[26]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[26]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[28]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[28]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[25]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[25]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[14]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[14]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[23]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[23]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[4]                               ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[4]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[12]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[12]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr0r                                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr0r                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]        ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[0]                      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[0]                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[0]                   ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[0]                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[3]                          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[3]                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msi_reset                                                 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msi_reset                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK100MHZ'                                                                                         ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------+
; 4.900 ; 4.900        ; 0.000          ; Low Pulse Width  ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.900 ; 4.900        ; 0.000          ; Low Pulse Width  ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.949 ; 4.949        ; 0.000          ; Low Pulse Width  ; CLK100MHZ ; Rise       ; CLK100MHZ~input|o                                         ;
; 4.966 ; 4.966        ; 0.000          ; Low Pulse Width  ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLK100MHZ ; Rise       ; CLK100MHZ~input|i                                         ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLK100MHZ ; Rise       ; CLK100MHZ~input|i                                         ;
; 5.034 ; 5.034        ; 0.000          ; High Pulse Width ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.051 ; 5.051        ; 0.000          ; High Pulse Width ; CLK100MHZ ; Rise       ; CLK100MHZ~input|o                                         ;
; 5.099 ; 5.099        ; 0.000          ; High Pulse Width ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.099 ; 5.099        ; 0.000          ; High Pulse Width ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLK100MHZ ; Rise       ; CLK100MHZ                                                 ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[22]                                              ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[23]                                              ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm_uj[11]                                                    ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_pseudo_trigger                                                ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger                                                       ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_lb                                                              ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_lbu                                                             ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_lh                                                              ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_lhu                                                             ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_lw                                                              ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sb                                                              ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sh                                                              ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sw                                                              ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_rdata                                                          ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_wordsize.00                                                       ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_wordsize.01                                                       ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_wordsize.10                                                       ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[11]                                                       ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[12]                                                       ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[13]                                                       ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[16]                                                       ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[8]                                                        ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[9]                                                        ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[11]                                                            ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[12]                                                            ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[13]                                                            ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[9]                                                             ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|fcr[0]                                                                             ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|fcr[1]                                                                             ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|iir[2]                                                                             ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|iir[3]                                                                             ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lcr[7]                                                                             ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr0_d                                                                             ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr0r                                                                              ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|mcr[0]                                                                             ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|mcr[1]                                                                             ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|mcr[2]                                                                             ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|mcr[3]                                                                             ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|mcr[4]                                                                             ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[4]                                                                             ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[5]                                                                             ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[6]                                                                             ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[7]                                                                             ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|scratch[0]                                                                         ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|scratch[1]                                                                         ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|scratch[2]                                                                         ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|scratch[3]                                                                         ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|ti_int_d                                                                           ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[0]                                ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[0]                                 ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[1]                                 ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[2]                                 ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[3]                                 ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[0]        ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[1]        ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[2]        ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3]        ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[4]        ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]        ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6]        ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]        ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[8]        ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram~0                      ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_sync_flops:i_uart_sync_flops|flop_0[0]                                        ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_sync_flops:i_uart_sync_flops|sync_dat_o[0]                                    ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[10] ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[15] ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[1]                                                                 ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[6]                                                                 ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[0]                                                                  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[1]                                                                  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[2]                                                                  ;
; 49.717 ; 49.933       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[3]                                                                  ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|alu_out_q[0]                                                          ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|alu_out_q[1]                                                          ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|alu_out_q[21]                                                         ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|alu_out_q[22]                                                         ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|alu_out_q[23]                                                         ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|alu_out_q[25]                                                         ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|alu_out_q[26]                                                         ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|alu_out_q[27]                                                         ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|alu_out_q[28]                                                         ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|alu_out_q[2]                                                          ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|alu_out_q[30]                                                         ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|alu_out_q[31]                                                         ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|alu_out_q[3]                                                          ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|alu_out_q[7]                                                          ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|alu_out_q[8]                                                          ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_exec                                              ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_fetch                                             ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_ld_rs1                                            ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_ldmem                                             ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_shift                                             ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_stmem                                             ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_trap                                              ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[0]                                               ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[15]                                              ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[16]                                              ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[17]                                              ;
; 49.718 ; 49.934       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[18]                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; FTDI_BD0  ; CLK100MHZ  ; 2.202 ; 2.464 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; FTDI_BD0  ; CLK100MHZ  ; -1.567 ; -1.829 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; FTDI_BD1  ; CLK100MHZ  ; 7.542 ; 7.357 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; FTDI_BD1  ; CLK100MHZ  ; 5.696 ; 5.353 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 93.819 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.151 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; CLK100MHZ                                       ; 4.598  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 49.733 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 93.819 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.062     ; 6.106      ;
; 94.084 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[4]          ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.027     ; 5.876      ;
; 94.227 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[31]         ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.041     ; 5.719      ;
; 94.232 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[27] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.062     ; 5.693      ;
; 94.237 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[13] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 5.704      ;
; 94.251 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.062     ; 5.674      ;
; 94.275 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[19]         ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.030     ; 5.682      ;
; 94.290 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[3]          ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 5.655      ;
; 94.313 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 5.637      ;
; 94.343 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[26] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.062     ; 5.582      ;
; 94.346 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[23] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.062     ; 5.579      ;
; 94.360 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli          ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 5.581      ;
; 94.367 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_lw            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 5.575      ;
; 94.382 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[2]          ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 5.563      ;
; 94.413 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_xor           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 5.529      ;
; 94.421 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[1]      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 5.521      ;
; 94.443 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[3]          ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 5.507      ;
; 94.454 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[4]          ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.027     ; 5.506      ;
; 94.461 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[29] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 5.471      ;
; 94.467 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli          ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.041     ; 5.479      ;
; 94.469 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_xori          ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 5.472      ;
; 94.474 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_lw            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 5.473      ;
; 94.487 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[4]      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.026     ; 5.474      ;
; 94.499 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[28] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 5.433      ;
; 94.504 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[20] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 5.446      ;
; 94.520 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_xor           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 5.427      ;
; 94.526 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 5.415      ;
; 94.541 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[0]      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.026     ; 5.420      ;
; 94.546 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[24] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 5.404      ;
; 94.552 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[3]      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 5.390      ;
; 94.560 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[3]          ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 5.385      ;
; 94.574 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[1]      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 5.373      ;
; 94.576 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_xori          ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.041     ; 5.370      ;
; 94.576 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[26]         ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 5.380      ;
; 94.586 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_ori           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 5.356      ;
; 94.586 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_or            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 5.356      ;
; 94.597 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[31]         ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.041     ; 5.349      ;
; 94.608 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[8]          ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.048     ; 5.331      ;
; 94.629 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[29]         ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 5.327      ;
; 94.633 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sll           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.041     ; 5.313      ;
; 94.640 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[4]      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.021     ; 5.326      ;
; 94.645 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[19]         ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.030     ; 5.312      ;
; 94.653 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slt           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 5.289      ;
; 94.660 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_lui           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.027     ; 5.300      ;
; 94.666 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_auipc         ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.027     ; 5.294      ;
; 94.669 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[13] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 5.272      ;
; 94.670 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_and           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 5.272      ;
; 94.682 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[2]          ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.027     ; 5.278      ;
; 94.693 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_srai          ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 5.248      ;
; 94.694 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[0]      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.021     ; 5.272      ;
; 94.698 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[5]      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 5.228      ;
; 94.699 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli          ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.041     ; 5.247      ;
; 94.701 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_ori           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 5.246      ;
; 94.702 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_or            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 5.245      ;
; 94.703 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[0]          ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.041     ; 5.243      ;
; 94.705 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[3]      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 5.242      ;
; 94.706 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_lw            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 5.241      ;
; 94.714 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sb            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 5.228      ;
; 94.722 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[4]          ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|alu_out_q[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.027     ; 5.238      ;
; 94.724 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]          ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 5.221      ;
; 94.727 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]          ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.041     ; 5.219      ;
; 94.728 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_andi          ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 5.214      ;
; 94.738 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sltiu         ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 5.203      ;
; 94.745 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[30] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 5.205      ;
; 94.745 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[16]         ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.020     ; 5.222      ;
; 94.747 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[4]          ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_rinst    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.027     ; 5.213      ;
; 94.752 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_xor           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 5.195      ;
; 94.752 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[2]          ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_store   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 5.193      ;
; 94.759 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[22] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 5.191      ;
; 94.759 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_jal           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.027     ; 5.201      ;
; 94.760 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slt           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 5.187      ;
; 94.762 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[13]         ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.041     ; 5.184      ;
; 94.763 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[1]          ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.027     ; 5.197      ;
; 94.767 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_lui           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.022     ; 5.198      ;
; 94.770 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|is_lb_lh_lw_lbu_lhu ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.027     ; 5.190      ;
; 94.773 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_auipc         ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.022     ; 5.192      ;
; 94.774 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[31]         ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 5.182      ;
; 94.777 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[25] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 5.165      ;
; 94.782 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_rdcycleh      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.027     ; 5.178      ;
; 94.786 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_and           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 5.161      ;
; 94.786 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]         ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 5.164      ;
; 94.797 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_rdinstrh      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.027     ; 5.163      ;
; 94.798 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[4]          ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 5.156      ;
; 94.799 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[15] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 5.133      ;
; 94.800 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_srai          ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.041     ; 5.146      ;
; 94.803 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sra           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 5.138      ;
; 94.806 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_srli          ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 5.135      ;
; 94.808 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_xori          ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.041     ; 5.138      ;
; 94.811 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sw            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 5.131      ;
; 94.814 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_branch      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 5.110      ;
; 94.817 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_jalr          ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.027     ; 5.143      ;
; 94.821 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_sb            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 5.126      ;
; 94.822 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[7]          ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 5.134      ;
; 94.823 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[19]         ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.020     ; 5.144      ;
; 94.829 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_lw            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[20]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.049     ; 5.109      ;
; 94.836 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]          ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.041     ; 5.110      ;
; 94.838 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|alu_out_q[8]        ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[31] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 5.091      ;
; 94.840 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_lw            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[5]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.041     ; 5.106      ;
; 94.841 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_slli          ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[2]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.041     ; 5.105      ;
; 94.841 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_bne           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 5.100      ;
+--------+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                                                                                                                 ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.151 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[10]                  ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_l8c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.475      ;
; 0.153 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_l8c1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.479      ;
; 0.155 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[3]                   ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_l8c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.479      ;
; 0.157 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[9]                   ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_l8c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.481      ;
; 0.160 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[0]                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_l8c1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.486      ;
; 0.160 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[3] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_l8c1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.486      ;
; 0.161 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[8]                   ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_l8c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.485      ;
; 0.163 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[7]                   ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_l8c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.487      ;
; 0.167 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_l8c1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.493      ;
; 0.169 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_l8c1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.495      ;
; 0.177 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[4]                   ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_l8c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.501      ;
; 0.177 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[6]                   ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_l8c1:auto_generated|ram_block1a0~porta_datain_reg0        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.501      ;
; 0.184 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_is[4]                                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_l8c1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.510      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[1]                 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[1]                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                                  ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_out                   ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_out                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp                 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[0]                 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[0]                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tf_pop                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tf_pop                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[2]            ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[2]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[0]            ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[0]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[1]            ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[1]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[0]                   ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[0]                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[2]                   ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[2]                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_error                   ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_error                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_xor                     ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_xor                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push                         ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]                 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[1]                 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[1]                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]                       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[7]                       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[7]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rframing_error                  ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rframing_error                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[2]                   ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[2]                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                   ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[1]                       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[1]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|overrun      ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|overrun                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr7r                                                  ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr7r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r                                                  ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3r                                                  ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                  ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r                                                  ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                                  ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_rdata                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_rdata                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_trap                  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_trap                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_ldmem                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_ldmem                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_ld_rs1                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_ld_rs1                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_fetch                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_fetch                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lb                             ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lb                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lh                             ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lh                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|is_beq_bne_blt_bge_bltu_bgeu              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|is_beq_bne_blt_bge_bltu_bgeu                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[0]                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[0]                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                             ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_stalu                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_ready                                                        ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_ready                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.01                                                         ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.01                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.00                                                         ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.00                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.10                                                         ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state.10                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_cyc_o                                                        ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_cyc_o                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[19]                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[19]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[1]                            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[1]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[6]                            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[6]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[0]                            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[0]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[22]                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[22]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1] ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]                                                 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[0]                                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[0]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_wdata                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_do_wdata                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[1]                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[1]                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity                         ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                 ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[0]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[0]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[1]                              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[1]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_valid                                 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_valid                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[5]                            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[5]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[2]                            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[2]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[3]                            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[3]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[15]                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[15]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[16]                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[16]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[18]                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[18]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[17]                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[17]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[24]                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[24]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[20]                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[20]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[21]                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[21]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[30]                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[30]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[27]                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[27]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[26]                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[26]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[29]                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[29]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[28]                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[28]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[25]                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[25]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[31]                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[31]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[14]                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[14]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[23]                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[23]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[4]                            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[4]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[13]                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[13]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[12]                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[12]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK100MHZ'                                                                                         ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                    ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------+
; 4.598 ; 4.598        ; 0.000          ; Low Pulse Width  ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.598 ; 4.598        ; 0.000          ; Low Pulse Width  ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.623 ; 4.623        ; 0.000          ; Low Pulse Width  ; CLK100MHZ ; Rise       ; CLK100MHZ~input|o                                         ;
; 4.625 ; 4.625        ; 0.000          ; Low Pulse Width  ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLK100MHZ ; Rise       ; CLK100MHZ~input|i                                         ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLK100MHZ ; Rise       ; CLK100MHZ~input|i                                         ;
; 5.374 ; 5.374        ; 0.000          ; High Pulse Width ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.377 ; 5.377        ; 0.000          ; High Pulse Width ; CLK100MHZ ; Rise       ; CLK100MHZ~input|o                                         ;
; 5.401 ; 5.401        ; 0.000          ; High Pulse Width ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.401 ; 5.401        ; 0.000          ; High Pulse Width ; CLK100MHZ ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLK100MHZ ; Rise       ; CLK100MHZ                                                 ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+-----------------+-------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                           ; Clock Edge ; Target                                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+-------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_kqd1:auto_generated|ram_block1a0~porta_address_reg0                                              ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_kqd1:auto_generated|ram_block1a0~porta_we_reg                                                    ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_l8c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 49.733 ; 49.963       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_l8c1:auto_generated|ram_block1a0~porta_we_reg       ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_kqd1:auto_generated|ram_block1a0~portb_address_reg0                                              ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_kqd1:auto_generated|ram_block1a0~porta_address_reg0                                              ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_kqd1:auto_generated|ram_block1a0~porta_we_reg                                                    ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_l8c1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_l8c1:auto_generated|ram_block1a0~porta_we_reg             ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_l8c1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 49.734 ; 49.964       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|wb_bootrom:bootrom|altsyncram:mem_rtl_0|altsyncram_ts81:auto_generated|ram_block1a0~porta_address_reg0                                                                              ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_kqd1:auto_generated|ram_block1a0~porta_datain_reg0                                               ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_kqd1:auto_generated|ram_block1a0~portb_address_reg0                                              ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_l8c1:auto_generated|ram_block1a0~portb_address_reg0       ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_l8c1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_kqd1:auto_generated|ram_block1a0~porta_datain_reg0                                               ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_l8c1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 49.794 ; 49.978       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[4]                                                                                                ;
; 49.794 ; 49.978       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[13][0]                                                                                             ;
; 49.794 ; 49.978       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[13][1]                                                                                             ;
; 49.794 ; 49.978       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[13][2]                                                                                             ;
; 49.794 ; 49.978       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[14][0]                                                                                             ;
; 49.794 ; 49.978       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[14][1]                                                                                             ;
; 49.794 ; 49.978       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[14][2]                                                                                             ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[5]                                                                                                                                                ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[7]                                                                                                                                                ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|alu_out_q[13]                                                                                                                        ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|alu_out_q[14]                                                                                                                        ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|alu_out_q[15]                                                                                                                        ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|alu_out_q[6]                                                                                                                         ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[8]                                                                                                                                             ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lcr[4]                                                                                                                                            ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lcr[5]                                                                                                                                            ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lcr[6]                                                                                                                                            ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lcr[7]                                                                                                                                            ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr_mask_d                                                                                                                                        ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|mcr[0]                                                                                                                                            ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|mcr[1]                                                                                                                                            ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|mcr[2]                                                                                                                                            ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|mcr[3]                                                                                                                                            ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|mcr[4]                                                                                                                                            ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[4]                                                                                                                                            ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[5]                                                                                                                                            ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[6]                                                                                                                                            ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[7]                                                                                                                                            ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                                                                                                            ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|scratch[4]                                                                                                                                        ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|scratch[5]                                                                                                                                        ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|scratch[6]                                                                                                                                        ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|scratch[7]                                                                                                                                        ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|start_dlc                                                                                                                                         ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|tf_push                                                                                                                                           ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|ti_int_pnd                                                                                                                                        ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[0]                                                                                                              ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                                                                                                              ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[2]                                                                                                              ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[3]                                                                                                              ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity_xor                                                                                                                ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[0]                                                                                               ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]                                                                                               ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]                                                                                               ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]                                                                                               ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[0][0]                                                                                              ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[0][1]                                                                                              ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[0][2]                                                                                              ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[4][0]                                                                                              ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[4][1]                                                                                              ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[4][2]                                                                                              ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][0]                                                                                              ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][1]                                                                                              ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][2]                                                                                              ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[8][0]                                                                                              ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[8][1]                                                                                              ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[8][2]                                                                                              ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[0]                                                                       ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[1]                                                                       ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[2]                                                                       ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3]                                                                       ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[4]                                                                       ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                                                                       ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6]                                                                       ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                                                                       ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[8]                                                                       ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram~0                                                                                     ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]                                                                                                  ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]                                                                                                  ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                                                                                                  ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                                                                                                  ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_sync_flops:i_uart_sync_flops|flop_0[0]                                                                                                       ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_sync_flops:i_uart_sync_flops|sync_dat_o[0]                                                                                                   ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|parity_xor                                                                                                           ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|shift_out[0]                                                                                                         ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|shift_out[1]                                                                                                         ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|shift_out[2]                                                                                                         ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|shift_out[3]                                                                                                         ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|shift_out[4]                                                                                                         ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|shift_out[5]                                                                                                         ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|shift_out[6]                                                                                                         ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[0]                                                                                         ;
; 49.795 ; 49.979       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1]                                                                                         ;
+--------+--------------+----------------+-----------------+-------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; FTDI_BD0  ; CLK100MHZ  ; 1.339 ; 1.628 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; FTDI_BD0  ; CLK100MHZ  ; -1.010 ; -1.309 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; FTDI_BD1  ; CLK100MHZ  ; 3.612 ; 3.632 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; FTDI_BD1  ; CLK100MHZ  ; 2.537 ; 2.701 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 86.636 ; 0.151 ; N/A      ; N/A     ; 4.598               ;
;  CLK100MHZ                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 4.598               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 86.636 ; 0.151 ; N/A      ; N/A     ; 49.717              ;
; Design-wide TNS                                  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK100MHZ                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; FTDI_BD0  ; CLK100MHZ  ; 2.555 ; 2.694 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; FTDI_BD0  ; CLK100MHZ  ; -1.010 ; -1.309 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; FTDI_BD1  ; CLK100MHZ  ; 7.745 ; 7.580 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; FTDI_BD1  ; CLK100MHZ  ; 2.537 ; 2.701 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FTDI_BD1      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY1                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FTDI_BD2                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FTDI_BD3                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK100MHZ               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FTDI_BD0                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FTDI_BD1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; IO[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; IO[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IO[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IO[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.35 V              ; -0.00333 V          ; 0.096 V                              ; 0.006 V                              ; 4.5e-10 s                   ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.35 V             ; -0.00333 V         ; 0.096 V                             ; 0.006 V                             ; 4.5e-10 s                  ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FTDI_BD1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; IO[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; IO[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; IO[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; IO[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; IO[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; IO[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 58742    ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 58742    ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Web Edition
    Info: Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sun Feb 26 17:26:00 2017
Info: Command: quartus_sta marsohod2-picorv32-wb-soc_0
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: '../src/marsohod2-picorv32-wb-soc_0/data/marsohod2.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: counter:counter|out[8] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 86.636
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    86.636               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.431
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.431               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.916
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.916               0.000 CLK100MHZ 
    Info (332119):    49.719               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: counter:counter|out[8] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 87.431
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    87.431               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.900
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.900               0.000 CLK100MHZ 
    Info (332119):    49.717               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: counter:counter|out[8] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 93.819
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    93.819               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.151
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.151               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.598
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.598               0.000 CLK100MHZ 
    Info (332119):    49.733               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 396 megabytes
    Info: Processing ended: Sun Feb 26 17:26:05 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


