# 0HDL_bits
Daily Verilog practice
