{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557214651112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557214651120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  7 09:37:30 2019 " "Processing started: Tue May  7 09:37:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557214651120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557214651120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAX1000 -c MAX1000 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MAX1000 -c MAX1000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557214651120 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557214651428 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557214651428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/AC_MOTOR/AC_MOTOR_TRIANGLE.v 1 1 " "Found 1 design units, including 1 entities, in source file src/AC_MOTOR/AC_MOTOR_TRIANGLE.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC_MOTOR_TRIANGLE " "Found entity 1: AC_MOTOR_TRIANGLE" {  } { { "src/AC_MOTOR/AC_MOTOR_TRIANGLE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_TRIANGLE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557214663124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557214663124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/AC_MOTOR/AC_MOTOR_SINE.v 1 1 " "Found 1 design units, including 1 entities, in source file src/AC_MOTOR/AC_MOTOR_SINE.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC_MOTOR_SINE " "Found entity 1: AC_MOTOR_SINE" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557214663126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557214663126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/AC_MOTOR/AC_MOTOR_CONTROL.v 1 1 " "Found 1 design units, including 1 entities, in source file src/AC_MOTOR/AC_MOTOR_CONTROL.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC_MOTOR_CONTROL " "Found entity 1: AC_MOTOR_CONTROL" {  } { { "src/AC_MOTOR/AC_MOTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557214663127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557214663127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/AC_MOTOR/AC_MOTOR_COMPARATOR.v 1 1 " "Found 1 design units, including 1 entities, in source file src/AC_MOTOR/AC_MOTOR_COMPARATOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC_MOTOR_COMPARATOR " "Found entity 1: AC_MOTOR_COMPARATOR" {  } { { "src/AC_MOTOR/AC_MOTOR_COMPARATOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_COMPARATOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557214663128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557214663128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAX1000.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MAX1000.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAX1000 " "Found entity 1: MAX1000" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557214663128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557214663128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/PLL/PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file src/PLL/PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "src/PLL/PLL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/PLL/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557214663129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557214663129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/SPI/HOST/SPI_HOST.v 2 2 " "Found 2 design units, including 2 entities, in source file src/SPI/HOST/SPI_HOST.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_HOST " "Found entity 1: SPI_HOST" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557214663130 ""} { "Info" "ISGN_ENTITY_NAME" "2 SPI_INP_FILTER_HOST " "Found entity 2: SPI_INP_FILTER_HOST" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557214663130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557214663130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/CLOCK/GENERATOR/CLOCK_GENERATOR.v 1 1 " "Found 1 design units, including 1 entities, in source file src/CLOCK/GENERATOR/CLOCK_GENERATOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_GENERATOR " "Found entity 1: CLOCK_GENERATOR" {  } { { "src/CLOCK/GENERATOR/CLOCK_GENERATOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/CLOCK/GENERATOR/CLOCK_GENERATOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557214663131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557214663131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/SPI/ZUWEISUNG/ZUWEISUNG.v 2 2 " "Found 2 design units, including 2 entities, in source file src/SPI/ZUWEISUNG/ZUWEISUNG.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_IN_VAR " "Found entity 1: DATA_IN_VAR" {  } { { "src/SPI/ZUWEISUNG/ZUWEISUNG.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557214663133 ""} { "Info" "ISGN_ENTITY_NAME" "2 DATA_OUT_VAR " "Found entity 2: DATA_OUT_VAR" {  } { { "src/SPI/ZUWEISUNG/ZUWEISUNG.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557214663133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557214663133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/TOOLBOX/SEL/SEL.v 3 3 " "Found 3 design units, including 3 entities, in source file src/TOOLBOX/SEL/SEL.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEL_SPI_INPUT " "Found entity 1: SEL_SPI_INPUT" {  } { { "src/TOOLBOX/SEL/SEL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/TOOLBOX/SEL/SEL.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557214663133 ""} { "Info" "ISGN_ENTITY_NAME" "2 SEL_1_BIT " "Found entity 2: SEL_1_BIT" {  } { { "src/TOOLBOX/SEL/SEL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/TOOLBOX/SEL/SEL.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557214663133 ""} { "Info" "ISGN_ENTITY_NAME" "3 SEL_12_BIT " "Found entity 3: SEL_12_BIT" {  } { { "src/TOOLBOX/SEL/SEL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/TOOLBOX/SEL/SEL.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557214663133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557214663133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/CLOCK/WDT/WDT.v 1 1 " "Found 1 design units, including 1 entities, in source file src/CLOCK/WDT/WDT.v" { { "Info" "ISGN_ENTITY_NAME" "1 WDT " "Found entity 1: WDT" {  } { { "src/CLOCK/WDT/WDT.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/CLOCK/WDT/WDT.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557214663134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557214663134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v 1 1 " "Found 1 design units, including 1 entities, in source file src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIG_INP_FILTER " "Found entity 1: DIG_INP_FILTER" {  } { { "src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557214663135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557214663135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v 2 2 " "Found 2 design units, including 2 entities, in source file src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_LTC2313_12 " "Found entity 1: ADC_LTC2313_12" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557214663136 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADC_LTC2313_12_MOV_AVG " "Found entity 2: ADC_LTC2313_12_MOV_AVG" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557214663136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557214663136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ADC_DAC/DAC_AD5061/DAC_AD5061.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_AD5061 " "Found entity 1: DAC_AD5061" {  } { { "src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557214663137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557214663137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/DC_MOTOR/DC_MOTOR.v 3 3 " "Found 3 design units, including 3 entities, in source file src/DC_MOTOR/DC_MOTOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 DC_MOTOR_ANTRIEB " "Found entity 1: DC_MOTOR_ANTRIEB" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557214663138 ""} { "Info" "ISGN_ENTITY_NAME" "2 DC_MOTOR_RAMPE " "Found entity 2: DC_MOTOR_RAMPE" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557214663138 ""} { "Info" "ISGN_ENTITY_NAME" "3 DC_MOTOR_LUEFTER " "Found entity 3: DC_MOTOR_LUEFTER" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557214663138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557214663138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v 2 2 " "Found 2 design units, including 2 entities, in source file src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" { { "Info" "ISGN_ENTITY_NAME" "1 DREHZAHLMESSUNG " "Found entity 1: DREHZAHLMESSUNG" {  } { { "src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557214663139 ""} { "Info" "ISGN_ENTITY_NAME" "2 INP_FILTER " "Found entity 2: INP_FILTER" {  } { { "src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557214663139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557214663139 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SPI_CS_OUT SPI_HOST.v(50) " "Verilog HDL Implicit Net warning at SPI_HOST.v(50): created implicit net for \"SPI_CS_OUT\"" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214663140 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAX1000 " "Elaborating entity \"MAX1000\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557214663228 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "U28_OUT " "Pin \"U28_OUT\" not connected" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 688 -904 -736 704 "U28_OUT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1557214663262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_OUT_VAR DATA_OUT_VAR:data_out_var " "Elaborating entity \"DATA_OUT_VAR\" for hierarchy \"DATA_OUT_VAR:data_out_var\"" {  } { { "MAX1000.bdf" "data_out_var" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 88 712 1008 904 "data_out_var" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214663274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_HOST SPI_HOST:spi_host " "Elaborating entity \"SPI_HOST\" for hierarchy \"SPI_HOST:spi_host\"" {  } { { "MAX1000.bdf" "spi_host" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 56 184 448 200 "spi_host" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214663276 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_CS_OUT SPI_HOST.v(50) " "Verilog HDL or VHDL warning at SPI_HOST.v(50): object \"SPI_CS_OUT\" assigned a value but never read" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557214663284 "|MAX1000|SPI_HOST:spi_host"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST.v(122) " "Verilog HDL assignment warning at SPI_HOST.v(122): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663284 "|MAX1000|SPI_HOST:spi_host"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST.v(196) " "Verilog HDL assignment warning at SPI_HOST.v(196): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663284 "|MAX1000|SPI_HOST:spi_host"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST.v(201) " "Verilog HDL assignment warning at SPI_HOST.v(201): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663284 "|MAX1000|SPI_HOST:spi_host"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST.v(208) " "Verilog HDL assignment warning at SPI_HOST.v(208): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663284 "|MAX1000|SPI_HOST:spi_host"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST.v(218) " "Verilog HDL assignment warning at SPI_HOST.v(218): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663284 "|MAX1000|SPI_HOST:spi_host"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_INP_FILTER_HOST SPI_HOST:spi_host\|SPI_INP_FILTER_HOST:spi_inp_filter_cs " "Elaborating entity \"SPI_INP_FILTER_HOST\" for hierarchy \"SPI_HOST:spi_host\|SPI_INP_FILTER_HOST:spi_inp_filter_cs\"" {  } { { "src/SPI/HOST/SPI_HOST.v" "spi_inp_filter_cs" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214663285 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_HOST.v(246) " "Verilog HDL assignment warning at SPI_HOST.v(246): truncated value with size 32 to match size of target (5)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663286 "|MAX1000|SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_cs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_HOST.v(251) " "Verilog HDL assignment warning at SPI_HOST.v(251): truncated value with size 32 to match size of target (5)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663286 "|MAX1000|SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_cs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll\"" {  } { { "MAX1000.bdf" "pll" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 528 288 576 704 "pll" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214663293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\"" {  } { { "src/PLL/PLL.v" "altpll_component" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/PLL/PLL.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214663373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:pll\|altpll:altpll_component\"" {  } { { "src/PLL/PLL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/PLL/PLL.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214663375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 6 " "Parameter \"clk0_divide_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 6000000 " "Parameter \"clk2_divide_by\" = \"6000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 40909091 " "Parameter \"clk2_multiply_by\" = \"40909091\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214663375 ""}  } { { "src/PLL/PLL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/PLL/PLL.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557214663375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL_altpll2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL_altpll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll2 " "Found entity 1: PLL_altpll2" {  } { { "db/PLL_altpll2.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/db/PLL_altpll2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557214663419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557214663419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll2 PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated " "Elaborating entity \"PLL_altpll2\" for hierarchy \"PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214663419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEL_SPI_INPUT SEL_SPI_INPUT:sel_spi_input " "Elaborating entity \"SEL_SPI_INPUT\" for hierarchy \"SEL_SPI_INPUT:sel_spi_input\"" {  } { { "MAX1000.bdf" "sel_spi_input" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { -128 -200 0 80 "sel_spi_input" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214663422 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SEL.v(49) " "Verilog HDL assignment warning at SEL.v(49): truncated value with size 32 to match size of target (16)" {  } { { "src/TOOLBOX/SEL/SEL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/TOOLBOX/SEL/SEL.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663424 "|MAX1000|SEL_SPI_INPUT:sel_spi_input"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_GENERATOR CLOCK_GENERATOR:clock_generator " "Elaborating entity \"CLOCK_GENERATOR\" for hierarchy \"CLOCK_GENERATOR:clock_generator\"" {  } { { "MAX1000.bdf" "clock_generator" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 840 288 480 1048 "clock_generator" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214663424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_INP_FILTER DIG_INP_FILTER:spi_cs_filter " "Elaborating entity \"DIG_INP_FILTER\" for hierarchy \"DIG_INP_FILTER:spi_cs_filter\"" {  } { { "MAX1000.bdf" "spi_cs_filter" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { -144 -472 -328 -64 "spi_cs_filter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214663427 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DIG_INP_FILTER.v(25) " "Verilog HDL assignment warning at DIG_INP_FILTER.v(25): truncated value with size 32 to match size of target (5)" {  } { { "src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663428 "|MAX1000|DIG_INP_FILTER:spi_cs_filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DIG_INP_FILTER.v(30) " "Verilog HDL assignment warning at DIG_INP_FILTER.v(30): truncated value with size 32 to match size of target (5)" {  } { { "src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663428 "|MAX1000|DIG_INP_FILTER:spi_cs_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WDT WDT:wdt " "Elaborating entity \"WDT\" for hierarchy \"WDT:wdt\"" {  } { { "MAX1000.bdf" "wdt" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 264 296 480 376 "wdt" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214663428 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 WDT.v(47) " "Verilog HDL assignment warning at WDT.v(47): truncated value with size 32 to match size of target (16)" {  } { { "src/CLOCK/WDT/WDT.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/CLOCK/WDT/WDT.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663429 "|MAX1000|WDT:wdt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_IN_VAR DATA_IN_VAR:data_in_var " "Elaborating entity \"DATA_IN_VAR\" for hierarchy \"DATA_IN_VAR:data_in_var\"" {  } { { "MAX1000.bdf" "data_in_var" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 144 -224 72 1056 "data_in_var" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214663429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_LTC2313_12_MOV_AVG ADC_LTC2313_12_MOV_AVG:adc1 " "Elaborating entity \"ADC_LTC2313_12_MOV_AVG\" for hierarchy \"ADC_LTC2313_12_MOV_AVG:adc1\"" {  } { { "MAX1000.bdf" "adc1" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 112 1312 1544 256 "adc1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214663431 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctr_sample ADC_LTC2313_12.v(120) " "Verilog HDL or VHDL warning at ADC_LTC2313_12.v(120): object \"ctr_sample\" assigned a value but never read" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557214663434 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ADC_LTC2313_12.v(178) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(178): truncated value with size 32 to match size of target (11)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663434 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(195) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(195): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663434 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(200) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(200): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663434 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(205) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(205): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663434 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(210) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(210): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663434 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(215) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(215): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663434 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(220) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(220): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663434 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(225) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(225): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663434 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(230) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(230): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663434 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(235) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(235): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663434 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(240) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(240): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663434 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(245) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(245): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663434 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(250) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(250): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663434 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(255) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(255): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663434 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_LTC2313_12 ADC_LTC2313_12_MOV_AVG:adc1\|ADC_LTC2313_12:adc_ltc2313_12 " "Elaborating entity \"ADC_LTC2313_12\" for hierarchy \"ADC_LTC2313_12_MOV_AVG:adc1\|ADC_LTC2313_12:adc_ltc2313_12\"" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "adc_ltc2313_12" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214663435 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ADC_LTC2313_12.v(50) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(50): truncated value with size 32 to match size of target (12)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663436 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(73) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(73): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663436 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(85) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(85): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663436 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ADC_LTC2313_12.v(94) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(94): truncated value with size 32 to match size of target (12)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663436 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DREHZAHLMESSUNG DREHZAHLMESSUNG:drehzahlmessung " "Elaborating entity \"DREHZAHLMESSUNG\" for hierarchy \"DREHZAHLMESSUNG:drehzahlmessung\"" {  } { { "MAX1000.bdf" "drehzahlmessung" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1104 -144 32 1184 "drehzahlmessung" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214663447 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DREHZAHLMESSUNG.v(67) " "Verilog HDL assignment warning at DREHZAHLMESSUNG.v(67): truncated value with size 32 to match size of target (6)" {  } { { "src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663451 "|MAX1000|DREHZAHLMESSUNG:drehzahlmessung"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DREHZAHLMESSUNG.v(74) " "Verilog HDL assignment warning at DREHZAHLMESSUNG.v(74): truncated value with size 32 to match size of target (11)" {  } { { "src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663451 "|MAX1000|DREHZAHLMESSUNG:drehzahlmessung"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INP_FILTER DREHZAHLMESSUNG:drehzahlmessung\|INP_FILTER:inp_filter " "Elaborating entity \"INP_FILTER\" for hierarchy \"DREHZAHLMESSUNG:drehzahlmessung\|INP_FILTER:inp_filter\"" {  } { { "src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" "inp_filter" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214663452 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DREHZAHLMESSUNG.v(176) " "Verilog HDL assignment warning at DREHZAHLMESSUNG.v(176): truncated value with size 32 to match size of target (12)" {  } { { "src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663454 "|MAX1000|DREHZAHLMESSUNG:drehzahlmessung|INP_FILTER:inp_filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DREHZAHLMESSUNG.v(181) " "Verilog HDL assignment warning at DREHZAHLMESSUNG.v(181): truncated value with size 32 to match size of target (12)" {  } { { "src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663455 "|MAX1000|DREHZAHLMESSUNG:drehzahlmessung|INP_FILTER:inp_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_AD5061 DAC_AD5061:dac1 " "Elaborating entity \"DAC_AD5061\" for hierarchy \"DAC_AD5061:dac1\"" {  } { { "MAX1000.bdf" "dac1" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1208 1400 1616 1320 "dac1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214663457 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_dac_re DAC_AD5061.v(18) " "Verilog HDL or VHDL warning at DAC_AD5061.v(18): object \"clk_dac_re\" assigned a value but never read" {  } { { "src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557214663460 "|MAX1000|DAC_AD5061:dac1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DAC_AD5061.v(65) " "Verilog HDL assignment warning at DAC_AD5061.v(65): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663460 "|MAX1000|DAC_AD5061:dac1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DAC_AD5061.v(73) " "Verilog HDL assignment warning at DAC_AD5061.v(73): truncated value with size 32 to match size of target (12)" {  } { { "src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663460 "|MAX1000|DAC_AD5061:dac1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DAC_AD5061.v(84) " "Verilog HDL assignment warning at DAC_AD5061.v(84): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663460 "|MAX1000|DAC_AD5061:dac1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC_MOTOR_LUEFTER DC_MOTOR_LUEFTER:dc_motor_luefter " "Elaborating entity \"DC_MOTOR_LUEFTER\" for hierarchy \"DC_MOTOR_LUEFTER:dc_motor_luefter\"" {  } { { "MAX1000.bdf" "dc_motor_luefter" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1056 -552 -368 1136 "dc_motor_luefter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214663461 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(245) " "Verilog HDL assignment warning at DC_MOTOR.v(245): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663462 "|MAX1000|DC_MOTOR_LUEFTER:dc_motor_luefter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(248) " "Verilog HDL assignment warning at DC_MOTOR.v(248): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663462 "|MAX1000|DC_MOTOR_LUEFTER:dc_motor_luefter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC_MOTOR_COMPARATOR AC_MOTOR_COMPARATOR:inst5 " "Elaborating entity \"AC_MOTOR_COMPARATOR\" for hierarchy \"AC_MOTOR_COMPARATOR:inst5\"" {  } { { "MAX1000.bdf" "inst5" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1504 664 912 1616 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214663463 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 AC_MOTOR_COMPARATOR.v(44) " "Verilog HDL assignment warning at AC_MOTOR_COMPARATOR.v(44): truncated value with size 32 to match size of target (3)" {  } { { "src/AC_MOTOR/AC_MOTOR_COMPARATOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_COMPARATOR.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663464 "|MAX1000|AC_MOTOR_COMPARATOR:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC_MOTOR_SINE AC_MOTOR_SINE:inst3 " "Elaborating entity \"AC_MOTOR_SINE\" for hierarchy \"AC_MOTOR_SINE:inst3\"" {  } { { "MAX1000.bdf" "inst3" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1504 168 456 1648 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214663479 ""}
{ "Warning" "WVRFX_VERI_NO_RAM_INFERRED" "sine \"M9K\" AC_MOTOR_SINE.v(44) " "Verilog HDL warning at AC_MOTOR_SINE.v(44): can't infer memory for variable 'sine' with attribute '\"M9K\"'." {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 44 0 0 } }  } 0 10999 "Verilog HDL warning at %3!s!: can't infer memory for variable '%1!s!' with attribute '%2!s!'." 0 0 "Analysis & Synthesis" 0 -1 1557214663487 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 AC_MOTOR_SINE.v(47) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(47): truncated value with size 32 to match size of target (13)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663487 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 9 AC_MOTOR_SINE.v(56) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(56): truncated value with size 14 to match size of target (9)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663488 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AC_MOTOR_SINE.v(57) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(57): truncated value with size 32 to match size of target (9)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663488 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AC_MOTOR_SINE.v(58) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(58): truncated value with size 32 to match size of target (9)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663488 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AC_MOTOR_SINE.v(59) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(59): truncated value with size 32 to match size of target (9)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663488 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 9 AC_MOTOR_SINE.v(61) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(61): truncated value with size 14 to match size of target (9)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663488 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AC_MOTOR_SINE.v(62) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(62): truncated value with size 32 to match size of target (9)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663488 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AC_MOTOR_SINE.v(63) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(63): truncated value with size 32 to match size of target (9)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663488 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AC_MOTOR_SINE.v(64) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(64): truncated value with size 32 to match size of target (9)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663488 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 9 AC_MOTOR_SINE.v(66) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(66): truncated value with size 14 to match size of target (9)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663488 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AC_MOTOR_SINE.v(67) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(67): truncated value with size 32 to match size of target (9)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663488 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AC_MOTOR_SINE.v(68) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(68): truncated value with size 32 to match size of target (9)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663488 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AC_MOTOR_SINE.v(69) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(69): truncated value with size 32 to match size of target (9)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663488 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 AC_MOTOR_SINE.v(72) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(72): truncated value with size 32 to match size of target (3)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663488 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 AC_MOTOR_SINE.v(75) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(75): truncated value with size 32 to match size of target (3)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663488 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 AC_MOTOR_SINE.v(78) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(78): truncated value with size 32 to match size of target (3)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663488 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 AC_MOTOR_SINE.v(84) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(84): truncated value with size 32 to match size of target (14)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663488 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 AC_MOTOR_SINE.v(86) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(86): truncated value with size 32 to match size of target (14)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663488 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 AC_MOTOR_SINE.v(88) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(88): truncated value with size 32 to match size of target (14)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663488 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 AC_MOTOR_SINE.v(92) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(92): truncated value with size 32 to match size of target (13)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663488 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 AC_MOTOR_SINE.v(123) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(123): truncated value with size 32 to match size of target (14)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663488 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 AC_MOTOR_SINE.v(124) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(124): truncated value with size 32 to match size of target (14)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663488 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 AC_MOTOR_SINE.v(125) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(125): truncated value with size 32 to match size of target (13)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663488 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 AC_MOTOR_SINE.v(126) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(126): truncated value with size 32 to match size of target (13)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663488 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC_MOTOR_RAMPE DC_MOTOR_RAMPE:dc_motor_rampe_antrieb " "Elaborating entity \"DC_MOTOR_RAMPE\" for hierarchy \"DC_MOTOR_RAMPE:dc_motor_rampe_antrieb\"" {  } { { "MAX1000.bdf" "dc_motor_rampe_antrieb" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1504 -592 -328 1616 "dc_motor_rampe_antrieb" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214663489 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DC_MOTOR.v(158) " "Verilog HDL assignment warning at DC_MOTOR.v(158): truncated value with size 32 to match size of target (16)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663490 "|MAX1000|DC_MOTOR_RAMPE:dc_motor_rampe_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(163) " "Verilog HDL assignment warning at DC_MOTOR.v(163): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663490 "|MAX1000|DC_MOTOR_RAMPE:dc_motor_rampe_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(187) " "Verilog HDL assignment warning at DC_MOTOR.v(187): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663490 "|MAX1000|DC_MOTOR_RAMPE:dc_motor_rampe_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(188) " "Verilog HDL assignment warning at DC_MOTOR.v(188): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663490 "|MAX1000|DC_MOTOR_RAMPE:dc_motor_rampe_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(193) " "Verilog HDL assignment warning at DC_MOTOR.v(193): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663490 "|MAX1000|DC_MOTOR_RAMPE:dc_motor_rampe_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(203) " "Verilog HDL assignment warning at DC_MOTOR.v(203): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663490 "|MAX1000|DC_MOTOR_RAMPE:dc_motor_rampe_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(204) " "Verilog HDL assignment warning at DC_MOTOR.v(204): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663490 "|MAX1000|DC_MOTOR_RAMPE:dc_motor_rampe_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(208) " "Verilog HDL assignment warning at DC_MOTOR.v(208): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663490 "|MAX1000|DC_MOTOR_RAMPE:dc_motor_rampe_antrieb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC_MOTOR_TRIANGLE AC_MOTOR_TRIANGLE:inst2 " "Elaborating entity \"AC_MOTOR_TRIANGLE\" for hierarchy \"AC_MOTOR_TRIANGLE:inst2\"" {  } { { "MAX1000.bdf" "inst2" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1648 -136 104 1728 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214663491 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 AC_MOTOR_TRIANGLE.v(31) " "Verilog HDL assignment warning at AC_MOTOR_TRIANGLE.v(31): truncated value with size 32 to match size of target (2)" {  } { { "src/AC_MOTOR/AC_MOTOR_TRIANGLE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_TRIANGLE.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663491 "|MAX1000|AC_MOTOR_TRIANGLE:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 24 AC_MOTOR_TRIANGLE.v(41) " "Verilog HDL assignment warning at AC_MOTOR_TRIANGLE.v(41): truncated value with size 36 to match size of target (24)" {  } { { "src/AC_MOTOR/AC_MOTOR_TRIANGLE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_TRIANGLE.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663492 "|MAX1000|AC_MOTOR_TRIANGLE:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC_MOTOR_CONTROL AC_MOTOR_CONTROL:inst4 " "Elaborating entity \"AC_MOTOR_CONTROL\" for hierarchy \"AC_MOTOR_CONTROL:inst4\"" {  } { { "MAX1000.bdf" "inst4" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1520 -256 104 1600 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214663496 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 AC_MOTOR_CONTROL.v(15) " "Verilog HDL assignment warning at AC_MOTOR_CONTROL.v(15): truncated value with size 32 to match size of target (13)" {  } { { "src/AC_MOTOR/AC_MOTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663496 "|MAX1000|AC_MOTOR_CONTROL:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 AC_MOTOR_CONTROL.v(23) " "Verilog HDL assignment warning at AC_MOTOR_CONTROL.v(23): truncated value with size 13 to match size of target (12)" {  } { { "src/AC_MOTOR/AC_MOTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663497 "|MAX1000|AC_MOTOR_CONTROL:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 AC_MOTOR_CONTROL.v(24) " "Verilog HDL assignment warning at AC_MOTOR_CONTROL.v(24): truncated value with size 32 to match size of target (12)" {  } { { "src/AC_MOTOR/AC_MOTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663497 "|MAX1000|AC_MOTOR_CONTROL:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC_MOTOR_ANTRIEB DC_MOTOR_ANTRIEB:dc_motor_antrieb " "Elaborating entity \"DC_MOTOR_ANTRIEB\" for hierarchy \"DC_MOTOR_ANTRIEB:dc_motor_antrieb\"" {  } { { "MAX1000.bdf" "dc_motor_antrieb" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1192 288 520 1368 "dc_motor_antrieb" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214663500 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(67) " "Verilog HDL assignment warning at DC_MOTOR.v(67): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663501 "|MAX1000|DC_MOTOR_ANTRIEB:dc_motor_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(70) " "Verilog HDL assignment warning at DC_MOTOR.v(70): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663501 "|MAX1000|DC_MOTOR_ANTRIEB:dc_motor_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(80) " "Verilog HDL assignment warning at DC_MOTOR.v(80): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663501 "|MAX1000|DC_MOTOR_ANTRIEB:dc_motor_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(81) " "Verilog HDL assignment warning at DC_MOTOR.v(81): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663502 "|MAX1000|DC_MOTOR_ANTRIEB:dc_motor_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(106) " "Verilog HDL assignment warning at DC_MOTOR.v(106): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663502 "|MAX1000|DC_MOTOR_ANTRIEB:dc_motor_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(114) " "Verilog HDL assignment warning at DC_MOTOR.v(114): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557214663502 "|MAX1000|DC_MOTOR_ANTRIEB:dc_motor_antrieb"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "AC_MOTOR_SINE:inst3\|Mux35_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"AC_MOTOR_SINE:inst3\|Mux35_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557214667405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557214667405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557214667405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557214667405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557214667405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557214667405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE MAX1000.MAX10000.rtl.mif " "Parameter INIT_FILE set to MAX1000.MAX10000.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557214667405 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557214667405 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "AC_MOTOR_SINE:inst3\|Mux23_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"AC_MOTOR_SINE:inst3\|Mux23_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557214667405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557214667405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557214667405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557214667405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557214667405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557214667405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE MAX1000.MAX10001.rtl.mif " "Parameter INIT_FILE set to MAX1000.MAX10001.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557214667405 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557214667405 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "AC_MOTOR_SINE:inst3\|Mux11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"AC_MOTOR_SINE:inst3\|Mux11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557214667405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557214667405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557214667405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557214667405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557214667405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557214667405 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE MAX1000.MAX10002.rtl.mif " "Parameter INIT_FILE set to MAX1000.MAX10002.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557214667405 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557214667405 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1557214667405 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "AC_MOTOR_SINE:inst3\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"AC_MOTOR_SINE:inst3\|Mult4\"" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "Mult4" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 114 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557214667406 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "AC_MOTOR_SINE:inst3\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"AC_MOTOR_SINE:inst3\|Mult5\"" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "Mult5" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 116 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557214667406 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "AC_MOTOR_SINE:inst3\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"AC_MOTOR_SINE:inst3\|Mult3\"" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "Mult3" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557214667406 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "AC_MOTOR_SINE:inst3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"AC_MOTOR_SINE:inst3\|Mult0\"" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "Mult0" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 103 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557214667406 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "AC_MOTOR_SINE:inst3\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"AC_MOTOR_SINE:inst3\|Mult2\"" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "Mult2" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557214667406 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "AC_MOTOR_SINE:inst3\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"AC_MOTOR_SINE:inst3\|Mult1\"" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "Mult1" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557214667406 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1557214667406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AC_MOTOR_SINE:inst3\|altsyncram:Mux35_rtl_0 " "Elaborated megafunction instantiation \"AC_MOTOR_SINE:inst3\|altsyncram:Mux35_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214667466 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AC_MOTOR_SINE:inst3\|altsyncram:Mux35_rtl_0 " "Instantiated megafunction \"AC_MOTOR_SINE:inst3\|altsyncram:Mux35_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE MAX1000.MAX10000.rtl.mif " "Parameter \"INIT_FILE\" = \"MAX1000.MAX10000.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667466 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557214667466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1hu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1hu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1hu " "Found entity 1: altsyncram_1hu" {  } { { "db/altsyncram_1hu.tdf" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/db/altsyncram_1hu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557214667502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557214667502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AC_MOTOR_SINE:inst3\|altsyncram:Mux23_rtl_0 " "Elaborated megafunction instantiation \"AC_MOTOR_SINE:inst3\|altsyncram:Mux23_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214667508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AC_MOTOR_SINE:inst3\|altsyncram:Mux23_rtl_0 " "Instantiated megafunction \"AC_MOTOR_SINE:inst3\|altsyncram:Mux23_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE MAX1000.MAX10001.rtl.mif " "Parameter \"INIT_FILE\" = \"MAX1000.MAX10001.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667508 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557214667508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2hu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2hu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2hu " "Found entity 1: altsyncram_2hu" {  } { { "db/altsyncram_2hu.tdf" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/db/altsyncram_2hu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557214667548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557214667548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AC_MOTOR_SINE:inst3\|altsyncram:Mux11_rtl_0 " "Elaborated megafunction instantiation \"AC_MOTOR_SINE:inst3\|altsyncram:Mux11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214667556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AC_MOTOR_SINE:inst3\|altsyncram:Mux11_rtl_0 " "Instantiated megafunction \"AC_MOTOR_SINE:inst3\|altsyncram:Mux11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE MAX1000.MAX10002.rtl.mif " "Parameter \"INIT_FILE\" = \"MAX1000.MAX10002.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667556 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557214667556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3hu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3hu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3hu " "Found entity 1: altsyncram_3hu" {  } { { "db/altsyncram_3hu.tdf" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/db/altsyncram_3hu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557214667592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557214667592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AC_MOTOR_SINE:inst3\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult4\"" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 114 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214667612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AC_MOTOR_SINE:inst3\|lpm_mult:Mult4 " "Instantiated megafunction \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667612 ""}  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 114 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557214667612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_lgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lgs " "Found entity 1: mult_lgs" {  } { { "db/mult_lgs.tdf" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/db/mult_lgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557214667652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557214667652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AC_MOTOR_SINE:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\"" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214667662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AC_MOTOR_SINE:inst3\|lpm_mult:Mult0 " "Instantiated megafunction \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557214667662 ""}  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557214667662 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\|multcore:mult_core AC_MOTOR_SINE:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 103 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214667674 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod AC_MOTOR_SINE:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod\", which is child of megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/multcore.tdf" 298 9 0 } } { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 103 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214667680 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder AC_MOTOR_SINE:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/multcore.tdf" 396 9 0 } } { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 103 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214667686 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] AC_MOTOR_SINE:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 103 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214667695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hrg " "Found entity 1: add_sub_hrg" {  } { { "db/add_sub_hrg.tdf" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/db/add_sub_hrg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557214667729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557214667729 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:\$00030 AC_MOTOR_SINE:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:\$00030\", which is child of megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/multcore.tdf" 958 39 0 } } { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 103 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214667732 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:\$00032 AC_MOTOR_SINE:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:\$00032\", which is child of megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/multcore.tdf" 970 44 0 } } { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 103 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214667733 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\|altshift:external_latency_ffs AC_MOTOR_SINE:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 103 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214667737 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED3 GND " "Pin \"LED3\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 224 -704 -528 240 "LED3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557214669530 "|MAX1000|LED3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED4 GND " "Pin \"LED4\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 240 -704 -528 256 "LED4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557214669530 "|MAX1000|LED4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED5 GND " "Pin \"LED5\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 256 -704 -528 272 "LED5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557214669530 "|MAX1000|LED5"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED6 GND " "Pin \"LED6\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 272 -704 -528 288 "LED6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557214669530 "|MAX1000|LED6"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED7 GND " "Pin \"LED7\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 288 -704 -528 304 "LED7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557214669530 "|MAX1000|LED7"} { "Warning" "WMLS_MLS_STUCK_PIN" "U25_IN GND " "Pin \"U25_IN\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 968 -832 -656 984 "U25_IN" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557214669530 "|MAX1000|U25_IN"} { "Warning" "WMLS_MLS_STUCK_PIN" "D26 GND " "Pin \"D26\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1208 -808 -632 1224 "D26" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557214669530 "|MAX1000|D26"} { "Warning" "WMLS_MLS_STUCK_PIN" "D23 GND " "Pin \"D23\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1136 -808 -632 1152 "D23" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557214669530 "|MAX1000|D23"} { "Warning" "WMLS_MLS_STUCK_PIN" "D24 GND " "Pin \"D24\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1160 -808 -632 1176 "D24" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557214669530 "|MAX1000|D24"} { "Warning" "WMLS_MLS_STUCK_PIN" "D25 GND " "Pin \"D25\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1184 -808 -632 1200 "D25" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557214669530 "|MAX1000|D25"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1557214669530 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557214669748 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "189 " "189 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557214673720 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557214674178 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557214674178 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/PLL_altpll2.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/db/PLL_altpll2.v" 43 -1 0 } } { "altpll.tdf" "" { Text "/home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "src/PLL/PLL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/PLL/PLL.v" 102 0 0 } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 528 288 576 704 "pll" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1557214674379 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U28_OUT " "No output dependent on input pin \"U28_OUT\"" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 688 -904 -736 704 "U28_OUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557214674592 "|MAX1000|U28_OUT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557214674592 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4975 " "Implemented 4975 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557214674594 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557214674594 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4888 " "Implemented 4888 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557214674594 ""} { "Info" "ICUT_CUT_TM_RAMS" "33 " "Implemented 33 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1557214674594 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1557214674594 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1557214674594 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557214674594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1230 " "Peak virtual memory: 1230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557214674616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  7 09:37:54 2019 " "Processing ended: Tue May  7 09:37:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557214674616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557214674616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557214674616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557214674616 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1557214675853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557214675860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  7 09:37:55 2019 " "Processing started: Tue May  7 09:37:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557214675860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1557214675860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MAX1000 -c MAX1000 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MAX1000 -c MAX1000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1557214675860 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1557214675953 ""}
{ "Info" "0" "" "Project  = MAX1000" {  } {  } 0 0 "Project  = MAX1000" 0 0 "Fitter" 0 0 1557214675954 ""}
{ "Info" "0" "" "Revision = MAX1000" {  } {  } 0 0 "Revision = MAX1000" 0 0 "Fitter" 0 0 1557214675954 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1557214676097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1557214676097 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MAX1000 10M16SAU169C8G " "Selected device 10M16SAU169C8G for design \"MAX1000\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1557214676179 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557214676222 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557214676222 ""}
{ "Critical Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_CRITICAL_WARNINGS" "PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|pll1\" as MAX 10 PLL type, but with critical warnings" { { "Critical Warning" "WCUT_CUT_YGR_PLL_OUTSIDE_LOCK_RANGE" "PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|pll1 26.01 MHz 12.0 MHz " "Input frequency of PLL \"PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|pll1\" must be in the frequency range of 12.0 MHz to 26.01 MHz for locking" {  } { { "db/PLL_altpll2.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/db/PLL_altpll2.v" 43 -1 0 } } { "" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 1418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 15556 "Input frequency of PLL \"%1!s!\" must be in the frequency range of %3!s! to %2!s! for locking" 0 0 "Design Software" 0 -1 1557214676290 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[0\] 25 6 0 0 " "Implementing clock multiplication of 25, clock division of 6, and phase shift of 0 degrees (0 ps) for PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL_altpll2.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/db/PLL_altpll2.v" 43 -1 0 } } { "" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 1418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1557214676290 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[1\] 25 3 0 0 " "Implementing clock multiplication of 25, clock division of 3, and phase shift of 0 degrees (0 ps) for PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/PLL_altpll2.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/db/PLL_altpll2.v" 43 -1 0 } } { "" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 1419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1557214676290 ""}  } { { "db/PLL_altpll2.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/db/PLL_altpll2.v" 43 -1 0 } } { "" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 1418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 15537 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with critical warnings" 0 0 "Fitter" 0 -1 1557214676290 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1557214676439 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1557214676610 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8G " "Device 10M08SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557214676613 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557214676613 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557214676613 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1557214676613 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 8824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557214676628 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 8826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557214676628 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ F5 " "Pin ~ALTERA_TDI~ is reserved at location F5" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 8828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557214676628 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ F6 " "Pin ~ALTERA_TDO~ is reserved at location F6" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 8830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557214676628 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 8832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557214676628 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 8834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557214676628 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 8836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557214676628 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 8838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557214676628 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1557214676628 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1557214676628 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1557214676628 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1557214676628 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1557214676628 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1557214676632 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1557214676836 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MAX1000.sdc " "Synopsys Design Constraints File file not found: 'MAX1000.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1557214678007 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1557214678008 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1557214678030 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1557214678084 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1557214678084 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1557214678086 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557214678611 ""}  } { { "db/PLL_altpll2.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/db/PLL_altpll2.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 1418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557214678611 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557214678611 ""}  } { { "db/PLL_altpll2.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/db/PLL_altpll2.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 1418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557214678611 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AC_MOTOR_TRIANGLE:inst2\|LOCK  " "Automatically promoted node AC_MOTOR_TRIANGLE:inst2\|LOCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557214678611 ""}  } { { "src/AC_MOTOR/AC_MOTOR_TRIANGLE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_TRIANGLE.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557214678611 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1557214679356 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557214679363 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557214679364 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557214679374 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557214679388 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1557214679403 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1557214679647 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 Embedded multiplier block " "Packed 24 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1557214679654 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "12 Embedded multiplier output " "Packed 12 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1557214679654 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1557214679654 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557214679954 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1557214679973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1557214681131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557214682368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1557214682415 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1557214688572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557214688572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1557214689668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X38_Y10 X50_Y19 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X38_Y10 to location X50_Y19" {  } { { "loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X38_Y10 to location X50_Y19"} { { 12 { 0 ""} 38 10 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1557214692134 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1557214692134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1557214694510 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1557214694510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557214694513 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.81 " "Total time spent on timing analysis during the Fitter is 2.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1557214694788 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557214694829 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557214697444 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557214697447 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557214700370 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557214701557 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "19 MAX 10 " "19 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_MISO 3.3-V LVTTL K1 " "Pin SPI_MISO uses I/O standard 3.3-V LVTTL at K1" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" { SPI_MISO } } } { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SPI_MISO" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 56 544 720 72 "SPI_MISO" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557214701974 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "U28_OUT 3.3-V LVTTL C1 " "Pin U28_OUT uses I/O standard 3.3-V LVTTL at C1" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" { U28_OUT } } } { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" 1 { { 0 "U28_OUT" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 688 -904 -736 704 "U28_OUT" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557214701974 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USER_BTN 3.3 V Schmitt Trigger E6 " "Pin USER_BTN uses I/O standard 3.3 V Schmitt Trigger at E6" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" { USER_BTN } } } { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USER_BTN" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 312 -944 -768 328 "USER_BTN" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557214701974 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SYS_CLK_12MHz 3.3 V Schmitt Trigger H6 " "Pin SYS_CLK_12MHz uses I/O standard 3.3 V Schmitt Trigger at H6" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" { SYS_CLK_12MHz } } } { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SYS_CLK_12MHz" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 584 80 256 600 "SYS_CLK_12MHz" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557214701974 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS4 3.3 V Schmitt Trigger B6 " "Pin BDBUS4 uses I/O standard 3.3 V Schmitt Trigger at B6" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" { BDBUS4 } } } { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS4" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { -112 -856 -680 -96 "BDBUS4" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557214701974 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS3 3.3 V Schmitt Trigger A6 " "Pin BDBUS3 uses I/O standard 3.3 V Schmitt Trigger at A6" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" { BDBUS3 } } } { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS3" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { -72 -856 -680 -56 "BDBUS3" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557214701974 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS5 3.3 V Schmitt Trigger A7 " "Pin BDBUS5 uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" { BDBUS5 } } } { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS5" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { -152 -856 -680 -136 "BDBUS5" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557214701974 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_CS 3.3 V Schmitt Trigger N3 " "Pin SPI_CS uses I/O standard 3.3 V Schmitt Trigger at N3" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" { SPI_CS } } } { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SPI_CS" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { -56 -384 -208 -40 "SPI_CS" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557214701974 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS1 3.3 V Schmitt Trigger B4 " "Pin BDBUS1 uses I/O standard 3.3 V Schmitt Trigger at B4" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" { BDBUS1 } } } { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS1" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 24 -384 -208 40 "BDBUS1" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557214701974 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_MOSI 3.3 V Schmitt Trigger K2 " "Pin SPI_MOSI uses I/O standard 3.3 V Schmitt Trigger at K2" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" { SPI_MOSI } } } { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SPI_MOSI" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { -24 -384 -208 -8 "SPI_MOSI" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557214701974 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS0 3.3 V Schmitt Trigger A4 " "Pin BDBUS0 uses I/O standard 3.3 V Schmitt Trigger at A4" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" { BDBUS0 } } } { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS0" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 8 -384 -208 24 "BDBUS0" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557214701974 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_CLK 3.3 V Schmitt Trigger N2 " "Pin SPI_CLK uses I/O standard 3.3 V Schmitt Trigger at N2" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" { SPI_CLK } } } { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SPI_CLK" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { -40 -384 -208 -24 "SPI_CLK" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557214701974 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_5_SDI 3.3-V LVTTL K12 " "Pin ADC_5_SDI uses I/O standard 3.3-V LVTTL at K12" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" { ADC_5_SDI } } } { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_5_SDI" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 840 1136 1304 856 "ADC_5_SDI" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557214701974 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_3_SDI 3.3-V LVTTL J13 " "Pin ADC_3_SDI uses I/O standard 3.3-V LVTTL at J13" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" { ADC_3_SDI } } } { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_3_SDI" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 504 1136 1304 520 "ADC_3_SDI" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557214701974 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "U26_OUT 3.3-V LVTTL C2 " "Pin U26_OUT uses I/O standard 3.3-V LVTTL at C2" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" { U26_OUT } } } { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" 1 { { 0 "U26_OUT" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1144 -320 -152 1160 "U26_OUT" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557214701974 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_6_SDI 3.3-V LVTTL J10 " "Pin ADC_6_SDI uses I/O standard 3.3-V LVTTL at J10" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" { ADC_6_SDI } } } { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_6_SDI" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1008 1136 1304 1024 "ADC_6_SDI" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557214701974 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_4_SDI 3.3-V LVTTL K11 " "Pin ADC_4_SDI uses I/O standard 3.3-V LVTTL at K11" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" { ADC_4_SDI } } } { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_4_SDI" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 672 1136 1304 688 "ADC_4_SDI" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557214701974 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_2_SDI 3.3-V LVTTL J12 " "Pin ADC_2_SDI uses I/O standard 3.3-V LVTTL at J12" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" { ADC_2_SDI } } } { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_2_SDI" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 336 1136 1304 352 "ADC_2_SDI" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557214701974 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_1_SDI 3.3-V LVTTL L12 " "Pin ADC_1_SDI uses I/O standard 3.3-V LVTTL at L12" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/pin_planner.ppl" { ADC_1_SDI } } } { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_1_SDI" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 168 1136 1304 184 "ADC_1_SDI" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro6/pro6_fpga/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557214701974 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1557214701974 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mschwarz/fhnw/pro6/pro6_fpga/output_files/MAX1000.fit.smsg " "Generated suppressed messages file /home/mschwarz/fhnw/pro6/pro6_fpga/output_files/MAX1000.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1557214702373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1574 " "Peak virtual memory: 1574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557214703224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  7 09:38:23 2019 " "Processing ended: Tue May  7 09:38:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557214703224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557214703224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557214703224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1557214703224 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1557214704416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557214704423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  7 09:38:24 2019 " "Processing started: Tue May  7 09:38:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557214704423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1557214704423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MAX1000 -c MAX1000 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MAX1000 -c MAX1000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1557214704423 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1557214704690 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1557214705508 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1557214705533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1027 " "Peak virtual memory: 1027 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557214706120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  7 09:38:26 2019 " "Processing ended: Tue May  7 09:38:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557214706120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557214706120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557214706120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1557214706120 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1557214707090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557214707098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  7 09:38:26 2019 " "Processing started: Tue May  7 09:38:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557214707098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1557214707098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off MAX1000 -c MAX1000 " "Command: quartus_pow --read_settings_files=off --write_settings_files=off MAX1000 -c MAX1000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1557214707098 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1557214707375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1557214707387 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1557214707387 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MAX1000.sdc " "Synopsys Design Constraints File file not found: 'MAX1000.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1557214708033 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SYS_CLK_12MHz " "Node: SYS_CLK_12MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPI_HOST:spi_host\|i_data_mosi\[2\] SYS_CLK_12MHz " "Register SPI_HOST:spi_host\|i_data_mosi\[2\] is being clocked by SYS_CLK_12MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557214708045 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1557214708045 "|MAX1000|SYS_CLK_12MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AC_MOTOR_TRIANGLE:inst2\|LOCK " "Node: AC_MOTOR_TRIANGLE:inst2\|LOCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AC_MOTOR_SINE:inst3\|ampl_int\[0\] AC_MOTOR_TRIANGLE:inst2\|LOCK " "Register AC_MOTOR_SINE:inst3\|ampl_int\[0\] is being clocked by AC_MOTOR_TRIANGLE:inst2\|LOCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557214708045 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1557214708045 "|MAX1000|AC_MOTOR_TRIANGLE:inst2|LOCK"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1557214708048 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1557214708092 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1557214708092 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1557214708092 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1557214708138 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1557214708150 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1557214708230 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1557214708536 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1557214708621 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1557214711621 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1557214712798 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "269.76 mW " "Total thermal power estimate for the design is 269.76 mW" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Report_Window_01.qrpt" "" { Report "/home/mschwarz/fhnw/software/intelFPGA/quartus/linux64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1557214712866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1432 " "Peak virtual memory: 1432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557214713078 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  7 09:38:33 2019 " "Processing ended: Tue May  7 09:38:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557214713078 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557214713078 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557214713078 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1557214713078 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1557214714106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557214714113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  7 09:38:33 2019 " "Processing started: Tue May  7 09:38:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557214714113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214714113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MAX1000 -c MAX1000 " "Command: quartus_sta MAX1000 -c MAX1000" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214714113 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1557214714170 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214714346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214714346 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214714390 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214714390 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MAX1000.sdc " "Synopsys Design Constraints File file not found: 'MAX1000.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214714784 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214714784 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 83.333 -waveform \{0.000 41.666\} -name SYS_CLK_12MHz SYS_CLK_12MHz " "create_clock -period 83.333 -waveform \{0.000 41.666\} -name SYS_CLK_12MHz SYS_CLK_12MHz" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1557214714801 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 6 -multiply_by 25 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 6 -multiply_by 25 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1557214714801 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 25 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 25 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1557214714801 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214714801 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214714801 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AC_MOTOR_TRIANGLE:inst2\|LOCK AC_MOTOR_TRIANGLE:inst2\|LOCK " "create_clock -period 1.000 -name AC_MOTOR_TRIANGLE:inst2\|LOCK AC_MOTOR_TRIANGLE:inst2\|LOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557214714804 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214714804 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214714828 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214714829 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1557214714831 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1557214714838 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1557214714878 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214714894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.218 " "Worst-case setup slack is -9.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214714894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214714894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.218            -826.968 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -9.218            -826.968 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214714894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.962             -11.888 AC_MOTOR_TRIANGLE:inst2\|LOCK  " "   -5.962             -11.888 AC_MOTOR_TRIANGLE:inst2\|LOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214714894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.263               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.263               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214714894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214714894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.361 " "Worst-case hold slack is 0.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214714909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214714909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.361               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214714909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.362               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214714909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.436               0.000 AC_MOTOR_TRIANGLE:inst2\|LOCK  " "    3.436               0.000 AC_MOTOR_TRIANGLE:inst2\|LOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214714909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214714909 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214714910 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214714910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214714914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214714914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 AC_MOTOR_TRIANGLE:inst2\|LOCK  " "   -1.487              -4.461 AC_MOTOR_TRIANGLE:inst2\|LOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214714914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.749               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.749               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214714914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.726               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.726               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214714914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.561               0.000 SYS_CLK_12MHz  " "   41.561               0.000 SYS_CLK_12MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214714914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214714914 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 135 synchronizer chains. " "Report Metastability: Found 135 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557214714938 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 135 " "Number of Synchronizer Chains Found: 135" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557214714938 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557214714938 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557214714938 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 10.138 ns " "Worst Case Available Settling Time: 10.138 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557214714938 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557214714938 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214714938 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1557214714942 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214714983 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214718080 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214718292 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214718334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.477 " "Worst-case setup slack is -8.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.477            -759.418 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -8.477            -759.418 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.974             -11.879 AC_MOTOR_TRIANGLE:inst2\|LOCK  " "   -5.974             -11.879 AC_MOTOR_TRIANGLE:inst2\|LOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.381               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.381               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214718335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.323               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.324               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.055               0.000 AC_MOTOR_TRIANGLE:inst2\|LOCK  " "    3.055               0.000 AC_MOTOR_TRIANGLE:inst2\|LOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214718362 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214718363 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214718363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 AC_MOTOR_TRIANGLE:inst2\|LOCK  " "   -1.487              -4.461 AC_MOTOR_TRIANGLE:inst2\|LOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.749               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.749               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.722               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.722               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.427               0.000 SYS_CLK_12MHz  " "   41.427               0.000 SYS_CLK_12MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214718367 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 135 synchronizer chains. " "Report Metastability: Found 135 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557214718392 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 135 " "Number of Synchronizer Chains Found: 135" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557214718392 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557214718392 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557214718392 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 10.806 ns " "Worst Case Available Settling Time: 10.806 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557214718392 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557214718392 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214718392 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1557214718394 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214718641 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214718655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.227 " "Worst-case setup slack is -4.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.227            -381.792 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -4.227            -381.792 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.568              -4.991 AC_MOTOR_TRIANGLE:inst2\|LOCK  " "   -2.568              -4.991 AC_MOTOR_TRIANGLE:inst2\|LOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.816               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.816               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214718656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.111 " "Worst-case hold slack is 0.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.111               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.152               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.067               0.000 AC_MOTOR_TRIANGLE:inst2\|LOCK  " "    1.067               0.000 AC_MOTOR_TRIANGLE:inst2\|LOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214718674 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214718675 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214718675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 AC_MOTOR_TRIANGLE:inst2\|LOCK  " "   -1.000              -3.000 AC_MOTOR_TRIANGLE:inst2\|LOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.705               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.705               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.766               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.766               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.198               0.000 SYS_CLK_12MHz  " "   41.198               0.000 SYS_CLK_12MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557214718680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214718680 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 135 synchronizer chains. " "Report Metastability: Found 135 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557214718703 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 135 " "Number of Synchronizer Chains Found: 135" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557214718703 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557214718703 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557214718703 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.945 ns " "Worst Case Available Settling Time: 15.945 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557214718703 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557214718703 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214718703 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214719506 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214719507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1063 " "Peak virtual memory: 1063 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557214719547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  7 09:38:39 2019 " "Processing ended: Tue May  7 09:38:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557214719547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557214719547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557214719547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214719547 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 125 s " "Quartus Prime Full Compilation was successful. 0 errors, 125 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557214719689 ""}
