

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt_TSV # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    1 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=6:RAS=2:RP=1:RC=1: CL=5:WL=4:CDLR=5:WR=20:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml_TSV # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:533.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                     6 # row to column delay
RAS                                     2 # time needed to activate row
RP                                      1 # time needed to precharge (deactivate) row
RC                                      1 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     20 # last data-in to row precharge
CL                                      5 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 00000000000e1000 	high:20 low:12
addr_dec_mask[ROW]   = 00000000fff00000 	high:32 low:20
addr_dec_mask[COL]   = 000000000001e0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000000
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:533000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000187617260788
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26  27  28  29
GPGPU-Sim uArch:   30
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26  27  28  29
GPGPU-Sim uArch:   30
83034a1fb3fb7c6baa82d89c714779de  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_RF3fis"
Parsing file _cuobjdump_complete_output_RF3fis
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401370, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_6rnCtB"
Running: cat _ptx_6rnCtB | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_isS4EK
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_isS4EK --output-file  /dev/null 2> _ptx_6rnCtBinfo"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_6rnCtB _ptx2_isS4EK _ptx_6rnCtBinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401380, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12BiasBackwardIfEviiPKT_PS0_ : hostFun 0x0x4043e0, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:84) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:88) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (_3.ptx:122) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdw_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d8 (_3.ptx:163) @%p1 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f8 (_3.ptx:167) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f0 (_3.ptx:201) @%p3 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdx_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa98 (_3.ptx:242) @%p1 bra $Lt_2_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab8 (_3.ptx:246) @%p2 bra $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xba8 (_3.ptx:279) @%p3 bra $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11BiasForwardIfEvPT_S1_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11BiasForwardIfEvPT_S1_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc50 (_3.ptx:319) @%p1 bra $Lt_3_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc8 (_3.ptx:337) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11BiasForwardIfEvPT_S1_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12BiasBackwardIfEviiPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd10 (_3.ptx:362) @%p1 bra $Lt_4_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xde0 (_3.ptx:391) @%p2 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_9qOLcU"
Running: cat _ptx_9qOLcU | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_mZ2rL3
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_mZ2rL3 --output-file  /dev/null 2> _ptx_9qOLcUinfo"
GPGPU-Sim PTX: Kernel '_Z12BiasBackwardIfEviiPKT_PS0_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z11BiasForwardIfEvPT_S1_iii' : regs=8, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z17convdx_gpu_kernelPfS_S_iii' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17convdw_gpu_kernelPfS_S_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_iii' : regs=14, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_9qOLcU _ptx2_mZ2rL3 _ptx_9qOLcUinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11BiasForwardIfEvPT_S1_iii : hostFun 0x0x4043d0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdx_gpu_kernelPfS_S_iii : hostFun 0x0x402be0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdw_gpu_kernelPfS_S_iii : hostFun 0x0x402cd0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_iii : hostFun 0x0x402dc0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x404bb0, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe30 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xee0 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xfd8 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xff8 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1018 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1050 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1080 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x10b0 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x10c8 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1118 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11c8 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12c0 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12e0 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x12f0 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1300 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1338 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1368 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1370 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1398 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x13b0 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_5F96Nd"
Running: cat _ptx_5F96Nd | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_iaVRQn
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_iaVRQn --output-file  /dev/null 2> _ptx_5F96Ndinfo"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_5F96Nd _ptx2_iaVRQn _ptx_5F96Ndinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x404bc0, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x405b60, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1400 (_5.ptx:83) @%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14a8 (_5.ptx:106) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14c8 (_5.ptx:111) bra.uni $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14f0 (_5.ptx:118) @%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1518 (_5.ptx:124) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1550 (_5.ptx:134) @%p4 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1610 (_5.ptx:160) @!%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1678 (_5.ptx:175) @%p6 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_5.ptx:181) add.s32 %r51, %r51, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16b0 (_5.ptx:184) @%p7 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x16c8 (_5.ptx:188) @%p8 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1700 (_5.ptx:198) @%p9 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1750 (_5.ptx:234) @%p1 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1828 (_5.ptx:264) @%p2 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18f8 (_5.ptx:292) @!%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1950 (_5.ptx:305) @!%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_5.ptx:311) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1980 (_5.ptx:314) @%p5 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1998 (_5.ptx:318) @%p6 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x19e8 (_5.ptx:332) @%p7 bra $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_GhHYoy"
Running: cat _ptx_GhHYoy | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_0ZijYI
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_0ZijYI --output-file  /dev/null 2> _ptx_GhHYoyinfo"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_GhHYoy _ptx2_0ZijYI _ptx_GhHYoyinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ : hostFun 0x0x405b50, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x406590, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a38 (_6.ptx:72) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a98 (_6.ptx:86) @!%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ab8 (_6.ptx:91) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1af8 (_6.ptx:101) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b48 (_6.ptx:128) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1be0 (_6.ptx:150) @%p2 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c30 (_6.ptx:178) @%p1 bra $Lt_2_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1cc0 (_6.ptx:199) @!%p2 bra $Lt_2_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1df0 (_6.ptx:248) @%p3 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e10 (_6.ptx:253) bra.uni $Lt_2_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e28 (_6.ptx:257) @%p4 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e40 (_6.ptx:261) bra.uni $Lt_2_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f08 (_6.ptx:291) bra.uni $Lt_2_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2038 (_6.ptx:338) @%p6 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_tmFyRT"
Running: cat _ptx_tmFyRT | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_JG3wL4
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_JG3wL4 --output-file  /dev/null 2> _ptx_tmFyRTinfo"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_tmFyRT _ptx2_JG3wL4 _ptx_tmFyRTinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x406510, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReLUBackwardIfEviPKT_S2_PS0_ : hostFun 0x0x406480, fat_cubin_handle = 6

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 2048 (ipc= 4.1) sim_rate=2048 (inst/sec) elapsed = 0:0:00:01 / Fri Jul 27 17:34:41 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(1,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 246560 (ipc=37.9) sim_rate=123280 (inst/sec) elapsed = 0:0:00:02 / Fri Jul 27 17:34:42 2018
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(0,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6919,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8872,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 1.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 8873
gpu_sim_insn = 314944
gpu_ipc =      35.4946
gpu_tot_sim_cycle = 8873
gpu_tot_sim_insn = 314944
gpu_tot_ipc =      35.4946
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=157472

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6712
	L1I_total_cache_misses = 166
	L1I_total_cache_miss_rate = 0.0247
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1227, Miss = 423, Miss_rate = 0.345, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 150, Miss = 57, Miss_rate = 0.380, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1377
	L1D_total_cache_misses = 480
	L1D_total_cache_miss_rate = 0.3486
	L1D_total_cache_pending_hits = 15
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.056
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 194
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.1649
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 162
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6546
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 166
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 377728
gpgpu_n_tot_w_icount = 11804
gpgpu_n_stall_shd_mem = 477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30
gpgpu_n_mem_write_global = 450
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 2
gpgpu_n_load_insn  = 14400
gpgpu_n_store_insn = 14400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 477
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:300	W0_Idle:8484	W0_Scoreboard:11024	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11804
traffic_breakdown_coretomem[CONST_ACC_R] = 16 {8:2,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61200 {136:450,}
traffic_breakdown_coretomem[INST_ACC_R] = 112 {8:14,}
traffic_breakdown_memtocore[CONST_ACC_R] = 144 {72:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4080 {136:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3600 {8:450,}
traffic_breakdown_memtocore[INST_ACC_R] = 1904 {136:14,}
maxmrqlatency = 59 
maxdqlatency = 0 
maxmflatency = 341 
averagemflatency = 263 
max_icnt2mem_latency = 35 
max_icnt2sh_latency = 8872 
mrq_lat_table:364 	37 	361 	71 	88 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4 	478 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	351 	142 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15 	7 	0 	10 	0 	0 	0 	0 	103 	337 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2920      2216         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2636      3016         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2640      3378         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2643      3394         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2652      3413         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2648      3419         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2652      3440         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2664      3455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2668      3490         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2673      3512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2618      3126         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2622      3549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      3243      3567         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      3028      3603         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2755      3608         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1661      3638         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 33.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 15.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 15.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 15.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 933/36 = 25.916666
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 483
min_bank_accesses = 0!
chip skew: 33/30 = 1.10
number of total write accesses:
dram[0]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 30/28 = 1.07
average mf latency per bank:
dram[0]:        142       123    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        142       130    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        142       131    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        143       133    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        142       130    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        144       131    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        143       130    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        142       130    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        142       130    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        144       131    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        154       131    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        150       130    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        146       134    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        132       133    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        124       131    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        121       130    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285       293         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        326       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        327       285         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        331       307         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        327       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        334       286         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        332       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        335       282         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        337       267         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        341       299         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        286       283         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        280       275         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        291       316         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        296       299         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        303       285         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        274       278         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6624 n_act=4 n_pre=2 n_req=63 n_rd=66 n_write=60 bw_util=0.0373
n_activity=687 dram_eff=0.3668
bk0: 34a 6429i bk1: 32a 6456i bk2: 0a 6754i bk3: 0a 6754i bk4: 0a 6755i bk5: 0a 6756i bk6: 0a 6756i bk7: 0a 6756i bk8: 0a 6756i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6756i bk12: 0a 6756i bk13: 0a 6756i bk14: 0a 6757i bk15: 0a 6758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0333037
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6638 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03434
n_activity=620 dram_eff=0.3742
bk0: 32a 6463i bk1: 28a 6477i bk2: 0a 6755i bk3: 0a 6755i bk4: 0a 6755i bk5: 0a 6755i bk6: 0a 6755i bk7: 0a 6756i bk8: 0a 6756i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6756i bk12: 0a 6756i bk13: 0a 6757i bk14: 0a 6757i bk15: 0a 6757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0318236
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6638 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03434
n_activity=624 dram_eff=0.3718
bk0: 32a 6471i bk1: 28a 6460i bk2: 0a 6755i bk3: 0a 6755i bk4: 0a 6755i bk5: 0a 6755i bk6: 0a 6755i bk7: 0a 6756i bk8: 0a 6756i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6756i bk12: 0a 6756i bk13: 0a 6757i bk14: 0a 6757i bk15: 0a 6757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0340438
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6638 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03434
n_activity=631 dram_eff=0.3677
bk0: 32a 6471i bk1: 28a 6476i bk2: 0a 6755i bk3: 0a 6755i bk4: 0a 6755i bk5: 0a 6755i bk6: 0a 6755i bk7: 0a 6755i bk8: 0a 6755i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6757i bk12: 0a 6757i bk13: 0a 6757i bk14: 0a 6757i bk15: 0a 6757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0414446
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6638 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03434
n_activity=634 dram_eff=0.3659
bk0: 32a 6474i bk1: 28a 6482i bk2: 0a 6755i bk3: 0a 6755i bk4: 0a 6755i bk5: 0a 6755i bk6: 0a 6755i bk7: 0a 6756i bk8: 0a 6756i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6756i bk12: 0a 6756i bk13: 0a 6757i bk14: 0a 6757i bk15: 0a 6757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0244227
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6638 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03434
n_activity=637 dram_eff=0.3642
bk0: 32a 6467i bk1: 28a 6488i bk2: 0a 6755i bk3: 0a 6755i bk4: 0a 6755i bk5: 0a 6755i bk6: 0a 6755i bk7: 0a 6756i bk8: 0a 6756i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6756i bk12: 0a 6756i bk13: 0a 6757i bk14: 0a 6757i bk15: 0a 6757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0296033
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6638 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03434
n_activity=637 dram_eff=0.3642
bk0: 32a 6477i bk1: 28a 6495i bk2: 0a 6755i bk3: 0a 6755i bk4: 0a 6755i bk5: 0a 6755i bk6: 0a 6755i bk7: 0a 6756i bk8: 0a 6756i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6756i bk12: 0a 6756i bk13: 0a 6757i bk14: 0a 6757i bk15: 0a 6757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.026643
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6638 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03434
n_activity=630 dram_eff=0.3683
bk0: 32a 6472i bk1: 28a 6487i bk2: 0a 6755i bk3: 0a 6755i bk4: 0a 6755i bk5: 0a 6755i bk6: 0a 6755i bk7: 0a 6756i bk8: 0a 6756i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6756i bk12: 0a 6756i bk13: 0a 6757i bk14: 0a 6757i bk15: 0a 6757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0257549
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6638 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03434
n_activity=624 dram_eff=0.3718
bk0: 32a 6475i bk1: 28a 6468i bk2: 0a 6755i bk3: 0a 6755i bk4: 0a 6755i bk5: 0a 6755i bk6: 0a 6755i bk7: 0a 6756i bk8: 0a 6756i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6756i bk12: 0a 6756i bk13: 0a 6757i bk14: 0a 6757i bk15: 0a 6757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0251628
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6638 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03434
n_activity=630 dram_eff=0.3683
bk0: 32a 6460i bk1: 28a 6466i bk2: 0a 6755i bk3: 0a 6755i bk4: 0a 6755i bk5: 0a 6755i bk6: 0a 6755i bk7: 0a 6756i bk8: 0a 6756i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6756i bk12: 0a 6756i bk13: 0a 6757i bk14: 0a 6757i bk15: 0a 6757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0377442
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6638 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03434
n_activity=622 dram_eff=0.373
bk0: 32a 6478i bk1: 28a 6458i bk2: 0a 6755i bk3: 0a 6756i bk4: 0a 6756i bk5: 0a 6756i bk6: 0a 6756i bk7: 0a 6756i bk8: 0a 6756i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6756i bk12: 0a 6756i bk13: 0a 6756i bk14: 0a 6756i bk15: 0a 6756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.026643
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6638 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03434
n_activity=622 dram_eff=0.373
bk0: 32a 6456i bk1: 28a 6490i bk2: 0a 6755i bk3: 0a 6755i bk4: 0a 6755i bk5: 0a 6755i bk6: 0a 6755i bk7: 0a 6756i bk8: 0a 6756i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6756i bk12: 0a 6756i bk13: 0a 6757i bk14: 0a 6757i bk15: 0a 6757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0223505
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6638 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03434
n_activity=622 dram_eff=0.373
bk0: 32a 6464i bk1: 28a 6485i bk2: 0a 6755i bk3: 0a 6755i bk4: 0a 6755i bk5: 0a 6755i bk6: 0a 6755i bk7: 0a 6755i bk8: 0a 6755i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6757i bk12: 0a 6757i bk13: 0a 6757i bk14: 0a 6757i bk15: 0a 6757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0506217
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6636 n_act=3 n_pre=1 n_req=58 n_rd=60 n_write=56 bw_util=0.03434
n_activity=641 dram_eff=0.3619
bk0: 32a 6481i bk1: 28a 6482i bk2: 0a 6755i bk3: 0a 6755i bk4: 0a 6755i bk5: 0a 6756i bk6: 0a 6756i bk7: 0a 6756i bk8: 0a 6756i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6756i bk12: 0a 6756i bk13: 0a 6756i bk14: 0a 6756i bk15: 0a 6757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0367081
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6636 n_act=3 n_pre=1 n_req=58 n_rd=60 n_write=56 bw_util=0.03434
n_activity=622 dram_eff=0.373
bk0: 32a 6466i bk1: 28a 6472i bk2: 0a 6754i bk3: 0a 6755i bk4: 0a 6755i bk5: 0a 6756i bk6: 0a 6756i bk7: 0a 6756i bk8: 0a 6756i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6756i bk12: 0a 6756i bk13: 0a 6756i bk14: 0a 6756i bk15: 0a 6758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0344879
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents
MSHR: tag=0x8000df80, atomic=0 1 entries : 0x7fb8346c1070 :  mf: uid=  8733, sid01:w15, part=15, addr=0x8000df80, load , size=128, unknown  status = IN_PARTITION_DRAM (8872), 

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6637 n_act=3 n_pre=1 n_req=58 n_rd=59 n_write=56 bw_util=0.03404
n_activity=635 dram_eff=0.3622
bk0: 32a 6482i bk1: 27a 6496i bk2: 0a 6754i bk3: 0a 6755i bk4: 0a 6755i bk5: 0a 6756i bk6: 0a 6756i bk7: 0a 6756i bk8: 0a 6756i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6756i bk12: 0a 6756i bk13: 0a 6756i bk14: 0a 6756i bk15: 0a 6758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0236827

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36, Miss = 33, Miss_rate = 0.917, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 30, Miss_rate = 0.938, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 30, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 31, Miss = 30, Miss_rate = 0.968, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 31, Miss = 30, Miss_rate = 0.968, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 30, Miss_rate = 0.938, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 30, Miss_rate = 0.938, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 496
L2_total_cache_misses = 483
L2_total_cache_miss_rate = 0.9738
L2_total_cache_pending_hits = 8
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=676
icnt_total_pkts_simt_to_mem=2296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.61694
	minimum = 6
	maximum = 76
Network latency average = 9.09879
	minimum = 6
	maximum = 76
Slowest packet = 69
Flit latency average = 7.7214
	minimum = 6
	maximum = 72
Slowest flit = 193
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00360645
	minimum = 0 (at node 0)
	maximum = 0.0485743 (at node 1)
Accepted packet rate average = 0.00360645
	minimum = 0 (at node 0)
	maximum = 0.0485743 (at node 1)
Injected flit rate average = 0.0108048
	minimum = 0 (at node 0)
	maximum = 0.228897 (at node 1)
Accepted flit rate average= 0.0108048
	minimum = 0 (at node 0)
	maximum = 0.0623239 (at node 1)
Injected packet length average = 2.99597
Accepted packet length average = 2.99597
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.61694 (1 samples)
	minimum = 6 (1 samples)
	maximum = 76 (1 samples)
Network latency average = 9.09879 (1 samples)
	minimum = 6 (1 samples)
	maximum = 76 (1 samples)
Flit latency average = 7.7214 (1 samples)
	minimum = 6 (1 samples)
	maximum = 72 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00360645 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0485743 (1 samples)
Accepted packet rate average = 0.00360645 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0485743 (1 samples)
Injected flit rate average = 0.0108048 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.228897 (1 samples)
Accepted flit rate average = 0.0108048 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0623239 (1 samples)
Injected packet size average = 2.99597 (1 samples)
Accepted packet size average = 2.99597 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 157472 (inst/sec)
gpgpu_simulation_rate = 4436 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (3,72,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,8873)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8873)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,8873)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,8873)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,8873)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,8873)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8873)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,8873)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,8873)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,8873)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,8873)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,8873)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,8873)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,8873)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,8873)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,8873)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,8873)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,8873)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,8873)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,8873)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,8873)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,8873)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,8873)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,8873)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,8873)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,8873)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,8873)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,8873)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,8873)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,8873)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,8873)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,8873)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,8873)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,8873)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,8873)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,8873)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,8873)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,8873)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,8873)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,8873)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,8873)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,8873)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,8873)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,8873)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,8873)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,8873)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,8873)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,8873)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,8873)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,8873)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,8873)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,8873)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,8873)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,8873)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,8873)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,8873)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,8873)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,8873)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,8873)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,8873)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,8873)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,8873)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,8873)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,8873)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,8873)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,8873)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,8873)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,8873)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,8873)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,8873)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,8873)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,8873)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,8873)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,8873)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,8873)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,8873)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,8873)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,8873)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,8873)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,8873)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,8873)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,8873)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,8873)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,8873)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,8873)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,8873)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,8873)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,8873)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,8873)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,8873)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,8873)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,8873)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,8873)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,8873)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,8873)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,8873)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,8873)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,8873)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,8873)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,8873)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,8873)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,8873)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,8873)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,8873)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,8873)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,8873)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,8873)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,8873)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,8873)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,8873)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,8873)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,8873)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,8873)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,8873)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,8873)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,8873)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,8873)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,8873)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,8873)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,8873)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,10,0) tid=(7,7,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(2,33,0) tid=(7,3,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(1,36,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 9873  inst.: 532544 (ipc=217.6) sim_rate=177514 (inst/sec) elapsed = 0:0:00:03 / Fri Jul 27 17:34:43 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(2,13,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 11373  inst.: 687632 (ipc=149.1) sim_rate=171908 (inst/sec) elapsed = 0:0:00:04 / Fri Jul 27 17:34:44 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(2,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 12373  inst.: 800592 (ipc=138.8) sim_rate=160118 (inst/sec) elapsed = 0:0:00:05 / Fri Jul 27 17:34:45 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(0,13,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 13373  inst.: 912160 (ipc=132.7) sim_rate=152026 (inst/sec) elapsed = 0:0:00:06 / Fri Jul 27 17:34:46 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(1,12,0) tid=(7,3,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(1,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 14373  inst.: 1025680 (ipc=129.2) sim_rate=146525 (inst/sec) elapsed = 0:0:00:07 / Fri Jul 27 17:34:47 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(0,29,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 15373  inst.: 1128912 (ipc=125.2) sim_rate=141114 (inst/sec) elapsed = 0:0:00:08 / Fri Jul 27 17:34:48 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,7,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 16873  inst.: 1300208 (ipc=123.2) sim_rate=144467 (inst/sec) elapsed = 0:0:00:09 / Fri Jul 27 17:34:49 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,18,0) tid=(7,5,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 18373  inst.: 1472496 (ipc=121.8) sim_rate=147249 (inst/sec) elapsed = 0:0:00:10 / Fri Jul 27 17:34:50 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9630,8873), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9631,8873)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9653,8873), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(9654,8873)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9750,8873), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9751,8873)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9777,8873), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(9778,8873)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,38,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9884,8873), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9885,8873)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9938,8873), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9939,8873)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9996,8873), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9997,8873)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10053,8873), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10054,8873)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (10208,8873), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(10209,8873)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (10265,8873), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(10266,8873)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (10281,8873), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(10282,8873)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10289,8873), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(10290,8873)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10340,8873), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(10341,8873)
GPGPU-Sim uArch: cycles simulated: 19373  inst.: 1613984 (ipc=123.7) sim_rate=146725 (inst/sec) elapsed = 0:0:00:11 / Fri Jul 27 17:34:51 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(1,20,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10549,8873), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(10550,8873)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10862,8873), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10863,8873)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10936,8873), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(10937,8873)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (10952,8873), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(10953,8873)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11045,8873), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(11046,8873)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (11229,8873), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(11230,8873)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(2,35,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (11299,8873), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(11300,8873)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11407,8873), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(11408,8873)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (11438,8873), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(11439,8873)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11450,8873), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(11451,8873)
GPGPU-Sim uArch: cycles simulated: 20373  inst.: 1753312 (ipc=125.1) sim_rate=146109 (inst/sec) elapsed = 0:0:00:12 / Fri Jul 27 17:34:52 2018
GPGPU-Sim uArch: Shader 12 finished CTA #3 (11888,8873), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(11889,8873)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(2,40,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (12003,8873), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(12004,8873)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (12190,8873), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(12191,8873)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (12331,8873), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(12332,8873)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (12492,8873), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(12493,8873)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(2,44,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12642,8873), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(12643,8873)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (12665,8873), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(12666,8873)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12672,8873), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(12673,8873)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (12748,8873), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(12749,8873)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12780,8873), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(12781,8873)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12795,8873), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(12796,8873)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (12826,8873), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(12827,8873)
GPGPU-Sim uArch: cycles simulated: 21873  inst.: 1983856 (ipc=128.4) sim_rate=152604 (inst/sec) elapsed = 0:0:00:13 / Fri Jul 27 17:34:53 2018
GPGPU-Sim uArch: Shader 5 finished CTA #3 (13041,8873), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(13042,8873)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13058,8873), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(13059,8873)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13130,8873), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(13131,8873)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(0,5,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (13487,8873), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(13488,8873)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (13637,8873), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(13638,8873)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13659,8873), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13660,8873)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (13684,8873), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(13685,8873)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (13689,8873), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(13690,8873)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (13708,8873), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(13709,8873)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13743,8873), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(13744,8873)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13759,8873), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(13760,8873)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13771,8873), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(13772,8873)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,54,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (13800,8873), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(13801,8873)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (13932,8873), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(13933,8873)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13947,8873), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13948,8873)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13962,8873), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(13963,8873)
GPGPU-Sim uArch: cycles simulated: 22873  inst.: 2156720 (ipc=131.6) sim_rate=154051 (inst/sec) elapsed = 0:0:00:14 / Fri Jul 27 17:34:54 2018
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14016,8873), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (14016,8873), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(14017,8873)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(14017,8873)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (14079,8873), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(14080,8873)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14087,8873), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(14088,8873)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (14104,8873), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(14105,8873)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,57,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (14300,8873), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(14301,8873)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14378,8873), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(14379,8873)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14380,8873), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(14381,8873)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (14487,8873), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (14487,8873), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(14488,8873)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(14488,8873)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14663,8873), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(14664,8873)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (14839,8873), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(14840,8873)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(0,49,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (14864,8873), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(14865,8873)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (14869,8873), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(14870,8873)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (14880,8873), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(14881,8873)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (14901,8873), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(14902,8873)
GPGPU-Sim uArch: cycles simulated: 23873  inst.: 2336720 (ipc=134.8) sim_rate=155781 (inst/sec) elapsed = 0:0:00:15 / Fri Jul 27 17:34:55 2018
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15048,8873), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(15049,8873)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (15092,8873), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(15093,8873)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (15151,8873), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(15152,8873)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (15204,8873), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(15205,8873)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(1,59,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (15438,8873), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(15439,8873)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (15462,8873), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(15463,8873)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (15612,8873), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(15613,8873)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15656,8873), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(15657,8873)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15723,8873), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(15724,8873)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(0,62,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 24873  inst.: 2508528 (ipc=137.1) sim_rate=156783 (inst/sec) elapsed = 0:0:00:16 / Fri Jul 27 17:34:56 2018
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16037,8873), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(16038,8873)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (16053,8873), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(16054,8873)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16098,8873), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(16099,8873)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16136,8873), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(16137,8873)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (16161,8873), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(16162,8873)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (16163,8873), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(16164,8873)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (16178,8873), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(16179,8873)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (16214,8873), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(16215,8873)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (16230,8873), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(16231,8873)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (16304,8873), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(16305,8873)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (16315,8873), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(16316,8873)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (16331,8873), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(16332,8873)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (16367,8873), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(16368,8873)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (16502,8873), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(16503,8873)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(1,29,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (16568,8873), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(16569,8873)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (16645,8873), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(16646,8873)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (16731,8873), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(16732,8873)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (16797,8873), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(16798,8873)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16876,8873), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(16877,8873)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16914,8873), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(16915,8873)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (16946,8873), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (16961,8873), 7 CTAs running
GPGPU-Sim uArch: cycles simulated: 25873  inst.: 2688480 (ipc=139.6) sim_rate=158145 (inst/sec) elapsed = 0:0:00:17 / Fri Jul 27 17:34:57 2018
GPGPU-Sim uArch: Shader 10 finished CTA #5 (17042,8873), 7 CTAs running
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(1,31,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (17195,8873), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (17249,8873), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (17257,8873), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (17346,8873), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (17381,8873), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17525,8873), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (17576,8873), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (17631,8873), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (17643,8873), 7 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(1,65,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (17718,8873), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (17816,8873), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (17840,8873), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (17946,8873), 7 CTAs running
GPGPU-Sim uArch: cycles simulated: 26873  inst.: 2856000 (ipc=141.2) sim_rate=158666 (inst/sec) elapsed = 0:0:00:18 / Fri Jul 27 17:34:58 2018
GPGPU-Sim uArch: Shader 8 finished CTA #7 (18045,8873), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18106,8873), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (18109,8873), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (18109,8873), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (18192,8873), 6 CTAs running
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,46,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18346,8873), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18360,8873), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18416,8873), 6 CTAs running
GPGPU-Sim uArch: cycles simulated: 27373  inst.: 2937552 (ipc=141.8) sim_rate=154608 (inst/sec) elapsed = 0:0:00:19 / Fri Jul 27 17:34:59 2018
GPGPU-Sim uArch: Shader 9 finished CTA #7 (18555,8873), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (18576,8873), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (18620,8873), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (18806,8873), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (18880,8873), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (18881,8873), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (18897,8873), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (18917,8873), 5 CTAs running
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,71,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (19034,8873), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19088,8873), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (19122,8873), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (19225,8873), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (19231,8873), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19392,8873), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (19421,8873), 5 CTAs running
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(0,54,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (19634,8873), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19685,8873), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (19698,8873), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (19753,8873), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (19780,8873), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (19812,8873), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (19830,8873), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (19878,8873), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (19940,8873), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 28873  inst.: 3171008 (ipc=142.8) sim_rate=158550 (inst/sec) elapsed = 0:0:00:20 / Fri Jul 27 17:35:00 2018
GPGPU-Sim uArch: Shader 1 finished CTA #3 (20067,8873), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (20091,8873), 5 CTAs running
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(1,54,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (20237,8873), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (20264,8873), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (20357,8873), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (20494,8873), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (20512,8873), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (20543,8873), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (20553,8873), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20564,8873), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (20613,8873), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (20630,8873), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (20705,8873), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (20752,8873), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20767,8873), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (20820,8873), 2 CTAs running
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(0,52,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (20881,8873), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (20922,8873), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 29873  inst.: 3323360 (ipc=143.3) sim_rate=158255 (inst/sec) elapsed = 0:0:00:21 / Fri Jul 27 17:35:01 2018
GPGPU-Sim uArch: Shader 8 finished CTA #3 (21007,8873), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (21066,8873), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (21085,8873), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21133,8873), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (21138,8873), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (21154,8873), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21186,8873), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21186,8873), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (21216,8873), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21262,8873), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21315,8873), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (21319,8873), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (21366,8873), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (21412,8873), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (21427,8873), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (21430,8873), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21513,8873), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (21540,8873), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (21579,8873), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (21615,8873), 3 CTAs running
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(1,70,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (21640,8873), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (21643,8873), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (21655,8873), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (21661,8873), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (21675,8873), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (21676,8873), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (21702,8873), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (21837,8873), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (21872,8873), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (21883,8873), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (21885,8873), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (21913,8873), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (21964,8873), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (21985,8873), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #7 (22024,8873), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22025,8873), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (22045,8873), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (22122,8873), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (22140,8873), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (22144,8873), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22144,8873), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #6 (22237,8873), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (22267,8873), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (22309,8873), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (22420,8873), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (22462,8873), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (22500,8873), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (22605,8873), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (22650,8873), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (22684,8873), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (22907,8873), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #6 (23147,8873), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (23281,8873), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23407,8873), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 11.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 23408
gpu_sim_insn = 3147264
gpu_ipc =     134.4525
gpu_tot_sim_cycle = 32281
gpu_tot_sim_insn = 3462208
gpu_tot_ipc =     107.2522
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2146
gpu_stall_icnt2sh    = 20243
gpu_total_sim_rate=164867

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 71465
	L1I_total_cache_misses = 983
	L1I_total_cache_miss_rate = 0.0138
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5606, Miss = 2660, Miss_rate = 0.474, Pending_hits = 70, Reservation_fails = 14523
	L1D_cache_core[1]: Access = 6043, Miss = 2784, Miss_rate = 0.461, Pending_hits = 54, Reservation_fails = 13610
	L1D_cache_core[2]: Access = 5508, Miss = 2596, Miss_rate = 0.471, Pending_hits = 82, Reservation_fails = 14134
	L1D_cache_core[3]: Access = 4858, Miss = 2501, Miss_rate = 0.515, Pending_hits = 70, Reservation_fails = 15142
	L1D_cache_core[4]: Access = 4932, Miss = 2534, Miss_rate = 0.514, Pending_hits = 73, Reservation_fails = 15271
	L1D_cache_core[5]: Access = 5360, Miss = 2574, Miss_rate = 0.480, Pending_hits = 95, Reservation_fails = 15397
	L1D_cache_core[6]: Access = 4932, Miss = 2704, Miss_rate = 0.548, Pending_hits = 78, Reservation_fails = 15162
	L1D_cache_core[7]: Access = 4900, Miss = 2643, Miss_rate = 0.539, Pending_hits = 106, Reservation_fails = 14816
	L1D_cache_core[8]: Access = 5318, Miss = 2736, Miss_rate = 0.514, Pending_hits = 107, Reservation_fails = 15268
	L1D_cache_core[9]: Access = 4858, Miss = 2436, Miss_rate = 0.501, Pending_hits = 86, Reservation_fails = 13769
	L1D_cache_core[10]: Access = 4836, Miss = 2498, Miss_rate = 0.517, Pending_hits = 60, Reservation_fails = 14992
	L1D_cache_core[11]: Access = 6138, Miss = 2827, Miss_rate = 0.461, Pending_hits = 94, Reservation_fails = 15426
	L1D_cache_core[12]: Access = 5562, Miss = 2414, Miss_rate = 0.434, Pending_hits = 111, Reservation_fails = 13659
	L1D_cache_core[13]: Access = 5990, Miss = 2658, Miss_rate = 0.444, Pending_hits = 93, Reservation_fails = 14556
	L1D_cache_core[14]: Access = 6096, Miss = 2650, Miss_rate = 0.435, Pending_hits = 133, Reservation_fails = 13990
	L1D_total_cache_accesses = 80937
	L1D_total_cache_misses = 39215
	L1D_total_cache_miss_rate = 0.4845
	L1D_total_cache_pending_hits = 1312
	L1D_total_cache_reservation_fails = 219715
	L1D_cache_data_port_util = 0.117
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 2786
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.1608
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1205
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 99918
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2338
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 119797
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 70482
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 983
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
544, 544, 544, 544, 544, 544, 544, 544, 544, 544, 544, 544, 544, 544, 272, 272, 
gpgpu_n_tot_thrd_icount = 4137856
gpgpu_n_tot_w_icount = 129308
gpgpu_n_stall_shd_mem = 266920
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9310
gpgpu_n_mem_write_global = 31050
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 601920
gpgpu_n_store_insn = 302400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 79936
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 266920
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:415371	W0_Idle:58523	W0_Scoreboard:84666	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:36144	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:93164
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 74480 {8:9310,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3243600 {40:9000,72:1800,136:20250,}
traffic_breakdown_coretomem[INST_ACC_R] = 592 {8:74,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1266160 {136:9310,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248400 {8:31050,}
traffic_breakdown_memtocore[INST_ACC_R] = 10064 {136:74,}
maxmrqlatency = 76 
maxdqlatency = 0 
maxmflatency = 703 
averagemflatency = 225 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 32280 
mrq_lat_table:937 	120 	477 	100 	109 	19 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	34439 	5838 	98 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2112 	2426 	6418 	27411 	1954 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3091 	4616 	1574 	44 	0 	0 	0 	0 	103 	337 	7179 	23431 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	44 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2920      2216      1344      1366         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2636      3016      1378      1362         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2640      3378      1377      1454         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2643      3394      1386      1423         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2652      3413      1450      1419         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2648      3419      1415      1418         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2652      3440      1407      1416         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2664      3455      1466      1443         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2668      3490      1558      1559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2673      3512      1408      1596         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2618      3126      1365      1377         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2622      3549      1358      1374         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      3243      3567      1370      1767         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      3028      3603      1357      1377         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2755      3608      1352      1374         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1661      3638      1873      1340         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 37.000000 18.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 34.000000 34.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 34.000000 34.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 34.000000 34.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 34.000000 34.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 34.000000 34.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 11.666667 34.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 11.666667 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 34.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 36.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 36.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 18.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 18.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 18.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1763/74 = 23.824324
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        22        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        20        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        20        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        20        20        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        20        20        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        20        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        21        20        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        22        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        21        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        20        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        22        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        22        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        22        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        22        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        22        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        22        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 1313
min_bank_accesses = 0!
chip skew: 85/80 = 1.06
number of total write accesses:
dram[0]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 30/28 = 1.07
average mf latency per bank:
dram[0]:       2059      3612     10175      9599    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2509      3615      9570      9444    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2640      3957     10608     10640    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2134      3918     10402      9509    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2806      3058      7135      7981    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2195      3596      8619      7920    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2421      3360      8424      8324    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2314      3400      8313      8562    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2035      3867      8151      7245    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2754      3179      7845      9436    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3011      3808      8447      8260    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3536      3447      7159      7658    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       3339      3403      8203      8211    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       3223      3860      9558      7608    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       3586      3266      7408      8243    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       3066      3952      8176      6848    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        515       456       519       528         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        377       525       426       524         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        440       502       489       457         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        492       491       444       491         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        490       396       523       526         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        423       445       402       398         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        443       477       456       466         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        410       453       474       394         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        481       491       572       603         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        410       530       378       387         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        437       610       528       664         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        450       450       421       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        420       418       429       468         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        465       550       461       498         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        484       568       541       645         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        632       703       694       701         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24341 n_act=6 n_pre=2 n_req=115 n_rd=170 n_write=60 bw_util=0.01872
n_activity=1067 dram_eff=0.4311
bk0: 42a 24234i bk1: 44a 24247i bk2: 44a 24455i bk3: 40a 24459i bk4: 0a 24576i bk5: 0a 24577i bk6: 0a 24578i bk7: 0a 24578i bk8: 0a 24578i bk9: 0a 24578i bk10: 0a 24579i bk11: 0a 24579i bk12: 0a 24580i bk13: 0a 24580i bk14: 0a 24581i bk15: 0a 24582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0117173
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24355 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.0179
n_activity=999 dram_eff=0.4404
bk0: 40a 24269i bk1: 40a 24275i bk2: 44a 24462i bk3: 40a 24464i bk4: 0a 24576i bk5: 0a 24576i bk6: 0a 24577i bk7: 0a 24578i bk8: 0a 24579i bk9: 0a 24579i bk10: 0a 24579i bk11: 0a 24579i bk12: 0a 24579i bk13: 0a 24580i bk14: 0a 24580i bk15: 0a 24580i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0103747
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24355 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.0179
n_activity=1012 dram_eff=0.4348
bk0: 40a 24280i bk1: 40a 24255i bk2: 44a 24472i bk3: 40a 24468i bk4: 0a 24576i bk5: 0a 24576i bk6: 0a 24577i bk7: 0a 24578i bk8: 0a 24578i bk9: 0a 24579i bk10: 0a 24579i bk11: 0a 24579i bk12: 0a 24579i bk13: 0a 24580i bk14: 0a 24580i bk15: 0a 24581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0112291
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24355 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.0179
n_activity=1008 dram_eff=0.4365
bk0: 40a 24276i bk1: 40a 24267i bk2: 44a 24443i bk3: 40a 24440i bk4: 0a 24577i bk5: 0a 24577i bk6: 0a 24577i bk7: 0a 24577i bk8: 0a 24578i bk9: 0a 24579i bk10: 0a 24579i bk11: 0a 24580i bk12: 0a 24580i bk13: 0a 24580i bk14: 0a 24580i bk15: 0a 24580i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.014606
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24355 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.0179
n_activity=1017 dram_eff=0.4326
bk0: 40a 24281i bk1: 40a 24279i bk2: 44a 24448i bk3: 40a 24469i bk4: 0a 24576i bk5: 0a 24576i bk6: 0a 24577i bk7: 0a 24578i bk8: 0a 24578i bk9: 0a 24579i bk10: 0a 24579i bk11: 0a 24579i bk12: 0a 24579i bk13: 0a 24580i bk14: 0a 24580i bk15: 0a 24581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.010212
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24355 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.0179
n_activity=1020 dram_eff=0.4314
bk0: 40a 24273i bk1: 40a 24284i bk2: 44a 24468i bk3: 40a 24464i bk4: 0a 24577i bk5: 0a 24577i bk6: 0a 24577i bk7: 0a 24578i bk8: 0a 24578i bk9: 0a 24579i bk10: 0a 24579i bk11: 0a 24579i bk12: 0a 24579i bk13: 0a 24581i bk14: 0a 24581i bk15: 0a 24581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0100085
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24349 n_act=6 n_pre=2 n_req=111 n_rd=166 n_write=56 bw_util=0.01806
n_activity=1038 dram_eff=0.4277
bk0: 42a 24261i bk1: 40a 24288i bk2: 44a 24459i bk3: 40a 24464i bk4: 0a 24577i bk5: 0a 24577i bk6: 0a 24578i bk7: 0a 24579i bk8: 0a 24579i bk9: 0a 24579i bk10: 0a 24579i bk11: 0a 24579i bk12: 0a 24580i bk13: 0a 24581i bk14: 0a 24582i bk15: 0a 24582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0105375
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24351 n_act=6 n_pre=2 n_req=110 n_rd=164 n_write=56 bw_util=0.0179
n_activity=1032 dram_eff=0.4264
bk0: 44a 24256i bk1: 40a 24280i bk2: 40a 24464i bk3: 40a 24476i bk4: 0a 24574i bk5: 0a 24575i bk6: 0a 24577i bk7: 0a 24579i bk8: 0a 24579i bk9: 0a 24579i bk10: 0a 24579i bk11: 0a 24579i bk12: 0a 24580i bk13: 0a 24582i bk14: 0a 24582i bk15: 0a 24583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00960169
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24353 n_act=6 n_pre=2 n_req=109 n_rd=162 n_write=56 bw_util=0.01774
n_activity=995 dram_eff=0.4382
bk0: 42a 24257i bk1: 40a 24242i bk2: 40a 24433i bk3: 40a 24416i bk4: 0a 24575i bk5: 0a 24577i bk6: 0a 24578i bk7: 0a 24579i bk8: 0a 24579i bk9: 0a 24579i bk10: 0a 24579i bk11: 0a 24579i bk12: 0a 24580i bk13: 0a 24581i bk14: 0a 24582i bk15: 0a 24582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0140771
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24359 n_act=4 n_pre=0 n_req=108 n_rd=160 n_write=56 bw_util=0.01758
n_activity=1005 dram_eff=0.4299
bk0: 40a 24263i bk1: 40a 24263i bk2: 40a 24475i bk3: 40a 24471i bk4: 0a 24576i bk5: 0a 24576i bk6: 0a 24576i bk7: 0a 24577i bk8: 0a 24578i bk9: 0a 24579i bk10: 0a 24579i bk11: 0a 24579i bk12: 0a 24579i bk13: 0a 24581i bk14: 0a 24581i bk15: 0a 24581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0115546
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24355 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.0179
n_activity=1000 dram_eff=0.44
bk0: 44a 24274i bk1: 40a 24244i bk2: 40a 24454i bk3: 40a 24403i bk4: 0a 24577i bk5: 0a 24578i bk6: 0a 24578i bk7: 0a 24578i bk8: 0a 24578i bk9: 0a 24578i bk10: 0a 24578i bk11: 0a 24580i bk12: 0a 24580i bk13: 0a 24580i bk14: 0a 24580i bk15: 0a 24580i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0149314
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24355 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.0179
n_activity=1004 dram_eff=0.4382
bk0: 44a 24250i bk1: 40a 24287i bk2: 40a 24470i bk3: 40a 24457i bk4: 0a 24576i bk5: 0a 24576i bk6: 0a 24577i bk7: 0a 24578i bk8: 0a 24579i bk9: 0a 24579i bk10: 0a 24579i bk11: 0a 24579i bk12: 0a 24579i bk13: 0a 24580i bk14: 0a 24581i bk15: 0a 24581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00756744
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24355 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.0179
n_activity=1005 dram_eff=0.4378
bk0: 44a 24261i bk1: 40a 24281i bk2: 40a 24464i bk3: 40a 24475i bk4: 0a 24576i bk5: 0a 24576i bk6: 0a 24576i bk7: 0a 24577i bk8: 0a 24577i bk9: 0a 24578i bk10: 0a 24579i bk11: 0a 24580i bk12: 0a 24580i bk13: 0a 24580i bk14: 0a 24581i bk15: 0a 24582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0162741
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24353 n_act=5 n_pre=1 n_req=110 n_rd=164 n_write=56 bw_util=0.0179
n_activity=1011 dram_eff=0.4352
bk0: 44a 24278i bk1: 40a 24270i bk2: 40a 24449i bk3: 40a 24428i bk4: 0a 24576i bk5: 0a 24578i bk6: 0a 24578i bk7: 0a 24578i bk8: 0a 24578i bk9: 0a 24579i bk10: 0a 24579i bk11: 0a 24579i bk12: 0a 24579i bk13: 0a 24580i bk14: 0a 24580i bk15: 0a 24581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0140771
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24353 n_act=5 n_pre=1 n_req=110 n_rd=164 n_write=56 bw_util=0.0179
n_activity=1001 dram_eff=0.4396
bk0: 44a 24260i bk1: 40a 24266i bk2: 40a 24465i bk3: 40a 24461i bk4: 0a 24576i bk5: 0a 24577i bk6: 0a 24579i bk7: 0a 24579i bk8: 0a 24579i bk9: 0a 24579i bk10: 0a 24579i bk11: 0a 24579i bk12: 0a 24579i bk13: 0a 24579i bk14: 0a 24579i bk15: 0a 24581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0112291
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24353 n_act=5 n_pre=1 n_req=110 n_rd=164 n_write=56 bw_util=0.0179
n_activity=1015 dram_eff=0.4335
bk0: 44a 24278i bk1: 40a 24286i bk2: 40a 24465i bk3: 40a 24455i bk4: 0a 24576i bk5: 0a 24577i bk6: 0a 24579i bk7: 0a 24579i bk8: 0a 24579i bk9: 0a 24579i bk10: 0a 24579i bk11: 0a 24579i bk12: 0a 24579i bk13: 0a 24579i bk14: 0a 24579i bk15: 0a 24581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00980512

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2747, Miss = 85, Miss_rate = 0.031, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[1]: Access = 2666, Miss = 82, Miss_rate = 0.031, Pending_hits = 41, Reservation_fails = 35
L2_cache_bank[2]: Access = 2809, Miss = 82, Miss_rate = 0.029, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[3]: Access = 2743, Miss = 82, Miss_rate = 0.030, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[4]: Access = 2301, Miss = 82, Miss_rate = 0.036, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[5]: Access = 2464, Miss = 82, Miss_rate = 0.033, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[6]: Access = 2475, Miss = 83, Miss_rate = 0.034, Pending_hits = 53, Reservation_fails = 116
L2_cache_bank[7]: Access = 2443, Miss = 82, Miss_rate = 0.034, Pending_hits = 51, Reservation_fails = 79
L2_cache_bank[8]: Access = 2313, Miss = 81, Miss_rate = 0.035, Pending_hits = 42, Reservation_fails = 86
L2_cache_bank[9]: Access = 2473, Miss = 80, Miss_rate = 0.032, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[10]: Access = 2525, Miss = 82, Miss_rate = 0.032, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[11]: Access = 2434, Miss = 82, Miss_rate = 0.034, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[12]: Access = 2559, Miss = 82, Miss_rate = 0.032, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[13]: Access = 2708, Miss = 82, Miss_rate = 0.030, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[14]: Access = 2485, Miss = 82, Miss_rate = 0.033, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[15]: Access = 2304, Miss = 82, Miss_rate = 0.036, Pending_hits = 45, Reservation_fails = 151
L2_total_cache_accesses = 40449
L2_total_cache_misses = 1313
L2_total_cache_miss_rate = 0.0325
L2_total_cache_pending_hits = 662
L2_total_cache_reservation_fails = 467
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7814
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 645
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 851
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 186
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 281
L2_cache_data_port_util = 0.239
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=78015
icnt_total_pkts_simt_to_mem=134049
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.1216
	minimum = 6
	maximum = 396
Network latency average = 16.4968
	minimum = 6
	maximum = 395
Slowest packet = 3712
Flit latency average = 15.1429
	minimum = 6
	maximum = 395
Slowest flit = 10446
Fragmentation average = 0.00697069
	minimum = 0
	maximum = 249
Injected packet rate average = 0.110117
	minimum = 0.0970181 (at node 19)
	maximum = 0.124915 (at node 11)
Accepted packet rate average = 0.110117
	minimum = 0.0970181 (at node 19)
	maximum = 0.124915 (at node 11)
Injected flit rate average = 0.288145
	minimum = 0.162765 (at node 26)
	maximum = 0.427119 (at node 13)
Accepted flit rate average= 0.288145
	minimum = 0.166524 (at node 12)
	maximum = 0.377093 (at node 28)
Injected packet length average = 2.61672
Accepted packet length average = 2.61672
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.3693 (2 samples)
	minimum = 6 (2 samples)
	maximum = 236 (2 samples)
Network latency average = 12.7978 (2 samples)
	minimum = 6 (2 samples)
	maximum = 235.5 (2 samples)
Flit latency average = 11.4321 (2 samples)
	minimum = 6 (2 samples)
	maximum = 233.5 (2 samples)
Fragmentation average = 0.00348535 (2 samples)
	minimum = 0 (2 samples)
	maximum = 124.5 (2 samples)
Injected packet rate average = 0.0568616 (2 samples)
	minimum = 0.0485091 (2 samples)
	maximum = 0.0867444 (2 samples)
Accepted packet rate average = 0.0568616 (2 samples)
	minimum = 0.0485091 (2 samples)
	maximum = 0.0867444 (2 samples)
Injected flit rate average = 0.149475 (2 samples)
	minimum = 0.0813824 (2 samples)
	maximum = 0.328008 (2 samples)
Accepted flit rate average = 0.149475 (2 samples)
	minimum = 0.0832621 (2 samples)
	maximum = 0.219709 (2 samples)
Injected packet size average = 2.62875 (2 samples)
Accepted packet size average = 2.62875 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 164867 (inst/sec)
gpgpu_simulation_rate = 1537 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (3,72,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,32281)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,32281)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,32281)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,32281)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,32281)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,32281)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,32281)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,32281)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,32281)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,32281)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,32281)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,32281)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,32281)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,32281)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,32281)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,32281)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,32281)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,32281)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,32281)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,32281)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,32281)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,32281)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,32281)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,32281)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,32281)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,32281)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,32281)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,32281)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,32281)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,32281)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,32281)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,32281)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,32281)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,32281)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,32281)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,32281)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,32281)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,32281)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,32281)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,32281)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,32281)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,32281)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,32281)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,32281)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,32281)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,32281)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,32281)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,32281)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,32281)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,32281)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,32281)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,32281)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,32281)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,32281)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,32281)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,32281)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,32281)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,32281)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,32281)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,32281)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,32281)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,32281)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,32281)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,32281)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,32281)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,32281)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,32281)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,32281)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,32281)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,32281)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,32281)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,32281)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,32281)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,32281)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,32281)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,32281)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,32281)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,32281)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,32281)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,32281)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,32281)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,32281)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,32281)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,32281)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,32281)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,32281)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,32281)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,32281)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,32281)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,32281)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,32281)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,32281)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,32281)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,32281)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,32281)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,32281)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,32281)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,32281)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,32281)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,32281)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,32281)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,32281)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,32281)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,32281)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,32281)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,32281)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,32281)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,32281)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,32281)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,32281)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,32281)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,32281)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,32281)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,32281)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,32281)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,32281)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,32281)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,32281)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,32281)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,32281)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,38,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 32781  inst.: 3539008 (ipc=153.6) sim_rate=160864 (inst/sec) elapsed = 0:0:00:22 / Fri Jul 27 17:35:02 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(2,21,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 33781  inst.: 3681200 (ipc=146.0) sim_rate=160052 (inst/sec) elapsed = 0:0:00:23 / Fri Jul 27 17:35:03 2018
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(0,33,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1621,32281), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1622,32281)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1654,32281), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1655,32281)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1664,32281), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1665,32281)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1665,32281), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1666,32281)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1677,32281), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1678,32281)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1685,32281), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1686,32281)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1698,32281), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1699,32281)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1700,32281), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1701,32281)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1702,32281), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1703,32281)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1705,32281), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1706,32281)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1720,32281), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1721,32281)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1723,32281), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1724,32281)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1728,32281), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1729,32281)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1731,32281), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1732,32281)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1738,32281), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1739,32281)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1740,32281), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1741,32281)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1748,32281), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1749,32281)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1768,32281), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1769,32281)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1776,32281), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1777,32281)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1781,32281), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1782,32281)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1783,32281), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1784,32281)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1789,32281), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1790,32281)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1798,32281), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1799,32281)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1800,32281), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1801,32281)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1808,32281), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1809,32281)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1810,32281), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1811,32281)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1811,32281), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1812,32281)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1815,32281), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1816,32281)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1816,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1816,32281), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1817,32281)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1817,32281)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1817,32281), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1818,32281)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1818,32281), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1819,32281)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1820,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1820,32281), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1821,32281)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1821,32281)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1822,32281), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1823,32281)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1823,32281), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1824,32281)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1824,32281), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1825,32281)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1830,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1830,32281), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1831,32281)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1831,32281)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1834,32281), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1835,32281)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1840,32281), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1841,32281)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1842,32281), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1843,32281)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (1849,32281), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(1850,32281)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (1850,32281), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(1851,32281)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (1851,32281), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(1852,32281)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1854,32281), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1855,32281)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (1868,32281), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(1869,32281)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (1871,32281), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(1872,32281)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (1874,32281), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(1875,32281)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1876,32281), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1877,32281)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1878,32281), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1879,32281)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1883,32281), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1884,32281)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1884,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1884,32281), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1885,32281)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1885,32281)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1892,32281), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1893,32281)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1893,32281), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1894,32281)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1896,32281), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1897,32281)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1899,32281), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1900,32281)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (1900,32281), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(1901,32281)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1901,32281), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1902,32281)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1903,32281), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1904,32281)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1904,32281), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1905,32281)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1912,32281), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1913,32281)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1925,32281), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1926,32281)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1928,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1928,32281), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1929,32281)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1929,32281)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (1930,32281), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(1931,32281)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1931,32281), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1932,32281)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (1934,32281), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(1935,32281)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1935,32281), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1936,32281)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (1936,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1936,32281), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(1937,32281)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1937,32281)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1938,32281), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1939,32281)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(0,61,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (1949,32281), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(1950,32281)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (1950,32281), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(1951,32281)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1954,32281), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1955,32281)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1957,32281), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1958,32281)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1958,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (1958,32281), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1959,32281)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(1959,32281)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (1965,32281), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(1966,32281)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1974,32281), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1975,32281)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1978,32281), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1979,32281)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1980,32281), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1981,32281)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1981,32281), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1982,32281)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1982,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (1982,32281), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1983,32281)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(1983,32281)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1986,32281), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1987,32281)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (1992,32281), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(1993,32281)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1994,32281), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1995,32281)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (1995,32281), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(1996,32281)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1998,32281), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1999,32281)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (2005,32281), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(2006,32281)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2010,32281), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(2011,32281)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2011,32281), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(2012,32281)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2017,32281), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(2018,32281)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2021,32281), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2022,32281)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2025,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2026,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (2035,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2038,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2038,32281), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (2041,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2043,32281), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (2051,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2057,32281), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2062,32281), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (2067,32281), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2070,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (2072,32281), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2079,32281), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (2088,32281), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2099,32281), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2099,32281), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (2101,32281), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2105,32281), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (2119,32281), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (2132,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (2200,32281), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (2290,32281), 3 CTAs running
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(2,54,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (2301,32281), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2340,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2344,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2350,32281), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2392,32281), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2438,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2460,32281), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2462,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2464,32281), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2466,32281), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2468,32281), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2494,32281), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2496,32281), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2496,32281), 7 CTAs running
GPGPU-Sim uArch: cycles simulated: 34781  inst.: 3897984 (ipc=174.3) sim_rate=162416 (inst/sec) elapsed = 0:0:00:24 / Fri Jul 27 17:35:04 2018
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2500,32281), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2502,32281), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2516,32281), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2520,32281), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2522,32281), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2522,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2532,32281), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2534,32281), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2534,32281), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2536,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2538,32281), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2538,32281), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2542,32281), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2548,32281), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (2550,32281), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2554,32281), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2554,32281), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2556,32281), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2556,32281), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2562,32281), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (2564,32281), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2564,32281), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2572,32281), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (2574,32281), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2576,32281), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (2584,32281), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2586,32281), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2588,32281), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2592,32281), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2594,32281), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (2596,32281), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2596,32281), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2598,32281), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (2598,32281), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2598,32281), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2602,32281), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2604,32281), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2604,32281), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2606,32281), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2606,32281), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2606,32281), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (2608,32281), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2612,32281), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2616,32281), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2616,32281), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2620,32281), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2620,32281), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (2620,32281), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2624,32281), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2625,32281), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (2631,32281), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2633,32281), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2634,32281), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2636,32281), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2637,32281), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2640,32281), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2647,32281), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2655,32281), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2662,32281), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #7 (2670,32281), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (2674,32281), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2679,32281), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2682,32281), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (2682,32281), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2686,32281), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2691,32281), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (2695,32281), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (2697,32281), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2698,32281), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2701,32281), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #6 (2705,32281), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2710,32281), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (2717,32281), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2719,32281), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (2723,32281), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2726,32281), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2735,32281), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2735,32281), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2743,32281), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2753,32281), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2753,32281), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2763,32281), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #7 (2769,32281), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 13.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 2770
gpu_sim_insn = 440064
gpu_ipc =     158.8679
gpu_tot_sim_cycle = 35051
gpu_tot_sim_insn = 3902272
gpu_tot_ipc =     111.3313
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2646
gpu_stall_icnt2sh    = 29086
gpu_total_sim_rate=162594

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 79961
	L1I_total_cache_misses = 1703
	L1I_total_cache_miss_rate = 0.0213
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5816, Miss = 2752, Miss_rate = 0.473, Pending_hits = 90, Reservation_fails = 15072
	L1D_cache_core[1]: Access = 6253, Miss = 2876, Miss_rate = 0.460, Pending_hits = 77, Reservation_fails = 14225
	L1D_cache_core[2]: Access = 5732, Miss = 2694, Miss_rate = 0.470, Pending_hits = 111, Reservation_fails = 14455
	L1D_cache_core[3]: Access = 5012, Miss = 2568, Miss_rate = 0.512, Pending_hits = 78, Reservation_fails = 15875
	L1D_cache_core[4]: Access = 5156, Miss = 2632, Miss_rate = 0.510, Pending_hits = 100, Reservation_fails = 15745
	L1D_cache_core[5]: Access = 5584, Miss = 2672, Miss_rate = 0.479, Pending_hits = 121, Reservation_fails = 15795
	L1D_cache_core[6]: Access = 5086, Miss = 2771, Miss_rate = 0.545, Pending_hits = 86, Reservation_fails = 15921
	L1D_cache_core[7]: Access = 5110, Miss = 2735, Miss_rate = 0.535, Pending_hits = 131, Reservation_fails = 15556
	L1D_cache_core[8]: Access = 5542, Miss = 2834, Miss_rate = 0.511, Pending_hits = 134, Reservation_fails = 15747
	L1D_cache_core[9]: Access = 5012, Miss = 2504, Miss_rate = 0.500, Pending_hits = 97, Reservation_fails = 14487
	L1D_cache_core[10]: Access = 4990, Miss = 2566, Miss_rate = 0.514, Pending_hits = 77, Reservation_fails = 15687
	L1D_cache_core[11]: Access = 6362, Miss = 2925, Miss_rate = 0.460, Pending_hits = 116, Reservation_fails = 15806
	L1D_cache_core[12]: Access = 5772, Miss = 2506, Miss_rate = 0.434, Pending_hits = 130, Reservation_fails = 14328
	L1D_cache_core[13]: Access = 6214, Miss = 2756, Miss_rate = 0.444, Pending_hits = 116, Reservation_fails = 15215
	L1D_cache_core[14]: Access = 6320, Miss = 2748, Miss_rate = 0.435, Pending_hits = 161, Reservation_fails = 14331
	L1D_total_cache_accesses = 83961
	L1D_total_cache_misses = 40539
	L1D_total_cache_miss_rate = 0.4828
	L1D_total_cache_pending_hits = 1625
	L1D_total_cache_reservation_fails = 228245
	L1D_cache_data_port_util = 0.109
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 4514
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0992
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1518
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10467
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 106652
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4066
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2167
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 121593
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 78258
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1703
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 307, 307, 
gpgpu_n_tot_thrd_icount = 4621696
gpgpu_n_tot_w_icount = 144428
gpgpu_n_stall_shd_mem = 277178
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10467
gpgpu_n_mem_write_global = 32346
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 624960
gpgpu_n_store_insn = 313920
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 130624
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 277178
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:428998	W0_Idle:88501	W0_Scoreboard:107275	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:38160	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:106268
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 83736 {8:10467,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3366864 {40:9504,72:1872,136:20970,}
traffic_breakdown_coretomem[INST_ACC_R] = 952 {8:119,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1423512 {136:10467,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 258768 {8:32346,}
traffic_breakdown_memtocore[INST_ACC_R] = 16184 {136:119,}
maxmrqlatency = 76 
maxdqlatency = 0 
maxmflatency = 703 
averagemflatency = 227 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 35050 
mrq_lat_table:1178 	159 	523 	127 	120 	21 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35776 	6913 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2823 	3098 	7099 	27832 	1967 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3155 	5125 	2120 	82 	0 	0 	0 	0 	103 	337 	7179 	23431 	1296 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        34        34        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        34        34        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        34        34        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        34        34        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        34        34        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        30        34        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        30        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        30        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        34        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        36        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        36        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        36        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        35        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        34        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        34        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2920      2216      1344      1366         0         0         0         0         0         0         0         0      1265         0         0         0 
dram[1]:      2636      3016      1378      1362         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2640      3378      1377      1454         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2643      3394      1386      1423         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2652      3413      1450      1419         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2648      3419      1415      1418         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2652      3440      1407      1416         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2664      3455      1466      1443         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2668      3490      1558      1559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2673      3512      1408      1596         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2618      3126      1365      1377         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2622      3549      1358      1374         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      3243      3567      1370      1767         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      3028      3603      1357      1377         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2755      3608      1352      1374         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1661      3638      1873      1340         0         0         0         0         0         0         0         0         0      1273         0         0 
average row accesses per activate:
dram[0]: 19.500000 13.333333 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[1]: 18.000000 19.000000 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 18.000000 19.000000 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 18.000000 19.000000 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 18.500000 19.000000 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 19.000000 19.000000 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  9.750000 19.000000 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 10.000000 19.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  9.750000 19.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 19.000000 19.000000 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 20.000000 19.000000 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 13.666667 19.000000 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 14.000000 19.000000 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 13.333333 19.000000 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 13.333333 19.000000 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 13.333333 19.000000 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan 
average row locality = 2129/142 = 14.992958
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        26        30        28         0         0         0         0         0         0         0         0         1         0         0         0 
dram[1]:        22        24        30        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        22        24        30        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        22        24        30        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        23        24        30        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        24        24        30        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        25        24        30        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        26        24        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        25        24        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        24        24        28        26         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        26        24        28        26         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        27        24        28        26         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        28        24        28        26         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        26        24        28        26         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        26        24        28        26         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        26        24        28        26         0         0         0         0         0         0         0         0         0         1         0         0 
total reads: 1679
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
number of total write accesses:
dram[0]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 30/28 = 1.07
average mf latency per bank:
dram[0]:       2049      3422      7869      7333    none      none      none      none      none      none      none      none        2789    none      none      none  
dram[1]:       2484      3425      7476      7196    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2605      3732      8247      8115    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2119      3690      8060      7259    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2707      2904      5728      6163    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2177      3432      6778      6160    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2361      3203      6668      6428    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2265      3242      6441      6614    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2036      3697      6339      5674    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2679      3053      6089      7635    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2898      3645      6472      6765    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3311      3273      5601      6257    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       3048      3231      6345      6726    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       3078      3655      7296      6247    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       3392      3105      5803      6720    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       2956      3755      6342      5710    none      none      none      none      none      none      none      none      none        5429    none      none  
maximum mf latency per bank:
dram[0]:        515       456       519       528         0         0         0         0         0         0         0         0       355         0         0         0
dram[1]:        438       525       472       524         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        440       502       498       548         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        492       491       444       491         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        490       396       523       526         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        500       445       531       576         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        443       477       502       496         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        469       453       485       506         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        481       491       572       603         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        411       530       538       494         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        437       610       575       664         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        489       500       513       526         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        420       440       431       478         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        465       550       519       539         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        484       568       541       645         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        632       703       694       701         0         0         0         0         0         0         0         0         0       504         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26688 n_nop=26395 n_act=11 n_pre=6 n_req=138 n_rd=216 n_write=60 bw_util=0.02068
n_activity=1242 dram_eff=0.4444
bk0: 46a 26327i bk1: 52a 26321i bk2: 60a 26495i bk3: 56a 26497i bk4: 0a 26681i bk5: 0a 26684i bk6: 0a 26687i bk7: 0a 26687i bk8: 0a 26688i bk9: 0a 26688i bk10: 0a 26689i bk11: 0a 26689i bk12: 2a 26673i bk13: 0a 26688i bk14: 0a 26691i bk15: 0a 26693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0122902
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26688 n_nop=26412 n_act=8 n_pre=4 n_req=132 n_rd=208 n_write=56 bw_util=0.01978
n_activity=1173 dram_eff=0.4501
bk0: 44a 26354i bk1: 48a 26356i bk2: 60a 26525i bk3: 56a 26520i bk4: 0a 26682i bk5: 0a 26684i bk6: 0a 26685i bk7: 0a 26687i bk8: 0a 26688i bk9: 0a 26688i bk10: 0a 26688i bk11: 0a 26688i bk12: 0a 26688i bk13: 0a 26690i bk14: 0a 26691i bk15: 0a 26691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0109787
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26688 n_nop=26412 n_act=8 n_pre=4 n_req=132 n_rd=208 n_write=56 bw_util=0.01978
n_activity=1185 dram_eff=0.4456
bk0: 44a 26374i bk1: 48a 26333i bk2: 60a 26532i bk3: 56a 26516i bk4: 0a 26684i bk5: 0a 26685i bk6: 0a 26686i bk7: 0a 26687i bk8: 0a 26687i bk9: 0a 26688i bk10: 0a 26688i bk11: 0a 26688i bk12: 0a 26688i bk13: 0a 26689i bk14: 0a 26690i bk15: 0a 26691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0115782
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26688 n_nop=26412 n_act=8 n_pre=4 n_req=132 n_rd=208 n_write=56 bw_util=0.01978
n_activity=1177 dram_eff=0.4486
bk0: 44a 26359i bk1: 48a 26350i bk2: 60a 26500i bk3: 56a 26502i bk4: 0a 26685i bk5: 0a 26686i bk6: 0a 26686i bk7: 0a 26686i bk8: 0a 26687i bk9: 0a 26688i bk10: 0a 26688i bk11: 0a 26689i bk12: 0a 26689i bk13: 0a 26689i bk14: 0a 26690i bk15: 0a 26690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0148756
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26688 n_nop=26410 n_act=8 n_pre=4 n_req=133 n_rd=210 n_write=56 bw_util=0.01993
n_activity=1194 dram_eff=0.4456
bk0: 46a 26372i bk1: 48a 26362i bk2: 60a 26509i bk3: 56a 26521i bk4: 0a 26684i bk5: 0a 26684i bk6: 0a 26685i bk7: 0a 26686i bk8: 0a 26687i bk9: 0a 26688i bk10: 0a 26688i bk11: 0a 26688i bk12: 0a 26688i bk13: 0a 26689i bk14: 0a 26689i bk15: 0a 26690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0101169
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26688 n_nop=26408 n_act=8 n_pre=4 n_req=134 n_rd=212 n_write=56 bw_util=0.02008
n_activity=1206 dram_eff=0.4444
bk0: 48a 26356i bk1: 48a 26365i bk2: 60a 26534i bk3: 56a 26519i bk4: 0a 26685i bk5: 0a 26685i bk6: 0a 26685i bk7: 0a 26686i bk8: 0a 26687i bk9: 0a 26688i bk10: 0a 26688i bk11: 0a 26688i bk12: 0a 26688i bk13: 0a 26690i bk14: 0a 26692i bk15: 0a 26692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0107914
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26688 n_nop=26402 n_act=10 n_pre=6 n_req=135 n_rd=214 n_write=56 bw_util=0.02023
n_activity=1224 dram_eff=0.4412
bk0: 50a 26345i bk1: 48a 26370i bk2: 60a 26513i bk3: 56a 26529i bk4: 0a 26685i bk5: 0a 26685i bk6: 0a 26686i bk7: 0a 26687i bk8: 0a 26687i bk9: 0a 26688i bk10: 0a 26688i bk11: 0a 26688i bk12: 0a 26689i bk13: 0a 26690i bk14: 0a 26691i bk15: 0a 26692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0106415
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26688 n_nop=26404 n_act=10 n_pre=6 n_req=134 n_rd=212 n_write=56 bw_util=0.02008
n_activity=1211 dram_eff=0.4426
bk0: 52a 26341i bk1: 48a 26360i bk2: 56a 26521i bk3: 56a 26539i bk4: 0a 26681i bk5: 0a 26683i bk6: 0a 26685i bk7: 0a 26687i bk8: 0a 26688i bk9: 0a 26688i bk10: 0a 26688i bk11: 0a 26688i bk12: 0a 26689i bk13: 0a 26691i bk14: 0a 26691i bk15: 0a 26693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0105665
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26688 n_nop=26406 n_act=10 n_pre=6 n_req=133 n_rd=210 n_write=56 bw_util=0.01993
n_activity=1182 dram_eff=0.4501
bk0: 50a 26338i bk1: 48a 26319i bk2: 56a 26493i bk3: 56a 26479i bk4: 0a 26682i bk5: 0a 26685i bk6: 0a 26687i bk7: 0a 26688i bk8: 0a 26688i bk9: 0a 26688i bk10: 0a 26688i bk11: 0a 26688i bk12: 0a 26689i bk13: 0a 26690i bk14: 0a 26691i bk15: 0a 26691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0148381
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26688 n_nop=26416 n_act=8 n_pre=4 n_req=130 n_rd=204 n_write=56 bw_util=0.01948
n_activity=1174 dram_eff=0.4429
bk0: 48a 26346i bk1: 48a 26343i bk2: 56a 26538i bk3: 52a 26541i bk4: 0a 26681i bk5: 0a 26685i bk6: 0a 26685i bk7: 0a 26686i bk8: 0a 26687i bk9: 0a 26688i bk10: 0a 26688i bk11: 0a 26688i bk12: 0a 26688i bk13: 0a 26690i bk14: 0a 26691i bk15: 0a 26692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0128522
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26688 n_nop=26412 n_act=8 n_pre=4 n_req=132 n_rd=208 n_write=56 bw_util=0.01978
n_activity=1174 dram_eff=0.4497
bk0: 52a 26361i bk1: 48a 26325i bk2: 56a 26518i bk3: 52a 26473i bk4: 0a 26682i bk5: 0a 26685i bk6: 0a 26687i bk7: 0a 26687i bk8: 0a 26687i bk9: 0a 26687i bk10: 0a 26687i bk11: 0a 26689i bk12: 0a 26689i bk13: 0a 26690i bk14: 0a 26691i bk15: 0a 26691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0152503
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26688 n_nop=26408 n_act=9 n_pre=5 n_req=133 n_rd=210 n_write=56 bw_util=0.01993
n_activity=1189 dram_eff=0.4474
bk0: 54a 26319i bk1: 48a 26361i bk2: 56a 26532i bk3: 52a 26524i bk4: 0a 26683i bk5: 0a 26684i bk6: 0a 26685i bk7: 0a 26687i bk8: 0a 26688i bk9: 0a 26688i bk10: 0a 26688i bk11: 0a 26688i bk12: 0a 26688i bk13: 0a 26689i bk14: 0a 26690i bk15: 0a 26693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00824341
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26688 n_nop=26406 n_act=9 n_pre=5 n_req=134 n_rd=212 n_write=56 bw_util=0.02008
n_activity=1211 dram_eff=0.4426
bk0: 56a 26331i bk1: 48a 26354i bk2: 56a 26527i bk3: 52a 26530i bk4: 0a 26683i bk5: 0a 26683i bk6: 0a 26683i bk7: 0a 26684i bk8: 0a 26686i bk9: 0a 26687i bk10: 0a 26689i bk11: 0a 26690i bk12: 0a 26690i bk13: 0a 26690i bk14: 0a 26693i bk15: 0a 26694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0157374
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26688 n_nop=26410 n_act=9 n_pre=5 n_req=132 n_rd=208 n_write=56 bw_util=0.01978
n_activity=1169 dram_eff=0.4517
bk0: 52a 26354i bk1: 48a 26328i bk2: 56a 26483i bk3: 52a 26477i bk4: 0a 26683i bk5: 0a 26686i bk6: 0a 26687i bk7: 0a 26687i bk8: 0a 26687i bk9: 0a 26688i bk10: 0a 26688i bk11: 0a 26688i bk12: 0a 26688i bk13: 0a 26689i bk14: 0a 26689i bk15: 0a 26691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0152128
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26688 n_nop=26410 n_act=9 n_pre=5 n_req=132 n_rd=208 n_write=56 bw_util=0.01978
n_activity=1166 dram_eff=0.4528
bk0: 52a 26347i bk1: 48a 26341i bk2: 56a 26522i bk3: 52a 26530i bk4: 0a 26683i bk5: 0a 26685i bk6: 0a 26687i bk7: 0a 26687i bk8: 0a 26688i bk9: 0a 26688i bk10: 0a 26688i bk11: 0a 26688i bk12: 0a 26688i bk13: 0a 26689i bk14: 0a 26689i bk15: 0a 26691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0115408
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26688 n_nop=26407 n_act=10 n_pre=5 n_req=133 n_rd=210 n_write=56 bw_util=0.01993
n_activity=1218 dram_eff=0.4368
bk0: 52a 26360i bk1: 48a 26369i bk2: 56a 26528i bk3: 52a 26526i bk4: 0a 26682i bk5: 0a 26684i bk6: 0a 26687i bk7: 0a 26688i bk8: 0a 26689i bk9: 0a 26689i bk10: 0a 26689i bk11: 0a 26690i bk12: 0a 26690i bk13: 2a 26679i bk14: 0a 26688i bk15: 0a 26690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00992956

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2908, Miss = 108, Miss_rate = 0.037, Pending_hits = 91, Reservation_fails = 21
L2_cache_bank[1]: Access = 2814, Miss = 104, Miss_rate = 0.037, Pending_hits = 82, Reservation_fails = 35
L2_cache_bank[2]: Access = 2957, Miss = 104, Miss_rate = 0.035, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[3]: Access = 2891, Miss = 104, Miss_rate = 0.036, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[4]: Access = 2449, Miss = 105, Miss_rate = 0.043, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[5]: Access = 2624, Miss = 106, Miss_rate = 0.040, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[6]: Access = 2637, Miss = 107, Miss_rate = 0.041, Pending_hits = 95, Reservation_fails = 116
L2_cache_bank[7]: Access = 2604, Miss = 106, Miss_rate = 0.041, Pending_hits = 94, Reservation_fails = 79
L2_cache_bank[8]: Access = 2475, Miss = 105, Miss_rate = 0.042, Pending_hits = 82, Reservation_fails = 86
L2_cache_bank[9]: Access = 2621, Miss = 102, Miss_rate = 0.039, Pending_hits = 76, Reservation_fails = 0
L2_cache_bank[10]: Access = 2670, Miss = 104, Miss_rate = 0.039, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[11]: Access = 2598, Miss = 105, Miss_rate = 0.040, Pending_hits = 74, Reservation_fails = 116
L2_cache_bank[12]: Access = 2739, Miss = 106, Miss_rate = 0.039, Pending_hits = 74, Reservation_fails = 189
L2_cache_bank[13]: Access = 2858, Miss = 104, Miss_rate = 0.036, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[14]: Access = 2635, Miss = 104, Miss_rate = 0.039, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[15]: Access = 2467, Miss = 105, Miss_rate = 0.043, Pending_hits = 88, Reservation_fails = 222
L2_total_cache_accesses = 42947
L2_total_cache_misses = 1679
L2_total_cache_miss_rate = 0.0391
L2_total_cache_pending_hits = 1311
L2_total_cache_reservation_fails = 864
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7968
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1285
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 278
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 80
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 586
L2_cache_data_port_util = 0.227
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=85321
icnt_total_pkts_simt_to_mem=140075
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.2818
	minimum = 6
	maximum = 118
Network latency average = 17.9496
	minimum = 6
	maximum = 93
Slowest packet = 84901
Flit latency average = 15.6478
	minimum = 6
	maximum = 89
Slowest flit = 222908
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.058181
	minimum = 0.0458484 (at node 10)
	maximum = 0.066426 (at node 11)
Accepted packet rate average = 0.058181
	minimum = 0.0458484 (at node 10)
	maximum = 0.066426 (at node 11)
Injected flit rate average = 0.155258
	minimum = 0.115884 (at node 10)
	maximum = 0.21083 (at node 27)
Accepted flit rate average= 0.155258
	minimum = 0.130325 (at node 17)
	maximum = 0.193502 (at node 11)
Injected packet length average = 2.66853
Accepted packet length average = 2.66853
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.0068 (3 samples)
	minimum = 6 (3 samples)
	maximum = 196.667 (3 samples)
Network latency average = 14.5151 (3 samples)
	minimum = 6 (3 samples)
	maximum = 188 (3 samples)
Flit latency average = 12.8373 (3 samples)
	minimum = 6 (3 samples)
	maximum = 185.333 (3 samples)
Fragmentation average = 0.00232356 (3 samples)
	minimum = 0 (3 samples)
	maximum = 83 (3 samples)
Injected packet rate average = 0.0573014 (3 samples)
	minimum = 0.0476222 (3 samples)
	maximum = 0.0799716 (3 samples)
Accepted packet rate average = 0.0573014 (3 samples)
	minimum = 0.0476222 (3 samples)
	maximum = 0.0799716 (3 samples)
Injected flit rate average = 0.151403 (3 samples)
	minimum = 0.0928831 (3 samples)
	maximum = 0.288949 (3 samples)
Accepted flit rate average = 0.151403 (3 samples)
	minimum = 0.0989497 (3 samples)
	maximum = 0.210973 (3 samples)
Injected packet size average = 2.64222 (3 samples)
Accepted packet size average = 2.64222 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 162594 (inst/sec)
gpgpu_simulation_rate = 1460 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_in memcpy success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' to stream 0, gridDim= (6,1,1) blockDim = (512,1,1) 
kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,35051)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,35051)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,35051)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,35051)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,35051)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,35051)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(3,0,0) tid=(415,0,0)
GPGPU-Sim uArch: cycles simulated: 37051  inst.: 4073632 (ipc=85.7) sim_rate=162945 (inst/sec) elapsed = 0:0:00:25 / Fri Jul 27 17:35:05 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(4,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(2,0,0) tid=(344,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3386,35051), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3736,35051), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3764,35051), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3867,35051), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3896,35051), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3946,35051), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' finished on shader 13.
kernel_name = _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi 
kernel_launch_uid = 4 
gpu_sim_cycle = 3947
gpu_sim_insn = 334884
gpu_ipc =      84.8452
gpu_tot_sim_cycle = 38998
gpu_tot_sim_insn = 4237156
gpu_tot_ipc =     108.6506
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2646
gpu_stall_icnt2sh    = 31626
gpu_total_sim_rate=169486

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 86617
	L1I_total_cache_misses = 2203
	L1I_total_cache_miss_rate = 0.0254
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 6022, Miss = 2813, Miss_rate = 0.467, Pending_hits = 96, Reservation_fails = 15344
	L1D_cache_core[1]: Access = 6253, Miss = 2876, Miss_rate = 0.460, Pending_hits = 77, Reservation_fails = 14225
	L1D_cache_core[2]: Access = 5732, Miss = 2694, Miss_rate = 0.470, Pending_hits = 111, Reservation_fails = 14455
	L1D_cache_core[3]: Access = 5012, Miss = 2568, Miss_rate = 0.512, Pending_hits = 78, Reservation_fails = 15875
	L1D_cache_core[4]: Access = 5156, Miss = 2632, Miss_rate = 0.510, Pending_hits = 100, Reservation_fails = 15745
	L1D_cache_core[5]: Access = 5584, Miss = 2672, Miss_rate = 0.479, Pending_hits = 121, Reservation_fails = 15795
	L1D_cache_core[6]: Access = 5086, Miss = 2771, Miss_rate = 0.545, Pending_hits = 86, Reservation_fails = 15921
	L1D_cache_core[7]: Access = 5110, Miss = 2735, Miss_rate = 0.535, Pending_hits = 131, Reservation_fails = 15556
	L1D_cache_core[8]: Access = 5542, Miss = 2834, Miss_rate = 0.511, Pending_hits = 134, Reservation_fails = 15747
	L1D_cache_core[9]: Access = 5012, Miss = 2504, Miss_rate = 0.500, Pending_hits = 97, Reservation_fails = 14487
	L1D_cache_core[10]: Access = 5320, Miss = 2663, Miss_rate = 0.501, Pending_hits = 85, Reservation_fails = 16103
	L1D_cache_core[11]: Access = 6694, Miss = 3023, Miss_rate = 0.452, Pending_hits = 125, Reservation_fails = 16274
	L1D_cache_core[12]: Access = 6102, Miss = 2603, Miss_rate = 0.427, Pending_hits = 139, Reservation_fails = 14822
	L1D_cache_core[13]: Access = 6544, Miss = 2853, Miss_rate = 0.436, Pending_hits = 123, Reservation_fails = 15648
	L1D_cache_core[14]: Access = 6652, Miss = 2846, Miss_rate = 0.428, Pending_hits = 171, Reservation_fails = 14823
	L1D_total_cache_accesses = 85821
	L1D_total_cache_misses = 41087
	L1D_total_cache_miss_rate = 0.4788
	L1D_total_cache_pending_hits = 1674
	L1D_total_cache_reservation_fails = 230820
	L1D_cache_data_port_util = 0.106
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 5600
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0800
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40893
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1567
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 109227
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5152
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2167
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 121593
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 84414
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2203
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 624, 624, 624, 624, 317, 317, 
gpgpu_n_tot_thrd_icount = 4997824
gpgpu_n_tot_w_icount = 156182
gpgpu_n_stall_shd_mem = 281073
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10835
gpgpu_n_mem_write_global = 32526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 636480
gpgpu_n_store_insn = 319680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 165376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 281073
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:432184	W0_Idle:104736	W0_Scoreboard:121320	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:50	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:117488
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 86680 {8:10835,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3391344 {40:9504,72:1872,136:21150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1240 {8:155,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1473560 {136:10835,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 260208 {8:32526,}
traffic_breakdown_memtocore[INST_ACC_R] = 21080 {136:155,}
maxmrqlatency = 171 
maxdqlatency = 0 
maxmflatency = 703 
averagemflatency = 228 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 38997 
mrq_lat_table:1455 	208 	645 	202 	222 	82 	31 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35784 	7441 	151 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3114 	3295 	7195 	27832 	1967 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3212 	5224 	2257 	153 	4 	0 	0 	0 	103 	337 	7179 	23431 	1476 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	46 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        34        34        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        34        34        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        34        34        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        34        34        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        34        34        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        30        34        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        30        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        30        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        34        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        36        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        36        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        36        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        35        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        34        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        34        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2920      2216      1344      1546      2463      2987         0         0         0         0         0         0      1265         0         0         0 
dram[1]:      2636      3016      1378      1534      2459      2955         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2640      3378      1377      1465      2455      2945         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2643      3394      1386      1533      2724      3021         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2652      3413      1450      1419      2501      2442         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2648      3419      1415      1418      2497      2438         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2652      3440      1407      1416      2492      2434         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2664      3455      1466      1443      2741      2703         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2668      3490      1558      1559      2538      2452         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2673      3512      1408      1596      2823      2449         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2618      3126      1365      1377      2811      2445         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2622      3549      1519      1374      2974      2471         0         0         0         0         0         0         0         0         0         0 
dram[12]:      3243      3567      1477      1767      2941      2464         0         0         0         0         0         0         0         0         0         0 
dram[13]:      3028      3603      1526      1377      2925      2488         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2755      3608      1519      1374      2913      2484         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1661      3638      1873      1340      2997      2480         0         0         0         0         0         0         0      1273         0         0 
average row accesses per activate:
dram[0]: 19.500000 13.333333 14.000000 14.666667  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[1]: 18.000000 19.000000 14.000000 14.666667  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 18.000000 19.000000 14.000000 14.666667  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 18.000000 19.000000 14.000000 14.666667  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 18.500000 19.000000 14.000000 14.666667  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 19.000000 19.000000 14.000000 14.000000  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  9.750000 19.000000 14.000000 14.000000  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 10.000000 13.333333 13.333333 14.000000  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  9.750000 13.333333 14.666667 14.000000  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 19.000000 13.333333 14.666667 13.333333 10.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 20.000000 19.000000 14.666667 13.333333 10.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 13.666667 19.000000 14.666667 13.333333 10.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 14.000000 19.000000 14.666667 13.333333 10.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 13.333333 19.000000 14.666667 13.333333 10.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 13.333333 19.000000 14.666667 13.333333 10.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 13.333333 19.000000 14.666667 13.333333 10.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan 
average row locality = 2855/209 = 13.660287
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        26        40        40         6         6         0         0         0         0         0         0         1         0         0         0 
dram[1]:        22        24        40        40         6         6         0         0         0         0         0         0         0         0         0         0 
dram[2]:        22        24        40        40         6         6         0         0         0         0         0         0         0         0         0         0 
dram[3]:        22        24        40        40         6         6         0         0         0         0         0         0         0         0         0         0 
dram[4]:        23        24        40        40         6         6         0         0         0         0         0         0         0         0         0         0 
dram[5]:        24        24        40        40         6         6         0         0         0         0         0         0         0         0         0         0 
dram[6]:        25        24        40        40         6         4         0         0         0         0         0         0         0         0         0         0 
dram[7]:        26        26        38        40         6         4         0         0         0         0         0         0         0         0         0         0 
dram[8]:        25        26        40        40         6         4         0         0         0         0         0         0         0         0         0         0 
dram[9]:        24        26        40        38         6         4         0         0         0         0         0         0         0         0         0         0 
dram[10]:        26        24        40        38         6         4         0         0         0         0         0         0         0         0         0         0 
dram[11]:        27        24        40        38         6         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:        28        24        40        38         6         4         0         0         0         0         0         0         0         0         0         0 
dram[13]:        26        24        40        38         6         4         0         0         0         0         0         0         0         0         0         0 
dram[14]:        26        24        40        38         6         4         0         0         0         0         0         0         0         0         0         0 
dram[15]:        26        24        40        38         6         4         0         0         0         0         0         0         0         1         0         0 
total reads: 2225
min_bank_accesses = 0!
chip skew: 142/138 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4         2         4         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        14         2         4         2         4         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14        14         2         4         2         4         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        14         2         4         2         4         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        14         2         4         2         4         0         0         0         0         0         0         0         0         0         0 
dram[5]:        14        14         2         2         2         4         0         0         0         0         0         0         0         0         0         0 
dram[6]:        14        14         2         2         2         2         0         0         0         0         0         0         0         0         0         0 
dram[7]:        14        14         2         2         2         2         0         0         0         0         0         0         0         0         0         0 
dram[8]:        14        14         4         2         2         2         0         0         0         0         0         0         0         0         0         0 
dram[9]:        14        14         4         2         4         2         0         0         0         0         0         0         0         0         0         0 
dram[10]:        14        14         4         2         4         2         0         0         0         0         0         0         0         0         0         0 
dram[11]:        14        14         4         2         4         2         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2         4         2         0         0         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2         4         2         0         0         0         0         0         0         0         0         0         0 
dram[14]:        14        14         4         2         4         2         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        14         4         2         4         2         0         0         0         0         0         0         0         0         0         0 
total reads: 630
min_bank_accesses = 0!
chip skew: 42/36 = 1.17
average mf latency per bank:
dram[0]:       2049      3422      5707      4740       242       164    none      none      none      none      none      none        2789    none      none      none  
dram[1]:       2484      3425      5427      4662       266       162    none      none      none      none      none      none      none      none      none      none  
dram[2]:       2605      3732      5985      5240       279       170    none      none      none      none      none      none      none      none      none      none  
dram[3]:       2119      3690      5826      4701       201       165    none      none      none      none      none      none      none      none      none      none  
dram[4]:       2707      2904      4163      4008       217       181    none      none      none      none      none      none      none      none      none      none  
dram[5]:       2177      3432      4925      4228       317       182    none      none      none      none      none      none      none      none      none      none  
dram[6]:       2361      3203      4836      4375       265       177    none      none      none      none      none      none      none      none      none      none  
dram[7]:       2265      3080      4586      4511       212       180    none      none      none      none      none      none      none      none      none      none  
dram[8]:       2036      3512      4115      3879       244       186    none      none      none      none      none      none      none      none      none      none  
dram[9]:       2679      2900      3971      5094       195       209    none      none      none      none      none      none      none      none      none      none  
dram[10]:       2898      3645      4203      4532       192       209    none      none      none      none      none      none      none      none      none      none  
dram[11]:       3311      3273      3650      4159       175       243    none      none      none      none      none      none      none      none      none      none  
dram[12]:       3048      3231      4120      4487       207       201    none      none      none      none      none      none      none      none      none      none  
dram[13]:       3078      3655      4719      4154       181       241    none      none      none      none      none      none      none      none      none      none  
dram[14]:       3392      3105      3770      4464       171       244    none      none      none      none      none      none      none      none      none      none  
dram[15]:       2956      3755      4111      3805       182       211    none      none      none      none      none      none      none        5429    none      none  
maximum mf latency per bank:
dram[0]:        515       456       519       528       451       285         0         0         0         0         0         0       355         0         0         0
dram[1]:        438       525       472       524       476       295         0         0         0         0         0         0         0         0         0         0
dram[2]:        440       502       498       548       514       327         0         0         0         0         0         0         0         0         0         0
dram[3]:        492       491       444       491       281       289         0         0         0         0         0         0         0         0         0         0
dram[4]:        490       396       523       526       361       324         0         0         0         0         0         0         0         0         0         0
dram[5]:        500       445       531       576       526       331         0         0         0         0         0         0         0         0         0         0
dram[6]:        443       477       502       496       436       279         0         0         0         0         0         0         0         0         0         0
dram[7]:        469       453       485       506       293       281         0         0         0         0         0         0         0         0         0         0
dram[8]:        481       491       572       603       458       311         0         0         0         0         0         0         0         0         0         0
dram[9]:        411       530       538       548       390       344         0         0         0         0         0         0         0         0         0         0
dram[10]:        437       610       575       664       431       352         0         0         0         0         0         0         0         0         0         0
dram[11]:        489       500       513       526       319       424         0         0         0         0         0         0         0         0         0         0
dram[12]:        420       440       431       486       441       348         0         0         0         0         0         0         0         0         0         0
dram[13]:        465       550       519       539       351       444         0         0         0         0         0         0         0         0         0         0
dram[14]:        484       568       541       645       318       452         0         0         0         0         0         0         0         0         0         0
dram[15]:        632       703       694       701       345       377         0         0         0         0         0         0         0       504         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29693 n_nop=29302 n_act=15 n_pre=8 n_req=184 n_rd=284 n_write=84 bw_util=0.02479
n_activity=1668 dram_eff=0.4412
bk0: 46a 29335i bk1: 52a 29329i bk2: 80a 29409i bk3: 80a 29388i bk4: 12a 29596i bk5: 12a 29587i bk6: 0a 29690i bk7: 0a 29690i bk8: 0a 29691i bk9: 0a 29691i bk10: 0a 29692i bk11: 0a 29693i bk12: 2a 29678i bk13: 0a 29694i bk14: 0a 29697i bk15: 0a 29699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0150877
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29693 n_nop=29319 n_act=12 n_pre=6 n_req=178 n_rd=276 n_write=80 bw_util=0.02398
n_activity=1590 dram_eff=0.4478
bk0: 44a 29362i bk1: 48a 29364i bk2: 80a 29442i bk3: 80a 29405i bk4: 12a 29590i bk5: 12a 29598i bk6: 0a 29686i bk7: 0a 29689i bk8: 0a 29691i bk9: 0a 29691i bk10: 0a 29691i bk11: 0a 29692i bk12: 0a 29693i bk13: 0a 29696i bk14: 0a 29697i bk15: 0a 29698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0152224
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29693 n_nop=29319 n_act=12 n_pre=6 n_req=178 n_rd=276 n_write=80 bw_util=0.02398
n_activity=1588 dram_eff=0.4484
bk0: 44a 29382i bk1: 48a 29341i bk2: 80a 29442i bk3: 80a 29397i bk4: 12a 29568i bk5: 12a 29576i bk6: 0a 29687i bk7: 0a 29690i bk8: 0a 29690i bk9: 0a 29691i bk10: 0a 29691i bk11: 0a 29692i bk12: 0a 29693i bk13: 0a 29695i bk14: 0a 29696i bk15: 0a 29698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0176473
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29693 n_nop=29319 n_act=12 n_pre=6 n_req=178 n_rd=276 n_write=80 bw_util=0.02398
n_activity=1592 dram_eff=0.4472
bk0: 44a 29366i bk1: 48a 29357i bk2: 80a 29426i bk3: 80a 29351i bk4: 12a 29612i bk5: 12a 29602i bk6: 0a 29689i bk7: 0a 29689i bk8: 0a 29690i bk9: 0a 29691i bk10: 0a 29691i bk11: 0a 29693i bk12: 0a 29694i bk13: 0a 29695i bk14: 0a 29696i bk15: 0a 29696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.015896
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29693 n_nop=29317 n_act=12 n_pre=6 n_req=179 n_rd=278 n_write=80 bw_util=0.02411
n_activity=1616 dram_eff=0.4431
bk0: 46a 29378i bk1: 48a 29369i bk2: 80a 29432i bk3: 80a 29387i bk4: 12a 29600i bk5: 12a 29558i bk6: 0a 29687i bk7: 0a 29690i bk8: 0a 29691i bk9: 0a 29692i bk10: 0a 29693i bk11: 0a 29693i bk12: 0a 29693i bk13: 0a 29694i bk14: 0a 29694i bk15: 0a 29695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0111137
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29693 n_nop=29319 n_act=12 n_pre=6 n_req=178 n_rd=280 n_write=76 bw_util=0.02398
n_activity=1567 dram_eff=0.4544
bk0: 48a 29363i bk1: 48a 29373i bk2: 80a 29436i bk3: 80a 29388i bk4: 12a 29552i bk5: 12a 29595i bk6: 0a 29686i bk7: 0a 29688i bk8: 0a 29690i bk9: 0a 29692i bk10: 0a 29693i bk11: 0a 29693i bk12: 0a 29693i bk13: 0a 29695i bk14: 0a 29698i bk15: 0a 29698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0255616
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29693 n_nop=29321 n_act=14 n_pre=8 n_req=175 n_rd=278 n_write=72 bw_util=0.02357
n_activity=1538 dram_eff=0.4551
bk0: 50a 29352i bk1: 48a 29378i bk2: 80a 29427i bk3: 80a 29361i bk4: 12a 29547i bk5: 8a 29617i bk6: 0a 29687i bk7: 0a 29690i bk8: 0a 29690i bk9: 0a 29691i bk10: 0a 29693i bk11: 0a 29693i bk12: 0a 29694i bk13: 0a 29695i bk14: 0a 29696i bk15: 0a 29698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0294345
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents
MSHR: tag=0x80036780, atomic=0 1 entries : 0x7fb8372e7e40 :  mf: uid=409487, sid13:w15, part=7, addr=0x80036780, load , size=128, unknown  status = IN_PARTITION_DRAM (38995), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29693 n_nop=29317 n_act=15 n_pre=9 n_req=176 n_rd=280 n_write=72 bw_util=0.02371
n_activity=1560 dram_eff=0.4513
bk0: 52a 29347i bk1: 52a 29353i bk2: 76a 29434i bk3: 80a 29394i bk4: 12a 29596i bk5: 8a 29630i bk6: 0a 29688i bk7: 0a 29690i bk8: 0a 29691i bk9: 0a 29692i bk10: 0a 29692i bk11: 0a 29692i bk12: 0a 29694i bk13: 0a 29696i bk14: 0a 29696i bk15: 0a 29698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0177146
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x80044880, atomic=0 1 entries : 0x7fb83731bf50 :  mf: uid=409488, sid13:w15, part=8, addr=0x80044880, load , size=128, unknown  status = IN_PARTITION_DRAM (38997), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29693 n_nop=29312 n_act=15 n_pre=9 n_req=179 n_rd=281 n_write=76 bw_util=0.02405
n_activity=1563 dram_eff=0.4568
bk0: 50a 29344i bk1: 52a 29312i bk2: 80a 29357i bk3: 80a 29332i bk4: 11a 29591i bk5: 8a 29631i bk6: 0a 29688i bk7: 0a 29691i bk8: 0a 29692i bk9: 0a 29693i bk10: 0a 29693i bk11: 0a 29693i bk12: 0a 29694i bk13: 0a 29695i bk14: 0a 29696i bk15: 0a 29697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0248543
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29693 n_nop=29317 n_act=13 n_pre=7 n_req=178 n_rd=276 n_write=80 bw_util=0.02398
n_activity=1540 dram_eff=0.4623
bk0: 48a 29354i bk1: 52a 29336i bk2: 80a 29326i bk3: 76a 29378i bk4: 12a 29488i bk5: 8a 29565i bk6: 0a 29686i bk7: 0a 29689i bk8: 0a 29691i bk9: 0a 29692i bk10: 0a 29693i bk11: 0a 29693i bk12: 0a 29693i bk13: 0a 29695i bk14: 0a 29696i bk15: 0a 29698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0451285
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29693 n_nop=29319 n_act=12 n_pre=6 n_req=178 n_rd=276 n_write=80 bw_util=0.02398
n_activity=1514 dram_eff=0.4703
bk0: 52a 29369i bk1: 48a 29334i bk2: 80a 29331i bk3: 76a 29284i bk4: 12a 29479i bk5: 8a 29578i bk6: 0a 29688i bk7: 0a 29690i bk8: 0a 29690i bk9: 0a 29690i bk10: 0a 29691i bk11: 0a 29693i bk12: 0a 29693i bk13: 0a 29695i bk14: 0a 29696i bk15: 0a 29698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0448927
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29693 n_nop=29315 n_act=13 n_pre=7 n_req=179 n_rd=278 n_write=80 bw_util=0.02411
n_activity=1559 dram_eff=0.4593
bk0: 54a 29324i bk1: 48a 29369i bk2: 80a 29332i bk3: 76a 29392i bk4: 12a 29560i bk5: 8a 29515i bk6: 0a 29687i bk7: 0a 29691i bk8: 0a 29692i bk9: 0a 29693i bk10: 0a 29693i bk11: 0a 29693i bk12: 0a 29693i bk13: 0a 29694i bk14: 0a 29695i bk15: 0a 29698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0352945
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29693 n_nop=29313 n_act=13 n_pre=7 n_req=180 n_rd=280 n_write=80 bw_util=0.02425
n_activity=1565 dram_eff=0.4601
bk0: 56a 29339i bk1: 48a 29362i bk2: 80a 29323i bk3: 76a 29382i bk4: 12a 29479i bk5: 8a 29607i bk6: 0a 29684i bk7: 0a 29687i bk8: 0a 29690i bk9: 0a 29691i bk10: 0a 29694i bk11: 0a 29695i bk12: 0a 29695i bk13: 0a 29695i bk14: 0a 29698i bk15: 0a 29700i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0552992
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29693 n_nop=29317 n_act=13 n_pre=7 n_req=178 n_rd=276 n_write=80 bw_util=0.02398
n_activity=1549 dram_eff=0.4597
bk0: 52a 29361i bk1: 48a 29335i bk2: 80a 29313i bk3: 76a 29355i bk4: 12a 29559i bk5: 8a 29554i bk6: 0a 29691i bk7: 0a 29691i bk8: 0a 29691i bk9: 0a 29692i bk10: 0a 29692i bk11: 0a 29693i bk12: 0a 29693i bk13: 0a 29694i bk14: 0a 29694i bk15: 0a 29697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0318594
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29693 n_nop=29317 n_act=13 n_pre=7 n_req=178 n_rd=276 n_write=80 bw_util=0.02398
n_activity=1520 dram_eff=0.4684
bk0: 52a 29354i bk1: 48a 29349i bk2: 80a 29331i bk3: 76a 29417i bk4: 12a 29509i bk5: 8a 29531i bk6: 0a 29690i bk7: 0a 29691i bk8: 0a 29692i bk9: 0a 29692i bk10: 0a 29692i bk11: 0a 29693i bk12: 0a 29693i bk13: 0a 29694i bk14: 0a 29694i bk15: 0a 29697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0292662
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29693 n_nop=29314 n_act=14 n_pre=7 n_req=179 n_rd=278 n_write=80 bw_util=0.02411
n_activity=1601 dram_eff=0.4472
bk0: 52a 29369i bk1: 48a 29378i bk2: 80a 29394i bk3: 76a 29404i bk4: 12a 29525i bk5: 8a 29599i bk6: 0a 29688i bk7: 0a 29689i bk8: 0a 29691i bk9: 0a 29691i bk10: 0a 29692i bk11: 0a 29694i bk12: 0a 29695i bk13: 2a 29685i bk14: 0a 29694i bk15: 0a 29698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0220254

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2942, Miss = 142, Miss_rate = 0.048, Pending_hits = 91, Reservation_fails = 21
L2_cache_bank[1]: Access = 2848, Miss = 138, Miss_rate = 0.048, Pending_hits = 82, Reservation_fails = 35
L2_cache_bank[2]: Access = 2991, Miss = 138, Miss_rate = 0.046, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[3]: Access = 2925, Miss = 138, Miss_rate = 0.047, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[4]: Access = 2487, Miss = 139, Miss_rate = 0.056, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[5]: Access = 2662, Miss = 140, Miss_rate = 0.053, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[6]: Access = 2669, Miss = 139, Miss_rate = 0.052, Pending_hits = 95, Reservation_fails = 116
L2_cache_bank[7]: Access = 2648, Miss = 140, Miss_rate = 0.053, Pending_hits = 100, Reservation_fails = 289
L2_cache_bank[8]: Access = 2521, Miss = 141, Miss_rate = 0.056, Pending_hits = 88, Reservation_fails = 281
L2_cache_bank[9]: Access = 2667, Miss = 138, Miss_rate = 0.052, Pending_hits = 79, Reservation_fails = 91
L2_cache_bank[10]: Access = 2704, Miss = 138, Miss_rate = 0.051, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[11]: Access = 2632, Miss = 139, Miss_rate = 0.053, Pending_hits = 74, Reservation_fails = 116
L2_cache_bank[12]: Access = 2773, Miss = 140, Miss_rate = 0.050, Pending_hits = 74, Reservation_fails = 189
L2_cache_bank[13]: Access = 2892, Miss = 138, Miss_rate = 0.048, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[14]: Access = 2669, Miss = 138, Miss_rate = 0.052, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[15]: Access = 2501, Miss = 139, Miss_rate = 0.056, Pending_hits = 88, Reservation_fails = 222
L2_total_cache_accesses = 43531
L2_total_cache_misses = 2225
L2_total_cache_miss_rate = 0.0511
L2_total_cache_pending_hits = 1326
L2_total_cache_reservation_fails = 1360
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1285
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1574
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 278
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 95
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1082
L2_cache_data_port_util = 0.205
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=87521
icnt_total_pkts_simt_to_mem=141379
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.3142
	minimum = 6
	maximum = 134
Network latency average = 16.8168
	minimum = 6
	maximum = 105
Slowest packet = 86169
Flit latency average = 16.4269
	minimum = 6
	maximum = 101
Slowest flit = 226305
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00954584
	minimum = 0 (at node 1)
	maximum = 0.0263491 (at node 11)
Accepted packet rate average = 0.00954584
	minimum = 0 (at node 1)
	maximum = 0.0263491 (at node 11)
Injected flit rate average = 0.0286375
	minimum = 0 (at node 1)
	maximum = 0.0587788 (at node 11)
Accepted flit rate average= 0.0286375
	minimum = 0 (at node 1)
	maximum = 0.0993159 (at node 11)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.5837 (4 samples)
	minimum = 6 (4 samples)
	maximum = 181 (4 samples)
Network latency average = 15.0905 (4 samples)
	minimum = 6 (4 samples)
	maximum = 167.25 (4 samples)
Flit latency average = 13.7347 (4 samples)
	minimum = 6 (4 samples)
	maximum = 164.25 (4 samples)
Fragmentation average = 0.00174267 (4 samples)
	minimum = 0 (4 samples)
	maximum = 62.25 (4 samples)
Injected packet rate average = 0.0453625 (4 samples)
	minimum = 0.0357166 (4 samples)
	maximum = 0.066566 (4 samples)
Accepted packet rate average = 0.0453625 (4 samples)
	minimum = 0.0357166 (4 samples)
	maximum = 0.066566 (4 samples)
Injected flit rate average = 0.120711 (4 samples)
	minimum = 0.0696623 (4 samples)
	maximum = 0.231406 (4 samples)
Accepted flit rate average = 0.120711 (4 samples)
	minimum = 0.0742123 (4 samples)
	maximum = 0.183059 (4 samples)
Injected packet size average = 2.66104 (4 samples)
Accepted packet size average = 2.66104 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 169486 (inst/sec)
gpgpu_simulation_rate = 1559 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (3,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,38998)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,38998)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,38998)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(1,0,0) tid=(439,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(2,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 40498  inst.: 4362596 (ipc=83.6) sim_rate=167792 (inst/sec) elapsed = 0:0:00:26 / Fri Jul 27 17:35:06 2018
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(0,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(1,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(1,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(0,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(0,0,0) tid=(407,0,0)
GPGPU-Sim uArch: cycles simulated: 43998  inst.: 4803364 (ipc=113.2) sim_rate=177902 (inst/sec) elapsed = 0:0:00:27 / Fri Jul 27 17:35:07 2018
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(0,0,0) tid=(471,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5703,38998), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(0,0,0) tid=(471,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7052,38998), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7136,38998), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 2.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 7137
gpu_sim_insn = 692480
gpu_ipc =      97.0268
gpu_tot_sim_cycle = 46135
gpu_tot_sim_insn = 4929636
gpu_tot_ipc =     106.8524
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2646
gpu_stall_icnt2sh    = 31626
gpu_total_sim_rate=182579

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 101097
	L1I_total_cache_misses = 2275
	L1I_total_cache_miss_rate = 0.0225
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 6022, Miss = 2813, Miss_rate = 0.467, Pending_hits = 96, Reservation_fails = 15344
	L1D_cache_core[1]: Access = 7557, Miss = 3312, Miss_rate = 0.438, Pending_hits = 81, Reservation_fails = 14225
	L1D_cache_core[2]: Access = 7036, Miss = 3130, Miss_rate = 0.445, Pending_hits = 115, Reservation_fails = 14455
	L1D_cache_core[3]: Access = 5664, Miss = 2786, Miss_rate = 0.492, Pending_hits = 80, Reservation_fails = 15875
	L1D_cache_core[4]: Access = 5156, Miss = 2632, Miss_rate = 0.510, Pending_hits = 100, Reservation_fails = 15745
	L1D_cache_core[5]: Access = 5584, Miss = 2672, Miss_rate = 0.479, Pending_hits = 121, Reservation_fails = 15795
	L1D_cache_core[6]: Access = 5086, Miss = 2771, Miss_rate = 0.545, Pending_hits = 86, Reservation_fails = 15921
	L1D_cache_core[7]: Access = 5110, Miss = 2735, Miss_rate = 0.535, Pending_hits = 131, Reservation_fails = 15556
	L1D_cache_core[8]: Access = 5542, Miss = 2834, Miss_rate = 0.511, Pending_hits = 134, Reservation_fails = 15747
	L1D_cache_core[9]: Access = 5012, Miss = 2504, Miss_rate = 0.500, Pending_hits = 97, Reservation_fails = 14487
	L1D_cache_core[10]: Access = 5320, Miss = 2663, Miss_rate = 0.501, Pending_hits = 85, Reservation_fails = 16103
	L1D_cache_core[11]: Access = 6694, Miss = 3023, Miss_rate = 0.452, Pending_hits = 125, Reservation_fails = 16274
	L1D_cache_core[12]: Access = 6102, Miss = 2603, Miss_rate = 0.427, Pending_hits = 139, Reservation_fails = 14822
	L1D_cache_core[13]: Access = 6544, Miss = 2853, Miss_rate = 0.436, Pending_hits = 123, Reservation_fails = 15648
	L1D_cache_core[14]: Access = 6652, Miss = 2846, Miss_rate = 0.428, Pending_hits = 171, Reservation_fails = 14823
	L1D_total_cache_accesses = 89081
	L1D_total_cache_misses = 42177
	L1D_total_cache_miss_rate = 0.4735
	L1D_total_cache_pending_hits = 1684
	L1D_total_cache_reservation_fails = 230820
	L1D_cache_data_port_util = 0.106
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 6008
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0746
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1577
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10925
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 109227
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5560
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2167
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 121593
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 98822
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2275
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
744, 744, 744, 744, 744, 744, 744, 744, 744, 744, 624, 624, 624, 624, 317, 317, 
gpgpu_n_tot_thrd_icount = 5829824
gpgpu_n_tot_w_icount = 182182
gpgpu_n_stall_shd_mem = 282333
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10925
gpgpu_n_mem_write_global = 33526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 668480
gpgpu_n_store_insn = 351680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 178432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 282333
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:432781	W0_Idle:108156	W0_Scoreboard:131115	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:50	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:143488
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 87400 {8:10925,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3527344 {40:9504,72:1872,136:22150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1485800 {136:10925,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 268208 {8:33526,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 171 
maxdqlatency = 0 
maxmflatency = 703 
averagemflatency = 229 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 46134 
mrq_lat_table:2235 	304 	1375 	390 	442 	153 	36 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35784 	8531 	151 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3873 	3632 	7196 	27832 	1967 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3268 	5252 	2263 	153 	4 	0 	0 	0 	103 	337 	7179 	23431 	2476 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	46 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        34        34        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        34        34        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        34        34        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        34        34        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        34        34        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        30        34        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        30        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        30        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        34        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        36        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        36        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        36        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        35        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        34        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        34        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2920      2216      1344      1546      2463      2987      1116      1144         0         0         0         0      1265         0         0         0 
dram[1]:      2636      3016      1378      1534      2459      2955      1098      1126         0         0         0         0         0         0         0         0 
dram[2]:      2640      3378      1377      1465      2455      2945      1119      1122         0         0         0         0         0         0         0         0 
dram[3]:      2643      3394      1386      1533      2724      3021      1117      1155         0         0         0         0         0         0         0         0 
dram[4]:      2652      3413      1450      1419      2501      2442      1148      1172         0         0         0         0         0         0         0         0 
dram[5]:      2648      3419      1415      1418      2497      2438      1189      1206         0         0         0         0         0         0         0         0 
dram[6]:      2652      3440      1407      1416      2492      2434      1189      1252         0         0         0         0         0         0         0         0 
dram[7]:      2664      3455      1466      1443      2741      2703      1218      1242         0         0         0         0         0         0         0         0 
dram[8]:      2668      3490      1558      1559      2538      2452      1193      1239         0         0         0         0         0         0         0         0 
dram[9]:      2673      3512      1408      1596      2823      2449      1256      1307         0         0         0         0         0         0         0         0 
dram[10]:      2618      3126      1365      1377      2811      2445      1008      1306         0         0         0         0         0         0         0         0 
dram[11]:      2622      3549      1519      1374      2974      2471      1005      1315         0         0         0         0         0         0         0         0 
dram[12]:      3243      3567      1477      1767      2941      2464      1056      1042         0         0         0         0         0         0         0         0 
dram[13]:      3028      3603      1526      1377      2925      2488      1050      1038         0         0         0         0         0         0         0         0 
dram[14]:      2755      3608      1519      1374      2913      2484      1098      1109         0         0         0         0         0         0         0         0 
dram[15]:      1661      3638      1873      1340      2997      2480      1097      1045         0         0         0         0         0      1273         0         0 
average row accesses per activate:
dram[0]: 19.500000 13.333333 14.000000 14.666667 60.000000 62.000000 14.000000 12.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[1]: 18.000000 19.000000 14.000000 14.666667 60.000000 62.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 18.000000 19.000000 14.000000 14.666667 60.000000 62.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 18.000000 19.000000 14.000000 14.666667 60.000000 62.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 18.500000 19.000000 14.000000 14.666667 60.000000 62.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 19.000000 19.000000 14.000000 14.000000 60.000000 62.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  9.750000 19.000000 14.000000 14.000000 60.000000 62.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 10.000000 13.333333 13.333333 14.000000 60.000000 62.000000 14.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  9.750000 13.333333 14.666667 14.000000 60.000000 62.000000 14.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 19.000000 13.333333 14.666667 13.333333 62.000000 62.000000 14.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 20.000000 19.000000 14.666667 13.333333 62.000000 62.000000 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 13.666667 19.000000 14.666667 13.333333 62.000000 62.000000 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 14.000000 19.000000 14.666667 13.333333 62.000000 62.000000 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 13.333333 19.000000 14.666667 13.333333 62.000000 62.000000 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 13.333333 19.000000 14.666667 13.333333 62.000000 62.000000 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 13.333333 19.000000 14.666667 13.333333 62.000000 62.000000 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan 
average row locality = 4945/241 = 20.518673
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        26        40        40        32        32         8         8         0         0         0         0         1         0         0         0 
dram[1]:        22        24        40        40        32        32         8         8         0         0         0         0         0         0         0         0 
dram[2]:        22        24        40        40        32        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        22        24        40        40        32        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        23        24        40        40        32        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        24        24        40        40        32        32         8         8         0         0         0         0         0         0         0         0 
dram[6]:        25        24        40        40        32        32         8         8         0         0         0         0         0         0         0         0 
dram[7]:        26        26        38        40        32        32         8         6         0         0         0         0         0         0         0         0 
dram[8]:        25        26        40        40        32        32         8         6         0         0         0         0         0         0         0         0 
dram[9]:        24        26        40        38        32        32         8         6         0         0         0         0         0         0         0         0 
dram[10]:        26        24        40        38        32        32         8         6         0         0         0         0         0         0         0         0 
dram[11]:        27        24        40        38        32        32         8         6         0         0         0         0         0         0         0         0 
dram[12]:        28        24        40        38        32        32         8         6         0         0         0         0         0         0         0         0 
dram[13]:        26        24        40        38        32        32         8         6         0         0         0         0         0         0         0         0 
dram[14]:        26        24        40        38        32        32         8         6         0         0         0         0         0         0         0         0 
dram[15]:        26        24        40        38        32        32         8         6         0         0         0         0         0         1         0         0 
total reads: 3315
min_bank_accesses = 0!
chip skew: 210/206 = 1.02
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[1]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[2]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[3]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[4]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[5]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[6]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[7]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[8]:        14        14         4         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         0         0         0         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
total reads: 1630
min_bank_accesses = 0!
chip skew: 104/100 = 1.04
average mf latency per bank:
dram[0]:       2049      3422      5707      4740       146       138       149       181    none      none      none      none        2789    none      none      none  
dram[1]:       2484      3425      5427      4662       151       136       149       178    none      none      none      none      none      none      none      none  
dram[2]:       2605      3732      5985      5240       153       139       150       179    none      none      none      none      none      none      none      none  
dram[3]:       2119      3690      5826      4701       142       136       150       186    none      none      none      none      none      none      none      none  
dram[4]:       2707      2904      4163      4008       143       140       149       182    none      none      none      none      none      none      none      none  
dram[5]:       2177      3432      4925      4228       156       141       149       183    none      none      none      none      none      none      none      none  
dram[6]:       2361      3203      4836      4375       150       140       149       183    none      none      none      none      none      none      none      none  
dram[7]:       2265      3080      4586      4511       145       138       149       162    none      none      none      none      none      none      none      none  
dram[8]:       2036      3512      4115      3879       147       137       151       159    none      none      none      none      none      none      none      none  
dram[9]:       2679      2900      3971      5094       142       140       149       160    none      none      none      none      none      none      none      none  
dram[10]:       2898      3645      4203      4532       142       139       174       162    none      none      none      none      none      none      none      none  
dram[11]:       3311      3273      3650      4159       139       142       173       160    none      none      none      none      none      none      none      none  
dram[12]:       3048      3231      4120      4487       144       138       177       159    none      none      none      none      none      none      none      none  
dram[13]:       3078      3655      4719      4154       139       142       177       156    none      none      none      none      none      none      none      none  
dram[14]:       3392      3105      3770      4464       138       143       178       161    none      none      none      none      none      none      none      none  
dram[15]:       2956      3755      4111      3805       140       140       175       158    none      none      none      none      none        5429    none      none  
maximum mf latency per bank:
dram[0]:        515       456       519       528       451       308       270       323         0         0         0         0       355         0         0         0
dram[1]:        438       525       472       524       476       295       274       289         0         0         0         0         0         0         0         0
dram[2]:        440       502       498       548       514       327       274       297         0         0         0         0         0         0         0         0
dram[3]:        492       491       444       491       307       289       281       325         0         0         0         0         0         0         0         0
dram[4]:        490       396       523       526       361       324       271       302         0         0         0         0         0         0         0         0
dram[5]:        500       445       531       576       526       331       270       304         0         0         0         0         0         0         0         0
dram[6]:        443       477       502       496       436       324       275       311         0         0         0         0         0         0         0         0
dram[7]:        469       453       485       506       320       298       276       312         0         0         0         0         0         0         0         0
dram[8]:        481       491       572       603       458       311       290       285         0         0         0         0         0         0         0         0
dram[9]:        411       530       538       548       390       344       270       299         0         0         0         0         0         0         0         0
dram[10]:        437       610       575       664       431       352       272       307         0         0         0         0         0         0         0         0
dram[11]:        489       500       513       526       319       424       267       282         0         0         0         0         0         0         0         0
dram[12]:        420       440       431       486       441       348       279       280         0         0         0         0         0         0         0         0
dram[13]:        465       550       519       539       351       444       281       271         0         0         0         0         0         0         0         0
dram[14]:        484       568       541       645       318       452       283       293         0         0         0         0         0         0         0         0
dram[15]:        632       703       694       701       345       377       272       279         0         0         0         0         0       504         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35127 n_nop=34474 n_act=17 n_pre=8 n_req=314 n_rd=420 n_write=208 bw_util=0.03576
n_activity=3035 dram_eff=0.4138
bk0: 46a 34769i bk1: 52a 34764i bk2: 80a 34844i bk3: 80a 34823i bk4: 64a 34479i bk5: 64a 34470i bk6: 16a 34996i bk7: 16a 34993i bk8: 0a 35124i bk9: 0a 35124i bk10: 0a 35125i bk11: 0a 35126i bk12: 2a 35111i bk13: 0a 35128i bk14: 0a 35131i bk15: 0a 35133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0304324
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35127 n_nop=34491 n_act=14 n_pre=6 n_req=308 n_rd=412 n_write=204 bw_util=0.03507
n_activity=2932 dram_eff=0.4202
bk0: 44a 34797i bk1: 48a 34799i bk2: 80a 34877i bk3: 80a 34840i bk4: 64a 34458i bk5: 64a 34470i bk6: 16a 34969i bk7: 16a 35009i bk8: 0a 35123i bk9: 0a 35124i bk10: 0a 35124i bk11: 0a 35125i bk12: 0a 35126i bk13: 0a 35129i bk14: 0a 35131i bk15: 0a 35132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0302332
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35127 n_nop=34491 n_act=14 n_pre=6 n_req=308 n_rd=412 n_write=204 bw_util=0.03507
n_activity=2936 dram_eff=0.4196
bk0: 44a 34817i bk1: 48a 34776i bk2: 80a 34877i bk3: 80a 34832i bk4: 64a 34439i bk5: 64a 34449i bk6: 16a 34972i bk7: 16a 35001i bk8: 0a 35123i bk9: 0a 35124i bk10: 0a 35124i bk11: 0a 35125i bk12: 0a 35126i bk13: 0a 35128i bk14: 0a 35130i bk15: 0a 35132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0337063
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35127 n_nop=34491 n_act=14 n_pre=6 n_req=308 n_rd=412 n_write=204 bw_util=0.03507
n_activity=2961 dram_eff=0.4161
bk0: 44a 34801i bk1: 48a 34792i bk2: 80a 34861i bk3: 80a 34786i bk4: 64a 34457i bk5: 64a 34521i bk6: 16a 34972i bk7: 16a 35000i bk8: 0a 35122i bk9: 0a 35124i bk10: 0a 35124i bk11: 0a 35126i bk12: 0a 35127i bk13: 0a 35128i bk14: 0a 35130i bk15: 0a 35130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.028582
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35127 n_nop=34489 n_act=14 n_pre=6 n_req=309 n_rd=414 n_write=204 bw_util=0.03519
n_activity=2996 dram_eff=0.4126
bk0: 46a 34812i bk1: 48a 34803i bk2: 80a 34867i bk3: 80a 34822i bk4: 64a 34502i bk5: 64a 34466i bk6: 16a 34981i bk7: 16a 34981i bk8: 0a 35124i bk9: 0a 35125i bk10: 0a 35126i bk11: 0a 35126i bk12: 0a 35127i bk13: 0a 35128i bk14: 0a 35128i bk15: 0a 35129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0239702
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents
MSHR: tag=0x8005e580, atomic=0 1 entries : 0x7fb83739aee0 :  mf: uid=428636, sid02:w15, part=5, addr=0x8005e580, load , size=128, unknown  status = IN_PARTITION_DRAM (46134), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35127 n_nop=34492 n_act=14 n_pre=6 n_req=308 n_rd=415 n_write=200 bw_util=0.03502
n_activity=2913 dram_eff=0.4222
bk0: 48a 34797i bk1: 48a 34807i bk2: 80a 34870i bk3: 80a 34822i bk4: 63a 34437i bk5: 64a 34420i bk6: 16a 34990i bk7: 16a 34978i bk8: 0a 35122i bk9: 0a 35126i bk10: 0a 35127i bk11: 0a 35127i bk12: 0a 35127i bk13: 0a 35129i bk14: 0a 35132i bk15: 0a 35132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0399123
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35127 n_nop=34485 n_act=16 n_pre=8 n_req=309 n_rd=418 n_write=200 bw_util=0.03519
n_activity=2889 dram_eff=0.4278
bk0: 50a 34786i bk1: 48a 34813i bk2: 80a 34862i bk3: 80a 34796i bk4: 64a 34400i bk5: 64a 34409i bk6: 16a 34966i bk7: 16a 34994i bk8: 0a 35123i bk9: 0a 35124i bk10: 0a 35126i bk11: 0a 35126i bk12: 0a 35127i bk13: 0a 35129i bk14: 0a 35130i bk15: 0a 35132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0489652
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35127 n_nop=34485 n_act=17 n_pre=9 n_req=308 n_rd=416 n_write=200 bw_util=0.03507
n_activity=2873 dram_eff=0.4288
bk0: 52a 34782i bk1: 52a 34788i bk2: 76a 34869i bk3: 80a 34829i bk4: 64a 34407i bk5: 64a 34406i bk6: 16a 34965i bk7: 12a 35012i bk8: 0a 35123i bk9: 0a 35125i bk10: 0a 35125i bk11: 0a 35125i bk12: 0a 35127i bk13: 0a 35129i bk14: 0a 35130i bk15: 0a 35132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0393714
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35127 n_nop=34479 n_act=17 n_pre=9 n_req=311 n_rd=418 n_write=204 bw_util=0.03541
n_activity=2948 dram_eff=0.422
bk0: 50a 34778i bk1: 52a 34746i bk2: 80a 34791i bk3: 80a 34766i bk4: 64a 34472i bk5: 64a 34443i bk6: 16a 34977i bk7: 12a 35035i bk8: 0a 35125i bk9: 0a 35127i bk10: 0a 35127i bk11: 0a 35127i bk12: 0a 35128i bk13: 0a 35129i bk14: 0a 35130i bk15: 0a 35131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0382327
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35127 n_nop=34485 n_act=15 n_pre=7 n_req=310 n_rd=412 n_write=208 bw_util=0.0353
n_activity=2919 dram_eff=0.4248
bk0: 48a 34788i bk1: 52a 34771i bk2: 80a 34761i bk3: 76a 34813i bk4: 64a 34389i bk5: 64a 34337i bk6: 16a 34966i bk7: 12a 35013i bk8: 0a 35124i bk9: 0a 35125i bk10: 0a 35126i bk11: 0a 35126i bk12: 0a 35126i bk13: 0a 35129i bk14: 0a 35130i bk15: 0a 35132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0530646
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35127 n_nop=34491 n_act=14 n_pre=6 n_req=308 n_rd=412 n_write=204 bw_util=0.03507
n_activity=2844 dram_eff=0.4332
bk0: 52a 34803i bk1: 48a 34769i bk2: 80a 34766i bk3: 76a 34719i bk4: 64a 34366i bk5: 64a 34347i bk6: 16a 35000i bk7: 12a 35006i bk8: 0a 35122i bk9: 0a 35122i bk10: 0a 35123i bk11: 0a 35126i bk12: 0a 35126i bk13: 0a 35129i bk14: 0a 35130i bk15: 0a 35132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0540894
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35127 n_nop=34487 n_act=15 n_pre=7 n_req=309 n_rd=414 n_write=204 bw_util=0.03519
n_activity=2887 dram_eff=0.4281
bk0: 54a 34758i bk1: 48a 34804i bk2: 80a 34767i bk3: 76a 34827i bk4: 64a 34425i bk5: 64a 34326i bk6: 16a 35021i bk7: 12a 35000i bk8: 0a 35125i bk9: 0a 35126i bk10: 0a 35126i bk11: 0a 35126i bk12: 0a 35126i bk13: 0a 35128i bk14: 0a 35129i bk15: 0a 35132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0443249
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35127 n_nop=34485 n_act=15 n_pre=7 n_req=310 n_rd=416 n_write=204 bw_util=0.0353
n_activity=2881 dram_eff=0.4304
bk0: 56a 34774i bk1: 48a 34797i bk2: 80a 34758i bk3: 76a 34817i bk4: 64a 34363i bk5: 64a 34452i bk6: 16a 34993i bk7: 12a 34993i bk8: 0a 35122i bk9: 0a 35124i bk10: 0a 35127i bk11: 0a 35128i bk12: 0a 35128i bk13: 0a 35128i bk14: 0a 35131i bk15: 0a 35133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0594415
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35127 n_nop=34489 n_act=15 n_pre=7 n_req=308 n_rd=412 n_write=204 bw_util=0.03507
n_activity=2873 dram_eff=0.4288
bk0: 52a 34795i bk1: 48a 34770i bk2: 80a 34748i bk3: 76a 34790i bk4: 64a 34450i bk5: 64a 34374i bk6: 16a 34995i bk7: 12a 35002i bk8: 0a 35123i bk9: 0a 35125i bk10: 0a 35125i bk11: 0a 35126i bk12: 0a 35126i bk13: 0a 35127i bk14: 0a 35127i bk15: 0a 35131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0416773
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35127 n_nop=34489 n_act=15 n_pre=7 n_req=308 n_rd=412 n_write=204 bw_util=0.03507
n_activity=2844 dram_eff=0.4332
bk0: 52a 34789i bk1: 48a 34784i bk2: 80a 34766i bk3: 76a 34852i bk4: 64a 34420i bk5: 64a 34319i bk6: 16a 34959i bk7: 12a 35018i bk8: 0a 35125i bk9: 0a 35125i bk10: 0a 35125i bk11: 0a 35126i bk12: 0a 35126i bk13: 0a 35127i bk14: 0a 35127i bk15: 0a 35132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0401116
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35127 n_nop=34486 n_act=16 n_pre=7 n_req=309 n_rd=414 n_write=204 bw_util=0.03519
n_activity=2954 dram_eff=0.4184
bk0: 52a 34803i bk1: 48a 34813i bk2: 80a 34829i bk3: 76a 34839i bk4: 64a 34441i bk5: 64a 34410i bk6: 16a 35009i bk7: 12a 34994i bk8: 0a 35123i bk9: 0a 35123i bk10: 0a 35125i bk11: 0a 35127i bk12: 0a 35128i bk13: 2a 35118i bk14: 0a 35127i bk15: 0a 35132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0356706

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3012, Miss = 210, Miss_rate = 0.070, Pending_hits = 91, Reservation_fails = 21
L2_cache_bank[1]: Access = 2916, Miss = 206, Miss_rate = 0.071, Pending_hits = 82, Reservation_fails = 35
L2_cache_bank[2]: Access = 3059, Miss = 206, Miss_rate = 0.067, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[3]: Access = 2993, Miss = 206, Miss_rate = 0.069, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[4]: Access = 2555, Miss = 207, Miss_rate = 0.081, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[5]: Access = 2730, Miss = 208, Miss_rate = 0.076, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[6]: Access = 2739, Miss = 209, Miss_rate = 0.076, Pending_hits = 95, Reservation_fails = 116
L2_cache_bank[7]: Access = 2716, Miss = 208, Miss_rate = 0.077, Pending_hits = 100, Reservation_fails = 289
L2_cache_bank[8]: Access = 2589, Miss = 209, Miss_rate = 0.081, Pending_hits = 88, Reservation_fails = 281
L2_cache_bank[9]: Access = 2735, Miss = 206, Miss_rate = 0.075, Pending_hits = 79, Reservation_fails = 91
L2_cache_bank[10]: Access = 2772, Miss = 206, Miss_rate = 0.074, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[11]: Access = 2700, Miss = 207, Miss_rate = 0.077, Pending_hits = 74, Reservation_fails = 116
L2_cache_bank[12]: Access = 2841, Miss = 208, Miss_rate = 0.073, Pending_hits = 74, Reservation_fails = 189
L2_cache_bank[13]: Access = 2961, Miss = 206, Miss_rate = 0.070, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[14]: Access = 2739, Miss = 206, Miss_rate = 0.075, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[15]: Access = 2571, Miss = 207, Miss_rate = 0.081, Pending_hits = 88, Reservation_fails = 222
L2_total_cache_accesses = 44628
L2_total_cache_misses = 3315
L2_total_cache_miss_rate = 0.0743
L2_total_cache_pending_hits = 1326
L2_total_cache_reservation_fails = 1360
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1285
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 278
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1082
L2_cache_data_port_util = 0.173
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=89006
icnt_total_pkts_simt_to_mem=146476
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.27712
	minimum = 6
	maximum = 61
Network latency average = 8.85552
	minimum = 6
	maximum = 61
Slowest packet = 87381
Flit latency average = 7.20465
	minimum = 6
	maximum = 57
Slowest flit = 229931
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00991652
	minimum = 0 (at node 0)
	maximum = 0.0610901 (at node 1)
Accepted packet rate average = 0.00991652
	minimum = 0 (at node 0)
	maximum = 0.0610901 (at node 1)
Injected flit rate average = 0.0297496
	minimum = 0 (at node 0)
	maximum = 0.285274 (at node 1)
Accepted flit rate average= 0.0297496
	minimum = 0 (at node 0)
	maximum = 0.0812666 (at node 1)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.5223 (5 samples)
	minimum = 6 (5 samples)
	maximum = 157 (5 samples)
Network latency average = 13.8435 (5 samples)
	minimum = 6 (5 samples)
	maximum = 146 (5 samples)
Flit latency average = 12.4287 (5 samples)
	minimum = 6 (5 samples)
	maximum = 142.8 (5 samples)
Fragmentation average = 0.00139414 (5 samples)
	minimum = 0 (5 samples)
	maximum = 49.8 (5 samples)
Injected packet rate average = 0.0382733 (5 samples)
	minimum = 0.0285733 (5 samples)
	maximum = 0.0654708 (5 samples)
Accepted packet rate average = 0.0382733 (5 samples)
	minimum = 0.0285733 (5 samples)
	maximum = 0.0654708 (5 samples)
Injected flit rate average = 0.102519 (5 samples)
	minimum = 0.0557299 (5 samples)
	maximum = 0.24218 (5 samples)
Accepted flit rate average = 0.102519 (5 samples)
	minimum = 0.0593698 (5 samples)
	maximum = 0.1627 (5 samples)
Injected packet size average = 2.6786 (5 samples)
Accepted packet size average = 2.6786 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 182579 (inst/sec)
gpgpu_simulation_rate = 1708 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,46135)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,46135)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,46135)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,46135)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,46135)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,46135)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,46135)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,46135)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,46135)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,46135)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,46135)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,46135)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,46135)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,46135)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,46135)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,46135)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,46135)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,46135)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,46135)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,46135)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,46135)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,46135)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,46135)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,46135)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,46135)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,46135)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,46135)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,46135)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,46135)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,46135)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,46135)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,46135)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,46135)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,46135)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,46135)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,46135)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,46135)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,46135)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,46135)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,46135)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,46135)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,46135)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,46135)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,46135)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,46135)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,46135)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,46135)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,46135)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,46135)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,46135)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,46135)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,46135)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,46135)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,46135)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,46135)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,46135)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(0,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 46635  inst.: 5072748 (ipc=286.2) sim_rate=181169 (inst/sec) elapsed = 0:0:00:28 / Fri Jul 27 17:35:08 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(4,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 48135  inst.: 5194788 (ipc=132.6) sim_rate=179130 (inst/sec) elapsed = 0:0:00:29 / Fri Jul 27 17:35:09 2018
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(4,5,0) tid=(7,1,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(1,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 49635  inst.: 5333036 (ipc=115.3) sim_rate=177767 (inst/sec) elapsed = 0:0:00:30 / Fri Jul 27 17:35:10 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(4,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 51135  inst.: 5467372 (ipc=107.5) sim_rate=176366 (inst/sec) elapsed = 0:0:00:31 / Fri Jul 27 17:35:11 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(0,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 52635  inst.: 5610460 (ipc=104.7) sim_rate=175326 (inst/sec) elapsed = 0:0:00:32 / Fri Jul 27 17:35:12 2018
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(5,2,0) tid=(7,5,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(5,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 54135  inst.: 5749396 (ipc=102.5) sim_rate=174224 (inst/sec) elapsed = 0:0:00:33 / Fri Jul 27 17:35:13 2018
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(0,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 55635  inst.: 5893548 (ipc=101.5) sim_rate=173339 (inst/sec) elapsed = 0:0:00:34 / Fri Jul 27 17:35:14 2018
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(3,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 56635  inst.: 5983804 (ipc=100.4) sim_rate=170965 (inst/sec) elapsed = 0:0:00:35 / Fri Jul 27 17:35:15 2018
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(0,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 57635  inst.: 6074636 (ipc=99.6) sim_rate=168739 (inst/sec) elapsed = 0:0:00:36 / Fri Jul 27 17:35:16 2018
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(1,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 59135  inst.: 6212924 (ipc=98.7) sim_rate=167916 (inst/sec) elapsed = 0:0:00:37 / Fri Jul 27 17:35:17 2018
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(4,4,0) tid=(7,4,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(0,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 60635  inst.: 6353596 (ipc=98.2) sim_rate=167199 (inst/sec) elapsed = 0:0:00:38 / Fri Jul 27 17:35:18 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(4,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 62135  inst.: 6493764 (ipc=97.8) sim_rate=166506 (inst/sec) elapsed = 0:0:00:39 / Fri Jul 27 17:35:19 2018
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(5,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 63135  inst.: 6592804 (ipc=97.8) sim_rate=164820 (inst/sec) elapsed = 0:0:00:40 / Fri Jul 27 17:35:20 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(5,7,0) tid=(7,1,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(1,7,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 64635  inst.: 6726524 (ipc=97.1) sim_rate=164061 (inst/sec) elapsed = 0:0:00:41 / Fri Jul 27 17:35:21 2018
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(1,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 66135  inst.: 6869828 (ipc=97.0) sim_rate=163567 (inst/sec) elapsed = 0:0:00:42 / Fri Jul 27 17:35:22 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(5,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 67135  inst.: 6965852 (ipc=97.0) sim_rate=161996 (inst/sec) elapsed = 0:0:00:43 / Fri Jul 27 17:35:23 2018
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(1,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 68135  inst.: 7057052 (ipc=96.7) sim_rate=160387 (inst/sec) elapsed = 0:0:00:44 / Fri Jul 27 17:35:24 2018
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(5,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 69135  inst.: 7149780 (ipc=96.5) sim_rate=158884 (inst/sec) elapsed = 0:0:00:45 / Fri Jul 27 17:35:25 2018
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(1,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 70635  inst.: 7282324 (ipc=96.0) sim_rate=158311 (inst/sec) elapsed = 0:0:00:46 / Fri Jul 27 17:35:26 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(5,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 71635  inst.: 7381324 (ipc=96.1) sim_rate=157049 (inst/sec) elapsed = 0:0:00:47 / Fri Jul 27 17:35:27 2018
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(1,3,0) tid=(7,1,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(5,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 73135  inst.: 7519580 (ipc=95.9) sim_rate=156657 (inst/sec) elapsed = 0:0:00:48 / Fri Jul 27 17:35:28 2018
GPGPU-Sim uArch: cycles simulated: 74135  inst.: 7613940 (ipc=95.9) sim_rate=155386 (inst/sec) elapsed = 0:0:00:49 / Fri Jul 27 17:35:29 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(1,7,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 74635  inst.: 7663708 (ipc=95.9) sim_rate=153274 (inst/sec) elapsed = 0:0:00:50 / Fri Jul 27 17:35:30 2018
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(1,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 75635  inst.: 7755244 (ipc=95.8) sim_rate=152063 (inst/sec) elapsed = 0:0:00:51 / Fri Jul 27 17:35:31 2018
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(5,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 77135  inst.: 7892412 (ipc=95.6) sim_rate=151777 (inst/sec) elapsed = 0:0:00:52 / Fri Jul 27 17:35:32 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(1,6,0) tid=(7,6,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(0,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 78635  inst.: 8029428 (ipc=95.4) sim_rate=151498 (inst/sec) elapsed = 0:0:00:53 / Fri Jul 27 17:35:33 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(3,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 80135  inst.: 8171156 (ipc=95.3) sim_rate=151317 (inst/sec) elapsed = 0:0:00:54 / Fri Jul 27 17:35:34 2018
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(3,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 81635  inst.: 8310924 (ipc=95.2) sim_rate=151107 (inst/sec) elapsed = 0:0:00:55 / Fri Jul 27 17:35:35 2018
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(1,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(2,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 83135  inst.: 8446036 (ipc=95.0) sim_rate=150822 (inst/sec) elapsed = 0:0:00:56 / Fri Jul 27 17:35:36 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(5,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 84635  inst.: 8587636 (ipc=95.0) sim_rate=150660 (inst/sec) elapsed = 0:0:00:57 / Fri Jul 27 17:35:37 2018
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(4,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(4,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 86135  inst.: 8728396 (ipc=95.0) sim_rate=150489 (inst/sec) elapsed = 0:0:00:58 / Fri Jul 27 17:35:38 2018
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(2,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 87135  inst.: 8821884 (ipc=94.9) sim_rate=149523 (inst/sec) elapsed = 0:0:00:59 / Fri Jul 27 17:35:39 2018
GPGPU-Sim uArch: cycles simulated: 87635  inst.: 8869276 (ipc=94.9) sim_rate=147821 (inst/sec) elapsed = 0:0:01:00 / Fri Jul 27 17:35:40 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(0,7,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 88135  inst.: 8919004 (ipc=95.0) sim_rate=146213 (inst/sec) elapsed = 0:0:01:01 / Fri Jul 27 17:35:41 2018
GPGPU-Sim uArch: cycles simulated: 89135  inst.: 9008772 (ipc=94.9) sim_rate=145302 (inst/sec) elapsed = 0:0:01:02 / Fri Jul 27 17:35:42 2018
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(6,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 90135  inst.: 9103268 (ipc=94.9) sim_rate=144496 (inst/sec) elapsed = 0:0:01:03 / Fri Jul 27 17:35:43 2018
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(3,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 91135  inst.: 9188948 (ipc=94.7) sim_rate=143577 (inst/sec) elapsed = 0:0:01:04 / Fri Jul 27 17:35:44 2018
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(3,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(6,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 92635  inst.: 9325844 (ipc=94.5) sim_rate=143474 (inst/sec) elapsed = 0:0:01:05 / Fri Jul 27 17:35:45 2018
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(2,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 94135  inst.: 9468100 (ipc=94.6) sim_rate=143456 (inst/sec) elapsed = 0:0:01:06 / Fri Jul 27 17:35:46 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(4,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 95135  inst.: 9564644 (ipc=94.6) sim_rate=142755 (inst/sec) elapsed = 0:0:01:07 / Fri Jul 27 17:35:47 2018
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(4,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 96635  inst.: 9700876 (ipc=94.5) sim_rate=142659 (inst/sec) elapsed = 0:0:01:08 / Fri Jul 27 17:35:48 2018
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(4,2,0) tid=(7,5,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(0,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 98135  inst.: 9840492 (ipc=94.4) sim_rate=142615 (inst/sec) elapsed = 0:0:01:09 / Fri Jul 27 17:35:49 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(0,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 99635  inst.: 9981372 (ipc=94.4) sim_rate=142591 (inst/sec) elapsed = 0:0:01:10 / Fri Jul 27 17:35:50 2018
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(1,6,0) tid=(7,2,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(1,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 101135  inst.: 10116396 (ipc=94.3) sim_rate=142484 (inst/sec) elapsed = 0:0:01:11 / Fri Jul 27 17:35:51 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(3,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 102635  inst.: 10259676 (ipc=94.3) sim_rate=142495 (inst/sec) elapsed = 0:0:01:12 / Fri Jul 27 17:35:52 2018
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(5,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 104135  inst.: 10394476 (ipc=94.2) sim_rate=142390 (inst/sec) elapsed = 0:0:01:13 / Fri Jul 27 17:35:53 2018
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(6,6,0) tid=(1,7,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(3,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 105635  inst.: 10533076 (ipc=94.2) sim_rate=142338 (inst/sec) elapsed = 0:0:01:14 / Fri Jul 27 17:35:54 2018
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(3,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 107135  inst.: 10674588 (ipc=94.2) sim_rate=142327 (inst/sec) elapsed = 0:0:01:15 / Fri Jul 27 17:35:55 2018
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(3,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 108135  inst.: 10769676 (ipc=94.2) sim_rate=141706 (inst/sec) elapsed = 0:0:01:16 / Fri Jul 27 17:35:56 2018
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(5,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 108635  inst.: 10818900 (ipc=94.2) sim_rate=140505 (inst/sec) elapsed = 0:0:01:17 / Fri Jul 27 17:35:57 2018
GPGPU-Sim uArch: cycles simulated: 109135  inst.: 10858380 (ipc=94.1) sim_rate=139210 (inst/sec) elapsed = 0:0:01:18 / Fri Jul 27 17:35:58 2018
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(1,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 110135  inst.: 10955756 (ipc=94.2) sim_rate=138680 (inst/sec) elapsed = 0:0:01:19 / Fri Jul 27 17:35:59 2018
GPGPU-Sim uArch: cycles simulated: 110635  inst.: 10997284 (ipc=94.1) sim_rate=137466 (inst/sec) elapsed = 0:0:01:20 / Fri Jul 27 17:36:00 2018
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(6,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 111135  inst.: 11046668 (ipc=94.1) sim_rate=136378 (inst/sec) elapsed = 0:0:01:21 / Fri Jul 27 17:36:01 2018
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(5,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 112135  inst.: 11139596 (ipc=94.1) sim_rate=135848 (inst/sec) elapsed = 0:0:01:22 / Fri Jul 27 17:36:02 2018
GPGPU-Sim uArch: cycles simulated: 112635  inst.: 11186036 (ipc=94.1) sim_rate=134771 (inst/sec) elapsed = 0:0:01:23 / Fri Jul 27 17:36:03 2018
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(3,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 113135  inst.: 11235140 (ipc=94.1) sim_rate=133751 (inst/sec) elapsed = 0:0:01:24 / Fri Jul 27 17:36:04 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(2,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 114135  inst.: 11326396 (ipc=94.1) sim_rate=133251 (inst/sec) elapsed = 0:0:01:25 / Fri Jul 27 17:36:05 2018
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(4,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 115635  inst.: 11467244 (ipc=94.1) sim_rate=133340 (inst/sec) elapsed = 0:0:01:26 / Fri Jul 27 17:36:06 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(1,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 116635  inst.: 11551564 (ipc=93.9) sim_rate=132776 (inst/sec) elapsed = 0:0:01:27 / Fri Jul 27 17:36:07 2018
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(2,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 118135  inst.: 11689516 (ipc=93.9) sim_rate=132835 (inst/sec) elapsed = 0:0:01:28 / Fri Jul 27 17:36:08 2018
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(2,7,0) tid=(7,4,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(6,7,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 119635  inst.: 11830964 (ipc=93.9) sim_rate=132932 (inst/sec) elapsed = 0:0:01:29 / Fri Jul 27 17:36:09 2018
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(2,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 120635  inst.: 11924764 (ipc=93.9) sim_rate=132497 (inst/sec) elapsed = 0:0:01:30 / Fri Jul 27 17:36:10 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(3,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 122135  inst.: 12070428 (ipc=94.0) sim_rate=132642 (inst/sec) elapsed = 0:0:01:31 / Fri Jul 27 17:36:11 2018
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(0,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 123135  inst.: 12154892 (ipc=93.8) sim_rate=132118 (inst/sec) elapsed = 0:0:01:32 / Fri Jul 27 17:36:12 2018
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(3,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 124635  inst.: 12294284 (ipc=93.8) sim_rate=132196 (inst/sec) elapsed = 0:0:01:33 / Fri Jul 27 17:36:13 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(1,3,0) tid=(7,6,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(0,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 126135  inst.: 12437524 (ipc=93.8) sim_rate=132314 (inst/sec) elapsed = 0:0:01:34 / Fri Jul 27 17:36:14 2018
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(3,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 127635  inst.: 12569140 (ipc=93.7) sim_rate=132306 (inst/sec) elapsed = 0:0:01:35 / Fri Jul 27 17:36:15 2018
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(4,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 129135  inst.: 12711460 (ipc=93.8) sim_rate=132411 (inst/sec) elapsed = 0:0:01:36 / Fri Jul 27 17:36:16 2018
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(2,6,0) tid=(7,7,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(5,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 130635  inst.: 12850060 (ipc=93.7) sim_rate=132474 (inst/sec) elapsed = 0:0:01:37 / Fri Jul 27 17:36:17 2018
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(5,7,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 132135  inst.: 12989724 (ipc=93.7) sim_rate=132548 (inst/sec) elapsed = 0:0:01:38 / Fri Jul 27 17:36:18 2018
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(5,1,0) tid=(7,1,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(2,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 133635  inst.: 13124316 (ipc=93.7) sim_rate=132568 (inst/sec) elapsed = 0:0:01:39 / Fri Jul 27 17:36:19 2018
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(5,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 135135  inst.: 13262732 (ipc=93.6) sim_rate=132627 (inst/sec) elapsed = 0:0:01:40 / Fri Jul 27 17:36:20 2018
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(5,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 136135  inst.: 13358620 (ipc=93.7) sim_rate=132263 (inst/sec) elapsed = 0:0:01:41 / Fri Jul 27 17:36:21 2018
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(4,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 137635  inst.: 13494420 (ipc=93.6) sim_rate=132298 (inst/sec) elapsed = 0:0:01:42 / Fri Jul 27 17:36:22 2018
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(5,0,0) tid=(7,3,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(3,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 139135  inst.: 13641324 (ipc=93.7) sim_rate=132440 (inst/sec) elapsed = 0:0:01:43 / Fri Jul 27 17:36:23 2018
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 140635  inst.: 13781068 (ipc=93.7) sim_rate=132510 (inst/sec) elapsed = 0:0:01:44 / Fri Jul 27 17:36:24 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(3,0,0) tid=(7,7,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(1,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 142135  inst.: 13921740 (ipc=93.7) sim_rate=132588 (inst/sec) elapsed = 0:0:01:45 / Fri Jul 27 17:36:25 2018
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(2,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 143635  inst.: 14063356 (ipc=93.7) sim_rate=132673 (inst/sec) elapsed = 0:0:01:46 / Fri Jul 27 17:36:26 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(2,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 144635  inst.: 14153324 (ipc=93.6) sim_rate=132274 (inst/sec) elapsed = 0:0:01:47 / Fri Jul 27 17:36:27 2018
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(1,3,0) tid=(7,5,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(0,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 146635  inst.: 14342316 (ipc=93.7) sim_rate=132799 (inst/sec) elapsed = 0:0:01:48 / Fri Jul 27 17:36:28 2018
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(0,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 148135  inst.: 14481412 (ipc=93.6) sim_rate=132856 (inst/sec) elapsed = 0:0:01:49 / Fri Jul 27 17:36:29 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(5,0,0) tid=(7,5,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(6,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 149635  inst.: 14625420 (ipc=93.7) sim_rate=132958 (inst/sec) elapsed = 0:0:01:50 / Fri Jul 27 17:36:30 2018
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(4,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 151135  inst.: 14767460 (ipc=93.7) sim_rate=133040 (inst/sec) elapsed = 0:0:01:51 / Fri Jul 27 17:36:31 2018
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(5,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 152635  inst.: 14913084 (ipc=93.7) sim_rate=133152 (inst/sec) elapsed = 0:0:01:52 / Fri Jul 27 17:36:32 2018
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(4,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 153635  inst.: 15004164 (ipc=93.7) sim_rate=132780 (inst/sec) elapsed = 0:0:01:53 / Fri Jul 27 17:36:33 2018
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(0,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 154135  inst.: 15047044 (ipc=93.7) sim_rate=131991 (inst/sec) elapsed = 0:0:01:54 / Fri Jul 27 17:36:34 2018
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(5,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 155135  inst.: 15141700 (ipc=93.7) sim_rate=131666 (inst/sec) elapsed = 0:0:01:55 / Fri Jul 27 17:36:35 2018
GPGPU-Sim uArch: cycles simulated: 155635  inst.: 15186372 (ipc=93.7) sim_rate=130917 (inst/sec) elapsed = 0:0:01:56 / Fri Jul 27 17:36:36 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(1,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 156635  inst.: 15286916 (ipc=93.7) sim_rate=130657 (inst/sec) elapsed = 0:0:01:57 / Fri Jul 27 17:36:37 2018
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(5,7,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 157135  inst.: 15328676 (ipc=93.7) sim_rate=129904 (inst/sec) elapsed = 0:0:01:58 / Fri Jul 27 17:36:38 2018
GPGPU-Sim uArch: cycles simulated: 157635  inst.: 15370860 (ipc=93.6) sim_rate=129166 (inst/sec) elapsed = 0:0:01:59 / Fri Jul 27 17:36:39 2018
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(4,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 158135  inst.: 15422644 (ipc=93.7) sim_rate=128522 (inst/sec) elapsed = 0:0:02:00 / Fri Jul 27 17:36:40 2018
GPGPU-Sim uArch: cycles simulated: 158635  inst.: 15468444 (ipc=93.7) sim_rate=127838 (inst/sec) elapsed = 0:0:02:01 / Fri Jul 27 17:36:41 2018
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(3,6,0) tid=(7,5,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(4,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 160635  inst.: 15661404 (ipc=93.7) sim_rate=128372 (inst/sec) elapsed = 0:0:02:02 / Fri Jul 27 17:36:42 2018
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(1,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 162135  inst.: 15800268 (ipc=93.7) sim_rate=128457 (inst/sec) elapsed = 0:0:02:03 / Fri Jul 27 17:36:43 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(3,7,0) tid=(7,4,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(1,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 163635  inst.: 15938428 (ipc=93.7) sim_rate=128535 (inst/sec) elapsed = 0:0:02:04 / Fri Jul 27 17:36:44 2018
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(6,7,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 165135  inst.: 16072156 (ipc=93.6) sim_rate=128577 (inst/sec) elapsed = 0:0:02:05 / Fri Jul 27 17:36:45 2018
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(2,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 166135  inst.: 16163708 (ipc=93.6) sim_rate=128283 (inst/sec) elapsed = 0:0:02:06 / Fri Jul 27 17:36:46 2018
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(5,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 167635  inst.: 16298764 (ipc=93.6) sim_rate=128336 (inst/sec) elapsed = 0:0:02:07 / Fri Jul 27 17:36:47 2018
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(2,3,0) tid=(7,5,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(4,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 169635  inst.: 16486820 (ipc=93.6) sim_rate=128803 (inst/sec) elapsed = 0:0:02:08 / Fri Jul 27 17:36:48 2018
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(3,3,0) tid=(7,4,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(3,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 171135  inst.: 16629212 (ipc=93.6) sim_rate=128908 (inst/sec) elapsed = 0:0:02:09 / Fri Jul 27 17:36:49 2018
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(0,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 172635  inst.: 16756964 (ipc=93.5) sim_rate=128899 (inst/sec) elapsed = 0:0:02:10 / Fri Jul 27 17:36:50 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(5,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 174135  inst.: 16895716 (ipc=93.5) sim_rate=128974 (inst/sec) elapsed = 0:0:02:11 / Fri Jul 27 17:36:51 2018
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(1,0,0) tid=(7,7,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(0,7,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 176135  inst.: 17080748 (ipc=93.5) sim_rate=129399 (inst/sec) elapsed = 0:0:02:12 / Fri Jul 27 17:36:52 2018
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(4,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 177135  inst.: 17168428 (ipc=93.4) sim_rate=129085 (inst/sec) elapsed = 0:0:02:13 / Fri Jul 27 17:36:53 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(2,3,0) tid=(7,6,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(3,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 179135  inst.: 17362004 (ipc=93.5) sim_rate=129567 (inst/sec) elapsed = 0:0:02:14 / Fri Jul 27 17:36:54 2018
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(0,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 180635  inst.: 17508532 (ipc=93.5) sim_rate=129692 (inst/sec) elapsed = 0:0:02:15 / Fri Jul 27 17:36:55 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(2,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(1,7,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 182135  inst.: 17651716 (ipc=93.5) sim_rate=129792 (inst/sec) elapsed = 0:0:02:16 / Fri Jul 27 17:36:56 2018
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(0,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 183635  inst.: 17788260 (ipc=93.5) sim_rate=129841 (inst/sec) elapsed = 0:0:02:17 / Fri Jul 27 17:36:57 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(0,1,0) tid=(7,1,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(4,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 185135  inst.: 17921020 (ipc=93.5) sim_rate=129862 (inst/sec) elapsed = 0:0:02:18 / Fri Jul 27 17:36:58 2018
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(0,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 186635  inst.: 18064740 (ipc=93.5) sim_rate=129962 (inst/sec) elapsed = 0:0:02:19 / Fri Jul 27 17:36:59 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(2,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 188135  inst.: 18206092 (ipc=93.5) sim_rate=130043 (inst/sec) elapsed = 0:0:02:20 / Fri Jul 27 17:37:00 2018
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(1,0,0) tid=(7,3,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(0,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 189635  inst.: 18343036 (ipc=93.5) sim_rate=130092 (inst/sec) elapsed = 0:0:02:21 / Fri Jul 27 17:37:01 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(5,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 191135  inst.: 18488396 (ipc=93.5) sim_rate=130199 (inst/sec) elapsed = 0:0:02:22 / Fri Jul 27 17:37:02 2018
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(0,1,0) tid=(7,1,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(2,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 192635  inst.: 18627012 (ipc=93.5) sim_rate=130258 (inst/sec) elapsed = 0:0:02:23 / Fri Jul 27 17:37:03 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(4,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 194135  inst.: 18769036 (ipc=93.5) sim_rate=130340 (inst/sec) elapsed = 0:0:02:24 / Fri Jul 27 17:37:04 2018
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(6,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 195135  inst.: 18856652 (ipc=93.5) sim_rate=130045 (inst/sec) elapsed = 0:0:02:25 / Fri Jul 27 17:37:05 2018
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(4,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 196635  inst.: 18990140 (ipc=93.4) sim_rate=130069 (inst/sec) elapsed = 0:0:02:26 / Fri Jul 27 17:37:06 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(1,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(4,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 198135  inst.: 19136076 (ipc=93.5) sim_rate=130177 (inst/sec) elapsed = 0:0:02:27 / Fri Jul 27 17:37:07 2018
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(5,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 199135  inst.: 19229100 (ipc=93.5) sim_rate=129926 (inst/sec) elapsed = 0:0:02:28 / Fri Jul 27 17:37:08 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (153191,46135), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (153199,46135), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (153208,46135), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (153233,46135), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (153251,46135), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (153253,46135), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (153259,46135), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (153277,46135), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (153289,46135), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (153291,46135), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (153292,46135), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (153304,46135), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (153329,46135), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (153337,46135), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (153346,46135), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (153350,46135), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (153353,46135), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (153356,46135), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (153365,46135), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (153370,46135), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (153377,46135), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (153380,46135), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (153386,46135), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (153389,46135), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (153407,46135), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (153414,46135), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (153429,46135), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (153441,46135), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (153445,46135), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (153456,46135), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (153466,46135), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (153477,46135), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (153490,46135), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (153504,46135), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (153528,46135), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (153532,46135), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (153547,46135), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (153554,46135), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (153557,46135), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (153604,46135), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(6,7,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 202635  inst.: 19340236 (ipc=92.1) sim_rate=129800 (inst/sec) elapsed = 0:0:02:29 / Fri Jul 27 17:37:09 2018
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(4,0,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (160132,46135), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (160378,46135), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (160435,46135), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (160450,46135), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (161960,46135), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 208135  inst.: 19470380 (ipc=89.8) sim_rate=129802 (inst/sec) elapsed = 0:0:02:30 / Fri Jul 27 17:37:10 2018
GPGPU-Sim uArch: Shader 9 finished CTA #3 (162017,46135), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (162089,46135), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (162093,46135), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (162129,46135), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (162153,46135), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (162239,46135), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (162251,46135), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (163063,46135), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (163114,46135), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (163135,46135), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (163171,46135), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 7.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 163172
gpu_sim_insn = 14548864
gpu_ipc =      89.1628
gpu_tot_sim_cycle = 209307
gpu_tot_sim_insn = 19478500
gpu_tot_ipc =      93.0619
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14704
gpu_stall_icnt2sh    = 66718
gpu_total_sim_rate=129856

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 383673
	L1I_total_cache_misses = 2275
	L1I_total_cache_miss_rate = 0.0059
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 34424, Miss = 16973, Miss_rate = 0.493, Pending_hits = 2720, Reservation_fails = 35616
	L1D_cache_core[1]: Access = 36460, Miss = 17991, Miss_rate = 0.493, Pending_hits = 2702, Reservation_fails = 31558
	L1D_cache_core[2]: Access = 36440, Miss = 18285, Miss_rate = 0.502, Pending_hits = 2734, Reservation_fails = 25724
	L1D_cache_core[3]: Access = 35755, Miss = 18508, Miss_rate = 0.518, Pending_hits = 2839, Reservation_fails = 35196
	L1D_cache_core[4]: Access = 44944, Miss = 23027, Miss_rate = 0.512, Pending_hits = 3764, Reservation_fails = 49920
	L1D_cache_core[5]: Access = 45372, Miss = 23064, Miss_rate = 0.508, Pending_hits = 3614, Reservation_fails = 54503
	L1D_cache_core[6]: Access = 44874, Miss = 23172, Miss_rate = 0.516, Pending_hits = 3554, Reservation_fails = 55196
	L1D_cache_core[7]: Access = 44211, Miss = 22629, Miss_rate = 0.512, Pending_hits = 3706, Reservation_fails = 55496
	L1D_cache_core[8]: Access = 44641, Miss = 23227, Miss_rate = 0.520, Pending_hits = 3652, Reservation_fails = 60293
	L1D_cache_core[9]: Access = 43614, Miss = 22299, Miss_rate = 0.511, Pending_hits = 3613, Reservation_fails = 59982
	L1D_cache_core[10]: Access = 43918, Miss = 22619, Miss_rate = 0.515, Pending_hits = 3666, Reservation_fails = 50248
	L1D_cache_core[11]: Access = 46482, Miss = 23434, Miss_rate = 0.504, Pending_hits = 3777, Reservation_fails = 51490
	L1D_cache_core[12]: Access = 45890, Miss = 23021, Miss_rate = 0.502, Pending_hits = 3729, Reservation_fails = 53257
	L1D_cache_core[13]: Access = 46332, Miss = 23265, Miss_rate = 0.502, Pending_hits = 3639, Reservation_fails = 53979
	L1D_cache_core[14]: Access = 45252, Miss = 22257, Miss_rate = 0.492, Pending_hits = 3758, Reservation_fails = 53954
	L1D_total_cache_accesses = 638609
	L1D_total_cache_misses = 323771
	L1D_total_cache_miss_rate = 0.5070
	L1D_total_cache_pending_hits = 51467
	L1D_total_cache_reservation_fails = 726412
	L1D_cache_data_port_util = 0.095
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 6680
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0671
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 260705
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33018
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 217784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2666
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290753
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 508628
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 381398
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2275
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5291, 5291, 5291, 5291, 5291, 5291, 744, 744, 744, 744, 624, 624, 624, 624, 317, 317, 
gpgpu_n_tot_thrd_icount = 22126272
gpgpu_n_tot_w_icount = 691446
gpgpu_n_stall_shd_mem = 1159341
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33018
gpgpu_n_mem_write_global = 293526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3871680
gpgpu_n_store_insn = 1951680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 198400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1159341
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1508009	W0_Idle:114657	W0_Scoreboard:3212626	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:72466	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:580336
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 264144 {8:33018,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19687344 {40:161504,72:73872,136:58150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4490448 {136:33018,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2348208 {8:293526,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 171 
maxdqlatency = 0 
maxmflatency = 730 
averagemflatency = 194 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 209306 
mrq_lat_table:3895 	490 	1382 	412 	449 	153 	36 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	309854 	16463 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20334 	45592 	132780 	125531 	2342 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12518 	16802 	3544 	165 	4 	0 	0 	0 	103 	337 	7179 	23431 	33391 	109611 	119474 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	369 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        34        34        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        34        34        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        34        34        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        34        34        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        34        34        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        30        34        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        30        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        30        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        34        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        36        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        36        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        36        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        35        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        34        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        34        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2920      2216      1344      1546      2463      2987      1116      1144       468       455       867      6894      1265         0         0         0 
dram[1]:      2636      3016      1378      1534      2459      2955      1098      1126       464       452      5033     11354         0         0         0         0 
dram[2]:      2640      3378      1377      1465      2455      2945      1119      1122       464       451      5452     11731         0         0         0         0 
dram[3]:      2643      3394      1386      1533      2724      3021      1117      1155       459       455      5796     12105         0         0         0         0 
dram[4]:      2652      3413      1450      1419      2501      2442      1148      1172       458       472      6163     12514         0         0         0         0 
dram[5]:      2648      3419      1415      1418      2497      2438      1189      1206       454       468      6588     12934         0         0         0         0 
dram[6]:      2652      3440      1407      1416      2492      2434      1189      1252       473       451      1256       459         0         0         0         0 
dram[7]:      2664      3455      1466      1443      2741      2703      1218      1242       597       447       854       916         0         0         0         0 
dram[8]:      2668      3490      1558      1559      2538      2452      1193      1239       582       443      3222      1486         0         0         0         0 
dram[9]:      2673      3512      1408      1596      2823      2449      1256      1307       455       439      8172      1851         0         0         0         0 
dram[10]:      2618      3126      1365      1377      2811      2445      1008      1306       451       459      8562      2267         0         0         0         0 
dram[11]:      2622      3549      1519      1374      2974      2471      1005      1315       447       454      8940      2682         0         0         0         0 
dram[12]:      3243      3567      1477      1767      2941      2464      1056      1042       476       447      9341      3059         0         0         0         0 
dram[13]:      3028      3603      1526      1377      2925      2488      1050      1038       472       443      9694      3419         0         0         0         0 
dram[14]:      2755      3608      1519      1374      2913      2484      1098      1109       465       439       845      1059         0         0         0         0 
dram[15]:      1661      3638      1873      1340      2997      2480      1097      1045       606       468       736       858         0      1273         0         0 
average row accesses per activate:
dram[0]: 19.500000 13.333333 14.000000 14.666667 60.000000 62.000000 14.000000 12.000000 28.000000 30.000000 30.000000 30.000000  1.000000      -nan      -nan      -nan 
dram[1]: 18.000000 19.000000 14.000000 14.666667 60.000000 62.000000 14.000000 12.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[2]: 18.000000 19.000000 14.000000 14.666667 60.000000 62.000000 14.000000 12.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[3]: 18.000000 19.000000 14.000000 14.666667 60.000000 62.000000 14.000000 12.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[4]: 18.500000 19.000000 14.000000 14.666667 60.000000 62.000000 14.000000 12.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[5]: 19.000000 19.000000 14.000000 14.000000 60.000000 62.000000 14.000000 12.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[6]:  9.750000 19.000000 14.000000 14.000000 60.000000 62.000000 14.000000 12.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[7]: 10.000000 13.333333 13.333333 14.000000 60.000000 62.000000 14.000000 10.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[8]:  9.750000 13.333333 14.666667 14.000000 60.000000 62.000000 14.000000 10.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[9]: 19.000000 13.333333 14.666667 13.333333 62.000000 62.000000 14.000000 10.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[10]: 20.000000 19.000000 14.666667 13.333333 62.000000 62.000000 12.000000 10.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[11]: 13.666667 19.000000 14.666667 13.333333 62.000000 62.000000 12.000000 10.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[12]: 14.000000 19.000000 14.666667 13.333333 62.000000 62.000000 12.000000 10.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[13]: 13.333333 19.000000 14.666667 13.333333 62.000000 62.000000 12.000000 10.000000 28.000000 30.000000 30.000000 28.000000      -nan      -nan      -nan      -nan 
dram[14]: 13.333333 19.000000 14.666667 13.333333 62.000000 62.000000 12.000000 10.000000 28.000000 30.000000 30.000000 28.000000      -nan      -nan      -nan      -nan 
dram[15]: 13.333333 19.000000 14.666667 13.333333 62.000000 62.000000 12.000000 10.000000 28.000000 30.000000 30.000000 28.000000      -nan  1.000000      -nan      -nan 
average row locality = 6827/305 = 22.383606
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        26        40        40        32        32         8         8        28        30        30        30         1         0         0         0 
dram[1]:        22        24        40        40        32        32         8         8        28        30        30        30         0         0         0         0 
dram[2]:        22        24        40        40        32        32         8         8        28        30        30        30         0         0         0         0 
dram[3]:        22        24        40        40        32        32         8         8        28        30        30        30         0         0         0         0 
dram[4]:        23        24        40        40        32        32         8         8        28        30        30        30         0         0         0         0 
dram[5]:        24        24        40        40        32        32         8         8        28        30        30        30         0         0         0         0 
dram[6]:        25        24        40        40        32        32         8         8        28        30        30        30         0         0         0         0 
dram[7]:        26        26        38        40        32        32         8         6        28        30        30        30         0         0         0         0 
dram[8]:        25        26        40        40        32        32         8         6        28        30        30        30         0         0         0         0 
dram[9]:        24        26        40        38        32        32         8         6        28        30        30        30         0         0         0         0 
dram[10]:        26        24        40        38        32        32         8         6        28        30        30        30         0         0         0         0 
dram[11]:        27        24        40        38        32        32         8         6        28        30        30        30         0         0         0         0 
dram[12]:        28        24        40        38        32        32         8         6        28        30        30        30         0         0         0         0 
dram[13]:        26        24        40        38        32        32         8         6        28        30        30        28         0         0         0         0 
dram[14]:        26        24        40        38        32        32         8         6        28        30        30        28         0         0         0         0 
dram[15]:        26        24        40        38        32        32         8         6        28        30        30        28         0         1         0         0 
total reads: 5197
min_bank_accesses = 0!
chip skew: 328/322 = 1.02
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[1]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[2]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[3]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[4]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[5]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[6]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[7]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[8]:        14        14         4         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         0         0         0         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
total reads: 1630
min_bank_accesses = 0!
chip skew: 104/100 = 1.04
average mf latency per bank:
dram[0]:       2049      3422      5707      4740       146       138       149       181     75246     62880      3285      3228      2789    none      none      none  
dram[1]:       2484      3425      5427      4662       151       136       149       178     81062     67882      3109      3332    none      none      none      none  
dram[2]:       2605      3732      5985      5240       153       139       150       179     35632     60964      3205      3317    none      none      none      none  
dram[3]:       2119      3690      5826      4701       142       136       150       186     31129     68950      3107      3286    none      none      none      none  
dram[4]:       2707      2904      4163      4008       143       140       149       182     36866     72889      3092      3044    none      none      none      none  
dram[5]:       2177      3432      4925      4228       156       141       149       183     36073     64699      3080      3165    none      none      none      none  
dram[6]:       2361      3203      4836      4375       150       140       149       183     33675     59249      3606      3726    none      none      none      none  
dram[7]:       2265      3080      4586      4511       145       138       149       162     40184     68865      3395      4096    none      none      none      none  
dram[8]:       2036      3512      4115      3879       147       137       151       159     40237     62552      3290      3359    none      none      none      none  
dram[9]:       2679      2900      3971      5094       142       140       149       160     31878     60266      3227      3511    none      none      none      none  
dram[10]:       2898      3645      4203      4532       142       139       174       162     38213     74036      3453      3267    none      none      none      none  
dram[11]:       3311      3273      3650      4159       139       142       173       160     37419     66933      3297      3597    none      none      none      none  
dram[12]:       3048      3231      4120      4487       144       138       177       159     36406     56507      3482      3383    none      none      none      none  
dram[13]:       3078      3655      4719      4154       139       142       177       156     40186     65550      3219      3753    none      none      none      none  
dram[14]:       3392      3105      3770      4464       138       143       178       161     39792     69910      3723      3713    none      none      none      none  
dram[15]:       2956      3755      4111      3805       140       140       175       158     32640     61435      3316      3903    none        5429    none      none  
maximum mf latency per bank:
dram[0]:        515       456       519       528       451       308       270       323       565       612       565       348       355         0         0         0
dram[1]:        438       525       472       524       476       295       274       289       596       663       350       353         0         0         0         0
dram[2]:        440       502       498       548       514       327       274       297       569       614       363       361         0         0         0         0
dram[3]:        492       491       444       491       307       289       281       325       457       533       343       345         0         0         0         0
dram[4]:        490       396       523       526       361       324       271       302       353       580       349       351         0         0         0         0
dram[5]:        500       445       531       576       526       331       270       304       547       654       362       358         0         0         0         0
dram[6]:        443       477       502       496       436       324       275       311       730       688       505       640         0         0         0         0
dram[7]:        469       453       485       506       320       298       276       312       518       547       487       457         0         0         0         0
dram[8]:        481       491       572       603       458       311       290       285       545       576       393       357         0         0         0         0
dram[9]:        411       530       538       548       390       344       270       299       568       583       375       349         0         0         0         0
dram[10]:        437       610       575       664       431       352       272       307       480       500       366       337         0         0         0         0
dram[11]:        489       500       513       526       319       424       267       282       482       428       345       353         0         0         0         0
dram[12]:        420       440       431       486       441       348       279       280       396       414       343       368         0         0         0         0
dram[13]:        465       550       519       539       351       444       281       271       599       558       352       332         0         0         0         0
dram[14]:        484       568       541       645       318       452       283       293       439       441       336       346         0         0         0         0
dram[15]:        632       703       694       701       345       377       272       279       440       504       344       373         0       504         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159371 n_nop=158478 n_act=21 n_pre=8 n_req=432 n_rd=656 n_write=208 bw_util=0.01084
n_activity=3981 dram_eff=0.4341
bk0: 46a 159011i bk1: 52a 159006i bk2: 80a 159087i bk3: 80a 159068i bk4: 64a 158724i bk5: 64a 158715i bk6: 16a 159242i bk7: 16a 159240i bk8: 56a 159250i bk9: 60a 159230i bk10: 60a 159242i bk11: 60a 159243i bk12: 2a 159353i bk13: 0a 159370i bk14: 0a 159373i bk15: 0a 159375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00678919
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159371 n_nop=158495 n_act=18 n_pre=6 n_req=426 n_rd=648 n_write=204 bw_util=0.01069
n_activity=3881 dram_eff=0.4391
bk0: 44a 159041i bk1: 48a 159043i bk2: 80a 159121i bk3: 80a 159084i bk4: 64a 158702i bk5: 64a 158714i bk6: 16a 159213i bk7: 16a 159255i bk8: 56a 159249i bk9: 60a 159221i bk10: 60a 159241i bk11: 60a 159236i bk12: 0a 159368i bk13: 0a 159371i bk14: 0a 159373i bk15: 0a 159375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00681429
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159371 n_nop=158495 n_act=18 n_pre=6 n_req=426 n_rd=648 n_write=204 bw_util=0.01069
n_activity=3885 dram_eff=0.4386
bk0: 44a 159060i bk1: 48a 159019i bk2: 80a 159120i bk3: 80a 159077i bk4: 64a 158684i bk5: 64a 158694i bk6: 16a 159217i bk7: 16a 159247i bk8: 56a 159247i bk9: 60a 159233i bk10: 60a 159238i bk11: 60a 159242i bk12: 0a 159368i bk13: 0a 159370i bk14: 0a 159372i bk15: 0a 159374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0075045
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159371 n_nop=158495 n_act=18 n_pre=6 n_req=426 n_rd=648 n_write=204 bw_util=0.01069
n_activity=3914 dram_eff=0.4354
bk0: 44a 159044i bk1: 48a 159035i bk2: 80a 159105i bk3: 80a 159030i bk4: 64a 158702i bk5: 64a 158766i bk6: 16a 159217i bk7: 16a 159246i bk8: 56a 159244i bk9: 60a 159230i bk10: 60a 159237i bk11: 60a 159242i bk12: 0a 159369i bk13: 0a 159370i bk14: 0a 159372i bk15: 0a 159373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00631859
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159371 n_nop=158493 n_act=18 n_pre=6 n_req=427 n_rd=650 n_write=204 bw_util=0.01072
n_activity=3949 dram_eff=0.4325
bk0: 46a 159055i bk1: 48a 159046i bk2: 80a 159110i bk3: 80a 159067i bk4: 64a 158747i bk5: 64a 158711i bk6: 16a 159226i bk7: 16a 159226i bk8: 56a 159249i bk9: 60a 159238i bk10: 60a 159245i bk11: 60a 159239i bk12: 0a 159369i bk13: 0a 159370i bk14: 0a 159370i bk15: 0a 159372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00528327
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159371 n_nop=158495 n_act=18 n_pre=6 n_req=426 n_rd=652 n_write=200 bw_util=0.01069
n_activity=3865 dram_eff=0.4409
bk0: 48a 159040i bk1: 48a 159050i bk2: 80a 159114i bk3: 80a 159066i bk4: 64a 158680i bk5: 64a 158665i bk6: 16a 159235i bk7: 16a 159223i bk8: 56a 159246i bk9: 60a 159235i bk10: 60a 159245i bk11: 60a 159238i bk12: 0a 159369i bk13: 0a 159371i bk14: 0a 159374i bk15: 0a 159375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0089163
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159371 n_nop=158489 n_act=20 n_pre=8 n_req=427 n_rd=654 n_write=200 bw_util=0.01072
n_activity=3821 dram_eff=0.447
bk0: 50a 159029i bk1: 48a 159057i bk2: 80a 159106i bk3: 80a 159040i bk4: 64a 158645i bk5: 64a 158655i bk6: 16a 159212i bk7: 16a 159241i bk8: 56a 159239i bk9: 60a 159210i bk10: 60a 159241i bk11: 60a 159233i bk12: 0a 159367i bk13: 0a 159371i bk14: 0a 159373i bk15: 0a 159375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0111626
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159371 n_nop=158489 n_act=21 n_pre=9 n_req=426 n_rd=652 n_write=200 bw_util=0.01069
n_activity=3821 dram_eff=0.446
bk0: 52a 159026i bk1: 52a 159032i bk2: 76a 159113i bk3: 80a 159073i bk4: 64a 158652i bk5: 64a 158651i bk6: 16a 159210i bk7: 12a 159257i bk8: 56a 159247i bk9: 60a 159223i bk10: 60a 159242i bk11: 60a 159241i bk12: 0a 159368i bk13: 0a 159371i bk14: 0a 159374i bk15: 0a 159376i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00875316
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159371 n_nop=158483 n_act=21 n_pre=9 n_req=429 n_rd=654 n_write=204 bw_util=0.01077
n_activity=3897 dram_eff=0.4403
bk0: 50a 159021i bk1: 52a 158990i bk2: 80a 159035i bk3: 80a 159010i bk4: 64a 158716i bk5: 64a 158687i bk6: 16a 159222i bk7: 12a 159282i bk8: 56a 159246i bk9: 60a 159219i bk10: 60a 159245i bk11: 60a 159243i bk12: 0a 159370i bk13: 0a 159371i bk14: 0a 159372i bk15: 0a 159374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00861512
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159371 n_nop=158489 n_act=19 n_pre=7 n_req=428 n_rd=648 n_write=208 bw_util=0.01074
n_activity=3872 dram_eff=0.4421
bk0: 48a 159030i bk1: 52a 159013i bk2: 80a 159004i bk3: 76a 159056i bk4: 64a 158635i bk5: 64a 158583i bk6: 16a 159212i bk7: 12a 159260i bk8: 56a 159248i bk9: 60a 159222i bk10: 60a 159243i bk11: 60a 159238i bk12: 0a 159368i bk13: 0a 159371i bk14: 0a 159372i bk15: 0a 159374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0117838
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159371 n_nop=158495 n_act=18 n_pre=6 n_req=426 n_rd=648 n_write=204 bw_util=0.01069
n_activity=3798 dram_eff=0.4487
bk0: 52a 159045i bk1: 48a 159012i bk2: 80a 159010i bk3: 76a 158963i bk4: 64a 158610i bk5: 64a 158592i bk6: 16a 159247i bk7: 12a 159253i bk8: 56a 159248i bk9: 60a 159233i bk10: 60a 159237i bk11: 60a 159242i bk12: 0a 159368i bk13: 0a 159371i bk14: 0a 159372i bk15: 0a 159374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0119846
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159371 n_nop=158491 n_act=19 n_pre=7 n_req=427 n_rd=650 n_write=204 bw_util=0.01072
n_activity=3834 dram_eff=0.4455
bk0: 54a 159001i bk1: 48a 159048i bk2: 80a 159011i bk3: 76a 159071i bk4: 64a 158669i bk5: 64a 158570i bk6: 16a 159266i bk7: 12a 159246i bk8: 56a 159250i bk9: 60a 159237i bk10: 60a 159239i bk11: 60a 159231i bk12: 0a 159368i bk13: 0a 159370i bk14: 0a 159371i bk15: 0a 159374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00990142
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159371 n_nop=158489 n_act=19 n_pre=7 n_req=428 n_rd=652 n_write=204 bw_util=0.01074
n_activity=3840 dram_eff=0.4458
bk0: 56a 159018i bk1: 48a 159041i bk2: 80a 159002i bk3: 76a 159061i bk4: 64a 158607i bk5: 64a 158696i bk6: 16a 159239i bk7: 12a 159239i bk8: 56a 159247i bk9: 60a 159239i bk10: 60a 159244i bk11: 60a 159243i bk12: 0a 159370i bk13: 0a 159370i bk14: 0a 159373i bk15: 0a 159375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0132082
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159371 n_nop=158497 n_act=19 n_pre=7 n_req=424 n_rd=644 n_write=204 bw_util=0.01064
n_activity=3810 dram_eff=0.4451
bk0: 52a 159038i bk1: 48a 159014i bk2: 80a 158992i bk3: 76a 159034i bk4: 64a 158694i bk5: 64a 158618i bk6: 16a 159240i bk7: 12a 159249i bk8: 56a 159250i bk9: 60a 159226i bk10: 60a 159236i bk11: 56a 159250i bk12: 0a 159368i bk13: 0a 159369i bk14: 0a 159369i bk15: 0a 159373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00924886
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159371 n_nop=158497 n_act=19 n_pre=7 n_req=424 n_rd=644 n_write=204 bw_util=0.01064
n_activity=3786 dram_eff=0.448
bk0: 52a 159033i bk1: 48a 159028i bk2: 80a 159010i bk3: 76a 159096i bk4: 64a 158664i bk5: 64a 158563i bk6: 16a 159204i bk7: 12a 159264i bk8: 56a 159248i bk9: 60a 159241i bk10: 60a 159241i bk11: 56a 159240i bk12: 0a 159368i bk13: 0a 159370i bk14: 0a 159370i bk15: 0a 159376i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0090167
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=159371 n_nop=158494 n_act=20 n_pre=7 n_req=425 n_rd=646 n_write=204 bw_util=0.01067
n_activity=3888 dram_eff=0.4372
bk0: 52a 159047i bk1: 48a 159057i bk2: 80a 159073i bk3: 76a 159083i bk4: 64a 158685i bk5: 64a 158655i bk6: 16a 159254i bk7: 12a 159240i bk8: 56a 159246i bk9: 60a 159217i bk10: 60a 159241i bk11: 56a 159244i bk12: 0a 159369i bk13: 2a 159362i bk14: 0a 159371i bk15: 0a 159376i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00811314

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24860, Miss = 328, Miss_rate = 0.013, Pending_hits = 326, Reservation_fails = 1878
L2_cache_bank[1]: Access = 26752, Miss = 324, Miss_rate = 0.012, Pending_hits = 318, Reservation_fails = 1716
L2_cache_bank[2]: Access = 19413, Miss = 324, Miss_rate = 0.017, Pending_hits = 321, Reservation_fails = 1410
L2_cache_bank[3]: Access = 19323, Miss = 324, Miss_rate = 0.017, Pending_hits = 307, Reservation_fails = 1361
L2_cache_bank[4]: Access = 20325, Miss = 325, Miss_rate = 0.016, Pending_hits = 319, Reservation_fails = 1307
L2_cache_bank[5]: Access = 19496, Miss = 326, Miss_rate = 0.017, Pending_hits = 316, Reservation_fails = 1922
L2_cache_bank[6]: Access = 18141, Miss = 327, Miss_rate = 0.018, Pending_hits = 335, Reservation_fails = 2044
L2_cache_bank[7]: Access = 21109, Miss = 326, Miss_rate = 0.015, Pending_hits = 325, Reservation_fails = 2117
L2_cache_bank[8]: Access = 19999, Miss = 327, Miss_rate = 0.016, Pending_hits = 308, Reservation_fails = 2310
L2_cache_bank[9]: Access = 18147, Miss = 324, Miss_rate = 0.018, Pending_hits = 301, Reservation_fails = 1859
L2_cache_bank[10]: Access = 21130, Miss = 324, Miss_rate = 0.015, Pending_hits = 295, Reservation_fails = 1730
L2_cache_bank[11]: Access = 20157, Miss = 325, Miss_rate = 0.016, Pending_hits = 283, Reservation_fails = 1660
L2_cache_bank[12]: Access = 18293, Miss = 326, Miss_rate = 0.018, Pending_hits = 294, Reservation_fails = 1635
L2_cache_bank[13]: Access = 20321, Miss = 322, Miss_rate = 0.016, Pending_hits = 296, Reservation_fails = 1404
L2_cache_bank[14]: Access = 21182, Miss = 322, Miss_rate = 0.015, Pending_hits = 303, Reservation_fails = 1659
L2_cache_bank[15]: Access = 18073, Miss = 323, Miss_rate = 0.018, Pending_hits = 323, Reservation_fails = 1991
L2_total_cache_accesses = 326721
L2_total_cache_misses = 5197
L2_total_cache_miss_rate = 0.0159
L2_total_cache_pending_hits = 4970
L2_total_cache_reservation_fails = 28003
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24543
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4929
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3546
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 26921
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 291896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1082
L2_cache_data_port_util = 0.189
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=459471
icnt_total_pkts_simt_to_mem=868569
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.834
	minimum = 6
	maximum = 193
Network latency average = 12.2016
	minimum = 6
	maximum = 147
Slowest packet = 91281
Flit latency average = 12.3658
	minimum = 6
	maximum = 143
Slowest flit = 241025
Fragmentation average = 0.00219431
	minimum = 0
	maximum = 118
Injected packet rate average = 0.111536
	minimum = 0.0869328 (at node 0)
	maximum = 0.146079 (at node 16)
Accepted packet rate average = 0.111536
	minimum = 0.0869328 (at node 0)
	maximum = 0.146079 (at node 16)
Injected flit rate average = 0.215992
	minimum = 0.12876 (at node 21)
	maximum = 0.333734 (at node 12)
Accepted flit rate average= 0.215992
	minimum = 0.115982 (at node 0)
	maximum = 0.40654 (at node 16)
Injected packet length average = 1.93652
Accepted packet length average = 1.93652
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.5743 (6 samples)
	minimum = 6 (6 samples)
	maximum = 163 (6 samples)
Network latency average = 13.5698 (6 samples)
	minimum = 6 (6 samples)
	maximum = 146.167 (6 samples)
Flit latency average = 12.4182 (6 samples)
	minimum = 6 (6 samples)
	maximum = 142.833 (6 samples)
Fragmentation average = 0.0015275 (6 samples)
	minimum = 0 (6 samples)
	maximum = 61.1667 (6 samples)
Injected packet rate average = 0.0504838 (6 samples)
	minimum = 0.0382999 (6 samples)
	maximum = 0.0789055 (6 samples)
Accepted packet rate average = 0.0504838 (6 samples)
	minimum = 0.0382999 (6 samples)
	maximum = 0.0789055 (6 samples)
Injected flit rate average = 0.121431 (6 samples)
	minimum = 0.0679015 (6 samples)
	maximum = 0.257439 (6 samples)
Accepted flit rate average = 0.121431 (6 samples)
	minimum = 0.0688052 (6 samples)
	maximum = 0.20334 (6 samples)
Injected packet size average = 2.40535 (6 samples)
Accepted packet size average = 2.40535 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 30 sec (150 sec)
gpgpu_simulation_rate = 129856 (inst/sec)
gpgpu_simulation_rate = 1395 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,209307)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,209307)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,209307)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,209307)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,209307)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,209307)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,209307)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,209307)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,209307)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,209307)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,209307)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,209307)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,209307)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,209307)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,209307)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,209307)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,209307)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,209307)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,209307)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,209307)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,209307)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,209307)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,209307)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,209307)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,209307)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,209307)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,209307)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,209307)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,209307)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,209307)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,209307)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,209307)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,209307)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,209307)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,209307)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,209307)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,209307)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,209307)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,209307)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,209307)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,209307)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,209307)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,209307)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,209307)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,209307)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,209307)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,209307)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,209307)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,209307)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,209307)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,209307)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,209307)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,209307)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,209307)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,209307)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,209307)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(6,5,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (866,209307), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (890,209307), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (891,209307), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (906,209307), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (910,209307), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (910,209307), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (935,209307), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (938,209307), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (949,209307), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (956,209307), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (961,209307), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (964,209307), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (977,209307), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (995,209307), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (997,209307), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 210307  inst.: 19594732 (ipc=116.2) sim_rate=129766 (inst/sec) elapsed = 0:0:02:31 / Fri Jul 27 17:37:11 2018
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1018,209307), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1022,209307), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1023,209307), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1025,209307), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1027,209307), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1027,209307), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1029,209307), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1029,209307), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1031,209307), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1033,209307), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1039,209307), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1041,209307), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1048,209307), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1054,209307), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1058,209307), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1063,209307), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1066,209307), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1074,209307), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1077,209307), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1086,209307), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1093,209307), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1098,209307), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1108,209307), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1110,209307), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1121,209307), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1126,209307), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1138,209307), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1143,209307), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1146,209307), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1149,209307), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1149,209307), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1150,209307), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1157,209307), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1159,209307), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1163,209307), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1173,209307), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1181,209307), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1184,209307), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1186,209307), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1195,209307), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1207,209307), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 4.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 7 
gpu_sim_cycle = 1208
gpu_sim_insn = 116864
gpu_ipc =      96.7417
gpu_tot_sim_cycle = 210515
gpu_tot_sim_insn = 19595364
gpu_tot_ipc =      93.0830
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17389
gpu_stall_icnt2sh    = 70274
gpu_total_sim_rate=129770

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 385689
	L1I_total_cache_misses = 2275
	L1I_total_cache_miss_rate = 0.0059
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 34510, Miss = 17013, Miss_rate = 0.493, Pending_hits = 2728, Reservation_fails = 35935
	L1D_cache_core[1]: Access = 36546, Miss = 18031, Miss_rate = 0.493, Pending_hits = 2710, Reservation_fails = 31874
	L1D_cache_core[2]: Access = 36526, Miss = 18325, Miss_rate = 0.502, Pending_hits = 2742, Reservation_fails = 26084
	L1D_cache_core[3]: Access = 35835, Miss = 18545, Miss_rate = 0.518, Pending_hits = 2846, Reservation_fails = 35557
	L1D_cache_core[4]: Access = 45026, Miss = 23066, Miss_rate = 0.512, Pending_hits = 3770, Reservation_fails = 50310
	L1D_cache_core[5]: Access = 45454, Miss = 23103, Miss_rate = 0.508, Pending_hits = 3620, Reservation_fails = 54801
	L1D_cache_core[6]: Access = 44956, Miss = 23210, Miss_rate = 0.516, Pending_hits = 3562, Reservation_fails = 55494
	L1D_cache_core[7]: Access = 44297, Miss = 22669, Miss_rate = 0.512, Pending_hits = 3714, Reservation_fails = 55824
	L1D_cache_core[8]: Access = 44727, Miss = 23267, Miss_rate = 0.520, Pending_hits = 3660, Reservation_fails = 60646
	L1D_cache_core[9]: Access = 43700, Miss = 22339, Miss_rate = 0.511, Pending_hits = 3621, Reservation_fails = 60387
	L1D_cache_core[10]: Access = 44000, Miss = 22657, Miss_rate = 0.515, Pending_hits = 3673, Reservation_fails = 50513
	L1D_cache_core[11]: Access = 46542, Miss = 23462, Miss_rate = 0.504, Pending_hits = 3782, Reservation_fails = 51507
	L1D_cache_core[12]: Access = 45948, Miss = 23049, Miss_rate = 0.502, Pending_hits = 3733, Reservation_fails = 53257
	L1D_cache_core[13]: Access = 46392, Miss = 23294, Miss_rate = 0.502, Pending_hits = 3643, Reservation_fails = 53987
	L1D_cache_core[14]: Access = 45318, Miss = 22288, Miss_rate = 0.492, Pending_hits = 3764, Reservation_fails = 53960
	L1D_total_cache_accesses = 639777
	L1D_total_cache_misses = 324318
	L1D_total_cache_miss_rate = 0.5069
	L1D_total_cache_pending_hits = 51568
	L1D_total_cache_reservation_fails = 730136
	L1D_cache_data_port_util = 0.095
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 7128
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0629
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 260705
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 220879
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6680
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3186
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290753
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 509257
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 383414
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2275
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5326, 5326, 5326, 5326, 5326, 5326, 779, 779, 744, 744, 624, 624, 624, 624, 317, 317, 
gpgpu_n_tot_thrd_icount = 22251712
gpgpu_n_tot_w_icount = 695366
gpgpu_n_stall_shd_mem = 1163897
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33565
gpgpu_n_mem_write_global = 294046
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3878080
gpgpu_n_store_insn = 1954880
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 211968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1163897
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1513024	W0_Idle:122386	W0_Scoreboard:3229474	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:72690	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:584032
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 268520 {8:33565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19719664 {40:161808,72:74016,136:58222,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4564840 {136:33565,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2352368 {8:294046,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 171 
maxdqlatency = 0 
maxmflatency = 730 
averagemflatency = 194 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 210514 
mrq_lat_table:3951 	498 	1393 	431 	458 	153 	36 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	310388 	16927 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20446 	45803 	133207 	125828 	2360 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12541 	17144 	3721 	170 	4 	0 	0 	0 	103 	337 	7179 	23431 	33391 	109611 	119994 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	370 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        22        20         0         0        14        12         0         0         0         0         0         0         0         0 
dram[1]:        34        34        22        20         0         0        14        12         0         0         0         0         0         0         0         0 
dram[2]:        34        34        22        20         0         0        14        12         0         0         0         0         0         0         0         0 
dram[3]:        34        34        22        20         0         0        14        12         0         0         0         0         0         0         0         0 
dram[4]:        34        34        22        20         0         0        14        12         0         0         0         0         0         0         0         0 
dram[5]:        34        34        22        20         0         0        14        12         0         0         0         0         0         0         0         0 
dram[6]:        30        34        22        20         0         0        14        12         0         0         0         0         0         0         0         0 
dram[7]:        30        34        20        20         0         0        14        10         0         0         0         0         0         0         0         0 
dram[8]:        30        34        20        20         0         0        14        10         0         0         0         0         0         0         0         0 
dram[9]:        34        34        20        20         0         0        14        10         0         0         0         0         0         0         0         0 
dram[10]:        36        34        20        20         0         0        12        10         0         0         0         0         0         0         0         0 
dram[11]:        36        34        20        20         0         0        12        10         0         0         0         0         0         0         0         0 
dram[12]:        36        34        20        20         0         0        12        10         0         0         0         0         0         0         0         0 
dram[13]:        35        34        20        20         0         0        12        10         0         0         0         0         0         0         0         0 
dram[14]:        34        34        20        20         0         0        12        10         0         0         0         0         0         0         0         0 
dram[15]:        34        34        20        20         0         0        12        10         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2920      2216      1344      1546      2463      2987      1116      1144       468       455       867      6894      1265         0         0         0 
dram[1]:      2636      3016      1378      1534      2459      2955      1098      1126       464       452      5033     11354         0         0         0         0 
dram[2]:      2640      3378      1377      1465      2455      2945      1119      1122       464       451      5452     11731         0         0         0         0 
dram[3]:      2643      3394      1386      1533      2724      3021      1117      1155       459       455      5796     12105         0         0         0         0 
dram[4]:      2652      3413      1450      1419      2501      2442      1148      1172       458       472      6163     12514       627         0         0         0 
dram[5]:      2648      3419      1415      1418      2497      2438      1189      1206       454       468      6588     12934         0         0         0         0 
dram[6]:      2652      3440      1407      1416      2492      2434      1189      1252       473       451      1256       459         0         0         0         0 
dram[7]:      2664      3455      1466      1443      2741      2703      1218      1242       597       447       854       916         0         0         0         0 
dram[8]:      2668      3490      1558      1559      2538      2452      1193      1239       582       443      3222      1486         0         0         0         0 
dram[9]:      2673      3512      1408      1596      2823      2449      1256      1307       455       439      8172      1851         0         0         0         0 
dram[10]:      2618      3126      1365      1377      2811      2445      1008      1306       451       459      8562      2267         0         0         0         0 
dram[11]:      2622      3549      1519      1374      2974      2471      1005      1315       447       454      8940      2682         0         0         0         0 
dram[12]:      3243      3567      1477      1767      2941      2464      1056      1042       476       447      9341      3059         0         0         0         0 
dram[13]:      3028      3603      1526      1377      2925      2488      1050      1038       472       443      9694      3419         0         0         0         0 
dram[14]:      2755      3608      1519      1374      2913      2484      1098      1109       465       439       845      1059         0         0         0         0 
dram[15]:      1661      3638      1873      1340      2997      2480      1097      1045       606       468       736       858         0      1273         0         0 
average row accesses per activate:
dram[0]: 19.500000 13.333333 14.000000 14.666667 60.000000 62.000000  9.000000  7.000000 28.000000 30.000000 30.000000 30.000000  1.000000      -nan      -nan      -nan 
dram[1]: 18.000000 19.000000 14.000000 14.666667 60.000000 62.000000  9.000000  7.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[2]: 18.000000 19.000000 14.000000 14.666667 60.000000 62.000000  9.000000  7.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[3]: 18.000000 19.000000 14.000000 14.666667 60.000000 62.000000  9.000000  7.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[4]: 18.500000 19.000000 14.000000 14.666667 60.000000 62.000000  9.000000  7.500000 28.000000 30.000000 30.000000 30.000000  2.000000      -nan      -nan      -nan 
dram[5]: 19.000000 19.000000 14.000000 14.000000 60.000000 62.000000  9.000000  8.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[6]:  9.750000 19.000000 14.000000 14.000000 60.000000 62.000000  9.000000  8.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[7]: 10.000000 13.333333 13.333333 14.000000 60.000000 62.000000  8.000000  7.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[8]:  9.750000 13.333333 14.666667 14.000000 60.000000 62.000000  8.000000  7.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[9]: 19.000000 13.333333 14.666667 13.333333 62.000000 62.000000  8.000000  7.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[10]: 20.000000 19.000000 14.666667 13.333333 62.000000 62.000000  7.000000  7.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[11]: 13.666667 19.000000 14.666667 13.333333 62.000000 62.000000  7.000000  7.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[12]: 14.000000 19.000000 14.666667 13.333333 62.000000 62.000000  7.000000  7.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[13]: 13.333333 19.000000 14.666667 13.333333 62.000000 62.000000  7.000000  7.000000 28.000000 30.000000 30.000000 28.000000      -nan      -nan      -nan      -nan 
dram[14]: 13.333333 19.000000 14.666667 13.333333 62.000000 62.000000  7.000000  7.000000 28.000000 30.000000 30.000000 28.000000      -nan      -nan      -nan      -nan 
dram[15]: 13.333333 19.000000 14.666667 13.333333 62.000000 62.000000  7.000000  7.000000 28.000000 30.000000 30.000000 28.000000      -nan  1.000000      -nan      -nan 
average row locality = 6930/338 = 20.502958
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        26        40        40        32        32        12        10        28        30        30        30         1         0         0         0 
dram[1]:        22        24        40        40        32        32        12        10        28        30        30        30         0         0         0         0 
dram[2]:        22        24        40        40        32        32        12        10        28        30        30        30         0         0         0         0 
dram[3]:        22        24        40        40        32        32        12        10        28        30        30        30         0         0         0         0 
dram[4]:        23        24        40        40        32        32        12        11        28        30        30        30         2         0         0         0 
dram[5]:        24        24        40        40        32        32        12        12        28        30        30        30         0         0         0         0 
dram[6]:        25        24        40        40        32        32        12        12        28        30        30        30         0         0         0         0 
dram[7]:        26        26        38        40        32        32        10        10        28        30        30        30         0         0         0         0 
dram[8]:        25        26        40        40        32        32        10        10        28        30        30        30         0         0         0         0 
dram[9]:        24        26        40        38        32        32        10        10        28        30        30        30         0         0         0         0 
dram[10]:        26        24        40        38        32        32        10        10        28        30        30        30         0         0         0         0 
dram[11]:        27        24        40        38        32        32        10        10        28        30        30        30         0         0         0         0 
dram[12]:        28        24        40        38        32        32        10        10        28        30        30        30         0         0         0         0 
dram[13]:        26        24        40        38        32        32        10        10        28        30        30        28         0         0         0         0 
dram[14]:        26        24        40        38        32        32        10        10        28        30        30        28         0         0         0         0 
dram[15]:        26        24        40        38        32        32        10        10        28        30        30        28         0         1         0         0 
total reads: 5300
min_bank_accesses = 0!
chip skew: 335/328 = 1.02
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[1]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[2]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[3]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[4]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[5]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[6]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[7]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[8]:        14        14         4         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         0         0         0         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
total reads: 1630
min_bank_accesses = 0!
chip skew: 104/100 = 1.04
average mf latency per bank:
dram[0]:       2049      3422      5707      4740       146       138       692       582     75246     62880      3285      3228      2789    none      none      none  
dram[1]:       2484      3425      5427      4662       151       136       775       599     81062     67882      3109      3332    none      none      none      none  
dram[2]:       2605      3732      5985      5240       153       139       770       564     35632     60964      3205      3317    none      none      none      none  
dram[3]:       2119      3690      5826      4701       142       136       667       541     31129     68950      3107      3286    none      none      none      none  
dram[4]:       2707      2904      4163      4008       143       140       883       746     36866     72889      3092      3044      7004    none      none      none  
dram[5]:       2177      3432      4925      4228       156       141       776       906     36073     64699      3080      3165    none      none      none      none  
dram[6]:       2361      3203      4836      4375       150       140       709       807     33675     59249      3606      3726    none      none      none      none  
dram[7]:       2265      3080      4586      4511       145       138       565      1100     40184     68865      3395      4096    none      none      none      none  
dram[8]:       2036      3512      4115      3879       147       137       487      1063     40237     62552      3290      3359    none      none      none      none  
dram[9]:       2679      2900      3971      5094       142       140       419       845     31878     60266      3227      3511    none      none      none      none  
dram[10]:       2898      3645      4203      4532       142       139       547      1040     38213     74036      3453      3267    none      none      none      none  
dram[11]:       3311      3273      3650      4159       139       142       692      1016     37419     66933      3297      3597    none      none      none      none  
dram[12]:       3048      3231      4120      4487       144       138       563       850     36406     56507      3482      3383    none      none      none      none  
dram[13]:       3078      3655      4719      4154       139       142       654       957     40186     65550      3219      3753    none      none      none      none  
dram[14]:       3392      3105      3770      4464       138       143       594       914     39792     69910      3723      3713    none      none      none      none  
dram[15]:       2956      3755      4111      3805       140       140       519       851     32640     61435      3316      3903    none        5429    none      none  
maximum mf latency per bank:
dram[0]:        515       456       519       528       451       308       502       443       565       612       565       348       355         0         0         0
dram[1]:        438       525       472       524       476       295       509       399       596       663       350       353         0         0         0         0
dram[2]:        440       502       498       548       514       327       526       514       569       614       363       361         0         0         0         0
dram[3]:        492       491       444       491       307       289       431       379       457       533       343       345         0         0         0         0
dram[4]:        490       396       523       526       361       324       537       591       353       580       349       351       630         0         0         0
dram[5]:        500       445       531       576       526       331       487       564       547       654       362       358         0         0         0         0
dram[6]:        443       477       502       496       436       324       521       552       730       688       505       640         0         0         0         0
dram[7]:        469       453       485       506       320       298       494       580       518       547       487       457         0         0         0         0
dram[8]:        481       491       572       603       458       311       404       569       545       576       393       357         0         0         0         0
dram[9]:        411       530       538       548       390       344       335       433       568       583       375       349         0         0         0         0
dram[10]:        437       610       575       664       431       352       550       552       480       500       366       337         0         0         0         0
dram[11]:        489       500       513       526       319       424       566       569       482       428       345       353         0         0         0         0
dram[12]:        420       440       431       486       441       348       500       493       396       414       343       368         0         0         0         0
dram[13]:        465       550       519       539       351       444       492       548       599       558       352       332         0         0         0         0
dram[14]:        484       568       541       645       318       452       449       461       439       441       336       346         0         0         0         0
dram[15]:        632       703       694       701       345       377       512       468       440       504       344       373         0       504         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160291 n_nop=159382 n_act=23 n_pre=10 n_req=438 n_rd=668 n_write=208 bw_util=0.01093
n_activity=4039 dram_eff=0.4338
bk0: 46a 159932i bk1: 52a 159927i bk2: 80a 160008i bk3: 80a 159989i bk4: 64a 159646i bk5: 64a 159637i bk6: 24a 160136i bk7: 20a 160144i bk8: 56a 160168i bk9: 60a 160148i bk10: 60a 160161i bk11: 60a 160162i bk12: 2a 160272i bk13: 0a 160289i bk14: 0a 160292i bk15: 0a 160294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00683133
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160291 n_nop=159399 n_act=20 n_pre=8 n_req=432 n_rd=660 n_write=204 bw_util=0.01078
n_activity=3935 dram_eff=0.4391
bk0: 44a 159962i bk1: 48a 159964i bk2: 80a 160042i bk3: 80a 160005i bk4: 64a 159623i bk5: 64a 159635i bk6: 24a 160106i bk7: 20a 160151i bk8: 56a 160168i bk9: 60a 160140i bk10: 60a 160160i bk11: 60a 160155i bk12: 0a 160287i bk13: 0a 160290i bk14: 0a 160293i bk15: 0a 160295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00688123
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160291 n_nop=159399 n_act=20 n_pre=8 n_req=432 n_rd=660 n_write=204 bw_util=0.01078
n_activity=3936 dram_eff=0.439
bk0: 44a 159980i bk1: 48a 159939i bk2: 80a 160041i bk3: 80a 159998i bk4: 64a 159605i bk5: 64a 159615i bk6: 24a 160108i bk7: 20a 160136i bk8: 56a 160165i bk9: 60a 160152i bk10: 60a 160157i bk11: 60a 160161i bk12: 0a 160288i bk13: 0a 160290i bk14: 0a 160292i bk15: 0a 160294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00754877
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160291 n_nop=159399 n_act=20 n_pre=8 n_req=432 n_rd=660 n_write=204 bw_util=0.01078
n_activity=3970 dram_eff=0.4353
bk0: 44a 159964i bk1: 48a 159955i bk2: 80a 160025i bk3: 80a 159950i bk4: 64a 159623i bk5: 64a 159687i bk6: 24a 160111i bk7: 20a 160142i bk8: 56a 160163i bk9: 60a 160149i bk10: 60a 160157i bk11: 60a 160162i bk12: 0a 160289i bk13: 0a 160290i bk14: 0a 160292i bk15: 0a 160293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00638838
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160291 n_nop=159390 n_act=21 n_pre=8 n_req=436 n_rd=668 n_write=204 bw_util=0.01088
n_activity=4028 dram_eff=0.433
bk0: 46a 159975i bk1: 48a 159966i bk2: 80a 160030i bk3: 80a 159987i bk4: 64a 159668i bk5: 64a 159633i bk6: 24a 160122i bk7: 22a 160112i bk8: 56a 160167i bk9: 60a 160157i bk10: 60a 160164i bk11: 60a 160159i bk12: 4a 160273i bk13: 0a 160289i bk14: 0a 160289i bk15: 0a 160292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.005359
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160291 n_nop=159395 n_act=20 n_pre=8 n_req=434 n_rd=668 n_write=200 bw_util=0.01083
n_activity=3932 dram_eff=0.4415
bk0: 48a 159960i bk1: 48a 159970i bk2: 80a 160034i bk3: 80a 159987i bk4: 64a 159602i bk5: 64a 159587i bk6: 24a 160128i bk7: 24a 160118i bk8: 56a 160164i bk9: 60a 160153i bk10: 60a 160163i bk11: 60a 160157i bk12: 0a 160289i bk13: 0a 160291i bk14: 0a 160294i bk15: 0a 160295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00900238
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160291 n_nop=159389 n_act=22 n_pre=10 n_req=435 n_rd=670 n_write=200 bw_util=0.01086
n_activity=3882 dram_eff=0.4482
bk0: 50a 159949i bk1: 48a 159977i bk2: 80a 160026i bk3: 80a 159961i bk4: 64a 159566i bk5: 64a 159576i bk6: 24a 160103i bk7: 24a 160134i bk8: 56a 160157i bk9: 60a 160128i bk10: 60a 160160i bk11: 60a 160153i bk12: 0a 160287i bk13: 0a 160291i bk14: 0a 160293i bk15: 0a 160295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0112732
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160291 n_nop=159393 n_act=23 n_pre=11 n_req=432 n_rd=664 n_write=200 bw_util=0.01078
n_activity=3875 dram_eff=0.4459
bk0: 52a 159946i bk1: 52a 159952i bk2: 76a 160033i bk3: 80a 159993i bk4: 64a 159573i bk5: 64a 159572i bk6: 20a 160112i bk7: 20a 160139i bk8: 56a 160165i bk9: 60a 160142i bk10: 60a 160162i bk11: 60a 160161i bk12: 0a 160288i bk13: 0a 160291i bk14: 0a 160294i bk15: 0a 160296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00881522
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160291 n_nop=159387 n_act=23 n_pre=11 n_req=435 n_rd=666 n_write=204 bw_util=0.01086
n_activity=3946 dram_eff=0.441
bk0: 50a 159941i bk1: 52a 159910i bk2: 80a 159955i bk3: 80a 159930i bk4: 64a 159637i bk5: 64a 159609i bk6: 20a 160119i bk7: 20a 160161i bk8: 56a 160163i bk9: 60a 160138i bk10: 60a 160164i bk11: 60a 160162i bk12: 0a 160290i bk13: 0a 160291i bk14: 0a 160292i bk15: 0a 160294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00874035
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160291 n_nop=159393 n_act=21 n_pre=9 n_req=434 n_rd=660 n_write=208 bw_util=0.01083
n_activity=3919 dram_eff=0.443
bk0: 48a 159951i bk1: 52a 159934i bk2: 80a 159925i bk3: 76a 159977i bk4: 64a 159556i bk5: 64a 159504i bk6: 20a 160115i bk7: 20a 160141i bk8: 56a 160166i bk9: 60a 160141i bk10: 60a 160162i bk11: 60a 160157i bk12: 0a 160287i bk13: 0a 160290i bk14: 0a 160291i bk15: 0a 160295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.011816
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160291 n_nop=159399 n_act=20 n_pre=8 n_req=432 n_rd=660 n_write=204 bw_util=0.01078
n_activity=3843 dram_eff=0.4496
bk0: 52a 159965i bk1: 48a 159932i bk2: 80a 159930i bk3: 76a 159884i bk4: 64a 159531i bk5: 64a 159513i bk6: 20a 160150i bk7: 20a 160133i bk8: 56a 160167i bk9: 60a 160152i bk10: 60a 160156i bk11: 60a 160162i bk12: 0a 160288i bk13: 0a 160291i bk14: 0a 160292i bk15: 0a 160294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0121903
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160291 n_nop=159395 n_act=21 n_pre=9 n_req=433 n_rd=662 n_write=204 bw_util=0.01081
n_activity=3883 dram_eff=0.446
bk0: 54a 159921i bk1: 48a 159968i bk2: 80a 159931i bk3: 76a 159991i bk4: 64a 159590i bk5: 64a 159492i bk6: 20a 160169i bk7: 20a 160125i bk8: 56a 160168i bk9: 60a 160155i bk10: 60a 160158i bk11: 60a 160151i bk12: 0a 160288i bk13: 0a 160290i bk14: 0a 160291i bk15: 0a 160294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00993194
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160291 n_nop=159393 n_act=21 n_pre=9 n_req=434 n_rd=664 n_write=204 bw_util=0.01083
n_activity=3887 dram_eff=0.4466
bk0: 56a 159938i bk1: 48a 159961i bk2: 80a 159922i bk3: 76a 159982i bk4: 64a 159529i bk5: 64a 159618i bk6: 20a 160139i bk7: 20a 160132i bk8: 56a 160165i bk9: 60a 160157i bk10: 60a 160162i bk11: 60a 160162i bk12: 0a 160290i bk13: 0a 160290i bk14: 0a 160293i bk15: 0a 160295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0132634
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160291 n_nop=159401 n_act=21 n_pre=9 n_req=430 n_rd=656 n_write=204 bw_util=0.01073
n_activity=3866 dram_eff=0.4449
bk0: 52a 159958i bk1: 48a 159934i bk2: 80a 159913i bk3: 76a 159955i bk4: 64a 159616i bk5: 64a 159540i bk6: 20a 160145i bk7: 20a 160135i bk8: 56a 160168i bk9: 60a 160144i bk10: 60a 160155i bk11: 56a 160169i bk12: 0a 160287i bk13: 0a 160288i bk14: 0a 160289i bk15: 0a 160293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00925816
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160291 n_nop=159401 n_act=21 n_pre=9 n_req=430 n_rd=656 n_write=204 bw_util=0.01073
n_activity=3841 dram_eff=0.4478
bk0: 52a 159953i bk1: 48a 159948i bk2: 80a 159930i bk3: 76a 160016i bk4: 64a 159584i bk5: 64a 159484i bk6: 20a 160107i bk7: 20a 160161i bk8: 56a 160166i bk9: 60a 160160i bk10: 60a 160161i bk11: 56a 160160i bk12: 0a 160288i bk13: 0a 160290i bk14: 0a 160290i bk15: 0a 160296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00902109
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160291 n_nop=159398 n_act=22 n_pre=9 n_req=431 n_rd=658 n_write=204 bw_util=0.01076
n_activity=3942 dram_eff=0.4373
bk0: 52a 159967i bk1: 48a 159977i bk2: 80a 159993i bk3: 76a 160003i bk4: 64a 159605i bk5: 64a 159575i bk6: 20a 160157i bk7: 20a 160130i bk8: 56a 160165i bk9: 60a 160137i bk10: 60a 160161i bk11: 56a 160164i bk12: 0a 160289i bk13: 2a 160282i bk14: 0a 160291i bk15: 0a 160296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0082475

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24922, Miss = 334, Miss_rate = 0.013, Pending_hits = 338, Reservation_fails = 2001
L2_cache_bank[1]: Access = 26818, Miss = 330, Miss_rate = 0.012, Pending_hits = 332, Reservation_fails = 1811
L2_cache_bank[2]: Access = 19473, Miss = 330, Miss_rate = 0.017, Pending_hits = 337, Reservation_fails = 1575
L2_cache_bank[3]: Access = 19383, Miss = 330, Miss_rate = 0.017, Pending_hits = 324, Reservation_fails = 1508
L2_cache_bank[4]: Access = 20424, Miss = 334, Miss_rate = 0.016, Pending_hits = 340, Reservation_fails = 1613
L2_cache_bank[5]: Access = 19578, Miss = 334, Miss_rate = 0.017, Pending_hits = 334, Reservation_fails = 2345
L2_cache_bank[6]: Access = 18215, Miss = 335, Miss_rate = 0.018, Pending_hits = 354, Reservation_fails = 2386
L2_cache_bank[7]: Access = 21177, Miss = 332, Miss_rate = 0.016, Pending_hits = 338, Reservation_fails = 2463
L2_cache_bank[8]: Access = 20063, Miss = 333, Miss_rate = 0.017, Pending_hits = 323, Reservation_fails = 2415
L2_cache_bank[9]: Access = 18203, Miss = 330, Miss_rate = 0.018, Pending_hits = 318, Reservation_fails = 2010
L2_cache_bank[10]: Access = 21194, Miss = 330, Miss_rate = 0.016, Pending_hits = 307, Reservation_fails = 1820
L2_cache_bank[11]: Access = 20225, Miss = 331, Miss_rate = 0.016, Pending_hits = 294, Reservation_fails = 1877
L2_cache_bank[12]: Access = 18349, Miss = 332, Miss_rate = 0.018, Pending_hits = 308, Reservation_fails = 1864
L2_cache_bank[13]: Access = 20385, Miss = 328, Miss_rate = 0.016, Pending_hits = 310, Reservation_fails = 1631
L2_cache_bank[14]: Access = 21250, Miss = 328, Miss_rate = 0.015, Pending_hits = 313, Reservation_fails = 1740
L2_cache_bank[15]: Access = 18129, Miss = 329, Miss_rate = 0.018, Pending_hits = 331, Reservation_fails = 2095
L2_total_cache_accesses = 327788
L2_total_cache_misses = 5300
L2_total_cache_miss_rate = 0.0162
L2_total_cache_pending_hits = 5201
L2_total_cache_reservation_fails = 31154
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24756
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3649
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30072
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1082
L2_cache_data_port_util = 0.189
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=462726
icnt_total_pkts_simt_to_mem=870516
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.1664
	minimum = 6
	maximum = 190
Network latency average = 16.7615
	minimum = 6
	maximum = 190
Slowest packet = 654159
Flit latency average = 14.8247
	minimum = 6
	maximum = 190
Slowest flit = 1329449
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0569857
	minimum = 0.044702 (at node 12)
	maximum = 0.0819536 (at node 19)
Accepted packet rate average = 0.0569857
	minimum = 0.044702 (at node 12)
	maximum = 0.0819536 (at node 19)
Injected flit rate average = 0.138913
	minimum = 0.080298 (at node 11)
	maximum = 0.290563 (at node 19)
Accepted flit rate average= 0.138913
	minimum = 0.0778146 (at node 24)
	maximum = 0.19702 (at node 0)
Injected packet length average = 2.43768
Accepted packet length average = 2.43768
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.516 (7 samples)
	minimum = 6 (7 samples)
	maximum = 166.857 (7 samples)
Network latency average = 14.0258 (7 samples)
	minimum = 6 (7 samples)
	maximum = 152.429 (7 samples)
Flit latency average = 12.762 (7 samples)
	minimum = 6 (7 samples)
	maximum = 149.571 (7 samples)
Fragmentation average = 0.00130929 (7 samples)
	minimum = 0 (7 samples)
	maximum = 52.4286 (7 samples)
Injected packet rate average = 0.0514126 (7 samples)
	minimum = 0.0392145 (7 samples)
	maximum = 0.079341 (7 samples)
Accepted packet rate average = 0.0514126 (7 samples)
	minimum = 0.0392145 (7 samples)
	maximum = 0.079341 (7 samples)
Injected flit rate average = 0.123928 (7 samples)
	minimum = 0.0696725 (7 samples)
	maximum = 0.262171 (7 samples)
Accepted flit rate average = 0.123928 (7 samples)
	minimum = 0.0700922 (7 samples)
	maximum = 0.202437 (7 samples)
Injected packet size average = 2.41047 (7 samples)
Accepted packet size average = 2.41047 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 31 sec (151 sec)
gpgpu_simulation_rate = 129770 (inst/sec)
gpgpu_simulation_rate = 1394 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_in memcpy success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,210515)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,210515)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(1,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1979,210515), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2257,210515), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' finished on shader 11.
kernel_name = _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi 
kernel_launch_uid = 8 
gpu_sim_cycle = 2258
gpu_sim_insn = 94721
gpu_ipc =      41.9491
gpu_tot_sim_cycle = 212773
gpu_tot_sim_insn = 19690085
gpu_tot_ipc =      92.5403
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17389
gpu_stall_icnt2sh    = 70310
gpu_total_sim_rate=130397

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 387431
	L1I_total_cache_misses = 2275
	L1I_total_cache_miss_rate = 0.0059
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 34510, Miss = 17013, Miss_rate = 0.493, Pending_hits = 2728, Reservation_fails = 35935
	L1D_cache_core[1]: Access = 36546, Miss = 18031, Miss_rate = 0.493, Pending_hits = 2710, Reservation_fails = 31874
	L1D_cache_core[2]: Access = 36526, Miss = 18325, Miss_rate = 0.502, Pending_hits = 2742, Reservation_fails = 26084
	L1D_cache_core[3]: Access = 35835, Miss = 18545, Miss_rate = 0.518, Pending_hits = 2846, Reservation_fails = 35557
	L1D_cache_core[4]: Access = 45026, Miss = 23066, Miss_rate = 0.512, Pending_hits = 3770, Reservation_fails = 50310
	L1D_cache_core[5]: Access = 45454, Miss = 23103, Miss_rate = 0.508, Pending_hits = 3620, Reservation_fails = 54801
	L1D_cache_core[6]: Access = 44956, Miss = 23210, Miss_rate = 0.516, Pending_hits = 3562, Reservation_fails = 55494
	L1D_cache_core[7]: Access = 44297, Miss = 22669, Miss_rate = 0.512, Pending_hits = 3714, Reservation_fails = 55824
	L1D_cache_core[8]: Access = 44727, Miss = 23267, Miss_rate = 0.520, Pending_hits = 3660, Reservation_fails = 60646
	L1D_cache_core[9]: Access = 43700, Miss = 22339, Miss_rate = 0.511, Pending_hits = 3621, Reservation_fails = 60387
	L1D_cache_core[10]: Access = 44000, Miss = 22657, Miss_rate = 0.515, Pending_hits = 3673, Reservation_fails = 50513
	L1D_cache_core[11]: Access = 46830, Miss = 23558, Miss_rate = 0.503, Pending_hits = 3782, Reservation_fails = 51817
	L1D_cache_core[12]: Access = 46110, Miss = 23103, Miss_rate = 0.501, Pending_hits = 3733, Reservation_fails = 53448
	L1D_cache_core[13]: Access = 46392, Miss = 23294, Miss_rate = 0.502, Pending_hits = 3643, Reservation_fails = 53987
	L1D_cache_core[14]: Access = 45318, Miss = 22288, Miss_rate = 0.492, Pending_hits = 3764, Reservation_fails = 53960
	L1D_total_cache_accesses = 640227
	L1D_total_cache_misses = 324468
	L1D_total_cache_miss_rate = 0.5068
	L1D_total_cache_pending_hits = 51568
	L1D_total_cache_reservation_fails = 730637
	L1D_cache_data_port_util = 0.095
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 7435
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0603
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 261005
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33665
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 221380
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6987
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3186
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 509257
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 385156
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2275
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5326, 5326, 5326, 5326, 5326, 5326, 779, 779, 744, 744, 624, 624, 624, 624, 317, 317, 
gpgpu_n_tot_thrd_icount = 22357952
gpgpu_n_tot_w_icount = 698686
gpgpu_n_stall_shd_mem = 1164698
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33665
gpgpu_n_mem_write_global = 294096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3881280
gpgpu_n_store_insn = 1956480
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 221792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1164698
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1513488	W0_Idle:123572	W0_Scoreboard:3233006	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:72702	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:587202
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 269320 {8:33665,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19726464 {40:161808,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4578440 {136:33665,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2352768 {8:294096,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 171 
maxdqlatency = 0 
maxmflatency = 730 
averagemflatency = 194 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 212772 
mrq_lat_table:4037 	514 	1455 	460 	465 	153 	36 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	310388 	17077 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20560 	45839 	133207 	125828 	2360 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12584 	17161 	3736 	194 	5 	0 	0 	0 	103 	337 	7179 	23431 	33391 	109611 	120044 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	371 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        22        20         0         0        14        12         0         0         0         0         1         0         0         0 
dram[1]:        34        34        22        20         0         0        14        12         0         0         0         0         0         0         0         0 
dram[2]:        34        34        22        20         0         0        14        12         0         0         0         0         0         0         0         0 
dram[3]:        34        34        22        20         0         0        14        12         0         0         0         0         0         0         0         0 
dram[4]:        34        34        22        20         0         0        14        12         0         0         0         0         2         0         0         0 
dram[5]:        34        34        22        20         0         0        14        12         0         0         0         0         0         0         0         0 
dram[6]:        30        34        22        20         0         0        14        12         0         0         0         0         0         0         0         0 
dram[7]:        30        34        20        20         0         0        14        10         0         0         0         0         0         0         0         0 
dram[8]:        30        34        20        20         0         0        14        10         0         0         0         0         0         0         0         0 
dram[9]:        34        34        20        20         0         0        14        10         0         0         0         0         0         0         0         0 
dram[10]:        36        34        20        20         0         0        12        10         0         0         0         0         0         0         0         0 
dram[11]:        36        34        20        20         0         0        12        10         0         0         0         0         0         0         0         0 
dram[12]:        36        34        20        20         0         0        12        10         0         0         0         0         0         0         0         0 
dram[13]:        35        34        20        20         0         0        12        10         0         0         0         0         0         0         0         0 
dram[14]:        34        34        20        20         0         0        12        10         0         0         0         0         0         0         0         0 
dram[15]:        34        34        20        20         0         0        12        10         0         0         0         0         0         1         0         0 
maximum service time to same row:
dram[0]:      2920      2216      1344      1546      2463      2987      1116      1144       468       455       867      6894      1265      1143         0         0 
dram[1]:      2636      3016      1378      1534      2459      2955      1098      1126       464       452      5033     11354      1466      1189         0         0 
dram[2]:      2640      3378      1377      1465      2455      2945      1119      1122       464       451      5452     11731      1454      1185         0         0 
dram[3]:      2643      3394      1386      1533      2724      3021      1117      1155       459       455      5796     12105      1574      1172         0         0 
dram[4]:      2652      3413      1450      1419      2501      2442      1148      1172       458       472      6163     12514       935      1168         0         0 
dram[5]:      2648      3419      1415      1418      2497      2438      1189      1206       454       468      6588     12934      1525      1395         0         0 
dram[6]:      2652      3440      1407      1416      2492      2434      1189      1252       473       451      1256       459      1513      1383         0         0 
dram[7]:      2664      3455      1466      1443      2741      2703      1218      1242       597       447       854       916      1549      1164         0         0 
dram[8]:      2668      3490      1558      1559      2538      2452      1193      1239       582       443      3222      1486      1537      1159         0         0 
dram[9]:      2673      3512      1408      1596      2823      2449      1256      1307       455       439      8172      1851      1597      1196         0         0 
dram[10]:      2618      3126      1365      1377      2811      2445      1008      1306       451       459      8562      2267      1592      1193         0         0 
dram[11]:      2622      3549      1519      1374      2974      2471      1005      1315       447       454      8940      2682      1119      1179         0         0 
dram[12]:      3243      3567      1477      1767      2941      2464      1056      1042       476       447      9341      3059      1116      1175         0         0 
dram[13]:      3028      3603      1526      1377      2925      2488      1050      1038       472       443      9694      3419      1155      1826         0         0 
dram[14]:      2755      3608      1519      1374      2913      2484      1098      1109       465       439       845      1059      1151      1855         0         0 
dram[15]:      1661      3638      1873      1340      2997      2480      1097      1045       606       468       736       858      1147      1273         0         0 
average row accesses per activate:
dram[0]: 19.500000 13.333333 14.000000 14.666667 60.000000 62.000000  9.000000  7.000000 28.000000 30.000000 34.000000 32.000000  3.500000  2.000000      -nan      -nan 
dram[1]: 18.000000 19.000000 14.000000 14.666667 60.000000 62.000000  9.000000  7.000000 28.000000 30.000000 34.000000 32.000000  6.000000  2.000000      -nan      -nan 
dram[2]: 18.000000 19.000000 14.000000 14.666667 60.000000 62.000000  9.000000  7.000000 28.000000 30.000000 34.000000 32.000000  6.000000  2.000000      -nan      -nan 
dram[3]: 18.000000 19.000000 14.000000 14.666667 60.000000 62.000000  9.000000  7.000000 28.000000 30.000000 34.000000 32.000000  6.000000  2.000000      -nan      -nan 
dram[4]: 18.500000 19.000000 14.000000 14.666667 60.000000 62.000000  9.000000  7.500000 28.000000 30.000000 34.000000 32.000000  4.000000  2.000000      -nan      -nan 
dram[5]: 19.000000 19.000000 14.000000 14.000000 60.000000 62.000000  9.000000  8.000000 28.000000 30.000000 34.000000 32.000000  6.000000  2.000000      -nan      -nan 
dram[6]:  9.750000 19.000000 14.000000 14.000000 60.000000 62.000000  9.000000  8.000000 28.000000 30.000000 34.000000 32.000000  6.000000  2.000000      -nan      -nan 
dram[7]: 10.000000 13.333333 13.333333 14.000000 60.000000 62.000000  8.000000  7.000000 28.000000 30.000000 34.000000 32.000000  6.000000  2.000000      -nan      -nan 
dram[8]:  9.750000 13.333333 14.666667 14.000000 60.000000 62.000000  8.000000  7.000000 28.000000 30.000000 34.000000 32.000000  6.000000  2.000000      -nan      -nan 
dram[9]: 19.000000 13.333333 14.666667 13.333333 62.000000 62.000000  8.000000  7.000000 28.000000 30.000000 34.000000 32.000000  4.000000  2.000000      -nan      -nan 
dram[10]: 20.000000 19.000000 14.666667 13.333333 62.000000 62.000000  7.000000  7.000000 28.000000 30.000000 32.000000 32.000000  2.000000  2.000000      -nan      -nan 
dram[11]: 13.666667 19.000000 14.666667 13.333333 62.000000 62.000000  7.000000  7.000000 28.000000 30.000000 32.000000 32.000000  2.000000  2.000000      -nan      -nan 
dram[12]: 14.000000 19.000000 14.666667 13.333333 62.000000 62.000000  7.000000  7.000000 28.000000 30.000000 32.000000 32.000000  2.000000  2.000000      -nan      -nan 
dram[13]: 13.333333 19.000000 14.666667 13.333333 62.000000 62.000000  7.000000  7.000000 28.000000 30.000000 32.000000 30.000000  2.000000  4.000000      -nan      -nan 
dram[14]: 13.333333 19.000000 14.666667 13.333333 62.000000 62.000000  7.000000  7.000000 28.000000 30.000000 32.000000 34.000000  2.000000  4.000000      -nan      -nan 
dram[15]: 13.333333 19.000000 14.666667 13.333333 62.000000 62.000000  7.000000  7.000000 28.000000 30.000000 32.000000 34.000000  2.000000  2.500000      -nan      -nan 
average row locality = 7130/370 = 19.270269
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        26        40        40        32        32        12        10        28        30        32        32         5         2         0         0 
dram[1]:        22        24        40        40        32        32        12        10        28        30        32        32         4         2         0         0 
dram[2]:        22        24        40        40        32        32        12        10        28        30        32        32         4         2         0         0 
dram[3]:        22        24        40        40        32        32        12        10        28        30        32        32         4         2         0         0 
dram[4]:        23        24        40        40        32        32        12        11        28        30        32        32         6         2         0         0 
dram[5]:        24        24        40        40        32        32        12        12        28        30        32        32         4         2         0         0 
dram[6]:        25        24        40        40        32        32        12        12        28        30        32        32         4         2         0         0 
dram[7]:        26        26        38        40        32        32        10        10        28        30        32        32         4         2         0         0 
dram[8]:        25        26        40        40        32        32        10        10        28        30        32        32         4         2         0         0 
dram[9]:        24        26        40        38        32        32        10        10        28        30        32        32         3         2         0         0 
dram[10]:        26        24        40        38        32        32        10        10        28        30        31        32         2         2         0         0 
dram[11]:        27        24        40        38        32        32        10        10        28        30        32        32         2         2         0         0 
dram[12]:        28        24        40        38        32        32        10        10        28        30        32        32         2         2         0         0 
dram[13]:        26        24        40        38        32        32        10        10        28        30        32        30         2         2         0         0 
dram[14]:        26        24        40        38        32        32        10        10        28        30        32        32         2         2         0         0 
dram[15]:        26        24        40        38        32        32        10        10        28        30        32        32         2         3         0         0 
total reads: 5450
min_bank_accesses = 0!
chip skew: 345/336 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1680
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
average mf latency per bank:
dram[0]:       2049      3422      5707      4740       146       138       692       582     75246     62880      2913      3043       550       273    none      none  
dram[1]:       2484      3425      5427      4662       151       136       775       599     81062     67882      2758      3147       177       347    none      none  
dram[2]:       2605      3732      5985      5240       153       139       770       564     35632     60964      2843      3131       178       298    none      none  
dram[3]:       2119      3690      5826      4701       142       136       667       541     31129     68950      2757      3098       180       381    none      none  
dram[4]:       2707      2904      4163      4008       143       140       883       746     36866     72889      2744      2871      1884       389    none      none  
dram[5]:       2177      3432      4925      4228       156       141       776       906     36073     64699      2733      2985       177       269    none      none  
dram[6]:       2361      3203      4836      4375       150       140       709       807     33675     59249      3197      3512       177       268    none      none  
dram[7]:       2265      3080      4586      4511       145       138       565      1100     40184     68865      3010      3864       177       337    none      none  
dram[8]:       2036      3512      4115      3879       147       137       487      1063     40237     62552      2918      3167       180       291    none      none  
dram[9]:       2679      2900      3971      5094       142       140       419       845     31878     60266      2863      3308       201       313    none      none  
dram[10]:       2898      3645      4203      4532       142       139       547      1040     38213     74036      3245      3079       272       321    none      none  
dram[11]:       3311      3273      3650      4159       139       142       692      1016     37419     66933      3108      3393       276       342    none      none  
dram[12]:       3048      3231      4120      4487       144       138       563       850     36406     56507      3281      3194       272       350    none      none  
dram[13]:       3078      3655      4719      4154       139       142       654       957     40186     65550      3038      3520       315       131    none      none  
dram[14]:       3392      3105      3770      4464       138       143       594       914     39792     69910      3511      3088       323       131    none      none  
dram[15]:       2956      3755      4111      3805       140       140       519       851     32640     61435      3128      3244       286      1193    none      none  
maximum mf latency per bank:
dram[0]:        515       456       519       528       451       308       502       443       565       612       565       348       355       279         0         0
dram[1]:        438       525       472       524       476       295       509       399       596       663       350       387       269       374         0         0
dram[2]:        440       502       498       548       514       327       526       514       569       614       363       365       275       328         0         0
dram[3]:        492       491       444       491       307       289       431       379       457       533       343       345       275       405         0         0
dram[4]:        490       396       523       526       361       324       537       591       353       580       349       351       630       413         0         0
dram[5]:        500       445       531       576       526       331       487       564       547       654       362       358       269       269         0         0
dram[6]:        443       477       502       496       436       324       521       552       730       688       505       640       269       269         0         0
dram[7]:        469       453       485       506       320       298       494       580       518       547       487       457       269       373         0         0
dram[8]:        481       491       572       603       458       311       404       569       545       576       393       357       285       309         0         0
dram[9]:        411       530       538       548       390       344       335       433       568       583       375       349       274       346         0         0
dram[10]:        437       610       575       664       431       352       550       552       480       500       366       337       278       354         0         0
dram[11]:        489       500       513       526       319       424       566       569       482       428       345       359       282       375         0         0
dram[12]:        420       440       431       486       441       348       500       493       396       414       343       368       278       383         0         0
dram[13]:        465       550       519       539       351       444       492       548       599       558       352       332       345       262         0         0
dram[14]:        484       568       541       645       318       452       449       461       439       441       336       346       353       263         0         0
dram[15]:        632       703       694       701       345       377       512       468       440       504       344       373       301       504         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162010 n_nop=161070 n_act=25 n_pre=11 n_req=452 n_rd=688 n_write=216 bw_util=0.01116
n_activity=4181 dram_eff=0.4324
bk0: 46a 161649i bk1: 52a 161645i bk2: 80a 161727i bk3: 80a 161708i bk4: 64a 161365i bk5: 64a 161356i bk6: 24a 161855i bk7: 20a 161863i bk8: 56a 161888i bk9: 60a 161868i bk10: 64a 161845i bk11: 64a 161873i bk12: 10a 161939i bk13: 4a 161991i bk14: 0a 162009i bk15: 0a 162011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00694402
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162010 n_nop=161088 n_act=22 n_pre=8 n_req=446 n_rd=680 n_write=212 bw_util=0.01101
n_activity=4077 dram_eff=0.4376
bk0: 44a 161680i bk1: 48a 161682i bk2: 80a 161761i bk3: 80a 161724i bk4: 64a 161342i bk5: 64a 161354i bk6: 24a 161825i bk7: 20a 161870i bk8: 56a 161888i bk9: 60a 161860i bk10: 64a 161844i bk11: 64a 161865i bk12: 8a 161952i bk13: 4a 161992i bk14: 0a 162010i bk15: 0a 162013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00698722
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162010 n_nop=161088 n_act=22 n_pre=8 n_req=446 n_rd=680 n_write=212 bw_util=0.01101
n_activity=4078 dram_eff=0.4375
bk0: 44a 161698i bk1: 48a 161657i bk2: 80a 161760i bk3: 80a 161717i bk4: 64a 161324i bk5: 64a 161334i bk6: 24a 161827i bk7: 20a 161855i bk8: 56a 161885i bk9: 60a 161872i bk10: 64a 161841i bk11: 64a 161871i bk12: 8a 161952i bk13: 4a 161992i bk14: 0a 162009i bk15: 0a 162011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00774644
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162010 n_nop=161088 n_act=22 n_pre=8 n_req=446 n_rd=680 n_write=212 bw_util=0.01101
n_activity=4110 dram_eff=0.4341
bk0: 44a 161682i bk1: 48a 161673i bk2: 80a 161744i bk3: 80a 161669i bk4: 64a 161342i bk5: 64a 161406i bk6: 24a 161830i bk7: 20a 161861i bk8: 56a 161883i bk9: 60a 161869i bk10: 64a 161837i bk11: 64a 161872i bk12: 8a 161948i bk13: 4a 161980i bk14: 0a 162009i bk15: 0a 162011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00674032
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0x800c2480, atomic=0 1 entries : 0x7fb8350d1840 :  mf: uid=1767410, sid11:w15, part=4, addr=0x800c2480, load , size=128, unknown  status = IN_PARTITION_DRAM (212772), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162010 n_nop=161079 n_act=23 n_pre=9 n_req=450 n_rd=687 n_write=212 bw_util=0.0111
n_activity=4153 dram_eff=0.4329
bk0: 46a 161692i bk1: 48a 161684i bk2: 80a 161749i bk3: 80a 161706i bk4: 64a 161387i bk5: 64a 161352i bk6: 24a 161841i bk7: 22a 161831i bk8: 56a 161887i bk9: 60a 161877i bk10: 64a 161844i bk11: 64a 161870i bk12: 11a 161930i bk13: 4a 161979i bk14: 0a 162006i bk15: 0a 162009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00558608
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents
MSHR: tag=0x800be580, atomic=0 1 entries : 0x7fb837264390 :  mf: uid=1767409, sid11:w15, part=5, addr=0x800be580, load , size=128, unknown  status = IN_PARTITION_DRAM (212767), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162010 n_nop=161084 n_act=22 n_pre=8 n_req=448 n_rd=688 n_write=208 bw_util=0.01106
n_activity=4074 dram_eff=0.4399
bk0: 48a 161679i bk1: 48a 161689i bk2: 80a 161753i bk3: 80a 161706i bk4: 64a 161321i bk5: 64a 161306i bk6: 24a 161847i bk7: 24a 161837i bk8: 56a 161883i bk9: 60a 161872i bk10: 64a 161847i bk11: 64a 161867i bk12: 8a 161956i bk13: 4a 161993i bk14: 0a 162012i bk15: 0a 162013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.009055
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162010 n_nop=161078 n_act=24 n_pre=10 n_req=449 n_rd=690 n_write=208 bw_util=0.01109
n_activity=4024 dram_eff=0.4463
bk0: 50a 161668i bk1: 48a 161696i bk2: 80a 161745i bk3: 80a 161680i bk4: 64a 161285i bk5: 64a 161295i bk6: 24a 161822i bk7: 24a 161853i bk8: 56a 161876i bk9: 60a 161847i bk10: 64a 161844i bk11: 64a 161863i bk12: 8a 161954i bk13: 4a 161993i bk14: 0a 162010i bk15: 0a 162013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0113018
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162010 n_nop=161082 n_act=25 n_pre=11 n_req=446 n_rd=684 n_write=208 bw_util=0.01101
n_activity=4014 dram_eff=0.4444
bk0: 52a 161663i bk1: 52a 161670i bk2: 76a 161752i bk3: 80a 161712i bk4: 64a 161292i bk5: 64a 161291i bk6: 20a 161831i bk7: 20a 161858i bk8: 56a 161885i bk9: 60a 161862i bk10: 64a 161833i bk11: 64a 161872i bk12: 8a 161950i bk13: 4a 161993i bk14: 0a 162011i bk15: 0a 162013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00889451
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162010 n_nop=161076 n_act=25 n_pre=11 n_req=449 n_rd=686 n_write=212 bw_util=0.01109
n_activity=4078 dram_eff=0.4404
bk0: 50a 161659i bk1: 52a 161628i bk2: 80a 161674i bk3: 80a 161649i bk4: 64a 161356i bk5: 64a 161328i bk6: 20a 161838i bk7: 20a 161880i bk8: 56a 161883i bk9: 60a 161858i bk10: 64a 161844i bk11: 64a 161872i bk12: 8a 161942i bk13: 4a 161993i bk14: 0a 162009i bk15: 0a 162011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00896858
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162010 n_nop=161086 n_act=23 n_pre=9 n_req=446 n_rd=678 n_write=214 bw_util=0.01101
n_activity=4039 dram_eff=0.4417
bk0: 48a 161669i bk1: 52a 161652i bk2: 80a 161644i bk3: 76a 161696i bk4: 64a 161275i bk5: 64a 161223i bk6: 20a 161834i bk7: 20a 161860i bk8: 56a 161886i bk9: 60a 161861i bk10: 64a 161842i bk11: 64a 161867i bk12: 6a 161972i bk13: 4a 161992i bk14: 0a 162008i bk15: 0a 162013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0119746
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162010 n_nop=161100 n_act=22 n_pre=8 n_req=440 n_rd=674 n_write=206 bw_util=0.01086
n_activity=3919 dram_eff=0.4491
bk0: 52a 161683i bk1: 48a 161650i bk2: 80a 161649i bk3: 76a 161603i bk4: 64a 161250i bk5: 64a 161232i bk6: 20a 161869i bk7: 20a 161852i bk8: 56a 161887i bk9: 60a 161872i bk10: 62a 161858i bk11: 64a 161872i bk12: 4a 161991i bk13: 4a 161993i bk14: 0a 162009i bk15: 0a 162012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0121906
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162010 n_nop=161096 n_act=23 n_pre=9 n_req=441 n_rd=678 n_write=204 bw_util=0.01089
n_activity=3949 dram_eff=0.4467
bk0: 54a 161639i bk1: 48a 161687i bk2: 80a 161650i bk3: 76a 161710i bk4: 64a 161309i bk5: 64a 161211i bk6: 20a 161888i bk7: 20a 161844i bk8: 56a 161887i bk9: 60a 161874i bk10: 64a 161866i bk11: 64a 161862i bk12: 4a 161992i bk13: 4a 161992i bk14: 0a 162008i bk15: 0a 162011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00996852
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162010 n_nop=161094 n_act=23 n_pre=9 n_req=442 n_rd=680 n_write=204 bw_util=0.01091
n_activity=3953 dram_eff=0.4473
bk0: 56a 161655i bk1: 48a 161680i bk2: 80a 161641i bk3: 76a 161701i bk4: 64a 161248i bk5: 64a 161337i bk6: 20a 161858i bk7: 20a 161851i bk8: 56a 161884i bk9: 60a 161877i bk10: 64a 161870i bk11: 64a 161873i bk12: 4a 161994i bk13: 4a 161992i bk14: 0a 162010i bk15: 0a 162012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.013277
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162010 n_nop=161098 n_act=23 n_pre=9 n_req=440 n_rd=672 n_write=208 bw_util=0.01086
n_activity=3959 dram_eff=0.4446
bk0: 52a 161676i bk1: 48a 161652i bk2: 80a 161631i bk3: 76a 161674i bk4: 64a 161335i bk5: 64a 161259i bk6: 20a 161864i bk7: 20a 161854i bk8: 56a 161887i bk9: 60a 161864i bk10: 64a 161865i bk11: 60a 161881i bk12: 4a 161991i bk13: 4a 161969i bk14: 0a 162006i bk15: 0a 162011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00927103
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162010 n_nop=161090 n_act=23 n_pre=9 n_req=444 n_rd=676 n_write=212 bw_util=0.01096
n_activity=3975 dram_eff=0.4468
bk0: 52a 161671i bk1: 48a 161666i bk2: 80a 161648i bk3: 76a 161734i bk4: 64a 161302i bk5: 64a 161203i bk6: 20a 161826i bk7: 20a 161881i bk8: 56a 161886i bk9: 60a 161880i bk10: 64a 161871i bk11: 64a 161835i bk12: 4a 161992i bk13: 4a 161952i bk14: 0a 162008i bk15: 0a 162014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00906734
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162010 n_nop=161086 n_act=24 n_pre=10 n_req=445 n_rd=678 n_write=212 bw_util=0.01099
n_activity=4069 dram_eff=0.4375
bk0: 52a 161685i bk1: 48a 161695i bk2: 80a 161711i bk3: 76a 161722i bk4: 64a 161324i bk5: 64a 161294i bk6: 20a 161876i bk7: 20a 161849i bk8: 56a 161884i bk9: 60a 161857i bk10: 64a 161871i bk11: 64a 161834i bk12: 4a 161993i bk13: 6a 161950i bk14: 0a 162009i bk15: 0a 162014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00835751

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24932, Miss = 344, Miss_rate = 0.014, Pending_hits = 338, Reservation_fails = 2001
L2_cache_bank[1]: Access = 26828, Miss = 340, Miss_rate = 0.013, Pending_hits = 332, Reservation_fails = 1811
L2_cache_bank[2]: Access = 19483, Miss = 340, Miss_rate = 0.017, Pending_hits = 337, Reservation_fails = 1575
L2_cache_bank[3]: Access = 19393, Miss = 340, Miss_rate = 0.018, Pending_hits = 324, Reservation_fails = 1508
L2_cache_bank[4]: Access = 20434, Miss = 344, Miss_rate = 0.017, Pending_hits = 340, Reservation_fails = 1613
L2_cache_bank[5]: Access = 19588, Miss = 344, Miss_rate = 0.018, Pending_hits = 334, Reservation_fails = 2345
L2_cache_bank[6]: Access = 18225, Miss = 345, Miss_rate = 0.019, Pending_hits = 354, Reservation_fails = 2386
L2_cache_bank[7]: Access = 21187, Miss = 342, Miss_rate = 0.016, Pending_hits = 338, Reservation_fails = 2463
L2_cache_bank[8]: Access = 20073, Miss = 343, Miss_rate = 0.017, Pending_hits = 323, Reservation_fails = 2415
L2_cache_bank[9]: Access = 18212, Miss = 339, Miss_rate = 0.019, Pending_hits = 318, Reservation_fails = 2010
L2_cache_bank[10]: Access = 21201, Miss = 337, Miss_rate = 0.016, Pending_hits = 307, Reservation_fails = 1820
L2_cache_bank[11]: Access = 20233, Miss = 339, Miss_rate = 0.017, Pending_hits = 294, Reservation_fails = 1877
L2_cache_bank[12]: Access = 18357, Miss = 340, Miss_rate = 0.019, Pending_hits = 308, Reservation_fails = 1864
L2_cache_bank[13]: Access = 20393, Miss = 336, Miss_rate = 0.016, Pending_hits = 310, Reservation_fails = 1631
L2_cache_bank[14]: Access = 21260, Miss = 338, Miss_rate = 0.016, Pending_hits = 313, Reservation_fails = 1740
L2_cache_bank[15]: Access = 18139, Miss = 339, Miss_rate = 0.019, Pending_hits = 331, Reservation_fails = 2095
L2_total_cache_accesses = 327938
L2_total_cache_misses = 5450
L2_total_cache_miss_rate = 0.0166
L2_total_cache_pending_hits = 5201
L2_total_cache_reservation_fails = 31154
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24756
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30072
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1082
L2_cache_data_port_util = 0.187
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=463276
icnt_total_pkts_simt_to_mem=870866
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.5067
	minimum = 6
	maximum = 128
Network latency average = 16.6567
	minimum = 6
	maximum = 122
Slowest packet = 655691
Flit latency average = 17.6767
	minimum = 6
	maximum = 118
Slowest flit = 1333517
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00428584
	minimum = 0 (at node 0)
	maximum = 0.0425155 (at node 11)
Accepted packet rate average = 0.00428584
	minimum = 0 (at node 0)
	maximum = 0.0425155 (at node 11)
Injected flit rate average = 0.0128575
	minimum = 0 (at node 0)
	maximum = 0.0992028 (at node 11)
Accepted flit rate average= 0.0128575
	minimum = 0 (at node 0)
	maximum = 0.15589 (at node 11)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.5148 (8 samples)
	minimum = 6 (8 samples)
	maximum = 162 (8 samples)
Network latency average = 14.3546 (8 samples)
	minimum = 6 (8 samples)
	maximum = 148.625 (8 samples)
Flit latency average = 13.3764 (8 samples)
	minimum = 6 (8 samples)
	maximum = 145.625 (8 samples)
Fragmentation average = 0.00114563 (8 samples)
	minimum = 0 (8 samples)
	maximum = 45.875 (8 samples)
Injected packet rate average = 0.0455218 (8 samples)
	minimum = 0.0343127 (8 samples)
	maximum = 0.0747378 (8 samples)
Accepted packet rate average = 0.0455218 (8 samples)
	minimum = 0.0343127 (8 samples)
	maximum = 0.0747378 (8 samples)
Injected flit rate average = 0.110045 (8 samples)
	minimum = 0.0609634 (8 samples)
	maximum = 0.2418 (8 samples)
Accepted flit rate average = 0.110045 (8 samples)
	minimum = 0.0613307 (8 samples)
	maximum = 0.196619 (8 samples)
Injected packet size average = 2.41741 (8 samples)
Accepted packet size average = 2.41741 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 31 sec (151 sec)
gpgpu_simulation_rate = 130397 (inst/sec)
gpgpu_simulation_rate = 1409 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,63,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,212773)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,212773)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,212773)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,212773)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,212773)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,212773)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,212773)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,212773)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,212773)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,212773)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,212773)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,212773)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,212773)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,212773)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,212773)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,212773)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,212773)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,212773)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,212773)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,212773)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,212773)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,212773)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,212773)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,212773)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,212773)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,212773)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,212773)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,212773)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,212773)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,212773)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,212773)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,212773)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,212773)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,212773)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,212773)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,212773)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,212773)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,212773)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,212773)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,212773)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,212773)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,212773)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,212773)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,212773)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,212773)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,212773)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,212773)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,212773)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,212773)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,212773)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,212773)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,212773)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,212773)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,212773)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,212773)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,212773)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,212773)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,212773)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,212773)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,212773)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,212773)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,212773)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,212773)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(0,53,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (113,212773), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (113,212773), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (113,212773), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (113,212773), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (113,212773), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (113,212773), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (114,212773), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (114,212773), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (114,212773), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (114,212773), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (115,212773), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (115,212773), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (115,212773), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (115,212773), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (115,212773), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (115,212773), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (116,212773), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (116,212773), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (116,212773), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (116,212773), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (116,212773), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (117,212773), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (117,212773), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (117,212773), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (117,212773), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (117,212773), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (117,212773), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (117,212773), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (117,212773), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (118,212773), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (118,212773), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (120,212773), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (120,212773), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (120,212773), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (120,212773), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (120,212773), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (122,212773), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (122,212773), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (122,212773), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (123,212773), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (123,212773), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (123,212773), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (124,212773), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (124,212773), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (125,212773), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (125,212773), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (125,212773), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (128,212773), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (129,212773), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (129,212773), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (129,212773), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (129,212773), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (130,212773), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (130,212773), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (130,212773), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (131,212773), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (136,212773), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (137,212773), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (138,212773), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (139,212773), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (144,212773), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (145,212773), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 213273  inst.: 19774933 (ipc=169.7) sim_rate=130098 (inst/sec) elapsed = 0:0:02:32 / Fri Jul 27 17:37:12 2018
GPGPU-Sim uArch: cycles simulated: 224773  inst.: 19777733 (ipc= 7.3) sim_rate=129266 (inst/sec) elapsed = 0:0:02:33 / Fri Jul 27 17:37:13 2018
GPGPU-Sim uArch: cycles simulated: 237773  inst.: 19780829 (ipc= 3.6) sim_rate=128446 (inst/sec) elapsed = 0:0:02:34 / Fri Jul 27 17:37:14 2018
GPGPU-Sim uArch: cycles simulated: 250773  inst.: 19783925 (ipc= 2.5) sim_rate=127638 (inst/sec) elapsed = 0:0:02:35 / Fri Jul 27 17:37:15 2018
GPGPU-Sim uArch: cycles simulated: 264273  inst.: 19787093 (ipc= 1.9) sim_rate=126840 (inst/sec) elapsed = 0:0:02:36 / Fri Jul 27 17:37:16 2018
GPGPU-Sim uArch: cycles simulated: 274773  inst.: 19789613 (ipc= 1.6) sim_rate=126048 (inst/sec) elapsed = 0:0:02:37 / Fri Jul 27 17:37:17 2018
GPGPU-Sim uArch: cycles simulated: 286773  inst.: 19792421 (ipc= 1.4) sim_rate=125268 (inst/sec) elapsed = 0:0:02:38 / Fri Jul 27 17:37:18 2018
GPGPU-Sim uArch: cycles simulated: 299273  inst.: 19795373 (ipc= 1.2) sim_rate=124499 (inst/sec) elapsed = 0:0:02:39 / Fri Jul 27 17:37:19 2018
GPGPU-Sim uArch: cycles simulated: 305273  inst.: 19796813 (ipc= 1.2) sim_rate=123730 (inst/sec) elapsed = 0:0:02:40 / Fri Jul 27 17:37:20 2018
GPGPU-Sim uArch: cycles simulated: 317773  inst.: 19799765 (ipc= 1.0) sim_rate=122979 (inst/sec) elapsed = 0:0:02:41 / Fri Jul 27 17:37:21 2018
GPGPU-Sim uArch: cycles simulated: 330773  inst.: 19802861 (ipc= 1.0) sim_rate=122239 (inst/sec) elapsed = 0:0:02:42 / Fri Jul 27 17:37:22 2018
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 344773  inst.: 19806173 (ipc= 0.9) sim_rate=121510 (inst/sec) elapsed = 0:0:02:43 / Fri Jul 27 17:37:23 2018
GPGPU-Sim uArch: cycles simulated: 358773  inst.: 19809477 (ipc= 0.8) sim_rate=120789 (inst/sec) elapsed = 0:0:02:44 / Fri Jul 27 17:37:24 2018
GPGPU-Sim uArch: cycles simulated: 372773  inst.: 19812797 (ipc= 0.8) sim_rate=120077 (inst/sec) elapsed = 0:0:02:45 / Fri Jul 27 17:37:25 2018
GPGPU-Sim uArch: cycles simulated: 386273  inst.: 19816037 (ipc= 0.7) sim_rate=119373 (inst/sec) elapsed = 0:0:02:46 / Fri Jul 27 17:37:26 2018
GPGPU-Sim uArch: cycles simulated: 400273  inst.: 19819349 (ipc= 0.7) sim_rate=118678 (inst/sec) elapsed = 0:0:02:47 / Fri Jul 27 17:37:27 2018
GPGPU-Sim uArch: cycles simulated: 414273  inst.: 19822661 (ipc= 0.7) sim_rate=117992 (inst/sec) elapsed = 0:0:02:48 / Fri Jul 27 17:37:28 2018
GPGPU-Sim uArch: cycles simulated: 427773  inst.: 19825845 (ipc= 0.6) sim_rate=117312 (inst/sec) elapsed = 0:0:02:49 / Fri Jul 27 17:37:29 2018
GPGPU-Sim uArch: cycles simulated: 440273  inst.: 19828781 (ipc= 0.6) sim_rate=116639 (inst/sec) elapsed = 0:0:02:50 / Fri Jul 27 17:37:30 2018
GPGPU-Sim uArch: cycles simulated: 452773  inst.: 19831805 (ipc= 0.6) sim_rate=115975 (inst/sec) elapsed = 0:0:02:51 / Fri Jul 27 17:37:31 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (243098,212773), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 13.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 9 
gpu_sim_cycle = 243099
gpu_sim_insn = 142456
gpu_ipc =       0.5860
gpu_tot_sim_cycle = 455872
gpu_tot_sim_insn = 19832541
gpu_tot_ipc =      43.5046
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17389
gpu_stall_icnt2sh    = 70310
gpu_total_sim_rate=115979

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 392954
	L1I_total_cache_misses = 2275
	L1I_total_cache_miss_rate = 0.0058
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 34510, Miss = 17013, Miss_rate = 0.493, Pending_hits = 2728, Reservation_fails = 35935
	L1D_cache_core[1]: Access = 36546, Miss = 18031, Miss_rate = 0.493, Pending_hits = 2710, Reservation_fails = 31874
	L1D_cache_core[2]: Access = 36526, Miss = 18325, Miss_rate = 0.502, Pending_hits = 2742, Reservation_fails = 26084
	L1D_cache_core[3]: Access = 35835, Miss = 18545, Miss_rate = 0.518, Pending_hits = 2846, Reservation_fails = 35557
	L1D_cache_core[4]: Access = 45026, Miss = 23066, Miss_rate = 0.512, Pending_hits = 3770, Reservation_fails = 50310
	L1D_cache_core[5]: Access = 45454, Miss = 23103, Miss_rate = 0.508, Pending_hits = 3620, Reservation_fails = 54801
	L1D_cache_core[6]: Access = 44956, Miss = 23210, Miss_rate = 0.516, Pending_hits = 3562, Reservation_fails = 55494
	L1D_cache_core[7]: Access = 44297, Miss = 22669, Miss_rate = 0.512, Pending_hits = 3714, Reservation_fails = 55824
	L1D_cache_core[8]: Access = 44727, Miss = 23267, Miss_rate = 0.520, Pending_hits = 3660, Reservation_fails = 60646
	L1D_cache_core[9]: Access = 43700, Miss = 22339, Miss_rate = 0.511, Pending_hits = 3621, Reservation_fails = 60387
	L1D_cache_core[10]: Access = 44000, Miss = 22657, Miss_rate = 0.515, Pending_hits = 3673, Reservation_fails = 50513
	L1D_cache_core[11]: Access = 46830, Miss = 23558, Miss_rate = 0.503, Pending_hits = 3782, Reservation_fails = 51817
	L1D_cache_core[12]: Access = 46110, Miss = 23103, Miss_rate = 0.501, Pending_hits = 3733, Reservation_fails = 53448
	L1D_cache_core[13]: Access = 48893, Miss = 25019, Miss_rate = 0.512, Pending_hits = 3643, Reservation_fails = 53987
	L1D_cache_core[14]: Access = 45318, Miss = 22288, Miss_rate = 0.492, Pending_hits = 3764, Reservation_fails = 53960
	L1D_total_cache_accesses = 642728
	L1D_total_cache_misses = 326193
	L1D_total_cache_miss_rate = 0.5075
	L1D_total_cache_pending_hits = 51568
	L1D_total_cache_reservation_fails = 730637
	L1D_cache_data_port_util = 0.087
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 7691
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0582
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 261780
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34591
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 221380
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7243
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 509257
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 390679
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2275
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5347, 5347, 5347, 5347, 5347, 5347, 800, 800, 765, 765, 624, 624, 624, 624, 317, 317, 
gpgpu_n_tot_thrd_icount = 22673856
gpgpu_n_tot_w_icount = 708558
gpgpu_n_stall_shd_mem = 1164798
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34591
gpgpu_n_mem_write_global = 294896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894088
gpgpu_n_store_insn = 1962880
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1164798
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1513559	W0_Idle:371889	W0_Scoreboard:3464504	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79928	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:589848
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 276728 {8:34591,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19758464 {40:162608,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4704376 {136:34591,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359168 {8:294896,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 171 
maxdqlatency = 0 
maxmflatency = 730 
averagemflatency = 194 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 455871 
mrq_lat_table:4794 	644 	1465 	489 	465 	153 	36 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	311188 	18003 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22286 	45839 	133207 	125828 	2360 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13496 	17175 	3736 	194 	5 	0 	0 	0 	103 	337 	7179 	23431 	33391 	109611 	120206 	638 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	856 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        22        20        60        62        14        12        28        30        34        32         8         4         2         3 
dram[1]:        34        34        22        20        60        62        14        12        28        30        34        32         7         4         4         3 
dram[2]:        34        34        22        20        60        62        14        12        28        30        34        32         7         6         3         2 
dram[3]:        34        34        22        20        60        62        14        12        28        30        34        32         8         6         3         3 
dram[4]:        34        34        22        20        60        62        14        12        28        30        34        32         8         7         3         2 
dram[5]:        34        34        22        20        60        62        14        12        28        30        34        32         8         7         2         1 
dram[6]:        30        34        22        20        60        62        14        12        28        30        34        32         9         8         2         1 
dram[7]:        30        34        20        20        60        62        14        10        28        30        34        32         8         5         2         2 
dram[8]:        30        34        20        20        60        62        14        10        28        30        34        32         7         5         3         3 
dram[9]:        34        34        20        20        62        62        14        10        28        30        34        32         5         6         3         2 
dram[10]:        36        34        20        20        62        62        12        10        28        30        32        32         5         4         4         3 
dram[11]:        36        34        20        20        62        62        12        10        28        30        32        32         3         3         3         3 
dram[12]:        36        34        20        20        62        62        12        10        28        30        32        32         4         5         2         1 
dram[13]:        35        34        20        20        62        62        12        10        28        30        32        30         6         7         2         1 
dram[14]:        34        34        20        20        62        62        12        10        28        30        32        34         5         6         1         2 
dram[15]:        34        34        20        20        62        62        12        10        28        30        32        34         4         6         1         2 
maximum service time to same row:
dram[0]:    168084    155518    155518    155513     86163     85023    100614    101261    126739    127376    138750    133339    164299    165250    155479    155476 
dram[1]:    155518    155518    155503    156733    155513    155512     99421     98788    125523    124919    133360    127655    163091    162752    155472    155475 
dram[2]:    155516    155516    169297    168067    155513    155512     98202     97561    123067    123696    131701    126046    161880    161533    168021    168017 
dram[3]:    155514    155512    168078    168076    155512    155512     96967    108903    121845    122471    142706    135782    159299    160317    168014    169241 
dram[4]:    155516    155515    155514    155515    155509    155511    107043    107682    120633    120003    141117    134142    158100    157880    168016    155501 
dram[5]:    155504    156736    155516    155517    156727     78237    105708    105235    118184    118786    138236    132506    156915    156430    155492    155496 
dram[6]:    168067    168075    155518    155517     76339     75781    104495    104011    116925    117571    142343    142524    155697    167769    155488    155492 
dram[7]:    169306    168076    155520    155518     74858     86845    102015    102783    128148    128914    141522    140836    165766    166766    155484    155480 
dram[8]:    155518    155519    155519    155518     86403     85865    100941    100326    126934    126457    136702    139054    164547    165549    155475    155478 
dram[9]:    155520    155518    156733    168050    155513    155512     99720     99103    124609    125241    130528    136233    163267    163052    155474    155476 
dram[10]:    155514    155514    168067    168059    155512    155513     97262     97875    123389    123997    128906    147150    160819    161834    168022    169250 
dram[11]:    155513    155514    168078    168074    155511    155510    108467    109224    122164    121542    139869    145512    160061    160625    169244    168013 
dram[12]:    155514    155513    155516    155516    155512    155512    107243    108005    119692    120337    137008    143906    158854    158180    168025    155502 
dram[13]:    155502    156734    155517    155516     77443     77265    106028    105550    118473    119118    135439    141098    156363    156306    155493    155497 
dram[14]:    169305    168075    155519    155517     76233     76040    103700    104328    117241    117890    143061    142231    167694    167605    155491    155487 
dram[15]:    168076    168078    155518    155520     74911     87375    102470    103063    128448    127970    140709    141203    166475    166394    155486    155483 
average row accesses per activate:
dram[0]: 10.500000  8.400000  9.600000 10.000000 31.000000 32.000000  7.000000  5.666667 14.500000 15.500000 18.500000 17.500000  3.666667  3.000000  2.500000  3.000000 
dram[1]: 10.000000 10.250000  9.200000  9.800000 21.333334 21.333334  7.000000  6.000000 14.500000 16.000000 18.500000 17.000000  4.000000  3.000000  4.000000  3.000000 
dram[2]: 10.000000 11.000000  9.200000 10.000000 21.333334 21.333334  6.666667  5.666667 15.000000 16.000000 19.000000 17.000000  4.500000  4.500000  2.500000  1.500000 
dram[3]:  9.750000 10.750000  9.400000  9.400000 21.666666 22.333334  6.666667  5.333333 15.500000 16.000000 17.500000 17.000000  5.500000  5.000000  2.500000  2.000000 
dram[4]: 10.750000 11.000000  8.800000  9.200000 21.666666 22.000000  6.666667  5.666667 15.500000 16.500000 17.500000 16.500000  4.333333  5.000000  2.500000  2.000000 
dram[5]: 11.000000 11.250000  9.000000  9.400000 21.333334 32.000000  6.333333  6.000000 16.000000 16.500000 18.000000 16.500000  5.000000  5.000000  2.000000  1.500000 
dram[6]:  7.000000 10.750000  9.600000  9.200000 32.000000 32.500000  6.333333  6.000000 15.500000 16.000000 18.000000 18.000000  5.500000  5.000000  2.500000  1.500000 
dram[7]:  7.333333  9.000000  9.000000  9.200000 31.000000 32.000000  6.333333  6.000000 15.000000 15.500000 18.000000 17.500000  5.000000  3.000000  3.000000  2.500000 
dram[8]:  7.166667  8.800000 10.000000  9.600000 30.500000 31.500000  6.333333  5.666667 15.000000 16.000000 18.500000 17.500000  4.000000  3.000000  3.000000  3.000000 
dram[9]: 10.250000  9.000000 10.200000  9.000000 21.666666 21.333334  6.000000  5.666667 15.000000 15.500000 18.500000 18.000000  3.000000  4.000000  3.000000  2.000000 
dram[10]: 10.750000 10.750000  9.800000  8.600000 21.333334 22.000000  5.666667  6.000000 15.000000 16.000000 17.000000 17.000000  4.500000  2.000000  3.000000  2.000000 
dram[11]:  9.200000 11.250000  9.800000  8.600000 21.666666 22.000000  5.333333  5.000000 16.000000 16.500000 16.500000 17.000000  3.000000  2.333333  2.000000  2.500000 
dram[12]:  9.600000 11.000000  9.600000  8.800000 22.333334 22.000000  5.000000  5.000000 15.500000 16.500000 17.000000 17.000000  3.500000  3.333333  1.500000  1.000000 
dram[13]:  8.800000 10.750000  9.800000  8.800000 32.500000 33.000000  5.000000  5.333333 15.500000 16.000000 16.500000 16.000000  5.000000  4.000000  2.000000  1.500000 
dram[14]:  8.800000 11.000000  9.800000  8.600000 32.000000 32.500000  5.333333  5.333333 16.000000 16.000000 17.000000 18.500000  3.500000  2.666667  2.000000  3.000000 
dram[15]:  9.000000 10.250000 10.200000  9.200000 32.000000 32.000000  5.666667  5.333333 14.500000 16.000000 17.500000 19.000000  3.000000  2.666667  1.500000  2.500000 
average row locality = 8056/745 = 10.813423
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        26        28        46        46        34        34        15        13        29        31        35        35         9         6         5         6 
dram[1]:        26        27        44        45        36        34        15        14        29        32        35        34         6         6         8         6 
dram[2]:        26        30        44        46        36        34        14        13        30        32        36        34         7         9         5         3 
dram[3]:        25        29        45        43        37        37        14        12        31        32        33        34         9        10         5         4 
dram[4]:        29        30        42        42        37        36        14        13        31        33        33        33        11        10         5         4 
dram[5]:        30        31        43        45        36        34        13        14        32        33        34        33         8        10         4         3 
dram[6]:        28        29        46        44        36        35        13        14        31        32        34        36         9        10         5         3 
dram[7]:        30        31        43        44        34        34        13        14        30        31        34        35         8         6         6         5 
dram[8]:        29        30        46        46        33        33        13        13        30        32        35        35         6         6         6         6 
dram[9]:        27        31        47        43        35        34        12        13        30        31        35        36         5         8         6         4 
dram[10]:        29        29        45        41        34        36        13        14        30        32        33        34         9         8         6         4 
dram[11]:        32        31        45        41        35        36        12        11        32        33        33        34         6         7         4         5 
dram[12]:        34        30        44        42        37        36        11        11        31        33        34        34         7        10         3         2 
dram[13]:        30        29        45        42        35        36        11        12        31        32        33        32        10        10         4         3 
dram[14]:        30        30        45        41        34        35        12        12        32        32        34        35         7         6         4         6 
dram[15]:        31        27        47        44        34        34        13        12        29        32        35        36         6         6         3         5 
total reads: 6376
bank skew: 47/2 = 23.50
chip skew: 405/394 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1680
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
average mf latency per bank:
dram[0]:       1922      3272      5027      4203       151       142       630       525     72660     60860      2698      2804       445       269       262       262
dram[1]:       2262      3193      4978      4213       158       140       702       524     78276     63656      2556      2977       199       291       263       261
dram[2]:       2370      3259      5488      4643       160       143       719       511     33274     57170      2572      2963       206       269       263       265
dram[3]:       1976      3291      5234      4418       152       146       627       506     28142     64657      2686      2932       216       287       262       265
dram[4]:       2366      2544      3986      3846       152       147       821       690     33324     66287      2673      2792      1259       286       267       264
dram[5]:       1916      2939      4614      3806       163       145       749       835     31597     58841      2596      2902       211       262       264       265
dram[6]:       2211      2861      4265      4017       157       145       686       746     30441     55562      3034      3151       215       262       262       264
dram[7]:       2083      2767      4105      4142       149       142       517       915     37523     66652      2858      3555       211       287       267       262
dram[8]:       1871      3218      3652      3427       149       139       451       921     37573     58659      2702      2918       201       271       262       262
dram[9]:       2502      2607      3462      4557       147       144       402       742     29770     58331      2652      2969       221       274       262       263
dram[10]:       2714      3252      3801      4234       146       147       497       868     35683     69426      3069      2914     12708       278       264       263
dram[11]:       2980      2805      3304      3887       145       149       639       966     32775     60872      3022      3209       266       285       264       263
dram[12]:       2700      2826      3799      4103       153       145       544       811     32908     51394      3104      3022       265       279       264       267
dram[13]:       2823      3260      4264      3801       145       150       628       870     36322     61469      2954      3317       272       218       266       265
dram[14]:       3107      2718      3412      4171       142       149       553       833     34851     65557      3320      2859       280       197       264       263
dram[15]:       2657      3499      3584      3343       144       143       474       778     31524     57611      2882      2931       269       845       265       264
maximum mf latency per bank:
dram[0]:        515       456       519       528       451       308       502       443       565       612       565       348       355       279       268       268
dram[1]:        438       525       472       524       476       295       509       399       596       663       350       387       270       374       268       268
dram[2]:        440       502       498       548       514       327       526       514       569       614       363       365       275       328       270       270
dram[3]:        492       491       444       491       307       289       431       379       457       533       343       345       275       405       268       268
dram[4]:        490       396       523       526       361       324       537       591       353       580       349       351       630       413       277       270
dram[5]:        500       445       531       576       526       331       487       564       547       654       362       358       269       269       269       270
dram[6]:        443       477       502       496       436       324       521       552       730       688       505       640       269       269       268       268
dram[7]:        469       453       485       506       320       298       494       580       518       547       487       457       270       373       275       268
dram[8]:        481       491       572       603       458       311       404       569       545       576       393       357       285       309       270       269
dram[9]:        411       530       538       548       390       344       335       433       568       583       375       349       274       346       269       268
dram[10]:        437       610       575       664       431       352       550       552       480       500       366       337       278       354       274       268
dram[11]:        489       500       513       526       319       424       566       569       482       428       345       359       282       375       272       270
dram[12]:        420       440       431       486       441       348       500       493       396       414       343       368       278       383       268       268
dram[13]:        465       550       519       539       351       444       492       548       599       558       352       332       345       269       268       268
dram[14]:        484       568       541       645       318       452       449       461       439       441       336       346       353       269       270       268
dram[15]:        632       703       694       701       345       377       512       468       440       504       344       373       301       504       269       270

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347112 n_nop=346022 n_act=47 n_pre=31 n_req=506 n_rd=796 n_write=216 bw_util=0.005831
n_activity=4759 dram_eff=0.4253
bk0: 52a 346721i bk1: 56a 346724i bk2: 92a 346788i bk3: 92a 346769i bk4: 68a 346447i bk5: 68a 346442i bk6: 30a 346937i bk7: 26a 346945i bk8: 58a 346979i bk9: 62a 346959i bk10: 70a 346928i bk11: 70a 346957i bk12: 18a 347018i bk13: 12a 347068i bk14: 10a 347078i bk15: 12a 347075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00330153
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347112 n_nop=346030 n_act=46 n_pre=30 n_req=503 n_rd=794 n_write=212 bw_util=0.005796
n_activity=4693 dram_eff=0.4287
bk0: 52a 346751i bk1: 54a 346757i bk2: 88a 346830i bk3: 90a 346789i bk4: 72a 346410i bk5: 68a 346431i bk6: 30a 346906i bk7: 28a 346948i bk8: 58a 346979i bk9: 64a 346946i bk10: 70a 346926i bk11: 68a 346953i bk12: 12a 347042i bk13: 12a 347073i bk14: 16a 347063i bk15: 12a 347078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00327848
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347112 n_nop=346026 n_act=46 n_pre=30 n_req=505 n_rd=798 n_write=212 bw_util=0.005819
n_activity=4710 dram_eff=0.4289
bk0: 52a 346770i bk1: 60a 346719i bk2: 88a 346831i bk3: 92a 346778i bk4: 72a 346394i bk5: 68a 346413i bk6: 28a 346912i bk7: 26a 346937i bk8: 60a 346970i bk9: 64a 346958i bk10: 72a 346917i bk11: 68a 346958i bk12: 14a 347035i bk13: 18a 347060i bk14: 10a 347076i bk15: 6a 347087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00367317
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347112 n_nop=346024 n_act=46 n_pre=30 n_req=506 n_rd=800 n_write=212 bw_util=0.005831
n_activity=4746 dram_eff=0.4265
bk0: 50a 346756i bk1: 58a 346738i bk2: 90a 346807i bk3: 86a 346743i bk4: 74a 346405i bk5: 74a 346472i bk6: 28a 346914i bk7: 24a 346947i bk8: 62a 346965i bk9: 64a 346955i bk10: 66a 346929i bk11: 68a 346960i bk12: 18a 347023i bk13: 20a 347041i bk14: 10a 347080i bk15: 8a 347080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00323239
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347112 n_nop=346016 n_act=47 n_pre=31 n_req=509 n_rd=806 n_write=212 bw_util=0.005866
n_activity=4791 dram_eff=0.425
bk0: 58a 346755i bk1: 60a 346746i bk2: 84a 346828i bk3: 84a 346784i bk4: 74a 346453i bk5: 72a 346423i bk6: 28a 346926i bk7: 26a 346915i bk8: 62a 346969i bk9: 66a 346959i bk10: 66a 346933i bk11: 66a 346961i bk12: 22a 347003i bk13: 20a 347043i bk14: 10a 347072i bk15: 8a 347082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00267061
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347112 n_nop=346024 n_act=45 n_pre=29 n_req=507 n_rd=806 n_write=208 bw_util=0.005842
n_activity=4694 dram_eff=0.432
bk0: 60a 346742i bk1: 62a 346746i bk2: 86a 346829i bk3: 90a 346772i bk4: 72a 346389i bk5: 68a 346390i bk6: 26a 346937i bk7: 28a 346923i bk8: 64a 346959i bk9: 66a 346955i bk10: 68a 346934i bk11: 66a 346958i bk12: 16a 347035i bk13: 20a 347055i bk14: 8a 347083i bk15: 6a 347089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00424071
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347112 n_nop=346018 n_act=46 n_pre=30 n_req=509 n_rd=810 n_write=208 bw_util=0.005866
n_activity=4648 dram_eff=0.438
bk0: 56a 346744i bk1: 58a 346763i bk2: 92a 346804i bk3: 88a 346751i bk4: 72a 346362i bk5: 70a 346379i bk6: 26a 346912i bk7: 28a 346939i bk8: 62a 346957i bk9: 64a 346934i bk10: 68a 346932i bk11: 72a 346939i bk12: 18a 347027i bk13: 20a 347053i bk14: 10a 347078i bk15: 6a 347089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00530953
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347112 n_nop=346030 n_act=47 n_pre=31 n_req=502 n_rd=796 n_write=208 bw_util=0.005785
n_activity=4608 dram_eff=0.4358
bk0: 60a 346734i bk1: 62a 346736i bk2: 86a 346817i bk3: 88a 346783i bk4: 68a 346378i bk5: 68a 346377i bk6: 26a 346913i bk7: 28a 346935i bk8: 60a 346971i bk9: 62a 346952i bk10: 68a 346920i bk11: 70a 346955i bk12: 16a 347028i bk13: 12a 347073i bk14: 12a 347071i bk15: 10a 347083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00422918
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347112 n_nop=346024 n_act=47 n_pre=31 n_req=505 n_rd=798 n_write=212 bw_util=0.005819
n_activity=4672 dram_eff=0.4324
bk0: 58a 346729i bk1: 60a 346695i bk2: 92a 346735i bk3: 92a 346709i bk4: 66a 346441i bk5: 66a 346419i bk6: 26a 346921i bk7: 26a 346963i bk8: 60a 346967i bk9: 64a 346945i bk10: 70a 346927i bk11: 70a 346955i bk12: 12a 347029i bk13: 12a 347073i bk14: 12a 347075i bk15: 12a 347076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0042724
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347112 n_nop=346026 n_act=47 n_pre=31 n_req=504 n_rd=794 n_write=214 bw_util=0.005808
n_activity=4663 dram_eff=0.4323
bk0: 54a 346746i bk1: 62a 346718i bk2: 94a 346697i bk3: 86a 346762i bk4: 70a 346349i bk5: 68a 346301i bk6: 24a 346919i bk7: 26a 346941i bk8: 60a 346972i bk9: 62a 346952i bk10: 70a 346926i bk11: 72a 346946i bk12: 10a 347059i bk13: 16a 347063i bk14: 12a 347071i bk15: 8a 347086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00560914
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347112 n_nop=346032 n_act=48 n_pre=32 n_req=500 n_rd=794 n_write=206 bw_util=0.005762
n_activity=4573 dram_eff=0.4373
bk0: 58a 346757i bk1: 58a 346715i bk2: 90a 346713i bk3: 82a 346678i bk4: 68a 346329i bk5: 72a 346303i bk6: 26a 346950i bk7: 28a 346929i bk8: 60a 346974i bk9: 64a 346959i bk10: 66a 346945i bk11: 68a 346959i bk12: 18a 347057i bk13: 16a 347051i bk14: 12a 347070i bk15: 8a 347084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00574742
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347112 n_nop=346034 n_act=48 n_pre=32 n_req=499 n_rd=794 n_write=204 bw_util=0.00575
n_activity=4580 dram_eff=0.4358
bk0: 64a 346706i bk1: 62a 346742i bk2: 90a 346716i bk3: 82a 346784i bk4: 70a 346383i bk5: 72a 346280i bk6: 24a 346971i bk7: 22a 346933i bk8: 64a 346963i bk9: 66a 346958i bk10: 66a 346959i bk11: 68a 346950i bk12: 12a 347071i bk13: 14a 347062i bk14: 8a 347081i bk15: 10a 347079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00473334
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347112 n_nop=346030 n_act=48 n_pre=32 n_req=501 n_rd=798 n_write=204 bw_util=0.005773
n_activity=4592 dram_eff=0.4364
bk0: 68a 346717i bk1: 60a 346743i bk2: 88a 346707i bk3: 84a 346770i bk4: 74a 346311i bk5: 72a 346405i bk6: 22a 346947i bk7: 22a 346943i bk8: 62a 346968i bk9: 66a 346961i bk10: 68a 346957i bk11: 68a 346959i bk12: 14a 347070i bk13: 20a 347048i bk14: 6a 347084i bk15: 4a 347093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00628039
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347112 n_nop=346038 n_act=46 n_pre=30 n_req=499 n_rd=790 n_write=208 bw_util=0.00575
n_activity=4584 dram_eff=0.4354
bk0: 60a 346746i bk1: 58a 346717i bk2: 90a 346694i bk3: 84a 346742i bk4: 70a 346414i bk5: 72a 346336i bk6: 22a 346954i bk7: 24a 346941i bk8: 62a 346969i bk9: 64a 346953i bk10: 66a 346959i bk11: 64a 346970i bk12: 20a 347051i bk13: 20a 347026i bk14: 8a 347078i bk15: 6a 347088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00434442
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347112 n_nop=346034 n_act=46 n_pre=30 n_req=501 n_rd=790 n_write=212 bw_util=0.005773
n_activity=4584 dram_eff=0.4372
bk0: 60a 346741i bk1: 60a 346726i bk2: 90a 346712i bk3: 82a 346807i bk4: 68a 346385i bk5: 70a 346283i bk6: 24a 346911i bk7: 24a 346968i bk8: 64a 346963i bk9: 64a 346969i bk10: 68a 346959i bk11: 70a 346920i bk12: 14a 347067i bk13: 12a 347025i bk14: 8a 347081i bk15: 12a 347077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00429256
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347112 n_nop=346036 n_act=46 n_pre=30 n_req=500 n_rd=788 n_write=212 bw_util=0.005762
n_activity=4655 dram_eff=0.4296
bk0: 62a 346749i bk1: 54a 346770i bk2: 94a 346767i bk3: 88a 346784i bk4: 68a 346407i bk5: 68a 346379i bk6: 26a 346958i bk7: 24a 346935i bk8: 58a 346976i bk9: 64a 346944i bk10: 70a 346954i bk11: 72a 346912i bk12: 12a 347073i bk13: 12a 347035i bk14: 6a 347086i bk15: 10a 347081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0039843

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24986, Miss = 398, Miss_rate = 0.016, Pending_hits = 338, Reservation_fails = 2001
L2_cache_bank[1]: Access = 26885, Miss = 397, Miss_rate = 0.015, Pending_hits = 332, Reservation_fails = 1811
L2_cache_bank[2]: Access = 19542, Miss = 399, Miss_rate = 0.020, Pending_hits = 337, Reservation_fails = 1575
L2_cache_bank[3]: Access = 19453, Miss = 400, Miss_rate = 0.021, Pending_hits = 324, Reservation_fails = 1508
L2_cache_bank[4]: Access = 20493, Miss = 403, Miss_rate = 0.020, Pending_hits = 340, Reservation_fails = 1613
L2_cache_bank[5]: Access = 19647, Miss = 403, Miss_rate = 0.021, Pending_hits = 334, Reservation_fails = 2345
L2_cache_bank[6]: Access = 18285, Miss = 405, Miss_rate = 0.022, Pending_hits = 354, Reservation_fails = 2386
L2_cache_bank[7]: Access = 21243, Miss = 398, Miss_rate = 0.019, Pending_hits = 338, Reservation_fails = 2463
L2_cache_bank[8]: Access = 20129, Miss = 399, Miss_rate = 0.020, Pending_hits = 323, Reservation_fails = 2415
L2_cache_bank[9]: Access = 18270, Miss = 397, Miss_rate = 0.022, Pending_hits = 318, Reservation_fails = 2010
L2_cache_bank[10]: Access = 22061, Miss = 397, Miss_rate = 0.018, Pending_hits = 307, Reservation_fails = 1820
L2_cache_bank[11]: Access = 20291, Miss = 397, Miss_rate = 0.020, Pending_hits = 294, Reservation_fails = 1877
L2_cache_bank[12]: Access = 18416, Miss = 399, Miss_rate = 0.022, Pending_hits = 308, Reservation_fails = 1864
L2_cache_bank[13]: Access = 20452, Miss = 395, Miss_rate = 0.019, Pending_hits = 310, Reservation_fails = 1631
L2_cache_bank[14]: Access = 21317, Miss = 395, Miss_rate = 0.019, Pending_hits = 313, Reservation_fails = 1740
L2_cache_bank[15]: Access = 18194, Miss = 394, Miss_rate = 0.022, Pending_hits = 331, Reservation_fails = 2095
L2_total_cache_accesses = 329664
L2_total_cache_misses = 6376
L2_total_cache_miss_rate = 0.0193
L2_total_cache_pending_hits = 5201
L2_total_cache_reservation_fails = 31154
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24756
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4675
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30072
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1082
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=468706
icnt_total_pkts_simt_to_mem=873392
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.38268
	minimum = 6
	maximum = 16
Network latency average = 7.38239
	minimum = 6
	maximum = 16
Slowest packet = 656894
Flit latency average = 6.10558
	minimum = 6
	maximum = 12
Slowest flit = 1336487
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000458064
	minimum = 0 (at node 0)
	maximum = 0.00709999 (at node 13)
Accepted packet rate average = 0.000458064
	minimum = 0 (at node 0)
	maximum = 0.00709999 (at node 13)
Injected flit rate average = 0.00105572
	minimum = 0 (at node 0)
	maximum = 0.0103908 (at node 13)
Accepted flit rate average= 0.00105572
	minimum = 0 (at node 0)
	maximum = 0.0223366 (at node 13)
Injected packet length average = 2.30475
Accepted packet length average = 2.30475
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.2779 (9 samples)
	minimum = 6 (9 samples)
	maximum = 145.778 (9 samples)
Network latency average = 13.58 (9 samples)
	minimum = 6 (9 samples)
	maximum = 133.889 (9 samples)
Flit latency average = 12.5685 (9 samples)
	minimum = 6 (9 samples)
	maximum = 130.778 (9 samples)
Fragmentation average = 0.00101833 (9 samples)
	minimum = 0 (9 samples)
	maximum = 40.7778 (9 samples)
Injected packet rate average = 0.0405147 (9 samples)
	minimum = 0.0305001 (9 samples)
	maximum = 0.0672225 (9 samples)
Accepted packet rate average = 0.0405147 (9 samples)
	minimum = 0.0305001 (9 samples)
	maximum = 0.0672225 (9 samples)
Injected flit rate average = 0.0979347 (9 samples)
	minimum = 0.0541897 (9 samples)
	maximum = 0.216088 (9 samples)
Accepted flit rate average = 0.0979347 (9 samples)
	minimum = 0.0545162 (9 samples)
	maximum = 0.177254 (9 samples)
Injected packet size average = 2.41727 (9 samples)
Accepted packet size average = 2.41727 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 51 sec (171 sec)
gpgpu_simulation_rate = 115979 (inst/sec)
gpgpu_simulation_rate = 2665 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (1,63,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,455872)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,455872)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,455872)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,455872)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,455872)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,455872)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,455872)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,455872)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,455872)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,455872)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,455872)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,455872)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,455872)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,455872)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,455872)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,455872)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,455872)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,455872)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,455872)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,455872)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,455872)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,455872)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,455872)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,455872)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,455872)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,455872)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,455872)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,455872)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,455872)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,455872)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,455872)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,455872)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,455872)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,455872)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,455872)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,455872)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,455872)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,455872)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,455872)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,455872)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,455872)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,455872)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,455872)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,455872)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,455872)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,455872)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,455872)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,455872)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,455872)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,455872)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,455872)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,455872)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,455872)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,455872)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,455872)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,455872)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,455872)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,455872)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,455872)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,455872)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,455872)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,455872)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,455872)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(0,53,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (109,455872), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (109,455872), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (109,455872), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (109,455872), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (110,455872), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (112,455872), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (113,455872), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (115,455872), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (115,455872), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (116,455872), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (116,455872), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (116,455872), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (116,455872), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (116,455872), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (116,455872), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (116,455872), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (116,455872), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (117,455872), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (117,455872), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (117,455872), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (117,455872), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (117,455872), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (117,455872), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (117,455872), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (118,455872), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (118,455872), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (118,455872), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (118,455872), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (118,455872), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (118,455872), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (118,455872), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (120,455872), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (120,455872), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (121,455872), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (122,455872), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (123,455872), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (123,455872), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (123,455872), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (123,455872), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (124,455872), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (124,455872), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (124,455872), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (124,455872), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (124,455872), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (125,455872), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (125,455872), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (125,455872), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (125,455872), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (126,455872), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (127,455872), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (128,455872), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (128,455872), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (128,455872), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (129,455872), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (130,455872), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (131,455872), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (136,455872), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (139,455872), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (141,455872), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (143,455872), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (144,455872), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (145,455872), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (599,455872), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 1.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 600
gpu_sim_insn = 84776
gpu_ipc =     141.2933
gpu_tot_sim_cycle = 456472
gpu_tot_sim_insn = 19917317
gpu_tot_ipc =      43.6332
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17389
gpu_stall_icnt2sh    = 70310
gpu_total_sim_rate=116475

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 394472
	L1I_total_cache_misses = 2275
	L1I_total_cache_miss_rate = 0.0058
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 34510, Miss = 17013, Miss_rate = 0.493, Pending_hits = 2728, Reservation_fails = 35935
	L1D_cache_core[1]: Access = 36549, Miss = 18033, Miss_rate = 0.493, Pending_hits = 2710, Reservation_fails = 31874
	L1D_cache_core[2]: Access = 36526, Miss = 18325, Miss_rate = 0.502, Pending_hits = 2742, Reservation_fails = 26084
	L1D_cache_core[3]: Access = 35835, Miss = 18545, Miss_rate = 0.518, Pending_hits = 2846, Reservation_fails = 35557
	L1D_cache_core[4]: Access = 45026, Miss = 23066, Miss_rate = 0.512, Pending_hits = 3770, Reservation_fails = 50310
	L1D_cache_core[5]: Access = 45454, Miss = 23103, Miss_rate = 0.508, Pending_hits = 3620, Reservation_fails = 54801
	L1D_cache_core[6]: Access = 44956, Miss = 23210, Miss_rate = 0.516, Pending_hits = 3562, Reservation_fails = 55494
	L1D_cache_core[7]: Access = 44297, Miss = 22669, Miss_rate = 0.512, Pending_hits = 3714, Reservation_fails = 55824
	L1D_cache_core[8]: Access = 44727, Miss = 23267, Miss_rate = 0.520, Pending_hits = 3660, Reservation_fails = 60646
	L1D_cache_core[9]: Access = 43700, Miss = 22339, Miss_rate = 0.511, Pending_hits = 3621, Reservation_fails = 60387
	L1D_cache_core[10]: Access = 44000, Miss = 22657, Miss_rate = 0.515, Pending_hits = 3673, Reservation_fails = 50513
	L1D_cache_core[11]: Access = 46830, Miss = 23558, Miss_rate = 0.503, Pending_hits = 3782, Reservation_fails = 51817
	L1D_cache_core[12]: Access = 46110, Miss = 23103, Miss_rate = 0.501, Pending_hits = 3733, Reservation_fails = 53448
	L1D_cache_core[13]: Access = 48893, Miss = 25019, Miss_rate = 0.512, Pending_hits = 3643, Reservation_fails = 53987
	L1D_cache_core[14]: Access = 45318, Miss = 22288, Miss_rate = 0.492, Pending_hits = 3764, Reservation_fails = 53960
	L1D_total_cache_accesses = 642731
	L1D_total_cache_misses = 326195
	L1D_total_cache_miss_rate = 0.5075
	L1D_total_cache_pending_hits = 51568
	L1D_total_cache_reservation_fails = 730637
	L1D_cache_data_port_util = 0.087
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 7945
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0564
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 261780
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34593
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 221380
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7497
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 509257
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 392197
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2275
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5368, 5368, 5368, 5368, 5368, 5368, 821, 821, 765, 765, 624, 624, 624, 624, 317, 317, 
gpgpu_n_tot_thrd_icount = 22758976
gpgpu_n_tot_w_icount = 711218
gpgpu_n_stall_shd_mem = 1164798
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34593
gpgpu_n_mem_write_global = 294897
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894104
gpgpu_n_store_insn = 1962888
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 237968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1164798
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1513626	W0_Idle:372936	W0_Scoreboard:3465504	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79942	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:592494
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 276744 {8:34593,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19758504 {40:162609,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4704648 {136:34593,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359176 {8:294897,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 171 
maxdqlatency = 0 
maxmflatency = 730 
averagemflatency = 194 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 456471 
mrq_lat_table:4794 	645 	1465 	489 	465 	153 	36 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	311190 	18004 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22289 	45839 	133207 	125828 	2360 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13498 	17175 	3736 	194 	5 	0 	0 	0 	103 	337 	7179 	23431 	33391 	109611 	120206 	639 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	858 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        22        20        60        62        14        12        28        30        34        32         8         4         2         3 
dram[1]:        34        34        22        20        60        62        14        12        28        30        34        32         7         4         4         3 
dram[2]:        34        34        22        20        60        62        14        12        28        30        34        32         7         6         3         2 
dram[3]:        34        34        22        20        60        62        14        12        28        30        34        32         8         6         3         3 
dram[4]:        34        34        22        20        60        62        14        12        28        30        34        32         8         7         3         2 
dram[5]:        34        34        22        20        60        62        14        12        28        30        34        32         8         7         2         1 
dram[6]:        30        34        22        20        60        62        14        12        28        30        34        32         9         8         2         1 
dram[7]:        30        34        20        20        60        62        14        10        28        30        34        32         8         5         2         2 
dram[8]:        30        34        20        20        60        62        14        10        28        30        34        32         7         5         3         3 
dram[9]:        34        34        20        20        62        62        14        10        28        30        34        32         5         6         3         2 
dram[10]:        36        34        20        20        62        62        12        10        28        30        32        32         5         4         4         3 
dram[11]:        36        34        20        20        62        62        12        10        28        30        32        32         3         3         3         3 
dram[12]:        36        34        20        20        62        62        12        10        28        30        32        32         4         5         2         1 
dram[13]:        35        34        20        20        62        62        12        10        28        30        32        30         6         7         2         1 
dram[14]:        34        34        20        20        62        62        12        10        28        30        32        34         5         6         1         2 
dram[15]:        34        34        20        20        62        62        12        10        28        30        32        34         4         6         1         2 
maximum service time to same row:
dram[0]:    168084    155518    155518    155513     86163     85023    100614    101261    126739    127376    138750    133339    164299    165250    155479    155476 
dram[1]:    155518    155518    155503    156733    155513    155512     99421     98788    125523    124919    133360    127655    163091    162752    155472    155475 
dram[2]:    155516    155516    169297    168067    155513    155512     98202     97561    123067    123696    131701    126046    161880    161533    168021    168017 
dram[3]:    155514    155512    168078    168076    155512    155512     96967    108903    121845    122471    142706    135782    159299    160317    168014    169241 
dram[4]:    155516    155515    155514    155515    155509    155511    107043    107682    120633    120003    141117    134142    158100    157880    168016    155501 
dram[5]:    155504    156736    155516    155517    156727     78237    105708    105235    118184    118786    138236    132506    156915    156430    155492    155496 
dram[6]:    168067    168075    155518    155517     76339     75781    104495    104011    116925    117571    142343    142524    155697    167769    155488    155492 
dram[7]:    169306    168076    155520    155518     74858     86845    102015    102783    128148    128914    141522    140836    165766    166766    155484    155480 
dram[8]:    155518    155519    155519    155518     86403     85865    100941    100326    126934    126457    136702    139054    164547    165549    155475    155478 
dram[9]:    155520    155518    156733    168050    155513    155512     99720     99103    124609    125241    130528    136233    163267    163052    155474    155476 
dram[10]:    155514    155514    168067    168059    155512    155513     97262     97875    123389    123997    128906    147150    160819    161834    168022    169250 
dram[11]:    155513    155514    168078    168074    155511    155510    108467    109224    122164    121542    139869    145512    160061    160625    169244    168013 
dram[12]:    155514    155513    155516    155516    155512    155512    107243    108005    119692    120337    137008    143906    158854    158180    168025    155502 
dram[13]:    155502    156734    155517    155516     77443     77265    106028    105550    118473    119118    135439    141098    156363    156306    155493    155497 
dram[14]:    169305    168075    155519    155517     76233     76040    103700    104328    117241    117890    143061    142231    167694    167605    155491    155487 
dram[15]:    168076    168078    155518    155520     74911     87375    102470    103063    128448    127970    140709    141203    166475    166394    155486    155483 
average row accesses per activate:
dram[0]: 10.500000  8.400000  9.600000 10.000000 31.000000 32.000000  7.000000  5.666667 14.500000 15.500000 18.500000 17.500000  3.666667  3.000000  2.500000  3.000000 
dram[1]: 10.000000 10.250000  9.200000  9.800000 21.333334 21.333334  7.000000  6.000000 14.500000 16.000000 18.500000 17.000000  4.000000  3.000000  4.000000  3.000000 
dram[2]: 10.000000 11.000000  9.200000 10.000000 21.333334 21.333334  6.666667  5.666667 15.000000 16.000000 19.000000 17.000000  4.500000  4.500000  2.500000  1.500000 
dram[3]:  9.750000 10.750000  9.400000  9.400000 21.666666 22.333334  6.666667  5.333333 15.500000 16.000000 17.500000 17.000000  5.500000  5.000000  2.500000  2.000000 
dram[4]: 10.750000 11.000000  8.800000  9.200000 21.666666 22.000000  6.666667  5.666667 15.500000 16.500000 17.500000 16.500000  4.333333  5.000000  2.500000  2.000000 
dram[5]: 11.000000 11.250000  9.000000  9.400000 21.333334 32.000000  6.333333  6.000000 16.000000 16.500000 18.000000 16.500000  5.000000  5.000000  2.000000  1.500000 
dram[6]:  7.000000 10.750000  9.600000  9.200000 32.000000 32.500000  6.333333  6.000000 15.500000 16.000000 18.000000 18.000000  5.500000  5.000000  2.500000  1.500000 
dram[7]:  7.333333  9.000000  9.000000  9.200000 31.000000 32.000000  6.333333  6.000000 15.000000 15.500000 18.000000 17.500000  5.000000  3.000000  3.000000  2.500000 
dram[8]:  7.166667  8.800000 10.000000  9.600000 30.500000 31.500000  6.333333  5.666667 15.000000 16.000000 18.500000 17.500000  4.000000  3.000000  3.000000  3.000000 
dram[9]: 10.250000  9.000000 10.200000  9.000000 22.000000 21.333334  6.000000  5.666667 15.000000 15.500000 18.500000 18.000000  3.000000  4.000000  3.000000  2.000000 
dram[10]: 10.750000 10.750000  9.800000  8.600000 21.333334 22.000000  5.666667  6.000000 15.000000 16.000000 17.000000 17.000000  4.500000  2.000000  3.000000  2.000000 
dram[11]:  9.200000 11.250000  9.800000  8.600000 21.666666 22.000000  5.333333  5.000000 16.000000 16.500000 16.500000 17.000000  3.000000  2.333333  2.000000  2.500000 
dram[12]:  9.600000 11.000000  9.600000  8.800000 22.333334 22.000000  5.000000  5.000000 15.500000 16.500000 17.000000 17.000000  3.500000  3.333333  1.500000  1.000000 
dram[13]:  8.800000 10.750000  9.800000  8.800000 32.500000 33.000000  5.000000  5.333333 15.500000 16.000000 16.500000 16.000000  5.000000  4.000000  2.000000  1.500000 
dram[14]:  8.800000 11.000000  9.800000  8.600000 32.000000 32.500000  5.333333  5.333333 16.000000 16.000000 17.000000 18.500000  3.500000  2.666667  2.000000  3.000000 
dram[15]:  9.000000 10.250000 10.200000  9.200000 32.000000 32.000000  5.666667  5.333333 14.500000 16.000000 17.500000 19.000000  3.000000  2.666667  1.500000  2.500000 
average row locality = 8057/745 = 10.814765
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        26        28        46        46        34        34        15        13        29        31        35        35         9         6         5         6 
dram[1]:        26        27        44        45        36        34        15        14        29        32        35        34         6         6         8         6 
dram[2]:        26        30        44        46        36        34        14        13        30        32        36        34         7         9         5         3 
dram[3]:        25        29        45        43        37        37        14        12        31        32        33        34         9        10         5         4 
dram[4]:        29        30        42        42        37        36        14        13        31        33        33        33        11        10         5         4 
dram[5]:        30        31        43        45        36        34        13        14        32        33        34        33         8        10         4         3 
dram[6]:        28        29        46        44        36        35        13        14        31        32        34        36         9        10         5         3 
dram[7]:        30        31        43        44        34        34        13        14        30        31        34        35         8         6         6         5 
dram[8]:        29        30        46        46        33        33        13        13        30        32        35        35         6         6         6         6 
dram[9]:        27        31        47        43        36        34        12        13        30        31        35        36         5         8         6         4 
dram[10]:        29        29        45        41        34        36        13        14        30        32        33        34         9         8         6         4 
dram[11]:        32        31        45        41        35        36        12        11        32        33        33        34         6         7         4         5 
dram[12]:        34        30        44        42        37        36        11        11        31        33        34        34         7        10         3         2 
dram[13]:        30        29        45        42        35        36        11        12        31        32        33        32        10        10         4         3 
dram[14]:        30        30        45        41        34        35        12        12        32        32        34        35         7         6         4         6 
dram[15]:        31        27        47        44        34        34        13        12        29        32        35        36         6         6         3         5 
total reads: 6377
bank skew: 47/2 = 23.50
chip skew: 405/394 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1680
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
average mf latency per bank:
dram[0]:       1922      3272      5027      4203       151       142       630       525     72660     60860      2698      2804       445       269       262       262
dram[1]:       2262      3193      4978      4213       158       140       702       524     78276     63656      2556      2977       199       291       263       261
dram[2]:       2370      3259      5488      4643       160       143       719       511     33274     57170      2572      2963       206       269       263       265
dram[3]:       1976      3291      5234      4418       152       146       627       506     28142     64657      2686      2932       216       287       262       265
dram[4]:       2366      2544      3986      3846       152       147       821       690     33324     66287      2673      2792      1259       286       267       264
dram[5]:       1916      2939      4614      3806       163       145       749       835     31597     58841      2596      2902       211       262       264       265
dram[6]:       2211      2861      4265      4017       157       145       686       746     30441     55562      3034      3151       215       262       262       264
dram[7]:       2083      2767      4105      4142       149       142       517       915     37523     66652      2858      3555       211       287       267       262
dram[8]:       1871      3218      3652      3427       149       139       451       921     37573     58659      2702      2918       201       271       262       262
dram[9]:       2502      2607      3462      4557       149       144       402       742     29770     58331      2652      2969       221       274       262       263
dram[10]:       2714      3252      3801      4234       146       147       497       868     35683     69426      3069      2914     12740       278       264       263
dram[11]:       2980      2805      3304      3887       145       149       639       966     32775     60872      3022      3209       266       285       264       263
dram[12]:       2700      2826      3799      4103       153       145       544       811     32908     51394      3104      3022       265       279       264       267
dram[13]:       2823      3260      4264      3801       145       150       628       870     36322     61469      2954      3317       272       218       266       265
dram[14]:       3107      2718      3412      4171       142       149       553       833     34851     65557      3320      2859       280       197       264       263
dram[15]:       2657      3499      3584      3343       144       143       474       778     31524     57611      2882      2931       269       845       265       264
maximum mf latency per bank:
dram[0]:        515       456       519       528       451       308       502       443       565       612       565       348       355       279       268       268
dram[1]:        438       525       472       524       476       295       509       399       596       663       350       387       270       374       268       268
dram[2]:        440       502       498       548       514       327       526       514       569       614       363       365       275       328       270       270
dram[3]:        492       491       444       491       307       289       431       379       457       533       343       345       275       405       268       268
dram[4]:        490       396       523       526       361       324       537       591       353       580       349       351       630       413       277       270
dram[5]:        500       445       531       576       526       331       487       564       547       654       362       358       269       269       269       270
dram[6]:        443       477       502       496       436       324       521       552       730       688       505       640       269       269       268       268
dram[7]:        469       453       485       506       320       298       494       580       518       547       487       457       270       373       275       268
dram[8]:        481       491       572       603       458       311       404       569       545       576       393       357       285       309       270       269
dram[9]:        411       530       538       548       390       344       335       433       568       583       375       349       274       346       269       268
dram[10]:        437       610       575       664       431       352       550       552       480       500       366       337       278       354       274       268
dram[11]:        489       500       513       526       319       424       566       569       482       428       345       359       282       375       272       270
dram[12]:        420       440       431       486       441       348       500       493       396       414       343       368       278       383       268       268
dram[13]:        465       550       519       539       351       444       492       548       599       558       352       332       345       269       268       268
dram[14]:        484       568       541       645       318       452       449       461       439       441       336       346       353       269       270       268
dram[15]:        632       703       694       701       345       377       512       468       440       504       344       373       301       504       269       270

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347569 n_nop=346479 n_act=47 n_pre=31 n_req=506 n_rd=796 n_write=216 bw_util=0.005823
n_activity=4759 dram_eff=0.4253
bk0: 52a 347178i bk1: 56a 347181i bk2: 92a 347245i bk3: 92a 347226i bk4: 68a 346904i bk5: 68a 346899i bk6: 30a 347394i bk7: 26a 347402i bk8: 58a 347436i bk9: 62a 347416i bk10: 70a 347385i bk11: 70a 347414i bk12: 18a 347475i bk13: 12a 347525i bk14: 10a 347535i bk15: 12a 347532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00329719
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347569 n_nop=346487 n_act=46 n_pre=30 n_req=503 n_rd=794 n_write=212 bw_util=0.005789
n_activity=4693 dram_eff=0.4287
bk0: 52a 347208i bk1: 54a 347214i bk2: 88a 347287i bk3: 90a 347246i bk4: 72a 346867i bk5: 68a 346888i bk6: 30a 347363i bk7: 28a 347405i bk8: 58a 347436i bk9: 64a 347403i bk10: 70a 347383i bk11: 68a 347410i bk12: 12a 347499i bk13: 12a 347530i bk14: 16a 347520i bk15: 12a 347535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00327417
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347569 n_nop=346483 n_act=46 n_pre=30 n_req=505 n_rd=798 n_write=212 bw_util=0.005812
n_activity=4710 dram_eff=0.4289
bk0: 52a 347227i bk1: 60a 347176i bk2: 88a 347288i bk3: 92a 347235i bk4: 72a 346851i bk5: 68a 346870i bk6: 28a 347369i bk7: 26a 347394i bk8: 60a 347427i bk9: 64a 347415i bk10: 72a 347374i bk11: 68a 347415i bk12: 14a 347492i bk13: 18a 347517i bk14: 10a 347533i bk15: 6a 347544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00366834
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347569 n_nop=346481 n_act=46 n_pre=30 n_req=506 n_rd=800 n_write=212 bw_util=0.005823
n_activity=4746 dram_eff=0.4265
bk0: 50a 347213i bk1: 58a 347195i bk2: 90a 347264i bk3: 86a 347200i bk4: 74a 346862i bk5: 74a 346929i bk6: 28a 347371i bk7: 24a 347404i bk8: 62a 347422i bk9: 64a 347412i bk10: 66a 347386i bk11: 68a 347417i bk12: 18a 347480i bk13: 20a 347498i bk14: 10a 347537i bk15: 8a 347537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00322814
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347569 n_nop=346473 n_act=47 n_pre=31 n_req=509 n_rd=806 n_write=212 bw_util=0.005858
n_activity=4791 dram_eff=0.425
bk0: 58a 347212i bk1: 60a 347203i bk2: 84a 347285i bk3: 84a 347241i bk4: 74a 346910i bk5: 72a 346880i bk6: 28a 347383i bk7: 26a 347372i bk8: 62a 347426i bk9: 66a 347416i bk10: 66a 347390i bk11: 66a 347418i bk12: 22a 347460i bk13: 20a 347500i bk14: 10a 347529i bk15: 8a 347539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0026671
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347569 n_nop=346481 n_act=45 n_pre=29 n_req=507 n_rd=806 n_write=208 bw_util=0.005835
n_activity=4694 dram_eff=0.432
bk0: 60a 347199i bk1: 62a 347203i bk2: 86a 347286i bk3: 90a 347229i bk4: 72a 346846i bk5: 68a 346847i bk6: 26a 347394i bk7: 28a 347380i bk8: 64a 347416i bk9: 66a 347412i bk10: 68a 347391i bk11: 66a 347415i bk12: 16a 347492i bk13: 20a 347512i bk14: 8a 347540i bk15: 6a 347546i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00423513
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347569 n_nop=346475 n_act=46 n_pre=30 n_req=509 n_rd=810 n_write=208 bw_util=0.005858
n_activity=4648 dram_eff=0.438
bk0: 56a 347201i bk1: 58a 347220i bk2: 92a 347261i bk3: 88a 347208i bk4: 72a 346819i bk5: 70a 346836i bk6: 26a 347369i bk7: 28a 347396i bk8: 62a 347414i bk9: 64a 347391i bk10: 68a 347389i bk11: 72a 347396i bk12: 18a 347484i bk13: 20a 347510i bk14: 10a 347535i bk15: 6a 347546i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00530254
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347569 n_nop=346487 n_act=47 n_pre=31 n_req=502 n_rd=796 n_write=208 bw_util=0.005777
n_activity=4608 dram_eff=0.4358
bk0: 60a 347191i bk1: 62a 347193i bk2: 86a 347274i bk3: 88a 347240i bk4: 68a 346835i bk5: 68a 346834i bk6: 26a 347370i bk7: 28a 347392i bk8: 60a 347428i bk9: 62a 347409i bk10: 68a 347377i bk11: 70a 347412i bk12: 16a 347485i bk13: 12a 347530i bk14: 12a 347528i bk15: 10a 347540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00422362
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347569 n_nop=346481 n_act=47 n_pre=31 n_req=505 n_rd=798 n_write=212 bw_util=0.005812
n_activity=4672 dram_eff=0.4324
bk0: 58a 347186i bk1: 60a 347152i bk2: 92a 347192i bk3: 92a 347166i bk4: 66a 346898i bk5: 66a 346876i bk6: 26a 347378i bk7: 26a 347420i bk8: 60a 347424i bk9: 64a 347402i bk10: 70a 347384i bk11: 70a 347412i bk12: 12a 347486i bk13: 12a 347530i bk14: 12a 347532i bk15: 12a 347533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00426678
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347569 n_nop=346481 n_act=47 n_pre=31 n_req=505 n_rd=796 n_write=214 bw_util=0.005812
n_activity=4671 dram_eff=0.4325
bk0: 54a 347203i bk1: 62a 347175i bk2: 94a 347154i bk3: 86a 347219i bk4: 72a 346802i bk5: 68a 346758i bk6: 24a 347376i bk7: 26a 347398i bk8: 60a 347429i bk9: 62a 347409i bk10: 70a 347383i bk11: 72a 347403i bk12: 10a 347516i bk13: 16a 347520i bk14: 12a 347528i bk15: 8a 347543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00560177
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347569 n_nop=346489 n_act=48 n_pre=32 n_req=500 n_rd=794 n_write=206 bw_util=0.005754
n_activity=4573 dram_eff=0.4373
bk0: 58a 347214i bk1: 58a 347172i bk2: 90a 347170i bk3: 82a 347135i bk4: 68a 346786i bk5: 72a 346760i bk6: 26a 347407i bk7: 28a 347386i bk8: 60a 347431i bk9: 64a 347416i bk10: 66a 347402i bk11: 68a 347416i bk12: 18a 347514i bk13: 16a 347508i bk14: 12a 347527i bk15: 8a 347541i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00573987
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347569 n_nop=346491 n_act=48 n_pre=32 n_req=499 n_rd=794 n_write=204 bw_util=0.005743
n_activity=4580 dram_eff=0.4358
bk0: 64a 347163i bk1: 62a 347199i bk2: 90a 347173i bk3: 82a 347241i bk4: 70a 346840i bk5: 72a 346737i bk6: 24a 347428i bk7: 22a 347390i bk8: 64a 347420i bk9: 66a 347415i bk10: 66a 347416i bk11: 68a 347407i bk12: 12a 347528i bk13: 14a 347519i bk14: 8a 347538i bk15: 10a 347536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00472712
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347569 n_nop=346487 n_act=48 n_pre=32 n_req=501 n_rd=798 n_write=204 bw_util=0.005766
n_activity=4592 dram_eff=0.4364
bk0: 68a 347174i bk1: 60a 347200i bk2: 88a 347164i bk3: 84a 347227i bk4: 74a 346768i bk5: 72a 346862i bk6: 22a 347404i bk7: 22a 347400i bk8: 62a 347425i bk9: 66a 347418i bk10: 68a 347414i bk11: 68a 347416i bk12: 14a 347527i bk13: 20a 347505i bk14: 6a 347541i bk15: 4a 347550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00627214
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347569 n_nop=346495 n_act=46 n_pre=30 n_req=499 n_rd=790 n_write=208 bw_util=0.005743
n_activity=4584 dram_eff=0.4354
bk0: 60a 347203i bk1: 58a 347174i bk2: 90a 347151i bk3: 84a 347199i bk4: 70a 346871i bk5: 72a 346793i bk6: 22a 347411i bk7: 24a 347398i bk8: 62a 347426i bk9: 64a 347410i bk10: 66a 347416i bk11: 64a 347427i bk12: 20a 347508i bk13: 20a 347483i bk14: 8a 347535i bk15: 6a 347545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00433871
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347569 n_nop=346491 n_act=46 n_pre=30 n_req=501 n_rd=790 n_write=212 bw_util=0.005766
n_activity=4584 dram_eff=0.4372
bk0: 60a 347198i bk1: 60a 347183i bk2: 90a 347169i bk3: 82a 347264i bk4: 68a 346842i bk5: 70a 346740i bk6: 24a 347368i bk7: 24a 347425i bk8: 64a 347420i bk9: 64a 347426i bk10: 68a 347416i bk11: 70a 347377i bk12: 14a 347524i bk13: 12a 347482i bk14: 8a 347538i bk15: 12a 347534i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00428692
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347569 n_nop=346493 n_act=46 n_pre=30 n_req=500 n_rd=788 n_write=212 bw_util=0.005754
n_activity=4655 dram_eff=0.4296
bk0: 62a 347206i bk1: 54a 347227i bk2: 94a 347224i bk3: 88a 347241i bk4: 68a 346864i bk5: 68a 346836i bk6: 26a 347415i bk7: 24a 347392i bk8: 58a 347433i bk9: 64a 347401i bk10: 70a 347411i bk11: 72a 347369i bk12: 12a 347530i bk13: 12a 347492i bk14: 6a 347543i bk15: 10a 347538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00397907

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24986, Miss = 398, Miss_rate = 0.016, Pending_hits = 338, Reservation_fails = 2001
L2_cache_bank[1]: Access = 26885, Miss = 397, Miss_rate = 0.015, Pending_hits = 332, Reservation_fails = 1811
L2_cache_bank[2]: Access = 19542, Miss = 399, Miss_rate = 0.020, Pending_hits = 337, Reservation_fails = 1575
L2_cache_bank[3]: Access = 19453, Miss = 400, Miss_rate = 0.021, Pending_hits = 324, Reservation_fails = 1508
L2_cache_bank[4]: Access = 20493, Miss = 403, Miss_rate = 0.020, Pending_hits = 340, Reservation_fails = 1613
L2_cache_bank[5]: Access = 19647, Miss = 403, Miss_rate = 0.021, Pending_hits = 334, Reservation_fails = 2345
L2_cache_bank[6]: Access = 18285, Miss = 405, Miss_rate = 0.022, Pending_hits = 354, Reservation_fails = 2386
L2_cache_bank[7]: Access = 21243, Miss = 398, Miss_rate = 0.019, Pending_hits = 338, Reservation_fails = 2463
L2_cache_bank[8]: Access = 20129, Miss = 399, Miss_rate = 0.020, Pending_hits = 323, Reservation_fails = 2415
L2_cache_bank[9]: Access = 18271, Miss = 398, Miss_rate = 0.022, Pending_hits = 318, Reservation_fails = 2010
L2_cache_bank[10]: Access = 22063, Miss = 397, Miss_rate = 0.018, Pending_hits = 307, Reservation_fails = 1820
L2_cache_bank[11]: Access = 20291, Miss = 397, Miss_rate = 0.020, Pending_hits = 294, Reservation_fails = 1877
L2_cache_bank[12]: Access = 18416, Miss = 399, Miss_rate = 0.022, Pending_hits = 308, Reservation_fails = 1864
L2_cache_bank[13]: Access = 20452, Miss = 395, Miss_rate = 0.019, Pending_hits = 310, Reservation_fails = 1631
L2_cache_bank[14]: Access = 21317, Miss = 395, Miss_rate = 0.019, Pending_hits = 313, Reservation_fails = 1740
L2_cache_bank[15]: Access = 18194, Miss = 394, Miss_rate = 0.022, Pending_hits = 331, Reservation_fails = 2095
L2_total_cache_accesses = 329667
L2_total_cache_misses = 6377
L2_total_cache_miss_rate = 0.0193
L2_total_cache_pending_hits = 5201
L2_total_cache_reservation_fails = 31154
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24757
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4676
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30072
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1082
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=468717
icnt_total_pkts_simt_to_mem=873396
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5
	minimum = 6
	maximum = 10
Network latency average = 7.5
	minimum = 6
	maximum = 10
Slowest packet = 659330
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1342098
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000322581
	minimum = 0 (at node 0)
	maximum = 0.005 (at node 1)
Accepted packet rate average = 0.000322581
	minimum = 0 (at node 0)
	maximum = 0.005 (at node 1)
Injected flit rate average = 0.000806452
	minimum = 0 (at node 0)
	maximum = 0.01 (at node 25)
Accepted flit rate average= 0.000806452
	minimum = 0 (at node 0)
	maximum = 0.0183333 (at node 1)
Injected packet length average = 2.5
Accepted packet length average = 2.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.3001 (10 samples)
	minimum = 6 (10 samples)
	maximum = 132.2 (10 samples)
Network latency average = 12.972 (10 samples)
	minimum = 6 (10 samples)
	maximum = 121.5 (10 samples)
Flit latency average = 11.9116 (10 samples)
	minimum = 6 (10 samples)
	maximum = 118.3 (10 samples)
Fragmentation average = 0.0009165 (10 samples)
	minimum = 0 (10 samples)
	maximum = 36.7 (10 samples)
Injected packet rate average = 0.0364955 (10 samples)
	minimum = 0.0274501 (10 samples)
	maximum = 0.0610002 (10 samples)
Accepted packet rate average = 0.0364955 (10 samples)
	minimum = 0.0274501 (10 samples)
	maximum = 0.0610002 (10 samples)
Injected flit rate average = 0.0882219 (10 samples)
	minimum = 0.0487707 (10 samples)
	maximum = 0.195479 (10 samples)
Accepted flit rate average = 0.0882219 (10 samples)
	minimum = 0.0490646 (10 samples)
	maximum = 0.161362 (10 samples)
Injected packet size average = 2.41734 (10 samples)
Accepted packet size average = 2.41734 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 51 sec (171 sec)
gpgpu_simulation_rate = 116475 (inst/sec)
gpgpu_simulation_rate = 2669 (cycle/sec)
dev out malloc success
dev in malloc success
data im memcpy success

GPGPU-Sim PTX: cudaLaunch for 0x0x406510 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11ReLUForwardIfEviPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z11ReLUForwardIfEviPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z11ReLUForwardIfEviPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,456472)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1279,456472), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z11ReLUForwardIfEviPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z11ReLUForwardIfEviPKT_PS0_' finished on shader 4.
kernel_name = _Z11ReLUForwardIfEviPKT_PS0_ 
kernel_launch_uid = 11 
gpu_sim_cycle = 1280
gpu_sim_insn = 13620
gpu_ipc =      10.6406
gpu_tot_sim_cycle = 457752
gpu_tot_sim_insn = 19930937
gpu_tot_ipc =      43.5409
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17389
gpu_stall_icnt2sh    = 70310
gpu_total_sim_rate=116555

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 394744
	L1I_total_cache_misses = 2307
	L1I_total_cache_miss_rate = 0.0058
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 34510, Miss = 17013, Miss_rate = 0.493, Pending_hits = 2728, Reservation_fails = 35935
	L1D_cache_core[1]: Access = 36549, Miss = 18033, Miss_rate = 0.493, Pending_hits = 2710, Reservation_fails = 31874
	L1D_cache_core[2]: Access = 36526, Miss = 18325, Miss_rate = 0.502, Pending_hits = 2742, Reservation_fails = 26084
	L1D_cache_core[3]: Access = 35835, Miss = 18545, Miss_rate = 0.518, Pending_hits = 2846, Reservation_fails = 35557
	L1D_cache_core[4]: Access = 45058, Miss = 23098, Miss_rate = 0.513, Pending_hits = 3770, Reservation_fails = 50310
	L1D_cache_core[5]: Access = 45454, Miss = 23103, Miss_rate = 0.508, Pending_hits = 3620, Reservation_fails = 54801
	L1D_cache_core[6]: Access = 44956, Miss = 23210, Miss_rate = 0.516, Pending_hits = 3562, Reservation_fails = 55494
	L1D_cache_core[7]: Access = 44297, Miss = 22669, Miss_rate = 0.512, Pending_hits = 3714, Reservation_fails = 55824
	L1D_cache_core[8]: Access = 44727, Miss = 23267, Miss_rate = 0.520, Pending_hits = 3660, Reservation_fails = 60646
	L1D_cache_core[9]: Access = 43700, Miss = 22339, Miss_rate = 0.511, Pending_hits = 3621, Reservation_fails = 60387
	L1D_cache_core[10]: Access = 44000, Miss = 22657, Miss_rate = 0.515, Pending_hits = 3673, Reservation_fails = 50513
	L1D_cache_core[11]: Access = 46830, Miss = 23558, Miss_rate = 0.503, Pending_hits = 3782, Reservation_fails = 51817
	L1D_cache_core[12]: Access = 46110, Miss = 23103, Miss_rate = 0.501, Pending_hits = 3733, Reservation_fails = 53448
	L1D_cache_core[13]: Access = 48893, Miss = 25019, Miss_rate = 0.512, Pending_hits = 3643, Reservation_fails = 53987
	L1D_cache_core[14]: Access = 45318, Miss = 22288, Miss_rate = 0.492, Pending_hits = 3764, Reservation_fails = 53960
	L1D_total_cache_accesses = 642763
	L1D_total_cache_misses = 326227
	L1D_total_cache_miss_rate = 0.5075
	L1D_total_cache_pending_hits = 51568
	L1D_total_cache_reservation_fails = 730637
	L1D_cache_data_port_util = 0.087
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 7993
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0560
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 261780
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 221380
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7545
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291618
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 509257
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 392437
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2307
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5368, 5368, 5368, 5368, 5368, 5368, 821, 821, 765, 765, 624, 624, 624, 624, 317, 317, 
gpgpu_n_tot_thrd_icount = 22773824
gpgpu_n_tot_w_icount = 711682
gpgpu_n_stall_shd_mem = 1164798
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34609
gpgpu_n_mem_write_global = 294913
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894604
gpgpu_n_store_insn = 1963388
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 239480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1164798
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1513629	W0_Idle:374418	W0_Scoreboard:3466143	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79942	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:592939
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 276872 {8:34609,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19760680 {40:162609,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4706824 {136:34609,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359304 {8:294913,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmrqlatency = 171 
maxdqlatency = 0 
maxmflatency = 730 
averagemflatency = 194 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 457751 
mrq_lat_table:4821 	646 	1479 	497 	465 	153 	36 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	311190 	18036 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22319 	45843 	133207 	125828 	2360 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13502 	17180 	3743 	194 	5 	0 	0 	0 	103 	337 	7179 	23431 	33391 	109611 	120206 	655 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	859 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        22        20        60        62        14        12        28        30        34        32         8         4         2         3 
dram[1]:        34        34        22        20        60        62        14        12        28        30        34        32         7         4         4         3 
dram[2]:        34        34        22        20        60        62        14        12        28        30        34        32         7         6         3         2 
dram[3]:        34        34        22        20        60        62        14        12        28        30        34        32         8         6         3         3 
dram[4]:        34        34        22        20        60        62        14        12        28        30        34        32         8         7         3         2 
dram[5]:        34        34        22        20        60        62        14        12        28        30        34        32         8         7         2         1 
dram[6]:        30        34        22        20        60        62        14        12        28        30        34        32         9         8         2         1 
dram[7]:        30        34        20        20        60        62        14        10        28        30        34        32         8         5         2         2 
dram[8]:        30        34        20        20        60        62        14        10        28        30        34        32         7         5         3         3 
dram[9]:        34        34        20        20        62        62        14        10        28        30        34        32         5         6         3         2 
dram[10]:        36        34        20        20        62        62        12        10        28        30        32        32         5         4         4         3 
dram[11]:        36        34        20        20        62        62        12        10        28        30        32        32         3         3         3         3 
dram[12]:        36        34        20        20        62        62        12        10        28        30        32        32         4         5         2         1 
dram[13]:        35        34        20        20        62        62        12        10        28        30        32        30         6         7         2         1 
dram[14]:        34        34        20        20        62        62        12        10        28        30        32        34         5         6         1         2 
dram[15]:        34        34        20        20        62        62        12        10        28        30        32        34         4         6         1         2 
maximum service time to same row:
dram[0]:    168084    155518    155518    155513     86163     85023    100614    101261    126739    127376    138750    133339    164299    165250    155479    155476 
dram[1]:    155518    155518    155503    156733    155513    155512     99421     98788    125523    124919    133360    127655    163091    162752    155472    155475 
dram[2]:    155516    155516    169297    168067    155513    155512     98202     97561    123067    123696    131701    126046    161880    161533    168021    168017 
dram[3]:    155514    155512    168078    168076    155512    155512     96967    108903    121845    122471    142706    135782    159299    160317    168014    169241 
dram[4]:    155516    155515    155514    155515    155509    155511    107043    107682    120633    120003    141117    134142    158100    157880    168016    155501 
dram[5]:    155504    156736    155516    155517    156727     78237    105708    105235    118184    118786    138236    132506    156915    156430    155492    155496 
dram[6]:    168067    168075    155518    155517     76339     75781    104495    104011    116925    117571    142343    142524    155697    167769    155488    155492 
dram[7]:    169306    168076    155520    155518     74858     86845    102015    102783    128148    128914    141522    140836    165766    166766    155484    155480 
dram[8]:    155518    155519    155519    155518     86403     85865    100941    100326    126934    126457    136702    139054    164547    165549    155475    155478 
dram[9]:    155520    155518    156733    168050    155513    155512     99720     99103    124609    125241    130528    136233    163267    163052    155474    155476 
dram[10]:    155514    155514    168067    168059    155512    155513     97262     97875    123389    123997    128906    147150    160819    161834    168022    169250 
dram[11]:    155513    155514    168078    168074    155511    155510    108467    109224    122164    121542    139869    145512    160061    160625    169244    168013 
dram[12]:    155514    155513    155516    155516    155512    155512    107243    108005    119692    120337    137008    143906    158854    158180    168025    155502 
dram[13]:    155502    156734    155517    155516     77443     77265    106028    105550    118473    119118    135439    141098    156363    156306    155493    155497 
dram[14]:    169305    168075    155519    155517     76233     76040    103700    104328    117241    117890    143061    142231    167694    167605    155491    155487 
dram[15]:    168076    168078    155518    155520     74911     87375    102470    103063    128448    127970    140709    141203    166475    166394    155486    155483 
average row accesses per activate:
dram[0]: 10.500000  8.400000  9.600000 10.000000 21.333334 32.000000  7.000000  5.666667 14.500000 15.500000 18.500000 17.500000  3.666667  3.000000  2.500000  3.000000 
dram[1]: 10.000000 10.250000  9.200000  9.800000 21.333334 22.666666  7.000000  6.000000 14.500000 16.000000 18.500000 17.000000  4.000000  3.000000  4.000000  3.000000 
dram[2]: 10.000000 11.000000  9.200000 10.000000 21.333334 22.666666  6.666667  5.666667 15.000000 16.000000 19.000000 17.000000  4.500000  4.500000  2.500000  1.500000 
dram[3]:  9.750000 10.750000  9.400000  9.400000 21.666666 23.666666  6.666667  5.333333 15.500000 16.000000 17.500000 17.000000  5.500000  5.000000  2.500000  2.000000 
dram[4]: 10.750000 11.000000  8.800000  9.200000 21.666666 23.333334  6.666667  5.666667 15.500000 16.500000 17.500000 16.500000  4.333333  5.000000  2.500000  2.000000 
dram[5]: 11.000000 11.250000  9.000000  9.400000 21.333334 22.666666  6.333333  6.000000 16.000000 16.500000 18.000000 16.500000  5.000000  5.000000  2.000000  1.500000 
dram[6]:  7.000000 10.750000  9.600000  9.200000 32.000000 23.000000  6.333333  6.000000 15.500000 16.000000 18.000000 18.000000  5.500000  5.000000  2.500000  1.500000 
dram[7]:  7.333333  9.000000  9.000000  9.200000 31.000000 22.666666  6.333333  6.000000 15.000000 15.500000 18.000000 17.500000  5.000000  3.000000  3.000000  2.500000 
dram[8]:  7.166667  8.800000 10.000000  9.600000 30.500000 22.333334  6.333333  5.666667 15.000000 16.000000 18.500000 17.500000  4.000000  3.000000  3.000000  3.000000 
dram[9]: 10.250000  9.000000 10.200000  9.000000 22.000000 22.000000  6.000000  5.666667 15.000000 15.500000 18.500000 18.000000  3.000000  4.000000  3.000000  2.000000 
dram[10]: 10.750000 10.750000  9.800000  8.600000 21.333334 22.666666  5.666667  6.000000 15.000000 16.000000 17.000000 17.000000  4.500000  2.000000  3.000000  2.000000 
dram[11]:  9.200000  9.400000  9.800000  8.600000 21.666666 22.666666  5.333333  5.000000 16.000000 16.500000 16.500000 17.000000  3.000000  2.333333  2.000000  2.500000 
dram[12]:  9.600000 11.000000  9.600000  8.800000 22.333334 22.666666  5.000000  5.000000 15.500000 16.500000 17.000000 17.000000  3.500000  3.333333  1.500000  1.000000 
dram[13]:  8.800000 10.750000  9.800000  8.800000 32.500000 22.666666  5.000000  5.333333 15.500000 16.000000 16.500000 16.000000  5.000000  4.000000  2.000000  1.500000 
dram[14]:  8.800000 11.000000  9.800000  8.600000 32.000000 22.333334  5.333333  5.333333 16.000000 16.000000 17.000000 18.500000  3.500000  2.666667  2.000000  3.000000 
dram[15]:  9.000000 10.250000 10.200000  9.200000 32.000000 22.000000  5.666667  5.333333 14.500000 16.000000 17.500000 19.000000  3.000000  2.666667  1.500000  2.500000 
average row locality = 8107/754 = 10.751989
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        26        28        46        46        36        34        15        13        29        31        35        35         9         6         5         6 
dram[1]:        26        27        44        45        36        36        15        14        29        32        35        34         6         6         8         6 
dram[2]:        26        30        44        46        36        36        14        13        30        32        36        34         7         9         5         3 
dram[3]:        25        29        45        43        37        39        14        12        31        32        33        34         9        10         5         4 
dram[4]:        29        30        42        42        37        38        14        13        31        33        33        33        11        10         5         4 
dram[5]:        30        31        43        45        36        36        13        14        32        33        34        33         8        10         4         3 
dram[6]:        28        29        46        44        36        37        13        14        31        32        34        36         9        10         5         3 
dram[7]:        30        31        43        44        34        36        13        14        30        31        34        35         8         6         6         5 
dram[8]:        29        30        46        46        33        35        13        13        30        32        35        35         6         6         6         6 
dram[9]:        27        31        47        43        36        36        12        13        30        31        35        36         5         8         6         4 
dram[10]:        29        29        45        41        34        38        13        14        30        32        33        34         9         8         6         4 
dram[11]:        32        33        45        41        35        38        12        11        32        33        33        34         6         7         4         5 
dram[12]:        34        30        44        42        37        38        11        11        31        33        34        34         7        10         3         2 
dram[13]:        30        29        45        42        35        38        11        12        31        32        33        32        10        10         4         3 
dram[14]:        30        30        45        41        34        37        12        12        32        32        34        35         7         6         4         6 
dram[15]:        31        27        47        44        34        36        13        12        29        32        35        36         6         6         3         5 
total reads: 6411
bank skew: 47/2 = 23.50
chip skew: 407/396 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1696
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
average mf latency per bank:
dram[0]:       1922      3272      5027      4203       155       142       630       525     72660     60860      2698      2804       445       269       262       262
dram[1]:       2262      3193      4978      4213       158       139       702       524     78276     63656      2556      2977       199       291       263       261
dram[2]:       2370      3259      5488      4643       160       142       719       511     33274     57170      2572      2963       206       269       263       265
dram[3]:       1976      3291      5234      4418       152       145       627       506     28142     64657      2686      2932       216       287       262       265
dram[4]:       2366      2544      3986      3846       152       146       821       690     33324     66287      2673      2792      1259       286       267       264
dram[5]:       1916      2939      4614      3806       163       144       749       835     31597     58841      2596      2902       211       262       264       265
dram[6]:       2211      2861      4265      4017       157       144       686       746     30441     55562      3034      3151       215       262       262       264
dram[7]:       2083      2767      4105      4142       149       141       517       915     37523     66652      2858      3555       211       287       267       262
dram[8]:       1871      3218      3652      3427       149       138       451       921     37573     58659      2702      2918       201       271       262       262
dram[9]:       2502      2607      3462      4557       149       147       402       742     29770     58331      2652      2969       221       274       262       263
dram[10]:       2714      3252      3801      4234       146       151       497       868     35683     69426      3069      2914     12740       278       264       263
dram[11]:       2980      2686      3304      3887       145       153       639       966     32775     60872      3022      3209       266       285       264       263
dram[12]:       2700      2826      3799      4103       153       150       544       811     32908     51394      3104      3022       265       279       264       267
dram[13]:       2823      3260      4264      3801       145       154       628       870     36322     61469      2954      3317       272       218       266       265
dram[14]:       3107      2718      3412      4171       142       153       553       833     34851     65557      3320      2859       280       197       264       263
dram[15]:       2657      3499      3584      3343       144       148       474       778     31524     57611      2882      2931       269       845       265       264
maximum mf latency per bank:
dram[0]:        515       456       519       528       451       308       502       443       565       612       565       348       355       279       268       268
dram[1]:        438       525       472       524       476       295       509       399       596       663       350       387       270       374       268       268
dram[2]:        440       502       498       548       514       327       526       514       569       614       363       365       275       328       270       270
dram[3]:        492       491       444       491       307       289       431       379       457       533       343       345       275       405       268       268
dram[4]:        490       396       523       526       361       324       537       591       353       580       349       351       630       413       277       270
dram[5]:        500       445       531       576       526       331       487       564       547       654       362       358       269       269       269       270
dram[6]:        443       477       502       496       436       324       521       552       730       688       505       640       269       269       268       268
dram[7]:        469       453       485       506       320       298       494       580       518       547       487       457       270       373       275       268
dram[8]:        481       491       572       603       458       311       404       569       545       576       393       357       285       309       270       269
dram[9]:        411       530       538       548       390       344       335       433       568       583       375       349       274       346       269       268
dram[10]:        437       610       575       664       431       352       550       552       480       500       366       337       278       354       274       268
dram[11]:        489       500       513       526       319       424       566       569       482       428       345       359       282       375       272       270
dram[12]:        420       440       431       486       441       348       500       493       396       414       343       368       278       383       268       268
dram[13]:        465       550       519       539       351       444       492       548       599       558       352       332       345       269       268       268
dram[14]:        484       568       541       645       318       452       449       461       439       441       336       346       353       269       270       268
dram[15]:        632       703       694       701       345       377       512       468       440       504       344       373       301       504       269       270

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348543 n_nop=347447 n_act=48 n_pre=32 n_req=508 n_rd=800 n_write=216 bw_util=0.00583
n_activity=4780 dram_eff=0.4251
bk0: 52a 348152i bk1: 56a 348155i bk2: 92a 348220i bk3: 92a 348201i bk4: 72a 347861i bk5: 68a 347872i bk6: 30a 348367i bk7: 26a 348375i bk8: 58a 348410i bk9: 62a 348390i bk10: 70a 348359i bk11: 70a 348388i bk12: 18a 348449i bk13: 12a 348499i bk14: 10a 348509i bk15: 12a 348506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00331093
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348543 n_nop=347453 n_act=46 n_pre=30 n_req=507 n_rd=798 n_write=216 bw_util=0.005819
n_activity=4737 dram_eff=0.4281
bk0: 52a 348182i bk1: 54a 348188i bk2: 88a 348261i bk3: 90a 348220i bk4: 72a 347841i bk5: 72a 347822i bk6: 30a 348337i bk7: 28a 348379i bk8: 58a 348410i bk9: 64a 348377i bk10: 70a 348357i bk11: 68a 348384i bk12: 12a 348473i bk13: 12a 348504i bk14: 16a 348494i bk15: 12a 348509i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00331666
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348543 n_nop=347449 n_act=46 n_pre=30 n_req=509 n_rd=802 n_write=216 bw_util=0.005841
n_activity=4754 dram_eff=0.4283
bk0: 52a 348201i bk1: 60a 348150i bk2: 88a 348262i bk3: 92a 348209i bk4: 72a 347825i bk5: 72a 347808i bk6: 28a 348343i bk7: 26a 348368i bk8: 60a 348401i bk9: 64a 348389i bk10: 72a 348348i bk11: 68a 348389i bk12: 14a 348466i bk13: 18a 348491i bk14: 10a 348507i bk15: 6a 348518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0036753
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348543 n_nop=347447 n_act=46 n_pre=30 n_req=510 n_rd=804 n_write=216 bw_util=0.005853
n_activity=4790 dram_eff=0.4259
bk0: 50a 348187i bk1: 58a 348169i bk2: 90a 348238i bk3: 86a 348174i bk4: 74a 347836i bk5: 78a 347863i bk6: 28a 348345i bk7: 24a 348378i bk8: 62a 348396i bk9: 64a 348386i bk10: 66a 348360i bk11: 68a 348391i bk12: 18a 348454i bk13: 20a 348472i bk14: 10a 348511i bk15: 8a 348511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00324494
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348543 n_nop=347439 n_act=47 n_pre=31 n_req=513 n_rd=810 n_write=216 bw_util=0.005887
n_activity=4835 dram_eff=0.4244
bk0: 58a 348186i bk1: 60a 348177i bk2: 84a 348259i bk3: 84a 348215i bk4: 74a 347884i bk5: 76a 347818i bk6: 28a 348357i bk7: 26a 348346i bk8: 62a 348400i bk9: 66a 348390i bk10: 66a 348364i bk11: 66a 348392i bk12: 22a 348434i bk13: 20a 348474i bk14: 10a 348503i bk15: 8a 348513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00267399
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348543 n_nop=347445 n_act=46 n_pre=30 n_req=511 n_rd=810 n_write=212 bw_util=0.005864
n_activity=4740 dram_eff=0.4312
bk0: 60a 348173i bk1: 62a 348177i bk2: 86a 348260i bk3: 90a 348203i bk4: 72a 347820i bk5: 72a 347783i bk6: 26a 348368i bk7: 28a 348354i bk8: 64a 348390i bk9: 66a 348386i bk10: 68a 348365i bk11: 66a 348389i bk12: 16a 348466i bk13: 20a 348486i bk14: 8a 348514i bk15: 6a 348520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00424625
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348543 n_nop=347439 n_act=47 n_pre=31 n_req=513 n_rd=814 n_write=212 bw_util=0.005887
n_activity=4694 dram_eff=0.4372
bk0: 56a 348175i bk1: 58a 348194i bk2: 92a 348236i bk3: 88a 348183i bk4: 72a 347794i bk5: 74a 347772i bk6: 26a 348342i bk7: 28a 348369i bk8: 62a 348387i bk9: 64a 348364i bk10: 68a 348363i bk11: 72a 348370i bk12: 18a 348458i bk13: 20a 348484i bk14: 10a 348509i bk15: 6a 348520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00530781
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents
MSHR: tag=0x8024b700, atomic=0 1 entries : 0x7fb834798930 :  mf: uid=1777832, sid04:w12, part=7, addr=0x8024b700, load , size=128, unknown  status = IN_PARTITION_DRAM (457750), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348543 n_nop=347451 n_act=48 n_pre=32 n_req=506 n_rd=800 n_write=212 bw_util=0.005807
n_activity=4650 dram_eff=0.4353
bk0: 60a 348165i bk1: 62a 348167i bk2: 86a 348248i bk3: 88a 348214i bk4: 68a 347810i bk5: 72a 347770i bk6: 26a 348343i bk7: 28a 348365i bk8: 60a 348402i bk9: 62a 348383i bk10: 68a 348351i bk11: 70a 348386i bk12: 16a 348459i bk13: 12a 348504i bk14: 12a 348502i bk15: 10a 348514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00423477
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x8024b800, atomic=0 1 entries : 0x7fb835140530 :  mf: uid=1777833, sid04:w14, part=8, addr=0x8024b800, load , size=128, unknown  status = IN_PARTITION_DRAM (457750), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348543 n_nop=347446 n_act=48 n_pre=32 n_req=509 n_rd=801 n_write=216 bw_util=0.005836
n_activity=4711 dram_eff=0.4318
bk0: 58a 348160i bk1: 60a 348126i bk2: 92a 348166i bk3: 92a 348140i bk4: 66a 347873i bk5: 69a 347815i bk6: 26a 348351i bk7: 26a 348393i bk8: 60a 348398i bk9: 64a 348376i bk10: 70a 348358i bk11: 70a 348386i bk12: 12a 348460i bk13: 12a 348504i bk14: 12a 348506i bk15: 12a 348507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00427781
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348543 n_nop=347451 n_act=47 n_pre=31 n_req=507 n_rd=800 n_write=214 bw_util=0.005819
n_activity=4687 dram_eff=0.4327
bk0: 54a 348177i bk1: 62a 348149i bk2: 94a 348128i bk3: 86a 348193i bk4: 72a 347776i bk5: 72a 347724i bk6: 24a 348350i bk7: 26a 348372i bk8: 60a 348403i bk9: 62a 348383i bk10: 70a 348357i bk11: 72a 348377i bk12: 10a 348490i bk13: 16a 348494i bk14: 12a 348502i bk15: 8a 348517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00558611
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348543 n_nop=347459 n_act=48 n_pre=32 n_req=502 n_rd=798 n_write=206 bw_util=0.005761
n_activity=4587 dram_eff=0.4378
bk0: 58a 348188i bk1: 58a 348146i bk2: 90a 348144i bk3: 82a 348109i bk4: 68a 347760i bk5: 76a 347724i bk6: 26a 348381i bk7: 28a 348360i bk8: 60a 348405i bk9: 64a 348390i bk10: 66a 348376i bk11: 68a 348390i bk12: 18a 348488i bk13: 16a 348482i bk14: 12a 348501i bk15: 8a 348515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00573243
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348543 n_nop=347455 n_act=49 n_pre=33 n_req=503 n_rd=802 n_write=204 bw_util=0.005773
n_activity=4619 dram_eff=0.4356
bk0: 64a 348138i bk1: 66a 348158i bk2: 90a 348146i bk3: 82a 348214i bk4: 70a 347813i bk5: 76a 347702i bk6: 24a 348402i bk7: 22a 348364i bk8: 64a 348394i bk9: 66a 348389i bk10: 66a 348390i bk11: 68a 348381i bk12: 12a 348502i bk13: 14a 348493i bk14: 8a 348513i bk15: 10a 348511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00471391
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348543 n_nop=347457 n_act=48 n_pre=32 n_req=503 n_rd=802 n_write=204 bw_util=0.005773
n_activity=4606 dram_eff=0.4368
bk0: 68a 348148i bk1: 60a 348174i bk2: 88a 348138i bk3: 84a 348201i bk4: 74a 347742i bk5: 76a 347826i bk6: 22a 348378i bk7: 22a 348374i bk8: 62a 348399i bk9: 66a 348392i bk10: 68a 348388i bk11: 68a 348390i bk12: 14a 348501i bk13: 20a 348479i bk14: 6a 348515i bk15: 4a 348524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00625461
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348543 n_nop=347463 n_act=47 n_pre=31 n_req=501 n_rd=794 n_write=208 bw_util=0.00575
n_activity=4605 dram_eff=0.4352
bk0: 60a 348177i bk1: 58a 348148i bk2: 90a 348126i bk3: 84a 348174i bk4: 70a 347846i bk5: 76a 347750i bk6: 22a 348384i bk7: 24a 348371i bk8: 62a 348399i bk9: 64a 348383i bk10: 66a 348390i bk11: 64a 348401i bk12: 20a 348482i bk13: 20a 348457i bk14: 8a 348509i bk15: 6a 348519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0043524
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348543 n_nop=347459 n_act=47 n_pre=31 n_req=503 n_rd=794 n_write=212 bw_util=0.005773
n_activity=4605 dram_eff=0.4369
bk0: 60a 348172i bk1: 60a 348158i bk2: 90a 348144i bk3: 82a 348239i bk4: 68a 347817i bk5: 74a 347697i bk6: 24a 348341i bk7: 24a 348398i bk8: 64a 348393i bk9: 64a 348399i bk10: 68a 348389i bk11: 70a 348351i bk12: 14a 348498i bk13: 12a 348456i bk14: 8a 348512i bk15: 12a 348508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00429789
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348543 n_nop=347461 n_act=47 n_pre=31 n_req=502 n_rd=792 n_write=212 bw_util=0.005761
n_activity=4676 dram_eff=0.4294
bk0: 62a 348180i bk1: 54a 348201i bk2: 94a 348198i bk3: 88a 348216i bk4: 68a 347839i bk5: 72a 347793i bk6: 26a 348388i bk7: 24a 348365i bk8: 58a 348406i bk9: 64a 348375i bk10: 70a 348385i bk11: 72a 348343i bk12: 12a 348504i bk13: 12a 348466i bk14: 6a 348517i bk15: 10a 348512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0039909

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24988, Miss = 400, Miss_rate = 0.016, Pending_hits = 338, Reservation_fails = 2001
L2_cache_bank[1]: Access = 26887, Miss = 399, Miss_rate = 0.015, Pending_hits = 332, Reservation_fails = 1811
L2_cache_bank[2]: Access = 19544, Miss = 401, Miss_rate = 0.021, Pending_hits = 337, Reservation_fails = 1575
L2_cache_bank[3]: Access = 19455, Miss = 402, Miss_rate = 0.021, Pending_hits = 324, Reservation_fails = 1508
L2_cache_bank[4]: Access = 20495, Miss = 405, Miss_rate = 0.020, Pending_hits = 340, Reservation_fails = 1613
L2_cache_bank[5]: Access = 19649, Miss = 405, Miss_rate = 0.021, Pending_hits = 334, Reservation_fails = 2345
L2_cache_bank[6]: Access = 18287, Miss = 407, Miss_rate = 0.022, Pending_hits = 354, Reservation_fails = 2386
L2_cache_bank[7]: Access = 21245, Miss = 400, Miss_rate = 0.019, Pending_hits = 338, Reservation_fails = 2463
L2_cache_bank[8]: Access = 20131, Miss = 401, Miss_rate = 0.020, Pending_hits = 323, Reservation_fails = 2415
L2_cache_bank[9]: Access = 18273, Miss = 400, Miss_rate = 0.022, Pending_hits = 318, Reservation_fails = 2010
L2_cache_bank[10]: Access = 22065, Miss = 399, Miss_rate = 0.018, Pending_hits = 307, Reservation_fails = 1820
L2_cache_bank[11]: Access = 20295, Miss = 401, Miss_rate = 0.020, Pending_hits = 294, Reservation_fails = 1877
L2_cache_bank[12]: Access = 18418, Miss = 401, Miss_rate = 0.022, Pending_hits = 308, Reservation_fails = 1864
L2_cache_bank[13]: Access = 20454, Miss = 397, Miss_rate = 0.019, Pending_hits = 310, Reservation_fails = 1631
L2_cache_bank[14]: Access = 21319, Miss = 397, Miss_rate = 0.019, Pending_hits = 313, Reservation_fails = 1740
L2_cache_bank[15]: Access = 18196, Miss = 396, Miss_rate = 0.022, Pending_hits = 331, Reservation_fails = 2095
L2_total_cache_accesses = 329701
L2_total_cache_misses = 6411
L2_total_cache_miss_rate = 0.0194
L2_total_cache_pending_hits = 5201
L2_total_cache_reservation_fails = 31154
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24757
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4692
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30072
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1082
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=468823
icnt_total_pkts_simt_to_mem=873494
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.5735
	minimum = 6
	maximum = 61
Network latency average = 13.4853
	minimum = 6
	maximum = 61
Slowest packet = 659361
Flit latency average = 13.9363
	minimum = 6
	maximum = 57
Slowest flit = 1342176
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00171371
	minimum = 0 (at node 0)
	maximum = 0.0265625 (at node 4)
Accepted packet rate average = 0.00171371
	minimum = 0 (at node 0)
	maximum = 0.0265625 (at node 4)
Injected flit rate average = 0.00514113
	minimum = 0 (at node 0)
	maximum = 0.0765625 (at node 4)
Accepted flit rate average= 0.00514113
	minimum = 0 (at node 0)
	maximum = 0.0828125 (at node 4)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.0523 (11 samples)
	minimum = 6 (11 samples)
	maximum = 125.727 (11 samples)
Network latency average = 13.0186 (11 samples)
	minimum = 6 (11 samples)
	maximum = 116 (11 samples)
Flit latency average = 12.0957 (11 samples)
	minimum = 6 (11 samples)
	maximum = 112.727 (11 samples)
Fragmentation average = 0.000833182 (11 samples)
	minimum = 0 (11 samples)
	maximum = 33.3636 (11 samples)
Injected packet rate average = 0.0333335 (11 samples)
	minimum = 0.0249547 (11 samples)
	maximum = 0.0578695 (11 samples)
Accepted packet rate average = 0.0333335 (11 samples)
	minimum = 0.0249547 (11 samples)
	maximum = 0.0578695 (11 samples)
Injected flit rate average = 0.0806691 (11 samples)
	minimum = 0.044337 (11 samples)
	maximum = 0.184668 (11 samples)
Accepted flit rate average = 0.0806691 (11 samples)
	minimum = 0.0446042 (11 samples)
	maximum = 0.154221 (11 samples)
Injected packet size average = 2.42006 (11 samples)
Accepted packet size average = 2.42006 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 51 sec (171 sec)
gpgpu_simulation_rate = 116555 (inst/sec)
gpgpu_simulation_rate = 2676 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,2,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,457752)
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,457752)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (98,457752), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 12 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 458252  inst.: 19933841 (ipc= 5.8) sim_rate=115894 (inst/sec) elapsed = 0:0:02:52 / Fri Jul 27 17:37:32 2018
GPGPU-Sim uArch: cycles simulated: 470752  inst.: 19941353 (ipc= 0.8) sim_rate=115267 (inst/sec) elapsed = 0:0:02:53 / Fri Jul 27 17:37:33 2018
GPGPU-Sim uArch: cycles simulated: 484752  inst.: 19949913 (ipc= 0.7) sim_rate=114654 (inst/sec) elapsed = 0:0:02:54 / Fri Jul 27 17:37:34 2018
GPGPU-Sim uArch: cycles simulated: 493252  inst.: 19954961 (ipc= 0.7) sim_rate=114028 (inst/sec) elapsed = 0:0:02:55 / Fri Jul 27 17:37:35 2018
GPGPU-Sim uArch: cycles simulated: 501252  inst.: 19959785 (ipc= 0.7) sim_rate=113407 (inst/sec) elapsed = 0:0:02:56 / Fri Jul 27 17:37:36 2018
GPGPU-Sim uArch: cycles simulated: 508752  inst.: 19964393 (ipc= 0.7) sim_rate=112793 (inst/sec) elapsed = 0:0:02:57 / Fri Jul 27 17:37:37 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (60049,457752), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 12 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 5.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 60050
gpu_sim_insn = 38872
gpu_ipc =       0.6473
gpu_tot_sim_cycle = 517802
gpu_tot_sim_insn = 19969809
gpu_tot_ipc =      38.5665
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17389
gpu_stall_icnt2sh    = 70310
gpu_total_sim_rate=112823

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 397303
	L1I_total_cache_misses = 2307
	L1I_total_cache_miss_rate = 0.0058
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 34510, Miss = 17013, Miss_rate = 0.493, Pending_hits = 2728, Reservation_fails = 35935
	L1D_cache_core[1]: Access = 36549, Miss = 18033, Miss_rate = 0.493, Pending_hits = 2710, Reservation_fails = 31874
	L1D_cache_core[2]: Access = 36526, Miss = 18325, Miss_rate = 0.502, Pending_hits = 2742, Reservation_fails = 26084
	L1D_cache_core[3]: Access = 35835, Miss = 18545, Miss_rate = 0.518, Pending_hits = 2846, Reservation_fails = 35557
	L1D_cache_core[4]: Access = 45058, Miss = 23098, Miss_rate = 0.513, Pending_hits = 3770, Reservation_fails = 50310
	L1D_cache_core[5]: Access = 47049, Miss = 23776, Miss_rate = 0.505, Pending_hits = 3620, Reservation_fails = 54801
	L1D_cache_core[6]: Access = 44956, Miss = 23210, Miss_rate = 0.516, Pending_hits = 3562, Reservation_fails = 55494
	L1D_cache_core[7]: Access = 44297, Miss = 22669, Miss_rate = 0.512, Pending_hits = 3714, Reservation_fails = 55824
	L1D_cache_core[8]: Access = 44727, Miss = 23267, Miss_rate = 0.520, Pending_hits = 3660, Reservation_fails = 60646
	L1D_cache_core[9]: Access = 43700, Miss = 22339, Miss_rate = 0.511, Pending_hits = 3621, Reservation_fails = 60387
	L1D_cache_core[10]: Access = 44000, Miss = 22657, Miss_rate = 0.515, Pending_hits = 3673, Reservation_fails = 50513
	L1D_cache_core[11]: Access = 46830, Miss = 23558, Miss_rate = 0.503, Pending_hits = 3782, Reservation_fails = 51817
	L1D_cache_core[12]: Access = 46110, Miss = 23103, Miss_rate = 0.501, Pending_hits = 3733, Reservation_fails = 53448
	L1D_cache_core[13]: Access = 48893, Miss = 25019, Miss_rate = 0.512, Pending_hits = 3643, Reservation_fails = 53987
	L1D_cache_core[14]: Access = 45318, Miss = 22288, Miss_rate = 0.492, Pending_hits = 3764, Reservation_fails = 53960
	L1D_total_cache_accesses = 644358
	L1D_total_cache_misses = 326900
	L1D_total_cache_miss_rate = 0.5073
	L1D_total_cache_pending_hits = 51568
	L1D_total_cache_reservation_fails = 730637
	L1D_cache_data_port_util = 0.086
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 8005
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0560
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262701
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34783
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 221380
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7557
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 509257
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 394996
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2307
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5368, 5368, 5368, 5368, 5368, 5368, 821, 821, 765, 765, 624, 624, 624, 624, 317, 317, 
gpgpu_n_tot_thrd_icount = 22921344
gpgpu_n_tot_w_icount = 716292
gpgpu_n_stall_shd_mem = 1164892
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34783
gpgpu_n_mem_write_global = 295413
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3902612
gpgpu_n_store_insn = 1967388
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 239768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1164892
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1513631	W0_Idle:437609	W0_Scoreboard:3518664	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84468	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:593023
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 278264 {8:34783,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19780680 {40:163109,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4730488 {136:34783,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363304 {8:295413,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmrqlatency = 171 
maxdqlatency = 0 
maxmflatency = 730 
averagemflatency = 194 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 517801 
mrq_lat_table:4975 	666 	1479 	497 	465 	153 	36 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	311690 	18210 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22993 	45843 	133207 	125828 	2360 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13662 	17194 	3743 	194 	5 	0 	0 	0 	103 	337 	7179 	23431 	33391 	109611 	120206 	1155 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	978 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        22        20        60        62        14        12        28        30        34        32         8         4         2         3 
dram[1]:        34        34        22        20        60        62        14        12        28        30        34        32         7         4         4         3 
dram[2]:        34        34        22        20        60        62        14        12        28        30        34        32         7         6         3         2 
dram[3]:        34        34        22        20        60        62        14        12        28        30        34        32         8         6         3         3 
dram[4]:        34        34        22        20        60        62        14        12        28        30        34        32         8         7         3         2 
dram[5]:        34        34        22        20        60        62        14        12        28        30        34        32         8         7         2         1 
dram[6]:        30        34        22        20        60        62        14        12        28        30        34        32         9         8         2         1 
dram[7]:        30        34        20        20        60        62        14        10        28        30        34        32         8         5         2         2 
dram[8]:        30        34        20        20        60        62        14        10        28        30        34        32         7         5         3         3 
dram[9]:        34        34        20        20        62        62        14        10        28        30        34        32         5         6         3         2 
dram[10]:        36        34        20        20        62        62        12        10        28        30        32        32         5         4         4         3 
dram[11]:        36        34        20        20        62        62        12        10        28        30        32        32         3         3         3         3 
dram[12]:        36        34        20        20        62        62        12        10        28        30        32        32         4         5         2         1 
dram[13]:        35        34        20        20        62        62        12        10        28        30        32        30         6         7         2         1 
dram[14]:        34        34        20        20        62        62        12        10        28        30        32        34         5         6         1         2 
dram[15]:        34        34        20        20        62        62        12        10        28        30        32        34         4         6         1         2 
maximum service time to same row:
dram[0]:    168084    155518    155518    155513     86163     85023    100614    101261    126739    127376    138750    133339    164299    165250    155479    155476 
dram[1]:    155518    155518    155503    156733    155513    155512     99421     98788    125523    124919    133360    127655    163091    162752    155472    155475 
dram[2]:    155516    155516    169297    168067    155513    155512     98202     97561    123067    123696    131701    126046    161880    161533    168021    168017 
dram[3]:    155514    155512    168078    168076    155512    155512     96967    108903    121845    122471    142706    135782    159299    160317    168014    169241 
dram[4]:    155516    155515    155514    155515    155509    155511    107043    107682    120633    120003    141117    134142    158100    157880    168016    155501 
dram[5]:    155504    156736    155516    155517    156727     78237    105708    105235    118184    118786    138236    132506    156915    156430    155492    155496 
dram[6]:    168067    168075    155518    155517     76339     75781    104495    104011    116925    117571    142343    142524    155697    167769    155488    155492 
dram[7]:    169306    168076    155520    155518     74858     86845    102015    102783    128148    128914    141522    140836    165766    166766    155484    155480 
dram[8]:    155518    155519    155519    155518     86403     85865    100941    100326    126934    126457    136702    139054    164547    165549    155475    155478 
dram[9]:    155520    155518    156733    168050    155513    155512     99720     99103    124609    125241    130528    136233    163267    163052    155474    155476 
dram[10]:    155514    155514    168067    168059    155512    155513     97262     97875    123389    123997    128906    147150    160819    161834    168022    169250 
dram[11]:    155513    155514    168078    168074    155511    155510    108467    109224    122164    121542    139869    145512    160061    160625    169244    168013 
dram[12]:    155514    155513    155516    155516    155512    155512    107243    108005    119692    120337    137008    143906    158854    158180    168025    155502 
dram[13]:    155502    156734    155517    155516     77443     77265    106028    105550    118473    119118    135439    141098    156363    156306    155493    155497 
dram[14]:    169305    168075    155519    155517     76233     76040    103700    104328    117241    117890    143061    142231    167694    167605    155491    155487 
dram[15]:    168076    168078    155518    155520     74911     87375    102470    103063    128448    127970    140709    141203    166475    166394    155486    155483 
average row accesses per activate:
dram[0]: 10.500000  8.400000  9.600000 10.000000 22.666666 23.333334  7.000000  5.666667 14.500000 15.500000 18.500000 17.500000  3.666667  3.000000  2.500000  3.000000 
dram[1]: 10.000000 10.250000  9.200000  9.800000 23.000000 24.666666  7.000000  6.000000 14.500000 16.000000 18.500000 17.000000  4.000000  3.000000  4.000000  3.000000 
dram[2]: 10.000000 11.000000  9.200000 10.000000 23.333334 24.666666  6.666667  5.666667 15.000000 16.000000 19.000000 17.000000  4.500000  4.500000  2.500000  1.500000 
dram[3]:  9.750000 10.750000  9.400000  9.400000 23.666666 25.666666  6.666667  5.333333 15.500000 16.000000 17.500000 17.000000  5.500000  5.000000  2.500000  2.000000 
dram[4]: 10.750000 11.000000  8.800000  9.200000 23.666666 25.333334  6.666667  5.666667 15.500000 16.500000 17.500000 16.500000  4.333333  5.000000  2.500000  2.000000 
dram[5]: 11.000000 11.250000  9.000000  9.400000 23.333334 24.666666  6.333333  6.000000 16.000000 16.500000 18.000000 16.500000  5.000000  5.000000  2.000000  1.500000 
dram[6]:  7.000000 10.750000  9.600000  9.200000 23.333334 25.000000  6.333333  6.000000 15.500000 16.000000 18.000000 18.000000  5.500000  5.000000  2.500000  1.500000 
dram[7]:  7.333333  9.000000  9.000000  9.200000 22.666666 24.666666  6.333333  6.000000 15.000000 15.500000 18.000000 17.500000  5.000000  3.000000  3.000000  2.500000 
dram[8]:  7.166667  8.800000 10.000000  9.600000 22.333334 24.000000  6.333333  5.666667 15.000000 16.000000 18.500000 17.500000  4.000000  3.000000  3.000000  3.000000 
dram[9]: 10.250000  9.000000 10.200000  9.000000 24.000000 23.333334  6.000000  5.666667 15.000000 15.500000 18.500000 18.000000  3.000000  4.000000  3.000000  2.000000 
dram[10]: 10.750000 10.750000  9.800000  8.600000 23.333334 24.000000  5.666667  6.000000 15.000000 16.000000 17.000000 17.000000  4.500000  2.000000  3.000000  2.000000 
dram[11]:  9.200000  9.400000  9.800000  8.600000 23.666666 24.000000  5.333333  5.000000 16.000000 16.500000 16.500000 17.000000  3.000000  2.333333  2.000000  2.500000 
dram[12]:  9.600000 11.000000  9.600000  8.800000 24.333334 24.000000  5.000000  5.000000 15.500000 16.500000 17.000000 17.000000  3.500000  3.333333  1.500000  1.000000 
dram[13]:  8.800000 10.750000  9.800000  8.800000 23.666666 24.000000  5.000000  5.333333 15.500000 16.000000 16.500000 16.000000  5.000000  4.000000  2.000000  1.500000 
dram[14]:  8.800000 11.000000  9.800000  8.600000 23.333334 23.666666  5.333333  5.333333 16.000000 16.000000 17.000000 18.500000  3.500000  2.666667  2.000000  3.000000 
dram[15]:  9.000000 10.250000 10.200000  9.200000 23.333334 23.333334  5.666667  5.333333 14.500000 16.000000 17.500000 19.000000  3.000000  2.666667  1.500000  2.500000 
average row locality = 8281/761 = 10.881735
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        26        28        46        46        40        40        15        13        29        31        35        35         9         6         5         6 
dram[1]:        26        27        44        45        41        42        15        14        29        32        35        34         6         6         8         6 
dram[2]:        26        30        44        46        42        42        14        13        30        32        36        34         7         9         5         3 
dram[3]:        25        29        45        43        43        45        14        12        31        32        33        34         9        10         5         4 
dram[4]:        29        30        42        42        43        44        14        13        31        33        33        33        11        10         5         4 
dram[5]:        30        31        43        45        42        42        13        14        32        33        34        33         8        10         4         3 
dram[6]:        28        29        46        44        42        43        13        14        31        32        34        36         9        10         5         3 
dram[7]:        30        31        43        44        40        42        13        14        30        31        34        35         8         6         6         5 
dram[8]:        29        30        46        46        39        40        13        13        30        32        35        35         6         6         6         6 
dram[9]:        27        31        47        43        42        40        12        13        30        31        35        36         5         8         6         4 
dram[10]:        29        29        45        41        40        42        13        14        30        32        33        34         9         8         6         4 
dram[11]:        32        33        45        41        41        42        12        11        32        33        33        34         6         7         4         5 
dram[12]:        34        30        44        42        43        42        11        11        31        33        34        34         7        10         3         2 
dram[13]:        30        29        45        42        41        42        11        12        31        32        33        32        10        10         4         3 
dram[14]:        30        30        45        41        40        41        12        12        32        32        34        35         7         6         4         6 
dram[15]:        31        27        47        44        40        40        13        12        29        32        35        36         6         6         3         5 
total reads: 6585
bank skew: 47/2 = 23.50
chip skew: 419/406 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1696
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
average mf latency per bank:
dram[0]:       1922      3272      5027      4203       161       152       630       525     72660     60860      2698      2804       445       269       262       262
dram[1]:       2262      3193      4978      4213      1180       149       702       524     78276     63656      2556      2977       199       291       263       261
dram[2]:       2370      3259      5488      4643       169       151       719       511     33274     57170      2572      2963       206       269       263       265
dram[3]:       1976      3291      5234      4418       161       154       627       506     28142     64657      2686      2932       216       287       262       265
dram[4]:       2366      2544      3986      3846       161       155       821       690     33324     66287      2673      2792      1259       286       267       264
dram[5]:       1916      2939      4614      3806       171       153       749       835     31597     58841      2596      2902       211       262       264       265
dram[6]:       2211      2861      4265      4017       166       154       686       746     30441     55562      3034      3151       215       262       262       264
dram[7]:       2083      2767      4105      4142       159       151       517       915     37523     66652      2858      3555       211       287       267       262
dram[8]:       1871      3218      3652      3427       159       147       451       921     37573     58659      2702      2918       201       271       262       262
dram[9]:       2502      2607      3462      4557       158       154       402       742     29770     58331      2652      2969       221       274       262       263
dram[10]:       2714      3252      3801      4234       156       157       497       868     35683     69426      3069      2914     12740       278       264       263
dram[11]:       2980      2686      3304      3887       155       159       639       966     32775     60872      3022      3209       266       285       264       263
dram[12]:       2700      2826      3799      4103       161       156       544       811     32908     51394      3104      3022       265       279       264       267
dram[13]:       2823      3260      4264      3801       155       160       628       870     36322     61469      2954      3317       272       218       266       265
dram[14]:       3107      2718      3412      4171       152       159       553       833     34851     65557      3320      2859       280       197       264       263
dram[15]:       2657      3499      3584      3343       154       155       474       778     31524     57611      2882      2931       269       845       265       264
maximum mf latency per bank:
dram[0]:        515       456       519       528       451       308       502       443       565       612       565       348       355       279       268       268
dram[1]:        438       525       472       524       476       295       509       399       596       663       350       387       270       374       268       268
dram[2]:        440       502       498       548       514       327       526       514       569       614       363       365       275       328       270       270
dram[3]:        492       491       444       491       307       289       431       379       457       533       343       345       275       405       268       268
dram[4]:        490       396       523       526       361       324       537       591       353       580       349       351       630       413       277       270
dram[5]:        500       445       531       576       526       331       487       564       547       654       362       358       269       269       269       270
dram[6]:        443       477       502       496       436       324       521       552       730       688       505       640       269       269       268       268
dram[7]:        469       453       485       506       320       298       494       580       518       547       487       457       270       373       275       268
dram[8]:        481       491       572       603       458       311       404       569       545       576       393       357       285       309       270       269
dram[9]:        411       530       538       548       390       344       335       433       568       583       375       349       274       346       269       268
dram[10]:        437       610       575       664       431       352       550       552       480       500       366       337       278       354       274       268
dram[11]:        489       500       513       526       319       424       566       569       482       428       345       359       282       375       272       270
dram[12]:        420       440       431       486       441       348       500       493       396       414       343       368       278       383       268       268
dram[13]:        465       550       519       539       351       444       492       548       599       558       352       332       345       269       268       268
dram[14]:        484       568       541       645       318       452       449       461       439       441       336       346       353       269       270       268
dram[15]:        632       703       694       701       345       377       512       468       440       504       344       373       301       504       269       270

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394267 n_nop=393149 n_act=49 n_pre=33 n_req=518 n_rd=820 n_write=216 bw_util=0.005255
n_activity=4867 dram_eff=0.4257
bk0: 52a 393876i bk1: 56a 393879i bk2: 92a 393944i bk3: 92a 393925i bk4: 80a 393569i bk5: 80a 393565i bk6: 30a 394090i bk7: 26a 394099i bk8: 58a 394134i bk9: 62a 394114i bk10: 70a 394083i bk11: 70a 394112i bk12: 18a 394173i bk13: 12a 394223i bk14: 10a 394233i bk15: 12a 394230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00292695
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394267 n_nop=393155 n_act=46 n_pre=30 n_req=518 n_rd=820 n_write=216 bw_util=0.005255
n_activity=4825 dram_eff=0.4294
bk0: 52a 393906i bk1: 54a 393912i bk2: 88a 393985i bk3: 90a 393944i bk4: 82a 393545i bk5: 84a 393522i bk6: 30a 394061i bk7: 28a 394103i bk8: 58a 394134i bk9: 64a 394101i bk10: 70a 394081i bk11: 68a 394108i bk12: 12a 394197i bk13: 12a 394228i bk14: 16a 394218i bk15: 12a 394233i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00293202
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394267 n_nop=393149 n_act=46 n_pre=30 n_req=521 n_rd=826 n_write=216 bw_util=0.005286
n_activity=4850 dram_eff=0.4297
bk0: 52a 393925i bk1: 60a 393874i bk2: 88a 393986i bk3: 92a 393933i bk4: 84a 393525i bk5: 84a 393508i bk6: 28a 394067i bk7: 26a 394092i bk8: 60a 394125i bk9: 64a 394113i bk10: 72a 394072i bk11: 68a 394113i bk12: 14a 394190i bk13: 18a 394215i bk14: 10a 394231i bk15: 6a 394242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00324907
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394267 n_nop=393147 n_act=46 n_pre=30 n_req=522 n_rd=828 n_write=216 bw_util=0.005296
n_activity=4886 dram_eff=0.4273
bk0: 50a 393911i bk1: 58a 393893i bk2: 90a 393962i bk3: 86a 393898i bk4: 86a 393536i bk5: 90a 393563i bk6: 28a 394069i bk7: 24a 394102i bk8: 62a 394120i bk9: 64a 394110i bk10: 66a 394084i bk11: 68a 394115i bk12: 18a 394178i bk13: 20a 394196i bk14: 10a 394235i bk15: 8a 394235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00286861
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394267 n_nop=393139 n_act=47 n_pre=31 n_req=525 n_rd=834 n_write=216 bw_util=0.005326
n_activity=4931 dram_eff=0.4259
bk0: 58a 393910i bk1: 60a 393901i bk2: 84a 393983i bk3: 84a 393939i bk4: 86a 393584i bk5: 88a 393518i bk6: 28a 394081i bk7: 26a 394070i bk8: 62a 394124i bk9: 66a 394114i bk10: 66a 394088i bk11: 66a 394116i bk12: 22a 394158i bk13: 20a 394198i bk14: 10a 394227i bk15: 8a 394237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00236388
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394267 n_nop=393145 n_act=46 n_pre=30 n_req=523 n_rd=834 n_write=212 bw_util=0.005306
n_activity=4836 dram_eff=0.4326
bk0: 60a 393897i bk1: 62a 393901i bk2: 86a 393984i bk3: 90a 393927i bk4: 84a 393520i bk5: 84a 393483i bk6: 26a 394092i bk7: 28a 394078i bk8: 64a 394114i bk9: 66a 394110i bk10: 68a 394089i bk11: 66a 394113i bk12: 16a 394190i bk13: 20a 394210i bk14: 8a 394238i bk15: 6a 394244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0037538
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394267 n_nop=393137 n_act=48 n_pre=32 n_req=525 n_rd=838 n_write=212 bw_util=0.005326
n_activity=4797 dram_eff=0.4378
bk0: 56a 393900i bk1: 58a 393919i bk2: 92a 393961i bk3: 88a 393908i bk4: 84a 393487i bk5: 86a 393471i bk6: 26a 394065i bk7: 28a 394092i bk8: 62a 394110i bk9: 64a 394087i bk10: 68a 394086i bk11: 72a 394093i bk12: 18a 394182i bk13: 20a 394208i bk14: 10a 394234i bk15: 6a 394245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00469225
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394267 n_nop=393149 n_act=49 n_pre=33 n_req=518 n_rd=824 n_write=212 bw_util=0.005255
n_activity=4757 dram_eff=0.4356
bk0: 60a 393890i bk1: 62a 393892i bk2: 86a 393973i bk3: 88a 393939i bk4: 80a 393503i bk5: 84a 393469i bk6: 26a 394066i bk7: 28a 394088i bk8: 60a 394125i bk9: 62a 394106i bk10: 68a 394074i bk11: 70a 394109i bk12: 16a 394183i bk13: 12a 394228i bk14: 12a 394227i bk15: 10a 394239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00374366
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394267 n_nop=393145 n_act=49 n_pre=33 n_req=520 n_rd=824 n_write=216 bw_util=0.005276
n_activity=4813 dram_eff=0.4322
bk0: 58a 393885i bk1: 60a 393851i bk2: 92a 393891i bk3: 92a 393865i bk4: 78a 393566i bk5: 80a 393515i bk6: 26a 394074i bk7: 26a 394116i bk8: 60a 394121i bk9: 64a 394099i bk10: 70a 394081i bk11: 70a 394109i bk12: 12a 394184i bk13: 12a 394228i bk14: 12a 394231i bk15: 12a 394232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0037817
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394267 n_nop=393155 n_act=47 n_pre=31 n_req=517 n_rd=820 n_write=214 bw_util=0.005245
n_activity=4767 dram_eff=0.4338
bk0: 54a 393901i bk1: 62a 393873i bk2: 94a 393852i bk3: 86a 393917i bk4: 84a 393476i bk5: 80a 393432i bk6: 24a 394074i bk7: 26a 394096i bk8: 60a 394127i bk9: 62a 394107i bk10: 70a 394081i bk11: 72a 394101i bk12: 10a 394214i bk13: 16a 394218i bk14: 12a 394226i bk15: 8a 394241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00493828
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394267 n_nop=393163 n_act=48 n_pre=32 n_req=512 n_rd=818 n_write=206 bw_util=0.005194
n_activity=4667 dram_eff=0.4388
bk0: 58a 393912i bk1: 58a 393870i bk2: 90a 393868i bk3: 82a 393833i bk4: 80a 393460i bk5: 84a 393432i bk6: 26a 394105i bk7: 28a 394084i bk8: 60a 394129i bk9: 64a 394114i bk10: 66a 394100i bk11: 68a 394114i bk12: 18a 394212i bk13: 16a 394206i bk14: 12a 394225i bk15: 8a 394239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00506763
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394267 n_nop=393159 n_act=49 n_pre=33 n_req=513 n_rd=822 n_write=204 bw_util=0.005205
n_activity=4699 dram_eff=0.4367
bk0: 64a 393862i bk1: 66a 393882i bk2: 90a 393870i bk3: 82a 393938i bk4: 82a 393513i bk5: 84a 393410i bk6: 24a 394126i bk7: 22a 394088i bk8: 64a 394118i bk9: 66a 394113i bk10: 66a 394114i bk11: 68a 394105i bk12: 12a 394226i bk13: 14a 394217i bk14: 8a 394237i bk15: 10a 394235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00416723
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394267 n_nop=393161 n_act=48 n_pre=32 n_req=513 n_rd=822 n_write=204 bw_util=0.005205
n_activity=4686 dram_eff=0.4379
bk0: 68a 393872i bk1: 60a 393898i bk2: 88a 393862i bk3: 84a 393925i bk4: 86a 393442i bk5: 84a 393534i bk6: 22a 394102i bk7: 22a 394098i bk8: 62a 394123i bk9: 66a 394116i bk10: 68a 394112i bk11: 68a 394114i bk12: 14a 394225i bk13: 20a 394203i bk14: 6a 394239i bk15: 4a 394248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00552925
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394267 n_nop=393165 n_act=48 n_pre=32 n_req=511 n_rd=814 n_write=208 bw_util=0.005184
n_activity=4692 dram_eff=0.4356
bk0: 60a 393901i bk1: 58a 393872i bk2: 90a 393851i bk3: 84a 393899i bk4: 82a 393539i bk5: 84a 393457i bk6: 22a 394107i bk7: 24a 394094i bk8: 62a 394123i bk9: 64a 394107i bk10: 66a 394114i bk11: 64a 394125i bk12: 20a 394206i bk13: 20a 394181i bk14: 8a 394233i bk15: 6a 394243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00384765
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394267 n_nop=393161 n_act=48 n_pre=32 n_req=513 n_rd=814 n_write=212 bw_util=0.005205
n_activity=4692 dram_eff=0.4373
bk0: 60a 393896i bk1: 60a 393882i bk2: 90a 393869i bk3: 82a 393964i bk4: 80a 393510i bk5: 82a 393404i bk6: 24a 394064i bk7: 24a 394121i bk8: 64a 394117i bk9: 64a 394123i bk10: 68a 394113i bk11: 70a 394075i bk12: 14a 394222i bk13: 12a 394180i bk14: 8a 394236i bk15: 12a 394232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00379946
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394267 n_nop=393163 n_act=48 n_pre=32 n_req=512 n_rd=812 n_write=212 bw_util=0.005194
n_activity=4763 dram_eff=0.43
bk0: 62a 393904i bk1: 54a 393925i bk2: 94a 393923i bk3: 88a 393941i bk4: 80a 393532i bk5: 80a 393500i bk6: 26a 394111i bk7: 24a 394088i bk8: 58a 394130i bk9: 64a 394099i bk10: 70a 394109i bk11: 72a 394067i bk12: 12a 394228i bk13: 12a 394190i bk14: 6a 394241i bk15: 10a 394236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00352807

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24998, Miss = 410, Miss_rate = 0.016, Pending_hits = 338, Reservation_fails = 2001
L2_cache_bank[1]: Access = 27398, Miss = 410, Miss_rate = 0.015, Pending_hits = 332, Reservation_fails = 1811
L2_cache_bank[2]: Access = 19556, Miss = 413, Miss_rate = 0.021, Pending_hits = 337, Reservation_fails = 1575
L2_cache_bank[3]: Access = 19467, Miss = 414, Miss_rate = 0.021, Pending_hits = 324, Reservation_fails = 1508
L2_cache_bank[4]: Access = 20507, Miss = 417, Miss_rate = 0.020, Pending_hits = 340, Reservation_fails = 1613
L2_cache_bank[5]: Access = 19661, Miss = 417, Miss_rate = 0.021, Pending_hits = 334, Reservation_fails = 2345
L2_cache_bank[6]: Access = 18299, Miss = 419, Miss_rate = 0.023, Pending_hits = 354, Reservation_fails = 2386
L2_cache_bank[7]: Access = 21257, Miss = 412, Miss_rate = 0.019, Pending_hits = 338, Reservation_fails = 2463
L2_cache_bank[8]: Access = 20142, Miss = 412, Miss_rate = 0.020, Pending_hits = 323, Reservation_fails = 2415
L2_cache_bank[9]: Access = 18283, Miss = 410, Miss_rate = 0.022, Pending_hits = 318, Reservation_fails = 2010
L2_cache_bank[10]: Access = 22075, Miss = 409, Miss_rate = 0.019, Pending_hits = 307, Reservation_fails = 1820
L2_cache_bank[11]: Access = 20305, Miss = 411, Miss_rate = 0.020, Pending_hits = 294, Reservation_fails = 1877
L2_cache_bank[12]: Access = 18428, Miss = 411, Miss_rate = 0.022, Pending_hits = 308, Reservation_fails = 1864
L2_cache_bank[13]: Access = 20464, Miss = 407, Miss_rate = 0.020, Pending_hits = 310, Reservation_fails = 1631
L2_cache_bank[14]: Access = 21329, Miss = 407, Miss_rate = 0.019, Pending_hits = 313, Reservation_fails = 1740
L2_cache_bank[15]: Access = 18206, Miss = 406, Miss_rate = 0.022, Pending_hits = 331, Reservation_fails = 2095
L2_total_cache_accesses = 330375
L2_total_cache_misses = 6585
L2_total_cache_miss_rate = 0.0199
L2_total_cache_pending_hits = 5201
L2_total_cache_reservation_fails = 31154
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24757
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30072
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1082
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=470193
icnt_total_pkts_simt_to_mem=874668
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.95178
	minimum = 6
	maximum = 16
Network latency average = 6.95178
	minimum = 6
	maximum = 16
Slowest packet = 659837
Flit latency average = 6.14583
	minimum = 6
	maximum = 12
Slowest flit = 1343140
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000724128
	minimum = 0 (at node 0)
	maximum = 0.011224 (at node 5)
Accepted packet rate average = 0.000724128
	minimum = 0 (at node 0)
	maximum = 0.011224 (at node 5)
Injected flit rate average = 0.0013666
	minimum = 0 (at node 0)
	maximum = 0.0195504 (at node 5)
Accepted flit rate average= 0.0013666
	minimum = 0 (at node 0)
	maximum = 0.0228143 (at node 5)
Injected packet length average = 1.88724
Accepted packet length average = 1.88724
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2939 (12 samples)
	minimum = 6 (12 samples)
	maximum = 116.583 (12 samples)
Network latency average = 12.5131 (12 samples)
	minimum = 6 (12 samples)
	maximum = 107.667 (12 samples)
Flit latency average = 11.5999 (12 samples)
	minimum = 6 (12 samples)
	maximum = 104.333 (12 samples)
Fragmentation average = 0.00076375 (12 samples)
	minimum = 0 (12 samples)
	maximum = 30.5833 (12 samples)
Injected packet rate average = 0.030616 (12 samples)
	minimum = 0.0228751 (12 samples)
	maximum = 0.0539824 (12 samples)
Accepted packet rate average = 0.030616 (12 samples)
	minimum = 0.0228751 (12 samples)
	maximum = 0.0539824 (12 samples)
Injected flit rate average = 0.0740606 (12 samples)
	minimum = 0.0406423 (12 samples)
	maximum = 0.170908 (12 samples)
Accepted flit rate average = 0.0740606 (12 samples)
	minimum = 0.0408871 (12 samples)
	maximum = 0.143271 (12 samples)
Injected packet size average = 2.41901 (12 samples)
Accepted packet size average = 2.41901 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 57 sec (177 sec)
gpgpu_simulation_rate = 112823 (inst/sec)
gpgpu_simulation_rate = 2925 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (1,2,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,517802)
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,517802)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (98,517802), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 13 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (581,517802), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 13 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 7.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 13 
gpu_sim_cycle = 582
gpu_sim_insn = 2792
gpu_ipc =       4.7973
gpu_tot_sim_cycle = 518384
gpu_tot_sim_insn = 19972601
gpu_tot_ipc =      38.5286
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17389
gpu_stall_icnt2sh    = 70310
gpu_total_sim_rate=112839

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 397357
	L1I_total_cache_misses = 2307
	L1I_total_cache_miss_rate = 0.0058
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 34510, Miss = 17013, Miss_rate = 0.493, Pending_hits = 2728, Reservation_fails = 35935
	L1D_cache_core[1]: Access = 36549, Miss = 18033, Miss_rate = 0.493, Pending_hits = 2710, Reservation_fails = 31874
	L1D_cache_core[2]: Access = 36526, Miss = 18325, Miss_rate = 0.502, Pending_hits = 2742, Reservation_fails = 26084
	L1D_cache_core[3]: Access = 35835, Miss = 18545, Miss_rate = 0.518, Pending_hits = 2846, Reservation_fails = 35557
	L1D_cache_core[4]: Access = 45058, Miss = 23098, Miss_rate = 0.513, Pending_hits = 3770, Reservation_fails = 50310
	L1D_cache_core[5]: Access = 47049, Miss = 23776, Miss_rate = 0.505, Pending_hits = 3620, Reservation_fails = 54801
	L1D_cache_core[6]: Access = 44956, Miss = 23210, Miss_rate = 0.516, Pending_hits = 3562, Reservation_fails = 55494
	L1D_cache_core[7]: Access = 44300, Miss = 22671, Miss_rate = 0.512, Pending_hits = 3714, Reservation_fails = 55824
	L1D_cache_core[8]: Access = 44727, Miss = 23267, Miss_rate = 0.520, Pending_hits = 3660, Reservation_fails = 60646
	L1D_cache_core[9]: Access = 43700, Miss = 22339, Miss_rate = 0.511, Pending_hits = 3621, Reservation_fails = 60387
	L1D_cache_core[10]: Access = 44000, Miss = 22657, Miss_rate = 0.515, Pending_hits = 3673, Reservation_fails = 50513
	L1D_cache_core[11]: Access = 46830, Miss = 23558, Miss_rate = 0.503, Pending_hits = 3782, Reservation_fails = 51817
	L1D_cache_core[12]: Access = 46110, Miss = 23103, Miss_rate = 0.501, Pending_hits = 3733, Reservation_fails = 53448
	L1D_cache_core[13]: Access = 48893, Miss = 25019, Miss_rate = 0.512, Pending_hits = 3643, Reservation_fails = 53987
	L1D_cache_core[14]: Access = 45318, Miss = 22288, Miss_rate = 0.492, Pending_hits = 3764, Reservation_fails = 53960
	L1D_total_cache_accesses = 644361
	L1D_total_cache_misses = 326902
	L1D_total_cache_miss_rate = 0.5073
	L1D_total_cache_pending_hits = 51568
	L1D_total_cache_reservation_fails = 730637
	L1D_cache_data_port_util = 0.086
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 8015
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0559
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262701
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 221380
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7567
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 509257
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 395050
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2307
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5368, 5368, 5368, 5368, 5368, 5368, 821, 821, 765, 765, 624, 624, 624, 624, 317, 317, 
gpgpu_n_tot_thrd_icount = 22924480
gpgpu_n_tot_w_icount = 716390
gpgpu_n_stall_shd_mem = 1164892
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34785
gpgpu_n_mem_write_global = 295414
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3902628
gpgpu_n_store_insn = 1967396
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 240040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1164892
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1513633	W0_Idle:438347	W0_Scoreboard:3519214	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:593107
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 278280 {8:34785,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19780720 {40:163110,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4730760 {136:34785,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363312 {8:295414,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmrqlatency = 171 
maxdqlatency = 0 
maxmflatency = 730 
averagemflatency = 194 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 518383 
mrq_lat_table:4976 	666 	1479 	497 	465 	153 	36 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	311692 	18211 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22996 	45843 	133207 	125828 	2360 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13664 	17194 	3743 	194 	5 	0 	0 	0 	103 	337 	7179 	23431 	33391 	109611 	120206 	1156 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	980 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        22        20        60        62        14        12        28        30        34        32         8         4         2         3 
dram[1]:        34        34        22        20        60        62        14        12        28        30        34        32         7         4         4         3 
dram[2]:        34        34        22        20        60        62        14        12        28        30        34        32         7         6         3         2 
dram[3]:        34        34        22        20        60        62        14        12        28        30        34        32         8         6         3         3 
dram[4]:        34        34        22        20        60        62        14        12        28        30        34        32         8         7         3         2 
dram[5]:        34        34        22        20        60        62        14        12        28        30        34        32         8         7         2         1 
dram[6]:        30        34        22        20        60        62        14        12        28        30        34        32         9         8         2         1 
dram[7]:        30        34        20        20        60        62        14        10        28        30        34        32         8         5         2         2 
dram[8]:        30        34        20        20        60        62        14        10        28        30        34        32         7         5         3         3 
dram[9]:        34        34        20        20        62        62        14        10        28        30        34        32         5         6         3         2 
dram[10]:        36        34        20        20        62        62        12        10        28        30        32        32         5         4         4         3 
dram[11]:        36        34        20        20        62        62        12        10        28        30        32        32         3         3         3         3 
dram[12]:        36        34        20        20        62        62        12        10        28        30        32        32         4         5         2         1 
dram[13]:        35        34        20        20        62        62        12        10        28        30        32        30         6         7         2         1 
dram[14]:        34        34        20        20        62        62        12        10        28        30        32        34         5         6         1         2 
dram[15]:        34        34        20        20        62        62        12        10        28        30        32        34         4         6         1         2 
maximum service time to same row:
dram[0]:    168084    155518    155518    155513     86163     85023    100614    101261    126739    127376    138750    133339    164299    165250    155479    155476 
dram[1]:    155518    155518    155503    156733    155513    155512     99421     98788    125523    124919    133360    127655    163091    162752    155472    155475 
dram[2]:    155516    155516    169297    168067    155513    155512     98202     97561    123067    123696    131701    126046    161880    161533    168021    168017 
dram[3]:    155514    155512    168078    168076    155512    155512     96967    108903    121845    122471    142706    135782    159299    160317    168014    169241 
dram[4]:    155516    155515    155514    155515    155509    155511    107043    107682    120633    120003    141117    134142    158100    157880    168016    155501 
dram[5]:    155504    156736    155516    155517    156727     78237    105708    105235    118184    118786    138236    132506    156915    156430    155492    155496 
dram[6]:    168067    168075    155518    155517     76339     75781    104495    104011    116925    117571    142343    142524    155697    167769    155488    155492 
dram[7]:    169306    168076    155520    155518     74858     86845    102015    102783    128148    128914    141522    140836    165766    166766    155484    155480 
dram[8]:    155518    155519    155519    155518     86403     85865    100941    100326    126934    126457    136702    139054    164547    165549    155475    155478 
dram[9]:    155520    155518    156733    168050    155513    155512     99720     99103    124609    125241    130528    136233    163267    163052    155474    155476 
dram[10]:    155514    155514    168067    168059    155512    155513     97262     97875    123389    123997    128906    147150    160819    161834    168022    169250 
dram[11]:    155513    155514    168078    168074    155511    155510    108467    109224    122164    121542    139869    145512    160061    160625    169244    168013 
dram[12]:    155514    155513    155516    155516    155512    155512    107243    108005    119692    120337    137008    143906    158854    158180    168025    155502 
dram[13]:    155502    156734    155517    155516     77443     77265    106028    105550    118473    119118    135439    141098    156363    156306    155493    155497 
dram[14]:    169305    168075    155519    155517     76233     76040    103700    104328    117241    117890    143061    142231    167694    167605    155491    155487 
dram[15]:    168076    168078    155518    155520     74911     87375    102470    103063    128448    127970    140709    141203    166475    166394    155486    155483 
average row accesses per activate:
dram[0]: 10.500000  8.400000  9.600000 10.000000 22.666666 23.333334  7.000000  5.666667 14.500000 15.500000 18.500000 17.500000  3.666667  3.000000  2.500000  3.000000 
dram[1]: 10.000000 10.250000  9.200000  9.800000 23.000000 24.666666  7.000000  6.000000 14.500000 16.000000 18.500000 17.000000  4.000000  3.000000  4.000000  3.000000 
dram[2]: 10.000000 11.000000  9.200000 10.000000 23.333334 24.666666  6.666667  5.666667 15.000000 16.000000 19.000000 17.000000  4.500000  4.500000  2.500000  1.500000 
dram[3]:  9.750000 10.750000  9.400000  9.400000 23.666666 25.666666  6.666667  5.333333 15.500000 16.000000 17.500000 17.000000  5.500000  5.000000  2.500000  2.000000 
dram[4]: 10.750000 11.000000  8.800000  9.200000 23.666666 25.333334  6.666667  5.666667 15.500000 16.500000 17.500000 16.500000  4.333333  5.000000  2.500000  2.000000 
dram[5]: 11.000000 11.250000  9.000000  9.400000 23.333334 24.666666  6.333333  6.000000 16.000000 16.500000 18.000000 16.500000  5.000000  5.000000  2.000000  1.500000 
dram[6]:  7.000000 10.750000  9.600000  9.200000 23.333334 25.000000  6.333333  6.000000 15.500000 16.000000 18.000000 18.000000  5.500000  5.000000  2.500000  1.500000 
dram[7]:  7.333333  9.000000  9.000000  9.200000 22.666666 24.666666  6.333333  6.000000 15.000000 15.500000 18.000000 17.500000  5.000000  3.000000  3.000000  2.500000 
dram[8]:  7.166667  8.800000 10.000000  9.600000 22.333334 24.000000  6.333333  5.666667 15.000000 16.000000 18.500000 17.500000  4.000000  3.000000  3.000000  3.000000 
dram[9]: 10.250000  9.000000 10.200000  9.000000 24.000000 23.666666  6.000000  5.666667 15.000000 15.500000 18.500000 18.000000  3.000000  4.000000  3.000000  2.000000 
dram[10]: 10.750000 10.750000  9.800000  8.600000 23.333334 24.000000  5.666667  6.000000 15.000000 16.000000 17.000000 17.000000  4.500000  2.000000  3.000000  2.000000 
dram[11]:  9.200000  9.400000  9.800000  8.600000 23.666666 24.000000  5.333333  5.000000 16.000000 16.500000 16.500000 17.000000  3.000000  2.333333  2.000000  2.500000 
dram[12]:  9.600000 11.000000  9.600000  8.800000 24.333334 24.000000  5.000000  5.000000 15.500000 16.500000 17.000000 17.000000  3.500000  3.333333  1.500000  1.000000 
dram[13]:  8.800000 10.750000  9.800000  8.800000 23.666666 24.000000  5.000000  5.333333 15.500000 16.000000 16.500000 16.000000  5.000000  4.000000  2.000000  1.500000 
dram[14]:  8.800000 11.000000  9.800000  8.600000 23.333334 23.666666  5.333333  5.333333 16.000000 16.000000 17.000000 18.500000  3.500000  2.666667  2.000000  3.000000 
dram[15]:  9.000000 10.250000 10.200000  9.200000 23.333334 23.333334  5.666667  5.333333 14.500000 16.000000 17.500000 19.000000  3.000000  2.666667  1.500000  2.500000 
average row locality = 8282/761 = 10.883049
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        26        28        46        46        40        40        15        13        29        31        35        35         9         6         5         6 
dram[1]:        26        27        44        45        41        42        15        14        29        32        35        34         6         6         8         6 
dram[2]:        26        30        44        46        42        42        14        13        30        32        36        34         7         9         5         3 
dram[3]:        25        29        45        43        43        45        14        12        31        32        33        34         9        10         5         4 
dram[4]:        29        30        42        42        43        44        14        13        31        33        33        33        11        10         5         4 
dram[5]:        30        31        43        45        42        42        13        14        32        33        34        33         8        10         4         3 
dram[6]:        28        29        46        44        42        43        13        14        31        32        34        36         9        10         5         3 
dram[7]:        30        31        43        44        40        42        13        14        30        31        34        35         8         6         6         5 
dram[8]:        29        30        46        46        39        40        13        13        30        32        35        35         6         6         6         6 
dram[9]:        27        31        47        43        42        41        12        13        30        31        35        36         5         8         6         4 
dram[10]:        29        29        45        41        40        42        13        14        30        32        33        34         9         8         6         4 
dram[11]:        32        33        45        41        41        42        12        11        32        33        33        34         6         7         4         5 
dram[12]:        34        30        44        42        43        42        11        11        31        33        34        34         7        10         3         2 
dram[13]:        30        29        45        42        41        42        11        12        31        32        33        32        10        10         4         3 
dram[14]:        30        30        45        41        40        41        12        12        32        32        34        35         7         6         4         6 
dram[15]:        31        27        47        44        40        40        13        12        29        32        35        36         6         6         3         5 
total reads: 6586
bank skew: 47/2 = 23.50
chip skew: 419/406 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1696
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
average mf latency per bank:
dram[0]:       1922      3272      5027      4203       161       152       630       525     72660     60860      2698      2804       445       269       262       262
dram[1]:       2262      3193      4978      4213      1184       149       702       524     78276     63656      2556      2977       199       291       263       261
dram[2]:       2370      3259      5488      4643       169       151       719       511     33274     57170      2572      2963       206       269       263       265
dram[3]:       1976      3291      5234      4418       161       154       627       506     28142     64657      2686      2932       216       287       262       265
dram[4]:       2366      2544      3986      3846       161       155       821       690     33324     66287      2673      2792      1259       286       267       264
dram[5]:       1916      2939      4614      3806       171       153       749       835     31597     58841      2596      2902       211       262       264       265
dram[6]:       2211      2861      4265      4017       166       154       686       746     30441     55562      3034      3151       215       262       262       264
dram[7]:       2083      2767      4105      4142       159       151       517       915     37523     66652      2858      3555       211       287       267       262
dram[8]:       1871      3218      3652      3427       159       147       451       921     37573     58659      2702      2918       201       271       262       262
dram[9]:       2502      2607      3462      4557       158       155       402       742     29770     58331      2652      2969       221       274       262       263
dram[10]:       2714      3252      3801      4234       156       157       497       868     35683     69426      3069      2914     12740       278       264       263
dram[11]:       2980      2686      3304      3887       155       159       639       966     32775     60872      3022      3209       266       285       264       263
dram[12]:       2700      2826      3799      4103       161       156       544       811     32908     51394      3104      3022       265       279       264       267
dram[13]:       2823      3260      4264      3801       155       160       628       870     36322     61469      2954      3317       272       218       266       265
dram[14]:       3107      2718      3412      4171       152       159       553       833     34851     65557      3320      2859       280       197       264       263
dram[15]:       2657      3499      3584      3343       154       155       474       778     31524     57611      2882      2931       269       845       265       264
maximum mf latency per bank:
dram[0]:        515       456       519       528       451       308       502       443       565       612       565       348       355       279       268       268
dram[1]:        438       525       472       524       476       295       509       399       596       663       350       387       270       374       268       268
dram[2]:        440       502       498       548       514       327       526       514       569       614       363       365       275       328       270       270
dram[3]:        492       491       444       491       307       289       431       379       457       533       343       345       275       405       268       268
dram[4]:        490       396       523       526       361       324       537       591       353       580       349       351       630       413       277       270
dram[5]:        500       445       531       576       526       331       487       564       547       654       362       358       269       269       269       270
dram[6]:        443       477       502       496       436       324       521       552       730       688       505       640       269       269       268       268
dram[7]:        469       453       485       506       320       298       494       580       518       547       487       457       270       373       275       268
dram[8]:        481       491       572       603       458       311       404       569       545       576       393       357       285       309       270       269
dram[9]:        411       530       538       548       390       344       335       433       568       583       375       349       274       346       269       268
dram[10]:        437       610       575       664       431       352       550       552       480       500       366       337       278       354       274       268
dram[11]:        489       500       513       526       319       424       566       569       482       428       345       359       282       375       272       270
dram[12]:        420       440       431       486       441       348       500       493       396       414       343       368       278       383       268       268
dram[13]:        465       550       519       539       351       444       492       548       599       558       352       332       345       269       268       268
dram[14]:        484       568       541       645       318       452       449       461       439       441       336       346       353       269       270       268
dram[15]:        632       703       694       701       345       377       512       468       440       504       344       373       301       504       269       270

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394710 n_nop=393592 n_act=49 n_pre=33 n_req=518 n_rd=820 n_write=216 bw_util=0.005249
n_activity=4867 dram_eff=0.4257
bk0: 52a 394319i bk1: 56a 394322i bk2: 92a 394387i bk3: 92a 394368i bk4: 80a 394012i bk5: 80a 394008i bk6: 30a 394533i bk7: 26a 394542i bk8: 58a 394577i bk9: 62a 394557i bk10: 70a 394526i bk11: 70a 394555i bk12: 18a 394616i bk13: 12a 394666i bk14: 10a 394676i bk15: 12a 394673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00292367
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394710 n_nop=393598 n_act=46 n_pre=30 n_req=518 n_rd=820 n_write=216 bw_util=0.005249
n_activity=4825 dram_eff=0.4294
bk0: 52a 394349i bk1: 54a 394355i bk2: 88a 394428i bk3: 90a 394387i bk4: 82a 393988i bk5: 84a 393965i bk6: 30a 394504i bk7: 28a 394546i bk8: 58a 394577i bk9: 64a 394544i bk10: 70a 394524i bk11: 68a 394551i bk12: 12a 394640i bk13: 12a 394671i bk14: 16a 394661i bk15: 12a 394676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00292873
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394710 n_nop=393592 n_act=46 n_pre=30 n_req=521 n_rd=826 n_write=216 bw_util=0.00528
n_activity=4850 dram_eff=0.4297
bk0: 52a 394368i bk1: 60a 394317i bk2: 88a 394429i bk3: 92a 394376i bk4: 84a 393968i bk5: 84a 393951i bk6: 28a 394510i bk7: 26a 394535i bk8: 60a 394568i bk9: 64a 394556i bk10: 72a 394515i bk11: 68a 394556i bk12: 14a 394633i bk13: 18a 394658i bk14: 10a 394674i bk15: 6a 394685i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00324542
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394710 n_nop=393590 n_act=46 n_pre=30 n_req=522 n_rd=828 n_write=216 bw_util=0.00529
n_activity=4886 dram_eff=0.4273
bk0: 50a 394354i bk1: 58a 394336i bk2: 90a 394405i bk3: 86a 394341i bk4: 86a 393979i bk5: 90a 394006i bk6: 28a 394512i bk7: 24a 394545i bk8: 62a 394563i bk9: 64a 394553i bk10: 66a 394527i bk11: 68a 394558i bk12: 18a 394621i bk13: 20a 394639i bk14: 10a 394678i bk15: 8a 394678i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00286539
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394710 n_nop=393582 n_act=47 n_pre=31 n_req=525 n_rd=834 n_write=216 bw_util=0.00532
n_activity=4931 dram_eff=0.4259
bk0: 58a 394353i bk1: 60a 394344i bk2: 84a 394426i bk3: 84a 394382i bk4: 86a 394027i bk5: 88a 393961i bk6: 28a 394524i bk7: 26a 394513i bk8: 62a 394567i bk9: 66a 394557i bk10: 66a 394531i bk11: 66a 394559i bk12: 22a 394601i bk13: 20a 394641i bk14: 10a 394670i bk15: 8a 394680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00236123
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394710 n_nop=393588 n_act=46 n_pre=30 n_req=523 n_rd=834 n_write=212 bw_util=0.0053
n_activity=4836 dram_eff=0.4326
bk0: 60a 394340i bk1: 62a 394344i bk2: 86a 394427i bk3: 90a 394370i bk4: 84a 393963i bk5: 84a 393926i bk6: 26a 394535i bk7: 28a 394521i bk8: 64a 394557i bk9: 66a 394553i bk10: 68a 394532i bk11: 66a 394556i bk12: 16a 394633i bk13: 20a 394653i bk14: 8a 394681i bk15: 6a 394687i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00374959
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394710 n_nop=393580 n_act=48 n_pre=32 n_req=525 n_rd=838 n_write=212 bw_util=0.00532
n_activity=4797 dram_eff=0.4378
bk0: 56a 394343i bk1: 58a 394362i bk2: 92a 394404i bk3: 88a 394351i bk4: 84a 393930i bk5: 86a 393914i bk6: 26a 394508i bk7: 28a 394535i bk8: 62a 394553i bk9: 64a 394530i bk10: 68a 394529i bk11: 72a 394536i bk12: 18a 394625i bk13: 20a 394651i bk14: 10a 394677i bk15: 6a 394688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00468699
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394710 n_nop=393592 n_act=49 n_pre=33 n_req=518 n_rd=824 n_write=212 bw_util=0.005249
n_activity=4757 dram_eff=0.4356
bk0: 60a 394333i bk1: 62a 394335i bk2: 86a 394416i bk3: 88a 394382i bk4: 80a 393946i bk5: 84a 393912i bk6: 26a 394509i bk7: 28a 394531i bk8: 60a 394568i bk9: 62a 394549i bk10: 68a 394517i bk11: 70a 394552i bk12: 16a 394626i bk13: 12a 394671i bk14: 12a 394670i bk15: 10a 394682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00373945
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394710 n_nop=393588 n_act=49 n_pre=33 n_req=520 n_rd=824 n_write=216 bw_util=0.00527
n_activity=4813 dram_eff=0.4322
bk0: 58a 394328i bk1: 60a 394294i bk2: 92a 394334i bk3: 92a 394308i bk4: 78a 394009i bk5: 80a 393958i bk6: 26a 394517i bk7: 26a 394559i bk8: 60a 394564i bk9: 64a 394542i bk10: 70a 394524i bk11: 70a 394552i bk12: 12a 394627i bk13: 12a 394671i bk14: 12a 394674i bk15: 12a 394675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00377746
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394710 n_nop=393596 n_act=47 n_pre=31 n_req=518 n_rd=822 n_write=214 bw_util=0.005249
n_activity=4775 dram_eff=0.4339
bk0: 54a 394344i bk1: 62a 394316i bk2: 94a 394295i bk3: 86a 394360i bk4: 84a 393919i bk5: 82a 393871i bk6: 24a 394517i bk7: 26a 394539i bk8: 60a 394570i bk9: 62a 394550i bk10: 70a 394524i bk11: 72a 394544i bk12: 10a 394657i bk13: 16a 394661i bk14: 12a 394669i bk15: 8a 394684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00493274
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394710 n_nop=393606 n_act=48 n_pre=32 n_req=512 n_rd=818 n_write=206 bw_util=0.005189
n_activity=4667 dram_eff=0.4388
bk0: 58a 394355i bk1: 58a 394313i bk2: 90a 394311i bk3: 82a 394276i bk4: 80a 393903i bk5: 84a 393875i bk6: 26a 394548i bk7: 28a 394527i bk8: 60a 394572i bk9: 64a 394557i bk10: 66a 394543i bk11: 68a 394557i bk12: 18a 394655i bk13: 16a 394649i bk14: 12a 394668i bk15: 8a 394682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00506194
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394710 n_nop=393602 n_act=49 n_pre=33 n_req=513 n_rd=822 n_write=204 bw_util=0.005199
n_activity=4699 dram_eff=0.4367
bk0: 64a 394305i bk1: 66a 394325i bk2: 90a 394313i bk3: 82a 394381i bk4: 82a 393956i bk5: 84a 393853i bk6: 24a 394569i bk7: 22a 394531i bk8: 64a 394561i bk9: 66a 394556i bk10: 66a 394557i bk11: 68a 394548i bk12: 12a 394669i bk13: 14a 394660i bk14: 8a 394680i bk15: 10a 394678i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00416255
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394710 n_nop=393604 n_act=48 n_pre=32 n_req=513 n_rd=822 n_write=204 bw_util=0.005199
n_activity=4686 dram_eff=0.4379
bk0: 68a 394315i bk1: 60a 394341i bk2: 88a 394305i bk3: 84a 394368i bk4: 86a 393885i bk5: 84a 393977i bk6: 22a 394545i bk7: 22a 394541i bk8: 62a 394566i bk9: 66a 394559i bk10: 68a 394555i bk11: 68a 394557i bk12: 14a 394668i bk13: 20a 394646i bk14: 6a 394682i bk15: 4a 394691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00552304
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394710 n_nop=393608 n_act=48 n_pre=32 n_req=511 n_rd=814 n_write=208 bw_util=0.005178
n_activity=4692 dram_eff=0.4356
bk0: 60a 394344i bk1: 58a 394315i bk2: 90a 394294i bk3: 84a 394342i bk4: 82a 393982i bk5: 84a 393900i bk6: 22a 394550i bk7: 24a 394537i bk8: 62a 394566i bk9: 64a 394550i bk10: 66a 394557i bk11: 64a 394568i bk12: 20a 394649i bk13: 20a 394624i bk14: 8a 394676i bk15: 6a 394686i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00384333
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394710 n_nop=393604 n_act=48 n_pre=32 n_req=513 n_rd=814 n_write=212 bw_util=0.005199
n_activity=4692 dram_eff=0.4373
bk0: 60a 394339i bk1: 60a 394325i bk2: 90a 394312i bk3: 82a 394407i bk4: 80a 393953i bk5: 82a 393847i bk6: 24a 394507i bk7: 24a 394564i bk8: 64a 394560i bk9: 64a 394566i bk10: 68a 394556i bk11: 70a 394518i bk12: 14a 394665i bk13: 12a 394623i bk14: 8a 394679i bk15: 12a 394675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00379519
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=394710 n_nop=393606 n_act=48 n_pre=32 n_req=512 n_rd=812 n_write=212 bw_util=0.005189
n_activity=4763 dram_eff=0.43
bk0: 62a 394347i bk1: 54a 394368i bk2: 94a 394366i bk3: 88a 394384i bk4: 80a 393975i bk5: 80a 393943i bk6: 26a 394554i bk7: 24a 394531i bk8: 58a 394573i bk9: 64a 394542i bk10: 70a 394552i bk11: 72a 394510i bk12: 12a 394671i bk13: 12a 394633i bk14: 6a 394684i bk15: 10a 394679i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00352411

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24998, Miss = 410, Miss_rate = 0.016, Pending_hits = 338, Reservation_fails = 2001
L2_cache_bank[1]: Access = 27400, Miss = 410, Miss_rate = 0.015, Pending_hits = 332, Reservation_fails = 1811
L2_cache_bank[2]: Access = 19556, Miss = 413, Miss_rate = 0.021, Pending_hits = 337, Reservation_fails = 1575
L2_cache_bank[3]: Access = 19467, Miss = 414, Miss_rate = 0.021, Pending_hits = 324, Reservation_fails = 1508
L2_cache_bank[4]: Access = 20507, Miss = 417, Miss_rate = 0.020, Pending_hits = 340, Reservation_fails = 1613
L2_cache_bank[5]: Access = 19661, Miss = 417, Miss_rate = 0.021, Pending_hits = 334, Reservation_fails = 2345
L2_cache_bank[6]: Access = 18299, Miss = 419, Miss_rate = 0.023, Pending_hits = 354, Reservation_fails = 2386
L2_cache_bank[7]: Access = 21257, Miss = 412, Miss_rate = 0.019, Pending_hits = 338, Reservation_fails = 2463
L2_cache_bank[8]: Access = 20142, Miss = 412, Miss_rate = 0.020, Pending_hits = 323, Reservation_fails = 2415
L2_cache_bank[9]: Access = 18284, Miss = 411, Miss_rate = 0.022, Pending_hits = 318, Reservation_fails = 2010
L2_cache_bank[10]: Access = 22075, Miss = 409, Miss_rate = 0.019, Pending_hits = 307, Reservation_fails = 1820
L2_cache_bank[11]: Access = 20305, Miss = 411, Miss_rate = 0.020, Pending_hits = 294, Reservation_fails = 1877
L2_cache_bank[12]: Access = 18428, Miss = 411, Miss_rate = 0.022, Pending_hits = 308, Reservation_fails = 1864
L2_cache_bank[13]: Access = 20464, Miss = 407, Miss_rate = 0.020, Pending_hits = 310, Reservation_fails = 1631
L2_cache_bank[14]: Access = 21329, Miss = 407, Miss_rate = 0.019, Pending_hits = 313, Reservation_fails = 1740
L2_cache_bank[15]: Access = 18206, Miss = 406, Miss_rate = 0.022, Pending_hits = 331, Reservation_fails = 2095
L2_total_cache_accesses = 330378
L2_total_cache_misses = 6586
L2_total_cache_miss_rate = 0.0199
L2_total_cache_pending_hits = 5201
L2_total_cache_reservation_fails = 31154
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24758
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30072
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293718
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1082
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=470204
icnt_total_pkts_simt_to_mem=874672
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5
	minimum = 6
	maximum = 10
Network latency average = 7.5
	minimum = 6
	maximum = 10
Slowest packet = 660752
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1344861
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000332557
	minimum = 0 (at node 0)
	maximum = 0.00515464 (at node 7)
Accepted packet rate average = 0.000332557
	minimum = 0 (at node 0)
	maximum = 0.00515464 (at node 7)
Injected flit rate average = 0.000831393
	minimum = 0 (at node 0)
	maximum = 0.0103093 (at node 16)
Accepted flit rate average= 0.000831393
	minimum = 0 (at node 0)
	maximum = 0.0189003 (at node 7)
Injected packet length average = 2.5
Accepted packet length average = 2.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.6944 (13 samples)
	minimum = 6 (13 samples)
	maximum = 108.385 (13 samples)
Network latency average = 12.1274 (13 samples)
	minimum = 6 (13 samples)
	maximum = 100.154 (13 samples)
Flit latency average = 11.1691 (13 samples)
	minimum = 6 (13 samples)
	maximum = 96.7692 (13 samples)
Fragmentation average = 0.000705 (13 samples)
	minimum = 0 (13 samples)
	maximum = 28.2308 (13 samples)
Injected packet rate average = 0.0282865 (13 samples)
	minimum = 0.0211155 (13 samples)
	maximum = 0.0502264 (13 samples)
Accepted packet rate average = 0.0282865 (13 samples)
	minimum = 0.0211155 (13 samples)
	maximum = 0.0502264 (13 samples)
Injected flit rate average = 0.0684276 (13 samples)
	minimum = 0.0375159 (13 samples)
	maximum = 0.158555 (13 samples)
Accepted flit rate average = 0.0684276 (13 samples)
	minimum = 0.037742 (13 samples)
	maximum = 0.133704 (13 samples)
Injected packet size average = 2.41909 (13 samples)
Accepted packet size average = 2.41909 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 57 sec (177 sec)
gpgpu_simulation_rate = 112839 (inst/sec)
gpgpu_simulation_rate = 2928 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (16,1,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,518384)
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,518384)
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,518384)
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,518384)
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,518384)
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,518384)
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,518384)
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,518384)
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,518384)
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,518384)
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,518384)
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,518384)
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,518384)
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,518384)
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,518384)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(13,0,0) tid=(25,31,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(5,0,0) tid=(25,8,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(11,0,0) tid=(5,15,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (404,518384), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(405,518384)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (406,518384), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (406,518384), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (408,518384), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (411,518384), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (411,518384), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (412,518384), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (414,518384), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (414,518384), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (414,518384), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (417,518384), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (420,518384), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (422,518384), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (425,518384), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 518884  inst.: 20297509 (ipc=649.8) sim_rate=114030 (inst/sec) elapsed = 0:0:02:58 / Fri Jul 27 17:37:38 2018
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(15,0,0) tid=(13,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (818,518384), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1486,518384), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 9.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 14 
gpu_sim_cycle = 1487
gpu_sim_insn = 354304
gpu_ipc =     238.2677
gpu_tot_sim_cycle = 519871
gpu_tot_sim_insn = 20326905
gpu_tot_ipc =      39.0999
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17389
gpu_stall_icnt2sh    = 70310
gpu_total_sim_rate=114196

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 404013
	L1I_total_cache_misses = 2307
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 34510, Miss = 17013, Miss_rate = 0.493, Pending_hits = 2728, Reservation_fails = 35935
	L1D_cache_core[1]: Access = 36549, Miss = 18033, Miss_rate = 0.493, Pending_hits = 2710, Reservation_fails = 31874
	L1D_cache_core[2]: Access = 36526, Miss = 18325, Miss_rate = 0.502, Pending_hits = 2742, Reservation_fails = 26084
	L1D_cache_core[3]: Access = 35835, Miss = 18545, Miss_rate = 0.518, Pending_hits = 2846, Reservation_fails = 35557
	L1D_cache_core[4]: Access = 45058, Miss = 23098, Miss_rate = 0.513, Pending_hits = 3770, Reservation_fails = 50310
	L1D_cache_core[5]: Access = 47049, Miss = 23776, Miss_rate = 0.505, Pending_hits = 3620, Reservation_fails = 54801
	L1D_cache_core[6]: Access = 44956, Miss = 23210, Miss_rate = 0.516, Pending_hits = 3562, Reservation_fails = 55494
	L1D_cache_core[7]: Access = 44300, Miss = 22671, Miss_rate = 0.512, Pending_hits = 3714, Reservation_fails = 55824
	L1D_cache_core[8]: Access = 44727, Miss = 23267, Miss_rate = 0.520, Pending_hits = 3660, Reservation_fails = 60646
	L1D_cache_core[9]: Access = 43844, Miss = 22381, Miss_rate = 0.510, Pending_hits = 3665, Reservation_fails = 60595
	L1D_cache_core[10]: Access = 44000, Miss = 22657, Miss_rate = 0.515, Pending_hits = 3673, Reservation_fails = 50513
	L1D_cache_core[11]: Access = 46830, Miss = 23558, Miss_rate = 0.503, Pending_hits = 3782, Reservation_fails = 51817
	L1D_cache_core[12]: Access = 46110, Miss = 23103, Miss_rate = 0.501, Pending_hits = 3733, Reservation_fails = 53448
	L1D_cache_core[13]: Access = 48893, Miss = 25019, Miss_rate = 0.512, Pending_hits = 3643, Reservation_fails = 53987
	L1D_cache_core[14]: Access = 45318, Miss = 22288, Miss_rate = 0.492, Pending_hits = 3764, Reservation_fails = 53960
	L1D_total_cache_accesses = 644505
	L1D_total_cache_misses = 326944
	L1D_total_cache_miss_rate = 0.5073
	L1D_total_cache_pending_hits = 51612
	L1D_total_cache_reservation_fails = 730845
	L1D_cache_data_port_util = 0.086
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 9167
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0489
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262749
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 221588
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8719
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 509257
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 401706
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2307
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5389, 5389, 5389, 5389, 5389, 5389, 842, 842, 786, 786, 645, 645, 645, 645, 338, 338, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 23304384
gpgpu_n_tot_w_icount = 728262
gpgpu_n_stall_shd_mem = 1165116
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34797
gpgpu_n_mem_write_global = 295454
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3903588
gpgpu_n_store_insn = 1967716
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 274088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1165116
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1514563	W0_Idle:439483	W0_Scoreboard:3520674	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1158	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:603859
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 278376 {8:34797,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19783600 {40:163126,72:74032,136:58296,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4732392 {136:34797,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363632 {8:295454,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmrqlatency = 171 
maxdqlatency = 0 
maxmflatency = 730 
averagemflatency = 194 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 519870 
mrq_lat_table:4985 	669 	1479 	497 	465 	153 	36 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	311732 	18223 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	23025 	45866 	133207 	125828 	2360 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13675 	17195 	3743 	194 	5 	0 	0 	0 	103 	337 	7179 	23431 	33391 	109611 	120206 	1196 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	982 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        22        20        60        62        14        12        28        30        34        32         8         4         2         3 
dram[1]:        34        34        22        20        60        62        14        12        28        30        34        32         7         4         4         3 
dram[2]:        34        34        22        20        60        62        14        12        28        30        34        32         7         6         3         2 
dram[3]:        34        34        22        20        60        62        14        12        28        30        34        32         8         6         3         3 
dram[4]:        34        34        22        20        60        62        14        12        28        30        34        32         8         7         3         2 
dram[5]:        34        34        22        20        60        62        14        12        28        30        34        32         8         7         2         1 
dram[6]:        30        34        22        20        60        62        14        12        28        30        34        32         9         8         2         1 
dram[7]:        30        34        20        20        60        62        14        10        28        30        34        32         8         5         2         2 
dram[8]:        30        34        20        20        60        62        14        10        28        30        34        32         7         5         3         3 
dram[9]:        34        34        20        20        62        62        14        10        28        30        34        32         5         6         3         2 
dram[10]:        36        34        20        20        62        62        12        10        28        30        32        32         5         4         4         3 
dram[11]:        36        34        20        20        62        62        12        10        28        30        32        32         3         3         3         3 
dram[12]:        36        34        20        20        62        62        12        10        28        30        32        32         4         5         2         1 
dram[13]:        35        34        20        20        62        62        12        10        28        30        32        30         6         7         2         1 
dram[14]:        34        34        20        20        62        62        12        10        28        30        32        34         5         6         1         2 
dram[15]:        34        34        20        20        62        62        12        10        28        30        32        34         4         6         1         2 
maximum service time to same row:
dram[0]:    168084    155518    155518    155513     86163     85023    100614    101261    126739    127376    138750    133339    164299    165250    155479    155476 
dram[1]:    155518    155518    155503    156733    155513    155512     99421     98788    125523    124919    133360    127655    163091    162752    155472    155475 
dram[2]:    155516    155516    169297    168067    155513    155512     98202     97561    123067    123696    131701    126046    161880    161533    168021    168017 
dram[3]:    155514    155512    168078    168076    155512    155512     96967    108903    121845    122471    142706    135782    159299    160317    168014    169241 
dram[4]:    155516    155515    155514    155515    155509    155511    107043    107682    120633    120003    141117    134142    158100    157880    168016    155501 
dram[5]:    155504    156736    155516    155517    156727     78237    105708    105235    118184    118786    138236    132506    156915    156430    155492    155496 
dram[6]:    168067    168075    155518    155517     76339     75781    104495    104011    116925    117571    142343    142524    155697    167769    155488    155492 
dram[7]:    169306    168076    155520    155518     74858     86845    102015    102783    128148    128914    141522    140836    165766    166766    155484    155480 
dram[8]:    155518    155519    155519    155518     86403     85865    100941    100326    126934    126457    136702    139054    164547    165549    155475    155478 
dram[9]:    155520    155518    156733    168050    155513    155512     99720     99103    124609    125241    130528    136233    163267    163052    155474    155476 
dram[10]:    155514    155514    168067    168059    155512    155513     97262     97875    123389    123997    128906    147150    160819    161834    168022    169250 
dram[11]:    155513    155514    168078    168074    155511    155510    108467    109224    122164    121542    139869    145512    160061    160625    169244    168013 
dram[12]:    155514    155513    155516    155516    155512    155512    107243    108005    119692    120337    137008    143906    158854    158180    168025    155502 
dram[13]:    155502    156734    155517    155516     77443     77265    106028    105550    118473    119118    135439    141098    156363    156306    155493    155497 
dram[14]:    169305    168075    155519    155517     76233     76040    103700    104328    117241    117890    143061    142231    167694    167605    155491    155487 
dram[15]:    168076    168078    155518    155520     74911     87375    102470    103063    128448    127970    140709    141203    166475    166394    155486    155483 
average row accesses per activate:
dram[0]: 10.500000  8.400000  9.600000 10.000000 22.666666 23.333334  7.000000  5.666667 14.500000 15.500000 18.500000 17.500000  3.666667  3.000000  2.500000  3.000000 
dram[1]: 10.000000 10.250000  9.200000  9.800000 23.000000 24.666666  7.000000  6.000000 14.500000 16.000000 18.500000 17.000000  4.000000  3.000000  4.000000  3.000000 
dram[2]: 10.000000 11.000000  9.200000 10.000000 23.333334 25.000000  6.666667  5.666667 15.000000 16.000000 19.000000 17.000000  4.500000  4.500000  2.500000  1.500000 
dram[3]:  9.750000 10.750000  9.400000  9.400000 23.666666 26.000000  6.666667  5.333333 15.500000 16.000000 17.500000 17.000000  5.500000  5.000000  2.500000  2.000000 
dram[4]: 10.750000 11.000000  8.800000  9.200000 23.666666 25.333334  6.666667  5.666667 15.500000 16.500000 17.500000 16.500000  4.333333  5.000000  2.500000  2.000000 
dram[5]: 11.000000 11.250000  9.000000  9.400000 23.333334 24.666666  6.333333  6.000000 16.000000 16.500000 18.000000 16.500000  5.000000  5.000000  2.000000  1.500000 
dram[6]:  7.000000 10.750000  9.600000  9.200000 23.333334 25.000000  6.333333  6.000000 15.500000 16.000000 18.000000 18.000000  5.500000  5.000000  2.500000  1.500000 
dram[7]:  7.333333  9.000000  9.000000  9.200000 22.666666 24.666666  6.333333  6.000000 15.000000 15.500000 18.000000 17.500000  5.000000  3.000000  3.000000  2.500000 
dram[8]:  7.166667  8.800000 10.000000  9.600000 22.333334 24.000000  6.333333  5.666667 15.000000 16.000000 18.500000 17.500000  4.000000  3.000000  3.000000  3.000000 
dram[9]: 10.250000  9.000000 10.200000  9.000000 24.000000 23.666666  6.000000  5.666667 15.000000 15.500000 18.500000 18.000000  3.000000  4.000000  3.000000  2.000000 
dram[10]: 10.750000 10.750000  9.800000  8.600000 23.333334 24.666666  5.666667  6.000000 15.000000 16.000000 17.000000 17.000000  4.500000  2.000000  3.000000  2.000000 
dram[11]:  9.200000  9.400000  9.800000  8.600000 23.666666 24.666666  5.333333  5.000000 16.000000 16.500000 16.500000 17.000000  3.000000  2.333333  2.000000  2.500000 
dram[12]:  9.600000 11.000000  9.600000  8.800000 24.333334 24.666666  5.000000  5.000000 15.500000 16.500000 17.000000 17.000000  3.500000  3.333333  1.500000  1.000000 
dram[13]:  8.800000 10.750000  9.800000  8.800000 23.666666 24.666666  5.000000  5.333333 15.500000 16.000000 16.500000 16.000000  5.000000  4.000000  2.000000  1.500000 
dram[14]:  8.800000 11.000000  9.800000  8.600000 23.333334 24.333334  5.333333  5.333333 16.000000 16.000000 17.000000 18.500000  3.500000  2.666667  2.000000  3.000000 
dram[15]:  9.000000 10.250000 10.200000  9.200000 23.333334 23.333334  5.666667  5.333333 14.500000 16.000000 17.500000 19.000000  3.000000  2.666667  1.500000  2.500000 
average row locality = 8294/761 = 10.898817
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        26        28        46        46        40        40        15        13        29        31        35        35         9         6         5         6 
dram[1]:        26        27        44        45        41        42        15        14        29        32        35        34         6         6         8         6 
dram[2]:        26        30        44        46        42        43        14        13        30        32        36        34         7         9         5         3 
dram[3]:        25        29        45        43        43        46        14        12        31        32        33        34         9        10         5         4 
dram[4]:        29        30        42        42        43        44        14        13        31        33        33        33        11        10         5         4 
dram[5]:        30        31        43        45        42        42        13        14        32        33        34        33         8        10         4         3 
dram[6]:        28        29        46        44        42        43        13        14        31        32        34        36         9        10         5         3 
dram[7]:        30        31        43        44        40        42        13        14        30        31        34        35         8         6         6         5 
dram[8]:        29        30        46        46        39        40        13        13        30        32        35        35         6         6         6         6 
dram[9]:        27        31        47        43        42        41        12        13        30        31        35        36         5         8         6         4 
dram[10]:        29        29        45        41        40        44        13        14        30        32        33        34         9         8         6         4 
dram[11]:        32        33        45        41        41        44        12        11        32        33        33        34         6         7         4         5 
dram[12]:        34        30        44        42        43        44        11        11        31        33        34        34         7        10         3         2 
dram[13]:        30        29        45        42        41        44        11        12        31        32        33        32        10        10         4         3 
dram[14]:        30        30        45        41        40        43        12        12        32        32        34        35         7         6         4         6 
dram[15]:        31        27        47        44        40        40        13        12        29        32        35        36         6         6         3         5 
total reads: 6598
bank skew: 47/2 = 23.50
chip skew: 419/406 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1696
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
average mf latency per bank:
dram[0]:       1922      3272      5027      4203       161       152       630       525     72660     60860      2698      2804       445       269       262       262
dram[1]:       2262      3193      4978      4213      1184       149       702       524     78276     63656      2556      2977       199       291       263       261
dram[2]:       2370      3259      5488      4643       169       153       719       511     33274     57170      2572      2963       206       269       263       265
dram[3]:       1976      3291      5234      4418       161       155       627       506     28142     64657      2686      2932       216       287       262       265
dram[4]:       2366      2544      3986      3846       161       155       821       690     33324     66287      2673      2792      1259       286       267       264
dram[5]:       1916      2939      4614      3806       171       153       749       835     31597     58841      2596      2902       211       262       264       265
dram[6]:       2211      2861      4265      4017       166       154       686       746     30441     55562      3034      3151       215       262       262       264
dram[7]:       2083      2767      4105      4142       159       151       517       915     37523     66652      2858      3555       211       287       267       262
dram[8]:       1871      3218      3652      3427       159       147       451       921     37573     58659      2702      2918       201       271       262       262
dram[9]:       2502      2607      3462      4557       158       155       402       742     29770     58331      2652      2969       221       274       262       263
dram[10]:       2714      3252      3801      4234       156       176       497       868     35683     69426      3069      2914     12740       278       264       263
dram[11]:       2980      2686      3304      3887       155       177       639       966     32775     60872      3022      3209       266       285       264       263
dram[12]:       2700      2826      3799      4103       161       174       544       811     32908     51394      3104      3022       265       279       264       267
dram[13]:       2823      3260      4264      3801       155       178       628       870     36322     61469      2954      3317       272       218       266       265
dram[14]:       3107      2718      3412      4171       152       178       553       833     34851     65557      3320      2859       280       197       264       263
dram[15]:       2657      3499      3584      3343       154       155       474       778     31524     57611      2882      2931       269       845       265       264
maximum mf latency per bank:
dram[0]:        515       456       519       528       451       308       502       443       565       612       565       348       355       279       268       268
dram[1]:        438       525       472       524       476       295       509       399       596       663       350       387       270       374       268       268
dram[2]:        440       502       498       548       514       327       526       514       569       614       363       365       275       328       270       270
dram[3]:        492       491       444       491       307       289       431       379       457       533       343       345       275       405       268       268
dram[4]:        490       396       523       526       361       324       537       591       353       580       349       351       630       413       277       270
dram[5]:        500       445       531       576       526       331       487       564       547       654       362       358       269       269       269       270
dram[6]:        443       477       502       496       436       324       521       552       730       688       505       640       269       269       268       268
dram[7]:        469       453       485       506       320       298       494       580       518       547       487       457       270       373       275       268
dram[8]:        481       491       572       603       458       311       404       569       545       576       393       357       285       309       270       269
dram[9]:        411       530       538       548       390       344       335       433       568       583       375       349       274       346       269       268
dram[10]:        437       610       575       664       431       352       550       552       480       500       366       337       278       354       274       268
dram[11]:        489       500       513       526       319       424       566       569       482       428       345       359       282       375       272       270
dram[12]:        420       440       431       486       441       348       500       493       396       414       343       368       278       383       268       268
dram[13]:        465       550       519       539       351       444       492       548       599       558       352       332       345       269       268       268
dram[14]:        484       568       541       645       318       452       449       461       439       441       336       346       353       269       270       268
dram[15]:        632       703       694       701       345       377       512       468       440       504       344       373       301       504       269       270

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395842 n_nop=394724 n_act=49 n_pre=33 n_req=518 n_rd=820 n_write=216 bw_util=0.005234
n_activity=4867 dram_eff=0.4257
bk0: 52a 395451i bk1: 56a 395454i bk2: 92a 395519i bk3: 92a 395500i bk4: 80a 395144i bk5: 80a 395140i bk6: 30a 395665i bk7: 26a 395674i bk8: 58a 395709i bk9: 62a 395689i bk10: 70a 395658i bk11: 70a 395687i bk12: 18a 395748i bk13: 12a 395798i bk14: 10a 395808i bk15: 12a 395805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0029153
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395842 n_nop=394730 n_act=46 n_pre=30 n_req=518 n_rd=820 n_write=216 bw_util=0.005234
n_activity=4825 dram_eff=0.4294
bk0: 52a 395481i bk1: 54a 395487i bk2: 88a 395560i bk3: 90a 395519i bk4: 82a 395120i bk5: 84a 395097i bk6: 30a 395636i bk7: 28a 395678i bk8: 58a 395709i bk9: 64a 395676i bk10: 70a 395656i bk11: 68a 395683i bk12: 12a 395772i bk13: 12a 395803i bk14: 16a 395793i bk15: 12a 395808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00292036
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395842 n_nop=394722 n_act=46 n_pre=30 n_req=522 n_rd=828 n_write=216 bw_util=0.005275
n_activity=4858 dram_eff=0.4298
bk0: 52a 395500i bk1: 60a 395449i bk2: 88a 395561i bk3: 92a 395508i bk4: 84a 395100i bk5: 86a 395079i bk6: 28a 395642i bk7: 26a 395667i bk8: 60a 395700i bk9: 64a 395688i bk10: 72a 395647i bk11: 68a 395688i bk12: 14a 395765i bk13: 18a 395790i bk14: 10a 395806i bk15: 6a 395817i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00323614
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395842 n_nop=394720 n_act=46 n_pre=30 n_req=523 n_rd=830 n_write=216 bw_util=0.005285
n_activity=4894 dram_eff=0.4275
bk0: 50a 395486i bk1: 58a 395468i bk2: 90a 395537i bk3: 86a 395473i bk4: 86a 395111i bk5: 92a 395134i bk6: 28a 395644i bk7: 24a 395677i bk8: 62a 395695i bk9: 64a 395685i bk10: 66a 395659i bk11: 68a 395690i bk12: 18a 395753i bk13: 20a 395771i bk14: 10a 395810i bk15: 8a 395810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0028572
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395842 n_nop=394714 n_act=47 n_pre=31 n_req=525 n_rd=834 n_write=216 bw_util=0.005305
n_activity=4931 dram_eff=0.4259
bk0: 58a 395485i bk1: 60a 395476i bk2: 84a 395558i bk3: 84a 395514i bk4: 86a 395159i bk5: 88a 395093i bk6: 28a 395656i bk7: 26a 395645i bk8: 62a 395699i bk9: 66a 395689i bk10: 66a 395663i bk11: 66a 395691i bk12: 22a 395733i bk13: 20a 395773i bk14: 10a 395802i bk15: 8a 395812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00235447
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395842 n_nop=394720 n_act=46 n_pre=30 n_req=523 n_rd=834 n_write=212 bw_util=0.005285
n_activity=4836 dram_eff=0.4326
bk0: 60a 395472i bk1: 62a 395476i bk2: 86a 395559i bk3: 90a 395502i bk4: 84a 395095i bk5: 84a 395058i bk6: 26a 395667i bk7: 28a 395653i bk8: 64a 395689i bk9: 66a 395685i bk10: 68a 395664i bk11: 66a 395688i bk12: 16a 395765i bk13: 20a 395785i bk14: 8a 395813i bk15: 6a 395819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00373887
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395842 n_nop=394712 n_act=48 n_pre=32 n_req=525 n_rd=838 n_write=212 bw_util=0.005305
n_activity=4797 dram_eff=0.4378
bk0: 56a 395475i bk1: 58a 395494i bk2: 92a 395536i bk3: 88a 395483i bk4: 84a 395062i bk5: 86a 395046i bk6: 26a 395640i bk7: 28a 395667i bk8: 62a 395685i bk9: 64a 395662i bk10: 68a 395661i bk11: 72a 395668i bk12: 18a 395757i bk13: 20a 395783i bk14: 10a 395809i bk15: 6a 395820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00467358
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395842 n_nop=394724 n_act=49 n_pre=33 n_req=518 n_rd=824 n_write=212 bw_util=0.005234
n_activity=4757 dram_eff=0.4356
bk0: 60a 395465i bk1: 62a 395467i bk2: 86a 395548i bk3: 88a 395514i bk4: 80a 395078i bk5: 84a 395044i bk6: 26a 395641i bk7: 28a 395663i bk8: 60a 395700i bk9: 62a 395681i bk10: 68a 395649i bk11: 70a 395684i bk12: 16a 395758i bk13: 12a 395803i bk14: 12a 395802i bk15: 10a 395814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00372876
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395842 n_nop=394720 n_act=49 n_pre=33 n_req=520 n_rd=824 n_write=216 bw_util=0.005255
n_activity=4813 dram_eff=0.4322
bk0: 58a 395460i bk1: 60a 395426i bk2: 92a 395466i bk3: 92a 395440i bk4: 78a 395141i bk5: 80a 395090i bk6: 26a 395649i bk7: 26a 395691i bk8: 60a 395696i bk9: 64a 395674i bk10: 70a 395656i bk11: 70a 395684i bk12: 12a 395759i bk13: 12a 395803i bk14: 12a 395806i bk15: 12a 395807i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00376665
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395842 n_nop=394728 n_act=47 n_pre=31 n_req=518 n_rd=822 n_write=214 bw_util=0.005234
n_activity=4775 dram_eff=0.4339
bk0: 54a 395476i bk1: 62a 395448i bk2: 94a 395427i bk3: 86a 395492i bk4: 84a 395051i bk5: 82a 395003i bk6: 24a 395649i bk7: 26a 395671i bk8: 60a 395702i bk9: 62a 395682i bk10: 70a 395656i bk11: 72a 395676i bk12: 10a 395789i bk13: 16a 395793i bk14: 12a 395801i bk15: 8a 395816i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00491863
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395842 n_nop=394734 n_act=48 n_pre=32 n_req=514 n_rd=822 n_write=206 bw_util=0.005194
n_activity=4683 dram_eff=0.439
bk0: 58a 395487i bk1: 58a 395445i bk2: 90a 395443i bk3: 82a 395408i bk4: 80a 395035i bk5: 88a 394999i bk6: 26a 395680i bk7: 28a 395659i bk8: 60a 395704i bk9: 64a 395689i bk10: 66a 395675i bk11: 68a 395689i bk12: 18a 395787i bk13: 16a 395781i bk14: 12a 395800i bk15: 8a 395814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00504747
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395842 n_nop=394730 n_act=49 n_pre=33 n_req=515 n_rd=826 n_write=204 bw_util=0.005204
n_activity=4715 dram_eff=0.4369
bk0: 64a 395437i bk1: 66a 395457i bk2: 90a 395445i bk3: 82a 395513i bk4: 82a 395088i bk5: 88a 394977i bk6: 24a 395701i bk7: 22a 395663i bk8: 64a 395693i bk9: 66a 395688i bk10: 66a 395689i bk11: 68a 395680i bk12: 12a 395801i bk13: 14a 395792i bk14: 8a 395812i bk15: 10a 395810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00415065
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395842 n_nop=394732 n_act=48 n_pre=32 n_req=515 n_rd=826 n_write=204 bw_util=0.005204
n_activity=4702 dram_eff=0.4381
bk0: 68a 395447i bk1: 60a 395473i bk2: 88a 395437i bk3: 84a 395500i bk4: 86a 395017i bk5: 88a 395101i bk6: 22a 395677i bk7: 22a 395673i bk8: 62a 395698i bk9: 66a 395691i bk10: 68a 395687i bk11: 68a 395689i bk12: 14a 395800i bk13: 20a 395778i bk14: 6a 395814i bk15: 4a 395823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00550725
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395842 n_nop=394736 n_act=48 n_pre=32 n_req=513 n_rd=818 n_write=208 bw_util=0.005184
n_activity=4708 dram_eff=0.4359
bk0: 60a 395476i bk1: 58a 395447i bk2: 90a 395426i bk3: 84a 395474i bk4: 82a 395114i bk5: 88a 395024i bk6: 22a 395682i bk7: 24a 395669i bk8: 62a 395698i bk9: 64a 395682i bk10: 66a 395689i bk11: 64a 395700i bk12: 20a 395781i bk13: 20a 395756i bk14: 8a 395808i bk15: 6a 395818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00383234
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395842 n_nop=394732 n_act=48 n_pre=32 n_req=515 n_rd=818 n_write=212 bw_util=0.005204
n_activity=4708 dram_eff=0.4376
bk0: 60a 395471i bk1: 60a 395457i bk2: 90a 395444i bk3: 82a 395539i bk4: 80a 395085i bk5: 86a 394971i bk6: 24a 395639i bk7: 24a 395696i bk8: 64a 395692i bk9: 64a 395698i bk10: 68a 395688i bk11: 70a 395650i bk12: 14a 395797i bk13: 12a 395755i bk14: 8a 395811i bk15: 12a 395807i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00378434
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395842 n_nop=394738 n_act=48 n_pre=32 n_req=512 n_rd=812 n_write=212 bw_util=0.005174
n_activity=4763 dram_eff=0.43
bk0: 62a 395479i bk1: 54a 395500i bk2: 94a 395498i bk3: 88a 395516i bk4: 80a 395107i bk5: 80a 395075i bk6: 26a 395686i bk7: 24a 395663i bk8: 58a 395705i bk9: 64a 395674i bk10: 70a 395684i bk11: 72a 395642i bk12: 12a 395803i bk13: 12a 395765i bk14: 6a 395816i bk15: 10a 395811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00351403

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24998, Miss = 410, Miss_rate = 0.016, Pending_hits = 338, Reservation_fails = 2001
L2_cache_bank[1]: Access = 27400, Miss = 410, Miss_rate = 0.015, Pending_hits = 332, Reservation_fails = 1811
L2_cache_bank[2]: Access = 19557, Miss = 414, Miss_rate = 0.021, Pending_hits = 337, Reservation_fails = 1575
L2_cache_bank[3]: Access = 19468, Miss = 415, Miss_rate = 0.021, Pending_hits = 324, Reservation_fails = 1508
L2_cache_bank[4]: Access = 20507, Miss = 417, Miss_rate = 0.020, Pending_hits = 340, Reservation_fails = 1613
L2_cache_bank[5]: Access = 19661, Miss = 417, Miss_rate = 0.021, Pending_hits = 334, Reservation_fails = 2345
L2_cache_bank[6]: Access = 18299, Miss = 419, Miss_rate = 0.023, Pending_hits = 354, Reservation_fails = 2386
L2_cache_bank[7]: Access = 21257, Miss = 412, Miss_rate = 0.019, Pending_hits = 338, Reservation_fails = 2463
L2_cache_bank[8]: Access = 20142, Miss = 412, Miss_rate = 0.020, Pending_hits = 323, Reservation_fails = 2415
L2_cache_bank[9]: Access = 18284, Miss = 411, Miss_rate = 0.022, Pending_hits = 318, Reservation_fails = 2010
L2_cache_bank[10]: Access = 22085, Miss = 411, Miss_rate = 0.019, Pending_hits = 307, Reservation_fails = 1820
L2_cache_bank[11]: Access = 20315, Miss = 413, Miss_rate = 0.020, Pending_hits = 294, Reservation_fails = 1877
L2_cache_bank[12]: Access = 18438, Miss = 413, Miss_rate = 0.022, Pending_hits = 308, Reservation_fails = 1864
L2_cache_bank[13]: Access = 20474, Miss = 409, Miss_rate = 0.020, Pending_hits = 310, Reservation_fails = 1631
L2_cache_bank[14]: Access = 21339, Miss = 409, Miss_rate = 0.019, Pending_hits = 313, Reservation_fails = 1740
L2_cache_bank[15]: Access = 18206, Miss = 406, Miss_rate = 0.022, Pending_hits = 331, Reservation_fails = 2095
L2_total_cache_accesses = 330430
L2_total_cache_misses = 6598
L2_total_cache_miss_rate = 0.0200
L2_total_cache_pending_hits = 5201
L2_total_cache_reservation_fails = 31154
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24758
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4879
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30072
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293758
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1082
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=470304
icnt_total_pkts_simt_to_mem=874804
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.43269
	minimum = 6
	maximum = 21
Network latency average = 8.46154
	minimum = 6
	maximum = 18
Slowest packet = 660763
Flit latency average = 7.57759
	minimum = 6
	maximum = 14
Slowest flit = 1344891
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00225611
	minimum = 0 (at node 0)
	maximum = 0.0349697 (at node 9)
Accepted packet rate average = 0.00225611
	minimum = 0 (at node 0)
	maximum = 0.0349697 (at node 9)
Injected flit rate average = 0.00503287
	minimum = 0 (at node 0)
	maximum = 0.0887693 (at node 9)
Accepted flit rate average= 0.00503287
	minimum = 0 (at node 0)
	maximum = 0.0672495 (at node 9)
Injected packet length average = 2.23077
Accepted packet length average = 2.23077
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.3185 (14 samples)
	minimum = 6 (14 samples)
	maximum = 102.143 (14 samples)
Network latency average = 11.8656 (14 samples)
	minimum = 6 (14 samples)
	maximum = 94.2857 (14 samples)
Flit latency average = 10.9126 (14 samples)
	minimum = 6 (14 samples)
	maximum = 90.8571 (14 samples)
Fragmentation average = 0.000654643 (14 samples)
	minimum = 0 (14 samples)
	maximum = 26.2143 (14 samples)
Injected packet rate average = 0.0264272 (14 samples)
	minimum = 0.0196072 (14 samples)
	maximum = 0.0491366 (14 samples)
Accepted packet rate average = 0.0264272 (14 samples)
	minimum = 0.0196072 (14 samples)
	maximum = 0.0491366 (14 samples)
Injected flit rate average = 0.0638994 (14 samples)
	minimum = 0.0348362 (14 samples)
	maximum = 0.15357 (14 samples)
Accepted flit rate average = 0.0638994 (14 samples)
	minimum = 0.0350461 (14 samples)
	maximum = 0.128957 (14 samples)
Injected packet size average = 2.41794 (14 samples)
Accepted packet size average = 2.41794 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 58 sec (178 sec)
gpgpu_simulation_rate = 114196 (inst/sec)
gpgpu_simulation_rate = 2920 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,16,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,519871)
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,519871)
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,519871)
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,519871)
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,519871)
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,519871)
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,519871)
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,519871)
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,519871)
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,519871)
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,519871)
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,519871)
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,519871)
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,519871)
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,519871)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(0,4,0) tid=(25,3,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(0,8,0) tid=(20,9,0)
GPGPU-Sim uArch: cycles simulated: 520371  inst.: 20576330 (ipc=498.9) sim_rate=114951 (inst/sec) elapsed = 0:0:02:59 / Fri Jul 27 17:37:39 2018
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(0,11,0) tid=(24,20,0)
GPGPU-Sim uArch: cycles simulated: 520871  inst.: 20629430 (ipc=302.5) sim_rate=114607 (inst/sec) elapsed = 0:0:03:00 / Fri Jul 27 17:37:40 2018
GPGPU-Sim uArch: cycles simulated: 521871  inst.: 20681474 (ipc=177.3) sim_rate=114262 (inst/sec) elapsed = 0:0:03:01 / Fri Jul 27 17:37:41 2018
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(0,13,0) tid=(18,28,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2780,519871), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2781,519871)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2841,519871), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2849,519871), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2851,519871), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2890,519871), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2903,519871), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2920,519871), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2935,519871), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2956,519871), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2991,519871), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3002,519871), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3009,519871), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3018,519871), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3083,519871), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3111,519871), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4831,519871), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 3.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 15 
gpu_sim_cycle = 4832
gpu_sim_insn = 400564
gpu_ipc =      82.8982
gpu_tot_sim_cycle = 524703
gpu_tot_sim_insn = 20727469
gpu_tot_ipc =      39.5032
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17389
gpu_stall_icnt2sh    = 70346
gpu_total_sim_rate=113887

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 440657
	L1I_total_cache_misses = 2307
	L1I_total_cache_miss_rate = 0.0052
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 35502, Miss = 17157, Miss_rate = 0.483, Pending_hits = 2958, Reservation_fails = 36308
	L1D_cache_core[1]: Access = 37541, Miss = 18165, Miss_rate = 0.484, Pending_hits = 2955, Reservation_fails = 32282
	L1D_cache_core[2]: Access = 37518, Miss = 18473, Miss_rate = 0.492, Pending_hits = 2970, Reservation_fails = 26432
	L1D_cache_core[3]: Access = 37447, Miss = 18907, Miss_rate = 0.505, Pending_hits = 3095, Reservation_fails = 35923
	L1D_cache_core[4]: Access = 46050, Miss = 23259, Miss_rate = 0.505, Pending_hits = 3986, Reservation_fails = 50663
	L1D_cache_core[5]: Access = 48041, Miss = 23919, Miss_rate = 0.498, Pending_hits = 3852, Reservation_fails = 55115
	L1D_cache_core[6]: Access = 45948, Miss = 23387, Miss_rate = 0.509, Pending_hits = 3765, Reservation_fails = 55826
	L1D_cache_core[7]: Access = 45292, Miss = 22834, Miss_rate = 0.504, Pending_hits = 3925, Reservation_fails = 56080
	L1D_cache_core[8]: Access = 45719, Miss = 23387, Miss_rate = 0.512, Pending_hits = 3917, Reservation_fails = 60981
	L1D_cache_core[9]: Access = 44836, Miss = 22539, Miss_rate = 0.503, Pending_hits = 3876, Reservation_fails = 60962
	L1D_cache_core[10]: Access = 44992, Miss = 22837, Miss_rate = 0.508, Pending_hits = 3870, Reservation_fails = 50728
	L1D_cache_core[11]: Access = 47822, Miss = 23695, Miss_rate = 0.495, Pending_hits = 4022, Reservation_fails = 52059
	L1D_cache_core[12]: Access = 47102, Miss = 23250, Miss_rate = 0.494, Pending_hits = 3964, Reservation_fails = 53843
	L1D_cache_core[13]: Access = 49885, Miss = 25230, Miss_rate = 0.506, Pending_hits = 3812, Reservation_fails = 54413
	L1D_cache_core[14]: Access = 46310, Miss = 22450, Miss_rate = 0.485, Pending_hits = 3980, Reservation_fails = 54271
	L1D_total_cache_accesses = 660005
	L1D_total_cache_misses = 329489
	L1D_total_cache_miss_rate = 0.4992
	L1D_total_cache_pending_hits = 54947
	L1D_total_cache_reservation_fails = 735886
	L1D_cache_data_port_util = 0.088
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 12191
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0367
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 52214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 224816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11743
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3318
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2733
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 294403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 511070
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 438350
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2307
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5526, 5526, 5526, 5526, 5526, 5526, 979, 979, 923, 923, 782, 782, 782, 782, 475, 475, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 
gpgpu_n_tot_thrd_icount = 25504448
gpgpu_n_tot_w_icount = 797014
gpgpu_n_stall_shd_mem = 1170157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35086
gpgpu_n_mem_write_global = 300454
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3914088
gpgpu_n_store_insn = 1972716
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 308856
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1170157
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1524123	W0_Idle:447195	W0_Scoreboard:3527060	W1:58024	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1158	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:614611
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 280688 {8:35086,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19983600 {40:168126,72:74032,136:58296,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4771696 {136:35086,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2403632 {8:300454,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmrqlatency = 171 
maxdqlatency = 0 
maxmflatency = 730 
averagemflatency = 194 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 524702 
mrq_lat_table:5137 	688 	1481 	497 	465 	153 	36 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	316848 	18396 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	24658 	47003 	134088 	127466 	2360 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13933 	17226 	3743 	194 	5 	0 	0 	0 	103 	337 	7179 	23431 	33391 	109611 	120206 	6146 	50 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	991 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        22        20        60        62        14        12        28        30        34        32         8         4         2         3 
dram[1]:        34        34        22        20        60        62        14        12        28        30        34        32         7         4         4         3 
dram[2]:        34        34        22        20        60        62        14        12        28        30        34        32         7         6         3         2 
dram[3]:        34        34        22        20        60        62        14        12        28        30        34        32         8         6         3         3 
dram[4]:        34        34        22        20        60        62        14        12        28        30        34        32         8         7         3         2 
dram[5]:        34        34        22        20        60        62        14        12        28        30        34        32         8         7         2         1 
dram[6]:        30        34        22        20        60        62        14        12        28        30        34        32         9         8         2         1 
dram[7]:        30        34        20        20        60        62        14        10        28        30        34        32         8         5         2         2 
dram[8]:        30        34        20        20        60        62        14        10        28        30        34        32         7         5         3         3 
dram[9]:        34        34        20        20        62        62        14        10        28        30        34        32         5         6         3         2 
dram[10]:        36        34        20        20        62        62        12        10        28        30        32        32         5         4         4         3 
dram[11]:        36        34        20        20        62        62        12        10        28        30        32        32         3         3         3         3 
dram[12]:        36        34        20        20        62        62        12        10        28        30        32        32         4         5         2         1 
dram[13]:        35        34        20        20        62        62        12        10        28        30        32        30         6         7         2         1 
dram[14]:        34        34        20        20        62        62        12        10        28        30        32        34         5         6         1         2 
dram[15]:        34        34        20        20        62        62        12        10        28        30        32        34         4         6         1         2 
maximum service time to same row:
dram[0]:    168084    155518    155518    155513     86163     85023    100614    101261    126739    127376    138750    133339    164299    165250    155479    155476 
dram[1]:    155518    155518    155503    156733    155513    155512     99421     98788    125523    124919    133360    127655    163091    162752    155472    155475 
dram[2]:    155516    155516    169297    168067    155513    155512     98202     97561    123067    123696    131701    126046    161880    161533    168021    168017 
dram[3]:    155514    155512    168078    168076    155512    155512     96967    108903    121845    122471    142706    135782    159299    160317    168014    169241 
dram[4]:    155516    155515    155514    155515    155509    155511    107043    107682    120633    120003    141117    134142    158100    157880    168016    155501 
dram[5]:    155504    156736    155516    155517    156727     78237    105708    105235    118184    118786    138236    132506    156915    156430    155492    155496 
dram[6]:    168067    168075    155518    155517     76339     75781    104495    104011    116925    117571    142343    142524    155697    167769    155488    155492 
dram[7]:    169306    168076    155520    155518     74858     86845    102015    102783    128148    128914    141522    140836    165766    166766    155484    155480 
dram[8]:    155518    155519    155519    155518     86403     85865    100941    100326    126934    126457    136702    139054    164547    165549    155475    155478 
dram[9]:    155520    155518    156733    168050    155513    155512     99720     99103    124609    125241    130528    136233    163267    163052    155474    155476 
dram[10]:    155514    155514    168067    168059    155512    155513     97262     97875    123389    123997    128906    147150    160819    161834    168022    169250 
dram[11]:    155513    155514    168078    168074    155511    155510    108467    109224    122164    121542    139869    145512    160061    160625    169244    168013 
dram[12]:    155514    155513    155516    155516    155512    155512    107243    108005    119692    120337    137008    143906    158854    158180    168025    155502 
dram[13]:    155502    156734    155517    155516     77443     77265    106028    105550    118473    119118    135439    141098    156363    156306    155493    155497 
dram[14]:    169305    168075    155519    155517     76233     76040    103700    104328    117241    117890    143061    142231    167694    167605    155491    155487 
dram[15]:    168076    168078    155518    155520     74911     87375    102470    103063    128448    127970    140709    141203    166475    166394    155486    155483 
average row accesses per activate:
dram[0]: 10.500000  8.400000  9.600000 10.000000 24.666666 25.333334  7.000000  5.666667 14.500000 15.500000 18.500000 17.500000  3.666667  3.000000  2.500000  3.000000 
dram[1]: 10.000000 10.250000  9.200000  9.800000 25.000000 26.000000  7.000000  6.000000 14.500000 16.000000 18.500000 17.000000  4.000000  3.000000  4.000000  3.000000 
dram[2]: 10.000000 11.000000  9.200000 10.000000 25.333334 26.333334  6.666667  5.666667 15.000000 16.000000 19.000000 17.000000  4.500000  4.500000  2.500000  1.500000 
dram[3]:  9.750000 10.750000  9.400000  9.400000 25.666666 27.333334  6.666667  5.333333 15.500000 16.000000 17.500000 17.000000  5.500000  5.000000  2.500000  2.000000 
dram[4]: 10.750000 11.000000  8.800000  9.200000 25.666666 26.666666  6.666667  5.666667 15.500000 16.500000 17.500000 16.500000  4.333333  5.000000  2.500000  2.000000 
dram[5]: 11.000000 11.250000  9.000000  9.400000 25.333334 26.000000  6.333333  6.000000 16.000000 16.500000 18.000000 16.500000  5.000000  5.000000  2.000000  1.500000 
dram[6]:  7.000000 10.750000  9.600000  9.200000 25.333334 26.333334  6.333333  6.000000 15.500000 16.000000 18.000000 18.000000  5.500000  5.000000  2.500000  1.500000 
dram[7]:  7.333333  9.000000  9.000000  9.200000 24.666666 26.000000  6.333333  6.000000 15.000000 15.500000 18.000000 17.500000  5.000000  3.000000  3.000000  2.500000 
dram[8]:  7.166667  8.800000 10.000000  9.600000 24.333334 25.333334  6.333333  5.666667 15.000000 16.000000 18.500000 17.500000  4.000000  3.000000  3.000000  3.000000 
dram[9]: 10.250000  9.000000 10.200000  9.000000 26.333334 25.000000  6.000000  5.666667 15.000000 15.500000 18.500000 18.000000  3.000000  4.000000  3.000000  2.000000 
dram[10]: 10.750000 10.750000  9.800000  8.600000 25.333334 26.000000  5.666667  6.000000 15.000000 16.000000 17.000000 17.000000  4.500000  2.000000  3.000000  2.000000 
dram[11]:  9.200000  9.400000  9.800000  8.600000 25.666666 26.666666  5.333333  5.000000 16.000000 16.500000 16.500000 17.000000  3.000000  2.333333  2.000000  2.500000 
dram[12]:  9.600000 11.000000  9.600000  8.800000 26.333334 26.666666  5.000000  5.000000 15.500000 16.500000 17.000000 17.000000  3.500000  3.333333  1.500000  1.000000 
dram[13]:  8.800000 10.750000  9.800000  8.800000 25.666666 26.666666  5.000000  5.333333 15.500000 16.000000 16.500000 16.000000  5.000000  4.000000  2.000000  1.500000 
dram[14]:  8.800000 11.000000  9.800000  8.600000 25.333334 26.333334  5.333333  5.333333 16.000000 16.000000 17.000000 18.500000  3.500000  2.666667  2.000000  3.000000 
dram[15]:  9.000000 10.250000 10.200000  9.200000 25.333334 25.333334  5.666667  5.333333 14.500000 16.000000 17.500000 19.000000  3.000000  2.666667  1.500000  2.500000 
average row locality = 8467/761 = 11.126150
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        26        28        46        46        46        46        15        13        29        31        35        35         9         6         5         6 
dram[1]:        26        27        44        45        47        46        15        14        29        32        35        34         6         6         8         6 
dram[2]:        26        30        44        46        48        47        14        13        30        32        36        34         7         9         5         3 
dram[3]:        25        29        45        43        49        50        14        12        31        32        33        34         9        10         5         4 
dram[4]:        29        30        42        42        49        48        14        13        31        33        33        33        11        10         5         4 
dram[5]:        30        31        43        45        48        46        13        14        32        33        34        33         8        10         4         3 
dram[6]:        28        29        46        44        48        47        13        14        31        32        34        36         9        10         5         3 
dram[7]:        30        31        43        44        46        46        13        14        30        31        34        35         8         6         6         5 
dram[8]:        29        30        46        46        45        44        13        13        30        32        35        35         6         6         6         6 
dram[9]:        27        31        47        43        49        45        12        13        30        31        35        36         5         8         6         4 
dram[10]:        29        29        45        41        46        48        13        14        30        32        33        34         9         8         6         4 
dram[11]:        32        33        45        41        47        50        12        11        32        33        33        34         6         7         4         5 
dram[12]:        34        30        44        42        49        50        11        11        31        33        34        34         7        10         3         2 
dram[13]:        30        29        45        42        47        50        11        12        31        32        33        32        10        10         4         3 
dram[14]:        30        30        45        41        46        49        12        12        32        32        34        35         7         6         4         6 
dram[15]:        31        27        47        44        46        46        13        12        29        32        35        36         6         6         3         5 
total reads: 6771
bank skew: 50/2 = 25.00
chip skew: 429/418 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1696
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
average mf latency per bank:
dram[0]:       1922      3272      5027      4203       171      1142       630       525     72660     60860      2698      2804       445       269       262       262
dram[1]:       2262      3193      4978      4213      1111       156       702       524     78276     63656      2556      2977       199       291       263       261
dram[2]:       2370      3259      5488      4643       176       187       719       511     33274     57170      2572      2963       206       269       263       265
dram[3]:       1976      3291      5234      4418       169       161       627       506     28142     64657      2686      2932       216       287       262       265
dram[4]:       2366      2544      3986      3846       169       160       821       690     33324     66287      2673      2792      1259       286       267       264
dram[5]:       1916      2939      4614      3806       179       159       749       835     31597     58841      2596      2902       211       262       264       265
dram[6]:       2211      2861      4265      4017       173       160       686       746     30441     55562      3034      3151       215       262       262       264
dram[7]:       2083      2767      4105      4142       168       156       517       915     37523     66652      2858      3555       211       287       267       262
dram[8]:       1871      3218      3652      3427       168       154       451       921     37573     58659      2702      2918       201       271       262       262
dram[9]:       2502      2607      3462      4557      1658       161       402       742     29770     58331      2652      2969       221       274       262       263
dram[10]:       2714      3252      3801      4234      1693       180       497       868     35683     69426      3069      2914     12740       278       264       263
dram[11]:       2980      2686      3304      3887      1707       185       639       966     32775     60872      3022      3209       266       285       264       263
dram[12]:       2700      2826      3799      4103      1568       181       544       811     32908     51394      3104      3022       265       279       264       267
dram[13]:       2823      3260      4264      3801      1728       185       628       870     36322     61469      2954      3317       272       218       266       265
dram[14]:       3107      2718      3412      4171      1684       185       553       833     34851     65557      3320      2859       280       197       264       263
dram[15]:       2657      3499      3584      3343      1741       164       474       778     31524     57611      2882      2931       269       845       265       264
maximum mf latency per bank:
dram[0]:        515       456       519       528       451       308       502       443       565       612       565       348       355       279       268       268
dram[1]:        438       525       472       524       476       328       509       399       596       663       350       387       270       374       268       268
dram[2]:        440       502       498       548       514       327       526       514       569       614       363       365       275       328       270       270
dram[3]:        492       491       444       491       307       316       431       379       457       533       343       345       275       405       268       268
dram[4]:        490       396       523       526       361       324       537       591       353       580       349       351       630       413       277       270
dram[5]:        500       445       531       576       526       331       487       564       547       654       362       358       269       269       269       270
dram[6]:        443       477       502       496       436       324       521       552       730       688       505       640       269       269       268       268
dram[7]:        469       453       485       506       332       298       494       580       518       547       487       457       270       373       275       268
dram[8]:        481       491       572       603       458       311       404       569       545       576       393       357       285       309       270       269
dram[9]:        411       530       538       548       390       344       335       433       568       583       375       349       274       346       269       268
dram[10]:        437       610       575       664       431       352       550       552       480       500       366       337       278       354       274       268
dram[11]:        489       500       513       526       319       424       566       569       482       428       345       359       282       375       272       270
dram[12]:        420       440       431       486       441       348       500       493       396       414       343       368       278       383       268       268
dram[13]:        465       550       519       539       351       444       492       548       599       558       352       332       345       269       268       268
dram[14]:        484       568       541       645       318       452       449       461       439       441       336       346       353       269       270       268
dram[15]:        632       703       694       701       345       377       512       468       440       504       344       373       301       504       269       270

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=399521 n_nop=398379 n_act=49 n_pre=33 n_req=530 n_rd=844 n_write=216 bw_util=0.005306
n_activity=4963 dram_eff=0.4272
bk0: 52a 399130i bk1: 56a 399133i bk2: 92a 399198i bk3: 92a 399179i bk4: 92a 398799i bk5: 92a 398795i bk6: 30a 399344i bk7: 26a 399353i bk8: 58a 399388i bk9: 62a 399368i bk10: 70a 399337i bk11: 70a 399366i bk12: 18a 399427i bk13: 12a 399477i bk14: 10a 399487i bk15: 12a 399484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00288846
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=399521 n_nop=398389 n_act=46 n_pre=30 n_req=528 n_rd=840 n_write=216 bw_util=0.005286
n_activity=4905 dram_eff=0.4306
bk0: 52a 399160i bk1: 54a 399166i bk2: 88a 399239i bk3: 90a 399198i bk4: 94a 398775i bk5: 92a 398760i bk6: 30a 399315i bk7: 28a 399357i bk8: 58a 399388i bk9: 64a 399355i bk10: 70a 399335i bk11: 68a 399362i bk12: 12a 399451i bk13: 12a 399482i bk14: 16a 399472i bk15: 12a 399487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00289346
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=399521 n_nop=398381 n_act=46 n_pre=30 n_req=532 n_rd=848 n_write=216 bw_util=0.005326
n_activity=4938 dram_eff=0.4309
bk0: 52a 399179i bk1: 60a 399128i bk2: 88a 399240i bk3: 92a 399187i bk4: 96a 398755i bk5: 94a 398742i bk6: 28a 399321i bk7: 26a 399346i bk8: 60a 399379i bk9: 64a 399367i bk10: 72a 399326i bk11: 68a 399367i bk12: 14a 399444i bk13: 18a 399469i bk14: 10a 399485i bk15: 6a 399496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00320634
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=399521 n_nop=398379 n_act=46 n_pre=30 n_req=533 n_rd=850 n_write=216 bw_util=0.005336
n_activity=4972 dram_eff=0.4288
bk0: 50a 399165i bk1: 58a 399147i bk2: 90a 399216i bk3: 86a 399152i bk4: 98a 398766i bk5: 100a 398797i bk6: 28a 399323i bk7: 24a 399356i bk8: 62a 399374i bk9: 64a 399364i bk10: 66a 399338i bk11: 68a 399369i bk12: 18a 399432i bk13: 20a 399450i bk14: 10a 399489i bk15: 8a 399489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00283089
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=399521 n_nop=398373 n_act=47 n_pre=31 n_req=535 n_rd=854 n_write=216 bw_util=0.005356
n_activity=5009 dram_eff=0.4272
bk0: 58a 399164i bk1: 60a 399155i bk2: 84a 399237i bk3: 84a 399193i bk4: 98a 398814i bk5: 96a 398756i bk6: 28a 399335i bk7: 26a 399324i bk8: 62a 399378i bk9: 66a 399368i bk10: 66a 399342i bk11: 66a 399370i bk12: 22a 399412i bk13: 20a 399452i bk14: 10a 399481i bk15: 8a 399491i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00233279
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=399521 n_nop=398379 n_act=46 n_pre=30 n_req=533 n_rd=854 n_write=212 bw_util=0.005336
n_activity=4914 dram_eff=0.4339
bk0: 60a 399151i bk1: 62a 399155i bk2: 86a 399238i bk3: 90a 399181i bk4: 96a 398750i bk5: 92a 398721i bk6: 26a 399346i bk7: 28a 399332i bk8: 64a 399368i bk9: 66a 399364i bk10: 68a 399343i bk11: 66a 399367i bk12: 16a 399444i bk13: 20a 399464i bk14: 8a 399492i bk15: 6a 399498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00370444
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=399521 n_nop=398371 n_act=48 n_pre=32 n_req=535 n_rd=858 n_write=212 bw_util=0.005356
n_activity=4877 dram_eff=0.4388
bk0: 56a 399154i bk1: 58a 399173i bk2: 92a 399215i bk3: 88a 399162i bk4: 96a 398717i bk5: 94a 398709i bk6: 26a 399319i bk7: 28a 399346i bk8: 62a 399364i bk9: 64a 399341i bk10: 68a 399340i bk11: 72a 399347i bk12: 18a 399436i bk13: 20a 399462i bk14: 10a 399488i bk15: 6a 399499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00463055
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=399521 n_nop=398383 n_act=49 n_pre=33 n_req=528 n_rd=844 n_write=212 bw_util=0.005286
n_activity=4835 dram_eff=0.4368
bk0: 60a 399144i bk1: 62a 399146i bk2: 86a 399227i bk3: 88a 399193i bk4: 92a 398731i bk5: 92a 398707i bk6: 26a 399320i bk7: 28a 399342i bk8: 60a 399379i bk9: 62a 399360i bk10: 68a 399328i bk11: 70a 399363i bk12: 16a 399437i bk13: 12a 399482i bk14: 12a 399481i bk15: 10a 399493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00369693
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=399521 n_nop=398379 n_act=49 n_pre=33 n_req=530 n_rd=844 n_write=216 bw_util=0.005306
n_activity=4893 dram_eff=0.4333
bk0: 58a 399139i bk1: 60a 399105i bk2: 92a 399145i bk3: 92a 399119i bk4: 90a 398796i bk5: 88a 398753i bk6: 26a 399328i bk7: 26a 399370i bk8: 60a 399375i bk9: 64a 399353i bk10: 70a 399335i bk11: 70a 399363i bk12: 12a 399438i bk13: 12a 399482i bk14: 12a 399485i bk15: 12a 399486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00373197
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=399521 n_nop=398385 n_act=47 n_pre=31 n_req=529 n_rd=844 n_write=214 bw_util=0.005296
n_activity=4861 dram_eff=0.4353
bk0: 54a 399155i bk1: 62a 399127i bk2: 94a 399106i bk3: 86a 399171i bk4: 98a 398702i bk5: 90a 398666i bk6: 24a 399328i bk7: 26a 399350i bk8: 60a 399381i bk9: 62a 399361i bk10: 70a 399335i bk11: 72a 399355i bk12: 10a 399468i bk13: 16a 399472i bk14: 12a 399480i bk15: 8a 399495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00487334
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=399521 n_nop=398393 n_act=48 n_pre=32 n_req=524 n_rd=842 n_write=206 bw_util=0.005246
n_activity=4761 dram_eff=0.4402
bk0: 58a 399166i bk1: 58a 399124i bk2: 90a 399122i bk3: 82a 399087i bk4: 92a 398690i bk5: 96a 398662i bk6: 26a 399359i bk7: 28a 399338i bk8: 60a 399383i bk9: 64a 399368i bk10: 66a 399354i bk11: 68a 399368i bk12: 18a 399466i bk13: 16a 399460i bk14: 12a 399479i bk15: 8a 399493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00500099
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=399521 n_nop=398385 n_act=49 n_pre=33 n_req=527 n_rd=850 n_write=204 bw_util=0.005276
n_activity=4804 dram_eff=0.4388
bk0: 64a 399116i bk1: 66a 399136i bk2: 90a 399124i bk3: 82a 399192i bk4: 94a 398739i bk5: 100a 398632i bk6: 24a 399380i bk7: 22a 399342i bk8: 64a 399372i bk9: 66a 399367i bk10: 66a 399368i bk11: 68a 399359i bk12: 12a 399480i bk13: 14a 399471i bk14: 8a 399491i bk15: 10a 399489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00411493
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=399521 n_nop=398387 n_act=48 n_pre=32 n_req=527 n_rd=850 n_write=204 bw_util=0.005276
n_activity=4792 dram_eff=0.4399
bk0: 68a 399126i bk1: 60a 399152i bk2: 88a 399116i bk3: 84a 399179i bk4: 98a 398671i bk5: 100a 398752i bk6: 22a 399356i bk7: 22a 399352i bk8: 62a 399377i bk9: 66a 399370i bk10: 68a 399366i bk11: 68a 399368i bk12: 14a 399479i bk13: 20a 399457i bk14: 6a 399493i bk15: 4a 399502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00545653
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=399521 n_nop=398391 n_act=48 n_pre=32 n_req=525 n_rd=842 n_write=208 bw_util=0.005256
n_activity=4800 dram_eff=0.4375
bk0: 60a 399155i bk1: 58a 399126i bk2: 90a 399105i bk3: 84a 399153i bk4: 94a 398769i bk5: 100a 398677i bk6: 22a 399361i bk7: 24a 399348i bk8: 62a 399377i bk9: 64a 399361i bk10: 66a 399368i bk11: 64a 399379i bk12: 20a 399460i bk13: 20a 399435i bk14: 8a 399487i bk15: 6a 399497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00379955
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=399521 n_nop=398387 n_act=48 n_pre=32 n_req=527 n_rd=842 n_write=212 bw_util=0.005276
n_activity=4800 dram_eff=0.4392
bk0: 60a 399150i bk1: 60a 399136i bk2: 90a 399123i bk3: 82a 399218i bk4: 92a 398738i bk5: 98a 398626i bk6: 24a 399318i bk7: 24a 399375i bk8: 64a 399371i bk9: 64a 399377i bk10: 68a 399367i bk11: 70a 399329i bk12: 14a 399476i bk13: 12a 399434i bk14: 8a 399490i bk15: 12a 399486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.003757
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=399521 n_nop=398393 n_act=48 n_pre=32 n_req=524 n_rd=836 n_write=212 bw_util=0.005246
n_activity=4853 dram_eff=0.4319
bk0: 62a 399158i bk1: 54a 399179i bk2: 94a 399177i bk3: 88a 399195i bk4: 92a 398758i bk5: 92a 398729i bk6: 26a 399365i bk7: 24a 399342i bk8: 58a 399384i bk9: 64a 399353i bk10: 70a 399363i bk11: 72a 399321i bk12: 12a 399482i bk13: 12a 399444i bk14: 6a 399495i bk15: 10a 399490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00348918

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25538, Miss = 422, Miss_rate = 0.017, Pending_hits = 338, Reservation_fails = 2001
L2_cache_bank[1]: Access = 27410, Miss = 420, Miss_rate = 0.015, Pending_hits = 332, Reservation_fails = 1811
L2_cache_bank[2]: Access = 19581, Miss = 424, Miss_rate = 0.022, Pending_hits = 337, Reservation_fails = 1575
L2_cache_bank[3]: Access = 19478, Miss = 425, Miss_rate = 0.022, Pending_hits = 324, Reservation_fails = 1508
L2_cache_bank[4]: Access = 20517, Miss = 427, Miss_rate = 0.021, Pending_hits = 340, Reservation_fails = 1613
L2_cache_bank[5]: Access = 19671, Miss = 427, Miss_rate = 0.022, Pending_hits = 334, Reservation_fails = 2345
L2_cache_bank[6]: Access = 18309, Miss = 429, Miss_rate = 0.023, Pending_hits = 354, Reservation_fails = 2386
L2_cache_bank[7]: Access = 21267, Miss = 422, Miss_rate = 0.020, Pending_hits = 338, Reservation_fails = 2463
L2_cache_bank[8]: Access = 20152, Miss = 422, Miss_rate = 0.021, Pending_hits = 323, Reservation_fails = 2415
L2_cache_bank[9]: Access = 18949, Miss = 422, Miss_rate = 0.022, Pending_hits = 318, Reservation_fails = 2010
L2_cache_bank[10]: Access = 22747, Miss = 421, Miss_rate = 0.019, Pending_hits = 307, Reservation_fails = 1820
L2_cache_bank[11]: Access = 20982, Miss = 425, Miss_rate = 0.020, Pending_hits = 294, Reservation_fails = 1877
L2_cache_bank[12]: Access = 19103, Miss = 425, Miss_rate = 0.022, Pending_hits = 308, Reservation_fails = 1864
L2_cache_bank[13]: Access = 21138, Miss = 421, Miss_rate = 0.020, Pending_hits = 310, Reservation_fails = 1631
L2_cache_bank[14]: Access = 22005, Miss = 421, Miss_rate = 0.019, Pending_hits = 313, Reservation_fails = 1740
L2_cache_bank[15]: Access = 18872, Miss = 418, Miss_rate = 0.022, Pending_hits = 331, Reservation_fails = 2095
L2_total_cache_accesses = 335719
L2_total_cache_misses = 6771
L2_total_cache_miss_rate = 0.0202
L2_total_cache_pending_hits = 5201
L2_total_cache_reservation_fails = 31154
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24874
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5052
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30072
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 298758
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1082
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=476749
icnt_total_pkts_simt_to_mem=885093
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.731
	minimum = 6
	maximum = 55
Network latency average = 12.7616
	minimum = 6
	maximum = 32
Slowest packet = 661137
Flit latency average = 13.5523
	minimum = 6
	maximum = 31
Slowest flit = 1348402
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0706179
	minimum = 0.00206954 (at node 16)
	maximum = 0.138038 (at node 26)
Accepted packet rate average = 0.0706179
	minimum = 0.00206954 (at node 16)
	maximum = 0.138038 (at node 26)
Injected flit rate average = 0.111715
	minimum = 0.0103477 (at node 16)
	maximum = 0.221026 (at node 3)
Accepted flit rate average= 0.111715
	minimum = 0.00206954 (at node 16)
	maximum = 0.270488 (at node 26)
Injected packet length average = 1.58196
Accepted packet length average = 1.58196
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.546 (15 samples)
	minimum = 6 (15 samples)
	maximum = 99 (15 samples)
Network latency average = 11.9253 (15 samples)
	minimum = 6 (15 samples)
	maximum = 90.1333 (15 samples)
Flit latency average = 11.0886 (15 samples)
	minimum = 6 (15 samples)
	maximum = 86.8667 (15 samples)
Fragmentation average = 0.000611 (15 samples)
	minimum = 0 (15 samples)
	maximum = 24.4667 (15 samples)
Injected packet rate average = 0.0293733 (15 samples)
	minimum = 0.0184381 (15 samples)
	maximum = 0.0550634 (15 samples)
Accepted packet rate average = 0.0293733 (15 samples)
	minimum = 0.0184381 (15 samples)
	maximum = 0.0550634 (15 samples)
Injected flit rate average = 0.0670871 (15 samples)
	minimum = 0.0332037 (15 samples)
	maximum = 0.158067 (15 samples)
Accepted flit rate average = 0.0670871 (15 samples)
	minimum = 0.0328477 (15 samples)
	maximum = 0.138392 (15 samples)
Injected packet size average = 2.28395 (15 samples)
Accepted packet size average = 2.28395 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 2 sec (182 sec)
gpgpu_simulation_rate = 113887 (inst/sec)
gpgpu_simulation_rate = 2882 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,524703)
GPGPU-Sim uArch: cycles simulated: 525203  inst.: 20732453 (ipc=10.0) sim_rate=113914 (inst/sec) elapsed = 0:0:03:02 / Fri Jul 27 17:37:42 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (946,524703), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 16 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 4.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 16 
gpu_sim_cycle = 947
gpu_sim_insn = 5360
gpu_ipc =       5.6600
gpu_tot_sim_cycle = 525650
gpu_tot_sim_insn = 20732829
gpu_tot_ipc =      39.4423
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17389
gpu_stall_icnt2sh    = 70346
gpu_total_sim_rate=113916

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 440797
	L1I_total_cache_misses = 2339
	L1I_total_cache_miss_rate = 0.0053
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 35502, Miss = 17157, Miss_rate = 0.483, Pending_hits = 2958, Reservation_fails = 36308
	L1D_cache_core[1]: Access = 37541, Miss = 18165, Miss_rate = 0.484, Pending_hits = 2955, Reservation_fails = 32282
	L1D_cache_core[2]: Access = 37518, Miss = 18473, Miss_rate = 0.492, Pending_hits = 2970, Reservation_fails = 26432
	L1D_cache_core[3]: Access = 37447, Miss = 18907, Miss_rate = 0.505, Pending_hits = 3095, Reservation_fails = 35923
	L1D_cache_core[4]: Access = 46053, Miss = 23260, Miss_rate = 0.505, Pending_hits = 3986, Reservation_fails = 50663
	L1D_cache_core[5]: Access = 48041, Miss = 23919, Miss_rate = 0.498, Pending_hits = 3852, Reservation_fails = 55115
	L1D_cache_core[6]: Access = 45948, Miss = 23387, Miss_rate = 0.509, Pending_hits = 3765, Reservation_fails = 55826
	L1D_cache_core[7]: Access = 45292, Miss = 22834, Miss_rate = 0.504, Pending_hits = 3925, Reservation_fails = 56080
	L1D_cache_core[8]: Access = 45719, Miss = 23387, Miss_rate = 0.512, Pending_hits = 3917, Reservation_fails = 60981
	L1D_cache_core[9]: Access = 44836, Miss = 22539, Miss_rate = 0.503, Pending_hits = 3876, Reservation_fails = 60962
	L1D_cache_core[10]: Access = 44992, Miss = 22837, Miss_rate = 0.508, Pending_hits = 3870, Reservation_fails = 50728
	L1D_cache_core[11]: Access = 47822, Miss = 23695, Miss_rate = 0.495, Pending_hits = 4022, Reservation_fails = 52059
	L1D_cache_core[12]: Access = 47102, Miss = 23250, Miss_rate = 0.494, Pending_hits = 3964, Reservation_fails = 53843
	L1D_cache_core[13]: Access = 49885, Miss = 25230, Miss_rate = 0.506, Pending_hits = 3812, Reservation_fails = 54413
	L1D_cache_core[14]: Access = 46310, Miss = 22450, Miss_rate = 0.485, Pending_hits = 3980, Reservation_fails = 54271
	L1D_total_cache_accesses = 660008
	L1D_total_cache_misses = 329490
	L1D_total_cache_miss_rate = 0.4992
	L1D_total_cache_pending_hits = 54947
	L1D_total_cache_reservation_fails = 735886
	L1D_cache_data_port_util = 0.088
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 12210
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0367
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 52214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35087
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 224816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11762
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2733
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 294403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 511070
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 438458
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2339
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5526, 5526, 5526, 5526, 5526, 5526, 979, 979, 923, 923, 782, 782, 782, 782, 475, 475, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 
gpgpu_n_tot_thrd_icount = 25510400
gpgpu_n_tot_w_icount = 797200
gpgpu_n_stall_shd_mem = 1170157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35087
gpgpu_n_mem_write_global = 300455
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3914108
gpgpu_n_store_insn = 1972726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 309398
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1170157
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1524125	W0_Idle:448565	W0_Scoreboard:3527424	W1:58024	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:614771
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 280696 {8:35087,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19983672 {40:168126,72:74033,136:58296,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4771832 {136:35087,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2403640 {8:300455,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 171 
maxdqlatency = 0 
maxmflatency = 730 
averagemflatency = 194 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 525649 
mrq_lat_table:5138 	689 	1481 	497 	465 	153 	36 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	316849 	18397 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	24662 	47003 	134088 	127466 	2360 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13934 	17226 	3743 	194 	5 	0 	0 	0 	103 	337 	7179 	23431 	33391 	109611 	120206 	6146 	51 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	992 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        22        20        60        62        14        12        28        30        34        32         8         4         2         3 
dram[1]:        34        34        22        20        60        62        14        12        28        30        34        32         7         4         4         3 
dram[2]:        34        34        22        20        60        62        14        12        28        30        34        32         7         6         3         2 
dram[3]:        34        34        22        20        60        62        14        12        28        30        34        32         8         6         3         3 
dram[4]:        34        34        22        20        60        62        14        12        28        30        34        32         8         7         3         2 
dram[5]:        34        34        22        20        60        62        14        12        28        30        34        32         8         7         2         1 
dram[6]:        30        34        22        20        60        62        14        12        28        30        34        32         9         8         2         1 
dram[7]:        30        34        20        20        60        62        14        10        28        30        34        32         8         5         2         2 
dram[8]:        30        34        20        20        60        62        14        10        28        30        34        32         7         5         3         3 
dram[9]:        34        34        20        20        62        62        14        10        28        30        34        32         5         6         3         2 
dram[10]:        36        34        20        20        62        62        12        10        28        30        32        32         5         4         4         3 
dram[11]:        36        34        20        20        62        62        12        10        28        30        32        32         3         3         3         3 
dram[12]:        36        34        20        20        62        62        12        10        28        30        32        32         4         5         2         1 
dram[13]:        35        34        20        20        62        62        12        10        28        30        32        30         6         7         2         1 
dram[14]:        34        34        20        20        62        62        12        10        28        30        32        34         5         6         1         2 
dram[15]:        34        34        20        20        62        62        12        10        28        30        32        34         4         6         1         2 
maximum service time to same row:
dram[0]:    168084    155518    155518    155513     86163     85023    100614    101261    126739    127376    138750    133339    164299    165250    155479    155476 
dram[1]:    155518    155518    155503    156733    155513    155512     99421     98788    125523    124919    133360    127655    163091    162752    155472    155475 
dram[2]:    155516    155516    169297    168067    155513    155512     98202     97561    123067    123696    131701    126046    161880    161533    168021    168017 
dram[3]:    155514    155512    168078    168076    155512    155512     96967    108903    121845    122471    142706    135782    159299    160317    168014    169241 
dram[4]:    155516    155515    155514    155515    155509    155511    107043    107682    120633    120003    141117    134142    158100    157880    168016    155501 
dram[5]:    155504    156736    155516    155517    156727     78237    105708    105235    118184    118786    138236    132506    156915    156430    155492    155496 
dram[6]:    168067    168075    155518    155517     76339     75781    104495    104011    116925    117571    142343    142524    155697    167769    155488    155492 
dram[7]:    169306    168076    155520    155518     74858     86845    102015    102783    128148    128914    141522    140836    165766    166766    155484    155480 
dram[8]:    155518    155519    155519    155518     86403     85865    100941    100326    126934    126457    136702    139054    164547    165549    155475    155478 
dram[9]:    155520    155518    156733    168050    155513    155512     99720     99103    124609    125241    130528    136233    163267    163052    155474    155476 
dram[10]:    155514    155514    168067    168059    155512    155513     97262     97875    123389    123997    128906    147150    160819    161834    168022    169250 
dram[11]:    155513    155514    168078    168074    155511    155510    108467    109224    122164    121542    139869    145512    160061    160625    169244    168013 
dram[12]:    155514    155513    155516    155516    155512    155512    107243    108005    119692    120337    137008    143906    158854    158180    168025    155502 
dram[13]:    155502    156734    155517    155516     77443     77265    106028    105550    118473    119118    135439    141098    156363    156306    155493    155497 
dram[14]:    169305    168075    155519    155517     76233     76040    103700    104328    117241    117890    143061    142231    167694    167605    155491    155487 
dram[15]:    168076    168078    155518    155520     74911     87375    102470    103063    128448    127970    140709    141203    166475    166394    155486    155483 
average row accesses per activate:
dram[0]: 10.500000  8.400000  9.600000 10.000000 24.666666 25.333334  7.000000  5.666667 14.500000 15.500000 18.500000 17.500000  3.666667  3.000000  2.500000  3.000000 
dram[1]: 10.000000 10.250000  9.200000  9.800000 25.000000 26.333334  7.000000  6.000000 14.500000 16.000000 18.500000 17.000000  4.000000  3.000000  4.000000  3.000000 
dram[2]: 10.000000 11.000000  9.200000 10.000000 25.333334 26.333334  6.666667  5.666667 15.000000 16.000000 19.000000 17.000000  4.500000  4.500000  2.500000  1.500000 
dram[3]:  9.750000 10.750000  9.400000  9.400000 25.666666 27.333334  6.666667  5.333333 15.500000 16.000000 17.500000 17.000000  5.500000  5.000000  2.500000  2.000000 
dram[4]: 10.750000 11.000000  8.800000  9.200000 25.666666 26.666666  6.666667  5.666667 15.500000 16.500000 17.500000 16.500000  4.333333  5.000000  2.500000  2.000000 
dram[5]: 11.000000 11.250000  9.000000  9.400000 25.333334 26.000000  6.333333  6.000000 16.000000 16.500000 18.000000 16.500000  5.000000  5.000000  2.000000  1.500000 
dram[6]:  7.000000 10.750000  9.600000  9.200000 25.333334 26.333334  6.333333  6.000000 15.500000 16.000000 18.000000 18.000000  5.500000  5.000000  2.500000  1.500000 
dram[7]:  7.333333  9.000000  9.000000  9.200000 24.666666 26.000000  6.333333  6.000000 15.000000 15.500000 18.000000 17.500000  5.000000  3.000000  3.000000  2.500000 
dram[8]:  7.166667  8.800000 10.000000  9.600000 24.333334 25.333334  6.333333  5.666667 15.000000 16.000000 18.500000 17.500000  4.000000  3.000000  3.000000  3.000000 
dram[9]: 10.250000  9.000000 10.200000  9.000000 26.333334 25.000000  6.000000  5.666667 15.000000 15.500000 18.500000 18.000000  3.000000  4.000000  3.000000  2.000000 
dram[10]: 10.750000 10.750000  9.800000  8.600000 25.333334 26.000000  5.666667  6.000000 15.000000 16.000000 17.000000 17.000000  4.500000  2.000000  3.000000  2.000000 
dram[11]:  9.200000  9.400000  9.800000  8.600000 25.666666 26.666666  5.333333  5.000000 16.000000 16.500000 16.500000 17.000000  3.000000  2.333333  2.000000  2.500000 
dram[12]:  9.600000 11.000000  9.600000  8.800000 26.333334 26.666666  5.000000  5.000000 15.500000 16.500000 17.000000 17.000000  3.500000  3.333333  1.500000  1.000000 
dram[13]:  7.500000 10.750000  9.800000  8.800000 25.666666 26.666666  5.000000  5.333333 15.500000 16.000000 16.500000 16.000000  5.000000  4.000000  2.000000  1.500000 
dram[14]:  8.800000 11.000000  9.800000  8.600000 25.333334 26.333334  5.333333  5.333333 16.000000 16.000000 17.000000 18.500000  3.500000  2.666667  2.000000  3.000000 
dram[15]:  9.000000 10.250000 10.200000  9.200000 25.333334 25.333334  5.666667  5.333333 14.500000 16.000000 17.500000 19.000000  3.000000  2.666667  1.500000  2.500000 
average row locality = 8469/762 = 11.114173
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        26        28        46        46        46        46        15        13        29        31        35        35         9         6         5         6 
dram[1]:        26        27        44        45        47        47        15        14        29        32        35        34         6         6         8         6 
dram[2]:        26        30        44        46        48        47        14        13        30        32        36        34         7         9         5         3 
dram[3]:        25        29        45        43        49        50        14        12        31        32        33        34         9        10         5         4 
dram[4]:        29        30        42        42        49        48        14        13        31        33        33        33        11        10         5         4 
dram[5]:        30        31        43        45        48        46        13        14        32        33        34        33         8        10         4         3 
dram[6]:        28        29        46        44        48        47        13        14        31        32        34        36         9        10         5         3 
dram[7]:        30        31        43        44        46        46        13        14        30        31        34        35         8         6         6         5 
dram[8]:        29        30        46        46        45        44        13        13        30        32        35        35         6         6         6         6 
dram[9]:        27        31        47        43        49        45        12        13        30        31        35        36         5         8         6         4 
dram[10]:        29        29        45        41        46        48        13        14        30        32        33        34         9         8         6         4 
dram[11]:        32        33        45        41        47        50        12        11        32        33        33        34         6         7         4         5 
dram[12]:        34        30        44        42        49        50        11        11        31        33        34        34         7        10         3         2 
dram[13]:        31        29        45        42        47        50        11        12        31        32        33        32        10        10         4         3 
dram[14]:        30        30        45        41        46        49        12        12        32        32        34        35         7         6         4         6 
dram[15]:        31        27        47        44        46        46        13        12        29        32        35        36         6         6         3         5 
total reads: 6773
bank skew: 50/2 = 25.00
chip skew: 429/418 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1696
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
average mf latency per bank:
dram[0]:       1922      3272      5027      4203       171      1142       630       525     72660     60860      2698      2804       445       269       262       262
dram[1]:       2262      3193      4978      4213      1111       159       702       524     78276     63656      2556      2977       199       291       263       261
dram[2]:       2370      3259      5488      4643       176       187       719       511     33274     57170      2572      2963       206       269       263       265
dram[3]:       1976      3291      5234      4418       169       161       627       506     28142     64657      2686      2932       216       287       262       265
dram[4]:       2366      2544      3986      3846       169       160       821       690     33324     66287      2673      2792      1259       286       267       264
dram[5]:       1916      2939      4614      3806       179       159       749       835     31597     58841      2596      2902       211       262       264       265
dram[6]:       2211      2861      4265      4017       173       160       686       746     30441     55562      3034      3151       215       262       262       264
dram[7]:       2083      2767      4105      4142       168       156       517       915     37523     66652      2858      3555       211       287       267       262
dram[8]:       1871      3218      3652      3427       168       154       451       921     37573     58659      2702      2918       201       271       262       262
dram[9]:       2502      2607      3462      4557      1658       161       402       742     29770     58331      2652      2969       221       274       262       263
dram[10]:       2714      3252      3801      4234      1693       180       497       868     35683     69426      3069      2914     12740       278       264       263
dram[11]:       2980      2686      3304      3887      1707       185       639       966     32775     60872      3022      3209       266       285       264       263
dram[12]:       2700      2826      3799      4103      1568       181       544       811     32908     51394      3104      3022       265       279       264       267
dram[13]:       2760      3260      4264      3801      1728       185       628       870     36322     61469      2954      3317       272       218       266       265
dram[14]:       3107      2718      3412      4171      1684       185       553       833     34851     65557      3320      2859       280       197       264       263
dram[15]:       2657      3499      3584      3343      1741       164       474       778     31524     57611      2882      2931       269       845       265       264
maximum mf latency per bank:
dram[0]:        515       456       519       528       451       308       502       443       565       612       565       348       355       279       268       268
dram[1]:        438       525       472       524       476       328       509       399       596       663       350       387       270       374       268       268
dram[2]:        440       502       498       548       514       327       526       514       569       614       363       365       275       328       270       270
dram[3]:        492       491       444       491       307       316       431       379       457       533       343       345       275       405       268       268
dram[4]:        490       396       523       526       361       324       537       591       353       580       349       351       630       413       277       270
dram[5]:        500       445       531       576       526       331       487       564       547       654       362       358       269       269       269       270
dram[6]:        443       477       502       496       436       324       521       552       730       688       505       640       269       269       268       268
dram[7]:        469       453       485       506       332       298       494       580       518       547       487       457       270       373       275       268
dram[8]:        481       491       572       603       458       311       404       569       545       576       393       357       285       309       270       269
dram[9]:        411       530       538       548       390       344       335       433       568       583       375       349       274       346       269       268
dram[10]:        437       610       575       664       431       352       550       552       480       500       366       337       278       354       274       268
dram[11]:        489       500       513       526       319       424       566       569       482       428       345       359       282       375       272       270
dram[12]:        420       440       431       486       441       348       500       493       396       414       343       368       278       383       268       268
dram[13]:        465       550       519       539       351       444       492       548       599       558       352       332       345       269       268       268
dram[14]:        484       568       541       645       318       452       449       461       439       441       336       346       353       269       270       268
dram[15]:        632       703       694       701       345       377       512       468       440       504       344       373       301       504       269       270

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=400242 n_nop=399100 n_act=49 n_pre=33 n_req=530 n_rd=844 n_write=216 bw_util=0.005297
n_activity=4963 dram_eff=0.4272
bk0: 52a 399851i bk1: 56a 399854i bk2: 92a 399919i bk3: 92a 399900i bk4: 92a 399520i bk5: 92a 399516i bk6: 30a 400065i bk7: 26a 400074i bk8: 58a 400109i bk9: 62a 400089i bk10: 70a 400058i bk11: 70a 400087i bk12: 18a 400148i bk13: 12a 400198i bk14: 10a 400208i bk15: 12a 400205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00288326
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=400242 n_nop=399108 n_act=46 n_pre=30 n_req=529 n_rd=842 n_write=216 bw_util=0.005287
n_activity=4913 dram_eff=0.4307
bk0: 52a 399881i bk1: 54a 399887i bk2: 88a 399960i bk3: 90a 399919i bk4: 94a 399496i bk5: 94a 399477i bk6: 30a 400036i bk7: 28a 400078i bk8: 58a 400109i bk9: 64a 400076i bk10: 70a 400056i bk11: 68a 400083i bk12: 12a 400172i bk13: 12a 400203i bk14: 16a 400193i bk15: 12a 400208i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00288825
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=400242 n_nop=399102 n_act=46 n_pre=30 n_req=532 n_rd=848 n_write=216 bw_util=0.005317
n_activity=4938 dram_eff=0.4309
bk0: 52a 399900i bk1: 60a 399849i bk2: 88a 399961i bk3: 92a 399908i bk4: 96a 399476i bk5: 94a 399463i bk6: 28a 400042i bk7: 26a 400067i bk8: 60a 400100i bk9: 64a 400088i bk10: 72a 400047i bk11: 68a 400088i bk12: 14a 400165i bk13: 18a 400190i bk14: 10a 400206i bk15: 6a 400217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00320056
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=400242 n_nop=399100 n_act=46 n_pre=30 n_req=533 n_rd=850 n_write=216 bw_util=0.005327
n_activity=4972 dram_eff=0.4288
bk0: 50a 399886i bk1: 58a 399868i bk2: 90a 399937i bk3: 86a 399873i bk4: 98a 399487i bk5: 100a 399518i bk6: 28a 400044i bk7: 24a 400077i bk8: 62a 400095i bk9: 64a 400085i bk10: 66a 400059i bk11: 68a 400090i bk12: 18a 400153i bk13: 20a 400171i bk14: 10a 400210i bk15: 8a 400210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00282579
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=400242 n_nop=399094 n_act=47 n_pre=31 n_req=535 n_rd=854 n_write=216 bw_util=0.005347
n_activity=5009 dram_eff=0.4272
bk0: 58a 399885i bk1: 60a 399876i bk2: 84a 399958i bk3: 84a 399914i bk4: 98a 399535i bk5: 96a 399477i bk6: 28a 400056i bk7: 26a 400045i bk8: 62a 400099i bk9: 66a 400089i bk10: 66a 400063i bk11: 66a 400091i bk12: 22a 400133i bk13: 20a 400173i bk14: 10a 400202i bk15: 8a 400212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00232859
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=400242 n_nop=399100 n_act=46 n_pre=30 n_req=533 n_rd=854 n_write=212 bw_util=0.005327
n_activity=4914 dram_eff=0.4339
bk0: 60a 399872i bk1: 62a 399876i bk2: 86a 399959i bk3: 90a 399902i bk4: 96a 399471i bk5: 92a 399442i bk6: 26a 400067i bk7: 28a 400053i bk8: 64a 400089i bk9: 66a 400085i bk10: 68a 400064i bk11: 66a 400088i bk12: 16a 400165i bk13: 20a 400185i bk14: 8a 400213i bk15: 6a 400219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00369776
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=400242 n_nop=399092 n_act=48 n_pre=32 n_req=535 n_rd=858 n_write=212 bw_util=0.005347
n_activity=4877 dram_eff=0.4388
bk0: 56a 399875i bk1: 58a 399894i bk2: 92a 399936i bk3: 88a 399883i bk4: 96a 399438i bk5: 94a 399430i bk6: 26a 400040i bk7: 28a 400067i bk8: 62a 400085i bk9: 64a 400062i bk10: 68a 400061i bk11: 72a 400068i bk12: 18a 400157i bk13: 20a 400183i bk14: 10a 400209i bk15: 6a 400220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0046222
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=400242 n_nop=399104 n_act=49 n_pre=33 n_req=528 n_rd=844 n_write=212 bw_util=0.005277
n_activity=4835 dram_eff=0.4368
bk0: 60a 399865i bk1: 62a 399867i bk2: 86a 399948i bk3: 88a 399914i bk4: 92a 399452i bk5: 92a 399428i bk6: 26a 400041i bk7: 28a 400063i bk8: 60a 400100i bk9: 62a 400081i bk10: 68a 400049i bk11: 70a 400084i bk12: 16a 400158i bk13: 12a 400203i bk14: 12a 400202i bk15: 10a 400214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00369027
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=400242 n_nop=399100 n_act=49 n_pre=33 n_req=530 n_rd=844 n_write=216 bw_util=0.005297
n_activity=4893 dram_eff=0.4333
bk0: 58a 399860i bk1: 60a 399826i bk2: 92a 399866i bk3: 92a 399840i bk4: 90a 399517i bk5: 88a 399474i bk6: 26a 400049i bk7: 26a 400091i bk8: 60a 400096i bk9: 64a 400074i bk10: 70a 400056i bk11: 70a 400084i bk12: 12a 400159i bk13: 12a 400203i bk14: 12a 400206i bk15: 12a 400207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00372525
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=400242 n_nop=399106 n_act=47 n_pre=31 n_req=529 n_rd=844 n_write=214 bw_util=0.005287
n_activity=4861 dram_eff=0.4353
bk0: 54a 399876i bk1: 62a 399848i bk2: 94a 399827i bk3: 86a 399892i bk4: 98a 399423i bk5: 90a 399387i bk6: 24a 400049i bk7: 26a 400071i bk8: 60a 400102i bk9: 62a 400082i bk10: 70a 400056i bk11: 72a 400076i bk12: 10a 400189i bk13: 16a 400193i bk14: 12a 400201i bk15: 8a 400216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00486456
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=400242 n_nop=399114 n_act=48 n_pre=32 n_req=524 n_rd=842 n_write=206 bw_util=0.005237
n_activity=4761 dram_eff=0.4402
bk0: 58a 399887i bk1: 58a 399845i bk2: 90a 399843i bk3: 82a 399808i bk4: 92a 399411i bk5: 96a 399383i bk6: 26a 400080i bk7: 28a 400059i bk8: 60a 400104i bk9: 64a 400089i bk10: 66a 400075i bk11: 68a 400089i bk12: 18a 400187i bk13: 16a 400181i bk14: 12a 400200i bk15: 8a 400214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00499198
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=400242 n_nop=399106 n_act=49 n_pre=33 n_req=527 n_rd=850 n_write=204 bw_util=0.005267
n_activity=4804 dram_eff=0.4388
bk0: 64a 399837i bk1: 66a 399857i bk2: 90a 399845i bk3: 82a 399913i bk4: 94a 399460i bk5: 100a 399353i bk6: 24a 400101i bk7: 22a 400063i bk8: 64a 400093i bk9: 66a 400088i bk10: 66a 400089i bk11: 68a 400080i bk12: 12a 400201i bk13: 14a 400192i bk14: 8a 400212i bk15: 10a 400210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00410751
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=400242 n_nop=399108 n_act=48 n_pre=32 n_req=527 n_rd=850 n_write=204 bw_util=0.005267
n_activity=4792 dram_eff=0.4399
bk0: 68a 399847i bk1: 60a 399873i bk2: 88a 399837i bk3: 84a 399900i bk4: 98a 399392i bk5: 100a 399473i bk6: 22a 400077i bk7: 22a 400073i bk8: 62a 400098i bk9: 66a 400091i bk10: 68a 400087i bk11: 68a 400089i bk12: 14a 400200i bk13: 20a 400178i bk14: 6a 400214i bk15: 4a 400223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0054467
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=400242 n_nop=399108 n_act=49 n_pre=33 n_req=526 n_rd=844 n_write=208 bw_util=0.005257
n_activity=4815 dram_eff=0.437
bk0: 62a 399865i bk1: 58a 399846i bk2: 90a 399825i bk3: 84a 399873i bk4: 94a 399489i bk5: 100a 399398i bk6: 22a 400082i bk7: 24a 400069i bk8: 62a 400098i bk9: 64a 400082i bk10: 66a 400089i bk11: 64a 400100i bk12: 20a 400181i bk13: 20a 400157i bk14: 8a 400209i bk15: 6a 400219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00379271
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=400242 n_nop=399108 n_act=48 n_pre=32 n_req=527 n_rd=842 n_write=212 bw_util=0.005267
n_activity=4800 dram_eff=0.4392
bk0: 60a 399871i bk1: 60a 399857i bk2: 90a 399844i bk3: 82a 399939i bk4: 92a 399459i bk5: 98a 399347i bk6: 24a 400039i bk7: 24a 400096i bk8: 64a 400092i bk9: 64a 400098i bk10: 68a 400088i bk11: 70a 400050i bk12: 14a 400197i bk13: 12a 400155i bk14: 8a 400211i bk15: 12a 400207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00375023
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=400242 n_nop=399114 n_act=48 n_pre=32 n_req=524 n_rd=836 n_write=212 bw_util=0.005237
n_activity=4853 dram_eff=0.4319
bk0: 62a 399879i bk1: 54a 399900i bk2: 94a 399898i bk3: 88a 399916i bk4: 92a 399479i bk5: 92a 399450i bk6: 26a 400086i bk7: 24a 400063i bk8: 58a 400105i bk9: 64a 400074i bk10: 70a 400084i bk11: 72a 400042i bk12: 12a 400203i bk13: 12a 400165i bk14: 6a 400216i bk15: 10a 400211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00348289

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25538, Miss = 422, Miss_rate = 0.017, Pending_hits = 338, Reservation_fails = 2001
L2_cache_bank[1]: Access = 27412, Miss = 421, Miss_rate = 0.015, Pending_hits = 332, Reservation_fails = 1811
L2_cache_bank[2]: Access = 19581, Miss = 424, Miss_rate = 0.022, Pending_hits = 337, Reservation_fails = 1575
L2_cache_bank[3]: Access = 19478, Miss = 425, Miss_rate = 0.022, Pending_hits = 324, Reservation_fails = 1508
L2_cache_bank[4]: Access = 20517, Miss = 427, Miss_rate = 0.021, Pending_hits = 340, Reservation_fails = 1613
L2_cache_bank[5]: Access = 19671, Miss = 427, Miss_rate = 0.022, Pending_hits = 334, Reservation_fails = 2345
L2_cache_bank[6]: Access = 18309, Miss = 429, Miss_rate = 0.023, Pending_hits = 354, Reservation_fails = 2386
L2_cache_bank[7]: Access = 21267, Miss = 422, Miss_rate = 0.020, Pending_hits = 338, Reservation_fails = 2463
L2_cache_bank[8]: Access = 20152, Miss = 422, Miss_rate = 0.021, Pending_hits = 323, Reservation_fails = 2415
L2_cache_bank[9]: Access = 18949, Miss = 422, Miss_rate = 0.022, Pending_hits = 318, Reservation_fails = 2010
L2_cache_bank[10]: Access = 22747, Miss = 421, Miss_rate = 0.019, Pending_hits = 307, Reservation_fails = 1820
L2_cache_bank[11]: Access = 20982, Miss = 425, Miss_rate = 0.020, Pending_hits = 294, Reservation_fails = 1877
L2_cache_bank[12]: Access = 19103, Miss = 425, Miss_rate = 0.022, Pending_hits = 308, Reservation_fails = 1864
L2_cache_bank[13]: Access = 21140, Miss = 422, Miss_rate = 0.020, Pending_hits = 310, Reservation_fails = 1631
L2_cache_bank[14]: Access = 22005, Miss = 421, Miss_rate = 0.019, Pending_hits = 313, Reservation_fails = 1740
L2_cache_bank[15]: Access = 18872, Miss = 418, Miss_rate = 0.022, Pending_hits = 331, Reservation_fails = 2095
L2_total_cache_accesses = 335723
L2_total_cache_misses = 6773
L2_total_cache_miss_rate = 0.0202
L2_total_cache_pending_hits = 5201
L2_total_cache_reservation_fails = 31154
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24874
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30072
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 298759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 103
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 23
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1082
L2_cache_data_port_util = 0.076
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=476765
icnt_total_pkts_simt_to_mem=885099
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.75
	minimum = 6
	maximum = 10
Network latency average = 7.75
	minimum = 6
	maximum = 10
Slowest packet = 671439
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1361842
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000272507
	minimum = 0 (at node 0)
	maximum = 0.00422386 (at node 4)
Accepted packet rate average = 0.000272507
	minimum = 0 (at node 0)
	maximum = 0.00422386 (at node 4)
Injected flit rate average = 0.000749395
	minimum = 0 (at node 0)
	maximum = 0.0105597 (at node 28)
Accepted flit rate average= 0.000749395
	minimum = 0 (at node 0)
	maximum = 0.0168955 (at node 4)
Injected packet length average = 2.75
Accepted packet length average = 2.75
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.1213 (16 samples)
	minimum = 6 (16 samples)
	maximum = 93.4375 (16 samples)
Network latency average = 11.6644 (16 samples)
	minimum = 6 (16 samples)
	maximum = 85.125 (16 samples)
Flit latency average = 10.7705 (16 samples)
	minimum = 6 (16 samples)
	maximum = 81.8125 (16 samples)
Fragmentation average = 0.000572813 (16 samples)
	minimum = 0 (16 samples)
	maximum = 22.9375 (16 samples)
Injected packet rate average = 0.0275545 (16 samples)
	minimum = 0.0172857 (16 samples)
	maximum = 0.0518859 (16 samples)
Accepted packet rate average = 0.0275545 (16 samples)
	minimum = 0.0172857 (16 samples)
	maximum = 0.0518859 (16 samples)
Injected flit rate average = 0.062941 (16 samples)
	minimum = 0.0311284 (16 samples)
	maximum = 0.148848 (16 samples)
Accepted flit rate average = 0.062941 (16 samples)
	minimum = 0.0307947 (16 samples)
	maximum = 0.130799 (16 samples)
Injected packet size average = 2.28424 (16 samples)
Accepted packet size average = 2.28424 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 2 sec (182 sec)
gpgpu_simulation_rate = 113916 (inst/sec)
gpgpu_simulation_rate = 2888 (cycle/sec)
dev out malloc success
dev in malloc success
data im memcpy success
dev in malloc success

GPGPU-Sim PTX: cudaLaunch for 0x0x406480 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z12ReLUBackwardIfEviPKT_S2_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,525650)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1455,525650), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 17 '_Z12ReLUBackwardIfEviPKT_S2_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' finished on shader 5.
kernel_name = _Z12ReLUBackwardIfEviPKT_S2_PS0_ 
kernel_launch_uid = 17 
gpu_sim_cycle = 1456
gpu_sim_insn = 15120
gpu_ipc =      10.3846
gpu_tot_sim_cycle = 527106
gpu_tot_sim_insn = 20747949
gpu_tot_ipc =      39.3620
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17389
gpu_stall_icnt2sh    = 70346
gpu_total_sim_rate=113999

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 441117
	L1I_total_cache_misses = 2387
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 35502, Miss = 17157, Miss_rate = 0.483, Pending_hits = 2958, Reservation_fails = 36308
	L1D_cache_core[1]: Access = 37541, Miss = 18165, Miss_rate = 0.484, Pending_hits = 2955, Reservation_fails = 32282
	L1D_cache_core[2]: Access = 37518, Miss = 18473, Miss_rate = 0.492, Pending_hits = 2970, Reservation_fails = 26432
	L1D_cache_core[3]: Access = 37447, Miss = 18907, Miss_rate = 0.505, Pending_hits = 3095, Reservation_fails = 35923
	L1D_cache_core[4]: Access = 46053, Miss = 23260, Miss_rate = 0.505, Pending_hits = 3986, Reservation_fails = 50663
	L1D_cache_core[5]: Access = 48089, Miss = 23967, Miss_rate = 0.498, Pending_hits = 3852, Reservation_fails = 55115
	L1D_cache_core[6]: Access = 45948, Miss = 23387, Miss_rate = 0.509, Pending_hits = 3765, Reservation_fails = 55826
	L1D_cache_core[7]: Access = 45292, Miss = 22834, Miss_rate = 0.504, Pending_hits = 3925, Reservation_fails = 56080
	L1D_cache_core[8]: Access = 45719, Miss = 23387, Miss_rate = 0.512, Pending_hits = 3917, Reservation_fails = 60981
	L1D_cache_core[9]: Access = 44836, Miss = 22539, Miss_rate = 0.503, Pending_hits = 3876, Reservation_fails = 60962
	L1D_cache_core[10]: Access = 44992, Miss = 22837, Miss_rate = 0.508, Pending_hits = 3870, Reservation_fails = 50728
	L1D_cache_core[11]: Access = 47822, Miss = 23695, Miss_rate = 0.495, Pending_hits = 4022, Reservation_fails = 52059
	L1D_cache_core[12]: Access = 47102, Miss = 23250, Miss_rate = 0.494, Pending_hits = 3964, Reservation_fails = 53843
	L1D_cache_core[13]: Access = 49885, Miss = 25230, Miss_rate = 0.506, Pending_hits = 3812, Reservation_fails = 54413
	L1D_cache_core[14]: Access = 46310, Miss = 22450, Miss_rate = 0.485, Pending_hits = 3980, Reservation_fails = 54271
	L1D_total_cache_accesses = 660056
	L1D_total_cache_misses = 329538
	L1D_total_cache_miss_rate = 0.4993
	L1D_total_cache_pending_hits = 54947
	L1D_total_cache_reservation_fails = 735886
	L1D_cache_data_port_util = 0.087
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 12274
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 52214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 224816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11826
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2733
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 294419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 511070
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 438730
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2387
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5526, 5526, 5526, 5526, 5526, 5526, 979, 979, 923, 923, 782, 782, 782, 782, 475, 475, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 
gpgpu_n_tot_thrd_icount = 25527296
gpgpu_n_tot_w_icount = 797728
gpgpu_n_stall_shd_mem = 1170157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35119
gpgpu_n_mem_write_global = 300471
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3915108
gpgpu_n_store_insn = 1973226
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 311410
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1170157
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1524137	W0_Idle:450330	W0_Scoreboard:3528059	W1:58024	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:42	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:615276
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 280952 {8:35119,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19985848 {40:168126,72:74033,136:58312,}
traffic_breakdown_coretomem[INST_ACC_R] = 1352 {8:169,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4776184 {136:35119,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2403768 {8:300471,}
traffic_breakdown_memtocore[INST_ACC_R] = 22984 {136:169,}
maxmrqlatency = 171 
maxdqlatency = 0 
maxmflatency = 730 
averagemflatency = 194 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 527105 
mrq_lat_table:5173 	696 	1492 	504 	471 	153 	36 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	316849 	18445 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	24706 	47010 	134088 	127466 	2360 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13953 	17239 	3743 	194 	5 	0 	0 	0 	103 	337 	7179 	23431 	33391 	109611 	120206 	6146 	67 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	993 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        22        20        60        62        14        12        28        30        34        32         8         4         2         3 
dram[1]:        34        34        22        20        60        62        14        12        28        30        34        32         7         4         4         3 
dram[2]:        34        34        22        20        60        62        14        12        28        30        34        32         7         6         3         2 
dram[3]:        34        34        22        20        60        62        14        12        28        30        34        32         8         6         3         3 
dram[4]:        34        34        22        20        60        62        14        12        28        30        34        32         8         7         3         2 
dram[5]:        34        34        22        20        60        62        14        12        28        30        34        32         8         7         2         1 
dram[6]:        30        34        22        20        60        62        14        12        28        30        34        32         9         8         2         1 
dram[7]:        30        34        20        20        60        62        14        10        28        30        34        32         8         5         2         2 
dram[8]:        30        34        20        20        60        62        14        10        28        30        34        32         7         5         3         3 
dram[9]:        34        34        20        20        62        62        14        10        28        30        34        32         5         6         3         2 
dram[10]:        36        34        20        20        62        62        12        10        28        30        32        32         5         4         4         3 
dram[11]:        36        34        20        20        62        62        12        10        28        30        32        32         3         3         3         3 
dram[12]:        36        34        20        20        62        62        12        10        28        30        32        32         4         5         2         1 
dram[13]:        35        34        20        20        62        62        12        10        28        30        32        30         6         7         2         1 
dram[14]:        34        34        20        20        62        62        12        10        28        30        32        34         5         6         1         2 
dram[15]:        34        34        20        20        62        62        12        10        28        30        32        34         4         6         1         2 
maximum service time to same row:
dram[0]:    168084    155518    155518    155513     86163     85023    100614    101261    126739    127376    138750    133339    164299    165250    155479    155476 
dram[1]:    155518    155518    155503    156733    155513    155512     99421     98788    125523    124919    133360    127655    163091    162752    155472    155475 
dram[2]:    155516    155516    169297    168067    155513    155512     98202     97561    123067    123696    131701    126046    161880    161533    168021    168017 
dram[3]:    155514    155512    168078    168076    155512    155512     96967    108903    121845    122471    142706    135782    159299    160317    168014    169241 
dram[4]:    155516    155515    155514    155515    155509    155511    107043    107682    120633    120003    141117    134142    158100    157880    168016    155501 
dram[5]:    155504    156736    155516    155517    156727     78237    105708    105235    118184    118786    138236    132506    156915    156430    155492    155496 
dram[6]:    168067    168075    155518    155517     76339     75781    104495    104011    116925    117571    142343    142524    155697    167769    155488    155492 
dram[7]:    169306    168076    155520    155518     74858     86845    102015    102783    128148    128914    141522    140836    165766    166766    155484    155480 
dram[8]:    155518    155519    155519    155518     86403     85865    100941    100326    126934    126457    136702    139054    164547    165549    155475    155478 
dram[9]:    155520    155518    156733    168050    155513    155512     99720     99103    124609    125241    130528    136233    163267    163052    155474    155476 
dram[10]:    155514    155514    168067    168059    155512    155513     97262     97875    123389    123997    128906    147150    160819    161834    168022    169250 
dram[11]:    155513    155514    168078    168074    155511    155510    108467    109224    122164    121542    139869    145512    160061    160625    169244    168013 
dram[12]:    155514    155513    155516    155516    155512    155512    107243    108005    119692    120337    137008    143906    158854    158180    168025    155502 
dram[13]:    155502    156734    155517    155516     77443     77265    106028    105550    118473    119118    135439    141098    156363    156306    155493    155497 
dram[14]:    169305    168075    155519    155517     76233     76040    103700    104328    117241    117890    143061    142231    167694    167605    155491    155487 
dram[15]:    168076    168078    155518    155520     74911     87375    102470    103063    128448    127970    140709    141203    166475    166394    155486    155483 
average row accesses per activate:
dram[0]: 10.500000  8.400000  9.600000 10.000000 25.333334 26.666666  7.000000  5.666667 14.500000 15.500000 18.500000 17.500000  3.666667  3.000000  2.500000  3.000000 
dram[1]: 10.000000 10.250000  9.200000  9.800000 25.666666 27.666666  7.000000  6.000000 14.500000 16.000000 18.500000 17.000000  4.000000  3.000000  4.000000  3.000000 
dram[2]: 10.000000 11.000000  9.200000 10.000000 26.000000 27.666666  6.666667  5.666667 15.000000 16.000000 19.000000 17.000000  4.500000  4.500000  2.500000  1.500000 
dram[3]:  9.750000 10.750000  9.400000  9.400000 25.666666 28.000000  6.666667  5.333333 15.500000 16.000000 17.500000 17.000000  5.500000  5.000000  2.500000  2.000000 
dram[4]: 10.750000 11.000000  8.800000  9.200000 25.666666 27.333334  6.666667  5.666667 15.500000 16.500000 17.500000 16.500000  4.333333  5.000000  2.500000  2.000000 
dram[5]: 11.000000 11.250000  9.000000  9.400000 25.333334 26.666666  6.333333  6.000000 16.000000 16.500000 18.000000 16.500000  5.000000  5.000000  2.000000  1.500000 
dram[6]:  7.000000 10.750000  9.600000  9.200000 25.333334 27.000000  6.333333  6.000000 15.500000 16.000000 18.000000 18.000000  5.500000  5.000000  2.500000  1.500000 
dram[7]:  7.333333  9.000000  9.000000  9.200000 24.666666 26.666666  6.333333  6.000000 15.000000 15.500000 18.000000 17.500000  5.000000  3.000000  3.000000  2.500000 
dram[8]:  7.166667  8.800000 10.000000  9.600000 24.333334 26.000000  6.333333  5.666667 15.000000 16.000000 18.500000 17.500000  4.000000  3.000000  3.000000  3.000000 
dram[9]: 10.250000  9.000000 10.200000  9.000000 26.333334 25.666666  6.000000  5.666667 15.000000 15.500000 18.500000 18.000000  3.000000  4.000000  3.000000  2.000000 
dram[10]: 10.750000  9.000000  9.800000  8.600000 25.333334 26.666666  5.666667  6.000000 15.000000 16.000000 17.000000 17.000000  4.500000  2.000000  3.000000  2.000000 
dram[11]:  9.200000  9.400000  9.800000  8.600000 27.000000 27.333334  5.333333  5.000000 16.000000 16.500000 16.500000 17.000000  3.000000  2.333333  2.000000  2.500000 
dram[12]:  9.600000 11.000000  9.600000  8.800000 27.666666 27.333334  5.000000  5.000000 15.500000 16.500000 17.000000 17.000000  3.500000  3.333333  1.500000  1.000000 
dram[13]:  7.500000 10.750000  9.800000  8.800000 27.000000 27.333334  5.000000  5.333333 15.500000 16.000000 16.500000 16.000000  5.000000  4.000000  2.000000  1.500000 
dram[14]:  8.800000 11.000000  9.800000  8.600000 26.666666 27.000000  5.333333  5.333333 16.000000 16.000000 17.000000 18.500000  3.500000  2.666667  2.000000  3.000000 
dram[15]:  9.000000 10.250000 10.200000  9.200000 26.666666 26.000000  5.666667  5.333333 14.500000 16.000000 17.500000 19.000000  3.000000  2.666667  1.500000  2.500000 
average row locality = 8535/763 = 11.186108
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        26        28        46        46        48        48        15        13        29        31        35        35         9         6         5         6 
dram[1]:        26        27        44        45        49        49        15        14        29        32        35        34         6         6         8         6 
dram[2]:        26        30        44        46        50        49        14        13        30        32        36        34         7         9         5         3 
dram[3]:        25        29        45        43        49        52        14        12        31        32        33        34         9        10         5         4 
dram[4]:        29        30        42        42        49        50        14        13        31        33        33        33        11        10         5         4 
dram[5]:        30        31        43        45        48        48        13        14        32        33        34        33         8        10         4         3 
dram[6]:        28        29        46        44        48        49        13        14        31        32        34        36         9        10         5         3 
dram[7]:        30        31        43        44        46        48        13        14        30        31        34        35         8         6         6         5 
dram[8]:        29        30        46        46        45        46        13        13        30        32        35        35         6         6         6         6 
dram[9]:        27        31        47        43        49        47        12        13        30        31        35        36         5         8         6         4 
dram[10]:        29        31        45        41        46        50        13        14        30        32        33        34         9         8         6         4 
dram[11]:        32        33        45        41        49        52        12        11        32        33        33        34         6         7         4         5 
dram[12]:        34        30        44        42        51        52        11        11        31        33        34        34         7        10         3         2 
dram[13]:        31        29        45        42        49        52        11        12        31        32        33        32        10        10         4         3 
dram[14]:        30        30        45        41        48        51        12        12        32        32        34        35         7         6         4         6 
dram[15]:        31        27        47        44        48        48        13        12        29        32        35        36         6         6         3         5 
total reads: 6823
bank skew: 52/2 = 26.00
chip skew: 431/422 = 1.02
number of total write accesses:
dram[0]:        16        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        34         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        34         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        32        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        32        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        32        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        32        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        32        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1712
min_bank_accesses = 0!
chip skew: 110/103 = 1.07
average mf latency per bank:
dram[0]:       1922      3272      5027      4203       173      1091       630       525     72660     60860      2698      2804       445       269       262       262
dram[1]:       2262      3193      4978      4213      1089       158       702       524     78276     63656      2556      2977       199       291       263       261
dram[2]:       2370      3259      5488      4643       179       185       719       511     33274     57170      2572      2963       206       269       263       265
dram[3]:       1976      3291      5234      4418       169       164       627       506     28142     64657      2686      2932       216       287       262       265
dram[4]:       2366      2544      3986      3846       169       163       821       690     33324     66287      2673      2792      1259       286       267       264
dram[5]:       1916      2939      4614      3806       179       161       749       835     31597     58841      2596      2902       211       262       264       265
dram[6]:       2211      2861      4265      4017       173       162       686       746     30441     55562      3034      3151       215       262       262       264
dram[7]:       2083      2767      4105      4142       168       159       517       915     37523     66652      2858      3555       211       287       267       262
dram[8]:       1871      3218      3652      3427       168       156       451       921     37573     58659      2702      2918       201       271       262       262
dram[9]:       2502      2607      3462      4557      1658       164       402       742     29770     58331      2652      2969       221       274       262       263
dram[10]:       2714      3107      3801      4234      1693       183       497       868     35683     69426      3069      2914     12740       278       264       263
dram[11]:       2980      2686      3304      3887      1630       187       639       966     32775     60872      3022      3209       266       285       264       263
dram[12]:       2700      2826      3799      4103      1498       183       544       811     32908     51394      3104      3022       265       279       264       267
dram[13]:       2760      3260      4264      3801      1649       187       628       870     36322     61469      2954      3317       272       218       266       265
dram[14]:       3107      2718      3412      4171      1607       187       553       833     34851     65557      3320      2859       280       197       264       263
dram[15]:       2657      3499      3584      3343      1661       167       474       778     31524     57611      2882      2931       269       845       265       264
maximum mf latency per bank:
dram[0]:        515       456       519       528       451       308       502       443       565       612       565       348       355       279       268       268
dram[1]:        438       525       472       524       476       328       509       399       596       663       350       387       270       374       268       268
dram[2]:        440       502       498       548       514       327       526       514       569       614       363       365       275       328       270       270
dram[3]:        492       491       444       491       307       316       431       379       457       533       343       345       275       405       268       268
dram[4]:        490       396       523       526       361       324       537       591       353       580       349       351       630       413       277       270
dram[5]:        500       445       531       576       526       331       487       564       547       654       362       358       269       269       269       270
dram[6]:        443       477       502       496       436       324       521       552       730       688       505       640       269       269       268       268
dram[7]:        469       453       485       506       332       298       494       580       518       547       487       457       270       373       275       268
dram[8]:        481       491       572       603       458       311       404       569       545       576       393       357       285       309       270       269
dram[9]:        411       530       538       548       390       344       335       433       568       583       375       349       274       346       269       268
dram[10]:        437       610       575       664       431       352       550       552       480       500       366       337       278       354       274       268
dram[11]:        489       500       513       526       319       424       566       569       482       428       345       359       282       375       272       270
dram[12]:        420       440       431       486       441       348       500       493       396       414       343       368       278       383       268       268
dram[13]:        465       550       519       539       351       444       492       548       599       558       352       332       345       269       268       268
dram[14]:        484       568       541       645       318       452       449       461       439       441       336       346       353       269       270       268
dram[15]:        632       703       694       701       345       377       512       468       440       504       344       373       301       504       269       270

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=401350 n_nop=400196 n_act=49 n_pre=33 n_req=536 n_rd=852 n_write=220 bw_util=0.005342
n_activity=5023 dram_eff=0.4268
bk0: 52a 400959i bk1: 56a 400962i bk2: 92a 401027i bk3: 92a 401008i bk4: 96a 400620i bk5: 96a 400584i bk6: 30a 401173i bk7: 26a 401182i bk8: 58a 401217i bk9: 62a 401197i bk10: 70a 401166i bk11: 70a 401195i bk12: 18a 401256i bk13: 12a 401306i bk14: 10a 401316i bk15: 12a 401313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00294506
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=401350 n_nop=400204 n_act=46 n_pre=30 n_req=535 n_rd=850 n_write=220 bw_util=0.005332
n_activity=4973 dram_eff=0.4303
bk0: 52a 400989i bk1: 54a 400995i bk2: 88a 401068i bk3: 90a 401027i bk4: 98a 400596i bk5: 98a 400545i bk6: 30a 401144i bk7: 28a 401186i bk8: 58a 401217i bk9: 64a 401184i bk10: 70a 401164i bk11: 68a 401191i bk12: 12a 401280i bk13: 12a 401311i bk14: 16a 401301i bk15: 12a 401316i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00295254
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents
MSHR: tag=0x8025d280, atomic=0 1 entries : 0x7fb82c2290c0 :  mf: uid=1851045, sid05:w15, part=2, addr=0x8025d280, load , size=128, unknown  status = IN_PARTITION_DRAM (527104), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=401350 n_nop=400199 n_act=46 n_pre=30 n_req=538 n_rd=855 n_write=220 bw_util=0.005357
n_activity=4989 dram_eff=0.4309
bk0: 52a 401008i bk1: 60a 400957i bk2: 88a 401069i bk3: 92a 401016i bk4: 100a 400574i bk5: 97a 400534i bk6: 28a 401150i bk7: 26a 401175i bk8: 60a 401208i bk9: 64a 401196i bk10: 72a 401155i bk11: 68a 401196i bk12: 14a 401273i bk13: 18a 401298i bk14: 10a 401314i bk15: 6a 401325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0032889
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=401350 n_nop=400204 n_act=46 n_pre=30 n_req=535 n_rd=854 n_write=216 bw_util=0.005332
n_activity=4988 dram_eff=0.429
bk0: 50a 400994i bk1: 58a 400976i bk2: 90a 401045i bk3: 86a 400981i bk4: 98a 400595i bk5: 104a 400618i bk6: 28a 401152i bk7: 24a 401185i bk8: 62a 401203i bk9: 64a 401193i bk10: 66a 401167i bk11: 68a 401198i bk12: 18a 401261i bk13: 20a 401279i bk14: 10a 401318i bk15: 8a 401318i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00281799
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=401350 n_nop=400198 n_act=47 n_pre=31 n_req=537 n_rd=858 n_write=216 bw_util=0.005352
n_activity=5025 dram_eff=0.4275
bk0: 58a 400993i bk1: 60a 400984i bk2: 84a 401066i bk3: 84a 401022i bk4: 98a 400643i bk5: 100a 400577i bk6: 28a 401164i bk7: 26a 401153i bk8: 62a 401207i bk9: 66a 401197i bk10: 66a 401171i bk11: 66a 401199i bk12: 22a 401241i bk13: 20a 401281i bk14: 10a 401310i bk15: 8a 401320i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00232216
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=401350 n_nop=400204 n_act=46 n_pre=30 n_req=535 n_rd=858 n_write=212 bw_util=0.005332
n_activity=4930 dram_eff=0.4341
bk0: 60a 400980i bk1: 62a 400984i bk2: 86a 401067i bk3: 90a 401010i bk4: 96a 400579i bk5: 96a 400542i bk6: 26a 401175i bk7: 28a 401161i bk8: 64a 401197i bk9: 66a 401193i bk10: 68a 401172i bk11: 66a 401196i bk12: 16a 401273i bk13: 20a 401293i bk14: 8a 401321i bk15: 6a 401327i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00368755
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=401350 n_nop=400196 n_act=48 n_pre=32 n_req=537 n_rd=862 n_write=212 bw_util=0.005352
n_activity=4892 dram_eff=0.4391
bk0: 56a 400983i bk1: 58a 401002i bk2: 92a 401044i bk3: 88a 400991i bk4: 96a 400546i bk5: 98a 400530i bk6: 26a 401148i bk7: 28a 401175i bk8: 62a 401193i bk9: 64a 401170i bk10: 68a 401169i bk11: 72a 401176i bk12: 18a 401265i bk13: 20a 401291i bk14: 10a 401317i bk15: 6a 401328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00460944
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=401350 n_nop=400208 n_act=49 n_pre=33 n_req=530 n_rd=848 n_write=212 bw_util=0.005282
n_activity=4851 dram_eff=0.437
bk0: 60a 400973i bk1: 62a 400975i bk2: 86a 401056i bk3: 88a 401022i bk4: 92a 400560i bk5: 96a 400528i bk6: 26a 401149i bk7: 28a 401171i bk8: 60a 401208i bk9: 62a 401189i bk10: 68a 401157i bk11: 70a 401192i bk12: 16a 401266i bk13: 12a 401311i bk14: 12a 401310i bk15: 10a 401322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00368008
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=401350 n_nop=400204 n_act=49 n_pre=33 n_req=532 n_rd=848 n_write=216 bw_util=0.005302
n_activity=4909 dram_eff=0.4335
bk0: 58a 400968i bk1: 60a 400934i bk2: 92a 400974i bk3: 92a 400948i bk4: 90a 400625i bk5: 92a 400574i bk6: 26a 401157i bk7: 26a 401199i bk8: 60a 401204i bk9: 64a 401182i bk10: 70a 401164i bk11: 70a 401192i bk12: 12a 401267i bk13: 12a 401311i bk14: 12a 401314i bk15: 12a 401315i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00371496
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=401350 n_nop=400210 n_act=47 n_pre=31 n_req=531 n_rd=848 n_write=214 bw_util=0.005292
n_activity=4877 dram_eff=0.4355
bk0: 54a 400984i bk1: 62a 400956i bk2: 94a 400935i bk3: 86a 401000i bk4: 98a 400531i bk5: 94a 400487i bk6: 24a 401157i bk7: 26a 401179i bk8: 60a 401210i bk9: 62a 401190i bk10: 70a 401164i bk11: 72a 401184i bk12: 10a 401297i bk13: 16a 401301i bk14: 12a 401309i bk15: 8a 401324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00485113
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=401350 n_nop=400212 n_act=49 n_pre=33 n_req=528 n_rd=850 n_write=206 bw_util=0.005262
n_activity=4798 dram_eff=0.4402
bk0: 58a 400996i bk1: 62a 400938i bk2: 90a 400950i bk3: 82a 400915i bk4: 92a 400518i bk5: 100a 400481i bk6: 26a 401188i bk7: 28a 401167i bk8: 60a 401212i bk9: 64a 401197i bk10: 66a 401183i bk11: 68a 401197i bk12: 18a 401295i bk13: 16a 401289i bk14: 12a 401308i bk15: 8a 401323i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0049782
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=401350 n_nop=400202 n_act=49 n_pre=33 n_req=533 n_rd=858 n_write=208 bw_util=0.005312
n_activity=4862 dram_eff=0.4385
bk0: 64a 400945i bk1: 66a 400965i bk2: 90a 400953i bk3: 82a 401021i bk4: 98a 400528i bk5: 104a 400451i bk6: 24a 401209i bk7: 22a 401171i bk8: 64a 401201i bk9: 66a 401196i bk10: 66a 401197i bk11: 68a 401188i bk12: 12a 401309i bk13: 14a 401300i bk14: 8a 401320i bk15: 10a 401318i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00413604
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=401350 n_nop=400204 n_act=48 n_pre=32 n_req=533 n_rd=858 n_write=208 bw_util=0.005312
n_activity=4850 dram_eff=0.4396
bk0: 68a 400955i bk1: 60a 400981i bk2: 88a 400945i bk3: 84a 401008i bk4: 102a 400460i bk5: 104a 400571i bk6: 22a 401185i bk7: 22a 401181i bk8: 62a 401206i bk9: 66a 401199i bk10: 68a 401195i bk11: 68a 401197i bk12: 14a 401308i bk13: 20a 401286i bk14: 6a 401322i bk15: 4a 401331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00546406
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=401350 n_nop=400204 n_act=49 n_pre=33 n_req=532 n_rd=852 n_write=212 bw_util=0.005302
n_activity=4873 dram_eff=0.4367
bk0: 62a 400973i bk1: 58a 400954i bk2: 90a 400933i bk3: 84a 400981i bk4: 98a 400557i bk5: 104a 400498i bk6: 22a 401190i bk7: 24a 401177i bk8: 62a 401206i bk9: 64a 401190i bk10: 66a 401197i bk11: 64a 401208i bk12: 20a 401289i bk13: 20a 401265i bk14: 8a 401317i bk15: 6a 401327i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00381213
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=401350 n_nop=400204 n_act=48 n_pre=32 n_req=533 n_rd=850 n_write=216 bw_util=0.005312
n_activity=4858 dram_eff=0.4389
bk0: 60a 400979i bk1: 60a 400965i bk2: 90a 400952i bk3: 82a 401047i bk4: 96a 400527i bk5: 102a 400445i bk6: 24a 401147i bk7: 24a 401204i bk8: 64a 401200i bk9: 64a 401206i bk10: 68a 401196i bk11: 70a 401158i bk12: 14a 401305i bk13: 12a 401263i bk14: 8a 401319i bk15: 12a 401315i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00381213
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=401350 n_nop=400210 n_act=48 n_pre=32 n_req=530 n_rd=844 n_write=216 bw_util=0.005282
n_activity=4911 dram_eff=0.4317
bk0: 62a 400987i bk1: 54a 401008i bk2: 94a 401006i bk3: 88a 401024i bk4: 96a 400547i bk5: 96a 400548i bk6: 26a 401194i bk7: 24a 401171i bk8: 58a 401213i bk9: 64a 401182i bk10: 70a 401192i bk11: 72a 401150i bk12: 12a 401311i bk13: 12a 401273i bk14: 6a 401324i bk15: 10a 401319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00354803

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25542, Miss = 426, Miss_rate = 0.017, Pending_hits = 338, Reservation_fails = 2001
L2_cache_bank[1]: Access = 27416, Miss = 425, Miss_rate = 0.016, Pending_hits = 332, Reservation_fails = 1811
L2_cache_bank[2]: Access = 19585, Miss = 428, Miss_rate = 0.022, Pending_hits = 337, Reservation_fails = 1575
L2_cache_bank[3]: Access = 19480, Miss = 427, Miss_rate = 0.022, Pending_hits = 324, Reservation_fails = 1508
L2_cache_bank[4]: Access = 20519, Miss = 429, Miss_rate = 0.021, Pending_hits = 340, Reservation_fails = 1613
L2_cache_bank[5]: Access = 19673, Miss = 429, Miss_rate = 0.022, Pending_hits = 334, Reservation_fails = 2345
L2_cache_bank[6]: Access = 18311, Miss = 431, Miss_rate = 0.024, Pending_hits = 354, Reservation_fails = 2386
L2_cache_bank[7]: Access = 21269, Miss = 424, Miss_rate = 0.020, Pending_hits = 338, Reservation_fails = 2463
L2_cache_bank[8]: Access = 20154, Miss = 424, Miss_rate = 0.021, Pending_hits = 323, Reservation_fails = 2415
L2_cache_bank[9]: Access = 18952, Miss = 424, Miss_rate = 0.022, Pending_hits = 318, Reservation_fails = 2010
L2_cache_bank[10]: Access = 22751, Miss = 425, Miss_rate = 0.019, Pending_hits = 307, Reservation_fails = 1820
L2_cache_bank[11]: Access = 20986, Miss = 429, Miss_rate = 0.020, Pending_hits = 294, Reservation_fails = 1877
L2_cache_bank[12]: Access = 19107, Miss = 429, Miss_rate = 0.022, Pending_hits = 308, Reservation_fails = 1864
L2_cache_bank[13]: Access = 21144, Miss = 426, Miss_rate = 0.020, Pending_hits = 310, Reservation_fails = 1631
L2_cache_bank[14]: Access = 22009, Miss = 425, Miss_rate = 0.019, Pending_hits = 313, Reservation_fails = 1740
L2_cache_bank[15]: Access = 18876, Miss = 422, Miss_rate = 0.022, Pending_hits = 331, Reservation_fails = 2095
L2_total_cache_accesses = 335774
L2_total_cache_misses = 6823
L2_total_cache_miss_rate = 0.0203
L2_total_cache_pending_hits = 5201
L2_total_cache_reservation_fails = 31154
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24874
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5085
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30072
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 298759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1712
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1082
L2_cache_data_port_util = 0.076
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=476956
icnt_total_pkts_simt_to_mem=885214
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.94118
	minimum = 6
	maximum = 28
Network latency average = 9.88235
	minimum = 6
	maximum = 28
Slowest packet = 671477
Flit latency average = 9
	minimum = 6
	maximum = 24
Slowest flit = 1361943
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00225984
	minimum = 0 (at node 0)
	maximum = 0.0350275 (at node 5)
Accepted packet rate average = 0.00225984
	minimum = 0 (at node 0)
	maximum = 0.0350275 (at node 5)
Injected flit rate average = 0.00677951
	minimum = 0 (at node 0)
	maximum = 0.0789835 (at node 5)
Accepted flit rate average= 0.00677951
	minimum = 0 (at node 0)
	maximum = 0.131181 (at node 5)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.8754 (17 samples)
	minimum = 6 (17 samples)
	maximum = 89.5882 (17 samples)
Network latency average = 11.5595 (17 samples)
	minimum = 6 (17 samples)
	maximum = 81.7647 (17 samples)
Flit latency average = 10.6664 (17 samples)
	minimum = 6 (17 samples)
	maximum = 78.4118 (17 samples)
Fragmentation average = 0.000539118 (17 samples)
	minimum = 0 (17 samples)
	maximum = 21.5882 (17 samples)
Injected packet rate average = 0.0260666 (17 samples)
	minimum = 0.0162689 (17 samples)
	maximum = 0.0508943 (17 samples)
Accepted packet rate average = 0.0260666 (17 samples)
	minimum = 0.0162689 (17 samples)
	maximum = 0.0508943 (17 samples)
Injected flit rate average = 0.0596373 (17 samples)
	minimum = 0.0292973 (17 samples)
	maximum = 0.144738 (17 samples)
Accepted flit rate average = 0.0596373 (17 samples)
	minimum = 0.0289832 (17 samples)
	maximum = 0.130821 (17 samples)
Injected packet size average = 2.28789 (17 samples)
Accepted packet size average = 2.28789 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 2 sec (182 sec)
gpgpu_simulation_rate = 113999 (inst/sec)
gpgpu_simulation_rate = 2896 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (25,16,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,527106)
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,527106)
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,527106)
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,527106)
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,527106)
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,527106)
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,527106)
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,527106)
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,527106)
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,527106)
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,527106)
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,527106)
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,527106)
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,527106)
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,527106)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(10,0,0) tid=(25,24,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(8,0,0) tid=(25,5,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(0,0,0) tid=(25,10,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(2,0,0) tid=(25,1,0)
GPGPU-Sim uArch: cycles simulated: 527606  inst.: 21155341 (ipc=814.8) sim_rate=115602 (inst/sec) elapsed = 0:0:03:03 / Fri Jul 27 17:37:43 2018
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(14,0,0) tid=(25,14,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(14,0,0) tid=(25,26,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(4,0,0) tid=(25,19,0)
GPGPU-Sim uArch: cycles simulated: 528106  inst.: 21393677 (ipc=645.7) sim_rate=116269 (inst/sec) elapsed = 0:0:03:04 / Fri Jul 27 17:37:44 2018
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(11,0,0) tid=(25,15,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(3,0,0) tid=(25,29,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1585,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1586,527106)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1609,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1610,527106)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1663,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1664,527106)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1678,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1679,527106)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1681,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1682,527106)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1695,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1696,527106)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1699,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1700,527106)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1718,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1719,527106)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1721,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1722,527106)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1730,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1731,527106)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1731,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1732,527106)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1741,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1742,527106)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1762,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1762,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1763,527106)
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1763,527106)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1764,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1765,527106)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(21,0,0) tid=(29,8,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(20,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 529106  inst.: 21806561 (ipc=529.3) sim_rate=117239 (inst/sec) elapsed = 0:0:03:06 / Fri Jul 27 17:37:46 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2026,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2027,527106)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(24,0,0) tid=(9,23,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2073,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2074,527106)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2086,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2087,527106)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2092,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2093,527106)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2104,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2105,527106)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2105,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2106,527106)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2132,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2133,527106)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2134,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2135,527106)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2136,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2137,527106)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(12,1,0) tid=(29,13,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(6,1,0) tid=(21,14,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(13,1,0) tid=(29,3,0)
GPGPU-Sim uArch: cycles simulated: 529606  inst.: 22153781 (ipc=562.3) sim_rate=118469 (inst/sec) elapsed = 0:0:03:07 / Fri Jul 27 17:37:47 2018
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(12,1,0) tid=(29,14,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(7,1,0) tid=(25,23,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(10,1,0) tid=(25,27,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2981,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2982,527106)
GPGPU-Sim uArch: cycles simulated: 530106  inst.: 22456461 (ipc=569.5) sim_rate=119449 (inst/sec) elapsed = 0:0:03:08 / Fri Jul 27 17:37:48 2018
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(8,1,0) tid=(25,17,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3419,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3420,527106)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3448,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3449,527106)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3468,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3469,527106)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3472,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3473,527106)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3494,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3495,527106)
GPGPU-Sim uArch: cycles simulated: 530606  inst.: 22590093 (ipc=526.3) sim_rate=119524 (inst/sec) elapsed = 0:0:03:09 / Fri Jul 27 17:37:49 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3513,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3514,527106)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3515,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3516,527106)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3523,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3524,527106)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(16,1,0) tid=(25,15,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3571,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3572,527106)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3700,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3701,527106)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(16,1,0) tid=(9,28,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3706,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3707,527106)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3709,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3710,527106)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3723,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3724,527106)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3733,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3734,527106)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(23,1,0) tid=(9,11,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3864,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3865,527106)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3880,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3881,527106)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3891,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3892,527106)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3911,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3912,527106)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3912,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3913,527106)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3921,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3922,527106)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3939,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3940,527106)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(7,2,0) tid=(21,16,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3979,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3980,527106)
GPGPU-Sim uArch: cycles simulated: 531106  inst.: 22917777 (ipc=542.5) sim_rate=120619 (inst/sec) elapsed = 0:0:03:10 / Fri Jul 27 17:37:50 2018
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(9,2,0) tid=(9,11,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4112,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4113,527106)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(11,2,0) tid=(1,0,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(4,2,0) tid=(17,31,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4401,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4402,527106)
GPGPU-Sim uArch: cycles simulated: 531606  inst.: 23256677 (ipc=557.5) sim_rate=121762 (inst/sec) elapsed = 0:0:03:11 / Fri Jul 27 17:37:51 2018
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(13,2,0) tid=(9,13,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(3,2,0) tid=(25,24,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4755,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4756,527106)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(9,2,0) tid=(25,31,0)
GPGPU-Sim uArch: cycles simulated: 532106  inst.: 23540973 (ipc=558.6) sim_rate=122609 (inst/sec) elapsed = 0:0:03:12 / Fri Jul 27 17:37:52 2018
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(12,2,0) tid=(25,29,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5326,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5327,527106)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5360,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5361,527106)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5407,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5408,527106)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5425,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5426,527106)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5448,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5449,527106)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(13,2,0) tid=(25,29,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5476,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5477,527106)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5480,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5481,527106)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5481,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5482,527106)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5484,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5485,527106)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5489,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5490,527106)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5493,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5494,527106)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5499,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5500,527106)
GPGPU-Sim uArch: cycles simulated: 532606  inst.: 23671469 (ipc=531.5) sim_rate=122650 (inst/sec) elapsed = 0:0:03:13 / Fri Jul 27 17:37:53 2018
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(20,2,0) tid=(29,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5651,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5652,527106)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(22,2,0) tid=(29,30,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5776,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5777,527106)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5821,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5822,527106)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5849,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5850,527106)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5850,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5851,527106)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5891,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5892,527106)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5892,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5893,527106)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(1,3,0) tid=(29,11,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5895,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5896,527106)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5896,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5897,527106)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5905,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5906,527106)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5911,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5912,527106)
GPGPU-Sim uArch: cycles simulated: 533106  inst.: 24021517 (ipc=545.6) sim_rate=123822 (inst/sec) elapsed = 0:0:03:14 / Fri Jul 27 17:37:54 2018
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(11,3,0) tid=(13,0,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(11,3,0) tid=(17,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6250,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6251,527106)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(0,3,0) tid=(25,21,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(5,3,0) tid=(1,21,0)
GPGPU-Sim uArch: cycles simulated: 533606  inst.: 24365761 (ipc=556.6) sim_rate=124952 (inst/sec) elapsed = 0:0:03:15 / Fri Jul 27 17:37:55 2018
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(8,3,0) tid=(25,14,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6667,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6668,527106)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(14,3,0) tid=(25,5,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(14,3,0) tid=(25,13,0)
GPGPU-Sim uArch: cycles simulated: 534106  inst.: 24616653 (ipc=552.7) sim_rate=125595 (inst/sec) elapsed = 0:0:03:16 / Fri Jul 27 17:37:56 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7044,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7045,527106)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7205,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7206,527106)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7242,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7243,527106)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7267,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7268,527106)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7305,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7306,527106)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(14,3,0) tid=(1,22,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7349,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7350,527106)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7376,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7377,527106)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7378,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(7379,527106)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7446,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7447,527106)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7490,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(7491,527106)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(23,3,0) tid=(9,22,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7514,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7515,527106)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7518,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7519,527106)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7613,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7614,527106)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7641,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7642,527106)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(2,4,0) tid=(13,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7667,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7668,527106)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7691,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7692,527106)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7700,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(7701,527106)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7715,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7716,527106)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7770,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7771,527106)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7778,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7779,527106)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(4,4,0) tid=(21,5,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7803,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(7804,527106)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7854,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7855,527106)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7905,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(7906,527106)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(8,4,0) tid=(1,8,0)
GPGPU-Sim uArch: cycles simulated: 535106  inst.: 25153873 (ipc=550.7) sim_rate=127039 (inst/sec) elapsed = 0:0:03:18 / Fri Jul 27 17:37:58 2018
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(5,4,0) tid=(21,11,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8062,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8063,527106)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(13,4,0) tid=(5,8,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(13,4,0) tid=(25,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8368,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8369,527106)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(13,4,0) tid=(25,16,0)
GPGPU-Sim uArch: cycles simulated: 535606  inst.: 25470829 (ipc=555.6) sim_rate=127994 (inst/sec) elapsed = 0:0:03:19 / Fri Jul 27 17:37:59 2018
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(8,4,0) tid=(25,30,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(9,4,0) tid=(25,31,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9092,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9093,527106)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9147,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9148,527106)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9158,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9159,527106)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9165,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9166,527106)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9213,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9214,527106)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(17,4,0) tid=(25,22,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9296,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9297,527106)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9297,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9298,527106)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9314,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9315,527106)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9330,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9331,527106)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9365,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9366,527106)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9371,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9371,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9372,527106)
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9372,527106)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(17,4,0) tid=(9,30,0)
GPGPU-Sim uArch: cycles simulated: 536606  inst.: 25911261 (ipc=543.5) sim_rate=128911 (inst/sec) elapsed = 0:0:03:21 / Fri Jul 27 17:38:01 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9522,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9523,527106)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(24,4,0) tid=(25,6,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9562,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9563,527106)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9567,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9567,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9568,527106)
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9568,527106)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9623,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9624,527106)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9670,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9671,527106)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9699,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9700,527106)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(23,4,0) tid=(21,29,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9712,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9713,527106)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9720,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9721,527106)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9750,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9751,527106)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9761,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9762,527106)
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(3,5,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9857,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9858,527106)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(6,5,0) tid=(13,14,0)
GPGPU-Sim uArch: cycles simulated: 537106  inst.: 26266981 (ipc=551.9) sim_rate=130034 (inst/sec) elapsed = 0:0:03:22 / Fri Jul 27 17:38:02 2018
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(11,5,0) tid=(29,10,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(0,5,0) tid=(21,20,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(11,5,0) tid=(25,26,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10408,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10409,527106)
GPGPU-Sim uArch: cycles simulated: 537606  inst.: 26593517 (ipc=556.7) sim_rate=131002 (inst/sec) elapsed = 0:0:03:23 / Fri Jul 27 17:38:03 2018
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(11,5,0) tid=(25,22,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(9,5,0) tid=(25,19,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (10915,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(10916,527106)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10990,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(10991,527106)
GPGPU-Sim uArch: cycles simulated: 538106  inst.: 26777325 (ipc=548.1) sim_rate=131261 (inst/sec) elapsed = 0:0:03:24 / Fri Jul 27 17:38:04 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11073,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11074,527106)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11106,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11107,527106)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(15,5,0) tid=(9,14,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11144,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(11145,527106)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11158,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(11159,527106)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11177,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(11178,527106)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11185,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11186,527106)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11191,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(11192,527106)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (11194,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(11195,527106)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11305,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11306,527106)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(22,5,0) tid=(17,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11315,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11316,527106)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11394,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(11395,527106)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11410,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11411,527106)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(23,5,0) tid=(25,25,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11464,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(11465,527106)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11491,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11492,527106)
GPGPU-Sim uArch: cycles simulated: 538606  inst.: 27038309 (ipc=547.0) sim_rate=131253 (inst/sec) elapsed = 0:0:03:26 / Fri Jul 27 17:38:06 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11516,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11517,527106)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11562,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(11563,527106)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11566,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(11567,527106)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11579,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(11580,527106)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(15,5,0) tid=(13,23,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11599,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(11600,527106)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11603,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11604,527106)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (11611,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(11612,527106)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(0,6,0) tid=(5,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11824,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(11825,527106)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(9,6,0) tid=(5,4,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(3,6,0) tid=(21,14,0)
GPGPU-Sim uArch: cycles simulated: 539106  inst.: 27396333 (ipc=554.0) sim_rate=132349 (inst/sec) elapsed = 0:0:03:27 / Fri Jul 27 17:38:07 2018
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(2,6,0) tid=(1,25,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(11,6,0) tid=(25,21,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12321,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(12322,527106)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(7,6,0) tid=(25,22,0)
GPGPU-Sim uArch: cycles simulated: 539606  inst.: 27705613 (ipc=556.6) sim_rate=133200 (inst/sec) elapsed = 0:0:03:28 / Fri Jul 27 17:38:08 2018
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(6,6,0) tid=(25,25,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12847,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(12848,527106)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12918,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(12919,527106)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12964,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(12965,527106)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12985,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(12986,527106)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12991,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12992,527106)
GPGPU-Sim uArch: cycles simulated: 540106  inst.: 27847917 (ipc=546.2) sim_rate=133243 (inst/sec) elapsed = 0:0:03:29 / Fri Jul 27 17:38:09 2018
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(17,6,0) tid=(25,19,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13046,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13047,527106)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13060,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13061,527106)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13091,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13092,527106)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13101,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13102,527106)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13110,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13111,527106)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13178,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13179,527106)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13184,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(13185,527106)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(0,7,0) tid=(9,29,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13212,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13213,527106)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13332,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(13333,527106)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13339,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13340,527106)
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(20,6,0) tid=(17,22,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13378,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13379,527106)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13405,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13406,527106)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13411,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13412,527106)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13454,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13455,527106)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13475,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13476,527106)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(15,6,0) tid=(21,23,0)
GPGPU-Sim uArch: cycles simulated: 540606  inst.: 28166637 (ipc=549.5) sim_rate=134126 (inst/sec) elapsed = 0:0:03:30 / Fri Jul 27 17:38:10 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13507,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13508,527106)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13512,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13513,527106)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13522,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13523,527106)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(2,7,0) tid=(17,14,0)
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(6,7,0) tid=(17,13,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13864,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13865,527106)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(8,7,0) tid=(13,21,0)
GPGPU-Sim uArch: cycles simulated: 541106  inst.: 28510089 (ipc=554.4) sim_rate=135118 (inst/sec) elapsed = 0:0:03:31 / Fri Jul 27 17:38:11 2018
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(0,7,0) tid=(25,19,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14158,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(14159,527106)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(7,7,0) tid=(25,20,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(10,7,0) tid=(25,5,0)
GPGPU-Sim uArch: cycles simulated: 541606  inst.: 28796717 (ipc=555.1) sim_rate=135833 (inst/sec) elapsed = 0:0:03:32 / Fri Jul 27 17:38:12 2018
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(12,7,0) tid=(25,23,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (14707,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(14708,527106)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (14713,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(14714,527106)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (14816,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(14817,527106)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14847,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(14848,527106)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (14893,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(14894,527106)
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(14,7,0) tid=(25,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14948,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(14949,527106)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (14993,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(14994,527106)
GPGPU-Sim uArch: cycles simulated: 542106  inst.: 28951965 (ipc=546.9) sim_rate=135924 (inst/sec) elapsed = 0:0:03:33 / Fri Jul 27 17:38:13 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (15001,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(15002,527106)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15007,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(15008,527106)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15033,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(15034,527106)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15053,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15054,527106)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15059,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(15060,527106)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(24,7,0) tid=(25,26,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15117,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(15118,527106)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15130,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15131,527106)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15230,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(15231,527106)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(0,8,0) tid=(17,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15240,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(15241,527106)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15299,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(15300,527106)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15307,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(15308,527106)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(22,7,0) tid=(13,19,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15369,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(15370,527106)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15395,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(15396,527106)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (15414,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(15415,527106)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15422,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(15423,527106)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15443,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(15444,527106)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(6,8,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 542606  inst.: 29301969 (ipc=551.9) sim_rate=136288 (inst/sec) elapsed = 0:0:03:35 / Fri Jul 27 17:38:15 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15627,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(15628,527106)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(6,8,0) tid=(21,5,0)
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(12,8,0) tid=(29,17,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(7,8,0) tid=(25,15,0)
GPGPU-Sim uArch: cycles simulated: 543106  inst.: 29634637 (ipc=555.4) sim_rate=137197 (inst/sec) elapsed = 0:0:03:36 / Fri Jul 27 17:38:16 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16061,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(16062,527106)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(9,8,0) tid=(25,13,0)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(2,8,0) tid=(25,20,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(7,8,0) tid=(25,31,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16667,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(16668,527106)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16736,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(16737,527106)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16756,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(16757,527106)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16762,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (16762,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(16763,527106)
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(16763,527106)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (16821,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(16822,527106)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (16832,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(16833,527106)
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(14,8,0) tid=(25,27,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16892,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(16893,527106)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (16906,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(16907,527106)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16916,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(16917,527106)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16959,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(16960,527106)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (16987,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(16988,527106)
GPGPU-Sim uArch: cycles simulated: 544106  inst.: 30054909 (ipc=547.5) sim_rate=138501 (inst/sec) elapsed = 0:0:03:37 / Fri Jul 27 17:38:17 2018
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(0,9,0) tid=(1,12,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17084,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(17085,527106)
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(1,9,0) tid=(5,8,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17150,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17151,527106)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17162,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(17163,527106)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17166,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17167,527106)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17179,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(17180,527106)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17221,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17222,527106)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17229,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17230,527106)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17242,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17243,527106)
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(0,9,0) tid=(21,14,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17303,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(17304,527106)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17322,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17323,527106)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17327,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(17328,527106)
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(4,9,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 544606  inst.: 30414621 (ipc=552.4) sim_rate=138879 (inst/sec) elapsed = 0:0:03:39 / Fri Jul 27 17:38:19 2018
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(8,9,0) tid=(29,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17616,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(17617,527106)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(8,9,0) tid=(29,23,0)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(7,9,0) tid=(25,17,0)
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(13,9,0) tid=(25,18,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18012,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(18013,527106)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(4,9,0) tid=(25,25,0)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(0,9,0) tid=(25,30,0)
GPGPU-Sim uArch: cycles simulated: 545606  inst.: 30946957 (ipc=551.3) sim_rate=140667 (inst/sec) elapsed = 0:0:03:40 / Fri Jul 27 17:38:20 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18537,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(18538,527106)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18567,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(18568,527106)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18617,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(18618,527106)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18726,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(18727,527106)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(14,9,0) tid=(29,4,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18764,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(18765,527106)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18775,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(18776,527106)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18777,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(18778,527106)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18780,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(18781,527106)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18809,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(18810,527106)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18823,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18823,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(18824,527106)
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(18824,527106)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18916,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(18917,527106)
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(24,9,0) tid=(29,6,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18926,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(18927,527106)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18969,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(18970,527106)
GPGPU-Sim uArch: cycles simulated: 546106  inst.: 31170649 (ipc=548.6) sim_rate=141043 (inst/sec) elapsed = 0:0:03:41 / Fri Jul 27 17:38:21 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19027,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(19028,527106)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(21,9,0) tid=(17,12,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19144,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(19145,527106)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19170,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(19171,527106)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19174,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(19175,527106)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19181,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(19182,527106)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19190,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(19191,527106)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19194,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(19195,527106)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(3,10,0) tid=(5,11,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19225,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(19226,527106)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19231,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(19232,527106)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(10,10,0) tid=(13,11,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(5,10,0) tid=(29,12,0)
GPGPU-Sim uArch: cycles simulated: 546606  inst.: 31520393 (ipc=552.4) sim_rate=141347 (inst/sec) elapsed = 0:0:03:43 / Fri Jul 27 17:38:23 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19526,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(19527,527106)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(3,10,0) tid=(5,23,0)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(4,10,0) tid=(25,21,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19844,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(19845,527106)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(8,10,0) tid=(25,21,0)
GPGPU-Sim uArch: cycles simulated: 547106  inst.: 31850957 (ipc=555.2) sim_rate=142191 (inst/sec) elapsed = 0:0:03:44 / Fri Jul 27 17:38:24 2018
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(11,10,0) tid=(25,27,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(3,10,0) tid=(25,27,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20499,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20499,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (20499,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(20500,527106)
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(20500,527106)
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(20500,527106)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20509,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(20510,527106)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (20580,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(20581,527106)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20603,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(20604,527106)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(15,10,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (20733,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(20734,527106)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (20742,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(20743,527106)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20743,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(20744,527106)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (20752,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(20753,527106)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (20758,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(20759,527106)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20808,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(20809,527106)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(19,10,0) tid=(5,28,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20851,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(20852,527106)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20915,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(20916,527106)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20917,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(20918,527106)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (20919,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(20920,527106)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(1,11,0) tid=(17,12,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (20976,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(20977,527106)
GPGPU-Sim uArch: cycles simulated: 548106  inst.: 32287569 (ipc=549.5) sim_rate=143500 (inst/sec) elapsed = 0:0:03:45 / Fri Jul 27 17:38:25 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21027,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(21028,527106)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21028,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(21029,527106)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(3,11,0) tid=(9,2,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21144,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(21145,527106)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21148,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(21149,527106)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21158,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(21159,527106)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21162,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(21163,527106)
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(0,11,0) tid=(25,23,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21356,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(21357,527106)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(8,11,0) tid=(5,12,0)
GPGPU-Sim uArch: cycles simulated: 548606  inst.: 32643001 (ipc=553.3) sim_rate=143801 (inst/sec) elapsed = 0:0:03:47 / Fri Jul 27 17:38:27 2018
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(3,11,0) tid=(25,17,0)
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(3,11,0) tid=(25,5,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(8,11,0) tid=(25,20,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21808,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(21809,527106)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(10,11,0) tid=(25,29,0)
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(12,11,0) tid=(25,15,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (22366,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(22367,527106)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (22371,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(22372,527106)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (22432,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(22433,527106)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (22465,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(22466,527106)
GPGPU-Sim uArch: cycles simulated: 549606  inst.: 33103405 (ipc=549.1) sim_rate=145190 (inst/sec) elapsed = 0:0:03:48 / Fri Jul 27 17:38:28 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (22508,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(22509,527106)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (22520,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(22521,527106)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22524,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(22525,527106)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(21,11,0) tid=(25,19,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22576,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(22577,527106)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (22586,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(22587,527106)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22590,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(22591,527106)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (22601,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(22602,527106)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22657,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(22658,527106)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (22669,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(22670,527106)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(16,11,0) tid=(5,25,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (22785,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(22786,527106)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (22828,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(22829,527106)
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(23,11,0) tid=(17,8,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (22868,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(22869,527106)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (22888,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(22889,527106)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (22919,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(22920,527106)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (22928,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(22929,527106)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22945,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(22946,527106)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(1,12,0) tid=(5,9,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22980,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(22981,527106)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22996,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(22997,527106)
GPGPU-Sim uArch: cycles simulated: 550106  inst.: 33431369 (ipc=551.5) sim_rate=145988 (inst/sec) elapsed = 0:0:03:49 / Fri Jul 27 17:38:29 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23001,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(23002,527106)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(7,12,0) tid=(1,1,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(9,12,0) tid=(25,10,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23251,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(23252,527106)
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(11,12,0) tid=(13,8,0)
GPGPU-Sim uArch: cycles simulated: 550606  inst.: 33784925 (ipc=554.8) sim_rate=146255 (inst/sec) elapsed = 0:0:03:51 / Fri Jul 27 17:38:31 2018
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(3,12,0) tid=(25,21,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23662,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(23663,527106)
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(8,12,0) tid=(25,27,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(4,12,0) tid=(25,17,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(9,12,0) tid=(25,28,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (24196,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(24197,527106)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (24212,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(24213,527106)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (24395,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(24396,527106)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (24415,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(24416,527106)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (24420,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(24421,527106)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (24430,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(24431,527106)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (24433,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(24434,527106)
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(18,12,0) tid=(17,29,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24451,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(24452,527106)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (24488,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(24489,527106)
GPGPU-Sim uArch: cycles simulated: 551606  inst.: 34196817 (ipc=548.9) sim_rate=147400 (inst/sec) elapsed = 0:0:03:52 / Fri Jul 27 17:38:32 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (24557,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(24558,527106)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (24579,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(24580,527106)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (24585,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(24586,527106)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (24589,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(24590,527106)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (24614,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(24615,527106)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(17,12,0) tid=(9,13,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (24712,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(24713,527106)
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(19,12,0) tid=(5,23,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (24810,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(24811,527106)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (24834,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (24834,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(24835,527106)
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(24835,527106)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (24835,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(24836,527106)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (24836,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(24837,527106)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24866,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(24867,527106)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(10,13,0) tid=(25,17,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (24896,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(24897,527106)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (24968,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(24969,527106)
GPGPU-Sim uArch: cycles simulated: 552106  inst.: 34550825 (ipc=552.1) sim_rate=147653 (inst/sec) elapsed = 0:0:03:54 / Fri Jul 27 17:38:34 2018
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(2,13,0) tid=(21,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (25134,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(25135,527106)
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(8,13,0) tid=(25,15,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(10,13,0) tid=(21,5,0)
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(1,13,0) tid=(25,29,0)
GPGPU-Sim uArch: cycles simulated: 552606  inst.: 34875149 (ipc=554.0) sim_rate=148404 (inst/sec) elapsed = 0:0:03:55 / Fri Jul 27 17:38:35 2018
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(1,13,0) tid=(25,14,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25603,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(25604,527106)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(9,13,0) tid=(25,23,0)
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(13,13,0) tid=(25,27,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (26170,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(26171,527106)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (26171,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(26172,527106)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (26258,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(26259,527106)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (26280,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(26281,527106)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (26284,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(26285,527106)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (26357,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(26358,527106)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(14,13,0) tid=(25,23,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (26447,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(26448,527106)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (26457,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(26458,527106)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (26470,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(26471,527106)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (26490,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(26491,527106)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (26495,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (26495,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(26496,527106)
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(26496,527106)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (26498,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(26499,527106)
GPGPU-Sim uArch: cycles simulated: 553606  inst.: 35285365 (ipc=548.6) sim_rate=149514 (inst/sec) elapsed = 0:0:03:56 / Fri Jul 27 17:38:36 2018
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(14,13,0) tid=(21,30,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (26582,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(26583,527106)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (26620,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(26621,527106)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (26661,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(26662,527106)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(2,14,0) tid=(29,8,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (26704,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(26705,527106)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (26708,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(26709,527106)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (26763,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(26764,527106)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(2,14,0) tid=(13,5,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (26861,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(26862,527106)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (26868,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(26869,527106)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (26894,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(26895,527106)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (26897,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(26898,527106)
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(5,14,0) tid=(17,17,0)
GPGPU-Sim uArch: cycles simulated: 554106  inst.: 35651461 (ipc=552.0) sim_rate=149796 (inst/sec) elapsed = 0:0:03:58 / Fri Jul 27 17:38:38 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (27026,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(27027,527106)
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(10,14,0) tid=(5,5,0)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(0,14,0) tid=(17,17,0)
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(1,14,0) tid=(25,28,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (27492,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(27493,527106)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(8,14,0) tid=(25,29,0)
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(6,14,0) tid=(25,29,0)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(13,14,0) tid=(25,11,0)
GPGPU-Sim uArch: cycles simulated: 555106  inst.: 36201325 (ipc=551.9) sim_rate=151469 (inst/sec) elapsed = 0:0:03:59 / Fri Jul 27 17:38:39 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (28125,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(28126,527106)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (28147,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(28148,527106)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (28161,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(28162,527106)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (28230,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(28231,527106)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (28233,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(28234,527106)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (28238,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(28239,527106)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (28243,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(28244,527106)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (28302,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(28303,527106)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(20,14,0) tid=(25,28,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (28340,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(28341,527106)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (28350,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(28351,527106)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (28387,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(28388,527106)
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(0,15,0) tid=(1,19,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (28494,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(28495,527106)
GPGPU-Sim uArch: cycles simulated: 555606  inst.: 36400209 (ipc=549.2) sim_rate=151667 (inst/sec) elapsed = 0:0:04:00 / Fri Jul 27 17:38:40 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (28504,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(28505,527106)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (28510,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(28511,527106)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (28543,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(28544,527106)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (28568,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(28569,527106)
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(0,15,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (28631,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(28632,527106)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (28638,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(28639,527106)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (28656,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(28657,527106)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (28663,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(28664,527106)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (28710,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(28711,527106)
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(15,14,0) tid=(17,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (28758,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(28759,527106)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (28764,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(28765,527106)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(10,15,0) tid=(29,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (28974,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(28975,527106)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(13,15,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 556106  inst.: 36768381 (ipc=552.4) sim_rate=152565 (inst/sec) elapsed = 0:0:04:01 / Fri Jul 27 17:38:41 2018
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(12,15,0) tid=(25,6,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(9,15,0) tid=(17,31,0)
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(2,15,0) tid=(25,12,0)
GPGPU-Sim uArch: cycles simulated: 556606  inst.: 37073581 (ipc=553.4) sim_rate=153196 (inst/sec) elapsed = 0:0:04:02 / Fri Jul 27 17:38:42 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (29580,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(29581,527106)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(7,15,0) tid=(25,30,0)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(11,15,0) tid=(25,20,0)
GPGPU-Sim uArch: cycles simulated: 557106  inst.: 37261645 (ipc=550.5) sim_rate=153340 (inst/sec) elapsed = 0:0:04:03 / Fri Jul 27 17:38:43 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (30007,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(30008,527106)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (30102,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(30103,527106)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (30104,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(30105,527106)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (30110,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(30111,527106)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (30116,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(30117,527106)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (30127,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(30128,527106)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (30189,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(30190,527106)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (30202,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(30203,527106)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (30234,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(18,15,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(30235,527106)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (30273,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(30274,527106)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (30292,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (30298,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(16,15,0) tid=(13,23,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (30447,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (30464,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 557606  inst.: 37490593 (ipc=548.9) sim_rate=153649 (inst/sec) elapsed = 0:0:04:04 / Fri Jul 27 17:38:44 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (30510,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (30512,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (30514,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (30530,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (30531,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (30610,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (30613,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (30649,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (30677,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(14,15,0) tid=(9,29,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (31047,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (31276,527106), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 9.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 18 
gpu_sim_cycle = 31277
gpu_sim_insn = 16793600
gpu_ipc =     536.9313
gpu_tot_sim_cycle = 558383
gpu_tot_sim_insn = 37541549
gpu_tot_ipc =      67.2326
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17526
gpu_stall_icnt2sh    = 106952
gpu_total_sim_rate=153858

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 725789
	L1I_total_cache_misses = 2387
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 38606, Miss = 18250, Miss_rate = 0.473, Pending_hits = 3185, Reservation_fails = 40709
	L1D_cache_core[1]: Access = 40645, Miss = 19255, Miss_rate = 0.474, Pending_hits = 3192, Reservation_fails = 36918
	L1D_cache_core[2]: Access = 40622, Miss = 19561, Miss_rate = 0.482, Pending_hits = 3175, Reservation_fails = 30952
	L1D_cache_core[3]: Access = 40551, Miss = 19982, Miss_rate = 0.493, Pending_hits = 3311, Reservation_fails = 39532
	L1D_cache_core[4]: Access = 48997, Miss = 24301, Miss_rate = 0.496, Pending_hits = 4205, Reservation_fails = 55293
	L1D_cache_core[5]: Access = 51033, Miss = 24979, Miss_rate = 0.489, Pending_hits = 4048, Reservation_fails = 58920
	L1D_cache_core[6]: Access = 49052, Miss = 24473, Miss_rate = 0.499, Pending_hits = 3987, Reservation_fails = 60172
	L1D_cache_core[7]: Access = 48556, Miss = 23971, Miss_rate = 0.494, Pending_hits = 4168, Reservation_fails = 60575
	L1D_cache_core[8]: Access = 48663, Miss = 24425, Miss_rate = 0.502, Pending_hits = 4128, Reservation_fails = 65769
	L1D_cache_core[9]: Access = 48260, Miss = 23721, Miss_rate = 0.492, Pending_hits = 4103, Reservation_fails = 65254
	L1D_cache_core[10]: Access = 47936, Miss = 23881, Miss_rate = 0.498, Pending_hits = 4099, Reservation_fails = 55395
	L1D_cache_core[11]: Access = 50926, Miss = 24786, Miss_rate = 0.487, Pending_hits = 4261, Reservation_fails = 56049
	L1D_cache_core[12]: Access = 50366, Miss = 24380, Miss_rate = 0.484, Pending_hits = 4180, Reservation_fails = 57578
	L1D_cache_core[13]: Access = 53149, Miss = 26364, Miss_rate = 0.496, Pending_hits = 4034, Reservation_fails = 58301
	L1D_cache_core[14]: Access = 49414, Miss = 23530, Miss_rate = 0.476, Pending_hits = 4199, Reservation_fails = 58812
	L1D_total_cache_accesses = 706776
	L1D_total_cache_misses = 345859
	L1D_total_cache_miss_rate = 0.4893
	L1D_total_cache_pending_hits = 58275
	L1D_total_cache_reservation_fails = 800229
	L1D_cache_data_port_util = 0.084
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 70642
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 284802
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 55542
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50793
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 277756
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 70194
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2733
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 295066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 522473
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 723402
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2387
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6709, 6709, 6709, 6709, 6709, 6709, 2162, 2162, 2106, 2106, 1965, 1965, 1965, 1965, 1658, 1658, 1341, 1341, 1341, 1341, 1341, 1341, 1341, 1341, 1341, 1341, 1341, 1341, 1341, 1341, 1341, 1341, 
gpgpu_n_tot_thrd_icount = 43303936
gpgpu_n_tot_w_icount = 1353248
gpgpu_n_stall_shd_mem = 1248452
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50793
gpgpu_n_mem_write_global = 315639
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4683108
gpgpu_n_store_insn = 2229226
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2154610
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1248452
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1632077	W0_Idle:542431	W0_Scoreboard:3690468	W1:58024	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:17962	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1152876
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 406344 {8:50793,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21393336 {40:172222,72:78129,136:65288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1352 {8:169,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6907848 {136:50793,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2525112 {8:315639,}
traffic_breakdown_memtocore[INST_ACC_R] = 22984 {136:169,}
maxmrqlatency = 171 
maxdqlatency = 0 
maxmflatency = 730 
averagemflatency = 195 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 558382 
mrq_lat_table:11822 	1727 	2123 	819 	708 	280 	60 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	337553 	28583 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	41603 	57003 	137450 	128056 	2360 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17804 	25923 	6848 	228 	5 	0 	0 	0 	103 	337 	7179 	23431 	33391 	109611 	120206 	6146 	15235 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1054 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        22        20        60        62        32        32        32        32        34        32         8         4         3        32 
dram[1]:        34        34        22        20        60        62        32        32        32        32        34        32         7         4         4        32 
dram[2]:        34        34        22        20        60        62        32        32        32        32        34        32         7         6         3         2 
dram[3]:        34        34        22        20        60        62        32        32        32        32        34        32         8         6         3         3 
dram[4]:        34        34        22        20        60        62        32        32        32        32        34        32         8         7         3         2 
dram[5]:        34        34        22        20        60        62        32        32        32        32        34        32         8         7         2         2 
dram[6]:        30        34        22        20        60        62        32        32        32        32        34        32         9         8         3         2 
dram[7]:        30        34        20        20        60        62        32        32        32        32        34        32         8         5         4         3 
dram[8]:        30        34        20        20        60        62        32        32        32        32        34        32         7         5         3         3 
dram[9]:        34        34        20        20        62        62        32        32        32        32        34        32         5         6         3         2 
dram[10]:        36        34        20        20        62        62        32        32        32        32        32        32        32         4         4         3 
dram[11]:        36        34        20        20        62        62        32        32        32        32        32        32         3         3         3         3 
dram[12]:        36        34        20        20        62        62        32        32        32        32        32        32         4         5         2         1 
dram[13]:        35        34        20        20        62        62        32        32        32        32        32        30         6         7         2         2 
dram[14]:        34        34        20        20        62        62        32        32        32        32        32        34         5         6        10         4 
dram[15]:        34        34        20        20        62        62        32        32        32        32        32        34         4         6        26         3 
maximum service time to same row:
dram[0]:    168084    155518    155518    155513     86163     85023    100614    101261    126739    127376    138750    133339    164299    165250    155479    155476 
dram[1]:    155518    155518    155503    156733    155513    155512     99421     98788    125523    124919    133360    127655    163091    162752    155472    155475 
dram[2]:    155516    155516    169297    168067    155513    155512     98202     97561    123067    123696    131701    126046    161880    161533    168021    168017 
dram[3]:    155514    155512    168078    168076    155512    155512     96967    108903    121845    122471    142706    135782    159299    160317    168014    169241 
dram[4]:    155516    155515    155514    155515    155509    155511    107043    107682    120633    120003    141117    134142    158100    157880    168016    155501 
dram[5]:    155504    156736    155516    155517    156727     78237    105708    105235    118184    118786    138236    132506    156915    156430    155492    155496 
dram[6]:    168067    168075    155518    155517     76339     75781    104495    104011    116925    117571    142343    142524    155697    167769    155488    155492 
dram[7]:    169306    168076    155520    155518     74858     86845    102015    102783    128148    128914    141522    140836    165766    166766    155484    155480 
dram[8]:    155518    155519    155519    155518     86403     85865    100941    100326    126934    126457    136702    139054    164547    165549    155475    155478 
dram[9]:    155520    155518    156733    168050    155513    155512     99720     99103    124609    125241    130528    136233    163267    163052    155474    155476 
dram[10]:    155514    155514    168067    168059    155512    155513     97262     97875    123389    123997    128906    147150    160819    161834    168022    169250 
dram[11]:    155513    155514    168078    168074    155511    155510    108467    109224    122164    121542    139869    145512    160061    160625    169244    168013 
dram[12]:    155514    155513    155516    155516    155512    155512    107243    108005    119692    120337    137008    143906    158854    158180    168025    155502 
dram[13]:    155502    156734    155517    155516     77443     77265    106028    105550    118473    119118    135439    141098    156363    156306    155493    155497 
dram[14]:    169305    168075    155519    155517     76233     76040    103700    104328    117241    117890    143061    142231    167694    167605    155491    155487 
dram[15]:    168076    168078    155518    155520     74911     87375    102470    103063    128448    127970    140709    141203    166475    166394    155486    155483 
average row accesses per activate:
dram[0]: 11.428572  8.400000  9.400000  9.600000 25.500000 18.000000 11.400000  8.833333 16.250000 16.750000 23.000000 22.333334 10.750000 12.666667 12.333333 10.000000 
dram[1]: 11.142858  9.222222 11.500000 11.875000 17.333334 18.333334 11.400000  9.000000 16.250000 17.000000 23.000000 22.000000 13.333333 12.666667 13.333333 10.000000 
dram[2]:  9.750000 10.750000 11.500000  8.000000 26.000000 27.250000  9.666667 10.200000 16.000000 17.000000 23.333334 22.000000 13.666667 13.666667  9.750000 11.666667 
dram[3]: 11.000000 12.142858  7.750000  9.300000 25.750000 27.500000  9.666667 10.000000 16.250000 17.000000 22.333334 22.000000 14.333333 14.000000  9.750000 12.000000 
dram[4]: 11.714286 12.285714  9.000000  7.666667 25.750000 27.000000  9.666667 10.400000 16.250000 17.250000 22.333334 21.666666 11.250000 14.000000  9.750000 12.000000 
dram[5]:  9.333333  9.666667  9.100000  9.300000 25.500000 26.500000  9.500000 10.800000 16.500000 17.250000 22.666666 21.666666 14.000000 14.000000  9.500000 11.666667 
dram[6]:  9.111111 12.142858 11.750000  9.200000 25.500000 26.750000  9.500000 10.800000 16.250000 17.000000 22.666666 22.666666 14.333333 14.000000  9.750000 11.666667 
dram[7]:  9.333333 10.875000  9.100000  9.200000 25.000000 26.500000  9.166667 10.800000 16.000000 16.750000 22.666666 22.333334 14.000000 12.666667 10.000000 12.333333 
dram[8]:  9.222222  8.600000  9.600000  9.400000 24.750000 26.000000  9.166667 10.600000 16.000000 17.000000 23.000000 22.333334 13.333333 12.666667 10.000000 12.666667 
dram[9]:  7.363636  8.700000  9.700000  8.900000 15.285714 25.750000  9.000000 10.600000 16.000000 16.750000 23.000000 22.666666 12.666667 13.333333 10.000000 12.000000 
dram[10]:  9.444445  9.666667  9.500000  8.700000 14.857142 18.000000  8.666667 10.800000 16.000000 17.000000 22.000000 22.000000 10.500000  8.000000 10.000000 12.000000 
dram[11]: 11.000000 11.125000  6.785714  7.250000 15.571428 18.333334  8.666667 10.200000 16.500000 17.250000 21.666666 22.000000 12.666667  9.750000  9.500000 12.333333 
dram[12]: 11.250000  9.555555  9.400000  8.800000 13.875000 13.750000  8.500000 10.200000 16.250000 17.250000 22.000000 22.000000 13.000000 10.500000  9.250000 11.333333 
dram[13]:  7.909091 12.142858  7.916667  8.800000 18.166666 18.333334  8.500000 10.400000 16.250000 17.000000 21.666666 21.333334 14.000000 11.000000  9.500000 11.666667 
dram[14]:  9.555555 10.750000  9.500000 10.625000 13.500000 13.625000  8.666667 10.400000 16.500000 17.000000 22.000000 23.000000 13.000000 10.000000  6.333333 12.666667 
dram[15]: 10.875000 11.857142  8.083333  8.800000 13.500000 26.000000  8.833333 10.400000 15.750000 17.000000 22.333334 23.333334 12.666667 10.000000  6.166667 12.333333 
average row locality = 17549/1388 = 12.643372
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        58        60        78        78        74        74        47        45        61        63        67        67        41        38        37        40 
dram[1]:        58        59        76        77        75        75        47        46        61        64        67        66        38        38        40        40 
dram[2]:        58        62        76        78        76        75        46        45        62        64        68        66        39        41        39        35 
dram[3]:        57        61        77        75        75        78        46        44        63        64        65        66        41        42        39        36 
dram[4]:        61        62        74        74        75        76        46        45        63        65        65        65        43        42        39        36 
dram[5]:        62        63        75        77        74        74        45        46        64        65        66        65        40        42        38        35 
dram[6]:        60        61        78        76        74        75        45        46        63        64        66        68        41        42        39        35 
dram[7]:        62        63        75        76        72        74        45        46        62        63        66        67        40        38        40        37 
dram[8]:        61        62        78        78        71        72        45        45        62        64        67        67        38        38        40        38 
dram[9]:        59        63        79        75        75        73        44        45        62        63        67        68        37        40        40        36 
dram[10]:        61        63        77        73        72        76        45        46        62        64        65        66        41        40        40        36 
dram[11]:        64        65        77        73        75        78        44        43        64        65        65        66        38        39        38        37 
dram[12]:        66        62        76        74        77        78        43        43        63        65        66        66        39        42        37        34 
dram[13]:        63        61        77        74        75        78        43        44        63        64        65        64        42        42        38        35 
dram[14]:        62        62        77        73        74        77        44        44        64        64        66        67        39        38        38        38 
dram[15]:        63        59        79        76        74        74        45        44        61        64        67        68        38        38        37        37 
total reads: 14855
bank skew: 79/34 = 2.32
chip skew: 933/924 = 1.01
number of total write accesses:
dram[0]:        22        24        16        18        28        34        10         8         4         4         2         0         2         0         0         0 
dram[1]:        20        24        16        18        29        35        10         8         4         4         2         0         2         0         0         0 
dram[2]:        20        24        16        18        28        34        12         6         2         4         2         0         2         0         0         0 
dram[3]:        20        24        16        18        28        32        12         6         2         4         2         0         2         0         0         0 
dram[4]:        21        24        16        18        28        32        12         7         2         4         2         0         2         0         0         0 
dram[5]:        22        24        16        16        28        32        12         8         2         4         2         0         2         0         0         0 
dram[6]:        22        24        16        16        28        32        12         8         2         4         2         0         2         0         0         0 
dram[7]:        22        24        16        16        28        32        10         8         2         4         2         0         2         0         0         0 
dram[8]:        22        24        18        16        28        32        10         8         2         4         2         0         2         0         0         0 
dram[9]:        22        24        18        14        32        30        10         8         2         4         2         0         1         0         0         0 
dram[10]:        24        24        18        14        32        32         7         8         2         4         1         0         1         0         0         0 
dram[11]:        24        24        18        14        34        32         8         8         2         4         0         0         0         0         0         0 
dram[12]:        24        24        18        14        34        32         8         8         2         4         0         0         0         0         0         0 
dram[13]:        24        24        18        14        34        32         8         8         2         4         0         0         0         2         0         0 
dram[14]:        24        24        18        12        34        32         8         8         2         4         0         2         0         2         0         0 
dram[15]:        24        24        18        12        34        30         8         8         2         4         0         2         0         2         0         0 
total reads: 2694
min_bank_accesses = 0!
chip skew: 172/166 = 1.04
average mf latency per bank:
dram[0]:       1282      1945      2852      2450       338       987       635       699     32820     28517      1828      1870       654       725       722       749
dram[1]:       1437      1894      2779      2425      1024       316       672       712     35326     30283      1753      1968       627       711       709       760
dram[2]:       1501      1979      3034      2660       343       331       662       729     16018     27235      1742      1926       625       660       850       709
dram[3]:       1286      1973      2929      2484       333       328       627       708     13854     30776      1747      1912       663       683       845       728
dram[4]:       1521      1625      2240      2168       324       329       703       767     16312     32035      1734      1817       954       670       858       702
dram[5]:       1290      1846      2568      2162       328       324       677       783     15735     28487      1697      1884       674       651       790       711
dram[6]:       1416      1760      2471      2253       311       330       687       764     14942     26500      1938      2073       668       625       802       764
dram[7]:       1389      1744      2324      2320       308       318       662       812     17998     31188      1844      2255       701       662       786       752
dram[8]:       1252      1945      2186      2002       300       318       657       813     18022     27956      1796      1961       696       630       776       737
dram[9]:       1563      1644      2100      2567      1385       335       660       751     14358     27334      1757      1978       729       618       763       771
dram[10]:       1671      1902      2238      2364      1409       349       710       775     17140     33035      1925      1908      3357       603       837       783
dram[11]:       1848      1699      1983      2211      1377       346       736       773     16288     29489      1891      2049       742       617       779       770
dram[12]:       1742      1741      2224      2335      1281       336       695       717     16089     24978      1954      1962       752       622       782       781
dram[13]:       1745      1942      2469      2182      1388       340       712       708     17719     29334      1869      2064       691       590       734       759
dram[14]:       1904      1663      2021      2403      1363       343       701       713     17272     31272      2087      1910       741       639       802       769
dram[15]:       1670      2002      2141      2048      1406       325       677       712     14887     27503      1888      1947       736       785       780       773
maximum mf latency per bank:
dram[0]:        515       456       519       528       451       356       502       443       565       612       565       448       355       320       306       315
dram[1]:        438       525       472       524       476       374       509       399       596       663       374       387       295       374       329       338
dram[2]:        440       502       498       548       514       389       526       514       569       614       363       365       334       328       326       345
dram[3]:        492       491       444       491       336       332       431       388       457       533       344       345       343       405       330       346
dram[4]:        490       396       523       526       361       347       537       591       353       580       349       351       630       413       319       346
dram[5]:        500       445       531       576       526       341       487       564       547       654       362       358       331       361       310       313
dram[6]:        443       477       502       496       436       349       521       552       730       688       505       640       339       319       376       327
dram[7]:        469       453       485       506       339       312       494       580       518       547       487       457       337       373       325       349
dram[8]:        481       491       572       603       458       316       404       569       545       576       393       450       323       354       376       356
dram[9]:        411       530       538       548       390       350       359       433       568       583       375       360       319       346       348       351
dram[10]:        437       610       575       664       431       393       550       552       480       500       366       337       328       354       352       323
dram[11]:        489       500       513       526       337       424       566       569       482       428       345       359       326       375       322       335
dram[12]:        420       440       431       486       441       348       500       493       396       414       343       368       356       383       343       337
dram[13]:        465       550       519       539       351       444       492       548       599       558       352       345       345       347       307       313
dram[14]:        484       568       541       645       328       452       449       461       439       441       361       378       353       315       339       333
dram[15]:        632       703       694       701       345       377       512       468       440       504       367       373       322       504       338       332

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=425165 n_nop=422807 n_act=87 n_pre=71 n_req=1100 n_rd=1856 n_write=344 bw_util=0.01035
n_activity=9393 dram_eff=0.4684
bk0: 116a 424557i bk1: 120a 424437i bk2: 156a 424392i bk3: 156a 424290i bk4: 148a 424291i bk5: 148a 424206i bk6: 94a 424762i bk7: 90a 424695i bk8: 122a 424763i bk9: 126a 424717i bk10: 134a 424747i bk11: 134a 424710i bk12: 82a 424923i bk13: 76a 424961i bk14: 74a 424987i bk15: 80a 424949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00491809
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=425165 n_nop=422819 n_act=82 n_pre=66 n_req=1099 n_rd=1854 n_write=344 bw_util=0.01034
n_activity=9382 dram_eff=0.4686
bk0: 116a 424535i bk1: 118a 424472i bk2: 152a 424477i bk3: 154a 424432i bk4: 150a 424266i bk5: 150a 424200i bk6: 94a 424732i bk7: 92a 424704i bk8: 122a 424782i bk9: 128a 424700i bk10: 134a 424740i bk11: 132a 424731i bk12: 76a 424940i bk13: 76a 424958i bk14: 80a 424970i bk15: 80a 424927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00419131
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=425165 n_nop=422821 n_act=82 n_pre=66 n_req=1098 n_rd=1860 n_write=336 bw_util=0.01033
n_activity=9332 dram_eff=0.4706
bk0: 116a 424600i bk1: 124a 424456i bk2: 152a 424566i bk3: 156a 424310i bk4: 152a 424229i bk5: 150a 424159i bk6: 92a 424656i bk7: 90a 424745i bk8: 124a 424683i bk9: 128a 424631i bk10: 136a 424745i bk11: 132a 424806i bk12: 78a 424943i bk13: 82a 424964i bk14: 78a 424949i bk15: 70a 424962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00576247
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=425165 n_nop=422827 n_act=82 n_pre=66 n_req=1095 n_rd=1858 n_write=332 bw_util=0.0103
n_activity=9338 dram_eff=0.4691
bk0: 114a 424610i bk1: 122a 424534i bk2: 154a 424460i bk3: 150a 424373i bk4: 150a 424260i bk5: 156a 424255i bk6: 92a 424615i bk7: 88a 424672i bk8: 126a 424774i bk9: 128a 424634i bk10: 130a 424777i bk11: 132a 424786i bk12: 82a 424922i bk13: 84a 424911i bk14: 78a 424966i bk15: 72a 424944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00425247
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=425165 n_nop=422817 n_act=83 n_pre=67 n_req=1099 n_rd=1862 n_write=336 bw_util=0.01034
n_activity=9343 dram_eff=0.4705
bk0: 122a 424567i bk1: 124a 424421i bk2: 148a 424558i bk3: 148a 424387i bk4: 150a 424304i bk5: 152a 424191i bk6: 92a 424672i bk7: 90a 424623i bk8: 126a 424731i bk9: 130a 424614i bk10: 130a 424788i bk11: 130a 424770i bk12: 86a 424867i bk13: 84a 424909i bk14: 78a 424958i bk15: 72a 424967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0039961
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=425165 n_nop=422815 n_act=84 n_pre=68 n_req=1099 n_rd=1862 n_write=336 bw_util=0.01034
n_activity=9295 dram_eff=0.4729
bk0: 124a 424493i bk1: 126a 424415i bk2: 150a 424507i bk3: 154a 424390i bk4: 148a 424236i bk5: 148a 424210i bk6: 90a 424718i bk7: 92a 424699i bk8: 128a 424771i bk9: 130a 424668i bk10: 132a 424808i bk11: 130a 424755i bk12: 80a 424923i bk13: 84a 424902i bk14: 76a 424975i bk15: 70a 424979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00537203
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=425165 n_nop=422819 n_act=80 n_pre=64 n_req=1101 n_rd=1866 n_write=336 bw_util=0.01036
n_activity=9273 dram_eff=0.4749
bk0: 120a 424517i bk1: 122a 424493i bk2: 156a 424501i bk3: 152a 424345i bk4: 148a 424229i bk5: 150a 424176i bk6: 90a 424727i bk7: 92a 424604i bk8: 126a 424642i bk9: 128a 424539i bk10: 132a 424787i bk11: 136a 424751i bk12: 82a 424927i bk13: 84a 424904i bk14: 78a 424970i bk15: 70a 424973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00637635
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=425165 n_nop=422831 n_act=83 n_pre=67 n_req=1092 n_rd=1852 n_write=332 bw_util=0.01027
n_activity=9183 dram_eff=0.4757
bk0: 124a 424528i bk1: 126a 424448i bk2: 150a 424527i bk3: 152a 424304i bk4: 144a 424200i bk5: 148a 424182i bk6: 90a 424731i bk7: 92a 424633i bk8: 124a 424762i bk9: 126a 424693i bk10: 132a 424764i bk11: 134a 424780i bk12: 80a 424909i bk13: 76a 424918i bk14: 80a 424954i bk15: 74a 424966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00489457
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=425165 n_nop=422823 n_act=85 n_pre=69 n_req=1094 n_rd=1852 n_write=336 bw_util=0.01029
n_activity=9234 dram_eff=0.4739
bk0: 122a 424490i bk1: 124a 424354i bk2: 156a 424373i bk3: 156a 424286i bk4: 142a 424302i bk5: 144a 424203i bk6: 90a 424683i bk7: 90a 424697i bk8: 124a 424761i bk9: 128a 424716i bk10: 134a 424783i bk11: 134a 424745i bk12: 76a 424891i bk13: 76a 424925i bk14: 80a 424926i bk15: 76a 424944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00588477
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=425165 n_nop=422815 n_act=90 n_pre=74 n_req=1093 n_rd=1852 n_write=334 bw_util=0.01028
n_activity=9327 dram_eff=0.4687
bk0: 118a 424500i bk1: 126a 424459i bk2: 158a 424366i bk3: 150a 424420i bk4: 150a 424189i bk5: 146a 424148i bk6: 88a 424744i bk7: 90a 424739i bk8: 124a 424784i bk9: 126a 424764i bk10: 134a 424758i bk11: 136a 424784i bk12: 74a 424953i bk13: 80a 424944i bk14: 80a 424955i bk15: 72a 424960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00615761
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=425165 n_nop=422809 n_act=92 n_pre=76 n_req=1094 n_rd=1854 n_write=334 bw_util=0.01029
n_activity=9223 dram_eff=0.4745
bk0: 122a 424457i bk1: 126a 424405i bk2: 154a 424371i bk3: 146a 424295i bk4: 144a 424149i bk5: 152a 424125i bk6: 90a 424726i bk7: 92a 424644i bk8: 124a 424815i bk9: 128a 424759i bk10: 130a 424740i bk11: 132a 424765i bk12: 82a 424935i bk13: 80a 424936i bk14: 80a 424957i bk15: 72a 424970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00668917
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=425165 n_nop=422795 n_act=94 n_pre=78 n_req=1099 n_rd=1862 n_write=336 bw_util=0.01034
n_activity=9297 dram_eff=0.4728
bk0: 128a 424487i bk1: 130a 424437i bk2: 154a 424392i bk3: 146a 424441i bk4: 150a 424134i bk5: 156a 424030i bk6: 88a 424743i bk7: 86a 424643i bk8: 128a 424764i bk9: 130a 424660i bk10: 130a 424835i bk11: 132a 424806i bk12: 76a 424969i bk13: 78a 424922i bk14: 76a 424963i bk15: 74a 424966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00542142
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=425165 n_nop=422799 n_act=92 n_pre=76 n_req=1099 n_rd=1862 n_write=336 bw_util=0.01034
n_activity=9198 dram_eff=0.4779
bk0: 132a 424471i bk1: 124a 424368i bk2: 152a 424374i bk3: 148a 424450i bk4: 154a 424073i bk5: 156a 424125i bk6: 86a 424742i bk7: 86a 424726i bk8: 126a 424795i bk9: 130a 424696i bk10: 132a 424813i bk11: 132a 424780i bk12: 78a 424938i bk13: 84a 424889i bk14: 74a 424980i bk15: 68a 424996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00776169
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=425165 n_nop=422803 n_act=91 n_pre=75 n_req=1098 n_rd=1856 n_write=340 bw_util=0.01033
n_activity=9343 dram_eff=0.4701
bk0: 126a 424494i bk1: 122a 424396i bk2: 154a 424409i bk3: 148a 424477i bk4: 150a 424212i bk5: 156a 424110i bk6: 86a 424732i bk7: 88a 424688i bk8: 126a 424754i bk9: 128a 424720i bk10: 130a 424788i bk11: 128a 424802i bk12: 84a 424947i bk13: 84a 424869i bk14: 76a 424986i bk15: 70a 424970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00543554
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=425165 n_nop=422803 n_act=92 n_pre=76 n_req=1097 n_rd=1854 n_write=340 bw_util=0.01032
n_activity=9305 dram_eff=0.4716
bk0: 124a 424533i bk1: 124a 424455i bk2: 154a 424413i bk3: 146a 424474i bk4: 148a 424166i bk5: 154a 424024i bk6: 88a 424661i bk7: 88a 424644i bk8: 128a 424717i bk9: 128a 424690i bk10: 132a 424819i bk11: 134a 424732i bk12: 78a 424971i bk13: 76a 424905i bk14: 76a 424965i bk15: 76a 424975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0059765
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=425165 n_nop=422817 n_act=90 n_pre=74 n_req=1092 n_rd=1848 n_write=336 bw_util=0.01027
n_activity=9223 dram_eff=0.4736
bk0: 126a 424491i bk1: 118a 424541i bk2: 158a 424449i bk3: 152a 424436i bk4: 148a 424190i bk5: 148a 424187i bk6: 90a 424736i bk7: 88a 424607i bk8: 122a 424769i bk9: 128a 424663i bk10: 134a 424821i bk11: 136a 424753i bk12: 76a 424941i bk13: 76a 424875i bk14: 74a 424953i bk15: 74a 424919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0062658

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27475, Miss = 928, Miss_rate = 0.034, Pending_hits = 594, Reservation_fails = 2001
L2_cache_bank[1]: Access = 29343, Miss = 927, Miss_rate = 0.032, Pending_hits = 606, Reservation_fails = 1811
L2_cache_bank[2]: Access = 21512, Miss = 930, Miss_rate = 0.043, Pending_hits = 610, Reservation_fails = 1575
L2_cache_bank[3]: Access = 21404, Miss = 929, Miss_rate = 0.043, Pending_hits = 589, Reservation_fails = 1508
L2_cache_bank[4]: Access = 22451, Miss = 931, Miss_rate = 0.041, Pending_hits = 588, Reservation_fails = 1613
L2_cache_bank[5]: Access = 21594, Miss = 931, Miss_rate = 0.043, Pending_hits = 583, Reservation_fails = 2345
L2_cache_bank[6]: Access = 20233, Miss = 933, Miss_rate = 0.046, Pending_hits = 606, Reservation_fails = 2386
L2_cache_bank[7]: Access = 23192, Miss = 926, Miss_rate = 0.040, Pending_hits = 597, Reservation_fails = 2463
L2_cache_bank[8]: Access = 22081, Miss = 926, Miss_rate = 0.042, Pending_hits = 585, Reservation_fails = 2415
L2_cache_bank[9]: Access = 20877, Miss = 926, Miss_rate = 0.044, Pending_hits = 582, Reservation_fails = 2010
L2_cache_bank[10]: Access = 24683, Miss = 927, Miss_rate = 0.038, Pending_hits = 579, Reservation_fails = 1982
L2_cache_bank[11]: Access = 22915, Miss = 931, Miss_rate = 0.041, Pending_hits = 573, Reservation_fails = 1877
L2_cache_bank[12]: Access = 21037, Miss = 931, Miss_rate = 0.044, Pending_hits = 563, Reservation_fails = 1864
L2_cache_bank[13]: Access = 23072, Miss = 928, Miss_rate = 0.040, Pending_hits = 554, Reservation_fails = 1631
L2_cache_bank[14]: Access = 23942, Miss = 927, Miss_rate = 0.039, Pending_hits = 572, Reservation_fails = 1740
L2_cache_bank[15]: Access = 20805, Miss = 924, Miss_rate = 0.044, Pending_hits = 601, Reservation_fails = 2095
L2_total_cache_accesses = 366616
L2_total_cache_misses = 14855
L2_total_cache_miss_rate = 0.0405
L2_total_cache_pending_hits = 9382
L2_total_cache_reservation_fails = 31316
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28335
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30234
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 313927
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1712
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1082
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=570494
icnt_total_pkts_simt_to_mem=956248
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.39
	minimum = 6
	maximum = 103
Network latency average = 13.354
	minimum = 6
	maximum = 86
Slowest packet = 674519
Flit latency average = 11.6806
	minimum = 6
	maximum = 82
Slowest flit = 1396590
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0636188
	minimum = 0.0614189 (at node 20)
	maximum = 0.071714 (at node 9)
Accepted packet rate average = 0.0636188
	minimum = 0.0614189 (at node 20)
	maximum = 0.071714 (at node 9)
Injected flit rate average = 0.169734
	minimum = 0.144163 (at node 5)
	maximum = 0.187774 (at node 15)
Accepted flit rate average= 0.169734
	minimum = 0.141734 (at node 20)
	maximum = 0.21738 (at node 9)
Injected packet length average = 2.66799
Accepted packet length average = 2.66799
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.0151 (18 samples)
	minimum = 6 (18 samples)
	maximum = 90.3333 (18 samples)
Network latency average = 11.6592 (18 samples)
	minimum = 6 (18 samples)
	maximum = 82 (18 samples)
Flit latency average = 10.7227 (18 samples)
	minimum = 6 (18 samples)
	maximum = 78.6111 (18 samples)
Fragmentation average = 0.000509167 (18 samples)
	minimum = 0 (18 samples)
	maximum = 20.3889 (18 samples)
Injected packet rate average = 0.0281528 (18 samples)
	minimum = 0.0187772 (18 samples)
	maximum = 0.0520509 (18 samples)
Accepted packet rate average = 0.0281528 (18 samples)
	minimum = 0.0187772 (18 samples)
	maximum = 0.0520509 (18 samples)
Injected flit rate average = 0.0657538 (18 samples)
	minimum = 0.0356788 (18 samples)
	maximum = 0.147129 (18 samples)
Accepted flit rate average = 0.0657538 (18 samples)
	minimum = 0.0352472 (18 samples)
	maximum = 0.13563 (18 samples)
Injected packet size average = 2.33561 (18 samples)
Accepted packet size average = 2.33561 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 4 sec (244 sec)
gpgpu_simulation_rate = 153858 (inst/sec)
gpgpu_simulation_rate = 2288 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,25,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,558383)
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,558383)
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,558383)
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,558383)
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,558383)
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,558383)
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,558383)
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,558383)
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,558383)
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,558383)
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,558383)
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,558383)
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,558383)
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,558383)
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,558383)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(0,4,0) tid=(25,8,0)
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(0,2,0) tid=(16,11,0)
GPGPU-Sim uArch: cycles simulated: 558883  inst.: 37791435 (ipc=499.8) sim_rate=154250 (inst/sec) elapsed = 0:0:04:05 / Fri Jul 27 17:38:45 2018
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(0,13,0) tid=(28,26,0)
GPGPU-Sim uArch: cycles simulated: 559383  inst.: 37854456 (ipc=312.9) sim_rate=153879 (inst/sec) elapsed = 0:0:04:06 / Fri Jul 27 17:38:46 2018
GPGPU-Sim uArch: cycles simulated: 560383  inst.: 37888391 (ipc=173.4) sim_rate=153394 (inst/sec) elapsed = 0:0:04:07 / Fri Jul 27 17:38:47 2018
GPGPU-Sim uArch: cycles simulated: 561383  inst.: 37910964 (ipc=123.1) sim_rate=152866 (inst/sec) elapsed = 0:0:04:08 / Fri Jul 27 17:38:48 2018
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(0,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 562383  inst.: 37933484 (ipc=98.0) sim_rate=152343 (inst/sec) elapsed = 0:0:04:09 / Fri Jul 27 17:38:49 2018
GPGPU-Sim uArch: cycles simulated: 563883  inst.: 37967528 (ipc=77.5) sim_rate=151870 (inst/sec) elapsed = 0:0:04:10 / Fri Jul 27 17:38:50 2018
GPGPU-Sim uArch: cycles simulated: 564383  inst.: 37978668 (ipc=72.9) sim_rate=151309 (inst/sec) elapsed = 0:0:04:11 / Fri Jul 27 17:38:51 2018
GPGPU-Sim uArch: cycles simulated: 564883  inst.: 37989936 (ipc=69.0) sim_rate=150753 (inst/sec) elapsed = 0:0:04:12 / Fri Jul 27 17:38:52 2018
GPGPU-Sim uArch: cycles simulated: 565883  inst.: 38012657 (ipc=62.8) sim_rate=150247 (inst/sec) elapsed = 0:0:04:13 / Fri Jul 27 17:38:53 2018
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(0,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 566883  inst.: 38035027 (ipc=58.1) sim_rate=149744 (inst/sec) elapsed = 0:0:04:14 / Fri Jul 27 17:38:54 2018
GPGPU-Sim uArch: cycles simulated: 567883  inst.: 38057756 (ipc=54.3) sim_rate=149246 (inst/sec) elapsed = 0:0:04:15 / Fri Jul 27 17:38:55 2018
GPGPU-Sim uArch: cycles simulated: 568883  inst.: 38080151 (ipc=51.3) sim_rate=148750 (inst/sec) elapsed = 0:0:04:16 / Fri Jul 27 17:38:56 2018
GPGPU-Sim uArch: cycles simulated: 569883  inst.: 38102912 (ipc=48.8) sim_rate=148260 (inst/sec) elapsed = 0:0:04:17 / Fri Jul 27 17:38:57 2018
GPGPU-Sim uArch: cycles simulated: 570883  inst.: 38125390 (ipc=46.7) sim_rate=147772 (inst/sec) elapsed = 0:0:04:18 / Fri Jul 27 17:38:58 2018
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(0,0,0) tid=(0,9,0)
GPGPU-Sim uArch: cycles simulated: 571883  inst.: 38147992 (ipc=44.9) sim_rate=147289 (inst/sec) elapsed = 0:0:04:19 / Fri Jul 27 17:38:59 2018
GPGPU-Sim uArch: cycles simulated: 572883  inst.: 38170548 (ipc=43.4) sim_rate=146809 (inst/sec) elapsed = 0:0:04:20 / Fri Jul 27 17:39:00 2018
GPGPU-Sim uArch: cycles simulated: 573883  inst.: 38193123 (ipc=42.0) sim_rate=146333 (inst/sec) elapsed = 0:0:04:21 / Fri Jul 27 17:39:01 2018
GPGPU-Sim uArch: cycles simulated: 574883  inst.: 38215642 (ipc=40.9) sim_rate=145861 (inst/sec) elapsed = 0:0:04:22 / Fri Jul 27 17:39:02 2018
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(0,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 576383  inst.: 38249596 (ipc=39.3) sim_rate=145435 (inst/sec) elapsed = 0:0:04:23 / Fri Jul 27 17:39:03 2018
GPGPU-Sim uArch: cycles simulated: 577383  inst.: 38272178 (ipc=38.5) sim_rate=144970 (inst/sec) elapsed = 0:0:04:24 / Fri Jul 27 17:39:04 2018
GPGPU-Sim uArch: cycles simulated: 578383  inst.: 38294820 (ipc=37.7) sim_rate=144508 (inst/sec) elapsed = 0:0:04:25 / Fri Jul 27 17:39:05 2018
GPGPU-Sim uArch: cycles simulated: 579383  inst.: 38317347 (ipc=36.9) sim_rate=144050 (inst/sec) elapsed = 0:0:04:26 / Fri Jul 27 17:39:06 2018
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(0,4,0) tid=(0,9,0)
GPGPU-Sim uArch: cycles simulated: 580883  inst.: 38351230 (ipc=36.0) sim_rate=143637 (inst/sec) elapsed = 0:0:04:27 / Fri Jul 27 17:39:07 2018
GPGPU-Sim uArch: cycles simulated: 581883  inst.: 38373826 (ipc=35.4) sim_rate=143185 (inst/sec) elapsed = 0:0:04:28 / Fri Jul 27 17:39:08 2018
GPGPU-Sim uArch: cycles simulated: 582883  inst.: 38396343 (ipc=34.9) sim_rate=142737 (inst/sec) elapsed = 0:0:04:29 / Fri Jul 27 17:39:09 2018
GPGPU-Sim uArch: cycles simulated: 583883  inst.: 38419087 (ipc=34.4) sim_rate=142292 (inst/sec) elapsed = 0:0:04:30 / Fri Jul 27 17:39:10 2018
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(0,6,0) tid=(0,12,0)
GPGPU-Sim uArch: cycles simulated: 584883  inst.: 38441566 (ipc=34.0) sim_rate=141850 (inst/sec) elapsed = 0:0:04:31 / Fri Jul 27 17:39:11 2018
GPGPU-Sim uArch: cycles simulated: 586383  inst.: 38475496 (ipc=33.4) sim_rate=141454 (inst/sec) elapsed = 0:0:04:32 / Fri Jul 27 17:39:12 2018
GPGPU-Sim uArch: cycles simulated: 587383  inst.: 38498047 (ipc=33.0) sim_rate=141018 (inst/sec) elapsed = 0:0:04:33 / Fri Jul 27 17:39:13 2018
GPGPU-Sim uArch: cycles simulated: 588383  inst.: 38520630 (ipc=32.6) sim_rate=140586 (inst/sec) elapsed = 0:0:04:34 / Fri Jul 27 17:39:14 2018
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(0,8,0) tid=(0,18,0)
GPGPU-Sim uArch: cycles simulated: 589383  inst.: 38543217 (ipc=32.3) sim_rate=140157 (inst/sec) elapsed = 0:0:04:35 / Fri Jul 27 17:39:15 2018
GPGPU-Sim uArch: cycles simulated: 590383  inst.: 38566526 (ipc=32.0) sim_rate=139733 (inst/sec) elapsed = 0:0:04:36 / Fri Jul 27 17:39:16 2018
GPGPU-Sim uArch: cycles simulated: 591383  inst.: 38589155 (ipc=31.7) sim_rate=139311 (inst/sec) elapsed = 0:0:04:37 / Fri Jul 27 17:39:17 2018
GPGPU-Sim uArch: cycles simulated: 591883  inst.: 38600681 (ipc=31.6) sim_rate=138851 (inst/sec) elapsed = 0:0:04:38 / Fri Jul 27 17:39:18 2018
GPGPU-Sim uArch: cycles simulated: 592883  inst.: 38623317 (ipc=31.4) sim_rate=138434 (inst/sec) elapsed = 0:0:04:39 / Fri Jul 27 17:39:19 2018
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(0,13,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 593883  inst.: 38646663 (ipc=31.1) sim_rate=138023 (inst/sec) elapsed = 0:0:04:40 / Fri Jul 27 17:39:20 2018
GPGPU-Sim uArch: cycles simulated: 594383  inst.: 38658094 (ipc=31.0) sim_rate=137573 (inst/sec) elapsed = 0:0:04:41 / Fri Jul 27 17:39:21 2018
GPGPU-Sim uArch: cycles simulated: 595883  inst.: 38692346 (ipc=30.7) sim_rate=137206 (inst/sec) elapsed = 0:0:04:42 / Fri Jul 27 17:39:22 2018
GPGPU-Sim uArch: cycles simulated: 596883  inst.: 38714863 (ipc=30.5) sim_rate=136801 (inst/sec) elapsed = 0:0:04:43 / Fri Jul 27 17:39:23 2018
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(0,11,0) tid=(0,14,0)
GPGPU-Sim uArch: cycles simulated: 597883  inst.: 38738035 (ipc=30.3) sim_rate=136401 (inst/sec) elapsed = 0:0:04:44 / Fri Jul 27 17:39:24 2018
GPGPU-Sim uArch: cycles simulated: 598883  inst.: 38760896 (ipc=30.1) sim_rate=136003 (inst/sec) elapsed = 0:0:04:45 / Fri Jul 27 17:39:25 2018
GPGPU-Sim uArch: cycles simulated: 599883  inst.: 38783429 (ipc=29.9) sim_rate=135606 (inst/sec) elapsed = 0:0:04:46 / Fri Jul 27 17:39:26 2018
GPGPU-Sim uArch: cycles simulated: 600883  inst.: 38806112 (ipc=29.8) sim_rate=135212 (inst/sec) elapsed = 0:0:04:47 / Fri Jul 27 17:39:27 2018
GPGPU-Sim uArch: cycles simulated: 601883  inst.: 38828666 (ipc=29.6) sim_rate=134821 (inst/sec) elapsed = 0:0:04:48 / Fri Jul 27 17:39:28 2018
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(0,12,0) tid=(0,18,0)
GPGPU-Sim uArch: cycles simulated: 602883  inst.: 38851693 (ipc=29.4) sim_rate=134434 (inst/sec) elapsed = 0:0:04:49 / Fri Jul 27 17:39:29 2018
GPGPU-Sim uArch: cycles simulated: 604383  inst.: 38885953 (ipc=29.2) sim_rate=134089 (inst/sec) elapsed = 0:0:04:50 / Fri Jul 27 17:39:30 2018
GPGPU-Sim uArch: cycles simulated: 605383  inst.: 38908595 (ipc=29.1) sim_rate=133706 (inst/sec) elapsed = 0:0:04:51 / Fri Jul 27 17:39:31 2018
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(0,10,0) tid=(0,20,0)
GPGPU-Sim uArch: cycles simulated: 606383  inst.: 38931175 (ipc=29.0) sim_rate=133325 (inst/sec) elapsed = 0:0:04:52 / Fri Jul 27 17:39:32 2018
GPGPU-Sim uArch: cycles simulated: 607383  inst.: 38953735 (ipc=28.8) sim_rate=132947 (inst/sec) elapsed = 0:0:04:53 / Fri Jul 27 17:39:33 2018
GPGPU-Sim uArch: cycles simulated: 608883  inst.: 38987830 (ipc=28.6) sim_rate=132611 (inst/sec) elapsed = 0:0:04:54 / Fri Jul 27 17:39:34 2018
GPGPU-Sim uArch: cycles simulated: 609883  inst.: 39011044 (ipc=28.5) sim_rate=132240 (inst/sec) elapsed = 0:0:04:55 / Fri Jul 27 17:39:35 2018
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(0,3,0) tid=(0,14,0)
GPGPU-Sim uArch: cycles simulated: 610883  inst.: 39033570 (ipc=28.4) sim_rate=131870 (inst/sec) elapsed = 0:0:04:56 / Fri Jul 27 17:39:36 2018
GPGPU-Sim uArch: cycles simulated: 612383  inst.: 39067404 (ipc=28.3) sim_rate=131540 (inst/sec) elapsed = 0:0:04:57 / Fri Jul 27 17:39:37 2018
GPGPU-Sim uArch: cycles simulated: 613383  inst.: 39090085 (ipc=28.2) sim_rate=131174 (inst/sec) elapsed = 0:0:04:58 / Fri Jul 27 17:39:38 2018
GPGPU-Sim uArch: cycles simulated: 614383  inst.: 39112666 (ipc=28.1) sim_rate=130811 (inst/sec) elapsed = 0:0:04:59 / Fri Jul 27 17:39:39 2018
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(0,11,0) tid=(0,15,0)
GPGPU-Sim uArch: cycles simulated: 615883  inst.: 39146841 (ipc=27.9) sim_rate=130489 (inst/sec) elapsed = 0:0:05:00 / Fri Jul 27 17:39:40 2018
GPGPU-Sim uArch: cycles simulated: 616883  inst.: 39169506 (ipc=27.8) sim_rate=130131 (inst/sec) elapsed = 0:0:05:01 / Fri Jul 27 17:39:41 2018
GPGPU-Sim uArch: cycles simulated: 617883  inst.: 39192246 (ipc=27.7) sim_rate=129775 (inst/sec) elapsed = 0:0:05:02 / Fri Jul 27 17:39:42 2018
GPGPU-Sim uArch: cycles simulated: 618383  inst.: 39203519 (ipc=27.7) sim_rate=129384 (inst/sec) elapsed = 0:0:05:03 / Fri Jul 27 17:39:43 2018
GPGPU-Sim uArch: cycles simulated: 619383  inst.: 39226272 (ipc=27.6) sim_rate=129033 (inst/sec) elapsed = 0:0:05:04 / Fri Jul 27 17:39:44 2018
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(0,5,0) tid=(0,18,0)
GPGPU-Sim uArch: cycles simulated: 620383  inst.: 39248914 (ipc=27.5) sim_rate=128684 (inst/sec) elapsed = 0:0:05:05 / Fri Jul 27 17:39:45 2018
GPGPU-Sim uArch: cycles simulated: 621383  inst.: 39271580 (ipc=27.5) sim_rate=128338 (inst/sec) elapsed = 0:0:05:06 / Fri Jul 27 17:39:46 2018
GPGPU-Sim uArch: cycles simulated: 621883  inst.: 39283094 (ipc=27.4) sim_rate=127957 (inst/sec) elapsed = 0:0:05:07 / Fri Jul 27 17:39:47 2018
GPGPU-Sim uArch: cycles simulated: 623383  inst.: 39317000 (ipc=27.3) sim_rate=127652 (inst/sec) elapsed = 0:0:05:08 / Fri Jul 27 17:39:48 2018
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(0,10,0) tid=(0,19,0)
GPGPU-Sim uArch: cycles simulated: 624383  inst.: 39339545 (ipc=27.2) sim_rate=127312 (inst/sec) elapsed = 0:0:05:09 / Fri Jul 27 17:39:49 2018
GPGPU-Sim uArch: cycles simulated: 625383  inst.: 39362186 (ipc=27.2) sim_rate=126974 (inst/sec) elapsed = 0:0:05:10 / Fri Jul 27 17:39:50 2018
GPGPU-Sim uArch: cycles simulated: 626383  inst.: 39385087 (ipc=27.1) sim_rate=126640 (inst/sec) elapsed = 0:0:05:11 / Fri Jul 27 17:39:51 2018
GPGPU-Sim uArch: cycles simulated: 627883  inst.: 39419492 (ipc=27.0) sim_rate=126344 (inst/sec) elapsed = 0:0:05:12 / Fri Jul 27 17:39:52 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(0,6,0) tid=(0,30,0)
GPGPU-Sim uArch: cycles simulated: 628883  inst.: 39442140 (ipc=27.0) sim_rate=126013 (inst/sec) elapsed = 0:0:05:13 / Fri Jul 27 17:39:53 2018
GPGPU-Sim uArch: cycles simulated: 629883  inst.: 39464715 (ipc=26.9) sim_rate=125683 (inst/sec) elapsed = 0:0:05:14 / Fri Jul 27 17:39:54 2018
GPGPU-Sim uArch: cycles simulated: 631383  inst.: 39499116 (ipc=26.8) sim_rate=125394 (inst/sec) elapsed = 0:0:05:15 / Fri Jul 27 17:39:55 2018
GPGPU-Sim uArch: cycles simulated: 632383  inst.: 39521953 (ipc=26.8) sim_rate=125069 (inst/sec) elapsed = 0:0:05:16 / Fri Jul 27 17:39:56 2018
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(0,8,0) tid=(0,25,0)
GPGPU-Sim uArch: cycles simulated: 633383  inst.: 39544950 (ipc=26.7) sim_rate=124747 (inst/sec) elapsed = 0:0:05:17 / Fri Jul 27 17:39:57 2018
GPGPU-Sim uArch: cycles simulated: 634883  inst.: 39578804 (ipc=26.6) sim_rate=124461 (inst/sec) elapsed = 0:0:05:18 / Fri Jul 27 17:39:58 2018
GPGPU-Sim uArch: cycles simulated: 635883  inst.: 39601362 (ipc=26.6) sim_rate=124142 (inst/sec) elapsed = 0:0:05:19 / Fri Jul 27 17:39:59 2018
GPGPU-Sim uArch: cycles simulated: 636883  inst.: 39623214 (ipc=26.5) sim_rate=123822 (inst/sec) elapsed = 0:0:05:20 / Fri Jul 27 17:40:00 2018
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(0,11,0) tid=(0,26,0)
GPGPU-Sim uArch: cycles simulated: 638383  inst.: 39655979 (ipc=26.4) sim_rate=123538 (inst/sec) elapsed = 0:0:05:21 / Fri Jul 27 17:40:01 2018
GPGPU-Sim uArch: cycles simulated: 639383  inst.: 39678336 (ipc=26.4) sim_rate=123224 (inst/sec) elapsed = 0:0:05:22 / Fri Jul 27 17:40:02 2018
GPGPU-Sim uArch: cycles simulated: 639883  inst.: 39688967 (ipc=26.3) sim_rate=122876 (inst/sec) elapsed = 0:0:05:23 / Fri Jul 27 17:40:03 2018
GPGPU-Sim uArch: cycles simulated: 641383  inst.: 39720397 (ipc=26.3) sim_rate=122593 (inst/sec) elapsed = 0:0:05:24 / Fri Jul 27 17:40:04 2018
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(0,5,0) tid=(0,31,0)
GPGPU-Sim uArch: cycles simulated: 642383  inst.: 39741582 (ipc=26.2) sim_rate=122281 (inst/sec) elapsed = 0:0:05:25 / Fri Jul 27 17:40:05 2018
GPGPU-Sim uArch: cycles simulated: 643883  inst.: 39773451 (ipc=26.1) sim_rate=122004 (inst/sec) elapsed = 0:0:05:26 / Fri Jul 27 17:40:06 2018
GPGPU-Sim uArch: cycles simulated: 645383  inst.: 39801456 (ipc=26.0) sim_rate=121716 (inst/sec) elapsed = 0:0:05:27 / Fri Jul 27 17:40:07 2018
GPGPU-Sim uArch: cycles simulated: 646883  inst.: 39828662 (ipc=25.8) sim_rate=121428 (inst/sec) elapsed = 0:0:05:28 / Fri Jul 27 17:40:08 2018
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(0,7,0) tid=(0,27,0)
GPGPU-Sim uArch: cycles simulated: 648383  inst.: 39856281 (ipc=25.7) sim_rate=121143 (inst/sec) elapsed = 0:0:05:29 / Fri Jul 27 17:40:09 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (90887,558383), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(90888,558383)
GPGPU-Sim uArch: cycles simulated: 649883  inst.: 39896127 (ipc=25.7) sim_rate=120897 (inst/sec) elapsed = 0:0:05:30 / Fri Jul 27 17:40:10 2018
GPGPU-Sim uArch: cycles simulated: 650883  inst.: 39916189 (ipc=25.7) sim_rate=120592 (inst/sec) elapsed = 0:0:05:31 / Fri Jul 27 17:40:11 2018
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(0,2,0) tid=(0,23,0)
GPGPU-Sim uArch: cycles simulated: 652383  inst.: 39938665 (ipc=25.5) sim_rate=120297 (inst/sec) elapsed = 0:0:05:32 / Fri Jul 27 17:40:12 2018
GPGPU-Sim uArch: cycles simulated: 653883  inst.: 39958912 (ipc=25.3) sim_rate=119996 (inst/sec) elapsed = 0:0:05:33 / Fri Jul 27 17:40:13 2018
GPGPU-Sim uArch: cycles simulated: 655883  inst.: 39983033 (ipc=25.0) sim_rate=119709 (inst/sec) elapsed = 0:0:05:34 / Fri Jul 27 17:40:14 2018
GPGPU-Sim uArch: cycles simulated: 657883  inst.: 40007240 (ipc=24.8) sim_rate=119424 (inst/sec) elapsed = 0:0:05:35 / Fri Jul 27 17:40:15 2018
GPGPU-Sim uArch: cycles simulated: 659883  inst.: 40027186 (ipc=24.5) sim_rate=119128 (inst/sec) elapsed = 0:0:05:36 / Fri Jul 27 17:40:16 2018
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(0,7,0) tid=(0,29,0)
GPGPU-Sim uArch: cycles simulated: 661883  inst.: 40046364 (ipc=24.2) sim_rate=118831 (inst/sec) elapsed = 0:0:05:37 / Fri Jul 27 17:40:17 2018
GPGPU-Sim uArch: cycles simulated: 664383  inst.: 40065087 (ipc=23.8) sim_rate=118535 (inst/sec) elapsed = 0:0:05:38 / Fri Jul 27 17:40:18 2018
GPGPU-Sim uArch: cycles simulated: 667383  inst.: 40082143 (ipc=23.3) sim_rate=118236 (inst/sec) elapsed = 0:0:05:39 / Fri Jul 27 17:40:19 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (110412,558383), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(110413,558383)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (110448,558383), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(110449,558383)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (110452,558383), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(110453,558383)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (110548,558383), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(110549,558383)
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(0,17,0) tid=(27,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (110674,558383), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(110675,558383)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (110712,558383), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(110713,558383)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (110728,558383), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(110729,558383)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (110806,558383), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(110807,558383)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (110884,558383), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(110885,558383)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (110914,558383), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (110922,558383), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (110957,558383), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 669383  inst.: 40210888 (ipc=24.0) sim_rate=118267 (inst/sec) elapsed = 0:0:05:40 / Fri Jul 27 17:40:20 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (111032,558383), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (111065,558383), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(0,20,0) tid=(6,26,0)
GPGPU-Sim uArch: cycles simulated: 670383  inst.: 40289707 (ipc=24.5) sim_rate=118151 (inst/sec) elapsed = 0:0:05:41 / Fri Jul 27 17:40:21 2018
GPGPU-Sim uArch: cycles simulated: 671883  inst.: 40315766 (ipc=24.4) sim_rate=117882 (inst/sec) elapsed = 0:0:05:42 / Fri Jul 27 17:40:22 2018
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(0,18,0) tid=(0,9,0)
GPGPU-Sim uArch: cycles simulated: 673383  inst.: 40339044 (ipc=24.3) sim_rate=117606 (inst/sec) elapsed = 0:0:05:43 / Fri Jul 27 17:40:23 2018
GPGPU-Sim uArch: cycles simulated: 675383  inst.: 40370058 (ipc=24.2) sim_rate=117354 (inst/sec) elapsed = 0:0:05:44 / Fri Jul 27 17:40:24 2018
GPGPU-Sim uArch: cycles simulated: 676883  inst.: 40393385 (ipc=24.1) sim_rate=117082 (inst/sec) elapsed = 0:0:05:45 / Fri Jul 27 17:40:25 2018
GPGPU-Sim uArch: cycles simulated: 678383  inst.: 40416626 (ipc=24.0) sim_rate=116811 (inst/sec) elapsed = 0:0:05:46 / Fri Jul 27 17:40:26 2018
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(0,22,0) tid=(0,8,0)
GPGPU-Sim uArch: cycles simulated: 680383  inst.: 40447692 (ipc=23.8) sim_rate=116563 (inst/sec) elapsed = 0:0:05:47 / Fri Jul 27 17:40:27 2018
GPGPU-Sim uArch: cycles simulated: 682383  inst.: 40478461 (ipc=23.7) sim_rate=116317 (inst/sec) elapsed = 0:0:05:48 / Fri Jul 27 17:40:28 2018
GPGPU-Sim uArch: cycles simulated: 683883  inst.: 40501702 (ipc=23.6) sim_rate=116050 (inst/sec) elapsed = 0:0:05:49 / Fri Jul 27 17:40:29 2018
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(0,16,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 685883  inst.: 40532635 (ipc=23.5) sim_rate=115807 (inst/sec) elapsed = 0:0:05:50 / Fri Jul 27 17:40:30 2018
GPGPU-Sim uArch: cycles simulated: 687383  inst.: 40555889 (ipc=23.4) sim_rate=115543 (inst/sec) elapsed = 0:0:05:51 / Fri Jul 27 17:40:31 2018
GPGPU-Sim uArch: cycles simulated: 689383  inst.: 40586848 (ipc=23.2) sim_rate=115303 (inst/sec) elapsed = 0:0:05:52 / Fri Jul 27 17:40:32 2018
GPGPU-Sim uArch: cycles simulated: 691383  inst.: 40617844 (ipc=23.1) sim_rate=115064 (inst/sec) elapsed = 0:0:05:53 / Fri Jul 27 17:40:33 2018
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(0,23,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 692883  inst.: 40641049 (ipc=23.0) sim_rate=114805 (inst/sec) elapsed = 0:0:05:54 / Fri Jul 27 17:40:34 2018
GPGPU-Sim uArch: cycles simulated: 694883  inst.: 40672077 (ipc=22.9) sim_rate=114569 (inst/sec) elapsed = 0:0:05:55 / Fri Jul 27 17:40:35 2018
GPGPU-Sim uArch: cycles simulated: 696383  inst.: 40695254 (ipc=22.9) sim_rate=114312 (inst/sec) elapsed = 0:0:05:56 / Fri Jul 27 17:40:36 2018
GPGPU-Sim uArch: cycles simulated: 697883  inst.: 40718446 (ipc=22.8) sim_rate=114057 (inst/sec) elapsed = 0:0:05:57 / Fri Jul 27 17:40:37 2018
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(0,21,0) tid=(0,8,0)
GPGPU-Sim uArch: cycles simulated: 699883  inst.: 40749502 (ipc=22.7) sim_rate=113825 (inst/sec) elapsed = 0:0:05:58 / Fri Jul 27 17:40:38 2018
GPGPU-Sim uArch: cycles simulated: 701883  inst.: 40780994 (ipc=22.6) sim_rate=113596 (inst/sec) elapsed = 0:0:05:59 / Fri Jul 27 17:40:39 2018
GPGPU-Sim uArch: cycles simulated: 702883  inst.: 40796738 (ipc=22.5) sim_rate=113324 (inst/sec) elapsed = 0:0:06:00 / Fri Jul 27 17:40:40 2018
GPGPU-Sim uArch: cycles simulated: 704383  inst.: 40820353 (ipc=22.5) sim_rate=113075 (inst/sec) elapsed = 0:0:06:01 / Fri Jul 27 17:40:41 2018
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(0,22,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 704883  inst.: 40828277 (ipc=22.4) sim_rate=112785 (inst/sec) elapsed = 0:0:06:02 / Fri Jul 27 17:40:42 2018
GPGPU-Sim uArch: cycles simulated: 706383  inst.: 40851769 (ipc=22.4) sim_rate=112539 (inst/sec) elapsed = 0:0:06:03 / Fri Jul 27 17:40:43 2018
GPGPU-Sim uArch: cycles simulated: 707383  inst.: 40866816 (ipc=22.3) sim_rate=112271 (inst/sec) elapsed = 0:0:06:04 / Fri Jul 27 17:40:44 2018
GPGPU-Sim uArch: cycles simulated: 709383  inst.: 40898294 (ipc=22.2) sim_rate=112050 (inst/sec) elapsed = 0:0:06:05 / Fri Jul 27 17:40:45 2018
GPGPU-Sim uArch: cycles simulated: 710383  inst.: 40913815 (ipc=22.2) sim_rate=111786 (inst/sec) elapsed = 0:0:06:06 / Fri Jul 27 17:40:46 2018
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(0,24,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 711383  inst.: 40929330 (ipc=22.1) sim_rate=111524 (inst/sec) elapsed = 0:0:06:07 / Fri Jul 27 17:40:47 2018
GPGPU-Sim uArch: cycles simulated: 712383  inst.: 40944877 (ipc=22.1) sim_rate=111263 (inst/sec) elapsed = 0:0:06:08 / Fri Jul 27 17:40:48 2018
GPGPU-Sim uArch: cycles simulated: 713383  inst.: 40960697 (ipc=22.1) sim_rate=111004 (inst/sec) elapsed = 0:0:06:09 / Fri Jul 27 17:40:49 2018
GPGPU-Sim uArch: cycles simulated: 714383  inst.: 40976394 (ipc=22.0) sim_rate=110747 (inst/sec) elapsed = 0:0:06:10 / Fri Jul 27 17:40:50 2018
GPGPU-Sim uArch: cycles simulated: 715883  inst.: 40999702 (ipc=22.0) sim_rate=110511 (inst/sec) elapsed = 0:0:06:11 / Fri Jul 27 17:40:51 2018
GPGPU-Sim uArch: cycles simulated: 717383  inst.: 41022963 (ipc=21.9) sim_rate=110276 (inst/sec) elapsed = 0:0:06:12 / Fri Jul 27 17:40:52 2018
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(0,19,0) tid=(0,13,0)
GPGPU-Sim uArch: cycles simulated: 718383  inst.: 41038394 (ipc=21.9) sim_rate=110022 (inst/sec) elapsed = 0:0:06:13 / Fri Jul 27 17:40:53 2018
GPGPU-Sim uArch: cycles simulated: 719383  inst.: 41054068 (ipc=21.8) sim_rate=109770 (inst/sec) elapsed = 0:0:06:14 / Fri Jul 27 17:40:54 2018
GPGPU-Sim uArch: cycles simulated: 720383  inst.: 41069935 (ipc=21.8) sim_rate=109519 (inst/sec) elapsed = 0:0:06:15 / Fri Jul 27 17:40:55 2018
GPGPU-Sim uArch: cycles simulated: 721383  inst.: 41085479 (ipc=21.7) sim_rate=109269 (inst/sec) elapsed = 0:0:06:16 / Fri Jul 27 17:40:56 2018
GPGPU-Sim uArch: cycles simulated: 722883  inst.: 41109004 (ipc=21.7) sim_rate=109042 (inst/sec) elapsed = 0:0:06:17 / Fri Jul 27 17:40:57 2018
GPGPU-Sim uArch: cycles simulated: 723883  inst.: 41124673 (ipc=21.7) sim_rate=108795 (inst/sec) elapsed = 0:0:06:18 / Fri Jul 27 17:40:58 2018
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(0,15,0) tid=(0,22,0)
GPGPU-Sim uArch: cycles simulated: 724883  inst.: 41140280 (ipc=21.6) sim_rate=108549 (inst/sec) elapsed = 0:0:06:19 / Fri Jul 27 17:40:59 2018
GPGPU-Sim uArch: cycles simulated: 725383  inst.: 41148045 (ipc=21.6) sim_rate=108284 (inst/sec) elapsed = 0:0:06:20 / Fri Jul 27 17:41:00 2018
GPGPU-Sim uArch: cycles simulated: 726383  inst.: 41163515 (ipc=21.6) sim_rate=108040 (inst/sec) elapsed = 0:0:06:21 / Fri Jul 27 17:41:01 2018
GPGPU-Sim uArch: cycles simulated: 727883  inst.: 41186257 (ipc=21.5) sim_rate=107817 (inst/sec) elapsed = 0:0:06:22 / Fri Jul 27 17:41:02 2018
GPGPU-Sim uArch: cycles simulated: 729383  inst.: 41208585 (ipc=21.4) sim_rate=107594 (inst/sec) elapsed = 0:0:06:23 / Fri Jul 27 17:41:03 2018
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(0,18,0) tid=(0,24,0)
GPGPU-Sim uArch: cycles simulated: 731383  inst.: 41237704 (ipc=21.4) sim_rate=107389 (inst/sec) elapsed = 0:0:06:24 / Fri Jul 27 17:41:04 2018
GPGPU-Sim uArch: cycles simulated: 732883  inst.: 41259265 (ipc=21.3) sim_rate=107166 (inst/sec) elapsed = 0:0:06:25 / Fri Jul 27 17:41:05 2018
GPGPU-Sim uArch: cycles simulated: 734883  inst.: 41287474 (ipc=21.2) sim_rate=106962 (inst/sec) elapsed = 0:0:06:26 / Fri Jul 27 17:41:06 2018
GPGPU-Sim uArch: cycles simulated: 736883  inst.: 41315879 (ipc=21.1) sim_rate=106759 (inst/sec) elapsed = 0:0:06:27 / Fri Jul 27 17:41:07 2018
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(0,18,0) tid=(0,19,0)
GPGPU-Sim uArch: cycles simulated: 738383  inst.: 41336870 (ipc=21.1) sim_rate=106538 (inst/sec) elapsed = 0:0:06:28 / Fri Jul 27 17:41:08 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (181694,558383), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 740383  inst.: 41364616 (ipc=21.0) sim_rate=106335 (inst/sec) elapsed = 0:0:06:29 / Fri Jul 27 17:41:09 2018
GPGPU-Sim uArch: cycles simulated: 742383  inst.: 41392639 (ipc=20.9) sim_rate=106134 (inst/sec) elapsed = 0:0:06:30 / Fri Jul 27 17:41:10 2018
GPGPU-Sim uArch: cycles simulated: 743883  inst.: 41413706 (ipc=20.9) sim_rate=105917 (inst/sec) elapsed = 0:0:06:31 / Fri Jul 27 17:41:11 2018
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(0,19,0) tid=(0,24,0)
GPGPU-Sim uArch: cycles simulated: 745383  inst.: 41434400 (ipc=20.8) sim_rate=105700 (inst/sec) elapsed = 0:0:06:32 / Fri Jul 27 17:41:12 2018
GPGPU-Sim uArch: cycles simulated: 746383  inst.: 41447982 (ipc=20.8) sim_rate=105465 (inst/sec) elapsed = 0:0:06:33 / Fri Jul 27 17:41:13 2018
GPGPU-Sim uArch: cycles simulated: 746883  inst.: 41454666 (ipc=20.8) sim_rate=105214 (inst/sec) elapsed = 0:0:06:34 / Fri Jul 27 17:41:14 2018
GPGPU-Sim uArch: cycles simulated: 747883  inst.: 41467865 (ipc=20.7) sim_rate=104716 (inst/sec) elapsed = 0:0:06:36 / Fri Jul 27 17:41:16 2018
GPGPU-Sim uArch: cycles simulated: 748883  inst.: 41480745 (ipc=20.7) sim_rate=104485 (inst/sec) elapsed = 0:0:06:37 / Fri Jul 27 17:41:17 2018
GPGPU-Sim uArch: cycles simulated: 749883  inst.: 41493906 (ipc=20.6) sim_rate=104256 (inst/sec) elapsed = 0:0:06:38 / Fri Jul 27 17:41:18 2018
GPGPU-Sim uArch: cycles simulated: 750383  inst.: 41500242 (ipc=20.6) sim_rate=104010 (inst/sec) elapsed = 0:0:06:39 / Fri Jul 27 17:41:19 2018
GPGPU-Sim uArch: cycles simulated: 751383  inst.: 41512596 (ipc=20.6) sim_rate=103781 (inst/sec) elapsed = 0:0:06:40 / Fri Jul 27 17:41:20 2018
GPGPU-Sim uArch: cycles simulated: 752383  inst.: 41524730 (ipc=20.5) sim_rate=103552 (inst/sec) elapsed = 0:0:06:41 / Fri Jul 27 17:41:21 2018
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(0,22,0) tid=(0,28,0)
GPGPU-Sim uArch: cycles simulated: 753883  inst.: 41543340 (ipc=20.5) sim_rate=103341 (inst/sec) elapsed = 0:0:06:42 / Fri Jul 27 17:41:22 2018
GPGPU-Sim uArch: cycles simulated: 754383  inst.: 41549442 (ipc=20.4) sim_rate=103100 (inst/sec) elapsed = 0:0:06:43 / Fri Jul 27 17:41:23 2018
GPGPU-Sim uArch: cycles simulated: 755383  inst.: 41560182 (ipc=20.4) sim_rate=102871 (inst/sec) elapsed = 0:0:06:44 / Fri Jul 27 17:41:24 2018
GPGPU-Sim uArch: cycles simulated: 755883  inst.: 41565468 (ipc=20.4) sim_rate=102630 (inst/sec) elapsed = 0:0:06:45 / Fri Jul 27 17:41:25 2018
GPGPU-Sim uArch: cycles simulated: 756883  inst.: 41576016 (ipc=20.3) sim_rate=102403 (inst/sec) elapsed = 0:0:06:46 / Fri Jul 27 17:41:26 2018
GPGPU-Sim uArch: cycles simulated: 758383  inst.: 41592063 (ipc=20.3) sim_rate=102191 (inst/sec) elapsed = 0:0:06:47 / Fri Jul 27 17:41:27 2018
GPGPU-Sim uArch: cycles simulated: 759383  inst.: 41601476 (ipc=20.2) sim_rate=101964 (inst/sec) elapsed = 0:0:06:48 / Fri Jul 27 17:41:28 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (201288,558383), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 760383  inst.: 41609775 (ipc=20.1) sim_rate=101735 (inst/sec) elapsed = 0:0:06:49 / Fri Jul 27 17:41:29 2018
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(0,19,0) tid=(0,27,0)
GPGPU-Sim uArch: cycles simulated: 763383  inst.: 41632914 (ipc=20.0) sim_rate=101543 (inst/sec) elapsed = 0:0:06:50 / Fri Jul 27 17:41:30 2018
GPGPU-Sim uArch: cycles simulated: 765883  inst.: 41647995 (ipc=19.8) sim_rate=101333 (inst/sec) elapsed = 0:0:06:51 / Fri Jul 27 17:41:31 2018
GPGPU-Sim uArch: cycles simulated: 768383  inst.: 41662273 (ipc=19.6) sim_rate=101122 (inst/sec) elapsed = 0:0:06:52 / Fri Jul 27 17:41:32 2018
GPGPU-Sim uArch: cycles simulated: 771883  inst.: 41678485 (ipc=19.4) sim_rate=100916 (inst/sec) elapsed = 0:0:06:53 / Fri Jul 27 17:41:33 2018
GPGPU-Sim uArch: cycles simulated: 775383  inst.: 41689955 (ipc=19.1) sim_rate=100700 (inst/sec) elapsed = 0:0:06:54 / Fri Jul 27 17:41:34 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (220562,558383), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (220792,558383), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (220855,558383), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (220939,558383), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (221165,558383), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (221240,558383), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (221572,558383), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (221618,558383), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 11.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 19 
gpu_sim_cycle = 221619
gpu_sim_insn = 4156000
gpu_ipc =      18.7529
gpu_tot_sim_cycle = 780002
gpu_tot_sim_insn = 41697549
gpu_tot_ipc =      53.4583
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17538
gpu_stall_icnt2sh    = 107815
gpu_total_sim_rate=100718

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2744189
	L1I_total_cache_misses = 2387
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 134670, Miss = 50908, Miss_rate = 0.378, Pending_hits = 3665, Reservation_fails = 98212
	L1D_cache_core[1]: Access = 136709, Miss = 52124, Miss_rate = 0.381, Pending_hits = 3608, Reservation_fails = 38164
	L1D_cache_core[2]: Access = 136686, Miss = 52268, Miss_rate = 0.382, Pending_hits = 3614, Reservation_fails = 88820
	L1D_cache_core[3]: Access = 136615, Miss = 52767, Miss_rate = 0.386, Pending_hits = 3695, Reservation_fails = 97737
	L1D_cache_core[4]: Access = 97029, Miss = 40701, Miss_rate = 0.419, Pending_hits = 4377, Reservation_fails = 84670
	L1D_cache_core[5]: Access = 99065, Miss = 41335, Miss_rate = 0.417, Pending_hits = 4263, Reservation_fails = 87945
	L1D_cache_core[6]: Access = 97084, Miss = 40844, Miss_rate = 0.421, Pending_hits = 4188, Reservation_fails = 89482
	L1D_cache_core[7]: Access = 144620, Miss = 56708, Miss_rate = 0.392, Pending_hits = 4582, Reservation_fails = 118337
	L1D_cache_core[8]: Access = 96695, Miss = 40714, Miss_rate = 0.421, Pending_hits = 4409, Reservation_fails = 94746
	L1D_cache_core[9]: Access = 144324, Miss = 56490, Miss_rate = 0.391, Pending_hits = 4496, Reservation_fails = 123231
	L1D_cache_core[10]: Access = 144000, Miss = 56574, Miss_rate = 0.393, Pending_hits = 4545, Reservation_fails = 112893
	L1D_cache_core[11]: Access = 146990, Miss = 57518, Miss_rate = 0.391, Pending_hits = 4671, Reservation_fails = 114186
	L1D_cache_core[12]: Access = 146430, Miss = 57198, Miss_rate = 0.391, Pending_hits = 4514, Reservation_fails = 115173
	L1D_cache_core[13]: Access = 149213, Miss = 59201, Miss_rate = 0.397, Pending_hits = 4355, Reservation_fails = 87525
	L1D_cache_core[14]: Access = 97446, Miss = 39837, Miss_rate = 0.409, Pending_hits = 4468, Reservation_fails = 88082
	L1D_total_cache_accesses = 1907576
	L1D_total_cache_misses = 755187
	L1D_total_cache_miss_rate = 0.3959
	L1D_total_cache_pending_hits = 63450
	L1D_total_cache_reservation_fails = 1439203
	L1D_cache_data_port_util = 0.172
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 75442
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0059
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1070912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 345242
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 74994
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18027
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 690343
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1093961
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2741802
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2387
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
15803, 15803, 15803, 15803, 15803, 15803, 11256, 11256, 11200, 11200, 11059, 11059, 11059, 11059, 10752, 10752, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 
gpgpu_n_tot_thrd_icount = 159707136
gpgpu_n_tot_w_icount = 4990848
gpgpu_n_stall_shd_mem = 1887426
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64844
gpgpu_n_mem_write_global = 715639
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5483908
gpgpu_n_store_insn = 2629226
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2209010
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1887426
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2521593	W0_Idle:988794	W0_Scoreboard:4130249	W1:3678824	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:17962	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1169676
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 518752 {8:64844,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37393336 {40:572222,72:78129,136:65288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1352 {8:169,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8818784 {136:64844,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5725112 {8:715639,}
traffic_breakdown_memtocore[INST_ACC_R] = 22984 {136:169,}
maxmrqlatency = 171 
maxdqlatency = 0 
maxmflatency = 730 
averagemflatency = 202 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 780001 
mrq_lat_table:29469 	3547 	2379 	1337 	884 	345 	72 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	739060 	41127 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	132370 	69867 	146202 	429724 	2360 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	30610 	27109 	6907 	228 	5 	0 	0 	0 	103 	337 	7179 	23431 	33391 	109611 	120206 	6146 	415235 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1497 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[1]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[2]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[3]:        34        34        32        32        60        62        32        32 
GPGPU-Sim PTX: cudaLaunch for 0x0x4043e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
       32        32        34        32        32        32        32        32 
dram[4]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[5]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[6]:        32        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[7]:        32        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[8]:        32        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[9]:        34        34        32        32        62        62        32        32        32        32        34        32        32        32        32        32 
dram[10]:        36        34        32        32        62        62        32        32        32        32        32        32        32        32        32        32 
dram[11]:        36        34        32        32        62        62        32        32        32        32        32        32        32        32        32        32 
dram[12]:        36        34        32        32        62        62        32        32        32        32        32        32        32        33        32        32 
dram[13]:        35        34        32        32        62        62        32        32        32        32        32        32        32        32        32        32 
dram[14]:        34        34        32        32        62        62        32        32        32        32        32        34        32        32        22        32 
dram[15]:        34        34        32        32        62        62        32        32        32        32        32        34        32        32        26        32 
maximum service time to same row:
dram[0]:    168084    155518    155518    155513     86163     85023    100614    101261    126739    127376    138750    133339    164299    165250    155479    155476 
dram[1]:    155518    155518    155503    156733    155513    155512     99421     98788    125523    124919    133360    127655    163091    162752    155472    155475 
dram[2]:    155516    155516    169297    168067    155513    155512     98202     97561    123067    123696    131701    126046    161880    161533    168021    168017 
dram[3]:    155514    155512    168078    168076    155512    155512     96967    108903    121845    122471    142706    135782    159299    160317    168014    169241 
dram[4]:    155516    155515    155514    155515    155509    155511    107043    107682    120633    120003    141117    134142    158100    157880    168016    155501 
dram[5]:    155504    156736    155516    155517    156727     78237    105708    105235    118184    118786    138236    132506    156915    156430    155492    155496 
dram[6]:    168067    168075    155518    155517     76339     75781    104495    104011    116925    117571    142343    142524    155697    167769    155488    155492 
dram[7]:    169306    168076    155520    155518     74858     86845    102015    102783    128148    128914    141522    140836    165766    166766    155484    155480 
dram[8]:    155518    155519    155519    155518     86403     85865    100941    100326    126934    126457    136702    139054    164547    165549    155475    155478 
dram[9]:    155520    155518    156733    168050    155513    155512     99720     99103    124609    125241    130528    136233    163267    163052    155474    155476 
dram[10]:    155514    155514    168067    168059    155512    155513     97262     97875    123389    123997    128906    147150    160819    161834    168022    169250 
dram[11]:    155513    155514    168078    168074    155511    155510    108467    109224    122164    121542    139869    145512    160061    160625    169244    168013 
dram[12]:    155514    155513    155516    155516    155512    155512    107243    108005    119692    120337    137008    143906    158854    158180    168025    155502 
dram[13]:    155502    156734    155517    155516     77443     77265    106028    105550    118473    119118    135439    141098    156363    156306    155493    155497 
dram[14]:    169305    168075    155519    155517     76233     76040    103700    104328    117241    117890    143061    142231    167694    167605    155491    155487 
dram[15]:    168076    168078    155518    155520     74911     87375    102470    103063    128448    127970    140709    141203    166475    166394    155486    155483 
average row accesses per activate:
dram[0]:  5.500000  5.142857  4.418605  6.620690  5.818182  4.829268  4.566667  4.031250  4.161290  5.695652  4.433333  3.638889  4.652174  3.642857  4.629630  4.482759 
dram[1]:  4.702703  4.365854  6.962963  6.586207  5.388889  4.651163  3.648649  4.333333  3.685714  4.258065  3.694444  3.250000  4.000000  4.250000  4.413793  4.482759 
dram[2]:  5.117647  5.687500  7.520000  5.485714  5.243243  4.853659  4.466667  4.031250  4.000000  3.771429  3.350000  3.421053  4.375000  4.375000  3.968750  3.571429 
dram[3]:  6.407407  6.241379  4.609756  4.395349  5.078948  6.060606  6.090909  6.400000  3.909091  3.882353  3.638889  3.823529  3.821429  3.533333  3.848485  3.937500 
dram[4]:  6.137931  5.200000  4.769231  4.585366  5.361111  5.657143  5.583333  4.333333  3.685714  3.800000  4.366667  3.794118  3.516129  3.785714  4.379310  5.040000 
dram[5]:  4.864865  4.945946  3.816327  4.021276  7.384615  7.000000  3.911765  4.400000  3.611111  4.290323  4.125000  3.583333  3.117647  3.312500  4.666667  4.310345 
dram[6]:  4.564103  4.763158  3.725490  3.547170  6.857143  6.793103  4.750000  4.400000  3.394737  4.000000  3.666667  4.400000  3.343750  3.117647  4.379310  3.289474 
dram[7]:  4.615385  3.812500  3.816327  4.177778  5.757576  6.322581  3.447368  3.882353  4.129032  4.225806  3.882353  3.638889  3.785714  3.923077  4.923077  4.300000 
dram[8]:  5.424242  4.789474  4.682927  4.418605  6.300000  7.760000  3.275000  3.852941  4.413793  5.280000  3.694444  3.852941  3.466667  3.642857  5.333333  3.823529 
dram[9]:  5.057143  5.083333  5.216216  5.000000  5.184210  5.848485  3.611111  3.638889  3.878788  3.742857  3.325000  3.666667  3.642857  3.714286  3.878788  4.096774 
dram[10]:  4.414634  4.463415  4.658536  4.255814  4.409091  5.351351  4.031250  4.125000  3.878788  4.258065  3.611111  2.954545  4.608696  4.000000  3.459460  3.705882 
dram[11]:  4.181818  4.868421  4.897436  3.893617  4.975000  4.761905  5.818182  4.607143  3.714286  3.410256  3.225000  3.611111  3.923077  3.551724  3.937500  3.735294 
dram[12]:  4.536585  5.352941  4.222222  4.279070  4.466667  4.444445  6.350000  5.863636  4.161290  3.243902  4.642857  4.642857  3.433333  3.419355  3.906250  3.757576 
dram[13]:  5.083333  4.763158  3.745098  3.914894  5.102564  6.666667  4.233333  4.062500  3.225000  3.567568  4.607143  3.764706  3.785714  4.000000  3.555556  3.787879 
dram[14]:  5.687500  5.870968  4.063830  3.851064  5.210526  5.378378  3.764706  4.062500  3.823529  3.567568  3.421053  3.911765  4.291667  4.160000  4.266667  4.413793 
dram[15]:  5.228571  4.972222  3.938776  4.487805  4.604651  4.974359  3.583333  3.611111  4.096774  4.258065  4.093750  5.153846  3.642857  4.521739  4.233333  4.379310 
average row locality = 38043/8688 = 4.378798
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       122       124       142       142       138       138        95        91        93        95        99        99        73        70        93        98 
dram[1]:       122       123       140       141       139       139        93        92        93        96        99        98        70        70        96        98 
dram[2]:       122       126       140       142       140       139        92        91        94        96       100        98        71        73        95        93 
dram[3]:       121       125       141       139       139       142        92        90        95        96        97        98        73        74        95        94 
dram[4]:       125       126       138       138       139       140        92        91        95        97        97        97        75        74        95        94 
dram[5]:       126       127       139       141       138       138        91        92        96        97        98        97        72        74        94        93 
dram[6]:       124       125       142       140       138       139        91        92        95        96        98       100        73        74        95        93 
dram[7]:       126       127       139       140       136       138        91        92        94        95        98        99        72        70        96        97 
dram[8]:       125       126       142       142       135       136        91        91        94        96        99        99        70        70        96        98 
dram[9]:       123       127       143       139       139       137        90        91        94        95        99       100        69        72        96        95 
dram[10]:       125       127       141       137       136       140        91        92        94        96        97        98        73        72        96        94 
dram[11]:       128       129       141       137       139       142        90        89        96        97        97        98        70        71        94        95 
dram[12]:       130       126       140       138       141       142        89        89        95        97        98        98        71        74        93        92 
dram[13]:       127       125       141       138       139       142        89        90        95        96        97        96        74        74        96        93 
dram[14]:       126       126       141       137       138       141        90        90        96        96        98        99        71        70        96        96 
dram[15]:       127       123       143       140       138       138        91        90        93        96        99       100        70        70        95        95 
total reads: 27380
bank skew: 143/69 = 2.07
chip skew: 1715/1708 = 1.00
number of total write accesses:
dram[0]:        54        56        48        50        54        60        42        38        36        36        34        32        34        32        32        32 
dram[1]:        52        56        48        50        55        61        42        38        36        36        34        32        34        32        32        32 
dram[2]:        52        56        48        50        54        60        42        38        34        36        34        32        34        32        32        32 
dram[3]:        52        56        48        50        54        58        42        38        34        36        34        32        34        32        32        32 
dram[4]:        53        56        48        50        54        58        42        39        34        36        34        32        34        32        32        32 
dram[5]:        54        56        48        48        54        58        42        40        34        36        34        32        34        32        32        32 
dram[6]:        54        56        48        48        54        58        42        40        34        36        34        32        34        32        32        32 
dram[7]:        54        56        48        48        54        58        40        40        34        36        34        32        34        32        32        32 
dram[8]:        54        56        50        48        54        58        40        40        34        36        34        32        34        32        32        32 
dram[9]:        54        56        50        46        58        56        40        40        34        36        34        32        33        32        32        32 
dram[10]:        56        56        50        46        58        58        38        40        34        36        33        32        33        32        32        32 
dram[11]:        56        56        50        46        60        58        38        40        34        36        32        32        32        32        32        32 
dram[12]:        56        56        50        46        60        58        38        40        34        36        32        32        32        32        32        32 
dram[13]:        56        56        50        46        60        58        38        40        34        36        32        32        32        34        32        32 
dram[14]:        56        56        50        44        60        58        38        40        34        36        32        34        32        34        32        32 
dram[15]:        56        56        50        44        60        56        38        40        34        36        32        34        32        34        32        32 
total reads: 10663
bank skew: 61/32 = 1.91
chip skew: 670/664 = 1.01
average mf latency per bank:
dram[0]:        709      1035      1529      1341       295       649       377       404     16626     14672      1036      1044       357       365       363     52843
dram[1]:        767      1001      1478      1322       667       284       393       409     17888     15683       996      1086       335       363       371     52761
dram[2]:        796      1057      1602      1445       298       291       396       406      8097     14113       996      1066       335       361       469     55028
dram[3]:        698      1048      1562      1340       290       290       384       392      7070     15938       979      1060       358       363       455     54529
dram[4]:        824       889      1204      1178       288       290       415       425      8307     16700       971      1006       481       349       482     36451
dram[5]:        723       997      1369      1180       288       285       402       438      8072     14859       957      1036       354       350       454     54826
dram[6]:        775       952      1340      1217       280       293       406       426      7617     13734      1080      1153       356       332       490     54604
dram[7]:        771       953      1250      1249       279       290       391       446      9086     16035      1035      1240       365       350       462     53145
dram[8]:        705      1041      1207      1106       277       292       391       444      9099     14487      1012      1086       363       326       466     52824
dram[9]:        847       905      1167      1351       863       292       389       425      7267     14065       993      1101       360       327       481     18254
dram[10]:        905      1026      1233      1244       870       301       404       435      8658     17103      1061      1057      1417       322       412       385
dram[11]:       1004       934      1103      1172       861       302       418       421      8355     15385      1038      1127       366       319       389       392
dram[12]:        961       945      1217      1237       814       292       397       400      8194     13044      1081      1084       371       328       386       378
dram[13]:        950      1036      1348      1167       868       293       404       397      9022     15200      1030      1124       357       322     53620       374
dram[14]:       1023       906      1122      1250       854       301       404       397      8856     16198      1147      1076       369       329     53658       388
dram[15]:        915      1051      1188      1100       878       290       396       398      7473     14255      1053      1099       364       393     54041       383
maximum mf latency per bank:
dram[0]:        515       456       519       528       451       389       502       443       565       612       565       448       401       394       380       373
dram[1]:        438       525       472       524       476       374       509       399       596       663       376       400       303       374       391       369
dram[2]:        440       502       498       548       514       401       526       514       569       614       382       385       364       379       366       373
dram[3]:        492       491       444       491       394       395       431       388       457       533       391       418       343       405       377       369
dram[4]:        490       396       523       526       378       366       537       591       367       580       364       386       630       413       361       365
dram[5]:        500       445       531       576       526       367       487       564       547       654       409       388       344       361       367       376
dram[6]:        443       477       502       496       436       377       521       552       730       688       505       640       347       349       408       397
dram[7]:        469       453       485       506       361       364       494       580       518       547       487       457       364       373       377       375
dram[8]:        481       491       572       603       458       363       404       569       545       576       393       450       361       368       376       381
dram[9]:        411       530       538       548       390       379       367       433       568       583       380       369       353       346       371       420
dram[10]:        437       610       575       664       431       393       550       552       480       500       370       378       386       388       362       371
dram[11]:        489       500       513       526       376       424       566       569       482       428       381       396       366       375       388       375
dram[12]:        420       440       431       486       441       366       500       493       396       414       375       378       360       383       385       362
dram[13]:        465       550       519       539       370       444       492       548       599       558       399       375       345       347       399       389
dram[14]:        484       568       541       645       366       452       449       461       439       441       388       393       353       322       368       365
dram[15]:        632       703       694       701       376       377       512       468       440       504       380       373       322       504       384       381

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=593912 n_nop=588158 n_act=503 n_pre=487 n_req=2382 n_rd=3424 n_write=1340 bw_util=0.01604
n_activity=22864 dram_eff=0.4167
bk0: 244a 592458i bk1: 248a 592244i bk2: 284a 592163i bk3: 284a 592163i bk4: 276a 592193i bk5: 276a 592086i bk6: 190a 592725i bk7: 182a 592626i bk8: 186a 592774i bk9: 190a 592738i bk10: 198a 592707i bk11: 198a 592613i bk12: 146a 592899i bk13: 140a 592931i bk14: 186a 592919i bk15: 196a 592894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00533076
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=593912 n_nop=588110 n_act=530 n_pre=514 n_req=2379 n_rd=3418 n_write=1340 bw_util=0.01602
n_activity=22942 dram_eff=0.4148
bk0: 244a 592397i bk1: 246a 592385i bk2: 280a 592386i bk3: 282a 592367i bk4: 278a 592227i bk5: 278a 592158i bk6: 186a 592591i bk7: 184a 592703i bk8: 186a 592794i bk9: 192a 592669i bk10: 198a 592833i bk11: 196a 592605i bk12: 140a 593032i bk13: 140a 593008i bk14: 192a 592933i bk15: 196a 592943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00427673
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=593912 n_nop=588120 n_act=526 n_pre=510 n_req=2378 n_rd=3424 n_write=1332 bw_util=0.01602
n_activity=22883 dram_eff=0.4157
bk0: 244a 592428i bk1: 252a 592293i bk2: 280a 592555i bk3: 284a 592253i bk4: 280a 592131i bk5: 278a 592043i bk6: 184a 592668i bk7: 182a 592748i bk8: 188a 592720i bk9: 192a 592645i bk10: 200a 592755i bk11: 196a 592744i bk12: 142a 593001i bk13: 146a 593078i bk14: 190a 592891i bk15: 186a 592852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00520953
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=593912 n_nop=588152 n_act=513 n_pre=497 n_req=2375 n_rd=3422 n_write=1328 bw_util=0.016
n_activity=22963 dram_eff=0.4137
bk0: 242a 592503i bk1: 250a 592469i bk2: 282a 592272i bk3: 278a 592261i bk4: 278a 592155i bk5: 284a 592124i bk6: 184a 592642i bk7: 180a 592798i bk8: 190a 592798i bk9: 192a 592759i bk10: 194a 592751i bk11: 196a 592724i bk12: 146a 593020i bk13: 148a 592952i bk14: 190a 592877i bk15: 188a 592854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00387936
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=593912 n_nop=588138 n_act=516 n_pre=500 n_req=2379 n_rd=3426 n_write=1332 bw_util=0.01602
n_activity=22958 dram_eff=0.4145
bk0: 250a 592426i bk1: 252a 592318i bk2: 276a 592506i bk3: 276a 592265i bk4: 278a 592215i bk5: 280a 592022i bk6: 184a 592725i bk7: 182a 592580i bk8: 190a 592774i bk9: 194a 592619i bk10: 194a 592850i bk11: 194a 592678i bk12: 150a 592837i bk13: 148a 592945i bk14: 190a 592947i bk15: 188a 592915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00422958
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=593912 n_nop=588080 n_act=545 n_pre=529 n_req=2379 n_rd=3426 n_write=1332 bw_util=0.01602
n_activity=23016 dram_eff=0.4135
bk0: 252a 592372i bk1: 254a 592366i bk2: 278a 592326i bk3: 282a 592276i bk4: 276a 592224i bk5: 276a 592126i bk6: 182a 592655i bk7: 184a 592604i bk8: 192a 592811i bk9: 194a 592789i bk10: 196a 592726i bk11: 194a 592661i bk12: 144a 592962i bk13: 148a 592875i bk14: 188a 592925i bk15: 186a 592884i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00464042
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=593912 n_nop=588034 n_act=566 n_pre=550 n_req=2381 n_rd=3430 n_write=1332 bw_util=0.01604
n_activity=22948 dram_eff=0.415
bk0: 248a 592428i bk1: 250a 592343i bk2: 284a 592165i bk3: 280a 592124i bk4: 276a 592083i bk5: 278a 592102i bk6: 182a 592713i bk7: 184a 592523i bk8: 190a 592580i bk9: 192a 592515i bk10: 196a 592802i bk11: 200a 592796i bk12: 146a 592941i bk13: 148a 592965i bk14: 190a 592823i bk15: 186a 592727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00597227
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=593912 n_nop=588062 n_act=559 n_pre=543 n_req=2374 n_rd=3420 n_write=1328 bw_util=0.01599
n_activity=22809 dram_eff=0.4163
bk0: 252a 592401i bk1: 254a 592185i bk2: 278a 592335i bk3: 280a 592205i bk4: 272a 592159i bk5: 276a 592114i bk6: 182a 592609i bk7: 184a 592533i bk8: 188a 592753i bk9: 190a 592580i bk10: 196a 592810i bk11: 198a 592795i bk12: 144a 592969i bk13: 140a 592972i bk14: 192a 592941i bk15: 194a 592904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00453603
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=593912 n_nop=588128 n_act=524 n_pre=508 n_req=2376 n_rd=3420 n_write=1332 bw_util=0.016
n_activity=22886 dram_eff=0.4153
bk0: 250a 592342i bk1: 252a 592273i bk2: 284a 592319i bk3: 284a 592221i bk4: 270a 592207i bk5: 272a 592224i bk6: 182a 592644i bk7: 182a 592623i bk8: 188a 592788i bk9: 192a 592787i bk10: 198a 592758i bk11: 198a 592751i bk12: 140a 592945i bk13: 140a 592900i bk14: 192a 592890i bk15: 196a 592654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00566246
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=593912 n_nop=588076 n_act=552 n_pre=536 n_req=2374 n_rd=3418 n_write=1330 bw_util=0.01599
n_activity=23060 dram_eff=0.4118
bk0: 246a 592370i bk1: 254a 592382i bk2: 286a 592332i bk3: 278a 592333i bk4: 278a 592064i bk5: 274a 592084i bk6: 180a 592825i bk7: 182a 592596i bk8: 188a 592770i bk9: 190a 592730i bk10: 198a 592678i bk11: 200a 592760i bk12: 138a 593001i bk13: 144a 593002i bk14: 192a 592839i bk15: 190a 592802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00528698
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=593912 n_nop=588028 n_act=575 n_pre=559 n_req=2375 n_rd=3418 n_write=1332 bw_util=0.016
n_activity=22928 dram_eff=0.4143
bk0: 250a 592241i bk1: 254a 592220i bk2: 282a 592154i bk3: 274a 592167i bk4: 272a 591958i bk5: 280a 592012i bk6: 182a 592699i bk7: 184a 592513i bk8: 188a 592731i bk9: 192a 592696i bk10: 194a 592777i bk11: 196a 592651i bk12: 146a 593029i bk13: 144a 592999i bk14: 192a 592928i bk15: 188a 592860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00614738
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=593912 n_nop=588028 n_act=571 n_pre=555 n_req=2379 n_rd=3426 n_write=1332 bw_util=0.01602
n_activity=23050 dram_eff=0.4128
bk0: 256a 592315i bk1: 258a 592379i bk2: 282a 592268i bk3: 274a 592252i bk4: 278a 592038i bk5: 284a 591857i bk6: 180a 592875i bk7: 178a 592670i bk8: 192a 592757i bk9: 194a 592646i bk10: 194a 592742i bk11: 196a 592830i bk12: 140a 593096i bk13: 142a 592991i bk14: 188a 592873i bk15: 190a 592818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00514386
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=593912 n_nop=588072 n_act=549 n_pre=533 n_req=2379 n_rd=3426 n_write=1332 bw_util=0.01602
n_activity=22910 dram_eff=0.4154
bk0: 260a 592350i bk1: 252a 592217i bk2: 280a 592244i bk3: 276a 592318i bk4: 282a 592006i bk5: 284a 592040i bk6: 178a 592810i bk7: 178a 592767i bk8: 190a 592848i bk9: 194a 592659i bk10: 196a 592809i bk11: 196a 592785i bk12: 142a 592971i bk13: 148a 592958i bk14: 186a 592902i bk15: 184a 592853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00696736
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=593912 n_nop=588036 n_act=566 n_pre=550 n_req=2380 n_rd=3424 n_write=1336 bw_util=0.01603
n_activity=23092 dram_eff=0.4123
bk0: 254a 592446i bk1: 250a 592330i bk2: 282a 592186i bk3: 276a 592243i bk4: 278a 592135i bk5: 284a 592093i bk6: 178a 592765i bk7: 180a 592690i bk8: 190a 592723i bk9: 192a 592702i bk10: 194a 592878i bk11: 192a 592759i bk12: 148a 593026i bk13: 148a 592956i bk14: 192a 592746i bk15: 186a 592803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00498895
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=593912 n_nop=588072 n_act=549 n_pre=533 n_req=2379 n_rd=3422 n_write=1336 bw_util=0.01602
n_activity=22908 dram_eff=0.4154
bk0: 252a 592502i bk1: 252a 592468i bk2: 282a 592189i bk3: 274a 592345i bk4: 276a 592116i bk5: 282a 591972i bk6: 180a 592524i bk7: 180a 592614i bk8: 192a 592701i bk9: 192a 592671i bk10: 196a 592702i bk11: 198a 592664i bk12: 142a 593071i bk13: 140a 592928i bk14: 192a 592855i bk15: 192a 592829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00545367
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=593912 n_nop=588090 n_act=545 n_pre=529 n_req=2374 n_rd=3416 n_write=1332 bw_util=0.01599
n_activity=22926 dram_eff=0.4142
bk0: 254a 592434i bk1: 246a 592488i bk2: 286a 592331i bk3: 280a 592219i bk4: 276a 592161i bk5: 276a 592089i bk6: 182a 592725i bk7: 180a 592606i bk8: 186a 592789i bk9: 192a 592683i bk10: 198a 592766i bk11: 200a 592849i bk12: 140a 592970i bk13: 140a 592980i bk14: 190a 592955i bk15: 190a 592849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00541999

========= L2 cache stats =========
L2_cache_bank[0]: Access = 60339, Miss = 1712, Miss_rate = 0.028, Pending_hits = 594, Reservation_fails = 2001
L2_cache_bank[1]: Access = 62201, Miss = 1709, Miss_rate = 0.027, Pending_hits = 606, Reservation_fails = 1811
L2_cache_bank[2]: Access = 54412, Miss = 1712, Miss_rate = 0.031, Pending_hits = 610, Reservation_fails = 1575
L2_cache_bank[3]: Access = 54296, Miss = 1711, Miss_rate = 0.032, Pending_hits = 589, Reservation_fails = 1508
L2_cache_bank[4]: Access = 55357, Miss = 1713, Miss_rate = 0.031, Pending_hits = 588, Reservation_fails = 1613
L2_cache_bank[5]: Access = 54479, Miss = 1713, Miss_rate = 0.031, Pending_hits = 583, Reservation_fails = 2345
L2_cache_bank[6]: Access = 53142, Miss = 1715, Miss_rate = 0.032, Pending_hits = 606, Reservation_fails = 2386
L2_cache_bank[7]: Access = 56101, Miss = 1710, Miss_rate = 0.030, Pending_hits = 597, Reservation_fails = 2463
L2_cache_bank[8]: Access = 54997, Miss = 1710, Miss_rate = 0.031, Pending_hits = 585, Reservation_fails = 2415
L2_cache_bank[9]: Access = 37784, Miss = 1709, Miss_rate = 0.045, Pending_hits = 582, Reservation_fails = 2010
L2_cache_bank[10]: Access = 25537, Miss = 1709, Miss_rate = 0.067, Pending_hits = 579, Reservation_fails = 1982
L2_cache_bank[11]: Access = 23759, Miss = 1713, Miss_rate = 0.072, Pending_hits = 573, Reservation_fails = 1877
L2_cache_bank[12]: Access = 21879, Miss = 1713, Miss_rate = 0.078, Pending_hits = 563, Reservation_fails = 1864
L2_cache_bank[13]: Access = 55929, Miss = 1712, Miss_rate = 0.031, Pending_hits = 554, Reservation_fails = 1631
L2_cache_bank[14]: Access = 56796, Miss = 1711, Miss_rate = 0.030, Pending_hits = 572, Reservation_fails = 1740
L2_cache_bank[15]: Access = 53659, Miss = 1708, Miss_rate = 0.032, Pending_hits = 601, Reservation_fails = 2095
L2_total_cache_accesses = 780667
L2_total_cache_misses = 27380
L2_total_cache_miss_rate = 0.0351
L2_total_cache_pending_hits = 9382
L2_total_cache_reservation_fails = 31316
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29861
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25642
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30234
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 713927
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1712
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1082
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=1040749
icnt_total_pkts_simt_to_mem=1770299
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.8905
	minimum = 6
	maximum = 61
Network latency average = 14.214
	minimum = 6
	maximum = 45
Slowest packet = 734139
Flit latency average = 15.5008
	minimum = 6
	maximum = 45
Slowest flit = 2311054
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.120536
	minimum = 0.00379931 (at node 27)
	maximum = 0.149865 (at node 1)
Accepted packet rate average = 0.120536
	minimum = 0.00379931 (at node 27)
	maximum = 0.149865 (at node 1)
Injected flit rate average = 0.186939
	minimum = 0.0189966 (at node 27)
	maximum = 0.294257 (at node 1)
Accepted flit rate average= 0.186939
	minimum = 0.00379931 (at node 27)
	maximum = 0.292917 (at node 23)
Injected packet length average = 1.5509
Accepted packet length average = 1.5509
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4822 (19 samples)
	minimum = 6 (19 samples)
	maximum = 88.7895 (19 samples)
Network latency average = 11.7937 (19 samples)
	minimum = 6 (19 samples)
	maximum = 80.0526 (19 samples)
Flit latency average = 10.9742 (19 samples)
	minimum = 6 (19 samples)
	maximum = 76.8421 (19 samples)
Fragmentation average = 0.000482369 (19 samples)
	minimum = 0 (19 samples)
	maximum = 19.3158 (19 samples)
Injected packet rate average = 0.033015 (19 samples)
	minimum = 0.0179889 (19 samples)
	maximum = 0.057199 (19 samples)
Accepted packet rate average = 0.033015 (19 samples)
	minimum = 0.0179889 (19 samples)
	maximum = 0.057199 (19 samples)
Injected flit rate average = 0.072132 (19 samples)
	minimum = 0.0348008 (19 samples)
	maximum = 0.154873 (19 samples)
Accepted flit rate average = 0.072132 (19 samples)
	minimum = 0.033592 (19 samples)
	maximum = 0.143908 (19 samples)
Injected packet size average = 2.18482 (19 samples)
Accepted packet size average = 2.18482 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 54 sec (414 sec)
gpgpu_simulation_rate = 100718 (inst/sec)
gpgpu_simulation_rate = 1884 (cycle/sec)
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,780002)
GPGPU-Sim uArch: cycles simulated: 780502  inst.: 41707637 (ipc=20.2) sim_rate=100500 (inst/sec) elapsed = 0:0:06:55 / Fri Jul 27 17:41:35 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1223,780002), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 20 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 14.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 20 
gpu_sim_cycle = 1224
gpu_sim_insn = 17120
gpu_ipc =      13.9869
gpu_tot_sim_cycle = 781226
gpu_tot_sim_insn = 41714669
gpu_tot_ipc =      53.3964
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17538
gpu_stall_icnt2sh    = 107815
gpu_total_sim_rate=100517

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2744509
	L1I_total_cache_misses = 2419
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 134670, Miss = 50908, Miss_rate = 0.378, Pending_hits = 3665, Reservation_fails = 98212
	L1D_cache_core[1]: Access = 136709, Miss = 52124, Miss_rate = 0.381, Pending_hits = 3608, Reservation_fails = 38164
	L1D_cache_core[2]: Access = 136686, Miss = 52268, Miss_rate = 0.382, Pending_hits = 3614, Reservation_fails = 88820
	L1D_cache_core[3]: Access = 136615, Miss = 52767, Miss_rate = 0.386, Pending_hits = 3695, Reservation_fails = 97737
	L1D_cache_core[4]: Access = 97029, Miss = 40701, Miss_rate = 0.419, Pending_hits = 4377, Reservation_fails = 84670
	L1D_cache_core[5]: Access = 99065, Miss = 41335, Miss_rate = 0.417, Pending_hits = 4263, Reservation_fails = 87945
	L1D_cache_core[6]: Access = 97084, Miss = 40844, Miss_rate = 0.421, Pending_hits = 4188, Reservation_fails = 89482
	L1D_cache_core[7]: Access = 144620, Miss = 56708, Miss_rate = 0.392, Pending_hits = 4582, Reservation_fails = 118337
	L1D_cache_core[8]: Access = 96695, Miss = 40714, Miss_rate = 0.421, Pending_hits = 4409, Reservation_fails = 94746
	L1D_cache_core[9]: Access = 144324, Miss = 56490, Miss_rate = 0.391, Pending_hits = 4496, Reservation_fails = 123231
	L1D_cache_core[10]: Access = 144000, Miss = 56574, Miss_rate = 0.393, Pending_hits = 4545, Reservation_fails = 112893
	L1D_cache_core[11]: Access = 146990, Miss = 57518, Miss_rate = 0.391, Pending_hits = 4671, Reservation_fails = 114186
	L1D_cache_core[12]: Access = 146430, Miss = 57198, Miss_rate = 0.391, Pending_hits = 4514, Reservation_fails = 115173
	L1D_cache_core[13]: Access = 149213, Miss = 59201, Miss_rate = 0.397, Pending_hits = 4355, Reservation_fails = 87525
	L1D_cache_core[14]: Access = 97494, Miss = 39853, Miss_rate = 0.409, Pending_hits = 4468, Reservation_fails = 88082
	L1D_total_cache_accesses = 1907624
	L1D_total_cache_misses = 755203
	L1D_total_cache_miss_rate = 0.3959
	L1D_total_cache_pending_hits = 63450
	L1D_total_cache_reservation_fails = 1439203
	L1D_cache_data_port_util = 0.172
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 75506
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0059
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1070928
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64860
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 345242
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75058
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 690343
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1093961
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2742090
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2419
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
15803, 15803, 15803, 15803, 15803, 15803, 11256, 11256, 11200, 11200, 11059, 11059, 11059, 11059, 10752, 10752, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 
gpgpu_n_tot_thrd_icount = 159725568
gpgpu_n_tot_w_icount = 4991424
gpgpu_n_stall_shd_mem = 1887426
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64860
gpgpu_n_mem_write_global = 715655
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5484908
gpgpu_n_store_insn = 2629726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2211022
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1887426
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2521638	W0_Idle:989928	W0_Scoreboard:4130970	W1:3678824	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1170226
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 518880 {8:64860,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37395512 {40:572222,72:78129,136:65304,}
traffic_breakdown_coretomem[INST_ACC_R] = 1368 {8:171,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8820960 {136:64860,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5725240 {8:715655,}
traffic_breakdown_memtocore[INST_ACC_R] = 23256 {136:171,}
maxmrqlatency = 171 
maxdqlatency = 0 
maxmflatency = 730 
averagemflatency = 202 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 781225 
mrq_lat_table:29478 	3550 	2382 	1340 	884 	345 	72 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	739076 	41143 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	132399 	69872 	146202 	429724 	2360 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	30613 	27113 	6916 	228 	5 	0 	0 	0 	103 	337 	7179 	23431 	33391 	109611 	120206 	6146 	415251 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1498 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[1]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[2]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[3]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[4]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[5]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[6]:        32        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[7]:        32        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[8]:        32        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[9]:        34        34        32        32        62        62        32        32        32        32        34        32        32        32        32        32 
dram[10]:        36        34        32        32        62        62        32        32        32        32        32        32        32        32        32        32 
dram[11]:        36        34        32        32        62        62        32        32        32        32        32        32        32        32        32        32 
dram[12]:        36        34        32        32        62        62        32        32        32        32        32        32        32        33        32        32 
dram[13]:        35        34        32        32        62        62        32        32        32        32        32        32        32        32        32        32 
dram[14]:        34        34        32        32        62        62        32        32        32        32        32        34        32        32        22        32 
dram[15]:        34        34        32        32        62        62        32        32        32        32        32        34        32        32        26        32 
maximum service time to same row:
dram[0]:    168084    155518    155518    155513     86163     85023    100614    101261    126739    127376    138750    133339    164299    165250    155479    155476 
dram[1]:    155518    155518    155503    156733    155513    155512     99421     98788    125523    124919    133360    127655    163091    162752    155472    155475 
dram[2]:    155516    155516    169297    168067    155513    155512     98202     97561    123067    123696    131701    126046    161880    161533    168021    168017 
dram[3]:    155514    155512    168078    168076    155512    155512     96967    108903    121845    122471    142706    135782    159299    160317    168014    169241 
dram[4]:    155516    155515    155514    155515    155509    155511    107043    107682    120633    120003    141117    134142    158100    157880    168016    155501 
dram[5]:    155504    156736    155516    155517    156727     78237    105708    105235    118184    118786    138236    132506    156915    156430    155492    155496 
dram[6]:    168067    168075    155518    155517     76339     75781    104495    104011    116925    117571    142343    142524    155697    167769    155488    155492 
dram[7]:    169306    168076    155520    155518     74858     86845    102015    102783    128148    128914    141522    140836    165766    166766    155484    155480 
dram[8]:    155518    155519    155519    155518     86403     85865    100941    100326    126934    126457    136702    139054    164547    165549    155475    155478 
dram[9]:    155520    155518    156733    168050    155513    155512     99720     99103    124609    125241    130528    136233    163267    163052    155474    155476 
dram[10]:    155514    155514    168067    168059    155512    155513     97262     97875    123389    123997    128906    147150    160819    161834    168022    169250 
dram[11]:    155513    155514    168078    168074    155511    155510    108467    109224    122164    121542    139869    145512    160061    160625    169244    168013 
dram[12]:    155514    155513    155516    155516    155512    155512    107243    108005    119692    120337    137008    143906    158854    158180    168025    155502 
dram[13]:    155502    156734    155517    155516     77443     77265    106028    105550    118473    119118    135439    141098    156363    156306    155493    155497 
dram[14]:    169305    168075    155519    155517     76233     76040    103700    104328    117241    117890    143061    142231    167694    167605    155491    155487 
dram[15]:    168076    168078    155518    155520     74911     87375    102470    103063    128448    127970    140709    141203    166475    166394    155486    155483 
average row accesses per activate:
dram[0]:  5.500000  5.142857  4.418605  6.620690  5.818182  4.829268  4.566667  4.031250  4.161290  5.695652  4.433333  3.638889  4.652174  3.642857  4.535714  4.482759 
dram[1]:  4.702703  4.365854  6.962963  6.586207  5.388889  4.651163  3.648649  4.333333  3.685714  4.258065  3.694444  3.250000  4.000000  4.250000  4.333333  4.482759 
dram[2]:  5.117647  5.687500  7.520000  5.485714  5.243243  4.853659  4.466667  4.031250  4.000000  3.771429  3.350000  3.421053  4.375000  4.375000  3.968750  3.571429 
dram[3]:  6.407407  6.241379  4.609756  4.395349  5.078948  6.060606  6.090909  6.400000  3.909091  3.882353  3.638889  3.823529  3.821429  3.533333  3.848485  3.937500 
dram[4]:  6.137931  5.200000  4.769231  4.585366  5.361111  5.657143  5.583333  4.333333  3.685714  3.800000  4.366667  3.794118  3.516129  3.785714  4.379310  5.040000 
dram[5]:  4.864865  4.945946  3.816327  4.021276  7.384615  7.000000  3.911765  4.400000  3.611111  4.290323  4.125000  3.583333  3.117647  3.312500  4.666667  4.310345 
dram[6]:  4.564103  4.763158  3.725490  3.547170  6.857143  6.793103  4.750000  4.400000  3.394737  4.000000  3.666667  4.400000  3.343750  3.117647  4.379310  3.289474 
dram[7]:  4.615385  3.812500  3.816327  4.177778  5.757576  6.322581  3.447368  3.882353  4.129032  4.225806  3.882353  3.638889  3.785714  3.923077  4.923077  4.300000 
dram[8]:  5.424242  4.789474  4.682927  4.418605  6.300000  7.760000  3.275000  3.852941  4.413793  5.280000  3.694444  3.852941  3.466667  3.642857  5.333333  3.823529 
dram[9]:  5.057143  5.083333  5.216216  5.000000  5.184210  5.848485  3.611111  3.638889  3.878788  3.742857  3.325000  3.666667  3.642857  3.714286  3.878788  4.096774 
dram[10]:  4.414634  4.463415  4.658536  4.255814  4.409091  5.351351  4.031250  4.125000  3.878788  4.258065  3.611111  2.954545  4.608696  4.000000  3.459460  3.657143 
dram[11]:  4.181818  4.868421  4.897436  3.893617  4.975000  4.761905  5.818182  4.607143  3.714286  3.410256  3.225000  3.611111  3.923077  3.551724  3.937500  3.685714 
dram[12]:  4.536585  5.352941  4.222222  4.279070  4.466667  4.444445  6.350000  5.863636  4.161290  3.243902  4.642857  4.642857  3.433333  3.419355  3.906250  3.705882 
dram[13]:  5.000000  4.763158  3.745098  3.914894  5.102564  6.666667  4.233333  4.062500  3.225000  3.567568  4.607143  3.764706  3.785714  4.000000  3.555556  3.735294 
dram[14]:  5.687500  5.870968  4.063830  3.851064  5.210526  5.378378  3.764706  4.062500  3.823529  3.567568  3.421053  3.911765  4.291667  4.160000  4.266667  4.333333 
dram[15]:  5.228571  4.972222  3.938776  4.487805  4.604651  4.974359  3.583333  3.611111  4.096774  4.258065  4.093750  5.153846  3.642857  4.521739  4.233333  4.300000 
average row locality = 38061/8697 = 4.376337
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       122       124       142       142       138       138        95        91        93        95        99        99        73        70        95        98 
dram[1]:       122       123       140       141       139       139        93        92        93        96        99        98        70        70        98        98 
dram[2]:       122       126       140       142       140       139        92        91        94        96       100        98        71        73        95        93 
dram[3]:       121       125       141       139       139       142        92        90        95        96        97        98        73        74        95        94 
dram[4]:       125       126       138       138       139       140        92        91        95        97        97        97        75        74        95        94 
dram[5]:       126       127       139       141       138       138        91        92        96        97        98        97        72        74        94        93 
dram[6]:       124       125       142       140       138       139        91        92        95        96        98       100        73        74        95        93 
dram[7]:       126       127       139       140       136       138        91        92        94        95        98        99        72        70        96        97 
dram[8]:       125       126       142       142       135       136        91        91        94        96        99        99        70        70        96        98 
dram[9]:       123       127       143       139       139       137        90        91        94        95        99       100        69        72        96        95 
dram[10]:       125       127       141       137       136       140        91        92        94        96        97        98        73        72        96        96 
dram[11]:       128       129       141       137       139       142        90        89        96        97        97        98        70        71        94        97 
dram[12]:       130       126       140       138       141       142        89        89        95        97        98        98        71        74        93        94 
dram[13]:       129       125       141       138       139       142        89        90        95        96        97        96        74        74        96        95 
dram[14]:       126       126       141       137       138       141        90        90        96        96        98        99        71        70        96        98 
dram[15]:       127       123       143       140       138       138        91        90        93        96        99       100        70        70        95        97 
total reads: 27398
bank skew: 143/69 = 2.07
chip skew: 1716/1709 = 1.00
number of total write accesses:
dram[0]:        54        56        48        50        54        60        42        38        36        36        34        32        34        32        32        32 
dram[1]:        52        56        48        50        55        61        42        38        36        36        34        32        34        32        32        32 
dram[2]:        52        56        48        50        54        60        42        38        34        36        34        32        34        32        32        32 
dram[3]:        52        56        48        50        54        58        42        38        34        36        34        32        34        32        32        32 
dram[4]:        53        56        48        50        54        58        42        39        34        36        34        32        34        32        32        32 
dram[5]:        54        56        48        48        54        58        42        40        34        36        34        32        34        32        32        32 
dram[6]:        54        56        48        48        54        58        42        40        34        36        34        32        34        32        32        32 
dram[7]:        54        56        48        48        54        58        40        40        34        36        34        32        34        32        32        32 
dram[8]:        54        56        50        48        54        58        40        40        34        36        34        32        34        32        32        32 
dram[9]:        54        56        50        46        58        56        40        40        34        36        34        32        33        32        32        32 
dram[10]:        56        56        50        46        58        58        38        40        34        36        33        32        33        32        32        32 
dram[11]:        56        56        50        46        60        58        38        40        34        36        32        32        32        32        32        32 
dram[12]:        56        56        50        46        60        58        38        40        34        36        32        32        32        32        32        32 
dram[13]:        56        56        50        46        60        58        38        40        34        36        32        32        32        34        32        32 
dram[14]:        56        56        50        44        60        58        38        40        34        36        32        34        32        34        32        32 
dram[15]:        56        56        50        44        60        56        38        40        34        36        32        34        32        34        32        32 
total reads: 10663
bank skew: 61/32 = 1.91
chip skew: 670/664 = 1.01
average mf latency per bank:
dram[0]:        709      1035      1529      1341       295       649       377       404     16626     14672      1036      1044       357       365       365     52843
dram[1]:        767      1001      1478      1322       667       284       393       409     17888     15683       996      1086       335       363       372     52761
dram[2]:        796      1057      1602      1445       298       291       396       406      8097     14113       996      1066       335       361       469     55028
dram[3]:        698      1048      1562      1340       290       290       384       392      7070     15938       979      1060       358       363       455     54529
dram[4]:        824       889      1204      1178       288       290       415       425      8307     16700       971      1006       481       349       482     36451
dram[5]:        723       997      1369      1180       288       285       402       438      8072     14859       957      1036       354       350       454     54826
dram[6]:        775       952      1340      1217       280       293       406       426      7617     13734      1080      1153       356       332       490     54604
dram[7]:        771       953      1250      1249       279       290       391       446      9086     16035      1035      1240       365       350       462     53145
dram[8]:        705      1041      1207      1106       277       292       391       444      9099     14487      1012      1086       363       326       466     52824
dram[9]:        847       905      1167      1351       863       292       389       425      7267     14065       993      1101       360       327       481     18254
dram[10]:        905      1026      1233      1244       870       301       404       435      8658     17103      1061      1057      1417       322       412       385
dram[11]:       1004       934      1103      1172       861       302       418       421      8355     15385      1038      1127       366       319       389       392
dram[12]:        961       945      1217      1237       814       292       397       400      8194     13044      1081      1084       371       328       386       379
dram[13]:        939      1036      1348      1167       868       293       404       397      9022     15200      1030      1124       357       322     53620       375
dram[14]:       1023       906      1122      1250       854       301       404       397      8856     16198      1147      1076       369       329     53658       389
dram[15]:        915      1051      1188      1100       878       290       396       398      7473     14255      1053      1099       364       393     54041       384
maximum mf latency per bank:
dram[0]:        515       456       519       528       451       389       502       443       565       612       565       448       401       394       380       373
dram[1]:        438       525       472       524       476       374       509       399       596       663       376       400       303       374       391       369
dram[2]:        440       502       498       548       514       401       526       514       569       614       382       385       364       379       366       373
dram[3]:        492       491       444       491       394       395       431       388       457       533       391       418       343       405       377       369
dram[4]:        490       396       523       526       378       366       537       591       367       580       364       386       630       413       361       365
dram[5]:        500       445       531       576       526       367       487       564       547       654       409       388       344       361       367       376
dram[6]:        443       477       502       496       436       377       521       552       730       688       505       640       347       349       408       397
dram[7]:        469       453       485       506       361       364       494       580       518       547       487       457       364       373       377       375
dram[8]:        481       491       572       603       458       363       404       569       545       576       393       450       361       368       376       381
dram[9]:        411       530       538       548       390       379       367       433       568       583       380       369       353       346       371       420
dram[10]:        437       610       575       664       431       393       550       552       480       500       370       378       386       388       362       371
dram[11]:        489       500       513       526       376       424       566       569       482       428       381       396       366       375       388       375
dram[12]:        420       440       431       486       441       366       500       493       396       414       375       378       360       383       385       362
dram[13]:        465       550       519       539       370       444       492       548       599       558       399       375       345       347       399       389
dram[14]:        484       568       541       645       366       452       449       461       439       441       388       393       353       322       368       365
dram[15]:        632       703       694       701       376       377       512       468       440       504       380       373       322       504       384       381

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=594844 n_nop=589084 n_act=504 n_pre=488 n_req=2384 n_rd=3428 n_write=1340 bw_util=0.01603
n_activity=22885 dram_eff=0.4167
bk0: 244a 593389i bk1: 248a 593175i bk2: 284a 593094i bk3: 284a 593095i bk4: 276a 593125i bk5: 276a 593018i bk6: 190a 593657i bk7: 182a 593558i bk8: 186a 593706i bk9: 190a 593670i bk10: 198a 593639i bk11: 198a 593546i bk12: 146a 593832i bk13: 140a 593864i bk14: 190a 593834i bk15: 196a 593825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00532577
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=594844 n_nop=589036 n_act=531 n_pre=515 n_req=2381 n_rd=3422 n_write=1340 bw_util=0.01601
n_activity=22963 dram_eff=0.4148
bk0: 244a 593328i bk1: 246a 593317i bk2: 280a 593318i bk3: 282a 593299i bk4: 278a 593159i bk5: 278a 593090i bk6: 186a 593523i bk7: 184a 593635i bk8: 186a 593726i bk9: 192a 593601i bk10: 198a 593765i bk11: 196a 593537i bk12: 140a 593964i bk13: 140a 593941i bk14: 196a 593848i bk15: 196a 593874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00427843
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=594844 n_nop=589052 n_act=526 n_pre=510 n_req=2378 n_rd=3424 n_write=1332 bw_util=0.01599
n_activity=22883 dram_eff=0.4157
bk0: 244a 593360i bk1: 252a 593225i bk2: 280a 593487i bk3: 284a 593185i bk4: 280a 593063i bk5: 278a 592975i bk6: 184a 593600i bk7: 182a 593680i bk8: 188a 593652i bk9: 192a 593577i bk10: 200a 593687i bk11: 196a 593676i bk12: 142a 593933i bk13: 146a 594010i bk14: 190a 593823i bk15: 186a 593784i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00520136
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=594844 n_nop=589084 n_act=513 n_pre=497 n_req=2375 n_rd=3422 n_write=1328 bw_util=0.01597
n_activity=22963 dram_eff=0.4137
bk0: 242a 593435i bk1: 250a 593401i bk2: 282a 593204i bk3: 278a 593193i bk4: 278a 593087i bk5: 284a 593056i bk6: 184a 593574i bk7: 180a 593730i bk8: 190a 593730i bk9: 192a 593691i bk10: 194a 593683i bk11: 196a 593656i bk12: 146a 593952i bk13: 148a 593884i bk14: 190a 593809i bk15: 188a 593786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00387328
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=594844 n_nop=589070 n_act=516 n_pre=500 n_req=2379 n_rd=3426 n_write=1332 bw_util=0.016
n_activity=22958 dram_eff=0.4145
bk0: 250a 593358i bk1: 252a 593250i bk2: 276a 593438i bk3: 276a 593197i bk4: 278a 593147i bk5: 280a 592954i bk6: 184a 593657i bk7: 182a 593512i bk8: 190a 593706i bk9: 194a 593551i bk10: 194a 593782i bk11: 194a 593610i bk12: 150a 593769i bk13: 148a 593877i bk14: 190a 593879i bk15: 188a 593847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00422296
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=594844 n_nop=589012 n_act=545 n_pre=529 n_req=2379 n_rd=3426 n_write=1332 bw_util=0.016
n_activity=23016 dram_eff=0.4135
bk0: 252a 593304i bk1: 254a 593298i bk2: 278a 593258i bk3: 282a 593208i bk4: 276a 593156i bk5: 276a 593058i bk6: 182a 593587i bk7: 184a 593536i bk8: 192a 593743i bk9: 194a 593721i bk10: 196a 593658i bk11: 194a 593593i bk12: 144a 593894i bk13: 148a 593807i bk14: 188a 593857i bk15: 186a 593816i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00463315
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=594844 n_nop=588966 n_act=566 n_pre=550 n_req=2381 n_rd=3430 n_write=1332 bw_util=0.01601
n_activity=22948 dram_eff=0.415
bk0: 248a 593360i bk1: 250a 593275i bk2: 284a 593097i bk3: 280a 593056i bk4: 276a 593015i bk5: 278a 593034i bk6: 182a 593645i bk7: 184a 593455i bk8: 190a 593512i bk9: 192a 593447i bk10: 196a 593734i bk11: 200a 593728i bk12: 146a 593873i bk13: 148a 593897i bk14: 190a 593755i bk15: 186a 593659i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00596291
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=594844 n_nop=588994 n_act=559 n_pre=543 n_req=2374 n_rd=3420 n_write=1328 bw_util=0.01596
n_activity=22809 dram_eff=0.4163
bk0: 252a 593333i bk1: 254a 593117i bk2: 278a 593267i bk3: 280a 593137i bk4: 272a 593091i bk5: 276a 593046i bk6: 182a 593541i bk7: 184a 593465i bk8: 188a 593685i bk9: 190a 593512i bk10: 196a 593742i bk11: 198a 593727i bk12: 144a 593901i bk13: 140a 593904i bk14: 192a 593873i bk15: 194a 593836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00452892
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=594844 n_nop=589060 n_act=524 n_pre=508 n_req=2376 n_rd=3420 n_write=1332 bw_util=0.01598
n_activity=22886 dram_eff=0.4153
bk0: 250a 593274i bk1: 252a 593205i bk2: 284a 593251i bk3: 284a 593153i bk4: 270a 593139i bk5: 272a 593156i bk6: 182a 593576i bk7: 182a 593555i bk8: 188a 593720i bk9: 192a 593719i bk10: 198a 593690i bk11: 198a 593683i bk12: 140a 593877i bk13: 140a 593832i bk14: 192a 593822i bk15: 196a 593586i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00565358
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=594844 n_nop=589008 n_act=552 n_pre=536 n_req=2374 n_rd=3418 n_write=1330 bw_util=0.01596
n_activity=23060 dram_eff=0.4118
bk0: 246a 593302i bk1: 254a 593314i bk2: 286a 593264i bk3: 278a 593265i bk4: 278a 592996i bk5: 274a 593016i bk6: 180a 593757i bk7: 182a 593528i bk8: 188a 593702i bk9: 190a 593662i bk10: 198a 593610i bk11: 200a 593692i bk12: 138a 593933i bk13: 144a 593934i bk14: 192a 593771i bk15: 190a 593734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00527869
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=594844 n_nop=588954 n_act=576 n_pre=560 n_req=2377 n_rd=3422 n_write=1332 bw_util=0.01598
n_activity=22949 dram_eff=0.4143
bk0: 250a 593172i bk1: 254a 593151i bk2: 282a 593085i bk3: 274a 593098i bk4: 272a 592889i bk5: 280a 592944i bk6: 182a 593631i bk7: 184a 593445i bk8: 188a 593663i bk9: 192a 593628i bk10: 194a 593709i bk11: 196a 593584i bk12: 146a 593962i bk13: 144a 593932i bk14: 192a 593861i bk15: 192a 593775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00614615
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=594844 n_nop=588954 n_act=572 n_pre=556 n_req=2381 n_rd=3430 n_write=1332 bw_util=0.01601
n_activity=23071 dram_eff=0.4128
bk0: 256a 593246i bk1: 258a 593310i bk2: 282a 593199i bk3: 274a 593183i bk4: 278a 592969i bk5: 284a 592788i bk6: 180a 593806i bk7: 178a 593602i bk8: 192a 593689i bk9: 194a 593579i bk10: 194a 593675i bk11: 196a 593763i bk12: 140a 594029i bk13: 142a 593924i bk14: 188a 593806i bk15: 194a 593735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0051358
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=594844 n_nop=588998 n_act=550 n_pre=534 n_req=2381 n_rd=3430 n_write=1332 bw_util=0.01601
n_activity=22931 dram_eff=0.4153
bk0: 260a 593281i bk1: 252a 593148i bk2: 280a 593175i bk3: 276a 593249i bk4: 282a 592937i bk5: 284a 592971i bk6: 178a 593741i bk7: 178a 593698i bk8: 190a 593781i bk9: 194a 593592i bk10: 196a 593742i bk11: 196a 593718i bk12: 142a 593904i bk13: 148a 593891i bk14: 186a 593835i bk15: 188a 593768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00695981
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=594844 n_nop=588956 n_act=568 n_pre=552 n_req=2384 n_rd=3432 n_write=1336 bw_util=0.01603
n_activity=23136 dram_eff=0.4122
bk0: 258a 593362i bk1: 250a 593260i bk2: 282a 593116i bk3: 276a 593174i bk4: 278a 593067i bk5: 284a 593025i bk6: 178a 593697i bk7: 180a 593622i bk8: 190a 593655i bk9: 192a 593634i bk10: 194a 593810i bk11: 192a 593691i bk12: 148a 593958i bk13: 148a 593889i bk14: 192a 593680i bk15: 190a 593720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00498114
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=594844 n_nop=588998 n_act=550 n_pre=534 n_req=2381 n_rd=3426 n_write=1336 bw_util=0.01601
n_activity=22929 dram_eff=0.4154
bk0: 252a 593433i bk1: 252a 593399i bk2: 282a 593120i bk3: 274a 593277i bk4: 276a 593048i bk5: 282a 592904i bk6: 180a 593456i bk7: 180a 593546i bk8: 192a 593633i bk9: 192a 593603i bk10: 196a 593634i bk11: 198a 593596i bk12: 142a 594003i bk13: 140a 593861i bk14: 192a 593788i bk15: 196a 593744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00545857
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=594844 n_nop=589016 n_act=546 n_pre=530 n_req=2376 n_rd=3420 n_write=1332 bw_util=0.01598
n_activity=22947 dram_eff=0.4142
bk0: 254a 593365i bk1: 246a 593419i bk2: 286a 593263i bk3: 280a 593151i bk4: 276a 593093i bk5: 276a 593021i bk6: 182a 593657i bk7: 180a 593538i bk8: 186a 593721i bk9: 192a 593615i bk10: 198a 593698i bk11: 200a 593781i bk12: 140a 593902i bk13: 140a 593912i bk14: 190a 593888i bk15: 194a 593764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00541991

========= L2 cache stats =========
L2_cache_bank[0]: Access = 60343, Miss = 1714, Miss_rate = 0.028, Pending_hits = 594, Reservation_fails = 2001
L2_cache_bank[1]: Access = 62205, Miss = 1711, Miss_rate = 0.028, Pending_hits = 606, Reservation_fails = 1811
L2_cache_bank[2]: Access = 54412, Miss = 1712, Miss_rate = 0.031, Pending_hits = 610, Reservation_fails = 1575
L2_cache_bank[3]: Access = 54296, Miss = 1711, Miss_rate = 0.032, Pending_hits = 589, Reservation_fails = 1508
L2_cache_bank[4]: Access = 55357, Miss = 1713, Miss_rate = 0.031, Pending_hits = 588, Reservation_fails = 1613
L2_cache_bank[5]: Access = 54479, Miss = 1713, Miss_rate = 0.031, Pending_hits = 583, Reservation_fails = 2345
L2_cache_bank[6]: Access = 53142, Miss = 1715, Miss_rate = 0.032, Pending_hits = 606, Reservation_fails = 2386
L2_cache_bank[7]: Access = 56101, Miss = 1710, Miss_rate = 0.030, Pending_hits = 597, Reservation_fails = 2463
L2_cache_bank[8]: Access = 54997, Miss = 1710, Miss_rate = 0.031, Pending_hits = 585, Reservation_fails = 2415
L2_cache_bank[9]: Access = 37784, Miss = 1709, Miss_rate = 0.045, Pending_hits = 582, Reservation_fails = 2010
L2_cache_bank[10]: Access = 25541, Miss = 1711, Miss_rate = 0.067, Pending_hits = 579, Reservation_fails = 1982
L2_cache_bank[11]: Access = 23763, Miss = 1715, Miss_rate = 0.072, Pending_hits = 573, Reservation_fails = 1877
L2_cache_bank[12]: Access = 21883, Miss = 1715, Miss_rate = 0.078, Pending_hits = 563, Reservation_fails = 1864
L2_cache_bank[13]: Access = 55935, Miss = 1716, Miss_rate = 0.031, Pending_hits = 554, Reservation_fails = 1631
L2_cache_bank[14]: Access = 56800, Miss = 1713, Miss_rate = 0.030, Pending_hits = 572, Reservation_fails = 1740
L2_cache_bank[15]: Access = 53663, Miss = 1710, Miss_rate = 0.032, Pending_hits = 601, Reservation_fails = 2095
L2_total_cache_accesses = 780701
L2_total_cache_misses = 27398
L2_total_cache_miss_rate = 0.0351
L2_total_cache_pending_hits = 9382
L2_total_cache_reservation_fails = 31316
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29861
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30234
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 713943
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1712
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 27
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1082
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=1040855
icnt_total_pkts_simt_to_mem=1770397
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.5882
	minimum = 6
	maximum = 54
Network latency average = 13.4559
	minimum = 6
	maximum = 54
Slowest packet = 1561372
Flit latency average = 14.3186
	minimum = 6
	maximum = 50
Slowest flit = 2811166
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00179211
	minimum = 0 (at node 0)
	maximum = 0.0277778 (at node 14)
Accepted packet rate average = 0.00179211
	minimum = 0 (at node 0)
	maximum = 0.0277778 (at node 14)
Injected flit rate average = 0.00537634
	minimum = 0 (at node 0)
	maximum = 0.0800654 (at node 14)
Accepted flit rate average= 0.00537634
	minimum = 0 (at node 0)
	maximum = 0.0866013 (at node 14)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4375 (20 samples)
	minimum = 6 (20 samples)
	maximum = 87.05 (20 samples)
Network latency average = 11.8768 (20 samples)
	minimum = 6 (20 samples)
	maximum = 78.75 (20 samples)
Flit latency average = 11.1414 (20 samples)
	minimum = 6 (20 samples)
	maximum = 75.5 (20 samples)
Fragmentation average = 0.00045825 (20 samples)
	minimum = 0 (20 samples)
	maximum = 18.35 (20 samples)
Injected packet rate average = 0.0314539 (20 samples)
	minimum = 0.0170895 (20 samples)
	maximum = 0.055728 (20 samples)
Accepted packet rate average = 0.0314539 (20 samples)
	minimum = 0.0170895 (20 samples)
	maximum = 0.055728 (20 samples)
Injected flit rate average = 0.0687942 (20 samples)
	minimum = 0.0330607 (20 samples)
	maximum = 0.151132 (20 samples)
Accepted flit rate average = 0.0687942 (20 samples)
	minimum = 0.0319124 (20 samples)
	maximum = 0.141043 (20 samples)
Injected packet size average = 2.18714 (20 samples)
Accepted packet size average = 2.18714 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 55 sec (415 sec)
gpgpu_simulation_rate = 100517 (inst/sec)
gpgpu_simulation_rate = 1882 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,781226)
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,781226)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(1,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4497,781226), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 21 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4551,781226), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 21 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' finished on shader 0.
kernel_name = _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ 
kernel_launch_uid = 21 
gpu_sim_cycle = 4552
gpu_sim_insn = 74850
gpu_ipc =      16.4433
gpu_tot_sim_cycle = 785778
gpu_tot_sim_insn = 41789519
gpu_tot_ipc =      53.1824
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17538
gpu_stall_icnt2sh    = 107815
gpu_total_sim_rate=100697

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2746161
	L1I_total_cache_misses = 2615
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 134714, Miss = 50933, Miss_rate = 0.378, Pending_hits = 3684, Reservation_fails = 98212
	L1D_cache_core[1]: Access = 136734, Miss = 52139, Miss_rate = 0.381, Pending_hits = 3618, Reservation_fails = 38164
	L1D_cache_core[2]: Access = 136686, Miss = 52268, Miss_rate = 0.382, Pending_hits = 3614, Reservation_fails = 88820
	L1D_cache_core[3]: Access = 136615, Miss = 52767, Miss_rate = 0.386, Pending_hits = 3695, Reservation_fails = 97737
	L1D_cache_core[4]: Access = 97029, Miss = 40701, Miss_rate = 0.419, Pending_hits = 4377, Reservation_fails = 84670
	L1D_cache_core[5]: Access = 99065, Miss = 41335, Miss_rate = 0.417, Pending_hits = 4263, Reservation_fails = 87945
	L1D_cache_core[6]: Access = 97084, Miss = 40844, Miss_rate = 0.421, Pending_hits = 4188, Reservation_fails = 89482
	L1D_cache_core[7]: Access = 144620, Miss = 56708, Miss_rate = 0.392, Pending_hits = 4582, Reservation_fails = 118337
	L1D_cache_core[8]: Access = 96695, Miss = 40714, Miss_rate = 0.421, Pending_hits = 4409, Reservation_fails = 94746
	L1D_cache_core[9]: Access = 144324, Miss = 56490, Miss_rate = 0.391, Pending_hits = 4496, Reservation_fails = 123231
	L1D_cache_core[10]: Access = 144000, Miss = 56574, Miss_rate = 0.393, Pending_hits = 4545, Reservation_fails = 112893
	L1D_cache_core[11]: Access = 146990, Miss = 57518, Miss_rate = 0.391, Pending_hits = 4671, Reservation_fails = 114186
	L1D_cache_core[12]: Access = 146430, Miss = 57198, Miss_rate = 0.391, Pending_hits = 4514, Reservation_fails = 115173
	L1D_cache_core[13]: Access = 149213, Miss = 59201, Miss_rate = 0.397, Pending_hits = 4355, Reservation_fails = 87525
	L1D_cache_core[14]: Access = 97494, Miss = 39853, Miss_rate = 0.409, Pending_hits = 4468, Reservation_fails = 88082
	L1D_total_cache_accesses = 1907693
	L1D_total_cache_misses = 755243
	L1D_total_cache_miss_rate = 0.3959
	L1D_total_cache_pending_hits = 63479
	L1D_total_cache_reservation_fails = 1439203
	L1D_cache_data_port_util = 0.172
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 75913
	L1C_total_cache_misses = 473
	L1C_total_cache_miss_rate = 0.0062
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1070928
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64875
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 345242
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75440
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 690368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1093961
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2743546
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2615
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
15908, 15904, 15908, 15904, 15908, 15904, 11361, 11357, 11305, 11301, 11164, 11160, 11164, 11160, 10857, 10853, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 
gpgpu_n_tot_thrd_icount = 159810272
gpgpu_n_tot_w_icount = 4994071
gpgpu_n_stall_shd_mem = 1887432
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64875
gpgpu_n_mem_write_global = 715680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 5485721
gpgpu_n_store_insn = 2630526
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2223846
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1887432
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2521857	W0_Idle:997470	W0_Scoreboard:4138688	W1:3678863	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38227	W17:6	W18:0	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1172619
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 519000 {8:64875,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37398912 {40:572222,72:78129,136:65329,}
traffic_breakdown_coretomem[INST_ACC_R] = 1488 {8:186,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8823000 {136:64875,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5725440 {8:715680,}
traffic_breakdown_memtocore[INST_ACC_R] = 25296 {136:186,}
maxmrqlatency = 171 
maxdqlatency = 0 
maxmflatency = 730 
averagemflatency = 202 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 785777 
mrq_lat_table:29513 	3559 	2409 	1342 	884 	345 	72 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	739077 	41184 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	132452 	69876 	146202 	429724 	2360 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	30627 	27116 	6916 	228 	5 	0 	0 	0 	103 	337 	7179 	23431 	33391 	109611 	120206 	6146 	415276 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1499 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[1]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[2]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[3]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[4]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[5]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[6]:        32        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[7]:        32        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[8]:        32        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[9]:        34        34        32        32        62        62        32        32        32        32        34        32        32        32        32        32 
dram[10]:        36        34        32        32        62        62        32        32        32        32        32        32        32        32        32        32 
dram[11]:        36        34        32        32        62        62        32        32        32        32        32        32        32        32        32        32 
dram[12]:        36        34        32        32        62        62        32        32        32        32        32        32        32        33        32        32 
dram[13]:        35        34        32        32        62        62        32        32        32        32        32        32        32        32        32        32 
dram[14]:        34        34        32        32        62        62        32        32        32        32        32        34        32        32        22        32 
dram[15]:        34        34        32        32        62        62        32        32        32        32        32        34        32        32        26        32 
maximum service time to same row:
dram[0]:    168084    155518    155518    155513     86163     85023    100614    101261    126739    127376    138750    133339    164299    165250    155479    155476 
dram[1]:    155518    155518    155503    156733    155513    155512     99421     98788    125523    124919    133360    127655    163091    162752    155472    155475 
dram[2]:    155516    155516    169297    168067    155513    155512     98202     97561    123067    123696    131701    126046    161880    161533    168021    168017 
dram[3]:    155514    155512    168078    168076    155512    155512     96967    108903    121845    122471    142706    135782    159299    160317    168014    169241 
dram[4]:    155516    155515    155514    155515    155509    155511    107043    107682    120633    120003    141117    134142    158100    157880    168016    155501 
dram[5]:    155504    156736    155516    155517    156727     78237    105708    105235    118184    118786    138236    132506    156915    156430    155492    155496 
dram[6]:    168067    168075    155518    155517     76339     75781    104495    104011    116925    117571    142343    142524    155697    167769    155488    155492 
dram[7]:    169306    168076    155520    155518     74858     86845    102015    102783    128148    128914    141522    140836    165766    166766    155484    155480 
dram[8]:    155518    155519    155519    155518     86403     85865    100941    100326    126934    126457    136702    139054    164547    165549    155475    155478 
dram[9]:    155520    155518    156733    168050    155513    155512     99720     99103    124609    125241    130528    136233    163267    163052    155474    155476 
dram[10]:    155514    155514    168067    168059    155512    155513     97262     97875    123389    123997    128906    147150    160819    161834    168022    169250 
dram[11]:    155513    155514    168078    168074    155511    155510    108467    109224    122164    121542    139869    145512    160061    160625    169244    168013 
dram[12]:    155514    155513    155516    155516    155512    155512    107243    108005    119692    120337    137008    143906    158854    158180    168025    155502 
dram[13]:    155502    156734    155517    155516     77443     77265    106028    105550    118473    119118    135439    141098    156363    156306    155493    155497 
dram[14]:    169305    168075    155519    155517     76233     76040    103700    104328    117241    117890    143061    142231    167694    167605    155491    155487 
dram[15]:    168076    168078    155518    155520     74911     87375    102470    103063    128448    127970    140709    141203    166475    166394    155486    155483 
average row accesses per activate:
dram[0]:  5.363636  5.142857  4.418605  6.620690  5.818182  4.829268  4.700000  4.031250  4.161290  5.695652  4.433333  3.638889  4.652174  3.642857  4.535714  4.482759 
dram[1]:  4.702703  4.365854  6.962963  6.586207  5.388889  4.651163  3.756757  4.333333  3.685714  4.258065  3.694444  3.250000  4.000000  4.250000  4.333333  4.482759 
dram[2]:  5.117647  5.687500  7.520000  5.485714  5.243243  4.853659  4.533333  4.031250  4.000000  3.771429  3.350000  3.421053  4.375000  4.375000  3.968750  3.571429 
dram[3]:  6.407407  6.066667  4.609756  4.395349  5.078948  6.060606  6.090909  6.400000  3.909091  3.882353  3.638889  3.823529  3.821429  3.533333  3.848485  3.937500 
dram[4]:  6.137931  5.111111  4.769231  4.585366  5.361111  5.657143  5.583333  4.333333  3.685714  3.800000  4.366667  3.794118  3.516129  3.785714  4.379310  5.040000 
dram[5]:  4.864865  4.868421  3.816327  4.021276  7.384615  7.000000  3.911765  4.400000  3.611111  4.290323  4.125000  3.583333  3.117647  3.312500  4.666667  4.310345 
dram[6]:  4.564103  4.692307  3.725490  3.547170  6.857143  6.793103  4.750000  4.533333  3.394737  4.000000  3.666667  4.400000  3.343750  3.117647  4.379310  3.289474 
dram[7]:  4.615385  3.755102  3.816327  4.177778  5.757576  6.322581  3.447368  4.000000  4.062500  4.225806  3.882353  3.638889  3.785714  3.923077  4.923077  4.300000 
dram[8]:  5.424242  4.789474  4.682927  4.418605  6.300000  7.760000  3.275000  3.970588  4.333333  5.280000  3.694444  3.852941  3.466667  3.642857  5.333333  3.823529 
dram[9]:  5.057143  5.083333  5.216216  5.000000  5.184210  5.848485  3.666667  3.750000  3.823529  3.742857  3.325000  3.666667  3.642857  3.714286  3.878788  4.096774 
dram[10]:  4.414634  4.463415  4.658536  4.255814  4.409091  5.351351  4.093750  4.250000  3.794118  4.258065  3.611111  2.954545  4.608696  4.000000  3.459460  3.657143 
dram[11]:  4.181818  4.868421  4.897436  3.893617  4.975000  4.761905  5.909091  4.750000  3.714286  3.410256  3.225000  3.611111  3.923077  3.551724  3.937500  3.685714 
dram[12]:  4.536585  5.352941  4.222222  4.279070  4.466667  4.444445  6.400000  6.045455  4.161290  3.243902  4.642857  4.642857  3.433333  3.419355  3.906250  3.705882 
dram[13]:  5.000000  4.763158  3.745098  3.914894  5.102564  6.666667  4.233333  4.187500  3.225000  3.567568  4.607143  3.764706  3.785714  4.000000  3.555556  3.735294 
dram[14]:  5.687500  5.870968  4.063830  3.851064  5.210526  5.378378  3.764706  4.187500  3.823529  3.567568  3.421053  3.911765  4.291667  4.160000  4.266667  4.333333 
dram[15]:  5.228571  4.972222  3.938776  4.487805  4.604651  4.974359  3.583333  3.722222  4.096774  4.258065  4.093750  5.153846  3.642857  4.521739  4.233333  4.300000 
average row locality = 38134/8707 = 4.379694
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       123       124       142       142       138       138        97        91        93        95        99        99        73        70        95        98 
dram[1]:       122       123       140       141       139       139        95        92        93        96        99        98        70        70        98        98 
dram[2]:       122       126       140       142       140       139        93        91        94        96       100        98        71        73        95        93 
dram[3]:       121       126       141       139       139       142        92        90        95        96        97        98        73        74        95        94 
dram[4]:       125       128       138       138       139       140        92        91        95        97        97        97        75        74        95        94 
dram[5]:       126       129       139       141       138       138        91        92        96        97        98        97        72        74        94        93 
dram[6]:       124       127       142       140       138       139        91        94        95        96        98       100        73        74        95        93 
dram[7]:       126       128       139       140       136       138        91        94        96        95        98        99        72        70        96        97 
dram[8]:       125       126       142       142       135       136        91        93        96        96        99        99        70        70        96        98 
dram[9]:       123       127       143       139       139       137        92        93        96        95        99       100        69        72        96        95 
dram[10]:       125       127       141       137       136       140        93        94        95        96        97        98        73        72        96        96 
dram[11]:       128       129       141       137       139       142        92        91        96        97        97        98        70        71        94        97 
dram[12]:       130       126       140       138       141       142        90        91        95        97        98        98        71        74        93        94 
dram[13]:       129       125       141       138       139       142        89        92        95        96        97        96        74        74        96        95 
dram[14]:       126       126       141       137       138       141        90        92        96        96        98        99        71        70        96        98 
dram[15]:       127       123       143       140       138       138        91        92        93        96        99       100        70        70        95        97 
total reads: 27446
bank skew: 143/69 = 2.07
chip skew: 1719/1712 = 1.00
number of total write accesses:
dram[0]:        54        56        48        50        54        60        44        38        36        36        34        32        34        32        32        32 
dram[1]:        52        56        48        50        55        61        44        38        36        36        34        32        34        32        32        32 
dram[2]:        52        56        48        50        54        60        43        38        34        36        34        32        34        32        32        32 
dram[3]:        52        56        48        50        54        58        42        38        34        36        34        32        34        32        32        32 
dram[4]:        53        56        48        50        54        58        42        39        34        36        34        32        34        32        32        32 
dram[5]:        54        56        48        48        54        58        42        40        34        36        34        32        34        32        32        32 
dram[6]:        54        56        48        48        54        58        42        42        34        36        34        32        34        32        32        32 
dram[7]:        54        56        48        48        54        58        40        42        34        36        34        32        34        32        32        32 
dram[8]:        54        56        50        48        54        58        40        42        34        36        34        32        34        32        32        32 
dram[9]:        54        56        50        46        58        56        40        42        34        36        34        32        33        32        32        32 
dram[10]:        56        56        50        46        58        58        38        42        34        36        33        32        33        32        32        32 
dram[11]:        56        56        50        46        60        58        38        42        34        36        32        32        32        32        32        32 
dram[12]:        56        56        50        46        60        58        38        42        34        36        32        32        32        32        32        32 
dram[13]:        56        56        50        46        60        58        38        42        34        36        32        32        32        34        32        32 
dram[14]:        56        56        50        44        60        58        38        42        34        36        32        34        32        34        32        32 
dram[15]:        56        56        50        44        60        56        38        42        34        36        32        34        32        34        32        32 
total reads: 10688
bank skew: 61/32 = 1.91
chip skew: 672/664 = 1.01
average mf latency per bank:
dram[0]:        708      1035      1529      1341       295       649       370       404     16626     14672      1036      1044       357       365       365     52843
dram[1]:        767      1001      1478      1322       667       284       386       409     17888     15683       996      1086       335       363       372     52761
dram[2]:        796      1057      1602      1445       298       291       392       406      8097     14113       996      1066       335       361       469     55028
dram[3]:        698      1042      1562      1340       290       290       384       392      7070     15938       979      1060       358       363       455     54529
dram[4]:        824       879      1204      1178       288       290       415       425      8307     16700       971      1006       481       349       482     36451
dram[5]:        723       987      1369      1180       288       285       402       438      8072     14859       957      1036       354       350       454     54826
dram[6]:        775       942      1340      1217       280       293       406       417      7617     13734      1080      1153       356       332       490     54604
dram[7]:        771       948      1250      1249       279       290       391       437      8951     16035      1035      1240       365       350       462     53145
dram[8]:        705      1041      1207      1106       277       292       391       435      8964     14487      1012      1086       363       326       466     52824
dram[9]:        847       905      1167      1351       863       292       387       416      7161     14065       993      1101       360       327       481     18254
dram[10]:        905      1026      1233      1244       870       301       402       426      8593     17103      1061      1057      1417       322       412       385
dram[11]:       1004       934      1103      1172       861       302       415       412      8355     15385      1038      1127       366       319       389       392
dram[12]:        961       945      1217      1237       814       292       396       392      8194     13044      1081      1084       371       328       386       379
dram[13]:        939      1036      1348      1167       868       293       404       389      9022     15200      1030      1124       357       322     53620       375
dram[14]:       1023       906      1122      1250       854       301       404       389      8856     16198      1147      1076       369       329     53658       389
dram[15]:        915      1051      1188      1100       878       290       396       390      7473     14255      1053      1099       364       393     54041       384
maximum mf latency per bank:
dram[0]:        515       456       519       528       451       389       502       443       565       612       565       448       401       394       380       373
dram[1]:        438       525       472       524       476       374       509       399       596       663       376       400       303       374       391       369
dram[2]:        440       502       498       548       514       401       526       514       569       614       382       385       364       379       366       373
dram[3]:        492       491       444       491       394       395       431       388       457       533       391       418       343       405       377       369
dram[4]:        490       396       523       526       378       366       537       591       367       580       364       386       630       413       361       365
dram[5]:        500       445       531       576       526       367       487       564       547       654       409       388       344       361       367       376
dram[6]:        443       477       502       496       436       377       521       552       730       688       505       640       347       349       408       397
dram[7]:        469       453       485       506       361       364       494       580       518       547       487       457       364       373       377       375
dram[8]:        481       491       572       603       458       363       404       569       545       576       393       450       361       368       376       381
dram[9]:        411       530       538       548       390       379       367       433       568       583       380       369       353       346       371       420
dram[10]:        437       610       575       664       431       393       550       552       480       500       370       378       386       388       362       371
dram[11]:        489       500       513       526       376       424       566       569       482       428       381       396       366       375       388       375
dram[12]:        420       440       431       486       441       366       500       493       396       414       375       378       360       383       385       362
dram[13]:        465       550       519       539       370       444       492       548       599       558       399       375       345       347       399       389
dram[14]:        484       568       541       645       366       452       449       461       439       441       388       393       353       322       368       365
dram[15]:        632       703       694       701       376       377       512       468       440       504       380       373       322       504       384       381

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=598310 n_nop=592538 n_act=505 n_pre=489 n_req=2389 n_rd=3434 n_write=1344 bw_util=0.01597
n_activity=22944 dram_eff=0.4165
bk0: 246a 596844i bk1: 248a 596641i bk2: 284a 596560i bk3: 284a 596561i bk4: 276a 596591i bk5: 276a 596484i bk6: 194a 597087i bk7: 182a 597024i bk8: 186a 597172i bk9: 190a 597136i bk10: 198a 597105i bk11: 198a 597012i bk12: 146a 597298i bk13: 140a 597330i bk14: 190a 597300i bk15: 196a 597291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00530494
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=598310 n_nop=592494 n_act=531 n_pre=515 n_req=2385 n_rd=3426 n_write=1344 bw_util=0.01594
n_activity=23007 dram_eff=0.4147
bk0: 244a 596794i bk1: 246a 596783i bk2: 280a 596784i bk3: 282a 596765i bk4: 278a 596625i bk5: 278a 596556i bk6: 190a 596953i bk7: 184a 597101i bk8: 186a 597192i bk9: 192a 597067i bk10: 198a 597231i bk11: 196a 597003i bk12: 140a 597430i bk13: 140a 597407i bk14: 196a 597314i bk15: 196a 597340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00426368
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=598310 n_nop=592514 n_act=526 n_pre=510 n_req=2380 n_rd=3426 n_write=1334 bw_util=0.01591
n_activity=22905 dram_eff=0.4156
bk0: 244a 596826i bk1: 252a 596691i bk2: 280a 596953i bk3: 284a 596651i bk4: 280a 596529i bk5: 278a 596441i bk6: 186a 597048i bk7: 182a 597146i bk8: 188a 597118i bk9: 192a 597043i bk10: 200a 597153i bk11: 196a 597142i bk12: 142a 597399i bk13: 146a 597476i bk14: 190a 597289i bk15: 186a 597250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00517625
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=598310 n_nop=592546 n_act=514 n_pre=498 n_req=2376 n_rd=3424 n_write=1328 bw_util=0.01588
n_activity=22978 dram_eff=0.4136
bk0: 242a 596902i bk1: 252a 596856i bk2: 282a 596669i bk3: 278a 596658i bk4: 278a 596552i bk5: 284a 596521i bk6: 184a 597039i bk7: 180a 597196i bk8: 190a 597196i bk9: 192a 597157i bk10: 194a 597149i bk11: 196a 597122i bk12: 146a 597418i bk13: 148a 597351i bk14: 190a 597276i bk15: 188a 597253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00385085
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=598310 n_nop=592530 n_act=517 n_pre=501 n_req=2381 n_rd=3430 n_write=1332 bw_util=0.01592
n_activity=22981 dram_eff=0.4144
bk0: 250a 596825i bk1: 256a 596701i bk2: 276a 596903i bk3: 276a 596662i bk4: 278a 596613i bk5: 280a 596420i bk6: 184a 597123i bk7: 182a 596978i bk8: 190a 597172i bk9: 194a 597017i bk10: 194a 597248i bk11: 194a 597076i bk12: 150a 597235i bk13: 148a 597343i bk14: 190a 597345i bk15: 188a 597313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00419849
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=598310 n_nop=592472 n_act=546 n_pre=530 n_req=2381 n_rd=3430 n_write=1332 bw_util=0.01592
n_activity=23039 dram_eff=0.4134
bk0: 252a 596771i bk1: 258a 596749i bk2: 278a 596723i bk3: 282a 596673i bk4: 276a 596621i bk5: 276a 596523i bk6: 182a 597053i bk7: 184a 597002i bk8: 192a 597209i bk9: 194a 597187i bk10: 196a 597124i bk11: 194a 597059i bk12: 144a 597360i bk13: 148a 597273i bk14: 188a 597324i bk15: 186a 597283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00460631
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=598310 n_nop=592418 n_act=567 n_pre=551 n_req=2387 n_rd=3438 n_write=1336 bw_util=0.01596
n_activity=23015 dram_eff=0.4149
bk0: 248a 596827i bk1: 254a 596726i bk2: 284a 596562i bk3: 280a 596521i bk4: 276a 596480i bk5: 278a 596500i bk6: 182a 597111i bk7: 188a 596885i bk8: 190a 596978i bk9: 192a 596913i bk10: 196a 597200i bk11: 200a 597194i bk12: 146a 597339i bk13: 148a 597363i bk14: 190a 597221i bk15: 186a 597126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00593839
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=598310 n_nop=592442 n_act=561 n_pre=545 n_req=2381 n_rd=3430 n_write=1332 bw_util=0.01592
n_activity=22889 dram_eff=0.4161
bk0: 252a 596800i bk1: 256a 596572i bk2: 278a 596732i bk3: 280a 596603i bk4: 272a 596557i bk5: 276a 596512i bk6: 182a 597007i bk7: 188a 596895i bk8: 192a 597133i bk9: 190a 596977i bk10: 196a 597207i bk11: 198a 597193i bk12: 144a 597367i bk13: 140a 597370i bk14: 192a 597339i bk15: 194a 597303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00451271
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=598310 n_nop=592512 n_act=525 n_pre=509 n_req=2382 n_rd=3428 n_write=1336 bw_util=0.01592
n_activity=22951 dram_eff=0.4151
bk0: 250a 596740i bk1: 252a 596671i bk2: 284a 596717i bk3: 284a 596619i bk4: 270a 596605i bk5: 272a 596622i bk6: 182a 597042i bk7: 186a 596986i bk8: 192a 597169i bk9: 192a 597184i bk10: 198a 597155i bk11: 198a 597149i bk12: 140a 597343i bk13: 140a 597298i bk14: 192a 597288i bk15: 196a 597052i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0056459
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=598310 n_nop=592456 n_act=553 n_pre=537 n_req=2382 n_rd=3430 n_write=1334 bw_util=0.01592
n_activity=23139 dram_eff=0.4118
bk0: 246a 596768i bk1: 254a 596780i bk2: 286a 596730i bk3: 278a 596731i bk4: 278a 596462i bk5: 274a 596482i bk6: 184a 597213i bk7: 186a 596958i bk8: 192a 597151i bk9: 190a 597127i bk10: 198a 597076i bk11: 200a 597158i bk12: 138a 597399i bk13: 144a 597400i bk14: 192a 597237i bk15: 190a 597200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00527987
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=598310 n_nop=592404 n_act=577 n_pre=561 n_req=2384 n_rd=3432 n_write=1336 bw_util=0.01594
n_activity=23024 dram_eff=0.4142
bk0: 250a 596638i bk1: 254a 596617i bk2: 282a 596552i bk3: 274a 596565i bk4: 272a 596356i bk5: 280a 596411i bk6: 186a 597090i bk7: 188a 596876i bk8: 190a 597118i bk9: 192a 597093i bk10: 194a 597174i bk11: 196a 597049i bk12: 146a 597427i bk13: 144a 597397i bk14: 192a 597326i bk15: 192a 597240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00612057
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=598310 n_nop=592408 n_act=572 n_pre=556 n_req=2387 n_rd=3438 n_write=1336 bw_util=0.01596
n_activity=23129 dram_eff=0.4128
bk0: 256a 596712i bk1: 258a 596776i bk2: 282a 596665i bk3: 274a 596649i bk4: 278a 596435i bk5: 284a 596254i bk6: 184a 597262i bk7: 182a 597032i bk8: 192a 597155i bk9: 194a 597045i bk10: 194a 597141i bk11: 196a 597229i bk12: 140a 597495i bk13: 142a 597390i bk14: 188a 597272i bk15: 194a 597201i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00511608
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=598310 n_nop=592454 n_act=550 n_pre=534 n_req=2386 n_rd=3436 n_write=1336 bw_util=0.01595
n_activity=22983 dram_eff=0.4153
bk0: 260a 596747i bk1: 252a 596614i bk2: 280a 596641i bk3: 276a 596715i bk4: 282a 596403i bk5: 284a 596437i bk6: 180a 597203i bk7: 182a 597128i bk8: 190a 597247i bk9: 194a 597058i bk10: 196a 597208i bk11: 196a 597184i bk12: 142a 597370i bk13: 148a 597357i bk14: 186a 597301i bk15: 188a 597234i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00692952
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents
MSHR: tag=0x8056fd00, atomic=0 1 entries : 0x7fb82c7ff5b0 :  mf: uid=6179658, sid00:w14, part=13, addr=0x8056fd00, load , size=128, unknown  status = IN_PARTITION_DRAM (785777), 

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=598310 n_nop=592415 n_act=568 n_pre=552 n_req=2388 n_rd=3435 n_write=1340 bw_util=0.01596
n_activity=23174 dram_eff=0.4121
bk0: 258a 596828i bk1: 250a 596726i bk2: 282a 596582i bk3: 276a 596640i bk4: 278a 596533i bk5: 284a 596491i bk6: 178a 597163i bk7: 183a 597054i bk8: 190a 597121i bk9: 192a 597100i bk10: 194a 597276i bk11: 192a 597157i bk12: 148a 597424i bk13: 148a 597355i bk14: 192a 597146i bk15: 190a 597186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00496064
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=598310 n_nop=592456 n_act=550 n_pre=534 n_req=2385 n_rd=3430 n_write=1340 bw_util=0.01594
n_activity=22973 dram_eff=0.4153
bk0: 252a 596899i bk1: 252a 596865i bk2: 282a 596586i bk3: 274a 596743i bk4: 276a 596514i bk5: 282a 596370i bk6: 180a 596922i bk7: 184a 596976i bk8: 192a 597099i bk9: 192a 597069i bk10: 196a 597100i bk11: 198a 597062i bk12: 142a 597469i bk13: 140a 597327i bk14: 192a 597254i bk15: 196a 597210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00543698
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=598310 n_nop=592474 n_act=546 n_pre=530 n_req=2380 n_rd=3424 n_write=1336 bw_util=0.01591
n_activity=22991 dram_eff=0.4141
bk0: 254a 596831i bk1: 246a 596885i bk2: 286a 596729i bk3: 280a 596617i bk4: 276a 596559i bk5: 276a 596487i bk6: 182a 597123i bk7: 184a 596968i bk8: 186a 597187i bk9: 192a 597081i bk10: 198a 597164i bk11: 200a 597247i bk12: 140a 597368i bk13: 140a 597378i bk14: 190a 597354i bk15: 194a 597230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00539854

========= L2 cache stats =========
L2_cache_bank[0]: Access = 60347, Miss = 1717, Miss_rate = 0.028, Pending_hits = 595, Reservation_fails = 2001
L2_cache_bank[1]: Access = 62207, Miss = 1713, Miss_rate = 0.028, Pending_hits = 606, Reservation_fails = 1811
L2_cache_bank[2]: Access = 54413, Miss = 1713, Miss_rate = 0.031, Pending_hits = 610, Reservation_fails = 1575
L2_cache_bank[3]: Access = 54298, Miss = 1712, Miss_rate = 0.032, Pending_hits = 590, Reservation_fails = 1508
L2_cache_bank[4]: Access = 55361, Miss = 1715, Miss_rate = 0.031, Pending_hits = 590, Reservation_fails = 1613
L2_cache_bank[5]: Access = 54483, Miss = 1715, Miss_rate = 0.031, Pending_hits = 585, Reservation_fails = 2345
L2_cache_bank[6]: Access = 53148, Miss = 1719, Miss_rate = 0.032, Pending_hits = 608, Reservation_fails = 2386
L2_cache_bank[7]: Access = 56106, Miss = 1715, Miss_rate = 0.031, Pending_hits = 597, Reservation_fails = 2463
L2_cache_bank[8]: Access = 55001, Miss = 1714, Miss_rate = 0.031, Pending_hits = 585, Reservation_fails = 2415
L2_cache_bank[9]: Access = 37791, Miss = 1715, Miss_rate = 0.045, Pending_hits = 583, Reservation_fails = 2010
L2_cache_bank[10]: Access = 25546, Miss = 1716, Miss_rate = 0.067, Pending_hits = 579, Reservation_fails = 1982
L2_cache_bank[11]: Access = 23767, Miss = 1719, Miss_rate = 0.072, Pending_hits = 573, Reservation_fails = 1877
L2_cache_bank[12]: Access = 21886, Miss = 1718, Miss_rate = 0.078, Pending_hits = 563, Reservation_fails = 1864
L2_cache_bank[13]: Access = 55937, Miss = 1718, Miss_rate = 0.031, Pending_hits = 554, Reservation_fails = 1631
L2_cache_bank[14]: Access = 56802, Miss = 1715, Miss_rate = 0.030, Pending_hits = 572, Reservation_fails = 1740
L2_cache_bank[15]: Access = 53665, Miss = 1712, Miss_rate = 0.032, Pending_hits = 601, Reservation_fails = 2095
L2_total_cache_accesses = 780758
L2_total_cache_misses = 27446
L2_total_cache_miss_rate = 0.0352
L2_total_cache_pending_hits = 9391
L2_total_cache_reservation_fails = 31316
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29861
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9342
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30234
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 713943
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1737
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 47
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1082
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=1041036
icnt_total_pkts_simt_to_mem=1770554
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.79825
	minimum = 6
	maximum = 17
Network latency average = 8.36842
	minimum = 6
	maximum = 17
Slowest packet = 1561476
Flit latency average = 6.60355
	minimum = 6
	maximum = 13
Slowest flit = 2811490
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000807869
	minimum = 0 (at node 2)
	maximum = 0.00724956 (at node 0)
Accepted packet rate average = 0.000807869
	minimum = 0 (at node 2)
	maximum = 0.00724956 (at node 0)
Injected flit rate average = 0.00239526
	minimum = 0 (at node 2)
	maximum = 0.0213093 (at node 0)
Accepted flit rate average= 0.00239526
	minimum = 0 (at node 2)
	maximum = 0.0217487 (at node 0)
Injected packet length average = 2.96491
Accepted packet length average = 2.96491
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.169 (21 samples)
	minimum = 6 (21 samples)
	maximum = 83.7143 (21 samples)
Network latency average = 11.7097 (21 samples)
	minimum = 6 (21 samples)
	maximum = 75.8095 (21 samples)
Flit latency average = 10.9253 (21 samples)
	minimum = 6 (21 samples)
	maximum = 72.5238 (21 samples)
Fragmentation average = 0.000436429 (21 samples)
	minimum = 0 (21 samples)
	maximum = 17.4762 (21 samples)
Injected packet rate average = 0.0299946 (21 samples)
	minimum = 0.0162757 (21 samples)
	maximum = 0.0534195 (21 samples)
Accepted packet rate average = 0.0299946 (21 samples)
	minimum = 0.0162757 (21 samples)
	maximum = 0.0534195 (21 samples)
Injected flit rate average = 0.0656324 (21 samples)
	minimum = 0.0314864 (21 samples)
	maximum = 0.14495 (21 samples)
Accepted flit rate average = 0.0656324 (21 samples)
	minimum = 0.0303928 (21 samples)
	maximum = 0.135362 (21 samples)
Injected packet size average = 2.18814 (21 samples)
Accepted packet size average = 2.18814 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 55 sec (415 sec)
gpgpu_simulation_rate = 100697 (inst/sec)
gpgpu_simulation_rate = 1893 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (3,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,785778)
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,785778)
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,785778)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(1,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 786778  inst.: 41870127 (ipc=80.6) sim_rate=100649 (inst/sec) elapsed = 0:0:06:56 / Fri Jul 27 17:41:36 2018
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(1,0,0) tid=(282,0,0)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(0,0,0) tid=(218,0,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(0,0,0) tid=(250,0,0)
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(1,0,0) tid=(314,0,0)
GPGPU-Sim uArch: cycles simulated: 789778  inst.: 42210863 (ipc=105.3) sim_rate=101225 (inst/sec) elapsed = 0:0:06:57 / Fri Jul 27 17:41:37 2018
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(0,0,0) tid=(314,0,0)
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(2,0,0) tid=(186,0,0)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(0,0,0) tid=(506,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6166,785778), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(1,0,0) tid=(506,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7073,785778), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7133,785778), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 2.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 22 
gpu_sim_cycle = 7134
gpu_sim_insn = 692480
gpu_ipc =      97.0676
gpu_tot_sim_cycle = 792912
gpu_tot_sim_insn = 42481999
gpu_tot_ipc =      53.5772
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17538
gpu_stall_icnt2sh    = 107815
gpu_total_sim_rate=101875

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2760625
	L1I_total_cache_misses = 2671
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 134714, Miss = 50933, Miss_rate = 0.378, Pending_hits = 3684, Reservation_fails = 98212
	L1D_cache_core[1]: Access = 136734, Miss = 52139, Miss_rate = 0.381, Pending_hits = 3618, Reservation_fails = 38164
	L1D_cache_core[2]: Access = 137990, Miss = 52704, Miss_rate = 0.382, Pending_hits = 3618, Reservation_fails = 88820
	L1D_cache_core[3]: Access = 137919, Miss = 53203, Miss_rate = 0.386, Pending_hits = 3699, Reservation_fails = 97737
	L1D_cache_core[4]: Access = 97681, Miss = 40919, Miss_rate = 0.419, Pending_hits = 4379, Reservation_fails = 84670
	L1D_cache_core[5]: Access = 99065, Miss = 41335, Miss_rate = 0.417, Pending_hits = 4263, Reservation_fails = 87945
	L1D_cache_core[6]: Access = 97084, Miss = 40844, Miss_rate = 0.421, Pending_hits = 4188, Reservation_fails = 89482
	L1D_cache_core[7]: Access = 144620, Miss = 56708, Miss_rate = 0.392, Pending_hits = 4582, Reservation_fails = 118337
	L1D_cache_core[8]: Access = 96695, Miss = 40714, Miss_rate = 0.421, Pending_hits = 4409, Reservation_fails = 94746
	L1D_cache_core[9]: Access = 144324, Miss = 56490, Miss_rate = 0.391, Pending_hits = 4496, Reservation_fails = 123231
	L1D_cache_core[10]: Access = 144000, Miss = 56574, Miss_rate = 0.393, Pending_hits = 4545, Reservation_fails = 112893
	L1D_cache_core[11]: Access = 146990, Miss = 57518, Miss_rate = 0.391, Pending_hits = 4671, Reservation_fails = 114186
	L1D_cache_core[12]: Access = 146430, Miss = 57198, Miss_rate = 0.391, Pending_hits = 4514, Reservation_fails = 115173
	L1D_cache_core[13]: Access = 149213, Miss = 59201, Miss_rate = 0.397, Pending_hits = 4355, Reservation_fails = 87525
	L1D_cache_core[14]: Access = 97494, Miss = 39853, Miss_rate = 0.409, Pending_hits = 4468, Reservation_fails = 88082
	L1D_total_cache_accesses = 1910953
	L1D_total_cache_misses = 756333
	L1D_total_cache_miss_rate = 0.3958
	L1D_total_cache_pending_hits = 63489
	L1D_total_cache_reservation_fails = 1439203
	L1D_cache_data_port_util = 0.172
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 76321
	L1C_total_cache_misses = 473
	L1C_total_cache_miss_rate = 0.0062
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1073088
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 345242
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75848
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 691368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1093961
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2757954
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2671
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
15908, 15904, 15908, 15904, 15908, 15904, 11361, 11357, 11305, 11301, 11164, 11160, 11164, 11160, 10857, 10853, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 10435, 
gpgpu_n_tot_thrd_icount = 160642272
gpgpu_n_tot_w_icount = 5020071
gpgpu_n_stall_shd_mem = 1888692
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64965
gpgpu_n_mem_write_global = 716680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 5517721
gpgpu_n_store_insn = 2662526
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2236902
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1888692
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2522343	W0_Idle:1001966	W0_Scoreboard:4148480	W1:3678863	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38227	W17:6	W18:0	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1198619
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 519720 {8:64965,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37534912 {40:572222,72:78129,136:66329,}
traffic_breakdown_coretomem[INST_ACC_R] = 1536 {8:192,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8835240 {136:64965,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5733440 {8:716680,}
traffic_breakdown_memtocore[INST_ACC_R] = 26112 {136:192,}
maxmrqlatency = 171 
maxdqlatency = 0 
maxmflatency = 730 
averagemflatency = 202 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 792911 
mrq_lat_table:30370 	3665 	3198 	1486 	1019 	404 	78 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	739077 	42274 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	133294 	70129 	146203 	429724 	2360 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	30693 	27135 	6921 	228 	5 	0 	0 	0 	103 	337 	7179 	23431 	33391 	109611 	120206 	6146 	416276 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1499 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[1]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[2]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[3]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[4]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[5]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[6]:        32        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[7]:        32        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[8]:        32        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[9]:        34        34        32        32        62        62        32        32        32        32        34        32        32        32        32        32 
dram[10]:        36        34        32        32        62        62        32        32        32        32        32        32        32        32        32        32 
dram[11]:        36        34        32        32        62        62        32        32        32        32        32        32        32        32        32        32 
dram[12]:        36        34        32        32        62        62        32        32        32        32        32        32        32        33        32        32 
dram[13]:        35        34        32        32        62        62        32        32        32        32        32        32        32        32        32        32 
dram[14]:        34        34        32        32        62        62        32        32        32        32        32        34        32        32        22        32 
dram[15]:        34        34        32        32        62        62        32        32        32        32        32        34        32        32        26        32 
maximum service time to same row:
dram[0]:    168084    155518    155518    155513     86163     85023    100614    101261    126739    127376    138750    133339    164299    165250    155479    155476 
dram[1]:    155518    155518    155503    156733    155513    155512     99421     98788    125523    124919    133360    127655    163091    162752    155472    155475 
dram[2]:    155516    155516    169297    168067    155513    155512     98202     97561    123067    123696    131701    126046    161880    161533    168021    168017 
dram[3]:    155514    155512    168078    168076    155512    155512     96967    108903    121845    122471    142706    135782    159299    160317    168014    169241 
dram[4]:    155516    155515    155514    155515    155509    155511    107043    107682    120633    120003    141117    134142    158100    157880    168016    155501 
dram[5]:    155504    156736    155516    155517    156727     78237    105708    105235    118184    118786    138236    132506    156915    156430    155492    155496 
dram[6]:    168067    168075    155518    155517     76339     75781    104495    104011    116925    117571    142343    142524    155697    167769    155488    155492 
dram[7]:    169306    168076    155520    155518     74858     86845    102015    102783    128148    128914    141522    140836    165766    166766    155484    155480 
dram[8]:    155518    155519    155519    155518     86403     85865    100941    100326    126934    126457    136702    139054    164547    165549    155475    155478 
dram[9]:    155520    155518    156733    168050    155513    155512     99720     99103    124609    125241    130528    136233    163267    163052    155474    155476 
dram[10]:    155514    155514    168067    168059    155512    155513     97262     97875    123389    123997    128906    147150    160819    161834    168022    169250 
dram[11]:    155513    155514    168078    168074    155511    155510    108467    109224    122164    121542    139869    145512    160061    160625    169244    168013 
dram[12]:    155514    155513    155516    155516    155512    155512    107243    108005    119692    120337    137008    143906    158854    158180    168025    155502 
dram[13]:    155502    156734    155517    155516     77443     77265    106028    105550    118473    119118    135439    141098    156363    156306    155493    155497 
dram[14]:    169305    168075    155519    155517     76233     76040    103700    104328    117241    117890    143061    142231    167694    167605    155491    155487 
dram[15]:    168076    168078    155518    155520     74911     87375    102470    103063    128448    127970    140709    141203    166475    166394    155486    155483 
average row accesses per activate:
dram[0]:  5.363636  5.055555  4.418605  6.620690  5.818182  4.829268  5.500000  4.781250  5.343750  7.125000  4.433333  3.638889  4.652174  3.642857  4.535714  4.482759 
dram[1]:  4.702703  4.365854  6.962963  6.586207  5.388889  4.651163  4.405406  5.133333  4.750000  5.375000  3.694444  3.250000  4.000000  4.250000  4.333333  4.482759 
dram[2]:  5.117647  5.687500  7.520000  5.485714  5.243243  4.853659  5.333333  4.781250  5.151515  4.777778  3.350000  3.421053  4.375000  4.375000  3.968750  3.571429 
dram[3]:  6.407407  6.066667  4.609756  4.395349  5.078948  6.060606  7.181818  7.600000  5.029412  4.914286  3.638889  3.823529  3.821429  3.533333  3.848485  3.937500 
dram[4]:  6.137931  5.111111  4.769231  4.585366  5.361111  5.657143  6.583333  5.133333  4.750000  4.805555  4.366667  3.794118  3.516129  3.785714  4.379310  5.040000 
dram[5]:  4.864865  4.868421  3.816327  4.021276  7.384615  7.000000  4.617647  5.333333  4.648649  5.406250  4.125000  3.583333  3.117647  3.312500  4.666667  4.310345 
dram[6]:  4.564103  4.692307  3.725490  3.547170  6.857143  6.793103  5.607143  5.466667  4.384615  5.000000  3.666667  4.400000  3.343750  3.117647  4.379310  3.289474 
dram[7]:  4.615385  3.755102  3.816327  4.177778  5.757576  6.322581  4.078948  4.823529  5.212121  5.281250  3.882353  3.638889  3.785714  3.923077  4.923077  4.300000 
dram[8]:  5.424242  4.789474  4.682927  4.418605  6.300000  7.760000  3.875000  4.794117  5.548387  6.538462  3.694444  3.852941  3.466667  3.642857  5.333333  3.823529 
dram[9]:  5.057143  5.083333  5.216216  5.000000  5.184210  5.848485  4.333333  4.527778  4.857143  4.694445  3.325000  3.666667  3.642857  3.714286  3.878788  4.096774 
dram[10]:  4.414634  4.463415  4.658536  4.255814  4.409091  5.351351  4.843750  5.125000  4.828571  5.312500  3.611111  2.954545  4.608696  4.000000  3.459460  3.657143 
dram[11]:  4.181818  4.868421  4.897436  3.893617  4.975000  4.761905  7.000000  5.750000  4.722222  4.275000  3.225000  3.611111  3.923077  3.551724  3.937500  3.685714 
dram[12]:  4.536585  5.352941  4.222222  4.279070  4.466667  4.444445  7.600000  7.318182  5.281250  4.071429  4.642857  4.642857  3.433333  3.419355  3.906250  3.705882 
dram[13]:  5.000000  4.763158  3.745098  3.914894  5.102564  6.666667  5.033333  5.062500  4.121951  4.473684  4.607143  3.764706  3.785714  4.000000  3.555556  3.735294 
dram[14]:  5.575758  5.870968  4.063830  3.851064  5.210526  5.378378  4.470588  5.062500  4.857143  4.473684  3.421053  3.911765  4.291667  4.160000  4.266667  4.333333 
dram[15]:  5.138889  4.972222  3.938776  4.487805  4.604651  4.974359  4.250000  4.500000  5.218750  5.312500  4.093750  5.153846  3.642857  4.521739  4.233333  4.300000 
average row locality = 40230/8742 = 4.601922
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       123       126       142       142       138       138       109       103       115       117        99        99        73        70        95        98 
dram[1]:       122       123       140       141       139       139       107       104       115       118        99        98        70        70        98        98 
dram[2]:       122       126       140       142       140       139       105       103       116       118       100        98        71        73        95        93 
dram[3]:       121       126       141       139       139       142       104       102       117       118        97        98        73        74        95        94 
dram[4]:       125       128       138       138       139       140       104       103       117       119        97        97        75        74        95        94 
dram[5]:       126       129       139       141       138       138       103       106       118       119        98        97        72        74        94        93 
dram[6]:       124       127       142       140       138       139       103       108       117       116        98       100        73        74        95        93 
dram[7]:       126       128       139       140       136       138       103       108       118       115        98        99        72        70        96        97 
dram[8]:       125       126       142       142       135       136       103       107       118       116        99        99        70        70        96        98 
dram[9]:       123       127       143       139       139       137       104       107       118       115        99       100        69        72        96        95 
dram[10]:       125       127       141       137       136       140       105       108       117       116        97        98        73        72        96        96 
dram[11]:       128       129       141       137       139       142       104       105       118       117        97        98        70        71        94        97 
dram[12]:       130       126       140       138       141       142       102       105       117       117        98        98        71        74        93        94 
dram[13]:       129       125       141       138       139       142       101       106       117       116        97        96        74        74        96        95 
dram[14]:       128       126       141       137       138       141       102       106       118       116        98        99        71        70        96        98 
dram[15]:       129       123       143       140       138       138       103       106       115       116        99       100        70        70        95        97 
total reads: 28542
bank skew: 143/69 = 2.07
chip skew: 1787/1780 = 1.00
number of total write accesses:
dram[0]:        54        56        48        50        54        60        56        50        56        54        34        32        34        32        32        32 
dram[1]:        52        56        48        50        55        61        56        50        56        54        34        32        34        32        32        32 
dram[2]:        52        56        48        50        54        60        55        50        54        54        34        32        34        32        32        32 
dram[3]:        52        56        48        50        54        58        54        50        54        54        34        32        34        32        32        32 
dram[4]:        53        56        48        50        54        58        54        51        54        54        34        32        34        32        32        32 
dram[5]:        54        56        48        48        54        58        54        54        54        54        34        32        34        32        32        32 
dram[6]:        54        56        48        48        54        58        54        56        54        54        34        32        34        32        32        32 
dram[7]:        54        56        48        48        54        58        52        56        54        54        34        32        34        32        32        32 
dram[8]:        54        56        50        48        54        58        52        56        54        54        34        32        34        32        32        32 
dram[9]:        54        56        50        46        58        56        52        56        52        54        34        32        33        32        32        32 
dram[10]:        56        56        50        46        58        58        50        56        52        54        33        32        33        32        32        32 
dram[11]:        56        56        50        46        60        58        50        56        52        54        32        32        32        32        32        32 
dram[12]:        56        56        50        46        60        58        50        56        52        54        32        32        32        32        32        32 
dram[13]:        56        56        50        46        60        58        50        56        52        54        32        32        32        34        32        32 
dram[14]:        56        56        50        44        60        58        50        56        52        54        32        34        32        34        32        32 
dram[15]:        56        56        50        44        60        56        50        56        52        54        32        34        32        34        32        32 
total reads: 11688
bank skew: 61/32 = 1.91
chip skew: 734/726 = 1.01
average mf latency per bank:
dram[0]:        708      1024      1529      1341       295       649       335       361     12577     11274      1036      1044       357       365       365     52843
dram[1]:        767      1001      1478      1322       667       284       349       365     13528     12069       996      1086       335       363       372     52761
dram[2]:        796      1057      1602      1445       298       291       353       363      6131     10865       996      1066       335       361       469     55028
dram[3]:        698      1042      1562      1340       290       290       345       351      5367     12265       979      1060       358       363       455     54529
dram[4]:        824       879      1204      1178       288       290       372       379      6300     12872       971      1006       481       349       482     36451
dram[5]:        723       987      1369      1180       288       285       361       384      6135     11457       957      1036       354       350       454     54826
dram[6]:        775       942      1340      1217       280       293       364       368      5781     10695      1080      1153       356       332       490     54604
dram[7]:        771       948      1250      1249       279       290       352       384      6799     12461      1035      1240       365       350       462     53145
dram[8]:        705      1041      1207      1106       277       292       351       382      6808     11279      1012      1086       363       326       466     52824
dram[9]:        847       905      1167      1351       863       292       348       367      5510     10933       993      1101       360       327       481     18254
dram[10]:        905      1026      1233      1244       870       301       360       376      6593     13311      1061      1057      1417       322       412       385
dram[11]:       1004       934      1103      1172       861       302       371       363      6423     11996      1038      1127       366       319       389       392
dram[12]:        961       945      1217      1237       814       292       355       347      6289     10175      1081      1084       371       328       386       379
dram[13]:        939      1036      1348      1167       868       293       360       345      6921     11833      1030      1124       357       322     53620       375
dram[14]:       1012       906      1122      1250       854       301       360       345      6806     12608      1147      1076       369       329     53658       389
dram[15]:        905      1051      1188      1100       878       290       354       345      5717     11100      1053      1099       364       393     54041       384
maximum mf latency per bank:
dram[0]:        515       456       519       528       451       389       502       443       565       612       565       448       401       394       380       373
dram[1]:        438       525       472       524       476       374       509       399       596       663       376       400       303       374       391       369
dram[2]:        440       502       498       548       514       401       526       514       569       614       382       385       364       379       366       373
dram[3]:        492       491       444       491       394       395       431       388       457       533       391       418       343       405       377       369
dram[4]:        490       396       523       526       378       366       537       591       367       580       364       386       630       413       361       365
dram[5]:        500       445       531       576       526       367       487       564       547       654       409       388       344       361       367       376
dram[6]:        443       477       502       496       436       377       521       552       730       688       505       640       347       349       408       397
dram[7]:        469       453       485       506       361       364       494       580       518       547       487       457       364       373       377       375
dram[8]:        481       491       572       603       458       363       404       569       545       576       393       450       361       368       376       381
dram[9]:        411       530       538       548       390       379       367       433       568       583       380       369       353       346       371       420
dram[10]:        437       610       575       664       431       393       550       552       480       500       370       378       386       388       362       371
dram[11]:        489       500       513       526       376       424       566       569       482       428       381       396       366       375       388       375
dram[12]:        420       440       431       486       441       366       500       493       396       414       375       378       360       383       385       362
dram[13]:        465       550       519       539       370       444       492       548       599       558       399       375       345       347       399       389
dram[14]:        484       568       541       645       366       452       449       461       439       441       388       393       353       322       368       365
dram[15]:        632       703       694       701       376       377       512       468       440       504       380       373       322       504       384       381

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=603742 n_nop=597700 n_act=508 n_pre=492 n_req=2521 n_rd=3574 n_write=1468 bw_util=0.0167
n_activity=24219 dram_eff=0.4164
bk0: 246a 602277i bk1: 252a 602058i bk2: 284a 601991i bk3: 284a 601993i bk4: 276a 602023i bk5: 276a 601916i bk6: 218a 602248i bk7: 206a 602187i bk8: 230a 602113i bk9: 234a 602143i bk10: 198a 602535i bk11: 198a 602443i bk12: 146a 602729i bk13: 140a 602761i bk14: 190a 602732i bk15: 196a 602724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00622617
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=603742 n_nop=597662 n_act=533 n_pre=517 n_req=2515 n_rd=3562 n_write=1468 bw_util=0.01666
n_activity=24334 dram_eff=0.4134
bk0: 244a 602226i bk1: 246a 602215i bk2: 280a 602216i bk3: 282a 602197i bk4: 278a 602057i bk5: 278a 601989i bk6: 214a 602122i bk7: 208a 602293i bk8: 230a 602183i bk9: 236a 602094i bk10: 198a 602661i bk11: 196a 602434i bk12: 140a 602861i bk13: 140a 602838i bk14: 196a 602745i bk15: 196a 602772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0049392
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=603742 n_nop=597682 n_act=528 n_pre=512 n_req=2510 n_rd=3562 n_write=1458 bw_util=0.01663
n_activity=24168 dram_eff=0.4154
bk0: 244a 602258i bk1: 252a 602123i bk2: 280a 602385i bk3: 284a 602083i bk4: 280a 601962i bk5: 278a 601874i bk6: 210a 602217i bk7: 206a 602299i bk8: 232a 602102i bk9: 236a 602034i bk10: 200a 602583i bk11: 196a 602573i bk12: 142a 602830i bk13: 146a 602907i bk14: 190a 602721i bk15: 186a 602682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0059214
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=603742 n_nop=597714 n_act=516 n_pre=500 n_req=2506 n_rd=3560 n_write=1452 bw_util=0.0166
n_activity=24279 dram_eff=0.4129
bk0: 242a 602334i bk1: 252a 602288i bk2: 282a 602101i bk3: 278a 602091i bk4: 278a 601985i bk5: 284a 601954i bk6: 208a 602225i bk7: 204a 602361i bk8: 234a 602193i bk9: 236a 602147i bk10: 194a 602580i bk11: 196a 602553i bk12: 146a 602849i bk13: 148a 602782i bk14: 190a 602707i bk15: 188a 602685i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00437604
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=603742 n_nop=597698 n_act=519 n_pre=503 n_req=2511 n_rd=3566 n_write=1456 bw_util=0.01664
n_activity=24280 dram_eff=0.4137
bk0: 250a 602257i bk1: 256a 602133i bk2: 276a 602335i bk3: 276a 602094i bk4: 278a 602046i bk5: 280a 601853i bk6: 208a 602323i bk7: 206a 602138i bk8: 234a 602143i bk9: 238a 602020i bk10: 194a 602678i bk11: 194a 602507i bk12: 150a 602666i bk13: 148a 602774i bk14: 190a 602777i bk15: 188a 602745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00481994
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=603742 n_nop=597632 n_act=548 n_pre=532 n_req=2515 n_rd=3570 n_write=1460 bw_util=0.01666
n_activity=24316 dram_eff=0.4137
bk0: 252a 602203i bk1: 258a 602181i bk2: 278a 602155i bk3: 282a 602105i bk4: 276a 602054i bk5: 276a 601956i bk6: 206a 602235i bk7: 212a 602127i bk8: 236a 602143i bk9: 238a 602156i bk10: 196a 602554i bk11: 194a 602490i bk12: 144a 602791i bk13: 148a 602704i bk14: 188a 602755i bk15: 186a 602714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00570608
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=603742 n_nop=597582 n_act=569 n_pre=553 n_req=2519 n_rd=3574 n_write=1464 bw_util=0.01669
n_activity=24283 dram_eff=0.4149
bk0: 248a 602259i bk1: 254a 602158i bk2: 284a 601994i bk3: 280a 601953i bk4: 276a 601912i bk5: 278a 601932i bk6: 206a 602256i bk7: 216a 602013i bk8: 234a 601934i bk9: 232a 601913i bk10: 196a 602631i bk11: 200a 602626i bk12: 146a 602771i bk13: 148a 602795i bk14: 190a 602653i bk15: 186a 602558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00694171
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=603742 n_nop=597606 n_act=563 n_pre=547 n_req=2513 n_rd=3566 n_write=1460 bw_util=0.01665
n_activity=24192 dram_eff=0.4155
bk0: 252a 602232i bk1: 256a 602004i bk2: 278a 602164i bk3: 280a 602036i bk4: 272a 601990i bk5: 276a 601945i bk6: 206a 602149i bk7: 216a 602018i bk8: 236a 602095i bk9: 230a 601992i bk10: 196a 602637i bk11: 198a 602624i bk12: 144a 602798i bk13: 140a 602801i bk14: 192a 602770i bk15: 194a 602735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00541125
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=603742 n_nop=597676 n_act=527 n_pre=511 n_req=2514 n_rd=3564 n_write=1464 bw_util=0.01666
n_activity=24291 dram_eff=0.414
bk0: 250a 602172i bk1: 252a 602103i bk2: 284a 602149i bk3: 284a 602052i bk4: 270a 602038i bk5: 272a 602055i bk6: 206a 602187i bk7: 214a 602124i bk8: 236a 602156i bk9: 232a 602207i bk10: 198a 602586i bk11: 198a 602580i bk12: 140a 602774i bk13: 140a 602729i bk14: 192a 602719i bk15: 196a 602484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00639512
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=603742 n_nop=597624 n_act=555 n_pre=539 n_req=2512 n_rd=3566 n_write=1458 bw_util=0.01664
n_activity=24429 dram_eff=0.4113
bk0: 246a 602199i bk1: 254a 602213i bk2: 286a 602163i bk3: 278a 602164i bk4: 278a 601895i bk5: 274a 601915i bk6: 208a 602377i bk7: 214a 602098i bk8: 236a 602125i bk9: 230a 602139i bk10: 198a 602506i bk11: 200a 602588i bk12: 138a 602829i bk13: 144a 602831i bk14: 192a 602668i bk15: 190a 602631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00632721
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=603742 n_nop=597572 n_act=579 n_pre=563 n_req=2514 n_rd=3568 n_write=1460 bw_util=0.01666
n_activity=24307 dram_eff=0.4137
bk0: 250a 602070i bk1: 254a 602049i bk2: 282a 601985i bk3: 274a 601998i bk4: 272a 601789i bk5: 280a 601844i bk6: 210a 602270i bk7: 216a 602025i bk8: 234a 602131i bk9: 232a 602098i bk10: 194a 602604i bk11: 196a 602480i bk12: 146a 602858i bk13: 144a 602828i bk14: 192a 602757i bk15: 192a 602671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00663197
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=603742 n_nop=597576 n_act=574 n_pre=558 n_req=2517 n_rd=3574 n_write=1460 bw_util=0.01668
n_activity=24441 dram_eff=0.4119
bk0: 256a 602144i bk1: 258a 602208i bk2: 282a 602097i bk3: 274a 602081i bk4: 278a 601867i bk5: 284a 601686i bk6: 208a 602448i bk7: 210a 602195i bk8: 236a 602177i bk9: 234a 602017i bk10: 194a 602571i bk11: 196a 602660i bk12: 140a 602927i bk13: 142a 602822i bk14: 188a 602704i bk15: 194a 602633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00565308
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents
MSHR: tag=0x8057fc80, atomic=0 1 entries : 0x7fb82d024930 :  mf: uid=6198790, sid02:w15, part=12, addr=0x8057fc80, load , size=128, unknown  status = IN_PARTITION_DRAM (792911), 

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=603742 n_nop=597623 n_act=552 n_pre=536 n_req=2516 n_rd=3571 n_write=1460 bw_util=0.01667
n_activity=24236 dram_eff=0.4152
bk0: 260a 602179i bk1: 252a 602046i bk2: 280a 602073i bk3: 276a 602147i bk4: 282a 601835i bk5: 284a 601869i bk6: 204a 602309i bk7: 209a 602251i bk8: 234a 602213i bk9: 234a 602073i bk10: 196a 602638i bk11: 196a 602615i bk12: 142a 602801i bk13: 148a 602789i bk14: 186a 602733i bk15: 188a 602666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00770362
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=603742 n_nop=597582 n_act=570 n_pre=554 n_req=2518 n_rd=3572 n_write=1464 bw_util=0.01668
n_activity=24451 dram_eff=0.4119
bk0: 258a 602260i bk1: 250a 602158i bk2: 282a 602014i bk3: 276a 602072i bk4: 278a 601965i bk5: 284a 601923i bk6: 202a 602345i bk7: 212a 602151i bk8: 234a 602149i bk9: 232a 602124i bk10: 194a 602706i bk11: 192a 602587i bk12: 148a 602855i bk13: 148a 602786i bk14: 192a 602578i bk15: 190a 602618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00559014
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=603742 n_nop=597618 n_act=553 n_pre=537 n_req=2517 n_rd=3570 n_write=1464 bw_util=0.01668
n_activity=24294 dram_eff=0.4144
bk0: 256a 602316i bk1: 252a 602296i bk2: 282a 602017i bk3: 274a 602175i bk4: 276a 601946i bk5: 282a 601802i bk6: 204a 602080i bk7: 212a 602114i bk8: 236a 602125i bk9: 232a 602060i bk10: 196a 602530i bk11: 198a 602493i bk12: 142a 602901i bk13: 140a 602759i bk14: 192a 602686i bk15: 196a 602643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00611685
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=603742 n_nop=597636 n_act=549 n_pre=533 n_req=2512 n_rd=3564 n_write=1460 bw_util=0.01664
n_activity=24312 dram_eff=0.4133
bk0: 258a 602244i bk1: 246a 602316i bk2: 286a 602161i bk3: 280a 602049i bk4: 276a 601991i bk5: 276a 601919i bk6: 206a 602297i bk7: 212a 602095i bk8: 230a 602215i bk9: 232a 602120i bk10: 198a 602594i bk11: 200a 602678i bk12: 140a 602799i bk13: 140a 602809i bk14: 190a 602786i bk15: 194a 602662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00594294

========= L2 cache stats =========
L2_cache_bank[0]: Access = 60417, Miss = 1787, Miss_rate = 0.030, Pending_hits = 595, Reservation_fails = 2001
L2_cache_bank[1]: Access = 62275, Miss = 1781, Miss_rate = 0.029, Pending_hits = 606, Reservation_fails = 1811
L2_cache_bank[2]: Access = 54481, Miss = 1781, Miss_rate = 0.033, Pending_hits = 610, Reservation_fails = 1575
L2_cache_bank[3]: Access = 54366, Miss = 1780, Miss_rate = 0.033, Pending_hits = 590, Reservation_fails = 1508
L2_cache_bank[4]: Access = 55429, Miss = 1783, Miss_rate = 0.032, Pending_hits = 590, Reservation_fails = 1613
L2_cache_bank[5]: Access = 54553, Miss = 1785, Miss_rate = 0.033, Pending_hits = 585, Reservation_fails = 2345
L2_cache_bank[6]: Access = 53216, Miss = 1787, Miss_rate = 0.034, Pending_hits = 608, Reservation_fails = 2386
L2_cache_bank[7]: Access = 56174, Miss = 1783, Miss_rate = 0.032, Pending_hits = 597, Reservation_fails = 2463
L2_cache_bank[8]: Access = 55069, Miss = 1782, Miss_rate = 0.032, Pending_hits = 585, Reservation_fails = 2415
L2_cache_bank[9]: Access = 37859, Miss = 1783, Miss_rate = 0.047, Pending_hits = 583, Reservation_fails = 2010
L2_cache_bank[10]: Access = 25614, Miss = 1784, Miss_rate = 0.070, Pending_hits = 579, Reservation_fails = 1982
L2_cache_bank[11]: Access = 23835, Miss = 1787, Miss_rate = 0.075, Pending_hits = 573, Reservation_fails = 1877
L2_cache_bank[12]: Access = 21954, Miss = 1786, Miss_rate = 0.081, Pending_hits = 563, Reservation_fails = 1864
L2_cache_bank[13]: Access = 56005, Miss = 1786, Miss_rate = 0.032, Pending_hits = 554, Reservation_fails = 1631
L2_cache_bank[14]: Access = 56872, Miss = 1785, Miss_rate = 0.031, Pending_hits = 572, Reservation_fails = 1740
L2_cache_bank[15]: Access = 53735, Miss = 1782, Miss_rate = 0.033, Pending_hits = 601, Reservation_fails = 2095
L2_total_cache_accesses = 781854
L2_total_cache_misses = 28542
L2_total_cache_miss_rate = 0.0365
L2_total_cache_pending_hits = 9391
L2_total_cache_reservation_fails = 31316
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29861
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9342
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25762
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30234
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 713943
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2737
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 47
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 41
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1082
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=1042516
icnt_total_pkts_simt_to_mem=1775650
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.00319
	minimum = 6
	maximum = 59
Network latency average = 8.67701
	minimum = 6
	maximum = 59
Slowest packet = 1561971
Flit latency average = 6.96107
	minimum = 6
	maximum = 55
Slowest flit = 2813001
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00991165
	minimum = 0 (at node 0)
	maximum = 0.0611158 (at node 2)
Accepted packet rate average = 0.00991165
	minimum = 0 (at node 0)
	maximum = 0.0611158 (at node 2)
Injected flit rate average = 0.0297349
	minimum = 0 (at node 0)
	maximum = 0.285394 (at node 2)
Accepted flit rate average= 0.0297349
	minimum = 0 (at node 0)
	maximum = 0.0813008 (at node 2)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.9342 (22 samples)
	minimum = 6 (22 samples)
	maximum = 82.5909 (22 samples)
Network latency average = 11.5719 (22 samples)
	minimum = 6 (22 samples)
	maximum = 75.0455 (22 samples)
Flit latency average = 10.7451 (22 samples)
	minimum = 6 (22 samples)
	maximum = 71.7273 (22 samples)
Fragmentation average = 0.000416591 (22 samples)
	minimum = 0 (22 samples)
	maximum = 16.6818 (22 samples)
Injected packet rate average = 0.0290817 (22 samples)
	minimum = 0.0155359 (22 samples)
	maximum = 0.0537693 (22 samples)
Accepted packet rate average = 0.0290817 (22 samples)
	minimum = 0.0155359 (22 samples)
	maximum = 0.0537693 (22 samples)
Injected flit rate average = 0.0640007 (22 samples)
	minimum = 0.0300552 (22 samples)
	maximum = 0.151334 (22 samples)
Accepted flit rate average = 0.0640007 (22 samples)
	minimum = 0.0290113 (22 samples)
	maximum = 0.132905 (22 samples)
Injected packet size average = 2.20072 (22 samples)
Accepted packet size average = 2.20072 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 57 sec (417 sec)
gpgpu_simulation_rate = 101875 (inst/sec)
gpgpu_simulation_rate = 1901 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402cd0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdw_gpu_kernelPfS_S_iii' to stream 0, gridDim= (16,2,1) blockDim = (32,32,1) 
kernel '_Z17convdw_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,792912)
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,792912)
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,792912)
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,792912)
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,792912)
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,792912)
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,792912)
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,792912)
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,792912)
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,792912)
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,792912)
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,792912)
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,792912)
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,792912)
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,792912)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(14,0,0) tid=(26,22,0)
GPGPU-Sim uArch: cycles simulated: 793412  inst.: 42669935 (ipc=375.9) sim_rate=102081 (inst/sec) elapsed = 0:0:06:58 / Fri Jul 27 17:41:38 2018
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(4,0,0) tid=(26,13,0)
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(10,0,0) tid=(22,25,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (844,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(845,792912)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (850,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(851,792912)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (856,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(857,792912)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (862,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(863,792912)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (868,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(869,792912)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (874,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(875,792912)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (880,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(881,792912)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (886,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(887,792912)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (904,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(905,792912)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (910,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(911,792912)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (916,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(917,792912)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (922,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(923,792912)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (928,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(929,792912)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(11,1,0) tid=(14,12,0)
GPGPU-Sim uArch: cycles simulated: 793912  inst.: 42887563 (ipc=405.6) sim_rate=102356 (inst/sec) elapsed = 0:0:06:59 / Fri Jul 27 17:41:39 2018
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(0,0,0) tid=(0,19,0)
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(3,1,0) tid=(2,21,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1260,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1261,792912)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1277,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1278,792912)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1278,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1279,792912)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1285,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1286,792912)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1295,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1301,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1316,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1325,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1330,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1336,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1336,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(12,1,0) tid=(28,14,0)
GPGPU-Sim uArch: cycles simulated: 794412  inst.: 43188305 (ipc=470.9) sim_rate=102829 (inst/sec) elapsed = 0:0:07:00 / Fri Jul 27 17:41:40 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1676,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1692,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1694,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1699,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(0,1,0) tid=(26,18,0)
GPGPU-Sim uArch: cycles simulated: 795912  inst.: 43287751 (ipc=268.6) sim_rate=102821 (inst/sec) elapsed = 0:0:07:01 / Fri Jul 27 17:41:41 2018
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(0,1,0) tid=(12,9,0)
GPGPU-Sim uArch: cycles simulated: 800412  inst.: 43455463 (ipc=129.8) sim_rate=102975 (inst/sec) elapsed = 0:0:07:02 / Fri Jul 27 17:41:42 2018
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(1,1,0) tid=(6,7,0)
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(1,1,0) tid=(14,1,0)
GPGPU-Sim uArch: cycles simulated: 804912  inst.: 43627731 (ipc=95.5) sim_rate=103138 (inst/sec) elapsed = 0:0:07:03 / Fri Jul 27 17:41:43 2018
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(0,1,0) tid=(2,18,0)
GPGPU-Sim uArch: cycles simulated: 807912  inst.: 43739439 (ipc=83.8) sim_rate=103159 (inst/sec) elapsed = 0:0:07:04 / Fri Jul 27 17:41:44 2018
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(0,0,0) tid=(8,16,0)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(0,0,0) tid=(20,10,0)
GPGPU-Sim uArch: cycles simulated: 812412  inst.: 43912385 (ipc=73.4) sim_rate=103323 (inst/sec) elapsed = 0:0:07:05 / Fri Jul 27 17:41:45 2018
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(0,0,0) tid=(4,16,0)
GPGPU-Sim uArch: cycles simulated: 816412  inst.: 44064313 (ipc=67.3) sim_rate=103437 (inst/sec) elapsed = 0:0:07:06 / Fri Jul 27 17:41:46 2018
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(0,0,0) tid=(16,18,0)
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(1,1,0) tid=(2,16,0)
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(0,1,0) tid=(26,26,0)
GPGPU-Sim uArch: cycles simulated: 819912  inst.: 44290177 (ipc=67.0) sim_rate=103724 (inst/sec) elapsed = 0:0:07:07 / Fri Jul 27 17:41:47 2018
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(1,0,0) tid=(10,25,0)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(1,0,0) tid=(14,24,0)
GPGPU-Sim uArch: cycles simulated: 823412  inst.: 44554845 (ipc=68.0) sim_rate=104100 (inst/sec) elapsed = 0:0:07:08 / Fri Jul 27 17:41:48 2018
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(1,1,0) tid=(10,30,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(0,0,0) tid=(16,23,0)
GPGPU-Sim uArch: cycles simulated: 826912  inst.: 44764955 (ipc=67.1) sim_rate=104347 (inst/sec) elapsed = 0:0:07:09 / Fri Jul 27 17:41:49 2018
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(0,1,0) tid=(10,22,0)
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(0,1,0) tid=(20,29,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (36758,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(0,1,0) tid=(30,28,0)
GPGPU-Sim uArch: cycles simulated: 830912  inst.: 44989889 (ipc=66.0) sim_rate=104627 (inst/sec) elapsed = 0:0:07:10 / Fri Jul 27 17:41:50 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (40197,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(0,0,0) tid=(26,27,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (42657,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (43056,792912), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdw_gpu_kernelPfS_S_iii' finished on shader 9.
kernel_name = _Z17convdw_gpu_kernelPfS_S_iii 
kernel_launch_uid = 23 
gpu_sim_cycle = 43057
gpu_sim_insn = 2604928
gpu_ipc =      60.4995
gpu_tot_sim_cycle = 835969
gpu_tot_sim_insn = 45086927
gpu_tot_ipc =      53.9337
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17723
gpu_stall_icnt2sh    = 109001
gpu_total_sim_rate=104853

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2816321
	L1I_total_cache_misses = 3711
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 134714, Miss = 50933, Miss_rate = 0.378, Pending_hits = 3684, Reservation_fails = 98212
	L1D_cache_core[1]: Access = 136734, Miss = 52139, Miss_rate = 0.381, Pending_hits = 3618, Reservation_fails = 38164
	L1D_cache_core[2]: Access = 137990, Miss = 52704, Miss_rate = 0.382, Pending_hits = 3618, Reservation_fails = 88820
	L1D_cache_core[3]: Access = 137919, Miss = 53203, Miss_rate = 0.386, Pending_hits = 3699, Reservation_fails = 97737
	L1D_cache_core[4]: Access = 97681, Miss = 40919, Miss_rate = 0.419, Pending_hits = 4379, Reservation_fails = 84670
	L1D_cache_core[5]: Access = 109111, Miss = 45706, Miss_rate = 0.419, Pending_hits = 5635, Reservation_fails = 113234
	L1D_cache_core[6]: Access = 105324, Miss = 44241, Miss_rate = 0.420, Pending_hits = 5680, Reservation_fails = 115331
	L1D_cache_core[7]: Access = 152860, Miss = 60115, Miss_rate = 0.393, Pending_hits = 5844, Reservation_fails = 140415
	L1D_cache_core[8]: Access = 96695, Miss = 40714, Miss_rate = 0.421, Pending_hits = 4409, Reservation_fails = 94746
	L1D_cache_core[9]: Access = 154370, Miss = 60808, Miss_rate = 0.394, Pending_hits = 5961, Reservation_fails = 150103
	L1D_cache_core[10]: Access = 144000, Miss = 56574, Miss_rate = 0.393, Pending_hits = 4545, Reservation_fails = 112893
	L1D_cache_core[11]: Access = 146990, Miss = 57518, Miss_rate = 0.391, Pending_hits = 4671, Reservation_fails = 114186
	L1D_cache_core[12]: Access = 146430, Miss = 57198, Miss_rate = 0.391, Pending_hits = 4514, Reservation_fails = 115173
	L1D_cache_core[13]: Access = 149213, Miss = 59201, Miss_rate = 0.397, Pending_hits = 4355, Reservation_fails = 87525
	L1D_cache_core[14]: Access = 97494, Miss = 39853, Miss_rate = 0.409, Pending_hits = 4468, Reservation_fails = 88082
	L1D_total_cache_accesses = 1947525
	L1D_total_cache_misses = 771826
	L1D_total_cache_miss_rate = 0.3963
	L1D_total_cache_pending_hits = 69080
	L1D_total_cache_reservation_fails = 1539291
	L1D_cache_data_port_util = 0.170
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 78881
	L1C_total_cache_misses = 473
	L1C_total_cache_miss_rate = 0.0060
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1088385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 61802
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 66578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 431875
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 78408
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 705248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1107416
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2812610
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3711
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
15950, 15946, 15950, 15946, 15950, 15946, 11403, 11399, 11347, 11343, 11206, 11202, 11206, 11202, 10899, 10895, 10477, 10477, 10477, 10477, 10477, 10477, 10477, 10477, 10477, 10477, 10477, 10477, 10477, 10477, 10477, 10477, 
gpgpu_n_tot_thrd_icount = 163796192
gpgpu_n_tot_w_icount = 5118631
gpgpu_n_stall_shd_mem = 2000648
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 66578
gpgpu_n_mem_write_global = 730760
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 5930521
gpgpu_n_store_insn = 2867326
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2315238
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2000648
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2713549	W0_Idle:1037163	W0_Scoreboard:4180883	W1:3678863	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38227	W17:6	W18:38528	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1258651
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 532624 {8:66578,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 38794432 {40:576318,72:82225,136:72217,}
traffic_breakdown_coretomem[INST_ACC_R] = 1808 {8:226,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9054608 {136:66578,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5846080 {8:730760,}
traffic_breakdown_memtocore[INST_ACC_R] = 30736 {136:226,}
maxmrqlatency = 171 
maxdqlatency = 0 
maxmflatency = 730 
averagemflatency = 201 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 835968 
mrq_lat_table:30595 	3700 	3217 	1508 	1021 	404 	78 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	754144 	42900 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	134972 	72685 	155551 	431869 	2360 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	31489 	27849 	6981 	271 	5 	0 	0 	0 	103 	337 	7179 	23431 	33391 	109611 	120206 	6146 	430356 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1581 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[1]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[2]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[3]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[4]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[5]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[6]:        32        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[7]:        32        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[8]:        32        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[9]:        34        34        32        32        62        62        32        32        32        32        34        32        32        32        32        32 
dram[10]:        36        34        32        32        62        62        32        32        32        32        32        32        32        32        32        32 
dram[11]:        36        34        32        32        62        62        32        32        32        32        32        32        32        32        32        32 
dram[12]:        36        34        32        32        62        62        32        32        32        32        32        32        32        33        32        32 
dram[13]:        35        34        32        32        62        62        32        32        32        32        32        32        32        32        32        32 
dram[14]:        34        34        32        32        62        62        32        32        32        32        32        34        32        32        32        32 
dram[15]:        34        34        32        32        62        62        32        32        32        32        32        34        32        32        30        32 
maximum service time to same row:
dram[0]:    168084    155518    155518    155513     86163     85023    100614    101261    126739    127376    138750    133339    164299    165250    155479    155476 
dram[1]:    155518    155518    155503    156733    155513    155512     99421     98788    125523    124919    133360    127655    163091    162752    155472    155475 
dram[2]:    155516    155516    169297    168067    155513    155512     98202     97561    123067    123696    131701    126046    161880    161533    168021    168017 
dram[3]:    155514    155512    168078    168076    155512    155512     96967    108903    121845    122471    142706    135782    159299    160317    168014    169241 
dram[4]:    155516    155515    155514    155515    155509    155511    107043    107682    120633    120003    141117    134142    158100    157880    168016    155501 
dram[5]:    155504    156736    155516    155517    156727     78237    105708    105235    118184    118786    138236    132506    156915    156430    155492    155496 
dram[6]:    168067    168075    155518    155517     76339     75781    104495    104011    116925    117571    142343    142524    155697    167769    155488    155492 
dram[7]:    169306    168076    155520    155518     74858     86845    102015    102783    128148    128914    141522    140836    165766    166766    155484    155480 
dram[8]:    155518    155519    155519    155518     86403     85865    100941    100326    126934    126457    136702    139054    164547    165549    155475    155478 
dram[9]:    155520    155518    156733    168050    155513    155512     99720     99103    124609    125241    130528    136233    163267    163052    155474    155476 
dram[10]:    155514    155514    168067    168059    155512    155513     97262     97875    123389    123997    128906    147150    160819    161834    168022    169250 
dram[11]:    155513    155514    168078    168074    155511    155510    108467    109224    122164    121542    139869    145512    160061    160625    169244    168013 
dram[12]:    155514    155513    155516    155516    155512    155512    107243    108005    119692    120337    137008    143906    158854    158180    168025    155502 
dram[13]:    155502    156734    155517    155516     77443     77265    106028    105550    118473    119118    135439    141098    156363    156306    155493    155497 
dram[14]:    169305    168075    155519    155517     76233     76040    103700    104328    117241    117890    143061    142231    167694    167605    155491    155487 
dram[15]:    168076    168078    155518    155520     74911     87375    102470    103063    128448    127970    140709    141203    166475    166394    155486    155483 
average row accesses per activate:
dram[0]:  5.363636  5.055555  4.418605  6.620690  5.818182  4.829268  5.500000  4.781250  5.343750  7.125000  4.419355  3.648649  4.652174  3.642857  4.586207  4.533333 
dram[1]:  4.702703  4.365854  6.962963  6.586207  5.388889  4.651163  4.405406  5.133333  4.750000  5.375000  3.648649  3.268293  4.000000  4.250000  4.387097  4.533333 
dram[2]:  5.117647  5.687500  7.520000  5.485714  5.243243  4.853659  5.333333  4.781250  5.151515  4.777778  3.317073  3.435897  4.375000  4.375000  4.030303  3.638889 
dram[3]:  6.407407  6.066667  4.609756  4.395349  5.078948  6.060606  7.181818  7.600000  5.029412  4.914286  3.594594  3.828571  3.821429  3.533333  3.911765  4.000000 
dram[4]:  6.137931  5.111111  4.769231  4.585366  5.361111  5.657143  6.583333  5.133333  4.750000  4.805555  4.290323  3.800000  3.516129  3.785714  4.433333  5.076923 
dram[5]:  4.864865  4.868421  3.816327  4.021276  7.384615  7.000000  4.617647  5.333333  4.648649  5.406250  4.060606  3.594594  3.117647  3.312500  4.714286  4.366667 
dram[6]:  4.564103  4.692307  3.725490  3.547170  6.857143  6.793103  5.607143  5.466667  4.384615  5.000000  3.621622  4.387097  3.343750  3.117647  4.433333  3.358974 
dram[7]:  4.615385  3.755102  3.816327  4.177778  5.757576  6.322581  4.078948  4.823529  5.212121  5.281250  3.828571  3.648649  3.785714  3.923077  4.962963  4.354839 
dram[8]:  5.294117  4.789474  4.682927  4.418605  6.300000  7.760000  3.875000  4.794117  5.548387  6.538462  3.648649  3.857143  3.466667  3.642857  5.360000  3.942857 
dram[9]:  4.972222  5.083333  5.216216  5.000000  5.184210  5.848485  4.333333  4.527778  4.857143  4.694445  3.292683  3.675676  3.642857  3.714286  3.941176  4.218750 
dram[10]:  4.414634  4.463415  4.658536  4.255814  4.409091  5.351351  4.843750  5.125000  4.828571  5.312500  3.567568  2.977778  4.608696  4.000000  3.526316  3.777778 
dram[11]:  4.181818  4.868421  4.897436  3.893617  4.975000  4.761905  7.000000  5.750000  4.722222  4.275000  3.195122  3.621622  3.923077  3.551724  4.000000  3.805556 
dram[12]:  4.536585  5.352941  4.222222  4.279070  4.466667  4.444445  7.600000  7.318182  5.281250  4.071429  4.551724  4.620690  3.433333  3.419355  3.969697  3.771429 
dram[13]:  5.000000  4.763158  3.745098  3.914894  5.102564  6.666667  5.033333  5.062500  4.121951  4.473684  4.517241  3.771429  3.785714  4.000000  3.621622  3.800000 
dram[14]:  5.575758  5.870968  4.063830  3.851064  5.210526  5.378378  4.470588  5.062500  4.857143  4.473684  3.384615  3.914286  4.291667  4.160000  4.322581  4.387097 
dram[15]:  5.138889  4.972222  3.938776  4.487805  4.604651  4.974359  4.250000  4.500000  5.218750  5.312500  4.090909  5.111111  3.642857  4.521739  4.290323  4.354839 
average row locality = 40533/8808 = 4.601839
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       123       126       142       142       138       138       109       103       115       117       103       103        73        70       101       104 
dram[1]:       122       123       140       141       139       139       107       104       115       118       101       102        70        70       104       104 
dram[2]:       122       126       140       142       140       139       105       103       116       118       102       102        71        73       101        99 
dram[3]:       121       126       141       139       139       142       104       102       117       118        99       102        73        74       101       100 
dram[4]:       125       128       138       138       139       140       104       103       117       119        99       101        75        74       101       100 
dram[5]:       126       129       139       141       138       138       103       106       118       119       100       101        72        74       100        99 
dram[6]:       124       127       142       140       138       139       103       108       117       116       100       104        73        74       101        99 
dram[7]:       126       128       139       140       136       138       103       108       118       115       100       103        72        70       102       103 
dram[8]:       126       126       142       142       135       136       103       107       118       116       101       103        70        70       102       106 
dram[9]:       125       127       143       139       139       137       104       107       118       115       101       104        69        72       102       103 
dram[10]:       125       127       141       137       136       140       105       108       117       116        99       102        73        72       102       104 
dram[11]:       128       129       141       137       139       142       104       105       118       117        99       102        70        71       100       105 
dram[12]:       130       126       140       138       141       142       102       105       117       117       100       102        71        74        99       100 
dram[13]:       129       125       141       138       139       142       101       106       117       116        99       100        74        74       102       101 
dram[14]:       128       126       141       137       138       141       102       106       118       116       100       103        71        70       102       104 
dram[15]:       129       123       143       140       138       138       103       106       115       116       103       104        70        70       101       103 
total reads: 28845
bank skew: 143/69 = 2.07
chip skew: 1807/1798 = 1.01
number of total write accesses:
dram[0]:        54        56        48        50        54        60        56        50        56        54        34        32        34        32        32        32 
dram[1]:        52        56        48        50        55        61        56        50        56        54        34        32        34        32        32        32 
dram[2]:        52        56        48        50        54        60        55        50        54        54        34        32        34        32        32        32 
dram[3]:        52        56        48        50        54        58        54        50        54        54        34        32        34        32        32        32 
dram[4]:        53        56        48        50        54        58        54        51        54        54        34        32        34        32        32        32 
dram[5]:        54        56        48        48        54        58        54        54        54        54        34        32        34        32        32        32 
dram[6]:        54        56        48        48        54        58        54        56        54        54        34        32        34        32        32        32 
dram[7]:        54        56        48        48        54        58        52        56        54        54        34        32        34        32        32        32 
dram[8]:        54        56        50        48        54        58        52        56        54        54        34        32        34        32        32        32 
dram[9]:        54        56        50        46        58        56        52        56        52        54        34        32        33        32        32        32 
dram[10]:        56        56        50        46        58        58        50        56        52        54        33        32        33        32        32        32 
dram[11]:        56        56        50        46        60        58        50        56        52        54        32        32        32        32        32        32 
dram[12]:        56        56        50        46        60        58        50        56        52        54        32        32        32        32        32        32 
dram[13]:        56        56        50        46        60        58        50        56        52        54        32        32        32        34        32        32 
dram[14]:        56        56        50        44        60        58        50        56        52        54        32        34        32        34        32        32 
dram[15]:        56        56        50        44        60        56        50        56        52        54        32        34        32        34        32        32 
total reads: 11688
bank skew: 61/32 = 1.91
chip skew: 734/726 = 1.01
average mf latency per bank:
dram[0]:        708      1024      1529      1341       295       649       335       361     12577     11274      1722      1690       357       365       406     50581
dram[1]:        767      1001      1478      1322       667       284       349       365     13528     12069      1328      1891       335       363       413     50502
dram[2]:        796      1057      1602      1445       298       291       353       363      6131     10865      1316      1901       335       361       509     52578
dram[3]:        698      1042      1562      1340       290       290       345       351      5367     12265      1404      1713       358       363       488     52123
dram[4]:        824       879      1204      1178       288       290       372       379      6300     12872      1373      1699       481       349       521     34871
dram[5]:        723       987      1369      1180       288       285       361       384      6135     11457      1292      1730       354       350       498     52400
dram[6]:        775       942      1340      1217       280       293       364       368      5781     10695      1486      1978       356       332       530     52180
dram[7]:        771       948      1250      1249       279       290       352       384      6799     12461      1331      1909       365       350       503     50858
dram[8]:        701      1041      1207      1106       277       292       351       382      6808     11279      1233      1909       363       326       519     49864
dram[9]:        837       905      1167      1351       863       292       348       367      5510     10933      1298      1923       360       327       536     17278
dram[10]:        905      1026      1233      1244       870       301       360       376      6593     13311      1457      1699      1417       322       477       467
dram[11]:       1004       934      1103      1172       861       302       371       363      6423     11996      1455      1694       366       319       457       475
dram[12]:        961       945      1217      1237       814       292       355       347      6289     10175      1412      1835       371       328       443       414
dram[13]:        939      1036      1348      1167       868       293       360       345      6921     11833      1474      1941       357       322     51291       417
dram[14]:       1012       906      1122      1250       854       301       360       345      6806     12608      1500      1731       369       329     51325       425
dram[15]:        905      1051      1188      1100       878       290       354       345      5717     11100      1684      1891       364       393     51669       429
maximum mf latency per bank:
dram[0]:        515       456       519       528       451       389       502       443       565       612       565       448       401       394       380       373
dram[1]:        438       525       472       524       476       374       509       399       596       663       376       400       303       374       391       369
dram[2]:        440       502       498       548       514       401       526       514       569       614       382       385       364       379       366       373
dram[3]:        492       491       444       491       394       395       431       388       457       533       391       418       343       405       377       369
dram[4]:        490       396       523       526       378       366       537       591       367       580       364       386       630       413       361       365
dram[5]:        500       445       531       576       526       367       487       564       547       654       409       388       344       361       367       376
dram[6]:        443       477       502       496       436       377       521       552       730       688       505       640       347       349       408       397
dram[7]:        469       453       485       506       361       364       494       580       518       547       487       457       364       373       377       375
dram[8]:        481       491       572       603       458       363       404       569       545       576       400       450       361       368       376       381
dram[9]:        411       530       538       548       390       379       367       433       568       583       380       386       353       346       371       420
dram[10]:        437       610       575       664       431       393       550       552       480       500       370       378       386       388       376       371
dram[11]:        489       500       513       526       376       424       566       569       482       428       381       396       366       375       388       375
dram[12]:        420       440       431       486       441       366       500       493       396       414       375       378       360       383       385       362
dram[13]:        465       550       519       539       370       444       492       548       599       558       399       375       345       347       399       389
dram[14]:        484       568       541       645       366       452       449       461       439       441       388       393       353       322       368       365
dram[15]:        632       703       694       701       376       377       512       468       440       504       380       373       322       504       384       381

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=636527 n_nop=630437 n_act=512 n_pre=496 n_req=2541 n_rd=3614 n_write=1468 bw_util=0.01597
n_activity=24394 dram_eff=0.4167
bk0: 246a 635060i bk1: 252a 634841i bk2: 284a 634775i bk3: 284a 634778i bk4: 276a 634808i bk5: 276a 634701i bk6: 218a 635034i bk7: 206a 634973i bk8: 230a 634899i bk9: 234a 634929i bk10: 206a 635295i bk11: 206a 635202i bk12: 146a 635513i bk13: 140a 635547i bk14: 202a 635481i bk15: 208a 635474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00593376
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=636527 n_nop=630403 n_act=537 n_pre=521 n_req=2533 n_rd=3598 n_write=1468 bw_util=0.01592
n_activity=24493 dram_eff=0.4137
bk0: 244a 635010i bk1: 246a 634999i bk2: 280a 635001i bk3: 282a 634982i bk4: 278a 634842i bk5: 278a 634774i bk6: 214a 634907i bk7: 208a 635078i bk8: 230a 634968i bk9: 236a 634880i bk10: 202a 635432i bk11: 204a 635193i bk12: 140a 635645i bk13: 140a 635623i bk14: 208a 635494i bk15: 208a 635524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00470836
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=636527 n_nop=630423 n_act=532 n_pre=516 n_req=2528 n_rd=3598 n_write=1458 bw_util=0.01589
n_activity=24324 dram_eff=0.4157
bk0: 244a 635041i bk1: 252a 634907i bk2: 280a 635169i bk3: 284a 634869i bk4: 280a 634748i bk5: 278a 634660i bk6: 210a 635003i bk7: 206a 635085i bk8: 232a 634888i bk9: 236a 634820i bk10: 204a 635352i bk11: 204a 635332i bk12: 142a 635613i bk13: 146a 635690i bk14: 202a 635474i bk15: 198a 635424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0056714
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=636527 n_nop=630455 n_act=520 n_pre=504 n_req=2524 n_rd=3596 n_write=1452 bw_util=0.01586
n_activity=24441 dram_eff=0.4131
bk0: 242a 635118i bk1: 252a 635073i bk2: 282a 634886i bk3: 278a 634876i bk4: 278a 634770i bk5: 284a 634739i bk6: 208a 635010i bk7: 204a 635146i bk8: 234a 634978i bk9: 236a 634932i bk10: 198a 635350i bk11: 204a 635312i bk12: 146a 635633i bk13: 148a 635568i bk14: 202a 635456i bk15: 200a 635439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00415379
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=636527 n_nop=630439 n_act=523 n_pre=507 n_req=2529 n_rd=3602 n_write=1456 bw_util=0.01589
n_activity=24436 dram_eff=0.414
bk0: 250a 635042i bk1: 256a 634918i bk2: 276a 635120i bk3: 276a 634879i bk4: 278a 634831i bk5: 280a 634638i bk6: 208a 635108i bk7: 206a 634923i bk8: 234a 634929i bk9: 238a 634806i bk10: 198a 635447i bk11: 202a 635267i bk12: 150a 635449i bk13: 148a 635557i bk14: 202a 635528i bk15: 200a 635494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00459054
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=636527 n_nop=630373 n_act=552 n_pre=536 n_req=2533 n_rd=3606 n_write=1460 bw_util=0.01592
n_activity=24478 dram_eff=0.4139
bk0: 252a 634987i bk1: 258a 634966i bk2: 278a 634940i bk3: 282a 634890i bk4: 276a 634839i bk5: 276a 634741i bk6: 206a 635020i bk7: 212a 634912i bk8: 236a 634928i bk9: 238a 634941i bk10: 200a 635323i bk11: 202a 635249i bk12: 144a 635575i bk13: 148a 635488i bk14: 200a 635507i bk15: 198a 635463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00547659
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=636527 n_nop=630323 n_act=573 n_pre=557 n_req=2537 n_rd=3610 n_write=1464 bw_util=0.01594
n_activity=24446 dram_eff=0.4151
bk0: 248a 635042i bk1: 254a 634942i bk2: 284a 634779i bk3: 280a 634738i bk4: 276a 634697i bk5: 278a 634717i bk6: 206a 635042i bk7: 216a 634799i bk8: 234a 634720i bk9: 232a 634699i bk10: 200a 635401i bk11: 208a 635383i bk12: 146a 635556i bk13: 148a 635580i bk14: 202a 635406i bk15: 198a 635308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00660145
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=636527 n_nop=630347 n_act=567 n_pre=551 n_req=2531 n_rd=3602 n_write=1460 bw_util=0.01591
n_activity=24356 dram_eff=0.4157
bk0: 252a 635015i bk1: 256a 634789i bk2: 278a 634949i bk3: 280a 634821i bk4: 272a 634775i bk5: 276a 634730i bk6: 206a 634934i bk7: 216a 634804i bk8: 236a 634881i bk9: 230a 634778i bk10: 200a 635407i bk11: 206a 635383i bk12: 144a 635582i bk13: 140a 635586i bk14: 204a 635519i bk15: 206a 635486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00516082
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=636527 n_nop=630409 n_act=532 n_pre=516 n_req=2535 n_rd=3606 n_write=1464 bw_util=0.01593
n_activity=24486 dram_eff=0.4141
bk0: 252a 634943i bk1: 252a 634885i bk2: 284a 634933i bk3: 284a 634836i bk4: 270a 634822i bk5: 272a 634841i bk6: 206a 634974i bk7: 214a 634911i bk8: 236a 634943i bk9: 232a 634994i bk10: 202a 635349i bk11: 206a 635339i bk12: 140a 635557i bk13: 140a 635513i bk14: 204a 635471i bk15: 212a 635229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00610029
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=636527 n_nop=630355 n_act=560 n_pre=544 n_req=2534 n_rd=3610 n_write=1458 bw_util=0.01592
n_activity=24628 dram_eff=0.4116
bk0: 250a 634966i bk1: 254a 634994i bk2: 286a 634944i bk3: 278a 634947i bk4: 278a 634679i bk5: 274a 634700i bk6: 208a 635162i bk7: 214a 634883i bk8: 236a 634912i bk9: 230a 634926i bk10: 202a 635277i bk11: 208a 635349i bk12: 138a 635614i bk13: 144a 635617i bk14: 204a 635421i bk15: 206a 635370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00603117
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=636527 n_nop=630309 n_act=583 n_pre=567 n_req=2534 n_rd=3608 n_write=1460 bw_util=0.01592
n_activity=24486 dram_eff=0.414
bk0: 250a 634853i bk1: 254a 634833i bk2: 282a 634769i bk3: 274a 634783i bk4: 272a 634574i bk5: 280a 634630i bk6: 210a 635056i bk7: 216a 634811i bk8: 234a 634917i bk9: 232a 634884i bk10: 198a 635375i bk11: 204a 635239i bk12: 146a 635641i bk13: 144a 635612i bk14: 204a 635509i bk15: 208a 635413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00631709
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=636527 n_nop=630313 n_act=578 n_pre=562 n_req=2537 n_rd=3614 n_write=1460 bw_util=0.01594
n_activity=24621 dram_eff=0.4122
bk0: 256a 634927i bk1: 258a 634993i bk2: 282a 634882i bk3: 274a 634866i bk4: 278a 634652i bk5: 284a 634471i bk6: 208a 635233i bk7: 210a 634980i bk8: 236a 634962i bk9: 234a 634804i bk10: 198a 635340i bk11: 204a 635419i bk12: 140a 635710i bk13: 142a 635607i bk14: 200a 635455i bk15: 210a 635378i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00539019
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=636527 n_nop=630363 n_act=556 n_pre=540 n_req=2534 n_rd=3608 n_write=1460 bw_util=0.01592
n_activity=24408 dram_eff=0.4153
bk0: 260a 634962i bk1: 252a 634831i bk2: 280a 634858i bk3: 276a 634932i bk4: 282a 634620i bk5: 284a 634654i bk6: 204a 635094i bk7: 210a 635034i bk8: 234a 634999i bk9: 234a 634859i bk10: 200a 635409i bk11: 204a 635374i bk12: 142a 635584i bk13: 148a 635573i bk14: 198a 635487i bk15: 200a 635415i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00732412
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=636527 n_nop=630323 n_act=574 n_pre=558 n_req=2536 n_rd=3608 n_write=1464 bw_util=0.01594
n_activity=24621 dram_eff=0.412
bk0: 258a 635044i bk1: 250a 634943i bk2: 282a 634799i bk3: 276a 634857i bk4: 278a 634750i bk5: 284a 634708i bk6: 202a 635130i bk7: 212a 634936i bk8: 234a 634934i bk9: 232a 634911i bk10: 198a 635477i bk11: 200a 635348i bk12: 148a 635638i bk13: 148a 635570i bk14: 204a 635331i bk15: 202a 635369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00530378
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=636527 n_nop=630359 n_act=557 n_pre=541 n_req=2535 n_rd=3606 n_write=1464 bw_util=0.01593
n_activity=24456 dram_eff=0.4146
bk0: 256a 635099i bk1: 252a 635081i bk2: 282a 634802i bk3: 274a 634960i bk4: 276a 634731i bk5: 282a 634587i bk6: 204a 634865i bk7: 212a 634899i bk8: 236a 634910i bk9: 232a 634845i bk10: 200a 635298i bk11: 206a 635252i bk12: 142a 635685i bk13: 140a 635545i bk14: 204a 635436i bk15: 208a 635394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00583479
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=636527 n_nop=630373 n_act=553 n_pre=537 n_req=2532 n_rd=3604 n_write=1460 bw_util=0.01591
n_activity=24487 dram_eff=0.4136
bk0: 258a 635027i bk1: 246a 635101i bk2: 286a 634946i bk3: 280a 634834i bk4: 276a 634776i bk5: 276a 634704i bk6: 206a 635082i bk7: 212a 634880i bk8: 230a 635000i bk9: 232a 634906i bk10: 206a 635355i bk11: 208a 635440i bk12: 140a 635583i bk13: 140a 635594i bk14: 202a 635537i bk15: 206a 635410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00565883

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61599, Miss = 1807, Miss_rate = 0.029, Pending_hits = 616, Reservation_fails = 2001
L2_cache_bank[1]: Access = 63258, Miss = 1799, Miss_rate = 0.028, Pending_hits = 630, Reservation_fails = 1811
L2_cache_bank[2]: Access = 55467, Miss = 1799, Miss_rate = 0.032, Pending_hits = 631, Reservation_fails = 1575
L2_cache_bank[3]: Access = 55284, Miss = 1798, Miss_rate = 0.033, Pending_hits = 613, Reservation_fails = 1508
L2_cache_bank[4]: Access = 56357, Miss = 1801, Miss_rate = 0.032, Pending_hits = 611, Reservation_fails = 1613
L2_cache_bank[5]: Access = 55423, Miss = 1803, Miss_rate = 0.033, Pending_hits = 607, Reservation_fails = 2345
L2_cache_bank[6]: Access = 54273, Miss = 1805, Miss_rate = 0.033, Pending_hits = 627, Reservation_fails = 2386
L2_cache_bank[7]: Access = 57037, Miss = 1801, Miss_rate = 0.032, Pending_hits = 619, Reservation_fails = 2463
L2_cache_bank[8]: Access = 56038, Miss = 1803, Miss_rate = 0.032, Pending_hits = 614, Reservation_fails = 2531
L2_cache_bank[9]: Access = 38902, Miss = 1805, Miss_rate = 0.046, Pending_hits = 610, Reservation_fails = 2098
L2_cache_bank[10]: Access = 26577, Miss = 1804, Miss_rate = 0.068, Pending_hits = 604, Reservation_fails = 1982
L2_cache_bank[11]: Access = 24737, Miss = 1807, Miss_rate = 0.073, Pending_hits = 594, Reservation_fails = 1877
L2_cache_bank[12]: Access = 22871, Miss = 1804, Miss_rate = 0.079, Pending_hits = 589, Reservation_fails = 1864
L2_cache_bank[13]: Access = 57056, Miss = 1804, Miss_rate = 0.032, Pending_hits = 576, Reservation_fails = 1631
L2_cache_bank[14]: Access = 57724, Miss = 1803, Miss_rate = 0.031, Pending_hits = 595, Reservation_fails = 1740
L2_cache_bank[15]: Access = 54978, Miss = 1802, Miss_rate = 0.033, Pending_hits = 623, Reservation_fails = 2095
L2_total_cache_accesses = 797581
L2_total_cache_misses = 28845
L2_total_cache_miss_rate = 0.0362
L2_total_cache_pending_hits = 9759
L2_total_cache_reservation_fails = 31520
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30813
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9703
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26062
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30234
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 728023
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2737
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 128
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 54
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 44
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1286
L2_cache_data_port_util = 0.088
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=1064831
icnt_total_pkts_simt_to_mem=1827217
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.4592
	minimum = 6
	maximum = 123
Network latency average = 10.7857
	minimum = 6
	maximum = 97
Slowest packet = 1563858
Flit latency average = 10.3391
	minimum = 6
	maximum = 93
Slowest flit = 2818540
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235652
	minimum = 4.64501e-05 (at node 0)
	maximum = 0.102817 (at node 5)
Accepted packet rate average = 0.0235652
	minimum = 4.64501e-05 (at node 0)
	maximum = 0.102817 (at node 5)
Injected flit rate average = 0.055352
	minimum = 4.64501e-05 (at node 0)
	maximum = 0.352533 (at node 5)
Accepted flit rate average= 0.055352
	minimum = 0.00023225 (at node 0)
	maximum = 0.145458 (at node 5)
Injected packet length average = 2.34889
Accepted packet length average = 2.34889
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.957 (23 samples)
	minimum = 6 (23 samples)
	maximum = 84.3478 (23 samples)
Network latency average = 11.5377 (23 samples)
	minimum = 6 (23 samples)
	maximum = 76 (23 samples)
Flit latency average = 10.7275 (23 samples)
	minimum = 6 (23 samples)
	maximum = 72.6522 (23 samples)
Fragmentation average = 0.000398478 (23 samples)
	minimum = 0 (23 samples)
	maximum = 15.9565 (23 samples)
Injected packet rate average = 0.0288419 (23 samples)
	minimum = 0.0148624 (23 samples)
	maximum = 0.0559018 (23 samples)
Accepted packet rate average = 0.0288419 (23 samples)
	minimum = 0.0148624 (23 samples)
	maximum = 0.0559018 (23 samples)
Injected flit rate average = 0.0636246 (23 samples)
	minimum = 0.0287505 (23 samples)
	maximum = 0.160082 (23 samples)
Accepted flit rate average = 0.0636246 (23 samples)
	minimum = 0.02776 (23 samples)
	maximum = 0.133451 (23 samples)
Injected packet size average = 2.20598 (23 samples)
Accepted packet size average = 2.20598 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 10 sec (430 sec)
gpgpu_simulation_rate = 104853 (inst/sec)
gpgpu_simulation_rate = 1944 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402be0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdx_gpu_kernelPfS_S_iii' to stream 0, gridDim= (2,16,1) blockDim = (32,32,1) 
kernel '_Z17convdx_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,835969)
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,835969)
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,835969)
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,835969)
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,835969)
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,835969)
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,835969)
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,835969)
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,835969)
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,835969)
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,835969)
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,835969)
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,835969)
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,835969)
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,835969)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(1,5,0) tid=(26,28,0)
GPGPU-Sim uArch: cycles simulated: 836469  inst.: 45241743 (ipc=309.6) sim_rate=104969 (inst/sec) elapsed = 0:0:07:11 / Fri Jul 27 17:41:51 2018
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(1,2,0) tid=(26,27,0)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(0,0,0) tid=(26,16,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (829,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(830,835969)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (835,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(836,835969)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (841,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(842,835969)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (877,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(878,835969)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (883,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(884,835969)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (889,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(890,835969)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (895,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(896,835969)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (901,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(902,835969)
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(0,8,0) tid=(26,6,0)
GPGPU-Sim uArch: cycles simulated: 836969  inst.: 45491535 (ipc=404.6) sim_rate=105304 (inst/sec) elapsed = 0:0:07:12 / Fri Jul 27 17:41:52 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1096,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1097,835969)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1102,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1103,835969)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1108,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1109,835969)
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(0,12,0) tid=(26,12,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1243,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1244,835969)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1255,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1256,835969)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1256,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(1,0,0) tid=(26,9,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1257,835969)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1297,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1298,835969)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1298,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1299,835969)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1300,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1301,835969)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1311,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1313,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(1,13,0) tid=(26,16,0)
GPGPU-Sim uArch: cycles simulated: 837469  inst.: 45794223 (ipc=471.5) sim_rate=105760 (inst/sec) elapsed = 0:0:07:13 / Fri Jul 27 17:41:53 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1514,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1516,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1523,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1659,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1664,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1671,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1701,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1713,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1714,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(0,1,0) tid=(26,10,0)
GPGPU-Sim uArch: cycles simulated: 840469  inst.: 45944943 (ipc=190.7) sim_rate=105863 (inst/sec) elapsed = 0:0:07:14 / Fri Jul 27 17:41:54 2018
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(0,0,0) tid=(26,4,0)
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(0,0,0) tid=(26,6,0)
GPGPU-Sim uArch: cycles simulated: 845469  inst.: 46111279 (ipc=107.8) sim_rate=106002 (inst/sec) elapsed = 0:0:07:15 / Fri Jul 27 17:41:55 2018
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(1,1,0) tid=(26,4,0)
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(0,1,0) tid=(26,8,0)
GPGPU-Sim uArch: cycles simulated: 849969  inst.: 46262383 (ipc=84.0) sim_rate=106106 (inst/sec) elapsed = 0:0:07:16 / Fri Jul 27 17:41:56 2018
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(0,0,0) tid=(26,14,0)
GPGPU-Sim uArch: cycles simulated: 854969  inst.: 46429263 (ipc=70.6) sim_rate=106245 (inst/sec) elapsed = 0:0:07:17 / Fri Jul 27 17:41:57 2018
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(1,1,0) tid=(26,3,0)
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(1,1,0) tid=(26,18,0)
GPGPU-Sim uArch: cycles simulated: 859469  inst.: 46579599 (ipc=63.5) sim_rate=106346 (inst/sec) elapsed = 0:0:07:18 / Fri Jul 27 17:41:58 2018
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(1,1,0) tid=(26,22,0)
GPGPU-Sim uArch: cycles simulated: 864469  inst.: 46745551 (ipc=58.2) sim_rate=106481 (inst/sec) elapsed = 0:0:07:19 / Fri Jul 27 17:41:59 2018
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(1,0,0) tid=(26,24,0)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(0,1,0) tid=(26,24,0)
GPGPU-Sim uArch: cycles simulated: 868469  inst.: 46878447 (ipc=55.1) sim_rate=106541 (inst/sec) elapsed = 0:0:07:20 / Fri Jul 27 17:42:00 2018
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(0,0,0) tid=(26,30,0)
GPGPU-Sim uArch: cycles simulated: 873469  inst.: 47044431 (ipc=52.2) sim_rate=106676 (inst/sec) elapsed = 0:0:07:21 / Fri Jul 27 17:42:01 2018
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(1,0,0) tid=(26,11,0)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(0,1,0) tid=(26,13,0)
GPGPU-Sim uArch: cycles simulated: 877969  inst.: 47194319 (ipc=50.2) sim_rate=106774 (inst/sec) elapsed = 0:0:07:22 / Fri Jul 27 17:42:02 2018
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(1,0,0) tid=(26,17,0)
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(0,1,0) tid=(26,19,0)
GPGPU-Sim uArch: cycles simulated: 882969  inst.: 47361071 (ipc=48.4) sim_rate=106909 (inst/sec) elapsed = 0:0:07:23 / Fri Jul 27 17:42:03 2018
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(0,0,0) tid=(26,25,0)
GPGPU-Sim uArch: cycles simulated: 888469  inst.: 47543055 (ipc=46.8) sim_rate=107078 (inst/sec) elapsed = 0:0:07:24 / Fri Jul 27 17:42:04 2018
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(0,1,0) tid=(26,29,0)
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(0,1,0) tid=(26,27,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (57850,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (57926,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (57954,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (58111,835969), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdx_gpu_kernelPfS_S_iii' finished on shader 0.
kernel_name = _Z17convdx_gpu_kernelPfS_S_iii 
kernel_launch_uid = 24 
gpu_sim_cycle = 58112
gpu_sim_insn = 2621440
gpu_ipc =      45.1101
gpu_tot_sim_cycle = 894081
gpu_tot_sim_insn = 47708367
gpu_tot_ipc =      53.3602
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17896
gpu_stall_icnt2sh    = 110101
gpu_total_sim_rate=107451

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2863215
	L1I_total_cache_misses = 4909
	L1I_total_cache_miss_rate = 0.0017
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 190574, Miss = 54048, Miss_rate = 0.284, Pending_hits = 3805, Reservation_fails = 98606
	L1D_cache_core[1]: Access = 192594, Miss = 55250, Miss_rate = 0.287, Pending_hits = 3731, Reservation_fails = 38460
	L1D_cache_core[2]: Access = 137990, Miss = 52704, Miss_rate = 0.382, Pending_hits = 3618, Reservation_fails = 88820
	L1D_cache_core[3]: Access = 137919, Miss = 53203, Miss_rate = 0.386, Pending_hits = 3699, Reservation_fails = 97737
	L1D_cache_core[4]: Access = 97681, Miss = 40919, Miss_rate = 0.419, Pending_hits = 4379, Reservation_fails = 84670
	L1D_cache_core[5]: Access = 109111, Miss = 45706, Miss_rate = 0.419, Pending_hits = 5635, Reservation_fails = 113234
	L1D_cache_core[6]: Access = 105324, Miss = 44241, Miss_rate = 0.420, Pending_hits = 5680, Reservation_fails = 115331
	L1D_cache_core[7]: Access = 152860, Miss = 60115, Miss_rate = 0.393, Pending_hits = 5844, Reservation_fails = 140415
	L1D_cache_core[8]: Access = 96695, Miss = 40714, Miss_rate = 0.421, Pending_hits = 4409, Reservation_fails = 94746
	L1D_cache_core[9]: Access = 154370, Miss = 60808, Miss_rate = 0.394, Pending_hits = 5961, Reservation_fails = 150103
	L1D_cache_core[10]: Access = 144000, Miss = 56574, Miss_rate = 0.393, Pending_hits = 4545, Reservation_fails = 112893
	L1D_cache_core[11]: Access = 146990, Miss = 57518, Miss_rate = 0.391, Pending_hits = 4671, Reservation_fails = 114186
	L1D_cache_core[12]: Access = 146430, Miss = 57198, Miss_rate = 0.391, Pending_hits = 4514, Reservation_fails = 115173
	L1D_cache_core[13]: Access = 205073, Miss = 62311, Miss_rate = 0.304, Pending_hits = 4468, Reservation_fails = 87769
	L1D_cache_core[14]: Access = 153354, Miss = 42961, Miss_rate = 0.280, Pending_hits = 4571, Reservation_fails = 88287
	L1D_total_cache_accesses = 2170965
	L1D_total_cache_misses = 784270
	L1D_total_cache_miss_rate = 0.3613
	L1D_total_cache_pending_hits = 69530
	L1D_total_cache_reservation_fails = 1540430
	L1D_cache_data_port_util = 0.194
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 81441
	L1C_total_cache_misses = 473
	L1C_total_cache_miss_rate = 0.0058
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1298717
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 62252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 432988
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 80968
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 717034
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1107442
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2858306
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4909
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16446, 16442, 16446, 16442, 16446, 16442, 11899, 11895, 11843, 11839, 11702, 11698, 11702, 11698, 11395, 11391, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 
gpgpu_n_tot_thrd_icount = 166429920
gpgpu_n_tot_w_icount = 5200935
gpgpu_n_stall_shd_mem = 2205899
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 67236
gpgpu_n_mem_write_global = 742760
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 6344217
gpgpu_n_store_insn = 3072126
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2397158
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2205899
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3009491	W0_Idle:1136381	W0_Scoreboard:4201729	W1:3678863	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38227	W17:6	W18:38528	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1340955
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 537888 {8:67236,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39914432 {40:579518,72:85425,136:77817,}
traffic_breakdown_coretomem[INST_ACC_R] = 2120 {8:265,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9144096 {136:67236,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5942080 {8:742760,}
traffic_breakdown_memtocore[INST_ACC_R] = 36040 {136:265,}
maxmrqlatency = 171 
maxdqlatency = 0 
maxmflatency = 730 
averagemflatency = 200 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 894080 
mrq_lat_table:30810 	3737 	3232 	1525 	1024 	405 	78 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	766481 	43221 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	141935 	78002 	155968 	431869 	2360 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	31894 	27967 	7074 	313 	5 	0 	0 	0 	103 	337 	7179 	23431 	33391 	109611 	120206 	6146 	442356 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1696 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[1]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[2]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[3]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[4]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[5]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[6]:        32        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[7]:        32        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[8]:        32        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[9]:        34        34        32        32        62        62        32        32        32        32        34        32        32        32        32        32 
dram[10]:        36        34        32        32        62        62        32        32        32        32        32        32        32        32        32        32 
dram[11]:        36        34        32        32        62        62        32        32        32        32        32        32        32        32        32        32 
dram[12]:        36        34        32        32        62        62        32        32        32        32        32        32        32        33        32        32 
dram[13]:        35        34        32        32        62        62        32        32        32        32        32        32        32        32        32        32 
dram[14]:        34        34        32        32        62        62        32        32        32        32        32        34        32        32        32        32 
dram[15]:        34        34        32        32        62        62        32        32        32        32        32        34        32        32        30        32 
maximum service time to same row:
dram[0]:    168084    155518    155518    155513     86163     85023    100614    101261    126739    127376    138750    133339    164299    165250    155479    155476 
dram[1]:    155518    155518    155503    156733    155513    155512     99421     98788    125523    124919    133360    127655    163091    162752    155472    155475 
dram[2]:    155516    155516    169297    168067    155513    155512     98202     97561    123067    123696    131701    126046    161880    161533    168021    168017 
dram[3]:    155514    155512    168078    168076    155512    155512     96967    108903    121845    122471    142706    135782    159299    160317    168014    169241 
dram[4]:    155516    155515    155514    155515    155509    155511    107043    107682    120633    120003    141117    134142    158100    157880    168016    155501 
dram[5]:    155504    156736    155516    155517    156727     78237    105708    105235    118184    118786    138236    132506    156915    156430    155492    155496 
dram[6]:    168067    168075    155518    155517     76339     75781    104495    104011    116925    117571    142343    142524    155697    167769    155488    155492 
dram[7]:    169306    168076    155520    155518     74858     86845    102015    102783    128148    128914    141522    140836    165766    166766    155484    155480 
dram[8]:    155518    155519    155519    155518     86403     85865    100941    100326    126934    126457    136702    139054    164547    165549    155475    155478 
dram[9]:    155520    155518    156733    168050    155513    155512     99720     99103    124609    125241    130528    136233    163267    163052    155474    155476 
dram[10]:    155514    155514    168067    168059    155512    155513     97262     97875    123389    123997    128906    147150    160819    161834    168022    169250 
dram[11]:    155513    155514    168078    168074    155511    155510    108467    109224    122164    121542    139869    145512    160061    160625    169244    168013 
dram[12]:    155514    155513    155516    155516    155512    155512    107243    108005    119692    120337    137008    143906    158854    158180    168025    155502 
dram[13]:    155502    156734    155517    155516     77443     77265    106028    105550    118473    119118    135439    141098    156363    156306    155493    155497 
dram[14]:    169305    168075    155519    155517     76233     76040    103700    104328    117241    117890    143061    142231    167694    167605    155491    155487 
dram[15]:    168076    168078    155518    155520     74911     87375    102470    103063    128448    127970    140709    141203    166475    166394    155486    155483 
average row accesses per activate:
dram[0]:  5.323529  4.972973  4.418605  6.620690  5.818182  4.829268  5.500000  4.781250  5.343750  7.125000  4.419355  3.648649  4.625000  3.655172  4.724138  4.666667 
dram[1]:  4.684210  4.309524  6.962963  6.586207  5.388889  4.651163  4.405406  5.133333  4.750000  5.375000  3.648649  3.268293  3.962963  4.240000  4.516129  4.666667 
dram[2]:  5.085714  5.575758  7.520000  5.485714  5.243243  4.853659  5.333333  4.781250  5.151515  4.777778  3.317073  3.435897  4.320000  4.360000  4.151515  3.750000 
dram[3]:  6.321429  5.935484  4.609756  4.395349  5.078948  6.060606  7.181818  7.600000  5.029412  4.914286  3.594594  3.828571  3.793103  3.483871  4.029412  4.121212 
dram[4]:  6.066667  5.027027  4.769231  4.585366  5.361111  5.657143  6.583333  5.133333  4.750000  4.805555  4.290323  3.800000  3.516129  3.785714  4.566667  5.230769 
dram[5]:  4.842105  4.794872  3.816327  4.021276  7.384615  7.000000  4.617647  5.333333  4.648649  5.406250  4.060606  3.594594  3.057143  3.303030  4.821429  4.400000 
dram[6]:  4.550000  4.625000  3.725490  3.547170  6.857143  6.793103  5.607143  5.466667  4.384615  5.000000  3.621622  4.387097  3.363636  3.142857  4.433333  3.358974 
dram[7]:  4.600000  3.720000  3.816327  4.177778  5.757576  6.322581  4.078948  4.823529  5.212121  5.281250  3.828571  3.648649  3.793103  3.925926  5.037037  4.387097 
dram[8]:  5.257143  4.717949  4.682927  4.418605  6.300000  7.760000  3.875000  4.794117  5.548387  6.538462  3.648649  3.857143  3.483871  3.655172  5.520000  4.028572 
dram[9]:  4.945946  5.000000  5.216216  5.000000  5.184210  5.848485  4.333333  4.527778  4.857143  4.694445  3.292683  3.675676  3.655172  3.724138  4.058824  4.312500 
dram[10]:  4.348837  4.404762  4.658536  4.255814  4.409091  5.351351  4.843750  5.125000  4.828571  5.312500  3.567568  2.977778  4.583333  4.000000  3.631579  3.888889 
dram[11]:  4.130435  4.794872  4.897436  3.893617  4.975000  4.761905  7.000000  5.750000  4.722222  4.275000  3.195122  3.621622  3.888889  3.466667  4.121212  3.888889 
dram[12]:  4.523809  5.257143  4.222222  4.279070  4.466667  4.444445  7.600000  7.318182  5.281250  4.071429  4.551724  4.620690  3.433333  3.419355  4.090909  3.857143 
dram[13]:  4.973684  4.692307  3.745098  3.914894  5.102564  6.666667  5.033333  5.062500  4.121951  4.473684  4.517241  3.771429  3.724138  3.964286  3.675676  3.828571 
dram[14]:  5.529412  5.812500  4.063830  3.851064  5.210526  5.378378  4.470588  5.062500  4.857143  4.473684  3.384615  3.914286  4.280000  4.115385  4.322581  4.387097 
dram[15]:  5.108108  4.945946  3.938776  4.487805  4.604651  4.974359  4.250000  4.500000  5.218750  5.312500  4.090909  5.111111  3.655172  4.458333  4.387097  4.387097 
average row locality = 40821/8870 = 4.602142
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       127       128       142       142       138       138       109       103       115       117       103       103        77        74       105       108 
dram[1]:       126       125       140       141       139       139       107       104       115       118       101       102        73        74       108       108 
dram[2]:       126       128       140       142       140       139       105       103       116       118       102       102        74        77       105       103 
dram[3]:       125       128       141       139       139       142       104       102       117       118        99       102        76        76       105       104 
dram[4]:       129       130       138       138       139       140       104       103       117       119        99       101        75        74       105       104 
dram[5]:       130       131       139       141       138       138       103       106       118       119       100       101        73        77       103       100 
dram[6]:       128       129       142       140       138       139       103       108       117       116       100       104        77        78       101        99 
dram[7]:       130       130       139       140       136       138       103       108       118       115       100       103        76        74       104       104 
dram[8]:       130       128       142       142       135       136       103       107       118       116       101       103        74        74       106       109 
dram[9]:       129       129       143       139       139       137       104       107       118       115       101       104        73        76       106       106 
dram[10]:       131       129       141       137       136       140       105       108       117       116        99       102        77        76       106       108 
dram[11]:       134       131       141       137       139       142       104       105       118       117        99       102        73        72       104       108 
dram[12]:       134       128       140       138       141       142       102       105       117       117       100       102        71        74       103       103 
dram[13]:       133       127       141       138       139       142       101       106       117       116        99       100        76        77       104       102 
dram[14]:       132       130       141       137       138       141       102       106       118       116       100       103        75        73       102       104 
dram[15]:       133       127       143       140       138       138       103       106       115       116       103       104        74        73       104       104 
total reads: 29133
bank skew: 143/71 = 2.01
chip skew: 1829/1815 = 1.01
number of total write accesses:
dram[0]:        54        56        48        50        54        60        56        50        56        54        34        32        34        32        32        32 
dram[1]:        52        56        48        50        55        61        56        50        56        54        34        32        34        32        32        32 
dram[2]:        52        56        48        50        54        60        55        50        54        54        34        32        34        32        32        32 
dram[3]:        52        56        48        50        54        58        54        50        54        54        34        32        34        32        32        32 
dram[4]:        53        56        48        50        54        58        54        51        54        54        34        32        34        32        32        32 
dram[5]:        54        56        48        48        54        58        54        54        54        54        34        32        34        32        32        32 
dram[6]:        54        56        48        48        54        58        54        56        54        54        34        32        34        32        32        32 
dram[7]:        54        56        48        48        54        58        52        56        54        54        34        32        34        32        32        32 
dram[8]:        54        56        50        48        54        58        52        56        54        54        34        32        34        32        32        32 
dram[9]:        54        56        50        46        58        56        52        56        52        54        34        32        33        32        32        32 
dram[10]:        56        56        50        46        58        58        50        56        52        54        33        32        33        32        32        32 
dram[11]:        56        56        50        46        60        58        50        56        52        54        32        32        32        32        32        32 
dram[12]:        56        56        50        46        60        58        50        56        52        54        32        32        32        32        32        32 
dram[13]:        56        56        50        46        60        58        50        56        52        54        32        32        32        34        32        32 
dram[14]:        56        56        50        44        60        58        50        56        52        54        32        34        32        34        32        32 
dram[15]:        56        56        50        44        60        56        50        56        52        54        32        34        32        34        32        32 
total reads: 11688
bank skew: 61/32 = 1.91
chip skew: 734/726 = 1.01
average mf latency per bank:
dram[0]:        703      1017      1529      1341       295       649       335       361     12577     11274      1722      1690       617       778       732     49409
dram[1]:        761       996      1478      1322       667       284       349       365     13528     12069      1328      1891       607       707       684     49389
dram[2]:        788      1050      1602      1445       298       291       353       363      6131     10865      1316      1901       610       702       785     51307
dram[3]:        692      1036      1562      1340       290       290       345       351      5367     12265      1404      1713       554       567       815     50875
dram[4]:        815       874      1204      1178       288       290       372       379      6300     12872      1373      1699       481       349       797     34195
dram[5]:        720       982      1369      1180       288       285       361       384      6135     11457      1292      1730       422       620       728     52067
dram[6]:        767       938      1340      1217       280       293       364       368      5781     10695      1486      1978       749       664       545     52185
dram[7]:        764       945      1250      1249       279       290       352       384      6799     12461      1331      1909       700       766       674     50545
dram[8]:        695      1036      1207      1106       277       292       351       382      6808     11279      1233      1909       703       674       790     49027
dram[9]:        828       901      1167      1351       863       292       348       367      5510     10933      1298      1923       780       669       806     17130
dram[10]:        885      1021      1233      1244       870       301       360       376      6593     13311      1457      1699      1718       742       797       678
dram[11]:        981       929      1103      1172       861       302       371       363      6423     11996      1455      1694       652       391       733       696
dram[12]:        949       939      1217      1237       814       292       355       347      6289     10175      1412      1835       371       328       719       642
dram[13]:        929      1032      1348      1167       868       293       360       345      6921     11833      1474      1941       564       521     50710       482
dram[14]:       1001       898      1122      1250       854       301       360       345      6806     12608      1500      1731       711       601     51331       434
dram[15]:        896      1039      1188      1100       878       290       354       345      5717     11100      1684      1891       708       665     50755       492
maximum mf latency per bank:
dram[0]:        515       456       519       528       451       389       502       443       565       612       565       448       401       394       380       373
dram[1]:        438       525       472       524       476       374       509       399       596       663       376       400       309       374       391       369
dram[2]:        440       502       498       548       514       401       526       514       569       614       382       385       386       427       366       373
dram[3]:        492       491       444       491       394       395       431       388       457       533       391       418       343       405       377       369
dram[4]:        490       396       523       526       378       366       537       591       367       580       364       386       630       413       361       365
dram[5]:        500       445       531       576       526       367       487       564       547       654       409       388       344       361       367       376
dram[6]:        443       477       502       496       436       377       521       552       730       688       505       640       347       349       408       397
dram[7]:        469       453       485       506       361       364       494       580       518       547       487       457       364       373       377       375
dram[8]:        481       491       572       603       458       363       404       569       545       576       400       450       361       368       376       381
dram[9]:        411       530       538       548       390       379       367       433       568       583       380       386       353       346       371       420
dram[10]:        437       610       575       664       431       393       550       552       480       500       370       378       386       388       376       371
dram[11]:        489       500       513       526       376       424       566       569       482       428       381       396       366       375       388       444
dram[12]:        420       440       431       486       441       366       500       493       396       414       375       378       360       383       401       441
dram[13]:        465       550       519       539       370       444       492       548       599       558       399       375       345       347       399       391
dram[14]:        484       568       541       645       366       452       449       461       439       441       388       393       353       322       368       365
dram[15]:        632       703       694       701       376       377       512       468       440       504       380       373       322       504       384       381

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=680775 n_nop=674633 n_act=516 n_pre=500 n_req=2563 n_rd=3658 n_write=1468 bw_util=0.01506
n_activity=24593 dram_eff=0.4169
bk0: 254a 679286i bk1: 256a 679074i bk2: 284a 679022i bk3: 284a 679025i bk4: 276a 679055i bk5: 276a 678948i bk6: 218a 679281i bk7: 206a 679220i bk8: 230a 679146i bk9: 234a 679177i bk10: 206a 679543i bk11: 206a 679452i bk12: 154a 679739i bk13: 148a 679770i bk14: 210a 679711i bk15: 216a 679707i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00556718
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=680775 n_nop=674601 n_act=541 n_pre=525 n_req=2554 n_rd=3640 n_write=1468 bw_util=0.01501
n_activity=24669 dram_eff=0.4141
bk0: 252a 679235i bk1: 250a 679230i bk2: 280a 679246i bk3: 282a 679228i bk4: 278a 679090i bk5: 278a 679022i bk6: 214a 679156i bk7: 208a 679327i bk8: 230a 679217i bk9: 236a 679129i bk10: 202a 679681i bk11: 204a 679442i bk12: 146a 679871i bk13: 148a 679845i bk14: 216a 679722i bk15: 216a 679756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00441996
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=680775 n_nop=674621 n_act=536 n_pre=520 n_req=2549 n_rd=3640 n_write=1458 bw_util=0.01498
n_activity=24490 dram_eff=0.4163
bk0: 252a 679263i bk1: 256a 679138i bk2: 280a 679414i bk3: 284a 679115i bk4: 280a 678994i bk5: 278a 678907i bk6: 210a 679250i bk7: 206a 679333i bk8: 232a 679136i bk9: 236a 679069i bk10: 204a 679601i bk11: 204a 679583i bk12: 148a 679831i bk13: 154a 679890i bk14: 210a 679702i bk15: 206a 679657i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00538798
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=680775 n_nop=674657 n_act=524 n_pre=508 n_req=2543 n_rd=3634 n_write=1452 bw_util=0.01494
n_activity=24600 dram_eff=0.4135
bk0: 250a 679344i bk1: 256a 679305i bk2: 282a 679132i bk3: 278a 679122i bk4: 278a 679017i bk5: 284a 678987i bk6: 208a 679258i bk7: 204a 679394i bk8: 234a 679226i bk9: 236a 679180i bk10: 198a 679598i bk11: 204a 679560i bk12: 152a 679858i bk13: 152a 679785i bk14: 210a 679685i bk15: 208a 679670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00394403
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=680775 n_nop=674655 n_act=525 n_pre=509 n_req=2543 n_rd=3630 n_write=1456 bw_util=0.01494
n_activity=24548 dram_eff=0.4144
bk0: 258a 679268i bk1: 260a 679150i bk2: 276a 679366i bk3: 276a 679125i bk4: 278a 679078i bk5: 280a 678885i bk6: 208a 679355i bk7: 206a 679170i bk8: 234a 679176i bk9: 238a 679054i bk10: 198a 679695i bk11: 202a 679516i bk12: 150a 679698i bk13: 148a 679806i bk14: 210a 679762i bk15: 208a 679716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00430245
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=680775 n_nop=674585 n_act=556 n_pre=540 n_req=2547 n_rd=3634 n_write=1460 bw_util=0.01497
n_activity=24613 dram_eff=0.4139
bk0: 260a 679210i bk1: 262a 679196i bk2: 278a 679185i bk3: 282a 679137i bk4: 276a 679086i bk5: 276a 678990i bk6: 206a 679269i bk7: 212a 679161i bk8: 236a 679177i bk9: 238a 679191i bk10: 200a 679573i bk11: 202a 679499i bk12: 146a 679813i bk13: 154a 679716i bk14: 206a 679735i bk15: 200a 679705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00512063
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=680775 n_nop=674535 n_act=577 n_pre=561 n_req=2551 n_rd=3638 n_write=1464 bw_util=0.01499
n_activity=24584 dram_eff=0.4151
bk0: 256a 679266i bk1: 258a 679173i bk2: 284a 679024i bk3: 280a 678984i bk4: 276a 678944i bk5: 278a 678965i bk6: 206a 679291i bk7: 216a 679048i bk8: 234a 678969i bk9: 232a 678948i bk10: 200a 679650i bk11: 208a 679633i bk12: 154a 679782i bk13: 156a 679802i bk14: 202a 679652i bk15: 198a 679556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00617385
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=680775 n_nop=674553 n_act=571 n_pre=555 n_req=2548 n_rd=3636 n_write=1460 bw_util=0.01497
n_activity=24512 dram_eff=0.4158
bk0: 260a 679240i bk1: 260a 679018i bk2: 278a 679194i bk3: 280a 679067i bk4: 272a 679022i bk5: 276a 678977i bk6: 206a 679181i bk7: 216a 679052i bk8: 236a 679129i bk9: 230a 679027i bk10: 200a 679656i bk11: 206a 679633i bk12: 152a 679808i bk13: 148a 679807i bk14: 208a 679758i bk15: 208a 679731i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0048577
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=680775 n_nop=674607 n_act=536 n_pre=520 n_req=2556 n_rd=3648 n_write=1464 bw_util=0.01502
n_activity=24673 dram_eff=0.4144
bk0: 260a 679168i bk1: 256a 679117i bk2: 284a 679179i bk3: 284a 679083i bk4: 270a 679069i bk5: 272a 679088i bk6: 206a 679221i bk7: 214a 679158i bk8: 236a 679191i bk9: 232a 679242i bk10: 202a 679597i bk11: 206a 679588i bk12: 148a 679783i bk13: 148a 679738i bk14: 212a 679699i bk15: 218a 679465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00571114
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=680775 n_nop=674553 n_act=564 n_pre=548 n_req=2555 n_rd=3652 n_write=1458 bw_util=0.01501
n_activity=24820 dram_eff=0.4118
bk0: 258a 679191i bk1: 258a 679225i bk2: 286a 679190i bk3: 278a 679193i bk4: 278a 678926i bk5: 274a 678947i bk6: 208a 679409i bk7: 214a 679130i bk8: 236a 679160i bk9: 230a 679175i bk10: 202a 679527i bk11: 208a 679600i bk12: 146a 679837i bk13: 152a 679842i bk14: 212a 679652i bk15: 212a 679605i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00565826
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=680775 n_nop=674499 n_act=588 n_pre=572 n_req=2558 n_rd=3656 n_write=1460 bw_util=0.01503
n_activity=24687 dram_eff=0.4145
bk0: 262a 679063i bk1: 258a 679062i bk2: 282a 679013i bk3: 274a 679028i bk4: 272a 678821i bk5: 280a 678877i bk6: 210a 679304i bk7: 216a 679059i bk8: 234a 679165i bk9: 232a 679133i bk10: 198a 679624i bk11: 204a 679489i bk12: 154a 679858i bk13: 152a 679825i bk14: 212a 679736i bk15: 216a 679631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00593588
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=680775 n_nop=674513 n_act=583 n_pre=567 n_req=2556 n_rd=3652 n_write=1460 bw_util=0.01502
n_activity=24774 dram_eff=0.4127
bk0: 268a 679136i bk1: 262a 679221i bk2: 282a 679126i bk3: 274a 679113i bk4: 278a 678899i bk5: 284a 678718i bk6: 208a 679480i bk7: 210a 679228i bk8: 236a 679211i bk9: 234a 679053i bk10: 198a 679590i bk11: 204a 679669i bk12: 146a 679939i bk13: 144a 679835i bk14: 208a 679677i bk15: 216a 679579i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00507363
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=680775 n_nop=674581 n_act=558 n_pre=542 n_req=2547 n_rd=3634 n_write=1460 bw_util=0.01497
n_activity=24514 dram_eff=0.4156
bk0: 268a 679187i bk1: 256a 679063i bk2: 280a 679104i bk3: 276a 679180i bk4: 282a 678868i bk5: 284a 678902i bk6: 204a 679342i bk7: 210a 679282i bk8: 234a 679247i bk9: 234a 679107i bk10: 200a 679657i bk11: 204a 679622i bk12: 142a 679832i bk13: 148a 679821i bk14: 206a 679710i bk15: 206a 679627i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00687011
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=680775 n_nop=674535 n_act=578 n_pre=562 n_req=2550 n_rd=3636 n_write=1464 bw_util=0.01498
n_activity=24739 dram_eff=0.4123
bk0: 266a 679268i bk1: 254a 679173i bk2: 282a 679046i bk3: 276a 679105i bk4: 278a 678998i bk5: 284a 678956i bk6: 202a 679378i bk7: 212a 679185i bk8: 234a 679183i bk9: 232a 679160i bk10: 198a 679726i bk11: 200a 679597i bk12: 152a 679870i bk13: 154a 679795i bk14: 208a 679554i bk15: 204a 679598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00498696
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=680775 n_nop=674569 n_act=561 n_pre=545 n_req=2550 n_rd=3636 n_write=1464 bw_util=0.01498
n_activity=24599 dram_eff=0.4147
bk0: 264a 679321i bk1: 260a 679304i bk2: 282a 679046i bk3: 274a 679205i bk4: 276a 678978i bk5: 282a 678834i bk6: 204a 679113i bk7: 212a 679148i bk8: 236a 679160i bk9: 232a 679095i bk10: 200a 679548i bk11: 206a 679502i bk12: 150a 679911i bk13: 146a 679774i bk14: 204a 679683i bk15: 208a 679642i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00545555
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=680775 n_nop=674575 n_act=557 n_pre=541 n_req=2551 n_rd=3642 n_write=1460 bw_util=0.01499
n_activity=24663 dram_eff=0.4137
bk0: 266a 679251i bk1: 254a 679324i bk2: 286a 679192i bk3: 280a 679081i bk4: 276a 679023i bk5: 276a 678951i bk6: 206a 679329i bk7: 212a 679129i bk8: 230a 679249i bk9: 232a 679155i bk10: 206a 679604i bk11: 208a 679690i bk12: 148a 679809i bk13: 146a 679821i bk14: 208a 679770i bk15: 208a 679653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00530866

========= L2 cache stats =========
L2_cache_bank[0]: Access = 62694, Miss = 1829, Miss_rate = 0.029, Pending_hits = 619, Reservation_fails = 2001
L2_cache_bank[1]: Access = 64302, Miss = 1820, Miss_rate = 0.028, Pending_hits = 636, Reservation_fails = 1811
L2_cache_bank[2]: Access = 56460, Miss = 1820, Miss_rate = 0.032, Pending_hits = 633, Reservation_fails = 1575
L2_cache_bank[3]: Access = 56175, Miss = 1817, Miss_rate = 0.032, Pending_hits = 614, Reservation_fails = 1508
L2_cache_bank[4]: Access = 56942, Miss = 1815, Miss_rate = 0.032, Pending_hits = 614, Reservation_fails = 1613
L2_cache_bank[5]: Access = 55961, Miss = 1817, Miss_rate = 0.032, Pending_hits = 611, Reservation_fails = 2345
L2_cache_bank[6]: Access = 54859, Miss = 1819, Miss_rate = 0.033, Pending_hits = 629, Reservation_fails = 2386
L2_cache_bank[7]: Access = 57827, Miss = 1818, Miss_rate = 0.031, Pending_hits = 624, Reservation_fails = 2463
L2_cache_bank[8]: Access = 57038, Miss = 1824, Miss_rate = 0.032, Pending_hits = 616, Reservation_fails = 2531
L2_cache_bank[9]: Access = 39950, Miss = 1826, Miss_rate = 0.046, Pending_hits = 613, Reservation_fails = 2098
L2_cache_bank[10]: Access = 27702, Miss = 1828, Miss_rate = 0.066, Pending_hits = 614, Reservation_fails = 2185
L2_cache_bank[11]: Access = 25486, Miss = 1826, Miss_rate = 0.072, Pending_hits = 601, Reservation_fails = 1877
L2_cache_bank[12]: Access = 23354, Miss = 1817, Miss_rate = 0.078, Pending_hits = 591, Reservation_fails = 1864
L2_cache_bank[13]: Access = 57592, Miss = 1818, Miss_rate = 0.032, Pending_hits = 580, Reservation_fails = 1631
L2_cache_bank[14]: Access = 58215, Miss = 1818, Miss_rate = 0.031, Pending_hits = 600, Reservation_fails = 1740
L2_cache_bank[15]: Access = 55721, Miss = 1821, Miss_rate = 0.033, Pending_hits = 627, Reservation_fails = 2095
L2_total_cache_accesses = 810278
L2_total_cache_misses = 29133
L2_total_cache_miss_rate = 0.0360
L2_total_cache_pending_hits = 9822
L2_total_cache_reservation_fails = 31723
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31135
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9755
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26346
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30234
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 740023
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2737
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 48
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1489
L2_cache_data_port_util = 0.085
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=1080316
icnt_total_pkts_simt_to_mem=1871914
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.85796
	minimum = 6
	maximum = 88
Network latency average = 8.50827
	minimum = 6
	maximum = 82
Slowest packet = 1595381
Flit latency average = 7.68407
	minimum = 6
	maximum = 78
Slowest flit = 2892475
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0140963
	minimum = 3.44163e-05 (at node 5)
	maximum = 0.0545498 (at node 0)
Accepted packet rate average = 0.0140963
	minimum = 3.44163e-05 (at node 5)
	maximum = 0.0545498 (at node 0)
Injected flit rate average = 0.0334071
	minimum = 3.44163e-05 (at node 5)
	maximum = 0.192215 (at node 0)
Accepted flit rate average= 0.0334071
	minimum = 0.000172081 (at node 5)
	maximum = 0.0662514 (at node 0)
Injected packet length average = 2.36993
Accepted packet length average = 2.36993
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.7862 (24 samples)
	minimum = 6 (24 samples)
	maximum = 84.5 (24 samples)
Network latency average = 11.4115 (24 samples)
	minimum = 6 (24 samples)
	maximum = 76.25 (24 samples)
Flit latency average = 10.6007 (24 samples)
	minimum = 6 (24 samples)
	maximum = 72.875 (24 samples)
Fragmentation average = 0.000381875 (24 samples)
	minimum = 0 (24 samples)
	maximum = 15.2917 (24 samples)
Injected packet rate average = 0.0282275 (24 samples)
	minimum = 0.0142446 (24 samples)
	maximum = 0.0558455 (24 samples)
Accepted packet rate average = 0.0282275 (24 samples)
	minimum = 0.0142446 (24 samples)
	maximum = 0.0558455 (24 samples)
Injected flit rate average = 0.0623656 (24 samples)
	minimum = 0.027554 (24 samples)
	maximum = 0.161421 (24 samples)
Accepted flit rate average = 0.0623656 (24 samples)
	minimum = 0.0266105 (24 samples)
	maximum = 0.130651 (24 samples)
Injected packet size average = 2.20939 (24 samples)
Accepted packet size average = 2.20939 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 24 sec (444 sec)
gpgpu_simulation_rate = 107451 (inst/sec)
gpgpu_simulation_rate = 2013 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (7,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,894081)
GPGPU-Sim uArch: Shader 9 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,894081)
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,894081)
GPGPU-Sim uArch: Shader 11 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,894081)
GPGPU-Sim uArch: Shader 12 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,894081)
GPGPU-Sim uArch: Shader 13 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,894081)
GPGPU-Sim uArch: Shader 14 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,894081)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (114,894081), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (388,894081), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (394,894081), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (400,894081), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (406,894081), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (412,894081), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: cycles simulated: 894581  inst.: 47744943 (ipc=73.2) sim_rate=107292 (inst/sec) elapsed = 0:0:07:25 / Fri Jul 27 17:42:05 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1135,894081), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 8.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 25 
gpu_sim_cycle = 1136
gpu_sim_insn = 37040
gpu_ipc =      32.6056
gpu_tot_sim_cycle = 895217
gpu_tot_sim_insn = 47745407
gpu_tot_ipc =      53.3339
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17896
gpu_stall_icnt2sh    = 110102
gpu_total_sim_rate=107293

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2864103
	L1I_total_cache_misses = 5101
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 190574, Miss = 54048, Miss_rate = 0.284, Pending_hits = 3805, Reservation_fails = 98606
	L1D_cache_core[1]: Access = 192594, Miss = 55250, Miss_rate = 0.287, Pending_hits = 3731, Reservation_fails = 38460
	L1D_cache_core[2]: Access = 137990, Miss = 52704, Miss_rate = 0.382, Pending_hits = 3618, Reservation_fails = 88820
	L1D_cache_core[3]: Access = 137919, Miss = 53203, Miss_rate = 0.386, Pending_hits = 3699, Reservation_fails = 97737
	L1D_cache_core[4]: Access = 97681, Miss = 40919, Miss_rate = 0.419, Pending_hits = 4379, Reservation_fails = 84670
	L1D_cache_core[5]: Access = 109111, Miss = 45706, Miss_rate = 0.419, Pending_hits = 5635, Reservation_fails = 113234
	L1D_cache_core[6]: Access = 105324, Miss = 44241, Miss_rate = 0.420, Pending_hits = 5680, Reservation_fails = 115331
	L1D_cache_core[7]: Access = 152860, Miss = 60115, Miss_rate = 0.393, Pending_hits = 5844, Reservation_fails = 140415
	L1D_cache_core[8]: Access = 96797, Miss = 40765, Miss_rate = 0.421, Pending_hits = 4410, Reservation_fails = 94998
	L1D_cache_core[9]: Access = 154370, Miss = 60808, Miss_rate = 0.394, Pending_hits = 5961, Reservation_fails = 150103
	L1D_cache_core[10]: Access = 144000, Miss = 56574, Miss_rate = 0.393, Pending_hits = 4545, Reservation_fails = 112893
	L1D_cache_core[11]: Access = 146990, Miss = 57518, Miss_rate = 0.391, Pending_hits = 4671, Reservation_fails = 114186
	L1D_cache_core[12]: Access = 146430, Miss = 57198, Miss_rate = 0.391, Pending_hits = 4514, Reservation_fails = 115173
	L1D_cache_core[13]: Access = 205073, Miss = 62311, Miss_rate = 0.304, Pending_hits = 4468, Reservation_fails = 87769
	L1D_cache_core[14]: Access = 153354, Miss = 42961, Miss_rate = 0.280, Pending_hits = 4571, Reservation_fails = 88287
	L1D_total_cache_accesses = 2171067
	L1D_total_cache_misses = 784321
	L1D_total_cache_miss_rate = 0.3613
	L1D_total_cache_pending_hits = 69531
	L1D_total_cache_reservation_fails = 1540682
	L1D_cache_data_port_util = 0.194
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 81559
	L1C_total_cache_misses = 473
	L1C_total_cache_miss_rate = 0.0058
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1298717
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 62253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67287
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 433183
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 81086
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 717034
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1107499
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2859002
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5101
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16446, 16442, 16446, 16442, 16446, 16442, 11899, 11895, 11843, 11839, 11702, 11698, 11702, 11698, 11395, 11391, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 
gpgpu_n_tot_thrd_icount = 166467424
gpgpu_n_tot_w_icount = 5202107
gpgpu_n_stall_shd_mem = 2206247
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 67287
gpgpu_n_mem_write_global = 742810
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 6344317
gpgpu_n_store_insn = 3072176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2400892
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2206247
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3009499	W0_Idle:1140411	W0_Scoreboard:4203047	W1:3678863	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38227	W17:6	W18:38554	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1342101
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 538296 {8:67287,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39916432 {40:579568,72:85425,136:77817,}
traffic_breakdown_coretomem[INST_ACC_R] = 2216 {8:277,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9151032 {136:67287,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5942480 {8:742810,}
traffic_breakdown_memtocore[INST_ACC_R] = 37672 {136:277,}
maxmrqlatency = 171 
maxdqlatency = 0 
maxmflatency = 730 
averagemflatency = 200 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 895216 
mrq_lat_table:30811 	3737 	3232 	1525 	1024 	405 	78 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	766574 	43229 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	141976 	78028 	156014 	431869 	2360 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	31899 	27975 	7088 	333 	9 	0 	0 	0 	103 	337 	7179 	23431 	33391 	109611 	120206 	6146 	442406 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1698 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[1]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[2]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[3]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[4]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[5]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[6]:        32        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[7]:        32        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[8]:        32        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[9]:        34        34        32        32        62        62        32        32        32        32        34        32        32        32        32        32 
dram[10]:        36        34        32        32        62        62        32        32        32        32        32        32        32        32        32        32 
dram[11]:        36        34        32        32        62        62        32        32        32        32        32        32        32        32        32        32 
dram[12]:        36        34        32        32        62        62        32        32        32        32        32        32        32        33        32        32 
dram[13]:        35        34        32        32        62        62        32        32        32        32        32        32        32        32        32        32 
dram[14]:        34        34        32        32        62        62        32        32        32        32        32        34        32        32        32        32 
dram[15]:        34        34        32        32        62        62        32        32        32        32        32        34        32        32        30        32 
maximum service time to same row:
dram[0]:    168084    155518    155518    155513     86163     85023    100614    101261    126739    127376    138750    133339    164299    165250    155479    155476 
dram[1]:    155518    155518    155503    156733    155513    155512     99421     98788    125523    124919    133360    127655    163091    162752    155472    155475 
dram[2]:    155516    155516    169297    168067    155513    155512     98202     97561    123067    123696    131701    126046    161880    161533    168021    168017 
dram[3]:    155514    155512    168078    168076    155512    155512     96967    108903    121845    122471    142706    135782    159299    160317    168014    169241 
dram[4]:    155516    155515    155514    155515    155509    155511    107043    107682    120633    120003    141117    134142    158100    157880    168016    155501 
dram[5]:    155504    156736    155516    155517    156727     78237    105708    105235    118184    118786    138236    132506    156915    156430    155492    155496 
dram[6]:    168067    168075    155518    155517     76339     75781    104495    104011    116925    117571    142343    142524    155697    167769    155488    155492 
dram[7]:    169306    168076    155520    155518     74858     86845    102015    102783    128148    128914    141522    140836    165766    166766    155484    155480 
dram[8]:    155518    155519    155519    155518     86403     85865    100941    100326    126934    126457    136702    139054    164547    165549    155475    155478 
dram[9]:    155520    155518    156733    168050    155513    155512     99720     99103    124609    125241    130528    136233    163267    163052    155474    155476 
dram[10]:    155514    155514    168067    168059    155512    155513     97262     97875    123389    123997    128906    147150    160819    161834    168022    169250 
dram[11]:    155513    155514    168078    168074    155511    155510    108467    109224    122164    121542    139869    145512    160061    160625    169244    168013 
dram[12]:    155514    155513    155516    155516    155512    155512    107243    108005    119692    120337    137008    143906    158854    158180    168025    155502 
dram[13]:    155502    156734    155517    155516     77443     77265    106028    105550    118473    119118    135439    141098    156363    156306    155493    155497 
dram[14]:    169305    168075    155519    155517     76233     76040    103700    104328    117241    117890    143061    142231    167694    167605    155491    155487 
dram[15]:    168076    168078    155518    155520     74911     87375    102470    103063    128448    127970    140709    141203    166475    166394    155486    155483 
average row accesses per activate:
dram[0]:  5.323529  4.972973  4.418605  6.620690  5.818182  4.829268  5.500000  4.781250  5.343750  7.125000  4.419355  3.648649  4.625000  3.655172  4.724138  4.666667 
dram[1]:  4.684210  4.309524  6.962963  6.586207  5.388889  4.651163  4.405406  5.133333  4.750000  5.375000  3.648649  3.268293  3.962963  4.240000  4.516129  4.666667 
dram[2]:  5.085714  5.575758  7.520000  5.485714  5.243243  4.853659  5.333333  4.781250  5.151515  4.777778  3.317073  3.435897  4.320000  4.360000  4.151515  3.750000 
dram[3]:  6.321429  5.935484  4.609756  4.395349  5.078948  6.060606  7.181818  7.600000  5.029412  4.914286  3.594594  3.828571  3.793103  3.483871  4.029412  4.121212 
dram[4]:  6.066667  5.027027  4.769231  4.585366  5.361111  5.657143  6.583333  5.133333  4.750000  4.805555  4.290323  3.800000  3.516129  3.785714  4.566667  5.230769 
dram[5]:  4.842105  4.794872  3.816327  4.021276  7.384615  7.000000  4.617647  5.333333  4.648649  5.406250  4.060606  3.594594  3.057143  3.303030  4.821429  4.400000 
dram[6]:  4.550000  4.625000  3.725490  3.547170  6.857143  6.793103  5.607143  5.466667  4.384615  5.000000  3.621622  4.387097  3.363636  3.142857  4.433333  3.358974 
dram[7]:  4.600000  3.720000  3.816327  4.177778  5.757576  6.322581  4.078948  4.823529  5.212121  5.281250  3.828571  3.648649  3.793103  3.925926  5.037037  4.419355 
dram[8]:  5.257143  4.717949  4.682927  4.418605  6.300000  7.760000  3.875000  4.794117  5.548387  6.538462  3.648649  3.857143  3.483871  3.655172  5.520000  4.028572 
dram[9]:  4.945946  5.000000  5.216216  5.000000  5.184210  5.848485  4.333333  4.527778  4.857143  4.694445  3.292683  3.675676  3.655172  3.724138  4.058824  4.312500 
dram[10]:  4.348837  4.404762  4.658536  4.255814  4.409091  5.351351  4.843750  5.125000  4.828571  5.312500  3.567568  2.977778  4.583333  4.000000  3.631579  3.888889 
dram[11]:  4.130435  4.794872  4.897436  3.893617  4.975000  4.761905  7.000000  5.750000  4.722222  4.275000  3.195122  3.621622  3.888889  3.466667  4.121212  3.888889 
dram[12]:  4.523809  5.257143  4.222222  4.279070  4.466667  4.444445  7.600000  7.318182  5.281250  4.071429  4.551724  4.620690  3.433333  3.419355  4.090909  3.857143 
dram[13]:  4.973684  4.692307  3.745098  3.914894  5.102564  6.666667  5.033333  5.062500  4.121951  4.473684  4.517241  3.771429  3.724138  3.964286  3.675676  3.828571 
dram[14]:  5.529412  5.812500  4.063830  3.851064  5.210526  5.378378  4.470588  5.062500  4.857143  4.473684  3.384615  3.914286  4.280000  4.115385  4.322581  4.387097 
dram[15]:  5.108108  4.945946  3.938776  4.487805  4.604651  4.974359  4.250000  4.500000  5.218750  5.312500  4.090909  5.111111  3.655172  4.458333  4.387097  4.387097 
average row locality = 40822/8870 = 4.602255
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       127       128       142       142       138       138       109       103       115       117       103       103        77        74       105       108 
dram[1]:       126       125       140       141       139       139       107       104       115       118       101       102        73        74       108       108 
dram[2]:       126       128       140       142       140       139       105       103       116       118       102       102        74        77       105       103 
dram[3]:       125       128       141       139       139       142       104       102       117       118        99       102        76        76       105       104 
dram[4]:       129       130       138       138       139       140       104       103       117       119        99       101        75        74       105       104 
dram[5]:       130       131       139       141       138       138       103       106       118       119       100       101        73        77       103       100 
dram[6]:       128       129       142       140       138       139       103       108       117       116       100       104        77        78       101        99 
dram[7]:       130       130       139       140       136       138       103       108       118       115       100       103        76        74       104       105 
dram[8]:       130       128       142       142       135       136       103       107       118       116       101       103        74        74       106       109 
dram[9]:       129       129       143       139       139       137       104       107       118       115       101       104        73        76       106       106 
dram[10]:       131       129       141       137       136       140       105       108       117       116        99       102        77        76       106       108 
dram[11]:       134       131       141       137       139       142       104       105       118       117        99       102        73        72       104       108 
dram[12]:       134       128       140       138       141       142       102       105       117       117       100       102        71        74       103       103 
dram[13]:       133       127       141       138       139       142       101       106       117       116        99       100        76        77       104       102 
dram[14]:       132       130       141       137       138       141       102       106       118       116       100       103        75        73       102       104 
dram[15]:       133       127       143       140       138       138       103       106       115       116       103       104        74        73       104       104 
total reads: 29134
bank skew: 143/71 = 2.01
chip skew: 1829/1815 = 1.01
number of total write accesses:
dram[0]:        54        56        48        50        54        60        56        50        56        54        34        32        34        32        32        32 
dram[1]:        52        56        48        50        55        61        56        50        56        54        34        32        34        32        32        32 
dram[2]:        52        56        48        50        54        60        55        50        54        54        34        32        34        32        32        32 
dram[3]:        52        56        48        50        54        58        54        50        54        54        34        32        34        32        32        32 
dram[4]:        53        56        48        50        54        58        54        51        54        54        34        32        34        32        32        32 
dram[5]:        54        56        48        48        54        58        54        54        54        54        34        32        34        32        32        32 
dram[6]:        54        56        48        48        54        58        54        56        54        54        34        32        34        32        32        32 
dram[7]:        54        56        48        48        54        58        52        56        54        54        34        32        34        32        32        32 
dram[8]:        54        56        50        48        54        58        52        56        54        54        34        32        34        32        32        32 
dram[9]:        54        56        50        46        58        56        52        56        52        54        34        32        33        32        32        32 
dram[10]:        56        56        50        46        58        58        50        56        52        54        33        32        33        32        32        32 
dram[11]:        56        56        50        46        60        58        50        56        52        54        32        32        32        32        32        32 
dram[12]:        56        56        50        46        60        58        50        56        52        54        32        32        32        32        32        32 
dram[13]:        56        56        50        46        60        58        50        56        52        54        32        32        32        34        32        32 
dram[14]:        56        56        50        44        60        58        50        56        52        54        32        34        32        34        32        32 
dram[15]:        56        56        50        44        60        56        50        56        52        54        32        34        32        34        32        32 
total reads: 11688
bank skew: 61/32 = 1.91
chip skew: 734/726 = 1.01
average mf latency per bank:
dram[0]:        703      1017      1529      1341       295       649       335       361     12577     11274      1722      1690       617       778       738     49412
dram[1]:        761       996      1478      1322       667       284       349       365     13528     12069      1328      1891       607       707       690     49392
dram[2]:        788      1050      1602      1445       298       291       353       363      6131     10865      1316      1901       610       702       791     51310
dram[3]:        692      1036      1562      1340       290       290       345       351      5367     12265      1404      1713       554       567       822     50878
dram[4]:        815       874      1204      1178       288       290       372       379      6300     12872      1373      1699       481       349       802     34197
dram[5]:        720       982      1369      1180       288       285       361       384      6135     11457      1292      1730       422       620       733     52069
dram[6]:        767       938      1340      1217       280       293       364       368      5781     10695      1486      1978       749       664       550     52188
dram[7]:        764       945      1250      1249       279       290       352       384      6799     12461      1331      1909       700       766       679     50182
dram[8]:        695      1036      1207      1106       277       292       351       382      6808     11279      1233      1909       703       674       795     49033
dram[9]:        828       901      1167      1351       863       292       348       367      5510     10933      1298      1923       780       669       809     17136
dram[10]:        885      1021      1233      1244       870       301       360       376      6593     13311      1457      1699      1718       742       800       685
dram[11]:        981       929      1103      1172       861       302       371       363      6423     11996      1455      1694       652       391       735       701
dram[12]:        949       939      1217      1237       814       292       355       347      6289     10175      1412      1835       371       328       722       648
dram[13]:        929      1032      1348      1167       868       293       360       345      6921     11833      1474      1941       564       521     50712       488
dram[14]:       1001       898      1122      1250       854       301       360       345      6806     12608      1500      1731       711       601     51333       440
dram[15]:        896      1039      1188      1100       878       290       354       345      5717     11100      1684      1891       708       665     50757       498
maximum mf latency per bank:
dram[0]:        515       456       519       528       451       389       502       443       565       612       565       448       401       394       380       373
dram[1]:        438       525       472       524       476       374       509       399       596       663       376       400       309       374       391       369
dram[2]:        440       502       498       548       514       401       526       514       569       614       382       385       386       427       366       373
dram[3]:        492       491       444       491       394       395       431       388       457       533       391       418       343       405       377       369
dram[4]:        490       396       523       526       378       366       537       591       367       580       364       386       630       413       361       365
dram[5]:        500       445       531       576       526       367       487       564       547       654       409       388       344       361       367       376
dram[6]:        443       477       502       496       436       377       521       552       730       688       505       640       347       349       408       397
dram[7]:        469       453       485       506       361       364       494       580       518       547       487       457       364       373       377       375
dram[8]:        481       491       572       603       458       363       404       569       545       576       400       450       361       368       376       381
dram[9]:        411       530       538       548       390       379       367       433       568       583       380       386       353       346       371       420
dram[10]:        437       610       575       664       431       393       550       552       480       500       370       378       386       388       376       371
dram[11]:        489       500       513       526       376       424       566       569       482       428       381       396       366       375       388       444
dram[12]:        420       440       431       486       441       366       500       493       396       414       375       378       360       383       401       441
dram[13]:        465       550       519       539       370       444       492       548       599       558       399       375       345       347       399       391
dram[14]:        484       568       541       645       366       452       449       461       439       441       388       393       353       322       368       365
dram[15]:        632       703       694       701       376       377       512       468       440       504       380       373       322       504       384       381

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=681640 n_nop=675498 n_act=516 n_pre=500 n_req=2563 n_rd=3658 n_write=1468 bw_util=0.01504
n_activity=24593 dram_eff=0.4169
bk0: 254a 680151i bk1: 256a 679939i bk2: 284a 679887i bk3: 284a 679890i bk4: 276a 679920i bk5: 276a 679813i bk6: 218a 680146i bk7: 206a 680085i bk8: 230a 680011i bk9: 234a 680042i bk10: 206a 680408i bk11: 206a 680317i bk12: 154a 680604i bk13: 148a 680635i bk14: 210a 680576i bk15: 216a 680572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00556012
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=681640 n_nop=675466 n_act=541 n_pre=525 n_req=2554 n_rd=3640 n_write=1468 bw_util=0.01499
n_activity=24669 dram_eff=0.4141
bk0: 252a 680100i bk1: 250a 680095i bk2: 280a 680111i bk3: 282a 680093i bk4: 278a 679955i bk5: 278a 679887i bk6: 214a 680021i bk7: 208a 680192i bk8: 230a 680082i bk9: 236a 679994i bk10: 202a 680546i bk11: 204a 680307i bk12: 146a 680736i bk13: 148a 680710i bk14: 216a 680587i bk15: 216a 680621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00441435
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=681640 n_nop=675486 n_act=536 n_pre=520 n_req=2549 n_rd=3640 n_write=1458 bw_util=0.01496
n_activity=24490 dram_eff=0.4163
bk0: 252a 680128i bk1: 256a 680003i bk2: 280a 680279i bk3: 284a 679980i bk4: 280a 679859i bk5: 278a 679772i bk6: 210a 680115i bk7: 206a 680198i bk8: 232a 680001i bk9: 236a 679934i bk10: 204a 680466i bk11: 204a 680448i bk12: 148a 680696i bk13: 154a 680755i bk14: 210a 680567i bk15: 206a 680522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00538114
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=681640 n_nop=675522 n_act=524 n_pre=508 n_req=2543 n_rd=3634 n_write=1452 bw_util=0.01492
n_activity=24600 dram_eff=0.4135
bk0: 250a 680209i bk1: 256a 680170i bk2: 282a 679997i bk3: 278a 679987i bk4: 278a 679882i bk5: 284a 679852i bk6: 208a 680123i bk7: 204a 680259i bk8: 234a 680091i bk9: 236a 680045i bk10: 198a 680463i bk11: 204a 680425i bk12: 152a 680723i bk13: 152a 680650i bk14: 210a 680550i bk15: 208a 680535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00393903
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=681640 n_nop=675520 n_act=525 n_pre=509 n_req=2543 n_rd=3630 n_write=1456 bw_util=0.01492
n_activity=24548 dram_eff=0.4144
bk0: 258a 680133i bk1: 260a 680015i bk2: 276a 680231i bk3: 276a 679990i bk4: 278a 679943i bk5: 280a 679750i bk6: 208a 680220i bk7: 206a 680035i bk8: 234a 680041i bk9: 238a 679919i bk10: 198a 680560i bk11: 202a 680381i bk12: 150a 680563i bk13: 148a 680671i bk14: 210a 680627i bk15: 208a 680581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00429699
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=681640 n_nop=675450 n_act=556 n_pre=540 n_req=2547 n_rd=3634 n_write=1460 bw_util=0.01495
n_activity=24613 dram_eff=0.4139
bk0: 260a 680075i bk1: 262a 680061i bk2: 278a 680050i bk3: 282a 680002i bk4: 276a 679951i bk5: 276a 679855i bk6: 206a 680134i bk7: 212a 680026i bk8: 236a 680042i bk9: 238a 680056i bk10: 200a 680438i bk11: 202a 680364i bk12: 146a 680678i bk13: 154a 680581i bk14: 206a 680600i bk15: 200a 680570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00511414
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=681640 n_nop=675400 n_act=577 n_pre=561 n_req=2551 n_rd=3638 n_write=1464 bw_util=0.01497
n_activity=24584 dram_eff=0.4151
bk0: 256a 680131i bk1: 258a 680038i bk2: 284a 679889i bk3: 280a 679849i bk4: 276a 679809i bk5: 278a 679830i bk6: 206a 680156i bk7: 216a 679913i bk8: 234a 679834i bk9: 232a 679813i bk10: 200a 680515i bk11: 208a 680498i bk12: 154a 680647i bk13: 156a 680667i bk14: 202a 680517i bk15: 198a 680421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00616601
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=681640 n_nop=675416 n_act=571 n_pre=555 n_req=2549 n_rd=3638 n_write=1460 bw_util=0.01496
n_activity=24520 dram_eff=0.4158
bk0: 260a 680105i bk1: 260a 679883i bk2: 278a 680059i bk3: 280a 679932i bk4: 272a 679887i bk5: 276a 679842i bk6: 206a 680046i bk7: 216a 679917i bk8: 236a 679994i bk9: 230a 679892i bk10: 200a 680521i bk11: 206a 680498i bk12: 152a 680673i bk13: 148a 680672i bk14: 208a 680623i bk15: 210a 680592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00485153
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=681640 n_nop=675472 n_act=536 n_pre=520 n_req=2556 n_rd=3648 n_write=1464 bw_util=0.015
n_activity=24673 dram_eff=0.4144
bk0: 260a 680033i bk1: 256a 679982i bk2: 284a 680044i bk3: 284a 679948i bk4: 270a 679934i bk5: 272a 679953i bk6: 206a 680086i bk7: 214a 680023i bk8: 236a 680056i bk9: 232a 680107i bk10: 202a 680462i bk11: 206a 680453i bk12: 148a 680648i bk13: 148a 680603i bk14: 212a 680564i bk15: 218a 680330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00570389
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=681640 n_nop=675418 n_act=564 n_pre=548 n_req=2555 n_rd=3652 n_write=1458 bw_util=0.01499
n_activity=24820 dram_eff=0.4118
bk0: 258a 680056i bk1: 258a 680090i bk2: 286a 680055i bk3: 278a 680058i bk4: 278a 679791i bk5: 274a 679812i bk6: 208a 680274i bk7: 214a 679995i bk8: 236a 680025i bk9: 230a 680040i bk10: 202a 680392i bk11: 208a 680465i bk12: 146a 680702i bk13: 152a 680707i bk14: 212a 680517i bk15: 212a 680470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00565108
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=681640 n_nop=675364 n_act=588 n_pre=572 n_req=2558 n_rd=3656 n_write=1460 bw_util=0.01501
n_activity=24687 dram_eff=0.4145
bk0: 262a 679928i bk1: 258a 679927i bk2: 282a 679878i bk3: 274a 679893i bk4: 272a 679686i bk5: 280a 679742i bk6: 210a 680169i bk7: 216a 679924i bk8: 234a 680030i bk9: 232a 679998i bk10: 198a 680489i bk11: 204a 680354i bk12: 154a 680723i bk13: 152a 680690i bk14: 212a 680601i bk15: 216a 680496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00592835
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=681640 n_nop=675378 n_act=583 n_pre=567 n_req=2556 n_rd=3652 n_write=1460 bw_util=0.015
n_activity=24774 dram_eff=0.4127
bk0: 268a 680001i bk1: 262a 680086i bk2: 282a 679991i bk3: 274a 679978i bk4: 278a 679764i bk5: 284a 679583i bk6: 208a 680345i bk7: 210a 680093i bk8: 236a 680076i bk9: 234a 679918i bk10: 198a 680455i bk11: 204a 680534i bk12: 146a 680804i bk13: 144a 680700i bk14: 208a 680542i bk15: 216a 680444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00506719
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=681640 n_nop=675446 n_act=558 n_pre=542 n_req=2547 n_rd=3634 n_write=1460 bw_util=0.01495
n_activity=24514 dram_eff=0.4156
bk0: 268a 680052i bk1: 256a 679928i bk2: 280a 679969i bk3: 276a 680045i bk4: 282a 679733i bk5: 284a 679767i bk6: 204a 680207i bk7: 210a 680147i bk8: 234a 680112i bk9: 234a 679972i bk10: 200a 680522i bk11: 204a 680487i bk12: 142a 680697i bk13: 148a 680686i bk14: 206a 680575i bk15: 206a 680492i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00686139
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=681640 n_nop=675400 n_act=578 n_pre=562 n_req=2550 n_rd=3636 n_write=1464 bw_util=0.01496
n_activity=24739 dram_eff=0.4123
bk0: 266a 680133i bk1: 254a 680038i bk2: 282a 679911i bk3: 276a 679970i bk4: 278a 679863i bk5: 284a 679821i bk6: 202a 680243i bk7: 212a 680050i bk8: 234a 680048i bk9: 232a 680025i bk10: 198a 680591i bk11: 200a 680462i bk12: 152a 680735i bk13: 154a 680660i bk14: 208a 680419i bk15: 204a 680463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00498063
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=681640 n_nop=675434 n_act=561 n_pre=545 n_req=2550 n_rd=3636 n_write=1464 bw_util=0.01496
n_activity=24599 dram_eff=0.4147
bk0: 264a 680186i bk1: 260a 680169i bk2: 282a 679911i bk3: 274a 680070i bk4: 276a 679843i bk5: 282a 679699i bk6: 204a 679978i bk7: 212a 680013i bk8: 236a 680025i bk9: 232a 679960i bk10: 200a 680413i bk11: 206a 680367i bk12: 150a 680776i bk13: 146a 680639i bk14: 204a 680548i bk15: 208a 680507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00544862
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=681640 n_nop=675440 n_act=557 n_pre=541 n_req=2551 n_rd=3642 n_write=1460 bw_util=0.01497
n_activity=24663 dram_eff=0.4137
bk0: 266a 680116i bk1: 254a 680189i bk2: 286a 680057i bk3: 280a 679946i bk4: 276a 679888i bk5: 276a 679816i bk6: 206a 680194i bk7: 212a 679994i bk8: 230a 680114i bk9: 232a 680020i bk10: 206a 680469i bk11: 208a 680555i bk12: 148a 680674i bk13: 146a 680686i bk14: 208a 680635i bk15: 208a 680518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00530192

========= L2 cache stats =========
L2_cache_bank[0]: Access = 62700, Miss = 1829, Miss_rate = 0.029, Pending_hits = 619, Reservation_fails = 2001
L2_cache_bank[1]: Access = 64308, Miss = 1820, Miss_rate = 0.028, Pending_hits = 636, Reservation_fails = 1811
L2_cache_bank[2]: Access = 56466, Miss = 1820, Miss_rate = 0.032, Pending_hits = 633, Reservation_fails = 1575
L2_cache_bank[3]: Access = 56181, Miss = 1817, Miss_rate = 0.032, Pending_hits = 614, Reservation_fails = 1508
L2_cache_bank[4]: Access = 56948, Miss = 1815, Miss_rate = 0.032, Pending_hits = 614, Reservation_fails = 1613
L2_cache_bank[5]: Access = 55967, Miss = 1817, Miss_rate = 0.032, Pending_hits = 611, Reservation_fails = 2345
L2_cache_bank[6]: Access = 54865, Miss = 1819, Miss_rate = 0.033, Pending_hits = 629, Reservation_fails = 2386
L2_cache_bank[7]: Access = 57835, Miss = 1819, Miss_rate = 0.031, Pending_hits = 624, Reservation_fails = 2463
L2_cache_bank[8]: Access = 57047, Miss = 1824, Miss_rate = 0.032, Pending_hits = 616, Reservation_fails = 2531
L2_cache_bank[9]: Access = 39956, Miss = 1826, Miss_rate = 0.046, Pending_hits = 613, Reservation_fails = 2098
L2_cache_bank[10]: Access = 27708, Miss = 1828, Miss_rate = 0.066, Pending_hits = 614, Reservation_fails = 2185
L2_cache_bank[11]: Access = 25492, Miss = 1826, Miss_rate = 0.072, Pending_hits = 601, Reservation_fails = 1877
L2_cache_bank[12]: Access = 23360, Miss = 1817, Miss_rate = 0.078, Pending_hits = 591, Reservation_fails = 1864
L2_cache_bank[13]: Access = 57610, Miss = 1818, Miss_rate = 0.032, Pending_hits = 580, Reservation_fails = 1631
L2_cache_bank[14]: Access = 58221, Miss = 1818, Miss_rate = 0.031, Pending_hits = 600, Reservation_fails = 1740
L2_cache_bank[15]: Access = 55727, Miss = 1821, Miss_rate = 0.033, Pending_hits = 627, Reservation_fails = 2095
L2_total_cache_accesses = 810391
L2_total_cache_misses = 29134
L2_total_cache_miss_rate = 0.0360
L2_total_cache_pending_hits = 9822
L2_total_cache_reservation_fails = 31723
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31185
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9755
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26347
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30234
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 740073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2737
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 164
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 48
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1489
L2_cache_data_port_util = 0.085
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=1080681
icnt_total_pkts_simt_to_mem=1872077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.885
	minimum = 6
	maximum = 162
Network latency average = 21.9204
	minimum = 6
	maximum = 162
Slowest packet = 1620651
Flit latency average = 32.3598
	minimum = 6
	maximum = 158
Slowest flit = 2952493
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00641754
	minimum = 0 (at node 0)
	maximum = 0.090669 (at node 8)
Accepted packet rate average = 0.00641754
	minimum = 0 (at node 0)
	maximum = 0.090669 (at node 8)
Injected flit rate average = 0.0149932
	minimum = 0 (at node 0)
	maximum = 0.134683 (at node 8)
Accepted flit rate average= 0.0149932
	minimum = 0 (at node 0)
	maximum = 0.277289 (at node 8)
Injected packet length average = 2.33628
Accepted packet length average = 2.33628
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.2302 (25 samples)
	minimum = 6 (25 samples)
	maximum = 87.6 (25 samples)
Network latency average = 11.8318 (25 samples)
	minimum = 6 (25 samples)
	maximum = 79.68 (25 samples)
Flit latency average = 11.471 (25 samples)
	minimum = 6 (25 samples)
	maximum = 76.28 (25 samples)
Fragmentation average = 0.0003666 (25 samples)
	minimum = 0 (25 samples)
	maximum = 14.68 (25 samples)
Injected packet rate average = 0.0273551 (25 samples)
	minimum = 0.0136748 (25 samples)
	maximum = 0.0572384 (25 samples)
Accepted packet rate average = 0.0273551 (25 samples)
	minimum = 0.0136748 (25 samples)
	maximum = 0.0572384 (25 samples)
Injected flit rate average = 0.0604707 (25 samples)
	minimum = 0.0264518 (25 samples)
	maximum = 0.160351 (25 samples)
Accepted flit rate average = 0.0604707 (25 samples)
	minimum = 0.0255461 (25 samples)
	maximum = 0.136516 (25 samples)
Injected packet size average = 2.21058 (25 samples)
Accepted packet size average = 2.21058 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 25 sec (445 sec)
gpgpu_simulation_rate = 107293 (inst/sec)
gpgpu_simulation_rate = 2011 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' to stream 0, gridDim= (6,1,1) blockDim = (512,1,1) 
kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,895217)
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,895217)
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,895217)
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,895217)
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,895217)
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,895217)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(0,0,0) tid=(6,0,0)
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(3,0,0) tid=(142,0,0)
GPGPU-Sim uArch: cycles simulated: 897217  inst.: 47938803 (ipc=96.7) sim_rate=107486 (inst/sec) elapsed = 0:0:07:26 / Fri Jul 27 17:42:06 2018
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(4,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2296,895217), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2349,895217), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3243,895217), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3305,895217), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3428,895217), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3450,895217), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' finished on shader 4.
kernel_name = _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ 
kernel_launch_uid = 26 
gpu_sim_cycle = 3451
gpu_sim_insn = 265690
gpu_ipc =      76.9893
gpu_tot_sim_cycle = 898668
gpu_tot_sim_insn = 48011097
gpu_tot_ipc =      53.4247
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17896
gpu_stall_icnt2sh    = 110102
gpu_total_sim_rate=107648

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2869517
	L1I_total_cache_misses = 5524
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 190611, Miss = 54070, Miss_rate = 0.284, Pending_hits = 3820, Reservation_fails = 98606
	L1D_cache_core[1]: Access = 192631, Miss = 55272, Miss_rate = 0.287, Pending_hits = 3746, Reservation_fails = 38460
	L1D_cache_core[2]: Access = 138027, Miss = 52726, Miss_rate = 0.382, Pending_hits = 3633, Reservation_fails = 88820
	L1D_cache_core[3]: Access = 137956, Miss = 53225, Miss_rate = 0.386, Pending_hits = 3714, Reservation_fails = 97737
	L1D_cache_core[4]: Access = 97718, Miss = 40941, Miss_rate = 0.419, Pending_hits = 4394, Reservation_fails = 84670
	L1D_cache_core[5]: Access = 109133, Miss = 45719, Miss_rate = 0.419, Pending_hits = 5644, Reservation_fails = 113234
	L1D_cache_core[6]: Access = 105324, Miss = 44241, Miss_rate = 0.420, Pending_hits = 5680, Reservation_fails = 115331
	L1D_cache_core[7]: Access = 152860, Miss = 60115, Miss_rate = 0.393, Pending_hits = 5844, Reservation_fails = 140415
	L1D_cache_core[8]: Access = 96797, Miss = 40765, Miss_rate = 0.421, Pending_hits = 4410, Reservation_fails = 94998
	L1D_cache_core[9]: Access = 154370, Miss = 60808, Miss_rate = 0.394, Pending_hits = 5961, Reservation_fails = 150103
	L1D_cache_core[10]: Access = 144000, Miss = 56574, Miss_rate = 0.393, Pending_hits = 4545, Reservation_fails = 112893
	L1D_cache_core[11]: Access = 146990, Miss = 57518, Miss_rate = 0.391, Pending_hits = 4671, Reservation_fails = 114186
	L1D_cache_core[12]: Access = 146430, Miss = 57198, Miss_rate = 0.391, Pending_hits = 4514, Reservation_fails = 115173
	L1D_cache_core[13]: Access = 205073, Miss = 62311, Miss_rate = 0.304, Pending_hits = 4468, Reservation_fails = 87769
	L1D_cache_core[14]: Access = 153354, Miss = 42961, Miss_rate = 0.280, Pending_hits = 4571, Reservation_fails = 88287
	L1D_total_cache_accesses = 2171274
	L1D_total_cache_misses = 784444
	L1D_total_cache_miss_rate = 0.3613
	L1D_total_cache_pending_hits = 69615
	L1D_total_cache_reservation_fails = 1540682
	L1D_cache_data_port_util = 0.194
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 83005
	L1C_total_cache_misses = 531
	L1C_total_cache_miss_rate = 0.0064
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1298717
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 62337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 433183
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 82474
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 717124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1107499
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2863993
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5524
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16547, 16544, 16547, 16543, 16547, 16543, 12000, 11996, 11944, 11940, 11803, 11799, 11803, 11799, 11496, 11492, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 
gpgpu_n_tot_thrd_icount = 166760384
gpgpu_n_tot_w_icount = 5211262
gpgpu_n_stall_shd_mem = 2206269
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 67320
gpgpu_n_mem_write_global = 742900
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 6347202
gpgpu_n_store_insn = 3075056
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2446924
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2206269
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3010141	W0_Idle:1148449	W0_Scoreboard:4221384	W1:3678878	W2:108	W3:58	W4:126	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38252	W17:6	W18:38554	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:1350676
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 538560 {8:67320,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39928672 {40:579568,72:85425,136:77907,}
traffic_breakdown_coretomem[INST_ACC_R] = 2472 {8:309,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9155520 {136:67320,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5943200 {8:742900,}
traffic_breakdown_memtocore[INST_ACC_R] = 42024 {136:309,}
maxmrqlatency = 171 
maxdqlatency = 0 
maxmflatency = 730 
averagemflatency = 200 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 898667 
mrq_lat_table:30883 	3745 	3267 	1560 	1079 	408 	78 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	766582 	43348 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	142068 	78079 	156030 	431869 	2360 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	31932 	27979 	7088 	333 	9 	0 	0 	0 	103 	337 	7179 	23431 	33391 	109611 	120206 	6146 	442496 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1701 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[1]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[2]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[3]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[4]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[5]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[6]:        32        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[7]:        32        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[8]:        32        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[9]:        34        34        32        32        62        62        32        32        32        32        34        32        32        32        32        32 
dram[10]:        36        34        32        32        62        62        32        32        32        32        32        32        32        32        32        32 
dram[11]:        36        34        32        32        62        62        32        32        32        32        32        32        32        32        32        32 
dram[12]:        36        34        32        32        62        62        32        32        32        32        32        32        32        33        32        32 
dram[13]:        35        34        32        32        62        62        32        32        32        32        32        32        32        32        32        32 
dram[14]:        34        34        32        32        62        62        32        32        32        32        32        34        32        32        32        32 
dram[15]:        34        34        32        32        62        62        32        32        32        32        32        34        32        32        30        32 
maximum service time to same row:
dram[0]:    168084    155518    155518    155513     86163     85023    100614    101261    126739    127376    138750    133339    164299    165250    155479    155476 
dram[1]:    155518    155518    155503    156733    155513    155512     99421     98788    125523    124919    133360    127655    163091    162752    155472    155475 
dram[2]:    155516    155516    169297    168067    155513    155512     98202     97561    123067    123696    131701    126046    161880    161533    168021    168017 
dram[3]:    155514    155512    168078    168076    155512    155512     96967    108903    121845    122471    142706    135782    159299    160317    168014    169241 
dram[4]:    155516    155515    155514    155515    155509    155511    107043    107682    120633    120003    141117    134142    158100    157880    168016    155501 
dram[5]:    155504    156736    155516    155517    156727     78237    105708    105235    118184    118786    138236    132506    156915    156430    155492    155496 
dram[6]:    168067    168075    155518    155517     76339     75781    104495    104011    116925    117571    142343    142524    155697    167769    155488    155492 
dram[7]:    169306    168076    155520    155518     74858     86845    102015    102783    128148    128914    141522    140836    165766    166766    155484    155480 
dram[8]:    155518    155519    155519    155518     86403     85865    100941    100326    126934    126457    136702    139054    164547    165549    155475    155478 
dram[9]:    155520    155518    156733    168050    155513    155512     99720     99103    124609    125241    130528    136233    163267    163052    155474    155476 
dram[10]:    155514    155514    168067    168059    155512    155513     97262     97875    123389    123997    128906    147150    160819    161834    168022    169250 
dram[11]:    155513    155514    168078    168074    155511    155510    108467    109224    122164    121542    139869    145512    160061    160625    169244    168013 
dram[12]:    155514    155513    155516    155516    155512    155512    107243    108005    119692    120337    137008    143906    158854    158180    168025    155502 
dram[13]:    155502    156734    155517    155516     77443     77265    106028    105550    118473    119118    135439    141098    156363    156306    155493    155497 
dram[14]:    169305    168075    155519    155517     76233     76040    103700    104328    117241    117890    143061    142231    167694    167605    155491    155487 
dram[15]:    168076    168078    155518    155520     74911     87375    102470    103063    128448    127970    140709    141203    166475    166394    155486    155483 
average row accesses per activate:
dram[0]:  5.228571  4.972973  4.409091  6.533333  5.818182  4.829268  5.500000  4.781250  5.343750  7.125000  4.419355  3.648649  4.625000  3.655172  4.724138  4.666667 
dram[1]:  4.615385  4.309524  6.857143  6.500000  5.388889  4.651163  4.405406  5.133333  4.750000  5.375000  3.648649  3.268293  3.962963  4.240000  4.516129  4.666667 
dram[2]:  5.000000  5.575758  7.384615  5.444445  5.243243  4.853659  5.333333  4.781250  5.151515  4.777778  3.317073  3.435897  4.320000  4.360000  4.151515  3.750000 
dram[3]:  6.172414  5.935484  4.595238  4.477273  5.078948  6.060606  7.181818  7.600000  5.029412  4.914286  3.594594  3.828571  3.793103  3.483871  4.029412  4.121212 
dram[4]:  5.935484  5.027027  4.750000  4.666667  5.361111  5.657143  6.583333  5.133333  4.750000  4.805555  4.290323  3.800000  3.516129  3.785714  4.566667  5.230769 
dram[5]:  4.769231  4.794872  3.820000  4.104167  7.384615  7.000000  4.617647  5.333333  4.648649  5.406250  4.060606  3.594594  3.057143  3.303030  4.821429  4.400000 
dram[6]:  4.487805  4.625000  3.750000  3.629630  6.857143  6.793103  5.607143  5.466667  4.384615  5.000000  3.621622  4.387097  3.363636  3.142857  4.433333  3.358974 
dram[7]:  4.600000  3.720000  3.820000  4.260870  5.757576  6.322581  4.078948  4.823529  5.212121  5.281250  3.828571  3.648649  3.793103  3.925926  5.037037  4.419355 
dram[8]:  5.257143  4.717949  4.690476  4.500000  6.300000  7.760000  3.875000  4.794117  5.548387  6.538462  3.648649  3.857143  3.483871  3.655172  5.520000  4.028572 
dram[9]:  4.945946  5.000000  5.184210  5.078948  5.184210  5.848485  4.333333  4.527778  4.857143  4.694445  3.292683  3.675676  3.655172  3.724138  4.058824  4.312500 
dram[10]:  4.348837  4.404762  4.666667  4.340909  4.409091  5.351351  4.843750  5.125000  4.828571  5.312500  3.567568  2.977778  4.583333  4.000000  3.631579  3.888889 
dram[11]:  4.130435  4.700000  4.875000  3.979167  4.975000  4.761905  7.000000  5.750000  4.722222  4.275000  3.195122  3.621622  3.888889  3.466667  4.121212  3.888889 
dram[12]:  4.523809  5.166667  4.239130  4.363636  4.466667  4.444445  7.600000  7.318182  5.281250  4.071429  4.551724  4.620690  3.433333  3.419355  4.090909  3.857143 
dram[13]:  4.973684  4.625000  3.750000  4.000000  5.102564  6.666667  5.033333  5.062500  4.121951  4.473684  4.517241  3.771429  3.724138  3.964286  3.675676  3.828571 
dram[14]:  5.529412  5.696970  4.062500  3.937500  5.210526  5.378378  4.470588  5.062500  4.857143  4.473684  3.384615  3.914286  4.280000  4.115385  4.322581  4.387097 
dram[15]:  5.108108  4.868421  3.960000  4.571429  4.604651  4.974359  4.250000  4.500000  5.218750  5.312500  4.090909  5.111111  3.655172  4.458333  4.387097  4.387097 
average row locality = 41030/8914 = 4.602872
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       129       128       144       144       138       138       109       103       115       117       103       103        77        74       105       108 
dram[1]:       128       125       142       143       139       139       107       104       115       118       101       102        73        74       108       108 
dram[2]:       128       128       142       144       140       139       105       103       116       118       102       102        74        77       105       103 
dram[3]:       127       128       143       143       139       142       104       102       117       118        99       102        76        76       105       104 
dram[4]:       131       130       140       142       139       140       104       103       117       119        99       101        75        74       105       104 
dram[5]:       132       131       141       145       138       138       103       106       118       119       100       101        73        77       103       100 
dram[6]:       130       129       145       144       138       139       103       108       117       116       100       104        77        78       101        99 
dram[7]:       130       130       141       144       136       138       103       108       118       115       100       103        76        74       104       105 
dram[8]:       130       128       145       146       135       136       103       107       118       116       101       103        74        74       106       109 
dram[9]:       129       129       145       143       139       137       104       107       118       115       101       104        73        76       106       106 
dram[10]:       131       129       144       141       136       140       105       108       117       116        99       102        77        76       106       108 
dram[11]:       134       132       143       141       139       142       104       105       118       117        99       102        73        72       104       108 
dram[12]:       134       130       143       142       141       142       102       105       117       117       100       102        71        74       103       103 
dram[13]:       133       129       143       142       139       142       101       106       117       116        99       100        76        77       104       102 
dram[14]:       132       132       143       141       138       141       102       106       118       116       100       103        75        73       102       104 
dram[15]:       133       129       146       144       138       138       103       106       115       116       103       104        74        73       104       104 
total reads: 29252
bank skew: 146/71 = 2.06
chip skew: 1835/1823 = 1.01
number of total write accesses:
dram[0]:        54        56        50        52        54        60        56        50        56        54        34        32        34        32        32        32 
dram[1]:        52        56        50        52        55        61        56        50        56        54        34        32        34        32        32        32 
dram[2]:        52        56        50        52        54        60        55        50        54        54        34        32        34        32        32        32 
dram[3]:        52        56        50        54        54        58        54        50        54        54        34        32        34        32        32        32 
dram[4]:        53        56        50        54        54        58        54        51        54        54        34        32        34        32        32        32 
dram[5]:        54        56        50        52        54        58        54        54        54        54        34        32        34        32        32        32 
dram[6]:        54        56        50        52        54        58        54        56        54        54        34        32        34        32        32        32 
dram[7]:        54        56        50        52        54        58        52        56        54        54        34        32        34        32        32        32 
dram[8]:        54        56        52        52        54        58        52        56        54        54        34        32        34        32        32        32 
dram[9]:        54        56        52        50        58        56        52        56        52        54        34        32        33        32        32        32 
dram[10]:        56        56        52        50        58        58        50        56        52        54        33        32        33        32        32        32 
dram[11]:        56        56        52        50        60        58        50        56        52        54        32        32        32        32        32        32 
dram[12]:        56        56        52        50        60        58        50        56        52        54        32        32        32        32        32        32 
dram[13]:        56        56        52        50        60        58        50        56        52        54        32        32        32        34        32        32 
dram[14]:        56        56        52        48        60        58        50        56        52        54        32        34        32        34        32        32 
dram[15]:        56        56        52        48        60        56        50        56        52        54        32        34        32        34        32        32 
total reads: 11778
bank skew: 61/32 = 1.91
chip skew: 738/732 = 1.01
average mf latency per bank:
dram[0]:        701      1017      1500      1316       295       649       335       361     12577     11274      1722      1690       617       778       738     49412
dram[1]:        757       996      1450      1298       667       284       349       365     13528     12069      1328      1891       607       707       690     49392
dram[2]:        783      1050      1571      1418       298       291       353       363      6131     10865      1316      1901       610       702       791     51310
dram[3]:        688      1036      1532      1291       290       290       345       351      5367     12265      1404      1713       554       567       822     50878
dram[4]:        809       874      1182      1135       288       290       372       379      6300     12872      1373      1699       481       349       802     34197
dram[5]:        716       982      1343      1137       288       285       361       384      6135     11457      1292      1730       422       620       733     52069
dram[6]:        762       938      1310      1173       280       293       364       368      5781     10695      1486      1978       749       664       550     52188
dram[7]:        764       945      1227      1203       279       290       352       384      6799     12461      1331      1909       700       766       679     50182
dram[8]:        695      1036      1180      1067       277       292       351       382      6808     11279      1233      1909       703       674       795     49033
dram[9]:        828       901      1146      1301       863       292       348       367      5510     10933      1298      1923       780       669       809     17136
dram[10]:        885      1021      1205      1198       870       301       360       376      6593     13311      1457      1699      1718       742       800       685
dram[11]:        981       925      1083      1129       861       302       371       363      6423     11996      1455      1694       652       391       735       701
dram[12]:        949       932      1190      1191       814       292       355       347      6289     10175      1412      1835       371       328       722       648
dram[13]:        929      1024      1323      1124       868       293       360       345      6921     11833      1474      1941       564       521     50712       488
dram[14]:       1001       892      1102      1203       854       301       360       345      6806     12608      1500      1731       711       601     51333       440
dram[15]:        896      1032      1162      1060       878       290       354       345      5717     11100      1684      1891       708       665     50757       498
maximum mf latency per bank:
dram[0]:        515       456       519       528       451       389       502       443       565       612       565       448       401       394       380       373
dram[1]:        438       525       472       524       476       374       509       399       596       663       376       400       309       374       391       369
dram[2]:        440       502       498       548       514       401       526       514       569       614       382       385       386       427       366       373
dram[3]:        492       491       444       491       394       395       431       388       457       533       391       418       343       405       377       369
dram[4]:        490       396       523       526       378       366       537       591       367       580       364       386       630       413       361       365
dram[5]:        500       445       531       576       526       367       487       564       547       654       409       388       344       361       367       376
dram[6]:        443       477       502       496       436       377       521       552       730       688       505       640       347       349       408       397
dram[7]:        469       453       485       506       361       364       494       580       518       547       487       457       364       373       377       375
dram[8]:        481       491       572       603       458       363       404       569       545       576       400       450       361       368       376       381
dram[9]:        411       530       538       548       390       379       367       433       568       583       380       386       353       346       371       420
dram[10]:        437       610       575       664       431       393       550       552       480       500       370       378       386       388       376       371
dram[11]:        489       500       513       526       376       424       566       569       482       428       381       396       366       375       388       444
dram[12]:        420       440       431       486       441       366       500       493       396       414       375       378       360       383       401       441
dram[13]:        465       550       519       539       370       444       492       548       599       558       399       375       345       347       399       391
dram[14]:        484       568       541       645       366       452       449       461       439       441       388       393       353       322       368       365
dram[15]:        632       703       694       701       376       377       512       468       440       504       380       373       322       504       384       381

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=684267 n_nop=678099 n_act=519 n_pre=503 n_req=2573 n_rd=3670 n_write=1476 bw_util=0.01504
n_activity=24708 dram_eff=0.4165
bk0: 258a 682764i bk1: 256a 682566i bk2: 288a 682471i bk3: 288a 682475i bk4: 276a 682544i bk5: 276a 682438i bk6: 218a 682771i bk7: 206a 682711i bk8: 230a 682637i bk9: 234a 682668i bk10: 206a 683035i bk11: 206a 682945i bk12: 154a 683233i bk13: 148a 683264i bk14: 210a 683205i bk15: 216a 683201i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00560308
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=684267 n_nop=678067 n_act=544 n_pre=528 n_req=2564 n_rd=3652 n_write=1476 bw_util=0.01499
n_activity=24782 dram_eff=0.4138
bk0: 256a 682711i bk1: 250a 682722i bk2: 284a 682695i bk3: 286a 682676i bk4: 278a 682579i bk5: 278a 682512i bk6: 214a 682646i bk7: 208a 682818i bk8: 230a 682708i bk9: 236a 682620i bk10: 202a 683173i bk11: 204a 682935i bk12: 146a 683365i bk13: 148a 683339i bk14: 216a 683216i bk15: 216a 683250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00450117
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=684267 n_nop=678087 n_act=539 n_pre=523 n_req=2559 n_rd=3652 n_write=1466 bw_util=0.01496
n_activity=24603 dram_eff=0.416
bk0: 256a 682741i bk1: 256a 682630i bk2: 284a 682863i bk3: 288a 682563i bk4: 280a 682483i bk5: 278a 682397i bk6: 210a 682740i bk7: 206a 682824i bk8: 232a 682627i bk9: 236a 682560i bk10: 204a 683093i bk11: 204a 683076i bk12: 148a 683325i bk13: 154a 683384i bk14: 210a 683196i bk15: 206a 683151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00548762
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=684267 n_nop=678115 n_act=527 n_pre=511 n_req=2557 n_rd=3650 n_write=1464 bw_util=0.01495
n_activity=24759 dram_eff=0.4131
bk0: 254a 682822i bk1: 256a 682797i bk2: 286a 682582i bk3: 286a 682535i bk4: 278a 682507i bk5: 284a 682477i bk6: 208a 682748i bk7: 204a 682884i bk8: 234a 682717i bk9: 236a 682671i bk10: 198a 683091i bk11: 204a 683053i bk12: 152a 683351i bk13: 152a 683278i bk14: 210a 683179i bk15: 208a 683164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00405251
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=684267 n_nop=678113 n_act=528 n_pre=512 n_req=2557 n_rd=3646 n_write=1468 bw_util=0.01495
n_activity=24707 dram_eff=0.414
bk0: 262a 682745i bk1: 260a 682641i bk2: 280a 682815i bk3: 284a 682534i bk4: 278a 682568i bk5: 280a 682376i bk6: 208a 682846i bk7: 206a 682661i bk8: 234a 682668i bk9: 238a 682546i bk10: 198a 683188i bk11: 202a 683009i bk12: 150a 683191i bk13: 148a 683299i bk14: 210a 683255i bk15: 208a 683209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00444125
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=684267 n_nop=678043 n_act=559 n_pre=543 n_req=2561 n_rd=3650 n_write=1472 bw_util=0.01497
n_activity=24765 dram_eff=0.4136
bk0: 264a 682686i bk1: 262a 682688i bk2: 282a 682639i bk3: 290a 682529i bk4: 276a 682576i bk5: 276a 682480i bk6: 206a 682759i bk7: 212a 682651i bk8: 236a 682668i bk9: 238a 682682i bk10: 200a 683066i bk11: 202a 682992i bk12: 146a 683306i bk13: 154a 683209i bk14: 206a 683229i bk15: 200a 683199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00520995
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=684267 n_nop=677991 n_act=580 n_pre=564 n_req=2566 n_rd=3656 n_write=1476 bw_util=0.015
n_activity=24754 dram_eff=0.4146
bk0: 260a 682741i bk1: 258a 682664i bk2: 290a 682468i bk3: 288a 682392i bk4: 276a 682435i bk5: 278a 682456i bk6: 206a 682782i bk7: 216a 682539i bk8: 234a 682461i bk9: 232a 682440i bk10: 200a 683143i bk11: 208a 683126i bk12: 154a 683275i bk13: 156a 683295i bk14: 202a 683145i bk15: 198a 683049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00624464
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents
MSHR: tag=0x8062f700, atomic=0 1 entries : 0x7fb82dcbd800 :  mf: uid=6676256, sid04:w08, part=7, addr=0x8062f700, load , size=128, unknown  status = IN_PARTITION_DRAM (898666), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=684267 n_nop=678016 n_act=573 n_pre=557 n_req=2561 n_rd=3649 n_write=1472 bw_util=0.01497
n_activity=24649 dram_eff=0.4155
bk0: 260a 682733i bk1: 260a 682512i bk2: 282a 682645i bk3: 287a 682483i bk4: 272a 682512i bk5: 276a 682467i bk6: 206a 682671i bk7: 216a 682543i bk8: 236a 682621i bk9: 230a 682519i bk10: 200a 683148i bk11: 206a 683125i bk12: 152a 683300i bk13: 148a 683299i bk14: 208a 683251i bk15: 210a 683220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00496298
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=684267 n_nop=678069 n_act=538 n_pre=522 n_req=2569 n_rd=3662 n_write=1476 bw_util=0.01502
n_activity=24822 dram_eff=0.414
bk0: 260a 682660i bk1: 256a 682609i bk2: 290a 682620i bk3: 292a 682492i bk4: 270a 682561i bk5: 272a 682580i bk6: 206a 682713i bk7: 214a 682650i bk8: 236a 682683i bk9: 232a 682734i bk10: 202a 683089i bk11: 206a 683080i bk12: 148a 683275i bk13: 148a 683230i bk14: 212a 683191i bk15: 218a 682957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00580914
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=684267 n_nop=678017 n_act=566 n_pre=550 n_req=2567 n_rd=3664 n_write=1470 bw_util=0.01501
n_activity=24956 dram_eff=0.4114
bk0: 258a 682684i bk1: 258a 682718i bk2: 290a 682640i bk3: 286a 682602i bk4: 278a 682416i bk5: 274a 682438i bk6: 208a 682900i bk7: 214a 682621i bk8: 236a 682652i bk9: 230a 682667i bk10: 202a 683019i bk11: 208a 683092i bk12: 146a 683329i bk13: 152a 683334i bk14: 212a 683145i bk15: 212a 683098i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00578137
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=684267 n_nop=677961 n_act=590 n_pre=574 n_req=2571 n_rd=3670 n_write=1472 bw_util=0.01503
n_activity=24836 dram_eff=0.4141
bk0: 262a 682556i bk1: 258a 682555i bk2: 288a 682454i bk3: 282a 682441i bk4: 272a 682311i bk5: 280a 682368i bk6: 210a 682795i bk7: 216a 682550i bk8: 234a 682657i bk9: 232a 682625i bk10: 198a 683116i bk11: 204a 682981i bk12: 154a 683350i bk13: 152a 683317i bk14: 212a 683229i bk15: 216a 683124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00601081
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=684267 n_nop=677973 n_act=586 n_pre=570 n_req=2569 n_rd=3666 n_write=1472 bw_util=0.01502
n_activity=24925 dram_eff=0.4123
bk0: 268a 682630i bk1: 264a 682703i bk2: 286a 682575i bk3: 282a 682521i bk4: 278a 682388i bk5: 284a 682208i bk6: 208a 682971i bk7: 210a 682719i bk8: 236a 682703i bk9: 234a 682545i bk10: 198a 683082i bk11: 204a 683161i bk12: 146a 683431i bk13: 144a 683327i bk14: 208a 683171i bk15: 216a 683073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00519388
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=684267 n_nop=678037 n_act=561 n_pre=545 n_req=2562 n_rd=3652 n_write=1472 bw_util=0.01498
n_activity=24686 dram_eff=0.4151
bk0: 268a 682681i bk1: 260a 682541i bk2: 286a 682544i bk3: 284a 682592i bk4: 282a 682358i bk5: 284a 682392i bk6: 204a 682833i bk7: 210a 682773i bk8: 234a 682739i bk9: 234a 682599i bk10: 200a 683149i bk11: 204a 683114i bk12: 142a 683324i bk13: 148a 683313i bk14: 206a 683204i bk15: 206a 683121i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00691251
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=684267 n_nop=677993 n_act=581 n_pre=565 n_req=2564 n_rd=3652 n_write=1476 bw_util=0.01499
n_activity=24898 dram_eff=0.4119
bk0: 266a 682762i bk1: 258a 682651i bk2: 286a 682496i bk3: 284a 682513i bk4: 278a 682488i bk5: 284a 682446i bk6: 202a 682869i bk7: 212a 682676i bk8: 234a 682675i bk9: 232a 682652i bk10: 198a 683218i bk11: 200a 683089i bk12: 152a 683362i bk13: 154a 683287i bk14: 208a 683048i bk15: 204a 683092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00507404
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=684267 n_nop=678027 n_act=564 n_pre=548 n_req=2564 n_rd=3652 n_write=1476 bw_util=0.01499
n_activity=24758 dram_eff=0.4142
bk0: 264a 682815i bk1: 264a 682782i bk2: 286a 682499i bk3: 282a 682613i bk4: 276a 682468i bk5: 282a 682324i bk6: 204a 682604i bk7: 212a 682639i bk8: 236a 682652i bk9: 232a 682587i bk10: 200a 683040i bk11: 206a 682994i bk12: 150a 683403i bk13: 146a 683266i bk14: 204a 683177i bk15: 208a 683136i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00555047
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=684267 n_nop=678031 n_act=560 n_pre=544 n_req=2566 n_rd=3660 n_write=1472 bw_util=0.015
n_activity=24835 dram_eff=0.4133
bk0: 266a 682745i bk1: 258a 682802i bk2: 292a 682632i bk3: 288a 682489i bk4: 276a 682513i bk5: 276a 682441i bk6: 206a 682819i bk7: 212a 682619i bk8: 230a 682740i bk9: 232a 682647i bk10: 206a 683096i bk11: 208a 683183i bk12: 148a 683302i bk13: 146a 683314i bk14: 208a 683264i bk15: 208a 683147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00543647

========= L2 cache stats =========
L2_cache_bank[0]: Access = 62710, Miss = 1835, Miss_rate = 0.029, Pending_hits = 619, Reservation_fails = 2001
L2_cache_bank[1]: Access = 64315, Miss = 1826, Miss_rate = 0.028, Pending_hits = 637, Reservation_fails = 1811
L2_cache_bank[2]: Access = 56472, Miss = 1826, Miss_rate = 0.032, Pending_hits = 633, Reservation_fails = 1575
L2_cache_bank[3]: Access = 56194, Miss = 1825, Miss_rate = 0.032, Pending_hits = 615, Reservation_fails = 1508
L2_cache_bank[4]: Access = 56964, Miss = 1823, Miss_rate = 0.032, Pending_hits = 614, Reservation_fails = 1613
L2_cache_bank[5]: Access = 55984, Miss = 1825, Miss_rate = 0.033, Pending_hits = 612, Reservation_fails = 2345
L2_cache_bank[6]: Access = 54882, Miss = 1828, Miss_rate = 0.033, Pending_hits = 629, Reservation_fails = 2386
L2_cache_bank[7]: Access = 57845, Miss = 1825, Miss_rate = 0.032, Pending_hits = 624, Reservation_fails = 2463
L2_cache_bank[8]: Access = 57054, Miss = 1831, Miss_rate = 0.032, Pending_hits = 616, Reservation_fails = 2531
L2_cache_bank[9]: Access = 39962, Miss = 1832, Miss_rate = 0.046, Pending_hits = 613, Reservation_fails = 2098
L2_cache_bank[10]: Access = 27715, Miss = 1835, Miss_rate = 0.066, Pending_hits = 614, Reservation_fails = 2185
L2_cache_bank[11]: Access = 25499, Miss = 1833, Miss_rate = 0.072, Pending_hits = 601, Reservation_fails = 1877
L2_cache_bank[12]: Access = 23369, Miss = 1826, Miss_rate = 0.078, Pending_hits = 591, Reservation_fails = 1864
L2_cache_bank[13]: Access = 57619, Miss = 1826, Miss_rate = 0.032, Pending_hits = 580, Reservation_fails = 1631
L2_cache_bank[14]: Access = 58229, Miss = 1826, Miss_rate = 0.031, Pending_hits = 600, Reservation_fails = 1740
L2_cache_bank[15]: Access = 55737, Miss = 1830, Miss_rate = 0.033, Pending_hits = 627, Reservation_fails = 2095
L2_total_cache_accesses = 810550
L2_total_cache_misses = 29252
L2_total_cache_miss_rate = 0.0361
L2_total_cache_pending_hits = 9825
L2_total_cache_reservation_fails = 31723
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31187
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9758
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26375
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30234
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 740073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2827
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 196
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 48
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1489
L2_cache_data_port_util = 0.084
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=1081108
icnt_total_pkts_simt_to_mem=1872596
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.87736
	minimum = 6
	maximum = 21
Network latency average = 8.92767
	minimum = 6
	maximum = 16
Slowest packet = 1620785
Flit latency average = 7.37738
	minimum = 6
	maximum = 12
Slowest flit = 2952761
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00297249
	minimum = 0 (at node 6)
	maximum = 0.0089829 (at node 2)
Accepted packet rate average = 0.00297249
	minimum = 0 (at node 6)
	maximum = 0.0089829 (at node 2)
Injected flit rate average = 0.00884269
	minimum = 0 (at node 6)
	maximum = 0.0275283 (at node 2)
Accepted flit rate average= 0.00884269
	minimum = 0 (at node 6)
	maximum = 0.0257896 (at node 2)
Injected packet length average = 2.97484
Accepted packet length average = 2.97484
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.0627 (26 samples)
	minimum = 6 (26 samples)
	maximum = 85.0385 (26 samples)
Network latency average = 11.7201 (26 samples)
	minimum = 6 (26 samples)
	maximum = 77.2308 (26 samples)
Flit latency average = 11.3136 (26 samples)
	minimum = 6 (26 samples)
	maximum = 73.8077 (26 samples)
Fragmentation average = 0.0003525 (26 samples)
	minimum = 0 (26 samples)
	maximum = 14.1154 (26 samples)
Injected packet rate average = 0.0264173 (26 samples)
	minimum = 0.0131488 (26 samples)
	maximum = 0.0553825 (26 samples)
Accepted packet rate average = 0.0264173 (26 samples)
	minimum = 0.0131488 (26 samples)
	maximum = 0.0553825 (26 samples)
Injected flit rate average = 0.058485 (26 samples)
	minimum = 0.0254345 (26 samples)
	maximum = 0.155243 (26 samples)
Accepted flit rate average = 0.058485 (26 samples)
	minimum = 0.0245636 (26 samples)
	maximum = 0.132258 (26 samples)
Injected packet size average = 2.21389 (26 samples)
Accepted packet size average = 2.21389 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 26 sec (446 sec)
gpgpu_simulation_rate = 107648 (inst/sec)
gpgpu_simulation_rate = 2014 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,898668)
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,898668)
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(0,0,0) tid=(359,0,0)
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(1,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 902668  inst.: 48174713 (ipc=40.9) sim_rate=107773 (inst/sec) elapsed = 0:0:07:27 / Fri Jul 27 17:42:07 2018
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(0,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5926,898668), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 27 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(0,0,0) tid=(455,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8033,898668), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 27 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 6.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 27 
gpu_sim_cycle = 8034
gpu_sim_insn = 314944
gpu_ipc =      39.2014
gpu_tot_sim_cycle = 906702
gpu_tot_sim_insn = 48326041
gpu_tot_ipc =      53.2987
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17896
gpu_stall_icnt2sh    = 110102
gpu_total_sim_rate=108111

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2876227
	L1I_total_cache_misses = 5688
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 190611, Miss = 54070, Miss_rate = 0.284, Pending_hits = 3820, Reservation_fails = 98606
	L1D_cache_core[1]: Access = 192631, Miss = 55272, Miss_rate = 0.287, Pending_hits = 3746, Reservation_fails = 38460
	L1D_cache_core[2]: Access = 138027, Miss = 52726, Miss_rate = 0.382, Pending_hits = 3633, Reservation_fails = 88820
	L1D_cache_core[3]: Access = 137956, Miss = 53225, Miss_rate = 0.386, Pending_hits = 3714, Reservation_fails = 97737
	L1D_cache_core[4]: Access = 97718, Miss = 40941, Miss_rate = 0.419, Pending_hits = 4394, Reservation_fails = 84670
	L1D_cache_core[5]: Access = 109133, Miss = 45719, Miss_rate = 0.419, Pending_hits = 5644, Reservation_fails = 113234
	L1D_cache_core[6]: Access = 106551, Miss = 44664, Miss_rate = 0.419, Pending_hits = 5693, Reservation_fails = 115331
	L1D_cache_core[7]: Access = 153010, Miss = 60172, Miss_rate = 0.393, Pending_hits = 5846, Reservation_fails = 140415
	L1D_cache_core[8]: Access = 96797, Miss = 40765, Miss_rate = 0.421, Pending_hits = 4410, Reservation_fails = 94998
	L1D_cache_core[9]: Access = 154370, Miss = 60808, Miss_rate = 0.394, Pending_hits = 5961, Reservation_fails = 150103
	L1D_cache_core[10]: Access = 144000, Miss = 56574, Miss_rate = 0.393, Pending_hits = 4545, Reservation_fails = 112893
	L1D_cache_core[11]: Access = 146990, Miss = 57518, Miss_rate = 0.391, Pending_hits = 4671, Reservation_fails = 114186
	L1D_cache_core[12]: Access = 146430, Miss = 57198, Miss_rate = 0.391, Pending_hits = 4514, Reservation_fails = 115173
	L1D_cache_core[13]: Access = 205073, Miss = 62311, Miss_rate = 0.304, Pending_hits = 4468, Reservation_fails = 87769
	L1D_cache_core[14]: Access = 153354, Miss = 42961, Miss_rate = 0.280, Pending_hits = 4571, Reservation_fails = 88287
	L1D_total_cache_accesses = 2172651
	L1D_total_cache_misses = 784924
	L1D_total_cache_miss_rate = 0.3613
	L1D_total_cache_pending_hits = 69630
	L1D_total_cache_reservation_fails = 1540682
	L1D_cache_data_port_util = 0.194
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 83199
	L1C_total_cache_misses = 531
	L1C_total_cache_miss_rate = 0.0064
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1299599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 62352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67350
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 433183
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 82668
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 717574
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1107499
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2870539
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5688
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16547, 16544, 16547, 16543, 16547, 16543, 12000, 11996, 11944, 11940, 11803, 11799, 11803, 11799, 11496, 11492, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 
gpgpu_n_tot_thrd_icount = 167138112
gpgpu_n_tot_w_icount = 5223066
gpgpu_n_stall_shd_mem = 2206746
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 67350
gpgpu_n_mem_write_global = 743350
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 6361602
gpgpu_n_store_insn = 3089456
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2453132
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2206746
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3010419	W0_Idle:1154326	W0_Scoreboard:4231373	W1:3678878	W2:108	W3:58	W4:126	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38252	W17:6	W18:38554	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:1362480
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 538800 {8:67350,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39989872 {40:579568,72:85425,136:78357,}
traffic_breakdown_coretomem[INST_ACC_R] = 2584 {8:323,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9159600 {136:67350,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5946800 {8:743350,}
traffic_breakdown_memtocore[INST_ACC_R] = 43928 {136:323,}
maxmrqlatency = 171 
maxdqlatency = 0 
maxmflatency = 730 
averagemflatency = 201 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 906701 
mrq_lat_table:31230 	3790 	3620 	1639 	1173 	418 	78 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	766587 	43823 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	142446 	78189 	156036 	431869 	2360 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	31944 	27988 	7092 	338 	9 	0 	0 	0 	103 	337 	7179 	23431 	33391 	109611 	120206 	6146 	442946 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1702 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[1]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[2]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[3]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[4]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[5]:        34        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[6]:        32        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[7]:        32        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[8]:        32        34        32        32        60        62        32        32        32        32        34        32        32        32        32        32 
dram[9]:        34        34        32        32        62        62        32        32        32        32        34        32        32        32        32        32 
dram[10]:        36        34        32        32        62        62        32        32        32        32        32        32        32        32        32        32 
dram[11]:        36        34        32        32        62        62        32        32        32        32        32        32        32        32        32        32 
dram[12]:        36        34        32        32        62        62        32        32        32        32        32        32        32        33        32        32 
dram[13]:        35        34        32        32        62        62        32        32        32        32        32        32        32        32        32        32 
dram[14]:        34        34        32        32        62        62        32        32        32        32        32        34        32        32        32        32 
dram[15]:        34        34        32        32        62        62        32        32        32        32        32        34        32        32        30        32 
maximum service time to same row:
dram[0]:    168084    155518    155518    155513     86163     85023    100614    101261    126739    127376    138750    133339    164299    165250    155479    155476 
dram[1]:    155518    155518    155503    156733    155513    155512     99421     98788    125523    124919    133360    127655    163091    162752    155472    155475 
dram[2]:    155516    155516    169297    168067    155513    155512     98202     97561    123067    123696    131701    126046    161880    161533    168021    168017 
dram[3]:    155514    155512    168078    168076    155512    155512     96967    108903    121845    122471    142706    135782    159299    160317    168014    169241 
dram[4]:    155516    155515    155514    155515    155509    155511    107043    107682    120633    120003    141117    134142    158100    157880    168016    155501 
dram[5]:    155504    156736    155516    155517    156727     78237    105708    105235    118184    118786    138236    132506    156915    156430    155492    155496 
dram[6]:    168067    168075    155518    155517     76339     75781    104495    104011    116925    117571    142343    142524    155697    167769    155488    155492 
dram[7]:    169306    168076    155520    155518     74858     86845    102015    102783    128148    128914    141522    140836    165766    166766    155484    155480 
dram[8]:    155518    155519    155519    155518     86403     85865    100941    100326    126934    126457    136702    139054    164547    165549    155475    155478 
dram[9]:    155520    155518    156733    168050    155513    155512     99720     99103    124609    125241    130528    136233    163267    163052    155474    155476 
dram[10]:    155514    155514    168067    168059    155512    155513     97262     97875    123389    123997    128906    147150    160819    161834    168022    169250 
dram[11]:    155513    155514    168078    168074    155511    155510    108467    109224    122164    121542    139869    145512    160061    160625    169244    168013 
dram[12]:    155514    155513    155516    155516    155512    155512    107243    108005    119692    120337    137008    143906    158854    158180    168025    155502 
dram[13]:    155502    156734    155517    155516     77443     77265    106028    105550    118473    119118    135439    141098    156363    156306    155493    155497 
dram[14]:    169305    168075    155519    155517     76233     76040    103700    104328    117241    117890    143061    142231    167694    167605    155491    155487 
dram[15]:    168076    168078    155518    155520     74911     87375    102470    103063    128448    127970    140709    141203    166475    166394    155486    155483 
average row accesses per activate:
dram[0]:  5.228571  4.972973  4.590909  6.800000  6.294117  5.190476  5.500000  4.781250  5.343750  7.125000  4.419355  3.648649  4.625000  3.655172  4.724138  4.666667 
dram[1]:  4.615385  4.309524  7.142857  6.766667  5.810811  5.000000  4.405406  5.133333  4.750000  5.375000  3.648649  3.268293  3.962963  4.240000  4.516129  4.666667 
dram[2]:  5.000000  5.575758  7.692307  5.666667  5.631579  5.214286  5.333333  4.781250  5.151515  4.777778  3.317073  3.435897  4.320000  4.360000  4.151515  3.675676 
dram[3]:  6.172414  5.935484  4.785714  4.659091  5.461538  6.470588  7.181818  7.600000  5.029412  4.914286  3.594594  3.828571  3.793103  3.483871  4.029412  4.058824 
dram[4]:  5.935484  5.027027  4.950000  4.952381  5.756757  6.055555  6.583333  5.133333  4.750000  4.805555  4.290323  3.800000  3.516129  3.785714  4.566667  5.230769 
dram[5]:  4.769231  4.794872  3.980000  4.354167  7.851852  7.379310  4.617647  5.333333  4.648649  5.406250  4.060606  3.594594  3.057143  3.303030  4.821429  4.400000 
dram[6]:  4.487805  4.625000  3.903846  3.851852  7.310345  7.166667  5.607143  5.466667  4.384615  5.000000  3.621622  4.387097  3.363636  3.142857  4.433333  3.358974 
dram[7]:  4.600000  3.720000  3.980000  4.521739  6.176471  6.687500  4.078948  4.823529  5.212121  5.281250  3.828571  3.648649  3.793103  3.925926  5.037037  4.419355 
dram[8]:  5.257143  4.717949  4.880952  4.772727  6.741935  8.153846  3.875000  4.794117  5.548387  6.538462  3.648649  3.857143  3.483871  3.655172  5.520000  4.028572 
dram[9]:  4.945946  5.000000  5.394737  5.394737  5.564103  6.205883  4.333333  4.527778  4.857143  4.694445  3.292683  3.675676  3.655172  3.724138  4.058824  4.312500 
dram[10]:  4.348837  4.404762  4.857143  4.613636  4.755556  5.684210  4.843750  5.125000  4.828571  5.312500  3.567568  2.977778  4.583333  4.000000  3.631579  3.888889 
dram[11]:  4.130435  4.700000  5.075000  4.229167  5.341464  5.069767  7.000000  5.750000  4.722222  4.275000  3.195122  3.621622  3.888889  3.466667  4.121212  3.888889 
dram[12]:  4.523809  5.166667  4.413043  4.636364  4.804348  4.739130  7.600000  7.318182  5.281250  4.071429  4.551724  4.620690  3.433333  3.419355  4.090909  3.857143 
dram[13]:  4.973684  4.625000  3.903846  4.250000  5.475000  7.032258  5.033333  5.062500  4.121951  4.473684  4.517241  3.771429  3.724138  3.964286  3.675676  3.828571 
dram[14]:  5.529412  5.696970  4.229167  4.187500  5.589744  5.710526  4.470588  5.062500  4.857143  4.473684  3.384615  3.914286  4.280000  4.115385  4.322581  4.387097 
dram[15]:  5.108108  4.868421  4.120000  4.857143  4.954545  5.300000  4.250000  4.500000  5.218750  5.312500  4.090909  5.111111  3.655172  4.458333  4.387097  4.387097 
average row locality = 41958/8948 = 4.689093
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       129       128       148       148       150       148       109       103       115       117       103       103        77        74       105       108 
dram[1]:       128       125       146       147       150       149       107       104       115       118       101       102        73        74       108       108 
dram[2]:       128       128       146       148       150       149       105       103       116       118       102       102        74        77       105       103 
dram[3]:       127       128       147       147       149       152       104       102       117       118        99       102        76        76       105       104 
dram[4]:       131       130       144       148       149       150       104       103       117       119        99       101        75        74       105       104 
dram[5]:       132       131       145       151       148       148       103       106       118       119       100       101        73        77       103       100 
dram[6]:       130       129       149       150       148       149       103       108       117       116       100       104        77        78       101        99 
dram[7]:       130       130       145       150       146       148       103       108       118       115       100       103        76        74       104       105 
dram[8]:       130       128       149       152       145       146       103       107       118       116       101       103        74        74       106       109 
dram[9]:       129       129       149       149       149       147       104       107       118       115       101       104        73        76       106       106 
dram[10]:       131       129       148       147       146       150       105       108       117       116        99       102        77        76       106       108 
dram[11]:       134       132       147       147       149       152       104       105       118       117        99       102        73        72       104       108 
dram[12]:       134       130       147       148       151       152       102       105       117       117       100       102        71        74       103       103 
dram[13]:       133       129       147       148       149       152       101       106       117       116        99       100        76        77       104       102 
dram[14]:       132       132       147       147       148       151       102       106       118       116       100       103        75        73       102       104 
dram[15]:       133       129       150       150       148       148       103       106       115       116       103       104        74        73       104       104 
total reads: 29727
bank skew: 152/71 = 2.14
chip skew: 1865/1853 = 1.01
number of total write accesses:
dram[0]:        54        56        54        56        64        70        56        50        56        54        34        32        34        32        32        32 
dram[1]:        52        56        54        56        65        71        56        50        56        54        34        32        34        32        32        32 
dram[2]:        52        56        54        56        64        70        55        50        54        54        34        32        34        32        32        33 
dram[3]:        52        56        54        58        64        68        54        50        54        54        34        32        34        32        32        34 
dram[4]:        53        56        54        60        64        68        54        51        54        54        34        32        34        32        32        32 
dram[5]:        54        56        54        58        64        66        54        54        54        54        34        32        34        32        32        32 
dram[6]:        54        56        54        58        64        66        54        56        54        54        34        32        34        32        32        32 
dram[7]:        54        56        54        58        64        66        52        56        54        54        34        32        34        32        32        32 
dram[8]:        54        56        56        58        64        66        52        56        54        54        34        32        34        32        32        32 
dram[9]:        54        56        56        56        68        64        52        56        52        54        34        32        33        32        32        32 
dram[10]:        56        56        56        56        68        66        50        56        52        54        33        32        33        32        32        32 
dram[11]:        56        56        56        56        70        66        50        56        52        54        32        32        32        32        32        32 
dram[12]:        56        56        56        56        70        66        50        56        52        54        32        32        32        32        32        32 
dram[13]:        56        56        56        56        70        66        50        56        52        54        32        32        32        34        32        32 
dram[14]:        56        56        56        54        70        66        50        56        52        54        32        34        32        34        32        32 
dram[15]:        56        56        56        54        70        64        50        56        52        54        32        34        32        34        32        32 
total reads: 12231
bank skew: 71/32 = 2.22
chip skew: 766/762 = 1.01
average mf latency per bank:
dram[0]:        701      1017      1446      1270       280       601       335       361     12577     11274      1722      1690       617       778       738     49412
dram[1]:        757       996      1398      1252       615       270       349       365     13528     12069      1328      1891       607       707       690     49392
dram[2]:        783      1050      1514      1368       283       277       353       363      6131     10865      1316      1901       610       702       791     50932
dram[3]:        688      1036      1477      1245       275       275       345       351      5367     12265      1404      1713       554       567       822     50141
dram[4]:        809       874      1140      1077       274       276       372       379      6300     12872      1373      1699       481       349       802     34197
dram[5]:        716       982      1294      1080       273       274       361       384      6135     11457      1292      1730       422       620       733     52069
dram[6]:        762       938      1263      1113       266       281       364       368      5781     10695      1486      1978       749       664       550     52188
dram[7]:        764       945      1183      1142       265       278       352       384      6799     12461      1331      1909       700       766       679     50182
dram[8]:        695      1036      1139      1013       263       280       351       382      6808     11279      1233      1909       703       674       795     49033
dram[9]:        828       901      1107      1233       795       280       348       367      5510     10933      1298      1923       780       669       809     17136
dram[10]:        885      1021      1163      1135       801       288       360       376      6593     13311      1457      1699      1718       742       800       685
dram[11]:        981       925      1045      1070       794       290       371       363      6423     11996      1455      1694       652       391       735       701
dram[12]:        949       932      1148      1128       752       280       355       347      6289     10175      1412      1835       371       328       722       648
dram[13]:        929      1024      1276      1065       801       281       360       345      6921     11833      1474      1941       564       521     50712       488
dram[14]:       1001       892      1064      1140       787       290       360       345      6806     12608      1500      1731       711       601     51333       440
dram[15]:        896      1032      1122      1005       809       279       354       345      5717     11100      1684      1891       708       665     50757       498
maximum mf latency per bank:
dram[0]:        515       456       519       528       451       389       502       443       565       612       565       448       401       394       380       373
dram[1]:        438       525       472       524       476       374       509       399       596       663       376       400       309       374       391       369
dram[2]:        440       502       498       548       514       401       526       514       569       614       382       385       386       427       366       373
dram[3]:        492       491       444       491       394       395       431       388       457       533       391       418       343       405       377       369
dram[4]:        490       396       523       526       378       366       537       591       367       580       364       386       630       413       361       365
dram[5]:        500       445       531       576       526       367       487       564       547       654       409       388       344       361       367       376
dram[6]:        443       477       502       496       436       377       521       552       730       688       505       640       347       349       408       397
dram[7]:        469       453       485       506       361       364       494       580       518       547       487       457       364       373       377       375
dram[8]:        481       491       572       603       458       363       404       569       545       576       400       450       361       368       376       381
dram[9]:        411       530       538       548       390       379       367       433       568       583       380       386       353       346       371       420
dram[10]:        437       610       575       664       431       393       550       552       480       500       370       378       386       388       376       371
dram[11]:        489       500       513       526       376       424       566       569       482       428       381       396       366       375       388       444
dram[12]:        420       440       431       486       441       366       500       493       396       414       375       378       360       383       401       441
dram[13]:        465       550       519       539       370       444       492       548       599       558       399       375       345       347       399       391
dram[14]:        484       568       541       645       366       452       449       461       439       441       388       393       353       322       368       365
dram[15]:        632       703       694       701       376       377       512       468       440       504       380       373       322       504       384       381

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=690384 n_nop=684096 n_act=521 n_pre=505 n_req=2631 n_rd=3730 n_write=1532 bw_util=0.01524
n_activity=25332 dram_eff=0.4154
bk0: 258a 688882i bk1: 256a 688684i bk2: 296a 688505i bk3: 296a 688518i bk4: 300a 688456i bk5: 296a 688341i bk6: 218a 688887i bk7: 206a 688827i bk8: 230a 688753i bk9: 234a 688784i bk10: 206a 689151i bk11: 206a 689061i bk12: 154a 689349i bk13: 148a 689380i bk14: 210a 689323i bk15: 216a 689319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00603432
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=690384 n_nop=684066 n_act=546 n_pre=530 n_req=2621 n_rd=3710 n_write=1532 bw_util=0.01519
n_activity=25400 dram_eff=0.4128
bk0: 256a 688829i bk1: 250a 688840i bk2: 292a 688737i bk3: 294a 688715i bk4: 300a 688503i bk5: 298a 688430i bk6: 214a 688761i bk7: 208a 688933i bk8: 230a 688824i bk9: 236a 688736i bk10: 202a 689290i bk11: 204a 689052i bk12: 146a 689482i bk13: 148a 689456i bk14: 216a 689333i bk15: 216a 689367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00471766
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=690384 n_nop=684084 n_act=542 n_pre=526 n_req=2616 n_rd=3708 n_write=1524 bw_util=0.01516
n_activity=25215 dram_eff=0.415
bk0: 256a 688856i bk1: 256a 688746i bk2: 292a 688900i bk3: 296a 688609i bk4: 300a 688412i bk5: 298a 688306i bk6: 210a 688854i bk7: 206a 688939i bk8: 232a 688743i bk9: 236a 688678i bk10: 204a 689211i bk11: 204a 689194i bk12: 148a 689443i bk13: 154a 689502i bk14: 210a 689314i bk15: 206a 689260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00575332
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents
MSHR: tag=0x80649380, atomic=0 1 entries : 0x7fb837c25070 :  mf: uid=6684990, sid06:w15, part=3, addr=0x80649380, load , size=128, unknown  status = IN_PARTITION_DRAM (906701), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=690384 n_nop=684111 n_act=530 n_pre=514 n_req=2615 n_rd=3705 n_write=1524 bw_util=0.01515
n_activity=25374 dram_eff=0.4122
bk0: 254a 688938i bk1: 256a 688914i bk2: 294a 688619i bk3: 294a 688577i bk4: 298a 688419i bk5: 303a 688394i bk6: 208a 688862i bk7: 204a 688999i bk8: 234a 688832i bk9: 236a 688788i bk10: 198a 689208i bk11: 204a 689171i bk12: 152a 689469i bk13: 152a 689396i bk14: 210a 689297i bk15: 208a 689270i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0043483
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=690384 n_nop=684106 n_act=530 n_pre=514 n_req=2617 n_rd=3706 n_write=1528 bw_util=0.01516
n_activity=25361 dram_eff=0.4128
bk0: 262a 688862i bk1: 260a 688759i bk2: 288a 688851i bk3: 296a 688539i bk4: 298a 688487i bk5: 300a 688306i bk6: 208a 688961i bk7: 206a 688777i bk8: 234a 688784i bk9: 238a 688662i bk10: 198a 689304i bk11: 202a 689126i bk12: 150a 689308i bk13: 148a 689416i bk14: 210a 689372i bk15: 208a 689326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00471477
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=690384 n_nop=684040 n_act=561 n_pre=545 n_req=2619 n_rd=3710 n_write=1528 bw_util=0.01517
n_activity=25375 dram_eff=0.4128
bk0: 264a 688804i bk1: 262a 688807i bk2: 290a 688672i bk3: 302a 688518i bk4: 296a 688507i bk5: 296a 688410i bk6: 206a 688874i bk7: 212a 688766i bk8: 236a 688783i bk9: 238a 688797i bk10: 200a 689181i bk11: 202a 689108i bk12: 146a 689423i bk13: 154a 689326i bk14: 206a 689347i bk15: 200a 689317i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00547666
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=690384 n_nop=683988 n_act=582 n_pre=566 n_req=2624 n_rd=3716 n_write=1532 bw_util=0.0152
n_activity=25383 dram_eff=0.4135
bk0: 260a 688859i bk1: 258a 688783i bk2: 298a 688511i bk3: 300a 688399i bk4: 296a 688349i bk5: 298a 688396i bk6: 206a 688897i bk7: 216a 688654i bk8: 234a 688576i bk9: 232a 688555i bk10: 200a 689259i bk11: 208a 689243i bk12: 154a 689392i bk13: 156a 689412i bk14: 202a 689262i bk15: 198a 689166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00644279
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=690384 n_nop=684012 n_act=575 n_pre=559 n_req=2619 n_rd=3710 n_write=1528 bw_util=0.01517
n_activity=25282 dram_eff=0.4144
bk0: 260a 688851i bk1: 260a 688631i bk2: 290a 688688i bk3: 300a 688479i bk4: 292a 688442i bk5: 296a 688387i bk6: 206a 688786i bk7: 216a 688658i bk8: 236a 688736i bk9: 230a 688634i bk10: 200a 689263i bk11: 206a 689241i bk12: 152a 689417i bk13: 148a 689416i bk14: 208a 689369i bk15: 210a 689338i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00524636
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=690384 n_nop=684066 n_act=540 n_pre=524 n_req=2627 n_rd=3722 n_write=1532 bw_util=0.01522
n_activity=25461 dram_eff=0.4127
bk0: 260a 688778i bk1: 256a 688727i bk2: 298a 688666i bk3: 304a 688498i bk4: 290a 688493i bk5: 292a 688532i bk6: 206a 688829i bk7: 214a 688766i bk8: 236a 688799i bk9: 232a 688850i bk10: 202a 689205i bk11: 206a 689196i bk12: 148a 689392i bk13: 148a 689347i bk14: 212a 689308i bk15: 218a 689074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.005959
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=690384 n_nop=684014 n_act=568 n_pre=552 n_req=2625 n_rd=3724 n_write=1526 bw_util=0.01521
n_activity=25595 dram_eff=0.4102
bk0: 258a 688802i bk1: 258a 688837i bk2: 298a 688679i bk3: 298a 688605i bk4: 298a 688346i bk5: 294a 688378i bk6: 208a 689015i bk7: 214a 688736i bk8: 236a 688767i bk9: 230a 688782i bk10: 202a 689134i bk11: 208a 689208i bk12: 146a 689446i bk13: 152a 689451i bk14: 212a 689263i bk15: 212a 689216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00609661
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=690384 n_nop=683958 n_act=592 n_pre=576 n_req=2629 n_rd=3730 n_write=1528 bw_util=0.01523
n_activity=25472 dram_eff=0.4128
bk0: 262a 688675i bk1: 258a 688674i bk2: 296a 688497i bk3: 294a 688444i bk4: 292a 688230i bk5: 300a 688317i bk6: 210a 688910i bk7: 216a 688665i bk8: 234a 688772i bk9: 232a 688740i bk10: 198a 689231i bk11: 204a 689096i bk12: 154a 689467i bk13: 152a 689434i bk14: 212a 689347i bk15: 216a 689242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0062487
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=690384 n_nop=683970 n_act=588 n_pre=572 n_req=2627 n_rd=3726 n_write=1528 bw_util=0.01522
n_activity=25564 dram_eff=0.411
bk0: 268a 688748i bk1: 264a 688822i bk2: 294a 688614i bk3: 294a 688532i bk4: 298a 688320i bk5: 304a 688155i bk6: 208a 689086i bk7: 210a 688834i bk8: 236a 688818i bk9: 234a 688660i bk10: 198a 689197i bk11: 204a 689277i bk12: 146a 689548i bk13: 144a 689444i bk14: 208a 689289i bk15: 216a 689191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00542162
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=690384 n_nop=684034 n_act=563 n_pre=547 n_req=2620 n_rd=3712 n_write=1528 bw_util=0.01518
n_activity=25305 dram_eff=0.4141
bk0: 268a 688800i bk1: 260a 688660i bk2: 294a 688583i bk3: 296a 688595i bk4: 302a 688269i bk5: 304a 688325i bk6: 204a 688948i bk7: 210a 688888i bk8: 234a 688854i bk9: 234a 688714i bk10: 200a 689264i bk11: 204a 689229i bk12: 142a 689441i bk13: 148a 689430i bk14: 206a 689322i bk15: 206a 689239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00718586
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=690384 n_nop=683990 n_act=583 n_pre=567 n_req=2622 n_rd=3712 n_write=1532 bw_util=0.01519
n_activity=25528 dram_eff=0.4108
bk0: 266a 688879i bk1: 258a 688769i bk2: 294a 688543i bk3: 296a 688516i bk4: 298a 688403i bk5: 304a 688374i bk6: 202a 688984i bk7: 212a 688791i bk8: 234a 688791i bk9: 232a 688768i bk10: 198a 689334i bk11: 200a 689206i bk12: 152a 689479i bk13: 154a 689404i bk14: 208a 689165i bk15: 204a 689209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0052985
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=690384 n_nop=684024 n_act=566 n_pre=550 n_req=2622 n_rd=3712 n_write=1532 bw_util=0.01519
n_activity=25387 dram_eff=0.4131
bk0: 264a 688933i bk1: 264a 688901i bk2: 294a 688538i bk3: 294a 688612i bk4: 296a 688382i bk5: 302a 688250i bk6: 204a 688719i bk7: 212a 688754i bk8: 236a 688767i bk9: 232a 688702i bk10: 200a 689155i bk11: 206a 689110i bk12: 150a 689520i bk13: 146a 689383i bk14: 204a 689295i bk15: 208a 689254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.005959
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=690384 n_nop=684028 n_act=562 n_pre=546 n_req=2624 n_rd=3720 n_write=1528 bw_util=0.0152
n_activity=25466 dram_eff=0.4122
bk0: 266a 688864i bk1: 258a 688921i bk2: 300a 688679i bk3: 300a 688500i bk4: 296a 688447i bk5: 296a 688376i bk6: 206a 688934i bk7: 212a 688734i bk8: 230a 688855i bk9: 232a 688762i bk10: 206a 689212i bk11: 208a 689299i bk12: 148a 689419i bk13: 146a 689431i bk14: 208a 689381i bk15: 208a 689264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00554184

========= L2 cache stats =========
L2_cache_bank[0]: Access = 62745, Miss = 1865, Miss_rate = 0.030, Pending_hits = 619, Reservation_fails = 2001
L2_cache_bank[1]: Access = 64344, Miss = 1855, Miss_rate = 0.029, Pending_hits = 637, Reservation_fails = 1811
L2_cache_bank[2]: Access = 56500, Miss = 1854, Miss_rate = 0.033, Pending_hits = 633, Reservation_fails = 1575
L2_cache_bank[3]: Access = 56222, Miss = 1853, Miss_rate = 0.033, Pending_hits = 615, Reservation_fails = 1508
L2_cache_bank[4]: Access = 56994, Miss = 1853, Miss_rate = 0.033, Pending_hits = 614, Reservation_fails = 1613
L2_cache_bank[5]: Access = 56014, Miss = 1855, Miss_rate = 0.033, Pending_hits = 612, Reservation_fails = 2345
L2_cache_bank[6]: Access = 54912, Miss = 1858, Miss_rate = 0.034, Pending_hits = 629, Reservation_fails = 2386
L2_cache_bank[7]: Access = 57875, Miss = 1855, Miss_rate = 0.032, Pending_hits = 624, Reservation_fails = 2463
L2_cache_bank[8]: Access = 57084, Miss = 1861, Miss_rate = 0.033, Pending_hits = 616, Reservation_fails = 2531
L2_cache_bank[9]: Access = 39992, Miss = 1862, Miss_rate = 0.047, Pending_hits = 613, Reservation_fails = 2098
L2_cache_bank[10]: Access = 27745, Miss = 1865, Miss_rate = 0.067, Pending_hits = 614, Reservation_fails = 2185
L2_cache_bank[11]: Access = 25529, Miss = 1863, Miss_rate = 0.073, Pending_hits = 601, Reservation_fails = 1877
L2_cache_bank[12]: Access = 23399, Miss = 1856, Miss_rate = 0.079, Pending_hits = 591, Reservation_fails = 1864
L2_cache_bank[13]: Access = 57651, Miss = 1856, Miss_rate = 0.032, Pending_hits = 580, Reservation_fails = 1631
L2_cache_bank[14]: Access = 58265, Miss = 1856, Miss_rate = 0.032, Pending_hits = 601, Reservation_fails = 1740
L2_cache_bank[15]: Access = 55773, Miss = 1860, Miss_rate = 0.033, Pending_hits = 627, Reservation_fails = 2095
L2_total_cache_accesses = 811044
L2_total_cache_misses = 29727
L2_total_cache_miss_rate = 0.0367
L2_total_cache_pending_hits = 9826
L2_total_cache_reservation_fails = 31723
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31191
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9759
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26400
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30234
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 740073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3277
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 210
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 48
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1489
L2_cache_data_port_util = 0.084
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=1081778
icnt_total_pkts_simt_to_mem=1874890
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.31579
	minimum = 6
	maximum = 68
Network latency average = 8.90789
	minimum = 6
	maximum = 68
Slowest packet = 1621161
Flit latency average = 7.42206
	minimum = 6
	maximum = 64
Slowest flit = 2953869
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00396701
	minimum = 0 (at node 0)
	maximum = 0.0535225 (at node 6)
Accepted packet rate average = 0.00396701
	minimum = 0 (at node 0)
	maximum = 0.0535225 (at node 6)
Injected flit rate average = 0.011901
	minimum = 0 (at node 0)
	maximum = 0.252676 (at node 6)
Accepted flit rate average= 0.011901
	minimum = 0 (at node 0)
	maximum = 0.068459 (at node 6)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.8869 (27 samples)
	minimum = 6 (27 samples)
	maximum = 84.4074 (27 samples)
Network latency average = 11.616 (27 samples)
	minimum = 6 (27 samples)
	maximum = 76.8889 (27 samples)
Flit latency average = 11.1695 (27 samples)
	minimum = 6 (27 samples)
	maximum = 73.4444 (27 samples)
Fragmentation average = 0.000339445 (27 samples)
	minimum = 0 (27 samples)
	maximum = 13.5926 (27 samples)
Injected packet rate average = 0.0255858 (27 samples)
	minimum = 0.0126618 (27 samples)
	maximum = 0.0553136 (27 samples)
Accepted packet rate average = 0.0255858 (27 samples)
	minimum = 0.0126618 (27 samples)
	maximum = 0.0553136 (27 samples)
Injected flit rate average = 0.0567596 (27 samples)
	minimum = 0.0244924 (27 samples)
	maximum = 0.158851 (27 samples)
Accepted flit rate average = 0.0567596 (27 samples)
	minimum = 0.0236538 (27 samples)
	maximum = 0.129895 (27 samples)
Injected packet size average = 2.21841 (27 samples)
Accepted packet size average = 2.21841 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 27 sec (447 sec)
gpgpu_simulation_rate = 108111 (inst/sec)
gpgpu_simulation_rate = 2028 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402cd0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdw_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,1,1) blockDim = (32,32,1) 
kernel '_Z17convdw_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,906702)
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(0,0,0) tid=(19,7,0)
GPGPU-Sim uArch: cycles simulated: 912202  inst.: 48394045 (ipc=12.4) sim_rate=108022 (inst/sec) elapsed = 0:0:07:28 / Fri Jul 27 17:42:08 2018
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(0,0,0) tid=(19,8,0)
GPGPU-Sim uArch: cycles simulated: 924702  inst.: 48491065 (ipc= 9.2) sim_rate=107997 (inst/sec) elapsed = 0:0:07:29 / Fri Jul 27 17:42:09 2018
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(0,0,0) tid=(19,7,0)
GPGPU-Sim uArch: cycles simulated: 937202  inst.: 48589585 (ipc= 8.6) sim_rate=107976 (inst/sec) elapsed = 0:0:07:30 / Fri Jul 27 17:42:10 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(0,0,0) tid=(19,2,0)
GPGPU-Sim uArch: cycles simulated: 949202  inst.: 48684165 (ipc= 8.4) sim_rate=107947 (inst/sec) elapsed = 0:0:07:31 / Fri Jul 27 17:42:11 2018
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(0,0,0) tid=(19,8,0)
GPGPU-Sim uArch: cycles simulated: 961702  inst.: 48786005 (ipc= 8.4) sim_rate=107933 (inst/sec) elapsed = 0:0:07:32 / Fri Jul 27 17:42:12 2018
GPGPU-Sim uArch: cycles simulated: 971202  inst.: 48861505 (ipc= 8.3) sim_rate=107862 (inst/sec) elapsed = 0:0:07:33 / Fri Jul 27 17:42:13 2018
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(0,0,0) tid=(19,16,0)
GPGPU-Sim uArch: cycles simulated: 983202  inst.: 48956185 (ipc= 8.2) sim_rate=107833 (inst/sec) elapsed = 0:0:07:34 / Fri Jul 27 17:42:14 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(0,0,0) tid=(19,9,0)
GPGPU-Sim uArch: cycles simulated: 994702  inst.: 49045725 (ipc= 8.2) sim_rate=107792 (inst/sec) elapsed = 0:0:07:35 / Fri Jul 27 17:42:15 2018
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(0,0,0) tid=(19,6,0)
GPGPU-Sim uArch: cycles simulated: 1006702  inst.: 49143565 (ipc= 8.2) sim_rate=107770 (inst/sec) elapsed = 0:0:07:36 / Fri Jul 27 17:42:16 2018
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(0,0,0) tid=(19,14,0)
GPGPU-Sim uArch: cycles simulated: 1018202  inst.: 49232765 (ipc= 8.1) sim_rate=107730 (inst/sec) elapsed = 0:0:07:37 / Fri Jul 27 17:42:17 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(0,0,0) tid=(19,15,0)
GPGPU-Sim uArch: cycles simulated: 1030202  inst.: 49330045 (ipc= 8.1) sim_rate=107707 (inst/sec) elapsed = 0:0:07:38 / Fri Jul 27 17:42:18 2018
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(0,0,0) tid=(19,4,0)
GPGPU-Sim uArch: cycles simulated: 1042702  inst.: 49428785 (ipc= 8.1) sim_rate=107687 (inst/sec) elapsed = 0:0:07:39 / Fri Jul 27 17:42:19 2018
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(0,0,0) tid=(19,14,0)
GPGPU-Sim uArch: cycles simulated: 1054702  inst.: 49524165 (ipc= 8.1) sim_rate=107661 (inst/sec) elapsed = 0:0:07:40 / Fri Jul 27 17:42:20 2018
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(0,0,0) tid=(19,10,0)
GPGPU-Sim uArch: cycles simulated: 1065202  inst.: 49608025 (ipc= 8.1) sim_rate=107609 (inst/sec) elapsed = 0:0:07:41 / Fri Jul 27 17:42:21 2018
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(0,0,0) tid=(19,7,0)
GPGPU-Sim uArch: cycles simulated: 1077702  inst.: 49706905 (ipc= 8.1) sim_rate=107590 (inst/sec) elapsed = 0:0:07:42 / Fri Jul 27 17:42:22 2018
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(0,0,0) tid=(19,11,0)
GPGPU-Sim uArch: cycles simulated: 1088702  inst.: 49794525 (ipc= 8.1) sim_rate=107547 (inst/sec) elapsed = 0:0:07:43 / Fri Jul 27 17:42:23 2018
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(0,0,0) tid=(19,15,0)
GPGPU-Sim uArch: cycles simulated: 1098702  inst.: 49875545 (ipc= 8.1) sim_rate=107490 (inst/sec) elapsed = 0:0:07:44 / Fri Jul 27 17:42:24 2018
GPGPU-Sim uArch: cycles simulated: 1108202  inst.: 49952205 (ipc= 8.1) sim_rate=107424 (inst/sec) elapsed = 0:0:07:45 / Fri Jul 27 17:42:25 2018
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(0,0,0) tid=(19,8,0)
GPGPU-Sim uArch: cycles simulated: 1119202  inst.: 50037205 (ipc= 8.1) sim_rate=107375 (inst/sec) elapsed = 0:0:07:46 / Fri Jul 27 17:42:26 2018
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(0,0,0) tid=(15,17,0)
GPGPU-Sim uArch: cycles simulated: 1129702  inst.: 50164289 (ipc= 8.2) sim_rate=107418 (inst/sec) elapsed = 0:0:07:47 / Fri Jul 27 17:42:27 2018
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(0,0,0) tid=(15,13,0)
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(0,0,0) tid=(15,19,0)
GPGPU-Sim uArch: cycles simulated: 1139702  inst.: 50284329 (ipc= 8.4) sim_rate=107445 (inst/sec) elapsed = 0:0:07:48 / Fri Jul 27 17:42:28 2018
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(0,0,0) tid=(15,17,0)
GPGPU-Sim uArch: cycles simulated: 1149702  inst.: 50403749 (ipc= 8.6) sim_rate=107470 (inst/sec) elapsed = 0:0:07:49 / Fri Jul 27 17:42:29 2018
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(0,0,0) tid=(11,23,0)
GPGPU-Sim uArch: cycles simulated: 1158202  inst.: 50490513 (ipc= 8.6) sim_rate=107426 (inst/sec) elapsed = 0:0:07:50 / Fri Jul 27 17:42:30 2018
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(0,0,0) tid=(11,13,0)
GPGPU-Sim uArch: cycles simulated: 1166702  inst.: 50578653 (ipc= 8.7) sim_rate=107385 (inst/sec) elapsed = 0:0:07:51 / Fri Jul 27 17:42:31 2018
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(0,0,0) tid=(7,20,0)
GPGPU-Sim uArch: cycles simulated: 1177202  inst.: 50676237 (ipc= 8.7) sim_rate=107364 (inst/sec) elapsed = 0:0:07:52 / Fri Jul 27 17:42:32 2018
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(0,0,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 1190202  inst.: 50782381 (ipc= 8.7) sim_rate=107362 (inst/sec) elapsed = 0:0:07:53 / Fri Jul 27 17:42:33 2018
GPGPU-Sim uArch: cycles simulated: 1204702  inst.: 50872065 (ipc= 8.5) sim_rate=107325 (inst/sec) elapsed = 0:0:07:54 / Fri Jul 27 17:42:34 2018
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(0,0,0) tid=(19,21,0)
GPGPU-Sim uArch: cycles simulated: 1219202  inst.: 50934869 (ipc= 8.3) sim_rate=107231 (inst/sec) elapsed = 0:0:07:55 / Fri Jul 27 17:42:35 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (316512,906702), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 28 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdw_gpu_kernelPfS_S_iii' finished on shader 8.
kernel_name = _Z17convdw_gpu_kernelPfS_S_iii 
kernel_launch_uid = 28 
gpu_sim_cycle = 316513
gpu_sim_insn = 2625004
gpu_ipc =       8.2935
gpu_tot_sim_cycle = 1223215
gpu_tot_sim_insn = 50951045
gpu_tot_ipc =      41.6534
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17896
gpu_stall_icnt2sh    = 110102
gpu_total_sim_rate=107265

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2948905
	L1I_total_cache_misses = 5707
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 190611, Miss = 54070, Miss_rate = 0.284, Pending_hits = 3820, Reservation_fails = 98606
	L1D_cache_core[1]: Access = 192631, Miss = 55272, Miss_rate = 0.287, Pending_hits = 3746, Reservation_fails = 38460
	L1D_cache_core[2]: Access = 138027, Miss = 52726, Miss_rate = 0.382, Pending_hits = 3633, Reservation_fails = 88820
	L1D_cache_core[3]: Access = 137956, Miss = 53225, Miss_rate = 0.386, Pending_hits = 3714, Reservation_fails = 97737
	L1D_cache_core[4]: Access = 97718, Miss = 40941, Miss_rate = 0.419, Pending_hits = 4394, Reservation_fails = 84670
	L1D_cache_core[5]: Access = 109133, Miss = 45719, Miss_rate = 0.419, Pending_hits = 5644, Reservation_fails = 113234
	L1D_cache_core[6]: Access = 106551, Miss = 44664, Miss_rate = 0.419, Pending_hits = 5693, Reservation_fails = 115331
	L1D_cache_core[7]: Access = 153010, Miss = 60172, Miss_rate = 0.393, Pending_hits = 5846, Reservation_fails = 140415
	L1D_cache_core[8]: Access = 154146, Miss = 71492, Miss_rate = 0.464, Pending_hits = 13008, Reservation_fails = 265267
	L1D_cache_core[9]: Access = 154370, Miss = 60808, Miss_rate = 0.394, Pending_hits = 5961, Reservation_fails = 150103
	L1D_cache_core[10]: Access = 144000, Miss = 56574, Miss_rate = 0.393, Pending_hits = 4545, Reservation_fails = 112893
	L1D_cache_core[11]: Access = 146990, Miss = 57518, Miss_rate = 0.391, Pending_hits = 4671, Reservation_fails = 114186
	L1D_cache_core[12]: Access = 146430, Miss = 57198, Miss_rate = 0.391, Pending_hits = 4514, Reservation_fails = 115173
	L1D_cache_core[13]: Access = 205073, Miss = 62311, Miss_rate = 0.304, Pending_hits = 4468, Reservation_fails = 87769
	L1D_cache_core[14]: Access = 153354, Miss = 42961, Miss_rate = 0.280, Pending_hits = 4571, Reservation_fails = 88287
	L1D_total_cache_accesses = 2230000
	L1D_total_cache_misses = 815651
	L1D_total_cache_miss_rate = 0.3658
	L1D_total_cache_pending_hits = 78228
	L1D_total_cache_reservation_fails = 1710951
	L1D_cache_data_port_util = 0.187
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 83363
	L1C_total_cache_misses = 531
	L1C_total_cache_miss_rate = 0.0064
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1317599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70946
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 76793
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 599445
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 82832
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 738858
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1111506
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2943198
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5707
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16547, 16544, 16547, 16543, 16547, 16543, 12000, 11996, 11944, 11940, 11803, 11799, 11803, 11799, 11496, 11492, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 
gpgpu_n_tot_thrd_icount = 171327616
gpgpu_n_tot_w_icount = 5353988
gpgpu_n_stall_shd_mem = 2391139
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 76793
gpgpu_n_mem_write_global = 764662
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 6938102
gpgpu_n_store_insn = 3377456
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2457180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2391139
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3350770	W0_Idle:1168203	W0_Scoreboard:4379277	W1:3678878	W2:108	W3:58	W4:126	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38252	W17:6	W18:38554	W19:0	W20:148238	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:1363152
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 614344 {8:76793,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41782384 {40:586480,72:92337,136:85845,}
traffic_breakdown_coretomem[INST_ACC_R] = 2592 {8:324,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10443848 {136:76793,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6117296 {8:764662,}
traffic_breakdown_memtocore[INST_ACC_R] = 44064 {136:324,}
maxmrqlatency = 171 
maxdqlatency = 0 
maxmflatency = 730 
averagemflatency = 199 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 1223214 
mrq_lat_table:32068 	3892 	3622 	1641 	1173 	418 	78 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	796410 	44755 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	155669 	84958 	166699 	431970 	2360 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	37602 	31511 	7350 	342 	9 	0 	0 	0 	103 	337 	7179 	23431 	33391 	109611 	120206 	6146 	452211 	12047 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2333 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        32        32        60        62        44        38        42        40        34        32        32        32        32        32 
dram[1]:        34        34        32        32        60        62        42        38        42        40        34        32        32        32        32        32 
dram[2]:        34        34        32        32        60        62        40        38        42        40        34        32        32        32        32        32 
dram[3]:        34        34        32        32        60        62        38        38        42        40        34        32        32        32        32        32 
dram[4]:        34        34        32        32        60        62        38        38        42        40        34        32        32        32        32        32 
dram[5]:        34        34        32        32        60        62        38        42        42        40        34        32        32        32        32        32 
dram[6]:        32        34        32        32        60        62        38        46        42        38        34        32        32        32        32        32 
dram[7]:        32        34        32        32        60        62        38        46        42        38        34        32        32        32        32        32 
dram[8]:        32        34        32        32        60        62        38        46        42        38        34        32        32        32        32        32 
dram[9]:        34        34        32        32        62        62        40        46        40        38        34        32        32        32        32        32 
dram[10]:        36        34        32        32        62        62        40        46        40        38        32        32        32        32        32        32 
dram[11]:        36        34        32        32        62        62        40        46        40        38        32        32        32        32        32        32 
dram[12]:        36        34        32        32        62        62        39        46        40        38        32        32        32        33        32        32 
dram[13]:        35        34        32        32        62        62        38        46        40        38        32        32        32        32        32        32 
dram[14]:        34        34        32        32        62        62        38        46        40        38        32        34        32        32        32        32 
dram[15]:        34        34        32        32        62        62        38        46        40        38        32        34        32        32        30        32 
maximum service time to same row:
dram[0]:    168084    155518    155518    155513    141479    134892    153120    153174    165031    165020    165300    177159    164299    165250    155479    155476 
dram[1]:    155518    155518    155503    156733    155513    155512    164963    153149    164958    165018    165308    165267    163091    162752    155472    155475 
dram[2]:    155516    155516    169297    168067    155513    155512    147302    153140    176825    165025    165260    165302    161880    161533    168021    168017 
dram[3]:    155514    155512    168078    168076    155512    155512    153140    164983    164986    164976    177126    165323    159299    160317    168014    169241 
dram[4]:    155516    155515    155514    155515    155509    155511    153136    126738    165000    176836    165317    165283    158100    157880    168016    155501 
dram[5]:    155504    156736    155516    155517    156727    136182    164986    160490    165007    165019    165294    177149    156915    156430    155492    155496 
dram[6]:    168067    168075    155518    155517    137494    145414    144003    156841    176868    164999    165317    165318    155697    167769    155488    155492 
dram[7]:    169306    168076    155520    155518    134832    142813    153150    164957    165025    165006    177143    165299    165766    166766    155484    155480 
dram[8]:    155518    155519    155519    155518    132680    140261    153134    161286    165004    176877    165312    165318    164547    165549    155475    155478 
dram[9]:    155520    155518    156733    168050    155513    155512    153129    157572    165020    165015    165312    177149    163267    163052    155474    155476 
dram[10]:    155514    155514    168067    168059    155512    155513    164991    153511    164953    164987    165318    165254    160819    161834    168022    169250 
dram[11]:    155513    155514    168078    168074    155511    155510    137045    153153    176828    164998    165299    165309    160061    160625    169244    168013 
dram[12]:    155514    155513    155516    155516    155512    155512    153128    164990    165016    164991    177133    165297    158854    158180    168025    155502 
dram[13]:    155502    156734    155517    155516    143760    139144    153143    154310    164990    176850    165319    165293    156363    156306    155493    155497 
dram[14]:    169305    168075    155519    155517    140159    136639    164969    153164    165015    165012    165305    177154    167694    167605    155491    155487 
dram[15]:    168076    168078    155518    155520    137594    145870    133777    153161    176886    165008    165320    165296    166475    166394    155486    155483 
average row accesses per activate:
dram[0]:  5.138889  4.868421  4.533333  6.645161  6.200000  5.116279  5.312500  4.617647  5.257143  7.000000  4.242424  3.538461  4.480000  3.600000  4.633333  4.500000 
dram[1]:  4.550000  4.255814  6.965517  6.580645  5.763158  4.933333  4.282051  4.968750  4.717949  5.111111  3.538461  3.162791  3.892857  4.153846  4.406250  4.500000 
dram[2]:  4.891892  5.470588  7.481482  5.567567  5.589744  5.116279  5.125000  4.647059  5.055555  4.600000  3.255814  3.341463  4.230769  4.230769  4.088235  3.564103 
dram[3]:  6.033333  5.812500  4.697674  4.600000  5.425000  6.342857  6.791667  7.090909  4.972973  4.692307  3.487180  3.702703  3.733333  3.437500  3.971429  3.971429 
dram[4]:  5.812500  4.921052  4.878049  4.883721  5.684210  5.945946  6.269231  4.937500  4.743590  4.692307  4.090909  3.702703  3.468750  3.724138  4.483871  4.964286 
dram[5]:  4.700000  4.725000  3.941176  4.285714  7.714286  7.200000  4.472222  5.187500  4.625000  5.111111  3.914286  3.487180  3.000000  3.264706  4.724138  4.322581 
dram[6]:  4.428571  4.560976  3.867924  3.818182  7.133333  6.967742  5.366667  5.343750  4.357143  4.789474  3.538461  4.181818  3.323529  3.111111  4.322581  3.325000 
dram[7]:  4.512195  3.686275  3.941176  4.468085  6.057143  6.545455  3.975000  4.722222  5.138889  5.142857  3.702703  3.538461  3.733333  3.821429  4.928571  4.343750 
dram[8]:  5.166667  4.650000  4.790698  4.711111  6.593750  7.925926  3.809524  4.694445  5.470588  6.206897  3.512820  3.756757  3.437500  3.600000  5.384615  3.944444 
dram[9]:  4.868421  4.894737  5.307693  5.307693  5.450000  6.085714  4.236842  4.447369  4.918919  4.500000  3.209302  3.564103  3.566667  3.666667  4.000000  4.242424 
dram[10]:  4.295455  4.348837  4.790698  4.533333  4.695652  5.589744  4.676471  5.029412  4.864865  5.055555  3.461539  2.893617  4.480000  3.928571  3.564103  3.837838 
dram[11]:  4.063830  4.634146  5.000000  4.183673  5.261905  4.977273  6.583333  5.600000  4.736842  4.255814  3.139535  3.512820  3.821429  3.387097  4.058824  3.837838 
dram[12]:  4.465117  5.081081  4.340425  4.577778  4.744681  4.680851  7.136364  6.958333  5.294117  4.044445  4.354839  4.419355  3.387097  3.375000  4.029412  3.777778 
dram[13]:  4.897436  4.536585  3.867924  4.204082  5.365854  6.875000  4.875000  4.941176  4.209302  4.390244  4.290323  3.675676  3.666667  3.896552  3.414634  3.777778 
dram[14]:  5.428571  5.588235  4.183673  4.122449  5.500000  5.666667  4.333333  4.941176  4.641026  4.414634  3.292683  3.783784  4.153846  4.037037  4.181818  4.312500 
dram[15]:  5.026316  4.794872  4.078432  4.790698  4.888889  5.243902  4.131579  4.447369  5.205883  5.200000  3.971429  4.827586  3.600000  4.360000  4.212121  4.312500 
average row locality = 42902/9342 = 4.592379
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       131       129       150       150       153       150       114       107       128       128       106       106        78        76       107       110 
dram[1]:       130       127       148       148       154       151       111       109       128       130       104       104        75        76       109       110 
dram[2]:       129       130       148       150       154       150       109       108       128       130       106       105        76        78       107       105 
dram[3]:       129       130       148       149       153       154       109       106       130       129       102       105        78        78       107       105 
dram[4]:       133       131       146       150       152       152       109       107       131       129       101       105        77        76       107       106 
dram[5]:       134       133       147       152       152       150       107       112       131       130       103       104        74        79       105       102 
dram[6]:       132       131       151       152       150       150       107       115       129       128       104       106        79        80       102       101 
dram[7]:       131       132       147       152       148       150       107       114       131       126       103       106        78        75       106       107 
dram[8]:       132       130       150       154       147       148       108       113       132       126       103       107        76        76       108       110 
dram[9]:       131       130       151       151       150       149       109       113       130       126       104       107        74        78       108       108 
dram[10]:       133       131       150       148       148       152       109       115       128       128       102       104        79        78       107       110 
dram[11]:       135       134       149       149       151       153       108       112       128       129       103       105        75        73       106       110 
dram[12]:       136       132       148       150       153       154       107       111       128       128       103       105        73        76       105       104 
dram[13]:       135       130       149       150       150       154       106       112       129       126       101       104        78        79       106       104 
dram[14]:       134       134       149       148       150       155       106       112       129       127       103       106        76        75       104       106 
dram[15]:       135       131       152       152       150       151       107       113       125       128       107       106        76        75       105       106 
total reads: 30659
bank skew: 155/73 = 2.12
chip skew: 1923/1912 = 1.01
number of total write accesses:
dram[0]:        54        56        54        56        64        70        56        50        56        54        34        32        34        32        32        34 
dram[1]:        52        56        54        56        65        71        56        50        56        54        34        32        34        32        32        34 
dram[2]:        52        56        54        56        64        70        55        50        54        54        34        32        34        32        32        34 
dram[3]:        52        56        54        58        64        68        54        50        54        54        34        32        34        32        32        34 
dram[4]:        53        56        54        60        64        68        54        51        54        54        34        32        34        32        32        33 
dram[5]:        54        56        54        58        64        66        54        54        54        54        34        32        34        32        32        32 
dram[6]:        54        56        54        58        64        66        54        56        54        54        34        32        34        32        32        32 
dram[7]:        54        56        54        58        64        66        52        56        54        54        34        32        34        32        32        32 
dram[8]:        54        56        56        58        64        66        52        56        54        54        34        32        34        32        32        32 
dram[9]:        54        56        56        56        68        64        52        56        52        54        34        32        33        32        32        32 
dram[10]:        56        56        56        56        68        66        50        56        52        54        33        32        33        32        32        32 
dram[11]:        56        56        56        56        70        66        50        56        52        54        32        32        32        32        32        32 
dram[12]:        56        56        56        56        70        66        50        56        52        54        32        32        32        32        32        32 
dram[13]:        56        56        56        56        70        66        50        56        52        54        32        32        32        34        34        32 
dram[14]:        56        56        56        54        70        66        50        56        52        54        32        34        32        34        34        32 
dram[15]:        56        56        56        54        70        64        50        56        52        54        32        34        32        34        34        32 
total reads: 12243
bank skew: 71/32 = 2.22
chip skew: 768/762 = 1.01
average mf latency per bank:
dram[0]:        713      1022      1449      1274      2116       611       369       399     11822     10695      1725      1693       627       798       754     48065
dram[1]:        769      1004      1401      1255      2811       283       370       406     12705     11398      1341      1891       632       730       698     48046
dram[2]:        789      1058      1517      1372      2489       283       383       405      5850     10271      1327      1900       635       713       807     49861
dram[3]:        700      1044      1478      1250      2283       288       378       381      5105     11643      1411      1717       578       591       836     49793
dram[4]:        820       880      1146      1084      2250       289       404       411      5953     12265      1381      1698       507       379       819     33486
dram[5]:        729       991      1299      1083      1468       287       385       423      5832     10878      1304      1734       437       643       750     51320
dram[6]:        773       947      1268      1119       279       287       396       405      5524     10104      1494      1975       769       686       560     51431
dram[7]:        770       955      1188      1148       278       291       386       418      6436     11815      1340      1907       722       776       697     49487
dram[8]:        707      1044      1143      1020       276       293       393       425      6424     10756      1241      1907       723       696       809     48699
dram[9]:        839       906      1113      1238       800       293       384       418      5263     10368      1310      1922       791       692       824     16918
dram[10]:        896      1030      1169      1138       808       301       387       423      6303     12544      1466      1700      1721       764       808       702
dram[11]:        985       935      1052      1076       802       296       403       414      6167     11321      1459      1697       675       404       751       717
dram[12]:        959       942      1151      1134       760       293       393       385      6013      9668      1421      1834       400       357       739       657
dram[13]:        939      1029      1281      1072       805       294       400       392      6580     11270      1480      1933       587       546     49290       507
dram[14]:       1010       902      1070      1142       795      2360       392       390      6508     11941      1506      1728       722       624     49873       459
dram[15]:        906      1040      1128      1012       818      2524       390       395      5501     10482      1685      1889       729       686     49675       518
maximum mf latency per bank:
dram[0]:        515       456       519       528       451       389       502       443       565       612       565       448       401       394       380       373
dram[1]:        438       525       472       524       476       374       509       399       596       663       376       400       309       374       391       369
dram[2]:        440       502       498       548       514       401       526       514       569       614       382       385       386       427       366       373
dram[3]:        492       491       444       491       394       395       431       388       457       533       391       418       343       405       377       369
dram[4]:        490       396       523       526       378       366       537       591       367       580       364       386       630       413       361       365
dram[5]:        500       445       531       576       526       367       487       564       547       654       409       388       344       361       367       376
dram[6]:        443       477       502       496       436       377       521       552       730       688       505       640       347       349       408       397
dram[7]:        469       453       485       506       361       364       494       580       518       547       487       457       364       373       377       375
dram[8]:        481       491       572       603       458       363       404       569       545       576       400       450       361       368       376       381
dram[9]:        411       530       538       548       390       379       367       433       568       583       380       386       353       346       371       420
dram[10]:        437       610       575       664       431       393       550       552       480       500       370       378       386       388       376       371
dram[11]:        489       500       513       526       376       424       566       569       482       428       381       396       366       375       388       444
dram[12]:        420       440       431       486       441       366       500       493       396       414       375       378       360       383       401       441
dram[13]:        465       550       519       539       370       444       492       548       599       558       399       375       345       347       399       391
dram[14]:        484       568       541       645       366       452       449       461       439       441       388       393       353       322       368       365
dram[15]:        632       703       694       701       376       377       512       468       440       504       380       373       322       504       384       381

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=931386 n_nop=924930 n_act=545 n_pre=529 n_req=2691 n_rd=3846 n_write=1536 bw_util=0.01156
n_activity=25985 dram_eff=0.4142
bk0: 262a 929867i bk1: 258a 929676i bk2: 300a 929493i bk3: 300a 929504i bk4: 306a 929438i bk5: 300a 929330i bk6: 228a 929854i bk7: 214a 929798i bk8: 256a 929681i bk9: 256a 929725i bk10: 212a 930123i bk11: 212a 930033i bk12: 156a 930338i bk13: 152a 930368i bk14: 214a 930310i bk15: 220a 930277i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0044729
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=931386 n_nop=924894 n_act=572 n_pre=556 n_req=2682 n_rd=3828 n_write=1536 bw_util=0.01152
n_activity=26064 dram_eff=0.4116
bk0: 260a 929815i bk1: 254a 929826i bk2: 296a 929723i bk3: 296a 929706i bk4: 308a 929481i bk5: 302a 929417i bk6: 222a 929732i bk7: 218a 929902i bk8: 256a 929753i bk9: 260a 929657i bk10: 208a 930261i bk11: 208a 930029i bk12: 150a 930463i bk13: 152a 930442i bk14: 218a 930323i bk15: 220a 930332i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00349694
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=931386 n_nop=924914 n_act=568 n_pre=552 n_req=2676 n_rd=3826 n_write=1526 bw_util=0.01149
n_activity=25854 dram_eff=0.414
bk0: 258a 929845i bk1: 260a 929730i bk2: 296a 929885i bk3: 300a 929596i bk4: 308a 929390i bk5: 300a 929299i bk6: 218a 929829i bk7: 216a 929906i bk8: 256a 929673i bk9: 260a 929594i bk10: 212a 930180i bk11: 210a 930158i bk12: 152a 930425i bk13: 156a 930490i bk14: 214a 930301i bk15: 210a 930235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00426461
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=931386 n_nop=924944 n_act=555 n_pre=539 n_req=2674 n_rd=3824 n_write=1524 bw_util=0.01148
n_activity=26025 dram_eff=0.411
bk0: 258a 929925i bk1: 260a 929900i bk2: 296a 929608i bk3: 298a 929563i bk4: 306a 929395i bk5: 308a 929381i bk6: 218a 929832i bk7: 212a 929972i bk8: 260a 929761i bk9: 258a 929713i bk10: 204a 930179i bk11: 210a 930144i bk12: 156a 930455i bk13: 156a 930382i bk14: 214a 930282i bk15: 210a 930260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0032253
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=931386 n_nop=924938 n_act=555 n_pre=539 n_req=2677 n_rd=3824 n_write=1530 bw_util=0.0115
n_activity=26007 dram_eff=0.4117
bk0: 266a 929846i bk1: 262a 929748i bk2: 292a 929838i bk3: 300a 929526i bk4: 304a 929470i bk5: 304a 929295i bk6: 218a 929928i bk7: 214a 929749i bk8: 262a 929707i bk9: 258a 929600i bk10: 202a 930279i bk11: 210a 930089i bk12: 154a 930292i bk13: 152a 930404i bk14: 214a 930357i bk15: 212a 930292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00349479
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=931386 n_nop=924872 n_act=586 n_pre=570 n_req=2679 n_rd=3830 n_write=1528 bw_util=0.01151
n_activity=26014 dram_eff=0.4119
bk0: 268a 929790i bk1: 266a 929791i bk2: 294a 929658i bk3: 304a 929509i bk4: 304a 929486i bk5: 300a 929397i bk6: 214a 929845i bk7: 224a 929729i bk8: 262a 929709i bk9: 260a 929724i bk10: 206a 930153i bk11: 208a 930080i bk12: 148a 930412i bk13: 158a 930313i bk14: 210a 930334i bk15: 204a 930304i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00405954
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=931386 n_nop=924822 n_act=607 n_pre=591 n_req=2683 n_rd=3834 n_write=1532 bw_util=0.01152
n_activity=26030 dram_eff=0.4123
bk0: 264a 929845i bk1: 262a 929771i bk2: 302a 929497i bk3: 304a 929387i bk4: 300a 929336i bk5: 300a 929389i bk6: 214a 929870i bk7: 230a 929614i bk8: 258a 929506i bk9: 256a 929475i bk10: 208a 930226i bk11: 212a 930222i bk12: 158a 930378i bk13: 160a 930398i bk14: 204a 930252i bk15: 202a 930152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00477568
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=931386 n_nop=924850 n_act=599 n_pre=583 n_req=2677 n_rd=3826 n_write=1528 bw_util=0.0115
n_activity=25907 dram_eff=0.4133
bk0: 262a 929840i bk1: 264a 929616i bk2: 294a 929674i bk3: 304a 929468i bk4: 296a 929430i bk5: 300a 929374i bk6: 214a 929758i bk7: 228a 929620i bk8: 262a 929663i bk9: 252a 929568i bk10: 206a 930232i bk11: 212a 930214i bk12: 156a 930405i bk13: 150a 930407i bk14: 212a 930355i bk15: 214a 930323i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00389956
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=931386 n_nop=924902 n_act=564 n_pre=548 n_req=2686 n_rd=3840 n_write=1532 bw_util=0.01154
n_activity=26101 dram_eff=0.4116
bk0: 264a 929763i bk1: 260a 929713i bk2: 300a 929656i bk3: 308a 929485i bk4: 294a 929481i bk5: 296a 929523i bk6: 216a 929799i bk7: 226a 929730i bk8: 264a 929722i bk9: 252a 929787i bk10: 206a 930179i bk11: 214a 930164i bk12: 152a 930374i bk13: 152a 930333i bk14: 216a 930295i bk15: 220a 930065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00441707
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=931386 n_nop=924854 n_act=592 n_pre=576 n_req=2682 n_rd=3838 n_write=1526 bw_util=0.01152
n_activity=26209 dram_eff=0.4093
bk0: 262a 929790i bk1: 260a 929828i bk2: 302a 929664i bk3: 302a 929590i bk4: 300a 929336i bk5: 298a 929366i bk6: 218a 929981i bk7: 226a 929699i bk8: 260a 929707i bk9: 252a 929712i bk10: 208a 930108i bk11: 214a 930181i bk12: 148a 930432i bk13: 156a 930437i bk14: 216a 930249i bk15: 216a 930204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00451907
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=931386 n_nop=924798 n_act=616 n_pre=600 n_req=2686 n_rd=3844 n_write=1528 bw_util=0.01154
n_activity=26086 dram_eff=0.4119
bk0: 266a 929661i bk1: 262a 929659i bk2: 300a 929484i bk3: 296a 929434i bk4: 296a 929215i bk5: 304a 929304i bk6: 218a 929882i bk7: 230a 929623i bk8: 256a 929716i bk9: 256a 929663i bk10: 204a 930203i bk11: 208a 930075i bk12: 158a 930455i bk13: 156a 930420i bk14: 214a 930336i bk15: 220a 930227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0046361
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=931386 n_nop=924812 n_act=611 n_pre=595 n_req=2684 n_rd=3840 n_write=1528 bw_util=0.01153
n_activity=26181 dram_eff=0.4101
bk0: 270a 929737i bk1: 268a 929808i bk2: 298a 929602i bk3: 298a 929520i bk4: 302a 929307i bk5: 306a 929146i bk6: 216a 930056i bk7: 224a 929793i bk8: 256a 929764i bk9: 258a 929590i bk10: 206a 930164i bk11: 210a 930250i bk12: 150a 930535i bk13: 146a 930436i bk14: 212a 930276i bk15: 220a 930177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00401874
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=931386 n_nop=924876 n_act=586 n_pre=570 n_req=2677 n_rd=3826 n_write=1528 bw_util=0.0115
n_activity=25912 dram_eff=0.4132
bk0: 272a 929785i bk1: 264a 929646i bk2: 296a 929572i bk3: 300a 929581i bk4: 306a 929256i bk5: 308a 929312i bk6: 214a 929915i bk7: 222a 929851i bk8: 256a 929796i bk9: 256a 929649i bk10: 206a 930237i bk11: 210a 930203i bk12: 146a 930427i bk13: 152a 930417i bk14: 210a 930308i bk15: 208a 930228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00532647
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=931386 n_nop=924822 n_act=609 n_pre=593 n_req=2681 n_rd=3826 n_write=1536 bw_util=0.01151
n_activity=26168 dram_eff=0.4098
bk0: 270a 929866i bk1: 260a 929759i bk2: 298a 929528i bk3: 300a 929502i bk4: 300a 929393i bk5: 308a 929361i bk6: 212a 929951i bk7: 224a 929755i bk8: 258a 929728i bk9: 252a 929707i bk10: 202a 930312i bk11: 208a 930177i bk12: 156a 930465i bk13: 158a 930392i bk14: 212a 930125i bk15: 208a 930192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00393822
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=931386 n_nop=924854 n_act=592 n_pre=576 n_req=2682 n_rd=3828 n_write=1536 bw_util=0.01152
n_activity=26056 dram_eff=0.4117
bk0: 268a 929920i bk1: 268a 929887i bk2: 298a 929524i bk3: 296a 929603i bk4: 300a 929368i bk5: 310a 929228i bk6: 212a 929689i bk7: 224a 929716i bk8: 258a 929694i bk9: 254a 929634i bk10: 206a 930128i bk11: 212a 930085i bk12: 152a 930511i bk13: 150a 930372i bk14: 208a 930250i bk15: 212a 930240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00441707
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=931386 n_nop=924860 n_act=586 n_pre=570 n_req=2685 n_rd=3838 n_write=1532 bw_util=0.01153
n_activity=26120 dram_eff=0.4112
bk0: 270a 929850i bk1: 262a 929909i bk2: 304a 929666i bk3: 304a 929488i bk4: 300a 929434i bk5: 302a 929355i bk6: 214a 929902i bk7: 226a 929690i bk8: 250a 929800i bk9: 256a 929691i bk10: 214a 930179i bk11: 212a 930277i bk12: 152a 930407i bk13: 150a 930420i bk14: 210a 930340i bk15: 212a 930245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00410893

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65645, Miss = 1923, Miss_rate = 0.029, Pending_hits = 619, Reservation_fails = 2001
L2_cache_bank[1]: Access = 67825, Miss = 1914, Miss_rate = 0.028, Pending_hits = 637, Reservation_fails = 1811
L2_cache_bank[2]: Access = 59981, Miss = 1913, Miss_rate = 0.032, Pending_hits = 633, Reservation_fails = 1575
L2_cache_bank[3]: Access = 59688, Miss = 1912, Miss_rate = 0.032, Pending_hits = 615, Reservation_fails = 1508
L2_cache_bank[4]: Access = 60452, Miss = 1912, Miss_rate = 0.032, Pending_hits = 614, Reservation_fails = 1613
L2_cache_bank[5]: Access = 58340, Miss = 1915, Miss_rate = 0.033, Pending_hits = 612, Reservation_fails = 2345
L2_cache_bank[6]: Access = 55515, Miss = 1917, Miss_rate = 0.035, Pending_hits = 629, Reservation_fails = 2386
L2_cache_bank[7]: Access = 58464, Miss = 1913, Miss_rate = 0.033, Pending_hits = 624, Reservation_fails = 2463
L2_cache_bank[8]: Access = 57696, Miss = 1920, Miss_rate = 0.033, Pending_hits = 616, Reservation_fails = 2531
L2_cache_bank[9]: Access = 40580, Miss = 1919, Miss_rate = 0.047, Pending_hits = 613, Reservation_fails = 2098
L2_cache_bank[10]: Access = 28325, Miss = 1922, Miss_rate = 0.068, Pending_hits = 614, Reservation_fails = 2185
L2_cache_bank[11]: Access = 26112, Miss = 1920, Miss_rate = 0.074, Pending_hits = 601, Reservation_fails = 1877
L2_cache_bank[12]: Access = 23974, Miss = 1913, Miss_rate = 0.080, Pending_hits = 591, Reservation_fails = 1864
L2_cache_bank[13]: Access = 58232, Miss = 1913, Miss_rate = 0.033, Pending_hits = 580, Reservation_fails = 1631
L2_cache_bank[14]: Access = 61721, Miss = 1914, Miss_rate = 0.031, Pending_hits = 601, Reservation_fails = 1740
L2_cache_bank[15]: Access = 59250, Miss = 1919, Miss_rate = 0.032, Pending_hits = 627, Reservation_fails = 2095
L2_total_cache_accesses = 841800
L2_total_cache_misses = 30659
L2_total_cache_miss_rate = 0.0364
L2_total_cache_pending_hits = 9826
L2_total_cache_reservation_fails = 31723
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39702
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9759
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27332
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30234
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 761385
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3277
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 211
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 48
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1489
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=1150310
icnt_total_pkts_simt_to_mem=1956334
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.2326
	minimum = 6
	maximum = 78
Network latency average = 10.0938
	minimum = 6
	maximum = 78
Slowest packet = 1663322
Flit latency average = 9.10174
	minimum = 6
	maximum = 78
Slowest flit = 3054437
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00626912
	minimum = 0 (at node 0)
	maximum = 0.0971714 (at node 8)
Accepted packet rate average = 0.00626912
	minimum = 0 (at node 0)
	maximum = 0.0971714 (at node 8)
Injected flit rate average = 0.0152851
	minimum = 0 (at node 0)
	maximum = 0.257316 (at node 8)
Accepted flit rate average= 0.0152851
	minimum = 0 (at node 0)
	maximum = 0.216522 (at node 8)
Injected packet length average = 2.43816
Accepted packet length average = 2.43816
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.8278 (28 samples)
	minimum = 6 (28 samples)
	maximum = 84.1786 (28 samples)
Network latency average = 11.5616 (28 samples)
	minimum = 6 (28 samples)
	maximum = 76.9286 (28 samples)
Flit latency average = 11.0956 (28 samples)
	minimum = 6 (28 samples)
	maximum = 73.6071 (28 samples)
Fragmentation average = 0.000327322 (28 samples)
	minimum = 0 (28 samples)
	maximum = 13.1071 (28 samples)
Injected packet rate average = 0.0248959 (28 samples)
	minimum = 0.0122096 (28 samples)
	maximum = 0.0568085 (28 samples)
Accepted packet rate average = 0.0248959 (28 samples)
	minimum = 0.0122096 (28 samples)
	maximum = 0.0568085 (28 samples)
Injected flit rate average = 0.0552784 (28 samples)
	minimum = 0.0236177 (28 samples)
	maximum = 0.162368 (28 samples)
Accepted flit rate average = 0.0552784 (28 samples)
	minimum = 0.022809 (28 samples)
	maximum = 0.132989 (28 samples)
Injected packet size average = 2.22038 (28 samples)
Accepted packet size average = 2.22038 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 55 sec (475 sec)
gpgpu_simulation_rate = 107265 (inst/sec)
gpgpu_simulation_rate = 2575 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402be0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdx_gpu_kernelPfS_S_iii' to stream 0, gridDim= (18,1,1) blockDim = (32,32,1) 
kernel '_Z17convdx_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1223215)
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1223215)
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1223215)
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1223215)
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1223215)
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1223215)
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1223215)
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1223215)
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1223215)
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1223215)
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1223215)
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1223215)
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1223215)
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1223215)
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1223215)
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(5,0,0) tid=(31,5,0)
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(10,0,0) tid=(31,7,0)
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(6,0,0) tid=(6,24,0)
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(9,0,0) tid=(5,31,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (400,1223215), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(401,1223215)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (407,1223215), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(408,1223215)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (409,1223215), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(410,1223215)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (410,1223215), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (411,1223215), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (411,1223215), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (412,1223215), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (413,1223215), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (413,1223215), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (414,1223215), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (414,1223215), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (419,1223215), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (424,1223215), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (429,1223215), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 1223715  inst.: 51291143 (ipc=680.2) sim_rate=107528 (inst/sec) elapsed = 0:0:07:57 / Fri Jul 27 17:42:37 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (811,1223215), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (819,1223215), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (821,1223215), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(0,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1226215  inst.: 51373902 (ipc=141.0) sim_rate=107476 (inst/sec) elapsed = 0:0:07:58 / Fri Jul 27 17:42:38 2018
GPGPU-Sim uArch: cycles simulated: 1232215  inst.: 51448811 (ipc=55.3) sim_rate=107408 (inst/sec) elapsed = 0:0:07:59 / Fri Jul 27 17:42:39 2018
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(0,0,0) tid=(5,17,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13184,1223215), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdx_gpu_kernelPfS_S_iii' finished on shader 9.
kernel_name = _Z17convdx_gpu_kernelPfS_S_iii 
kernel_launch_uid = 29 
gpu_sim_cycle = 13185
gpu_sim_insn = 548672
gpu_ipc =      41.6133
gpu_tot_sim_cycle = 1236400
gpu_tot_sim_insn = 51499717
gpu_tot_ipc =      41.6530
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17896
gpu_stall_icnt2sh    = 110102
gpu_total_sim_rate=107515

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2959382
	L1I_total_cache_misses = 5720
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 190611, Miss = 54070, Miss_rate = 0.284, Pending_hits = 3820, Reservation_fails = 98606
	L1D_cache_core[1]: Access = 192631, Miss = 55272, Miss_rate = 0.287, Pending_hits = 3746, Reservation_fails = 38460
	L1D_cache_core[2]: Access = 138027, Miss = 52726, Miss_rate = 0.382, Pending_hits = 3633, Reservation_fails = 88820
	L1D_cache_core[3]: Access = 137956, Miss = 53225, Miss_rate = 0.386, Pending_hits = 3714, Reservation_fails = 97737
	L1D_cache_core[4]: Access = 97718, Miss = 40941, Miss_rate = 0.419, Pending_hits = 4394, Reservation_fails = 84670
	L1D_cache_core[5]: Access = 109133, Miss = 45719, Miss_rate = 0.419, Pending_hits = 5644, Reservation_fails = 113234
	L1D_cache_core[6]: Access = 106551, Miss = 44664, Miss_rate = 0.419, Pending_hits = 5693, Reservation_fails = 115331
	L1D_cache_core[7]: Access = 153010, Miss = 60172, Miss_rate = 0.393, Pending_hits = 5846, Reservation_fails = 140415
	L1D_cache_core[8]: Access = 154146, Miss = 71492, Miss_rate = 0.464, Pending_hits = 13008, Reservation_fails = 265267
	L1D_cache_core[9]: Access = 166426, Miss = 61962, Miss_rate = 0.372, Pending_hits = 6084, Reservation_fails = 150360
	L1D_cache_core[10]: Access = 144000, Miss = 56574, Miss_rate = 0.393, Pending_hits = 4545, Reservation_fails = 112893
	L1D_cache_core[11]: Access = 146990, Miss = 57518, Miss_rate = 0.391, Pending_hits = 4671, Reservation_fails = 114186
	L1D_cache_core[12]: Access = 146430, Miss = 57198, Miss_rate = 0.391, Pending_hits = 4514, Reservation_fails = 115173
	L1D_cache_core[13]: Access = 205073, Miss = 62311, Miss_rate = 0.304, Pending_hits = 4468, Reservation_fails = 87769
	L1D_cache_core[14]: Access = 153354, Miss = 42961, Miss_rate = 0.280, Pending_hits = 4571, Reservation_fails = 88287
	L1D_total_cache_accesses = 2242056
	L1D_total_cache_misses = 816805
	L1D_total_cache_miss_rate = 0.3643
	L1D_total_cache_pending_hits = 78351
	L1D_total_cache_reservation_fails = 1711208
	L1D_cache_data_port_util = 0.188
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 84643
	L1C_total_cache_misses = 531
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1328338
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 71067
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 76869
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 599694
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 84112
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 739936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1111514
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2953662
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5720
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16568, 16565, 16568, 16564, 16568, 16564, 12021, 12017, 11965, 11961, 11824, 11820, 11824, 11820, 11517, 11513, 10994, 10994, 10994, 10994, 10994, 10994, 10994, 10994, 10994, 10994, 10994, 10994, 10994, 10994, 10994, 10994, 
gpgpu_n_tot_thrd_icount = 171924608
gpgpu_n_tot_w_icount = 5372644
gpgpu_n_stall_shd_mem = 2401500
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 76869
gpgpu_n_mem_write_global = 765782
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 6970902
gpgpu_n_store_insn = 3393456
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2497244
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2401500
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3365260	W0_Idle:1173302	W0_Scoreboard:4381472	W1:3678878	W2:108	W3:58	W4:126	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38252	W17:6	W18:38554	W19:0	W20:148238	W21:0	W22:0	W23:0	W24:125	W25:6560	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:1375248
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 614952 {8:76869,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41883504 {40:586800,72:92657,136:86325,}
traffic_breakdown_coretomem[INST_ACC_R] = 2600 {8:325,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10454184 {136:76869,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6126256 {8:765782,}
traffic_breakdown_memtocore[INST_ACC_R] = 44200 {136:325,}
maxmrqlatency = 171 
maxdqlatency = 0 
maxmflatency = 730 
averagemflatency = 199 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 1236399 
mrq_lat_table:32106 	3897 	3627 	1651 	1173 	418 	78 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	797548 	44813 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	156350 	85416 	166757 	431970 	2360 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	37641 	31531 	7356 	353 	9 	0 	0 	0 	103 	337 	7179 	23431 	33391 	109611 	120206 	6146 	452211 	13167 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2358 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        32        32        60        62        44        38        42        40        34        32        32        32        32        32 
dram[1]:        34        34        32        32        60        62        42        38        42        40        34        32        32        32        32        32 
dram[2]:        34        34        32        32        60        62        40        38        42        40        34        32        32        32        32        32 
dram[3]:        34        34        32        32        60        62        38        38        42        40        34        32        32        32        32        32 
dram[4]:        34        34        32        32        60        62        38        38        42        40        34        32        32        32        32        32 
dram[5]:        34        34        32        32        60        62        38        42        42        40        34        32        32        32        32        32 
dram[6]:        32        34        32        32        60        62        38        46        42        38        34        32        32        32        32        32 
dram[7]:        32        34        32        32        60        62        38        46        42        38        34        32        32        32        32        32 
dram[8]:        32        34        32        32        60        62        38        46        42        38        34        32        32        32        32        32 
dram[9]:        34        34        32        32        62        62        40        46        40        38        34        32        32        32        32        32 
dram[10]:        36        34        32        32        62        62        40        46        40        38        32        32        32        32        32        32 
dram[11]:        36        34        32        32        62        62        40        46        40        38        32        32        32        32        32        32 
dram[12]:        36        34        32        32        62        62        39        46        40        38        32        32        32        33        32        32 
dram[13]:        35        34        32        32        62        62        38        46        40        38        32        32        32        32        32        32 
dram[14]:        34        34        32        32        62        62        38        46        40        38        32        34        32        32        32        32 
dram[15]:        34        34        32        32        62        62        38        46        40        38        32        34        32        32        30        32 
maximum service time to same row:
dram[0]:    168084    155518    155518    155513    141479    134892    153120    153174    165031    165020    165300    177159    164299    165250    155479    155476 
dram[1]:    155518    155518    155503    156733    155513    155512    164963    153149    164958    165018    165308    165267    163091    162752    155472    155475 
dram[2]:    155516    155516    169297    168067    155513    155512    147302    153140    176825    165025    165260    165302    161880    161533    168021    168017 
dram[3]:    155514    155512    168078    168076    155512    155512    153140    164983    164986    164976    177126    165323    159299    160317    168014    169241 
dram[4]:    155516    155515    155514    155515    155509    155511    153136    126738    165000    176836    165317    165283    158100    157880    168016    155501 
dram[5]:    155504    156736    155516    155517    156727    136182    164986    160490    165007    165019    165294    177149    156915    156430    155492    155496 
dram[6]:    168067    168075    155518    155517    137494    145414    144003    156841    176868    164999    165317    165318    155697    167769    155488    155492 
dram[7]:    169306    168076    155520    155518    134832    142813    153150    164957    165025    165006    177143    165299    165766    166766    155484    155480 
dram[8]:    155518    155519    155519    155518    132680    140261    153134    161286    165004    176877    165312    165318    164547    165549    155475    155478 
dram[9]:    155520    155518    156733    168050    155513    155512    153129    157572    165020    165015    165312    177149    163267    163052    155474    155476 
dram[10]:    155514    155514    168067    168059    155512    155513    164991    153511    164953    164987    165318    165254    160819    161834    168022    169250 
dram[11]:    155513    155514    168078    168074    155511    155510    137045    153153    176828    164998    165299    165309    160061    160625    169244    168013 
dram[12]:    155514    155513    155516    155516    155512    155512    153128    164990    165016    164991    177133    165297    158854    158180    168025    155502 
dram[13]:    155502    156734    155517    155516    143760    139144    153143    154310    164990    176850    165319    165293    156363    156306    155493    155497 
dram[14]:    169305    168075    155519    155517    140159    136639    164969    153164    165015    165012    165305    177154    167694    167605    155491    155487 
dram[15]:    168076    168078    155518    155520    137594    145870    133777    153161    176886    165008    165320    165296    166475    166394    155486    155483 
average row accesses per activate:
dram[0]:  5.138889  4.868421  4.533333  6.645161  6.200000  5.116279  5.212121  4.617647  5.257143  7.000000  4.242424  3.538461  4.480000  3.600000  4.633333  4.500000 
dram[1]:  4.550000  4.255814  6.965517  6.580645  5.763158  4.933333  4.250000  4.968750  4.717949  5.111111  3.538461  3.162791  3.892857  4.153846  4.406250  4.500000 
dram[2]:  4.891892  5.470588  7.481482  5.567567  5.589744  5.116279  5.090909  4.647059  5.055555  4.600000  3.255814  3.341463  4.230769  4.230769  4.088235  3.564103 
dram[3]:  6.033333  5.812500  4.697674  4.600000  5.425000  6.342857  6.680000  7.090909  4.972973  4.692307  3.487180  3.702703  3.733333  3.437500  3.971429  3.971429 
dram[4]:  5.812500  4.921052  4.878049  4.883721  5.684210  5.945946  6.185185  4.937500  4.743590  4.692307  4.090909  3.702703  3.468750  3.724138  4.483871  4.964286 
dram[5]:  4.700000  4.725000  3.941176  4.285714  7.714286  7.200000  4.459459  5.187500  4.625000  5.111111  3.914286  3.487180  3.000000  3.264706  4.724138  4.322581 
dram[6]:  4.428571  4.560976  3.867924  3.818182  7.133333  6.967742  5.322581  5.343750  4.357143  4.692307  3.538461  4.181818  3.323529  3.111111  4.322581  3.325000 
dram[7]:  4.512195  3.686275  3.941176  4.468085  6.057143  6.545455  3.975610  4.722222  5.138889  5.200000  3.702703  3.538461  3.733333  3.821429  4.928571  4.343750 
dram[8]:  5.166667  4.650000  4.790698  4.711111  6.593750  7.925926  3.813953  4.694445  5.470588  6.275862  3.512820  3.756757  3.437500  3.600000  5.384615  3.944444 
dram[9]:  4.868421  4.894737  5.307693  5.307693  5.450000  6.085714  4.179487  4.447369  4.918919  4.439024  3.209302  3.564103  3.566667  3.666667  4.000000  4.242424 
dram[10]:  4.295455  4.348837  4.790698  4.533333  4.695652  5.589744  4.600000  5.029412  4.864865  4.972973  3.461539  2.893617  4.480000  3.928571  3.564103  3.837838 
dram[11]:  4.063830  4.634146  5.000000  4.183673  5.261905  4.977273  6.360000  5.600000  4.736842  4.302326  3.139535  3.512820  3.821429  3.387097  4.058824  3.837838 
dram[12]:  4.465117  5.081081  4.340425  4.577778  4.744681  4.680851  7.136364  6.958333  5.294117  4.088889  4.354839  4.419355  3.387097  3.375000  4.029412  3.777778 
dram[13]:  4.897436  4.536585  3.867924  4.204082  5.365854  6.875000  4.875000  4.941176  4.209302  4.439024  4.290323  3.675676  3.666667  3.896552  3.414634  3.777778 
dram[14]:  5.428571  5.588235  4.183673  4.122449  5.500000  5.666667  4.333333  4.941176  4.641026  4.463415  3.292683  3.783784  4.153846  4.037037  4.181818  4.312500 
dram[15]:  5.026316  4.794872  4.078432  4.790698  4.888889  5.243902  4.131579  4.384615  5.205883  5.228571  3.971429  4.827586  3.600000  4.360000  4.212121  4.312500 
average row locality = 42960/9358 = 4.590724
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       131       129       150       150       153       150       116       107       128       128       106       106        78        76       107       110 
dram[1]:       130       127       148       148       154       151       114       109       128       130       104       104        75        76       109       110 
dram[2]:       129       130       148       150       154       150       113       108       128       130       106       105        76        78       107       105 
dram[3]:       129       130       148       149       153       154       113       106       130       129       102       105        78        78       107       105 
dram[4]:       133       131       146       150       152       152       113       107       131       129       101       105        77        76       107       106 
dram[5]:       134       133       147       152       152       150       111       112       131       130       103       104        74        79       105       102 
dram[6]:       132       131       151       152       150       150       111       115       129       129       104       106        79        80       102       101 
dram[7]:       131       132       147       152       148       150       111       114       131       128       103       106        78        75       106       107 
dram[8]:       132       130       150       154       147       148       112       113       132       128       103       107        76        76       108       110 
dram[9]:       131       130       151       151       150       149       111       113       130       128       104       107        74        78       108       108 
dram[10]:       133       131       150       148       148       152       111       115       128       130       102       104        79        78       107       110 
dram[11]:       135       134       149       149       151       153       109       112       128       131       103       105        75        73       106       110 
dram[12]:       136       132       148       150       153       154       107       111       128       130       103       105        73        76       105       104 
dram[13]:       135       130       149       150       150       154       106       112       129       128       101       104        78        79       106       104 
dram[14]:       134       134       149       148       150       155       106       112       129       129       103       106        76        75       104       106 
dram[15]:       135       131       152       152       150       151       107       115       125       129       107       106        76        75       105       106 
total reads: 30717
bank skew: 155/73 = 2.12
chip skew: 1926/1915 = 1.01
number of total write accesses:
dram[0]:        54        56        54        56        64        70        56        50        56        54        34        32        34        32        32        34 
dram[1]:        52        56        54        56        65        71        56        50        56        54        34        32        34        32        32        34 
dram[2]:        52        56        54        56        64        70        55        50        54        54        34        32        34        32        32        34 
dram[3]:        52        56        54        58        64        68        54        50        54        54        34        32        34        32        32        34 
dram[4]:        53        56        54        60        64        68        54        51        54        54        34        32        34        32        32        33 
dram[5]:        54        56        54        58        64        66        54        54        54        54        34        32        34        32        32        32 
dram[6]:        54        56        54        58        64        66        54        56        54        54        34        32        34        32        32        32 
dram[7]:        54        56        54        58        64        66        52        56        54        54        34        32        34        32        32        32 
dram[8]:        54        56        56        58        64        66        52        56        54        54        34        32        34        32        32        32 
dram[9]:        54        56        56        56        68        64        52        56        52        54        34        32        33        32        32        32 
dram[10]:        56        56        56        56        68        66        50        56        52        54        33        32        33        32        32        32 
dram[11]:        56        56        56        56        70        66        50        56        52        54        32        32        32        32        32        32 
dram[12]:        56        56        56        56        70        66        50        56        52        54        32        32        32        32        32        32 
dram[13]:        56        56        56        56        70        66        50        56        52        54        32        32        32        34        34        32 
dram[14]:        56        56        56        54        70        66        50        56        52        54        32        34        32        34        34        32 
dram[15]:        56        56        56        54        70        64        50        56        52        54        32        34        32        34        34        32 
total reads: 12243
bank skew: 71/32 = 2.22
chip skew: 768/762 = 1.01
average mf latency per bank:
dram[0]:        713      1022      1449      1274      2116       611       455       399     11822     10695      1725      1693       627       798       754     48065
dram[1]:        769      1004      1401      1255      2811       283       440       406     12705     11398      1341      1891       632       730       698     48046
dram[2]:        789      1058      1517      1372      2489       283       471       405      5850     10271      1327      1900       635       713       807     49861
dram[3]:        700      1044      1478      1250      2283       288       448       381      5105     11643      1411      1717       578       591       836     49793
dram[4]:        820       880      1146      1084      2250       289       492       411      5953     12265      1381      1698       507       379       819     33486
dram[5]:        729       991      1299      1083      1468       287       456       423      5832     10878      1304      1734       437       643       750     51320
dram[6]:        773       947      1268      1119       279       287       484       405      5524     10051      1494      1975       769       686       560     51431
dram[7]:        770       955      1188      1148       278       291       476       418      6436     11689      1340      1907       722       776       697     49487
dram[8]:        707      1044      1143      1020       276       293       465       425      6424     10640      1241      1907       723       696       809     48699
dram[9]:        839       906      1113      1238       800       293       475       418      5263     10257      1310      1922       791       692       824     16918
dram[10]:        896      1030      1169      1138       808       301       460       423      6303     12410      1466      1700      1721       764       808       702
dram[11]:        985       935      1052      1076       802       296       440       414      6167     11202      1459      1697       675       404       751       717
dram[12]:        959       942      1151      1134       760       293       393       385      6013      9565      1421      1834       400       357       739       657
dram[13]:        939      1029      1281      1072       805       294       400       392      6580     11149      1480      1933       587       546     49290       507
dram[14]:       1010       902      1070      1142       795      2360       392       390      6508     11814      1506      1728       722       624     49873       459
dram[15]:        906      1040      1128      1012       818      2524       390       464      5501     10427      1685      1889       729       686     49675       518
maximum mf latency per bank:
dram[0]:        515       456       519       528       451       389       502       443       565       612       565       448       401       394       380       373
dram[1]:        438       525       472       524       476       374       509       399       596       663       376       400       309       374       391       369
dram[2]:        440       502       498       548       514       401       526       514       569       614       382       385       386       427       366       373
dram[3]:        492       491       444       491       394       395       431       388       457       533       391       418       343       405       377       369
dram[4]:        490       396       523       526       378       366       537       591       367       580       364       386       630       413       361       365
dram[5]:        500       445       531       576       526       367       487       564       547       654       409       388       344       361       367       376
dram[6]:        443       477       502       496       436       377       521       552       730       688       505       640       347       349       408       397
dram[7]:        469       453       485       506       361       364       494       580       518       547       487       457       364       373       377       375
dram[8]:        481       491       572       603       458       363       404       569       545       576       400       450       361       368       376       381
dram[9]:        411       530       538       548       390       379       367       433       568       583       380       386       353       346       371       420
dram[10]:        437       610       575       664       431       393       550       552       480       500       370       378       386       388       376       371
dram[11]:        489       500       513       526       376       424       566       569       482       428       381       396       366       375       388       444
dram[12]:        420       440       431       486       441       366       500       493       396       414       375       378       360       383       401       441
dram[13]:        465       550       519       539       370       444       492       548       599       558       399       375       345       347       399       391
dram[14]:        484       568       541       645       366       452       449       461       439       441       388       393       353       322       368       365
dram[15]:        632       703       694       701       376       377       512       468       440       504       380       373       322       504       384       381

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=941425 n_nop=934963 n_act=546 n_pre=530 n_req=2693 n_rd=3850 n_write=1536 bw_util=0.01144
n_activity=26006 dram_eff=0.4142
bk0: 262a 939906i bk1: 258a 939716i bk2: 300a 939533i bk3: 300a 939544i bk4: 306a 939478i bk5: 300a 939370i bk6: 232a 939876i bk7: 214a 939836i bk8: 256a 939719i bk9: 256a 939763i bk10: 212a 940161i bk11: 212a 940071i bk12: 156a 940376i bk13: 152a 940407i bk14: 214a 940349i bk15: 220a 940316i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00443477
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=941425 n_nop=934925 n_act=573 n_pre=557 n_req=2685 n_rd=3834 n_write=1536 bw_util=0.01141
n_activity=26093 dram_eff=0.4116
bk0: 260a 939854i bk1: 254a 939866i bk2: 296a 939763i bk3: 296a 939746i bk4: 308a 939521i bk5: 302a 939457i bk6: 228a 939750i bk7: 218a 939940i bk8: 256a 939791i bk9: 260a 939695i bk10: 208a 940299i bk11: 208a 940067i bk12: 150a 940501i bk13: 152a 940481i bk14: 218a 940362i bk15: 220a 940371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00347027
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=941425 n_nop=934943 n_act=569 n_pre=553 n_req=2680 n_rd=3834 n_write=1526 bw_util=0.01139
n_activity=25889 dram_eff=0.4141
bk0: 258a 939885i bk1: 260a 939770i bk2: 296a 939925i bk3: 300a 939636i bk4: 308a 939430i bk5: 300a 939339i bk6: 226a 939841i bk7: 216a 939944i bk8: 256a 939711i bk9: 260a 939632i bk10: 212a 940218i bk11: 210a 940196i bk12: 152a 940463i bk13: 156a 940528i bk14: 214a 940339i bk15: 210a 940275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00423082
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=941425 n_nop=934973 n_act=556 n_pre=540 n_req=2678 n_rd=3832 n_write=1524 bw_util=0.01138
n_activity=26060 dram_eff=0.4111
bk0: 258a 939964i bk1: 260a 939939i bk2: 296a 939648i bk3: 298a 939603i bk4: 306a 939435i bk5: 308a 939421i bk6: 226a 939844i bk7: 212a 940010i bk8: 260a 939799i bk9: 258a 939751i bk10: 204a 940217i bk11: 210a 940182i bk12: 156a 940494i bk13: 156a 940421i bk14: 214a 940321i bk15: 210a 940299i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00320259
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=941425 n_nop=934967 n_act=556 n_pre=540 n_req=2681 n_rd=3832 n_write=1530 bw_util=0.01139
n_activity=26044 dram_eff=0.4118
bk0: 266a 939885i bk1: 262a 939787i bk2: 292a 939878i bk3: 300a 939566i bk4: 304a 939510i bk5: 304a 939335i bk6: 226a 939942i bk7: 214a 939787i bk8: 262a 939745i bk9: 258a 939638i bk10: 202a 940317i bk11: 210a 940127i bk12: 154a 940331i bk13: 152a 940443i bk14: 214a 940396i bk15: 212a 940331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00345859
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=941425 n_nop=934901 n_act=587 n_pre=571 n_req=2683 n_rd=3838 n_write=1528 bw_util=0.0114
n_activity=26047 dram_eff=0.412
bk0: 268a 939829i bk1: 266a 939831i bk2: 294a 939698i bk3: 304a 939549i bk4: 304a 939526i bk5: 300a 939437i bk6: 222a 939855i bk7: 224a 939767i bk8: 262a 939747i bk9: 260a 939762i bk10: 206a 940191i bk11: 208a 940118i bk12: 148a 940450i bk13: 158a 940352i bk14: 210a 940373i bk15: 204a 940343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00403856
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=941425 n_nop=934847 n_act=609 n_pre=593 n_req=2688 n_rd=3844 n_write=1532 bw_util=0.01142
n_activity=26082 dram_eff=0.4122
bk0: 264a 939884i bk1: 262a 939810i bk2: 302a 939536i bk3: 304a 939427i bk4: 300a 939376i bk5: 300a 939429i bk6: 222a 939884i bk7: 230a 939652i bk8: 258a 939545i bk9: 258a 939502i bk10: 208a 940263i bk11: 212a 940260i bk12: 158a 940417i bk13: 160a 940437i bk14: 204a 940291i bk15: 202a 940191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00473325
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=941425 n_nop=934875 n_act=600 n_pre=584 n_req=2683 n_rd=3838 n_write=1528 bw_util=0.0114
n_activity=25960 dram_eff=0.4134
bk0: 262a 939879i bk1: 264a 939655i bk2: 294a 939714i bk3: 304a 939508i bk4: 296a 939470i bk5: 300a 939414i bk6: 222a 939772i bk7: 228a 939658i bk8: 262a 939701i bk9: 256a 939598i bk10: 206a 940270i bk11: 212a 940252i bk12: 156a 940444i bk13: 150a 940446i bk14: 212a 940394i bk15: 214a 940362i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00386754
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=941425 n_nop=934927 n_act=565 n_pre=549 n_req=2692 n_rd=3852 n_write=1532 bw_util=0.01144
n_activity=26152 dram_eff=0.4117
bk0: 264a 939802i bk1: 260a 939752i bk2: 300a 939696i bk3: 308a 939525i bk4: 294a 939521i bk5: 296a 939563i bk6: 224a 939811i bk7: 226a 939768i bk8: 264a 939760i bk9: 256a 939817i bk10: 206a 940217i bk11: 214a 940202i bk12: 152a 940413i bk13: 152a 940372i bk14: 216a 940334i bk15: 220a 940104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00438166
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=941425 n_nop=934881 n_act=594 n_pre=578 n_req=2686 n_rd=3846 n_write=1526 bw_util=0.01141
n_activity=26253 dram_eff=0.4092
bk0: 262a 939829i bk1: 260a 939867i bk2: 302a 939704i bk3: 302a 939630i bk4: 300a 939376i bk5: 298a 939406i bk6: 222a 940003i bk7: 226a 939738i bk8: 260a 939746i bk9: 256a 939735i bk10: 208a 940145i bk11: 214a 940218i bk12: 148a 940470i bk13: 156a 940476i bk14: 216a 940288i bk15: 216a 940243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00448044
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=941425 n_nop=934825 n_act=618 n_pre=602 n_req=2690 n_rd=3852 n_write=1528 bw_util=0.01143
n_activity=26132 dram_eff=0.4118
bk0: 266a 939700i bk1: 262a 939698i bk2: 300a 939524i bk3: 296a 939474i bk4: 296a 939255i bk5: 304a 939344i bk6: 222a 939906i bk7: 230a 939662i bk8: 256a 939755i bk9: 260a 939686i bk10: 204a 940240i bk11: 208a 940112i bk12: 158a 940493i bk13: 156a 940459i bk14: 214a 940375i bk15: 220a 940266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00458666
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=941425 n_nop=934843 n_act=612 n_pre=596 n_req=2687 n_rd=3846 n_write=1528 bw_util=0.01142
n_activity=26212 dram_eff=0.41
bk0: 270a 939777i bk1: 268a 939848i bk2: 298a 939642i bk3: 298a 939560i bk4: 302a 939347i bk5: 306a 939186i bk6: 218a 940084i bk7: 224a 939831i bk8: 256a 939802i bk9: 262a 939620i bk10: 206a 940202i bk11: 210a 940288i bk12: 150a 940573i bk13: 146a 940474i bk14: 212a 940315i bk15: 220a 940216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00397589
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=941425 n_nop=934911 n_act=586 n_pre=570 n_req=2679 n_rd=3830 n_write=1528 bw_util=0.01138
n_activity=25928 dram_eff=0.4133
bk0: 272a 939824i bk1: 264a 939685i bk2: 296a 939611i bk3: 300a 939620i bk4: 306a 939295i bk5: 308a 939351i bk6: 214a 939954i bk7: 222a 939890i bk8: 256a 939835i bk9: 260a 939680i bk10: 206a 940276i bk11: 210a 940242i bk12: 146a 940466i bk13: 152a 940456i bk14: 210a 940347i bk15: 208a 940267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00526967
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=941425 n_nop=934857 n_act=609 n_pre=593 n_req=2683 n_rd=3830 n_write=1536 bw_util=0.0114
n_activity=26184 dram_eff=0.4099
bk0: 270a 939905i bk1: 260a 939798i bk2: 298a 939567i bk3: 300a 939541i bk4: 300a 939432i bk5: 308a 939400i bk6: 212a 939990i bk7: 224a 939794i bk8: 258a 939767i bk9: 256a 939738i bk10: 202a 940351i bk11: 208a 940216i bk12: 156a 940504i bk13: 158a 940431i bk14: 212a 940164i bk15: 208a 940231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00389622
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=941425 n_nop=934889 n_act=592 n_pre=576 n_req=2684 n_rd=3832 n_write=1536 bw_util=0.0114
n_activity=26072 dram_eff=0.4118
bk0: 268a 939959i bk1: 268a 939926i bk2: 298a 939563i bk3: 296a 939642i bk4: 300a 939407i bk5: 310a 939267i bk6: 212a 939728i bk7: 224a 939755i bk8: 258a 939733i bk9: 258a 939665i bk10: 206a 940167i bk11: 212a 940124i bk12: 152a 940550i bk13: 150a 940411i bk14: 208a 940289i bk15: 212a 940279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00436997
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=941425 n_nop=934891 n_act=587 n_pre=571 n_req=2688 n_rd=3844 n_write=1532 bw_util=0.01142
n_activity=26149 dram_eff=0.4112
bk0: 270a 939889i bk1: 262a 939948i bk2: 304a 939706i bk3: 304a 939528i bk4: 300a 939474i bk5: 302a 939395i bk6: 214a 939942i bk7: 230a 939712i bk8: 250a 939838i bk9: 258a 939725i bk10: 214a 940217i bk11: 212a 940315i bk12: 152a 940445i bk13: 150a 940458i bk14: 210a 940379i bk15: 212a 940284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00407042

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65747, Miss = 1925, Miss_rate = 0.029, Pending_hits = 619, Reservation_fails = 2001
L2_cache_bank[1]: Access = 67909, Miss = 1917, Miss_rate = 0.028, Pending_hits = 637, Reservation_fails = 1811
L2_cache_bank[2]: Access = 60085, Miss = 1917, Miss_rate = 0.032, Pending_hits = 633, Reservation_fails = 1575
L2_cache_bank[3]: Access = 59772, Miss = 1916, Miss_rate = 0.032, Pending_hits = 615, Reservation_fails = 1508
L2_cache_bank[4]: Access = 60558, Miss = 1916, Miss_rate = 0.032, Pending_hits = 614, Reservation_fails = 1613
L2_cache_bank[5]: Access = 58425, Miss = 1919, Miss_rate = 0.033, Pending_hits = 612, Reservation_fails = 2345
L2_cache_bank[6]: Access = 55623, Miss = 1922, Miss_rate = 0.035, Pending_hits = 629, Reservation_fails = 2386
L2_cache_bank[7]: Access = 58573, Miss = 1919, Miss_rate = 0.033, Pending_hits = 624, Reservation_fails = 2463
L2_cache_bank[8]: Access = 57784, Miss = 1926, Miss_rate = 0.033, Pending_hits = 616, Reservation_fails = 2531
L2_cache_bank[9]: Access = 40686, Miss = 1923, Miss_rate = 0.047, Pending_hits = 613, Reservation_fails = 2098
L2_cache_bank[10]: Access = 28411, Miss = 1926, Miss_rate = 0.068, Pending_hits = 614, Reservation_fails = 2185
L2_cache_bank[11]: Access = 26157, Miss = 1923, Miss_rate = 0.074, Pending_hits = 601, Reservation_fails = 1877
L2_cache_bank[12]: Access = 23976, Miss = 1915, Miss_rate = 0.080, Pending_hits = 591, Reservation_fails = 1864
L2_cache_bank[13]: Access = 58234, Miss = 1915, Miss_rate = 0.033, Pending_hits = 580, Reservation_fails = 1631
L2_cache_bank[14]: Access = 61723, Miss = 1916, Miss_rate = 0.031, Pending_hits = 601, Reservation_fails = 1740
L2_cache_bank[15]: Access = 59334, Miss = 1922, Miss_rate = 0.032, Pending_hits = 627, Reservation_fails = 2095
L2_total_cache_accesses = 842997
L2_total_cache_misses = 30717
L2_total_cache_miss_rate = 0.0364
L2_total_cache_pending_hits = 9826
L2_total_cache_reservation_fails = 31723
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39720
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9759
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27390
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30234
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 762505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3277
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 212
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 48
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1489
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=1151815
icnt_total_pkts_simt_to_mem=1960411
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.216
	minimum = 6
	maximum = 120
Network latency average = 8.80535
	minimum = 6
	maximum = 99
Slowest packet = 1683664
Flit latency average = 8.2526
	minimum = 6
	maximum = 95
Slowest flit = 3106804
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0058571
	minimum = 0 (at node 0)
	maximum = 0.090785 (at node 9)
Accepted packet rate average = 0.0058571
	minimum = 0 (at node 0)
	maximum = 0.090785 (at node 9)
Injected flit rate average = 0.0136568
	minimum = 0 (at node 0)
	maximum = 0.309215 (at node 9)
Accepted flit rate average= 0.0136568
	minimum = 0 (at node 0)
	maximum = 0.114145 (at node 9)
Injected packet length average = 2.33166
Accepted packet length average = 2.33166
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.7033 (29 samples)
	minimum = 6 (29 samples)
	maximum = 85.4138 (29 samples)
Network latency average = 11.4666 (29 samples)
	minimum = 6 (29 samples)
	maximum = 77.6897 (29 samples)
Flit latency average = 10.9976 (29 samples)
	minimum = 6 (29 samples)
	maximum = 74.3448 (29 samples)
Fragmentation average = 0.000316035 (29 samples)
	minimum = 0 (29 samples)
	maximum = 12.6552 (29 samples)
Injected packet rate average = 0.0242394 (29 samples)
	minimum = 0.0117886 (29 samples)
	maximum = 0.0579801 (29 samples)
Accepted packet rate average = 0.0242394 (29 samples)
	minimum = 0.0117886 (29 samples)
	maximum = 0.0579801 (29 samples)
Injected flit rate average = 0.0538432 (29 samples)
	minimum = 0.0228033 (29 samples)
	maximum = 0.167432 (29 samples)
Accepted flit rate average = 0.0538432 (29 samples)
	minimum = 0.0220225 (29 samples)
	maximum = 0.132339 (29 samples)
Injected packet size average = 2.22131 (29 samples)
Accepted packet size average = 2.22131 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 59 sec (479 sec)
gpgpu_simulation_rate = 107515 (inst/sec)
gpgpu_simulation_rate = 2581 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (23,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1236400)
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1236400)
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1236400)
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1236400)
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1236400)
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1236400)
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1236400)
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1236400)
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1236400)
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1236400)
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1236400)
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1236400)
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1236400)
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1236400)
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1236400)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1236400)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1236400)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1236400)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1236400)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1236400)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1236400)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1236400)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1236400)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (114,1236400), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (114,1236400), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (114,1236400), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (114,1236400), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (114,1236400), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (167,1236400), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (200,1236400), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (202,1236400), 1 CTAs running
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(5,0,0) tid=(483,0,0)
GPGPU-Sim uArch: cycles simulated: 1236900  inst.: 51589113 (ipc=178.8) sim_rate=107477 (inst/sec) elapsed = 0:0:08:00 / Fri Jul 27 17:42:40 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (550,1236400), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (556,1236400), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (730,1236400), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (738,1236400), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (744,1236400), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (745,1236400), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (750,1236400), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (752,1236400), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (756,1236400), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (758,1236400), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (762,1236400), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (764,1236400), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (770,1236400), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (776,1236400), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (840,1236400), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 13.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 30 
gpu_sim_cycle = 841
gpu_sim_insn = 118240
gpu_ipc =     140.5945
gpu_tot_sim_cycle = 1237241
gpu_tot_sim_insn = 51617957
gpu_tot_ipc =      41.7202
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17896
gpu_stall_icnt2sh    = 110127
gpu_total_sim_rate=107537

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2962242
	L1I_total_cache_misses = 6360
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 190611, Miss = 54070, Miss_rate = 0.284, Pending_hits = 3820, Reservation_fails = 98606
	L1D_cache_core[1]: Access = 192631, Miss = 55272, Miss_rate = 0.287, Pending_hits = 3746, Reservation_fails = 38460
	L1D_cache_core[2]: Access = 138027, Miss = 52726, Miss_rate = 0.382, Pending_hits = 3633, Reservation_fails = 88820
	L1D_cache_core[3]: Access = 137956, Miss = 53225, Miss_rate = 0.386, Pending_hits = 3714, Reservation_fails = 97737
	L1D_cache_core[4]: Access = 97718, Miss = 40941, Miss_rate = 0.419, Pending_hits = 4394, Reservation_fails = 84670
	L1D_cache_core[5]: Access = 109133, Miss = 45719, Miss_rate = 0.419, Pending_hits = 5644, Reservation_fails = 113234
	L1D_cache_core[6]: Access = 106551, Miss = 44664, Miss_rate = 0.419, Pending_hits = 5693, Reservation_fails = 115331
	L1D_cache_core[7]: Access = 153010, Miss = 60172, Miss_rate = 0.393, Pending_hits = 5846, Reservation_fails = 140415
	L1D_cache_core[8]: Access = 154146, Miss = 71492, Miss_rate = 0.464, Pending_hits = 13008, Reservation_fails = 265267
	L1D_cache_core[9]: Access = 166426, Miss = 61962, Miss_rate = 0.372, Pending_hits = 6084, Reservation_fails = 150360
	L1D_cache_core[10]: Access = 144000, Miss = 56574, Miss_rate = 0.393, Pending_hits = 4545, Reservation_fails = 112893
	L1D_cache_core[11]: Access = 146990, Miss = 57518, Miss_rate = 0.391, Pending_hits = 4671, Reservation_fails = 114186
	L1D_cache_core[12]: Access = 146430, Miss = 57198, Miss_rate = 0.391, Pending_hits = 4514, Reservation_fails = 115173
	L1D_cache_core[13]: Access = 205114, Miss = 62332, Miss_rate = 0.304, Pending_hits = 4468, Reservation_fails = 87769
	L1D_cache_core[14]: Access = 153354, Miss = 42961, Miss_rate = 0.280, Pending_hits = 4571, Reservation_fails = 88287
	L1D_total_cache_accesses = 2242097
	L1D_total_cache_misses = 816826
	L1D_total_cache_miss_rate = 0.3643
	L1D_total_cache_pending_hits = 78351
	L1D_total_cache_reservation_fails = 1711208
	L1D_cache_data_port_util = 0.188
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 85014
	L1C_total_cache_misses = 531
	L1C_total_cache_miss_rate = 0.0062
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1328338
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 71067
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 76890
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 599694
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 84483
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 739936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1111514
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2955882
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6360
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16578, 16575, 16578, 16574, 16578, 16574, 12031, 12027, 11975, 11971, 11834, 11830, 11834, 11830, 11527, 11523, 11004, 11004, 11004, 11004, 11004, 11004, 11004, 11004, 11004, 11004, 11004, 11004, 11004, 11004, 11004, 11004, 
gpgpu_n_tot_thrd_icount = 172043200
gpgpu_n_tot_w_icount = 5376350
gpgpu_n_stall_shd_mem = 2401538
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 76890
gpgpu_n_mem_write_global = 765802
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 6970942
gpgpu_n_store_insn = 3393476
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2509080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2401538
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3365462	W0_Idle:1183053	W0_Scoreboard:4382405	W1:3678878	W2:108	W3:58	W4:126	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38252	W17:6	W18:38554	W19:0	W20:148264	W21:0	W22:0	W23:0	W24:125	W25:6560	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:1378928
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 615120 {8:76890,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41884304 {40:586820,72:92657,136:86325,}
traffic_breakdown_coretomem[INST_ACC_R] = 2776 {8:347,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10457040 {136:76890,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6126416 {8:765802,}
traffic_breakdown_memtocore[INST_ACC_R] = 47192 {136:347,}
maxmrqlatency = 171 
maxdqlatency = 0 
maxmflatency = 730 
averagemflatency = 199 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 1237240 
mrq_lat_table:32124 	3900 	3627 	1651 	1173 	418 	78 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	797569 	44833 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	156379 	85441 	166766 	431970 	2360 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	37644 	31537 	7361 	360 	9 	0 	0 	0 	103 	337 	7179 	23431 	33391 	109611 	120206 	6146 	452211 	13187 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2360 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        32        32        60        62        44        38        42        40        34        32        32        32        32        32 
dram[1]:        34        34        32        32        60        62        42        38        42        40        34        32        32        32        32        32 
dram[2]:        34        34        32        32        60        62        40        38        42        40        34        32        32        32        32        32 
dram[3]:        34        34        32        32        60        62        38        38        42        40        34        32        32        32        32        32 
dram[4]:        34        34        32        32        60        62        38        38        42        40        34        32        32        32        32        32 
dram[5]:        34        34        32        32        60        62        38        42        42        40        34        32        32        32        32        32 
dram[6]:        32        34        32        32        60        62        38        46        42        38        34        32        32        32        32        32 
dram[7]:        32        34        32        32        60        62        38        46        42        38        34        32        32        32        32        32 
dram[8]:        32        34        32        32        60        62        38        46        42        38        34        32        32        32        32        32 
dram[9]:        34        34        32        32        62        62        40        46        40        38        34        32        32        32        32        32 
dram[10]:        36        34        32        32        62        62        40        46        40        38        32        32        32        32        32        32 
dram[11]:        36        34        32        32        62        62        40        46        40        38        32        32        32        32        32        32 
dram[12]:        36        34        32        32        62        62        39        46        40        38        32        32        32        33        32        32 
dram[13]:        35        34        32        32        62        62        38        46        40        38        32        32        32        32        32        32 
dram[14]:        34        34        32        32        62        62        38        46        40        38        32        34        32        32        32        32 
dram[15]:        34        34        32        32        62        62        38        46        40        38        32        34        32        32        30        32 
maximum service time to same row:
dram[0]:    168084    155518    155518    155513    141479    134892    153120    153174    165031    165020    165300    177159    164299    165250    155479    155476 
dram[1]:    155518    155518    155503    156733    155513    155512    164963    153149    164958    165018    165308    165267    163091    162752    155472    155475 
dram[2]:    155516    155516    169297    168067    155513    155512    147302    153140    176825    165025    165260    165302    161880    161533    168021    168017 
dram[3]:    155514    155512    168078    168076    155512    155512    153140    164983    164986    164976    177126    165323    159299    160317    168014    169241 
dram[4]:    155516    155515    155514    155515    155509    155511    153136    126738    165000    176836    165317    165283    158100    157880    168016    155501 
dram[5]:    155504    156736    155516    155517    156727    136182    164986    160490    165007    165019    165294    177149    156915    156430    155492    155496 
dram[6]:    168067    168075    155518    155517    137494    145414    144003    156841    176868    164999    165317    165318    155697    167769    155488    155492 
dram[7]:    169306    168076    155520    155518    134832    142813    153150    164957    165025    165006    177143    165299    165766    166766    155484    155480 
dram[8]:    155518    155519    155519    155518    132680    140261    153134    161286    165004    176877    165312    165318    164547    165549    155475    155478 
dram[9]:    155520    155518    156733    168050    155513    155512    153129    157572    165020    165015    165312    177149    163267    163052    155474    155476 
dram[10]:    155514    155514    168067    168059    155512    155513    164991    153511    164953    164987    165318    165254    160819    161834    168022    169250 
dram[11]:    155513    155514    168078    168074    155511    155510    137045    153153    176828    164998    165299    165309    160061    160625    169244    168013 
dram[12]:    155514    155513    155516    155516    155512    155512    153128    164990    165016    164991    177133    165297    158854    158180    168025    155502 
dram[13]:    155502    156734    155517    155516    143760    139144    153143    154310    164990    176850    165319    165293    156363    156306    155493    155497 
dram[14]:    169305    168075    155519    155517    140159    136639    164969    153164    165015    165012    165305    177154    167694    167605    155491    155487 
dram[15]:    168076    168078    155518    155520    137594    145870    133777    153161    176886    165008    165320    165296    166475    166394    155486    155483 
average row accesses per activate:
dram[0]:  5.138889  4.868421  4.533333  6.645161  6.200000  5.116279  5.242424  4.514286  5.257143  7.000000  4.242424  3.538461  4.480000  3.600000  4.633333  4.500000 
dram[1]:  4.550000  4.255814  6.965517  6.580645  5.763158  4.933333  4.250000  4.848485  4.717949  5.111111  3.538461  3.162791  3.892857  4.153846  4.406250  4.500000 
dram[2]:  4.891892  5.470588  7.481482  5.567567  5.589744  5.116279  5.121212  4.542857  5.055555  4.600000  3.255814  3.341463  4.230769  4.230769  4.088235  3.564103 
dram[3]:  6.033333  5.812500  4.697674  4.600000  5.425000  6.342857  6.720000  7.090909  4.972973  4.692307  3.487180  3.702703  3.733333  3.437500  3.971429  3.971429 
dram[4]:  5.812500  4.921052  4.878049  4.883721  5.684210  5.945946  6.222222  4.937500  4.743590  4.692307  4.090909  3.702703  3.468750  3.724138  4.483871  4.964286 
dram[5]:  4.700000  4.725000  3.941176  4.285714  7.714286  7.200000  4.459459  5.060606  4.625000  5.111111  3.914286  3.487180  3.000000  3.264706  4.724138  4.322581 
dram[6]:  4.428571  4.560976  3.867924  3.818182  7.133333  6.967742  5.322581  5.212121  4.357143  4.692307  3.538461  4.181818  3.323529  3.111111  4.322581  3.325000 
dram[7]:  4.512195  3.686275  3.941176  4.468085  6.057143  6.545455  4.000000  4.722222  5.138889  5.200000  3.702703  3.538461  3.733333  3.821429  4.928571  4.343750 
dram[8]:  5.166667  4.650000  4.790698  4.711111  6.593750  7.925926  3.837209  4.694445  5.470588  6.275862  3.512820  3.756757  3.437500  3.600000  5.384615  3.944444 
dram[9]:  4.868421  4.894737  5.307693  5.307693  5.450000  6.085714  4.205128  4.358974  4.918919  4.439024  3.209302  3.564103  3.566667  3.666667  4.000000  4.242424 
dram[10]:  4.295455  4.348837  4.790698  4.533333  4.695652  5.589744  4.600000  4.914286  4.864865  4.972973  3.461539  2.893617  4.480000  3.928571  3.564103  3.837838 
dram[11]:  4.063830  4.634146  5.000000  4.183673  5.261905  4.977273  6.400000  5.451613  4.736842  4.302326  3.139535  3.512820  3.821429  3.387097  4.058824  3.837838 
dram[12]:  4.386364  5.081081  4.340425  4.577778  4.744681  4.680851  6.869565  6.958333  5.294117  4.088889  4.354839  4.419355  3.387097  3.375000  4.029412  3.777778 
dram[13]:  4.897436  4.536585  3.867924  4.204082  5.365854  6.875000  4.757576  4.941176  4.209302  4.439024  4.290323  3.675676  3.666667  3.896552  3.414634  3.777778 
dram[14]:  5.428571  5.588235  4.183673  4.122449  5.500000  5.666667  4.333333  4.828571  4.641026  4.463415  3.292683  3.783784  4.153846  4.037037  4.181818  4.312500 
dram[15]:  5.026316  4.794872  4.078432  4.790698  4.888889  5.243902  4.131579  4.410256  5.205883  5.228571  3.971429  4.827586  3.600000  4.360000  4.212121  4.312500 
average row locality = 42981/9370 = 4.587087
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       131       129       150       150       153       150       117       108       128       128       106       106        78        76       107       110 
dram[1]:       130       127       148       148       154       151       114       110       128       130       104       104        75        76       109       110 
dram[2]:       129       130       148       150       154       150       114       109       128       130       106       105        76        78       107       105 
dram[3]:       129       130       148       149       153       154       114       106       130       129       102       105        78        78       107       105 
dram[4]:       133       131       146       150       152       152       114       107       131       129       101       105        77        76       107       106 
dram[5]:       134       133       147       152       152       150       111       113       131       130       103       104        74        79       105       102 
dram[6]:       132       131       151       152       150       150       111       116       129       129       104       106        79        80       102       101 
dram[7]:       131       132       147       152       148       150       112       114       131       128       103       106        78        75       106       107 
dram[8]:       132       130       150       154       147       148       113       113       132       128       103       107        76        76       108       110 
dram[9]:       131       130       151       151       150       149       112       114       130       128       104       107        74        78       108       108 
dram[10]:       133       131       150       148       148       152       111       116       128       130       102       104        79        78       107       110 
dram[11]:       135       134       149       149       151       153       110       113       128       131       103       105        75        73       106       110 
dram[12]:       137       132       148       150       153       154       108       111       128       130       103       105        73        76       105       104 
dram[13]:       135       130       149       150       150       154       107       112       129       128       101       104        78        79       106       104 
dram[14]:       134       134       149       148       150       155       106       113       129       129       103       106        76        75       104       106 
dram[15]:       135       131       152       152       150       151       107       116       125       129       107       106        76        75       105       106 
total reads: 30738
bank skew: 155/73 = 2.12
chip skew: 1927/1916 = 1.01
number of total write accesses:
dram[0]:        54        56        54        56        64        70        56        50        56        54        34        32        34        32        32        34 
dram[1]:        52        56        54        56        65        71        56        50        56        54        34        32        34        32        32        34 
dram[2]:        52        56        54        56        64        70        55        50        54        54        34        32        34        32        32        34 
dram[3]:        52        56        54        58        64        68        54        50        54        54        34        32        34        32        32        34 
dram[4]:        53        56        54        60        64        68        54        51        54        54        34        32        34        32        32        33 
dram[5]:        54        56        54        58        64        66        54        54        54        54        34        32        34        32        32        32 
dram[6]:        54        56        54        58        64        66        54        56        54        54        34        32        34        32        32        32 
dram[7]:        54        56        54        58        64        66        52        56        54        54        34        32        34        32        32        32 
dram[8]:        54        56        56        58        64        66        52        56        54        54        34        32        34        32        32        32 
dram[9]:        54        56        56        56        68        64        52        56        52        54        34        32        33        32        32        32 
dram[10]:        56        56        56        56        68        66        50        56        52        54        33        32        33        32        32        32 
dram[11]:        56        56        56        56        70        66        50        56        52        54        32        32        32        32        32        32 
dram[12]:        56        56        56        56        70        66        50        56        52        54        32        32        32        32        32        32 
dram[13]:        56        56        56        56        70        66        50        56        52        54        32        32        32        34        34        32 
dram[14]:        56        56        56        54        70        66        50        56        52        54        32        34        32        34        34        32 
dram[15]:        56        56        56        54        70        64        50        56        52        54        32        34        32        34        34        32 
total reads: 12243
bank skew: 71/32 = 2.22
chip skew: 768/762 = 1.01
average mf latency per bank:
dram[0]:        713      1022      1449      1274      2116       611       456       399     11822     10695      1725      1693       627       798       754     48065
dram[1]:        769      1004      1401      1255      2811       283       441       406     12705     11398      1341      1891       632       730       698     48046
dram[2]:        789      1058      1517      1372      2489       283       470       406      5850     10271      1327      1900       635       713       807     49861
dram[3]:        700      1044      1478      1250      2283       288       448       381      5105     11643      1411      1717       578       591       836     49793
dram[4]:        820       880      1146      1084      2250       289       492       411      5953     12265      1381      1698       507       379       819     33486
dram[5]:        729       991      1299      1083      1468       287       456       424      5832     10878      1304      1734       437       643       750     51320
dram[6]:        773       947      1268      1119       279       287       484       406      5524     10051      1494      1975       769       686       560     51431
dram[7]:        770       955      1188      1148       278       291       476       418      6436     11689      1340      1907       722       776       697     49487
dram[8]:        707      1044      1143      1020       276       293       465       425      6424     10640      1241      1907       723       696       809     48699
dram[9]:        839       906      1113      1238       800       293       475       418      5263     10257      1310      1922       791       692       824     16918
dram[10]:        896      1030      1169      1138       808       301       460       424      6303     12410      1466      1700      1721       764       808       702
dram[11]:        985       935      1052      1076       802       296       439       415      6167     11202      1459      1697       675       404       751       717
dram[12]:        954       942      1151      1134       760       293       393       385      6013      9565      1421      1834       400       357       739       657
dram[13]:        939      1029      1281      1072       805       294       401       392      6580     11149      1480      1933       587       546     49290       507
dram[14]:       1010       902      1070      1142       795      2360       392       390      6508     11814      1506      1728       722       624     49873       459
dram[15]:        906      1040      1128      1012       818      2524       390       464      5501     10427      1685      1889       729       686     49675       518
maximum mf latency per bank:
dram[0]:        515       456       519       528       451       389       502       443       565       612       565       448       401       394       380       373
dram[1]:        438       525       472       524       476       374       509       399       596       663       376       400       309       374       391       369
dram[2]:        440       502       498       548       514       401       526       514       569       614       382       385       386       427       366       373
dram[3]:        492       491       444       491       394       395       431       388       457       533       391       418       343       405       377       369
dram[4]:        490       396       523       526       378       366       537       591       367       580       364       386       630       413       361       365
dram[5]:        500       445       531       576       526       367       487       564       547       654       409       388       344       361       367       376
dram[6]:        443       477       502       496       436       377       521       552       730       688       505       640       347       349       408       397
dram[7]:        469       453       485       506       361       364       494       580       518       547       487       457       364       373       377       375
dram[8]:        481       491       572       603       458       363       404       569       545       576       400       450       361       368       376       381
dram[9]:        411       530       538       548       390       379       367       433       568       583       380       386       353       346       371       420
dram[10]:        437       610       575       664       431       393       550       552       480       500       370       378       386       388       376       371
dram[11]:        489       500       513       526       376       424       566       569       482       428       381       396       366       375       388       444
dram[12]:        420       440       431       486       441       366       500       493       396       414       375       378       360       383       401       441
dram[13]:        465       550       519       539       370       444       492       548       599       558       399       375       345       347       399       391
dram[14]:        484       568       541       645       366       452       449       461       439       441       388       393       353       322       368       365
dram[15]:        632       703       694       701       376       377       512       468       440       504       380       373       322       504       384       381

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=942065 n_nop=935597 n_act=547 n_pre=531 n_req=2695 n_rd=3854 n_write=1536 bw_util=0.01144
n_activity=26029 dram_eff=0.4142
bk0: 262a 940546i bk1: 258a 940356i bk2: 300a 940173i bk3: 300a 940184i bk4: 306a 940118i bk5: 300a 940010i bk6: 234a 940512i bk7: 216a 940465i bk8: 256a 940358i bk9: 256a 940403i bk10: 212a 940801i bk11: 212a 940711i bk12: 156a 941016i bk13: 152a 941047i bk14: 214a 940989i bk15: 220a 940956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00443175
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=942065 n_nop=935561 n_act=574 n_pre=558 n_req=2686 n_rd=3836 n_write=1536 bw_util=0.0114
n_activity=26108 dram_eff=0.4115
bk0: 260a 940494i bk1: 254a 940506i bk2: 296a 940403i bk3: 296a 940386i bk4: 308a 940161i bk5: 302a 940097i bk6: 228a 940391i bk7: 220a 940569i bk8: 256a 940430i bk9: 260a 940334i bk10: 208a 940939i bk11: 208a 940707i bk12: 150a 941141i bk13: 152a 941121i bk14: 218a 941002i bk15: 220a 941011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00346791
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=942065 n_nop=935577 n_act=570 n_pre=554 n_req=2682 n_rd=3838 n_write=1526 bw_util=0.01139
n_activity=25912 dram_eff=0.414
bk0: 258a 940525i bk1: 260a 940410i bk2: 296a 940565i bk3: 300a 940276i bk4: 308a 940071i bk5: 300a 939980i bk6: 228a 940478i bk7: 218a 940573i bk8: 256a 940350i bk9: 260a 940271i bk10: 212a 940857i bk11: 210a 940835i bk12: 152a 941103i bk13: 156a 941168i bk14: 214a 940979i bk15: 210a 940915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00422795
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=942065 n_nop=935611 n_act=556 n_pre=540 n_req=2679 n_rd=3834 n_write=1524 bw_util=0.01138
n_activity=26068 dram_eff=0.4111
bk0: 258a 940604i bk1: 260a 940579i bk2: 296a 940288i bk3: 298a 940243i bk4: 306a 940075i bk5: 308a 940061i bk6: 228a 940480i bk7: 212a 940650i bk8: 260a 940439i bk9: 258a 940391i bk10: 204a 940857i bk11: 210a 940822i bk12: 156a 941134i bk13: 156a 941061i bk14: 214a 940961i bk15: 210a 940939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00320042
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=942065 n_nop=935605 n_act=556 n_pre=540 n_req=2682 n_rd=3834 n_write=1530 bw_util=0.01139
n_activity=26052 dram_eff=0.4118
bk0: 266a 940525i bk1: 262a 940427i bk2: 292a 940518i bk3: 300a 940206i bk4: 304a 940150i bk5: 304a 939975i bk6: 228a 940578i bk7: 214a 940427i bk8: 262a 940385i bk9: 258a 940278i bk10: 202a 940957i bk11: 210a 940767i bk12: 154a 940971i bk13: 152a 941083i bk14: 214a 941036i bk15: 212a 940971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00345624
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=942065 n_nop=935537 n_act=588 n_pre=572 n_req=2684 n_rd=3840 n_write=1528 bw_util=0.0114
n_activity=26062 dram_eff=0.4119
bk0: 268a 940469i bk1: 266a 940471i bk2: 294a 940338i bk3: 304a 940189i bk4: 304a 940166i bk5: 300a 940078i bk6: 222a 940496i bk7: 226a 940396i bk8: 262a 940386i bk9: 260a 940401i bk10: 206a 940830i bk11: 208a 940758i bk12: 148a 941090i bk13: 158a 940992i bk14: 210a 941013i bk15: 204a 940983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00403582
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=942065 n_nop=935483 n_act=610 n_pre=594 n_req=2689 n_rd=3846 n_write=1532 bw_util=0.01142
n_activity=26097 dram_eff=0.4122
bk0: 264a 940524i bk1: 262a 940450i bk2: 302a 940176i bk3: 304a 940067i bk4: 300a 940016i bk5: 300a 940070i bk6: 222a 940525i bk7: 232a 940281i bk8: 258a 940184i bk9: 258a 940141i bk10: 208a 940902i bk11: 212a 940900i bk12: 158a 941057i bk13: 160a 941077i bk14: 204a 940931i bk15: 202a 940831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00473003
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=942065 n_nop=935513 n_act=600 n_pre=584 n_req=2684 n_rd=3840 n_write=1528 bw_util=0.0114
n_activity=25968 dram_eff=0.4134
bk0: 262a 940519i bk1: 264a 940295i bk2: 294a 940354i bk3: 304a 940148i bk4: 296a 940110i bk5: 300a 940054i bk6: 224a 940408i bk7: 228a 940298i bk8: 262a 940341i bk9: 256a 940238i bk10: 206a 940910i bk11: 212a 940892i bk12: 156a 941084i bk13: 150a 941086i bk14: 212a 941034i bk15: 214a 941002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00386491
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=942065 n_nop=935565 n_act=565 n_pre=549 n_req=2693 n_rd=3854 n_write=1532 bw_util=0.01143
n_activity=26160 dram_eff=0.4118
bk0: 264a 940442i bk1: 260a 940392i bk2: 300a 940336i bk3: 308a 940165i bk4: 294a 940161i bk5: 296a 940203i bk6: 226a 940447i bk7: 226a 940408i bk8: 264a 940400i bk9: 256a 940457i bk10: 206a 940857i bk11: 214a 940842i bk12: 152a 941053i bk13: 152a 941012i bk14: 216a 940974i bk15: 220a 940744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00437868
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=942065 n_nop=935515 n_act=595 n_pre=579 n_req=2688 n_rd=3850 n_write=1526 bw_util=0.01141
n_activity=26276 dram_eff=0.4092
bk0: 262a 940469i bk1: 260a 940507i bk2: 302a 940344i bk3: 302a 940270i bk4: 300a 940016i bk5: 298a 940046i bk6: 224a 940639i bk7: 228a 940367i bk8: 260a 940385i bk9: 256a 940375i bk10: 208a 940785i bk11: 214a 940858i bk12: 148a 941110i bk13: 156a 941116i bk14: 216a 940928i bk15: 216a 940883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0044774
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=942065 n_nop=935461 n_act=619 n_pre=603 n_req=2691 n_rd=3854 n_write=1528 bw_util=0.01143
n_activity=26147 dram_eff=0.4117
bk0: 266a 940340i bk1: 262a 940338i bk2: 300a 940164i bk3: 296a 940114i bk4: 296a 939895i bk5: 304a 939984i bk6: 222a 940546i bk7: 232a 940291i bk8: 256a 940394i bk9: 260a 940326i bk10: 204a 940880i bk11: 208a 940752i bk12: 158a 941133i bk13: 156a 941099i bk14: 214a 941015i bk15: 220a 940906i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00458355
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=942065 n_nop=935477 n_act=613 n_pre=597 n_req=2689 n_rd=3850 n_write=1528 bw_util=0.01142
n_activity=26235 dram_eff=0.41
bk0: 270a 940417i bk1: 268a 940488i bk2: 298a 940282i bk3: 298a 940200i bk4: 302a 939987i bk5: 306a 939826i bk6: 220a 940720i bk7: 226a 940460i bk8: 256a 940441i bk9: 262a 940260i bk10: 206a 940842i bk11: 210a 940928i bk12: 150a 941213i bk13: 146a 941114i bk14: 212a 940955i bk15: 220a 940856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00397319
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=942065 n_nop=935543 n_act=588 n_pre=572 n_req=2681 n_rd=3834 n_write=1528 bw_util=0.01138
n_activity=25958 dram_eff=0.4131
bk0: 274a 940453i bk1: 264a 940324i bk2: 296a 940251i bk3: 300a 940260i bk4: 306a 939936i bk5: 308a 939992i bk6: 216a 940583i bk7: 222a 940529i bk8: 256a 940474i bk9: 260a 940319i bk10: 206a 940915i bk11: 210a 940881i bk12: 146a 941106i bk13: 152a 941096i bk14: 210a 940988i bk15: 208a 940908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00526609
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=942065 n_nop=935493 n_act=610 n_pre=594 n_req=2684 n_rd=3832 n_write=1536 bw_util=0.0114
n_activity=26199 dram_eff=0.4098
bk0: 270a 940546i bk1: 260a 940439i bk2: 298a 940208i bk3: 300a 940182i bk4: 300a 940073i bk5: 308a 940041i bk6: 214a 940619i bk7: 224a 940433i bk8: 258a 940406i bk9: 256a 940377i bk10: 202a 940990i bk11: 208a 940855i bk12: 156a 941143i bk13: 158a 941070i bk14: 212a 940803i bk15: 208a 940872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00389357
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=942065 n_nop=935525 n_act=593 n_pre=577 n_req=2685 n_rd=3834 n_write=1536 bw_util=0.0114
n_activity=26087 dram_eff=0.4117
bk0: 268a 940599i bk1: 268a 940567i bk2: 298a 940204i bk3: 296a 940283i bk4: 300a 940048i bk5: 310a 939908i bk6: 212a 940369i bk7: 226a 940384i bk8: 258a 940372i bk9: 258a 940304i bk10: 206a 940806i bk11: 212a 940763i bk12: 152a 941189i bk13: 150a 941050i bk14: 208a 940928i bk15: 212a 940919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.004367
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=942065 n_nop=935529 n_act=587 n_pre=571 n_req=2689 n_rd=3846 n_write=1532 bw_util=0.01142
n_activity=26157 dram_eff=0.4112
bk0: 270a 940529i bk1: 262a 940588i bk2: 304a 940346i bk3: 304a 940168i bk4: 300a 940114i bk5: 302a 940035i bk6: 214a 940582i bk7: 232a 940348i bk8: 250a 940478i bk9: 258a 940365i bk10: 214a 940857i bk11: 212a 940955i bk12: 152a 941085i bk13: 150a 941098i bk14: 210a 941019i bk15: 212a 940924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00406766

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65751, Miss = 1927, Miss_rate = 0.029, Pending_hits = 619, Reservation_fails = 2001
L2_cache_bank[1]: Access = 67912, Miss = 1918, Miss_rate = 0.028, Pending_hits = 637, Reservation_fails = 1811
L2_cache_bank[2]: Access = 60089, Miss = 1919, Miss_rate = 0.032, Pending_hits = 633, Reservation_fails = 1575
L2_cache_bank[3]: Access = 59774, Miss = 1917, Miss_rate = 0.032, Pending_hits = 615, Reservation_fails = 1508
L2_cache_bank[4]: Access = 60560, Miss = 1917, Miss_rate = 0.032, Pending_hits = 614, Reservation_fails = 1613
L2_cache_bank[5]: Access = 58427, Miss = 1920, Miss_rate = 0.033, Pending_hits = 612, Reservation_fails = 2345
L2_cache_bank[6]: Access = 55625, Miss = 1923, Miss_rate = 0.035, Pending_hits = 629, Reservation_fails = 2386
L2_cache_bank[7]: Access = 58575, Miss = 1920, Miss_rate = 0.033, Pending_hits = 624, Reservation_fails = 2463
L2_cache_bank[8]: Access = 57786, Miss = 1927, Miss_rate = 0.033, Pending_hits = 616, Reservation_fails = 2531
L2_cache_bank[9]: Access = 40690, Miss = 1925, Miss_rate = 0.047, Pending_hits = 613, Reservation_fails = 2098
L2_cache_bank[10]: Access = 28413, Miss = 1927, Miss_rate = 0.068, Pending_hits = 614, Reservation_fails = 2185
L2_cache_bank[11]: Access = 26161, Miss = 1925, Miss_rate = 0.074, Pending_hits = 601, Reservation_fails = 1877
L2_cache_bank[12]: Access = 23986, Miss = 1917, Miss_rate = 0.080, Pending_hits = 594, Reservation_fails = 1980
L2_cache_bank[13]: Access = 58250, Miss = 1916, Miss_rate = 0.033, Pending_hits = 580, Reservation_fails = 1631
L2_cache_bank[14]: Access = 61725, Miss = 1917, Miss_rate = 0.031, Pending_hits = 601, Reservation_fails = 1740
L2_cache_bank[15]: Access = 59336, Miss = 1923, Miss_rate = 0.032, Pending_hits = 627, Reservation_fails = 2095
L2_total_cache_accesses = 843060
L2_total_cache_misses = 30738
L2_total_cache_miss_rate = 0.0365
L2_total_cache_pending_hits = 9829
L2_total_cache_reservation_fails = 31839
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39721
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9759
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30234
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 762525
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3277
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 230
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 68
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1605
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=1152050
icnt_total_pkts_simt_to_mem=1960494
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.5873
	minimum = 6
	maximum = 87
Network latency average = 15.8333
	minimum = 6
	maximum = 87
Slowest packet = 1686065
Flit latency average = 18.7013
	minimum = 6
	maximum = 83
Slowest flit = 3112433
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00483296
	minimum = 0 (at node 8)
	maximum = 0.0487515 (at node 13)
Accepted packet rate average = 0.00483296
	minimum = 0 (at node 8)
	maximum = 0.0487515 (at node 13)
Injected flit rate average = 0.0121975
	minimum = 0 (at node 8)
	maximum = 0.0903686 (at node 28)
Accepted flit rate average= 0.0121975
	minimum = 0 (at node 8)
	maximum = 0.148633 (at node 13)
Injected packet length average = 2.52381
Accepted packet length average = 2.52381
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.8328 (30 samples)
	minimum = 6 (30 samples)
	maximum = 85.4667 (30 samples)
Network latency average = 11.6121 (30 samples)
	minimum = 6 (30 samples)
	maximum = 78 (30 samples)
Flit latency average = 11.2544 (30 samples)
	minimum = 6 (30 samples)
	maximum = 74.6333 (30 samples)
Fragmentation average = 0.0003055 (30 samples)
	minimum = 0 (30 samples)
	maximum = 12.2333 (30 samples)
Injected packet rate average = 0.0235925 (30 samples)
	minimum = 0.0113957 (30 samples)
	maximum = 0.0576725 (30 samples)
Accepted packet rate average = 0.0235925 (30 samples)
	minimum = 0.0113957 (30 samples)
	maximum = 0.0576725 (30 samples)
Injected flit rate average = 0.052455 (30 samples)
	minimum = 0.0220432 (30 samples)
	maximum = 0.164863 (30 samples)
Accepted flit rate average = 0.052455 (30 samples)
	minimum = 0.0212884 (30 samples)
	maximum = 0.132882 (30 samples)
Injected packet size average = 2.22338 (30 samples)
Accepted packet size average = 2.22338 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 0 sec (480 sec)
gpgpu_simulation_rate = 107537 (inst/sec)
gpgpu_simulation_rate = 2577 (cycle/sec)
