// Seed: 2690028726
module module_0 (
    output tri id_0
    , id_4,
    input tri id_1
    , id_5,
    input supply1 id_2
);
  assign module_1._id_1 = 0;
  assign id_5 = 1;
  logic [1 : -1] id_6 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd30,
    parameter id_3 = 32'd72
) (
    output wire  id_0,
    input  wand  _id_1,
    output uwire id_2,
    input  wor   _id_3,
    input  wand  id_4
);
  parameter id_6 = 1;
  logic id_7;
  ;
  wire id_8;
  wire id_9;
  wire id_10;
  ;
  nand primCall (id_2, id_11, id_7, id_9, id_12);
  logic [1 : id_3] id_11;
  ;
  wire [1 : id_3  -  id_1] id_12;
  assign id_7 = id_1;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_4
  );
endmodule
