@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 
@N: BN115 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\sfif\sfif.v":117:9:117:10|Removing instance ta of view:work.sfif_tag(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\async_pkt_fifo.v":29:0:29:5|Removing sequential instance I_async_pkt_fifo.AlmostFull of view:PrimLib.dffr(prim) in hierarchy view:work.wb_tlc_req_fifo_16s_27s(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":95:0:95:5|Removing sequential instance I_async_pkt_fifo.I_rd2wr_sync.data_buf_sync[10:0] of view:PrimLib.dffre(prim) in hierarchy view:work.wb_tlc_req_fifo_16s_27s(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":79:0:79:5|Removing sequential instance I_async_pkt_fifo.I_rd2wr_sync.data_buf[10:0] of view:PrimLib.dffre(prim) in hierarchy view:work.wb_tlc_req_fifo_16s_27s(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":95:0:95:5|Removing sequential instance I_async_pkt_fifo.I_rd2wr_sync.update_ack of view:PrimLib.dffr(prim) in hierarchy view:work.wb_tlc_req_fifo_16s_27s(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":95:0:95:5|Removing sequential instance I_async_pkt_fifo.I_rd2wr_sync.update_strobe_dly[3:0] of view:PrimLib.dffr(prim) in hierarchy view:work.wb_tlc_req_fifo_16s_27s(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":79:0:79:5|Removing sequential instance I_async_pkt_fifo.I_rd2wr_sync.update_ack_dly[1:0] of view:PrimLib.dffr(prim) in hierarchy view:work.wb_tlc_req_fifo_16s_27s(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":79:0:79:5|Removing sequential instance I_async_pkt_fifo.I_rd2wr_sync.update_strobe of view:PrimLib.dffr(prim) in hierarchy view:work.wb_tlc_req_fifo_16s_27s(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\sfif\sfif.v":195:0:195:5|Removing sequential instance rx_tlp_timestamp[31:0] of view:PrimLib.dffre(prim) in hierarchy view:work.sfif(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\sfif\sfif.v":195:0:195:5|Removing sequential instance rx_tlp_cnt[31:0] of view:PrimLib.dffr(prim) in hierarchy view:work.sfif(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\sfif\sfif.v":195:0:195:5|Removing sequential instance credit_wait_p_cnt[31:0] of view:PrimLib.dffr(prim) in hierarchy view:work.sfif(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\sfif\sfif.v":195:0:195:5|Removing sequential instance credit_wait_np_cnt[31:0] of view:PrimLib.dffr(prim) in hierarchy view:work.sfif(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\sfif\sfif.v":195:0:195:5|Removing sequential instance tx_tlp_cnt[31:0] of view:PrimLib.dffr(prim) in hierarchy view:work.sfif(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\sfif\sfif.v":195:0:195:5|Removing sequential instance elapsed_cnt_free[31:0] of view:PrimLib.dffr(prim) in hierarchy view:work.sfif(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\sfif\sfif.v":195:0:195:5|Removing sequential instance elapsed_cnt[31:0] of view:PrimLib.dffr(prim) in hierarchy view:work.sfif(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\sfif\bridge_64b_to_16b.v":28:0:28:5|Removing sequential instance I_bridge_64b_to_16b.mimic_tx_dwen of view:PrimLib.dffre(prim) in hierarchy view:work.sfif(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\sfif\bridge_64b_to_16b.v":28:0:28:5|Removing sequential instance I_bridge_64b_to_16b.tx_rdy_16b_d of view:PrimLib.dffr(prim) in hierarchy view:work.sfif(verilog) because there are no references to its outputs 
@N: BN115 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\sfif\sfif.v":148:18:148:36|Removing instance sfif.I_bridge_16b_to_64b of view:work.bridge_16b_to_64b(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\sfif\sfif_cr.v":19:0:19:5|Removing sequential instance sfif.cr.cpld_cr[7:0] of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\sfif\sfif_cr.v":19:0:19:5|Removing sequential instance sfif.cr.cplh_cr of view:PrimLib.dffr(prim) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN115 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\sfif\sfif.v":125:10:125:13|Removing instance sfif.ctrl of view:work.sfif_ctrl(verilog) because there are no references to its outputs 
@N: MT480 :"c:/users/joel/documents/popwi_expresso/expresso/expresso/top.sdc":4:0:4:0|Assigning clock "refclkn" to command: define_clock {[find -internal -port refclkn]} -freq {100} -clockgroup {default_clkgroup_0} 
@N: MT480 :"c:/users/joel/documents/popwi_expresso/expresso/expresso/top.sdc":5:0:5:0|Assigning clock "refclkp" to command: define_clock {[find -internal -port refclkp]} -freq {100} -clockgroup {default_clkgroup_1} 
@N: MT480 :"c:/users/joel/documents/popwi_expresso/expresso/expresso/top.sdc":6:0:6:0|Assigning clock "clk_125" to command: define_clock {[find -internal -net clk_125]} -freq {125} -clockgroup {default_clkgroup_3} 
@N: MT480 :"c:/users/joel/documents/popwi_expresso/expresso/expresso/top.sdc":8:0:8:0|Assigning clock "clk_ADC0_DCO_P" to command: define_clock {[find -internal -port clk_ADC0_DCO_P]} -freq {100} -clockgroup {default_clkgroup_0} 
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file
@N: MF179 :|Found 11 bit by 11 bit '==' comparator, 'req_fifo.I_async_pkt_fifo.un2_rd_addr'
@N: MF179 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\wb_intf.v":195:14:195:40|Found 11 bit by 11 bit '==' comparator, 'sm24'
@N: MF179 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\wb_intf.v":76:11:206:52|Found 11 bit by 11 bit '==' comparator, 'wb_sel_o24'
@N: MF179 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\wb_intf.v":213:14:213:47|Found 11 bit by 11 bit '==' comparator, 'wb_cti_o11'
@N: MF179 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\wb_tlc_cpld.v":116:13:116:44|Found 11 bit by 11 bit '==' comparator, 'dout_eop5'
@N: BN362 :|Removing sequential instance G_26 in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance G_24 in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance G_22 in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance G_20 in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance G_18 in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance G_16 in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance G_14 in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance G_12 in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance G_40 in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance G_38 in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance G_36 in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance G_34 in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance G_32 in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance G_30 in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance G_28 in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance G_42 in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: MF179 :|Found 11 bit by 11 bit '==' comparator, 'un19_rd_addr'
@N: MF179 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\async_pkt_fifo.v":97:15:97:41|Found 11 bit by 11 bit '==' comparator, 'Empty'
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.update_ack in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":79:0:79:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.update_strobe in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\async_pkt_fifo.v":29:0:29:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.AlmostFull in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.update_strobe_dly[3] in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.update_strobe_dly[2] in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.update_strobe_dly[1] in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.update_strobe_dly[0] in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":79:0:79:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.update_ack_dly[1] in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":79:0:79:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.update_ack_dly[0] in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":79:0:79:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf[10] in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":79:0:79:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf[9] in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":79:0:79:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf[8] in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":79:0:79:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf[7] in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":79:0:79:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf[6] in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":79:0:79:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf[5] in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":79:0:79:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf[4] in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":79:0:79:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf[3] in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":79:0:79:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf[2] in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":79:0:79:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf[1] in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":79:0:79:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf[0] in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf_sync[10] in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf_sync[9] in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf_sync[8] in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf_sync[7] in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf_sync[6] in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf_sync[5] in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf_sync[4] in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf_sync[3] in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf_sync[2] in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf_sync[1] in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf_sync[0] in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\gpio\wbs_gpio.v":72:0:72:5|Removing sequential instance gpio.int_out in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\wb_intf.v":71:0:71:5|Removing sequential instance wb_tlc.intf.wb_cti_o_1[0] in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: FX164 |The option to pack flops in the IOB has not been specified 
@N: FO126 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\sfif\sfif_wbs.v":228:0:228:5|Generating RAM sfif.wbs.read_shift_a_CR15[15:0]
@N: FO126 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\wb_tlc_cpld.v":42:0:42:5|Generating RAM wb_tlc.cpld.din_p5_CR15[15:0]
@N: MT480 :"c:/users/joel/documents/popwi_expresso/expresso/expresso/top.sdc":4:0:4:0|Assigning clock "refclkn" to command: define_clock {p:refclkn} -freq {100} -clockgroup {default_clkgroup_0} 
@N: MT480 :"c:/users/joel/documents/popwi_expresso/expresso/expresso/top.sdc":5:0:5:0|Assigning clock "refclkp" to command: define_clock {p:refclkp} -freq {100} -clockgroup {default_clkgroup_1} 
@N: MT480 :"c:/users/joel/documents/popwi_expresso/expresso/expresso/top.sdc":6:0:6:0|Assigning clock "clk_125_c" to command: define_clock {n:clk_125} -freq {125} -clockgroup {default_clkgroup_3} 
@N: MT480 :"c:/users/joel/documents/popwi_expresso/expresso/expresso/top.sdc":8:0:8:0|Assigning clock "clk_ADC0_DCO_P" to command: define_clock {p:clk_ADC0_DCO_P} -freq {100} -clockgroup {default_clkgroup_0} 
@N: MT480 :"c:/users/joel/documents/popwi_expresso/expresso/expresso/top.sdc":4:0:4:0|Assigning clock "refclkn" to command: define_clock {p:refclkn} -freq {100} -clockgroup {default_clkgroup_0} 
@N: MT480 :"c:/users/joel/documents/popwi_expresso/expresso/expresso/top.sdc":5:0:5:0|Assigning clock "refclkp" to command: define_clock {p:refclkp} -freq {100} -clockgroup {default_clkgroup_1} 
@N: MT480 :"c:/users/joel/documents/popwi_expresso/expresso/expresso/top.sdc":6:0:6:0|Assigning clock "clk_125_c" to command: define_clock {n:clk_125} -freq {125} -clockgroup {default_clkgroup_3} 
@N: MT480 :"c:/users/joel/documents/popwi_expresso/expresso/expresso/top.sdc":8:0:8:0|Assigning clock "clk_ADC0_DCO_P" to command: define_clock {p:clk_ADC0_DCO_P} -freq {100} -clockgroup {default_clkgroup_0} 
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT480 :"c:/users/joel/documents/popwi_expresso/expresso/expresso/top.sdc":4:0:4:0|Assigning clock "refclkn" to command: define_clock {p:refclkn} -freq {100} -clockgroup {default_clkgroup_0} 
@N: MT480 :"c:/users/joel/documents/popwi_expresso/expresso/expresso/top.sdc":5:0:5:0|Assigning clock "refclkp" to command: define_clock {p:refclkp} -freq {100} -clockgroup {default_clkgroup_1} 
@N: MT480 :"c:/users/joel/documents/popwi_expresso/expresso/expresso/top.sdc":6:0:6:0|Assigning clock "clk_125_c" to command: define_clock {n:clk_125} -freq {125} -clockgroup {default_clkgroup_3} 
@N: MT480 :"c:/users/joel/documents/popwi_expresso/expresso/expresso/top.sdc":8:0:8:0|Assigning clock "clk_ADC0_DCO_P" to command: define_clock {p:clk_ADC0_DCO_P} -freq {100} -clockgroup {default_clkgroup_0} 
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.
@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.
@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.
