

================================================================
== Vitis HLS Report for 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s'
================================================================
* Date:           Thu Jun 22 09:34:21 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.078 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      114|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|        -|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        0|      114|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|        0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|        0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |icmp_ln45_17_fu_70_p2  |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln45_18_fu_88_p2  |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln45_fu_52_p2     |      icmp|   0|  0|  23|          16|           1|
    |datareg_17_fu_76_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_18_fu_94_p3    |    select|   0|  0|  15|           1|          15|
    |datareg_fu_58_p3       |    select|   0|  0|  15|           1|          15|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 114|          51|          48|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_ready     |  out|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>|  return value|
|ap_return_2  |  out|   16|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>|  return value|
|data_4_val   |   in|   16|     ap_none|                                                              data_4_val|        scalar|
|data_5_val   |   in|   16|     ap_none|                                                              data_5_val|        scalar|
|data_7_val   |   in|   16|     ap_none|                                                              data_7_val|        scalar|
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.07>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_7_val" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 2 'read' 'data_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_5_val" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 3 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 4 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i16 %data_7_val_read" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 5 'trunc' 'trunc_ln43' <Predicate = (icmp_ln45_18)> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln43_17 = trunc i16 %data_5_val_read" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 6 'trunc' 'trunc_ln43_17' <Predicate = (icmp_ln45_17)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln43_18 = trunc i16 %data_4_val_read" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 7 'trunc' 'trunc_ln43_18' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 8 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.78ns)   --->   "%icmp_ln45 = icmp_sgt  i16 %data_4_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 9 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.29ns)   --->   "%datareg = select i1 %icmp_ln45, i15 %trunc_ln43_18, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 10 'select' 'datareg' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i15 %datareg" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 11 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.78ns)   --->   "%icmp_ln45_17 = icmp_sgt  i16 %data_5_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 12 'icmp' 'icmp_ln45_17' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.29ns)   --->   "%datareg_17 = select i1 %icmp_ln45_17, i15 %trunc_ln43_17, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 13 'select' 'datareg_17' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln45_17 = zext i15 %datareg_17" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 14 'zext' 'zext_ln45_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.78ns)   --->   "%icmp_ln45_18 = icmp_sgt  i16 %data_7_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 15 'icmp' 'icmp_ln45_18' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.29ns)   --->   "%datareg_18 = select i1 %icmp_ln45_18, i15 %trunc_ln43, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 16 'select' 'datareg_18' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln45_18 = zext i15 %datareg_18" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 17 'zext' 'zext_ln45_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%newret1 = insertvalue i48 <undef>, i16 %zext_ln45" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 18 'insertvalue' 'newret1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%newret3 = insertvalue i48 %newret1, i16 %zext_ln45_17" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 19 'insertvalue' 'newret3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%newret5 = insertvalue i48 %newret3, i16 %zext_ln45_18" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 20 'insertvalue' 'newret5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln45 = ret i48 %newret5" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 21 'ret' 'ret_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_4_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_5_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_7_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_7_val_read   (read        ) [ 00]
data_5_val_read   (read        ) [ 00]
data_4_val_read   (read        ) [ 00]
trunc_ln43        (trunc       ) [ 00]
trunc_ln43_17     (trunc       ) [ 00]
trunc_ln43_18     (trunc       ) [ 00]
specpipeline_ln43 (specpipeline) [ 00]
icmp_ln45         (icmp        ) [ 01]
datareg           (select      ) [ 00]
zext_ln45         (zext        ) [ 00]
icmp_ln45_17      (icmp        ) [ 01]
datareg_17        (select      ) [ 00]
zext_ln45_17      (zext        ) [ 00]
icmp_ln45_18      (icmp        ) [ 01]
datareg_18        (select      ) [ 00]
zext_ln45_18      (zext        ) [ 00]
newret1           (insertvalue ) [ 00]
newret3           (insertvalue ) [ 00]
newret5           (insertvalue ) [ 00]
ret_ln45          (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_4_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_5_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_7_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="data_7_val_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="16" slack="0"/>
<pin id="24" dir="0" index="1" bw="16" slack="0"/>
<pin id="25" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_7_val_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="data_5_val_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="16" slack="0"/>
<pin id="30" dir="0" index="1" bw="16" slack="0"/>
<pin id="31" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_5_val_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="data_4_val_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="16" slack="0"/>
<pin id="36" dir="0" index="1" bw="16" slack="0"/>
<pin id="37" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_val_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="trunc_ln43_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="trunc_ln43_17_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="16" slack="0"/>
<pin id="46" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_17/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="trunc_ln43_18_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_18/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="icmp_ln45_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="datareg_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="15" slack="0"/>
<pin id="61" dir="0" index="2" bw="15" slack="0"/>
<pin id="62" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="zext_ln45_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="15" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="icmp_ln45_17_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_17/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="datareg_17_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="15" slack="0"/>
<pin id="79" dir="0" index="2" bw="15" slack="0"/>
<pin id="80" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_17/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="zext_ln45_17_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="15" slack="0"/>
<pin id="86" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_17/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln45_18_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_18/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="datareg_18_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="15" slack="0"/>
<pin id="97" dir="0" index="2" bw="15" slack="0"/>
<pin id="98" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_18/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln45_18_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="15" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_18/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="newret1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="48" slack="0"/>
<pin id="108" dir="0" index="1" bw="15" slack="0"/>
<pin id="109" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="newret3_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="48" slack="0"/>
<pin id="114" dir="0" index="1" bw="15" slack="0"/>
<pin id="115" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret3/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="newret5_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="48" slack="0"/>
<pin id="120" dir="0" index="1" bw="15" slack="0"/>
<pin id="121" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret5/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="6" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="4" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="6" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="2" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="43"><net_src comp="22" pin="2"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="28" pin="2"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="34" pin="2"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="34" pin="2"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="16" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="52" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="48" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="18" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="69"><net_src comp="58" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="28" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="70" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="44" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="87"><net_src comp="76" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="22" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="88" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="40" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="105"><net_src comp="94" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="66" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="106" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="84" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="112" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="102" pin="1"/><net_sink comp="118" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : data_4_val | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : data_5_val | {1 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : data_7_val | {1 }
  - Chain level:
	State 1
		datareg : 1
		zext_ln45 : 2
		datareg_17 : 1
		zext_ln45_17 : 2
		datareg_18 : 1
		zext_ln45_18 : 2
		newret1 : 3
		newret3 : 4
		newret5 : 5
		ret_ln45 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       icmp_ln45_fu_52      |    0    |    23   |
|   icmp   |     icmp_ln45_17_fu_70     |    0    |    23   |
|          |     icmp_ln45_18_fu_88     |    0    |    23   |
|----------|----------------------------|---------|---------|
|          |        datareg_fu_58       |    0    |    15   |
|  select  |      datareg_17_fu_76      |    0    |    15   |
|          |      datareg_18_fu_94      |    0    |    15   |
|----------|----------------------------|---------|---------|
|          | data_7_val_read_read_fu_22 |    0    |    0    |
|   read   | data_5_val_read_read_fu_28 |    0    |    0    |
|          | data_4_val_read_read_fu_34 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      trunc_ln43_fu_40      |    0    |    0    |
|   trunc  |     trunc_ln43_17_fu_44    |    0    |    0    |
|          |     trunc_ln43_18_fu_48    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       zext_ln45_fu_66      |    0    |    0    |
|   zext   |     zext_ln45_17_fu_84     |    0    |    0    |
|          |     zext_ln45_18_fu_102    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       newret1_fu_106       |    0    |    0    |
|insertvalue|       newret3_fu_112       |    0    |    0    |
|          |       newret5_fu_118       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   114   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   114  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   114  |
+-----------+--------+--------+
