
                                 PrimeTime (R)

              Version P-2019.03-SP5-1 for linux64 - Dec 13, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Warning: Cannot use command line editor for terminal type 'xterm-256color'. (CLE-100)
source common_setup.tcl
source pt_setup.tcl
top_net.v
top_net.v
read_verilog $NETLIST_FILES
1
current_design $DESIGN_NAME
Information: current_design won't return any data before link (DES-071)
link_design -verbose
Loading verilog file '/home1/std6/ASIC/2024_4_1_ASICFrontEnd/lab_fin/fin_rev03/syn/net/top_net.v'
Loading db file '/tools/edk/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.db'
Linking design top...

Libraries used to link top:
  saed90nm_max

Information: 195 (87.05%) library cells are unused in library saed90nm_max..... (LNK-045)
Information: total 195 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 1510 leaf cells, ports, hiers and 1783 nets in the design (LNK-047)
1
source /home1/std6/ASIC/2024_4_1_ASICFrontEnd/lab_fin/fin_rev03/syn/scr/top.con
Information: Issuing set_operating_conditions for setting analysis mode on_chip_variation. (PTE-037)
set_operating_conditions -analysis_type on_chip_variation  -library [get_libs {saed90nm_max.db:saed90nm_max}] 
1
1
update_timing
Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
Information: Building multi voltage information for entire design. (MV-022)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
1
check_timing
Information: Checking 'no_input_delay'.
Information: Checking 'no_driving_cell'.
Information: Checking 'unconstrained_endpoints'.
Warning: There are 352 endpoints which are not constrained for maximum delay.

Information: Checking 'unexpandable_clocks'.
Information: Checking 'latch_fanout'.
Information: Checking 'no_clock'.
Information: Checking 'partial_input_delay'.
Warning: There are 8 ports with partially defined input delays.

Information: Checking 'generic'.
Information: Checking 'loops'.
Information: Checking 'generated_clocks'.
Information: Checking 'pulse_clock_non_pulse_clock_merge'.
Information: Checking 'pll_configuration'.
0
report_analysis_coverage
****************************************
Report : analysis_coverage
Design : top
Version: P-2019.03-SP5-1
Date   : Mon Jun 17 17:54:05 2024
****************************************

Type of Check         Total              Met         Violated         Untested
--------------------------------------------------------------------------------
setup                   352       351 (100%)         0 (  0%)         1 (  0%)
hold                    352       343 ( 97%)         0 (  0%)         9 (  3%)
recovery                352         0 (  0%)         0 (  0%)       352 (100%)
removal                 352         0 (  0%)         0 (  0%)       352 (100%)
min_pulse_width        1056       704 ( 67%)         0 (  0%)       352 ( 33%)
out_setup                 8         8 (100%)         0 (  0%)         0 (  0%)
out_hold                  8         0 (  0%)         0 (  0%)         8 (100%)
--------------------------------------------------------------------------------
All Checks             2480      1406 ( 57%)         0 (  0%)      1074 ( 43%)

1
report_timing
****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: P-2019.03-SP5-1
Date   : Mon Jun 17 17:54:05 2024
****************************************


  Startpoint: R_254 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_mul_hn4_mul_abs_reg_11_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  R_254/CLK (DFFARX1)                                     0.00       0.00 r
  R_254/Q (DFFARX1)                                       0.71       0.71 f
  U1367/CO (FADDX1)                                       0.48       1.19 f
  U1382/ZN (INVX0)                                        0.26       1.45 r
  U1383/ZN (INVX0)                                        0.28       1.73 f
  U1482/QN (NAND2X0)                                      0.50       2.22 r
  U646/QN (NAND2X0)                                       0.32       2.54 f
  U1548/QN (NAND2X0)                                      0.41       2.96 r
  U601/QN (NAND2X0)                                       1.14       4.10 f
  intadd_3_U7/CO (FADDX1)                                 0.92       5.02 f
  intadd_3_U6/CO (FADDX1)                                 0.58       5.61 f
  intadd_3_U5/CO (FADDX1)                                 0.52       6.12 f
  intadd_3_U4/CO (FADDX1)                                 0.52       6.64 f
  intadd_3_U3/CO (FADDX1)                                 0.52       7.16 f
  U1748/CO (FADDX1)                                       0.49       7.65 f
  U1392/QN (NAND2X0)                                      0.27       7.92 r
  U922/QN (NAND2X1)                                       0.20       8.13 f
  U895/Q (XOR2X1)                                         0.49       8.61 r
  u_mul_hn4_mul_abs_reg_11_/D (DFFARX1)                   0.03       8.64 r
  data arrival time                                                  8.64

  clock clk (rise edge)                                   9.00       9.00
  clock network delay (ideal)                             0.00       9.00
  clock reconvergence pessimism                           0.00       9.00
  u_mul_hn4_mul_abs_reg_11_/CLK (DFFARX1)                            9.00 r
  library setup time                                     -0.35       8.65
  data required time                                                 8.65
  ------------------------------------------------------------------------------
  data required time                                                 8.65
  data arrival time                                                 -8.64
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.01


1
file delete -force top_savesession
save_session top_savesession
Saving netlist information.....
Saving miscellaneous application information.....
Saving timing information.....
Saving variable information.....
Information: At least 1 MB of free disk space in pt_tmp_dir will be required to restore this session.  (SR-044)
1
quit
Information: Defining new variable 'REPORTS_DIR'. (CMD-041)
Information: Defining new variable 'TARGET_LIBRARY_FILES'. (CMD-041)
Information: Defining new variable 'DESIGN_REF_DATA_PATH'. (CMD-041)
Information: Defining new variable 'DESIGN_NAME'. (CMD-041)
Information: Defining new variable 'NETLIST_FILES'. (CMD-041)
Information: Defining new variable 'ADDITIONAL_SEARCH_PATH'. (CMD-041)
Information: Defining new variable 'ADDITIONAL_LINK_LIB_FILES'. (CMD-041)

Timing updates: 1 (0 implicit, 1 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 1295.76 MB
CPU usage for this session: 2 seconds 
Elapsed time for this session: 2 seconds
Diagnostics summary: 2 warnings, 16 informationals

Thank you for using pt_shell!
