module RegMask 
	#(
		parameter B = 32
	)
	(
		input wire clk,
		input wire reset_n,
		input wire write_n,
		input wire[B-1:0] writedata,
		output reg[B-1:0] readdata,
		
		output wire[B-1:0] outport
	);

always @(posedge clk or negedge reset_n)
begin
	if(reset_n == 0) 
		readdata <= 0;
	else if(~write_n)
		readdata <= writedata;
end

assign outport = readdata;

endmodule