# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../counter_test.ip_user_files/bd/design_1/ipshared/a277/hdl/counter_v1_0_M00_AXIS.v"
verilog xil_defaultlib  "../../../counter_test.ip_user_files/bd/design_1/ipshared/a277/hdl/counter_v1_0.v"
verilog xil_defaultlib  "../../../counter_test.ip_user_files/bd/design_1/ip/design_1_counter_0_0/sim/design_1_counter_0_0.v"
verilog xil_defaultlib  "../../../counter_test.ip_user_files/bd/design_1/hdl/design_1.v"
verilog xil_defaultlib  "../../../counter_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v"
verilog xil_defaultlib  "../../../counter_test.srcs/sim_1/new/design_1_wrap_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
