21:29:00 **** Incremental Build of configuration Debug for project zycapTest1_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 51463 C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/export/PRwithZycap/PRwithZycap.xpfm standalone_domain C:/GitHub/ReconHardware/FPGA_Files/Software/zycapTest1_system/Debug/system.bif
sdcard_gen --xpfm C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/export/PRwithZycap/PRwithZycap.xpfm --sys_config PRwithZycap --bif C:/GitHub/ReconHardware/FPGA_Files/Software/zycapTest1_system/Debug/system.bif --no_bitstream --elf C:/GitHub/ReconHardware/FPGA_Files/Software/zycapTest1/Debug/zycapTest1.elf,ps7_cortexa9_0
Running C:/Xilinx/Vitis/2020.1/bin/bootgen  -image C:/GitHub/ReconHardware/FPGA_Files/Software/zycapTest1_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

21:29:05 Build Finished (took 4s.564ms)

