<!DOCTYPE html PUBLIC '-//W3C//DTD XHTML 1.0 Transitional//EN' 'http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd'>
<html xmlns='http://www.w3.org/1999/xhtml'>
<head>
<title>COM_BASE</title>
<meta name='robots' content='noindex,nofollow' />
<meta name='generator' content='GLOBAL-5.6.1' />
<meta http-equiv='Content-Style-Type' content='text/css' />
<link rel='stylesheet' type='text/css' href='../style.css' />
</head>
<body>
<pre>
<a href='../S/28.html#L40'>COM_BASE</a>           40 bsp/boot/ppc/prep/debug.c #define COM_RBR		(COM_BASE + 0x00)	/* receive buffer register */
<a href='../S/28.html#L41'>COM_BASE</a>           41 bsp/boot/ppc/prep/debug.c #define COM_THR		(COM_BASE + 0x00)	/* transmit holding register */
<a href='../S/28.html#L42'>COM_BASE</a>           42 bsp/boot/ppc/prep/debug.c #define COM_IER		(COM_BASE + 0x01)	/* interrupt enable register */
<a href='../S/28.html#L43'>COM_BASE</a>           43 bsp/boot/ppc/prep/debug.c #define COM_FCR		(COM_BASE + 0x02)	/* FIFO control register */
<a href='../S/28.html#L44'>COM_BASE</a>           44 bsp/boot/ppc/prep/debug.c #define COM_IIR		(COM_BASE + 0x02)	/* interrupt identification register */
<a href='../S/28.html#L45'>COM_BASE</a>           45 bsp/boot/ppc/prep/debug.c #define COM_LCR		(COM_BASE + 0x03)	/* line control register */
<a href='../S/28.html#L46'>COM_BASE</a>           46 bsp/boot/ppc/prep/debug.c #define COM_MCR		(COM_BASE + 0x04)	/* modem control register */
<a href='../S/28.html#L47'>COM_BASE</a>           47 bsp/boot/ppc/prep/debug.c #define COM_LSR		(COM_BASE + 0x05)	/* line status register */
<a href='../S/28.html#L48'>COM_BASE</a>           48 bsp/boot/ppc/prep/debug.c #define COM_MSR		(COM_BASE + 0x06)	/* modem status register */
<a href='../S/28.html#L49'>COM_BASE</a>           49 bsp/boot/ppc/prep/debug.c #define COM_DLL		(COM_BASE + 0x00)	/* divisor latch LSB (LCR[7] = 1) */
<a href='../S/28.html#L50'>COM_BASE</a>           50 bsp/boot/ppc/prep/debug.c #define COM_DLM		(COM_BASE + 0x01)	/* divisor latch MSB (LCR[7] = 1) */
<a href='../S/39.html#L42'>COM_BASE</a>           42 bsp/boot/x86/pc/debug.c #define COM_RBR		(COM_BASE + 0x00)	/* receive buffer register */
<a href='../S/39.html#L43'>COM_BASE</a>           43 bsp/boot/x86/pc/debug.c #define COM_THR		(COM_BASE + 0x00)	/* transmit holding register */
<a href='../S/39.html#L44'>COM_BASE</a>           44 bsp/boot/x86/pc/debug.c #define COM_IER		(COM_BASE + 0x01)	/* interrupt enable register */
<a href='../S/39.html#L45'>COM_BASE</a>           45 bsp/boot/x86/pc/debug.c #define COM_FCR		(COM_BASE + 0x02)	/* FIFO control register */
<a href='../S/39.html#L46'>COM_BASE</a>           46 bsp/boot/x86/pc/debug.c #define COM_IIR		(COM_BASE + 0x02)	/* interrupt identification register */
<a href='../S/39.html#L47'>COM_BASE</a>           47 bsp/boot/x86/pc/debug.c #define COM_LCR		(COM_BASE + 0x03)	/* line control register */
<a href='../S/39.html#L48'>COM_BASE</a>           48 bsp/boot/x86/pc/debug.c #define COM_MCR		(COM_BASE + 0x04)	/* modem control register */
<a href='../S/39.html#L49'>COM_BASE</a>           49 bsp/boot/x86/pc/debug.c #define COM_LSR		(COM_BASE + 0x05)	/* line status register */
<a href='../S/39.html#L50'>COM_BASE</a>           50 bsp/boot/x86/pc/debug.c #define COM_MSR		(COM_BASE + 0x06)	/* modem status register */
<a href='../S/39.html#L51'>COM_BASE</a>           51 bsp/boot/x86/pc/debug.c #define COM_DLL		(COM_BASE + 0x00)	/* divisor latch LSB (LCR[7] = 1) */
<a href='../S/39.html#L52'>COM_BASE</a>           52 bsp/boot/x86/pc/debug.c #define COM_DLM		(COM_BASE + 0x01)	/* divisor latch MSB (LCR[7] = 1) */
<a href='../S/87.html#L50'>COM_BASE</a>           50 bsp/drv/dev/serial/ns16550.c #define COM_RBR		(COM_BASE + 0x00)	/* receive buffer register */
<a href='../S/87.html#L51'>COM_BASE</a>           51 bsp/drv/dev/serial/ns16550.c #define COM_THR		(COM_BASE + 0x00)	/* transmit holding register */
<a href='../S/87.html#L52'>COM_BASE</a>           52 bsp/drv/dev/serial/ns16550.c #define COM_IER		(COM_BASE + 0x01)	/* interrupt enable register */
<a href='../S/87.html#L53'>COM_BASE</a>           53 bsp/drv/dev/serial/ns16550.c #define COM_FCR		(COM_BASE + 0x02)	/* FIFO control register */
<a href='../S/87.html#L54'>COM_BASE</a>           54 bsp/drv/dev/serial/ns16550.c #define COM_IIR		(COM_BASE + 0x02)	/* interrupt identification register */
<a href='../S/87.html#L55'>COM_BASE</a>           55 bsp/drv/dev/serial/ns16550.c #define COM_LCR		(COM_BASE + 0x03)	/* line control register */
<a href='../S/87.html#L56'>COM_BASE</a>           56 bsp/drv/dev/serial/ns16550.c #define COM_MCR		(COM_BASE + 0x04)	/* modem control register */
<a href='../S/87.html#L57'>COM_BASE</a>           57 bsp/drv/dev/serial/ns16550.c #define COM_LSR		(COM_BASE + 0x05)	/* line status register */
<a href='../S/87.html#L58'>COM_BASE</a>           58 bsp/drv/dev/serial/ns16550.c #define COM_MSR		(COM_BASE + 0x06)	/* modem status register */
<a href='../S/87.html#L59'>COM_BASE</a>           59 bsp/drv/dev/serial/ns16550.c #define COM_DLL		(COM_BASE + 0x00)	/* divisor latch LSB (LCR[7] = 1) */
<a href='../S/87.html#L60'>COM_BASE</a>           60 bsp/drv/dev/serial/ns16550.c #define COM_DLM		(COM_BASE + 0x01)	/* divisor latch MSB (LCR[7] = 1) */
<a href='../S/168.html#L42'>COM_BASE</a>           42 bsp/hal/ppc/prep/diag.c #define COM_THR		(COM_BASE + 0x00)	/* transmit holding register */
<a href='../S/168.html#L43'>COM_BASE</a>           43 bsp/hal/ppc/prep/diag.c #define COM_LSR		(COM_BASE + 0x05)	/* line status register */
<a href='../S/187.html#L170'>COM_BASE</a>          170 bsp/hal/x86/pc/diag.c #define COM_THR		(COM_BASE + 0x00)	/* transmit holding register */
<a href='../S/187.html#L171'>COM_BASE</a>          171 bsp/hal/x86/pc/diag.c #define COM_LSR		(COM_BASE + 0x05)	/* line status register */
</pre>
</body>
</html>
