;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-137
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 61
	SLT 320, @292
	MOV -1, <-20
	MOV -1, <-20
	DJN 12, <10
	SPL 9, <-1
	JMN -7, @-20
	JMP @72, #201
	JMN -7, @-20
	SUB @121, 106
	ADD 12, @10
	SUB @121, 106
	JMN -1, @-20
	SUB -1, <-20
	JMN -1, @-20
	CMP @127, 106
	ADD #23, @230
	SPL <-702, -820
	CMP #72, @202
	SPL 0, <402
	JMP -1, @-20
	SLT 320, @292
	JMP -1, @-20
	SPL <-702, -820
	JMP @121, -106
	SPL <-702, -820
	SUB @-702, -420
	CMP 139, 9
	DJN 20, <13
	ADD <13, <12
	SUB 20, @13
	SUB 0, -1
	SPL <-702, -820
	SUB @121, 103
	MOV -1, <-20
	ADD 210, 60
	SUB @0, @2
	SUB @121, 106
	JMP @12, #202
	JMP @12, #202
	ADD 210, 60
	JMP @12, #202
	SUB @121, 106
	CMP -207, <-137
	ADD 210, 30
	ADD 20, @290
