

================================================================
== Vitis HLS Report for 'decompressor_kernel_Pipeline_VITIS_LOOP_64_4'
================================================================
* Date:           Tue Oct  8 21:19:30 2024

* Version:        2022.2 (Build 4023990 on Oct 11 2023)
* Project:        DecompressorProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.560 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_4  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.56>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%decompressed_count = alloca i32 1" [../work/cc/src/decompressor_kernel.cc:58]   --->   Operation 5 'alloca' 'decompressed_count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %lz77_output_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%store_ln58 = store i32 0, i32 %decompressed_count" [../work/cc/src/decompressor_kernel.cc:58]   --->   Operation 8 'store' 'store_ln58' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body12"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%decompressed_count_1 = load i32 %decompressed_count" [../work/cc/src/decompressor_kernel.cc:84]   --->   Operation 10 'load' 'decompressed_count_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %lz77_output_stream, i32 1" [../work/cc/src/decompressor_kernel.cc:65]   --->   Operation 11 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (1.14ns)   --->   "%decompressed_count_2 = add i32 %decompressed_count_1, i32 1" [../work/cc/src/decompressor_kernel.cc:84]   --->   Operation 12 'add' 'decompressed_count_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %tmp, void %while.cond31.preheader.exitStub, void %VITIS_LOOP_72_5" [../work/cc/src/decompressor_kernel.cc:65]   --->   Operation 13 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.10ns)   --->   "%lz77_data = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %lz77_output_stream" [../work/cc/src/decompressor_kernel.cc:69]   --->   Operation 14 'read' 'lz77_data' <Predicate = (tmp)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i16 %lz77_data" [../work/cc/src/decompressor_kernel.cc:69]   --->   Operation 15 'trunc' 'trunc_ln69' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %lz77_data, i32 8, i32 15" [../work/cc/src/decompressor_kernel.cc:74]   --->   Operation 16 'partselect' 'tmp_18' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.87ns)   --->   "%icmp_ln74 = icmp_ne  i8 %tmp_18, i8 0" [../work/cc/src/decompressor_kernel.cc:74]   --->   Operation 17 'icmp' 'icmp_ln74' <Predicate = (tmp)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.40ns)   --->   "%lz77_data_1 = select i1 %icmp_ln74, i8 255, i8 %trunc_ln69" [../work/cc/src/decompressor_kernel.cc:74]   --->   Operation 18 'select' 'lz77_data_1' <Predicate = (tmp)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln78)   --->   "%trunc_ln78 = trunc i8 %lz77_data_1" [../work/cc/src/decompressor_kernel.cc:78]   --->   Operation 19 'trunc' 'trunc_ln78' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node select_ln78)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln78, i4 0" [../work/cc/src/decompressor_kernel.cc:78]   --->   Operation 20 'bitconcatenate' 'shl_ln' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node select_ln78)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lz77_data_1, i32 3" [../work/cc/src/decompressor_kernel.cc:78]   --->   Operation 21 'bitselect' 'tmp_19' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %lz77_data_1, i32 4, i32 7" [../work/cc/src/decompressor_kernel.cc:78]   --->   Operation 22 'partselect' 'tmp_s' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.80ns)   --->   "%icmp_ln78 = icmp_ne  i4 %tmp_s, i4 0" [../work/cc/src/decompressor_kernel.cc:78]   --->   Operation 23 'icmp' 'icmp_ln78' <Predicate = (tmp)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln78)   --->   "%or_ln78 = or i1 %tmp_19, i1 %icmp_ln78" [../work/cc/src/decompressor_kernel.cc:78]   --->   Operation 24 'or' 'or_ln78' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln78 = select i1 %or_ln78, i7 127, i7 %shl_ln" [../work/cc/src/decompressor_kernel.cc:78]   --->   Operation 25 'select' 'select_ln78' <Predicate = (tmp)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln58 = store i32 %decompressed_count_2, i32 %decompressed_count" [../work/cc/src/decompressor_kernel.cc:58]   --->   Operation 26 'store' 'store_ln58' <Predicate = (tmp)> <Delay = 0.46>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %decompressed_count_out, i32 %decompressed_count_1" [../work/cc/src/decompressor_kernel.cc:84]   --->   Operation 34 'write' 'write_ln84' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (!tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.72>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16" [../work/cc/src/decompressor_kernel.cc:69]   --->   Operation 27 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../work/cc/src/decompressor_kernel.cc:64]   --->   Operation 28 'specloopname' 'specloopname_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i7 %select_ln78" [../work/cc/src/decompressor_kernel.cc:69]   --->   Operation 29 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i7.i1.i7.i1.i7.i8, i7 %select_ln78, i1 0, i7 %select_ln78, i1 0, i7 %select_ln78, i8 %zext_ln69" [../work/cc/src/decompressor_kernel.cc:83]   --->   Operation 30 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i31 %tmp_14" [../work/cc/src/decompressor_kernel.cc:83]   --->   Operation 31 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.72ns)   --->   "%write_ln83 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %out_stream, i32 %zext_ln83" [../work/cc/src/decompressor_kernel.cc:83]   --->   Operation 32 'write' 'write_ln83' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln64 = br void %while.body12" [../work/cc/src/decompressor_kernel.cc:64]   --->   Operation 33 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.560ns
The critical path consists of the following:
	fifo request operation ('tmp', ../work/cc/src/decompressor_kernel.cc:65) on port 'lz77_output_stream' (../work/cc/src/decompressor_kernel.cc:65) [11]  (0.000 ns)
	fifo read operation ('lz77_data', ../work/cc/src/decompressor_kernel.cc:69) on port 'lz77_output_stream' (../work/cc/src/decompressor_kernel.cc:69) [17]  (2.102 ns)
	'icmp' operation 1 bit ('icmp_ln74', ../work/cc/src/decompressor_kernel.cc:74) [20]  (0.871 ns)
	'select' operation 8 bit ('lz77_data', ../work/cc/src/decompressor_kernel.cc:74) [21]  (0.400 ns)
	'icmp' operation 1 bit ('icmp_ln78', ../work/cc/src/decompressor_kernel.cc:78) [26]  (0.809 ns)
	'or' operation 1 bit ('or_ln78', ../work/cc/src/decompressor_kernel.cc:78) [27]  (0.000 ns)
	'select' operation 7 bit ('select_ln78', ../work/cc/src/decompressor_kernel.cc:78) [28]  (0.378 ns)

 <State 2>: 1.728ns
The critical path consists of the following:
	fifo write operation ('write_ln83', ../work/cc/src/decompressor_kernel.cc:83) on port 'out_stream' (../work/cc/src/decompressor_kernel.cc:83) [32]  (1.728 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
