// Seed: 1876666451
module module_0 (
    module_0,
    id_1,
    id_2
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wor id_4;
  assign id_2 = 1;
  assign id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_3[1 : 1];
  module_0(
      id_4, id_4, id_4
  ); id_7(
      .id_0(1'b0 ** id_6 < 1'b0),
      .id_1(id_6 >= id_1[1]),
      .id_2(id_5 ** 1),
      .id_3(id_3[1]),
      .id_4(id_3[1])
  );
  assign id_1 = id_3;
endmodule
