

================================================================
== Vivado HLS Report for 'p_nn_hls_src_digitRe'
================================================================
* Date:           Tue Dec 18 11:03:27 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        nn_hls
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.79|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     55|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      0|     66|    239|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     33|
|Register         |        -|      -|      6|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     72|    327|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +--------------------------+----------------------+---------+-------+----+-----+
    |digitRecognizer_fKfY_U42  |digitRecognizer_fKfY  |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+
    |Total                     |                      |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |tmp_35_fu_108_p2  |    and   |      0|  0|   2|           1|           1|
    |notlhs_fu_92_p2   |   icmp   |      0|  0|   4|           8|           2|
    |notrhs_fu_98_p2   |   icmp   |      0|  0|  13|          23|           1|
    |ap_block_state1   |    or    |      0|  0|   2|           1|           1|
    |tmp_s_fu_104_p2   |    or    |      0|  0|   2|           1|           1|
    |hiddenOut_d0      |  select  |      0|  0|  32|           1|           1|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0|  55|          35|           7|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  15|          3|    1|          3|
    |ap_done        |   9|          2|    1|          2|
    |o_0_i_i_blk_n  |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          |  33|          7|    3|          7|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  2|   0|    2|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |notlhs_reg_131  |  1|   0|    1|          0|
    |notrhs_reg_136  |  1|   0|    1|          0|
    |tmp_34_reg_141  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  6|   0|    6|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------+-----+-----+------------+----------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | __nn_hls/src/digitRe | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | __nn_hls/src/digitRe | return value |
|ap_start            |  in |    1| ap_ctrl_hs | __nn_hls/src/digitRe | return value |
|ap_done             | out |    1| ap_ctrl_hs | __nn_hls/src/digitRe | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | __nn_hls/src/digitRe | return value |
|ap_idle             | out |    1| ap_ctrl_hs | __nn_hls/src/digitRe | return value |
|ap_ready            | out |    1| ap_ctrl_hs | __nn_hls/src/digitRe | return value |
|p_read              |  in |   32|   ap_none  |        p_read        |    scalar    |
|hiddenOut_address0  | out |    5|  ap_memory |       hiddenOut      |     array    |
|hiddenOut_ce0       | out |    1|  ap_memory |       hiddenOut      |     array    |
|hiddenOut_we0       | out |    1|  ap_memory |       hiddenOut      |     array    |
|hiddenOut_d0        | out |   32|  ap_memory |       hiddenOut      |     array    |
|o_0_i_i_dout        |  in |    6|   ap_fifo  |        o_0_i_i       |    pointer   |
|o_0_i_i_empty_n     |  in |    1|   ap_fifo  |        o_0_i_i       |    pointer   |
|o_0_i_i_read        | out |    1|   ap_fifo  |        o_0_i_i       |    pointer   |
+--------------------+-----+-----+------------+----------------------+--------------+

