Warning: Design 'fpu' has '8' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : qor
Design : fpu
Version: M-2016.12-SP1
Date   : Tue Apr 23 19:21:27 2019
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:    1935483.50
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        641
  Hierarchical Port Count:      28146
  Leaf Cell Count:              16057
  Buf/Inv Cell Count:            1216
  Buf Cell Count:                   9
  Inv Cell Count:                1207
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     12370
  Sequential Cell Count:         3687
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    34181.097793
  Noncombinational Area: 26730.612133
  Buf/Inv Area:           1569.339207
  Total Buffer Area:            18.30
  Total Inverter Area:        1551.04
  Macro/Black Box Area:      0.000000
  Net Area:              27046.268660
  -----------------------------------
  Cell Area:             60911.709926
  Design Area:           87957.978586


  Design Rules
  -----------------------------------
  Total Number of Nets:         20586
  Nets With Violations:             1
  Max Trans Violations:             1
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   29.93
  Logic Optimization:                 29.27
  Mapping Optimization:              231.61
  -----------------------------------------
  Overall Compile Time:              302.87
  Overall Compile Wall Clock Time:   305.08

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
