<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/MikePopoloski/slang" target="_blank">slang</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
rc: 1 (means success: 0)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/generate.v.html" target="file-frame">third_party/tools/yosys/tests/simple/generate.v</a>
defines: 
time_elapsed: 0.034s
ram usage: 10268 KB
</pre>
<pre class="log">

slang-driver --single-unit -I /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple <a href="../../../../third_party/tools/yosys/tests/simple/generate.v.html" target="file-frame">third_party/tools/yosys/tests/simple/generate.v</a>
Top level design units:
    gen_test1
    gen_test2
    gen_test3
    gen_test4
    gen_test5
    gen_test6
    gen_test7
    gen_test8

../../src/github/sv-tests/third_party/tools/yosys/tests/simple/generate.v:170:3: error: member not allowed in generate block
		begin : cond
		^~~~~~~~~~~~
../../src/github/sv-tests/third_party/tools/yosys/tests/simple/generate.v:170:3: warning: standalone generate block without loop or condition is not allowed in SystemVerilog [-Wnonstandard-generate]
		begin : cond
		^
../../src/github/sv-tests/third_party/tools/yosys/tests/simple/generate.v:218:3: error: member not allowed in generate block
		begin : A
		^~~~~~~~~
../../src/github/sv-tests/third_party/tools/yosys/tests/simple/generate.v:218:3: warning: standalone generate block without loop or condition is not allowed in SystemVerilog [-Wnonstandard-generate]
		begin : A
		^
../../src/github/sv-tests/third_party/tools/yosys/tests/simple/generate.v:220:4: error: member not allowed in generate block
			begin : B
			^~~~~~~~~
../../src/github/sv-tests/third_party/tools/yosys/tests/simple/generate.v:220:4: warning: standalone generate block without loop or condition is not allowed in SystemVerilog [-Wnonstandard-generate]
			begin : B
			^
../../src/github/sv-tests/third_party/tools/yosys/tests/simple/generate.v:231:4: error: member not allowed in generate block
			begin : C
			^~~~~~~~~
../../src/github/sv-tests/third_party/tools/yosys/tests/simple/generate.v:231:4: warning: standalone generate block without loop or condition is not allowed in SystemVerilog [-Wnonstandard-generate]
			begin : C
			^

Build failed: 4 errors, 4 warnings

</pre>
</body>