{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621320233198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621320233209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 18 07:43:53 2021 " "Processing started: Tue May 18 07:43:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621320233209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320233209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320233209 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621320233915 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621320233915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/title_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/title_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 title_rom " "Found entity 1: title_rom" {  } { { "sprites/title_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/title_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621320243058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/score_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/score_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_rom " "Found entity 1: score_rom" {  } { { "sprites/score_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/score_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621320243079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/pipe_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/pipe_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_rom " "Found entity 1: pipe_rom" {  } { { "sprites/pipe_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/pipe_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621320243091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/pause_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/pause_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 pause_rom " "Found entity 1: pause_rom" {  } { { "sprites/pause_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/pause_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621320243096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/numbers_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/numbers_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 numbers_rom " "Found entity 1: numbers_rom" {  } { { "sprites/numbers_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/numbers_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621320243102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/medals_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/medals_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 medals_rom " "Found entity 1: medals_rom" {  } { { "sprites/medals_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/medals_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621320243110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/game_over_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/game_over_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_over_rom " "Found entity 1: game_over_rom" {  } { { "sprites/game_over_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/game_over_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621320243121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/floor_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/floor_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 floor_rom " "Found entity 1: floor_rom" {  } { { "sprites/floor_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/floor_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621320243130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_3_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_3_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_3_rom " "Found entity 1: flap_3_rom" {  } { { "sprites/flap_3_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_3_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621320243135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_2_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_2_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_2_rom " "Found entity 1: flap_2_rom" {  } { { "sprites/flap_2_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_2_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621320243140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_1_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_1_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_1_rom " "Found entity 1: flap_1_rom" {  } { { "sprites/flap_1_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_1_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621320243145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/background_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/background_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 background_rom " "Found entity 1: background_rom" {  } { { "sprites/background_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/background_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621320243172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_gen " "Found entity 1: vga_gen" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621320243177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243177 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_divider.v(10) " "Verilog HDL information at clk_divider.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "clk_divider.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/clk_divider.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1621320243181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621320243183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "key_filter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/key_filter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621320243187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_renderer.v 1 1 " "Found 1 design units, including 1 entities, in source file image_renderer.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_renderer " "Found entity 1: image_renderer" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621320243193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_input.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_input " "Found entity 1: keyboard_input" {  } { { "keyboard_input.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/keyboard_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621320243198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_physics.v 1 1 " "Found 1 design units, including 1 entities, in source file bird_physics.v" { { "Info" "ISGN_ENTITY_NAME" "1 bird_physics " "Found entity 1: bird_physics" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621320243202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243202 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pause PAUSE game_FSM.v(3) " "Verilog HDL Declaration information at game_FSM.v(3): object \"pause\" differs only in case from object \"PAUSE\" in the same scope" {  } { { "game_FSM.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/game_FSM.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621320243206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file game_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_FSM " "Found entity 1: game_FSM" {  } { { "game_FSM.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/game_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621320243207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file collision_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 collision_detection " "Found entity 1: collision_detection" {  } { { "collision_detection.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/collision_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621320243212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243212 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand pipes.v(13) " "Verilog HDL Declaration warning at pipes.v(13): \"rand\" is SystemVerilog-2005 keyword" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 13 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1621320243215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.v 1 1 " "Found 1 design units, including 1 entities, in source file pipes.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621320243217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_number_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file random_number_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_number_generator " "Found entity 1: random_number_generator" {  } { { "random_number_generator.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/random_number_generator.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621320243222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243222 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA vga flappy_bird.v(19) " "Verilog HDL Declaration information at flappy_bird.v(19): object \"VGA\" differs only in case from object \"vga\" in the same scope" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621320243225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappy_bird.v 1 1 " "Found 1 design units, including 1 entities, in source file flappy_bird.v" { { "Info" "ISGN_ENTITY_NAME" "1 flappy_bird " "Found entity 1: flappy_bird" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621320243227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file score_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_counter " "Found entity 1: score_counter" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621320243232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2BCD " "Found entity 1: bin2BCD" {  } { { "bin2BCD.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bin2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621320243237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "hex_to_7seg.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/hex_to_7seg.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621320243241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243241 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flappy_bird " "Elaborating entity \"flappy_bird\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621320243479 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 flappy_bird.v(161) " "Verilog HDL assignment warning at flappy_bird.v(161): truncated value with size 32 to match size of target (10)" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621320243482 "|flappy_bird"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:VGA " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:VGA\"" {  } { { "flappy_bird.v" "VGA" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621320243483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:GAME " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:GAME\"" {  } { { "flappy_bird.v" "GAME" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621320243486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:FLOOR " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:FLOOR\"" {  } { { "flappy_bird.v" "FLOOR" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621320243488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_gen vga_gen:vga " "Elaborating entity \"vga_gen\" for hierarchy \"vga_gen:vga\"" {  } { { "flappy_bird.v" "vga" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621320243490 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_gen.v(35) " "Verilog HDL assignment warning at vga_gen.v(35): truncated value with size 32 to match size of target (16)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621320243491 "|flappy_bird|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_gen.v(48) " "Verilog HDL assignment warning at vga_gen.v(48): truncated value with size 32 to match size of target (16)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621320243491 "|flappy_bird|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(60) " "Verilog HDL assignment warning at vga_gen.v(60): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621320243491 "|flappy_bird|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(61) " "Verilog HDL assignment warning at vga_gen.v(61): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621320243491 "|flappy_bird|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(62) " "Verilog HDL assignment warning at vga_gen.v(62): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621320243491 "|flappy_bird|vga_gen:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_input keyboard_input:kb " "Elaborating entity \"keyboard_input\" for hierarchy \"keyboard_input:kb\"" {  } { { "flappy_bird.v" "kb" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621320243492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter keyboard_input:kb\|key_filter:p_edgeF " "Elaborating entity \"key_filter\" for hierarchy \"keyboard_input:kb\|key_filter:p_edgeF\"" {  } { { "keyboard_input.v" "p_edgeF" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/keyboard_input.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621320243494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_FSM game_FSM:FSM " "Elaborating entity \"game_FSM\" for hierarchy \"game_FSM:FSM\"" {  } { { "flappy_bird.v" "FSM" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621320243497 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "game_FSM.v(20) " "Verilog HDL Case Statement information at game_FSM.v(20): all case item expressions in this case statement are onehot" {  } { { "game_FSM.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/game_FSM.v" 20 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621320243498 "|flappy_bird|game_FSM:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird_physics bird_physics:phys " "Elaborating entity \"bird_physics\" for hierarchy \"bird_physics:phys\"" {  } { { "flappy_bird.v" "phys" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621320243500 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird_physics.v(38) " "Verilog HDL assignment warning at bird_physics.v(38): truncated value with size 32 to match size of target (16)" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621320243502 "|flappy_bird|bird_physics:phys"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird_physics.v(42) " "Verilog HDL assignment warning at bird_physics.v(42): truncated value with size 32 to match size of target (16)" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621320243502 "|flappy_bird|bird_physics:phys"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird_physics.v(44) " "Verilog HDL assignment warning at bird_physics.v(44): truncated value with size 32 to match size of target (16)" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621320243502 "|flappy_bird|bird_physics:phys"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bird_physics.v(31) " "Verilog HDL Case Statement information at bird_physics.v(31): all case item expressions in this case statement are onehot" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 31 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621320243502 "|flappy_bird|bird_physics:phys"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bird_physics.v(62) " "Verilog HDL Case Statement information at bird_physics.v(62): all case item expressions in this case statement are onehot" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 62 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621320243502 "|flappy_bird|bird_physics:phys"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_detection collision_detection:coll " "Elaborating entity \"collision_detection\" for hierarchy \"collision_detection:coll\"" {  } { { "flappy_bird.v" "coll" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621320243504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipes pipes:pipe_shift " "Elaborating entity \"pipes\" for hierarchy \"pipes:pipe_shift\"" {  } { { "flappy_bird.v" "pipe_shift" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621320243508 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pipes.v(47) " "Verilog HDL Case Statement information at pipes.v(47): all case item expressions in this case statement are onehot" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621320243513 "|flappy_bird|pipes:pipe_shift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_number_generator pipes:pipe_shift\|random_number_generator:rand " "Elaborating entity \"random_number_generator\" for hierarchy \"pipes:pipe_shift\|random_number_generator:rand\"" {  } { { "pipes.v" "rand" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621320243515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_counter score_counter:scr " "Elaborating entity \"score_counter\" for hierarchy \"score_counter:scr\"" {  } { { "flappy_bird.v" "scr" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621320243518 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[0\] score_counter.v(10) " "Inferred latch for \"hiscore\[0\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243520 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[1\] score_counter.v(10) " "Inferred latch for \"hiscore\[1\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243520 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[2\] score_counter.v(10) " "Inferred latch for \"hiscore\[2\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243520 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[3\] score_counter.v(10) " "Inferred latch for \"hiscore\[3\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243520 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[4\] score_counter.v(10) " "Inferred latch for \"hiscore\[4\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243521 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[5\] score_counter.v(10) " "Inferred latch for \"hiscore\[5\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243521 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[6\] score_counter.v(10) " "Inferred latch for \"hiscore\[6\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243521 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[7\] score_counter.v(10) " "Inferred latch for \"hiscore\[7\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243521 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[8\] score_counter.v(10) " "Inferred latch for \"hiscore\[8\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243521 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[9\] score_counter.v(10) " "Inferred latch for \"hiscore\[9\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243521 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[10\] score_counter.v(10) " "Inferred latch for \"hiscore\[10\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243521 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[11\] score_counter.v(10) " "Inferred latch for \"hiscore\[11\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243521 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[12\] score_counter.v(10) " "Inferred latch for \"hiscore\[12\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243521 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[13\] score_counter.v(10) " "Inferred latch for \"hiscore\[13\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243521 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[14\] score_counter.v(10) " "Inferred latch for \"hiscore\[14\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243521 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[15\] score_counter.v(10) " "Inferred latch for \"hiscore\[15\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243521 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[16\] score_counter.v(10) " "Inferred latch for \"hiscore\[16\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243521 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[17\] score_counter.v(10) " "Inferred latch for \"hiscore\[17\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243521 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[18\] score_counter.v(10) " "Inferred latch for \"hiscore\[18\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243521 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[19\] score_counter.v(10) " "Inferred latch for \"hiscore\[19\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243521 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[20\] score_counter.v(10) " "Inferred latch for \"hiscore\[20\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243521 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[21\] score_counter.v(10) " "Inferred latch for \"hiscore\[21\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243522 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[22\] score_counter.v(10) " "Inferred latch for \"hiscore\[22\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243522 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[23\] score_counter.v(10) " "Inferred latch for \"hiscore\[23\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243522 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[24\] score_counter.v(10) " "Inferred latch for \"hiscore\[24\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243522 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[25\] score_counter.v(10) " "Inferred latch for \"hiscore\[25\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243522 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[26\] score_counter.v(10) " "Inferred latch for \"hiscore\[26\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243522 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[27\] score_counter.v(10) " "Inferred latch for \"hiscore\[27\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243522 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[28\] score_counter.v(10) " "Inferred latch for \"hiscore\[28\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243522 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[29\] score_counter.v(10) " "Inferred latch for \"hiscore\[29\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243522 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[30\] score_counter.v(10) " "Inferred latch for \"hiscore\[30\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243522 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[31\] score_counter.v(10) " "Inferred latch for \"hiscore\[31\]\" at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243522 "|flappy_bird|score_counter:scr"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hiscore\[31\] score_counter.v(8) " "Can't resolve multiple constant drivers for net \"hiscore\[31\]\" at score_counter.v(8)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 8 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243523 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "score_counter.v(10) " "Constant driver at score_counter.v(10)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 10 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243523 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hiscore\[30\] score_counter.v(8) " "Can't resolve multiple constant drivers for net \"hiscore\[30\]\" at score_counter.v(8)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 8 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243523 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hiscore\[29\] score_counter.v(8) " "Can't resolve multiple constant drivers for net \"hiscore\[29\]\" at score_counter.v(8)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 8 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243523 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hiscore\[28\] score_counter.v(8) " "Can't resolve multiple constant drivers for net \"hiscore\[28\]\" at score_counter.v(8)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 8 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243523 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hiscore\[27\] score_counter.v(8) " "Can't resolve multiple constant drivers for net \"hiscore\[27\]\" at score_counter.v(8)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 8 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243523 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hiscore\[26\] score_counter.v(8) " "Can't resolve multiple constant drivers for net \"hiscore\[26\]\" at score_counter.v(8)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 8 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243523 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hiscore\[25\] score_counter.v(8) " "Can't resolve multiple constant drivers for net \"hiscore\[25\]\" at score_counter.v(8)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 8 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243523 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hiscore\[24\] score_counter.v(8) " "Can't resolve multiple constant drivers for net \"hiscore\[24\]\" at score_counter.v(8)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 8 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243523 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hiscore\[23\] score_counter.v(8) " "Can't resolve multiple constant drivers for net \"hiscore\[23\]\" at score_counter.v(8)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 8 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243523 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hiscore\[22\] score_counter.v(8) " "Can't resolve multiple constant drivers for net \"hiscore\[22\]\" at score_counter.v(8)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 8 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243523 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hiscore\[21\] score_counter.v(8) " "Can't resolve multiple constant drivers for net \"hiscore\[21\]\" at score_counter.v(8)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 8 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243523 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hiscore\[20\] score_counter.v(8) " "Can't resolve multiple constant drivers for net \"hiscore\[20\]\" at score_counter.v(8)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 8 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243523 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hiscore\[19\] score_counter.v(8) " "Can't resolve multiple constant drivers for net \"hiscore\[19\]\" at score_counter.v(8)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 8 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243523 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hiscore\[18\] score_counter.v(8) " "Can't resolve multiple constant drivers for net \"hiscore\[18\]\" at score_counter.v(8)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 8 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243523 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hiscore\[17\] score_counter.v(8) " "Can't resolve multiple constant drivers for net \"hiscore\[17\]\" at score_counter.v(8)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 8 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243523 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hiscore\[16\] score_counter.v(8) " "Can't resolve multiple constant drivers for net \"hiscore\[16\]\" at score_counter.v(8)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 8 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243523 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hiscore\[15\] score_counter.v(8) " "Can't resolve multiple constant drivers for net \"hiscore\[15\]\" at score_counter.v(8)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 8 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243523 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "hiscore\[14\] score_counter.v(8) " "Can't resolve multiple constant drivers for net \"hiscore\[14\]\" at score_counter.v(8)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 8 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243523 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "score_counter:scr " "Can't elaborate user hierarchy \"score_counter:scr\"" {  } { { "flappy_bird.v" "scr" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 128 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621320243523 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.map.smsg " "Generated suppressed messages file C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243599 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621320243656 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 18 07:44:03 2021 " "Processing ended: Tue May 18 07:44:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621320243656 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621320243656 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621320243656 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320243656 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 22 s 11 s " "Quartus Prime Flow was unsuccessful. 22 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621320244248 ""}
