$date
	Mon Oct 27 12:00:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SR_ff_tb $end
$var wire 1 ! Qbar $end
$var wire 1 " Q $end
$var reg 1 # R $end
$var reg 1 $ S $end
$var reg 1 % clk $end
$scope module uut $end
$var wire 1 ! Qbar $end
$var wire 1 # R $end
$var wire 1 $ S $end
$var wire 1 % clk $end
$var reg 1 " Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
1!
$end
#5
1%
#10
0%
1#
#15
1%
#20
0%
0#
1$
#25
0!
1"
1%
#30
0%
1#
#35
x!
x"
1%
#40
0%
