// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_top_tx_sar_table (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        txEng2txSar_upd_req_dout,
        txEng2txSar_upd_req_empty_n,
        txEng2txSar_upd_req_read,
        txApp2txSar_push_dout,
        txApp2txSar_push_empty_n,
        txApp2txSar_push_read,
        rxEng2txSar_upd_req_dout,
        rxEng2txSar_upd_req_empty_n,
        rxEng2txSar_upd_req_read,
        txSar2txEng_upd_rsp_din,
        txSar2txEng_upd_rsp_full_n,
        txSar2txEng_upd_rsp_write,
        txSar2rxEng_upd_rsp_din,
        txSar2rxEng_upd_rsp_full_n,
        txSar2rxEng_upd_rsp_write,
        txSar2txApp_ack_push_din,
        txSar2txApp_ack_push_full_n,
        txSar2txApp_ack_push_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [127:0] txEng2txSar_upd_req_dout;
input   txEng2txSar_upd_req_empty_n;
output   txEng2txSar_upd_req_read;
input  [63:0] txApp2txSar_push_dout;
input   txApp2txSar_push_empty_n;
output   txApp2txSar_push_read;
input  [191:0] rxEng2txSar_upd_req_dout;
input   rxEng2txSar_upd_req_empty_n;
output   rxEng2txSar_upd_req_read;
output  [191:0] txSar2txEng_upd_rsp_din;
input   txSar2txEng_upd_rsp_full_n;
output   txSar2txEng_upd_rsp_write;
output  [159:0] txSar2rxEng_upd_rsp_din;
input   txSar2rxEng_upd_rsp_full_n;
output   txSar2rxEng_upd_rsp_write;
output  [127:0] txSar2txApp_ack_push_din;
input   txSar2txApp_ack_push_full_n;
output   txSar2txApp_ack_push_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg txEng2txSar_upd_req_read;
reg txApp2txSar_push_read;
reg rxEng2txSar_upd_req_read;
reg txSar2txEng_upd_rsp_write;
reg txSar2rxEng_upd_rsp_write;
reg[127:0] txSar2txApp_ack_push_din;
reg txSar2txApp_ack_push_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_162_p3;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_reg_1021;
wire   [0:0] tmp_3_i_nbreadreq_fu_176_p3;
reg    ap_predicate_op65_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_i_reg_1021_pp0_iter1_reg;
reg   [0:0] tmp_3_i_reg_1059;
wire   [0:0] tmp_6_i_nbreadreq_fu_190_p3;
reg    ap_predicate_op112_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg   [0:0] tmp_i_reg_1021_pp0_iter3_reg;
reg   [0:0] tmp_write_V_reg_1037;
reg   [0:0] tmp_write_V_reg_1037_pp0_iter3_reg;
reg    ap_predicate_op204_write_state5;
reg    ap_block_state5_pp0_stage0_iter4;
reg   [0:0] tmp_i_reg_1021_pp0_iter4_reg;
reg   [0:0] tmp_3_i_reg_1059_pp0_iter4_reg;
reg   [0:0] tmp_6_i_reg_1113;
reg   [0:0] tmp_6_i_reg_1113_pp0_iter4_reg;
reg   [0:0] tmp_write_V_1_reg_1144;
reg   [0:0] tmp_write_V_1_reg_1144_pp0_iter4_reg;
reg    ap_predicate_op208_write_state6;
reg    ap_predicate_op213_write_state6;
reg   [0:0] tmp_write_V_reg_1037_pp0_iter4_reg;
reg   [0:0] tst_txEngUpdate_isRtQuery_reg_1055;
reg   [0:0] tst_txEngUpdate_isRtQuery_reg_1055_pp0_iter4_reg;
reg   [0:0] tmp_init_V_reg_1041;
reg   [0:0] tmp_init_V_reg_1041_pp0_iter4_reg;
reg    ap_predicate_op216_write_state6;
reg    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
reg   [9:0] tx_table_not_ackd_V_address0;
reg    tx_table_not_ackd_V_ce0;
reg    tx_table_not_ackd_V_we0;
wire   [31:0] tx_table_not_ackd_V_q0;
wire   [9:0] tx_table_not_ackd_V_address1;
reg    tx_table_not_ackd_V_ce1;
wire   [31:0] tx_table_not_ackd_V_q1;
wire   [9:0] tx_table_app_V_address0;
reg    tx_table_app_V_ce0;
reg    tx_table_app_V_we0;
reg   [9:0] tx_table_app_V_address1;
reg    tx_table_app_V_ce1;
reg    tx_table_app_V_we1;
wire   [17:0] tx_table_app_V_q1;
wire   [9:0] tx_table_ackd_V_address0;
reg    tx_table_ackd_V_ce0;
reg    tx_table_ackd_V_we0;
wire   [31:0] tx_table_ackd_V_q0;
reg   [9:0] tx_table_ackd_V_address1;
reg    tx_table_ackd_V_ce1;
reg    tx_table_ackd_V_we1;
wire   [31:0] tx_table_ackd_V_d1;
wire   [31:0] tx_table_ackd_V_q1;
wire   [9:0] tx_table_cong_window_V_address0;
reg    tx_table_cong_window_V_ce0;
reg    tx_table_cong_window_V_we0;
wire   [17:0] tx_table_cong_window_V_q0;
reg   [9:0] tx_table_cong_window_V_address1;
reg    tx_table_cong_window_V_ce1;
reg    tx_table_cong_window_V_we1;
wire   [17:0] tx_table_cong_window_V_q1;
reg   [9:0] tx_table_slowstart_threshold_V_address0;
reg    tx_table_slowstart_threshold_V_ce0;
reg    tx_table_slowstart_threshold_V_we0;
reg   [17:0] tx_table_slowstart_threshold_V_d0;
wire   [9:0] tx_table_slowstart_threshold_V_address1;
reg    tx_table_slowstart_threshold_V_ce1;
wire   [17:0] tx_table_slowstart_threshold_V_q1;
reg   [9:0] tx_table_finReady_address0;
reg    tx_table_finReady_ce0;
reg    tx_table_finReady_we0;
wire   [0:0] tx_table_finReady_q0;
wire   [9:0] tx_table_finReady_address1;
reg    tx_table_finReady_ce1;
reg    tx_table_finReady_we1;
reg   [9:0] tx_table_finSent_address0;
reg    tx_table_finSent_ce0;
reg    tx_table_finSent_we0;
wire   [0:0] tx_table_finSent_q0;
wire   [9:0] tx_table_finSent_address1;
reg    tx_table_finSent_ce1;
reg    tx_table_finSent_we1;
wire   [9:0] tx_table_recv_window_V_address0;
reg    tx_table_recv_window_V_ce0;
reg    tx_table_recv_window_V_we0;
wire   [15:0] tx_table_recv_window_V_d0;
wire   [9:0] tx_table_recv_window_V_address1;
reg    tx_table_recv_window_V_ce1;
wire   [15:0] tx_table_recv_window_V_q1;
wire   [9:0] tx_table_win_shift_V_address0;
reg    tx_table_win_shift_V_ce0;
reg    tx_table_win_shift_V_we0;
wire   [3:0] tx_table_win_shift_V_d0;
wire   [3:0] tx_table_win_shift_V_q0;
wire   [9:0] tx_table_win_shift_V_address1;
reg    tx_table_win_shift_V_ce1;
wire   [3:0] tx_table_win_shift_V_q1;
wire   [9:0] tx_table_count_V_address0;
reg    tx_table_count_V_ce0;
reg    tx_table_count_V_we0;
wire   [1:0] tx_table_count_V_d0;
wire   [1:0] tx_table_count_V_q0;
wire   [9:0] tx_table_fastRetransmitted_address0;
reg    tx_table_fastRetransmitted_ce0;
reg    tx_table_fastRetransmitted_we0;
wire   [0:0] tx_table_fastRetransmitted_d0;
wire   [0:0] tx_table_fastRetransmitted_q0;
reg    txEng2txSar_upd_req_blk_n;
wire    ap_block_pp0_stage0;
reg    txSar2txApp_ack_push_blk_n;
reg    txSar2txEng_upd_rsp_blk_n;
reg    txApp2txSar_push_blk_n;
reg    rxEng2txSar_upd_req_blk_n;
reg    txSar2rxEng_upd_rsp_blk_n;
reg   [17:0] reg_563;
wire   [0:0] tmp_write_V_fu_583_p3;
wire   [0:0] tst_txEngUpdate_isRtQuery_fu_615_p3;
wire   [0:0] tmp_init_V_fu_591_p3;
reg   [17:0] reg_563_pp0_iter1_reg;
reg   [17:0] reg_563_pp0_iter2_reg;
reg   [17:0] reg_563_pp0_iter3_reg;
reg   [17:0] reg_563_pp0_iter4_reg;
reg   [0:0] tmp_i_reg_1021_pp0_iter2_reg;
wire   [15:0] tmp_sessionID_V_fu_569_p1;
reg   [15:0] tmp_sessionID_V_reg_1025;
reg   [15:0] tmp_sessionID_V_reg_1025_pp0_iter1_reg;
reg   [15:0] tmp_sessionID_V_reg_1025_pp0_iter2_reg;
reg   [15:0] tmp_sessionID_V_reg_1025_pp0_iter3_reg;
reg   [15:0] tmp_sessionID_V_reg_1025_pp0_iter4_reg;
reg   [31:0] tmp_not_ackd_V_reg_1031;
reg   [0:0] tmp_write_V_reg_1037_pp0_iter1_reg;
reg   [0:0] tmp_write_V_reg_1037_pp0_iter2_reg;
reg   [0:0] tmp_init_V_reg_1041_pp0_iter1_reg;
reg   [0:0] tmp_init_V_reg_1041_pp0_iter2_reg;
reg   [0:0] tmp_init_V_reg_1041_pp0_iter3_reg;
reg   [0:0] tst_txEngUpdate_finReady_reg_1045;
reg   [0:0] tst_txEngUpdate_finSent_reg_1050;
reg   [0:0] tst_txEngUpdate_isRtQuery_reg_1055_pp0_iter1_reg;
reg   [0:0] tst_txEngUpdate_isRtQuery_reg_1055_pp0_iter2_reg;
reg   [0:0] tst_txEngUpdate_isRtQuery_reg_1055_pp0_iter3_reg;
reg   [0:0] tmp_3_i_reg_1059_pp0_iter2_reg;
reg   [0:0] tmp_3_i_reg_1059_pp0_iter3_reg;
wire   [9:0] tmp_sessionID_V_1_fu_623_p1;
reg   [9:0] tmp_sessionID_V_1_reg_1063;
reg   [17:0] tmp_app_V_reg_1068;
reg   [0:0] tmp_6_i_reg_1113_pp0_iter3_reg;
wire   [15:0] tmp_sessionID_V_2_fu_665_p1;
reg   [15:0] tmp_sessionID_V_2_reg_1117;
reg   [15:0] tmp_sessionID_V_2_reg_1117_pp0_iter3_reg;
reg   [15:0] tmp_sessionID_V_2_reg_1117_pp0_iter4_reg;
reg   [31:0] tmp_ackd_V_reg_1122;
reg   [15:0] tmp_recv_window_V_reg_1127;
reg   [15:0] tmp_recv_window_V_reg_1127_pp0_iter3_reg;
reg   [17:0] tmp_cong_window_V_reg_1132;
reg   [17:0] tmp_cong_window_V_reg_1132_pp0_iter3_reg;
reg   [17:0] tmp_cong_window_V_reg_1132_pp0_iter4_reg;
wire   [0:0] tmp_write_V_1_fu_731_p3;
reg   [0:0] tmp_write_V_1_reg_1144_pp0_iter3_reg;
wire   [0:0] tmp_init_V_1_fu_739_p3;
reg   [0:0] tmp_init_V_1_reg_1148;
wire   [63:0] zext_ln534_2_fu_747_p1;
reg   [63:0] zext_ln534_2_reg_1152;
reg   [17:0] trunc_ln208_4_reg_1175;
reg   [17:0] trunc_ln208_4_reg_1175_pp0_iter3_reg;
reg   [17:0] trunc_ln208_4_reg_1175_pp0_iter4_reg;
reg   [31:0] entry_ackd_V_reg_1180;
reg   [31:0] entry_ackd_V_reg_1180_pp0_iter3_reg;
reg   [31:0] entry_not_ackd_V_reg_1185;
reg   [31:0] entry_not_ackd_V_reg_1185_pp0_iter3_reg;
reg   [15:0] entry_recv_window_V_reg_1190;
reg   [3:0] entry_win_shift_V_reg_1195;
reg   [17:0] entry_cong_window_V_reg_1201;
reg   [17:0] entry_app_V_reg_1207;
reg   [17:0] entry_app_V_reg_1207_pp0_iter3_reg;
reg   [0:0] entry_finReady_reg_1212;
reg   [0:0] entry_finReady_reg_1212_pp0_iter3_reg;
reg   [0:0] entry_finSent_reg_1217;
reg   [0:0] entry_finSent_reg_1217_pp0_iter3_reg;
wire   [17:0] usedLength_V_fu_777_p2;
reg   [17:0] usedLength_V_reg_1222;
reg   [17:0] usedLength_V_reg_1222_pp0_iter3_reg;
wire   [4:0] sub_ln414_fu_787_p2;
reg   [4:0] sub_ln414_reg_1229;
reg   [1:0] tx_table_count_V_load_reg_1254;
reg   [1:0] tx_table_count_V_load_reg_1254_pp0_iter4_reg;
reg   [0:0] tx_table_fastRetransmitted_load_reg_1259;
reg   [0:0] tx_table_fastRetransmitted_load_reg_1259_pp0_iter4_reg;
wire   [17:0] minWindow_V_1_fu_848_p3;
reg   [17:0] minWindow_V_1_reg_1269;
reg   [31:0] tx_table_ackd_V_load_reg_1275;
reg   [31:0] tx_table_not_ackd_V_load_reg_1280;
reg   [17:0] tx_table_cong_window_V_load_reg_1285;
reg   [17:0] tx_table_slowstart_threshold_V_load_reg_1290;
wire   [29:0] p_Result_1_fu_904_p2;
reg   [29:0] p_Result_1_reg_1295;
wire   [17:0] trunc_ln208_3_fu_910_p1;
reg   [17:0] trunc_ln208_3_reg_1300;
reg    ap_block_pp0_stage0_subdone;
wire   [3:0] ap_phi_reg_pp0_iter0_win_shift_V_1_reg_544;
reg   [3:0] ap_phi_reg_pp0_iter1_win_shift_V_1_reg_544;
reg   [3:0] ap_phi_reg_pp0_iter2_win_shift_V_1_reg_544;
reg   [3:0] ap_phi_reg_pp0_iter3_win_shift_V_1_reg_544;
reg   [3:0] ap_phi_reg_pp0_iter4_win_shift_V_1_reg_544;
wire   [63:0] zext_ln534_fu_637_p1;
wire   [9:0] tx_table_not_ackd_V_addr_1_gep_fu_349_p3;
wire   [9:0] tx_table_app_V_addr_2_gep_fu_357_p3;
wire   [9:0] tx_table_ackd_V_addr_2_gep_fu_365_p3;
wire   [9:0] tx_table_cong_window_V_addr_3_gep_fu_373_p3;
wire   [9:0] tx_table_finReady_addr_2_gep_fu_420_p3;
wire   [9:0] tx_table_finSent_addr_2_gep_fu_429_p3;
wire   [9:0] tx_table_slowstart_threshold_V_addr_gep_fu_438_p3;
wire   [9:0] tx_table_cong_window_V_addr_1_gep_fu_446_p3;
wire   [63:0] zext_ln534_1_fu_765_p1;
reg    ap_block_pp0_stage0_01001;
wire   [127:0] zext_ln174_2_fu_1000_p1;
wire   [127:0] zext_ln174_fu_1016_p1;
wire   [17:0] trunc_ln208_fu_769_p1;
wire   [17:0] trunc_ln213_fu_773_p1;
wire   [4:0] zext_ln545_fu_783_p1;
wire   [29:0] zext_ln215_fu_793_p1;
wire   [29:0] zext_ln414_fu_796_p1;
wire   [29:0] zext_ln414_1_fu_799_p1;
wire   [29:0] zext_ln414_2_fu_802_p1;
wire   [29:0] shl_ln414_1_fu_811_p2;
wire   [29:0] lshr_ln414_fu_817_p2;
wire   [29:0] shl_ln414_fu_805_p2;
wire   [29:0] and_ln414_fu_823_p2;
wire   [29:0] zext_ln878_fu_835_p1;
wire   [29:0] p_Result_s_fu_829_p2;
wire   [0:0] icmp_ln878_fu_838_p2;
wire   [17:0] minWindow_V_fu_844_p1;
wire   [4:0] zext_ln545_1_fu_855_p1;
wire   [4:0] sub_ln414_1_fu_862_p2;
wire   [29:0] zext_ln215_1_fu_859_p1;
wire   [29:0] zext_ln414_3_fu_868_p1;
wire   [29:0] zext_ln414_4_fu_872_p1;
wire   [29:0] zext_ln414_5_fu_876_p1;
wire   [29:0] shl_ln414_3_fu_886_p2;
wire   [29:0] lshr_ln414_1_fu_892_p2;
wire   [29:0] shl_ln414_2_fu_880_p2;
wire   [29:0] and_ln414_2_fu_898_p2;
wire   [0:0] icmp_ln878_1_fu_914_p2;
wire   [17:0] usableWindow_V_fu_918_p2;
wire   [17:0] select_ln133_fu_922_p3;
wire   [136:0] tmp_8_i_fu_956_p10;
wire   [29:0] zext_ln155_fu_953_p1;
wire   [0:0] icmp_ln878_2_fu_977_p2;
wire   [17:0] tst_rxEngUpdate_cong_window_V_fu_982_p3;
wire   [81:0] tmp_10_i_fu_988_p6;
wire   [96:0] or_ln174_4_fu_1005_p5;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
reg    ap_block_pp0;
reg    ap_predicate_op87_store_state2;
reg    ap_enable_operation_87;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op79_load_state2;
reg    ap_enable_operation_79;
reg    ap_predicate_op144_load_state3;
reg    ap_enable_operation_144;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_predicate_op160_load_state4;
reg    ap_enable_operation_160;
reg    ap_enable_state4_pp0_iter3_stage0;
reg    ap_predicate_op184_load_state5;
reg    ap_enable_operation_184;
reg    ap_enable_state5_pp0_iter4_stage0;
reg    ap_predicate_op89_store_state2;
reg    ap_enable_operation_89;
reg    ap_predicate_op83_load_state2;
reg    ap_enable_operation_83;
reg    ap_predicate_op148_load_state3;
reg    ap_enable_operation_148;
reg    ap_predicate_op142_store_state3;
reg    ap_enable_operation_142;
reg    ap_predicate_op92_store_state2;
reg    ap_enable_operation_92;
reg    ap_predicate_op78_load_state2;
reg    ap_enable_operation_78;
reg    ap_predicate_op143_load_state3;
reg    ap_enable_operation_143;
reg    ap_predicate_op158_load_state4;
reg    ap_enable_operation_158;
reg    ap_predicate_op183_load_state5;
reg    ap_enable_operation_183;
reg    ap_predicate_op166_store_state4;
reg    ap_enable_operation_166;
reg    ap_predicate_op94_store_state2;
reg    ap_enable_operation_94;
reg    ap_predicate_op82_load_state2;
reg    ap_enable_operation_82;
reg    ap_predicate_op147_load_state3;
reg    ap_enable_operation_147;
reg    ap_predicate_op109_store_state2;
reg    ap_enable_operation_109;
reg    ap_predicate_op161_load_state4;
reg    ap_enable_operation_161;
reg    ap_predicate_op185_load_state5;
reg    ap_enable_operation_185;
reg    ap_predicate_op167_store_state4;
reg    ap_enable_operation_167;
reg    ap_predicate_op96_store_state2;
reg    ap_enable_operation_96;
reg    ap_predicate_op107_store_state2;
reg    ap_enable_operation_107;
reg    ap_predicate_op163_load_state4;
reg    ap_enable_operation_163;
reg    ap_predicate_op186_load_state5;
reg    ap_enable_operation_186;
reg    ap_predicate_op98_store_state2;
reg    ap_enable_operation_98;
reg    ap_predicate_op84_load_state2;
reg    ap_enable_operation_84;
reg    ap_predicate_op149_load_state3;
reg    ap_enable_operation_149;
reg    ap_predicate_op102_store_state2;
reg    ap_enable_operation_102;
reg    ap_predicate_op100_store_state2;
reg    ap_enable_operation_100;
reg    ap_predicate_op85_load_state2;
reg    ap_enable_operation_85;
reg    ap_predicate_op150_load_state3;
reg    ap_enable_operation_150;
reg    ap_predicate_op105_store_state2;
reg    ap_enable_operation_105;
reg    ap_predicate_op130_store_state3;
reg    ap_enable_operation_130;
reg    ap_predicate_op80_load_state2;
reg    ap_enable_operation_80;
reg    ap_predicate_op145_load_state3;
reg    ap_enable_operation_145;
reg    ap_predicate_op131_store_state3;
reg    ap_enable_operation_131;
reg    ap_predicate_op126_load_state3;
reg    ap_enable_operation_126;
reg    ap_predicate_op164_load_state4;
reg    ap_enable_operation_164;
reg    ap_predicate_op132_store_state3;
reg    ap_enable_operation_132;
reg    ap_predicate_op127_load_state3;
reg    ap_enable_operation_127;
reg    ap_predicate_op165_load_state4;
reg    ap_enable_operation_165;
reg    ap_predicate_op136_store_state3;
reg    ap_enable_operation_136;
reg    ap_predicate_op81_load_state2;
reg    ap_enable_operation_81;
reg    ap_predicate_op146_load_state3;
reg    ap_enable_operation_146;
reg    ap_predicate_op135_load_state3;
reg    ap_enable_operation_135;
reg    ap_predicate_op168_load_state4;
reg    ap_enable_operation_168;
wire    ap_enable_pp0;
reg    ap_condition_562;
reg    ap_condition_522;
reg    ap_condition_1160;
reg    ap_condition_1158;
reg    ap_condition_1167;
reg    ap_condition_1171;
reg    ap_condition_1175;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
end

toe_top_reverseLookupTableInterface_reverseLookupTable_theirIp_V #(
    .DataWidth( 32 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_not_ackd_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_not_ackd_V_address0),
    .ce0(tx_table_not_ackd_V_ce0),
    .we0(tx_table_not_ackd_V_we0),
    .d0(tmp_not_ackd_V_reg_1031),
    .q0(tx_table_not_ackd_V_q0),
    .address1(tx_table_not_ackd_V_address1),
    .ce1(tx_table_not_ackd_V_ce1),
    .q1(tx_table_not_ackd_V_q1)
);

toe_top_tx_sar_table_tx_table_app_V #(
    .DataWidth( 18 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_app_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_app_V_address0),
    .ce0(tx_table_app_V_ce0),
    .we0(tx_table_app_V_we0),
    .d0(tmp_app_V_reg_1068),
    .address1(tx_table_app_V_address1),
    .ce1(tx_table_app_V_ce1),
    .we1(tx_table_app_V_we1),
    .d1(reg_563),
    .q1(tx_table_app_V_q1)
);

toe_top_tx_sar_table_tx_table_ackd_V #(
    .DataWidth( 32 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_ackd_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_ackd_V_address0),
    .ce0(tx_table_ackd_V_ce0),
    .we0(tx_table_ackd_V_we0),
    .d0(tmp_ackd_V_reg_1122),
    .q0(tx_table_ackd_V_q0),
    .address1(tx_table_ackd_V_address1),
    .ce1(tx_table_ackd_V_ce1),
    .we1(tx_table_ackd_V_we1),
    .d1(tx_table_ackd_V_d1),
    .q1(tx_table_ackd_V_q1)
);

toe_top_tx_sar_table_tx_table_cong_window_V #(
    .DataWidth( 18 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_cong_window_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_cong_window_V_address0),
    .ce0(tx_table_cong_window_V_ce0),
    .we0(tx_table_cong_window_V_we0),
    .d0(tmp_cong_window_V_reg_1132),
    .q0(tx_table_cong_window_V_q0),
    .address1(tx_table_cong_window_V_address1),
    .ce1(tx_table_cong_window_V_ce1),
    .we1(tx_table_cong_window_V_we1),
    .d1(18'd14600),
    .q1(tx_table_cong_window_V_q1)
);

toe_top_tx_sar_table_tx_table_slowstart_threshold_V #(
    .DataWidth( 18 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_slowstart_threshold_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_slowstart_threshold_V_address0),
    .ce0(tx_table_slowstart_threshold_V_ce0),
    .we0(tx_table_slowstart_threshold_V_we0),
    .d0(tx_table_slowstart_threshold_V_d0),
    .address1(tx_table_slowstart_threshold_V_address1),
    .ce1(tx_table_slowstart_threshold_V_ce1),
    .q1(tx_table_slowstart_threshold_V_q1)
);

toe_top_tx_sar_table_tx_table_finReady #(
    .DataWidth( 1 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_finReady_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_finReady_address0),
    .ce0(tx_table_finReady_ce0),
    .we0(tx_table_finReady_we0),
    .d0(1'd1),
    .q0(tx_table_finReady_q0),
    .address1(tx_table_finReady_address1),
    .ce1(tx_table_finReady_ce1),
    .we1(tx_table_finReady_we1),
    .d1(tst_txEngUpdate_finReady_reg_1045)
);

toe_top_tx_sar_table_tx_table_finReady #(
    .DataWidth( 1 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_finSent_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_finSent_address0),
    .ce0(tx_table_finSent_ce0),
    .we0(tx_table_finSent_we0),
    .d0(1'd1),
    .q0(tx_table_finSent_q0),
    .address1(tx_table_finSent_address1),
    .ce1(tx_table_finSent_ce1),
    .we1(tx_table_finSent_we1),
    .d1(tst_txEngUpdate_finSent_reg_1050)
);

toe_top_tx_sar_table_tx_table_recv_window_V #(
    .DataWidth( 16 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_recv_window_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_recv_window_V_address0),
    .ce0(tx_table_recv_window_V_ce0),
    .we0(tx_table_recv_window_V_we0),
    .d0(tx_table_recv_window_V_d0),
    .address1(tx_table_recv_window_V_address1),
    .ce1(tx_table_recv_window_V_ce1),
    .q1(tx_table_recv_window_V_q1)
);

toe_top_tx_sar_table_tx_table_win_shift_V #(
    .DataWidth( 4 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_win_shift_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_win_shift_V_address0),
    .ce0(tx_table_win_shift_V_ce0),
    .we0(tx_table_win_shift_V_we0),
    .d0(tx_table_win_shift_V_d0),
    .q0(tx_table_win_shift_V_q0),
    .address1(tx_table_win_shift_V_address1),
    .ce1(tx_table_win_shift_V_ce1),
    .q1(tx_table_win_shift_V_q1)
);

toe_top_tx_sar_table_tx_table_count_V #(
    .DataWidth( 2 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_count_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_count_V_address0),
    .ce0(tx_table_count_V_ce0),
    .we0(tx_table_count_V_we0),
    .d0(tx_table_count_V_d0),
    .q0(tx_table_count_V_q0)
);

toe_top_tx_sar_table_tx_table_fastRetransmitted #(
    .DataWidth( 1 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_fastRetransmitted_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_fastRetransmitted_address0),
    .ce0(tx_table_fastRetransmitted_ce0),
    .we0(tx_table_fastRetransmitted_we0),
    .d0(tx_table_fastRetransmitted_d0),
    .q0(tx_table_fastRetransmitted_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_562)) begin
            ap_phi_reg_pp0_iter3_win_shift_V_1_reg_544 <= {{rxEng2txSar_upd_req_dout[147:144]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_win_shift_V_1_reg_544 <= ap_phi_reg_pp0_iter2_win_shift_V_1_reg_544;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_522)) begin
            ap_phi_reg_pp0_iter4_win_shift_V_1_reg_544 <= tx_table_win_shift_V_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_win_shift_V_1_reg_544 <= ap_phi_reg_pp0_iter3_win_shift_V_1_reg_544;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_win_shift_V_1_reg_544 <= ap_phi_reg_pp0_iter0_win_shift_V_1_reg_544;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_win_shift_V_1_reg_544 <= ap_phi_reg_pp0_iter1_win_shift_V_1_reg_544;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_1021_pp0_iter1_reg == 1'd1) & (tmp_write_V_reg_1037_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        entry_ackd_V_reg_1180 <= tx_table_ackd_V_q1;
        entry_app_V_reg_1207 <= tx_table_app_V_q1;
        entry_cong_window_V_reg_1201 <= tx_table_cong_window_V_q1;
        entry_finReady_reg_1212 <= tx_table_finReady_q0;
        entry_finSent_reg_1217 <= tx_table_finSent_q0;
        entry_not_ackd_V_reg_1185 <= tx_table_not_ackd_V_q0;
        entry_recv_window_V_reg_1190 <= tx_table_recv_window_V_q1;
        entry_win_shift_V_reg_1195 <= tx_table_win_shift_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        entry_ackd_V_reg_1180_pp0_iter3_reg <= entry_ackd_V_reg_1180;
        entry_app_V_reg_1207_pp0_iter3_reg <= entry_app_V_reg_1207;
        entry_finReady_reg_1212_pp0_iter3_reg <= entry_finReady_reg_1212;
        entry_finSent_reg_1217_pp0_iter3_reg <= entry_finSent_reg_1217;
        entry_not_ackd_V_reg_1185_pp0_iter3_reg <= entry_not_ackd_V_reg_1185;
        reg_563_pp0_iter2_reg <= reg_563_pp0_iter1_reg;
        reg_563_pp0_iter3_reg <= reg_563_pp0_iter2_reg;
        reg_563_pp0_iter4_reg <= reg_563_pp0_iter3_reg;
        tmp_3_i_reg_1059_pp0_iter2_reg <= tmp_3_i_reg_1059;
        tmp_3_i_reg_1059_pp0_iter3_reg <= tmp_3_i_reg_1059_pp0_iter2_reg;
        tmp_3_i_reg_1059_pp0_iter4_reg <= tmp_3_i_reg_1059_pp0_iter3_reg;
        tmp_6_i_reg_1113_pp0_iter3_reg <= tmp_6_i_reg_1113;
        tmp_6_i_reg_1113_pp0_iter4_reg <= tmp_6_i_reg_1113_pp0_iter3_reg;
        tmp_cong_window_V_reg_1132_pp0_iter3_reg <= tmp_cong_window_V_reg_1132;
        tmp_cong_window_V_reg_1132_pp0_iter4_reg <= tmp_cong_window_V_reg_1132_pp0_iter3_reg;
        tmp_i_reg_1021_pp0_iter2_reg <= tmp_i_reg_1021_pp0_iter1_reg;
        tmp_i_reg_1021_pp0_iter3_reg <= tmp_i_reg_1021_pp0_iter2_reg;
        tmp_i_reg_1021_pp0_iter4_reg <= tmp_i_reg_1021_pp0_iter3_reg;
        tmp_init_V_reg_1041_pp0_iter2_reg <= tmp_init_V_reg_1041_pp0_iter1_reg;
        tmp_init_V_reg_1041_pp0_iter3_reg <= tmp_init_V_reg_1041_pp0_iter2_reg;
        tmp_init_V_reg_1041_pp0_iter4_reg <= tmp_init_V_reg_1041_pp0_iter3_reg;
        tmp_recv_window_V_reg_1127_pp0_iter3_reg <= tmp_recv_window_V_reg_1127;
        tmp_sessionID_V_2_reg_1117_pp0_iter3_reg <= tmp_sessionID_V_2_reg_1117;
        tmp_sessionID_V_2_reg_1117_pp0_iter4_reg <= tmp_sessionID_V_2_reg_1117_pp0_iter3_reg;
        tmp_sessionID_V_reg_1025_pp0_iter2_reg <= tmp_sessionID_V_reg_1025_pp0_iter1_reg;
        tmp_sessionID_V_reg_1025_pp0_iter3_reg <= tmp_sessionID_V_reg_1025_pp0_iter2_reg;
        tmp_sessionID_V_reg_1025_pp0_iter4_reg <= tmp_sessionID_V_reg_1025_pp0_iter3_reg;
        tmp_write_V_1_reg_1144_pp0_iter3_reg <= tmp_write_V_1_reg_1144;
        tmp_write_V_1_reg_1144_pp0_iter4_reg <= tmp_write_V_1_reg_1144_pp0_iter3_reg;
        tmp_write_V_reg_1037_pp0_iter2_reg <= tmp_write_V_reg_1037_pp0_iter1_reg;
        tmp_write_V_reg_1037_pp0_iter3_reg <= tmp_write_V_reg_1037_pp0_iter2_reg;
        tmp_write_V_reg_1037_pp0_iter4_reg <= tmp_write_V_reg_1037_pp0_iter3_reg;
        trunc_ln208_4_reg_1175_pp0_iter3_reg <= trunc_ln208_4_reg_1175;
        trunc_ln208_4_reg_1175_pp0_iter4_reg <= trunc_ln208_4_reg_1175_pp0_iter3_reg;
        tst_txEngUpdate_isRtQuery_reg_1055_pp0_iter2_reg <= tst_txEngUpdate_isRtQuery_reg_1055_pp0_iter1_reg;
        tst_txEngUpdate_isRtQuery_reg_1055_pp0_iter3_reg <= tst_txEngUpdate_isRtQuery_reg_1055_pp0_iter2_reg;
        tst_txEngUpdate_isRtQuery_reg_1055_pp0_iter4_reg <= tst_txEngUpdate_isRtQuery_reg_1055_pp0_iter3_reg;
        tx_table_count_V_load_reg_1254_pp0_iter4_reg <= tx_table_count_V_load_reg_1254;
        tx_table_fastRetransmitted_load_reg_1259_pp0_iter4_reg <= tx_table_fastRetransmitted_load_reg_1259;
        usedLength_V_reg_1222_pp0_iter3_reg <= usedLength_V_reg_1222;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_write_V_reg_1037_pp0_iter2_reg == 1'd0) & (tmp_i_reg_1021_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        minWindow_V_1_reg_1269 <= minWindow_V_1_fu_848_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_write_V_1_reg_1144_pp0_iter3_reg == 1'd1) & (tmp_6_i_reg_1113_pp0_iter3_reg == 1'd1) & (tmp_3_i_reg_1059_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_1021_pp0_iter3_reg == 1'd0))) begin
        p_Result_1_reg_1295 <= p_Result_1_fu_904_p2;
        trunc_ln208_3_reg_1300 <= trunc_ln208_3_fu_910_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_i_nbreadreq_fu_162_p3 == 1'd1) & (tst_txEngUpdate_isRtQuery_fu_615_p3 == 1'd1) & (tmp_write_V_fu_583_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_nbreadreq_fu_162_p3 == 1'd1) & (tmp_init_V_fu_591_p3 == 1'd1) & (tst_txEngUpdate_isRtQuery_fu_615_p3 == 1'd0) & (tmp_write_V_fu_583_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_563 <= {{txEng2txSar_upd_req_dout[49:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reg_563_pp0_iter1_reg <= reg_563;
        tmp_i_reg_1021 <= tmp_i_nbreadreq_fu_162_p3;
        tmp_i_reg_1021_pp0_iter1_reg <= tmp_i_reg_1021;
        tmp_init_V_reg_1041_pp0_iter1_reg <= tmp_init_V_reg_1041;
        tmp_sessionID_V_reg_1025_pp0_iter1_reg <= tmp_sessionID_V_reg_1025;
        tmp_write_V_reg_1037_pp0_iter1_reg <= tmp_write_V_reg_1037;
        tst_txEngUpdate_isRtQuery_reg_1055_pp0_iter1_reg <= tst_txEngUpdate_isRtQuery_reg_1055;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_1021_pp0_iter1_reg == 1'd1) & (tmp_write_V_reg_1037_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sub_ln414_reg_1229 <= sub_ln414_fu_787_p2;
        usedLength_V_reg_1222 <= usedLength_V_fu_777_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_1021 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_3_i_reg_1059 <= tmp_3_i_nbreadreq_fu_176_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_3_i_reg_1059 == 1'd0) & (tmp_i_reg_1021_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_6_i_reg_1113 <= tmp_6_i_nbreadreq_fu_190_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_i_nbreadreq_fu_190_p3 == 1'd1) & (tmp_3_i_reg_1059 == 1'd0) & (tmp_i_reg_1021_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_ackd_V_reg_1122 <= {{rxEng2txSar_upd_req_dout[63:32]}};
        tmp_cong_window_V_reg_1132 <= {{rxEng2txSar_upd_req_dout[113:96]}};
        tmp_init_V_1_reg_1148 <= rxEng2txSar_upd_req_dout[32'd160];
        tmp_recv_window_V_reg_1127 <= {{rxEng2txSar_upd_req_dout[79:64]}};
        tmp_sessionID_V_2_reg_1117 <= tmp_sessionID_V_2_fu_665_p1;
        tmp_write_V_1_reg_1144 <= rxEng2txSar_upd_req_dout[32'd152];
        zext_ln534_2_reg_1152[15 : 0] <= zext_ln534_2_fu_747_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_3_i_nbreadreq_fu_176_p3 == 1'd1) & (tmp_i_reg_1021 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_app_V_reg_1068 <= {{txApp2txSar_push_dout[49:32]}};
        tmp_sessionID_V_1_reg_1063 <= tmp_sessionID_V_1_fu_623_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_162_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_init_V_reg_1041 <= txEng2txSar_upd_req_dout[32'd72];
        tmp_not_ackd_V_reg_1031 <= {{txEng2txSar_upd_req_dout[63:32]}};
        tmp_sessionID_V_reg_1025 <= tmp_sessionID_V_fu_569_p1;
        tmp_write_V_reg_1037 <= txEng2txSar_upd_req_dout[32'd64];
        tst_txEngUpdate_finReady_reg_1045 <= txEng2txSar_upd_req_dout[32'd80];
        tst_txEngUpdate_finSent_reg_1050 <= txEng2txSar_upd_req_dout[32'd88];
        tst_txEngUpdate_isRtQuery_reg_1055 <= txEng2txSar_upd_req_dout[32'd96];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_i_nbreadreq_fu_190_p3 == 1'd1) & (tmp_3_i_reg_1059 == 1'd0) & (tmp_i_reg_1021_pp0_iter1_reg == 1'd0) & (tmp_write_V_1_fu_731_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln208_4_reg_1175 <= {{rxEng2txSar_upd_req_dout[49:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_write_V_1_reg_1144_pp0_iter3_reg == 1'd0) & (tmp_6_i_reg_1113_pp0_iter3_reg == 1'd1) & (tmp_3_i_reg_1059_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_1021_pp0_iter3_reg == 1'd0))) begin
        tx_table_ackd_V_load_reg_1275 <= tx_table_ackd_V_q0;
        tx_table_cong_window_V_load_reg_1285 <= tx_table_cong_window_V_q0;
        tx_table_not_ackd_V_load_reg_1280 <= tx_table_not_ackd_V_q1;
        tx_table_slowstart_threshold_V_load_reg_1290 <= tx_table_slowstart_threshold_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_3_i_reg_1059_pp0_iter2_reg == 1'd0) & (tmp_i_reg_1021_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_1_reg_1144 == 1'd0) & (tmp_6_i_reg_1113 == 1'd1))) begin
        tx_table_count_V_load_reg_1254 <= tx_table_count_V_q0;
        tx_table_fastRetransmitted_load_reg_1259 <= tx_table_fastRetransmitted_q0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to4 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op112_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rxEng2txSar_upd_req_blk_n = rxEng2txSar_upd_req_empty_n;
    end else begin
        rxEng2txSar_upd_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op112_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng2txSar_upd_req_read = 1'b1;
    end else begin
        rxEng2txSar_upd_req_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op65_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        txApp2txSar_push_blk_n = txApp2txSar_push_empty_n;
    end else begin
        txApp2txSar_push_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op65_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        txApp2txSar_push_read = 1'b1;
    end else begin
        txApp2txSar_push_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        txEng2txSar_upd_req_blk_n = txEng2txSar_upd_req_empty_n;
    end else begin
        txEng2txSar_upd_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_i_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        txEng2txSar_upd_req_read = 1'b1;
    end else begin
        txEng2txSar_upd_req_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op208_write_state6 == 1'b1))) begin
        txSar2rxEng_upd_rsp_blk_n = txSar2rxEng_upd_rsp_full_n;
    end else begin
        txSar2rxEng_upd_rsp_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op208_write_state6 == 1'b1))) begin
        txSar2rxEng_upd_rsp_write = 1'b1;
    end else begin
        txSar2rxEng_upd_rsp_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op216_write_state6 == 1'b1)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op213_write_state6 == 1'b1)))) begin
        txSar2txApp_ack_push_blk_n = txSar2txApp_ack_push_full_n;
    end else begin
        txSar2txApp_ack_push_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op216_write_state6 == 1'b1)) begin
            txSar2txApp_ack_push_din = zext_ln174_fu_1016_p1;
        end else if ((ap_predicate_op213_write_state6 == 1'b1)) begin
            txSar2txApp_ack_push_din = zext_ln174_2_fu_1000_p1;
        end else begin
            txSar2txApp_ack_push_din = 'bx;
        end
    end else begin
        txSar2txApp_ack_push_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op216_write_state6 == 1'b1)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op213_write_state6 == 1'b1)))) begin
        txSar2txApp_ack_push_write = 1'b1;
    end else begin
        txSar2txApp_ack_push_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op204_write_state5 == 1'b1))) begin
        txSar2txEng_upd_rsp_blk_n = txSar2txEng_upd_rsp_full_n;
    end else begin
        txSar2txEng_upd_rsp_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op204_write_state5 == 1'b1))) begin
        txSar2txEng_upd_rsp_write = 1'b1;
    end else begin
        txSar2txEng_upd_rsp_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1158)) begin
        if ((1'b1 == ap_condition_1160)) begin
            tx_table_ackd_V_address1 = tx_table_ackd_V_addr_2_gep_fu_365_p3;
        end else if ((tmp_write_V_reg_1037 == 1'd0)) begin
            tx_table_ackd_V_address1 = zext_ln534_fu_637_p1;
        end else begin
            tx_table_ackd_V_address1 = 'bx;
        end
    end else begin
        tx_table_ackd_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_3_i_reg_1059_pp0_iter2_reg == 1'd0) & (tmp_i_reg_1021_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_1_reg_1144 == 1'd1) & (tmp_6_i_reg_1113 == 1'd1)) | ((tmp_3_i_reg_1059_pp0_iter2_reg == 1'd0) & (tmp_i_reg_1021_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_1_reg_1144 == 1'd0) & (tmp_6_i_reg_1113 == 1'd1)))) begin
        tx_table_ackd_V_ce0 = 1'b1;
    end else begin
        tx_table_ackd_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_i_reg_1021 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_init_V_reg_1041 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd0) & (tmp_write_V_reg_1037 == 1'd1)) | ((tmp_i_reg_1021 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_reg_1037 == 1'd0)))) begin
        tx_table_ackd_V_ce1 = 1'b1;
    end else begin
        tx_table_ackd_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_3_i_reg_1059_pp0_iter2_reg == 1'd0) & (tmp_i_reg_1021_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_1_reg_1144 == 1'd1) & (tmp_6_i_reg_1113 == 1'd1))) begin
        tx_table_ackd_V_we0 = 1'b1;
    end else begin
        tx_table_ackd_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_reg_1021 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_init_V_reg_1041 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd0) & (tmp_write_V_reg_1037 == 1'd1))) begin
        tx_table_ackd_V_we1 = 1'b1;
    end else begin
        tx_table_ackd_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1158)) begin
        if ((1'b1 == ap_condition_1160)) begin
            tx_table_app_V_address1 = tx_table_app_V_addr_2_gep_fu_357_p3;
        end else if ((tmp_write_V_reg_1037 == 1'd0)) begin
            tx_table_app_V_address1 = zext_ln534_fu_637_p1;
        end else begin
            tx_table_app_V_address1 = 'bx;
        end
    end else begin
        tx_table_app_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_app_V_ce0 = 1'b1;
    end else begin
        tx_table_app_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_i_reg_1021 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_init_V_reg_1041 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd0) & (tmp_write_V_reg_1037 == 1'd1)) | ((tmp_i_reg_1021 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_reg_1037 == 1'd0)))) begin
        tx_table_app_V_ce1 = 1'b1;
    end else begin
        tx_table_app_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_3_i_reg_1059 == 1'd1) & (tmp_i_reg_1021_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_app_V_we0 = 1'b1;
    end else begin
        tx_table_app_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_reg_1021 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_init_V_reg_1041 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd0) & (tmp_write_V_reg_1037 == 1'd1))) begin
        tx_table_app_V_we1 = 1'b1;
    end else begin
        tx_table_app_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1158)) begin
        if (((tst_txEngUpdate_isRtQuery_reg_1055 == 1'd1) & (tmp_write_V_reg_1037 == 1'd1))) begin
            tx_table_cong_window_V_address1 = tx_table_cong_window_V_addr_1_gep_fu_446_p3;
        end else if ((1'b1 == ap_condition_1160)) begin
            tx_table_cong_window_V_address1 = tx_table_cong_window_V_addr_3_gep_fu_373_p3;
        end else if ((tmp_write_V_reg_1037 == 1'd0)) begin
            tx_table_cong_window_V_address1 = zext_ln534_fu_637_p1;
        end else begin
            tx_table_cong_window_V_address1 = 'bx;
        end
    end else begin
        tx_table_cong_window_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_3_i_reg_1059_pp0_iter2_reg == 1'd0) & (tmp_i_reg_1021_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_1_reg_1144 == 1'd1) & (tmp_6_i_reg_1113 == 1'd1)) | ((tmp_3_i_reg_1059_pp0_iter2_reg == 1'd0) & (tmp_i_reg_1021_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_1_reg_1144 == 1'd0) & (tmp_6_i_reg_1113 == 1'd1)))) begin
        tx_table_cong_window_V_ce0 = 1'b1;
    end else begin
        tx_table_cong_window_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_i_reg_1021 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd1) & (tmp_write_V_reg_1037 == 1'd1)) | ((tmp_i_reg_1021 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_init_V_reg_1041 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd0) & (tmp_write_V_reg_1037 == 1'd1)) | ((tmp_i_reg_1021 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_reg_1037 == 1'd0)))) begin
        tx_table_cong_window_V_ce1 = 1'b1;
    end else begin
        tx_table_cong_window_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_3_i_reg_1059_pp0_iter2_reg == 1'd0) & (tmp_i_reg_1021_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_1_reg_1144 == 1'd1) & (tmp_6_i_reg_1113 == 1'd1))) begin
        tx_table_cong_window_V_we0 = 1'b1;
    end else begin
        tx_table_cong_window_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_i_reg_1021 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd1) & (tmp_write_V_reg_1037 == 1'd1)) | ((tmp_i_reg_1021 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_init_V_reg_1041 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd0) & (tmp_write_V_reg_1037 == 1'd1)))) begin
        tx_table_cong_window_V_we1 = 1'b1;
    end else begin
        tx_table_cong_window_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_6_i_nbreadreq_fu_190_p3 == 1'd1) & (tmp_3_i_reg_1059 == 1'd0) & (tmp_i_reg_1021_pp0_iter1_reg == 1'd0) & (tmp_write_V_1_fu_731_p3 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_6_i_nbreadreq_fu_190_p3 == 1'd1) & (tmp_3_i_reg_1059 == 1'd0) & (tmp_i_reg_1021_pp0_iter1_reg == 1'd0) & (tmp_write_V_1_fu_731_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_table_count_V_ce0 = 1'b1;
    end else begin
        tx_table_count_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_6_i_nbreadreq_fu_190_p3 == 1'd1) & (tmp_3_i_reg_1059 == 1'd0) & (tmp_i_reg_1021_pp0_iter1_reg == 1'd0) & (tmp_write_V_1_fu_731_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_count_V_we0 = 1'b1;
    end else begin
        tx_table_count_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_6_i_nbreadreq_fu_190_p3 == 1'd1) & (tmp_3_i_reg_1059 == 1'd0) & (tmp_i_reg_1021_pp0_iter1_reg == 1'd0) & (tmp_write_V_1_fu_731_p3 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_6_i_nbreadreq_fu_190_p3 == 1'd1) & (tmp_3_i_reg_1059 == 1'd0) & (tmp_i_reg_1021_pp0_iter1_reg == 1'd0) & (tmp_write_V_1_fu_731_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_table_fastRetransmitted_ce0 = 1'b1;
    end else begin
        tx_table_fastRetransmitted_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_6_i_nbreadreq_fu_190_p3 == 1'd1) & (tmp_3_i_reg_1059 == 1'd0) & (tmp_i_reg_1021_pp0_iter1_reg == 1'd0) & (tmp_write_V_1_fu_731_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_fastRetransmitted_we0 = 1'b1;
    end else begin
        tx_table_fastRetransmitted_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1158)) begin
        if ((1'b1 == ap_condition_1167)) begin
            tx_table_finReady_address0 = tx_table_finReady_addr_2_gep_fu_420_p3;
        end else if ((tmp_write_V_reg_1037 == 1'd0)) begin
            tx_table_finReady_address0 = zext_ln534_fu_637_p1;
        end else begin
            tx_table_finReady_address0 = 'bx;
        end
    end else begin
        tx_table_finReady_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_i_reg_1021 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_reg_1037 == 1'd0)) | ((tmp_i_reg_1021 == 1'd1) & (tst_txEngUpdate_finReady_reg_1045 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd0) & (tmp_write_V_reg_1037 == 1'd1)))) begin
        tx_table_finReady_ce0 = 1'b1;
    end else begin
        tx_table_finReady_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_finReady_ce1 = 1'b1;
    end else begin
        tx_table_finReady_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_reg_1021 == 1'd1) & (tst_txEngUpdate_finReady_reg_1045 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd0) & (tmp_write_V_reg_1037 == 1'd1))) begin
        tx_table_finReady_we0 = 1'b1;
    end else begin
        tx_table_finReady_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_reg_1021 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_init_V_reg_1041 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd0) & (tmp_write_V_reg_1037 == 1'd1))) begin
        tx_table_finReady_we1 = 1'b1;
    end else begin
        tx_table_finReady_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1158)) begin
        if ((1'b1 == ap_condition_1171)) begin
            tx_table_finSent_address0 = tx_table_finSent_addr_2_gep_fu_429_p3;
        end else if ((tmp_write_V_reg_1037 == 1'd0)) begin
            tx_table_finSent_address0 = zext_ln534_fu_637_p1;
        end else begin
            tx_table_finSent_address0 = 'bx;
        end
    end else begin
        tx_table_finSent_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_i_reg_1021 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_reg_1037 == 1'd0)) | ((tmp_i_reg_1021 == 1'd1) & (tst_txEngUpdate_finSent_reg_1050 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd0) & (tmp_write_V_reg_1037 == 1'd1)))) begin
        tx_table_finSent_ce0 = 1'b1;
    end else begin
        tx_table_finSent_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_finSent_ce1 = 1'b1;
    end else begin
        tx_table_finSent_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_reg_1021 == 1'd1) & (tst_txEngUpdate_finSent_reg_1050 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd0) & (tmp_write_V_reg_1037 == 1'd1))) begin
        tx_table_finSent_we0 = 1'b1;
    end else begin
        tx_table_finSent_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_reg_1021 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_init_V_reg_1041 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd0) & (tmp_write_V_reg_1037 == 1'd1))) begin
        tx_table_finSent_we1 = 1'b1;
    end else begin
        tx_table_finSent_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1158)) begin
        if (((tst_txEngUpdate_isRtQuery_reg_1055 == 1'd0) & (tmp_write_V_reg_1037 == 1'd1))) begin
            tx_table_not_ackd_V_address0 = tx_table_not_ackd_V_addr_1_gep_fu_349_p3;
        end else if ((tmp_write_V_reg_1037 == 1'd0)) begin
            tx_table_not_ackd_V_address0 = zext_ln534_fu_637_p1;
        end else begin
            tx_table_not_ackd_V_address0 = 'bx;
        end
    end else begin
        tx_table_not_ackd_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_i_reg_1021 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd0) & (tmp_write_V_reg_1037 == 1'd1)) | ((tmp_i_reg_1021 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_reg_1037 == 1'd0)))) begin
        tx_table_not_ackd_V_ce0 = 1'b1;
    end else begin
        tx_table_not_ackd_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_not_ackd_V_ce1 = 1'b1;
    end else begin
        tx_table_not_ackd_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_reg_1021 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd0) & (tmp_write_V_reg_1037 == 1'd1))) begin
        tx_table_not_ackd_V_we0 = 1'b1;
    end else begin
        tx_table_not_ackd_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_recv_window_V_ce0 = 1'b1;
    end else begin
        tx_table_recv_window_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_recv_window_V_ce1 = 1'b1;
    end else begin
        tx_table_recv_window_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_6_i_nbreadreq_fu_190_p3 == 1'd1) & (tmp_3_i_reg_1059 == 1'd0) & (tmp_i_reg_1021_pp0_iter1_reg == 1'd0) & (tmp_write_V_1_fu_731_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_recv_window_V_we0 = 1'b1;
    end else begin
        tx_table_recv_window_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1175)) begin
        if ((tst_txEngUpdate_isRtQuery_reg_1055 == 1'd1)) begin
            tx_table_slowstart_threshold_V_address0 = tx_table_slowstart_threshold_V_addr_gep_fu_438_p3;
        end else if (((tmp_init_V_reg_1041 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd0))) begin
            tx_table_slowstart_threshold_V_address0 = zext_ln534_fu_637_p1;
        end else begin
            tx_table_slowstart_threshold_V_address0 = 'bx;
        end
    end else begin
        tx_table_slowstart_threshold_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_i_reg_1021 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd1) & (tmp_write_V_reg_1037 == 1'd1)) | ((tmp_i_reg_1021 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_init_V_reg_1041 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd0) & (tmp_write_V_reg_1037 == 1'd1)))) begin
        tx_table_slowstart_threshold_V_ce0 = 1'b1;
    end else begin
        tx_table_slowstart_threshold_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_slowstart_threshold_V_ce1 = 1'b1;
    end else begin
        tx_table_slowstart_threshold_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1175)) begin
        if ((tst_txEngUpdate_isRtQuery_reg_1055 == 1'd1)) begin
            tx_table_slowstart_threshold_V_d0 = reg_563;
        end else if (((tmp_init_V_reg_1041 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd0))) begin
            tx_table_slowstart_threshold_V_d0 = 18'd65535;
        end else begin
            tx_table_slowstart_threshold_V_d0 = 'bx;
        end
    end else begin
        tx_table_slowstart_threshold_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_i_reg_1021 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd1) & (tmp_write_V_reg_1037 == 1'd1)) | ((tmp_i_reg_1021 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_init_V_reg_1041 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd0) & (tmp_write_V_reg_1037 == 1'd1)))) begin
        tx_table_slowstart_threshold_V_we0 = 1'b1;
    end else begin
        tx_table_slowstart_threshold_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_6_i_nbreadreq_fu_190_p3 == 1'd1) & (tmp_3_i_reg_1059 == 1'd0) & (tmp_i_reg_1021_pp0_iter1_reg == 1'd0) & (tmp_init_V_1_fu_739_p3 == 1'd0) & (tmp_write_V_1_fu_731_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_6_i_nbreadreq_fu_190_p3 == 1'd1) & (tmp_3_i_reg_1059 == 1'd0) & (tmp_i_reg_1021_pp0_iter1_reg == 1'd0) & (tmp_init_V_1_fu_739_p3 == 1'd1) & (tmp_write_V_1_fu_731_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_table_win_shift_V_ce0 = 1'b1;
    end else begin
        tx_table_win_shift_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_win_shift_V_ce1 = 1'b1;
    end else begin
        tx_table_win_shift_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_6_i_nbreadreq_fu_190_p3 == 1'd1) & (tmp_3_i_reg_1059 == 1'd0) & (tmp_i_reg_1021_pp0_iter1_reg == 1'd0) & (tmp_init_V_1_fu_739_p3 == 1'd1) & (tmp_write_V_1_fu_731_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_win_shift_V_we0 = 1'b1;
    end else begin
        tx_table_win_shift_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln414_2_fu_898_p2 = (shl_ln414_3_fu_886_p2 & lshr_ln414_1_fu_892_p2);

assign and_ln414_fu_823_p2 = (shl_ln414_1_fu_811_p2 & lshr_ln414_fu_817_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op112_read_state3 == 1'b1) & (rxEng2txSar_upd_req_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op65_read_state2 == 1'b1) & (txApp2txSar_push_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_162_p3 == 1'd1) & (txEng2txSar_upd_req_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (((ap_predicate_op216_write_state6 == 1'b1) & (txSar2txApp_ack_push_full_n == 1'b0)) | ((ap_predicate_op213_write_state6 == 1'b1) & (txSar2txApp_ack_push_full_n == 1'b0)) | ((ap_predicate_op208_write_state6 == 1'b1) & (txSar2rxEng_upd_rsp_full_n == 1'b0)))) | ((txSar2txEng_upd_rsp_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op204_write_state5 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op112_read_state3 == 1'b1) & (rxEng2txSar_upd_req_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op65_read_state2 == 1'b1) & (txApp2txSar_push_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_162_p3 == 1'd1) & (txEng2txSar_upd_req_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (((ap_predicate_op216_write_state6 == 1'b1) & (txSar2txApp_ack_push_full_n == 1'b0)) | ((ap_predicate_op213_write_state6 == 1'b1) & (txSar2txApp_ack_push_full_n == 1'b0)) | ((ap_predicate_op208_write_state6 == 1'b1) & (txSar2rxEng_upd_rsp_full_n == 1'b0)))) | ((txSar2txEng_upd_rsp_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op204_write_state5 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op112_read_state3 == 1'b1) & (rxEng2txSar_upd_req_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op65_read_state2 == 1'b1) & (txApp2txSar_push_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_162_p3 == 1'd1) & (txEng2txSar_upd_req_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (((ap_predicate_op216_write_state6 == 1'b1) & (txSar2txApp_ack_push_full_n == 1'b0)) | ((ap_predicate_op213_write_state6 == 1'b1) & (txSar2txApp_ack_push_full_n == 1'b0)) | ((ap_predicate_op208_write_state6 == 1'b1) & (txSar2rxEng_upd_rsp_full_n == 1'b0)))) | ((txSar2txEng_upd_rsp_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op204_write_state5 == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_162_p3 == 1'd1) & (txEng2txSar_upd_req_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op65_read_state2 == 1'b1) & (txApp2txSar_push_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op112_read_state3 == 1'b1) & (rxEng2txSar_upd_req_empty_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((txSar2txEng_upd_rsp_full_n == 1'b0) & (ap_predicate_op204_write_state5 == 1'b1));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = (((ap_predicate_op216_write_state6 == 1'b1) & (txSar2txApp_ack_push_full_n == 1'b0)) | ((ap_predicate_op213_write_state6 == 1'b1) & (txSar2txApp_ack_push_full_n == 1'b0)) | ((ap_predicate_op208_write_state6 == 1'b1) & (txSar2rxEng_upd_rsp_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_1158 = ((tmp_i_reg_1021 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_1160 = ((tmp_init_V_reg_1041 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd0) & (tmp_write_V_reg_1037 == 1'd1));
end

always @ (*) begin
    ap_condition_1167 = ((tst_txEngUpdate_finReady_reg_1045 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd0) & (tmp_write_V_reg_1037 == 1'd1));
end

always @ (*) begin
    ap_condition_1171 = ((tst_txEngUpdate_finSent_reg_1050 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd0) & (tmp_write_V_reg_1037 == 1'd1));
end

always @ (*) begin
    ap_condition_1175 = ((tmp_i_reg_1021 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (tmp_write_V_reg_1037 == 1'd1));
end

always @ (*) begin
    ap_condition_522 = ((tmp_init_V_1_reg_1148 == 1'd0) & (tmp_3_i_reg_1059_pp0_iter2_reg == 1'd0) & (tmp_i_reg_1021_pp0_iter2_reg == 1'd0) & (tmp_write_V_1_reg_1144 == 1'd1) & (tmp_6_i_reg_1113 == 1'd1));
end

always @ (*) begin
    ap_condition_562 = ((tmp_6_i_nbreadreq_fu_190_p3 == 1'd1) & (tmp_3_i_reg_1059 == 1'd0) & (tmp_i_reg_1021_pp0_iter1_reg == 1'd0) & (tmp_init_V_1_fu_739_p3 == 1'd1) & (tmp_write_V_1_fu_731_p3 == 1'd1));
end

always @ (*) begin
    ap_enable_operation_100 = (ap_predicate_op100_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_102 = (ap_predicate_op102_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_105 = (ap_predicate_op105_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_107 = (ap_predicate_op107_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_109 = (ap_predicate_op109_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_126 = (ap_predicate_op126_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_127 = (ap_predicate_op127_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_130 = (ap_predicate_op130_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_131 = (ap_predicate_op131_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_132 = (ap_predicate_op132_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_135 = (ap_predicate_op135_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_136 = (ap_predicate_op136_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_142 = (ap_predicate_op142_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_143 = (ap_predicate_op143_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_144 = (ap_predicate_op144_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_145 = (ap_predicate_op145_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_146 = (ap_predicate_op146_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_147 = (ap_predicate_op147_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_148 = (ap_predicate_op148_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_149 = (ap_predicate_op149_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_150 = (ap_predicate_op150_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_158 = (ap_predicate_op158_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_160 = (ap_predicate_op160_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_161 = (ap_predicate_op161_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_163 = (ap_predicate_op163_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_164 = (ap_predicate_op164_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_165 = (ap_predicate_op165_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_166 = (ap_predicate_op166_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_167 = (ap_predicate_op167_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_168 = (ap_predicate_op168_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_183 = (ap_predicate_op183_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_184 = (ap_predicate_op184_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_185 = (ap_predicate_op185_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_186 = (ap_predicate_op186_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_78 = (ap_predicate_op78_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_79 = (ap_predicate_op79_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_80 = (ap_predicate_op80_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_81 = (ap_predicate_op81_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_82 = (ap_predicate_op82_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_83 = (ap_predicate_op83_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_84 = (ap_predicate_op84_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_85 = (ap_predicate_op85_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_87 = (ap_predicate_op87_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_89 = (ap_predicate_op89_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_92 = (ap_predicate_op92_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_94 = (ap_predicate_op94_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_96 = (ap_predicate_op96_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_98 = (ap_predicate_op98_store_state2 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state4_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state5_pp0_iter4_stage0 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_phi_reg_pp0_iter0_win_shift_V_1_reg_544 = 'bx;

always @ (*) begin
    ap_predicate_op100_store_state2 = ((tmp_i_reg_1021 == 1'd1) & (tmp_init_V_reg_1041 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd0) & (tmp_write_V_reg_1037 == 1'd1));
end

always @ (*) begin
    ap_predicate_op102_store_state2 = ((tmp_i_reg_1021 == 1'd1) & (tst_txEngUpdate_finReady_reg_1045 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd0) & (tmp_write_V_reg_1037 == 1'd1));
end

always @ (*) begin
    ap_predicate_op105_store_state2 = ((tmp_i_reg_1021 == 1'd1) & (tst_txEngUpdate_finSent_reg_1050 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd0) & (tmp_write_V_reg_1037 == 1'd1));
end

always @ (*) begin
    ap_predicate_op107_store_state2 = ((tmp_i_reg_1021 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd1) & (tmp_write_V_reg_1037 == 1'd1));
end

always @ (*) begin
    ap_predicate_op109_store_state2 = ((tmp_i_reg_1021 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd1) & (tmp_write_V_reg_1037 == 1'd1));
end

always @ (*) begin
    ap_predicate_op112_read_state3 = ((tmp_6_i_nbreadreq_fu_190_p3 == 1'd1) & (tmp_3_i_reg_1059 == 1'd0) & (tmp_i_reg_1021_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op126_load_state3 = ((tmp_6_i_nbreadreq_fu_190_p3 == 1'd1) & (tmp_3_i_reg_1059 == 1'd0) & (tmp_i_reg_1021_pp0_iter1_reg == 1'd0) & (tmp_write_V_1_fu_731_p3 == 1'd0));
end

always @ (*) begin
    ap_predicate_op127_load_state3 = ((tmp_6_i_nbreadreq_fu_190_p3 == 1'd1) & (tmp_3_i_reg_1059 == 1'd0) & (tmp_i_reg_1021_pp0_iter1_reg == 1'd0) & (tmp_write_V_1_fu_731_p3 == 1'd0));
end

always @ (*) begin
    ap_predicate_op130_store_state3 = ((tmp_6_i_nbreadreq_fu_190_p3 == 1'd1) & (tmp_3_i_reg_1059 == 1'd0) & (tmp_i_reg_1021_pp0_iter1_reg == 1'd0) & (tmp_write_V_1_fu_731_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op131_store_state3 = ((tmp_6_i_nbreadreq_fu_190_p3 == 1'd1) & (tmp_3_i_reg_1059 == 1'd0) & (tmp_i_reg_1021_pp0_iter1_reg == 1'd0) & (tmp_write_V_1_fu_731_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op132_store_state3 = ((tmp_6_i_nbreadreq_fu_190_p3 == 1'd1) & (tmp_3_i_reg_1059 == 1'd0) & (tmp_i_reg_1021_pp0_iter1_reg == 1'd0) & (tmp_write_V_1_fu_731_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op135_load_state3 = ((tmp_6_i_nbreadreq_fu_190_p3 == 1'd1) & (tmp_3_i_reg_1059 == 1'd0) & (tmp_i_reg_1021_pp0_iter1_reg == 1'd0) & (tmp_init_V_1_fu_739_p3 == 1'd0) & (tmp_write_V_1_fu_731_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op136_store_state3 = ((tmp_6_i_nbreadreq_fu_190_p3 == 1'd1) & (tmp_3_i_reg_1059 == 1'd0) & (tmp_i_reg_1021_pp0_iter1_reg == 1'd0) & (tmp_init_V_1_fu_739_p3 == 1'd1) & (tmp_write_V_1_fu_731_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op142_store_state3 = ((tmp_3_i_reg_1059 == 1'd1) & (tmp_i_reg_1021_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op143_load_state3 = ((tmp_i_reg_1021_pp0_iter1_reg == 1'd1) & (tmp_write_V_reg_1037_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op144_load_state3 = ((tmp_i_reg_1021_pp0_iter1_reg == 1'd1) & (tmp_write_V_reg_1037_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op145_load_state3 = ((tmp_i_reg_1021_pp0_iter1_reg == 1'd1) & (tmp_write_V_reg_1037_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op146_load_state3 = ((tmp_i_reg_1021_pp0_iter1_reg == 1'd1) & (tmp_write_V_reg_1037_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op147_load_state3 = ((tmp_i_reg_1021_pp0_iter1_reg == 1'd1) & (tmp_write_V_reg_1037_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op148_load_state3 = ((tmp_i_reg_1021_pp0_iter1_reg == 1'd1) & (tmp_write_V_reg_1037_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op149_load_state3 = ((tmp_i_reg_1021_pp0_iter1_reg == 1'd1) & (tmp_write_V_reg_1037_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op150_load_state3 = ((tmp_i_reg_1021_pp0_iter1_reg == 1'd1) & (tmp_write_V_reg_1037_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op158_load_state4 = ((tmp_3_i_reg_1059_pp0_iter2_reg == 1'd0) & (tmp_i_reg_1021_pp0_iter2_reg == 1'd0) & (tmp_write_V_1_reg_1144 == 1'd0) & (tmp_6_i_reg_1113 == 1'd1));
end

always @ (*) begin
    ap_predicate_op160_load_state4 = ((tmp_3_i_reg_1059_pp0_iter2_reg == 1'd0) & (tmp_i_reg_1021_pp0_iter2_reg == 1'd0) & (tmp_write_V_1_reg_1144 == 1'd0) & (tmp_6_i_reg_1113 == 1'd1));
end

always @ (*) begin
    ap_predicate_op161_load_state4 = ((tmp_3_i_reg_1059_pp0_iter2_reg == 1'd0) & (tmp_i_reg_1021_pp0_iter2_reg == 1'd0) & (tmp_write_V_1_reg_1144 == 1'd0) & (tmp_6_i_reg_1113 == 1'd1));
end

always @ (*) begin
    ap_predicate_op163_load_state4 = ((tmp_3_i_reg_1059_pp0_iter2_reg == 1'd0) & (tmp_i_reg_1021_pp0_iter2_reg == 1'd0) & (tmp_write_V_1_reg_1144 == 1'd0) & (tmp_6_i_reg_1113 == 1'd1));
end

always @ (*) begin
    ap_predicate_op164_load_state4 = ((tmp_3_i_reg_1059_pp0_iter2_reg == 1'd0) & (tmp_i_reg_1021_pp0_iter2_reg == 1'd0) & (tmp_write_V_1_reg_1144 == 1'd0) & (tmp_6_i_reg_1113 == 1'd1));
end

always @ (*) begin
    ap_predicate_op165_load_state4 = ((tmp_3_i_reg_1059_pp0_iter2_reg == 1'd0) & (tmp_i_reg_1021_pp0_iter2_reg == 1'd0) & (tmp_write_V_1_reg_1144 == 1'd0) & (tmp_6_i_reg_1113 == 1'd1));
end

always @ (*) begin
    ap_predicate_op166_store_state4 = ((tmp_3_i_reg_1059_pp0_iter2_reg == 1'd0) & (tmp_i_reg_1021_pp0_iter2_reg == 1'd0) & (tmp_write_V_1_reg_1144 == 1'd1) & (tmp_6_i_reg_1113 == 1'd1));
end

always @ (*) begin
    ap_predicate_op167_store_state4 = ((tmp_3_i_reg_1059_pp0_iter2_reg == 1'd0) & (tmp_i_reg_1021_pp0_iter2_reg == 1'd0) & (tmp_write_V_1_reg_1144 == 1'd1) & (tmp_6_i_reg_1113 == 1'd1));
end

always @ (*) begin
    ap_predicate_op168_load_state4 = ((tmp_init_V_1_reg_1148 == 1'd0) & (tmp_3_i_reg_1059_pp0_iter2_reg == 1'd0) & (tmp_i_reg_1021_pp0_iter2_reg == 1'd0) & (tmp_write_V_1_reg_1144 == 1'd1) & (tmp_6_i_reg_1113 == 1'd1));
end

always @ (*) begin
    ap_predicate_op183_load_state5 = ((tmp_write_V_1_reg_1144_pp0_iter3_reg == 1'd0) & (tmp_6_i_reg_1113_pp0_iter3_reg == 1'd1) & (tmp_3_i_reg_1059_pp0_iter3_reg == 1'd0) & (tmp_i_reg_1021_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op184_load_state5 = ((tmp_write_V_1_reg_1144_pp0_iter3_reg == 1'd0) & (tmp_6_i_reg_1113_pp0_iter3_reg == 1'd1) & (tmp_3_i_reg_1059_pp0_iter3_reg == 1'd0) & (tmp_i_reg_1021_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op185_load_state5 = ((tmp_write_V_1_reg_1144_pp0_iter3_reg == 1'd0) & (tmp_6_i_reg_1113_pp0_iter3_reg == 1'd1) & (tmp_3_i_reg_1059_pp0_iter3_reg == 1'd0) & (tmp_i_reg_1021_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op186_load_state5 = ((tmp_write_V_1_reg_1144_pp0_iter3_reg == 1'd0) & (tmp_6_i_reg_1113_pp0_iter3_reg == 1'd1) & (tmp_3_i_reg_1059_pp0_iter3_reg == 1'd0) & (tmp_i_reg_1021_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op204_write_state5 = ((tmp_write_V_reg_1037_pp0_iter3_reg == 1'd0) & (tmp_i_reg_1021_pp0_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op208_write_state6 = ((tmp_write_V_1_reg_1144_pp0_iter4_reg == 1'd0) & (tmp_6_i_reg_1113_pp0_iter4_reg == 1'd1) & (tmp_3_i_reg_1059_pp0_iter4_reg == 1'd0) & (tmp_i_reg_1021_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op213_write_state6 = ((tmp_write_V_1_reg_1144_pp0_iter4_reg == 1'd1) & (tmp_6_i_reg_1113_pp0_iter4_reg == 1'd1) & (tmp_3_i_reg_1059_pp0_iter4_reg == 1'd0) & (tmp_i_reg_1021_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op216_write_state6 = ((tmp_init_V_reg_1041_pp0_iter4_reg == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_1055_pp0_iter4_reg == 1'd0) & (tmp_write_V_reg_1037_pp0_iter4_reg == 1'd1) & (tmp_i_reg_1021_pp0_iter4_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op65_read_state2 = ((tmp_3_i_nbreadreq_fu_176_p3 == 1'd1) & (tmp_i_reg_1021 == 1'd0));
end

always @ (*) begin
    ap_predicate_op78_load_state2 = ((tmp_i_reg_1021 == 1'd1) & (tmp_write_V_reg_1037 == 1'd0));
end

always @ (*) begin
    ap_predicate_op79_load_state2 = ((tmp_i_reg_1021 == 1'd1) & (tmp_write_V_reg_1037 == 1'd0));
end

always @ (*) begin
    ap_predicate_op80_load_state2 = ((tmp_i_reg_1021 == 1'd1) & (tmp_write_V_reg_1037 == 1'd0));
end

always @ (*) begin
    ap_predicate_op81_load_state2 = ((tmp_i_reg_1021 == 1'd1) & (tmp_write_V_reg_1037 == 1'd0));
end

always @ (*) begin
    ap_predicate_op82_load_state2 = ((tmp_i_reg_1021 == 1'd1) & (tmp_write_V_reg_1037 == 1'd0));
end

always @ (*) begin
    ap_predicate_op83_load_state2 = ((tmp_i_reg_1021 == 1'd1) & (tmp_write_V_reg_1037 == 1'd0));
end

always @ (*) begin
    ap_predicate_op84_load_state2 = ((tmp_i_reg_1021 == 1'd1) & (tmp_write_V_reg_1037 == 1'd0));
end

always @ (*) begin
    ap_predicate_op85_load_state2 = ((tmp_i_reg_1021 == 1'd1) & (tmp_write_V_reg_1037 == 1'd0));
end

always @ (*) begin
    ap_predicate_op87_store_state2 = ((tmp_i_reg_1021 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd0) & (tmp_write_V_reg_1037 == 1'd1));
end

always @ (*) begin
    ap_predicate_op89_store_state2 = ((tmp_i_reg_1021 == 1'd1) & (tmp_init_V_reg_1041 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd0) & (tmp_write_V_reg_1037 == 1'd1));
end

always @ (*) begin
    ap_predicate_op92_store_state2 = ((tmp_i_reg_1021 == 1'd1) & (tmp_init_V_reg_1041 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd0) & (tmp_write_V_reg_1037 == 1'd1));
end

always @ (*) begin
    ap_predicate_op94_store_state2 = ((tmp_i_reg_1021 == 1'd1) & (tmp_init_V_reg_1041 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd0) & (tmp_write_V_reg_1037 == 1'd1));
end

always @ (*) begin
    ap_predicate_op96_store_state2 = ((tmp_i_reg_1021 == 1'd1) & (tmp_init_V_reg_1041 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd0) & (tmp_write_V_reg_1037 == 1'd1));
end

always @ (*) begin
    ap_predicate_op98_store_state2 = ((tmp_i_reg_1021 == 1'd1) & (tmp_init_V_reg_1041 == 1'd1) & (tst_txEngUpdate_isRtQuery_reg_1055 == 1'd0) & (tmp_write_V_reg_1037 == 1'd1));
end

assign icmp_ln878_1_fu_914_p2 = ((minWindow_V_1_reg_1269 < usedLength_V_reg_1222_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign icmp_ln878_2_fu_977_p2 = ((zext_ln155_fu_953_p1 < p_Result_1_reg_1295) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_838_p2 = ((zext_ln878_fu_835_p1 < p_Result_s_fu_829_p2) ? 1'b1 : 1'b0);

assign lshr_ln414_1_fu_892_p2 = 30'd1073741823 >> zext_ln414_5_fu_876_p1;

assign lshr_ln414_fu_817_p2 = 30'd1073741823 >> zext_ln414_2_fu_802_p1;

assign minWindow_V_1_fu_848_p3 = ((icmp_ln878_fu_838_p2[0:0] == 1'b1) ? entry_cong_window_V_reg_1201 : minWindow_V_fu_844_p1);

assign minWindow_V_fu_844_p1 = p_Result_s_fu_829_p2[17:0];

assign or_ln174_4_fu_1005_p5 = {{{{{{47'd70368983384064}, {reg_563_pp0_iter4_reg}}}, {16'd0}}}, {tmp_sessionID_V_reg_1025_pp0_iter4_reg}};

assign p_Result_1_fu_904_p2 = (shl_ln414_2_fu_880_p2 & and_ln414_2_fu_898_p2);

assign p_Result_s_fu_829_p2 = (shl_ln414_fu_805_p2 & and_ln414_fu_823_p2);

assign select_ln133_fu_922_p3 = ((icmp_ln878_1_fu_914_p2[0:0] == 1'b1) ? usableWindow_V_fu_918_p2 : 18'd0);

assign shl_ln414_1_fu_811_p2 = 30'd1073741823 << zext_ln414_1_fu_799_p1;

assign shl_ln414_2_fu_880_p2 = zext_ln215_1_fu_859_p1 << zext_ln414_3_fu_868_p1;

assign shl_ln414_3_fu_886_p2 = 30'd1073741823 << zext_ln414_4_fu_872_p1;

assign shl_ln414_fu_805_p2 = zext_ln215_fu_793_p1 << zext_ln414_fu_796_p1;

assign sub_ln414_1_fu_862_p2 = (5'd14 - zext_ln545_1_fu_855_p1);

assign sub_ln414_fu_787_p2 = (5'd14 - zext_ln545_fu_783_p1);

assign tmp_10_i_fu_988_p6 = {{{{{tst_rxEngUpdate_cong_window_V_fu_982_p3}, {14'd0}}, {trunc_ln208_4_reg_1175_pp0_iter4_reg}}, {16'd0}}, {tmp_sessionID_V_2_reg_1117_pp0_iter4_reg}};

assign tmp_3_i_nbreadreq_fu_176_p3 = txApp2txSar_push_empty_n;

assign tmp_6_i_nbreadreq_fu_190_p3 = rxEng2txSar_upd_req_empty_n;

assign tmp_8_i_fu_956_p10 = {{{{{{{{{tx_table_fastRetransmitted_load_reg_1259_pp0_iter4_reg}, {6'd0}}, {tx_table_count_V_load_reg_1254_pp0_iter4_reg}}, {14'd0}}, {tx_table_slowstart_threshold_V_load_reg_1290}}, {14'd0}}, {tx_table_cong_window_V_load_reg_1285}}, {tx_table_not_ackd_V_load_reg_1280}}, {tx_table_ackd_V_load_reg_1275}};

assign tmp_i_nbreadreq_fu_162_p3 = txEng2txSar_upd_req_empty_n;

assign tmp_init_V_1_fu_739_p3 = rxEng2txSar_upd_req_dout[32'd160];

assign tmp_init_V_fu_591_p3 = txEng2txSar_upd_req_dout[32'd72];

assign tmp_sessionID_V_1_fu_623_p1 = txApp2txSar_push_dout[9:0];

assign tmp_sessionID_V_2_fu_665_p1 = rxEng2txSar_upd_req_dout[15:0];

assign tmp_sessionID_V_fu_569_p1 = txEng2txSar_upd_req_dout[15:0];

assign tmp_write_V_1_fu_731_p3 = rxEng2txSar_upd_req_dout[32'd152];

assign tmp_write_V_fu_583_p3 = txEng2txSar_upd_req_dout[32'd64];

assign trunc_ln208_3_fu_910_p1 = p_Result_1_fu_904_p2[17:0];

assign trunc_ln208_fu_769_p1 = tx_table_not_ackd_V_q0[17:0];

assign trunc_ln213_fu_773_p1 = tx_table_ackd_V_q1[17:0];

assign tst_rxEngUpdate_cong_window_V_fu_982_p3 = ((icmp_ln878_2_fu_977_p2[0:0] == 1'b1) ? tmp_cong_window_V_reg_1132_pp0_iter4_reg : trunc_ln208_3_reg_1300);

assign tst_txEngUpdate_isRtQuery_fu_615_p3 = txEng2txSar_upd_req_dout[32'd96];

assign txSar2rxEng_upd_rsp_din = tmp_8_i_fu_956_p10;

assign txSar2txEng_upd_rsp_din = {{{{{{{{{{{{{{{{{{{{{{23'd0}, {entry_finSent_reg_1217_pp0_iter3_reg}}}, {7'd0}}}, {entry_finReady_reg_1212_pp0_iter3_reg}}}, {14'd0}}}, {usedLength_V_reg_1222_pp0_iter3_reg}}}, {14'd0}}}, {entry_app_V_reg_1207_pp0_iter3_reg}}}, {14'd0}}}, {select_ln133_fu_922_p3}}}, {entry_not_ackd_V_reg_1185_pp0_iter3_reg}}}, {entry_ackd_V_reg_1180_pp0_iter3_reg}};

assign tx_table_ackd_V_addr_2_gep_fu_365_p3 = zext_ln534_fu_637_p1;

assign tx_table_ackd_V_address0 = zext_ln534_2_reg_1152;

assign tx_table_ackd_V_d1 = ($signed(tmp_not_ackd_V_reg_1031) + $signed(32'd4294967295));

assign tx_table_app_V_addr_2_gep_fu_357_p3 = zext_ln534_fu_637_p1;

assign tx_table_app_V_address0 = zext_ln534_1_fu_765_p1;

assign tx_table_cong_window_V_addr_1_gep_fu_446_p3 = zext_ln534_fu_637_p1;

assign tx_table_cong_window_V_addr_3_gep_fu_373_p3 = zext_ln534_fu_637_p1;

assign tx_table_cong_window_V_address0 = zext_ln534_2_reg_1152;

assign tx_table_count_V_address0 = zext_ln534_2_fu_747_p1;

assign tx_table_count_V_d0 = {{rxEng2txSar_upd_req_dout[129:128]}};

assign tx_table_fastRetransmitted_address0 = zext_ln534_2_fu_747_p1;

assign tx_table_fastRetransmitted_d0 = rxEng2txSar_upd_req_dout[32'd136];

assign tx_table_finReady_addr_2_gep_fu_420_p3 = zext_ln534_fu_637_p1;

assign tx_table_finReady_address1 = zext_ln534_fu_637_p1;

assign tx_table_finSent_addr_2_gep_fu_429_p3 = zext_ln534_fu_637_p1;

assign tx_table_finSent_address1 = zext_ln534_fu_637_p1;

assign tx_table_not_ackd_V_addr_1_gep_fu_349_p3 = zext_ln534_fu_637_p1;

assign tx_table_not_ackd_V_address1 = zext_ln534_2_reg_1152;

assign tx_table_recv_window_V_address0 = zext_ln534_2_fu_747_p1;

assign tx_table_recv_window_V_address1 = zext_ln534_fu_637_p1;

assign tx_table_recv_window_V_d0 = {{rxEng2txSar_upd_req_dout[79:64]}};

assign tx_table_slowstart_threshold_V_addr_gep_fu_438_p3 = zext_ln534_fu_637_p1;

assign tx_table_slowstart_threshold_V_address1 = zext_ln534_2_reg_1152;

assign tx_table_win_shift_V_address0 = zext_ln534_2_fu_747_p1;

assign tx_table_win_shift_V_address1 = zext_ln534_fu_637_p1;

assign tx_table_win_shift_V_d0 = {{rxEng2txSar_upd_req_dout[147:144]}};

assign usableWindow_V_fu_918_p2 = (minWindow_V_1_reg_1269 - usedLength_V_reg_1222_pp0_iter3_reg);

assign usedLength_V_fu_777_p2 = (trunc_ln208_fu_769_p1 - trunc_ln213_fu_773_p1);

assign zext_ln155_fu_953_p1 = tmp_cong_window_V_reg_1132_pp0_iter4_reg;

assign zext_ln174_2_fu_1000_p1 = tmp_10_i_fu_988_p6;

assign zext_ln174_fu_1016_p1 = or_ln174_4_fu_1005_p5;

assign zext_ln215_1_fu_859_p1 = tmp_recv_window_V_reg_1127_pp0_iter3_reg;

assign zext_ln215_fu_793_p1 = entry_recv_window_V_reg_1190;

assign zext_ln414_1_fu_799_p1 = entry_win_shift_V_reg_1195;

assign zext_ln414_2_fu_802_p1 = sub_ln414_reg_1229;

assign zext_ln414_3_fu_868_p1 = ap_phi_reg_pp0_iter4_win_shift_V_1_reg_544;

assign zext_ln414_4_fu_872_p1 = ap_phi_reg_pp0_iter4_win_shift_V_1_reg_544;

assign zext_ln414_5_fu_876_p1 = sub_ln414_1_fu_862_p2;

assign zext_ln414_fu_796_p1 = entry_win_shift_V_reg_1195;

assign zext_ln534_1_fu_765_p1 = tmp_sessionID_V_1_reg_1063;

assign zext_ln534_2_fu_747_p1 = tmp_sessionID_V_2_fu_665_p1;

assign zext_ln534_fu_637_p1 = tmp_sessionID_V_reg_1025;

assign zext_ln545_1_fu_855_p1 = ap_phi_reg_pp0_iter4_win_shift_V_1_reg_544;

assign zext_ln545_fu_783_p1 = tx_table_win_shift_V_q1;

assign zext_ln878_fu_835_p1 = entry_cong_window_V_reg_1201;

always @ (posedge ap_clk) begin
    zext_ln534_2_reg_1152[63:16] <= 48'b000000000000000000000000000000000000000000000000;
end

endmodule //toe_top_tx_sar_table
