$comment
	File created using the following command:
		vcd file projetoMIPS.msim.vcd -direction
$end
$date
	Tue Dec 06 14:42:37 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module projetomips_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " decoder_OUTT [13] $end
$var wire 1 # decoder_OUTT [12] $end
$var wire 1 $ decoder_OUTT [11] $end
$var wire 1 % decoder_OUTT [10] $end
$var wire 1 & decoder_OUTT [9] $end
$var wire 1 ' decoder_OUTT [8] $end
$var wire 1 ( decoder_OUTT [7] $end
$var wire 1 ) decoder_OUTT [6] $end
$var wire 1 * decoder_OUTT [5] $end
$var wire 1 + decoder_OUTT [4] $end
$var wire 1 , decoder_OUTT [3] $end
$var wire 1 - decoder_OUTT [2] $end
$var wire 1 . decoder_OUTT [1] $end
$var wire 1 / decoder_OUTT [0] $end
$var wire 1 0 destino_end [4] $end
$var wire 1 1 destino_end [3] $end
$var wire 1 2 destino_end [2] $end
$var wire 1 3 destino_end [1] $end
$var wire 1 4 destino_end [0] $end
$var wire 1 5 escrita_WB [31] $end
$var wire 1 6 escrita_WB [30] $end
$var wire 1 7 escrita_WB [29] $end
$var wire 1 8 escrita_WB [28] $end
$var wire 1 9 escrita_WB [27] $end
$var wire 1 : escrita_WB [26] $end
$var wire 1 ; escrita_WB [25] $end
$var wire 1 < escrita_WB [24] $end
$var wire 1 = escrita_WB [23] $end
$var wire 1 > escrita_WB [22] $end
$var wire 1 ? escrita_WB [21] $end
$var wire 1 @ escrita_WB [20] $end
$var wire 1 A escrita_WB [19] $end
$var wire 1 B escrita_WB [18] $end
$var wire 1 C escrita_WB [17] $end
$var wire 1 D escrita_WB [16] $end
$var wire 1 E escrita_WB [15] $end
$var wire 1 F escrita_WB [14] $end
$var wire 1 G escrita_WB [13] $end
$var wire 1 H escrita_WB [12] $end
$var wire 1 I escrita_WB [11] $end
$var wire 1 J escrita_WB [10] $end
$var wire 1 K escrita_WB [9] $end
$var wire 1 L escrita_WB [8] $end
$var wire 1 M escrita_WB [7] $end
$var wire 1 N escrita_WB [6] $end
$var wire 1 O escrita_WB [5] $end
$var wire 1 P escrita_WB [4] $end
$var wire 1 Q escrita_WB [3] $end
$var wire 1 R escrita_WB [2] $end
$var wire 1 S escrita_WB [1] $end
$var wire 1 T escrita_WB [0] $end
$var wire 1 U flagEqual $end
$var wire 1 V FPGA_RESET_N $end
$var wire 1 W habEscritaReg $end
$var wire 1 X HEX0 [6] $end
$var wire 1 Y HEX0 [5] $end
$var wire 1 Z HEX0 [4] $end
$var wire 1 [ HEX0 [3] $end
$var wire 1 \ HEX0 [2] $end
$var wire 1 ] HEX0 [1] $end
$var wire 1 ^ HEX0 [0] $end
$var wire 1 _ HEX1 [6] $end
$var wire 1 ` HEX1 [5] $end
$var wire 1 a HEX1 [4] $end
$var wire 1 b HEX1 [3] $end
$var wire 1 c HEX1 [2] $end
$var wire 1 d HEX1 [1] $end
$var wire 1 e HEX1 [0] $end
$var wire 1 f HEX2 [6] $end
$var wire 1 g HEX2 [5] $end
$var wire 1 h HEX2 [4] $end
$var wire 1 i HEX2 [3] $end
$var wire 1 j HEX2 [2] $end
$var wire 1 k HEX2 [1] $end
$var wire 1 l HEX2 [0] $end
$var wire 1 m HEX3 [6] $end
$var wire 1 n HEX3 [5] $end
$var wire 1 o HEX3 [4] $end
$var wire 1 p HEX3 [3] $end
$var wire 1 q HEX3 [2] $end
$var wire 1 r HEX3 [1] $end
$var wire 1 s HEX3 [0] $end
$var wire 1 t HEX4 [6] $end
$var wire 1 u HEX4 [5] $end
$var wire 1 v HEX4 [4] $end
$var wire 1 w HEX4 [3] $end
$var wire 1 x HEX4 [2] $end
$var wire 1 y HEX4 [1] $end
$var wire 1 z HEX4 [0] $end
$var wire 1 { HEX5 [6] $end
$var wire 1 | HEX5 [5] $end
$var wire 1 } HEX5 [4] $end
$var wire 1 ~ HEX5 [3] $end
$var wire 1 !! HEX5 [2] $end
$var wire 1 "! HEX5 [1] $end
$var wire 1 #! HEX5 [0] $end
$var wire 1 $! imediato_OUT [31] $end
$var wire 1 %! imediato_OUT [30] $end
$var wire 1 &! imediato_OUT [29] $end
$var wire 1 '! imediato_OUT [28] $end
$var wire 1 (! imediato_OUT [27] $end
$var wire 1 )! imediato_OUT [26] $end
$var wire 1 *! imediato_OUT [25] $end
$var wire 1 +! imediato_OUT [24] $end
$var wire 1 ,! imediato_OUT [23] $end
$var wire 1 -! imediato_OUT [22] $end
$var wire 1 .! imediato_OUT [21] $end
$var wire 1 /! imediato_OUT [20] $end
$var wire 1 0! imediato_OUT [19] $end
$var wire 1 1! imediato_OUT [18] $end
$var wire 1 2! imediato_OUT [17] $end
$var wire 1 3! imediato_OUT [16] $end
$var wire 1 4! imediato_OUT [15] $end
$var wire 1 5! imediato_OUT [14] $end
$var wire 1 6! imediato_OUT [13] $end
$var wire 1 7! imediato_OUT [12] $end
$var wire 1 8! imediato_OUT [11] $end
$var wire 1 9! imediato_OUT [10] $end
$var wire 1 :! imediato_OUT [9] $end
$var wire 1 ;! imediato_OUT [8] $end
$var wire 1 <! imediato_OUT [7] $end
$var wire 1 =! imediato_OUT [6] $end
$var wire 1 >! imediato_OUT [5] $end
$var wire 1 ?! imediato_OUT [4] $end
$var wire 1 @! imediato_OUT [3] $end
$var wire 1 A! imediato_OUT [2] $end
$var wire 1 B! imediato_OUT [1] $end
$var wire 1 C! imediato_OUT [0] $end
$var wire 1 D! KEY [3] $end
$var wire 1 E! KEY [2] $end
$var wire 1 F! KEY [1] $end
$var wire 1 G! KEY [0] $end
$var wire 1 H! LEDR [9] $end
$var wire 1 I! LEDR [8] $end
$var wire 1 J! LEDR [7] $end
$var wire 1 K! LEDR [6] $end
$var wire 1 L! LEDR [5] $end
$var wire 1 M! LEDR [4] $end
$var wire 1 N! LEDR [3] $end
$var wire 1 O! LEDR [2] $end
$var wire 1 P! LEDR [1] $end
$var wire 1 Q! LEDR [0] $end
$var wire 1 R! MEM_OUTT [31] $end
$var wire 1 S! MEM_OUTT [30] $end
$var wire 1 T! MEM_OUTT [29] $end
$var wire 1 U! MEM_OUTT [28] $end
$var wire 1 V! MEM_OUTT [27] $end
$var wire 1 W! MEM_OUTT [26] $end
$var wire 1 X! MEM_OUTT [25] $end
$var wire 1 Y! MEM_OUTT [24] $end
$var wire 1 Z! MEM_OUTT [23] $end
$var wire 1 [! MEM_OUTT [22] $end
$var wire 1 \! MEM_OUTT [21] $end
$var wire 1 ]! MEM_OUTT [20] $end
$var wire 1 ^! MEM_OUTT [19] $end
$var wire 1 _! MEM_OUTT [18] $end
$var wire 1 `! MEM_OUTT [17] $end
$var wire 1 a! MEM_OUTT [16] $end
$var wire 1 b! MEM_OUTT [15] $end
$var wire 1 c! MEM_OUTT [14] $end
$var wire 1 d! MEM_OUTT [13] $end
$var wire 1 e! MEM_OUTT [12] $end
$var wire 1 f! MEM_OUTT [11] $end
$var wire 1 g! MEM_OUTT [10] $end
$var wire 1 h! MEM_OUTT [9] $end
$var wire 1 i! MEM_OUTT [8] $end
$var wire 1 j! MEM_OUTT [7] $end
$var wire 1 k! MEM_OUTT [6] $end
$var wire 1 l! MEM_OUTT [5] $end
$var wire 1 m! MEM_OUTT [4] $end
$var wire 1 n! MEM_OUTT [3] $end
$var wire 1 o! MEM_OUTT [2] $end
$var wire 1 p! MEM_OUTT [1] $end
$var wire 1 q! MEM_OUTT [0] $end
$var wire 1 r! mux_BEQ_BNE $end
$var wire 1 s! operacao [2] $end
$var wire 1 t! operacao [1] $end
$var wire 1 u! operacao [0] $end
$var wire 1 v! PC_OUTT [31] $end
$var wire 1 w! PC_OUTT [30] $end
$var wire 1 x! PC_OUTT [29] $end
$var wire 1 y! PC_OUTT [28] $end
$var wire 1 z! PC_OUTT [27] $end
$var wire 1 {! PC_OUTT [26] $end
$var wire 1 |! PC_OUTT [25] $end
$var wire 1 }! PC_OUTT [24] $end
$var wire 1 ~! PC_OUTT [23] $end
$var wire 1 !" PC_OUTT [22] $end
$var wire 1 "" PC_OUTT [21] $end
$var wire 1 #" PC_OUTT [20] $end
$var wire 1 $" PC_OUTT [19] $end
$var wire 1 %" PC_OUTT [18] $end
$var wire 1 &" PC_OUTT [17] $end
$var wire 1 '" PC_OUTT [16] $end
$var wire 1 (" PC_OUTT [15] $end
$var wire 1 )" PC_OUTT [14] $end
$var wire 1 *" PC_OUTT [13] $end
$var wire 1 +" PC_OUTT [12] $end
$var wire 1 ," PC_OUTT [11] $end
$var wire 1 -" PC_OUTT [10] $end
$var wire 1 ." PC_OUTT [9] $end
$var wire 1 /" PC_OUTT [8] $end
$var wire 1 0" PC_OUTT [7] $end
$var wire 1 1" PC_OUTT [6] $end
$var wire 1 2" PC_OUTT [5] $end
$var wire 1 3" PC_OUTT [4] $end
$var wire 1 4" PC_OUTT [3] $end
$var wire 1 5" PC_OUTT [2] $end
$var wire 1 6" PC_OUTT [1] $end
$var wire 1 7" PC_OUTT [0] $end
$var wire 1 8" Rd_End [4] $end
$var wire 1 9" Rd_End [3] $end
$var wire 1 :" Rd_End [2] $end
$var wire 1 ;" Rd_End [1] $end
$var wire 1 <" Rd_End [0] $end
$var wire 1 =" Rs_End [4] $end
$var wire 1 >" Rs_End [3] $end
$var wire 1 ?" Rs_End [2] $end
$var wire 1 @" Rs_End [1] $end
$var wire 1 A" Rs_End [0] $end
$var wire 1 B" RS_OUTT [31] $end
$var wire 1 C" RS_OUTT [30] $end
$var wire 1 D" RS_OUTT [29] $end
$var wire 1 E" RS_OUTT [28] $end
$var wire 1 F" RS_OUTT [27] $end
$var wire 1 G" RS_OUTT [26] $end
$var wire 1 H" RS_OUTT [25] $end
$var wire 1 I" RS_OUTT [24] $end
$var wire 1 J" RS_OUTT [23] $end
$var wire 1 K" RS_OUTT [22] $end
$var wire 1 L" RS_OUTT [21] $end
$var wire 1 M" RS_OUTT [20] $end
$var wire 1 N" RS_OUTT [19] $end
$var wire 1 O" RS_OUTT [18] $end
$var wire 1 P" RS_OUTT [17] $end
$var wire 1 Q" RS_OUTT [16] $end
$var wire 1 R" RS_OUTT [15] $end
$var wire 1 S" RS_OUTT [14] $end
$var wire 1 T" RS_OUTT [13] $end
$var wire 1 U" RS_OUTT [12] $end
$var wire 1 V" RS_OUTT [11] $end
$var wire 1 W" RS_OUTT [10] $end
$var wire 1 X" RS_OUTT [9] $end
$var wire 1 Y" RS_OUTT [8] $end
$var wire 1 Z" RS_OUTT [7] $end
$var wire 1 [" RS_OUTT [6] $end
$var wire 1 \" RS_OUTT [5] $end
$var wire 1 ]" RS_OUTT [4] $end
$var wire 1 ^" RS_OUTT [3] $end
$var wire 1 _" RS_OUTT [2] $end
$var wire 1 `" RS_OUTT [1] $end
$var wire 1 a" RS_OUTT [0] $end
$var wire 1 b" Rt_End [4] $end
$var wire 1 c" Rt_End [3] $end
$var wire 1 d" Rt_End [2] $end
$var wire 1 e" Rt_End [1] $end
$var wire 1 f" Rt_End [0] $end
$var wire 1 g" RT_OUTT [31] $end
$var wire 1 h" RT_OUTT [30] $end
$var wire 1 i" RT_OUTT [29] $end
$var wire 1 j" RT_OUTT [28] $end
$var wire 1 k" RT_OUTT [27] $end
$var wire 1 l" RT_OUTT [26] $end
$var wire 1 m" RT_OUTT [25] $end
$var wire 1 n" RT_OUTT [24] $end
$var wire 1 o" RT_OUTT [23] $end
$var wire 1 p" RT_OUTT [22] $end
$var wire 1 q" RT_OUTT [21] $end
$var wire 1 r" RT_OUTT [20] $end
$var wire 1 s" RT_OUTT [19] $end
$var wire 1 t" RT_OUTT [18] $end
$var wire 1 u" RT_OUTT [17] $end
$var wire 1 v" RT_OUTT [16] $end
$var wire 1 w" RT_OUTT [15] $end
$var wire 1 x" RT_OUTT [14] $end
$var wire 1 y" RT_OUTT [13] $end
$var wire 1 z" RT_OUTT [12] $end
$var wire 1 {" RT_OUTT [11] $end
$var wire 1 |" RT_OUTT [10] $end
$var wire 1 }" RT_OUTT [9] $end
$var wire 1 ~" RT_OUTT [8] $end
$var wire 1 !# RT_OUTT [7] $end
$var wire 1 "# RT_OUTT [6] $end
$var wire 1 ## RT_OUTT [5] $end
$var wire 1 $# RT_OUTT [4] $end
$var wire 1 %# RT_OUTT [3] $end
$var wire 1 &# RT_OUTT [2] $end
$var wire 1 '# RT_OUTT [1] $end
$var wire 1 (# RT_OUTT [0] $end
$var wire 1 )# SOMADOR_CONSTANTE_MEM [31] $end
$var wire 1 *# SOMADOR_CONSTANTE_MEM [30] $end
$var wire 1 +# SOMADOR_CONSTANTE_MEM [29] $end
$var wire 1 ,# SOMADOR_CONSTANTE_MEM [28] $end
$var wire 1 -# SOMADOR_CONSTANTE_MEM [27] $end
$var wire 1 .# SOMADOR_CONSTANTE_MEM [26] $end
$var wire 1 /# SOMADOR_CONSTANTE_MEM [25] $end
$var wire 1 0# SOMADOR_CONSTANTE_MEM [24] $end
$var wire 1 1# SOMADOR_CONSTANTE_MEM [23] $end
$var wire 1 2# SOMADOR_CONSTANTE_MEM [22] $end
$var wire 1 3# SOMADOR_CONSTANTE_MEM [21] $end
$var wire 1 4# SOMADOR_CONSTANTE_MEM [20] $end
$var wire 1 5# SOMADOR_CONSTANTE_MEM [19] $end
$var wire 1 6# SOMADOR_CONSTANTE_MEM [18] $end
$var wire 1 7# SOMADOR_CONSTANTE_MEM [17] $end
$var wire 1 8# SOMADOR_CONSTANTE_MEM [16] $end
$var wire 1 9# SOMADOR_CONSTANTE_MEM [15] $end
$var wire 1 :# SOMADOR_CONSTANTE_MEM [14] $end
$var wire 1 ;# SOMADOR_CONSTANTE_MEM [13] $end
$var wire 1 <# SOMADOR_CONSTANTE_MEM [12] $end
$var wire 1 =# SOMADOR_CONSTANTE_MEM [11] $end
$var wire 1 ># SOMADOR_CONSTANTE_MEM [10] $end
$var wire 1 ?# SOMADOR_CONSTANTE_MEM [9] $end
$var wire 1 @# SOMADOR_CONSTANTE_MEM [8] $end
$var wire 1 A# SOMADOR_CONSTANTE_MEM [7] $end
$var wire 1 B# SOMADOR_CONSTANTE_MEM [6] $end
$var wire 1 C# SOMADOR_CONSTANTE_MEM [5] $end
$var wire 1 D# SOMADOR_CONSTANTE_MEM [4] $end
$var wire 1 E# SOMADOR_CONSTANTE_MEM [3] $end
$var wire 1 F# SOMADOR_CONSTANTE_MEM [2] $end
$var wire 1 G# SOMADOR_CONSTANTE_MEM [1] $end
$var wire 1 H# SOMADOR_CONSTANTE_MEM [0] $end
$var wire 1 I# SW [9] $end
$var wire 1 J# SW [8] $end
$var wire 1 K# SW [7] $end
$var wire 1 L# SW [6] $end
$var wire 1 M# SW [5] $end
$var wire 1 N# SW [4] $end
$var wire 1 O# SW [3] $end
$var wire 1 P# SW [2] $end
$var wire 1 Q# SW [1] $end
$var wire 1 R# SW [0] $end
$var wire 1 S# ULAA_OUT [31] $end
$var wire 1 T# ULAA_OUT [30] $end
$var wire 1 U# ULAA_OUT [29] $end
$var wire 1 V# ULAA_OUT [28] $end
$var wire 1 W# ULAA_OUT [27] $end
$var wire 1 X# ULAA_OUT [26] $end
$var wire 1 Y# ULAA_OUT [25] $end
$var wire 1 Z# ULAA_OUT [24] $end
$var wire 1 [# ULAA_OUT [23] $end
$var wire 1 \# ULAA_OUT [22] $end
$var wire 1 ]# ULAA_OUT [21] $end
$var wire 1 ^# ULAA_OUT [20] $end
$var wire 1 _# ULAA_OUT [19] $end
$var wire 1 `# ULAA_OUT [18] $end
$var wire 1 a# ULAA_OUT [17] $end
$var wire 1 b# ULAA_OUT [16] $end
$var wire 1 c# ULAA_OUT [15] $end
$var wire 1 d# ULAA_OUT [14] $end
$var wire 1 e# ULAA_OUT [13] $end
$var wire 1 f# ULAA_OUT [12] $end
$var wire 1 g# ULAA_OUT [11] $end
$var wire 1 h# ULAA_OUT [10] $end
$var wire 1 i# ULAA_OUT [9] $end
$var wire 1 j# ULAA_OUT [8] $end
$var wire 1 k# ULAA_OUT [7] $end
$var wire 1 l# ULAA_OUT [6] $end
$var wire 1 m# ULAA_OUT [5] $end
$var wire 1 n# ULAA_OUT [4] $end
$var wire 1 o# ULAA_OUT [3] $end
$var wire 1 p# ULAA_OUT [2] $end
$var wire 1 q# ULAA_OUT [1] $end
$var wire 1 r# ULAA_OUT [0] $end

$scope module i1 $end
$var wire 1 s# gnd $end
$var wire 1 t# vcc $end
$var wire 1 u# unknown $end
$var wire 1 v# devoe $end
$var wire 1 w# devclrn $end
$var wire 1 x# devpor $end
$var wire 1 y# ww_devoe $end
$var wire 1 z# ww_devclrn $end
$var wire 1 {# ww_devpor $end
$var wire 1 |# ww_CLOCK_50 $end
$var wire 1 }# ww_FPGA_RESET_N $end
$var wire 1 ~# ww_KEY [3] $end
$var wire 1 !$ ww_KEY [2] $end
$var wire 1 "$ ww_KEY [1] $end
$var wire 1 #$ ww_KEY [0] $end
$var wire 1 $$ ww_SW [9] $end
$var wire 1 %$ ww_SW [8] $end
$var wire 1 &$ ww_SW [7] $end
$var wire 1 '$ ww_SW [6] $end
$var wire 1 ($ ww_SW [5] $end
$var wire 1 )$ ww_SW [4] $end
$var wire 1 *$ ww_SW [3] $end
$var wire 1 +$ ww_SW [2] $end
$var wire 1 ,$ ww_SW [1] $end
$var wire 1 -$ ww_SW [0] $end
$var wire 1 .$ ww_LEDR [9] $end
$var wire 1 /$ ww_LEDR [8] $end
$var wire 1 0$ ww_LEDR [7] $end
$var wire 1 1$ ww_LEDR [6] $end
$var wire 1 2$ ww_LEDR [5] $end
$var wire 1 3$ ww_LEDR [4] $end
$var wire 1 4$ ww_LEDR [3] $end
$var wire 1 5$ ww_LEDR [2] $end
$var wire 1 6$ ww_LEDR [1] $end
$var wire 1 7$ ww_LEDR [0] $end
$var wire 1 8$ ww_HEX0 [6] $end
$var wire 1 9$ ww_HEX0 [5] $end
$var wire 1 :$ ww_HEX0 [4] $end
$var wire 1 ;$ ww_HEX0 [3] $end
$var wire 1 <$ ww_HEX0 [2] $end
$var wire 1 =$ ww_HEX0 [1] $end
$var wire 1 >$ ww_HEX0 [0] $end
$var wire 1 ?$ ww_HEX1 [6] $end
$var wire 1 @$ ww_HEX1 [5] $end
$var wire 1 A$ ww_HEX1 [4] $end
$var wire 1 B$ ww_HEX1 [3] $end
$var wire 1 C$ ww_HEX1 [2] $end
$var wire 1 D$ ww_HEX1 [1] $end
$var wire 1 E$ ww_HEX1 [0] $end
$var wire 1 F$ ww_HEX2 [6] $end
$var wire 1 G$ ww_HEX2 [5] $end
$var wire 1 H$ ww_HEX2 [4] $end
$var wire 1 I$ ww_HEX2 [3] $end
$var wire 1 J$ ww_HEX2 [2] $end
$var wire 1 K$ ww_HEX2 [1] $end
$var wire 1 L$ ww_HEX2 [0] $end
$var wire 1 M$ ww_HEX3 [6] $end
$var wire 1 N$ ww_HEX3 [5] $end
$var wire 1 O$ ww_HEX3 [4] $end
$var wire 1 P$ ww_HEX3 [3] $end
$var wire 1 Q$ ww_HEX3 [2] $end
$var wire 1 R$ ww_HEX3 [1] $end
$var wire 1 S$ ww_HEX3 [0] $end
$var wire 1 T$ ww_HEX4 [6] $end
$var wire 1 U$ ww_HEX4 [5] $end
$var wire 1 V$ ww_HEX4 [4] $end
$var wire 1 W$ ww_HEX4 [3] $end
$var wire 1 X$ ww_HEX4 [2] $end
$var wire 1 Y$ ww_HEX4 [1] $end
$var wire 1 Z$ ww_HEX4 [0] $end
$var wire 1 [$ ww_HEX5 [6] $end
$var wire 1 \$ ww_HEX5 [5] $end
$var wire 1 ]$ ww_HEX5 [4] $end
$var wire 1 ^$ ww_HEX5 [3] $end
$var wire 1 _$ ww_HEX5 [2] $end
$var wire 1 `$ ww_HEX5 [1] $end
$var wire 1 a$ ww_HEX5 [0] $end
$var wire 1 b$ ww_ULAA_OUT [31] $end
$var wire 1 c$ ww_ULAA_OUT [30] $end
$var wire 1 d$ ww_ULAA_OUT [29] $end
$var wire 1 e$ ww_ULAA_OUT [28] $end
$var wire 1 f$ ww_ULAA_OUT [27] $end
$var wire 1 g$ ww_ULAA_OUT [26] $end
$var wire 1 h$ ww_ULAA_OUT [25] $end
$var wire 1 i$ ww_ULAA_OUT [24] $end
$var wire 1 j$ ww_ULAA_OUT [23] $end
$var wire 1 k$ ww_ULAA_OUT [22] $end
$var wire 1 l$ ww_ULAA_OUT [21] $end
$var wire 1 m$ ww_ULAA_OUT [20] $end
$var wire 1 n$ ww_ULAA_OUT [19] $end
$var wire 1 o$ ww_ULAA_OUT [18] $end
$var wire 1 p$ ww_ULAA_OUT [17] $end
$var wire 1 q$ ww_ULAA_OUT [16] $end
$var wire 1 r$ ww_ULAA_OUT [15] $end
$var wire 1 s$ ww_ULAA_OUT [14] $end
$var wire 1 t$ ww_ULAA_OUT [13] $end
$var wire 1 u$ ww_ULAA_OUT [12] $end
$var wire 1 v$ ww_ULAA_OUT [11] $end
$var wire 1 w$ ww_ULAA_OUT [10] $end
$var wire 1 x$ ww_ULAA_OUT [9] $end
$var wire 1 y$ ww_ULAA_OUT [8] $end
$var wire 1 z$ ww_ULAA_OUT [7] $end
$var wire 1 {$ ww_ULAA_OUT [6] $end
$var wire 1 |$ ww_ULAA_OUT [5] $end
$var wire 1 }$ ww_ULAA_OUT [4] $end
$var wire 1 ~$ ww_ULAA_OUT [3] $end
$var wire 1 !% ww_ULAA_OUT [2] $end
$var wire 1 "% ww_ULAA_OUT [1] $end
$var wire 1 #% ww_ULAA_OUT [0] $end
$var wire 1 $% ww_decoder_OUTT [13] $end
$var wire 1 %% ww_decoder_OUTT [12] $end
$var wire 1 &% ww_decoder_OUTT [11] $end
$var wire 1 '% ww_decoder_OUTT [10] $end
$var wire 1 (% ww_decoder_OUTT [9] $end
$var wire 1 )% ww_decoder_OUTT [8] $end
$var wire 1 *% ww_decoder_OUTT [7] $end
$var wire 1 +% ww_decoder_OUTT [6] $end
$var wire 1 ,% ww_decoder_OUTT [5] $end
$var wire 1 -% ww_decoder_OUTT [4] $end
$var wire 1 .% ww_decoder_OUTT [3] $end
$var wire 1 /% ww_decoder_OUTT [2] $end
$var wire 1 0% ww_decoder_OUTT [1] $end
$var wire 1 1% ww_decoder_OUTT [0] $end
$var wire 1 2% ww_MEM_OUTT [31] $end
$var wire 1 3% ww_MEM_OUTT [30] $end
$var wire 1 4% ww_MEM_OUTT [29] $end
$var wire 1 5% ww_MEM_OUTT [28] $end
$var wire 1 6% ww_MEM_OUTT [27] $end
$var wire 1 7% ww_MEM_OUTT [26] $end
$var wire 1 8% ww_MEM_OUTT [25] $end
$var wire 1 9% ww_MEM_OUTT [24] $end
$var wire 1 :% ww_MEM_OUTT [23] $end
$var wire 1 ;% ww_MEM_OUTT [22] $end
$var wire 1 <% ww_MEM_OUTT [21] $end
$var wire 1 =% ww_MEM_OUTT [20] $end
$var wire 1 >% ww_MEM_OUTT [19] $end
$var wire 1 ?% ww_MEM_OUTT [18] $end
$var wire 1 @% ww_MEM_OUTT [17] $end
$var wire 1 A% ww_MEM_OUTT [16] $end
$var wire 1 B% ww_MEM_OUTT [15] $end
$var wire 1 C% ww_MEM_OUTT [14] $end
$var wire 1 D% ww_MEM_OUTT [13] $end
$var wire 1 E% ww_MEM_OUTT [12] $end
$var wire 1 F% ww_MEM_OUTT [11] $end
$var wire 1 G% ww_MEM_OUTT [10] $end
$var wire 1 H% ww_MEM_OUTT [9] $end
$var wire 1 I% ww_MEM_OUTT [8] $end
$var wire 1 J% ww_MEM_OUTT [7] $end
$var wire 1 K% ww_MEM_OUTT [6] $end
$var wire 1 L% ww_MEM_OUTT [5] $end
$var wire 1 M% ww_MEM_OUTT [4] $end
$var wire 1 N% ww_MEM_OUTT [3] $end
$var wire 1 O% ww_MEM_OUTT [2] $end
$var wire 1 P% ww_MEM_OUTT [1] $end
$var wire 1 Q% ww_MEM_OUTT [0] $end
$var wire 1 R% ww_RS_OUTT [31] $end
$var wire 1 S% ww_RS_OUTT [30] $end
$var wire 1 T% ww_RS_OUTT [29] $end
$var wire 1 U% ww_RS_OUTT [28] $end
$var wire 1 V% ww_RS_OUTT [27] $end
$var wire 1 W% ww_RS_OUTT [26] $end
$var wire 1 X% ww_RS_OUTT [25] $end
$var wire 1 Y% ww_RS_OUTT [24] $end
$var wire 1 Z% ww_RS_OUTT [23] $end
$var wire 1 [% ww_RS_OUTT [22] $end
$var wire 1 \% ww_RS_OUTT [21] $end
$var wire 1 ]% ww_RS_OUTT [20] $end
$var wire 1 ^% ww_RS_OUTT [19] $end
$var wire 1 _% ww_RS_OUTT [18] $end
$var wire 1 `% ww_RS_OUTT [17] $end
$var wire 1 a% ww_RS_OUTT [16] $end
$var wire 1 b% ww_RS_OUTT [15] $end
$var wire 1 c% ww_RS_OUTT [14] $end
$var wire 1 d% ww_RS_OUTT [13] $end
$var wire 1 e% ww_RS_OUTT [12] $end
$var wire 1 f% ww_RS_OUTT [11] $end
$var wire 1 g% ww_RS_OUTT [10] $end
$var wire 1 h% ww_RS_OUTT [9] $end
$var wire 1 i% ww_RS_OUTT [8] $end
$var wire 1 j% ww_RS_OUTT [7] $end
$var wire 1 k% ww_RS_OUTT [6] $end
$var wire 1 l% ww_RS_OUTT [5] $end
$var wire 1 m% ww_RS_OUTT [4] $end
$var wire 1 n% ww_RS_OUTT [3] $end
$var wire 1 o% ww_RS_OUTT [2] $end
$var wire 1 p% ww_RS_OUTT [1] $end
$var wire 1 q% ww_RS_OUTT [0] $end
$var wire 1 r% ww_RT_OUTT [31] $end
$var wire 1 s% ww_RT_OUTT [30] $end
$var wire 1 t% ww_RT_OUTT [29] $end
$var wire 1 u% ww_RT_OUTT [28] $end
$var wire 1 v% ww_RT_OUTT [27] $end
$var wire 1 w% ww_RT_OUTT [26] $end
$var wire 1 x% ww_RT_OUTT [25] $end
$var wire 1 y% ww_RT_OUTT [24] $end
$var wire 1 z% ww_RT_OUTT [23] $end
$var wire 1 {% ww_RT_OUTT [22] $end
$var wire 1 |% ww_RT_OUTT [21] $end
$var wire 1 }% ww_RT_OUTT [20] $end
$var wire 1 ~% ww_RT_OUTT [19] $end
$var wire 1 !& ww_RT_OUTT [18] $end
$var wire 1 "& ww_RT_OUTT [17] $end
$var wire 1 #& ww_RT_OUTT [16] $end
$var wire 1 $& ww_RT_OUTT [15] $end
$var wire 1 %& ww_RT_OUTT [14] $end
$var wire 1 && ww_RT_OUTT [13] $end
$var wire 1 '& ww_RT_OUTT [12] $end
$var wire 1 (& ww_RT_OUTT [11] $end
$var wire 1 )& ww_RT_OUTT [10] $end
$var wire 1 *& ww_RT_OUTT [9] $end
$var wire 1 +& ww_RT_OUTT [8] $end
$var wire 1 ,& ww_RT_OUTT [7] $end
$var wire 1 -& ww_RT_OUTT [6] $end
$var wire 1 .& ww_RT_OUTT [5] $end
$var wire 1 /& ww_RT_OUTT [4] $end
$var wire 1 0& ww_RT_OUTT [3] $end
$var wire 1 1& ww_RT_OUTT [2] $end
$var wire 1 2& ww_RT_OUTT [1] $end
$var wire 1 3& ww_RT_OUTT [0] $end
$var wire 1 4& ww_Rt_End [4] $end
$var wire 1 5& ww_Rt_End [3] $end
$var wire 1 6& ww_Rt_End [2] $end
$var wire 1 7& ww_Rt_End [1] $end
$var wire 1 8& ww_Rt_End [0] $end
$var wire 1 9& ww_Rd_End [4] $end
$var wire 1 :& ww_Rd_End [3] $end
$var wire 1 ;& ww_Rd_End [2] $end
$var wire 1 <& ww_Rd_End [1] $end
$var wire 1 =& ww_Rd_End [0] $end
$var wire 1 >& ww_Rs_End [4] $end
$var wire 1 ?& ww_Rs_End [3] $end
$var wire 1 @& ww_Rs_End [2] $end
$var wire 1 A& ww_Rs_End [1] $end
$var wire 1 B& ww_Rs_End [0] $end
$var wire 1 C& ww_PC_OUTT [31] $end
$var wire 1 D& ww_PC_OUTT [30] $end
$var wire 1 E& ww_PC_OUTT [29] $end
$var wire 1 F& ww_PC_OUTT [28] $end
$var wire 1 G& ww_PC_OUTT [27] $end
$var wire 1 H& ww_PC_OUTT [26] $end
$var wire 1 I& ww_PC_OUTT [25] $end
$var wire 1 J& ww_PC_OUTT [24] $end
$var wire 1 K& ww_PC_OUTT [23] $end
$var wire 1 L& ww_PC_OUTT [22] $end
$var wire 1 M& ww_PC_OUTT [21] $end
$var wire 1 N& ww_PC_OUTT [20] $end
$var wire 1 O& ww_PC_OUTT [19] $end
$var wire 1 P& ww_PC_OUTT [18] $end
$var wire 1 Q& ww_PC_OUTT [17] $end
$var wire 1 R& ww_PC_OUTT [16] $end
$var wire 1 S& ww_PC_OUTT [15] $end
$var wire 1 T& ww_PC_OUTT [14] $end
$var wire 1 U& ww_PC_OUTT [13] $end
$var wire 1 V& ww_PC_OUTT [12] $end
$var wire 1 W& ww_PC_OUTT [11] $end
$var wire 1 X& ww_PC_OUTT [10] $end
$var wire 1 Y& ww_PC_OUTT [9] $end
$var wire 1 Z& ww_PC_OUTT [8] $end
$var wire 1 [& ww_PC_OUTT [7] $end
$var wire 1 \& ww_PC_OUTT [6] $end
$var wire 1 ]& ww_PC_OUTT [5] $end
$var wire 1 ^& ww_PC_OUTT [4] $end
$var wire 1 _& ww_PC_OUTT [3] $end
$var wire 1 `& ww_PC_OUTT [2] $end
$var wire 1 a& ww_PC_OUTT [1] $end
$var wire 1 b& ww_PC_OUTT [0] $end
$var wire 1 c& ww_imediato_OUT [31] $end
$var wire 1 d& ww_imediato_OUT [30] $end
$var wire 1 e& ww_imediato_OUT [29] $end
$var wire 1 f& ww_imediato_OUT [28] $end
$var wire 1 g& ww_imediato_OUT [27] $end
$var wire 1 h& ww_imediato_OUT [26] $end
$var wire 1 i& ww_imediato_OUT [25] $end
$var wire 1 j& ww_imediato_OUT [24] $end
$var wire 1 k& ww_imediato_OUT [23] $end
$var wire 1 l& ww_imediato_OUT [22] $end
$var wire 1 m& ww_imediato_OUT [21] $end
$var wire 1 n& ww_imediato_OUT [20] $end
$var wire 1 o& ww_imediato_OUT [19] $end
$var wire 1 p& ww_imediato_OUT [18] $end
$var wire 1 q& ww_imediato_OUT [17] $end
$var wire 1 r& ww_imediato_OUT [16] $end
$var wire 1 s& ww_imediato_OUT [15] $end
$var wire 1 t& ww_imediato_OUT [14] $end
$var wire 1 u& ww_imediato_OUT [13] $end
$var wire 1 v& ww_imediato_OUT [12] $end
$var wire 1 w& ww_imediato_OUT [11] $end
$var wire 1 x& ww_imediato_OUT [10] $end
$var wire 1 y& ww_imediato_OUT [9] $end
$var wire 1 z& ww_imediato_OUT [8] $end
$var wire 1 {& ww_imediato_OUT [7] $end
$var wire 1 |& ww_imediato_OUT [6] $end
$var wire 1 }& ww_imediato_OUT [5] $end
$var wire 1 ~& ww_imediato_OUT [4] $end
$var wire 1 !' ww_imediato_OUT [3] $end
$var wire 1 "' ww_imediato_OUT [2] $end
$var wire 1 #' ww_imediato_OUT [1] $end
$var wire 1 $' ww_imediato_OUT [0] $end
$var wire 1 %' ww_operacao [2] $end
$var wire 1 &' ww_operacao [1] $end
$var wire 1 '' ww_operacao [0] $end
$var wire 1 (' ww_flagEqual $end
$var wire 1 )' ww_mux_BEQ_BNE $end
$var wire 1 *' ww_escrita_WB [31] $end
$var wire 1 +' ww_escrita_WB [30] $end
$var wire 1 ,' ww_escrita_WB [29] $end
$var wire 1 -' ww_escrita_WB [28] $end
$var wire 1 .' ww_escrita_WB [27] $end
$var wire 1 /' ww_escrita_WB [26] $end
$var wire 1 0' ww_escrita_WB [25] $end
$var wire 1 1' ww_escrita_WB [24] $end
$var wire 1 2' ww_escrita_WB [23] $end
$var wire 1 3' ww_escrita_WB [22] $end
$var wire 1 4' ww_escrita_WB [21] $end
$var wire 1 5' ww_escrita_WB [20] $end
$var wire 1 6' ww_escrita_WB [19] $end
$var wire 1 7' ww_escrita_WB [18] $end
$var wire 1 8' ww_escrita_WB [17] $end
$var wire 1 9' ww_escrita_WB [16] $end
$var wire 1 :' ww_escrita_WB [15] $end
$var wire 1 ;' ww_escrita_WB [14] $end
$var wire 1 <' ww_escrita_WB [13] $end
$var wire 1 =' ww_escrita_WB [12] $end
$var wire 1 >' ww_escrita_WB [11] $end
$var wire 1 ?' ww_escrita_WB [10] $end
$var wire 1 @' ww_escrita_WB [9] $end
$var wire 1 A' ww_escrita_WB [8] $end
$var wire 1 B' ww_escrita_WB [7] $end
$var wire 1 C' ww_escrita_WB [6] $end
$var wire 1 D' ww_escrita_WB [5] $end
$var wire 1 E' ww_escrita_WB [4] $end
$var wire 1 F' ww_escrita_WB [3] $end
$var wire 1 G' ww_escrita_WB [2] $end
$var wire 1 H' ww_escrita_WB [1] $end
$var wire 1 I' ww_escrita_WB [0] $end
$var wire 1 J' ww_destino_end [4] $end
$var wire 1 K' ww_destino_end [3] $end
$var wire 1 L' ww_destino_end [2] $end
$var wire 1 M' ww_destino_end [1] $end
$var wire 1 N' ww_destino_end [0] $end
$var wire 1 O' ww_habEscritaReg $end
$var wire 1 P' ww_SOMADOR_CONSTANTE_MEM [31] $end
$var wire 1 Q' ww_SOMADOR_CONSTANTE_MEM [30] $end
$var wire 1 R' ww_SOMADOR_CONSTANTE_MEM [29] $end
$var wire 1 S' ww_SOMADOR_CONSTANTE_MEM [28] $end
$var wire 1 T' ww_SOMADOR_CONSTANTE_MEM [27] $end
$var wire 1 U' ww_SOMADOR_CONSTANTE_MEM [26] $end
$var wire 1 V' ww_SOMADOR_CONSTANTE_MEM [25] $end
$var wire 1 W' ww_SOMADOR_CONSTANTE_MEM [24] $end
$var wire 1 X' ww_SOMADOR_CONSTANTE_MEM [23] $end
$var wire 1 Y' ww_SOMADOR_CONSTANTE_MEM [22] $end
$var wire 1 Z' ww_SOMADOR_CONSTANTE_MEM [21] $end
$var wire 1 [' ww_SOMADOR_CONSTANTE_MEM [20] $end
$var wire 1 \' ww_SOMADOR_CONSTANTE_MEM [19] $end
$var wire 1 ]' ww_SOMADOR_CONSTANTE_MEM [18] $end
$var wire 1 ^' ww_SOMADOR_CONSTANTE_MEM [17] $end
$var wire 1 _' ww_SOMADOR_CONSTANTE_MEM [16] $end
$var wire 1 `' ww_SOMADOR_CONSTANTE_MEM [15] $end
$var wire 1 a' ww_SOMADOR_CONSTANTE_MEM [14] $end
$var wire 1 b' ww_SOMADOR_CONSTANTE_MEM [13] $end
$var wire 1 c' ww_SOMADOR_CONSTANTE_MEM [12] $end
$var wire 1 d' ww_SOMADOR_CONSTANTE_MEM [11] $end
$var wire 1 e' ww_SOMADOR_CONSTANTE_MEM [10] $end
$var wire 1 f' ww_SOMADOR_CONSTANTE_MEM [9] $end
$var wire 1 g' ww_SOMADOR_CONSTANTE_MEM [8] $end
$var wire 1 h' ww_SOMADOR_CONSTANTE_MEM [7] $end
$var wire 1 i' ww_SOMADOR_CONSTANTE_MEM [6] $end
$var wire 1 j' ww_SOMADOR_CONSTANTE_MEM [5] $end
$var wire 1 k' ww_SOMADOR_CONSTANTE_MEM [4] $end
$var wire 1 l' ww_SOMADOR_CONSTANTE_MEM [3] $end
$var wire 1 m' ww_SOMADOR_CONSTANTE_MEM [2] $end
$var wire 1 n' ww_SOMADOR_CONSTANTE_MEM [1] $end
$var wire 1 o' ww_SOMADOR_CONSTANTE_MEM [0] $end
$var wire 1 p' \FPGA_RESET_N~input_o\ $end
$var wire 1 q' \KEY[0]~input_o\ $end
$var wire 1 r' \KEY[1]~input_o\ $end
$var wire 1 s' \KEY[2]~input_o\ $end
$var wire 1 t' \KEY[3]~input_o\ $end
$var wire 1 u' \SW[2]~input_o\ $end
$var wire 1 v' \SW[3]~input_o\ $end
$var wire 1 w' \SW[4]~input_o\ $end
$var wire 1 x' \SW[5]~input_o\ $end
$var wire 1 y' \SW[6]~input_o\ $end
$var wire 1 z' \SW[7]~input_o\ $end
$var wire 1 {' \SW[8]~input_o\ $end
$var wire 1 |' \SW[9]~input_o\ $end
$var wire 1 }' \MEM_OUTT[0]~output_o\ $end
$var wire 1 ~' \MEM_OUTT[1]~output_o\ $end
$var wire 1 !( \MEM_OUTT[2]~output_o\ $end
$var wire 1 "( \MEM_OUTT[3]~output_o\ $end
$var wire 1 #( \MEM_OUTT[4]~output_o\ $end
$var wire 1 $( \MEM_OUTT[5]~output_o\ $end
$var wire 1 %( \MEM_OUTT[6]~output_o\ $end
$var wire 1 &( \MEM_OUTT[7]~output_o\ $end
$var wire 1 '( \MEM_OUTT[8]~output_o\ $end
$var wire 1 (( \MEM_OUTT[9]~output_o\ $end
$var wire 1 )( \MEM_OUTT[10]~output_o\ $end
$var wire 1 *( \MEM_OUTT[11]~output_o\ $end
$var wire 1 +( \MEM_OUTT[12]~output_o\ $end
$var wire 1 ,( \MEM_OUTT[13]~output_o\ $end
$var wire 1 -( \MEM_OUTT[14]~output_o\ $end
$var wire 1 .( \MEM_OUTT[15]~output_o\ $end
$var wire 1 /( \MEM_OUTT[16]~output_o\ $end
$var wire 1 0( \MEM_OUTT[17]~output_o\ $end
$var wire 1 1( \MEM_OUTT[18]~output_o\ $end
$var wire 1 2( \MEM_OUTT[19]~output_o\ $end
$var wire 1 3( \MEM_OUTT[20]~output_o\ $end
$var wire 1 4( \MEM_OUTT[21]~output_o\ $end
$var wire 1 5( \MEM_OUTT[22]~output_o\ $end
$var wire 1 6( \MEM_OUTT[23]~output_o\ $end
$var wire 1 7( \MEM_OUTT[24]~output_o\ $end
$var wire 1 8( \MEM_OUTT[25]~output_o\ $end
$var wire 1 9( \MEM_OUTT[26]~output_o\ $end
$var wire 1 :( \MEM_OUTT[27]~output_o\ $end
$var wire 1 ;( \MEM_OUTT[28]~output_o\ $end
$var wire 1 <( \MEM_OUTT[29]~output_o\ $end
$var wire 1 =( \MEM_OUTT[30]~output_o\ $end
$var wire 1 >( \MEM_OUTT[31]~output_o\ $end
$var wire 1 ?( \LEDR[0]~output_o\ $end
$var wire 1 @( \LEDR[1]~output_o\ $end
$var wire 1 A( \LEDR[2]~output_o\ $end
$var wire 1 B( \LEDR[3]~output_o\ $end
$var wire 1 C( \LEDR[4]~output_o\ $end
$var wire 1 D( \LEDR[5]~output_o\ $end
$var wire 1 E( \LEDR[6]~output_o\ $end
$var wire 1 F( \LEDR[7]~output_o\ $end
$var wire 1 G( \LEDR[8]~output_o\ $end
$var wire 1 H( \LEDR[9]~output_o\ $end
$var wire 1 I( \HEX0[0]~output_o\ $end
$var wire 1 J( \HEX0[1]~output_o\ $end
$var wire 1 K( \HEX0[2]~output_o\ $end
$var wire 1 L( \HEX0[3]~output_o\ $end
$var wire 1 M( \HEX0[4]~output_o\ $end
$var wire 1 N( \HEX0[5]~output_o\ $end
$var wire 1 O( \HEX0[6]~output_o\ $end
$var wire 1 P( \HEX1[0]~output_o\ $end
$var wire 1 Q( \HEX1[1]~output_o\ $end
$var wire 1 R( \HEX1[2]~output_o\ $end
$var wire 1 S( \HEX1[3]~output_o\ $end
$var wire 1 T( \HEX1[4]~output_o\ $end
$var wire 1 U( \HEX1[5]~output_o\ $end
$var wire 1 V( \HEX1[6]~output_o\ $end
$var wire 1 W( \HEX2[0]~output_o\ $end
$var wire 1 X( \HEX2[1]~output_o\ $end
$var wire 1 Y( \HEX2[2]~output_o\ $end
$var wire 1 Z( \HEX2[3]~output_o\ $end
$var wire 1 [( \HEX2[4]~output_o\ $end
$var wire 1 \( \HEX2[5]~output_o\ $end
$var wire 1 ]( \HEX2[6]~output_o\ $end
$var wire 1 ^( \HEX3[0]~output_o\ $end
$var wire 1 _( \HEX3[1]~output_o\ $end
$var wire 1 `( \HEX3[2]~output_o\ $end
$var wire 1 a( \HEX3[3]~output_o\ $end
$var wire 1 b( \HEX3[4]~output_o\ $end
$var wire 1 c( \HEX3[5]~output_o\ $end
$var wire 1 d( \HEX3[6]~output_o\ $end
$var wire 1 e( \HEX4[0]~output_o\ $end
$var wire 1 f( \HEX4[1]~output_o\ $end
$var wire 1 g( \HEX4[2]~output_o\ $end
$var wire 1 h( \HEX4[3]~output_o\ $end
$var wire 1 i( \HEX4[4]~output_o\ $end
$var wire 1 j( \HEX4[5]~output_o\ $end
$var wire 1 k( \HEX4[6]~output_o\ $end
$var wire 1 l( \HEX5[0]~output_o\ $end
$var wire 1 m( \HEX5[1]~output_o\ $end
$var wire 1 n( \HEX5[2]~output_o\ $end
$var wire 1 o( \HEX5[3]~output_o\ $end
$var wire 1 p( \HEX5[4]~output_o\ $end
$var wire 1 q( \HEX5[5]~output_o\ $end
$var wire 1 r( \HEX5[6]~output_o\ $end
$var wire 1 s( \ULAA_OUT[0]~output_o\ $end
$var wire 1 t( \ULAA_OUT[1]~output_o\ $end
$var wire 1 u( \ULAA_OUT[2]~output_o\ $end
$var wire 1 v( \ULAA_OUT[3]~output_o\ $end
$var wire 1 w( \ULAA_OUT[4]~output_o\ $end
$var wire 1 x( \ULAA_OUT[5]~output_o\ $end
$var wire 1 y( \ULAA_OUT[6]~output_o\ $end
$var wire 1 z( \ULAA_OUT[7]~output_o\ $end
$var wire 1 {( \ULAA_OUT[8]~output_o\ $end
$var wire 1 |( \ULAA_OUT[9]~output_o\ $end
$var wire 1 }( \ULAA_OUT[10]~output_o\ $end
$var wire 1 ~( \ULAA_OUT[11]~output_o\ $end
$var wire 1 !) \ULAA_OUT[12]~output_o\ $end
$var wire 1 ") \ULAA_OUT[13]~output_o\ $end
$var wire 1 #) \ULAA_OUT[14]~output_o\ $end
$var wire 1 $) \ULAA_OUT[15]~output_o\ $end
$var wire 1 %) \ULAA_OUT[16]~output_o\ $end
$var wire 1 &) \ULAA_OUT[17]~output_o\ $end
$var wire 1 ') \ULAA_OUT[18]~output_o\ $end
$var wire 1 () \ULAA_OUT[19]~output_o\ $end
$var wire 1 )) \ULAA_OUT[20]~output_o\ $end
$var wire 1 *) \ULAA_OUT[21]~output_o\ $end
$var wire 1 +) \ULAA_OUT[22]~output_o\ $end
$var wire 1 ,) \ULAA_OUT[23]~output_o\ $end
$var wire 1 -) \ULAA_OUT[24]~output_o\ $end
$var wire 1 .) \ULAA_OUT[25]~output_o\ $end
$var wire 1 /) \ULAA_OUT[26]~output_o\ $end
$var wire 1 0) \ULAA_OUT[27]~output_o\ $end
$var wire 1 1) \ULAA_OUT[28]~output_o\ $end
$var wire 1 2) \ULAA_OUT[29]~output_o\ $end
$var wire 1 3) \ULAA_OUT[30]~output_o\ $end
$var wire 1 4) \ULAA_OUT[31]~output_o\ $end
$var wire 1 5) \decoder_OUTT[0]~output_o\ $end
$var wire 1 6) \decoder_OUTT[1]~output_o\ $end
$var wire 1 7) \decoder_OUTT[2]~output_o\ $end
$var wire 1 8) \decoder_OUTT[3]~output_o\ $end
$var wire 1 9) \decoder_OUTT[4]~output_o\ $end
$var wire 1 :) \decoder_OUTT[5]~output_o\ $end
$var wire 1 ;) \decoder_OUTT[6]~output_o\ $end
$var wire 1 <) \decoder_OUTT[7]~output_o\ $end
$var wire 1 =) \decoder_OUTT[8]~output_o\ $end
$var wire 1 >) \decoder_OUTT[9]~output_o\ $end
$var wire 1 ?) \decoder_OUTT[10]~output_o\ $end
$var wire 1 @) \decoder_OUTT[11]~output_o\ $end
$var wire 1 A) \decoder_OUTT[12]~output_o\ $end
$var wire 1 B) \decoder_OUTT[13]~output_o\ $end
$var wire 1 C) \RS_OUTT[0]~output_o\ $end
$var wire 1 D) \RS_OUTT[1]~output_o\ $end
$var wire 1 E) \RS_OUTT[2]~output_o\ $end
$var wire 1 F) \RS_OUTT[3]~output_o\ $end
$var wire 1 G) \RS_OUTT[4]~output_o\ $end
$var wire 1 H) \RS_OUTT[5]~output_o\ $end
$var wire 1 I) \RS_OUTT[6]~output_o\ $end
$var wire 1 J) \RS_OUTT[7]~output_o\ $end
$var wire 1 K) \RS_OUTT[8]~output_o\ $end
$var wire 1 L) \RS_OUTT[9]~output_o\ $end
$var wire 1 M) \RS_OUTT[10]~output_o\ $end
$var wire 1 N) \RS_OUTT[11]~output_o\ $end
$var wire 1 O) \RS_OUTT[12]~output_o\ $end
$var wire 1 P) \RS_OUTT[13]~output_o\ $end
$var wire 1 Q) \RS_OUTT[14]~output_o\ $end
$var wire 1 R) \RS_OUTT[15]~output_o\ $end
$var wire 1 S) \RS_OUTT[16]~output_o\ $end
$var wire 1 T) \RS_OUTT[17]~output_o\ $end
$var wire 1 U) \RS_OUTT[18]~output_o\ $end
$var wire 1 V) \RS_OUTT[19]~output_o\ $end
$var wire 1 W) \RS_OUTT[20]~output_o\ $end
$var wire 1 X) \RS_OUTT[21]~output_o\ $end
$var wire 1 Y) \RS_OUTT[22]~output_o\ $end
$var wire 1 Z) \RS_OUTT[23]~output_o\ $end
$var wire 1 [) \RS_OUTT[24]~output_o\ $end
$var wire 1 \) \RS_OUTT[25]~output_o\ $end
$var wire 1 ]) \RS_OUTT[26]~output_o\ $end
$var wire 1 ^) \RS_OUTT[27]~output_o\ $end
$var wire 1 _) \RS_OUTT[28]~output_o\ $end
$var wire 1 `) \RS_OUTT[29]~output_o\ $end
$var wire 1 a) \RS_OUTT[30]~output_o\ $end
$var wire 1 b) \RS_OUTT[31]~output_o\ $end
$var wire 1 c) \RT_OUTT[0]~output_o\ $end
$var wire 1 d) \RT_OUTT[1]~output_o\ $end
$var wire 1 e) \RT_OUTT[2]~output_o\ $end
$var wire 1 f) \RT_OUTT[3]~output_o\ $end
$var wire 1 g) \RT_OUTT[4]~output_o\ $end
$var wire 1 h) \RT_OUTT[5]~output_o\ $end
$var wire 1 i) \RT_OUTT[6]~output_o\ $end
$var wire 1 j) \RT_OUTT[7]~output_o\ $end
$var wire 1 k) \RT_OUTT[8]~output_o\ $end
$var wire 1 l) \RT_OUTT[9]~output_o\ $end
$var wire 1 m) \RT_OUTT[10]~output_o\ $end
$var wire 1 n) \RT_OUTT[11]~output_o\ $end
$var wire 1 o) \RT_OUTT[12]~output_o\ $end
$var wire 1 p) \RT_OUTT[13]~output_o\ $end
$var wire 1 q) \RT_OUTT[14]~output_o\ $end
$var wire 1 r) \RT_OUTT[15]~output_o\ $end
$var wire 1 s) \RT_OUTT[16]~output_o\ $end
$var wire 1 t) \RT_OUTT[17]~output_o\ $end
$var wire 1 u) \RT_OUTT[18]~output_o\ $end
$var wire 1 v) \RT_OUTT[19]~output_o\ $end
$var wire 1 w) \RT_OUTT[20]~output_o\ $end
$var wire 1 x) \RT_OUTT[21]~output_o\ $end
$var wire 1 y) \RT_OUTT[22]~output_o\ $end
$var wire 1 z) \RT_OUTT[23]~output_o\ $end
$var wire 1 {) \RT_OUTT[24]~output_o\ $end
$var wire 1 |) \RT_OUTT[25]~output_o\ $end
$var wire 1 }) \RT_OUTT[26]~output_o\ $end
$var wire 1 ~) \RT_OUTT[27]~output_o\ $end
$var wire 1 !* \RT_OUTT[28]~output_o\ $end
$var wire 1 "* \RT_OUTT[29]~output_o\ $end
$var wire 1 #* \RT_OUTT[30]~output_o\ $end
$var wire 1 $* \RT_OUTT[31]~output_o\ $end
$var wire 1 %* \Rt_End[0]~output_o\ $end
$var wire 1 &* \Rt_End[1]~output_o\ $end
$var wire 1 '* \Rt_End[2]~output_o\ $end
$var wire 1 (* \Rt_End[3]~output_o\ $end
$var wire 1 )* \Rt_End[4]~output_o\ $end
$var wire 1 ** \Rd_End[0]~output_o\ $end
$var wire 1 +* \Rd_End[1]~output_o\ $end
$var wire 1 ,* \Rd_End[2]~output_o\ $end
$var wire 1 -* \Rd_End[3]~output_o\ $end
$var wire 1 .* \Rd_End[4]~output_o\ $end
$var wire 1 /* \Rs_End[0]~output_o\ $end
$var wire 1 0* \Rs_End[1]~output_o\ $end
$var wire 1 1* \Rs_End[2]~output_o\ $end
$var wire 1 2* \Rs_End[3]~output_o\ $end
$var wire 1 3* \Rs_End[4]~output_o\ $end
$var wire 1 4* \PC_OUTT[0]~output_o\ $end
$var wire 1 5* \PC_OUTT[1]~output_o\ $end
$var wire 1 6* \PC_OUTT[2]~output_o\ $end
$var wire 1 7* \PC_OUTT[3]~output_o\ $end
$var wire 1 8* \PC_OUTT[4]~output_o\ $end
$var wire 1 9* \PC_OUTT[5]~output_o\ $end
$var wire 1 :* \PC_OUTT[6]~output_o\ $end
$var wire 1 ;* \PC_OUTT[7]~output_o\ $end
$var wire 1 <* \PC_OUTT[8]~output_o\ $end
$var wire 1 =* \PC_OUTT[9]~output_o\ $end
$var wire 1 >* \PC_OUTT[10]~output_o\ $end
$var wire 1 ?* \PC_OUTT[11]~output_o\ $end
$var wire 1 @* \PC_OUTT[12]~output_o\ $end
$var wire 1 A* \PC_OUTT[13]~output_o\ $end
$var wire 1 B* \PC_OUTT[14]~output_o\ $end
$var wire 1 C* \PC_OUTT[15]~output_o\ $end
$var wire 1 D* \PC_OUTT[16]~output_o\ $end
$var wire 1 E* \PC_OUTT[17]~output_o\ $end
$var wire 1 F* \PC_OUTT[18]~output_o\ $end
$var wire 1 G* \PC_OUTT[19]~output_o\ $end
$var wire 1 H* \PC_OUTT[20]~output_o\ $end
$var wire 1 I* \PC_OUTT[21]~output_o\ $end
$var wire 1 J* \PC_OUTT[22]~output_o\ $end
$var wire 1 K* \PC_OUTT[23]~output_o\ $end
$var wire 1 L* \PC_OUTT[24]~output_o\ $end
$var wire 1 M* \PC_OUTT[25]~output_o\ $end
$var wire 1 N* \PC_OUTT[26]~output_o\ $end
$var wire 1 O* \PC_OUTT[27]~output_o\ $end
$var wire 1 P* \PC_OUTT[28]~output_o\ $end
$var wire 1 Q* \PC_OUTT[29]~output_o\ $end
$var wire 1 R* \PC_OUTT[30]~output_o\ $end
$var wire 1 S* \PC_OUTT[31]~output_o\ $end
$var wire 1 T* \imediato_OUT[0]~output_o\ $end
$var wire 1 U* \imediato_OUT[1]~output_o\ $end
$var wire 1 V* \imediato_OUT[2]~output_o\ $end
$var wire 1 W* \imediato_OUT[3]~output_o\ $end
$var wire 1 X* \imediato_OUT[4]~output_o\ $end
$var wire 1 Y* \imediato_OUT[5]~output_o\ $end
$var wire 1 Z* \imediato_OUT[6]~output_o\ $end
$var wire 1 [* \imediato_OUT[7]~output_o\ $end
$var wire 1 \* \imediato_OUT[8]~output_o\ $end
$var wire 1 ]* \imediato_OUT[9]~output_o\ $end
$var wire 1 ^* \imediato_OUT[10]~output_o\ $end
$var wire 1 _* \imediato_OUT[11]~output_o\ $end
$var wire 1 `* \imediato_OUT[12]~output_o\ $end
$var wire 1 a* \imediato_OUT[13]~output_o\ $end
$var wire 1 b* \imediato_OUT[14]~output_o\ $end
$var wire 1 c* \imediato_OUT[15]~output_o\ $end
$var wire 1 d* \imediato_OUT[16]~output_o\ $end
$var wire 1 e* \imediato_OUT[17]~output_o\ $end
$var wire 1 f* \imediato_OUT[18]~output_o\ $end
$var wire 1 g* \imediato_OUT[19]~output_o\ $end
$var wire 1 h* \imediato_OUT[20]~output_o\ $end
$var wire 1 i* \imediato_OUT[21]~output_o\ $end
$var wire 1 j* \imediato_OUT[22]~output_o\ $end
$var wire 1 k* \imediato_OUT[23]~output_o\ $end
$var wire 1 l* \imediato_OUT[24]~output_o\ $end
$var wire 1 m* \imediato_OUT[25]~output_o\ $end
$var wire 1 n* \imediato_OUT[26]~output_o\ $end
$var wire 1 o* \imediato_OUT[27]~output_o\ $end
$var wire 1 p* \imediato_OUT[28]~output_o\ $end
$var wire 1 q* \imediato_OUT[29]~output_o\ $end
$var wire 1 r* \imediato_OUT[30]~output_o\ $end
$var wire 1 s* \imediato_OUT[31]~output_o\ $end
$var wire 1 t* \operacao[0]~output_o\ $end
$var wire 1 u* \operacao[1]~output_o\ $end
$var wire 1 v* \operacao[2]~output_o\ $end
$var wire 1 w* \flagEqual~output_o\ $end
$var wire 1 x* \mux_BEQ_BNE~output_o\ $end
$var wire 1 y* \escrita_WB[0]~output_o\ $end
$var wire 1 z* \escrita_WB[1]~output_o\ $end
$var wire 1 {* \escrita_WB[2]~output_o\ $end
$var wire 1 |* \escrita_WB[3]~output_o\ $end
$var wire 1 }* \escrita_WB[4]~output_o\ $end
$var wire 1 ~* \escrita_WB[5]~output_o\ $end
$var wire 1 !+ \escrita_WB[6]~output_o\ $end
$var wire 1 "+ \escrita_WB[7]~output_o\ $end
$var wire 1 #+ \escrita_WB[8]~output_o\ $end
$var wire 1 $+ \escrita_WB[9]~output_o\ $end
$var wire 1 %+ \escrita_WB[10]~output_o\ $end
$var wire 1 &+ \escrita_WB[11]~output_o\ $end
$var wire 1 '+ \escrita_WB[12]~output_o\ $end
$var wire 1 (+ \escrita_WB[13]~output_o\ $end
$var wire 1 )+ \escrita_WB[14]~output_o\ $end
$var wire 1 *+ \escrita_WB[15]~output_o\ $end
$var wire 1 ++ \escrita_WB[16]~output_o\ $end
$var wire 1 ,+ \escrita_WB[17]~output_o\ $end
$var wire 1 -+ \escrita_WB[18]~output_o\ $end
$var wire 1 .+ \escrita_WB[19]~output_o\ $end
$var wire 1 /+ \escrita_WB[20]~output_o\ $end
$var wire 1 0+ \escrita_WB[21]~output_o\ $end
$var wire 1 1+ \escrita_WB[22]~output_o\ $end
$var wire 1 2+ \escrita_WB[23]~output_o\ $end
$var wire 1 3+ \escrita_WB[24]~output_o\ $end
$var wire 1 4+ \escrita_WB[25]~output_o\ $end
$var wire 1 5+ \escrita_WB[26]~output_o\ $end
$var wire 1 6+ \escrita_WB[27]~output_o\ $end
$var wire 1 7+ \escrita_WB[28]~output_o\ $end
$var wire 1 8+ \escrita_WB[29]~output_o\ $end
$var wire 1 9+ \escrita_WB[30]~output_o\ $end
$var wire 1 :+ \escrita_WB[31]~output_o\ $end
$var wire 1 ;+ \destino_end[0]~output_o\ $end
$var wire 1 <+ \destino_end[1]~output_o\ $end
$var wire 1 =+ \destino_end[2]~output_o\ $end
$var wire 1 >+ \destino_end[3]~output_o\ $end
$var wire 1 ?+ \destino_end[4]~output_o\ $end
$var wire 1 @+ \habEscritaReg~output_o\ $end
$var wire 1 A+ \SOMADOR_CONSTANTE_MEM[0]~output_o\ $end
$var wire 1 B+ \SOMADOR_CONSTANTE_MEM[1]~output_o\ $end
$var wire 1 C+ \SOMADOR_CONSTANTE_MEM[2]~output_o\ $end
$var wire 1 D+ \SOMADOR_CONSTANTE_MEM[3]~output_o\ $end
$var wire 1 E+ \SOMADOR_CONSTANTE_MEM[4]~output_o\ $end
$var wire 1 F+ \SOMADOR_CONSTANTE_MEM[5]~output_o\ $end
$var wire 1 G+ \SOMADOR_CONSTANTE_MEM[6]~output_o\ $end
$var wire 1 H+ \SOMADOR_CONSTANTE_MEM[7]~output_o\ $end
$var wire 1 I+ \SOMADOR_CONSTANTE_MEM[8]~output_o\ $end
$var wire 1 J+ \SOMADOR_CONSTANTE_MEM[9]~output_o\ $end
$var wire 1 K+ \SOMADOR_CONSTANTE_MEM[10]~output_o\ $end
$var wire 1 L+ \SOMADOR_CONSTANTE_MEM[11]~output_o\ $end
$var wire 1 M+ \SOMADOR_CONSTANTE_MEM[12]~output_o\ $end
$var wire 1 N+ \SOMADOR_CONSTANTE_MEM[13]~output_o\ $end
$var wire 1 O+ \SOMADOR_CONSTANTE_MEM[14]~output_o\ $end
$var wire 1 P+ \SOMADOR_CONSTANTE_MEM[15]~output_o\ $end
$var wire 1 Q+ \SOMADOR_CONSTANTE_MEM[16]~output_o\ $end
$var wire 1 R+ \SOMADOR_CONSTANTE_MEM[17]~output_o\ $end
$var wire 1 S+ \SOMADOR_CONSTANTE_MEM[18]~output_o\ $end
$var wire 1 T+ \SOMADOR_CONSTANTE_MEM[19]~output_o\ $end
$var wire 1 U+ \SOMADOR_CONSTANTE_MEM[20]~output_o\ $end
$var wire 1 V+ \SOMADOR_CONSTANTE_MEM[21]~output_o\ $end
$var wire 1 W+ \SOMADOR_CONSTANTE_MEM[22]~output_o\ $end
$var wire 1 X+ \SOMADOR_CONSTANTE_MEM[23]~output_o\ $end
$var wire 1 Y+ \SOMADOR_CONSTANTE_MEM[24]~output_o\ $end
$var wire 1 Z+ \SOMADOR_CONSTANTE_MEM[25]~output_o\ $end
$var wire 1 [+ \SOMADOR_CONSTANTE_MEM[26]~output_o\ $end
$var wire 1 \+ \SOMADOR_CONSTANTE_MEM[27]~output_o\ $end
$var wire 1 ]+ \SOMADOR_CONSTANTE_MEM[28]~output_o\ $end
$var wire 1 ^+ \SOMADOR_CONSTANTE_MEM[29]~output_o\ $end
$var wire 1 _+ \SOMADOR_CONSTANTE_MEM[30]~output_o\ $end
$var wire 1 `+ \SOMADOR_CONSTANTE_MEM[31]~output_o\ $end
$var wire 1 a+ \CLOCK_50~input_o\ $end
$var wire 1 b+ \BLOCO_IF|Somador1|Add0~37_sumout\ $end
$var wire 1 c+ \BLOCO_IF|Somador1|Add0~34\ $end
$var wire 1 d+ \BLOCO_IF|Somador1|Add0~41_sumout\ $end
$var wire 1 e+ \BLOCO_IF|Somador1|Add0~42\ $end
$var wire 1 f+ \BLOCO_IF|Somador1|Add0~49_sumout\ $end
$var wire 1 g+ \BLOCO_IF|Somador1|Add0~50\ $end
$var wire 1 h+ \BLOCO_IF|Somador1|Add0~53_sumout\ $end
$var wire 1 i+ \BLOCO_IF|Somador1|Add0~54\ $end
$var wire 1 j+ \BLOCO_IF|Somador1|Add0~45_sumout\ $end
$var wire 1 k+ \BLOCO_IF|ROM1|Mux24~0_combout\ $end
$var wire 1 l+ \BLOCO_IF|ROM1|Mux28~0_combout\ $end
$var wire 1 m+ \BLOCO_EX|Somador2|Add0~38\ $end
$var wire 1 n+ \BLOCO_EX|Somador2|Add0~34\ $end
$var wire 1 o+ \BLOCO_EX|Somador2|Add0~42\ $end
$var wire 1 p+ \BLOCO_EX|Somador2|Add0~50\ $end
$var wire 1 q+ \BLOCO_EX|Somador2|Add0~54\ $end
$var wire 1 r+ \BLOCO_EX|Somador2|Add0~45_sumout\ $end
$var wire 1 s+ \BLOCO_IF|ROM1|Mux3~0_combout\ $end
$var wire 1 t+ \BLOCO_IF|ROM1|Mux26~0_combout\ $end
$var wire 1 u+ \BLOCO_IF|ROM1|Mux6~0_combout\ $end
$var wire 1 v+ \BLOCO_IF|ROM1|Mux9~0_combout\ $end
$var wire 1 w+ \BLOCO_IF|ROM1|Mux8~0_combout\ $end
$var wire 1 x+ \BLOCO_IF|ROM1|Mux7~0_combout\ $end
$var wire 1 y+ \BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ $end
$var wire 1 z+ \BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\ $end
$var wire 1 {+ \BLOCO_IF|ROM1|Mux1~0_combout\ $end
$var wire 1 |+ \BLOCO_IF|ROM1|Mux2~0_combout\ $end
$var wire 1 }+ \BLOCO_IF|ROM1|Mux3~1_combout\ $end
$var wire 1 ~+ \BLOCO_IF|ROM1|Mux4~0_combout\ $end
$var wire 1 !, \BLOCO_ID|decoderInstru1|OUTPUT[5]~10_combout\ $end
$var wire 1 ", \BLOCO_ID|decoderOPCODE|Equal9~0_combout\ $end
$var wire 1 #, \BLOCO_IF|ROM1|Mux18~0_combout\ $end
$var wire 1 $, \BLOCO_ID|decoderInstru1|OUTPUT~0_combout\ $end
$var wire 1 %, \BLOCO_ID|decoderInstru1|OUTPUT~1_combout\ $end
$var wire 1 &, \BLOCO_ID|decoderOPCODE|Equal4~0_combout\ $end
$var wire 1 ', \BLOCO_IF|ROM1|Mux13~0_combout\ $end
$var wire 1 (, \BLOCO_EX|MUX_RD_RT|MUX_OUT[0]~0_combout\ $end
$var wire 1 ), \BLOCO_IF|ROM1|Mux17~0_combout\ $end
$var wire 1 *, \BLOCO_IF|ROM1|Mux12~0_combout\ $end
$var wire 1 +, \BLOCO_EX|MUX_RD_RT|MUX_OUT[1]~1_combout\ $end
$var wire 1 ,, \BLOCO_IF|ROM1|Mux16~0_combout\ $end
$var wire 1 -, \BLOCO_IF|ROM1|Mux11~0_combout\ $end
$var wire 1 ., \BLOCO_EX|MUX_RD_RT|MUX_OUT[2]~2_combout\ $end
$var wire 1 /, \BLOCO_IF|ROM1|Mux15~0_combout\ $end
$var wire 1 0, \BLOCO_IF|ROM1|Mux10~0_combout\ $end
$var wire 1 1, \BLOCO_EX|MUX_RD_RT|MUX_OUT[3]~3_combout\ $end
$var wire 1 2, \BLOCO_IF|ROM1|Mux14~0_combout\ $end
$var wire 1 3, \BLOCO_EX|MUX_RD_RT|MUX_OUT[4]~4_combout\ $end
$var wire 1 4, \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ $end
$var wire 1 5, \BLOCO_ID|BANCO_REG|Decoder0~8_combout\ $end
$var wire 1 6, \BLOCO_ID|BANCO_REG|registrador[0][7]~q\ $end
$var wire 1 7, \BLOCO_ID|BANCO_REG|Decoder0~4_combout\ $end
$var wire 1 8, \BLOCO_ID|BANCO_REG|registrador[4][7]~q\ $end
$var wire 1 9, \BLOCO_ID|BANCO_REG|Decoder0~28_combout\ $end
$var wire 1 :, \BLOCO_ID|BANCO_REG|registrador[8][7]~q\ $end
$var wire 1 ;, \BLOCO_ID|BANCO_REG|saidaB[7]~35_combout\ $end
$var wire 1 <, \BLOCO_ID|BANCO_REG|Decoder0~9_combout\ $end
$var wire 1 =, \BLOCO_ID|BANCO_REG|registrador[1][7]~q\ $end
$var wire 1 >, \BLOCO_ID|BANCO_REG|Decoder0~5_combout\ $end
$var wire 1 ?, \BLOCO_ID|BANCO_REG|registrador[5][7]~q\ $end
$var wire 1 @, \BLOCO_ID|BANCO_REG|Decoder0~29_combout\ $end
$var wire 1 A, \BLOCO_ID|BANCO_REG|registrador[9][7]~q\ $end
$var wire 1 B, \BLOCO_ID|BANCO_REG|Decoder0~1_combout\ $end
$var wire 1 C, \BLOCO_ID|BANCO_REG|registrador[13][7]~q\ $end
$var wire 1 D, \BLOCO_ID|BANCO_REG|saidaB[7]~36_combout\ $end
$var wire 1 E, \BLOCO_ID|BANCO_REG|Decoder0~10_combout\ $end
$var wire 1 F, \BLOCO_ID|BANCO_REG|registrador[2][7]~q\ $end
$var wire 1 G, \BLOCO_ID|BANCO_REG|Decoder0~6_combout\ $end
$var wire 1 H, \BLOCO_ID|BANCO_REG|registrador[6][7]~q\ $end
$var wire 1 I, \BLOCO_ID|BANCO_REG|Decoder0~30_combout\ $end
$var wire 1 J, \BLOCO_ID|BANCO_REG|registrador[10][7]~q\ $end
$var wire 1 K, \BLOCO_ID|BANCO_REG|Decoder0~2_combout\ $end
$var wire 1 L, \BLOCO_ID|BANCO_REG|registrador[14][7]~q\ $end
$var wire 1 M, \BLOCO_ID|BANCO_REG|saidaB[7]~37_combout\ $end
$var wire 1 N, \BLOCO_ID|BANCO_REG|Decoder0~11_combout\ $end
$var wire 1 O, \BLOCO_ID|BANCO_REG|registrador[3][7]~q\ $end
$var wire 1 P, \BLOCO_ID|BANCO_REG|Decoder0~7_combout\ $end
$var wire 1 Q, \BLOCO_ID|BANCO_REG|registrador[7][7]~q\ $end
$var wire 1 R, \BLOCO_ID|BANCO_REG|Decoder0~31_combout\ $end
$var wire 1 S, \BLOCO_ID|BANCO_REG|registrador[11][7]~q\ $end
$var wire 1 T, \BLOCO_ID|BANCO_REG|Decoder0~3_combout\ $end
$var wire 1 U, \BLOCO_ID|BANCO_REG|registrador[15][7]~q\ $end
$var wire 1 V, \BLOCO_ID|BANCO_REG|saidaB[7]~38_combout\ $end
$var wire 1 W, \BLOCO_ID|BANCO_REG|saidaB[7]~39_combout\ $end
$var wire 1 X, \BLOCO_ID|BANCO_REG|Equal0~0_combout\ $end
$var wire 1 Y, \BLOCO_ID|decoderInstru1|Equal0~0_combout\ $end
$var wire 1 Z, \BLOCO_ID|decoderInstru1|OUTPUT~2_combout\ $end
$var wire 1 [, \BLOCO_ID|decoderInstru1|OUTPUT[6]~3_combout\ $end
$var wire 1 \, \BLOCO_ID|decoderInstru1|OUTPUT[6]~4_combout\ $end
$var wire 1 ], \BLOCO_ID|decoderFUNCT|Equal2~0_combout\ $end
$var wire 1 ^, \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[1]~2_combout\ $end
$var wire 1 _, \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[1]~3_combout\ $end
$var wire 1 `, \BLOCO_ID|decoderFUNCT|Equal1~0_combout\ $end
$var wire 1 a, \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~5_combout\ $end
$var wire 1 b, \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~7_combout\ $end
$var wire 1 c, \BLOCO_ID|decoderOPCODE|Equal0~0_combout\ $end
$var wire 1 d, \BLOCO_ID|decoderOPCODE|Equal6~0_combout\ $end
$var wire 1 e, \BLOCO_ID|decoderFUNCT|Equal4~0_combout\ $end
$var wire 1 f, \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~0_combout\ $end
$var wire 1 g, \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~6_combout\ $end
$var wire 1 h, \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~1_combout\ $end
$var wire 1 i, \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[2]~4_combout\ $end
$var wire 1 j, \BLOCO_ID|BANCO_REG|registrador[12][0]~0_combout\ $end
$var wire 1 k, \BLOCO_ID|BANCO_REG|Decoder0~0_combout\ $end
$var wire 1 l, \BLOCO_ID|BANCO_REG|registrador[12][0]~q\ $end
$var wire 1 m, \BLOCO_ID|BANCO_REG|registrador[13][0]~q\ $end
$var wire 1 n, \BLOCO_ID|BANCO_REG|registrador[14][0]~q\ $end
$var wire 1 o, \BLOCO_ID|BANCO_REG|registrador[15][0]~q\ $end
$var wire 1 p, \BLOCO_ID|BANCO_REG|saidaA[0]~0_combout\ $end
$var wire 1 q, \BLOCO_ID|BANCO_REG|registrador[4][0]~q\ $end
$var wire 1 r, \BLOCO_ID|BANCO_REG|registrador[5][0]~q\ $end
$var wire 1 s, \BLOCO_ID|BANCO_REG|registrador[6][0]~q\ $end
$var wire 1 t, \BLOCO_ID|BANCO_REG|registrador[7][0]~q\ $end
$var wire 1 u, \BLOCO_ID|BANCO_REG|saidaA[0]~1_combout\ $end
$var wire 1 v, \BLOCO_ID|BANCO_REG|registrador[1][0]~q\ $end
$var wire 1 w, \BLOCO_ID|BANCO_REG|registrador[2][0]~q\ $end
$var wire 1 x, \BLOCO_ID|BANCO_REG|registrador[3][0]~q\ $end
$var wire 1 y, \BLOCO_ID|BANCO_REG|saidaA[0]~2_combout\ $end
$var wire 1 z, \BLOCO_ID|BANCO_REG|saidaA[0]~3_combout\ $end
$var wire 1 {, \BLOCO_ID|BANCO_REG|Decoder0~12_combout\ $end
$var wire 1 |, \BLOCO_ID|BANCO_REG|registrador[16][0]~q\ $end
$var wire 1 }, \BLOCO_ID|BANCO_REG|Decoder0~13_combout\ $end
$var wire 1 ~, \BLOCO_ID|BANCO_REG|registrador[20][0]~q\ $end
$var wire 1 !- \BLOCO_ID|BANCO_REG|Decoder0~14_combout\ $end
$var wire 1 "- \BLOCO_ID|BANCO_REG|registrador[24][0]~q\ $end
$var wire 1 #- \BLOCO_ID|BANCO_REG|Decoder0~15_combout\ $end
$var wire 1 $- \BLOCO_ID|BANCO_REG|registrador[28][0]~q\ $end
$var wire 1 %- \BLOCO_ID|BANCO_REG|saidaA[0]~5_combout\ $end
$var wire 1 &- \BLOCO_ID|BANCO_REG|Decoder0~16_combout\ $end
$var wire 1 '- \BLOCO_ID|BANCO_REG|registrador[17][0]~q\ $end
$var wire 1 (- \BLOCO_ID|BANCO_REG|Decoder0~17_combout\ $end
$var wire 1 )- \BLOCO_ID|BANCO_REG|registrador[21][0]~q\ $end
$var wire 1 *- \BLOCO_ID|BANCO_REG|Decoder0~18_combout\ $end
$var wire 1 +- \BLOCO_ID|BANCO_REG|registrador[25][0]~q\ $end
$var wire 1 ,- \BLOCO_ID|BANCO_REG|Decoder0~19_combout\ $end
$var wire 1 -- \BLOCO_ID|BANCO_REG|registrador[29][0]~q\ $end
$var wire 1 .- \BLOCO_ID|BANCO_REG|saidaA[0]~6_combout\ $end
$var wire 1 /- \BLOCO_ID|BANCO_REG|Decoder0~20_combout\ $end
$var wire 1 0- \BLOCO_ID|BANCO_REG|registrador[18][0]~q\ $end
$var wire 1 1- \BLOCO_ID|BANCO_REG|Decoder0~21_combout\ $end
$var wire 1 2- \BLOCO_ID|BANCO_REG|registrador[22][0]~q\ $end
$var wire 1 3- \BLOCO_ID|BANCO_REG|Decoder0~22_combout\ $end
$var wire 1 4- \BLOCO_ID|BANCO_REG|registrador[26][0]~q\ $end
$var wire 1 5- \BLOCO_ID|BANCO_REG|Decoder0~23_combout\ $end
$var wire 1 6- \BLOCO_ID|BANCO_REG|registrador[30][0]~q\ $end
$var wire 1 7- \BLOCO_ID|BANCO_REG|saidaA[0]~7_combout\ $end
$var wire 1 8- \BLOCO_ID|BANCO_REG|Decoder0~24_combout\ $end
$var wire 1 9- \BLOCO_ID|BANCO_REG|registrador[19][0]~q\ $end
$var wire 1 :- \BLOCO_ID|BANCO_REG|Decoder0~25_combout\ $end
$var wire 1 ;- \BLOCO_ID|BANCO_REG|registrador[23][0]~q\ $end
$var wire 1 <- \BLOCO_ID|BANCO_REG|Decoder0~26_combout\ $end
$var wire 1 =- \BLOCO_ID|BANCO_REG|registrador[27][0]~q\ $end
$var wire 1 >- \BLOCO_ID|BANCO_REG|Decoder0~27_combout\ $end
$var wire 1 ?- \BLOCO_ID|BANCO_REG|registrador[31][0]~q\ $end
$var wire 1 @- \BLOCO_ID|BANCO_REG|saidaA[0]~8_combout\ $end
$var wire 1 A- \BLOCO_ID|BANCO_REG|saidaA[0]~9_combout\ $end
$var wire 1 B- \BLOCO_ID|BANCO_REG|registrador[8][0]~q\ $end
$var wire 1 C- \BLOCO_ID|BANCO_REG|registrador[9][0]~q\ $end
$var wire 1 D- \BLOCO_ID|BANCO_REG|registrador[10][0]~1_combout\ $end
$var wire 1 E- \BLOCO_ID|BANCO_REG|registrador[10][0]~q\ $end
$var wire 1 F- \BLOCO_ID|BANCO_REG|registrador[11][0]~q\ $end
$var wire 1 G- \BLOCO_ID|BANCO_REG|saidaA[0]~10_combout\ $end
$var wire 1 H- \BLOCO_ID|BANCO_REG|saidaA[0]~12_combout\ $end
$var wire 1 I- \BLOCO_ID|decoderInstru1|OUTPUT[7]~5_combout\ $end
$var wire 1 J- \BLOCO_EX|ULA1|ULA1|Somador|cOut~combout\ $end
$var wire 1 K- \BLOCO_ID|BANCO_REG|registrador[0][1]~q\ $end
$var wire 1 L- \BLOCO_ID|BANCO_REG|registrador[4][1]~q\ $end
$var wire 1 M- \BLOCO_ID|BANCO_REG|registrador[8][1]~q\ $end
$var wire 1 N- \BLOCO_ID|BANCO_REG|saidaB[1]~5_combout\ $end
$var wire 1 O- \BLOCO_ID|BANCO_REG|registrador[1][1]~q\ $end
$var wire 1 P- \BLOCO_ID|BANCO_REG|registrador[5][1]~q\ $end
$var wire 1 Q- \BLOCO_ID|BANCO_REG|registrador[9][1]~3_combout\ $end
$var wire 1 R- \BLOCO_ID|BANCO_REG|registrador[9][1]~q\ $end
$var wire 1 S- \BLOCO_ID|BANCO_REG|registrador[13][1]~2_combout\ $end
$var wire 1 T- \BLOCO_ID|BANCO_REG|registrador[13][1]~q\ $end
$var wire 1 U- \BLOCO_ID|BANCO_REG|saidaB[1]~6_combout\ $end
$var wire 1 V- \BLOCO_ID|BANCO_REG|registrador[2][1]~q\ $end
$var wire 1 W- \BLOCO_ID|BANCO_REG|registrador[6][1]~q\ $end
$var wire 1 X- \BLOCO_ID|BANCO_REG|registrador[10][1]~4_combout\ $end
$var wire 1 Y- \BLOCO_ID|BANCO_REG|registrador[10][1]~q\ $end
$var wire 1 Z- \BLOCO_ID|BANCO_REG|registrador[14][1]~q\ $end
$var wire 1 [- \BLOCO_ID|BANCO_REG|saidaB[1]~7_combout\ $end
$var wire 1 \- \BLOCO_ID|BANCO_REG|registrador[3][1]~q\ $end
$var wire 1 ]- \BLOCO_ID|BANCO_REG|registrador[7][1]~q\ $end
$var wire 1 ^- \BLOCO_ID|BANCO_REG|registrador[11][1]~q\ $end
$var wire 1 _- \BLOCO_ID|BANCO_REG|registrador[15][1]~q\ $end
$var wire 1 `- \BLOCO_ID|BANCO_REG|saidaB[1]~8_combout\ $end
$var wire 1 a- \BLOCO_ID|BANCO_REG|saidaB[1]~9_combout\ $end
$var wire 1 b- \BLOCO_MEM|RAM1|memRAM[0][1]~q\ $end
$var wire 1 c- \BLOCO_ID|decoderOPCODE|Equal8~0_combout\ $end
$var wire 1 d- \BLOCO_EX|ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 e- \BLOCO_EX|ULA1|ULA2|Somador|cOut~combout\ $end
$var wire 1 f- \BLOCO_ID|BANCO_REG|registrador[0][2]~q\ $end
$var wire 1 g- \BLOCO_ID|BANCO_REG|registrador[1][2]~q\ $end
$var wire 1 h- \BLOCO_ID|BANCO_REG|registrador[2][2]~q\ $end
$var wire 1 i- \BLOCO_ID|BANCO_REG|registrador[3][2]~q\ $end
$var wire 1 j- \BLOCO_ID|BANCO_REG|saidaB[2]~10_combout\ $end
$var wire 1 k- \BLOCO_ID|BANCO_REG|registrador[4][2]~q\ $end
$var wire 1 l- \BLOCO_ID|BANCO_REG|registrador[5][2]~q\ $end
$var wire 1 m- \BLOCO_ID|BANCO_REG|registrador[6][2]~q\ $end
$var wire 1 n- \BLOCO_ID|BANCO_REG|registrador[7][2]~q\ $end
$var wire 1 o- \BLOCO_ID|BANCO_REG|saidaB[2]~11_combout\ $end
$var wire 1 p- \BLOCO_ID|BANCO_REG|registrador[8][2]~q\ $end
$var wire 1 q- \BLOCO_ID|BANCO_REG|registrador[9][2]~q\ $end
$var wire 1 r- \BLOCO_ID|BANCO_REG|registrador[10][2]~q\ $end
$var wire 1 s- \BLOCO_ID|BANCO_REG|registrador[11][2]~7_combout\ $end
$var wire 1 t- \BLOCO_ID|BANCO_REG|registrador[11][2]~q\ $end
$var wire 1 u- \BLOCO_ID|BANCO_REG|saidaB[2]~12_combout\ $end
$var wire 1 v- \BLOCO_ID|BANCO_REG|registrador[13][2]~6_combout\ $end
$var wire 1 w- \BLOCO_ID|BANCO_REG|registrador[13][2]~q\ $end
$var wire 1 x- \BLOCO_ID|BANCO_REG|registrador[14][2]~q\ $end
$var wire 1 y- \BLOCO_ID|BANCO_REG|registrador[15][2]~q\ $end
$var wire 1 z- \BLOCO_ID|BANCO_REG|saidaB[2]~13_combout\ $end
$var wire 1 {- \BLOCO_ID|BANCO_REG|saidaB[2]~14_combout\ $end
$var wire 1 |- \BLOCO_MEM|RAM1|memRAM[0][2]~q\ $end
$var wire 1 }- \BLOCO_EX|ULA1|ULA3|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 ~- \BLOCO_EX|ULA1|ULA3|Somador|cOut~combout\ $end
$var wire 1 !. \BLOCO_ID|BANCO_REG|registrador[0][3]~q\ $end
$var wire 1 ". \BLOCO_ID|BANCO_REG|registrador[4][3]~q\ $end
$var wire 1 #. \BLOCO_ID|BANCO_REG|registrador[8][3]~q\ $end
$var wire 1 $. \BLOCO_ID|BANCO_REG|saidaB[3]~15_combout\ $end
$var wire 1 %. \BLOCO_ID|BANCO_REG|registrador[1][3]~q\ $end
$var wire 1 &. \BLOCO_ID|BANCO_REG|registrador[5][3]~q\ $end
$var wire 1 '. \BLOCO_ID|BANCO_REG|registrador[9][3]~9_combout\ $end
$var wire 1 (. \BLOCO_ID|BANCO_REG|registrador[9][3]~q\ $end
$var wire 1 ). \BLOCO_ID|BANCO_REG|registrador[13][3]~q\ $end
$var wire 1 *. \BLOCO_ID|BANCO_REG|saidaB[3]~16_combout\ $end
$var wire 1 +. \BLOCO_ID|BANCO_REG|registrador[2][3]~q\ $end
$var wire 1 ,. \BLOCO_ID|BANCO_REG|registrador[6][3]~q\ $end
$var wire 1 -. \BLOCO_ID|BANCO_REG|registrador[10][3]~10_combout\ $end
$var wire 1 .. \BLOCO_ID|BANCO_REG|registrador[10][3]~q\ $end
$var wire 1 /. \BLOCO_ID|BANCO_REG|registrador[14][3]~q\ $end
$var wire 1 0. \BLOCO_ID|BANCO_REG|saidaB[3]~17_combout\ $end
$var wire 1 1. \BLOCO_ID|BANCO_REG|registrador[3][3]~q\ $end
$var wire 1 2. \BLOCO_ID|BANCO_REG|registrador[7][3]~q\ $end
$var wire 1 3. \BLOCO_ID|BANCO_REG|registrador[11][3]~11_combout\ $end
$var wire 1 4. \BLOCO_ID|BANCO_REG|registrador[11][3]~q\ $end
$var wire 1 5. \BLOCO_ID|BANCO_REG|registrador[15][3]~q\ $end
$var wire 1 6. \BLOCO_ID|BANCO_REG|saidaB[3]~18_combout\ $end
$var wire 1 7. \BLOCO_ID|BANCO_REG|saidaB[3]~19_combout\ $end
$var wire 1 8. \BLOCO_MEM|RAM1|memRAM[0][3]~q\ $end
$var wire 1 9. \BLOCO_ID|BANCO_REG|registrador[0][4]~q\ $end
$var wire 1 :. \BLOCO_ID|BANCO_REG|registrador[1][4]~q\ $end
$var wire 1 ;. \BLOCO_ID|BANCO_REG|registrador[2][4]~q\ $end
$var wire 1 <. \BLOCO_ID|BANCO_REG|registrador[3][4]~q\ $end
$var wire 1 =. \BLOCO_ID|BANCO_REG|saidaB[4]~20_combout\ $end
$var wire 1 >. \BLOCO_ID|BANCO_REG|registrador[4][4]~q\ $end
$var wire 1 ?. \BLOCO_ID|BANCO_REG|registrador[5][4]~q\ $end
$var wire 1 @. \BLOCO_ID|BANCO_REG|registrador[6][4]~q\ $end
$var wire 1 A. \BLOCO_ID|BANCO_REG|registrador[7][4]~q\ $end
$var wire 1 B. \BLOCO_ID|BANCO_REG|saidaB[4]~21_combout\ $end
$var wire 1 C. \BLOCO_ID|BANCO_REG|registrador[8][4]~q\ $end
$var wire 1 D. \BLOCO_ID|BANCO_REG|registrador[9][4]~q\ $end
$var wire 1 E. \BLOCO_ID|BANCO_REG|registrador[10][4]~q\ $end
$var wire 1 F. \BLOCO_ID|BANCO_REG|registrador[11][4]~q\ $end
$var wire 1 G. \BLOCO_ID|BANCO_REG|saidaB[4]~22_combout\ $end
$var wire 1 H. \BLOCO_ID|BANCO_REG|registrador[13][4]~12_combout\ $end
$var wire 1 I. \BLOCO_ID|BANCO_REG|registrador[13][4]~q\ $end
$var wire 1 J. \BLOCO_ID|BANCO_REG|registrador[14][4]~q\ $end
$var wire 1 K. \BLOCO_ID|BANCO_REG|registrador[15][4]~q\ $end
$var wire 1 L. \BLOCO_ID|BANCO_REG|saidaB[4]~23_combout\ $end
$var wire 1 M. \BLOCO_ID|BANCO_REG|saidaB[4]~24_combout\ $end
$var wire 1 N. \BLOCO_MEM|RAM1|memRAM[0][4]~q\ $end
$var wire 1 O. \BLOCO_EX|ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 P. \BLOCO_EX|ULA1|ULA4|Somador|cOut~1_combout\ $end
$var wire 1 Q. \BLOCO_EX|ULA1|ULA5|Somador|cOut~combout\ $end
$var wire 1 R. \BLOCO_ID|BANCO_REG|registrador[0][5]~q\ $end
$var wire 1 S. \BLOCO_ID|BANCO_REG|registrador[4][5]~q\ $end
$var wire 1 T. \BLOCO_ID|BANCO_REG|registrador[8][5]~q\ $end
$var wire 1 U. \BLOCO_ID|BANCO_REG|saidaB[5]~25_combout\ $end
$var wire 1 V. \BLOCO_ID|BANCO_REG|registrador[1][5]~q\ $end
$var wire 1 W. \BLOCO_ID|BANCO_REG|registrador[5][5]~q\ $end
$var wire 1 X. \BLOCO_ID|BANCO_REG|registrador[9][5]~q\ $end
$var wire 1 Y. \BLOCO_ID|BANCO_REG|registrador[13][5]~q\ $end
$var wire 1 Z. \BLOCO_ID|BANCO_REG|saidaB[5]~26_combout\ $end
$var wire 1 [. \BLOCO_ID|BANCO_REG|registrador[2][5]~q\ $end
$var wire 1 \. \BLOCO_ID|BANCO_REG|registrador[6][5]~q\ $end
$var wire 1 ]. \BLOCO_ID|BANCO_REG|registrador[10][5]~q\ $end
$var wire 1 ^. \BLOCO_ID|BANCO_REG|registrador[14][5]~q\ $end
$var wire 1 _. \BLOCO_ID|BANCO_REG|saidaB[5]~27_combout\ $end
$var wire 1 `. \BLOCO_ID|BANCO_REG|registrador[3][5]~q\ $end
$var wire 1 a. \BLOCO_ID|BANCO_REG|registrador[7][5]~q\ $end
$var wire 1 b. \BLOCO_ID|BANCO_REG|registrador[11][5]~q\ $end
$var wire 1 c. \BLOCO_ID|BANCO_REG|registrador[15][5]~q\ $end
$var wire 1 d. \BLOCO_ID|BANCO_REG|saidaB[5]~28_combout\ $end
$var wire 1 e. \BLOCO_ID|BANCO_REG|saidaB[5]~29_combout\ $end
$var wire 1 f. \BLOCO_MEM|RAM1|memRAM[0][5]~q\ $end
$var wire 1 g. \BLOCO_MEM|RAM1|memRAM[8][5]~q\ $end
$var wire 1 h. \BLOCO_MEM|RAM1|memRAM[4][5]~q\ $end
$var wire 1 i. \BLOCO_ID|BANCO_REG|registrador[0][6]~q\ $end
$var wire 1 j. \BLOCO_ID|BANCO_REG|registrador[1][6]~q\ $end
$var wire 1 k. \BLOCO_ID|BANCO_REG|registrador[2][6]~q\ $end
$var wire 1 l. \BLOCO_ID|BANCO_REG|registrador[3][6]~q\ $end
$var wire 1 m. \BLOCO_ID|BANCO_REG|saidaB[6]~30_combout\ $end
$var wire 1 n. \BLOCO_ID|BANCO_REG|registrador[4][6]~q\ $end
$var wire 1 o. \BLOCO_ID|BANCO_REG|registrador[5][6]~q\ $end
$var wire 1 p. \BLOCO_ID|BANCO_REG|registrador[6][6]~q\ $end
$var wire 1 q. \BLOCO_ID|BANCO_REG|registrador[7][6]~q\ $end
$var wire 1 r. \BLOCO_ID|BANCO_REG|saidaB[6]~31_combout\ $end
$var wire 1 s. \BLOCO_ID|BANCO_REG|registrador[8][6]~q\ $end
$var wire 1 t. \BLOCO_ID|BANCO_REG|registrador[9][6]~q\ $end
$var wire 1 u. \BLOCO_ID|BANCO_REG|registrador[10][6]~q\ $end
$var wire 1 v. \BLOCO_ID|BANCO_REG|registrador[11][6]~q\ $end
$var wire 1 w. \BLOCO_ID|BANCO_REG|saidaB[6]~32_combout\ $end
$var wire 1 x. \BLOCO_ID|BANCO_REG|registrador[13][6]~q\ $end
$var wire 1 y. \BLOCO_ID|BANCO_REG|registrador[14][6]~q\ $end
$var wire 1 z. \BLOCO_ID|BANCO_REG|registrador[15][6]~q\ $end
$var wire 1 {. \BLOCO_ID|BANCO_REG|saidaB[6]~33_combout\ $end
$var wire 1 |. \BLOCO_ID|BANCO_REG|saidaB[6]~34_combout\ $end
$var wire 1 }. \BLOCO_MEM|RAM1|memRAM[0][6]~q\ $end
$var wire 1 ~. \BLOCO_MEM|RAM1|memRAM[16][6]~q\ $end
$var wire 1 !/ \BLOCO_MEM|RAM1|Decoder0~48_combout\ $end
$var wire 1 "/ \BLOCO_MEM|RAM1|Decoder0~49_combout\ $end
$var wire 1 #/ \BLOCO_MEM|RAM1|memRAM[2][6]~q\ $end
$var wire 1 $/ \BLOCO_MEM|RAM1|Decoder0~51_combout\ $end
$var wire 1 %/ \BLOCO_MEM|RAM1|Decoder0~52_combout\ $end
$var wire 1 &/ \BLOCO_MEM|RAM1|memRAM[18][6]~q\ $end
$var wire 1 '/ \BLOCO_MEM|RAM1|Mux25~0_combout\ $end
$var wire 1 (/ \BLOCO_MEM|RAM1|memRAM[8][6]~q\ $end
$var wire 1 )/ \BLOCO_MEM|RAM1|Decoder0~9_combout\ $end
$var wire 1 */ \BLOCO_MEM|RAM1|Decoder0~10_combout\ $end
$var wire 1 +/ \BLOCO_MEM|RAM1|memRAM[24][6]~q\ $end
$var wire 1 ,/ \BLOCO_MEM|RAM1|Decoder0~54_combout\ $end
$var wire 1 -/ \BLOCO_MEM|RAM1|Decoder0~55_combout\ $end
$var wire 1 ./ \BLOCO_MEM|RAM1|memRAM[10][6]~q\ $end
$var wire 1 // \BLOCO_MEM|RAM1|Decoder0~57_combout\ $end
$var wire 1 0/ \BLOCO_MEM|RAM1|Decoder0~58_combout\ $end
$var wire 1 1/ \BLOCO_MEM|RAM1|memRAM[26][6]~q\ $end
$var wire 1 2/ \BLOCO_MEM|RAM1|Mux25~1_combout\ $end
$var wire 1 3/ \BLOCO_MEM|RAM1|memRAM[4][6]~q\ $end
$var wire 1 4/ \BLOCO_MEM|RAM1|Decoder0~15_combout\ $end
$var wire 1 5/ \BLOCO_MEM|RAM1|Decoder0~16_combout\ $end
$var wire 1 6/ \BLOCO_MEM|RAM1|memRAM[20][6]~q\ $end
$var wire 1 7/ \BLOCO_MEM|RAM1|Decoder0~60_combout\ $end
$var wire 1 8/ \BLOCO_MEM|RAM1|Decoder0~61_combout\ $end
$var wire 1 9/ \BLOCO_MEM|RAM1|memRAM[6][6]~q\ $end
$var wire 1 :/ \BLOCO_MEM|RAM1|Decoder0~63_combout\ $end
$var wire 1 ;/ \BLOCO_MEM|RAM1|Decoder0~64_combout\ $end
$var wire 1 </ \BLOCO_MEM|RAM1|memRAM[22][6]~q\ $end
$var wire 1 =/ \BLOCO_MEM|RAM1|Mux25~2_combout\ $end
$var wire 1 >/ \BLOCO_MEM|RAM1|memRAM[12][6]~q\ $end
$var wire 1 ?/ \BLOCO_MEM|RAM1|Decoder0~21_combout\ $end
$var wire 1 @/ \BLOCO_MEM|RAM1|Decoder0~22_combout\ $end
$var wire 1 A/ \BLOCO_MEM|RAM1|memRAM[28][6]~q\ $end
$var wire 1 B/ \BLOCO_MEM|RAM1|Decoder0~66_combout\ $end
$var wire 1 C/ \BLOCO_MEM|RAM1|Decoder0~67_combout\ $end
$var wire 1 D/ \BLOCO_MEM|RAM1|memRAM[14][6]~q\ $end
$var wire 1 E/ \BLOCO_MEM|RAM1|Decoder0~69_combout\ $end
$var wire 1 F/ \BLOCO_MEM|RAM1|Decoder0~70_combout\ $end
$var wire 1 G/ \BLOCO_MEM|RAM1|memRAM[30][6]~q\ $end
$var wire 1 H/ \BLOCO_MEM|RAM1|Mux25~3_combout\ $end
$var wire 1 I/ \BLOCO_MEM|RAM1|Mux25~4_combout\ $end
$var wire 1 J/ \BLOCO_MEM|RAM1|Decoder0~0_combout\ $end
$var wire 1 K/ \BLOCO_MEM|RAM1|Decoder0~2_combout\ $end
$var wire 1 L/ \BLOCO_MEM|RAM1|memRAM[32][6]~q\ $end
$var wire 1 M/ \BLOCO_MEM|RAM1|Decoder0~8_combout\ $end
$var wire 1 N/ \BLOCO_MEM|RAM1|memRAM[40][6]~q\ $end
$var wire 1 O/ \BLOCO_MEM|RAM1|Decoder0~5_combout\ $end
$var wire 1 P/ \BLOCO_MEM|RAM1|memRAM[48][6]~q\ $end
$var wire 1 Q/ \BLOCO_MEM|RAM1|Decoder0~11_combout\ $end
$var wire 1 R/ \BLOCO_MEM|RAM1|memRAM[56][6]~q\ $end
$var wire 1 S/ \BLOCO_MEM|RAM1|Mux25~5_combout\ $end
$var wire 1 T/ \BLOCO_MEM|RAM1|Decoder0~14_combout\ $end
$var wire 1 U/ \BLOCO_MEM|RAM1|memRAM[36][6]~q\ $end
$var wire 1 V/ \BLOCO_MEM|RAM1|Decoder0~20_combout\ $end
$var wire 1 W/ \BLOCO_MEM|RAM1|memRAM[44][6]~q\ $end
$var wire 1 X/ \BLOCO_MEM|RAM1|Decoder0~17_combout\ $end
$var wire 1 Y/ \BLOCO_MEM|RAM1|memRAM[52][6]~q\ $end
$var wire 1 Z/ \BLOCO_MEM|RAM1|Decoder0~23_combout\ $end
$var wire 1 [/ \BLOCO_MEM|RAM1|memRAM[60][6]~q\ $end
$var wire 1 \/ \BLOCO_MEM|RAM1|Mux25~6_combout\ $end
$var wire 1 ]/ \BLOCO_MEM|RAM1|Decoder0~50_combout\ $end
$var wire 1 ^/ \BLOCO_MEM|RAM1|memRAM[34][6]~q\ $end
$var wire 1 _/ \BLOCO_MEM|RAM1|Decoder0~56_combout\ $end
$var wire 1 `/ \BLOCO_MEM|RAM1|memRAM[42][6]~q\ $end
$var wire 1 a/ \BLOCO_MEM|RAM1|Decoder0~53_combout\ $end
$var wire 1 b/ \BLOCO_MEM|RAM1|memRAM[50][6]~q\ $end
$var wire 1 c/ \BLOCO_MEM|RAM1|Decoder0~59_combout\ $end
$var wire 1 d/ \BLOCO_MEM|RAM1|memRAM[58][6]~q\ $end
$var wire 1 e/ \BLOCO_MEM|RAM1|Mux25~7_combout\ $end
$var wire 1 f/ \BLOCO_MEM|RAM1|Decoder0~62_combout\ $end
$var wire 1 g/ \BLOCO_MEM|RAM1|memRAM[38][6]~q\ $end
$var wire 1 h/ \BLOCO_MEM|RAM1|Decoder0~68_combout\ $end
$var wire 1 i/ \BLOCO_MEM|RAM1|memRAM[46][6]~q\ $end
$var wire 1 j/ \BLOCO_MEM|RAM1|Decoder0~65_combout\ $end
$var wire 1 k/ \BLOCO_MEM|RAM1|memRAM[54][6]~q\ $end
$var wire 1 l/ \BLOCO_MEM|RAM1|Decoder0~71_combout\ $end
$var wire 1 m/ \BLOCO_MEM|RAM1|memRAM[62][6]~q\ $end
$var wire 1 n/ \BLOCO_MEM|RAM1|Mux25~8_combout\ $end
$var wire 1 o/ \BLOCO_MEM|RAM1|Mux25~9_combout\ $end
$var wire 1 p/ \BLOCO_MEM|RAM1|memRAM[1][6]~q\ $end
$var wire 1 q/ \BLOCO_MEM|RAM1|Decoder0~36_combout\ $end
$var wire 1 r/ \BLOCO_MEM|RAM1|Decoder0~37_combout\ $end
$var wire 1 s/ \BLOCO_MEM|RAM1|memRAM[5][6]~q\ $end
$var wire 1 t/ \BLOCO_MEM|RAM1|Decoder0~27_combout\ $end
$var wire 1 u/ \BLOCO_MEM|RAM1|Decoder0~28_combout\ $end
$var wire 1 v/ \BLOCO_MEM|RAM1|memRAM[17][6]~q\ $end
$var wire 1 w/ \BLOCO_MEM|RAM1|Decoder0~39_combout\ $end
$var wire 1 x/ \BLOCO_MEM|RAM1|Decoder0~40_combout\ $end
$var wire 1 y/ \BLOCO_MEM|RAM1|memRAM[21][6]~q\ $end
$var wire 1 z/ \BLOCO_MEM|RAM1|Mux25~10_combout\ $end
$var wire 1 {/ \BLOCO_MEM|RAM1|Decoder0~30_combout\ $end
$var wire 1 |/ \BLOCO_MEM|RAM1|Decoder0~31_combout\ $end
$var wire 1 }/ \BLOCO_MEM|RAM1|memRAM[9][6]~q\ $end
$var wire 1 ~/ \BLOCO_MEM|RAM1|Decoder0~42_combout\ $end
$var wire 1 !0 \BLOCO_MEM|RAM1|Decoder0~43_combout\ $end
$var wire 1 "0 \BLOCO_MEM|RAM1|memRAM[13][6]~q\ $end
$var wire 1 #0 \BLOCO_MEM|RAM1|Decoder0~33_combout\ $end
$var wire 1 $0 \BLOCO_MEM|RAM1|Decoder0~34_combout\ $end
$var wire 1 %0 \BLOCO_MEM|RAM1|memRAM[25][6]~q\ $end
$var wire 1 &0 \BLOCO_MEM|RAM1|Decoder0~45_combout\ $end
$var wire 1 '0 \BLOCO_MEM|RAM1|Decoder0~46_combout\ $end
$var wire 1 (0 \BLOCO_MEM|RAM1|memRAM[29][6]~q\ $end
$var wire 1 )0 \BLOCO_MEM|RAM1|Mux25~11_combout\ $end
$var wire 1 *0 \BLOCO_MEM|RAM1|Decoder0~72_combout\ $end
$var wire 1 +0 \BLOCO_MEM|RAM1|Decoder0~73_combout\ $end
$var wire 1 ,0 \BLOCO_MEM|RAM1|memRAM[3][6]~q\ $end
$var wire 1 -0 \BLOCO_MEM|RAM1|Decoder0~75_combout\ $end
$var wire 1 .0 \BLOCO_MEM|RAM1|Decoder0~76_combout\ $end
$var wire 1 /0 \BLOCO_MEM|RAM1|memRAM[7][6]~q\ $end
$var wire 1 00 \BLOCO_MEM|RAM1|Decoder0~84_combout\ $end
$var wire 1 10 \BLOCO_MEM|RAM1|Decoder0~85_combout\ $end
$var wire 1 20 \BLOCO_MEM|RAM1|memRAM[19][6]~q\ $end
$var wire 1 30 \BLOCO_MEM|RAM1|Decoder0~87_combout\ $end
$var wire 1 40 \BLOCO_MEM|RAM1|Decoder0~88_combout\ $end
$var wire 1 50 \BLOCO_MEM|RAM1|memRAM[23][6]~q\ $end
$var wire 1 60 \BLOCO_MEM|RAM1|Mux25~12_combout\ $end
$var wire 1 70 \BLOCO_MEM|RAM1|Decoder0~78_combout\ $end
$var wire 1 80 \BLOCO_MEM|RAM1|Decoder0~79_combout\ $end
$var wire 1 90 \BLOCO_MEM|RAM1|memRAM[11][6]~q\ $end
$var wire 1 :0 \BLOCO_MEM|RAM1|Decoder0~81_combout\ $end
$var wire 1 ;0 \BLOCO_MEM|RAM1|Decoder0~82_combout\ $end
$var wire 1 <0 \BLOCO_MEM|RAM1|memRAM[15][6]~q\ $end
$var wire 1 =0 \BLOCO_MEM|RAM1|Decoder0~90_combout\ $end
$var wire 1 >0 \BLOCO_MEM|RAM1|Decoder0~91_combout\ $end
$var wire 1 ?0 \BLOCO_MEM|RAM1|memRAM[27][6]~q\ $end
$var wire 1 @0 \BLOCO_MEM|RAM1|Decoder0~93_combout\ $end
$var wire 1 A0 \BLOCO_MEM|RAM1|Decoder0~94_combout\ $end
$var wire 1 B0 \BLOCO_MEM|RAM1|memRAM[31][6]~q\ $end
$var wire 1 C0 \BLOCO_MEM|RAM1|Mux25~13_combout\ $end
$var wire 1 D0 \BLOCO_MEM|RAM1|Mux25~14_combout\ $end
$var wire 1 E0 \BLOCO_MEM|RAM1|Decoder0~26_combout\ $end
$var wire 1 F0 \BLOCO_MEM|RAM1|memRAM[33][6]~q\ $end
$var wire 1 G0 \BLOCO_MEM|RAM1|Decoder0~29_combout\ $end
$var wire 1 H0 \BLOCO_MEM|RAM1|memRAM[49][6]~q\ $end
$var wire 1 I0 \BLOCO_MEM|RAM1|Decoder0~74_combout\ $end
$var wire 1 J0 \BLOCO_MEM|RAM1|memRAM[35][6]~q\ $end
$var wire 1 K0 \BLOCO_MEM|RAM1|Decoder0~86_combout\ $end
$var wire 1 L0 \BLOCO_MEM|RAM1|memRAM[51][6]~q\ $end
$var wire 1 M0 \BLOCO_MEM|RAM1|Mux25~15_combout\ $end
$var wire 1 N0 \BLOCO_MEM|RAM1|Decoder0~32_combout\ $end
$var wire 1 O0 \BLOCO_MEM|RAM1|memRAM[41][6]~q\ $end
$var wire 1 P0 \BLOCO_MEM|RAM1|Decoder0~35_combout\ $end
$var wire 1 Q0 \BLOCO_MEM|RAM1|memRAM[57][6]~q\ $end
$var wire 1 R0 \BLOCO_MEM|RAM1|Decoder0~80_combout\ $end
$var wire 1 S0 \BLOCO_MEM|RAM1|memRAM[43][6]~q\ $end
$var wire 1 T0 \BLOCO_MEM|RAM1|Decoder0~92_combout\ $end
$var wire 1 U0 \BLOCO_MEM|RAM1|memRAM[59][6]~q\ $end
$var wire 1 V0 \BLOCO_MEM|RAM1|Mux25~16_combout\ $end
$var wire 1 W0 \BLOCO_MEM|RAM1|Decoder0~38_combout\ $end
$var wire 1 X0 \BLOCO_MEM|RAM1|memRAM[37][6]~q\ $end
$var wire 1 Y0 \BLOCO_MEM|RAM1|Decoder0~41_combout\ $end
$var wire 1 Z0 \BLOCO_MEM|RAM1|memRAM[53][6]~q\ $end
$var wire 1 [0 \BLOCO_MEM|RAM1|Decoder0~77_combout\ $end
$var wire 1 \0 \BLOCO_MEM|RAM1|memRAM[39][6]~q\ $end
$var wire 1 ]0 \BLOCO_MEM|RAM1|Decoder0~89_combout\ $end
$var wire 1 ^0 \BLOCO_MEM|RAM1|memRAM[55][6]~q\ $end
$var wire 1 _0 \BLOCO_MEM|RAM1|Mux25~17_combout\ $end
$var wire 1 `0 \BLOCO_MEM|RAM1|Decoder0~44_combout\ $end
$var wire 1 a0 \BLOCO_MEM|RAM1|memRAM[45][6]~q\ $end
$var wire 1 b0 \BLOCO_MEM|RAM1|Decoder0~47_combout\ $end
$var wire 1 c0 \BLOCO_MEM|RAM1|memRAM[61][6]~q\ $end
$var wire 1 d0 \BLOCO_MEM|RAM1|Decoder0~83_combout\ $end
$var wire 1 e0 \BLOCO_MEM|RAM1|memRAM[47][6]~q\ $end
$var wire 1 f0 \BLOCO_MEM|RAM1|Decoder0~95_combout\ $end
$var wire 1 g0 \BLOCO_MEM|RAM1|memRAM[63][6]~q\ $end
$var wire 1 h0 \BLOCO_MEM|RAM1|Mux25~18_combout\ $end
$var wire 1 i0 \BLOCO_MEM|RAM1|Mux25~19_combout\ $end
$var wire 1 j0 \BLOCO_MEM|RAM1|Mux25~20_combout\ $end
$var wire 1 k0 \BLOCO_MEM|RAM1|Dado_out[6]~47_combout\ $end
$var wire 1 l0 \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\ $end
$var wire 1 m0 \BLOCO_ID|BANCO_REG|registrador[12][6]~q\ $end
$var wire 1 n0 \BLOCO_ID|BANCO_REG|saidaA[6]~68_combout\ $end
$var wire 1 o0 \BLOCO_ID|BANCO_REG|saidaA[6]~69_combout\ $end
$var wire 1 p0 \BLOCO_ID|BANCO_REG|saidaA[6]~70_combout\ $end
$var wire 1 q0 \BLOCO_ID|BANCO_REG|saidaA[6]~71_combout\ $end
$var wire 1 r0 \BLOCO_ID|BANCO_REG|registrador[16][6]~q\ $end
$var wire 1 s0 \BLOCO_ID|BANCO_REG|registrador[20][6]~q\ $end
$var wire 1 t0 \BLOCO_ID|BANCO_REG|registrador[24][6]~q\ $end
$var wire 1 u0 \BLOCO_ID|BANCO_REG|registrador[28][6]~q\ $end
$var wire 1 v0 \BLOCO_ID|BANCO_REG|saidaA[6]~72_combout\ $end
$var wire 1 w0 \BLOCO_ID|BANCO_REG|registrador[17][6]~q\ $end
$var wire 1 x0 \BLOCO_ID|BANCO_REG|registrador[21][6]~q\ $end
$var wire 1 y0 \BLOCO_ID|BANCO_REG|registrador[25][6]~q\ $end
$var wire 1 z0 \BLOCO_ID|BANCO_REG|registrador[29][6]~q\ $end
$var wire 1 {0 \BLOCO_ID|BANCO_REG|saidaA[6]~73_combout\ $end
$var wire 1 |0 \BLOCO_ID|BANCO_REG|registrador[18][6]~q\ $end
$var wire 1 }0 \BLOCO_ID|BANCO_REG|registrador[22][6]~q\ $end
$var wire 1 ~0 \BLOCO_ID|BANCO_REG|registrador[26][6]~q\ $end
$var wire 1 !1 \BLOCO_ID|BANCO_REG|registrador[30][6]~q\ $end
$var wire 1 "1 \BLOCO_ID|BANCO_REG|saidaA[6]~74_combout\ $end
$var wire 1 #1 \BLOCO_ID|BANCO_REG|registrador[19][6]~q\ $end
$var wire 1 $1 \BLOCO_ID|BANCO_REG|registrador[23][6]~q\ $end
$var wire 1 %1 \BLOCO_ID|BANCO_REG|registrador[27][6]~q\ $end
$var wire 1 &1 \BLOCO_ID|BANCO_REG|registrador[31][6]~q\ $end
$var wire 1 '1 \BLOCO_ID|BANCO_REG|saidaA[6]~75_combout\ $end
$var wire 1 (1 \BLOCO_ID|BANCO_REG|saidaA[6]~76_combout\ $end
$var wire 1 )1 \BLOCO_ID|BANCO_REG|saidaA[6]~77_combout\ $end
$var wire 1 *1 \BLOCO_ID|BANCO_REG|saidaA[6]~78_combout\ $end
$var wire 1 +1 \BLOCO_EX|ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 ,1 \BLOCO_EX|ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 -1 \BLOCO_MEM|RAM1|Decoder0~18_combout\ $end
$var wire 1 .1 \BLOCO_MEM|RAM1|Decoder0~19_combout\ $end
$var wire 1 /1 \BLOCO_MEM|RAM1|memRAM[12][5]~q\ $end
$var wire 1 01 \BLOCO_MEM|RAM1|Mux26~0_combout\ $end
$var wire 1 11 \BLOCO_MEM|RAM1|memRAM[1][5]~q\ $end
$var wire 1 21 \BLOCO_MEM|RAM1|memRAM[9][5]~q\ $end
$var wire 1 31 \BLOCO_MEM|RAM1|memRAM[5][5]~q\ $end
$var wire 1 41 \BLOCO_MEM|RAM1|memRAM[13][5]~q\ $end
$var wire 1 51 \BLOCO_MEM|RAM1|Mux26~1_combout\ $end
$var wire 1 61 \BLOCO_MEM|RAM1|memRAM[2][5]~q\ $end
$var wire 1 71 \BLOCO_MEM|RAM1|memRAM[10][5]~q\ $end
$var wire 1 81 \BLOCO_MEM|RAM1|memRAM[6][5]~q\ $end
$var wire 1 91 \BLOCO_MEM|RAM1|memRAM[14][5]~q\ $end
$var wire 1 :1 \BLOCO_MEM|RAM1|Mux26~2_combout\ $end
$var wire 1 ;1 \BLOCO_MEM|RAM1|memRAM[3][5]~q\ $end
$var wire 1 <1 \BLOCO_MEM|RAM1|memRAM[11][5]~q\ $end
$var wire 1 =1 \BLOCO_MEM|RAM1|memRAM[7][5]~q\ $end
$var wire 1 >1 \BLOCO_MEM|RAM1|memRAM[15][5]~q\ $end
$var wire 1 ?1 \BLOCO_MEM|RAM1|Mux26~3_combout\ $end
$var wire 1 @1 \BLOCO_MEM|RAM1|Mux26~4_combout\ $end
$var wire 1 A1 \BLOCO_MEM|RAM1|memRAM[32][5]~q\ $end
$var wire 1 B1 \BLOCO_MEM|RAM1|memRAM[40][5]~q\ $end
$var wire 1 C1 \BLOCO_MEM|RAM1|memRAM[36][5]~q\ $end
$var wire 1 D1 \BLOCO_MEM|RAM1|memRAM[44][5]~q\ $end
$var wire 1 E1 \BLOCO_MEM|RAM1|Mux26~5_combout\ $end
$var wire 1 F1 \BLOCO_MEM|RAM1|memRAM[33][5]~q\ $end
$var wire 1 G1 \BLOCO_MEM|RAM1|memRAM[41][5]~q\ $end
$var wire 1 H1 \BLOCO_MEM|RAM1|memRAM[37][5]~q\ $end
$var wire 1 I1 \BLOCO_MEM|RAM1|memRAM[45][5]~q\ $end
$var wire 1 J1 \BLOCO_MEM|RAM1|Mux26~6_combout\ $end
$var wire 1 K1 \BLOCO_MEM|RAM1|memRAM[34][5]~q\ $end
$var wire 1 L1 \BLOCO_MEM|RAM1|memRAM[42][5]~q\ $end
$var wire 1 M1 \BLOCO_MEM|RAM1|memRAM[38][5]~q\ $end
$var wire 1 N1 \BLOCO_MEM|RAM1|memRAM[46][5]~q\ $end
$var wire 1 O1 \BLOCO_MEM|RAM1|Mux26~7_combout\ $end
$var wire 1 P1 \BLOCO_MEM|RAM1|memRAM[35][5]~q\ $end
$var wire 1 Q1 \BLOCO_MEM|RAM1|memRAM[43][5]~q\ $end
$var wire 1 R1 \BLOCO_MEM|RAM1|memRAM[39][5]~q\ $end
$var wire 1 S1 \BLOCO_MEM|RAM1|memRAM[47][5]~q\ $end
$var wire 1 T1 \BLOCO_MEM|RAM1|Mux26~8_combout\ $end
$var wire 1 U1 \BLOCO_MEM|RAM1|Mux26~9_combout\ $end
$var wire 1 V1 \BLOCO_MEM|RAM1|memRAM[16][5]~q\ $end
$var wire 1 W1 \BLOCO_MEM|RAM1|memRAM[24][5]~q\ $end
$var wire 1 X1 \BLOCO_MEM|RAM1|memRAM[18][5]~q\ $end
$var wire 1 Y1 \BLOCO_MEM|RAM1|memRAM[26][5]~q\ $end
$var wire 1 Z1 \BLOCO_MEM|RAM1|Mux26~10_combout\ $end
$var wire 1 [1 \BLOCO_MEM|RAM1|memRAM[20][5]~q\ $end
$var wire 1 \1 \BLOCO_MEM|RAM1|memRAM[28][5]~q\ $end
$var wire 1 ]1 \BLOCO_MEM|RAM1|memRAM[22][5]~q\ $end
$var wire 1 ^1 \BLOCO_MEM|RAM1|memRAM[30][5]~q\ $end
$var wire 1 _1 \BLOCO_MEM|RAM1|Mux26~11_combout\ $end
$var wire 1 `1 \BLOCO_MEM|RAM1|memRAM[17][5]~q\ $end
$var wire 1 a1 \BLOCO_MEM|RAM1|memRAM[25][5]~q\ $end
$var wire 1 b1 \BLOCO_MEM|RAM1|memRAM[19][5]~q\ $end
$var wire 1 c1 \BLOCO_MEM|RAM1|memRAM[27][5]~q\ $end
$var wire 1 d1 \BLOCO_MEM|RAM1|Mux26~12_combout\ $end
$var wire 1 e1 \BLOCO_MEM|RAM1|memRAM[21][5]~q\ $end
$var wire 1 f1 \BLOCO_MEM|RAM1|memRAM[29][5]~q\ $end
$var wire 1 g1 \BLOCO_MEM|RAM1|memRAM[23][5]~q\ $end
$var wire 1 h1 \BLOCO_MEM|RAM1|memRAM[31][5]~q\ $end
$var wire 1 i1 \BLOCO_MEM|RAM1|Mux26~13_combout\ $end
$var wire 1 j1 \BLOCO_MEM|RAM1|Mux26~14_combout\ $end
$var wire 1 k1 \BLOCO_MEM|RAM1|memRAM[48][5]~q\ $end
$var wire 1 l1 \BLOCO_MEM|RAM1|memRAM[56][5]~q\ $end
$var wire 1 m1 \BLOCO_MEM|RAM1|memRAM[49][5]~q\ $end
$var wire 1 n1 \BLOCO_MEM|RAM1|memRAM[57][5]~q\ $end
$var wire 1 o1 \BLOCO_MEM|RAM1|Mux26~15_combout\ $end
$var wire 1 p1 \BLOCO_MEM|RAM1|memRAM[52][5]~q\ $end
$var wire 1 q1 \BLOCO_MEM|RAM1|memRAM[60][5]~q\ $end
$var wire 1 r1 \BLOCO_MEM|RAM1|memRAM[53][5]~q\ $end
$var wire 1 s1 \BLOCO_MEM|RAM1|memRAM[61][5]~q\ $end
$var wire 1 t1 \BLOCO_MEM|RAM1|Mux26~16_combout\ $end
$var wire 1 u1 \BLOCO_MEM|RAM1|memRAM[50][5]~q\ $end
$var wire 1 v1 \BLOCO_MEM|RAM1|memRAM[58][5]~q\ $end
$var wire 1 w1 \BLOCO_MEM|RAM1|memRAM[51][5]~q\ $end
$var wire 1 x1 \BLOCO_MEM|RAM1|memRAM[59][5]~q\ $end
$var wire 1 y1 \BLOCO_MEM|RAM1|Mux26~17_combout\ $end
$var wire 1 z1 \BLOCO_MEM|RAM1|memRAM[54][5]~q\ $end
$var wire 1 {1 \BLOCO_MEM|RAM1|memRAM[62][5]~q\ $end
$var wire 1 |1 \BLOCO_MEM|RAM1|memRAM[55][5]~q\ $end
$var wire 1 }1 \BLOCO_MEM|RAM1|memRAM[63][5]~q\ $end
$var wire 1 ~1 \BLOCO_MEM|RAM1|Mux26~18_combout\ $end
$var wire 1 !2 \BLOCO_MEM|RAM1|Mux26~19_combout\ $end
$var wire 1 "2 \BLOCO_MEM|RAM1|Mux26~20_combout\ $end
$var wire 1 #2 \BLOCO_MEM|RAM1|Dado_out[5]~46_combout\ $end
$var wire 1 $2 \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\ $end
$var wire 1 %2 \BLOCO_ID|BANCO_REG|registrador[12][5]~q\ $end
$var wire 1 &2 \BLOCO_ID|BANCO_REG|saidaA[5]~57_combout\ $end
$var wire 1 '2 \BLOCO_ID|BANCO_REG|saidaA[5]~58_combout\ $end
$var wire 1 (2 \BLOCO_ID|BANCO_REG|saidaA[5]~59_combout\ $end
$var wire 1 )2 \BLOCO_ID|BANCO_REG|saidaA[5]~60_combout\ $end
$var wire 1 *2 \BLOCO_ID|BANCO_REG|registrador[16][5]~q\ $end
$var wire 1 +2 \BLOCO_ID|BANCO_REG|registrador[20][5]~q\ $end
$var wire 1 ,2 \BLOCO_ID|BANCO_REG|registrador[24][5]~q\ $end
$var wire 1 -2 \BLOCO_ID|BANCO_REG|registrador[28][5]~q\ $end
$var wire 1 .2 \BLOCO_ID|BANCO_REG|saidaA[5]~61_combout\ $end
$var wire 1 /2 \BLOCO_ID|BANCO_REG|registrador[17][5]~q\ $end
$var wire 1 02 \BLOCO_ID|BANCO_REG|registrador[21][5]~q\ $end
$var wire 1 12 \BLOCO_ID|BANCO_REG|registrador[25][5]~q\ $end
$var wire 1 22 \BLOCO_ID|BANCO_REG|registrador[29][5]~q\ $end
$var wire 1 32 \BLOCO_ID|BANCO_REG|saidaA[5]~62_combout\ $end
$var wire 1 42 \BLOCO_ID|BANCO_REG|registrador[18][5]~q\ $end
$var wire 1 52 \BLOCO_ID|BANCO_REG|registrador[22][5]~q\ $end
$var wire 1 62 \BLOCO_ID|BANCO_REG|registrador[26][5]~q\ $end
$var wire 1 72 \BLOCO_ID|BANCO_REG|registrador[30][5]~q\ $end
$var wire 1 82 \BLOCO_ID|BANCO_REG|saidaA[5]~63_combout\ $end
$var wire 1 92 \BLOCO_ID|BANCO_REG|registrador[19][5]~q\ $end
$var wire 1 :2 \BLOCO_ID|BANCO_REG|registrador[23][5]~q\ $end
$var wire 1 ;2 \BLOCO_ID|BANCO_REG|registrador[27][5]~q\ $end
$var wire 1 <2 \BLOCO_ID|BANCO_REG|registrador[31][5]~q\ $end
$var wire 1 =2 \BLOCO_ID|BANCO_REG|saidaA[5]~64_combout\ $end
$var wire 1 >2 \BLOCO_ID|BANCO_REG|saidaA[5]~65_combout\ $end
$var wire 1 ?2 \BLOCO_ID|BANCO_REG|saidaA[5]~66_combout\ $end
$var wire 1 @2 \BLOCO_ID|BANCO_REG|saidaA[5]~67_combout\ $end
$var wire 1 A2 \BLOCO_EX|ULA1|ULA6|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 B2 \BLOCO_EX|ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 C2 \BLOCO_MEM|RAM1|Decoder0~12_combout\ $end
$var wire 1 D2 \BLOCO_MEM|RAM1|Decoder0~13_combout\ $end
$var wire 1 E2 \BLOCO_MEM|RAM1|memRAM[4][4]~q\ $end
$var wire 1 F2 \BLOCO_MEM|RAM1|memRAM[1][4]~q\ $end
$var wire 1 G2 \BLOCO_MEM|RAM1|memRAM[5][4]~q\ $end
$var wire 1 H2 \BLOCO_MEM|RAM1|Mux27~0_combout\ $end
$var wire 1 I2 \BLOCO_MEM|RAM1|memRAM[16][4]~q\ $end
$var wire 1 J2 \BLOCO_MEM|RAM1|memRAM[20][4]~q\ $end
$var wire 1 K2 \BLOCO_MEM|RAM1|memRAM[17][4]~q\ $end
$var wire 1 L2 \BLOCO_MEM|RAM1|memRAM[21][4]~q\ $end
$var wire 1 M2 \BLOCO_MEM|RAM1|Mux27~1_combout\ $end
$var wire 1 N2 \BLOCO_MEM|RAM1|memRAM[2][4]~q\ $end
$var wire 1 O2 \BLOCO_MEM|RAM1|memRAM[6][4]~q\ $end
$var wire 1 P2 \BLOCO_MEM|RAM1|memRAM[3][4]~q\ $end
$var wire 1 Q2 \BLOCO_MEM|RAM1|memRAM[7][4]~q\ $end
$var wire 1 R2 \BLOCO_MEM|RAM1|Mux27~2_combout\ $end
$var wire 1 S2 \BLOCO_MEM|RAM1|memRAM[18][4]~q\ $end
$var wire 1 T2 \BLOCO_MEM|RAM1|memRAM[22][4]~q\ $end
$var wire 1 U2 \BLOCO_MEM|RAM1|memRAM[19][4]~q\ $end
$var wire 1 V2 \BLOCO_MEM|RAM1|memRAM[23][4]~q\ $end
$var wire 1 W2 \BLOCO_MEM|RAM1|Mux27~3_combout\ $end
$var wire 1 X2 \BLOCO_MEM|RAM1|Mux27~4_combout\ $end
$var wire 1 Y2 \BLOCO_MEM|RAM1|memRAM[32][4]~q\ $end
$var wire 1 Z2 \BLOCO_MEM|RAM1|memRAM[36][4]~q\ $end
$var wire 1 [2 \BLOCO_MEM|RAM1|memRAM[34][4]~q\ $end
$var wire 1 \2 \BLOCO_MEM|RAM1|memRAM[38][4]~q\ $end
$var wire 1 ]2 \BLOCO_MEM|RAM1|Mux27~5_combout\ $end
$var wire 1 ^2 \BLOCO_MEM|RAM1|memRAM[33][4]~q\ $end
$var wire 1 _2 \BLOCO_MEM|RAM1|memRAM[37][4]~q\ $end
$var wire 1 `2 \BLOCO_MEM|RAM1|memRAM[35][4]~q\ $end
$var wire 1 a2 \BLOCO_MEM|RAM1|memRAM[39][4]~q\ $end
$var wire 1 b2 \BLOCO_MEM|RAM1|Mux27~6_combout\ $end
$var wire 1 c2 \BLOCO_MEM|RAM1|memRAM[48][4]~q\ $end
$var wire 1 d2 \BLOCO_MEM|RAM1|memRAM[52][4]~q\ $end
$var wire 1 e2 \BLOCO_MEM|RAM1|memRAM[50][4]~q\ $end
$var wire 1 f2 \BLOCO_MEM|RAM1|memRAM[54][4]~q\ $end
$var wire 1 g2 \BLOCO_MEM|RAM1|Mux27~7_combout\ $end
$var wire 1 h2 \BLOCO_MEM|RAM1|memRAM[49][4]~q\ $end
$var wire 1 i2 \BLOCO_MEM|RAM1|memRAM[53][4]~q\ $end
$var wire 1 j2 \BLOCO_MEM|RAM1|memRAM[51][4]~q\ $end
$var wire 1 k2 \BLOCO_MEM|RAM1|memRAM[55][4]~q\ $end
$var wire 1 l2 \BLOCO_MEM|RAM1|Mux27~8_combout\ $end
$var wire 1 m2 \BLOCO_MEM|RAM1|Mux27~9_combout\ $end
$var wire 1 n2 \BLOCO_MEM|RAM1|memRAM[8][4]~q\ $end
$var wire 1 o2 \BLOCO_MEM|RAM1|memRAM[12][4]~q\ $end
$var wire 1 p2 \BLOCO_MEM|RAM1|memRAM[24][4]~q\ $end
$var wire 1 q2 \BLOCO_MEM|RAM1|memRAM[28][4]~q\ $end
$var wire 1 r2 \BLOCO_MEM|RAM1|Mux27~10_combout\ $end
$var wire 1 s2 \BLOCO_MEM|RAM1|memRAM[9][4]~q\ $end
$var wire 1 t2 \BLOCO_MEM|RAM1|memRAM[13][4]~q\ $end
$var wire 1 u2 \BLOCO_MEM|RAM1|memRAM[25][4]~q\ $end
$var wire 1 v2 \BLOCO_MEM|RAM1|memRAM[29][4]~q\ $end
$var wire 1 w2 \BLOCO_MEM|RAM1|Mux27~11_combout\ $end
$var wire 1 x2 \BLOCO_MEM|RAM1|memRAM[10][4]~q\ $end
$var wire 1 y2 \BLOCO_MEM|RAM1|memRAM[14][4]~q\ $end
$var wire 1 z2 \BLOCO_MEM|RAM1|memRAM[26][4]~q\ $end
$var wire 1 {2 \BLOCO_MEM|RAM1|memRAM[30][4]~q\ $end
$var wire 1 |2 \BLOCO_MEM|RAM1|Mux27~12_combout\ $end
$var wire 1 }2 \BLOCO_MEM|RAM1|memRAM[11][4]~q\ $end
$var wire 1 ~2 \BLOCO_MEM|RAM1|memRAM[15][4]~q\ $end
$var wire 1 !3 \BLOCO_MEM|RAM1|memRAM[27][4]~q\ $end
$var wire 1 "3 \BLOCO_MEM|RAM1|memRAM[31][4]~q\ $end
$var wire 1 #3 \BLOCO_MEM|RAM1|Mux27~13_combout\ $end
$var wire 1 $3 \BLOCO_MEM|RAM1|Mux27~14_combout\ $end
$var wire 1 %3 \BLOCO_MEM|RAM1|memRAM[40][4]~q\ $end
$var wire 1 &3 \BLOCO_MEM|RAM1|memRAM[44][4]~q\ $end
$var wire 1 '3 \BLOCO_MEM|RAM1|memRAM[41][4]~q\ $end
$var wire 1 (3 \BLOCO_MEM|RAM1|memRAM[45][4]~q\ $end
$var wire 1 )3 \BLOCO_MEM|RAM1|Mux27~15_combout\ $end
$var wire 1 *3 \BLOCO_MEM|RAM1|memRAM[56][4]~q\ $end
$var wire 1 +3 \BLOCO_MEM|RAM1|memRAM[60][4]~q\ $end
$var wire 1 ,3 \BLOCO_MEM|RAM1|memRAM[57][4]~q\ $end
$var wire 1 -3 \BLOCO_MEM|RAM1|memRAM[61][4]~q\ $end
$var wire 1 .3 \BLOCO_MEM|RAM1|Mux27~16_combout\ $end
$var wire 1 /3 \BLOCO_MEM|RAM1|memRAM[42][4]~q\ $end
$var wire 1 03 \BLOCO_MEM|RAM1|memRAM[46][4]~q\ $end
$var wire 1 13 \BLOCO_MEM|RAM1|memRAM[43][4]~q\ $end
$var wire 1 23 \BLOCO_MEM|RAM1|memRAM[47][4]~q\ $end
$var wire 1 33 \BLOCO_MEM|RAM1|Mux27~17_combout\ $end
$var wire 1 43 \BLOCO_MEM|RAM1|memRAM[58][4]~q\ $end
$var wire 1 53 \BLOCO_MEM|RAM1|memRAM[62][4]~q\ $end
$var wire 1 63 \BLOCO_MEM|RAM1|memRAM[59][4]~q\ $end
$var wire 1 73 \BLOCO_MEM|RAM1|memRAM[63][4]~q\ $end
$var wire 1 83 \BLOCO_MEM|RAM1|Mux27~18_combout\ $end
$var wire 1 93 \BLOCO_MEM|RAM1|Mux27~19_combout\ $end
$var wire 1 :3 \BLOCO_MEM|RAM1|Mux27~20_combout\ $end
$var wire 1 ;3 \BLOCO_MEM|RAM1|Dado_out[4]~44_combout\ $end
$var wire 1 <3 \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\ $end
$var wire 1 =3 \BLOCO_ID|BANCO_REG|registrador[12][4]~q\ $end
$var wire 1 >3 \BLOCO_ID|BANCO_REG|saidaA[4]~46_combout\ $end
$var wire 1 ?3 \BLOCO_ID|BANCO_REG|saidaA[4]~47_combout\ $end
$var wire 1 @3 \BLOCO_ID|BANCO_REG|saidaA[4]~48_combout\ $end
$var wire 1 A3 \BLOCO_ID|BANCO_REG|saidaA[4]~49_combout\ $end
$var wire 1 B3 \BLOCO_ID|BANCO_REG|registrador[16][4]~q\ $end
$var wire 1 C3 \BLOCO_ID|BANCO_REG|registrador[20][4]~q\ $end
$var wire 1 D3 \BLOCO_ID|BANCO_REG|registrador[24][4]~q\ $end
$var wire 1 E3 \BLOCO_ID|BANCO_REG|registrador[28][4]~q\ $end
$var wire 1 F3 \BLOCO_ID|BANCO_REG|saidaA[4]~50_combout\ $end
$var wire 1 G3 \BLOCO_ID|BANCO_REG|registrador[17][4]~q\ $end
$var wire 1 H3 \BLOCO_ID|BANCO_REG|registrador[21][4]~q\ $end
$var wire 1 I3 \BLOCO_ID|BANCO_REG|registrador[25][4]~q\ $end
$var wire 1 J3 \BLOCO_ID|BANCO_REG|registrador[29][4]~q\ $end
$var wire 1 K3 \BLOCO_ID|BANCO_REG|saidaA[4]~51_combout\ $end
$var wire 1 L3 \BLOCO_ID|BANCO_REG|registrador[18][4]~q\ $end
$var wire 1 M3 \BLOCO_ID|BANCO_REG|registrador[22][4]~q\ $end
$var wire 1 N3 \BLOCO_ID|BANCO_REG|registrador[26][4]~q\ $end
$var wire 1 O3 \BLOCO_ID|BANCO_REG|registrador[30][4]~q\ $end
$var wire 1 P3 \BLOCO_ID|BANCO_REG|saidaA[4]~52_combout\ $end
$var wire 1 Q3 \BLOCO_ID|BANCO_REG|registrador[19][4]~q\ $end
$var wire 1 R3 \BLOCO_ID|BANCO_REG|registrador[23][4]~q\ $end
$var wire 1 S3 \BLOCO_ID|BANCO_REG|registrador[27][4]~q\ $end
$var wire 1 T3 \BLOCO_ID|BANCO_REG|registrador[31][4]~q\ $end
$var wire 1 U3 \BLOCO_ID|BANCO_REG|saidaA[4]~53_combout\ $end
$var wire 1 V3 \BLOCO_ID|BANCO_REG|saidaA[4]~54_combout\ $end
$var wire 1 W3 \BLOCO_ID|BANCO_REG|saidaA[4]~55_combout\ $end
$var wire 1 X3 \BLOCO_ID|BANCO_REG|saidaA[4]~56_combout\ $end
$var wire 1 Y3 \BLOCO_EX|ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 Z3 \BLOCO_MEM|RAM1|Decoder0~6_combout\ $end
$var wire 1 [3 \BLOCO_MEM|RAM1|Decoder0~7_combout\ $end
$var wire 1 \3 \BLOCO_MEM|RAM1|memRAM[8][3]~q\ $end
$var wire 1 ]3 \BLOCO_MEM|RAM1|memRAM[2][3]~q\ $end
$var wire 1 ^3 \BLOCO_MEM|RAM1|memRAM[10][3]~q\ $end
$var wire 1 _3 \BLOCO_MEM|RAM1|Mux28~0_combout\ $end
$var wire 1 `3 \BLOCO_MEM|RAM1|memRAM[1][3]~q\ $end
$var wire 1 a3 \BLOCO_MEM|RAM1|memRAM[9][3]~q\ $end
$var wire 1 b3 \BLOCO_MEM|RAM1|memRAM[3][3]~q\ $end
$var wire 1 c3 \BLOCO_MEM|RAM1|memRAM[11][3]~q\ $end
$var wire 1 d3 \BLOCO_MEM|RAM1|Mux28~1_combout\ $end
$var wire 1 e3 \BLOCO_MEM|RAM1|memRAM[16][3]~q\ $end
$var wire 1 f3 \BLOCO_MEM|RAM1|memRAM[24][3]~q\ $end
$var wire 1 g3 \BLOCO_MEM|RAM1|memRAM[18][3]~q\ $end
$var wire 1 h3 \BLOCO_MEM|RAM1|memRAM[26][3]~q\ $end
$var wire 1 i3 \BLOCO_MEM|RAM1|Mux28~2_combout\ $end
$var wire 1 j3 \BLOCO_MEM|RAM1|memRAM[17][3]~q\ $end
$var wire 1 k3 \BLOCO_MEM|RAM1|memRAM[25][3]~q\ $end
$var wire 1 l3 \BLOCO_MEM|RAM1|memRAM[19][3]~q\ $end
$var wire 1 m3 \BLOCO_MEM|RAM1|memRAM[27][3]~q\ $end
$var wire 1 n3 \BLOCO_MEM|RAM1|Mux28~3_combout\ $end
$var wire 1 o3 \BLOCO_MEM|RAM1|Mux28~4_combout\ $end
$var wire 1 p3 \BLOCO_MEM|RAM1|memRAM[32][3]~q\ $end
$var wire 1 q3 \BLOCO_MEM|RAM1|memRAM[34][3]~q\ $end
$var wire 1 r3 \BLOCO_MEM|RAM1|memRAM[48][3]~q\ $end
$var wire 1 s3 \BLOCO_MEM|RAM1|memRAM[50][3]~q\ $end
$var wire 1 t3 \BLOCO_MEM|RAM1|Mux28~5_combout\ $end
$var wire 1 u3 \BLOCO_MEM|RAM1|memRAM[40][3]~q\ $end
$var wire 1 v3 \BLOCO_MEM|RAM1|memRAM[42][3]~q\ $end
$var wire 1 w3 \BLOCO_MEM|RAM1|memRAM[56][3]~q\ $end
$var wire 1 x3 \BLOCO_MEM|RAM1|memRAM[58][3]~q\ $end
$var wire 1 y3 \BLOCO_MEM|RAM1|Mux28~6_combout\ $end
$var wire 1 z3 \BLOCO_MEM|RAM1|memRAM[33][3]~q\ $end
$var wire 1 {3 \BLOCO_MEM|RAM1|memRAM[35][3]~q\ $end
$var wire 1 |3 \BLOCO_MEM|RAM1|memRAM[49][3]~q\ $end
$var wire 1 }3 \BLOCO_MEM|RAM1|memRAM[51][3]~q\ $end
$var wire 1 ~3 \BLOCO_MEM|RAM1|Mux28~7_combout\ $end
$var wire 1 !4 \BLOCO_MEM|RAM1|memRAM[41][3]~q\ $end
$var wire 1 "4 \BLOCO_MEM|RAM1|memRAM[43][3]~q\ $end
$var wire 1 #4 \BLOCO_MEM|RAM1|memRAM[57][3]~q\ $end
$var wire 1 $4 \BLOCO_MEM|RAM1|memRAM[59][3]~q\ $end
$var wire 1 %4 \BLOCO_MEM|RAM1|Mux28~8_combout\ $end
$var wire 1 &4 \BLOCO_MEM|RAM1|Mux28~9_combout\ $end
$var wire 1 '4 \BLOCO_MEM|RAM1|memRAM[4][3]~q\ $end
$var wire 1 (4 \BLOCO_MEM|RAM1|memRAM[5][3]~q\ $end
$var wire 1 )4 \BLOCO_MEM|RAM1|memRAM[6][3]~q\ $end
$var wire 1 *4 \BLOCO_MEM|RAM1|memRAM[7][3]~q\ $end
$var wire 1 +4 \BLOCO_MEM|RAM1|Mux28~10_combout\ $end
$var wire 1 ,4 \BLOCO_MEM|RAM1|memRAM[12][3]~q\ $end
$var wire 1 -4 \BLOCO_MEM|RAM1|memRAM[13][3]~q\ $end
$var wire 1 .4 \BLOCO_MEM|RAM1|memRAM[14][3]~q\ $end
$var wire 1 /4 \BLOCO_MEM|RAM1|memRAM[15][3]~q\ $end
$var wire 1 04 \BLOCO_MEM|RAM1|Mux28~11_combout\ $end
$var wire 1 14 \BLOCO_MEM|RAM1|memRAM[20][3]~q\ $end
$var wire 1 24 \BLOCO_MEM|RAM1|memRAM[21][3]~q\ $end
$var wire 1 34 \BLOCO_MEM|RAM1|memRAM[22][3]~q\ $end
$var wire 1 44 \BLOCO_MEM|RAM1|memRAM[23][3]~q\ $end
$var wire 1 54 \BLOCO_MEM|RAM1|Mux28~12_combout\ $end
$var wire 1 64 \BLOCO_MEM|RAM1|memRAM[28][3]~q\ $end
$var wire 1 74 \BLOCO_MEM|RAM1|memRAM[29][3]~q\ $end
$var wire 1 84 \BLOCO_MEM|RAM1|memRAM[30][3]~q\ $end
$var wire 1 94 \BLOCO_MEM|RAM1|memRAM[31][3]~q\ $end
$var wire 1 :4 \BLOCO_MEM|RAM1|Mux28~13_combout\ $end
$var wire 1 ;4 \BLOCO_MEM|RAM1|Mux28~14_combout\ $end
$var wire 1 <4 \BLOCO_MEM|RAM1|memRAM[36][3]~q\ $end
$var wire 1 =4 \BLOCO_MEM|RAM1|memRAM[44][3]~q\ $end
$var wire 1 >4 \BLOCO_MEM|RAM1|memRAM[38][3]~q\ $end
$var wire 1 ?4 \BLOCO_MEM|RAM1|memRAM[46][3]~q\ $end
$var wire 1 @4 \BLOCO_MEM|RAM1|Mux28~15_combout\ $end
$var wire 1 A4 \BLOCO_MEM|RAM1|memRAM[37][3]~q\ $end
$var wire 1 B4 \BLOCO_MEM|RAM1|memRAM[45][3]~q\ $end
$var wire 1 C4 \BLOCO_MEM|RAM1|memRAM[39][3]~q\ $end
$var wire 1 D4 \BLOCO_MEM|RAM1|memRAM[47][3]~q\ $end
$var wire 1 E4 \BLOCO_MEM|RAM1|Mux28~16_combout\ $end
$var wire 1 F4 \BLOCO_MEM|RAM1|memRAM[52][3]~q\ $end
$var wire 1 G4 \BLOCO_MEM|RAM1|memRAM[60][3]~q\ $end
$var wire 1 H4 \BLOCO_MEM|RAM1|memRAM[54][3]~q\ $end
$var wire 1 I4 \BLOCO_MEM|RAM1|memRAM[62][3]~q\ $end
$var wire 1 J4 \BLOCO_MEM|RAM1|Mux28~17_combout\ $end
$var wire 1 K4 \BLOCO_MEM|RAM1|memRAM[53][3]~q\ $end
$var wire 1 L4 \BLOCO_MEM|RAM1|memRAM[61][3]~q\ $end
$var wire 1 M4 \BLOCO_MEM|RAM1|memRAM[55][3]~q\ $end
$var wire 1 N4 \BLOCO_MEM|RAM1|memRAM[63][3]~q\ $end
$var wire 1 O4 \BLOCO_MEM|RAM1|Mux28~18_combout\ $end
$var wire 1 P4 \BLOCO_MEM|RAM1|Mux28~19_combout\ $end
$var wire 1 Q4 \BLOCO_MEM|RAM1|Mux28~20_combout\ $end
$var wire 1 R4 \BLOCO_MEM|RAM1|Dado_out[3]~41_combout\ $end
$var wire 1 S4 \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\ $end
$var wire 1 T4 \BLOCO_ID|BANCO_REG|registrador[12][3]~8_combout\ $end
$var wire 1 U4 \BLOCO_ID|BANCO_REG|registrador[12][3]~q\ $end
$var wire 1 V4 \BLOCO_ID|BANCO_REG|saidaA[3]~35_combout\ $end
$var wire 1 W4 \BLOCO_ID|BANCO_REG|saidaA[3]~36_combout\ $end
$var wire 1 X4 \BLOCO_ID|BANCO_REG|saidaA[3]~37_combout\ $end
$var wire 1 Y4 \BLOCO_ID|BANCO_REG|saidaA[3]~38_combout\ $end
$var wire 1 Z4 \BLOCO_ID|BANCO_REG|registrador[16][3]~q\ $end
$var wire 1 [4 \BLOCO_ID|BANCO_REG|registrador[20][3]~q\ $end
$var wire 1 \4 \BLOCO_ID|BANCO_REG|registrador[24][3]~q\ $end
$var wire 1 ]4 \BLOCO_ID|BANCO_REG|registrador[28][3]~q\ $end
$var wire 1 ^4 \BLOCO_ID|BANCO_REG|saidaA[3]~39_combout\ $end
$var wire 1 _4 \BLOCO_ID|BANCO_REG|registrador[17][3]~q\ $end
$var wire 1 `4 \BLOCO_ID|BANCO_REG|registrador[21][3]~q\ $end
$var wire 1 a4 \BLOCO_ID|BANCO_REG|registrador[25][3]~q\ $end
$var wire 1 b4 \BLOCO_ID|BANCO_REG|registrador[29][3]~q\ $end
$var wire 1 c4 \BLOCO_ID|BANCO_REG|saidaA[3]~40_combout\ $end
$var wire 1 d4 \BLOCO_ID|BANCO_REG|registrador[18][3]~q\ $end
$var wire 1 e4 \BLOCO_ID|BANCO_REG|registrador[22][3]~q\ $end
$var wire 1 f4 \BLOCO_ID|BANCO_REG|registrador[26][3]~q\ $end
$var wire 1 g4 \BLOCO_ID|BANCO_REG|registrador[30][3]~q\ $end
$var wire 1 h4 \BLOCO_ID|BANCO_REG|saidaA[3]~41_combout\ $end
$var wire 1 i4 \BLOCO_ID|BANCO_REG|registrador[19][3]~q\ $end
$var wire 1 j4 \BLOCO_ID|BANCO_REG|registrador[23][3]~q\ $end
$var wire 1 k4 \BLOCO_ID|BANCO_REG|registrador[27][3]~q\ $end
$var wire 1 l4 \BLOCO_ID|BANCO_REG|registrador[31][3]~q\ $end
$var wire 1 m4 \BLOCO_ID|BANCO_REG|saidaA[3]~42_combout\ $end
$var wire 1 n4 \BLOCO_ID|BANCO_REG|saidaA[3]~43_combout\ $end
$var wire 1 o4 \BLOCO_ID|BANCO_REG|saidaA[3]~44_combout\ $end
$var wire 1 p4 \BLOCO_ID|BANCO_REG|saidaA[3]~45_combout\ $end
$var wire 1 q4 \BLOCO_EX|ULA1|ULA4|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 r4 \BLOCO_EX|ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 s4 \BLOCO_MEM|RAM1|Decoder0~24_combout\ $end
$var wire 1 t4 \BLOCO_MEM|RAM1|Decoder0~25_combout\ $end
$var wire 1 u4 \BLOCO_MEM|RAM1|memRAM[1][2]~q\ $end
$var wire 1 v4 \BLOCO_MEM|RAM1|memRAM[16][2]~q\ $end
$var wire 1 w4 \BLOCO_MEM|RAM1|memRAM[17][2]~q\ $end
$var wire 1 x4 \BLOCO_MEM|RAM1|Mux29~0_combout\ $end
$var wire 1 y4 \BLOCO_MEM|RAM1|memRAM[8][2]~q\ $end
$var wire 1 z4 \BLOCO_MEM|RAM1|memRAM[9][2]~q\ $end
$var wire 1 {4 \BLOCO_MEM|RAM1|memRAM[24][2]~q\ $end
$var wire 1 |4 \BLOCO_MEM|RAM1|memRAM[25][2]~q\ $end
$var wire 1 }4 \BLOCO_MEM|RAM1|Mux29~1_combout\ $end
$var wire 1 ~4 \BLOCO_MEM|RAM1|memRAM[4][2]~q\ $end
$var wire 1 !5 \BLOCO_MEM|RAM1|memRAM[5][2]~q\ $end
$var wire 1 "5 \BLOCO_MEM|RAM1|memRAM[20][2]~q\ $end
$var wire 1 #5 \BLOCO_MEM|RAM1|memRAM[21][2]~q\ $end
$var wire 1 $5 \BLOCO_MEM|RAM1|Mux29~2_combout\ $end
$var wire 1 %5 \BLOCO_MEM|RAM1|memRAM[12][2]~q\ $end
$var wire 1 &5 \BLOCO_MEM|RAM1|memRAM[13][2]~q\ $end
$var wire 1 '5 \BLOCO_MEM|RAM1|memRAM[28][2]~q\ $end
$var wire 1 (5 \BLOCO_MEM|RAM1|memRAM[29][2]~q\ $end
$var wire 1 )5 \BLOCO_MEM|RAM1|Mux29~3_combout\ $end
$var wire 1 *5 \BLOCO_MEM|RAM1|Mux29~4_combout\ $end
$var wire 1 +5 \BLOCO_MEM|RAM1|memRAM[32][2]~q\ $end
$var wire 1 ,5 \BLOCO_MEM|RAM1|memRAM[40][2]~q\ $end
$var wire 1 -5 \BLOCO_MEM|RAM1|memRAM[33][2]~q\ $end
$var wire 1 .5 \BLOCO_MEM|RAM1|memRAM[41][2]~q\ $end
$var wire 1 /5 \BLOCO_MEM|RAM1|Mux29~5_combout\ $end
$var wire 1 05 \BLOCO_MEM|RAM1|memRAM[36][2]~q\ $end
$var wire 1 15 \BLOCO_MEM|RAM1|memRAM[44][2]~q\ $end
$var wire 1 25 \BLOCO_MEM|RAM1|memRAM[37][2]~q\ $end
$var wire 1 35 \BLOCO_MEM|RAM1|memRAM[45][2]~q\ $end
$var wire 1 45 \BLOCO_MEM|RAM1|Mux29~6_combout\ $end
$var wire 1 55 \BLOCO_MEM|RAM1|memRAM[48][2]~q\ $end
$var wire 1 65 \BLOCO_MEM|RAM1|memRAM[56][2]~q\ $end
$var wire 1 75 \BLOCO_MEM|RAM1|memRAM[49][2]~q\ $end
$var wire 1 85 \BLOCO_MEM|RAM1|memRAM[57][2]~q\ $end
$var wire 1 95 \BLOCO_MEM|RAM1|Mux29~7_combout\ $end
$var wire 1 :5 \BLOCO_MEM|RAM1|memRAM[52][2]~q\ $end
$var wire 1 ;5 \BLOCO_MEM|RAM1|memRAM[60][2]~q\ $end
$var wire 1 <5 \BLOCO_MEM|RAM1|memRAM[53][2]~q\ $end
$var wire 1 =5 \BLOCO_MEM|RAM1|memRAM[61][2]~q\ $end
$var wire 1 >5 \BLOCO_MEM|RAM1|Mux29~8_combout\ $end
$var wire 1 ?5 \BLOCO_MEM|RAM1|Mux29~9_combout\ $end
$var wire 1 @5 \BLOCO_MEM|RAM1|memRAM[2][2]~q\ $end
$var wire 1 A5 \BLOCO_MEM|RAM1|memRAM[6][2]~q\ $end
$var wire 1 B5 \BLOCO_MEM|RAM1|memRAM[3][2]~q\ $end
$var wire 1 C5 \BLOCO_MEM|RAM1|memRAM[7][2]~q\ $end
$var wire 1 D5 \BLOCO_MEM|RAM1|Mux29~10_combout\ $end
$var wire 1 E5 \BLOCO_MEM|RAM1|memRAM[10][2]~q\ $end
$var wire 1 F5 \BLOCO_MEM|RAM1|memRAM[14][2]~q\ $end
$var wire 1 G5 \BLOCO_MEM|RAM1|memRAM[11][2]~q\ $end
$var wire 1 H5 \BLOCO_MEM|RAM1|memRAM[15][2]~q\ $end
$var wire 1 I5 \BLOCO_MEM|RAM1|Mux29~11_combout\ $end
$var wire 1 J5 \BLOCO_MEM|RAM1|memRAM[18][2]~q\ $end
$var wire 1 K5 \BLOCO_MEM|RAM1|memRAM[22][2]~q\ $end
$var wire 1 L5 \BLOCO_MEM|RAM1|memRAM[19][2]~q\ $end
$var wire 1 M5 \BLOCO_MEM|RAM1|memRAM[23][2]~q\ $end
$var wire 1 N5 \BLOCO_MEM|RAM1|Mux29~12_combout\ $end
$var wire 1 O5 \BLOCO_MEM|RAM1|memRAM[26][2]~q\ $end
$var wire 1 P5 \BLOCO_MEM|RAM1|memRAM[30][2]~q\ $end
$var wire 1 Q5 \BLOCO_MEM|RAM1|memRAM[27][2]~q\ $end
$var wire 1 R5 \BLOCO_MEM|RAM1|memRAM[31][2]~q\ $end
$var wire 1 S5 \BLOCO_MEM|RAM1|Mux29~13_combout\ $end
$var wire 1 T5 \BLOCO_MEM|RAM1|Mux29~14_combout\ $end
$var wire 1 U5 \BLOCO_MEM|RAM1|memRAM[34][2]~q\ $end
$var wire 1 V5 \BLOCO_MEM|RAM1|memRAM[35][2]~q\ $end
$var wire 1 W5 \BLOCO_MEM|RAM1|memRAM[50][2]~q\ $end
$var wire 1 X5 \BLOCO_MEM|RAM1|memRAM[51][2]~q\ $end
$var wire 1 Y5 \BLOCO_MEM|RAM1|Mux29~15_combout\ $end
$var wire 1 Z5 \BLOCO_MEM|RAM1|memRAM[42][2]~q\ $end
$var wire 1 [5 \BLOCO_MEM|RAM1|memRAM[43][2]~q\ $end
$var wire 1 \5 \BLOCO_MEM|RAM1|memRAM[58][2]~q\ $end
$var wire 1 ]5 \BLOCO_MEM|RAM1|memRAM[59][2]~q\ $end
$var wire 1 ^5 \BLOCO_MEM|RAM1|Mux29~16_combout\ $end
$var wire 1 _5 \BLOCO_MEM|RAM1|memRAM[38][2]~q\ $end
$var wire 1 `5 \BLOCO_MEM|RAM1|memRAM[39][2]~q\ $end
$var wire 1 a5 \BLOCO_MEM|RAM1|memRAM[54][2]~q\ $end
$var wire 1 b5 \BLOCO_MEM|RAM1|memRAM[55][2]~q\ $end
$var wire 1 c5 \BLOCO_MEM|RAM1|Mux29~17_combout\ $end
$var wire 1 d5 \BLOCO_MEM|RAM1|memRAM[46][2]~q\ $end
$var wire 1 e5 \BLOCO_MEM|RAM1|memRAM[47][2]~q\ $end
$var wire 1 f5 \BLOCO_MEM|RAM1|memRAM[62][2]~q\ $end
$var wire 1 g5 \BLOCO_MEM|RAM1|memRAM[63][2]~q\ $end
$var wire 1 h5 \BLOCO_MEM|RAM1|Mux29~18_combout\ $end
$var wire 1 i5 \BLOCO_MEM|RAM1|Mux29~19_combout\ $end
$var wire 1 j5 \BLOCO_MEM|RAM1|Mux29~20_combout\ $end
$var wire 1 k5 \BLOCO_MEM|RAM1|Dado_out[2]~43_combout\ $end
$var wire 1 l5 \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\ $end
$var wire 1 m5 \BLOCO_ID|BANCO_REG|registrador[12][2]~5_combout\ $end
$var wire 1 n5 \BLOCO_ID|BANCO_REG|registrador[12][2]~q\ $end
$var wire 1 o5 \BLOCO_ID|BANCO_REG|saidaA[2]~24_combout\ $end
$var wire 1 p5 \BLOCO_ID|BANCO_REG|saidaA[2]~25_combout\ $end
$var wire 1 q5 \BLOCO_ID|BANCO_REG|saidaA[2]~26_combout\ $end
$var wire 1 r5 \BLOCO_ID|BANCO_REG|saidaA[2]~27_combout\ $end
$var wire 1 s5 \BLOCO_ID|BANCO_REG|registrador[16][2]~q\ $end
$var wire 1 t5 \BLOCO_ID|BANCO_REG|registrador[20][2]~q\ $end
$var wire 1 u5 \BLOCO_ID|BANCO_REG|registrador[24][2]~q\ $end
$var wire 1 v5 \BLOCO_ID|BANCO_REG|registrador[28][2]~q\ $end
$var wire 1 w5 \BLOCO_ID|BANCO_REG|saidaA[2]~28_combout\ $end
$var wire 1 x5 \BLOCO_ID|BANCO_REG|registrador[17][2]~q\ $end
$var wire 1 y5 \BLOCO_ID|BANCO_REG|registrador[21][2]~q\ $end
$var wire 1 z5 \BLOCO_ID|BANCO_REG|registrador[25][2]~q\ $end
$var wire 1 {5 \BLOCO_ID|BANCO_REG|registrador[29][2]~q\ $end
$var wire 1 |5 \BLOCO_ID|BANCO_REG|saidaA[2]~29_combout\ $end
$var wire 1 }5 \BLOCO_ID|BANCO_REG|registrador[18][2]~q\ $end
$var wire 1 ~5 \BLOCO_ID|BANCO_REG|registrador[22][2]~q\ $end
$var wire 1 !6 \BLOCO_ID|BANCO_REG|registrador[26][2]~q\ $end
$var wire 1 "6 \BLOCO_ID|BANCO_REG|registrador[30][2]~q\ $end
$var wire 1 #6 \BLOCO_ID|BANCO_REG|saidaA[2]~30_combout\ $end
$var wire 1 $6 \BLOCO_ID|BANCO_REG|registrador[19][2]~q\ $end
$var wire 1 %6 \BLOCO_ID|BANCO_REG|registrador[23][2]~q\ $end
$var wire 1 &6 \BLOCO_ID|BANCO_REG|registrador[27][2]~q\ $end
$var wire 1 '6 \BLOCO_ID|BANCO_REG|registrador[31][2]~q\ $end
$var wire 1 (6 \BLOCO_ID|BANCO_REG|saidaA[2]~31_combout\ $end
$var wire 1 )6 \BLOCO_ID|BANCO_REG|saidaA[2]~32_combout\ $end
$var wire 1 *6 \BLOCO_ID|BANCO_REG|saidaA[2]~33_combout\ $end
$var wire 1 +6 \BLOCO_ID|BANCO_REG|saidaA[2]~34_combout\ $end
$var wire 1 ,6 \BLOCO_EX|ULA1|ULA3|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 -6 \BLOCO_MEM|RAM1|Decoder0~3_combout\ $end
$var wire 1 .6 \BLOCO_MEM|RAM1|Decoder0~4_combout\ $end
$var wire 1 /6 \BLOCO_MEM|RAM1|memRAM[16][1]~q\ $end
$var wire 1 06 \BLOCO_MEM|RAM1|memRAM[2][1]~q\ $end
$var wire 1 16 \BLOCO_MEM|RAM1|memRAM[18][1]~q\ $end
$var wire 1 26 \BLOCO_MEM|RAM1|Mux30~0_combout\ $end
$var wire 1 36 \BLOCO_MEM|RAM1|memRAM[8][1]~q\ $end
$var wire 1 46 \BLOCO_MEM|RAM1|memRAM[24][1]~q\ $end
$var wire 1 56 \BLOCO_MEM|RAM1|memRAM[10][1]~q\ $end
$var wire 1 66 \BLOCO_MEM|RAM1|memRAM[26][1]~q\ $end
$var wire 1 76 \BLOCO_MEM|RAM1|Mux30~1_combout\ $end
$var wire 1 86 \BLOCO_MEM|RAM1|memRAM[4][1]~q\ $end
$var wire 1 96 \BLOCO_MEM|RAM1|memRAM[20][1]~q\ $end
$var wire 1 :6 \BLOCO_MEM|RAM1|memRAM[6][1]~q\ $end
$var wire 1 ;6 \BLOCO_MEM|RAM1|memRAM[22][1]~q\ $end
$var wire 1 <6 \BLOCO_MEM|RAM1|Mux30~2_combout\ $end
$var wire 1 =6 \BLOCO_MEM|RAM1|memRAM[12][1]~q\ $end
$var wire 1 >6 \BLOCO_MEM|RAM1|memRAM[28][1]~q\ $end
$var wire 1 ?6 \BLOCO_MEM|RAM1|memRAM[14][1]~q\ $end
$var wire 1 @6 \BLOCO_MEM|RAM1|memRAM[30][1]~q\ $end
$var wire 1 A6 \BLOCO_MEM|RAM1|Mux30~3_combout\ $end
$var wire 1 B6 \BLOCO_MEM|RAM1|Mux30~4_combout\ $end
$var wire 1 C6 \BLOCO_MEM|RAM1|memRAM[32][1]~q\ $end
$var wire 1 D6 \BLOCO_MEM|RAM1|memRAM[40][1]~q\ $end
$var wire 1 E6 \BLOCO_MEM|RAM1|memRAM[48][1]~q\ $end
$var wire 1 F6 \BLOCO_MEM|RAM1|memRAM[56][1]~q\ $end
$var wire 1 G6 \BLOCO_MEM|RAM1|Mux30~5_combout\ $end
$var wire 1 H6 \BLOCO_MEM|RAM1|memRAM[36][1]~q\ $end
$var wire 1 I6 \BLOCO_MEM|RAM1|memRAM[44][1]~q\ $end
$var wire 1 J6 \BLOCO_MEM|RAM1|memRAM[52][1]~q\ $end
$var wire 1 K6 \BLOCO_MEM|RAM1|memRAM[60][1]~q\ $end
$var wire 1 L6 \BLOCO_MEM|RAM1|Mux30~6_combout\ $end
$var wire 1 M6 \BLOCO_MEM|RAM1|memRAM[34][1]~q\ $end
$var wire 1 N6 \BLOCO_MEM|RAM1|memRAM[42][1]~q\ $end
$var wire 1 O6 \BLOCO_MEM|RAM1|memRAM[50][1]~q\ $end
$var wire 1 P6 \BLOCO_MEM|RAM1|memRAM[58][1]~q\ $end
$var wire 1 Q6 \BLOCO_MEM|RAM1|Mux30~7_combout\ $end
$var wire 1 R6 \BLOCO_MEM|RAM1|memRAM[38][1]~q\ $end
$var wire 1 S6 \BLOCO_MEM|RAM1|memRAM[46][1]~q\ $end
$var wire 1 T6 \BLOCO_MEM|RAM1|memRAM[54][1]~q\ $end
$var wire 1 U6 \BLOCO_MEM|RAM1|memRAM[62][1]~q\ $end
$var wire 1 V6 \BLOCO_MEM|RAM1|Mux30~8_combout\ $end
$var wire 1 W6 \BLOCO_MEM|RAM1|Mux30~9_combout\ $end
$var wire 1 X6 \BLOCO_MEM|RAM1|memRAM[1][1]~q\ $end
$var wire 1 Y6 \BLOCO_MEM|RAM1|memRAM[5][1]~q\ $end
$var wire 1 Z6 \BLOCO_MEM|RAM1|memRAM[17][1]~q\ $end
$var wire 1 [6 \BLOCO_MEM|RAM1|memRAM[21][1]~q\ $end
$var wire 1 \6 \BLOCO_MEM|RAM1|Mux30~10_combout\ $end
$var wire 1 ]6 \BLOCO_MEM|RAM1|memRAM[9][1]~q\ $end
$var wire 1 ^6 \BLOCO_MEM|RAM1|memRAM[13][1]~q\ $end
$var wire 1 _6 \BLOCO_MEM|RAM1|memRAM[25][1]~q\ $end
$var wire 1 `6 \BLOCO_MEM|RAM1|memRAM[29][1]~q\ $end
$var wire 1 a6 \BLOCO_MEM|RAM1|Mux30~11_combout\ $end
$var wire 1 b6 \BLOCO_MEM|RAM1|memRAM[3][1]~q\ $end
$var wire 1 c6 \BLOCO_MEM|RAM1|memRAM[7][1]~q\ $end
$var wire 1 d6 \BLOCO_MEM|RAM1|memRAM[19][1]~q\ $end
$var wire 1 e6 \BLOCO_MEM|RAM1|memRAM[23][1]~q\ $end
$var wire 1 f6 \BLOCO_MEM|RAM1|Mux30~12_combout\ $end
$var wire 1 g6 \BLOCO_MEM|RAM1|memRAM[11][1]~q\ $end
$var wire 1 h6 \BLOCO_MEM|RAM1|memRAM[15][1]~q\ $end
$var wire 1 i6 \BLOCO_MEM|RAM1|memRAM[27][1]~q\ $end
$var wire 1 j6 \BLOCO_MEM|RAM1|memRAM[31][1]~q\ $end
$var wire 1 k6 \BLOCO_MEM|RAM1|Mux30~13_combout\ $end
$var wire 1 l6 \BLOCO_MEM|RAM1|Mux30~14_combout\ $end
$var wire 1 m6 \BLOCO_MEM|RAM1|memRAM[33][1]~q\ $end
$var wire 1 n6 \BLOCO_MEM|RAM1|memRAM[49][1]~q\ $end
$var wire 1 o6 \BLOCO_MEM|RAM1|memRAM[35][1]~q\ $end
$var wire 1 p6 \BLOCO_MEM|RAM1|memRAM[51][1]~q\ $end
$var wire 1 q6 \BLOCO_MEM|RAM1|Mux30~15_combout\ $end
$var wire 1 r6 \BLOCO_MEM|RAM1|memRAM[41][1]~q\ $end
$var wire 1 s6 \BLOCO_MEM|RAM1|memRAM[57][1]~q\ $end
$var wire 1 t6 \BLOCO_MEM|RAM1|memRAM[43][1]~q\ $end
$var wire 1 u6 \BLOCO_MEM|RAM1|memRAM[59][1]~q\ $end
$var wire 1 v6 \BLOCO_MEM|RAM1|Mux30~16_combout\ $end
$var wire 1 w6 \BLOCO_MEM|RAM1|memRAM[37][1]~q\ $end
$var wire 1 x6 \BLOCO_MEM|RAM1|memRAM[53][1]~q\ $end
$var wire 1 y6 \BLOCO_MEM|RAM1|memRAM[39][1]~q\ $end
$var wire 1 z6 \BLOCO_MEM|RAM1|memRAM[55][1]~q\ $end
$var wire 1 {6 \BLOCO_MEM|RAM1|Mux30~17_combout\ $end
$var wire 1 |6 \BLOCO_MEM|RAM1|memRAM[45][1]~q\ $end
$var wire 1 }6 \BLOCO_MEM|RAM1|memRAM[61][1]~q\ $end
$var wire 1 ~6 \BLOCO_MEM|RAM1|memRAM[47][1]~q\ $end
$var wire 1 !7 \BLOCO_MEM|RAM1|memRAM[63][1]~q\ $end
$var wire 1 "7 \BLOCO_MEM|RAM1|Mux30~18_combout\ $end
$var wire 1 #7 \BLOCO_MEM|RAM1|Mux30~19_combout\ $end
$var wire 1 $7 \BLOCO_MEM|RAM1|Mux30~20_combout\ $end
$var wire 1 %7 \BLOCO_MEM|RAM1|Dado_out[1]~42_combout\ $end
$var wire 1 &7 \BLOCO_EX|ULA1|ULA2|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 '7 \BLOCO_ID|decoderInstru1|OUTPUT[13]~11_combout\ $end
$var wire 1 (7 \BLOCO_ID|decoderInstru1|OUTPUT[13]~12_combout\ $end
$var wire 1 )7 \BLOCO_ID|decoderInstru1|OUTPUT[13]~13_combout\ $end
$var wire 1 *7 \BLOCO_ID|decoderInstru1|OUTPUT~7_combout\ $end
$var wire 1 +7 \MUX_JR|saida_MUX[1]~10_combout\ $end
$var wire 1 ,7 \BLOCO_ID|decoderOPCODE|Equal7~0_combout\ $end
$var wire 1 -7 \BLOCO_EX|ULA1|ULA8|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 .7 \BLOCO_ID|BANCO_REG|registrador[0][8]~q\ $end
$var wire 1 /7 \BLOCO_ID|BANCO_REG|registrador[1][8]~q\ $end
$var wire 1 07 \BLOCO_ID|BANCO_REG|registrador[2][8]~q\ $end
$var wire 1 17 \BLOCO_ID|BANCO_REG|registrador[3][8]~q\ $end
$var wire 1 27 \BLOCO_ID|BANCO_REG|saidaB[8]~40_combout\ $end
$var wire 1 37 \BLOCO_ID|BANCO_REG|registrador[4][8]~q\ $end
$var wire 1 47 \BLOCO_ID|BANCO_REG|registrador[5][8]~q\ $end
$var wire 1 57 \BLOCO_ID|BANCO_REG|registrador[6][8]~q\ $end
$var wire 1 67 \BLOCO_ID|BANCO_REG|registrador[7][8]~q\ $end
$var wire 1 77 \BLOCO_ID|BANCO_REG|saidaB[8]~41_combout\ $end
$var wire 1 87 \BLOCO_ID|BANCO_REG|registrador[8][8]~q\ $end
$var wire 1 97 \BLOCO_ID|BANCO_REG|registrador[9][8]~q\ $end
$var wire 1 :7 \BLOCO_ID|BANCO_REG|registrador[10][8]~q\ $end
$var wire 1 ;7 \BLOCO_ID|BANCO_REG|registrador[11][8]~q\ $end
$var wire 1 <7 \BLOCO_ID|BANCO_REG|saidaB[8]~42_combout\ $end
$var wire 1 =7 \BLOCO_ID|BANCO_REG|registrador[13][8]~q\ $end
$var wire 1 >7 \BLOCO_ID|BANCO_REG|registrador[14][8]~q\ $end
$var wire 1 ?7 \BLOCO_ID|BANCO_REG|registrador[15][8]~q\ $end
$var wire 1 @7 \BLOCO_ID|BANCO_REG|saidaB[8]~43_combout\ $end
$var wire 1 A7 \BLOCO_ID|BANCO_REG|saidaB[8]~44_combout\ $end
$var wire 1 B7 \BLOCO_MEM|RAM1|memRAM[0][8]~q\ $end
$var wire 1 C7 \BLOCO_MEM|RAM1|memRAM[8][8]~q\ $end
$var wire 1 D7 \BLOCO_MEM|RAM1|memRAM[2][8]~q\ $end
$var wire 1 E7 \BLOCO_MEM|RAM1|memRAM[10][8]~q\ $end
$var wire 1 F7 \BLOCO_MEM|RAM1|Mux23~0_combout\ $end
$var wire 1 G7 \BLOCO_MEM|RAM1|memRAM[1][8]~q\ $end
$var wire 1 H7 \BLOCO_MEM|RAM1|memRAM[9][8]~q\ $end
$var wire 1 I7 \BLOCO_MEM|RAM1|memRAM[3][8]~q\ $end
$var wire 1 J7 \BLOCO_MEM|RAM1|memRAM[11][8]~q\ $end
$var wire 1 K7 \BLOCO_MEM|RAM1|Mux23~1_combout\ $end
$var wire 1 L7 \BLOCO_MEM|RAM1|memRAM[16][8]~q\ $end
$var wire 1 M7 \BLOCO_MEM|RAM1|memRAM[24][8]~q\ $end
$var wire 1 N7 \BLOCO_MEM|RAM1|memRAM[18][8]~q\ $end
$var wire 1 O7 \BLOCO_MEM|RAM1|memRAM[26][8]~q\ $end
$var wire 1 P7 \BLOCO_MEM|RAM1|Mux23~2_combout\ $end
$var wire 1 Q7 \BLOCO_MEM|RAM1|memRAM[17][8]~q\ $end
$var wire 1 R7 \BLOCO_MEM|RAM1|memRAM[25][8]~q\ $end
$var wire 1 S7 \BLOCO_MEM|RAM1|memRAM[19][8]~q\ $end
$var wire 1 T7 \BLOCO_MEM|RAM1|memRAM[27][8]~q\ $end
$var wire 1 U7 \BLOCO_MEM|RAM1|Mux23~3_combout\ $end
$var wire 1 V7 \BLOCO_MEM|RAM1|Mux23~4_combout\ $end
$var wire 1 W7 \BLOCO_MEM|RAM1|memRAM[32][8]~q\ $end
$var wire 1 X7 \BLOCO_MEM|RAM1|memRAM[34][8]~q\ $end
$var wire 1 Y7 \BLOCO_MEM|RAM1|memRAM[48][8]~q\ $end
$var wire 1 Z7 \BLOCO_MEM|RAM1|memRAM[50][8]~q\ $end
$var wire 1 [7 \BLOCO_MEM|RAM1|Mux23~5_combout\ $end
$var wire 1 \7 \BLOCO_MEM|RAM1|memRAM[40][8]~q\ $end
$var wire 1 ]7 \BLOCO_MEM|RAM1|memRAM[42][8]~q\ $end
$var wire 1 ^7 \BLOCO_MEM|RAM1|memRAM[56][8]~q\ $end
$var wire 1 _7 \BLOCO_MEM|RAM1|memRAM[58][8]~q\ $end
$var wire 1 `7 \BLOCO_MEM|RAM1|Mux23~6_combout\ $end
$var wire 1 a7 \BLOCO_MEM|RAM1|memRAM[33][8]~q\ $end
$var wire 1 b7 \BLOCO_MEM|RAM1|memRAM[35][8]~q\ $end
$var wire 1 c7 \BLOCO_MEM|RAM1|memRAM[49][8]~q\ $end
$var wire 1 d7 \BLOCO_MEM|RAM1|memRAM[51][8]~q\ $end
$var wire 1 e7 \BLOCO_MEM|RAM1|Mux23~7_combout\ $end
$var wire 1 f7 \BLOCO_MEM|RAM1|memRAM[41][8]~q\ $end
$var wire 1 g7 \BLOCO_MEM|RAM1|memRAM[43][8]~q\ $end
$var wire 1 h7 \BLOCO_MEM|RAM1|memRAM[57][8]~q\ $end
$var wire 1 i7 \BLOCO_MEM|RAM1|memRAM[59][8]~q\ $end
$var wire 1 j7 \BLOCO_MEM|RAM1|Mux23~8_combout\ $end
$var wire 1 k7 \BLOCO_MEM|RAM1|Mux23~9_combout\ $end
$var wire 1 l7 \BLOCO_MEM|RAM1|memRAM[4][8]~q\ $end
$var wire 1 m7 \BLOCO_MEM|RAM1|memRAM[5][8]~q\ $end
$var wire 1 n7 \BLOCO_MEM|RAM1|memRAM[6][8]~q\ $end
$var wire 1 o7 \BLOCO_MEM|RAM1|memRAM[7][8]~q\ $end
$var wire 1 p7 \BLOCO_MEM|RAM1|Mux23~10_combout\ $end
$var wire 1 q7 \BLOCO_MEM|RAM1|memRAM[12][8]~q\ $end
$var wire 1 r7 \BLOCO_MEM|RAM1|memRAM[13][8]~q\ $end
$var wire 1 s7 \BLOCO_MEM|RAM1|memRAM[14][8]~q\ $end
$var wire 1 t7 \BLOCO_MEM|RAM1|memRAM[15][8]~q\ $end
$var wire 1 u7 \BLOCO_MEM|RAM1|Mux23~11_combout\ $end
$var wire 1 v7 \BLOCO_MEM|RAM1|memRAM[20][8]~q\ $end
$var wire 1 w7 \BLOCO_MEM|RAM1|memRAM[21][8]~q\ $end
$var wire 1 x7 \BLOCO_MEM|RAM1|memRAM[22][8]~q\ $end
$var wire 1 y7 \BLOCO_MEM|RAM1|memRAM[23][8]~q\ $end
$var wire 1 z7 \BLOCO_MEM|RAM1|Mux23~12_combout\ $end
$var wire 1 {7 \BLOCO_MEM|RAM1|memRAM[28][8]~q\ $end
$var wire 1 |7 \BLOCO_MEM|RAM1|memRAM[29][8]~q\ $end
$var wire 1 }7 \BLOCO_MEM|RAM1|memRAM[30][8]~q\ $end
$var wire 1 ~7 \BLOCO_MEM|RAM1|memRAM[31][8]~q\ $end
$var wire 1 !8 \BLOCO_MEM|RAM1|Mux23~13_combout\ $end
$var wire 1 "8 \BLOCO_MEM|RAM1|Mux23~14_combout\ $end
$var wire 1 #8 \BLOCO_MEM|RAM1|memRAM[36][8]~q\ $end
$var wire 1 $8 \BLOCO_MEM|RAM1|memRAM[44][8]~q\ $end
$var wire 1 %8 \BLOCO_MEM|RAM1|memRAM[38][8]~q\ $end
$var wire 1 &8 \BLOCO_MEM|RAM1|memRAM[46][8]~q\ $end
$var wire 1 '8 \BLOCO_MEM|RAM1|Mux23~15_combout\ $end
$var wire 1 (8 \BLOCO_MEM|RAM1|memRAM[37][8]~q\ $end
$var wire 1 )8 \BLOCO_MEM|RAM1|memRAM[45][8]~q\ $end
$var wire 1 *8 \BLOCO_MEM|RAM1|memRAM[39][8]~q\ $end
$var wire 1 +8 \BLOCO_MEM|RAM1|memRAM[47][8]~q\ $end
$var wire 1 ,8 \BLOCO_MEM|RAM1|Mux23~16_combout\ $end
$var wire 1 -8 \BLOCO_MEM|RAM1|memRAM[52][8]~q\ $end
$var wire 1 .8 \BLOCO_MEM|RAM1|memRAM[60][8]~q\ $end
$var wire 1 /8 \BLOCO_MEM|RAM1|memRAM[54][8]~q\ $end
$var wire 1 08 \BLOCO_MEM|RAM1|memRAM[62][8]~q\ $end
$var wire 1 18 \BLOCO_MEM|RAM1|Mux23~17_combout\ $end
$var wire 1 28 \BLOCO_MEM|RAM1|memRAM[53][8]~q\ $end
$var wire 1 38 \BLOCO_MEM|RAM1|memRAM[61][8]~q\ $end
$var wire 1 48 \BLOCO_MEM|RAM1|memRAM[55][8]~q\ $end
$var wire 1 58 \BLOCO_MEM|RAM1|memRAM[63][8]~q\ $end
$var wire 1 68 \BLOCO_MEM|RAM1|Mux23~18_combout\ $end
$var wire 1 78 \BLOCO_MEM|RAM1|Mux23~19_combout\ $end
$var wire 1 88 \BLOCO_MEM|RAM1|Mux23~20_combout\ $end
$var wire 1 98 \BLOCO_MEM|RAM1|Dado_out[8]~48_combout\ $end
$var wire 1 :8 \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 ;8 \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 <8 \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~3_combout\ $end
$var wire 1 =8 \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~4_combout\ $end
$var wire 1 >8 \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 ?8 \BLOCO_EX|Somador2|Add0~46\ $end
$var wire 1 @8 \BLOCO_EX|Somador2|Add0~57_sumout\ $end
$var wire 1 A8 \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ $end
$var wire 1 B8 \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ $end
$var wire 1 C8 \MUX_JR|saida_MUX[8]~16_combout\ $end
$var wire 1 D8 \BLOCO_IF|Somador1|Add0~46\ $end
$var wire 1 E8 \BLOCO_IF|Somador1|Add0~57_sumout\ $end
$var wire 1 F8 \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\ $end
$var wire 1 G8 \BLOCO_ID|BANCO_REG|registrador[12][8]~q\ $end
$var wire 1 H8 \BLOCO_ID|BANCO_REG|saidaA[8]~90_combout\ $end
$var wire 1 I8 \BLOCO_ID|BANCO_REG|saidaA[8]~91_combout\ $end
$var wire 1 J8 \BLOCO_ID|BANCO_REG|saidaA[8]~92_combout\ $end
$var wire 1 K8 \BLOCO_ID|BANCO_REG|saidaA[8]~93_combout\ $end
$var wire 1 L8 \BLOCO_ID|BANCO_REG|registrador[16][8]~q\ $end
$var wire 1 M8 \BLOCO_ID|BANCO_REG|registrador[20][8]~q\ $end
$var wire 1 N8 \BLOCO_ID|BANCO_REG|registrador[24][8]~q\ $end
$var wire 1 O8 \BLOCO_ID|BANCO_REG|registrador[28][8]~q\ $end
$var wire 1 P8 \BLOCO_ID|BANCO_REG|saidaA[8]~94_combout\ $end
$var wire 1 Q8 \BLOCO_ID|BANCO_REG|registrador[17][8]~q\ $end
$var wire 1 R8 \BLOCO_ID|BANCO_REG|registrador[21][8]~q\ $end
$var wire 1 S8 \BLOCO_ID|BANCO_REG|registrador[25][8]~q\ $end
$var wire 1 T8 \BLOCO_ID|BANCO_REG|registrador[29][8]~q\ $end
$var wire 1 U8 \BLOCO_ID|BANCO_REG|saidaA[8]~95_combout\ $end
$var wire 1 V8 \BLOCO_ID|BANCO_REG|registrador[18][8]~q\ $end
$var wire 1 W8 \BLOCO_ID|BANCO_REG|registrador[22][8]~q\ $end
$var wire 1 X8 \BLOCO_ID|BANCO_REG|registrador[26][8]~q\ $end
$var wire 1 Y8 \BLOCO_ID|BANCO_REG|registrador[30][8]~q\ $end
$var wire 1 Z8 \BLOCO_ID|BANCO_REG|saidaA[8]~96_combout\ $end
$var wire 1 [8 \BLOCO_ID|BANCO_REG|registrador[19][8]~q\ $end
$var wire 1 \8 \BLOCO_ID|BANCO_REG|registrador[23][8]~q\ $end
$var wire 1 ]8 \BLOCO_ID|BANCO_REG|registrador[27][8]~q\ $end
$var wire 1 ^8 \BLOCO_ID|BANCO_REG|registrador[31][8]~q\ $end
$var wire 1 _8 \BLOCO_ID|BANCO_REG|saidaA[8]~97_combout\ $end
$var wire 1 `8 \BLOCO_ID|BANCO_REG|saidaA[8]~98_combout\ $end
$var wire 1 a8 \BLOCO_ID|BANCO_REG|saidaA[8]~99_combout\ $end
$var wire 1 b8 \BLOCO_ID|BANCO_REG|saidaA[8]~100_combout\ $end
$var wire 1 c8 \BLOCO_EX|ULA1|ULA9|Somador|saida~0_combout\ $end
$var wire 1 d8 \BLOCO_EX|ULA1|ULA9|Somador|cOut~0_combout\ $end
$var wire 1 e8 \BLOCO_EX|ULA1|ULA9|Somador|cOut~1_combout\ $end
$var wire 1 f8 \BLOCO_ID|BANCO_REG|registrador[0][9]~q\ $end
$var wire 1 g8 \BLOCO_ID|BANCO_REG|registrador[4][9]~q\ $end
$var wire 1 h8 \BLOCO_ID|BANCO_REG|registrador[8][9]~q\ $end
$var wire 1 i8 \BLOCO_ID|BANCO_REG|saidaB[9]~45_combout\ $end
$var wire 1 j8 \BLOCO_ID|BANCO_REG|registrador[1][9]~q\ $end
$var wire 1 k8 \BLOCO_ID|BANCO_REG|registrador[5][9]~q\ $end
$var wire 1 l8 \BLOCO_ID|BANCO_REG|registrador[9][9]~q\ $end
$var wire 1 m8 \BLOCO_ID|BANCO_REG|registrador[13][9]~q\ $end
$var wire 1 n8 \BLOCO_ID|BANCO_REG|saidaB[9]~46_combout\ $end
$var wire 1 o8 \BLOCO_ID|BANCO_REG|registrador[2][9]~q\ $end
$var wire 1 p8 \BLOCO_ID|BANCO_REG|registrador[6][9]~q\ $end
$var wire 1 q8 \BLOCO_ID|BANCO_REG|registrador[10][9]~q\ $end
$var wire 1 r8 \BLOCO_ID|BANCO_REG|registrador[14][9]~q\ $end
$var wire 1 s8 \BLOCO_ID|BANCO_REG|saidaB[9]~47_combout\ $end
$var wire 1 t8 \BLOCO_ID|BANCO_REG|registrador[3][9]~q\ $end
$var wire 1 u8 \BLOCO_ID|BANCO_REG|registrador[7][9]~q\ $end
$var wire 1 v8 \BLOCO_ID|BANCO_REG|registrador[11][9]~q\ $end
$var wire 1 w8 \BLOCO_ID|BANCO_REG|registrador[15][9]~q\ $end
$var wire 1 x8 \BLOCO_ID|BANCO_REG|saidaB[9]~48_combout\ $end
$var wire 1 y8 \BLOCO_ID|BANCO_REG|saidaB[9]~49_combout\ $end
$var wire 1 z8 \BLOCO_MEM|RAM1|memRAM[0][9]~q\ $end
$var wire 1 {8 \BLOCO_MEM|RAM1|memRAM[4][9]~q\ $end
$var wire 1 |8 \BLOCO_MEM|RAM1|memRAM[1][9]~q\ $end
$var wire 1 }8 \BLOCO_MEM|RAM1|memRAM[5][9]~q\ $end
$var wire 1 ~8 \BLOCO_MEM|RAM1|Mux22~0_combout\ $end
$var wire 1 !9 \BLOCO_MEM|RAM1|memRAM[16][9]~q\ $end
$var wire 1 "9 \BLOCO_MEM|RAM1|memRAM[20][9]~q\ $end
$var wire 1 #9 \BLOCO_MEM|RAM1|memRAM[17][9]~q\ $end
$var wire 1 $9 \BLOCO_MEM|RAM1|memRAM[21][9]~q\ $end
$var wire 1 %9 \BLOCO_MEM|RAM1|Mux22~1_combout\ $end
$var wire 1 &9 \BLOCO_MEM|RAM1|memRAM[2][9]~q\ $end
$var wire 1 '9 \BLOCO_MEM|RAM1|memRAM[6][9]~q\ $end
$var wire 1 (9 \BLOCO_MEM|RAM1|memRAM[3][9]~q\ $end
$var wire 1 )9 \BLOCO_MEM|RAM1|memRAM[7][9]~q\ $end
$var wire 1 *9 \BLOCO_MEM|RAM1|Mux22~2_combout\ $end
$var wire 1 +9 \BLOCO_MEM|RAM1|memRAM[18][9]~q\ $end
$var wire 1 ,9 \BLOCO_MEM|RAM1|memRAM[22][9]~q\ $end
$var wire 1 -9 \BLOCO_MEM|RAM1|memRAM[19][9]~q\ $end
$var wire 1 .9 \BLOCO_MEM|RAM1|memRAM[23][9]~q\ $end
$var wire 1 /9 \BLOCO_MEM|RAM1|Mux22~3_combout\ $end
$var wire 1 09 \BLOCO_MEM|RAM1|Mux22~4_combout\ $end
$var wire 1 19 \BLOCO_MEM|RAM1|memRAM[32][9]~q\ $end
$var wire 1 29 \BLOCO_MEM|RAM1|memRAM[36][9]~q\ $end
$var wire 1 39 \BLOCO_MEM|RAM1|memRAM[34][9]~q\ $end
$var wire 1 49 \BLOCO_MEM|RAM1|memRAM[38][9]~q\ $end
$var wire 1 59 \BLOCO_MEM|RAM1|Mux22~5_combout\ $end
$var wire 1 69 \BLOCO_MEM|RAM1|memRAM[33][9]~q\ $end
$var wire 1 79 \BLOCO_MEM|RAM1|memRAM[37][9]~q\ $end
$var wire 1 89 \BLOCO_MEM|RAM1|memRAM[35][9]~q\ $end
$var wire 1 99 \BLOCO_MEM|RAM1|memRAM[39][9]~q\ $end
$var wire 1 :9 \BLOCO_MEM|RAM1|Mux22~6_combout\ $end
$var wire 1 ;9 \BLOCO_MEM|RAM1|memRAM[48][9]~q\ $end
$var wire 1 <9 \BLOCO_MEM|RAM1|memRAM[52][9]~q\ $end
$var wire 1 =9 \BLOCO_MEM|RAM1|memRAM[50][9]~q\ $end
$var wire 1 >9 \BLOCO_MEM|RAM1|memRAM[54][9]~q\ $end
$var wire 1 ?9 \BLOCO_MEM|RAM1|Mux22~7_combout\ $end
$var wire 1 @9 \BLOCO_MEM|RAM1|memRAM[49][9]~q\ $end
$var wire 1 A9 \BLOCO_MEM|RAM1|memRAM[53][9]~q\ $end
$var wire 1 B9 \BLOCO_MEM|RAM1|memRAM[51][9]~q\ $end
$var wire 1 C9 \BLOCO_MEM|RAM1|memRAM[55][9]~q\ $end
$var wire 1 D9 \BLOCO_MEM|RAM1|Mux22~8_combout\ $end
$var wire 1 E9 \BLOCO_MEM|RAM1|Mux22~9_combout\ $end
$var wire 1 F9 \BLOCO_MEM|RAM1|memRAM[8][9]~q\ $end
$var wire 1 G9 \BLOCO_MEM|RAM1|memRAM[12][9]~q\ $end
$var wire 1 H9 \BLOCO_MEM|RAM1|memRAM[24][9]~q\ $end
$var wire 1 I9 \BLOCO_MEM|RAM1|memRAM[28][9]~q\ $end
$var wire 1 J9 \BLOCO_MEM|RAM1|Mux22~10_combout\ $end
$var wire 1 K9 \BLOCO_MEM|RAM1|memRAM[9][9]~q\ $end
$var wire 1 L9 \BLOCO_MEM|RAM1|memRAM[13][9]~q\ $end
$var wire 1 M9 \BLOCO_MEM|RAM1|memRAM[25][9]~q\ $end
$var wire 1 N9 \BLOCO_MEM|RAM1|memRAM[29][9]~q\ $end
$var wire 1 O9 \BLOCO_MEM|RAM1|Mux22~11_combout\ $end
$var wire 1 P9 \BLOCO_MEM|RAM1|memRAM[10][9]~q\ $end
$var wire 1 Q9 \BLOCO_MEM|RAM1|memRAM[14][9]~q\ $end
$var wire 1 R9 \BLOCO_MEM|RAM1|memRAM[26][9]~q\ $end
$var wire 1 S9 \BLOCO_MEM|RAM1|memRAM[30][9]~q\ $end
$var wire 1 T9 \BLOCO_MEM|RAM1|Mux22~12_combout\ $end
$var wire 1 U9 \BLOCO_MEM|RAM1|memRAM[11][9]~q\ $end
$var wire 1 V9 \BLOCO_MEM|RAM1|memRAM[15][9]~q\ $end
$var wire 1 W9 \BLOCO_MEM|RAM1|memRAM[27][9]~q\ $end
$var wire 1 X9 \BLOCO_MEM|RAM1|memRAM[31][9]~q\ $end
$var wire 1 Y9 \BLOCO_MEM|RAM1|Mux22~13_combout\ $end
$var wire 1 Z9 \BLOCO_MEM|RAM1|Mux22~14_combout\ $end
$var wire 1 [9 \BLOCO_MEM|RAM1|memRAM[40][9]~q\ $end
$var wire 1 \9 \BLOCO_MEM|RAM1|memRAM[44][9]~q\ $end
$var wire 1 ]9 \BLOCO_MEM|RAM1|memRAM[41][9]~q\ $end
$var wire 1 ^9 \BLOCO_MEM|RAM1|memRAM[45][9]~q\ $end
$var wire 1 _9 \BLOCO_MEM|RAM1|Mux22~15_combout\ $end
$var wire 1 `9 \BLOCO_MEM|RAM1|memRAM[56][9]~q\ $end
$var wire 1 a9 \BLOCO_MEM|RAM1|memRAM[60][9]~q\ $end
$var wire 1 b9 \BLOCO_MEM|RAM1|memRAM[57][9]~q\ $end
$var wire 1 c9 \BLOCO_MEM|RAM1|memRAM[61][9]~q\ $end
$var wire 1 d9 \BLOCO_MEM|RAM1|Mux22~16_combout\ $end
$var wire 1 e9 \BLOCO_MEM|RAM1|memRAM[42][9]~q\ $end
$var wire 1 f9 \BLOCO_MEM|RAM1|memRAM[46][9]~q\ $end
$var wire 1 g9 \BLOCO_MEM|RAM1|memRAM[43][9]~q\ $end
$var wire 1 h9 \BLOCO_MEM|RAM1|memRAM[47][9]~q\ $end
$var wire 1 i9 \BLOCO_MEM|RAM1|Mux22~17_combout\ $end
$var wire 1 j9 \BLOCO_MEM|RAM1|memRAM[58][9]~q\ $end
$var wire 1 k9 \BLOCO_MEM|RAM1|memRAM[62][9]~q\ $end
$var wire 1 l9 \BLOCO_MEM|RAM1|memRAM[59][9]~q\ $end
$var wire 1 m9 \BLOCO_MEM|RAM1|memRAM[63][9]~q\ $end
$var wire 1 n9 \BLOCO_MEM|RAM1|Mux22~18_combout\ $end
$var wire 1 o9 \BLOCO_MEM|RAM1|Mux22~19_combout\ $end
$var wire 1 p9 \BLOCO_MEM|RAM1|Mux22~20_combout\ $end
$var wire 1 q9 \BLOCO_MEM|RAM1|Dado_out[9]~50_combout\ $end
$var wire 1 r9 \BLOCO_EX|ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 s9 \BLOCO_EX|ULA1|ULA10|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 t9 \BLOCO_EX|Somador2|Add0~58\ $end
$var wire 1 u9 \BLOCO_EX|Somador2|Add0~65_sumout\ $end
$var wire 1 v9 \MUX_JR|saida_MUX[9]~18_combout\ $end
$var wire 1 w9 \BLOCO_IF|Somador1|Add0~58\ $end
$var wire 1 x9 \BLOCO_IF|Somador1|Add0~65_sumout\ $end
$var wire 1 y9 \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\ $end
$var wire 1 z9 \BLOCO_ID|BANCO_REG|registrador[12][9]~q\ $end
$var wire 1 {9 \BLOCO_ID|BANCO_REG|saidaA[9]~101_combout\ $end
$var wire 1 |9 \BLOCO_ID|BANCO_REG|saidaA[9]~102_combout\ $end
$var wire 1 }9 \BLOCO_ID|BANCO_REG|saidaA[9]~103_combout\ $end
$var wire 1 ~9 \BLOCO_ID|BANCO_REG|saidaA[9]~104_combout\ $end
$var wire 1 !: \BLOCO_ID|BANCO_REG|registrador[16][9]~q\ $end
$var wire 1 ": \BLOCO_ID|BANCO_REG|registrador[20][9]~q\ $end
$var wire 1 #: \BLOCO_ID|BANCO_REG|registrador[24][9]~q\ $end
$var wire 1 $: \BLOCO_ID|BANCO_REG|registrador[28][9]~q\ $end
$var wire 1 %: \BLOCO_ID|BANCO_REG|saidaA[9]~105_combout\ $end
$var wire 1 &: \BLOCO_ID|BANCO_REG|registrador[17][9]~q\ $end
$var wire 1 ': \BLOCO_ID|BANCO_REG|registrador[21][9]~q\ $end
$var wire 1 (: \BLOCO_ID|BANCO_REG|registrador[25][9]~q\ $end
$var wire 1 ): \BLOCO_ID|BANCO_REG|registrador[29][9]~q\ $end
$var wire 1 *: \BLOCO_ID|BANCO_REG|saidaA[9]~106_combout\ $end
$var wire 1 +: \BLOCO_ID|BANCO_REG|registrador[18][9]~q\ $end
$var wire 1 ,: \BLOCO_ID|BANCO_REG|registrador[22][9]~q\ $end
$var wire 1 -: \BLOCO_ID|BANCO_REG|registrador[26][9]~q\ $end
$var wire 1 .: \BLOCO_ID|BANCO_REG|registrador[30][9]~q\ $end
$var wire 1 /: \BLOCO_ID|BANCO_REG|saidaA[9]~107_combout\ $end
$var wire 1 0: \BLOCO_ID|BANCO_REG|registrador[19][9]~q\ $end
$var wire 1 1: \BLOCO_ID|BANCO_REG|registrador[23][9]~q\ $end
$var wire 1 2: \BLOCO_ID|BANCO_REG|registrador[27][9]~q\ $end
$var wire 1 3: \BLOCO_ID|BANCO_REG|registrador[31][9]~q\ $end
$var wire 1 4: \BLOCO_ID|BANCO_REG|saidaA[9]~108_combout\ $end
$var wire 1 5: \BLOCO_ID|BANCO_REG|saidaA[9]~109_combout\ $end
$var wire 1 6: \BLOCO_ID|BANCO_REG|saidaA[9]~110_combout\ $end
$var wire 1 7: \BLOCO_ID|BANCO_REG|saidaA[9]~111_combout\ $end
$var wire 1 8: \BLOCO_ID|BANCO_REG|registrador[0][10]~q\ $end
$var wire 1 9: \BLOCO_ID|BANCO_REG|registrador[1][10]~q\ $end
$var wire 1 :: \BLOCO_ID|BANCO_REG|registrador[2][10]~q\ $end
$var wire 1 ;: \BLOCO_ID|BANCO_REG|registrador[3][10]~q\ $end
$var wire 1 <: \BLOCO_ID|BANCO_REG|saidaB[10]~50_combout\ $end
$var wire 1 =: \BLOCO_ID|BANCO_REG|registrador[4][10]~q\ $end
$var wire 1 >: \BLOCO_ID|BANCO_REG|registrador[5][10]~q\ $end
$var wire 1 ?: \BLOCO_ID|BANCO_REG|registrador[6][10]~q\ $end
$var wire 1 @: \BLOCO_ID|BANCO_REG|registrador[7][10]~q\ $end
$var wire 1 A: \BLOCO_ID|BANCO_REG|saidaB[10]~51_combout\ $end
$var wire 1 B: \BLOCO_ID|BANCO_REG|registrador[8][10]~q\ $end
$var wire 1 C: \BLOCO_ID|BANCO_REG|registrador[9][10]~q\ $end
$var wire 1 D: \BLOCO_ID|BANCO_REG|registrador[10][10]~q\ $end
$var wire 1 E: \BLOCO_ID|BANCO_REG|registrador[11][10]~q\ $end
$var wire 1 F: \BLOCO_ID|BANCO_REG|saidaB[10]~52_combout\ $end
$var wire 1 G: \BLOCO_ID|BANCO_REG|registrador[13][10]~q\ $end
$var wire 1 H: \BLOCO_ID|BANCO_REG|registrador[14][10]~q\ $end
$var wire 1 I: \BLOCO_ID|BANCO_REG|registrador[15][10]~q\ $end
$var wire 1 J: \BLOCO_ID|BANCO_REG|saidaB[10]~53_combout\ $end
$var wire 1 K: \BLOCO_ID|BANCO_REG|saidaB[10]~54_combout\ $end
$var wire 1 L: \BLOCO_MEM|RAM1|memRAM[0][10]~q\ $end
$var wire 1 M: \BLOCO_MEM|RAM1|memRAM[8][10]~q\ $end
$var wire 1 N: \BLOCO_MEM|RAM1|memRAM[4][10]~q\ $end
$var wire 1 O: \BLOCO_MEM|RAM1|memRAM[12][10]~q\ $end
$var wire 1 P: \BLOCO_MEM|RAM1|Mux21~0_combout\ $end
$var wire 1 Q: \BLOCO_MEM|RAM1|memRAM[1][10]~q\ $end
$var wire 1 R: \BLOCO_MEM|RAM1|memRAM[9][10]~q\ $end
$var wire 1 S: \BLOCO_MEM|RAM1|memRAM[5][10]~q\ $end
$var wire 1 T: \BLOCO_MEM|RAM1|memRAM[13][10]~q\ $end
$var wire 1 U: \BLOCO_MEM|RAM1|Mux21~1_combout\ $end
$var wire 1 V: \BLOCO_MEM|RAM1|memRAM[2][10]~q\ $end
$var wire 1 W: \BLOCO_MEM|RAM1|memRAM[10][10]~q\ $end
$var wire 1 X: \BLOCO_MEM|RAM1|memRAM[6][10]~q\ $end
$var wire 1 Y: \BLOCO_MEM|RAM1|memRAM[14][10]~q\ $end
$var wire 1 Z: \BLOCO_MEM|RAM1|Mux21~2_combout\ $end
$var wire 1 [: \BLOCO_MEM|RAM1|memRAM[3][10]~q\ $end
$var wire 1 \: \BLOCO_MEM|RAM1|memRAM[11][10]~q\ $end
$var wire 1 ]: \BLOCO_MEM|RAM1|memRAM[7][10]~q\ $end
$var wire 1 ^: \BLOCO_MEM|RAM1|memRAM[15][10]~q\ $end
$var wire 1 _: \BLOCO_MEM|RAM1|Mux21~3_combout\ $end
$var wire 1 `: \BLOCO_MEM|RAM1|Mux21~4_combout\ $end
$var wire 1 a: \BLOCO_MEM|RAM1|memRAM[32][10]~q\ $end
$var wire 1 b: \BLOCO_MEM|RAM1|memRAM[40][10]~q\ $end
$var wire 1 c: \BLOCO_MEM|RAM1|memRAM[36][10]~q\ $end
$var wire 1 d: \BLOCO_MEM|RAM1|memRAM[44][10]~q\ $end
$var wire 1 e: \BLOCO_MEM|RAM1|Mux21~5_combout\ $end
$var wire 1 f: \BLOCO_MEM|RAM1|memRAM[33][10]~q\ $end
$var wire 1 g: \BLOCO_MEM|RAM1|memRAM[41][10]~q\ $end
$var wire 1 h: \BLOCO_MEM|RAM1|memRAM[37][10]~q\ $end
$var wire 1 i: \BLOCO_MEM|RAM1|memRAM[45][10]~q\ $end
$var wire 1 j: \BLOCO_MEM|RAM1|Mux21~6_combout\ $end
$var wire 1 k: \BLOCO_MEM|RAM1|memRAM[34][10]~q\ $end
$var wire 1 l: \BLOCO_MEM|RAM1|memRAM[42][10]~q\ $end
$var wire 1 m: \BLOCO_MEM|RAM1|memRAM[38][10]~q\ $end
$var wire 1 n: \BLOCO_MEM|RAM1|memRAM[46][10]~q\ $end
$var wire 1 o: \BLOCO_MEM|RAM1|Mux21~7_combout\ $end
$var wire 1 p: \BLOCO_MEM|RAM1|memRAM[35][10]~q\ $end
$var wire 1 q: \BLOCO_MEM|RAM1|memRAM[43][10]~q\ $end
$var wire 1 r: \BLOCO_MEM|RAM1|memRAM[39][10]~q\ $end
$var wire 1 s: \BLOCO_MEM|RAM1|memRAM[47][10]~q\ $end
$var wire 1 t: \BLOCO_MEM|RAM1|Mux21~8_combout\ $end
$var wire 1 u: \BLOCO_MEM|RAM1|Mux21~9_combout\ $end
$var wire 1 v: \BLOCO_MEM|RAM1|memRAM[16][10]~q\ $end
$var wire 1 w: \BLOCO_MEM|RAM1|memRAM[24][10]~q\ $end
$var wire 1 x: \BLOCO_MEM|RAM1|memRAM[18][10]~q\ $end
$var wire 1 y: \BLOCO_MEM|RAM1|memRAM[26][10]~q\ $end
$var wire 1 z: \BLOCO_MEM|RAM1|Mux21~10_combout\ $end
$var wire 1 {: \BLOCO_MEM|RAM1|memRAM[20][10]~q\ $end
$var wire 1 |: \BLOCO_MEM|RAM1|memRAM[28][10]~q\ $end
$var wire 1 }: \BLOCO_MEM|RAM1|memRAM[22][10]~q\ $end
$var wire 1 ~: \BLOCO_MEM|RAM1|memRAM[30][10]~q\ $end
$var wire 1 !; \BLOCO_MEM|RAM1|Mux21~11_combout\ $end
$var wire 1 "; \BLOCO_MEM|RAM1|memRAM[17][10]~q\ $end
$var wire 1 #; \BLOCO_MEM|RAM1|memRAM[25][10]~q\ $end
$var wire 1 $; \BLOCO_MEM|RAM1|memRAM[19][10]~q\ $end
$var wire 1 %; \BLOCO_MEM|RAM1|memRAM[27][10]~q\ $end
$var wire 1 &; \BLOCO_MEM|RAM1|Mux21~12_combout\ $end
$var wire 1 '; \BLOCO_MEM|RAM1|memRAM[21][10]~q\ $end
$var wire 1 (; \BLOCO_MEM|RAM1|memRAM[29][10]~q\ $end
$var wire 1 ); \BLOCO_MEM|RAM1|memRAM[23][10]~q\ $end
$var wire 1 *; \BLOCO_MEM|RAM1|memRAM[31][10]~q\ $end
$var wire 1 +; \BLOCO_MEM|RAM1|Mux21~13_combout\ $end
$var wire 1 ,; \BLOCO_MEM|RAM1|Mux21~14_combout\ $end
$var wire 1 -; \BLOCO_MEM|RAM1|memRAM[48][10]~q\ $end
$var wire 1 .; \BLOCO_MEM|RAM1|memRAM[56][10]~q\ $end
$var wire 1 /; \BLOCO_MEM|RAM1|memRAM[49][10]~q\ $end
$var wire 1 0; \BLOCO_MEM|RAM1|memRAM[57][10]~q\ $end
$var wire 1 1; \BLOCO_MEM|RAM1|Mux21~15_combout\ $end
$var wire 1 2; \BLOCO_MEM|RAM1|memRAM[52][10]~q\ $end
$var wire 1 3; \BLOCO_MEM|RAM1|memRAM[60][10]~q\ $end
$var wire 1 4; \BLOCO_MEM|RAM1|memRAM[53][10]~q\ $end
$var wire 1 5; \BLOCO_MEM|RAM1|memRAM[61][10]~q\ $end
$var wire 1 6; \BLOCO_MEM|RAM1|Mux21~16_combout\ $end
$var wire 1 7; \BLOCO_MEM|RAM1|memRAM[50][10]~q\ $end
$var wire 1 8; \BLOCO_MEM|RAM1|memRAM[58][10]~q\ $end
$var wire 1 9; \BLOCO_MEM|RAM1|memRAM[51][10]~q\ $end
$var wire 1 :; \BLOCO_MEM|RAM1|memRAM[59][10]~q\ $end
$var wire 1 ;; \BLOCO_MEM|RAM1|Mux21~17_combout\ $end
$var wire 1 <; \BLOCO_MEM|RAM1|memRAM[54][10]~q\ $end
$var wire 1 =; \BLOCO_MEM|RAM1|memRAM[62][10]~q\ $end
$var wire 1 >; \BLOCO_MEM|RAM1|memRAM[55][10]~q\ $end
$var wire 1 ?; \BLOCO_MEM|RAM1|memRAM[63][10]~q\ $end
$var wire 1 @; \BLOCO_MEM|RAM1|Mux21~18_combout\ $end
$var wire 1 A; \BLOCO_MEM|RAM1|Mux21~19_combout\ $end
$var wire 1 B; \BLOCO_MEM|RAM1|Mux21~20_combout\ $end
$var wire 1 C; \BLOCO_MEM|RAM1|Dado_out[10]~51_combout\ $end
$var wire 1 D; \BLOCO_EX|ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 E; \BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 F; \BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 G; \BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 H; \BLOCO_EX|Somador2|Add0~66\ $end
$var wire 1 I; \BLOCO_EX|Somador2|Add0~69_sumout\ $end
$var wire 1 J; \MUX_JR|saida_MUX[10]~19_combout\ $end
$var wire 1 K; \BLOCO_IF|Somador1|Add0~66\ $end
$var wire 1 L; \BLOCO_IF|Somador1|Add0~69_sumout\ $end
$var wire 1 M; \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\ $end
$var wire 1 N; \BLOCO_ID|BANCO_REG|registrador[12][10]~q\ $end
$var wire 1 O; \BLOCO_ID|BANCO_REG|saidaA[10]~112_combout\ $end
$var wire 1 P; \BLOCO_ID|BANCO_REG|saidaA[10]~113_combout\ $end
$var wire 1 Q; \BLOCO_ID|BANCO_REG|saidaA[10]~114_combout\ $end
$var wire 1 R; \BLOCO_ID|BANCO_REG|saidaA[10]~115_combout\ $end
$var wire 1 S; \BLOCO_ID|BANCO_REG|registrador[16][10]~q\ $end
$var wire 1 T; \BLOCO_ID|BANCO_REG|registrador[20][10]~q\ $end
$var wire 1 U; \BLOCO_ID|BANCO_REG|registrador[24][10]~q\ $end
$var wire 1 V; \BLOCO_ID|BANCO_REG|registrador[28][10]~q\ $end
$var wire 1 W; \BLOCO_ID|BANCO_REG|saidaA[10]~116_combout\ $end
$var wire 1 X; \BLOCO_ID|BANCO_REG|registrador[17][10]~q\ $end
$var wire 1 Y; \BLOCO_ID|BANCO_REG|registrador[21][10]~q\ $end
$var wire 1 Z; \BLOCO_ID|BANCO_REG|registrador[25][10]~q\ $end
$var wire 1 [; \BLOCO_ID|BANCO_REG|registrador[29][10]~q\ $end
$var wire 1 \; \BLOCO_ID|BANCO_REG|saidaA[10]~117_combout\ $end
$var wire 1 ]; \BLOCO_ID|BANCO_REG|registrador[18][10]~q\ $end
$var wire 1 ^; \BLOCO_ID|BANCO_REG|registrador[22][10]~q\ $end
$var wire 1 _; \BLOCO_ID|BANCO_REG|registrador[26][10]~q\ $end
$var wire 1 `; \BLOCO_ID|BANCO_REG|registrador[30][10]~q\ $end
$var wire 1 a; \BLOCO_ID|BANCO_REG|saidaA[10]~118_combout\ $end
$var wire 1 b; \BLOCO_ID|BANCO_REG|registrador[19][10]~q\ $end
$var wire 1 c; \BLOCO_ID|BANCO_REG|registrador[23][10]~q\ $end
$var wire 1 d; \BLOCO_ID|BANCO_REG|registrador[27][10]~q\ $end
$var wire 1 e; \BLOCO_ID|BANCO_REG|registrador[31][10]~q\ $end
$var wire 1 f; \BLOCO_ID|BANCO_REG|saidaA[10]~119_combout\ $end
$var wire 1 g; \BLOCO_ID|BANCO_REG|saidaA[10]~120_combout\ $end
$var wire 1 h; \BLOCO_ID|BANCO_REG|saidaA[10]~121_combout\ $end
$var wire 1 i; \BLOCO_ID|BANCO_REG|saidaA[10]~122_combout\ $end
$var wire 1 j; \BLOCO_EX|ULA1|ULA11|Somador|cOut~combout\ $end
$var wire 1 k; \BLOCO_ID|BANCO_REG|registrador[0][11]~q\ $end
$var wire 1 l; \BLOCO_ID|BANCO_REG|registrador[4][11]~q\ $end
$var wire 1 m; \BLOCO_ID|BANCO_REG|registrador[8][11]~q\ $end
$var wire 1 n; \BLOCO_ID|BANCO_REG|saidaB[11]~55_combout\ $end
$var wire 1 o; \BLOCO_ID|BANCO_REG|registrador[1][11]~q\ $end
$var wire 1 p; \BLOCO_ID|BANCO_REG|registrador[5][11]~q\ $end
$var wire 1 q; \BLOCO_ID|BANCO_REG|registrador[9][11]~q\ $end
$var wire 1 r; \BLOCO_ID|BANCO_REG|registrador[13][11]~q\ $end
$var wire 1 s; \BLOCO_ID|BANCO_REG|saidaB[11]~56_combout\ $end
$var wire 1 t; \BLOCO_ID|BANCO_REG|registrador[2][11]~q\ $end
$var wire 1 u; \BLOCO_ID|BANCO_REG|registrador[6][11]~q\ $end
$var wire 1 v; \BLOCO_ID|BANCO_REG|registrador[10][11]~q\ $end
$var wire 1 w; \BLOCO_ID|BANCO_REG|registrador[14][11]~q\ $end
$var wire 1 x; \BLOCO_ID|BANCO_REG|saidaB[11]~57_combout\ $end
$var wire 1 y; \BLOCO_ID|BANCO_REG|registrador[3][11]~q\ $end
$var wire 1 z; \BLOCO_ID|BANCO_REG|registrador[7][11]~q\ $end
$var wire 1 {; \BLOCO_ID|BANCO_REG|registrador[11][11]~q\ $end
$var wire 1 |; \BLOCO_ID|BANCO_REG|registrador[15][11]~q\ $end
$var wire 1 }; \BLOCO_ID|BANCO_REG|saidaB[11]~58_combout\ $end
$var wire 1 ~; \BLOCO_ID|BANCO_REG|saidaB[11]~59_combout\ $end
$var wire 1 !< \BLOCO_MEM|RAM1|memRAM[0][11]~q\ $end
$var wire 1 "< \BLOCO_MEM|RAM1|memRAM[16][11]~q\ $end
$var wire 1 #< \BLOCO_MEM|RAM1|memRAM[2][11]~q\ $end
$var wire 1 $< \BLOCO_MEM|RAM1|memRAM[18][11]~q\ $end
$var wire 1 %< \BLOCO_MEM|RAM1|Mux20~0_combout\ $end
$var wire 1 &< \BLOCO_MEM|RAM1|memRAM[8][11]~q\ $end
$var wire 1 '< \BLOCO_MEM|RAM1|memRAM[24][11]~q\ $end
$var wire 1 (< \BLOCO_MEM|RAM1|memRAM[10][11]~q\ $end
$var wire 1 )< \BLOCO_MEM|RAM1|memRAM[26][11]~q\ $end
$var wire 1 *< \BLOCO_MEM|RAM1|Mux20~1_combout\ $end
$var wire 1 +< \BLOCO_MEM|RAM1|memRAM[4][11]~q\ $end
$var wire 1 ,< \BLOCO_MEM|RAM1|memRAM[20][11]~q\ $end
$var wire 1 -< \BLOCO_MEM|RAM1|memRAM[6][11]~q\ $end
$var wire 1 .< \BLOCO_MEM|RAM1|memRAM[22][11]~q\ $end
$var wire 1 /< \BLOCO_MEM|RAM1|Mux20~2_combout\ $end
$var wire 1 0< \BLOCO_MEM|RAM1|memRAM[12][11]~q\ $end
$var wire 1 1< \BLOCO_MEM|RAM1|memRAM[28][11]~q\ $end
$var wire 1 2< \BLOCO_MEM|RAM1|memRAM[14][11]~q\ $end
$var wire 1 3< \BLOCO_MEM|RAM1|memRAM[30][11]~q\ $end
$var wire 1 4< \BLOCO_MEM|RAM1|Mux20~3_combout\ $end
$var wire 1 5< \BLOCO_MEM|RAM1|Mux20~4_combout\ $end
$var wire 1 6< \BLOCO_MEM|RAM1|memRAM[32][11]~q\ $end
$var wire 1 7< \BLOCO_MEM|RAM1|memRAM[40][11]~q\ $end
$var wire 1 8< \BLOCO_MEM|RAM1|memRAM[48][11]~q\ $end
$var wire 1 9< \BLOCO_MEM|RAM1|memRAM[56][11]~q\ $end
$var wire 1 :< \BLOCO_MEM|RAM1|Mux20~5_combout\ $end
$var wire 1 ;< \BLOCO_MEM|RAM1|memRAM[36][11]~q\ $end
$var wire 1 << \BLOCO_MEM|RAM1|memRAM[44][11]~q\ $end
$var wire 1 =< \BLOCO_MEM|RAM1|memRAM[52][11]~q\ $end
$var wire 1 >< \BLOCO_MEM|RAM1|memRAM[60][11]~q\ $end
$var wire 1 ?< \BLOCO_MEM|RAM1|Mux20~6_combout\ $end
$var wire 1 @< \BLOCO_MEM|RAM1|memRAM[34][11]~q\ $end
$var wire 1 A< \BLOCO_MEM|RAM1|memRAM[42][11]~q\ $end
$var wire 1 B< \BLOCO_MEM|RAM1|memRAM[50][11]~q\ $end
$var wire 1 C< \BLOCO_MEM|RAM1|memRAM[58][11]~q\ $end
$var wire 1 D< \BLOCO_MEM|RAM1|Mux20~7_combout\ $end
$var wire 1 E< \BLOCO_MEM|RAM1|memRAM[38][11]~q\ $end
$var wire 1 F< \BLOCO_MEM|RAM1|memRAM[46][11]~q\ $end
$var wire 1 G< \BLOCO_MEM|RAM1|memRAM[54][11]~q\ $end
$var wire 1 H< \BLOCO_MEM|RAM1|memRAM[62][11]~q\ $end
$var wire 1 I< \BLOCO_MEM|RAM1|Mux20~8_combout\ $end
$var wire 1 J< \BLOCO_MEM|RAM1|Mux20~9_combout\ $end
$var wire 1 K< \BLOCO_MEM|RAM1|memRAM[1][11]~q\ $end
$var wire 1 L< \BLOCO_MEM|RAM1|memRAM[5][11]~q\ $end
$var wire 1 M< \BLOCO_MEM|RAM1|memRAM[17][11]~q\ $end
$var wire 1 N< \BLOCO_MEM|RAM1|memRAM[21][11]~q\ $end
$var wire 1 O< \BLOCO_MEM|RAM1|Mux20~10_combout\ $end
$var wire 1 P< \BLOCO_MEM|RAM1|memRAM[9][11]~q\ $end
$var wire 1 Q< \BLOCO_MEM|RAM1|memRAM[13][11]~q\ $end
$var wire 1 R< \BLOCO_MEM|RAM1|memRAM[25][11]~q\ $end
$var wire 1 S< \BLOCO_MEM|RAM1|memRAM[29][11]~q\ $end
$var wire 1 T< \BLOCO_MEM|RAM1|Mux20~11_combout\ $end
$var wire 1 U< \BLOCO_MEM|RAM1|memRAM[3][11]~q\ $end
$var wire 1 V< \BLOCO_MEM|RAM1|memRAM[7][11]~q\ $end
$var wire 1 W< \BLOCO_MEM|RAM1|memRAM[19][11]~q\ $end
$var wire 1 X< \BLOCO_MEM|RAM1|memRAM[23][11]~q\ $end
$var wire 1 Y< \BLOCO_MEM|RAM1|Mux20~12_combout\ $end
$var wire 1 Z< \BLOCO_MEM|RAM1|memRAM[11][11]~q\ $end
$var wire 1 [< \BLOCO_MEM|RAM1|memRAM[15][11]~q\ $end
$var wire 1 \< \BLOCO_MEM|RAM1|memRAM[27][11]~q\ $end
$var wire 1 ]< \BLOCO_MEM|RAM1|memRAM[31][11]~q\ $end
$var wire 1 ^< \BLOCO_MEM|RAM1|Mux20~13_combout\ $end
$var wire 1 _< \BLOCO_MEM|RAM1|Mux20~14_combout\ $end
$var wire 1 `< \BLOCO_MEM|RAM1|memRAM[33][11]~q\ $end
$var wire 1 a< \BLOCO_MEM|RAM1|memRAM[49][11]~q\ $end
$var wire 1 b< \BLOCO_MEM|RAM1|memRAM[35][11]~q\ $end
$var wire 1 c< \BLOCO_MEM|RAM1|memRAM[51][11]~q\ $end
$var wire 1 d< \BLOCO_MEM|RAM1|Mux20~15_combout\ $end
$var wire 1 e< \BLOCO_MEM|RAM1|memRAM[41][11]~q\ $end
$var wire 1 f< \BLOCO_MEM|RAM1|memRAM[57][11]~q\ $end
$var wire 1 g< \BLOCO_MEM|RAM1|memRAM[43][11]~q\ $end
$var wire 1 h< \BLOCO_MEM|RAM1|memRAM[59][11]~q\ $end
$var wire 1 i< \BLOCO_MEM|RAM1|Mux20~16_combout\ $end
$var wire 1 j< \BLOCO_MEM|RAM1|memRAM[37][11]~q\ $end
$var wire 1 k< \BLOCO_MEM|RAM1|memRAM[53][11]~q\ $end
$var wire 1 l< \BLOCO_MEM|RAM1|memRAM[39][11]~q\ $end
$var wire 1 m< \BLOCO_MEM|RAM1|memRAM[55][11]~q\ $end
$var wire 1 n< \BLOCO_MEM|RAM1|Mux20~17_combout\ $end
$var wire 1 o< \BLOCO_MEM|RAM1|memRAM[45][11]~q\ $end
$var wire 1 p< \BLOCO_MEM|RAM1|memRAM[61][11]~q\ $end
$var wire 1 q< \BLOCO_MEM|RAM1|memRAM[47][11]~q\ $end
$var wire 1 r< \BLOCO_MEM|RAM1|memRAM[63][11]~q\ $end
$var wire 1 s< \BLOCO_MEM|RAM1|Mux20~18_combout\ $end
$var wire 1 t< \BLOCO_MEM|RAM1|Mux20~19_combout\ $end
$var wire 1 u< \BLOCO_MEM|RAM1|Mux20~20_combout\ $end
$var wire 1 v< \BLOCO_MEM|RAM1|Dado_out[11]~49_combout\ $end
$var wire 1 w< \BLOCO_EX|ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 x< \BLOCO_EX|ULA1|ULA12|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 y< \BLOCO_EX|Somador2|Add0~70\ $end
$var wire 1 z< \BLOCO_EX|Somador2|Add0~61_sumout\ $end
$var wire 1 {< \MUX_JR|saida_MUX[11]~17_combout\ $end
$var wire 1 |< \BLOCO_IF|Somador1|Add0~70\ $end
$var wire 1 }< \BLOCO_IF|Somador1|Add0~61_sumout\ $end
$var wire 1 ~< \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\ $end
$var wire 1 != \BLOCO_ID|BANCO_REG|registrador[12][11]~q\ $end
$var wire 1 "= \BLOCO_ID|BANCO_REG|saidaA[11]~123_combout\ $end
$var wire 1 #= \BLOCO_ID|BANCO_REG|saidaA[11]~124_combout\ $end
$var wire 1 $= \BLOCO_ID|BANCO_REG|saidaA[11]~125_combout\ $end
$var wire 1 %= \BLOCO_ID|BANCO_REG|saidaA[11]~126_combout\ $end
$var wire 1 &= \BLOCO_ID|BANCO_REG|registrador[16][11]~q\ $end
$var wire 1 '= \BLOCO_ID|BANCO_REG|registrador[20][11]~q\ $end
$var wire 1 (= \BLOCO_ID|BANCO_REG|registrador[24][11]~q\ $end
$var wire 1 )= \BLOCO_ID|BANCO_REG|registrador[28][11]~q\ $end
$var wire 1 *= \BLOCO_ID|BANCO_REG|saidaA[11]~127_combout\ $end
$var wire 1 += \BLOCO_ID|BANCO_REG|registrador[17][11]~q\ $end
$var wire 1 ,= \BLOCO_ID|BANCO_REG|registrador[21][11]~q\ $end
$var wire 1 -= \BLOCO_ID|BANCO_REG|registrador[25][11]~q\ $end
$var wire 1 .= \BLOCO_ID|BANCO_REG|registrador[29][11]~q\ $end
$var wire 1 /= \BLOCO_ID|BANCO_REG|saidaA[11]~128_combout\ $end
$var wire 1 0= \BLOCO_ID|BANCO_REG|registrador[18][11]~q\ $end
$var wire 1 1= \BLOCO_ID|BANCO_REG|registrador[22][11]~q\ $end
$var wire 1 2= \BLOCO_ID|BANCO_REG|registrador[26][11]~q\ $end
$var wire 1 3= \BLOCO_ID|BANCO_REG|registrador[30][11]~q\ $end
$var wire 1 4= \BLOCO_ID|BANCO_REG|saidaA[11]~129_combout\ $end
$var wire 1 5= \BLOCO_ID|BANCO_REG|registrador[19][11]~q\ $end
$var wire 1 6= \BLOCO_ID|BANCO_REG|registrador[23][11]~q\ $end
$var wire 1 7= \BLOCO_ID|BANCO_REG|registrador[27][11]~q\ $end
$var wire 1 8= \BLOCO_ID|BANCO_REG|registrador[31][11]~q\ $end
$var wire 1 9= \BLOCO_ID|BANCO_REG|saidaA[11]~130_combout\ $end
$var wire 1 := \BLOCO_ID|BANCO_REG|saidaA[11]~131_combout\ $end
$var wire 1 ;= \BLOCO_ID|BANCO_REG|saidaA[11]~132_combout\ $end
$var wire 1 <= \BLOCO_ID|BANCO_REG|saidaA[11]~133_combout\ $end
$var wire 1 == \BLOCO_ID|BANCO_REG|registrador[0][12]~q\ $end
$var wire 1 >= \BLOCO_ID|BANCO_REG|registrador[1][12]~q\ $end
$var wire 1 ?= \BLOCO_ID|BANCO_REG|registrador[2][12]~q\ $end
$var wire 1 @= \BLOCO_ID|BANCO_REG|registrador[3][12]~q\ $end
$var wire 1 A= \BLOCO_ID|BANCO_REG|saidaB[12]~60_combout\ $end
$var wire 1 B= \BLOCO_ID|BANCO_REG|registrador[4][12]~q\ $end
$var wire 1 C= \BLOCO_ID|BANCO_REG|registrador[5][12]~q\ $end
$var wire 1 D= \BLOCO_ID|BANCO_REG|registrador[6][12]~q\ $end
$var wire 1 E= \BLOCO_ID|BANCO_REG|registrador[7][12]~q\ $end
$var wire 1 F= \BLOCO_ID|BANCO_REG|saidaB[12]~61_combout\ $end
$var wire 1 G= \BLOCO_ID|BANCO_REG|registrador[8][12]~q\ $end
$var wire 1 H= \BLOCO_ID|BANCO_REG|registrador[9][12]~q\ $end
$var wire 1 I= \BLOCO_ID|BANCO_REG|registrador[10][12]~q\ $end
$var wire 1 J= \BLOCO_ID|BANCO_REG|registrador[11][12]~q\ $end
$var wire 1 K= \BLOCO_ID|BANCO_REG|saidaB[12]~62_combout\ $end
$var wire 1 L= \BLOCO_ID|BANCO_REG|registrador[13][12]~q\ $end
$var wire 1 M= \BLOCO_ID|BANCO_REG|registrador[14][12]~q\ $end
$var wire 1 N= \BLOCO_ID|BANCO_REG|registrador[15][12]~q\ $end
$var wire 1 O= \BLOCO_ID|BANCO_REG|saidaB[12]~63_combout\ $end
$var wire 1 P= \BLOCO_ID|BANCO_REG|saidaB[12]~64_combout\ $end
$var wire 1 Q= \BLOCO_MEM|RAM1|memRAM[0][12]~q\ $end
$var wire 1 R= \BLOCO_MEM|RAM1|memRAM[1][12]~q\ $end
$var wire 1 S= \BLOCO_MEM|RAM1|memRAM[16][12]~q\ $end
$var wire 1 T= \BLOCO_MEM|RAM1|memRAM[17][12]~q\ $end
$var wire 1 U= \BLOCO_MEM|RAM1|Mux19~0_combout\ $end
$var wire 1 V= \BLOCO_MEM|RAM1|memRAM[8][12]~q\ $end
$var wire 1 W= \BLOCO_MEM|RAM1|memRAM[9][12]~q\ $end
$var wire 1 X= \BLOCO_MEM|RAM1|memRAM[24][12]~q\ $end
$var wire 1 Y= \BLOCO_MEM|RAM1|memRAM[25][12]~q\ $end
$var wire 1 Z= \BLOCO_MEM|RAM1|Mux19~1_combout\ $end
$var wire 1 [= \BLOCO_MEM|RAM1|memRAM[4][12]~q\ $end
$var wire 1 \= \BLOCO_MEM|RAM1|memRAM[5][12]~q\ $end
$var wire 1 ]= \BLOCO_MEM|RAM1|memRAM[20][12]~q\ $end
$var wire 1 ^= \BLOCO_MEM|RAM1|memRAM[21][12]~q\ $end
$var wire 1 _= \BLOCO_MEM|RAM1|Mux19~2_combout\ $end
$var wire 1 `= \BLOCO_MEM|RAM1|memRAM[12][12]~q\ $end
$var wire 1 a= \BLOCO_MEM|RAM1|memRAM[13][12]~q\ $end
$var wire 1 b= \BLOCO_MEM|RAM1|memRAM[28][12]~q\ $end
$var wire 1 c= \BLOCO_MEM|RAM1|memRAM[29][12]~q\ $end
$var wire 1 d= \BLOCO_MEM|RAM1|Mux19~3_combout\ $end
$var wire 1 e= \BLOCO_MEM|RAM1|Mux19~4_combout\ $end
$var wire 1 f= \BLOCO_MEM|RAM1|memRAM[32][12]~q\ $end
$var wire 1 g= \BLOCO_MEM|RAM1|memRAM[40][12]~q\ $end
$var wire 1 h= \BLOCO_MEM|RAM1|memRAM[33][12]~q\ $end
$var wire 1 i= \BLOCO_MEM|RAM1|memRAM[41][12]~q\ $end
$var wire 1 j= \BLOCO_MEM|RAM1|Mux19~5_combout\ $end
$var wire 1 k= \BLOCO_MEM|RAM1|memRAM[36][12]~q\ $end
$var wire 1 l= \BLOCO_MEM|RAM1|memRAM[44][12]~q\ $end
$var wire 1 m= \BLOCO_MEM|RAM1|memRAM[37][12]~q\ $end
$var wire 1 n= \BLOCO_MEM|RAM1|memRAM[45][12]~q\ $end
$var wire 1 o= \BLOCO_MEM|RAM1|Mux19~6_combout\ $end
$var wire 1 p= \BLOCO_MEM|RAM1|memRAM[48][12]~q\ $end
$var wire 1 q= \BLOCO_MEM|RAM1|memRAM[56][12]~q\ $end
$var wire 1 r= \BLOCO_MEM|RAM1|memRAM[49][12]~q\ $end
$var wire 1 s= \BLOCO_MEM|RAM1|memRAM[57][12]~q\ $end
$var wire 1 t= \BLOCO_MEM|RAM1|Mux19~7_combout\ $end
$var wire 1 u= \BLOCO_MEM|RAM1|memRAM[52][12]~q\ $end
$var wire 1 v= \BLOCO_MEM|RAM1|memRAM[60][12]~q\ $end
$var wire 1 w= \BLOCO_MEM|RAM1|memRAM[53][12]~q\ $end
$var wire 1 x= \BLOCO_MEM|RAM1|memRAM[61][12]~q\ $end
$var wire 1 y= \BLOCO_MEM|RAM1|Mux19~8_combout\ $end
$var wire 1 z= \BLOCO_MEM|RAM1|Mux19~9_combout\ $end
$var wire 1 {= \BLOCO_MEM|RAM1|memRAM[2][12]~q\ $end
$var wire 1 |= \BLOCO_MEM|RAM1|memRAM[6][12]~q\ $end
$var wire 1 }= \BLOCO_MEM|RAM1|memRAM[3][12]~q\ $end
$var wire 1 ~= \BLOCO_MEM|RAM1|memRAM[7][12]~q\ $end
$var wire 1 !> \BLOCO_MEM|RAM1|Mux19~10_combout\ $end
$var wire 1 "> \BLOCO_MEM|RAM1|memRAM[10][12]~q\ $end
$var wire 1 #> \BLOCO_MEM|RAM1|memRAM[14][12]~q\ $end
$var wire 1 $> \BLOCO_MEM|RAM1|memRAM[11][12]~q\ $end
$var wire 1 %> \BLOCO_MEM|RAM1|memRAM[15][12]~q\ $end
$var wire 1 &> \BLOCO_MEM|RAM1|Mux19~11_combout\ $end
$var wire 1 '> \BLOCO_MEM|RAM1|memRAM[18][12]~q\ $end
$var wire 1 (> \BLOCO_MEM|RAM1|memRAM[22][12]~q\ $end
$var wire 1 )> \BLOCO_MEM|RAM1|memRAM[19][12]~q\ $end
$var wire 1 *> \BLOCO_MEM|RAM1|memRAM[23][12]~q\ $end
$var wire 1 +> \BLOCO_MEM|RAM1|Mux19~12_combout\ $end
$var wire 1 ,> \BLOCO_MEM|RAM1|memRAM[26][12]~q\ $end
$var wire 1 -> \BLOCO_MEM|RAM1|memRAM[30][12]~q\ $end
$var wire 1 .> \BLOCO_MEM|RAM1|memRAM[27][12]~q\ $end
$var wire 1 /> \BLOCO_MEM|RAM1|memRAM[31][12]~q\ $end
$var wire 1 0> \BLOCO_MEM|RAM1|Mux19~13_combout\ $end
$var wire 1 1> \BLOCO_MEM|RAM1|Mux19~14_combout\ $end
$var wire 1 2> \BLOCO_MEM|RAM1|memRAM[34][12]~q\ $end
$var wire 1 3> \BLOCO_MEM|RAM1|memRAM[35][12]~q\ $end
$var wire 1 4> \BLOCO_MEM|RAM1|memRAM[50][12]~q\ $end
$var wire 1 5> \BLOCO_MEM|RAM1|memRAM[51][12]~q\ $end
$var wire 1 6> \BLOCO_MEM|RAM1|Mux19~15_combout\ $end
$var wire 1 7> \BLOCO_MEM|RAM1|memRAM[42][12]~q\ $end
$var wire 1 8> \BLOCO_MEM|RAM1|memRAM[43][12]~q\ $end
$var wire 1 9> \BLOCO_MEM|RAM1|memRAM[58][12]~q\ $end
$var wire 1 :> \BLOCO_MEM|RAM1|memRAM[59][12]~q\ $end
$var wire 1 ;> \BLOCO_MEM|RAM1|Mux19~16_combout\ $end
$var wire 1 <> \BLOCO_MEM|RAM1|memRAM[38][12]~q\ $end
$var wire 1 => \BLOCO_MEM|RAM1|memRAM[39][12]~q\ $end
$var wire 1 >> \BLOCO_MEM|RAM1|memRAM[54][12]~q\ $end
$var wire 1 ?> \BLOCO_MEM|RAM1|memRAM[55][12]~q\ $end
$var wire 1 @> \BLOCO_MEM|RAM1|Mux19~17_combout\ $end
$var wire 1 A> \BLOCO_MEM|RAM1|memRAM[46][12]~q\ $end
$var wire 1 B> \BLOCO_MEM|RAM1|memRAM[47][12]~q\ $end
$var wire 1 C> \BLOCO_MEM|RAM1|memRAM[62][12]~q\ $end
$var wire 1 D> \BLOCO_MEM|RAM1|memRAM[63][12]~q\ $end
$var wire 1 E> \BLOCO_MEM|RAM1|Mux19~18_combout\ $end
$var wire 1 F> \BLOCO_MEM|RAM1|Mux19~19_combout\ $end
$var wire 1 G> \BLOCO_MEM|RAM1|Mux19~20_combout\ $end
$var wire 1 H> \BLOCO_MEM|RAM1|Dado_out[12]~52_combout\ $end
$var wire 1 I> \BLOCO_EX|ULA1|ULA13|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 J> \BLOCO_EX|ULA1|ULA13|Somador|saida~0_combout\ $end
$var wire 1 K> \BLOCO_EX|ULA1|ULA11|MuxOperacao|Equal2~0_combout\ $end
$var wire 1 L> \BLOCO_EX|ULA1|ULA13|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 M> \BLOCO_EX|ULA1|ULA13|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 N> \BLOCO_EX|Somador2|Add0~62\ $end
$var wire 1 O> \BLOCO_EX|Somador2|Add0~73_sumout\ $end
$var wire 1 P> \MUX_JR|saida_MUX[12]~20_combout\ $end
$var wire 1 Q> \BLOCO_IF|Somador1|Add0~62\ $end
$var wire 1 R> \BLOCO_IF|Somador1|Add0~73_sumout\ $end
$var wire 1 S> \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\ $end
$var wire 1 T> \BLOCO_ID|BANCO_REG|registrador[12][12]~q\ $end
$var wire 1 U> \BLOCO_ID|BANCO_REG|saidaA[12]~134_combout\ $end
$var wire 1 V> \BLOCO_ID|BANCO_REG|saidaA[12]~135_combout\ $end
$var wire 1 W> \BLOCO_ID|BANCO_REG|saidaA[12]~136_combout\ $end
$var wire 1 X> \BLOCO_ID|BANCO_REG|saidaA[12]~137_combout\ $end
$var wire 1 Y> \BLOCO_ID|BANCO_REG|registrador[16][12]~q\ $end
$var wire 1 Z> \BLOCO_ID|BANCO_REG|registrador[20][12]~q\ $end
$var wire 1 [> \BLOCO_ID|BANCO_REG|registrador[24][12]~q\ $end
$var wire 1 \> \BLOCO_ID|BANCO_REG|registrador[28][12]~q\ $end
$var wire 1 ]> \BLOCO_ID|BANCO_REG|saidaA[12]~138_combout\ $end
$var wire 1 ^> \BLOCO_ID|BANCO_REG|registrador[17][12]~q\ $end
$var wire 1 _> \BLOCO_ID|BANCO_REG|registrador[21][12]~q\ $end
$var wire 1 `> \BLOCO_ID|BANCO_REG|registrador[25][12]~q\ $end
$var wire 1 a> \BLOCO_ID|BANCO_REG|registrador[29][12]~q\ $end
$var wire 1 b> \BLOCO_ID|BANCO_REG|saidaA[12]~139_combout\ $end
$var wire 1 c> \BLOCO_ID|BANCO_REG|registrador[18][12]~q\ $end
$var wire 1 d> \BLOCO_ID|BANCO_REG|registrador[22][12]~q\ $end
$var wire 1 e> \BLOCO_ID|BANCO_REG|registrador[26][12]~q\ $end
$var wire 1 f> \BLOCO_ID|BANCO_REG|registrador[30][12]~q\ $end
$var wire 1 g> \BLOCO_ID|BANCO_REG|saidaA[12]~140_combout\ $end
$var wire 1 h> \BLOCO_ID|BANCO_REG|registrador[19][12]~q\ $end
$var wire 1 i> \BLOCO_ID|BANCO_REG|registrador[23][12]~q\ $end
$var wire 1 j> \BLOCO_ID|BANCO_REG|registrador[27][12]~q\ $end
$var wire 1 k> \BLOCO_ID|BANCO_REG|registrador[31][12]~q\ $end
$var wire 1 l> \BLOCO_ID|BANCO_REG|saidaA[12]~141_combout\ $end
$var wire 1 m> \BLOCO_ID|BANCO_REG|saidaA[12]~142_combout\ $end
$var wire 1 n> \BLOCO_ID|BANCO_REG|saidaA[12]~143_combout\ $end
$var wire 1 o> \BLOCO_ID|BANCO_REG|saidaA[12]~144_combout\ $end
$var wire 1 p> \BLOCO_ID|BANCO_REG|registrador[0][13]~q\ $end
$var wire 1 q> \BLOCO_ID|BANCO_REG|registrador[4][13]~q\ $end
$var wire 1 r> \BLOCO_ID|BANCO_REG|registrador[8][13]~q\ $end
$var wire 1 s> \BLOCO_ID|BANCO_REG|saidaB[13]~65_combout\ $end
$var wire 1 t> \BLOCO_ID|BANCO_REG|registrador[1][13]~q\ $end
$var wire 1 u> \BLOCO_ID|BANCO_REG|registrador[5][13]~q\ $end
$var wire 1 v> \BLOCO_ID|BANCO_REG|registrador[9][13]~q\ $end
$var wire 1 w> \BLOCO_ID|BANCO_REG|registrador[13][13]~q\ $end
$var wire 1 x> \BLOCO_ID|BANCO_REG|saidaB[13]~66_combout\ $end
$var wire 1 y> \BLOCO_ID|BANCO_REG|registrador[2][13]~q\ $end
$var wire 1 z> \BLOCO_ID|BANCO_REG|registrador[6][13]~q\ $end
$var wire 1 {> \BLOCO_ID|BANCO_REG|registrador[10][13]~q\ $end
$var wire 1 |> \BLOCO_ID|BANCO_REG|registrador[14][13]~q\ $end
$var wire 1 }> \BLOCO_ID|BANCO_REG|saidaB[13]~67_combout\ $end
$var wire 1 ~> \BLOCO_ID|BANCO_REG|registrador[3][13]~q\ $end
$var wire 1 !? \BLOCO_ID|BANCO_REG|registrador[7][13]~q\ $end
$var wire 1 "? \BLOCO_ID|BANCO_REG|registrador[11][13]~q\ $end
$var wire 1 #? \BLOCO_ID|BANCO_REG|registrador[15][13]~q\ $end
$var wire 1 $? \BLOCO_ID|BANCO_REG|saidaB[13]~68_combout\ $end
$var wire 1 %? \BLOCO_ID|BANCO_REG|saidaB[13]~69_combout\ $end
$var wire 1 &? \BLOCO_MEM|RAM1|memRAM[0][13]~q\ $end
$var wire 1 '? \BLOCO_MEM|RAM1|memRAM[32][13]~q\ $end
$var wire 1 (? \BLOCO_MEM|RAM1|memRAM[2][13]~q\ $end
$var wire 1 )? \BLOCO_MEM|RAM1|memRAM[34][13]~q\ $end
$var wire 1 *? \BLOCO_MEM|RAM1|Mux18~0_combout\ $end
$var wire 1 +? \BLOCO_MEM|RAM1|memRAM[1][13]~q\ $end
$var wire 1 ,? \BLOCO_MEM|RAM1|memRAM[33][13]~q\ $end
$var wire 1 -? \BLOCO_MEM|RAM1|memRAM[3][13]~q\ $end
$var wire 1 .? \BLOCO_MEM|RAM1|memRAM[35][13]~q\ $end
$var wire 1 /? \BLOCO_MEM|RAM1|Mux18~1_combout\ $end
$var wire 1 0? \BLOCO_MEM|RAM1|memRAM[16][13]~q\ $end
$var wire 1 1? \BLOCO_MEM|RAM1|memRAM[48][13]~q\ $end
$var wire 1 2? \BLOCO_MEM|RAM1|memRAM[18][13]~q\ $end
$var wire 1 3? \BLOCO_MEM|RAM1|memRAM[50][13]~q\ $end
$var wire 1 4? \BLOCO_MEM|RAM1|Mux18~2_combout\ $end
$var wire 1 5? \BLOCO_MEM|RAM1|memRAM[17][13]~q\ $end
$var wire 1 6? \BLOCO_MEM|RAM1|memRAM[49][13]~q\ $end
$var wire 1 7? \BLOCO_MEM|RAM1|memRAM[19][13]~q\ $end
$var wire 1 8? \BLOCO_MEM|RAM1|memRAM[51][13]~q\ $end
$var wire 1 9? \BLOCO_MEM|RAM1|Mux18~3_combout\ $end
$var wire 1 :? \BLOCO_MEM|RAM1|Mux18~4_combout\ $end
$var wire 1 ;? \BLOCO_MEM|RAM1|memRAM[4][13]~q\ $end
$var wire 1 <? \BLOCO_MEM|RAM1|memRAM[36][13]~q\ $end
$var wire 1 =? \BLOCO_MEM|RAM1|memRAM[6][13]~q\ $end
$var wire 1 >? \BLOCO_MEM|RAM1|memRAM[38][13]~q\ $end
$var wire 1 ?? \BLOCO_MEM|RAM1|Mux18~5_combout\ $end
$var wire 1 @? \BLOCO_MEM|RAM1|memRAM[5][13]~q\ $end
$var wire 1 A? \BLOCO_MEM|RAM1|memRAM[37][13]~q\ $end
$var wire 1 B? \BLOCO_MEM|RAM1|memRAM[7][13]~q\ $end
$var wire 1 C? \BLOCO_MEM|RAM1|memRAM[39][13]~q\ $end
$var wire 1 D? \BLOCO_MEM|RAM1|Mux18~6_combout\ $end
$var wire 1 E? \BLOCO_MEM|RAM1|memRAM[20][13]~q\ $end
$var wire 1 F? \BLOCO_MEM|RAM1|memRAM[52][13]~q\ $end
$var wire 1 G? \BLOCO_MEM|RAM1|memRAM[22][13]~q\ $end
$var wire 1 H? \BLOCO_MEM|RAM1|memRAM[54][13]~q\ $end
$var wire 1 I? \BLOCO_MEM|RAM1|Mux18~7_combout\ $end
$var wire 1 J? \BLOCO_MEM|RAM1|memRAM[21][13]~q\ $end
$var wire 1 K? \BLOCO_MEM|RAM1|memRAM[53][13]~q\ $end
$var wire 1 L? \BLOCO_MEM|RAM1|memRAM[23][13]~q\ $end
$var wire 1 M? \BLOCO_MEM|RAM1|memRAM[55][13]~q\ $end
$var wire 1 N? \BLOCO_MEM|RAM1|Mux18~8_combout\ $end
$var wire 1 O? \BLOCO_MEM|RAM1|Mux18~9_combout\ $end
$var wire 1 P? \BLOCO_MEM|RAM1|memRAM[8][13]~q\ $end
$var wire 1 Q? \BLOCO_MEM|RAM1|memRAM[40][13]~q\ $end
$var wire 1 R? \BLOCO_MEM|RAM1|memRAM[10][13]~q\ $end
$var wire 1 S? \BLOCO_MEM|RAM1|memRAM[42][13]~q\ $end
$var wire 1 T? \BLOCO_MEM|RAM1|Mux18~10_combout\ $end
$var wire 1 U? \BLOCO_MEM|RAM1|memRAM[9][13]~q\ $end
$var wire 1 V? \BLOCO_MEM|RAM1|memRAM[41][13]~q\ $end
$var wire 1 W? \BLOCO_MEM|RAM1|memRAM[11][13]~q\ $end
$var wire 1 X? \BLOCO_MEM|RAM1|memRAM[43][13]~q\ $end
$var wire 1 Y? \BLOCO_MEM|RAM1|Mux18~11_combout\ $end
$var wire 1 Z? \BLOCO_MEM|RAM1|memRAM[24][13]~q\ $end
$var wire 1 [? \BLOCO_MEM|RAM1|memRAM[56][13]~q\ $end
$var wire 1 \? \BLOCO_MEM|RAM1|memRAM[26][13]~q\ $end
$var wire 1 ]? \BLOCO_MEM|RAM1|memRAM[58][13]~q\ $end
$var wire 1 ^? \BLOCO_MEM|RAM1|Mux18~12_combout\ $end
$var wire 1 _? \BLOCO_MEM|RAM1|memRAM[25][13]~q\ $end
$var wire 1 `? \BLOCO_MEM|RAM1|memRAM[57][13]~q\ $end
$var wire 1 a? \BLOCO_MEM|RAM1|memRAM[27][13]~q\ $end
$var wire 1 b? \BLOCO_MEM|RAM1|memRAM[59][13]~q\ $end
$var wire 1 c? \BLOCO_MEM|RAM1|Mux18~13_combout\ $end
$var wire 1 d? \BLOCO_MEM|RAM1|Mux18~14_combout\ $end
$var wire 1 e? \BLOCO_MEM|RAM1|memRAM[12][13]~q\ $end
$var wire 1 f? \BLOCO_MEM|RAM1|memRAM[44][13]~q\ $end
$var wire 1 g? \BLOCO_MEM|RAM1|memRAM[28][13]~q\ $end
$var wire 1 h? \BLOCO_MEM|RAM1|memRAM[60][13]~q\ $end
$var wire 1 i? \BLOCO_MEM|RAM1|Mux18~15_combout\ $end
$var wire 1 j? \BLOCO_MEM|RAM1|memRAM[13][13]~q\ $end
$var wire 1 k? \BLOCO_MEM|RAM1|memRAM[45][13]~q\ $end
$var wire 1 l? \BLOCO_MEM|RAM1|memRAM[29][13]~q\ $end
$var wire 1 m? \BLOCO_MEM|RAM1|memRAM[61][13]~q\ $end
$var wire 1 n? \BLOCO_MEM|RAM1|Mux18~16_combout\ $end
$var wire 1 o? \BLOCO_MEM|RAM1|memRAM[14][13]~q\ $end
$var wire 1 p? \BLOCO_MEM|RAM1|memRAM[46][13]~q\ $end
$var wire 1 q? \BLOCO_MEM|RAM1|memRAM[30][13]~q\ $end
$var wire 1 r? \BLOCO_MEM|RAM1|memRAM[62][13]~q\ $end
$var wire 1 s? \BLOCO_MEM|RAM1|Mux18~17_combout\ $end
$var wire 1 t? \BLOCO_MEM|RAM1|memRAM[15][13]~q\ $end
$var wire 1 u? \BLOCO_MEM|RAM1|memRAM[47][13]~q\ $end
$var wire 1 v? \BLOCO_MEM|RAM1|memRAM[31][13]~q\ $end
$var wire 1 w? \BLOCO_MEM|RAM1|memRAM[63][13]~q\ $end
$var wire 1 x? \BLOCO_MEM|RAM1|Mux18~18_combout\ $end
$var wire 1 y? \BLOCO_MEM|RAM1|Mux18~19_combout\ $end
$var wire 1 z? \BLOCO_MEM|RAM1|Mux18~20_combout\ $end
$var wire 1 {? \BLOCO_MEM|RAM1|Dado_out[13]~54_combout\ $end
$var wire 1 |? \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 }? \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 ~? \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~3_combout\ $end
$var wire 1 !@ \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~4_combout\ $end
$var wire 1 "@ \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 #@ \BLOCO_EX|Somador2|Add0~74\ $end
$var wire 1 $@ \BLOCO_EX|Somador2|Add0~81_sumout\ $end
$var wire 1 %@ \MUX_JR|saida_MUX[13]~22_combout\ $end
$var wire 1 &@ \BLOCO_IF|Somador1|Add0~74\ $end
$var wire 1 '@ \BLOCO_IF|Somador1|Add0~81_sumout\ $end
$var wire 1 (@ \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\ $end
$var wire 1 )@ \BLOCO_ID|BANCO_REG|registrador[12][13]~q\ $end
$var wire 1 *@ \BLOCO_ID|BANCO_REG|saidaA[13]~145_combout\ $end
$var wire 1 +@ \BLOCO_ID|BANCO_REG|saidaA[13]~146_combout\ $end
$var wire 1 ,@ \BLOCO_ID|BANCO_REG|saidaA[13]~147_combout\ $end
$var wire 1 -@ \BLOCO_ID|BANCO_REG|saidaA[13]~148_combout\ $end
$var wire 1 .@ \BLOCO_ID|BANCO_REG|registrador[16][13]~q\ $end
$var wire 1 /@ \BLOCO_ID|BANCO_REG|registrador[20][13]~q\ $end
$var wire 1 0@ \BLOCO_ID|BANCO_REG|registrador[24][13]~q\ $end
$var wire 1 1@ \BLOCO_ID|BANCO_REG|registrador[28][13]~q\ $end
$var wire 1 2@ \BLOCO_ID|BANCO_REG|saidaA[13]~149_combout\ $end
$var wire 1 3@ \BLOCO_ID|BANCO_REG|registrador[17][13]~q\ $end
$var wire 1 4@ \BLOCO_ID|BANCO_REG|registrador[21][13]~q\ $end
$var wire 1 5@ \BLOCO_ID|BANCO_REG|registrador[25][13]~q\ $end
$var wire 1 6@ \BLOCO_ID|BANCO_REG|registrador[29][13]~q\ $end
$var wire 1 7@ \BLOCO_ID|BANCO_REG|saidaA[13]~150_combout\ $end
$var wire 1 8@ \BLOCO_ID|BANCO_REG|registrador[18][13]~q\ $end
$var wire 1 9@ \BLOCO_ID|BANCO_REG|registrador[22][13]~q\ $end
$var wire 1 :@ \BLOCO_ID|BANCO_REG|registrador[26][13]~q\ $end
$var wire 1 ;@ \BLOCO_ID|BANCO_REG|registrador[30][13]~q\ $end
$var wire 1 <@ \BLOCO_ID|BANCO_REG|saidaA[13]~151_combout\ $end
$var wire 1 =@ \BLOCO_ID|BANCO_REG|registrador[19][13]~q\ $end
$var wire 1 >@ \BLOCO_ID|BANCO_REG|registrador[23][13]~q\ $end
$var wire 1 ?@ \BLOCO_ID|BANCO_REG|registrador[27][13]~q\ $end
$var wire 1 @@ \BLOCO_ID|BANCO_REG|registrador[31][13]~q\ $end
$var wire 1 A@ \BLOCO_ID|BANCO_REG|saidaA[13]~152_combout\ $end
$var wire 1 B@ \BLOCO_ID|BANCO_REG|saidaA[13]~153_combout\ $end
$var wire 1 C@ \BLOCO_ID|BANCO_REG|saidaA[13]~154_combout\ $end
$var wire 1 D@ \BLOCO_ID|BANCO_REG|saidaA[13]~155_combout\ $end
$var wire 1 E@ \BLOCO_EX|ULA1|ULA14|Somador|saida~0_combout\ $end
$var wire 1 F@ \BLOCO_EX|ULA1|ULA14|Somador|cOut~0_combout\ $end
$var wire 1 G@ \BLOCO_EX|ULA1|ULA14|Somador|cOut~1_combout\ $end
$var wire 1 H@ \BLOCO_ID|BANCO_REG|registrador[0][14]~q\ $end
$var wire 1 I@ \BLOCO_ID|BANCO_REG|registrador[1][14]~q\ $end
$var wire 1 J@ \BLOCO_ID|BANCO_REG|registrador[2][14]~q\ $end
$var wire 1 K@ \BLOCO_ID|BANCO_REG|registrador[3][14]~q\ $end
$var wire 1 L@ \BLOCO_ID|BANCO_REG|saidaB[14]~70_combout\ $end
$var wire 1 M@ \BLOCO_ID|BANCO_REG|registrador[4][14]~q\ $end
$var wire 1 N@ \BLOCO_ID|BANCO_REG|registrador[5][14]~q\ $end
$var wire 1 O@ \BLOCO_ID|BANCO_REG|registrador[6][14]~q\ $end
$var wire 1 P@ \BLOCO_ID|BANCO_REG|registrador[7][14]~q\ $end
$var wire 1 Q@ \BLOCO_ID|BANCO_REG|saidaB[14]~71_combout\ $end
$var wire 1 R@ \BLOCO_ID|BANCO_REG|registrador[8][14]~q\ $end
$var wire 1 S@ \BLOCO_ID|BANCO_REG|registrador[9][14]~q\ $end
$var wire 1 T@ \BLOCO_ID|BANCO_REG|registrador[10][14]~q\ $end
$var wire 1 U@ \BLOCO_ID|BANCO_REG|registrador[11][14]~q\ $end
$var wire 1 V@ \BLOCO_ID|BANCO_REG|saidaB[14]~72_combout\ $end
$var wire 1 W@ \BLOCO_ID|BANCO_REG|registrador[13][14]~q\ $end
$var wire 1 X@ \BLOCO_ID|BANCO_REG|registrador[14][14]~q\ $end
$var wire 1 Y@ \BLOCO_ID|BANCO_REG|registrador[15][14]~q\ $end
$var wire 1 Z@ \BLOCO_ID|BANCO_REG|saidaB[14]~73_combout\ $end
$var wire 1 [@ \BLOCO_ID|BANCO_REG|saidaB[14]~74_combout\ $end
$var wire 1 \@ \BLOCO_MEM|RAM1|memRAM[0][14]~q\ $end
$var wire 1 ]@ \BLOCO_MEM|RAM1|memRAM[8][14]~q\ $end
$var wire 1 ^@ \BLOCO_MEM|RAM1|memRAM[4][14]~q\ $end
$var wire 1 _@ \BLOCO_MEM|RAM1|memRAM[12][14]~q\ $end
$var wire 1 `@ \BLOCO_MEM|RAM1|Mux17~0_combout\ $end
$var wire 1 a@ \BLOCO_MEM|RAM1|memRAM[1][14]~q\ $end
$var wire 1 b@ \BLOCO_MEM|RAM1|memRAM[9][14]~q\ $end
$var wire 1 c@ \BLOCO_MEM|RAM1|memRAM[5][14]~q\ $end
$var wire 1 d@ \BLOCO_MEM|RAM1|memRAM[13][14]~q\ $end
$var wire 1 e@ \BLOCO_MEM|RAM1|Mux17~1_combout\ $end
$var wire 1 f@ \BLOCO_MEM|RAM1|memRAM[2][14]~q\ $end
$var wire 1 g@ \BLOCO_MEM|RAM1|memRAM[10][14]~q\ $end
$var wire 1 h@ \BLOCO_MEM|RAM1|memRAM[6][14]~q\ $end
$var wire 1 i@ \BLOCO_MEM|RAM1|memRAM[14][14]~q\ $end
$var wire 1 j@ \BLOCO_MEM|RAM1|Mux17~2_combout\ $end
$var wire 1 k@ \BLOCO_MEM|RAM1|memRAM[3][14]~q\ $end
$var wire 1 l@ \BLOCO_MEM|RAM1|memRAM[11][14]~q\ $end
$var wire 1 m@ \BLOCO_MEM|RAM1|memRAM[7][14]~q\ $end
$var wire 1 n@ \BLOCO_MEM|RAM1|memRAM[15][14]~q\ $end
$var wire 1 o@ \BLOCO_MEM|RAM1|Mux17~3_combout\ $end
$var wire 1 p@ \BLOCO_MEM|RAM1|Mux17~4_combout\ $end
$var wire 1 q@ \BLOCO_MEM|RAM1|memRAM[32][14]~q\ $end
$var wire 1 r@ \BLOCO_MEM|RAM1|memRAM[36][14]~q\ $end
$var wire 1 s@ \BLOCO_MEM|RAM1|memRAM[33][14]~q\ $end
$var wire 1 t@ \BLOCO_MEM|RAM1|memRAM[37][14]~q\ $end
$var wire 1 u@ \BLOCO_MEM|RAM1|Mux17~5_combout\ $end
$var wire 1 v@ \BLOCO_MEM|RAM1|memRAM[40][14]~q\ $end
$var wire 1 w@ \BLOCO_MEM|RAM1|memRAM[44][14]~q\ $end
$var wire 1 x@ \BLOCO_MEM|RAM1|memRAM[41][14]~q\ $end
$var wire 1 y@ \BLOCO_MEM|RAM1|memRAM[45][14]~q\ $end
$var wire 1 z@ \BLOCO_MEM|RAM1|Mux17~6_combout\ $end
$var wire 1 {@ \BLOCO_MEM|RAM1|memRAM[34][14]~q\ $end
$var wire 1 |@ \BLOCO_MEM|RAM1|memRAM[38][14]~q\ $end
$var wire 1 }@ \BLOCO_MEM|RAM1|memRAM[35][14]~q\ $end
$var wire 1 ~@ \BLOCO_MEM|RAM1|memRAM[39][14]~q\ $end
$var wire 1 !A \BLOCO_MEM|RAM1|Mux17~7_combout\ $end
$var wire 1 "A \BLOCO_MEM|RAM1|memRAM[42][14]~q\ $end
$var wire 1 #A \BLOCO_MEM|RAM1|memRAM[46][14]~q\ $end
$var wire 1 $A \BLOCO_MEM|RAM1|memRAM[43][14]~q\ $end
$var wire 1 %A \BLOCO_MEM|RAM1|memRAM[47][14]~q\ $end
$var wire 1 &A \BLOCO_MEM|RAM1|Mux17~8_combout\ $end
$var wire 1 'A \BLOCO_MEM|RAM1|Mux17~9_combout\ $end
$var wire 1 (A \BLOCO_MEM|RAM1|memRAM[16][14]~q\ $end
$var wire 1 )A \BLOCO_MEM|RAM1|memRAM[24][14]~q\ $end
$var wire 1 *A \BLOCO_MEM|RAM1|memRAM[20][14]~q\ $end
$var wire 1 +A \BLOCO_MEM|RAM1|memRAM[28][14]~q\ $end
$var wire 1 ,A \BLOCO_MEM|RAM1|Mux17~10_combout\ $end
$var wire 1 -A \BLOCO_MEM|RAM1|memRAM[17][14]~q\ $end
$var wire 1 .A \BLOCO_MEM|RAM1|memRAM[25][14]~q\ $end
$var wire 1 /A \BLOCO_MEM|RAM1|memRAM[21][14]~q\ $end
$var wire 1 0A \BLOCO_MEM|RAM1|memRAM[29][14]~q\ $end
$var wire 1 1A \BLOCO_MEM|RAM1|Mux17~11_combout\ $end
$var wire 1 2A \BLOCO_MEM|RAM1|memRAM[18][14]~q\ $end
$var wire 1 3A \BLOCO_MEM|RAM1|memRAM[26][14]~q\ $end
$var wire 1 4A \BLOCO_MEM|RAM1|memRAM[22][14]~q\ $end
$var wire 1 5A \BLOCO_MEM|RAM1|memRAM[30][14]~q\ $end
$var wire 1 6A \BLOCO_MEM|RAM1|Mux17~12_combout\ $end
$var wire 1 7A \BLOCO_MEM|RAM1|memRAM[19][14]~q\ $end
$var wire 1 8A \BLOCO_MEM|RAM1|memRAM[27][14]~q\ $end
$var wire 1 9A \BLOCO_MEM|RAM1|memRAM[23][14]~q\ $end
$var wire 1 :A \BLOCO_MEM|RAM1|memRAM[31][14]~q\ $end
$var wire 1 ;A \BLOCO_MEM|RAM1|Mux17~13_combout\ $end
$var wire 1 <A \BLOCO_MEM|RAM1|Mux17~14_combout\ $end
$var wire 1 =A \BLOCO_MEM|RAM1|memRAM[48][14]~q\ $end
$var wire 1 >A \BLOCO_MEM|RAM1|memRAM[56][14]~q\ $end
$var wire 1 ?A \BLOCO_MEM|RAM1|memRAM[50][14]~q\ $end
$var wire 1 @A \BLOCO_MEM|RAM1|memRAM[58][14]~q\ $end
$var wire 1 AA \BLOCO_MEM|RAM1|Mux17~15_combout\ $end
$var wire 1 BA \BLOCO_MEM|RAM1|memRAM[52][14]~q\ $end
$var wire 1 CA \BLOCO_MEM|RAM1|memRAM[60][14]~q\ $end
$var wire 1 DA \BLOCO_MEM|RAM1|memRAM[54][14]~q\ $end
$var wire 1 EA \BLOCO_MEM|RAM1|memRAM[62][14]~q\ $end
$var wire 1 FA \BLOCO_MEM|RAM1|Mux17~16_combout\ $end
$var wire 1 GA \BLOCO_MEM|RAM1|memRAM[49][14]~q\ $end
$var wire 1 HA \BLOCO_MEM|RAM1|memRAM[57][14]~q\ $end
$var wire 1 IA \BLOCO_MEM|RAM1|memRAM[51][14]~q\ $end
$var wire 1 JA \BLOCO_MEM|RAM1|memRAM[59][14]~q\ $end
$var wire 1 KA \BLOCO_MEM|RAM1|Mux17~17_combout\ $end
$var wire 1 LA \BLOCO_MEM|RAM1|memRAM[53][14]~q\ $end
$var wire 1 MA \BLOCO_MEM|RAM1|memRAM[61][14]~q\ $end
$var wire 1 NA \BLOCO_MEM|RAM1|memRAM[55][14]~q\ $end
$var wire 1 OA \BLOCO_MEM|RAM1|memRAM[63][14]~q\ $end
$var wire 1 PA \BLOCO_MEM|RAM1|Mux17~18_combout\ $end
$var wire 1 QA \BLOCO_MEM|RAM1|Mux17~19_combout\ $end
$var wire 1 RA \BLOCO_MEM|RAM1|Mux17~20_combout\ $end
$var wire 1 SA \BLOCO_MEM|RAM1|Dado_out[14]~55_combout\ $end
$var wire 1 TA \BLOCO_EX|ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 UA \BLOCO_EX|ULA1|ULA15|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 VA \BLOCO_EX|Somador2|Add0~82\ $end
$var wire 1 WA \BLOCO_EX|Somador2|Add0~85_sumout\ $end
$var wire 1 XA \MUX_JR|saida_MUX[14]~23_combout\ $end
$var wire 1 YA \BLOCO_IF|Somador1|Add0~82\ $end
$var wire 1 ZA \BLOCO_IF|Somador1|Add0~85_sumout\ $end
$var wire 1 [A \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\ $end
$var wire 1 \A \BLOCO_ID|BANCO_REG|registrador[12][14]~q\ $end
$var wire 1 ]A \BLOCO_ID|BANCO_REG|saidaA[14]~156_combout\ $end
$var wire 1 ^A \BLOCO_ID|BANCO_REG|saidaA[14]~157_combout\ $end
$var wire 1 _A \BLOCO_ID|BANCO_REG|saidaA[14]~158_combout\ $end
$var wire 1 `A \BLOCO_ID|BANCO_REG|saidaA[14]~159_combout\ $end
$var wire 1 aA \BLOCO_ID|BANCO_REG|registrador[16][14]~q\ $end
$var wire 1 bA \BLOCO_ID|BANCO_REG|registrador[20][14]~q\ $end
$var wire 1 cA \BLOCO_ID|BANCO_REG|registrador[24][14]~q\ $end
$var wire 1 dA \BLOCO_ID|BANCO_REG|registrador[28][14]~q\ $end
$var wire 1 eA \BLOCO_ID|BANCO_REG|saidaA[14]~160_combout\ $end
$var wire 1 fA \BLOCO_ID|BANCO_REG|registrador[17][14]~q\ $end
$var wire 1 gA \BLOCO_ID|BANCO_REG|registrador[21][14]~q\ $end
$var wire 1 hA \BLOCO_ID|BANCO_REG|registrador[25][14]~q\ $end
$var wire 1 iA \BLOCO_ID|BANCO_REG|registrador[29][14]~q\ $end
$var wire 1 jA \BLOCO_ID|BANCO_REG|saidaA[14]~161_combout\ $end
$var wire 1 kA \BLOCO_ID|BANCO_REG|registrador[18][14]~q\ $end
$var wire 1 lA \BLOCO_ID|BANCO_REG|registrador[22][14]~q\ $end
$var wire 1 mA \BLOCO_ID|BANCO_REG|registrador[26][14]~q\ $end
$var wire 1 nA \BLOCO_ID|BANCO_REG|registrador[30][14]~q\ $end
$var wire 1 oA \BLOCO_ID|BANCO_REG|saidaA[14]~162_combout\ $end
$var wire 1 pA \BLOCO_ID|BANCO_REG|registrador[19][14]~q\ $end
$var wire 1 qA \BLOCO_ID|BANCO_REG|registrador[23][14]~q\ $end
$var wire 1 rA \BLOCO_ID|BANCO_REG|registrador[27][14]~q\ $end
$var wire 1 sA \BLOCO_ID|BANCO_REG|registrador[31][14]~q\ $end
$var wire 1 tA \BLOCO_ID|BANCO_REG|saidaA[14]~163_combout\ $end
$var wire 1 uA \BLOCO_ID|BANCO_REG|saidaA[14]~164_combout\ $end
$var wire 1 vA \BLOCO_ID|BANCO_REG|saidaA[14]~165_combout\ $end
$var wire 1 wA \BLOCO_ID|BANCO_REG|saidaA[14]~166_combout\ $end
$var wire 1 xA \BLOCO_ID|BANCO_REG|registrador[0][15]~q\ $end
$var wire 1 yA \BLOCO_ID|BANCO_REG|registrador[4][15]~q\ $end
$var wire 1 zA \BLOCO_ID|BANCO_REG|registrador[8][15]~q\ $end
$var wire 1 {A \BLOCO_ID|BANCO_REG|saidaB[15]~75_combout\ $end
$var wire 1 |A \BLOCO_ID|BANCO_REG|registrador[1][15]~q\ $end
$var wire 1 }A \BLOCO_ID|BANCO_REG|registrador[5][15]~q\ $end
$var wire 1 ~A \BLOCO_ID|BANCO_REG|registrador[9][15]~q\ $end
$var wire 1 !B \BLOCO_ID|BANCO_REG|registrador[13][15]~q\ $end
$var wire 1 "B \BLOCO_ID|BANCO_REG|saidaB[15]~76_combout\ $end
$var wire 1 #B \BLOCO_ID|BANCO_REG|registrador[2][15]~q\ $end
$var wire 1 $B \BLOCO_ID|BANCO_REG|registrador[6][15]~q\ $end
$var wire 1 %B \BLOCO_ID|BANCO_REG|registrador[10][15]~q\ $end
$var wire 1 &B \BLOCO_ID|BANCO_REG|registrador[14][15]~q\ $end
$var wire 1 'B \BLOCO_ID|BANCO_REG|saidaB[15]~77_combout\ $end
$var wire 1 (B \BLOCO_ID|BANCO_REG|registrador[3][15]~q\ $end
$var wire 1 )B \BLOCO_ID|BANCO_REG|registrador[7][15]~q\ $end
$var wire 1 *B \BLOCO_ID|BANCO_REG|registrador[11][15]~q\ $end
$var wire 1 +B \BLOCO_ID|BANCO_REG|registrador[15][15]~q\ $end
$var wire 1 ,B \BLOCO_ID|BANCO_REG|saidaB[15]~78_combout\ $end
$var wire 1 -B \BLOCO_ID|BANCO_REG|saidaB[15]~79_combout\ $end
$var wire 1 .B \BLOCO_MEM|RAM1|memRAM[0][15]~q\ $end
$var wire 1 /B \BLOCO_MEM|RAM1|memRAM[32][15]~q\ $end
$var wire 1 0B \BLOCO_MEM|RAM1|memRAM[16][15]~q\ $end
$var wire 1 1B \BLOCO_MEM|RAM1|memRAM[48][15]~q\ $end
$var wire 1 2B \BLOCO_MEM|RAM1|Mux16~0_combout\ $end
$var wire 1 3B \BLOCO_MEM|RAM1|memRAM[8][15]~q\ $end
$var wire 1 4B \BLOCO_MEM|RAM1|memRAM[40][15]~q\ $end
$var wire 1 5B \BLOCO_MEM|RAM1|memRAM[24][15]~q\ $end
$var wire 1 6B \BLOCO_MEM|RAM1|memRAM[56][15]~q\ $end
$var wire 1 7B \BLOCO_MEM|RAM1|Mux16~1_combout\ $end
$var wire 1 8B \BLOCO_MEM|RAM1|memRAM[4][15]~q\ $end
$var wire 1 9B \BLOCO_MEM|RAM1|memRAM[36][15]~q\ $end
$var wire 1 :B \BLOCO_MEM|RAM1|memRAM[20][15]~q\ $end
$var wire 1 ;B \BLOCO_MEM|RAM1|memRAM[52][15]~q\ $end
$var wire 1 <B \BLOCO_MEM|RAM1|Mux16~2_combout\ $end
$var wire 1 =B \BLOCO_MEM|RAM1|memRAM[12][15]~q\ $end
$var wire 1 >B \BLOCO_MEM|RAM1|memRAM[44][15]~q\ $end
$var wire 1 ?B \BLOCO_MEM|RAM1|memRAM[28][15]~q\ $end
$var wire 1 @B \BLOCO_MEM|RAM1|memRAM[60][15]~q\ $end
$var wire 1 AB \BLOCO_MEM|RAM1|Mux16~3_combout\ $end
$var wire 1 BB \BLOCO_MEM|RAM1|Mux16~4_combout\ $end
$var wire 1 CB \BLOCO_MEM|RAM1|memRAM[1][15]~q\ $end
$var wire 1 DB \BLOCO_MEM|RAM1|memRAM[33][15]~q\ $end
$var wire 1 EB \BLOCO_MEM|RAM1|memRAM[17][15]~q\ $end
$var wire 1 FB \BLOCO_MEM|RAM1|memRAM[49][15]~q\ $end
$var wire 1 GB \BLOCO_MEM|RAM1|Mux16~5_combout\ $end
$var wire 1 HB \BLOCO_MEM|RAM1|memRAM[9][15]~q\ $end
$var wire 1 IB \BLOCO_MEM|RAM1|memRAM[41][15]~q\ $end
$var wire 1 JB \BLOCO_MEM|RAM1|memRAM[25][15]~q\ $end
$var wire 1 KB \BLOCO_MEM|RAM1|memRAM[57][15]~q\ $end
$var wire 1 LB \BLOCO_MEM|RAM1|Mux16~6_combout\ $end
$var wire 1 MB \BLOCO_MEM|RAM1|memRAM[5][15]~q\ $end
$var wire 1 NB \BLOCO_MEM|RAM1|memRAM[37][15]~q\ $end
$var wire 1 OB \BLOCO_MEM|RAM1|memRAM[21][15]~q\ $end
$var wire 1 PB \BLOCO_MEM|RAM1|memRAM[53][15]~q\ $end
$var wire 1 QB \BLOCO_MEM|RAM1|Mux16~7_combout\ $end
$var wire 1 RB \BLOCO_MEM|RAM1|memRAM[13][15]~q\ $end
$var wire 1 SB \BLOCO_MEM|RAM1|memRAM[45][15]~q\ $end
$var wire 1 TB \BLOCO_MEM|RAM1|memRAM[29][15]~q\ $end
$var wire 1 UB \BLOCO_MEM|RAM1|memRAM[61][15]~q\ $end
$var wire 1 VB \BLOCO_MEM|RAM1|Mux16~8_combout\ $end
$var wire 1 WB \BLOCO_MEM|RAM1|Mux16~9_combout\ $end
$var wire 1 XB \BLOCO_MEM|RAM1|memRAM[2][15]~q\ $end
$var wire 1 YB \BLOCO_MEM|RAM1|memRAM[34][15]~q\ $end
$var wire 1 ZB \BLOCO_MEM|RAM1|memRAM[6][15]~q\ $end
$var wire 1 [B \BLOCO_MEM|RAM1|memRAM[38][15]~q\ $end
$var wire 1 \B \BLOCO_MEM|RAM1|Mux16~10_combout\ $end
$var wire 1 ]B \BLOCO_MEM|RAM1|memRAM[10][15]~q\ $end
$var wire 1 ^B \BLOCO_MEM|RAM1|memRAM[42][15]~q\ $end
$var wire 1 _B \BLOCO_MEM|RAM1|memRAM[14][15]~q\ $end
$var wire 1 `B \BLOCO_MEM|RAM1|memRAM[46][15]~q\ $end
$var wire 1 aB \BLOCO_MEM|RAM1|Mux16~11_combout\ $end
$var wire 1 bB \BLOCO_MEM|RAM1|memRAM[18][15]~q\ $end
$var wire 1 cB \BLOCO_MEM|RAM1|memRAM[50][15]~q\ $end
$var wire 1 dB \BLOCO_MEM|RAM1|memRAM[22][15]~q\ $end
$var wire 1 eB \BLOCO_MEM|RAM1|memRAM[54][15]~q\ $end
$var wire 1 fB \BLOCO_MEM|RAM1|Mux16~12_combout\ $end
$var wire 1 gB \BLOCO_MEM|RAM1|memRAM[26][15]~q\ $end
$var wire 1 hB \BLOCO_MEM|RAM1|memRAM[58][15]~q\ $end
$var wire 1 iB \BLOCO_MEM|RAM1|memRAM[30][15]~q\ $end
$var wire 1 jB \BLOCO_MEM|RAM1|memRAM[62][15]~q\ $end
$var wire 1 kB \BLOCO_MEM|RAM1|Mux16~13_combout\ $end
$var wire 1 lB \BLOCO_MEM|RAM1|Mux16~14_combout\ $end
$var wire 1 mB \BLOCO_MEM|RAM1|memRAM[3][15]~q\ $end
$var wire 1 nB \BLOCO_MEM|RAM1|memRAM[11][15]~q\ $end
$var wire 1 oB \BLOCO_MEM|RAM1|memRAM[35][15]~q\ $end
$var wire 1 pB \BLOCO_MEM|RAM1|memRAM[43][15]~q\ $end
$var wire 1 qB \BLOCO_MEM|RAM1|Mux16~15_combout\ $end
$var wire 1 rB \BLOCO_MEM|RAM1|memRAM[7][15]~q\ $end
$var wire 1 sB \BLOCO_MEM|RAM1|memRAM[15][15]~q\ $end
$var wire 1 tB \BLOCO_MEM|RAM1|memRAM[39][15]~q\ $end
$var wire 1 uB \BLOCO_MEM|RAM1|memRAM[47][15]~q\ $end
$var wire 1 vB \BLOCO_MEM|RAM1|Mux16~16_combout\ $end
$var wire 1 wB \BLOCO_MEM|RAM1|memRAM[19][15]~q\ $end
$var wire 1 xB \BLOCO_MEM|RAM1|memRAM[27][15]~q\ $end
$var wire 1 yB \BLOCO_MEM|RAM1|memRAM[51][15]~q\ $end
$var wire 1 zB \BLOCO_MEM|RAM1|memRAM[59][15]~q\ $end
$var wire 1 {B \BLOCO_MEM|RAM1|Mux16~17_combout\ $end
$var wire 1 |B \BLOCO_MEM|RAM1|memRAM[23][15]~q\ $end
$var wire 1 }B \BLOCO_MEM|RAM1|memRAM[31][15]~q\ $end
$var wire 1 ~B \BLOCO_MEM|RAM1|memRAM[55][15]~q\ $end
$var wire 1 !C \BLOCO_MEM|RAM1|memRAM[63][15]~q\ $end
$var wire 1 "C \BLOCO_MEM|RAM1|Mux16~18_combout\ $end
$var wire 1 #C \BLOCO_MEM|RAM1|Mux16~19_combout\ $end
$var wire 1 $C \BLOCO_MEM|RAM1|Mux16~20_combout\ $end
$var wire 1 %C \BLOCO_MEM|RAM1|Dado_out[15]~53_combout\ $end
$var wire 1 &C \BLOCO_EX|ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 'C \BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 (C \BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 )C \BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 *C \BLOCO_EX|Somador2|Add0~86\ $end
$var wire 1 +C \BLOCO_EX|Somador2|Add0~77_sumout\ $end
$var wire 1 ,C \MUX_JR|saida_MUX[15]~21_combout\ $end
$var wire 1 -C \BLOCO_IF|Somador1|Add0~86\ $end
$var wire 1 .C \BLOCO_IF|Somador1|Add0~77_sumout\ $end
$var wire 1 /C \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\ $end
$var wire 1 0C \BLOCO_ID|BANCO_REG|registrador[12][15]~q\ $end
$var wire 1 1C \BLOCO_ID|BANCO_REG|saidaA[15]~167_combout\ $end
$var wire 1 2C \BLOCO_ID|BANCO_REG|saidaA[15]~168_combout\ $end
$var wire 1 3C \BLOCO_ID|BANCO_REG|saidaA[15]~169_combout\ $end
$var wire 1 4C \BLOCO_ID|BANCO_REG|saidaA[15]~170_combout\ $end
$var wire 1 5C \BLOCO_ID|BANCO_REG|registrador[16][15]~q\ $end
$var wire 1 6C \BLOCO_ID|BANCO_REG|registrador[20][15]~q\ $end
$var wire 1 7C \BLOCO_ID|BANCO_REG|registrador[24][15]~q\ $end
$var wire 1 8C \BLOCO_ID|BANCO_REG|registrador[28][15]~q\ $end
$var wire 1 9C \BLOCO_ID|BANCO_REG|saidaA[15]~171_combout\ $end
$var wire 1 :C \BLOCO_ID|BANCO_REG|registrador[17][15]~q\ $end
$var wire 1 ;C \BLOCO_ID|BANCO_REG|registrador[21][15]~q\ $end
$var wire 1 <C \BLOCO_ID|BANCO_REG|registrador[25][15]~q\ $end
$var wire 1 =C \BLOCO_ID|BANCO_REG|registrador[29][15]~q\ $end
$var wire 1 >C \BLOCO_ID|BANCO_REG|saidaA[15]~172_combout\ $end
$var wire 1 ?C \BLOCO_ID|BANCO_REG|registrador[18][15]~q\ $end
$var wire 1 @C \BLOCO_ID|BANCO_REG|registrador[22][15]~q\ $end
$var wire 1 AC \BLOCO_ID|BANCO_REG|registrador[26][15]~q\ $end
$var wire 1 BC \BLOCO_ID|BANCO_REG|registrador[30][15]~q\ $end
$var wire 1 CC \BLOCO_ID|BANCO_REG|saidaA[15]~173_combout\ $end
$var wire 1 DC \BLOCO_ID|BANCO_REG|registrador[19][15]~q\ $end
$var wire 1 EC \BLOCO_ID|BANCO_REG|registrador[23][15]~q\ $end
$var wire 1 FC \BLOCO_ID|BANCO_REG|registrador[27][15]~q\ $end
$var wire 1 GC \BLOCO_ID|BANCO_REG|registrador[31][15]~q\ $end
$var wire 1 HC \BLOCO_ID|BANCO_REG|saidaA[15]~174_combout\ $end
$var wire 1 IC \BLOCO_ID|BANCO_REG|saidaA[15]~175_combout\ $end
$var wire 1 JC \BLOCO_ID|BANCO_REG|saidaA[15]~176_combout\ $end
$var wire 1 KC \BLOCO_ID|BANCO_REG|saidaA[15]~177_combout\ $end
$var wire 1 LC \BLOCO_EX|ULA1|ULA16|Somador|cOut~combout\ $end
$var wire 1 MC \BLOCO_EX|Somador2|Add0~78\ $end
$var wire 1 NC \BLOCO_EX|Somador2|Add0~89_sumout\ $end
$var wire 1 OC \MUX_JR|saida_MUX[16]~24_combout\ $end
$var wire 1 PC \BLOCO_IF|Somador1|Add0~78\ $end
$var wire 1 QC \BLOCO_IF|Somador1|Add0~89_sumout\ $end
$var wire 1 RC \BLOCO_ID|BANCO_REG|registrador[0][16]~q\ $end
$var wire 1 SC \BLOCO_ID|BANCO_REG|registrador[1][16]~q\ $end
$var wire 1 TC \BLOCO_ID|BANCO_REG|registrador[2][16]~q\ $end
$var wire 1 UC \BLOCO_ID|BANCO_REG|registrador[3][16]~q\ $end
$var wire 1 VC \BLOCO_ID|BANCO_REG|saidaB[16]~80_combout\ $end
$var wire 1 WC \BLOCO_ID|BANCO_REG|registrador[4][16]~q\ $end
$var wire 1 XC \BLOCO_ID|BANCO_REG|registrador[5][16]~q\ $end
$var wire 1 YC \BLOCO_ID|BANCO_REG|registrador[6][16]~q\ $end
$var wire 1 ZC \BLOCO_ID|BANCO_REG|registrador[7][16]~q\ $end
$var wire 1 [C \BLOCO_ID|BANCO_REG|saidaB[16]~81_combout\ $end
$var wire 1 \C \BLOCO_ID|BANCO_REG|registrador[8][16]~q\ $end
$var wire 1 ]C \BLOCO_ID|BANCO_REG|registrador[9][16]~q\ $end
$var wire 1 ^C \BLOCO_ID|BANCO_REG|registrador[10][16]~q\ $end
$var wire 1 _C \BLOCO_ID|BANCO_REG|registrador[11][16]~q\ $end
$var wire 1 `C \BLOCO_ID|BANCO_REG|saidaB[16]~82_combout\ $end
$var wire 1 aC \BLOCO_ID|BANCO_REG|registrador[13][16]~q\ $end
$var wire 1 bC \BLOCO_ID|BANCO_REG|registrador[14][16]~q\ $end
$var wire 1 cC \BLOCO_ID|BANCO_REG|registrador[15][16]~q\ $end
$var wire 1 dC \BLOCO_ID|BANCO_REG|saidaB[16]~83_combout\ $end
$var wire 1 eC \BLOCO_ID|BANCO_REG|saidaB[16]~84_combout\ $end
$var wire 1 fC \BLOCO_MEM|RAM1|memRAM[0][16]~q\ $end
$var wire 1 gC \BLOCO_MEM|RAM1|memRAM[32][16]~q\ $end
$var wire 1 hC \BLOCO_MEM|RAM1|memRAM[1][16]~q\ $end
$var wire 1 iC \BLOCO_MEM|RAM1|memRAM[33][16]~q\ $end
$var wire 1 jC \BLOCO_MEM|RAM1|Mux15~0_combout\ $end
$var wire 1 kC \BLOCO_MEM|RAM1|memRAM[2][16]~q\ $end
$var wire 1 lC \BLOCO_MEM|RAM1|memRAM[34][16]~q\ $end
$var wire 1 mC \BLOCO_MEM|RAM1|memRAM[3][16]~q\ $end
$var wire 1 nC \BLOCO_MEM|RAM1|memRAM[35][16]~q\ $end
$var wire 1 oC \BLOCO_MEM|RAM1|Mux15~1_combout\ $end
$var wire 1 pC \BLOCO_MEM|RAM1|memRAM[16][16]~q\ $end
$var wire 1 qC \BLOCO_MEM|RAM1|memRAM[48][16]~q\ $end
$var wire 1 rC \BLOCO_MEM|RAM1|memRAM[17][16]~q\ $end
$var wire 1 sC \BLOCO_MEM|RAM1|memRAM[49][16]~q\ $end
$var wire 1 tC \BLOCO_MEM|RAM1|Mux15~2_combout\ $end
$var wire 1 uC \BLOCO_MEM|RAM1|memRAM[18][16]~q\ $end
$var wire 1 vC \BLOCO_MEM|RAM1|memRAM[50][16]~q\ $end
$var wire 1 wC \BLOCO_MEM|RAM1|memRAM[19][16]~q\ $end
$var wire 1 xC \BLOCO_MEM|RAM1|memRAM[51][16]~q\ $end
$var wire 1 yC \BLOCO_MEM|RAM1|Mux15~3_combout\ $end
$var wire 1 zC \BLOCO_MEM|RAM1|Mux15~4_combout\ $end
$var wire 1 {C \BLOCO_MEM|RAM1|memRAM[4][16]~q\ $end
$var wire 1 |C \BLOCO_MEM|RAM1|memRAM[36][16]~q\ $end
$var wire 1 }C \BLOCO_MEM|RAM1|memRAM[6][16]~q\ $end
$var wire 1 ~C \BLOCO_MEM|RAM1|memRAM[38][16]~q\ $end
$var wire 1 !D \BLOCO_MEM|RAM1|Mux15~5_combout\ $end
$var wire 1 "D \BLOCO_MEM|RAM1|memRAM[5][16]~q\ $end
$var wire 1 #D \BLOCO_MEM|RAM1|memRAM[37][16]~q\ $end
$var wire 1 $D \BLOCO_MEM|RAM1|memRAM[7][16]~q\ $end
$var wire 1 %D \BLOCO_MEM|RAM1|memRAM[39][16]~q\ $end
$var wire 1 &D \BLOCO_MEM|RAM1|Mux15~6_combout\ $end
$var wire 1 'D \BLOCO_MEM|RAM1|memRAM[20][16]~q\ $end
$var wire 1 (D \BLOCO_MEM|RAM1|memRAM[52][16]~q\ $end
$var wire 1 )D \BLOCO_MEM|RAM1|memRAM[22][16]~q\ $end
$var wire 1 *D \BLOCO_MEM|RAM1|memRAM[54][16]~q\ $end
$var wire 1 +D \BLOCO_MEM|RAM1|Mux15~7_combout\ $end
$var wire 1 ,D \BLOCO_MEM|RAM1|memRAM[21][16]~q\ $end
$var wire 1 -D \BLOCO_MEM|RAM1|memRAM[53][16]~q\ $end
$var wire 1 .D \BLOCO_MEM|RAM1|memRAM[23][16]~q\ $end
$var wire 1 /D \BLOCO_MEM|RAM1|memRAM[55][16]~q\ $end
$var wire 1 0D \BLOCO_MEM|RAM1|Mux15~8_combout\ $end
$var wire 1 1D \BLOCO_MEM|RAM1|Mux15~9_combout\ $end
$var wire 1 2D \BLOCO_MEM|RAM1|memRAM[8][16]~q\ $end
$var wire 1 3D \BLOCO_MEM|RAM1|memRAM[40][16]~q\ $end
$var wire 1 4D \BLOCO_MEM|RAM1|memRAM[9][16]~q\ $end
$var wire 1 5D \BLOCO_MEM|RAM1|memRAM[41][16]~q\ $end
$var wire 1 6D \BLOCO_MEM|RAM1|Mux15~10_combout\ $end
$var wire 1 7D \BLOCO_MEM|RAM1|memRAM[24][16]~q\ $end
$var wire 1 8D \BLOCO_MEM|RAM1|memRAM[56][16]~q\ $end
$var wire 1 9D \BLOCO_MEM|RAM1|memRAM[25][16]~q\ $end
$var wire 1 :D \BLOCO_MEM|RAM1|memRAM[57][16]~q\ $end
$var wire 1 ;D \BLOCO_MEM|RAM1|Mux15~11_combout\ $end
$var wire 1 <D \BLOCO_MEM|RAM1|memRAM[10][16]~q\ $end
$var wire 1 =D \BLOCO_MEM|RAM1|memRAM[42][16]~q\ $end
$var wire 1 >D \BLOCO_MEM|RAM1|memRAM[11][16]~q\ $end
$var wire 1 ?D \BLOCO_MEM|RAM1|memRAM[43][16]~q\ $end
$var wire 1 @D \BLOCO_MEM|RAM1|Mux15~12_combout\ $end
$var wire 1 AD \BLOCO_MEM|RAM1|memRAM[26][16]~q\ $end
$var wire 1 BD \BLOCO_MEM|RAM1|memRAM[58][16]~q\ $end
$var wire 1 CD \BLOCO_MEM|RAM1|memRAM[27][16]~q\ $end
$var wire 1 DD \BLOCO_MEM|RAM1|memRAM[59][16]~q\ $end
$var wire 1 ED \BLOCO_MEM|RAM1|Mux15~13_combout\ $end
$var wire 1 FD \BLOCO_MEM|RAM1|Mux15~14_combout\ $end
$var wire 1 GD \BLOCO_MEM|RAM1|memRAM[12][16]~q\ $end
$var wire 1 HD \BLOCO_MEM|RAM1|memRAM[44][16]~q\ $end
$var wire 1 ID \BLOCO_MEM|RAM1|memRAM[14][16]~q\ $end
$var wire 1 JD \BLOCO_MEM|RAM1|memRAM[46][16]~q\ $end
$var wire 1 KD \BLOCO_MEM|RAM1|Mux15~15_combout\ $end
$var wire 1 LD \BLOCO_MEM|RAM1|memRAM[13][16]~q\ $end
$var wire 1 MD \BLOCO_MEM|RAM1|memRAM[45][16]~q\ $end
$var wire 1 ND \BLOCO_MEM|RAM1|memRAM[15][16]~q\ $end
$var wire 1 OD \BLOCO_MEM|RAM1|memRAM[47][16]~q\ $end
$var wire 1 PD \BLOCO_MEM|RAM1|Mux15~16_combout\ $end
$var wire 1 QD \BLOCO_MEM|RAM1|memRAM[28][16]~q\ $end
$var wire 1 RD \BLOCO_MEM|RAM1|memRAM[60][16]~q\ $end
$var wire 1 SD \BLOCO_MEM|RAM1|memRAM[30][16]~q\ $end
$var wire 1 TD \BLOCO_MEM|RAM1|memRAM[62][16]~q\ $end
$var wire 1 UD \BLOCO_MEM|RAM1|Mux15~17_combout\ $end
$var wire 1 VD \BLOCO_MEM|RAM1|memRAM[29][16]~q\ $end
$var wire 1 WD \BLOCO_MEM|RAM1|memRAM[61][16]~q\ $end
$var wire 1 XD \BLOCO_MEM|RAM1|memRAM[31][16]~q\ $end
$var wire 1 YD \BLOCO_MEM|RAM1|memRAM[63][16]~q\ $end
$var wire 1 ZD \BLOCO_MEM|RAM1|Mux15~18_combout\ $end
$var wire 1 [D \BLOCO_MEM|RAM1|Mux15~19_combout\ $end
$var wire 1 \D \BLOCO_MEM|RAM1|Mux15~20_combout\ $end
$var wire 1 ]D \BLOCO_MEM|RAM1|Dado_out[16]~56_combout\ $end
$var wire 1 ^D \BLOCO_ID|decoderInstru1|OUTPUT~6_combout\ $end
$var wire 1 _D \BLOCO_ID|MUX_ORI_ANDI_IMEDIATO|saida_MUX[16]~0_combout\ $end
$var wire 1 `D \BLOCO_EX|ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 aD \BLOCO_EX|ULA1|ULA17|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 bD \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\ $end
$var wire 1 cD \BLOCO_ID|BANCO_REG|registrador[12][16]~q\ $end
$var wire 1 dD \BLOCO_ID|BANCO_REG|saidaA[16]~178_combout\ $end
$var wire 1 eD \BLOCO_ID|BANCO_REG|saidaA[16]~179_combout\ $end
$var wire 1 fD \BLOCO_ID|BANCO_REG|saidaA[16]~180_combout\ $end
$var wire 1 gD \BLOCO_ID|BANCO_REG|saidaA[16]~181_combout\ $end
$var wire 1 hD \BLOCO_ID|BANCO_REG|registrador[16][16]~q\ $end
$var wire 1 iD \BLOCO_ID|BANCO_REG|registrador[20][16]~q\ $end
$var wire 1 jD \BLOCO_ID|BANCO_REG|registrador[24][16]~q\ $end
$var wire 1 kD \BLOCO_ID|BANCO_REG|registrador[28][16]~q\ $end
$var wire 1 lD \BLOCO_ID|BANCO_REG|saidaA[16]~182_combout\ $end
$var wire 1 mD \BLOCO_ID|BANCO_REG|registrador[17][16]~q\ $end
$var wire 1 nD \BLOCO_ID|BANCO_REG|registrador[21][16]~q\ $end
$var wire 1 oD \BLOCO_ID|BANCO_REG|registrador[25][16]~q\ $end
$var wire 1 pD \BLOCO_ID|BANCO_REG|registrador[29][16]~q\ $end
$var wire 1 qD \BLOCO_ID|BANCO_REG|saidaA[16]~183_combout\ $end
$var wire 1 rD \BLOCO_ID|BANCO_REG|registrador[18][16]~q\ $end
$var wire 1 sD \BLOCO_ID|BANCO_REG|registrador[22][16]~q\ $end
$var wire 1 tD \BLOCO_ID|BANCO_REG|registrador[26][16]~q\ $end
$var wire 1 uD \BLOCO_ID|BANCO_REG|registrador[30][16]~q\ $end
$var wire 1 vD \BLOCO_ID|BANCO_REG|saidaA[16]~184_combout\ $end
$var wire 1 wD \BLOCO_ID|BANCO_REG|registrador[19][16]~q\ $end
$var wire 1 xD \BLOCO_ID|BANCO_REG|registrador[23][16]~q\ $end
$var wire 1 yD \BLOCO_ID|BANCO_REG|registrador[27][16]~q\ $end
$var wire 1 zD \BLOCO_ID|BANCO_REG|registrador[31][16]~q\ $end
$var wire 1 {D \BLOCO_ID|BANCO_REG|saidaA[16]~185_combout\ $end
$var wire 1 |D \BLOCO_ID|BANCO_REG|saidaA[16]~186_combout\ $end
$var wire 1 }D \BLOCO_ID|BANCO_REG|saidaA[16]~187_combout\ $end
$var wire 1 ~D \BLOCO_ID|BANCO_REG|saidaA[16]~188_combout\ $end
$var wire 1 !E \BLOCO_EX|Somador2|Add0~90\ $end
$var wire 1 "E \BLOCO_EX|Somador2|Add0~97_sumout\ $end
$var wire 1 #E \MUX_JR|saida_MUX[17]~26_combout\ $end
$var wire 1 $E \BLOCO_IF|Somador1|Add0~90\ $end
$var wire 1 %E \BLOCO_IF|Somador1|Add0~97_sumout\ $end
$var wire 1 &E \BLOCO_ID|BANCO_REG|registrador[0][17]~q\ $end
$var wire 1 'E \BLOCO_ID|BANCO_REG|registrador[4][17]~q\ $end
$var wire 1 (E \BLOCO_ID|BANCO_REG|registrador[8][17]~q\ $end
$var wire 1 )E \BLOCO_ID|BANCO_REG|saidaB[17]~85_combout\ $end
$var wire 1 *E \BLOCO_ID|BANCO_REG|registrador[1][17]~q\ $end
$var wire 1 +E \BLOCO_ID|BANCO_REG|registrador[5][17]~q\ $end
$var wire 1 ,E \BLOCO_ID|BANCO_REG|registrador[9][17]~q\ $end
$var wire 1 -E \BLOCO_ID|BANCO_REG|registrador[13][17]~q\ $end
$var wire 1 .E \BLOCO_ID|BANCO_REG|saidaB[17]~86_combout\ $end
$var wire 1 /E \BLOCO_ID|BANCO_REG|registrador[2][17]~q\ $end
$var wire 1 0E \BLOCO_ID|BANCO_REG|registrador[6][17]~q\ $end
$var wire 1 1E \BLOCO_ID|BANCO_REG|registrador[10][17]~q\ $end
$var wire 1 2E \BLOCO_ID|BANCO_REG|registrador[14][17]~q\ $end
$var wire 1 3E \BLOCO_ID|BANCO_REG|saidaB[17]~87_combout\ $end
$var wire 1 4E \BLOCO_ID|BANCO_REG|registrador[3][17]~q\ $end
$var wire 1 5E \BLOCO_ID|BANCO_REG|registrador[7][17]~q\ $end
$var wire 1 6E \BLOCO_ID|BANCO_REG|registrador[11][17]~q\ $end
$var wire 1 7E \BLOCO_ID|BANCO_REG|registrador[15][17]~q\ $end
$var wire 1 8E \BLOCO_ID|BANCO_REG|saidaB[17]~88_combout\ $end
$var wire 1 9E \BLOCO_ID|BANCO_REG|saidaB[17]~89_combout\ $end
$var wire 1 :E \BLOCO_MEM|RAM1|memRAM[0][17]~q\ $end
$var wire 1 ;E \BLOCO_MEM|RAM1|memRAM[8][17]~q\ $end
$var wire 1 <E \BLOCO_MEM|RAM1|memRAM[4][17]~q\ $end
$var wire 1 =E \BLOCO_MEM|RAM1|memRAM[12][17]~q\ $end
$var wire 1 >E \BLOCO_MEM|RAM1|Mux14~0_combout\ $end
$var wire 1 ?E \BLOCO_MEM|RAM1|memRAM[1][17]~q\ $end
$var wire 1 @E \BLOCO_MEM|RAM1|memRAM[9][17]~q\ $end
$var wire 1 AE \BLOCO_MEM|RAM1|memRAM[5][17]~q\ $end
$var wire 1 BE \BLOCO_MEM|RAM1|memRAM[13][17]~q\ $end
$var wire 1 CE \BLOCO_MEM|RAM1|Mux14~1_combout\ $end
$var wire 1 DE \BLOCO_MEM|RAM1|memRAM[2][17]~q\ $end
$var wire 1 EE \BLOCO_MEM|RAM1|memRAM[10][17]~q\ $end
$var wire 1 FE \BLOCO_MEM|RAM1|memRAM[6][17]~q\ $end
$var wire 1 GE \BLOCO_MEM|RAM1|memRAM[14][17]~q\ $end
$var wire 1 HE \BLOCO_MEM|RAM1|Mux14~2_combout\ $end
$var wire 1 IE \BLOCO_MEM|RAM1|memRAM[3][17]~q\ $end
$var wire 1 JE \BLOCO_MEM|RAM1|memRAM[11][17]~q\ $end
$var wire 1 KE \BLOCO_MEM|RAM1|memRAM[7][17]~q\ $end
$var wire 1 LE \BLOCO_MEM|RAM1|memRAM[15][17]~q\ $end
$var wire 1 ME \BLOCO_MEM|RAM1|Mux14~3_combout\ $end
$var wire 1 NE \BLOCO_MEM|RAM1|Mux14~4_combout\ $end
$var wire 1 OE \BLOCO_MEM|RAM1|memRAM[32][17]~q\ $end
$var wire 1 PE \BLOCO_MEM|RAM1|memRAM[40][17]~q\ $end
$var wire 1 QE \BLOCO_MEM|RAM1|memRAM[34][17]~q\ $end
$var wire 1 RE \BLOCO_MEM|RAM1|memRAM[42][17]~q\ $end
$var wire 1 SE \BLOCO_MEM|RAM1|Mux14~5_combout\ $end
$var wire 1 TE \BLOCO_MEM|RAM1|memRAM[36][17]~q\ $end
$var wire 1 UE \BLOCO_MEM|RAM1|memRAM[44][17]~q\ $end
$var wire 1 VE \BLOCO_MEM|RAM1|memRAM[38][17]~q\ $end
$var wire 1 WE \BLOCO_MEM|RAM1|memRAM[46][17]~q\ $end
$var wire 1 XE \BLOCO_MEM|RAM1|Mux14~6_combout\ $end
$var wire 1 YE \BLOCO_MEM|RAM1|memRAM[33][17]~q\ $end
$var wire 1 ZE \BLOCO_MEM|RAM1|memRAM[41][17]~q\ $end
$var wire 1 [E \BLOCO_MEM|RAM1|memRAM[35][17]~q\ $end
$var wire 1 \E \BLOCO_MEM|RAM1|memRAM[43][17]~q\ $end
$var wire 1 ]E \BLOCO_MEM|RAM1|Mux14~7_combout\ $end
$var wire 1 ^E \BLOCO_MEM|RAM1|memRAM[37][17]~q\ $end
$var wire 1 _E \BLOCO_MEM|RAM1|memRAM[45][17]~q\ $end
$var wire 1 `E \BLOCO_MEM|RAM1|memRAM[39][17]~q\ $end
$var wire 1 aE \BLOCO_MEM|RAM1|memRAM[47][17]~q\ $end
$var wire 1 bE \BLOCO_MEM|RAM1|Mux14~8_combout\ $end
$var wire 1 cE \BLOCO_MEM|RAM1|Mux14~9_combout\ $end
$var wire 1 dE \BLOCO_MEM|RAM1|memRAM[16][17]~q\ $end
$var wire 1 eE \BLOCO_MEM|RAM1|memRAM[20][17]~q\ $end
$var wire 1 fE \BLOCO_MEM|RAM1|memRAM[17][17]~q\ $end
$var wire 1 gE \BLOCO_MEM|RAM1|memRAM[21][17]~q\ $end
$var wire 1 hE \BLOCO_MEM|RAM1|Mux14~10_combout\ $end
$var wire 1 iE \BLOCO_MEM|RAM1|memRAM[24][17]~q\ $end
$var wire 1 jE \BLOCO_MEM|RAM1|memRAM[28][17]~q\ $end
$var wire 1 kE \BLOCO_MEM|RAM1|memRAM[25][17]~q\ $end
$var wire 1 lE \BLOCO_MEM|RAM1|memRAM[29][17]~q\ $end
$var wire 1 mE \BLOCO_MEM|RAM1|Mux14~11_combout\ $end
$var wire 1 nE \BLOCO_MEM|RAM1|memRAM[18][17]~q\ $end
$var wire 1 oE \BLOCO_MEM|RAM1|memRAM[22][17]~q\ $end
$var wire 1 pE \BLOCO_MEM|RAM1|memRAM[19][17]~q\ $end
$var wire 1 qE \BLOCO_MEM|RAM1|memRAM[23][17]~q\ $end
$var wire 1 rE \BLOCO_MEM|RAM1|Mux14~12_combout\ $end
$var wire 1 sE \BLOCO_MEM|RAM1|memRAM[26][17]~q\ $end
$var wire 1 tE \BLOCO_MEM|RAM1|memRAM[30][17]~q\ $end
$var wire 1 uE \BLOCO_MEM|RAM1|memRAM[27][17]~q\ $end
$var wire 1 vE \BLOCO_MEM|RAM1|memRAM[31][17]~q\ $end
$var wire 1 wE \BLOCO_MEM|RAM1|Mux14~13_combout\ $end
$var wire 1 xE \BLOCO_MEM|RAM1|Mux14~14_combout\ $end
$var wire 1 yE \BLOCO_MEM|RAM1|memRAM[48][17]~q\ $end
$var wire 1 zE \BLOCO_MEM|RAM1|memRAM[52][17]~q\ $end
$var wire 1 {E \BLOCO_MEM|RAM1|memRAM[49][17]~q\ $end
$var wire 1 |E \BLOCO_MEM|RAM1|memRAM[53][17]~q\ $end
$var wire 1 }E \BLOCO_MEM|RAM1|Mux14~15_combout\ $end
$var wire 1 ~E \BLOCO_MEM|RAM1|memRAM[56][17]~q\ $end
$var wire 1 !F \BLOCO_MEM|RAM1|memRAM[60][17]~q\ $end
$var wire 1 "F \BLOCO_MEM|RAM1|memRAM[57][17]~q\ $end
$var wire 1 #F \BLOCO_MEM|RAM1|memRAM[61][17]~q\ $end
$var wire 1 $F \BLOCO_MEM|RAM1|Mux14~16_combout\ $end
$var wire 1 %F \BLOCO_MEM|RAM1|memRAM[50][17]~q\ $end
$var wire 1 &F \BLOCO_MEM|RAM1|memRAM[54][17]~q\ $end
$var wire 1 'F \BLOCO_MEM|RAM1|memRAM[51][17]~q\ $end
$var wire 1 (F \BLOCO_MEM|RAM1|memRAM[55][17]~q\ $end
$var wire 1 )F \BLOCO_MEM|RAM1|Mux14~17_combout\ $end
$var wire 1 *F \BLOCO_MEM|RAM1|memRAM[58][17]~q\ $end
$var wire 1 +F \BLOCO_MEM|RAM1|memRAM[62][17]~q\ $end
$var wire 1 ,F \BLOCO_MEM|RAM1|memRAM[59][17]~q\ $end
$var wire 1 -F \BLOCO_MEM|RAM1|memRAM[63][17]~q\ $end
$var wire 1 .F \BLOCO_MEM|RAM1|Mux14~18_combout\ $end
$var wire 1 /F \BLOCO_MEM|RAM1|Mux14~19_combout\ $end
$var wire 1 0F \BLOCO_MEM|RAM1|Mux14~20_combout\ $end
$var wire 1 1F \BLOCO_MEM|RAM1|Dado_out[17]~58_combout\ $end
$var wire 1 2F \BLOCO_EX|ULA1|ULA18|Somador|saida~0_combout\ $end
$var wire 1 3F \BLOCO_EX|ULA1|ULA18|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 4F \BLOCO_EX|ULA1|ULA18|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 5F \BLOCO_EX|ULA1|ULA18|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 6F \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\ $end
$var wire 1 7F \BLOCO_ID|BANCO_REG|registrador[12][17]~q\ $end
$var wire 1 8F \BLOCO_ID|BANCO_REG|saidaA[17]~189_combout\ $end
$var wire 1 9F \BLOCO_ID|BANCO_REG|saidaA[17]~190_combout\ $end
$var wire 1 :F \BLOCO_ID|BANCO_REG|saidaA[17]~191_combout\ $end
$var wire 1 ;F \BLOCO_ID|BANCO_REG|saidaA[17]~192_combout\ $end
$var wire 1 <F \BLOCO_ID|BANCO_REG|registrador[16][17]~q\ $end
$var wire 1 =F \BLOCO_ID|BANCO_REG|registrador[20][17]~q\ $end
$var wire 1 >F \BLOCO_ID|BANCO_REG|registrador[24][17]~q\ $end
$var wire 1 ?F \BLOCO_ID|BANCO_REG|registrador[28][17]~q\ $end
$var wire 1 @F \BLOCO_ID|BANCO_REG|saidaA[17]~193_combout\ $end
$var wire 1 AF \BLOCO_ID|BANCO_REG|registrador[17][17]~q\ $end
$var wire 1 BF \BLOCO_ID|BANCO_REG|registrador[21][17]~q\ $end
$var wire 1 CF \BLOCO_ID|BANCO_REG|registrador[25][17]~q\ $end
$var wire 1 DF \BLOCO_ID|BANCO_REG|registrador[29][17]~q\ $end
$var wire 1 EF \BLOCO_ID|BANCO_REG|saidaA[17]~194_combout\ $end
$var wire 1 FF \BLOCO_ID|BANCO_REG|registrador[18][17]~q\ $end
$var wire 1 GF \BLOCO_ID|BANCO_REG|registrador[22][17]~q\ $end
$var wire 1 HF \BLOCO_ID|BANCO_REG|registrador[26][17]~q\ $end
$var wire 1 IF \BLOCO_ID|BANCO_REG|registrador[30][17]~q\ $end
$var wire 1 JF \BLOCO_ID|BANCO_REG|saidaA[17]~195_combout\ $end
$var wire 1 KF \BLOCO_ID|BANCO_REG|registrador[19][17]~q\ $end
$var wire 1 LF \BLOCO_ID|BANCO_REG|registrador[23][17]~q\ $end
$var wire 1 MF \BLOCO_ID|BANCO_REG|registrador[27][17]~q\ $end
$var wire 1 NF \BLOCO_ID|BANCO_REG|registrador[31][17]~q\ $end
$var wire 1 OF \BLOCO_ID|BANCO_REG|saidaA[17]~196_combout\ $end
$var wire 1 PF \BLOCO_ID|BANCO_REG|saidaA[17]~197_combout\ $end
$var wire 1 QF \BLOCO_ID|BANCO_REG|saidaA[17]~198_combout\ $end
$var wire 1 RF \BLOCO_ID|BANCO_REG|saidaA[17]~199_combout\ $end
$var wire 1 SF \BLOCO_EX|Somador2|Add0~98\ $end
$var wire 1 TF \BLOCO_EX|Somador2|Add0~101_sumout\ $end
$var wire 1 UF \MUX_JR|saida_MUX[18]~27_combout\ $end
$var wire 1 VF \BLOCO_IF|Somador1|Add0~98\ $end
$var wire 1 WF \BLOCO_IF|Somador1|Add0~101_sumout\ $end
$var wire 1 XF \BLOCO_ID|BANCO_REG|registrador[0][18]~q\ $end
$var wire 1 YF \BLOCO_ID|BANCO_REG|registrador[1][18]~q\ $end
$var wire 1 ZF \BLOCO_ID|BANCO_REG|registrador[2][18]~q\ $end
$var wire 1 [F \BLOCO_ID|BANCO_REG|registrador[3][18]~q\ $end
$var wire 1 \F \BLOCO_ID|BANCO_REG|saidaB[18]~90_combout\ $end
$var wire 1 ]F \BLOCO_ID|BANCO_REG|registrador[4][18]~q\ $end
$var wire 1 ^F \BLOCO_ID|BANCO_REG|registrador[5][18]~q\ $end
$var wire 1 _F \BLOCO_ID|BANCO_REG|registrador[6][18]~q\ $end
$var wire 1 `F \BLOCO_ID|BANCO_REG|registrador[7][18]~q\ $end
$var wire 1 aF \BLOCO_ID|BANCO_REG|saidaB[18]~91_combout\ $end
$var wire 1 bF \BLOCO_ID|BANCO_REG|registrador[8][18]~q\ $end
$var wire 1 cF \BLOCO_ID|BANCO_REG|registrador[9][18]~q\ $end
$var wire 1 dF \BLOCO_ID|BANCO_REG|registrador[10][18]~q\ $end
$var wire 1 eF \BLOCO_ID|BANCO_REG|registrador[11][18]~q\ $end
$var wire 1 fF \BLOCO_ID|BANCO_REG|saidaB[18]~92_combout\ $end
$var wire 1 gF \BLOCO_ID|BANCO_REG|registrador[13][18]~q\ $end
$var wire 1 hF \BLOCO_ID|BANCO_REG|registrador[14][18]~q\ $end
$var wire 1 iF \BLOCO_ID|BANCO_REG|registrador[15][18]~q\ $end
$var wire 1 jF \BLOCO_ID|BANCO_REG|saidaB[18]~93_combout\ $end
$var wire 1 kF \BLOCO_ID|BANCO_REG|saidaB[18]~94_combout\ $end
$var wire 1 lF \BLOCO_MEM|RAM1|memRAM[0][18]~q\ $end
$var wire 1 mF \BLOCO_MEM|RAM1|memRAM[32][18]~q\ $end
$var wire 1 nF \BLOCO_MEM|RAM1|memRAM[16][18]~q\ $end
$var wire 1 oF \BLOCO_MEM|RAM1|memRAM[48][18]~q\ $end
$var wire 1 pF \BLOCO_MEM|RAM1|Mux13~0_combout\ $end
$var wire 1 qF \BLOCO_MEM|RAM1|memRAM[8][18]~q\ $end
$var wire 1 rF \BLOCO_MEM|RAM1|memRAM[40][18]~q\ $end
$var wire 1 sF \BLOCO_MEM|RAM1|memRAM[24][18]~q\ $end
$var wire 1 tF \BLOCO_MEM|RAM1|memRAM[56][18]~q\ $end
$var wire 1 uF \BLOCO_MEM|RAM1|Mux13~1_combout\ $end
$var wire 1 vF \BLOCO_MEM|RAM1|memRAM[4][18]~q\ $end
$var wire 1 wF \BLOCO_MEM|RAM1|memRAM[36][18]~q\ $end
$var wire 1 xF \BLOCO_MEM|RAM1|memRAM[20][18]~q\ $end
$var wire 1 yF \BLOCO_MEM|RAM1|memRAM[52][18]~q\ $end
$var wire 1 zF \BLOCO_MEM|RAM1|Mux13~2_combout\ $end
$var wire 1 {F \BLOCO_MEM|RAM1|memRAM[12][18]~q\ $end
$var wire 1 |F \BLOCO_MEM|RAM1|memRAM[44][18]~q\ $end
$var wire 1 }F \BLOCO_MEM|RAM1|memRAM[28][18]~q\ $end
$var wire 1 ~F \BLOCO_MEM|RAM1|memRAM[60][18]~q\ $end
$var wire 1 !G \BLOCO_MEM|RAM1|Mux13~3_combout\ $end
$var wire 1 "G \BLOCO_MEM|RAM1|Mux13~4_combout\ $end
$var wire 1 #G \BLOCO_MEM|RAM1|memRAM[1][18]~q\ $end
$var wire 1 $G \BLOCO_MEM|RAM1|memRAM[33][18]~q\ $end
$var wire 1 %G \BLOCO_MEM|RAM1|memRAM[17][18]~q\ $end
$var wire 1 &G \BLOCO_MEM|RAM1|memRAM[49][18]~q\ $end
$var wire 1 'G \BLOCO_MEM|RAM1|Mux13~5_combout\ $end
$var wire 1 (G \BLOCO_MEM|RAM1|memRAM[9][18]~q\ $end
$var wire 1 )G \BLOCO_MEM|RAM1|memRAM[41][18]~q\ $end
$var wire 1 *G \BLOCO_MEM|RAM1|memRAM[25][18]~q\ $end
$var wire 1 +G \BLOCO_MEM|RAM1|memRAM[57][18]~q\ $end
$var wire 1 ,G \BLOCO_MEM|RAM1|Mux13~6_combout\ $end
$var wire 1 -G \BLOCO_MEM|RAM1|memRAM[5][18]~q\ $end
$var wire 1 .G \BLOCO_MEM|RAM1|memRAM[37][18]~q\ $end
$var wire 1 /G \BLOCO_MEM|RAM1|memRAM[21][18]~q\ $end
$var wire 1 0G \BLOCO_MEM|RAM1|memRAM[53][18]~q\ $end
$var wire 1 1G \BLOCO_MEM|RAM1|Mux13~7_combout\ $end
$var wire 1 2G \BLOCO_MEM|RAM1|memRAM[13][18]~q\ $end
$var wire 1 3G \BLOCO_MEM|RAM1|memRAM[45][18]~q\ $end
$var wire 1 4G \BLOCO_MEM|RAM1|memRAM[29][18]~q\ $end
$var wire 1 5G \BLOCO_MEM|RAM1|memRAM[61][18]~q\ $end
$var wire 1 6G \BLOCO_MEM|RAM1|Mux13~8_combout\ $end
$var wire 1 7G \BLOCO_MEM|RAM1|Mux13~9_combout\ $end
$var wire 1 8G \BLOCO_MEM|RAM1|memRAM[2][18]~q\ $end
$var wire 1 9G \BLOCO_MEM|RAM1|memRAM[34][18]~q\ $end
$var wire 1 :G \BLOCO_MEM|RAM1|memRAM[18][18]~q\ $end
$var wire 1 ;G \BLOCO_MEM|RAM1|memRAM[50][18]~q\ $end
$var wire 1 <G \BLOCO_MEM|RAM1|Mux13~10_combout\ $end
$var wire 1 =G \BLOCO_MEM|RAM1|memRAM[10][18]~q\ $end
$var wire 1 >G \BLOCO_MEM|RAM1|memRAM[42][18]~q\ $end
$var wire 1 ?G \BLOCO_MEM|RAM1|memRAM[26][18]~q\ $end
$var wire 1 @G \BLOCO_MEM|RAM1|memRAM[58][18]~q\ $end
$var wire 1 AG \BLOCO_MEM|RAM1|Mux13~11_combout\ $end
$var wire 1 BG \BLOCO_MEM|RAM1|memRAM[6][18]~q\ $end
$var wire 1 CG \BLOCO_MEM|RAM1|memRAM[38][18]~q\ $end
$var wire 1 DG \BLOCO_MEM|RAM1|memRAM[22][18]~q\ $end
$var wire 1 EG \BLOCO_MEM|RAM1|memRAM[54][18]~q\ $end
$var wire 1 FG \BLOCO_MEM|RAM1|Mux13~12_combout\ $end
$var wire 1 GG \BLOCO_MEM|RAM1|memRAM[14][18]~q\ $end
$var wire 1 HG \BLOCO_MEM|RAM1|memRAM[46][18]~q\ $end
$var wire 1 IG \BLOCO_MEM|RAM1|memRAM[30][18]~q\ $end
$var wire 1 JG \BLOCO_MEM|RAM1|memRAM[62][18]~q\ $end
$var wire 1 KG \BLOCO_MEM|RAM1|Mux13~13_combout\ $end
$var wire 1 LG \BLOCO_MEM|RAM1|Mux13~14_combout\ $end
$var wire 1 MG \BLOCO_MEM|RAM1|memRAM[3][18]~q\ $end
$var wire 1 NG \BLOCO_MEM|RAM1|memRAM[11][18]~q\ $end
$var wire 1 OG \BLOCO_MEM|RAM1|memRAM[35][18]~q\ $end
$var wire 1 PG \BLOCO_MEM|RAM1|memRAM[43][18]~q\ $end
$var wire 1 QG \BLOCO_MEM|RAM1|Mux13~15_combout\ $end
$var wire 1 RG \BLOCO_MEM|RAM1|memRAM[7][18]~q\ $end
$var wire 1 SG \BLOCO_MEM|RAM1|memRAM[15][18]~q\ $end
$var wire 1 TG \BLOCO_MEM|RAM1|memRAM[39][18]~q\ $end
$var wire 1 UG \BLOCO_MEM|RAM1|memRAM[47][18]~q\ $end
$var wire 1 VG \BLOCO_MEM|RAM1|Mux13~16_combout\ $end
$var wire 1 WG \BLOCO_MEM|RAM1|memRAM[19][18]~q\ $end
$var wire 1 XG \BLOCO_MEM|RAM1|memRAM[27][18]~q\ $end
$var wire 1 YG \BLOCO_MEM|RAM1|memRAM[51][18]~q\ $end
$var wire 1 ZG \BLOCO_MEM|RAM1|memRAM[59][18]~q\ $end
$var wire 1 [G \BLOCO_MEM|RAM1|Mux13~17_combout\ $end
$var wire 1 \G \BLOCO_MEM|RAM1|memRAM[23][18]~q\ $end
$var wire 1 ]G \BLOCO_MEM|RAM1|memRAM[31][18]~q\ $end
$var wire 1 ^G \BLOCO_MEM|RAM1|memRAM[55][18]~q\ $end
$var wire 1 _G \BLOCO_MEM|RAM1|memRAM[63][18]~q\ $end
$var wire 1 `G \BLOCO_MEM|RAM1|Mux13~18_combout\ $end
$var wire 1 aG \BLOCO_MEM|RAM1|Mux13~19_combout\ $end
$var wire 1 bG \BLOCO_MEM|RAM1|Mux13~20_combout\ $end
$var wire 1 cG \BLOCO_MEM|RAM1|Dado_out[18]~59_combout\ $end
$var wire 1 dG \BLOCO_EX|ULA1|ULA18|Somador|cOut~combout\ $end
$var wire 1 eG \BLOCO_EX|ULA1|ULA19|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 fG \BLOCO_EX|ULA1|ULA19|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 gG \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\ $end
$var wire 1 hG \BLOCO_ID|BANCO_REG|registrador[12][18]~q\ $end
$var wire 1 iG \BLOCO_ID|BANCO_REG|saidaA[18]~200_combout\ $end
$var wire 1 jG \BLOCO_ID|BANCO_REG|saidaA[18]~201_combout\ $end
$var wire 1 kG \BLOCO_ID|BANCO_REG|saidaA[18]~202_combout\ $end
$var wire 1 lG \BLOCO_ID|BANCO_REG|saidaA[18]~203_combout\ $end
$var wire 1 mG \BLOCO_ID|BANCO_REG|registrador[16][18]~q\ $end
$var wire 1 nG \BLOCO_ID|BANCO_REG|registrador[20][18]~q\ $end
$var wire 1 oG \BLOCO_ID|BANCO_REG|registrador[24][18]~q\ $end
$var wire 1 pG \BLOCO_ID|BANCO_REG|registrador[28][18]~q\ $end
$var wire 1 qG \BLOCO_ID|BANCO_REG|saidaA[18]~204_combout\ $end
$var wire 1 rG \BLOCO_ID|BANCO_REG|registrador[17][18]~q\ $end
$var wire 1 sG \BLOCO_ID|BANCO_REG|registrador[21][18]~q\ $end
$var wire 1 tG \BLOCO_ID|BANCO_REG|registrador[25][18]~q\ $end
$var wire 1 uG \BLOCO_ID|BANCO_REG|registrador[29][18]~q\ $end
$var wire 1 vG \BLOCO_ID|BANCO_REG|saidaA[18]~205_combout\ $end
$var wire 1 wG \BLOCO_ID|BANCO_REG|registrador[18][18]~q\ $end
$var wire 1 xG \BLOCO_ID|BANCO_REG|registrador[22][18]~q\ $end
$var wire 1 yG \BLOCO_ID|BANCO_REG|registrador[26][18]~q\ $end
$var wire 1 zG \BLOCO_ID|BANCO_REG|registrador[30][18]~q\ $end
$var wire 1 {G \BLOCO_ID|BANCO_REG|saidaA[18]~206_combout\ $end
$var wire 1 |G \BLOCO_ID|BANCO_REG|registrador[19][18]~q\ $end
$var wire 1 }G \BLOCO_ID|BANCO_REG|registrador[23][18]~q\ $end
$var wire 1 ~G \BLOCO_ID|BANCO_REG|registrador[27][18]~q\ $end
$var wire 1 !H \BLOCO_ID|BANCO_REG|registrador[31][18]~q\ $end
$var wire 1 "H \BLOCO_ID|BANCO_REG|saidaA[18]~207_combout\ $end
$var wire 1 #H \BLOCO_ID|BANCO_REG|saidaA[18]~208_combout\ $end
$var wire 1 $H \BLOCO_ID|BANCO_REG|saidaA[18]~209_combout\ $end
$var wire 1 %H \BLOCO_ID|BANCO_REG|saidaA[18]~210_combout\ $end
$var wire 1 &H \BLOCO_EX|ULA1|ULA19|Somador|saida~0_combout\ $end
$var wire 1 'H \BLOCO_EX|ULA1|ULA19|Somador|cOut~0_combout\ $end
$var wire 1 (H \BLOCO_EX|ULA1|ULA19|Somador|cOut~1_combout\ $end
$var wire 1 )H \BLOCO_EX|Somador2|Add0~102\ $end
$var wire 1 *H \BLOCO_EX|Somador2|Add0~93_sumout\ $end
$var wire 1 +H \MUX_JR|saida_MUX[19]~25_combout\ $end
$var wire 1 ,H \BLOCO_IF|Somador1|Add0~102\ $end
$var wire 1 -H \BLOCO_IF|Somador1|Add0~93_sumout\ $end
$var wire 1 .H \BLOCO_ID|BANCO_REG|registrador[0][19]~q\ $end
$var wire 1 /H \BLOCO_ID|BANCO_REG|registrador[4][19]~q\ $end
$var wire 1 0H \BLOCO_ID|BANCO_REG|registrador[8][19]~q\ $end
$var wire 1 1H \BLOCO_ID|BANCO_REG|saidaB[19]~95_combout\ $end
$var wire 1 2H \BLOCO_ID|BANCO_REG|registrador[1][19]~q\ $end
$var wire 1 3H \BLOCO_ID|BANCO_REG|registrador[5][19]~q\ $end
$var wire 1 4H \BLOCO_ID|BANCO_REG|registrador[9][19]~q\ $end
$var wire 1 5H \BLOCO_ID|BANCO_REG|registrador[13][19]~q\ $end
$var wire 1 6H \BLOCO_ID|BANCO_REG|saidaB[19]~96_combout\ $end
$var wire 1 7H \BLOCO_ID|BANCO_REG|registrador[2][19]~q\ $end
$var wire 1 8H \BLOCO_ID|BANCO_REG|registrador[6][19]~q\ $end
$var wire 1 9H \BLOCO_ID|BANCO_REG|registrador[10][19]~q\ $end
$var wire 1 :H \BLOCO_ID|BANCO_REG|registrador[14][19]~q\ $end
$var wire 1 ;H \BLOCO_ID|BANCO_REG|saidaB[19]~97_combout\ $end
$var wire 1 <H \BLOCO_ID|BANCO_REG|registrador[3][19]~q\ $end
$var wire 1 =H \BLOCO_ID|BANCO_REG|registrador[7][19]~q\ $end
$var wire 1 >H \BLOCO_ID|BANCO_REG|registrador[11][19]~q\ $end
$var wire 1 ?H \BLOCO_ID|BANCO_REG|registrador[15][19]~q\ $end
$var wire 1 @H \BLOCO_ID|BANCO_REG|saidaB[19]~98_combout\ $end
$var wire 1 AH \BLOCO_ID|BANCO_REG|saidaB[19]~99_combout\ $end
$var wire 1 BH \BLOCO_MEM|RAM1|memRAM[0][19]~q\ $end
$var wire 1 CH \BLOCO_MEM|RAM1|memRAM[32][19]~q\ $end
$var wire 1 DH \BLOCO_MEM|RAM1|memRAM[2][19]~q\ $end
$var wire 1 EH \BLOCO_MEM|RAM1|memRAM[34][19]~q\ $end
$var wire 1 FH \BLOCO_MEM|RAM1|Mux12~0_combout\ $end
$var wire 1 GH \BLOCO_MEM|RAM1|memRAM[1][19]~q\ $end
$var wire 1 HH \BLOCO_MEM|RAM1|memRAM[33][19]~q\ $end
$var wire 1 IH \BLOCO_MEM|RAM1|memRAM[3][19]~q\ $end
$var wire 1 JH \BLOCO_MEM|RAM1|memRAM[35][19]~q\ $end
$var wire 1 KH \BLOCO_MEM|RAM1|Mux12~1_combout\ $end
$var wire 1 LH \BLOCO_MEM|RAM1|memRAM[16][19]~q\ $end
$var wire 1 MH \BLOCO_MEM|RAM1|memRAM[48][19]~q\ $end
$var wire 1 NH \BLOCO_MEM|RAM1|memRAM[18][19]~q\ $end
$var wire 1 OH \BLOCO_MEM|RAM1|memRAM[50][19]~q\ $end
$var wire 1 PH \BLOCO_MEM|RAM1|Mux12~2_combout\ $end
$var wire 1 QH \BLOCO_MEM|RAM1|memRAM[17][19]~q\ $end
$var wire 1 RH \BLOCO_MEM|RAM1|memRAM[49][19]~q\ $end
$var wire 1 SH \BLOCO_MEM|RAM1|memRAM[19][19]~q\ $end
$var wire 1 TH \BLOCO_MEM|RAM1|memRAM[51][19]~q\ $end
$var wire 1 UH \BLOCO_MEM|RAM1|Mux12~3_combout\ $end
$var wire 1 VH \BLOCO_MEM|RAM1|Mux12~4_combout\ $end
$var wire 1 WH \BLOCO_MEM|RAM1|memRAM[4][19]~q\ $end
$var wire 1 XH \BLOCO_MEM|RAM1|memRAM[36][19]~q\ $end
$var wire 1 YH \BLOCO_MEM|RAM1|memRAM[5][19]~q\ $end
$var wire 1 ZH \BLOCO_MEM|RAM1|memRAM[37][19]~q\ $end
$var wire 1 [H \BLOCO_MEM|RAM1|Mux12~5_combout\ $end
$var wire 1 \H \BLOCO_MEM|RAM1|memRAM[20][19]~q\ $end
$var wire 1 ]H \BLOCO_MEM|RAM1|memRAM[52][19]~q\ $end
$var wire 1 ^H \BLOCO_MEM|RAM1|memRAM[21][19]~q\ $end
$var wire 1 _H \BLOCO_MEM|RAM1|memRAM[53][19]~q\ $end
$var wire 1 `H \BLOCO_MEM|RAM1|Mux12~6_combout\ $end
$var wire 1 aH \BLOCO_MEM|RAM1|memRAM[6][19]~q\ $end
$var wire 1 bH \BLOCO_MEM|RAM1|memRAM[38][19]~q\ $end
$var wire 1 cH \BLOCO_MEM|RAM1|memRAM[7][19]~q\ $end
$var wire 1 dH \BLOCO_MEM|RAM1|memRAM[39][19]~q\ $end
$var wire 1 eH \BLOCO_MEM|RAM1|Mux12~7_combout\ $end
$var wire 1 fH \BLOCO_MEM|RAM1|memRAM[22][19]~q\ $end
$var wire 1 gH \BLOCO_MEM|RAM1|memRAM[54][19]~q\ $end
$var wire 1 hH \BLOCO_MEM|RAM1|memRAM[23][19]~q\ $end
$var wire 1 iH \BLOCO_MEM|RAM1|memRAM[55][19]~q\ $end
$var wire 1 jH \BLOCO_MEM|RAM1|Mux12~8_combout\ $end
$var wire 1 kH \BLOCO_MEM|RAM1|Mux12~9_combout\ $end
$var wire 1 lH \BLOCO_MEM|RAM1|memRAM[8][19]~q\ $end
$var wire 1 mH \BLOCO_MEM|RAM1|memRAM[40][19]~q\ $end
$var wire 1 nH \BLOCO_MEM|RAM1|memRAM[10][19]~q\ $end
$var wire 1 oH \BLOCO_MEM|RAM1|memRAM[42][19]~q\ $end
$var wire 1 pH \BLOCO_MEM|RAM1|Mux12~10_combout\ $end
$var wire 1 qH \BLOCO_MEM|RAM1|memRAM[9][19]~q\ $end
$var wire 1 rH \BLOCO_MEM|RAM1|memRAM[41][19]~q\ $end
$var wire 1 sH \BLOCO_MEM|RAM1|memRAM[11][19]~q\ $end
$var wire 1 tH \BLOCO_MEM|RAM1|memRAM[43][19]~q\ $end
$var wire 1 uH \BLOCO_MEM|RAM1|Mux12~11_combout\ $end
$var wire 1 vH \BLOCO_MEM|RAM1|memRAM[24][19]~q\ $end
$var wire 1 wH \BLOCO_MEM|RAM1|memRAM[56][19]~q\ $end
$var wire 1 xH \BLOCO_MEM|RAM1|memRAM[26][19]~q\ $end
$var wire 1 yH \BLOCO_MEM|RAM1|memRAM[58][19]~q\ $end
$var wire 1 zH \BLOCO_MEM|RAM1|Mux12~12_combout\ $end
$var wire 1 {H \BLOCO_MEM|RAM1|memRAM[25][19]~q\ $end
$var wire 1 |H \BLOCO_MEM|RAM1|memRAM[57][19]~q\ $end
$var wire 1 }H \BLOCO_MEM|RAM1|memRAM[27][19]~q\ $end
$var wire 1 ~H \BLOCO_MEM|RAM1|memRAM[59][19]~q\ $end
$var wire 1 !I \BLOCO_MEM|RAM1|Mux12~13_combout\ $end
$var wire 1 "I \BLOCO_MEM|RAM1|Mux12~14_combout\ $end
$var wire 1 #I \BLOCO_MEM|RAM1|memRAM[12][19]~q\ $end
$var wire 1 $I \BLOCO_MEM|RAM1|memRAM[44][19]~q\ $end
$var wire 1 %I \BLOCO_MEM|RAM1|memRAM[28][19]~q\ $end
$var wire 1 &I \BLOCO_MEM|RAM1|memRAM[60][19]~q\ $end
$var wire 1 'I \BLOCO_MEM|RAM1|Mux12~15_combout\ $end
$var wire 1 (I \BLOCO_MEM|RAM1|memRAM[13][19]~q\ $end
$var wire 1 )I \BLOCO_MEM|RAM1|memRAM[45][19]~q\ $end
$var wire 1 *I \BLOCO_MEM|RAM1|memRAM[29][19]~q\ $end
$var wire 1 +I \BLOCO_MEM|RAM1|memRAM[61][19]~q\ $end
$var wire 1 ,I \BLOCO_MEM|RAM1|Mux12~16_combout\ $end
$var wire 1 -I \BLOCO_MEM|RAM1|memRAM[14][19]~q\ $end
$var wire 1 .I \BLOCO_MEM|RAM1|memRAM[46][19]~q\ $end
$var wire 1 /I \BLOCO_MEM|RAM1|memRAM[30][19]~q\ $end
$var wire 1 0I \BLOCO_MEM|RAM1|memRAM[62][19]~q\ $end
$var wire 1 1I \BLOCO_MEM|RAM1|Mux12~17_combout\ $end
$var wire 1 2I \BLOCO_MEM|RAM1|memRAM[15][19]~q\ $end
$var wire 1 3I \BLOCO_MEM|RAM1|memRAM[47][19]~q\ $end
$var wire 1 4I \BLOCO_MEM|RAM1|memRAM[31][19]~q\ $end
$var wire 1 5I \BLOCO_MEM|RAM1|memRAM[63][19]~q\ $end
$var wire 1 6I \BLOCO_MEM|RAM1|Mux12~18_combout\ $end
$var wire 1 7I \BLOCO_MEM|RAM1|Mux12~19_combout\ $end
$var wire 1 8I \BLOCO_MEM|RAM1|Mux12~20_combout\ $end
$var wire 1 9I \BLOCO_MEM|RAM1|Dado_out[19]~57_combout\ $end
$var wire 1 :I \BLOCO_EX|ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 ;I \BLOCO_EX|ULA1|ULA20|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 <I \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\ $end
$var wire 1 =I \BLOCO_ID|BANCO_REG|registrador[12][19]~q\ $end
$var wire 1 >I \BLOCO_ID|BANCO_REG|saidaA[19]~211_combout\ $end
$var wire 1 ?I \BLOCO_ID|BANCO_REG|saidaA[19]~212_combout\ $end
$var wire 1 @I \BLOCO_ID|BANCO_REG|saidaA[19]~213_combout\ $end
$var wire 1 AI \BLOCO_ID|BANCO_REG|saidaA[19]~214_combout\ $end
$var wire 1 BI \BLOCO_ID|BANCO_REG|registrador[16][19]~q\ $end
$var wire 1 CI \BLOCO_ID|BANCO_REG|registrador[20][19]~q\ $end
$var wire 1 DI \BLOCO_ID|BANCO_REG|registrador[24][19]~q\ $end
$var wire 1 EI \BLOCO_ID|BANCO_REG|registrador[28][19]~q\ $end
$var wire 1 FI \BLOCO_ID|BANCO_REG|saidaA[19]~215_combout\ $end
$var wire 1 GI \BLOCO_ID|BANCO_REG|registrador[17][19]~q\ $end
$var wire 1 HI \BLOCO_ID|BANCO_REG|registrador[21][19]~q\ $end
$var wire 1 II \BLOCO_ID|BANCO_REG|registrador[25][19]~q\ $end
$var wire 1 JI \BLOCO_ID|BANCO_REG|registrador[29][19]~q\ $end
$var wire 1 KI \BLOCO_ID|BANCO_REG|saidaA[19]~216_combout\ $end
$var wire 1 LI \BLOCO_ID|BANCO_REG|registrador[18][19]~q\ $end
$var wire 1 MI \BLOCO_ID|BANCO_REG|registrador[22][19]~q\ $end
$var wire 1 NI \BLOCO_ID|BANCO_REG|registrador[26][19]~q\ $end
$var wire 1 OI \BLOCO_ID|BANCO_REG|registrador[30][19]~q\ $end
$var wire 1 PI \BLOCO_ID|BANCO_REG|saidaA[19]~217_combout\ $end
$var wire 1 QI \BLOCO_ID|BANCO_REG|registrador[19][19]~q\ $end
$var wire 1 RI \BLOCO_ID|BANCO_REG|registrador[23][19]~q\ $end
$var wire 1 SI \BLOCO_ID|BANCO_REG|registrador[27][19]~q\ $end
$var wire 1 TI \BLOCO_ID|BANCO_REG|registrador[31][19]~q\ $end
$var wire 1 UI \BLOCO_ID|BANCO_REG|saidaA[19]~218_combout\ $end
$var wire 1 VI \BLOCO_ID|BANCO_REG|saidaA[19]~219_combout\ $end
$var wire 1 WI \BLOCO_ID|BANCO_REG|saidaA[19]~220_combout\ $end
$var wire 1 XI \BLOCO_ID|BANCO_REG|saidaA[19]~221_combout\ $end
$var wire 1 YI \BLOCO_EX|Somador2|Add0~94\ $end
$var wire 1 ZI \BLOCO_EX|Somador2|Add0~105_sumout\ $end
$var wire 1 [I \MUX_JR|saida_MUX[20]~28_combout\ $end
$var wire 1 \I \BLOCO_IF|Somador1|Add0~94\ $end
$var wire 1 ]I \BLOCO_IF|Somador1|Add0~105_sumout\ $end
$var wire 1 ^I \BLOCO_ID|BANCO_REG|registrador[0][20]~q\ $end
$var wire 1 _I \BLOCO_ID|BANCO_REG|registrador[1][20]~q\ $end
$var wire 1 `I \BLOCO_ID|BANCO_REG|registrador[2][20]~q\ $end
$var wire 1 aI \BLOCO_ID|BANCO_REG|registrador[3][20]~q\ $end
$var wire 1 bI \BLOCO_ID|BANCO_REG|saidaB[20]~100_combout\ $end
$var wire 1 cI \BLOCO_ID|BANCO_REG|registrador[4][20]~q\ $end
$var wire 1 dI \BLOCO_ID|BANCO_REG|registrador[5][20]~q\ $end
$var wire 1 eI \BLOCO_ID|BANCO_REG|registrador[6][20]~q\ $end
$var wire 1 fI \BLOCO_ID|BANCO_REG|registrador[7][20]~q\ $end
$var wire 1 gI \BLOCO_ID|BANCO_REG|saidaB[20]~101_combout\ $end
$var wire 1 hI \BLOCO_ID|BANCO_REG|registrador[8][20]~q\ $end
$var wire 1 iI \BLOCO_ID|BANCO_REG|registrador[9][20]~q\ $end
$var wire 1 jI \BLOCO_ID|BANCO_REG|registrador[10][20]~q\ $end
$var wire 1 kI \BLOCO_ID|BANCO_REG|registrador[11][20]~q\ $end
$var wire 1 lI \BLOCO_ID|BANCO_REG|saidaB[20]~102_combout\ $end
$var wire 1 mI \BLOCO_ID|BANCO_REG|registrador[13][20]~q\ $end
$var wire 1 nI \BLOCO_ID|BANCO_REG|registrador[14][20]~q\ $end
$var wire 1 oI \BLOCO_ID|BANCO_REG|registrador[15][20]~q\ $end
$var wire 1 pI \BLOCO_ID|BANCO_REG|saidaB[20]~103_combout\ $end
$var wire 1 qI \BLOCO_ID|BANCO_REG|saidaB[20]~104_combout\ $end
$var wire 1 rI \BLOCO_MEM|RAM1|memRAM[0][20]~q\ $end
$var wire 1 sI \BLOCO_MEM|RAM1|memRAM[8][20]~q\ $end
$var wire 1 tI \BLOCO_MEM|RAM1|memRAM[4][20]~q\ $end
$var wire 1 uI \BLOCO_MEM|RAM1|memRAM[12][20]~q\ $end
$var wire 1 vI \BLOCO_MEM|RAM1|Mux11~0_combout\ $end
$var wire 1 wI \BLOCO_MEM|RAM1|memRAM[1][20]~q\ $end
$var wire 1 xI \BLOCO_MEM|RAM1|memRAM[9][20]~q\ $end
$var wire 1 yI \BLOCO_MEM|RAM1|memRAM[5][20]~q\ $end
$var wire 1 zI \BLOCO_MEM|RAM1|memRAM[13][20]~q\ $end
$var wire 1 {I \BLOCO_MEM|RAM1|Mux11~1_combout\ $end
$var wire 1 |I \BLOCO_MEM|RAM1|memRAM[2][20]~q\ $end
$var wire 1 }I \BLOCO_MEM|RAM1|memRAM[10][20]~q\ $end
$var wire 1 ~I \BLOCO_MEM|RAM1|memRAM[6][20]~q\ $end
$var wire 1 !J \BLOCO_MEM|RAM1|memRAM[14][20]~q\ $end
$var wire 1 "J \BLOCO_MEM|RAM1|Mux11~2_combout\ $end
$var wire 1 #J \BLOCO_MEM|RAM1|memRAM[3][20]~q\ $end
$var wire 1 $J \BLOCO_MEM|RAM1|memRAM[11][20]~q\ $end
$var wire 1 %J \BLOCO_MEM|RAM1|memRAM[7][20]~q\ $end
$var wire 1 &J \BLOCO_MEM|RAM1|memRAM[15][20]~q\ $end
$var wire 1 'J \BLOCO_MEM|RAM1|Mux11~3_combout\ $end
$var wire 1 (J \BLOCO_MEM|RAM1|Mux11~4_combout\ $end
$var wire 1 )J \BLOCO_MEM|RAM1|memRAM[32][20]~q\ $end
$var wire 1 *J \BLOCO_MEM|RAM1|memRAM[40][20]~q\ $end
$var wire 1 +J \BLOCO_MEM|RAM1|memRAM[34][20]~q\ $end
$var wire 1 ,J \BLOCO_MEM|RAM1|memRAM[42][20]~q\ $end
$var wire 1 -J \BLOCO_MEM|RAM1|Mux11~5_combout\ $end
$var wire 1 .J \BLOCO_MEM|RAM1|memRAM[36][20]~q\ $end
$var wire 1 /J \BLOCO_MEM|RAM1|memRAM[44][20]~q\ $end
$var wire 1 0J \BLOCO_MEM|RAM1|memRAM[38][20]~q\ $end
$var wire 1 1J \BLOCO_MEM|RAM1|memRAM[46][20]~q\ $end
$var wire 1 2J \BLOCO_MEM|RAM1|Mux11~6_combout\ $end
$var wire 1 3J \BLOCO_MEM|RAM1|memRAM[33][20]~q\ $end
$var wire 1 4J \BLOCO_MEM|RAM1|memRAM[41][20]~q\ $end
$var wire 1 5J \BLOCO_MEM|RAM1|memRAM[35][20]~q\ $end
$var wire 1 6J \BLOCO_MEM|RAM1|memRAM[43][20]~q\ $end
$var wire 1 7J \BLOCO_MEM|RAM1|Mux11~7_combout\ $end
$var wire 1 8J \BLOCO_MEM|RAM1|memRAM[37][20]~q\ $end
$var wire 1 9J \BLOCO_MEM|RAM1|memRAM[45][20]~q\ $end
$var wire 1 :J \BLOCO_MEM|RAM1|memRAM[39][20]~q\ $end
$var wire 1 ;J \BLOCO_MEM|RAM1|memRAM[47][20]~q\ $end
$var wire 1 <J \BLOCO_MEM|RAM1|Mux11~8_combout\ $end
$var wire 1 =J \BLOCO_MEM|RAM1|Mux11~9_combout\ $end
$var wire 1 >J \BLOCO_MEM|RAM1|memRAM[16][20]~q\ $end
$var wire 1 ?J \BLOCO_MEM|RAM1|memRAM[20][20]~q\ $end
$var wire 1 @J \BLOCO_MEM|RAM1|memRAM[17][20]~q\ $end
$var wire 1 AJ \BLOCO_MEM|RAM1|memRAM[21][20]~q\ $end
$var wire 1 BJ \BLOCO_MEM|RAM1|Mux11~10_combout\ $end
$var wire 1 CJ \BLOCO_MEM|RAM1|memRAM[24][20]~q\ $end
$var wire 1 DJ \BLOCO_MEM|RAM1|memRAM[28][20]~q\ $end
$var wire 1 EJ \BLOCO_MEM|RAM1|memRAM[25][20]~q\ $end
$var wire 1 FJ \BLOCO_MEM|RAM1|memRAM[29][20]~q\ $end
$var wire 1 GJ \BLOCO_MEM|RAM1|Mux11~11_combout\ $end
$var wire 1 HJ \BLOCO_MEM|RAM1|memRAM[18][20]~q\ $end
$var wire 1 IJ \BLOCO_MEM|RAM1|memRAM[22][20]~q\ $end
$var wire 1 JJ \BLOCO_MEM|RAM1|memRAM[19][20]~q\ $end
$var wire 1 KJ \BLOCO_MEM|RAM1|memRAM[23][20]~q\ $end
$var wire 1 LJ \BLOCO_MEM|RAM1|Mux11~12_combout\ $end
$var wire 1 MJ \BLOCO_MEM|RAM1|memRAM[26][20]~q\ $end
$var wire 1 NJ \BLOCO_MEM|RAM1|memRAM[30][20]~q\ $end
$var wire 1 OJ \BLOCO_MEM|RAM1|memRAM[27][20]~q\ $end
$var wire 1 PJ \BLOCO_MEM|RAM1|memRAM[31][20]~q\ $end
$var wire 1 QJ \BLOCO_MEM|RAM1|Mux11~13_combout\ $end
$var wire 1 RJ \BLOCO_MEM|RAM1|Mux11~14_combout\ $end
$var wire 1 SJ \BLOCO_MEM|RAM1|memRAM[48][20]~q\ $end
$var wire 1 TJ \BLOCO_MEM|RAM1|memRAM[52][20]~q\ $end
$var wire 1 UJ \BLOCO_MEM|RAM1|memRAM[49][20]~q\ $end
$var wire 1 VJ \BLOCO_MEM|RAM1|memRAM[53][20]~q\ $end
$var wire 1 WJ \BLOCO_MEM|RAM1|Mux11~15_combout\ $end
$var wire 1 XJ \BLOCO_MEM|RAM1|memRAM[56][20]~q\ $end
$var wire 1 YJ \BLOCO_MEM|RAM1|memRAM[60][20]~q\ $end
$var wire 1 ZJ \BLOCO_MEM|RAM1|memRAM[57][20]~q\ $end
$var wire 1 [J \BLOCO_MEM|RAM1|memRAM[61][20]~q\ $end
$var wire 1 \J \BLOCO_MEM|RAM1|Mux11~16_combout\ $end
$var wire 1 ]J \BLOCO_MEM|RAM1|memRAM[50][20]~q\ $end
$var wire 1 ^J \BLOCO_MEM|RAM1|memRAM[54][20]~q\ $end
$var wire 1 _J \BLOCO_MEM|RAM1|memRAM[51][20]~q\ $end
$var wire 1 `J \BLOCO_MEM|RAM1|memRAM[55][20]~q\ $end
$var wire 1 aJ \BLOCO_MEM|RAM1|Mux11~17_combout\ $end
$var wire 1 bJ \BLOCO_MEM|RAM1|memRAM[58][20]~q\ $end
$var wire 1 cJ \BLOCO_MEM|RAM1|memRAM[62][20]~q\ $end
$var wire 1 dJ \BLOCO_MEM|RAM1|memRAM[59][20]~q\ $end
$var wire 1 eJ \BLOCO_MEM|RAM1|memRAM[63][20]~q\ $end
$var wire 1 fJ \BLOCO_MEM|RAM1|Mux11~18_combout\ $end
$var wire 1 gJ \BLOCO_MEM|RAM1|Mux11~19_combout\ $end
$var wire 1 hJ \BLOCO_MEM|RAM1|Mux11~20_combout\ $end
$var wire 1 iJ \BLOCO_MEM|RAM1|Dado_out[20]~60_combout\ $end
$var wire 1 jJ \BLOCO_EX|ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 kJ \BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 lJ \BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 mJ \BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 nJ \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\ $end
$var wire 1 oJ \BLOCO_ID|BANCO_REG|registrador[12][20]~q\ $end
$var wire 1 pJ \BLOCO_ID|BANCO_REG|saidaA[20]~222_combout\ $end
$var wire 1 qJ \BLOCO_ID|BANCO_REG|saidaA[20]~223_combout\ $end
$var wire 1 rJ \BLOCO_ID|BANCO_REG|saidaA[20]~224_combout\ $end
$var wire 1 sJ \BLOCO_ID|BANCO_REG|saidaA[20]~225_combout\ $end
$var wire 1 tJ \BLOCO_ID|BANCO_REG|registrador[16][20]~q\ $end
$var wire 1 uJ \BLOCO_ID|BANCO_REG|registrador[20][20]~q\ $end
$var wire 1 vJ \BLOCO_ID|BANCO_REG|registrador[24][20]~q\ $end
$var wire 1 wJ \BLOCO_ID|BANCO_REG|registrador[28][20]~q\ $end
$var wire 1 xJ \BLOCO_ID|BANCO_REG|saidaA[20]~226_combout\ $end
$var wire 1 yJ \BLOCO_ID|BANCO_REG|registrador[17][20]~q\ $end
$var wire 1 zJ \BLOCO_ID|BANCO_REG|registrador[21][20]~q\ $end
$var wire 1 {J \BLOCO_ID|BANCO_REG|registrador[25][20]~q\ $end
$var wire 1 |J \BLOCO_ID|BANCO_REG|registrador[29][20]~q\ $end
$var wire 1 }J \BLOCO_ID|BANCO_REG|saidaA[20]~227_combout\ $end
$var wire 1 ~J \BLOCO_ID|BANCO_REG|registrador[18][20]~q\ $end
$var wire 1 !K \BLOCO_ID|BANCO_REG|registrador[22][20]~q\ $end
$var wire 1 "K \BLOCO_ID|BANCO_REG|registrador[26][20]~q\ $end
$var wire 1 #K \BLOCO_ID|BANCO_REG|registrador[30][20]~q\ $end
$var wire 1 $K \BLOCO_ID|BANCO_REG|saidaA[20]~228_combout\ $end
$var wire 1 %K \BLOCO_ID|BANCO_REG|registrador[19][20]~q\ $end
$var wire 1 &K \BLOCO_ID|BANCO_REG|registrador[23][20]~q\ $end
$var wire 1 'K \BLOCO_ID|BANCO_REG|registrador[27][20]~q\ $end
$var wire 1 (K \BLOCO_ID|BANCO_REG|registrador[31][20]~q\ $end
$var wire 1 )K \BLOCO_ID|BANCO_REG|saidaA[20]~229_combout\ $end
$var wire 1 *K \BLOCO_ID|BANCO_REG|saidaA[20]~230_combout\ $end
$var wire 1 +K \BLOCO_ID|BANCO_REG|saidaA[20]~231_combout\ $end
$var wire 1 ,K \BLOCO_ID|BANCO_REG|saidaA[20]~232_combout\ $end
$var wire 1 -K \BLOCO_EX|ULA1|ULA21|Somador|cOut~combout\ $end
$var wire 1 .K \BLOCO_EX|Somador2|Add0~106\ $end
$var wire 1 /K \BLOCO_EX|Somador2|Add0~113_sumout\ $end
$var wire 1 0K \MUX_JR|saida_MUX[21]~30_combout\ $end
$var wire 1 1K \BLOCO_IF|Somador1|Add0~106\ $end
$var wire 1 2K \BLOCO_IF|Somador1|Add0~113_sumout\ $end
$var wire 1 3K \BLOCO_ID|BANCO_REG|registrador[0][21]~q\ $end
$var wire 1 4K \BLOCO_ID|BANCO_REG|registrador[4][21]~q\ $end
$var wire 1 5K \BLOCO_ID|BANCO_REG|registrador[8][21]~q\ $end
$var wire 1 6K \BLOCO_ID|BANCO_REG|saidaB[21]~105_combout\ $end
$var wire 1 7K \BLOCO_ID|BANCO_REG|registrador[1][21]~q\ $end
$var wire 1 8K \BLOCO_ID|BANCO_REG|registrador[5][21]~q\ $end
$var wire 1 9K \BLOCO_ID|BANCO_REG|registrador[9][21]~q\ $end
$var wire 1 :K \BLOCO_ID|BANCO_REG|registrador[13][21]~q\ $end
$var wire 1 ;K \BLOCO_ID|BANCO_REG|saidaB[21]~106_combout\ $end
$var wire 1 <K \BLOCO_ID|BANCO_REG|registrador[2][21]~q\ $end
$var wire 1 =K \BLOCO_ID|BANCO_REG|registrador[6][21]~q\ $end
$var wire 1 >K \BLOCO_ID|BANCO_REG|registrador[10][21]~q\ $end
$var wire 1 ?K \BLOCO_ID|BANCO_REG|registrador[14][21]~q\ $end
$var wire 1 @K \BLOCO_ID|BANCO_REG|saidaB[21]~107_combout\ $end
$var wire 1 AK \BLOCO_ID|BANCO_REG|registrador[3][21]~q\ $end
$var wire 1 BK \BLOCO_ID|BANCO_REG|registrador[7][21]~q\ $end
$var wire 1 CK \BLOCO_ID|BANCO_REG|registrador[11][21]~q\ $end
$var wire 1 DK \BLOCO_ID|BANCO_REG|registrador[15][21]~q\ $end
$var wire 1 EK \BLOCO_ID|BANCO_REG|saidaB[21]~108_combout\ $end
$var wire 1 FK \BLOCO_ID|BANCO_REG|saidaB[21]~109_combout\ $end
$var wire 1 GK \BLOCO_MEM|RAM1|memRAM[0][21]~q\ $end
$var wire 1 HK \BLOCO_MEM|RAM1|memRAM[32][21]~q\ $end
$var wire 1 IK \BLOCO_MEM|RAM1|memRAM[16][21]~q\ $end
$var wire 1 JK \BLOCO_MEM|RAM1|memRAM[48][21]~q\ $end
$var wire 1 KK \BLOCO_MEM|RAM1|Mux10~0_combout\ $end
$var wire 1 LK \BLOCO_MEM|RAM1|memRAM[8][21]~q\ $end
$var wire 1 MK \BLOCO_MEM|RAM1|memRAM[40][21]~q\ $end
$var wire 1 NK \BLOCO_MEM|RAM1|memRAM[24][21]~q\ $end
$var wire 1 OK \BLOCO_MEM|RAM1|memRAM[56][21]~q\ $end
$var wire 1 PK \BLOCO_MEM|RAM1|Mux10~1_combout\ $end
$var wire 1 QK \BLOCO_MEM|RAM1|memRAM[4][21]~q\ $end
$var wire 1 RK \BLOCO_MEM|RAM1|memRAM[36][21]~q\ $end
$var wire 1 SK \BLOCO_MEM|RAM1|memRAM[20][21]~q\ $end
$var wire 1 TK \BLOCO_MEM|RAM1|memRAM[52][21]~q\ $end
$var wire 1 UK \BLOCO_MEM|RAM1|Mux10~2_combout\ $end
$var wire 1 VK \BLOCO_MEM|RAM1|memRAM[12][21]~q\ $end
$var wire 1 WK \BLOCO_MEM|RAM1|memRAM[44][21]~q\ $end
$var wire 1 XK \BLOCO_MEM|RAM1|memRAM[28][21]~q\ $end
$var wire 1 YK \BLOCO_MEM|RAM1|memRAM[60][21]~q\ $end
$var wire 1 ZK \BLOCO_MEM|RAM1|Mux10~3_combout\ $end
$var wire 1 [K \BLOCO_MEM|RAM1|Mux10~4_combout\ $end
$var wire 1 \K \BLOCO_MEM|RAM1|memRAM[1][21]~q\ $end
$var wire 1 ]K \BLOCO_MEM|RAM1|memRAM[33][21]~q\ $end
$var wire 1 ^K \BLOCO_MEM|RAM1|memRAM[17][21]~q\ $end
$var wire 1 _K \BLOCO_MEM|RAM1|memRAM[49][21]~q\ $end
$var wire 1 `K \BLOCO_MEM|RAM1|Mux10~5_combout\ $end
$var wire 1 aK \BLOCO_MEM|RAM1|memRAM[9][21]~q\ $end
$var wire 1 bK \BLOCO_MEM|RAM1|memRAM[41][21]~q\ $end
$var wire 1 cK \BLOCO_MEM|RAM1|memRAM[25][21]~q\ $end
$var wire 1 dK \BLOCO_MEM|RAM1|memRAM[57][21]~q\ $end
$var wire 1 eK \BLOCO_MEM|RAM1|Mux10~6_combout\ $end
$var wire 1 fK \BLOCO_MEM|RAM1|memRAM[5][21]~q\ $end
$var wire 1 gK \BLOCO_MEM|RAM1|memRAM[37][21]~q\ $end
$var wire 1 hK \BLOCO_MEM|RAM1|memRAM[21][21]~q\ $end
$var wire 1 iK \BLOCO_MEM|RAM1|memRAM[53][21]~q\ $end
$var wire 1 jK \BLOCO_MEM|RAM1|Mux10~7_combout\ $end
$var wire 1 kK \BLOCO_MEM|RAM1|memRAM[13][21]~q\ $end
$var wire 1 lK \BLOCO_MEM|RAM1|memRAM[45][21]~q\ $end
$var wire 1 mK \BLOCO_MEM|RAM1|memRAM[29][21]~q\ $end
$var wire 1 nK \BLOCO_MEM|RAM1|memRAM[61][21]~q\ $end
$var wire 1 oK \BLOCO_MEM|RAM1|Mux10~8_combout\ $end
$var wire 1 pK \BLOCO_MEM|RAM1|Mux10~9_combout\ $end
$var wire 1 qK \BLOCO_MEM|RAM1|memRAM[2][21]~q\ $end
$var wire 1 rK \BLOCO_MEM|RAM1|memRAM[10][21]~q\ $end
$var wire 1 sK \BLOCO_MEM|RAM1|memRAM[34][21]~q\ $end
$var wire 1 tK \BLOCO_MEM|RAM1|memRAM[42][21]~q\ $end
$var wire 1 uK \BLOCO_MEM|RAM1|Mux10~10_combout\ $end
$var wire 1 vK \BLOCO_MEM|RAM1|memRAM[6][21]~q\ $end
$var wire 1 wK \BLOCO_MEM|RAM1|memRAM[14][21]~q\ $end
$var wire 1 xK \BLOCO_MEM|RAM1|memRAM[38][21]~q\ $end
$var wire 1 yK \BLOCO_MEM|RAM1|memRAM[46][21]~q\ $end
$var wire 1 zK \BLOCO_MEM|RAM1|Mux10~11_combout\ $end
$var wire 1 {K \BLOCO_MEM|RAM1|memRAM[18][21]~q\ $end
$var wire 1 |K \BLOCO_MEM|RAM1|memRAM[26][21]~q\ $end
$var wire 1 }K \BLOCO_MEM|RAM1|memRAM[50][21]~q\ $end
$var wire 1 ~K \BLOCO_MEM|RAM1|memRAM[58][21]~q\ $end
$var wire 1 !L \BLOCO_MEM|RAM1|Mux10~12_combout\ $end
$var wire 1 "L \BLOCO_MEM|RAM1|memRAM[22][21]~q\ $end
$var wire 1 #L \BLOCO_MEM|RAM1|memRAM[30][21]~q\ $end
$var wire 1 $L \BLOCO_MEM|RAM1|memRAM[54][21]~q\ $end
$var wire 1 %L \BLOCO_MEM|RAM1|memRAM[62][21]~q\ $end
$var wire 1 &L \BLOCO_MEM|RAM1|Mux10~13_combout\ $end
$var wire 1 'L \BLOCO_MEM|RAM1|Mux10~14_combout\ $end
$var wire 1 (L \BLOCO_MEM|RAM1|memRAM[3][21]~q\ $end
$var wire 1 )L \BLOCO_MEM|RAM1|memRAM[35][21]~q\ $end
$var wire 1 *L \BLOCO_MEM|RAM1|memRAM[19][21]~q\ $end
$var wire 1 +L \BLOCO_MEM|RAM1|memRAM[51][21]~q\ $end
$var wire 1 ,L \BLOCO_MEM|RAM1|Mux10~15_combout\ $end
$var wire 1 -L \BLOCO_MEM|RAM1|memRAM[11][21]~q\ $end
$var wire 1 .L \BLOCO_MEM|RAM1|memRAM[43][21]~q\ $end
$var wire 1 /L \BLOCO_MEM|RAM1|memRAM[27][21]~q\ $end
$var wire 1 0L \BLOCO_MEM|RAM1|memRAM[59][21]~q\ $end
$var wire 1 1L \BLOCO_MEM|RAM1|Mux10~16_combout\ $end
$var wire 1 2L \BLOCO_MEM|RAM1|memRAM[7][21]~q\ $end
$var wire 1 3L \BLOCO_MEM|RAM1|memRAM[39][21]~q\ $end
$var wire 1 4L \BLOCO_MEM|RAM1|memRAM[23][21]~q\ $end
$var wire 1 5L \BLOCO_MEM|RAM1|memRAM[55][21]~q\ $end
$var wire 1 6L \BLOCO_MEM|RAM1|Mux10~17_combout\ $end
$var wire 1 7L \BLOCO_MEM|RAM1|memRAM[15][21]~q\ $end
$var wire 1 8L \BLOCO_MEM|RAM1|memRAM[47][21]~q\ $end
$var wire 1 9L \BLOCO_MEM|RAM1|memRAM[31][21]~q\ $end
$var wire 1 :L \BLOCO_MEM|RAM1|memRAM[63][21]~q\ $end
$var wire 1 ;L \BLOCO_MEM|RAM1|Mux10~18_combout\ $end
$var wire 1 <L \BLOCO_MEM|RAM1|Mux10~19_combout\ $end
$var wire 1 =L \BLOCO_MEM|RAM1|Mux10~20_combout\ $end
$var wire 1 >L \BLOCO_MEM|RAM1|Dado_out[21]~62_combout\ $end
$var wire 1 ?L \BLOCO_EX|ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 @L \BLOCO_EX|ULA1|ULA22|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 AL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\ $end
$var wire 1 BL \BLOCO_ID|BANCO_REG|registrador[12][21]~q\ $end
$var wire 1 CL \BLOCO_ID|BANCO_REG|saidaA[21]~233_combout\ $end
$var wire 1 DL \BLOCO_ID|BANCO_REG|saidaA[21]~234_combout\ $end
$var wire 1 EL \BLOCO_ID|BANCO_REG|saidaA[21]~235_combout\ $end
$var wire 1 FL \BLOCO_ID|BANCO_REG|saidaA[21]~236_combout\ $end
$var wire 1 GL \BLOCO_ID|BANCO_REG|registrador[16][21]~q\ $end
$var wire 1 HL \BLOCO_ID|BANCO_REG|registrador[20][21]~q\ $end
$var wire 1 IL \BLOCO_ID|BANCO_REG|registrador[24][21]~q\ $end
$var wire 1 JL \BLOCO_ID|BANCO_REG|registrador[28][21]~q\ $end
$var wire 1 KL \BLOCO_ID|BANCO_REG|saidaA[21]~237_combout\ $end
$var wire 1 LL \BLOCO_ID|BANCO_REG|registrador[17][21]~q\ $end
$var wire 1 ML \BLOCO_ID|BANCO_REG|registrador[21][21]~q\ $end
$var wire 1 NL \BLOCO_ID|BANCO_REG|registrador[25][21]~q\ $end
$var wire 1 OL \BLOCO_ID|BANCO_REG|registrador[29][21]~q\ $end
$var wire 1 PL \BLOCO_ID|BANCO_REG|saidaA[21]~238_combout\ $end
$var wire 1 QL \BLOCO_ID|BANCO_REG|registrador[18][21]~q\ $end
$var wire 1 RL \BLOCO_ID|BANCO_REG|registrador[22][21]~q\ $end
$var wire 1 SL \BLOCO_ID|BANCO_REG|registrador[26][21]~q\ $end
$var wire 1 TL \BLOCO_ID|BANCO_REG|registrador[30][21]~q\ $end
$var wire 1 UL \BLOCO_ID|BANCO_REG|saidaA[21]~239_combout\ $end
$var wire 1 VL \BLOCO_ID|BANCO_REG|registrador[19][21]~q\ $end
$var wire 1 WL \BLOCO_ID|BANCO_REG|registrador[23][21]~q\ $end
$var wire 1 XL \BLOCO_ID|BANCO_REG|registrador[27][21]~q\ $end
$var wire 1 YL \BLOCO_ID|BANCO_REG|registrador[31][21]~q\ $end
$var wire 1 ZL \BLOCO_ID|BANCO_REG|saidaA[21]~240_combout\ $end
$var wire 1 [L \BLOCO_ID|BANCO_REG|saidaA[21]~241_combout\ $end
$var wire 1 \L \BLOCO_ID|BANCO_REG|saidaA[21]~242_combout\ $end
$var wire 1 ]L \BLOCO_ID|BANCO_REG|saidaA[21]~243_combout\ $end
$var wire 1 ^L \BLOCO_EX|Somador2|Add0~114\ $end
$var wire 1 _L \BLOCO_EX|Somador2|Add0~117_sumout\ $end
$var wire 1 `L \MUX_JR|saida_MUX[22]~31_combout\ $end
$var wire 1 aL \BLOCO_IF|Somador1|Add0~114\ $end
$var wire 1 bL \BLOCO_IF|Somador1|Add0~117_sumout\ $end
$var wire 1 cL \BLOCO_ID|BANCO_REG|registrador[0][22]~q\ $end
$var wire 1 dL \BLOCO_ID|BANCO_REG|registrador[1][22]~q\ $end
$var wire 1 eL \BLOCO_ID|BANCO_REG|registrador[2][22]~q\ $end
$var wire 1 fL \BLOCO_ID|BANCO_REG|registrador[3][22]~q\ $end
$var wire 1 gL \BLOCO_ID|BANCO_REG|saidaB[22]~110_combout\ $end
$var wire 1 hL \BLOCO_ID|BANCO_REG|registrador[4][22]~q\ $end
$var wire 1 iL \BLOCO_ID|BANCO_REG|registrador[5][22]~q\ $end
$var wire 1 jL \BLOCO_ID|BANCO_REG|registrador[6][22]~q\ $end
$var wire 1 kL \BLOCO_ID|BANCO_REG|registrador[7][22]~q\ $end
$var wire 1 lL \BLOCO_ID|BANCO_REG|saidaB[22]~111_combout\ $end
$var wire 1 mL \BLOCO_ID|BANCO_REG|registrador[8][22]~q\ $end
$var wire 1 nL \BLOCO_ID|BANCO_REG|registrador[9][22]~q\ $end
$var wire 1 oL \BLOCO_ID|BANCO_REG|registrador[10][22]~q\ $end
$var wire 1 pL \BLOCO_ID|BANCO_REG|registrador[11][22]~q\ $end
$var wire 1 qL \BLOCO_ID|BANCO_REG|saidaB[22]~112_combout\ $end
$var wire 1 rL \BLOCO_ID|BANCO_REG|registrador[13][22]~q\ $end
$var wire 1 sL \BLOCO_ID|BANCO_REG|registrador[14][22]~q\ $end
$var wire 1 tL \BLOCO_ID|BANCO_REG|registrador[15][22]~q\ $end
$var wire 1 uL \BLOCO_ID|BANCO_REG|saidaB[22]~113_combout\ $end
$var wire 1 vL \BLOCO_ID|BANCO_REG|saidaB[22]~114_combout\ $end
$var wire 1 wL \BLOCO_MEM|RAM1|memRAM[0][22]~q\ $end
$var wire 1 xL \BLOCO_MEM|RAM1|memRAM[32][22]~q\ $end
$var wire 1 yL \BLOCO_MEM|RAM1|memRAM[2][22]~q\ $end
$var wire 1 zL \BLOCO_MEM|RAM1|memRAM[34][22]~q\ $end
$var wire 1 {L \BLOCO_MEM|RAM1|Mux9~0_combout\ $end
$var wire 1 |L \BLOCO_MEM|RAM1|memRAM[1][22]~q\ $end
$var wire 1 }L \BLOCO_MEM|RAM1|memRAM[33][22]~q\ $end
$var wire 1 ~L \BLOCO_MEM|RAM1|memRAM[3][22]~q\ $end
$var wire 1 !M \BLOCO_MEM|RAM1|memRAM[35][22]~q\ $end
$var wire 1 "M \BLOCO_MEM|RAM1|Mux9~1_combout\ $end
$var wire 1 #M \BLOCO_MEM|RAM1|memRAM[16][22]~q\ $end
$var wire 1 $M \BLOCO_MEM|RAM1|memRAM[48][22]~q\ $end
$var wire 1 %M \BLOCO_MEM|RAM1|memRAM[18][22]~q\ $end
$var wire 1 &M \BLOCO_MEM|RAM1|memRAM[50][22]~q\ $end
$var wire 1 'M \BLOCO_MEM|RAM1|Mux9~2_combout\ $end
$var wire 1 (M \BLOCO_MEM|RAM1|memRAM[17][22]~q\ $end
$var wire 1 )M \BLOCO_MEM|RAM1|memRAM[49][22]~q\ $end
$var wire 1 *M \BLOCO_MEM|RAM1|memRAM[19][22]~q\ $end
$var wire 1 +M \BLOCO_MEM|RAM1|memRAM[51][22]~q\ $end
$var wire 1 ,M \BLOCO_MEM|RAM1|Mux9~3_combout\ $end
$var wire 1 -M \BLOCO_MEM|RAM1|Mux9~4_combout\ $end
$var wire 1 .M \BLOCO_MEM|RAM1|memRAM[4][22]~q\ $end
$var wire 1 /M \BLOCO_MEM|RAM1|memRAM[36][22]~q\ $end
$var wire 1 0M \BLOCO_MEM|RAM1|memRAM[5][22]~q\ $end
$var wire 1 1M \BLOCO_MEM|RAM1|memRAM[37][22]~q\ $end
$var wire 1 2M \BLOCO_MEM|RAM1|Mux9~5_combout\ $end
$var wire 1 3M \BLOCO_MEM|RAM1|memRAM[6][22]~q\ $end
$var wire 1 4M \BLOCO_MEM|RAM1|memRAM[38][22]~q\ $end
$var wire 1 5M \BLOCO_MEM|RAM1|memRAM[7][22]~q\ $end
$var wire 1 6M \BLOCO_MEM|RAM1|memRAM[39][22]~q\ $end
$var wire 1 7M \BLOCO_MEM|RAM1|Mux9~6_combout\ $end
$var wire 1 8M \BLOCO_MEM|RAM1|memRAM[20][22]~q\ $end
$var wire 1 9M \BLOCO_MEM|RAM1|memRAM[52][22]~q\ $end
$var wire 1 :M \BLOCO_MEM|RAM1|memRAM[21][22]~q\ $end
$var wire 1 ;M \BLOCO_MEM|RAM1|memRAM[53][22]~q\ $end
$var wire 1 <M \BLOCO_MEM|RAM1|Mux9~7_combout\ $end
$var wire 1 =M \BLOCO_MEM|RAM1|memRAM[22][22]~q\ $end
$var wire 1 >M \BLOCO_MEM|RAM1|memRAM[54][22]~q\ $end
$var wire 1 ?M \BLOCO_MEM|RAM1|memRAM[23][22]~q\ $end
$var wire 1 @M \BLOCO_MEM|RAM1|memRAM[55][22]~q\ $end
$var wire 1 AM \BLOCO_MEM|RAM1|Mux9~8_combout\ $end
$var wire 1 BM \BLOCO_MEM|RAM1|Mux9~9_combout\ $end
$var wire 1 CM \BLOCO_MEM|RAM1|memRAM[8][22]~q\ $end
$var wire 1 DM \BLOCO_MEM|RAM1|memRAM[40][22]~q\ $end
$var wire 1 EM \BLOCO_MEM|RAM1|memRAM[10][22]~q\ $end
$var wire 1 FM \BLOCO_MEM|RAM1|memRAM[42][22]~q\ $end
$var wire 1 GM \BLOCO_MEM|RAM1|Mux9~10_combout\ $end
$var wire 1 HM \BLOCO_MEM|RAM1|memRAM[9][22]~q\ $end
$var wire 1 IM \BLOCO_MEM|RAM1|memRAM[41][22]~q\ $end
$var wire 1 JM \BLOCO_MEM|RAM1|memRAM[11][22]~q\ $end
$var wire 1 KM \BLOCO_MEM|RAM1|memRAM[43][22]~q\ $end
$var wire 1 LM \BLOCO_MEM|RAM1|Mux9~11_combout\ $end
$var wire 1 MM \BLOCO_MEM|RAM1|memRAM[24][22]~q\ $end
$var wire 1 NM \BLOCO_MEM|RAM1|memRAM[56][22]~q\ $end
$var wire 1 OM \BLOCO_MEM|RAM1|memRAM[26][22]~q\ $end
$var wire 1 PM \BLOCO_MEM|RAM1|memRAM[58][22]~q\ $end
$var wire 1 QM \BLOCO_MEM|RAM1|Mux9~12_combout\ $end
$var wire 1 RM \BLOCO_MEM|RAM1|memRAM[25][22]~q\ $end
$var wire 1 SM \BLOCO_MEM|RAM1|memRAM[57][22]~q\ $end
$var wire 1 TM \BLOCO_MEM|RAM1|memRAM[27][22]~q\ $end
$var wire 1 UM \BLOCO_MEM|RAM1|memRAM[59][22]~q\ $end
$var wire 1 VM \BLOCO_MEM|RAM1|Mux9~13_combout\ $end
$var wire 1 WM \BLOCO_MEM|RAM1|Mux9~14_combout\ $end
$var wire 1 XM \BLOCO_MEM|RAM1|memRAM[12][22]~q\ $end
$var wire 1 YM \BLOCO_MEM|RAM1|memRAM[44][22]~q\ $end
$var wire 1 ZM \BLOCO_MEM|RAM1|memRAM[13][22]~q\ $end
$var wire 1 [M \BLOCO_MEM|RAM1|memRAM[45][22]~q\ $end
$var wire 1 \M \BLOCO_MEM|RAM1|Mux9~15_combout\ $end
$var wire 1 ]M \BLOCO_MEM|RAM1|memRAM[28][22]~q\ $end
$var wire 1 ^M \BLOCO_MEM|RAM1|memRAM[60][22]~q\ $end
$var wire 1 _M \BLOCO_MEM|RAM1|memRAM[29][22]~q\ $end
$var wire 1 `M \BLOCO_MEM|RAM1|memRAM[61][22]~q\ $end
$var wire 1 aM \BLOCO_MEM|RAM1|Mux9~16_combout\ $end
$var wire 1 bM \BLOCO_MEM|RAM1|memRAM[14][22]~q\ $end
$var wire 1 cM \BLOCO_MEM|RAM1|memRAM[46][22]~q\ $end
$var wire 1 dM \BLOCO_MEM|RAM1|memRAM[15][22]~q\ $end
$var wire 1 eM \BLOCO_MEM|RAM1|memRAM[47][22]~q\ $end
$var wire 1 fM \BLOCO_MEM|RAM1|Mux9~17_combout\ $end
$var wire 1 gM \BLOCO_MEM|RAM1|memRAM[30][22]~q\ $end
$var wire 1 hM \BLOCO_MEM|RAM1|memRAM[62][22]~q\ $end
$var wire 1 iM \BLOCO_MEM|RAM1|memRAM[31][22]~q\ $end
$var wire 1 jM \BLOCO_MEM|RAM1|memRAM[63][22]~q\ $end
$var wire 1 kM \BLOCO_MEM|RAM1|Mux9~18_combout\ $end
$var wire 1 lM \BLOCO_MEM|RAM1|Mux9~19_combout\ $end
$var wire 1 mM \BLOCO_MEM|RAM1|Mux9~20_combout\ $end
$var wire 1 nM \BLOCO_MEM|RAM1|Dado_out[22]~63_combout\ $end
$var wire 1 oM \BLOCO_EX|ULA1|ULA23|Somador|saida~0_combout\ $end
$var wire 1 pM \BLOCO_EX|ULA1|ULA23|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 qM \BLOCO_EX|ULA1|ULA23|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 rM \BLOCO_EX|ULA1|ULA23|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 sM \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\ $end
$var wire 1 tM \BLOCO_ID|BANCO_REG|registrador[12][22]~q\ $end
$var wire 1 uM \BLOCO_ID|BANCO_REG|saidaA[22]~244_combout\ $end
$var wire 1 vM \BLOCO_ID|BANCO_REG|saidaA[22]~245_combout\ $end
$var wire 1 wM \BLOCO_ID|BANCO_REG|saidaA[22]~246_combout\ $end
$var wire 1 xM \BLOCO_ID|BANCO_REG|saidaA[22]~247_combout\ $end
$var wire 1 yM \BLOCO_ID|BANCO_REG|registrador[16][22]~q\ $end
$var wire 1 zM \BLOCO_ID|BANCO_REG|registrador[20][22]~q\ $end
$var wire 1 {M \BLOCO_ID|BANCO_REG|registrador[24][22]~q\ $end
$var wire 1 |M \BLOCO_ID|BANCO_REG|registrador[28][22]~q\ $end
$var wire 1 }M \BLOCO_ID|BANCO_REG|saidaA[22]~248_combout\ $end
$var wire 1 ~M \BLOCO_ID|BANCO_REG|registrador[17][22]~q\ $end
$var wire 1 !N \BLOCO_ID|BANCO_REG|registrador[21][22]~q\ $end
$var wire 1 "N \BLOCO_ID|BANCO_REG|registrador[25][22]~q\ $end
$var wire 1 #N \BLOCO_ID|BANCO_REG|registrador[29][22]~q\ $end
$var wire 1 $N \BLOCO_ID|BANCO_REG|saidaA[22]~249_combout\ $end
$var wire 1 %N \BLOCO_ID|BANCO_REG|registrador[18][22]~q\ $end
$var wire 1 &N \BLOCO_ID|BANCO_REG|registrador[22][22]~q\ $end
$var wire 1 'N \BLOCO_ID|BANCO_REG|registrador[26][22]~q\ $end
$var wire 1 (N \BLOCO_ID|BANCO_REG|registrador[30][22]~q\ $end
$var wire 1 )N \BLOCO_ID|BANCO_REG|saidaA[22]~250_combout\ $end
$var wire 1 *N \BLOCO_ID|BANCO_REG|registrador[19][22]~q\ $end
$var wire 1 +N \BLOCO_ID|BANCO_REG|registrador[23][22]~q\ $end
$var wire 1 ,N \BLOCO_ID|BANCO_REG|registrador[27][22]~q\ $end
$var wire 1 -N \BLOCO_ID|BANCO_REG|registrador[31][22]~q\ $end
$var wire 1 .N \BLOCO_ID|BANCO_REG|saidaA[22]~251_combout\ $end
$var wire 1 /N \BLOCO_ID|BANCO_REG|saidaA[22]~252_combout\ $end
$var wire 1 0N \BLOCO_ID|BANCO_REG|saidaA[22]~253_combout\ $end
$var wire 1 1N \BLOCO_ID|BANCO_REG|saidaA[22]~254_combout\ $end
$var wire 1 2N \BLOCO_EX|Somador2|Add0~118\ $end
$var wire 1 3N \BLOCO_EX|Somador2|Add0~109_sumout\ $end
$var wire 1 4N \MUX_JR|saida_MUX[23]~29_combout\ $end
$var wire 1 5N \BLOCO_IF|Somador1|Add0~118\ $end
$var wire 1 6N \BLOCO_IF|Somador1|Add0~109_sumout\ $end
$var wire 1 7N \BLOCO_ID|BANCO_REG|registrador[0][23]~q\ $end
$var wire 1 8N \BLOCO_ID|BANCO_REG|registrador[4][23]~q\ $end
$var wire 1 9N \BLOCO_ID|BANCO_REG|registrador[8][23]~q\ $end
$var wire 1 :N \BLOCO_ID|BANCO_REG|saidaB[23]~115_combout\ $end
$var wire 1 ;N \BLOCO_ID|BANCO_REG|registrador[1][23]~q\ $end
$var wire 1 <N \BLOCO_ID|BANCO_REG|registrador[5][23]~q\ $end
$var wire 1 =N \BLOCO_ID|BANCO_REG|registrador[9][23]~q\ $end
$var wire 1 >N \BLOCO_ID|BANCO_REG|registrador[13][23]~q\ $end
$var wire 1 ?N \BLOCO_ID|BANCO_REG|saidaB[23]~116_combout\ $end
$var wire 1 @N \BLOCO_ID|BANCO_REG|registrador[2][23]~q\ $end
$var wire 1 AN \BLOCO_ID|BANCO_REG|registrador[6][23]~q\ $end
$var wire 1 BN \BLOCO_ID|BANCO_REG|registrador[10][23]~q\ $end
$var wire 1 CN \BLOCO_ID|BANCO_REG|registrador[14][23]~q\ $end
$var wire 1 DN \BLOCO_ID|BANCO_REG|saidaB[23]~117_combout\ $end
$var wire 1 EN \BLOCO_ID|BANCO_REG|registrador[3][23]~q\ $end
$var wire 1 FN \BLOCO_ID|BANCO_REG|registrador[7][23]~q\ $end
$var wire 1 GN \BLOCO_ID|BANCO_REG|registrador[11][23]~q\ $end
$var wire 1 HN \BLOCO_ID|BANCO_REG|registrador[15][23]~q\ $end
$var wire 1 IN \BLOCO_ID|BANCO_REG|saidaB[23]~118_combout\ $end
$var wire 1 JN \BLOCO_ID|BANCO_REG|saidaB[23]~119_combout\ $end
$var wire 1 KN \BLOCO_MEM|RAM1|memRAM[0][23]~q\ $end
$var wire 1 LN \BLOCO_MEM|RAM1|memRAM[8][23]~q\ $end
$var wire 1 MN \BLOCO_MEM|RAM1|memRAM[4][23]~q\ $end
$var wire 1 NN \BLOCO_MEM|RAM1|memRAM[12][23]~q\ $end
$var wire 1 ON \BLOCO_MEM|RAM1|Mux8~0_combout\ $end
$var wire 1 PN \BLOCO_MEM|RAM1|memRAM[1][23]~q\ $end
$var wire 1 QN \BLOCO_MEM|RAM1|memRAM[9][23]~q\ $end
$var wire 1 RN \BLOCO_MEM|RAM1|memRAM[5][23]~q\ $end
$var wire 1 SN \BLOCO_MEM|RAM1|memRAM[13][23]~q\ $end
$var wire 1 TN \BLOCO_MEM|RAM1|Mux8~1_combout\ $end
$var wire 1 UN \BLOCO_MEM|RAM1|memRAM[2][23]~q\ $end
$var wire 1 VN \BLOCO_MEM|RAM1|memRAM[10][23]~q\ $end
$var wire 1 WN \BLOCO_MEM|RAM1|memRAM[6][23]~q\ $end
$var wire 1 XN \BLOCO_MEM|RAM1|memRAM[14][23]~q\ $end
$var wire 1 YN \BLOCO_MEM|RAM1|Mux8~2_combout\ $end
$var wire 1 ZN \BLOCO_MEM|RAM1|memRAM[3][23]~q\ $end
$var wire 1 [N \BLOCO_MEM|RAM1|memRAM[11][23]~q\ $end
$var wire 1 \N \BLOCO_MEM|RAM1|memRAM[7][23]~q\ $end
$var wire 1 ]N \BLOCO_MEM|RAM1|memRAM[15][23]~q\ $end
$var wire 1 ^N \BLOCO_MEM|RAM1|Mux8~3_combout\ $end
$var wire 1 _N \BLOCO_MEM|RAM1|Mux8~4_combout\ $end
$var wire 1 `N \BLOCO_MEM|RAM1|memRAM[32][23]~q\ $end
$var wire 1 aN \BLOCO_MEM|RAM1|memRAM[33][23]~q\ $end
$var wire 1 bN \BLOCO_MEM|RAM1|memRAM[34][23]~q\ $end
$var wire 1 cN \BLOCO_MEM|RAM1|memRAM[35][23]~q\ $end
$var wire 1 dN \BLOCO_MEM|RAM1|Mux8~5_combout\ $end
$var wire 1 eN \BLOCO_MEM|RAM1|memRAM[40][23]~q\ $end
$var wire 1 fN \BLOCO_MEM|RAM1|memRAM[41][23]~q\ $end
$var wire 1 gN \BLOCO_MEM|RAM1|memRAM[42][23]~q\ $end
$var wire 1 hN \BLOCO_MEM|RAM1|memRAM[43][23]~q\ $end
$var wire 1 iN \BLOCO_MEM|RAM1|Mux8~6_combout\ $end
$var wire 1 jN \BLOCO_MEM|RAM1|memRAM[36][23]~q\ $end
$var wire 1 kN \BLOCO_MEM|RAM1|memRAM[37][23]~q\ $end
$var wire 1 lN \BLOCO_MEM|RAM1|memRAM[38][23]~q\ $end
$var wire 1 mN \BLOCO_MEM|RAM1|memRAM[39][23]~q\ $end
$var wire 1 nN \BLOCO_MEM|RAM1|Mux8~7_combout\ $end
$var wire 1 oN \BLOCO_MEM|RAM1|memRAM[44][23]~q\ $end
$var wire 1 pN \BLOCO_MEM|RAM1|memRAM[45][23]~q\ $end
$var wire 1 qN \BLOCO_MEM|RAM1|memRAM[46][23]~q\ $end
$var wire 1 rN \BLOCO_MEM|RAM1|memRAM[47][23]~q\ $end
$var wire 1 sN \BLOCO_MEM|RAM1|Mux8~8_combout\ $end
$var wire 1 tN \BLOCO_MEM|RAM1|Mux8~9_combout\ $end
$var wire 1 uN \BLOCO_MEM|RAM1|memRAM[16][23]~q\ $end
$var wire 1 vN \BLOCO_MEM|RAM1|memRAM[24][23]~q\ $end
$var wire 1 wN \BLOCO_MEM|RAM1|memRAM[20][23]~q\ $end
$var wire 1 xN \BLOCO_MEM|RAM1|memRAM[28][23]~q\ $end
$var wire 1 yN \BLOCO_MEM|RAM1|Mux8~10_combout\ $end
$var wire 1 zN \BLOCO_MEM|RAM1|memRAM[17][23]~q\ $end
$var wire 1 {N \BLOCO_MEM|RAM1|memRAM[25][23]~q\ $end
$var wire 1 |N \BLOCO_MEM|RAM1|memRAM[21][23]~q\ $end
$var wire 1 }N \BLOCO_MEM|RAM1|memRAM[29][23]~q\ $end
$var wire 1 ~N \BLOCO_MEM|RAM1|Mux8~11_combout\ $end
$var wire 1 !O \BLOCO_MEM|RAM1|memRAM[18][23]~q\ $end
$var wire 1 "O \BLOCO_MEM|RAM1|memRAM[26][23]~q\ $end
$var wire 1 #O \BLOCO_MEM|RAM1|memRAM[22][23]~q\ $end
$var wire 1 $O \BLOCO_MEM|RAM1|memRAM[30][23]~q\ $end
$var wire 1 %O \BLOCO_MEM|RAM1|Mux8~12_combout\ $end
$var wire 1 &O \BLOCO_MEM|RAM1|memRAM[19][23]~q\ $end
$var wire 1 'O \BLOCO_MEM|RAM1|memRAM[27][23]~q\ $end
$var wire 1 (O \BLOCO_MEM|RAM1|memRAM[23][23]~q\ $end
$var wire 1 )O \BLOCO_MEM|RAM1|memRAM[31][23]~q\ $end
$var wire 1 *O \BLOCO_MEM|RAM1|Mux8~13_combout\ $end
$var wire 1 +O \BLOCO_MEM|RAM1|Mux8~14_combout\ $end
$var wire 1 ,O \BLOCO_MEM|RAM1|memRAM[48][23]~q\ $end
$var wire 1 -O \BLOCO_MEM|RAM1|memRAM[56][23]~q\ $end
$var wire 1 .O \BLOCO_MEM|RAM1|memRAM[52][23]~q\ $end
$var wire 1 /O \BLOCO_MEM|RAM1|memRAM[60][23]~q\ $end
$var wire 1 0O \BLOCO_MEM|RAM1|Mux8~15_combout\ $end
$var wire 1 1O \BLOCO_MEM|RAM1|memRAM[49][23]~q\ $end
$var wire 1 2O \BLOCO_MEM|RAM1|memRAM[57][23]~q\ $end
$var wire 1 3O \BLOCO_MEM|RAM1|memRAM[53][23]~q\ $end
$var wire 1 4O \BLOCO_MEM|RAM1|memRAM[61][23]~q\ $end
$var wire 1 5O \BLOCO_MEM|RAM1|Mux8~16_combout\ $end
$var wire 1 6O \BLOCO_MEM|RAM1|memRAM[50][23]~q\ $end
$var wire 1 7O \BLOCO_MEM|RAM1|memRAM[58][23]~q\ $end
$var wire 1 8O \BLOCO_MEM|RAM1|memRAM[54][23]~q\ $end
$var wire 1 9O \BLOCO_MEM|RAM1|memRAM[62][23]~q\ $end
$var wire 1 :O \BLOCO_MEM|RAM1|Mux8~17_combout\ $end
$var wire 1 ;O \BLOCO_MEM|RAM1|memRAM[51][23]~q\ $end
$var wire 1 <O \BLOCO_MEM|RAM1|memRAM[59][23]~q\ $end
$var wire 1 =O \BLOCO_MEM|RAM1|memRAM[55][23]~q\ $end
$var wire 1 >O \BLOCO_MEM|RAM1|memRAM[63][23]~q\ $end
$var wire 1 ?O \BLOCO_MEM|RAM1|Mux8~18_combout\ $end
$var wire 1 @O \BLOCO_MEM|RAM1|Mux8~19_combout\ $end
$var wire 1 AO \BLOCO_MEM|RAM1|Mux8~20_combout\ $end
$var wire 1 BO \BLOCO_MEM|RAM1|Dado_out[23]~61_combout\ $end
$var wire 1 CO \BLOCO_EX|ULA1|ULA23|Somador|cOut~combout\ $end
$var wire 1 DO \BLOCO_EX|ULA1|ULA24|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 EO \BLOCO_EX|ULA1|ULA24|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 FO \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\ $end
$var wire 1 GO \BLOCO_ID|BANCO_REG|registrador[12][23]~q\ $end
$var wire 1 HO \BLOCO_ID|BANCO_REG|saidaA[23]~255_combout\ $end
$var wire 1 IO \BLOCO_ID|BANCO_REG|saidaA[23]~256_combout\ $end
$var wire 1 JO \BLOCO_ID|BANCO_REG|saidaA[23]~257_combout\ $end
$var wire 1 KO \BLOCO_ID|BANCO_REG|saidaA[23]~258_combout\ $end
$var wire 1 LO \BLOCO_ID|BANCO_REG|registrador[16][23]~q\ $end
$var wire 1 MO \BLOCO_ID|BANCO_REG|registrador[20][23]~q\ $end
$var wire 1 NO \BLOCO_ID|BANCO_REG|registrador[24][23]~q\ $end
$var wire 1 OO \BLOCO_ID|BANCO_REG|registrador[28][23]~q\ $end
$var wire 1 PO \BLOCO_ID|BANCO_REG|saidaA[23]~259_combout\ $end
$var wire 1 QO \BLOCO_ID|BANCO_REG|registrador[17][23]~q\ $end
$var wire 1 RO \BLOCO_ID|BANCO_REG|registrador[21][23]~q\ $end
$var wire 1 SO \BLOCO_ID|BANCO_REG|registrador[25][23]~q\ $end
$var wire 1 TO \BLOCO_ID|BANCO_REG|registrador[29][23]~q\ $end
$var wire 1 UO \BLOCO_ID|BANCO_REG|saidaA[23]~260_combout\ $end
$var wire 1 VO \BLOCO_ID|BANCO_REG|registrador[18][23]~q\ $end
$var wire 1 WO \BLOCO_ID|BANCO_REG|registrador[22][23]~q\ $end
$var wire 1 XO \BLOCO_ID|BANCO_REG|registrador[26][23]~q\ $end
$var wire 1 YO \BLOCO_ID|BANCO_REG|registrador[30][23]~q\ $end
$var wire 1 ZO \BLOCO_ID|BANCO_REG|saidaA[23]~261_combout\ $end
$var wire 1 [O \BLOCO_ID|BANCO_REG|registrador[19][23]~q\ $end
$var wire 1 \O \BLOCO_ID|BANCO_REG|registrador[23][23]~q\ $end
$var wire 1 ]O \BLOCO_ID|BANCO_REG|registrador[27][23]~q\ $end
$var wire 1 ^O \BLOCO_ID|BANCO_REG|registrador[31][23]~q\ $end
$var wire 1 _O \BLOCO_ID|BANCO_REG|saidaA[23]~262_combout\ $end
$var wire 1 `O \BLOCO_ID|BANCO_REG|saidaA[23]~263_combout\ $end
$var wire 1 aO \BLOCO_ID|BANCO_REG|saidaA[23]~264_combout\ $end
$var wire 1 bO \BLOCO_ID|BANCO_REG|saidaA[23]~265_combout\ $end
$var wire 1 cO \BLOCO_EX|ULA1|ULA24|Somador|saida~0_combout\ $end
$var wire 1 dO \BLOCO_EX|ULA1|ULA24|Somador|cOut~0_combout\ $end
$var wire 1 eO \BLOCO_EX|ULA1|ULA24|Somador|cOut~1_combout\ $end
$var wire 1 fO \BLOCO_EX|Somador2|Add0~110\ $end
$var wire 1 gO \BLOCO_EX|Somador2|Add0~1_sumout\ $end
$var wire 1 hO \MUX_JR|saida_MUX[24]~0_combout\ $end
$var wire 1 iO \BLOCO_IF|Somador1|Add0~110\ $end
$var wire 1 jO \BLOCO_IF|Somador1|Add0~1_sumout\ $end
$var wire 1 kO \BLOCO_ID|BANCO_REG|registrador[0][24]~q\ $end
$var wire 1 lO \BLOCO_ID|BANCO_REG|registrador[1][24]~q\ $end
$var wire 1 mO \BLOCO_ID|BANCO_REG|registrador[2][24]~q\ $end
$var wire 1 nO \BLOCO_ID|BANCO_REG|registrador[3][24]~q\ $end
$var wire 1 oO \BLOCO_ID|BANCO_REG|saidaB[24]~120_combout\ $end
$var wire 1 pO \BLOCO_ID|BANCO_REG|registrador[4][24]~q\ $end
$var wire 1 qO \BLOCO_ID|BANCO_REG|registrador[5][24]~q\ $end
$var wire 1 rO \BLOCO_ID|BANCO_REG|registrador[6][24]~q\ $end
$var wire 1 sO \BLOCO_ID|BANCO_REG|registrador[7][24]~q\ $end
$var wire 1 tO \BLOCO_ID|BANCO_REG|saidaB[24]~121_combout\ $end
$var wire 1 uO \BLOCO_ID|BANCO_REG|registrador[8][24]~q\ $end
$var wire 1 vO \BLOCO_ID|BANCO_REG|registrador[9][24]~q\ $end
$var wire 1 wO \BLOCO_ID|BANCO_REG|registrador[10][24]~q\ $end
$var wire 1 xO \BLOCO_ID|BANCO_REG|registrador[11][24]~q\ $end
$var wire 1 yO \BLOCO_ID|BANCO_REG|saidaB[24]~122_combout\ $end
$var wire 1 zO \BLOCO_ID|BANCO_REG|registrador[13][24]~q\ $end
$var wire 1 {O \BLOCO_ID|BANCO_REG|registrador[14][24]~q\ $end
$var wire 1 |O \BLOCO_ID|BANCO_REG|registrador[15][24]~q\ $end
$var wire 1 }O \BLOCO_ID|BANCO_REG|saidaB[24]~123_combout\ $end
$var wire 1 ~O \BLOCO_ID|BANCO_REG|saidaB[24]~124_combout\ $end
$var wire 1 !P \BLOCO_MEM|RAM1|memRAM[0][24]~q\ $end
$var wire 1 "P \BLOCO_MEM|RAM1|memRAM[32][24]~q\ $end
$var wire 1 #P \BLOCO_MEM|RAM1|memRAM[16][24]~q\ $end
$var wire 1 $P \BLOCO_MEM|RAM1|memRAM[48][24]~q\ $end
$var wire 1 %P \BLOCO_MEM|RAM1|Mux7~0_combout\ $end
$var wire 1 &P \BLOCO_MEM|RAM1|memRAM[8][24]~q\ $end
$var wire 1 'P \BLOCO_MEM|RAM1|memRAM[40][24]~q\ $end
$var wire 1 (P \BLOCO_MEM|RAM1|memRAM[24][24]~q\ $end
$var wire 1 )P \BLOCO_MEM|RAM1|memRAM[56][24]~q\ $end
$var wire 1 *P \BLOCO_MEM|RAM1|Mux7~1_combout\ $end
$var wire 1 +P \BLOCO_MEM|RAM1|memRAM[4][24]~q\ $end
$var wire 1 ,P \BLOCO_MEM|RAM1|memRAM[36][24]~q\ $end
$var wire 1 -P \BLOCO_MEM|RAM1|memRAM[20][24]~q\ $end
$var wire 1 .P \BLOCO_MEM|RAM1|memRAM[52][24]~q\ $end
$var wire 1 /P \BLOCO_MEM|RAM1|Mux7~2_combout\ $end
$var wire 1 0P \BLOCO_MEM|RAM1|memRAM[12][24]~q\ $end
$var wire 1 1P \BLOCO_MEM|RAM1|memRAM[44][24]~q\ $end
$var wire 1 2P \BLOCO_MEM|RAM1|memRAM[28][24]~q\ $end
$var wire 1 3P \BLOCO_MEM|RAM1|memRAM[60][24]~q\ $end
$var wire 1 4P \BLOCO_MEM|RAM1|Mux7~3_combout\ $end
$var wire 1 5P \BLOCO_MEM|RAM1|Mux7~4_combout\ $end
$var wire 1 6P \BLOCO_MEM|RAM1|memRAM[1][24]~q\ $end
$var wire 1 7P \BLOCO_MEM|RAM1|memRAM[33][24]~q\ $end
$var wire 1 8P \BLOCO_MEM|RAM1|memRAM[17][24]~q\ $end
$var wire 1 9P \BLOCO_MEM|RAM1|memRAM[49][24]~q\ $end
$var wire 1 :P \BLOCO_MEM|RAM1|Mux7~5_combout\ $end
$var wire 1 ;P \BLOCO_MEM|RAM1|memRAM[9][24]~q\ $end
$var wire 1 <P \BLOCO_MEM|RAM1|memRAM[41][24]~q\ $end
$var wire 1 =P \BLOCO_MEM|RAM1|memRAM[25][24]~q\ $end
$var wire 1 >P \BLOCO_MEM|RAM1|memRAM[57][24]~q\ $end
$var wire 1 ?P \BLOCO_MEM|RAM1|Mux7~6_combout\ $end
$var wire 1 @P \BLOCO_MEM|RAM1|memRAM[5][24]~q\ $end
$var wire 1 AP \BLOCO_MEM|RAM1|memRAM[37][24]~q\ $end
$var wire 1 BP \BLOCO_MEM|RAM1|memRAM[21][24]~q\ $end
$var wire 1 CP \BLOCO_MEM|RAM1|memRAM[53][24]~q\ $end
$var wire 1 DP \BLOCO_MEM|RAM1|Mux7~7_combout\ $end
$var wire 1 EP \BLOCO_MEM|RAM1|memRAM[13][24]~q\ $end
$var wire 1 FP \BLOCO_MEM|RAM1|memRAM[45][24]~q\ $end
$var wire 1 GP \BLOCO_MEM|RAM1|memRAM[29][24]~q\ $end
$var wire 1 HP \BLOCO_MEM|RAM1|memRAM[61][24]~q\ $end
$var wire 1 IP \BLOCO_MEM|RAM1|Mux7~8_combout\ $end
$var wire 1 JP \BLOCO_MEM|RAM1|Mux7~9_combout\ $end
$var wire 1 KP \BLOCO_MEM|RAM1|memRAM[2][24]~q\ $end
$var wire 1 LP \BLOCO_MEM|RAM1|memRAM[34][24]~q\ $end
$var wire 1 MP \BLOCO_MEM|RAM1|memRAM[18][24]~q\ $end
$var wire 1 NP \BLOCO_MEM|RAM1|memRAM[50][24]~q\ $end
$var wire 1 OP \BLOCO_MEM|RAM1|Mux7~10_combout\ $end
$var wire 1 PP \BLOCO_MEM|RAM1|memRAM[10][24]~q\ $end
$var wire 1 QP \BLOCO_MEM|RAM1|memRAM[42][24]~q\ $end
$var wire 1 RP \BLOCO_MEM|RAM1|memRAM[26][24]~q\ $end
$var wire 1 SP \BLOCO_MEM|RAM1|memRAM[58][24]~q\ $end
$var wire 1 TP \BLOCO_MEM|RAM1|Mux7~11_combout\ $end
$var wire 1 UP \BLOCO_MEM|RAM1|memRAM[6][24]~q\ $end
$var wire 1 VP \BLOCO_MEM|RAM1|memRAM[38][24]~q\ $end
$var wire 1 WP \BLOCO_MEM|RAM1|memRAM[22][24]~q\ $end
$var wire 1 XP \BLOCO_MEM|RAM1|memRAM[54][24]~q\ $end
$var wire 1 YP \BLOCO_MEM|RAM1|Mux7~12_combout\ $end
$var wire 1 ZP \BLOCO_MEM|RAM1|memRAM[14][24]~q\ $end
$var wire 1 [P \BLOCO_MEM|RAM1|memRAM[46][24]~q\ $end
$var wire 1 \P \BLOCO_MEM|RAM1|memRAM[30][24]~q\ $end
$var wire 1 ]P \BLOCO_MEM|RAM1|memRAM[62][24]~q\ $end
$var wire 1 ^P \BLOCO_MEM|RAM1|Mux7~13_combout\ $end
$var wire 1 _P \BLOCO_MEM|RAM1|Mux7~14_combout\ $end
$var wire 1 `P \BLOCO_MEM|RAM1|memRAM[3][24]~q\ $end
$var wire 1 aP \BLOCO_MEM|RAM1|memRAM[35][24]~q\ $end
$var wire 1 bP \BLOCO_MEM|RAM1|memRAM[7][24]~q\ $end
$var wire 1 cP \BLOCO_MEM|RAM1|memRAM[39][24]~q\ $end
$var wire 1 dP \BLOCO_MEM|RAM1|Mux7~15_combout\ $end
$var wire 1 eP \BLOCO_MEM|RAM1|memRAM[11][24]~q\ $end
$var wire 1 fP \BLOCO_MEM|RAM1|memRAM[43][24]~q\ $end
$var wire 1 gP \BLOCO_MEM|RAM1|memRAM[15][24]~q\ $end
$var wire 1 hP \BLOCO_MEM|RAM1|memRAM[47][24]~q\ $end
$var wire 1 iP \BLOCO_MEM|RAM1|Mux7~16_combout\ $end
$var wire 1 jP \BLOCO_MEM|RAM1|memRAM[19][24]~q\ $end
$var wire 1 kP \BLOCO_MEM|RAM1|memRAM[51][24]~q\ $end
$var wire 1 lP \BLOCO_MEM|RAM1|memRAM[23][24]~q\ $end
$var wire 1 mP \BLOCO_MEM|RAM1|memRAM[55][24]~q\ $end
$var wire 1 nP \BLOCO_MEM|RAM1|Mux7~17_combout\ $end
$var wire 1 oP \BLOCO_MEM|RAM1|memRAM[27][24]~q\ $end
$var wire 1 pP \BLOCO_MEM|RAM1|memRAM[59][24]~q\ $end
$var wire 1 qP \BLOCO_MEM|RAM1|memRAM[31][24]~q\ $end
$var wire 1 rP \BLOCO_MEM|RAM1|memRAM[63][24]~q\ $end
$var wire 1 sP \BLOCO_MEM|RAM1|Mux7~18_combout\ $end
$var wire 1 tP \BLOCO_MEM|RAM1|Mux7~19_combout\ $end
$var wire 1 uP \BLOCO_MEM|RAM1|Mux7~20_combout\ $end
$var wire 1 vP \BLOCO_MEM|RAM1|Dado_out[24]~32_combout\ $end
$var wire 1 wP \BLOCO_EX|ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 xP \BLOCO_EX|ULA1|ULA25|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 yP \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\ $end
$var wire 1 zP \BLOCO_ID|BANCO_REG|registrador[12][24]~q\ $end
$var wire 1 {P \BLOCO_ID|BANCO_REG|saidaA[24]~266_combout\ $end
$var wire 1 |P \BLOCO_ID|BANCO_REG|saidaA[24]~267_combout\ $end
$var wire 1 }P \BLOCO_ID|BANCO_REG|saidaA[24]~268_combout\ $end
$var wire 1 ~P \BLOCO_ID|BANCO_REG|saidaA[24]~269_combout\ $end
$var wire 1 !Q \BLOCO_ID|BANCO_REG|registrador[16][24]~q\ $end
$var wire 1 "Q \BLOCO_ID|BANCO_REG|registrador[20][24]~q\ $end
$var wire 1 #Q \BLOCO_ID|BANCO_REG|registrador[24][24]~q\ $end
$var wire 1 $Q \BLOCO_ID|BANCO_REG|registrador[28][24]~q\ $end
$var wire 1 %Q \BLOCO_ID|BANCO_REG|saidaA[24]~270_combout\ $end
$var wire 1 &Q \BLOCO_ID|BANCO_REG|registrador[17][24]~q\ $end
$var wire 1 'Q \BLOCO_ID|BANCO_REG|registrador[21][24]~q\ $end
$var wire 1 (Q \BLOCO_ID|BANCO_REG|registrador[25][24]~q\ $end
$var wire 1 )Q \BLOCO_ID|BANCO_REG|registrador[29][24]~q\ $end
$var wire 1 *Q \BLOCO_ID|BANCO_REG|saidaA[24]~271_combout\ $end
$var wire 1 +Q \BLOCO_ID|BANCO_REG|registrador[18][24]~q\ $end
$var wire 1 ,Q \BLOCO_ID|BANCO_REG|registrador[22][24]~q\ $end
$var wire 1 -Q \BLOCO_ID|BANCO_REG|registrador[26][24]~q\ $end
$var wire 1 .Q \BLOCO_ID|BANCO_REG|registrador[30][24]~q\ $end
$var wire 1 /Q \BLOCO_ID|BANCO_REG|saidaA[24]~272_combout\ $end
$var wire 1 0Q \BLOCO_ID|BANCO_REG|registrador[19][24]~q\ $end
$var wire 1 1Q \BLOCO_ID|BANCO_REG|registrador[23][24]~q\ $end
$var wire 1 2Q \BLOCO_ID|BANCO_REG|registrador[27][24]~q\ $end
$var wire 1 3Q \BLOCO_ID|BANCO_REG|registrador[31][24]~q\ $end
$var wire 1 4Q \BLOCO_ID|BANCO_REG|saidaA[24]~273_combout\ $end
$var wire 1 5Q \BLOCO_ID|BANCO_REG|saidaA[24]~274_combout\ $end
$var wire 1 6Q \BLOCO_ID|BANCO_REG|saidaA[24]~275_combout\ $end
$var wire 1 7Q \BLOCO_ID|BANCO_REG|saidaA[24]~276_combout\ $end
$var wire 1 8Q \BLOCO_EX|Somador2|Add0~2\ $end
$var wire 1 9Q \BLOCO_EX|Somador2|Add0~5_sumout\ $end
$var wire 1 :Q \MUX_JR|saida_MUX[25]~1_combout\ $end
$var wire 1 ;Q \BLOCO_IF|Somador1|Add0~2\ $end
$var wire 1 <Q \BLOCO_IF|Somador1|Add0~5_sumout\ $end
$var wire 1 =Q \BLOCO_ID|BANCO_REG|registrador[0][25]~q\ $end
$var wire 1 >Q \BLOCO_ID|BANCO_REG|registrador[4][25]~q\ $end
$var wire 1 ?Q \BLOCO_ID|BANCO_REG|registrador[8][25]~q\ $end
$var wire 1 @Q \BLOCO_ID|BANCO_REG|saidaB[25]~125_combout\ $end
$var wire 1 AQ \BLOCO_ID|BANCO_REG|registrador[1][25]~q\ $end
$var wire 1 BQ \BLOCO_ID|BANCO_REG|registrador[5][25]~q\ $end
$var wire 1 CQ \BLOCO_ID|BANCO_REG|registrador[9][25]~q\ $end
$var wire 1 DQ \BLOCO_ID|BANCO_REG|registrador[13][25]~q\ $end
$var wire 1 EQ \BLOCO_ID|BANCO_REG|saidaB[25]~126_combout\ $end
$var wire 1 FQ \BLOCO_ID|BANCO_REG|registrador[2][25]~q\ $end
$var wire 1 GQ \BLOCO_ID|BANCO_REG|registrador[6][25]~q\ $end
$var wire 1 HQ \BLOCO_ID|BANCO_REG|registrador[10][25]~q\ $end
$var wire 1 IQ \BLOCO_ID|BANCO_REG|registrador[14][25]~q\ $end
$var wire 1 JQ \BLOCO_ID|BANCO_REG|saidaB[25]~127_combout\ $end
$var wire 1 KQ \BLOCO_ID|BANCO_REG|registrador[3][25]~q\ $end
$var wire 1 LQ \BLOCO_ID|BANCO_REG|registrador[7][25]~q\ $end
$var wire 1 MQ \BLOCO_ID|BANCO_REG|registrador[11][25]~q\ $end
$var wire 1 NQ \BLOCO_ID|BANCO_REG|registrador[15][25]~q\ $end
$var wire 1 OQ \BLOCO_ID|BANCO_REG|saidaB[25]~128_combout\ $end
$var wire 1 PQ \BLOCO_ID|BANCO_REG|saidaB[25]~129_combout\ $end
$var wire 1 QQ \BLOCO_MEM|RAM1|memRAM[0][25]~q\ $end
$var wire 1 RQ \BLOCO_MEM|RAM1|memRAM[32][25]~q\ $end
$var wire 1 SQ \BLOCO_MEM|RAM1|memRAM[2][25]~q\ $end
$var wire 1 TQ \BLOCO_MEM|RAM1|memRAM[34][25]~q\ $end
$var wire 1 UQ \BLOCO_MEM|RAM1|Mux6~0_combout\ $end
$var wire 1 VQ \BLOCO_MEM|RAM1|memRAM[1][25]~q\ $end
$var wire 1 WQ \BLOCO_MEM|RAM1|memRAM[33][25]~q\ $end
$var wire 1 XQ \BLOCO_MEM|RAM1|memRAM[3][25]~q\ $end
$var wire 1 YQ \BLOCO_MEM|RAM1|memRAM[35][25]~q\ $end
$var wire 1 ZQ \BLOCO_MEM|RAM1|Mux6~1_combout\ $end
$var wire 1 [Q \BLOCO_MEM|RAM1|memRAM[16][25]~q\ $end
$var wire 1 \Q \BLOCO_MEM|RAM1|memRAM[48][25]~q\ $end
$var wire 1 ]Q \BLOCO_MEM|RAM1|memRAM[18][25]~q\ $end
$var wire 1 ^Q \BLOCO_MEM|RAM1|memRAM[50][25]~q\ $end
$var wire 1 _Q \BLOCO_MEM|RAM1|Mux6~2_combout\ $end
$var wire 1 `Q \BLOCO_MEM|RAM1|memRAM[17][25]~q\ $end
$var wire 1 aQ \BLOCO_MEM|RAM1|memRAM[49][25]~q\ $end
$var wire 1 bQ \BLOCO_MEM|RAM1|memRAM[19][25]~q\ $end
$var wire 1 cQ \BLOCO_MEM|RAM1|memRAM[51][25]~q\ $end
$var wire 1 dQ \BLOCO_MEM|RAM1|Mux6~3_combout\ $end
$var wire 1 eQ \BLOCO_MEM|RAM1|Mux6~4_combout\ $end
$var wire 1 fQ \BLOCO_MEM|RAM1|memRAM[8][25]~q\ $end
$var wire 1 gQ \BLOCO_MEM|RAM1|memRAM[40][25]~q\ $end
$var wire 1 hQ \BLOCO_MEM|RAM1|memRAM[10][25]~q\ $end
$var wire 1 iQ \BLOCO_MEM|RAM1|memRAM[42][25]~q\ $end
$var wire 1 jQ \BLOCO_MEM|RAM1|Mux6~5_combout\ $end
$var wire 1 kQ \BLOCO_MEM|RAM1|memRAM[9][25]~q\ $end
$var wire 1 lQ \BLOCO_MEM|RAM1|memRAM[41][25]~q\ $end
$var wire 1 mQ \BLOCO_MEM|RAM1|memRAM[11][25]~q\ $end
$var wire 1 nQ \BLOCO_MEM|RAM1|memRAM[43][25]~q\ $end
$var wire 1 oQ \BLOCO_MEM|RAM1|Mux6~6_combout\ $end
$var wire 1 pQ \BLOCO_MEM|RAM1|memRAM[24][25]~q\ $end
$var wire 1 qQ \BLOCO_MEM|RAM1|memRAM[56][25]~q\ $end
$var wire 1 rQ \BLOCO_MEM|RAM1|memRAM[26][25]~q\ $end
$var wire 1 sQ \BLOCO_MEM|RAM1|memRAM[58][25]~q\ $end
$var wire 1 tQ \BLOCO_MEM|RAM1|Mux6~7_combout\ $end
$var wire 1 uQ \BLOCO_MEM|RAM1|memRAM[25][25]~q\ $end
$var wire 1 vQ \BLOCO_MEM|RAM1|memRAM[57][25]~q\ $end
$var wire 1 wQ \BLOCO_MEM|RAM1|memRAM[27][25]~q\ $end
$var wire 1 xQ \BLOCO_MEM|RAM1|memRAM[59][25]~q\ $end
$var wire 1 yQ \BLOCO_MEM|RAM1|Mux6~8_combout\ $end
$var wire 1 zQ \BLOCO_MEM|RAM1|Mux6~9_combout\ $end
$var wire 1 {Q \BLOCO_MEM|RAM1|memRAM[4][25]~q\ $end
$var wire 1 |Q \BLOCO_MEM|RAM1|memRAM[36][25]~q\ $end
$var wire 1 }Q \BLOCO_MEM|RAM1|memRAM[5][25]~q\ $end
$var wire 1 ~Q \BLOCO_MEM|RAM1|memRAM[37][25]~q\ $end
$var wire 1 !R \BLOCO_MEM|RAM1|Mux6~10_combout\ $end
$var wire 1 "R \BLOCO_MEM|RAM1|memRAM[6][25]~q\ $end
$var wire 1 #R \BLOCO_MEM|RAM1|memRAM[38][25]~q\ $end
$var wire 1 $R \BLOCO_MEM|RAM1|memRAM[7][25]~q\ $end
$var wire 1 %R \BLOCO_MEM|RAM1|memRAM[39][25]~q\ $end
$var wire 1 &R \BLOCO_MEM|RAM1|Mux6~11_combout\ $end
$var wire 1 'R \BLOCO_MEM|RAM1|memRAM[20][25]~q\ $end
$var wire 1 (R \BLOCO_MEM|RAM1|memRAM[52][25]~q\ $end
$var wire 1 )R \BLOCO_MEM|RAM1|memRAM[21][25]~q\ $end
$var wire 1 *R \BLOCO_MEM|RAM1|memRAM[53][25]~q\ $end
$var wire 1 +R \BLOCO_MEM|RAM1|Mux6~12_combout\ $end
$var wire 1 ,R \BLOCO_MEM|RAM1|memRAM[22][25]~q\ $end
$var wire 1 -R \BLOCO_MEM|RAM1|memRAM[54][25]~q\ $end
$var wire 1 .R \BLOCO_MEM|RAM1|memRAM[23][25]~q\ $end
$var wire 1 /R \BLOCO_MEM|RAM1|memRAM[55][25]~q\ $end
$var wire 1 0R \BLOCO_MEM|RAM1|Mux6~13_combout\ $end
$var wire 1 1R \BLOCO_MEM|RAM1|Mux6~14_combout\ $end
$var wire 1 2R \BLOCO_MEM|RAM1|memRAM[12][25]~q\ $end
$var wire 1 3R \BLOCO_MEM|RAM1|memRAM[44][25]~q\ $end
$var wire 1 4R \BLOCO_MEM|RAM1|memRAM[13][25]~q\ $end
$var wire 1 5R \BLOCO_MEM|RAM1|memRAM[45][25]~q\ $end
$var wire 1 6R \BLOCO_MEM|RAM1|Mux6~15_combout\ $end
$var wire 1 7R \BLOCO_MEM|RAM1|memRAM[28][25]~q\ $end
$var wire 1 8R \BLOCO_MEM|RAM1|memRAM[60][25]~q\ $end
$var wire 1 9R \BLOCO_MEM|RAM1|memRAM[29][25]~q\ $end
$var wire 1 :R \BLOCO_MEM|RAM1|memRAM[61][25]~q\ $end
$var wire 1 ;R \BLOCO_MEM|RAM1|Mux6~16_combout\ $end
$var wire 1 <R \BLOCO_MEM|RAM1|memRAM[14][25]~q\ $end
$var wire 1 =R \BLOCO_MEM|RAM1|memRAM[46][25]~q\ $end
$var wire 1 >R \BLOCO_MEM|RAM1|memRAM[15][25]~q\ $end
$var wire 1 ?R \BLOCO_MEM|RAM1|memRAM[47][25]~q\ $end
$var wire 1 @R \BLOCO_MEM|RAM1|Mux6~17_combout\ $end
$var wire 1 AR \BLOCO_MEM|RAM1|memRAM[30][25]~q\ $end
$var wire 1 BR \BLOCO_MEM|RAM1|memRAM[62][25]~q\ $end
$var wire 1 CR \BLOCO_MEM|RAM1|memRAM[31][25]~q\ $end
$var wire 1 DR \BLOCO_MEM|RAM1|memRAM[63][25]~q\ $end
$var wire 1 ER \BLOCO_MEM|RAM1|Mux6~18_combout\ $end
$var wire 1 FR \BLOCO_MEM|RAM1|Mux6~19_combout\ $end
$var wire 1 GR \BLOCO_MEM|RAM1|Mux6~20_combout\ $end
$var wire 1 HR \BLOCO_MEM|RAM1|Dado_out[25]~33_combout\ $end
$var wire 1 IR \BLOCO_EX|ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 JR \BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 KR \BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 LR \BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 MR \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\ $end
$var wire 1 NR \BLOCO_ID|BANCO_REG|registrador[12][25]~q\ $end
$var wire 1 OR \BLOCO_ID|BANCO_REG|saidaA[25]~277_combout\ $end
$var wire 1 PR \BLOCO_ID|BANCO_REG|saidaA[25]~278_combout\ $end
$var wire 1 QR \BLOCO_ID|BANCO_REG|saidaA[25]~279_combout\ $end
$var wire 1 RR \BLOCO_ID|BANCO_REG|saidaA[25]~280_combout\ $end
$var wire 1 SR \BLOCO_ID|BANCO_REG|registrador[16][25]~q\ $end
$var wire 1 TR \BLOCO_ID|BANCO_REG|registrador[20][25]~q\ $end
$var wire 1 UR \BLOCO_ID|BANCO_REG|registrador[24][25]~q\ $end
$var wire 1 VR \BLOCO_ID|BANCO_REG|registrador[28][25]~q\ $end
$var wire 1 WR \BLOCO_ID|BANCO_REG|saidaA[25]~281_combout\ $end
$var wire 1 XR \BLOCO_ID|BANCO_REG|registrador[17][25]~q\ $end
$var wire 1 YR \BLOCO_ID|BANCO_REG|registrador[21][25]~q\ $end
$var wire 1 ZR \BLOCO_ID|BANCO_REG|registrador[25][25]~q\ $end
$var wire 1 [R \BLOCO_ID|BANCO_REG|registrador[29][25]~q\ $end
$var wire 1 \R \BLOCO_ID|BANCO_REG|saidaA[25]~282_combout\ $end
$var wire 1 ]R \BLOCO_ID|BANCO_REG|registrador[18][25]~q\ $end
$var wire 1 ^R \BLOCO_ID|BANCO_REG|registrador[22][25]~q\ $end
$var wire 1 _R \BLOCO_ID|BANCO_REG|registrador[26][25]~q\ $end
$var wire 1 `R \BLOCO_ID|BANCO_REG|registrador[30][25]~q\ $end
$var wire 1 aR \BLOCO_ID|BANCO_REG|saidaA[25]~283_combout\ $end
$var wire 1 bR \BLOCO_ID|BANCO_REG|registrador[19][25]~q\ $end
$var wire 1 cR \BLOCO_ID|BANCO_REG|registrador[23][25]~q\ $end
$var wire 1 dR \BLOCO_ID|BANCO_REG|registrador[27][25]~q\ $end
$var wire 1 eR \BLOCO_ID|BANCO_REG|registrador[31][25]~q\ $end
$var wire 1 fR \BLOCO_ID|BANCO_REG|saidaA[25]~284_combout\ $end
$var wire 1 gR \BLOCO_ID|BANCO_REG|saidaA[25]~285_combout\ $end
$var wire 1 hR \BLOCO_ID|BANCO_REG|saidaA[25]~286_combout\ $end
$var wire 1 iR \BLOCO_ID|BANCO_REG|saidaA[25]~287_combout\ $end
$var wire 1 jR \BLOCO_EX|ULA1|ULA26|Somador|cOut~combout\ $end
$var wire 1 kR \BLOCO_EX|Somador2|Add0~6\ $end
$var wire 1 lR \BLOCO_EX|Somador2|Add0~9_sumout\ $end
$var wire 1 mR \MUX_JR|saida_MUX[26]~2_combout\ $end
$var wire 1 nR \BLOCO_IF|Somador1|Add0~6\ $end
$var wire 1 oR \BLOCO_IF|Somador1|Add0~9_sumout\ $end
$var wire 1 pR \BLOCO_ID|BANCO_REG|registrador[0][26]~q\ $end
$var wire 1 qR \BLOCO_ID|BANCO_REG|registrador[1][26]~q\ $end
$var wire 1 rR \BLOCO_ID|BANCO_REG|registrador[2][26]~q\ $end
$var wire 1 sR \BLOCO_ID|BANCO_REG|registrador[3][26]~q\ $end
$var wire 1 tR \BLOCO_ID|BANCO_REG|saidaB[26]~130_combout\ $end
$var wire 1 uR \BLOCO_ID|BANCO_REG|registrador[4][26]~q\ $end
$var wire 1 vR \BLOCO_ID|BANCO_REG|registrador[5][26]~q\ $end
$var wire 1 wR \BLOCO_ID|BANCO_REG|registrador[6][26]~q\ $end
$var wire 1 xR \BLOCO_ID|BANCO_REG|registrador[7][26]~q\ $end
$var wire 1 yR \BLOCO_ID|BANCO_REG|saidaB[26]~131_combout\ $end
$var wire 1 zR \BLOCO_ID|BANCO_REG|registrador[8][26]~q\ $end
$var wire 1 {R \BLOCO_ID|BANCO_REG|registrador[9][26]~q\ $end
$var wire 1 |R \BLOCO_ID|BANCO_REG|registrador[10][26]~q\ $end
$var wire 1 }R \BLOCO_ID|BANCO_REG|registrador[11][26]~q\ $end
$var wire 1 ~R \BLOCO_ID|BANCO_REG|saidaB[26]~132_combout\ $end
$var wire 1 !S \BLOCO_ID|BANCO_REG|registrador[13][26]~q\ $end
$var wire 1 "S \BLOCO_ID|BANCO_REG|registrador[14][26]~q\ $end
$var wire 1 #S \BLOCO_ID|BANCO_REG|registrador[15][26]~q\ $end
$var wire 1 $S \BLOCO_ID|BANCO_REG|saidaB[26]~133_combout\ $end
$var wire 1 %S \BLOCO_ID|BANCO_REG|saidaB[26]~134_combout\ $end
$var wire 1 &S \BLOCO_MEM|RAM1|memRAM[0][26]~q\ $end
$var wire 1 'S \BLOCO_MEM|RAM1|memRAM[8][26]~q\ $end
$var wire 1 (S \BLOCO_MEM|RAM1|memRAM[4][26]~q\ $end
$var wire 1 )S \BLOCO_MEM|RAM1|memRAM[12][26]~q\ $end
$var wire 1 *S \BLOCO_MEM|RAM1|Mux5~0_combout\ $end
$var wire 1 +S \BLOCO_MEM|RAM1|memRAM[1][26]~q\ $end
$var wire 1 ,S \BLOCO_MEM|RAM1|memRAM[9][26]~q\ $end
$var wire 1 -S \BLOCO_MEM|RAM1|memRAM[5][26]~q\ $end
$var wire 1 .S \BLOCO_MEM|RAM1|memRAM[13][26]~q\ $end
$var wire 1 /S \BLOCO_MEM|RAM1|Mux5~1_combout\ $end
$var wire 1 0S \BLOCO_MEM|RAM1|memRAM[2][26]~q\ $end
$var wire 1 1S \BLOCO_MEM|RAM1|memRAM[10][26]~q\ $end
$var wire 1 2S \BLOCO_MEM|RAM1|memRAM[6][26]~q\ $end
$var wire 1 3S \BLOCO_MEM|RAM1|memRAM[14][26]~q\ $end
$var wire 1 4S \BLOCO_MEM|RAM1|Mux5~2_combout\ $end
$var wire 1 5S \BLOCO_MEM|RAM1|memRAM[3][26]~q\ $end
$var wire 1 6S \BLOCO_MEM|RAM1|memRAM[11][26]~q\ $end
$var wire 1 7S \BLOCO_MEM|RAM1|memRAM[7][26]~q\ $end
$var wire 1 8S \BLOCO_MEM|RAM1|memRAM[15][26]~q\ $end
$var wire 1 9S \BLOCO_MEM|RAM1|Mux5~3_combout\ $end
$var wire 1 :S \BLOCO_MEM|RAM1|Mux5~4_combout\ $end
$var wire 1 ;S \BLOCO_MEM|RAM1|memRAM[32][26]~q\ $end
$var wire 1 <S \BLOCO_MEM|RAM1|memRAM[36][26]~q\ $end
$var wire 1 =S \BLOCO_MEM|RAM1|memRAM[33][26]~q\ $end
$var wire 1 >S \BLOCO_MEM|RAM1|memRAM[37][26]~q\ $end
$var wire 1 ?S \BLOCO_MEM|RAM1|Mux5~5_combout\ $end
$var wire 1 @S \BLOCO_MEM|RAM1|memRAM[40][26]~q\ $end
$var wire 1 AS \BLOCO_MEM|RAM1|memRAM[44][26]~q\ $end
$var wire 1 BS \BLOCO_MEM|RAM1|memRAM[41][26]~q\ $end
$var wire 1 CS \BLOCO_MEM|RAM1|memRAM[45][26]~q\ $end
$var wire 1 DS \BLOCO_MEM|RAM1|Mux5~6_combout\ $end
$var wire 1 ES \BLOCO_MEM|RAM1|memRAM[34][26]~q\ $end
$var wire 1 FS \BLOCO_MEM|RAM1|memRAM[38][26]~q\ $end
$var wire 1 GS \BLOCO_MEM|RAM1|memRAM[35][26]~q\ $end
$var wire 1 HS \BLOCO_MEM|RAM1|memRAM[39][26]~q\ $end
$var wire 1 IS \BLOCO_MEM|RAM1|Mux5~7_combout\ $end
$var wire 1 JS \BLOCO_MEM|RAM1|memRAM[42][26]~q\ $end
$var wire 1 KS \BLOCO_MEM|RAM1|memRAM[46][26]~q\ $end
$var wire 1 LS \BLOCO_MEM|RAM1|memRAM[43][26]~q\ $end
$var wire 1 MS \BLOCO_MEM|RAM1|memRAM[47][26]~q\ $end
$var wire 1 NS \BLOCO_MEM|RAM1|Mux5~8_combout\ $end
$var wire 1 OS \BLOCO_MEM|RAM1|Mux5~9_combout\ $end
$var wire 1 PS \BLOCO_MEM|RAM1|memRAM[16][26]~q\ $end
$var wire 1 QS \BLOCO_MEM|RAM1|memRAM[24][26]~q\ $end
$var wire 1 RS \BLOCO_MEM|RAM1|memRAM[18][26]~q\ $end
$var wire 1 SS \BLOCO_MEM|RAM1|memRAM[26][26]~q\ $end
$var wire 1 TS \BLOCO_MEM|RAM1|Mux5~10_combout\ $end
$var wire 1 US \BLOCO_MEM|RAM1|memRAM[20][26]~q\ $end
$var wire 1 VS \BLOCO_MEM|RAM1|memRAM[28][26]~q\ $end
$var wire 1 WS \BLOCO_MEM|RAM1|memRAM[22][26]~q\ $end
$var wire 1 XS \BLOCO_MEM|RAM1|memRAM[30][26]~q\ $end
$var wire 1 YS \BLOCO_MEM|RAM1|Mux5~11_combout\ $end
$var wire 1 ZS \BLOCO_MEM|RAM1|memRAM[17][26]~q\ $end
$var wire 1 [S \BLOCO_MEM|RAM1|memRAM[25][26]~q\ $end
$var wire 1 \S \BLOCO_MEM|RAM1|memRAM[19][26]~q\ $end
$var wire 1 ]S \BLOCO_MEM|RAM1|memRAM[27][26]~q\ $end
$var wire 1 ^S \BLOCO_MEM|RAM1|Mux5~12_combout\ $end
$var wire 1 _S \BLOCO_MEM|RAM1|memRAM[21][26]~q\ $end
$var wire 1 `S \BLOCO_MEM|RAM1|memRAM[29][26]~q\ $end
$var wire 1 aS \BLOCO_MEM|RAM1|memRAM[23][26]~q\ $end
$var wire 1 bS \BLOCO_MEM|RAM1|memRAM[31][26]~q\ $end
$var wire 1 cS \BLOCO_MEM|RAM1|Mux5~13_combout\ $end
$var wire 1 dS \BLOCO_MEM|RAM1|Mux5~14_combout\ $end
$var wire 1 eS \BLOCO_MEM|RAM1|memRAM[48][26]~q\ $end
$var wire 1 fS \BLOCO_MEM|RAM1|memRAM[56][26]~q\ $end
$var wire 1 gS \BLOCO_MEM|RAM1|memRAM[50][26]~q\ $end
$var wire 1 hS \BLOCO_MEM|RAM1|memRAM[58][26]~q\ $end
$var wire 1 iS \BLOCO_MEM|RAM1|Mux5~15_combout\ $end
$var wire 1 jS \BLOCO_MEM|RAM1|memRAM[52][26]~q\ $end
$var wire 1 kS \BLOCO_MEM|RAM1|memRAM[60][26]~q\ $end
$var wire 1 lS \BLOCO_MEM|RAM1|memRAM[54][26]~q\ $end
$var wire 1 mS \BLOCO_MEM|RAM1|memRAM[62][26]~q\ $end
$var wire 1 nS \BLOCO_MEM|RAM1|Mux5~16_combout\ $end
$var wire 1 oS \BLOCO_MEM|RAM1|memRAM[49][26]~q\ $end
$var wire 1 pS \BLOCO_MEM|RAM1|memRAM[57][26]~q\ $end
$var wire 1 qS \BLOCO_MEM|RAM1|memRAM[51][26]~q\ $end
$var wire 1 rS \BLOCO_MEM|RAM1|memRAM[59][26]~q\ $end
$var wire 1 sS \BLOCO_MEM|RAM1|Mux5~17_combout\ $end
$var wire 1 tS \BLOCO_MEM|RAM1|memRAM[53][26]~q\ $end
$var wire 1 uS \BLOCO_MEM|RAM1|memRAM[61][26]~q\ $end
$var wire 1 vS \BLOCO_MEM|RAM1|memRAM[55][26]~q\ $end
$var wire 1 wS \BLOCO_MEM|RAM1|memRAM[63][26]~q\ $end
$var wire 1 xS \BLOCO_MEM|RAM1|Mux5~18_combout\ $end
$var wire 1 yS \BLOCO_MEM|RAM1|Mux5~19_combout\ $end
$var wire 1 zS \BLOCO_MEM|RAM1|Mux5~20_combout\ $end
$var wire 1 {S \BLOCO_MEM|RAM1|Dado_out[26]~34_combout\ $end
$var wire 1 |S \BLOCO_EX|ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 }S \BLOCO_EX|ULA1|ULA27|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 ~S \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\ $end
$var wire 1 !T \BLOCO_ID|BANCO_REG|registrador[12][26]~q\ $end
$var wire 1 "T \BLOCO_ID|BANCO_REG|saidaA[26]~288_combout\ $end
$var wire 1 #T \BLOCO_ID|BANCO_REG|saidaA[26]~289_combout\ $end
$var wire 1 $T \BLOCO_ID|BANCO_REG|saidaA[26]~290_combout\ $end
$var wire 1 %T \BLOCO_ID|BANCO_REG|saidaA[26]~291_combout\ $end
$var wire 1 &T \BLOCO_ID|BANCO_REG|registrador[16][26]~q\ $end
$var wire 1 'T \BLOCO_ID|BANCO_REG|registrador[20][26]~q\ $end
$var wire 1 (T \BLOCO_ID|BANCO_REG|registrador[24][26]~q\ $end
$var wire 1 )T \BLOCO_ID|BANCO_REG|registrador[28][26]~q\ $end
$var wire 1 *T \BLOCO_ID|BANCO_REG|saidaA[26]~292_combout\ $end
$var wire 1 +T \BLOCO_ID|BANCO_REG|registrador[17][26]~q\ $end
$var wire 1 ,T \BLOCO_ID|BANCO_REG|registrador[21][26]~q\ $end
$var wire 1 -T \BLOCO_ID|BANCO_REG|registrador[25][26]~q\ $end
$var wire 1 .T \BLOCO_ID|BANCO_REG|registrador[29][26]~q\ $end
$var wire 1 /T \BLOCO_ID|BANCO_REG|saidaA[26]~293_combout\ $end
$var wire 1 0T \BLOCO_ID|BANCO_REG|registrador[18][26]~q\ $end
$var wire 1 1T \BLOCO_ID|BANCO_REG|registrador[22][26]~q\ $end
$var wire 1 2T \BLOCO_ID|BANCO_REG|registrador[26][26]~q\ $end
$var wire 1 3T \BLOCO_ID|BANCO_REG|registrador[30][26]~q\ $end
$var wire 1 4T \BLOCO_ID|BANCO_REG|saidaA[26]~294_combout\ $end
$var wire 1 5T \BLOCO_ID|BANCO_REG|registrador[19][26]~q\ $end
$var wire 1 6T \BLOCO_ID|BANCO_REG|registrador[23][26]~q\ $end
$var wire 1 7T \BLOCO_ID|BANCO_REG|registrador[27][26]~q\ $end
$var wire 1 8T \BLOCO_ID|BANCO_REG|registrador[31][26]~q\ $end
$var wire 1 9T \BLOCO_ID|BANCO_REG|saidaA[26]~295_combout\ $end
$var wire 1 :T \BLOCO_ID|BANCO_REG|saidaA[26]~296_combout\ $end
$var wire 1 ;T \BLOCO_ID|BANCO_REG|saidaA[26]~297_combout\ $end
$var wire 1 <T \BLOCO_ID|BANCO_REG|saidaA[26]~298_combout\ $end
$var wire 1 =T \BLOCO_EX|Somador2|Add0~10\ $end
$var wire 1 >T \BLOCO_EX|Somador2|Add0~13_sumout\ $end
$var wire 1 ?T \MUX_JR|saida_MUX[27]~3_combout\ $end
$var wire 1 @T \BLOCO_IF|Somador1|Add0~10\ $end
$var wire 1 AT \BLOCO_IF|Somador1|Add0~13_sumout\ $end
$var wire 1 BT \BLOCO_ID|BANCO_REG|registrador[0][27]~q\ $end
$var wire 1 CT \BLOCO_ID|BANCO_REG|registrador[4][27]~q\ $end
$var wire 1 DT \BLOCO_ID|BANCO_REG|registrador[8][27]~q\ $end
$var wire 1 ET \BLOCO_ID|BANCO_REG|saidaB[27]~135_combout\ $end
$var wire 1 FT \BLOCO_ID|BANCO_REG|registrador[1][27]~q\ $end
$var wire 1 GT \BLOCO_ID|BANCO_REG|registrador[5][27]~q\ $end
$var wire 1 HT \BLOCO_ID|BANCO_REG|registrador[9][27]~q\ $end
$var wire 1 IT \BLOCO_ID|BANCO_REG|registrador[13][27]~q\ $end
$var wire 1 JT \BLOCO_ID|BANCO_REG|saidaB[27]~136_combout\ $end
$var wire 1 KT \BLOCO_ID|BANCO_REG|registrador[2][27]~q\ $end
$var wire 1 LT \BLOCO_ID|BANCO_REG|registrador[6][27]~q\ $end
$var wire 1 MT \BLOCO_ID|BANCO_REG|registrador[10][27]~q\ $end
$var wire 1 NT \BLOCO_ID|BANCO_REG|registrador[14][27]~q\ $end
$var wire 1 OT \BLOCO_ID|BANCO_REG|saidaB[27]~137_combout\ $end
$var wire 1 PT \BLOCO_ID|BANCO_REG|registrador[3][27]~q\ $end
$var wire 1 QT \BLOCO_ID|BANCO_REG|registrador[7][27]~q\ $end
$var wire 1 RT \BLOCO_ID|BANCO_REG|registrador[11][27]~q\ $end
$var wire 1 ST \BLOCO_ID|BANCO_REG|registrador[15][27]~q\ $end
$var wire 1 TT \BLOCO_ID|BANCO_REG|saidaB[27]~138_combout\ $end
$var wire 1 UT \BLOCO_ID|BANCO_REG|saidaB[27]~139_combout\ $end
$var wire 1 VT \BLOCO_MEM|RAM1|memRAM[0][27]~q\ $end
$var wire 1 WT \BLOCO_MEM|RAM1|memRAM[32][27]~q\ $end
$var wire 1 XT \BLOCO_MEM|RAM1|memRAM[16][27]~q\ $end
$var wire 1 YT \BLOCO_MEM|RAM1|memRAM[48][27]~q\ $end
$var wire 1 ZT \BLOCO_MEM|RAM1|Mux4~0_combout\ $end
$var wire 1 [T \BLOCO_MEM|RAM1|memRAM[8][27]~q\ $end
$var wire 1 \T \BLOCO_MEM|RAM1|memRAM[40][27]~q\ $end
$var wire 1 ]T \BLOCO_MEM|RAM1|memRAM[24][27]~q\ $end
$var wire 1 ^T \BLOCO_MEM|RAM1|memRAM[56][27]~q\ $end
$var wire 1 _T \BLOCO_MEM|RAM1|Mux4~1_combout\ $end
$var wire 1 `T \BLOCO_MEM|RAM1|memRAM[4][27]~q\ $end
$var wire 1 aT \BLOCO_MEM|RAM1|memRAM[36][27]~q\ $end
$var wire 1 bT \BLOCO_MEM|RAM1|memRAM[20][27]~q\ $end
$var wire 1 cT \BLOCO_MEM|RAM1|memRAM[52][27]~q\ $end
$var wire 1 dT \BLOCO_MEM|RAM1|Mux4~2_combout\ $end
$var wire 1 eT \BLOCO_MEM|RAM1|memRAM[12][27]~q\ $end
$var wire 1 fT \BLOCO_MEM|RAM1|memRAM[44][27]~q\ $end
$var wire 1 gT \BLOCO_MEM|RAM1|memRAM[28][27]~q\ $end
$var wire 1 hT \BLOCO_MEM|RAM1|memRAM[60][27]~q\ $end
$var wire 1 iT \BLOCO_MEM|RAM1|Mux4~3_combout\ $end
$var wire 1 jT \BLOCO_MEM|RAM1|Mux4~4_combout\ $end
$var wire 1 kT \BLOCO_MEM|RAM1|memRAM[1][27]~q\ $end
$var wire 1 lT \BLOCO_MEM|RAM1|memRAM[33][27]~q\ $end
$var wire 1 mT \BLOCO_MEM|RAM1|memRAM[17][27]~q\ $end
$var wire 1 nT \BLOCO_MEM|RAM1|memRAM[49][27]~q\ $end
$var wire 1 oT \BLOCO_MEM|RAM1|Mux4~5_combout\ $end
$var wire 1 pT \BLOCO_MEM|RAM1|memRAM[9][27]~q\ $end
$var wire 1 qT \BLOCO_MEM|RAM1|memRAM[41][27]~q\ $end
$var wire 1 rT \BLOCO_MEM|RAM1|memRAM[25][27]~q\ $end
$var wire 1 sT \BLOCO_MEM|RAM1|memRAM[57][27]~q\ $end
$var wire 1 tT \BLOCO_MEM|RAM1|Mux4~6_combout\ $end
$var wire 1 uT \BLOCO_MEM|RAM1|memRAM[5][27]~q\ $end
$var wire 1 vT \BLOCO_MEM|RAM1|memRAM[37][27]~q\ $end
$var wire 1 wT \BLOCO_MEM|RAM1|memRAM[21][27]~q\ $end
$var wire 1 xT \BLOCO_MEM|RAM1|memRAM[53][27]~q\ $end
$var wire 1 yT \BLOCO_MEM|RAM1|Mux4~7_combout\ $end
$var wire 1 zT \BLOCO_MEM|RAM1|memRAM[13][27]~q\ $end
$var wire 1 {T \BLOCO_MEM|RAM1|memRAM[45][27]~q\ $end
$var wire 1 |T \BLOCO_MEM|RAM1|memRAM[29][27]~q\ $end
$var wire 1 }T \BLOCO_MEM|RAM1|memRAM[61][27]~q\ $end
$var wire 1 ~T \BLOCO_MEM|RAM1|Mux4~8_combout\ $end
$var wire 1 !U \BLOCO_MEM|RAM1|Mux4~9_combout\ $end
$var wire 1 "U \BLOCO_MEM|RAM1|memRAM[2][27]~q\ $end
$var wire 1 #U \BLOCO_MEM|RAM1|memRAM[34][27]~q\ $end
$var wire 1 $U \BLOCO_MEM|RAM1|memRAM[18][27]~q\ $end
$var wire 1 %U \BLOCO_MEM|RAM1|memRAM[50][27]~q\ $end
$var wire 1 &U \BLOCO_MEM|RAM1|Mux4~10_combout\ $end
$var wire 1 'U \BLOCO_MEM|RAM1|memRAM[10][27]~q\ $end
$var wire 1 (U \BLOCO_MEM|RAM1|memRAM[42][27]~q\ $end
$var wire 1 )U \BLOCO_MEM|RAM1|memRAM[26][27]~q\ $end
$var wire 1 *U \BLOCO_MEM|RAM1|memRAM[58][27]~q\ $end
$var wire 1 +U \BLOCO_MEM|RAM1|Mux4~11_combout\ $end
$var wire 1 ,U \BLOCO_MEM|RAM1|memRAM[6][27]~q\ $end
$var wire 1 -U \BLOCO_MEM|RAM1|memRAM[38][27]~q\ $end
$var wire 1 .U \BLOCO_MEM|RAM1|memRAM[22][27]~q\ $end
$var wire 1 /U \BLOCO_MEM|RAM1|memRAM[54][27]~q\ $end
$var wire 1 0U \BLOCO_MEM|RAM1|Mux4~12_combout\ $end
$var wire 1 1U \BLOCO_MEM|RAM1|memRAM[14][27]~q\ $end
$var wire 1 2U \BLOCO_MEM|RAM1|memRAM[46][27]~q\ $end
$var wire 1 3U \BLOCO_MEM|RAM1|memRAM[30][27]~q\ $end
$var wire 1 4U \BLOCO_MEM|RAM1|memRAM[62][27]~q\ $end
$var wire 1 5U \BLOCO_MEM|RAM1|Mux4~13_combout\ $end
$var wire 1 6U \BLOCO_MEM|RAM1|Mux4~14_combout\ $end
$var wire 1 7U \BLOCO_MEM|RAM1|memRAM[3][27]~q\ $end
$var wire 1 8U \BLOCO_MEM|RAM1|memRAM[35][27]~q\ $end
$var wire 1 9U \BLOCO_MEM|RAM1|memRAM[7][27]~q\ $end
$var wire 1 :U \BLOCO_MEM|RAM1|memRAM[39][27]~q\ $end
$var wire 1 ;U \BLOCO_MEM|RAM1|Mux4~15_combout\ $end
$var wire 1 <U \BLOCO_MEM|RAM1|memRAM[11][27]~q\ $end
$var wire 1 =U \BLOCO_MEM|RAM1|memRAM[43][27]~q\ $end
$var wire 1 >U \BLOCO_MEM|RAM1|memRAM[15][27]~q\ $end
$var wire 1 ?U \BLOCO_MEM|RAM1|memRAM[47][27]~q\ $end
$var wire 1 @U \BLOCO_MEM|RAM1|Mux4~16_combout\ $end
$var wire 1 AU \BLOCO_MEM|RAM1|memRAM[19][27]~q\ $end
$var wire 1 BU \BLOCO_MEM|RAM1|memRAM[51][27]~q\ $end
$var wire 1 CU \BLOCO_MEM|RAM1|memRAM[23][27]~q\ $end
$var wire 1 DU \BLOCO_MEM|RAM1|memRAM[55][27]~q\ $end
$var wire 1 EU \BLOCO_MEM|RAM1|Mux4~17_combout\ $end
$var wire 1 FU \BLOCO_MEM|RAM1|memRAM[27][27]~q\ $end
$var wire 1 GU \BLOCO_MEM|RAM1|memRAM[59][27]~q\ $end
$var wire 1 HU \BLOCO_MEM|RAM1|memRAM[31][27]~q\ $end
$var wire 1 IU \BLOCO_MEM|RAM1|memRAM[63][27]~q\ $end
$var wire 1 JU \BLOCO_MEM|RAM1|Mux4~18_combout\ $end
$var wire 1 KU \BLOCO_MEM|RAM1|Mux4~19_combout\ $end
$var wire 1 LU \BLOCO_MEM|RAM1|Mux4~20_combout\ $end
$var wire 1 MU \BLOCO_MEM|RAM1|Dado_out[27]~35_combout\ $end
$var wire 1 NU \BLOCO_EX|ULA1|ULA28|Somador|saida~0_combout\ $end
$var wire 1 OU \BLOCO_EX|ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 PU \BLOCO_EX|ULA1|ULA28|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 QU \BLOCO_EX|ULA1|ULA28|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 RU \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\ $end
$var wire 1 SU \BLOCO_ID|BANCO_REG|registrador[12][27]~q\ $end
$var wire 1 TU \BLOCO_ID|BANCO_REG|saidaA[27]~299_combout\ $end
$var wire 1 UU \BLOCO_ID|BANCO_REG|saidaA[27]~300_combout\ $end
$var wire 1 VU \BLOCO_ID|BANCO_REG|saidaA[27]~301_combout\ $end
$var wire 1 WU \BLOCO_ID|BANCO_REG|saidaA[27]~302_combout\ $end
$var wire 1 XU \BLOCO_ID|BANCO_REG|registrador[16][27]~q\ $end
$var wire 1 YU \BLOCO_ID|BANCO_REG|registrador[20][27]~q\ $end
$var wire 1 ZU \BLOCO_ID|BANCO_REG|registrador[24][27]~q\ $end
$var wire 1 [U \BLOCO_ID|BANCO_REG|registrador[28][27]~q\ $end
$var wire 1 \U \BLOCO_ID|BANCO_REG|saidaA[27]~303_combout\ $end
$var wire 1 ]U \BLOCO_ID|BANCO_REG|registrador[17][27]~q\ $end
$var wire 1 ^U \BLOCO_ID|BANCO_REG|registrador[21][27]~q\ $end
$var wire 1 _U \BLOCO_ID|BANCO_REG|registrador[25][27]~q\ $end
$var wire 1 `U \BLOCO_ID|BANCO_REG|registrador[29][27]~q\ $end
$var wire 1 aU \BLOCO_ID|BANCO_REG|saidaA[27]~304_combout\ $end
$var wire 1 bU \BLOCO_ID|BANCO_REG|registrador[18][27]~q\ $end
$var wire 1 cU \BLOCO_ID|BANCO_REG|registrador[22][27]~q\ $end
$var wire 1 dU \BLOCO_ID|BANCO_REG|registrador[26][27]~q\ $end
$var wire 1 eU \BLOCO_ID|BANCO_REG|registrador[30][27]~q\ $end
$var wire 1 fU \BLOCO_ID|BANCO_REG|saidaA[27]~305_combout\ $end
$var wire 1 gU \BLOCO_ID|BANCO_REG|registrador[19][27]~q\ $end
$var wire 1 hU \BLOCO_ID|BANCO_REG|registrador[23][27]~q\ $end
$var wire 1 iU \BLOCO_ID|BANCO_REG|registrador[27][27]~q\ $end
$var wire 1 jU \BLOCO_ID|BANCO_REG|registrador[31][27]~q\ $end
$var wire 1 kU \BLOCO_ID|BANCO_REG|saidaA[27]~306_combout\ $end
$var wire 1 lU \BLOCO_ID|BANCO_REG|saidaA[27]~307_combout\ $end
$var wire 1 mU \BLOCO_ID|BANCO_REG|saidaA[27]~308_combout\ $end
$var wire 1 nU \BLOCO_ID|BANCO_REG|saidaA[27]~309_combout\ $end
$var wire 1 oU \BLOCO_EX|ULA1|ULA28|Somador|cOut~combout\ $end
$var wire 1 pU \BLOCO_EX|Somador2|Add0~14\ $end
$var wire 1 qU \BLOCO_EX|Somador2|Add0~17_sumout\ $end
$var wire 1 rU \MUX_JR|saida_MUX[28]~4_combout\ $end
$var wire 1 sU \BLOCO_IF|Somador1|Add0~14\ $end
$var wire 1 tU \BLOCO_IF|Somador1|Add0~17_sumout\ $end
$var wire 1 uU \BLOCO_ID|BANCO_REG|registrador[0][28]~q\ $end
$var wire 1 vU \BLOCO_ID|BANCO_REG|registrador[1][28]~q\ $end
$var wire 1 wU \BLOCO_ID|BANCO_REG|registrador[2][28]~q\ $end
$var wire 1 xU \BLOCO_ID|BANCO_REG|registrador[3][28]~q\ $end
$var wire 1 yU \BLOCO_ID|BANCO_REG|saidaB[28]~140_combout\ $end
$var wire 1 zU \BLOCO_ID|BANCO_REG|registrador[4][28]~q\ $end
$var wire 1 {U \BLOCO_ID|BANCO_REG|registrador[5][28]~q\ $end
$var wire 1 |U \BLOCO_ID|BANCO_REG|registrador[6][28]~q\ $end
$var wire 1 }U \BLOCO_ID|BANCO_REG|registrador[7][28]~q\ $end
$var wire 1 ~U \BLOCO_ID|BANCO_REG|saidaB[28]~141_combout\ $end
$var wire 1 !V \BLOCO_ID|BANCO_REG|registrador[8][28]~q\ $end
$var wire 1 "V \BLOCO_ID|BANCO_REG|registrador[9][28]~q\ $end
$var wire 1 #V \BLOCO_ID|BANCO_REG|registrador[10][28]~q\ $end
$var wire 1 $V \BLOCO_ID|BANCO_REG|registrador[11][28]~q\ $end
$var wire 1 %V \BLOCO_ID|BANCO_REG|saidaB[28]~142_combout\ $end
$var wire 1 &V \BLOCO_ID|BANCO_REG|registrador[13][28]~q\ $end
$var wire 1 'V \BLOCO_ID|BANCO_REG|registrador[14][28]~q\ $end
$var wire 1 (V \BLOCO_ID|BANCO_REG|registrador[15][28]~q\ $end
$var wire 1 )V \BLOCO_ID|BANCO_REG|saidaB[28]~143_combout\ $end
$var wire 1 *V \BLOCO_ID|BANCO_REG|saidaB[28]~144_combout\ $end
$var wire 1 +V \BLOCO_MEM|RAM1|memRAM[0][28]~q\ $end
$var wire 1 ,V \BLOCO_MEM|RAM1|memRAM[32][28]~q\ $end
$var wire 1 -V \BLOCO_MEM|RAM1|memRAM[1][28]~q\ $end
$var wire 1 .V \BLOCO_MEM|RAM1|memRAM[33][28]~q\ $end
$var wire 1 /V \BLOCO_MEM|RAM1|Mux3~0_combout\ $end
$var wire 1 0V \BLOCO_MEM|RAM1|memRAM[2][28]~q\ $end
$var wire 1 1V \BLOCO_MEM|RAM1|memRAM[34][28]~q\ $end
$var wire 1 2V \BLOCO_MEM|RAM1|memRAM[3][28]~q\ $end
$var wire 1 3V \BLOCO_MEM|RAM1|memRAM[35][28]~q\ $end
$var wire 1 4V \BLOCO_MEM|RAM1|Mux3~1_combout\ $end
$var wire 1 5V \BLOCO_MEM|RAM1|memRAM[16][28]~q\ $end
$var wire 1 6V \BLOCO_MEM|RAM1|memRAM[48][28]~q\ $end
$var wire 1 7V \BLOCO_MEM|RAM1|memRAM[17][28]~q\ $end
$var wire 1 8V \BLOCO_MEM|RAM1|memRAM[49][28]~q\ $end
$var wire 1 9V \BLOCO_MEM|RAM1|Mux3~2_combout\ $end
$var wire 1 :V \BLOCO_MEM|RAM1|memRAM[18][28]~q\ $end
$var wire 1 ;V \BLOCO_MEM|RAM1|memRAM[50][28]~q\ $end
$var wire 1 <V \BLOCO_MEM|RAM1|memRAM[19][28]~q\ $end
$var wire 1 =V \BLOCO_MEM|RAM1|memRAM[51][28]~q\ $end
$var wire 1 >V \BLOCO_MEM|RAM1|Mux3~3_combout\ $end
$var wire 1 ?V \BLOCO_MEM|RAM1|Mux3~4_combout\ $end
$var wire 1 @V \BLOCO_MEM|RAM1|memRAM[8][28]~q\ $end
$var wire 1 AV \BLOCO_MEM|RAM1|memRAM[40][28]~q\ $end
$var wire 1 BV \BLOCO_MEM|RAM1|memRAM[9][28]~q\ $end
$var wire 1 CV \BLOCO_MEM|RAM1|memRAM[41][28]~q\ $end
$var wire 1 DV \BLOCO_MEM|RAM1|Mux3~5_combout\ $end
$var wire 1 EV \BLOCO_MEM|RAM1|memRAM[24][28]~q\ $end
$var wire 1 FV \BLOCO_MEM|RAM1|memRAM[56][28]~q\ $end
$var wire 1 GV \BLOCO_MEM|RAM1|memRAM[25][28]~q\ $end
$var wire 1 HV \BLOCO_MEM|RAM1|memRAM[57][28]~q\ $end
$var wire 1 IV \BLOCO_MEM|RAM1|Mux3~6_combout\ $end
$var wire 1 JV \BLOCO_MEM|RAM1|memRAM[10][28]~q\ $end
$var wire 1 KV \BLOCO_MEM|RAM1|memRAM[42][28]~q\ $end
$var wire 1 LV \BLOCO_MEM|RAM1|memRAM[11][28]~q\ $end
$var wire 1 MV \BLOCO_MEM|RAM1|memRAM[43][28]~q\ $end
$var wire 1 NV \BLOCO_MEM|RAM1|Mux3~7_combout\ $end
$var wire 1 OV \BLOCO_MEM|RAM1|memRAM[26][28]~q\ $end
$var wire 1 PV \BLOCO_MEM|RAM1|memRAM[58][28]~q\ $end
$var wire 1 QV \BLOCO_MEM|RAM1|memRAM[27][28]~q\ $end
$var wire 1 RV \BLOCO_MEM|RAM1|memRAM[59][28]~q\ $end
$var wire 1 SV \BLOCO_MEM|RAM1|Mux3~8_combout\ $end
$var wire 1 TV \BLOCO_MEM|RAM1|Mux3~9_combout\ $end
$var wire 1 UV \BLOCO_MEM|RAM1|memRAM[4][28]~q\ $end
$var wire 1 VV \BLOCO_MEM|RAM1|memRAM[36][28]~q\ $end
$var wire 1 WV \BLOCO_MEM|RAM1|memRAM[6][28]~q\ $end
$var wire 1 XV \BLOCO_MEM|RAM1|memRAM[38][28]~q\ $end
$var wire 1 YV \BLOCO_MEM|RAM1|Mux3~10_combout\ $end
$var wire 1 ZV \BLOCO_MEM|RAM1|memRAM[5][28]~q\ $end
$var wire 1 [V \BLOCO_MEM|RAM1|memRAM[37][28]~q\ $end
$var wire 1 \V \BLOCO_MEM|RAM1|memRAM[7][28]~q\ $end
$var wire 1 ]V \BLOCO_MEM|RAM1|memRAM[39][28]~q\ $end
$var wire 1 ^V \BLOCO_MEM|RAM1|Mux3~11_combout\ $end
$var wire 1 _V \BLOCO_MEM|RAM1|memRAM[20][28]~q\ $end
$var wire 1 `V \BLOCO_MEM|RAM1|memRAM[52][28]~q\ $end
$var wire 1 aV \BLOCO_MEM|RAM1|memRAM[22][28]~q\ $end
$var wire 1 bV \BLOCO_MEM|RAM1|memRAM[54][28]~q\ $end
$var wire 1 cV \BLOCO_MEM|RAM1|Mux3~12_combout\ $end
$var wire 1 dV \BLOCO_MEM|RAM1|memRAM[21][28]~q\ $end
$var wire 1 eV \BLOCO_MEM|RAM1|memRAM[53][28]~q\ $end
$var wire 1 fV \BLOCO_MEM|RAM1|memRAM[23][28]~q\ $end
$var wire 1 gV \BLOCO_MEM|RAM1|memRAM[55][28]~q\ $end
$var wire 1 hV \BLOCO_MEM|RAM1|Mux3~13_combout\ $end
$var wire 1 iV \BLOCO_MEM|RAM1|Mux3~14_combout\ $end
$var wire 1 jV \BLOCO_MEM|RAM1|memRAM[12][28]~q\ $end
$var wire 1 kV \BLOCO_MEM|RAM1|memRAM[44][28]~q\ $end
$var wire 1 lV \BLOCO_MEM|RAM1|memRAM[14][28]~q\ $end
$var wire 1 mV \BLOCO_MEM|RAM1|memRAM[46][28]~q\ $end
$var wire 1 nV \BLOCO_MEM|RAM1|Mux3~15_combout\ $end
$var wire 1 oV \BLOCO_MEM|RAM1|memRAM[13][28]~q\ $end
$var wire 1 pV \BLOCO_MEM|RAM1|memRAM[45][28]~q\ $end
$var wire 1 qV \BLOCO_MEM|RAM1|memRAM[15][28]~q\ $end
$var wire 1 rV \BLOCO_MEM|RAM1|memRAM[47][28]~q\ $end
$var wire 1 sV \BLOCO_MEM|RAM1|Mux3~16_combout\ $end
$var wire 1 tV \BLOCO_MEM|RAM1|memRAM[28][28]~q\ $end
$var wire 1 uV \BLOCO_MEM|RAM1|memRAM[60][28]~q\ $end
$var wire 1 vV \BLOCO_MEM|RAM1|memRAM[30][28]~q\ $end
$var wire 1 wV \BLOCO_MEM|RAM1|memRAM[62][28]~q\ $end
$var wire 1 xV \BLOCO_MEM|RAM1|Mux3~17_combout\ $end
$var wire 1 yV \BLOCO_MEM|RAM1|memRAM[29][28]~q\ $end
$var wire 1 zV \BLOCO_MEM|RAM1|memRAM[61][28]~q\ $end
$var wire 1 {V \BLOCO_MEM|RAM1|memRAM[31][28]~q\ $end
$var wire 1 |V \BLOCO_MEM|RAM1|memRAM[63][28]~q\ $end
$var wire 1 }V \BLOCO_MEM|RAM1|Mux3~18_combout\ $end
$var wire 1 ~V \BLOCO_MEM|RAM1|Mux3~19_combout\ $end
$var wire 1 !W \BLOCO_MEM|RAM1|Mux3~20_combout\ $end
$var wire 1 "W \BLOCO_MEM|RAM1|Dado_out[28]~36_combout\ $end
$var wire 1 #W \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\ $end
$var wire 1 $W \BLOCO_ID|BANCO_REG|registrador[12][28]~q\ $end
$var wire 1 %W \BLOCO_ID|BANCO_REG|saidaA[28]~310_combout\ $end
$var wire 1 &W \BLOCO_ID|BANCO_REG|saidaA[28]~311_combout\ $end
$var wire 1 'W \BLOCO_ID|BANCO_REG|saidaA[28]~312_combout\ $end
$var wire 1 (W \BLOCO_ID|BANCO_REG|saidaA[28]~313_combout\ $end
$var wire 1 )W \BLOCO_ID|BANCO_REG|registrador[16][28]~q\ $end
$var wire 1 *W \BLOCO_ID|BANCO_REG|registrador[20][28]~q\ $end
$var wire 1 +W \BLOCO_ID|BANCO_REG|registrador[24][28]~q\ $end
$var wire 1 ,W \BLOCO_ID|BANCO_REG|registrador[28][28]~q\ $end
$var wire 1 -W \BLOCO_ID|BANCO_REG|saidaA[28]~314_combout\ $end
$var wire 1 .W \BLOCO_ID|BANCO_REG|registrador[17][28]~q\ $end
$var wire 1 /W \BLOCO_ID|BANCO_REG|registrador[21][28]~q\ $end
$var wire 1 0W \BLOCO_ID|BANCO_REG|registrador[25][28]~q\ $end
$var wire 1 1W \BLOCO_ID|BANCO_REG|registrador[29][28]~q\ $end
$var wire 1 2W \BLOCO_ID|BANCO_REG|saidaA[28]~315_combout\ $end
$var wire 1 3W \BLOCO_ID|BANCO_REG|registrador[18][28]~q\ $end
$var wire 1 4W \BLOCO_ID|BANCO_REG|registrador[22][28]~q\ $end
$var wire 1 5W \BLOCO_ID|BANCO_REG|registrador[26][28]~q\ $end
$var wire 1 6W \BLOCO_ID|BANCO_REG|registrador[30][28]~q\ $end
$var wire 1 7W \BLOCO_ID|BANCO_REG|saidaA[28]~316_combout\ $end
$var wire 1 8W \BLOCO_ID|BANCO_REG|registrador[19][28]~q\ $end
$var wire 1 9W \BLOCO_ID|BANCO_REG|registrador[23][28]~q\ $end
$var wire 1 :W \BLOCO_ID|BANCO_REG|registrador[27][28]~q\ $end
$var wire 1 ;W \BLOCO_ID|BANCO_REG|registrador[31][28]~q\ $end
$var wire 1 <W \BLOCO_ID|BANCO_REG|saidaA[28]~317_combout\ $end
$var wire 1 =W \BLOCO_ID|BANCO_REG|saidaA[28]~318_combout\ $end
$var wire 1 >W \BLOCO_ID|BANCO_REG|saidaA[28]~319_combout\ $end
$var wire 1 ?W \BLOCO_ID|BANCO_REG|saidaA[28]~320_combout\ $end
$var wire 1 @W \BLOCO_EX|ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 AW \BLOCO_EX|ULA1|ULA29|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 BW \BLOCO_EX|Somador2|Add0~18\ $end
$var wire 1 CW \BLOCO_EX|Somador2|Add0~21_sumout\ $end
$var wire 1 DW \MUX_JR|saida_MUX[29]~5_combout\ $end
$var wire 1 EW \BLOCO_IF|Somador1|Add0~18\ $end
$var wire 1 FW \BLOCO_IF|Somador1|Add0~21_sumout\ $end
$var wire 1 GW \BLOCO_ID|BANCO_REG|registrador[0][29]~q\ $end
$var wire 1 HW \BLOCO_ID|BANCO_REG|registrador[4][29]~q\ $end
$var wire 1 IW \BLOCO_ID|BANCO_REG|registrador[8][29]~q\ $end
$var wire 1 JW \BLOCO_ID|BANCO_REG|saidaB[29]~145_combout\ $end
$var wire 1 KW \BLOCO_ID|BANCO_REG|registrador[1][29]~q\ $end
$var wire 1 LW \BLOCO_ID|BANCO_REG|registrador[5][29]~q\ $end
$var wire 1 MW \BLOCO_ID|BANCO_REG|registrador[9][29]~q\ $end
$var wire 1 NW \BLOCO_ID|BANCO_REG|registrador[13][29]~q\ $end
$var wire 1 OW \BLOCO_ID|BANCO_REG|saidaB[29]~146_combout\ $end
$var wire 1 PW \BLOCO_ID|BANCO_REG|registrador[2][29]~q\ $end
$var wire 1 QW \BLOCO_ID|BANCO_REG|registrador[6][29]~q\ $end
$var wire 1 RW \BLOCO_ID|BANCO_REG|registrador[10][29]~q\ $end
$var wire 1 SW \BLOCO_ID|BANCO_REG|registrador[14][29]~q\ $end
$var wire 1 TW \BLOCO_ID|BANCO_REG|saidaB[29]~147_combout\ $end
$var wire 1 UW \BLOCO_ID|BANCO_REG|registrador[3][29]~q\ $end
$var wire 1 VW \BLOCO_ID|BANCO_REG|registrador[7][29]~q\ $end
$var wire 1 WW \BLOCO_ID|BANCO_REG|registrador[11][29]~q\ $end
$var wire 1 XW \BLOCO_ID|BANCO_REG|registrador[15][29]~q\ $end
$var wire 1 YW \BLOCO_ID|BANCO_REG|saidaB[29]~148_combout\ $end
$var wire 1 ZW \BLOCO_ID|BANCO_REG|saidaB[29]~149_combout\ $end
$var wire 1 [W \BLOCO_MEM|RAM1|memRAM[0][29]~q\ $end
$var wire 1 \W \BLOCO_MEM|RAM1|memRAM[8][29]~q\ $end
$var wire 1 ]W \BLOCO_MEM|RAM1|memRAM[4][29]~q\ $end
$var wire 1 ^W \BLOCO_MEM|RAM1|memRAM[12][29]~q\ $end
$var wire 1 _W \BLOCO_MEM|RAM1|Mux2~0_combout\ $end
$var wire 1 `W \BLOCO_MEM|RAM1|memRAM[1][29]~q\ $end
$var wire 1 aW \BLOCO_MEM|RAM1|memRAM[9][29]~q\ $end
$var wire 1 bW \BLOCO_MEM|RAM1|memRAM[5][29]~q\ $end
$var wire 1 cW \BLOCO_MEM|RAM1|memRAM[13][29]~q\ $end
$var wire 1 dW \BLOCO_MEM|RAM1|Mux2~1_combout\ $end
$var wire 1 eW \BLOCO_MEM|RAM1|memRAM[2][29]~q\ $end
$var wire 1 fW \BLOCO_MEM|RAM1|memRAM[10][29]~q\ $end
$var wire 1 gW \BLOCO_MEM|RAM1|memRAM[6][29]~q\ $end
$var wire 1 hW \BLOCO_MEM|RAM1|memRAM[14][29]~q\ $end
$var wire 1 iW \BLOCO_MEM|RAM1|Mux2~2_combout\ $end
$var wire 1 jW \BLOCO_MEM|RAM1|memRAM[3][29]~q\ $end
$var wire 1 kW \BLOCO_MEM|RAM1|memRAM[11][29]~q\ $end
$var wire 1 lW \BLOCO_MEM|RAM1|memRAM[7][29]~q\ $end
$var wire 1 mW \BLOCO_MEM|RAM1|memRAM[15][29]~q\ $end
$var wire 1 nW \BLOCO_MEM|RAM1|Mux2~3_combout\ $end
$var wire 1 oW \BLOCO_MEM|RAM1|Mux2~4_combout\ $end
$var wire 1 pW \BLOCO_MEM|RAM1|memRAM[32][29]~q\ $end
$var wire 1 qW \BLOCO_MEM|RAM1|memRAM[40][29]~q\ $end
$var wire 1 rW \BLOCO_MEM|RAM1|memRAM[33][29]~q\ $end
$var wire 1 sW \BLOCO_MEM|RAM1|memRAM[41][29]~q\ $end
$var wire 1 tW \BLOCO_MEM|RAM1|Mux2~5_combout\ $end
$var wire 1 uW \BLOCO_MEM|RAM1|memRAM[36][29]~q\ $end
$var wire 1 vW \BLOCO_MEM|RAM1|memRAM[44][29]~q\ $end
$var wire 1 wW \BLOCO_MEM|RAM1|memRAM[37][29]~q\ $end
$var wire 1 xW \BLOCO_MEM|RAM1|memRAM[45][29]~q\ $end
$var wire 1 yW \BLOCO_MEM|RAM1|Mux2~6_combout\ $end
$var wire 1 zW \BLOCO_MEM|RAM1|memRAM[34][29]~q\ $end
$var wire 1 {W \BLOCO_MEM|RAM1|memRAM[42][29]~q\ $end
$var wire 1 |W \BLOCO_MEM|RAM1|memRAM[35][29]~q\ $end
$var wire 1 }W \BLOCO_MEM|RAM1|memRAM[43][29]~q\ $end
$var wire 1 ~W \BLOCO_MEM|RAM1|Mux2~7_combout\ $end
$var wire 1 !X \BLOCO_MEM|RAM1|memRAM[38][29]~q\ $end
$var wire 1 "X \BLOCO_MEM|RAM1|memRAM[46][29]~q\ $end
$var wire 1 #X \BLOCO_MEM|RAM1|memRAM[39][29]~q\ $end
$var wire 1 $X \BLOCO_MEM|RAM1|memRAM[47][29]~q\ $end
$var wire 1 %X \BLOCO_MEM|RAM1|Mux2~8_combout\ $end
$var wire 1 &X \BLOCO_MEM|RAM1|Mux2~9_combout\ $end
$var wire 1 'X \BLOCO_MEM|RAM1|memRAM[16][29]~q\ $end
$var wire 1 (X \BLOCO_MEM|RAM1|memRAM[24][29]~q\ $end
$var wire 1 )X \BLOCO_MEM|RAM1|memRAM[20][29]~q\ $end
$var wire 1 *X \BLOCO_MEM|RAM1|memRAM[28][29]~q\ $end
$var wire 1 +X \BLOCO_MEM|RAM1|Mux2~10_combout\ $end
$var wire 1 ,X \BLOCO_MEM|RAM1|memRAM[17][29]~q\ $end
$var wire 1 -X \BLOCO_MEM|RAM1|memRAM[25][29]~q\ $end
$var wire 1 .X \BLOCO_MEM|RAM1|memRAM[21][29]~q\ $end
$var wire 1 /X \BLOCO_MEM|RAM1|memRAM[29][29]~q\ $end
$var wire 1 0X \BLOCO_MEM|RAM1|Mux2~11_combout\ $end
$var wire 1 1X \BLOCO_MEM|RAM1|memRAM[18][29]~q\ $end
$var wire 1 2X \BLOCO_MEM|RAM1|memRAM[26][29]~q\ $end
$var wire 1 3X \BLOCO_MEM|RAM1|memRAM[22][29]~q\ $end
$var wire 1 4X \BLOCO_MEM|RAM1|memRAM[30][29]~q\ $end
$var wire 1 5X \BLOCO_MEM|RAM1|Mux2~12_combout\ $end
$var wire 1 6X \BLOCO_MEM|RAM1|memRAM[19][29]~q\ $end
$var wire 1 7X \BLOCO_MEM|RAM1|memRAM[27][29]~q\ $end
$var wire 1 8X \BLOCO_MEM|RAM1|memRAM[23][29]~q\ $end
$var wire 1 9X \BLOCO_MEM|RAM1|memRAM[31][29]~q\ $end
$var wire 1 :X \BLOCO_MEM|RAM1|Mux2~13_combout\ $end
$var wire 1 ;X \BLOCO_MEM|RAM1|Mux2~14_combout\ $end
$var wire 1 <X \BLOCO_MEM|RAM1|memRAM[48][29]~q\ $end
$var wire 1 =X \BLOCO_MEM|RAM1|memRAM[49][29]~q\ $end
$var wire 1 >X \BLOCO_MEM|RAM1|memRAM[50][29]~q\ $end
$var wire 1 ?X \BLOCO_MEM|RAM1|memRAM[51][29]~q\ $end
$var wire 1 @X \BLOCO_MEM|RAM1|Mux2~15_combout\ $end
$var wire 1 AX \BLOCO_MEM|RAM1|memRAM[56][29]~q\ $end
$var wire 1 BX \BLOCO_MEM|RAM1|memRAM[57][29]~q\ $end
$var wire 1 CX \BLOCO_MEM|RAM1|memRAM[58][29]~q\ $end
$var wire 1 DX \BLOCO_MEM|RAM1|memRAM[59][29]~q\ $end
$var wire 1 EX \BLOCO_MEM|RAM1|Mux2~16_combout\ $end
$var wire 1 FX \BLOCO_MEM|RAM1|memRAM[52][29]~q\ $end
$var wire 1 GX \BLOCO_MEM|RAM1|memRAM[53][29]~q\ $end
$var wire 1 HX \BLOCO_MEM|RAM1|memRAM[54][29]~q\ $end
$var wire 1 IX \BLOCO_MEM|RAM1|memRAM[55][29]~q\ $end
$var wire 1 JX \BLOCO_MEM|RAM1|Mux2~17_combout\ $end
$var wire 1 KX \BLOCO_MEM|RAM1|memRAM[60][29]~q\ $end
$var wire 1 LX \BLOCO_MEM|RAM1|memRAM[61][29]~q\ $end
$var wire 1 MX \BLOCO_MEM|RAM1|memRAM[62][29]~q\ $end
$var wire 1 NX \BLOCO_MEM|RAM1|memRAM[63][29]~q\ $end
$var wire 1 OX \BLOCO_MEM|RAM1|Mux2~18_combout\ $end
$var wire 1 PX \BLOCO_MEM|RAM1|Mux2~19_combout\ $end
$var wire 1 QX \BLOCO_MEM|RAM1|Mux2~20_combout\ $end
$var wire 1 RX \BLOCO_MEM|RAM1|Dado_out[29]~37_combout\ $end
$var wire 1 SX \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\ $end
$var wire 1 TX \BLOCO_ID|BANCO_REG|registrador[12][29]~q\ $end
$var wire 1 UX \BLOCO_ID|BANCO_REG|saidaA[29]~321_combout\ $end
$var wire 1 VX \BLOCO_ID|BANCO_REG|saidaA[29]~322_combout\ $end
$var wire 1 WX \BLOCO_ID|BANCO_REG|saidaA[29]~323_combout\ $end
$var wire 1 XX \BLOCO_ID|BANCO_REG|saidaA[29]~324_combout\ $end
$var wire 1 YX \BLOCO_ID|BANCO_REG|registrador[16][29]~q\ $end
$var wire 1 ZX \BLOCO_ID|BANCO_REG|registrador[20][29]~q\ $end
$var wire 1 [X \BLOCO_ID|BANCO_REG|registrador[24][29]~q\ $end
$var wire 1 \X \BLOCO_ID|BANCO_REG|registrador[28][29]~q\ $end
$var wire 1 ]X \BLOCO_ID|BANCO_REG|saidaA[29]~325_combout\ $end
$var wire 1 ^X \BLOCO_ID|BANCO_REG|registrador[17][29]~q\ $end
$var wire 1 _X \BLOCO_ID|BANCO_REG|registrador[21][29]~q\ $end
$var wire 1 `X \BLOCO_ID|BANCO_REG|registrador[25][29]~q\ $end
$var wire 1 aX \BLOCO_ID|BANCO_REG|registrador[29][29]~q\ $end
$var wire 1 bX \BLOCO_ID|BANCO_REG|saidaA[29]~326_combout\ $end
$var wire 1 cX \BLOCO_ID|BANCO_REG|registrador[18][29]~q\ $end
$var wire 1 dX \BLOCO_ID|BANCO_REG|registrador[22][29]~q\ $end
$var wire 1 eX \BLOCO_ID|BANCO_REG|registrador[26][29]~q\ $end
$var wire 1 fX \BLOCO_ID|BANCO_REG|registrador[30][29]~q\ $end
$var wire 1 gX \BLOCO_ID|BANCO_REG|saidaA[29]~327_combout\ $end
$var wire 1 hX \BLOCO_ID|BANCO_REG|registrador[19][29]~q\ $end
$var wire 1 iX \BLOCO_ID|BANCO_REG|registrador[23][29]~q\ $end
$var wire 1 jX \BLOCO_ID|BANCO_REG|registrador[27][29]~q\ $end
$var wire 1 kX \BLOCO_ID|BANCO_REG|registrador[31][29]~q\ $end
$var wire 1 lX \BLOCO_ID|BANCO_REG|saidaA[29]~328_combout\ $end
$var wire 1 mX \BLOCO_ID|BANCO_REG|saidaA[29]~329_combout\ $end
$var wire 1 nX \BLOCO_ID|BANCO_REG|saidaA[29]~330_combout\ $end
$var wire 1 oX \BLOCO_ID|BANCO_REG|saidaA[29]~331_combout\ $end
$var wire 1 pX \BLOCO_EX|ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 qX \BLOCO_EX|ULA1|ULA30|Somador|saida~0_combout\ $end
$var wire 1 rX \BLOCO_EX|ULA1|ULA30|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 sX \BLOCO_EX|ULA1|ULA30|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 tX \BLOCO_EX|ULA1|ULA30|Somador|cOut~0_combout\ $end
$var wire 1 uX \BLOCO_EX|ULA1|ULA30|Somador|cOut~1_combout\ $end
$var wire 1 vX \BLOCO_EX|ULA1|ULA30|Somador|cOut~combout\ $end
$var wire 1 wX \BLOCO_EX|Somador2|Add0~22\ $end
$var wire 1 xX \BLOCO_EX|Somador2|Add0~25_sumout\ $end
$var wire 1 yX \MUX_JR|saida_MUX[30]~6_combout\ $end
$var wire 1 zX \BLOCO_IF|Somador1|Add0~22\ $end
$var wire 1 {X \BLOCO_IF|Somador1|Add0~25_sumout\ $end
$var wire 1 |X \BLOCO_ID|BANCO_REG|registrador[0][30]~q\ $end
$var wire 1 }X \BLOCO_ID|BANCO_REG|registrador[1][30]~q\ $end
$var wire 1 ~X \BLOCO_ID|BANCO_REG|registrador[2][30]~q\ $end
$var wire 1 !Y \BLOCO_ID|BANCO_REG|registrador[3][30]~q\ $end
$var wire 1 "Y \BLOCO_ID|BANCO_REG|saidaB[30]~150_combout\ $end
$var wire 1 #Y \BLOCO_ID|BANCO_REG|registrador[4][30]~q\ $end
$var wire 1 $Y \BLOCO_ID|BANCO_REG|registrador[5][30]~q\ $end
$var wire 1 %Y \BLOCO_ID|BANCO_REG|registrador[6][30]~q\ $end
$var wire 1 &Y \BLOCO_ID|BANCO_REG|registrador[7][30]~q\ $end
$var wire 1 'Y \BLOCO_ID|BANCO_REG|saidaB[30]~151_combout\ $end
$var wire 1 (Y \BLOCO_ID|BANCO_REG|registrador[8][30]~q\ $end
$var wire 1 )Y \BLOCO_ID|BANCO_REG|registrador[9][30]~q\ $end
$var wire 1 *Y \BLOCO_ID|BANCO_REG|registrador[10][30]~q\ $end
$var wire 1 +Y \BLOCO_ID|BANCO_REG|registrador[11][30]~q\ $end
$var wire 1 ,Y \BLOCO_ID|BANCO_REG|saidaB[30]~152_combout\ $end
$var wire 1 -Y \BLOCO_ID|BANCO_REG|registrador[13][30]~q\ $end
$var wire 1 .Y \BLOCO_ID|BANCO_REG|registrador[14][30]~q\ $end
$var wire 1 /Y \BLOCO_ID|BANCO_REG|registrador[15][30]~q\ $end
$var wire 1 0Y \BLOCO_ID|BANCO_REG|saidaB[30]~153_combout\ $end
$var wire 1 1Y \BLOCO_ID|BANCO_REG|saidaB[30]~154_combout\ $end
$var wire 1 2Y \BLOCO_MEM|RAM1|memRAM[0][30]~q\ $end
$var wire 1 3Y \BLOCO_MEM|RAM1|memRAM[32][30]~q\ $end
$var wire 1 4Y \BLOCO_MEM|RAM1|memRAM[16][30]~q\ $end
$var wire 1 5Y \BLOCO_MEM|RAM1|memRAM[48][30]~q\ $end
$var wire 1 6Y \BLOCO_MEM|RAM1|Mux1~0_combout\ $end
$var wire 1 7Y \BLOCO_MEM|RAM1|memRAM[8][30]~q\ $end
$var wire 1 8Y \BLOCO_MEM|RAM1|memRAM[40][30]~q\ $end
$var wire 1 9Y \BLOCO_MEM|RAM1|memRAM[24][30]~q\ $end
$var wire 1 :Y \BLOCO_MEM|RAM1|memRAM[56][30]~q\ $end
$var wire 1 ;Y \BLOCO_MEM|RAM1|Mux1~1_combout\ $end
$var wire 1 <Y \BLOCO_MEM|RAM1|memRAM[4][30]~q\ $end
$var wire 1 =Y \BLOCO_MEM|RAM1|memRAM[36][30]~q\ $end
$var wire 1 >Y \BLOCO_MEM|RAM1|memRAM[20][30]~q\ $end
$var wire 1 ?Y \BLOCO_MEM|RAM1|memRAM[52][30]~q\ $end
$var wire 1 @Y \BLOCO_MEM|RAM1|Mux1~2_combout\ $end
$var wire 1 AY \BLOCO_MEM|RAM1|memRAM[12][30]~q\ $end
$var wire 1 BY \BLOCO_MEM|RAM1|memRAM[44][30]~q\ $end
$var wire 1 CY \BLOCO_MEM|RAM1|memRAM[28][30]~q\ $end
$var wire 1 DY \BLOCO_MEM|RAM1|memRAM[60][30]~q\ $end
$var wire 1 EY \BLOCO_MEM|RAM1|Mux1~3_combout\ $end
$var wire 1 FY \BLOCO_MEM|RAM1|Mux1~4_combout\ $end
$var wire 1 GY \BLOCO_MEM|RAM1|memRAM[1][30]~q\ $end
$var wire 1 HY \BLOCO_MEM|RAM1|memRAM[33][30]~q\ $end
$var wire 1 IY \BLOCO_MEM|RAM1|memRAM[17][30]~q\ $end
$var wire 1 JY \BLOCO_MEM|RAM1|memRAM[49][30]~q\ $end
$var wire 1 KY \BLOCO_MEM|RAM1|Mux1~5_combout\ $end
$var wire 1 LY \BLOCO_MEM|RAM1|memRAM[9][30]~q\ $end
$var wire 1 MY \BLOCO_MEM|RAM1|memRAM[41][30]~q\ $end
$var wire 1 NY \BLOCO_MEM|RAM1|memRAM[25][30]~q\ $end
$var wire 1 OY \BLOCO_MEM|RAM1|memRAM[57][30]~q\ $end
$var wire 1 PY \BLOCO_MEM|RAM1|Mux1~6_combout\ $end
$var wire 1 QY \BLOCO_MEM|RAM1|memRAM[5][30]~q\ $end
$var wire 1 RY \BLOCO_MEM|RAM1|memRAM[37][30]~q\ $end
$var wire 1 SY \BLOCO_MEM|RAM1|memRAM[21][30]~q\ $end
$var wire 1 TY \BLOCO_MEM|RAM1|memRAM[53][30]~q\ $end
$var wire 1 UY \BLOCO_MEM|RAM1|Mux1~7_combout\ $end
$var wire 1 VY \BLOCO_MEM|RAM1|memRAM[13][30]~q\ $end
$var wire 1 WY \BLOCO_MEM|RAM1|memRAM[45][30]~q\ $end
$var wire 1 XY \BLOCO_MEM|RAM1|memRAM[29][30]~q\ $end
$var wire 1 YY \BLOCO_MEM|RAM1|memRAM[61][30]~q\ $end
$var wire 1 ZY \BLOCO_MEM|RAM1|Mux1~8_combout\ $end
$var wire 1 [Y \BLOCO_MEM|RAM1|Mux1~9_combout\ $end
$var wire 1 \Y \BLOCO_MEM|RAM1|memRAM[2][30]~q\ $end
$var wire 1 ]Y \BLOCO_MEM|RAM1|memRAM[34][30]~q\ $end
$var wire 1 ^Y \BLOCO_MEM|RAM1|memRAM[18][30]~q\ $end
$var wire 1 _Y \BLOCO_MEM|RAM1|memRAM[50][30]~q\ $end
$var wire 1 `Y \BLOCO_MEM|RAM1|Mux1~10_combout\ $end
$var wire 1 aY \BLOCO_MEM|RAM1|memRAM[10][30]~q\ $end
$var wire 1 bY \BLOCO_MEM|RAM1|memRAM[42][30]~q\ $end
$var wire 1 cY \BLOCO_MEM|RAM1|memRAM[26][30]~q\ $end
$var wire 1 dY \BLOCO_MEM|RAM1|memRAM[58][30]~q\ $end
$var wire 1 eY \BLOCO_MEM|RAM1|Mux1~11_combout\ $end
$var wire 1 fY \BLOCO_MEM|RAM1|memRAM[6][30]~q\ $end
$var wire 1 gY \BLOCO_MEM|RAM1|memRAM[38][30]~q\ $end
$var wire 1 hY \BLOCO_MEM|RAM1|memRAM[22][30]~q\ $end
$var wire 1 iY \BLOCO_MEM|RAM1|memRAM[54][30]~q\ $end
$var wire 1 jY \BLOCO_MEM|RAM1|Mux1~12_combout\ $end
$var wire 1 kY \BLOCO_MEM|RAM1|memRAM[14][30]~q\ $end
$var wire 1 lY \BLOCO_MEM|RAM1|memRAM[46][30]~q\ $end
$var wire 1 mY \BLOCO_MEM|RAM1|memRAM[30][30]~q\ $end
$var wire 1 nY \BLOCO_MEM|RAM1|memRAM[62][30]~q\ $end
$var wire 1 oY \BLOCO_MEM|RAM1|Mux1~13_combout\ $end
$var wire 1 pY \BLOCO_MEM|RAM1|Mux1~14_combout\ $end
$var wire 1 qY \BLOCO_MEM|RAM1|memRAM[3][30]~q\ $end
$var wire 1 rY \BLOCO_MEM|RAM1|memRAM[35][30]~q\ $end
$var wire 1 sY \BLOCO_MEM|RAM1|memRAM[7][30]~q\ $end
$var wire 1 tY \BLOCO_MEM|RAM1|memRAM[39][30]~q\ $end
$var wire 1 uY \BLOCO_MEM|RAM1|Mux1~15_combout\ $end
$var wire 1 vY \BLOCO_MEM|RAM1|memRAM[11][30]~q\ $end
$var wire 1 wY \BLOCO_MEM|RAM1|memRAM[43][30]~q\ $end
$var wire 1 xY \BLOCO_MEM|RAM1|memRAM[15][30]~q\ $end
$var wire 1 yY \BLOCO_MEM|RAM1|memRAM[47][30]~q\ $end
$var wire 1 zY \BLOCO_MEM|RAM1|Mux1~16_combout\ $end
$var wire 1 {Y \BLOCO_MEM|RAM1|memRAM[19][30]~q\ $end
$var wire 1 |Y \BLOCO_MEM|RAM1|memRAM[51][30]~q\ $end
$var wire 1 }Y \BLOCO_MEM|RAM1|memRAM[23][30]~q\ $end
$var wire 1 ~Y \BLOCO_MEM|RAM1|memRAM[55][30]~q\ $end
$var wire 1 !Z \BLOCO_MEM|RAM1|Mux1~17_combout\ $end
$var wire 1 "Z \BLOCO_MEM|RAM1|memRAM[27][30]~q\ $end
$var wire 1 #Z \BLOCO_MEM|RAM1|memRAM[59][30]~q\ $end
$var wire 1 $Z \BLOCO_MEM|RAM1|memRAM[31][30]~q\ $end
$var wire 1 %Z \BLOCO_MEM|RAM1|memRAM[63][30]~q\ $end
$var wire 1 &Z \BLOCO_MEM|RAM1|Mux1~18_combout\ $end
$var wire 1 'Z \BLOCO_MEM|RAM1|Mux1~19_combout\ $end
$var wire 1 (Z \BLOCO_MEM|RAM1|Mux1~20_combout\ $end
$var wire 1 )Z \BLOCO_MEM|RAM1|Dado_out[30]~38_combout\ $end
$var wire 1 *Z \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\ $end
$var wire 1 +Z \BLOCO_ID|BANCO_REG|registrador[12][30]~q\ $end
$var wire 1 ,Z \BLOCO_ID|BANCO_REG|saidaA[30]~332_combout\ $end
$var wire 1 -Z \BLOCO_ID|BANCO_REG|saidaA[30]~333_combout\ $end
$var wire 1 .Z \BLOCO_ID|BANCO_REG|saidaA[30]~334_combout\ $end
$var wire 1 /Z \BLOCO_ID|BANCO_REG|saidaA[30]~335_combout\ $end
$var wire 1 0Z \BLOCO_ID|BANCO_REG|registrador[16][30]~q\ $end
$var wire 1 1Z \BLOCO_ID|BANCO_REG|registrador[20][30]~q\ $end
$var wire 1 2Z \BLOCO_ID|BANCO_REG|registrador[24][30]~q\ $end
$var wire 1 3Z \BLOCO_ID|BANCO_REG|registrador[28][30]~q\ $end
$var wire 1 4Z \BLOCO_ID|BANCO_REG|saidaA[30]~336_combout\ $end
$var wire 1 5Z \BLOCO_ID|BANCO_REG|registrador[17][30]~q\ $end
$var wire 1 6Z \BLOCO_ID|BANCO_REG|registrador[21][30]~q\ $end
$var wire 1 7Z \BLOCO_ID|BANCO_REG|registrador[25][30]~q\ $end
$var wire 1 8Z \BLOCO_ID|BANCO_REG|registrador[29][30]~q\ $end
$var wire 1 9Z \BLOCO_ID|BANCO_REG|saidaA[30]~337_combout\ $end
$var wire 1 :Z \BLOCO_ID|BANCO_REG|registrador[18][30]~q\ $end
$var wire 1 ;Z \BLOCO_ID|BANCO_REG|registrador[22][30]~q\ $end
$var wire 1 <Z \BLOCO_ID|BANCO_REG|registrador[26][30]~q\ $end
$var wire 1 =Z \BLOCO_ID|BANCO_REG|registrador[30][30]~q\ $end
$var wire 1 >Z \BLOCO_ID|BANCO_REG|saidaA[30]~338_combout\ $end
$var wire 1 ?Z \BLOCO_ID|BANCO_REG|registrador[19][30]~q\ $end
$var wire 1 @Z \BLOCO_ID|BANCO_REG|registrador[23][30]~q\ $end
$var wire 1 AZ \BLOCO_ID|BANCO_REG|registrador[27][30]~q\ $end
$var wire 1 BZ \BLOCO_ID|BANCO_REG|registrador[31][30]~q\ $end
$var wire 1 CZ \BLOCO_ID|BANCO_REG|saidaA[30]~339_combout\ $end
$var wire 1 DZ \BLOCO_ID|BANCO_REG|saidaA[30]~340_combout\ $end
$var wire 1 EZ \BLOCO_ID|BANCO_REG|saidaA[30]~341_combout\ $end
$var wire 1 FZ \BLOCO_ID|BANCO_REG|saidaA[30]~342_combout\ $end
$var wire 1 GZ \BLOCO_EX|ULA1|ULA31|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 HZ \BLOCO_EX|ULA1|ULA31|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 IZ \BLOCO_EX|Somador2|Add0~26\ $end
$var wire 1 JZ \BLOCO_EX|Somador2|Add0~29_sumout\ $end
$var wire 1 KZ \MUX_JR|saida_MUX[31]~7_combout\ $end
$var wire 1 LZ \BLOCO_IF|Somador1|Add0~26\ $end
$var wire 1 MZ \BLOCO_IF|Somador1|Add0~29_sumout\ $end
$var wire 1 NZ \BLOCO_ID|BANCO_REG|registrador[0][31]~q\ $end
$var wire 1 OZ \BLOCO_ID|BANCO_REG|registrador[4][31]~q\ $end
$var wire 1 PZ \BLOCO_ID|BANCO_REG|registrador[8][31]~q\ $end
$var wire 1 QZ \BLOCO_ID|BANCO_REG|saidaB[31]~155_combout\ $end
$var wire 1 RZ \BLOCO_ID|BANCO_REG|registrador[1][31]~q\ $end
$var wire 1 SZ \BLOCO_ID|BANCO_REG|registrador[5][31]~q\ $end
$var wire 1 TZ \BLOCO_ID|BANCO_REG|registrador[9][31]~q\ $end
$var wire 1 UZ \BLOCO_ID|BANCO_REG|registrador[13][31]~q\ $end
$var wire 1 VZ \BLOCO_ID|BANCO_REG|saidaB[31]~156_combout\ $end
$var wire 1 WZ \BLOCO_ID|BANCO_REG|registrador[2][31]~q\ $end
$var wire 1 XZ \BLOCO_ID|BANCO_REG|registrador[6][31]~q\ $end
$var wire 1 YZ \BLOCO_ID|BANCO_REG|registrador[10][31]~q\ $end
$var wire 1 ZZ \BLOCO_ID|BANCO_REG|registrador[14][31]~q\ $end
$var wire 1 [Z \BLOCO_ID|BANCO_REG|saidaB[31]~157_combout\ $end
$var wire 1 \Z \BLOCO_ID|BANCO_REG|registrador[3][31]~q\ $end
$var wire 1 ]Z \BLOCO_ID|BANCO_REG|registrador[7][31]~q\ $end
$var wire 1 ^Z \BLOCO_ID|BANCO_REG|registrador[11][31]~q\ $end
$var wire 1 _Z \BLOCO_ID|BANCO_REG|registrador[15][31]~q\ $end
$var wire 1 `Z \BLOCO_ID|BANCO_REG|saidaB[31]~158_combout\ $end
$var wire 1 aZ \BLOCO_ID|BANCO_REG|saidaB[31]~159_combout\ $end
$var wire 1 bZ \BLOCO_MEM|RAM1|memRAM[0][31]~q\ $end
$var wire 1 cZ \BLOCO_MEM|RAM1|memRAM[32][31]~q\ $end
$var wire 1 dZ \BLOCO_MEM|RAM1|memRAM[2][31]~q\ $end
$var wire 1 eZ \BLOCO_MEM|RAM1|memRAM[34][31]~q\ $end
$var wire 1 fZ \BLOCO_MEM|RAM1|Mux0~0_combout\ $end
$var wire 1 gZ \BLOCO_MEM|RAM1|memRAM[1][31]~q\ $end
$var wire 1 hZ \BLOCO_MEM|RAM1|memRAM[33][31]~q\ $end
$var wire 1 iZ \BLOCO_MEM|RAM1|memRAM[3][31]~q\ $end
$var wire 1 jZ \BLOCO_MEM|RAM1|memRAM[35][31]~q\ $end
$var wire 1 kZ \BLOCO_MEM|RAM1|Mux0~1_combout\ $end
$var wire 1 lZ \BLOCO_MEM|RAM1|memRAM[16][31]~q\ $end
$var wire 1 mZ \BLOCO_MEM|RAM1|memRAM[48][31]~q\ $end
$var wire 1 nZ \BLOCO_MEM|RAM1|memRAM[18][31]~q\ $end
$var wire 1 oZ \BLOCO_MEM|RAM1|memRAM[50][31]~q\ $end
$var wire 1 pZ \BLOCO_MEM|RAM1|Mux0~2_combout\ $end
$var wire 1 qZ \BLOCO_MEM|RAM1|memRAM[17][31]~q\ $end
$var wire 1 rZ \BLOCO_MEM|RAM1|memRAM[49][31]~q\ $end
$var wire 1 sZ \BLOCO_MEM|RAM1|memRAM[19][31]~q\ $end
$var wire 1 tZ \BLOCO_MEM|RAM1|memRAM[51][31]~q\ $end
$var wire 1 uZ \BLOCO_MEM|RAM1|Mux0~3_combout\ $end
$var wire 1 vZ \BLOCO_MEM|RAM1|Mux0~4_combout\ $end
$var wire 1 wZ \BLOCO_MEM|RAM1|memRAM[8][31]~q\ $end
$var wire 1 xZ \BLOCO_MEM|RAM1|memRAM[40][31]~q\ $end
$var wire 1 yZ \BLOCO_MEM|RAM1|memRAM[10][31]~q\ $end
$var wire 1 zZ \BLOCO_MEM|RAM1|memRAM[42][31]~q\ $end
$var wire 1 {Z \BLOCO_MEM|RAM1|Mux0~5_combout\ $end
$var wire 1 |Z \BLOCO_MEM|RAM1|memRAM[9][31]~q\ $end
$var wire 1 }Z \BLOCO_MEM|RAM1|memRAM[41][31]~q\ $end
$var wire 1 ~Z \BLOCO_MEM|RAM1|memRAM[11][31]~q\ $end
$var wire 1 ![ \BLOCO_MEM|RAM1|memRAM[43][31]~q\ $end
$var wire 1 "[ \BLOCO_MEM|RAM1|Mux0~6_combout\ $end
$var wire 1 #[ \BLOCO_MEM|RAM1|memRAM[24][31]~q\ $end
$var wire 1 $[ \BLOCO_MEM|RAM1|memRAM[56][31]~q\ $end
$var wire 1 %[ \BLOCO_MEM|RAM1|memRAM[26][31]~q\ $end
$var wire 1 &[ \BLOCO_MEM|RAM1|memRAM[58][31]~q\ $end
$var wire 1 '[ \BLOCO_MEM|RAM1|Mux0~7_combout\ $end
$var wire 1 ([ \BLOCO_MEM|RAM1|memRAM[25][31]~q\ $end
$var wire 1 )[ \BLOCO_MEM|RAM1|memRAM[57][31]~q\ $end
$var wire 1 *[ \BLOCO_MEM|RAM1|memRAM[27][31]~q\ $end
$var wire 1 +[ \BLOCO_MEM|RAM1|memRAM[59][31]~q\ $end
$var wire 1 ,[ \BLOCO_MEM|RAM1|Mux0~8_combout\ $end
$var wire 1 -[ \BLOCO_MEM|RAM1|Mux0~9_combout\ $end
$var wire 1 .[ \BLOCO_MEM|RAM1|memRAM[4][31]~q\ $end
$var wire 1 /[ \BLOCO_MEM|RAM1|memRAM[36][31]~q\ $end
$var wire 1 0[ \BLOCO_MEM|RAM1|memRAM[5][31]~q\ $end
$var wire 1 1[ \BLOCO_MEM|RAM1|memRAM[37][31]~q\ $end
$var wire 1 2[ \BLOCO_MEM|RAM1|Mux0~10_combout\ $end
$var wire 1 3[ \BLOCO_MEM|RAM1|memRAM[20][31]~q\ $end
$var wire 1 4[ \BLOCO_MEM|RAM1|memRAM[52][31]~q\ $end
$var wire 1 5[ \BLOCO_MEM|RAM1|memRAM[21][31]~q\ $end
$var wire 1 6[ \BLOCO_MEM|RAM1|memRAM[53][31]~q\ $end
$var wire 1 7[ \BLOCO_MEM|RAM1|Mux0~11_combout\ $end
$var wire 1 8[ \BLOCO_MEM|RAM1|memRAM[6][31]~q\ $end
$var wire 1 9[ \BLOCO_MEM|RAM1|memRAM[38][31]~q\ $end
$var wire 1 :[ \BLOCO_MEM|RAM1|memRAM[7][31]~q\ $end
$var wire 1 ;[ \BLOCO_MEM|RAM1|memRAM[39][31]~q\ $end
$var wire 1 <[ \BLOCO_MEM|RAM1|Mux0~12_combout\ $end
$var wire 1 =[ \BLOCO_MEM|RAM1|memRAM[22][31]~q\ $end
$var wire 1 >[ \BLOCO_MEM|RAM1|memRAM[54][31]~q\ $end
$var wire 1 ?[ \BLOCO_MEM|RAM1|memRAM[23][31]~q\ $end
$var wire 1 @[ \BLOCO_MEM|RAM1|memRAM[55][31]~q\ $end
$var wire 1 A[ \BLOCO_MEM|RAM1|Mux0~13_combout\ $end
$var wire 1 B[ \BLOCO_MEM|RAM1|Mux0~14_combout\ $end
$var wire 1 C[ \BLOCO_MEM|RAM1|memRAM[12][31]~q\ $end
$var wire 1 D[ \BLOCO_MEM|RAM1|memRAM[44][31]~q\ $end
$var wire 1 E[ \BLOCO_MEM|RAM1|memRAM[28][31]~q\ $end
$var wire 1 F[ \BLOCO_MEM|RAM1|memRAM[60][31]~q\ $end
$var wire 1 G[ \BLOCO_MEM|RAM1|Mux0~15_combout\ $end
$var wire 1 H[ \BLOCO_MEM|RAM1|memRAM[13][31]~q\ $end
$var wire 1 I[ \BLOCO_MEM|RAM1|memRAM[45][31]~q\ $end
$var wire 1 J[ \BLOCO_MEM|RAM1|memRAM[29][31]~q\ $end
$var wire 1 K[ \BLOCO_MEM|RAM1|memRAM[61][31]~q\ $end
$var wire 1 L[ \BLOCO_MEM|RAM1|Mux0~16_combout\ $end
$var wire 1 M[ \BLOCO_MEM|RAM1|memRAM[14][31]~q\ $end
$var wire 1 N[ \BLOCO_MEM|RAM1|memRAM[46][31]~q\ $end
$var wire 1 O[ \BLOCO_MEM|RAM1|memRAM[30][31]~q\ $end
$var wire 1 P[ \BLOCO_MEM|RAM1|memRAM[62][31]~q\ $end
$var wire 1 Q[ \BLOCO_MEM|RAM1|Mux0~17_combout\ $end
$var wire 1 R[ \BLOCO_MEM|RAM1|memRAM[15][31]~q\ $end
$var wire 1 S[ \BLOCO_MEM|RAM1|memRAM[47][31]~q\ $end
$var wire 1 T[ \BLOCO_MEM|RAM1|memRAM[31][31]~q\ $end
$var wire 1 U[ \BLOCO_MEM|RAM1|memRAM[63][31]~q\ $end
$var wire 1 V[ \BLOCO_MEM|RAM1|Mux0~18_combout\ $end
$var wire 1 W[ \BLOCO_MEM|RAM1|Mux0~19_combout\ $end
$var wire 1 X[ \BLOCO_MEM|RAM1|Mux0~20_combout\ $end
$var wire 1 Y[ \BLOCO_MEM|RAM1|Dado_out[31]~39_combout\ $end
$var wire 1 Z[ \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\ $end
$var wire 1 [[ \BLOCO_ID|BANCO_REG|registrador[12][31]~q\ $end
$var wire 1 \[ \BLOCO_ID|BANCO_REG|saidaA[31]~343_combout\ $end
$var wire 1 ][ \BLOCO_ID|BANCO_REG|saidaA[31]~344_combout\ $end
$var wire 1 ^[ \BLOCO_ID|BANCO_REG|saidaA[31]~345_combout\ $end
$var wire 1 _[ \BLOCO_ID|BANCO_REG|saidaA[31]~346_combout\ $end
$var wire 1 `[ \BLOCO_ID|BANCO_REG|registrador[16][31]~q\ $end
$var wire 1 a[ \BLOCO_ID|BANCO_REG|registrador[20][31]~q\ $end
$var wire 1 b[ \BLOCO_ID|BANCO_REG|registrador[24][31]~q\ $end
$var wire 1 c[ \BLOCO_ID|BANCO_REG|registrador[28][31]~q\ $end
$var wire 1 d[ \BLOCO_ID|BANCO_REG|saidaA[31]~347_combout\ $end
$var wire 1 e[ \BLOCO_ID|BANCO_REG|registrador[17][31]~q\ $end
$var wire 1 f[ \BLOCO_ID|BANCO_REG|registrador[21][31]~q\ $end
$var wire 1 g[ \BLOCO_ID|BANCO_REG|registrador[25][31]~q\ $end
$var wire 1 h[ \BLOCO_ID|BANCO_REG|registrador[29][31]~q\ $end
$var wire 1 i[ \BLOCO_ID|BANCO_REG|saidaA[31]~348_combout\ $end
$var wire 1 j[ \BLOCO_ID|BANCO_REG|registrador[18][31]~q\ $end
$var wire 1 k[ \BLOCO_ID|BANCO_REG|registrador[22][31]~q\ $end
$var wire 1 l[ \BLOCO_ID|BANCO_REG|registrador[26][31]~q\ $end
$var wire 1 m[ \BLOCO_ID|BANCO_REG|registrador[30][31]~q\ $end
$var wire 1 n[ \BLOCO_ID|BANCO_REG|saidaA[31]~349_combout\ $end
$var wire 1 o[ \BLOCO_ID|BANCO_REG|registrador[19][31]~q\ $end
$var wire 1 p[ \BLOCO_ID|BANCO_REG|registrador[23][31]~q\ $end
$var wire 1 q[ \BLOCO_ID|BANCO_REG|registrador[27][31]~q\ $end
$var wire 1 r[ \BLOCO_ID|BANCO_REG|registrador[31][31]~q\ $end
$var wire 1 s[ \BLOCO_ID|BANCO_REG|saidaA[31]~350_combout\ $end
$var wire 1 t[ \BLOCO_ID|BANCO_REG|saidaA[31]~351_combout\ $end
$var wire 1 u[ \BLOCO_ID|BANCO_REG|saidaA[31]~352_combout\ $end
$var wire 1 v[ \BLOCO_ID|BANCO_REG|saidaA[31]~353_combout\ $end
$var wire 1 w[ \BLOCO_EX|ULA1|ULA32|InverterOuNao|saida_MUX[0]~0_combout\ $end
$var wire 1 x[ \BLOCO_EX|ULA1|ULA32|Somador|saida~0_combout\ $end
$var wire 1 y[ \BLOCO_EX|ULA1|ULA32|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 z[ \BLOCO_EX|ULA1|ULA32|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 {[ \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 |[ \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~3_combout\ $end
$var wire 1 }[ \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~4_combout\ $end
$var wire 1 ~[ \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 !\ \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~2_combout\ $end
$var wire 1 "\ \BLOCO_EX|ULA1|Equal0~0_combout\ $end
$var wire 1 #\ \BLOCO_EX|ULA1|Equal0~1_combout\ $end
$var wire 1 $\ \BLOCO_EX|ULA1|Equal0~2_combout\ $end
$var wire 1 %\ \BLOCO_EX|ULA1|Equal0~3_combout\ $end
$var wire 1 &\ \BLOCO_EX|ULA1|Equal0~4_combout\ $end
$var wire 1 '\ \BLOCO_EX|ULA1|Equal0~5_combout\ $end
$var wire 1 (\ \BLOCO_EX|ULA1|Equal0~6_combout\ $end
$var wire 1 )\ \BLOCO_EX|ULA1|Equal0~7_combout\ $end
$var wire 1 *\ \BLOCO_MEM|MUXULA_BEQBNE|saida_MUX[0]~0_combout\ $end
$var wire 1 +\ \MEM_WB|DOUT[78]~0_combout\ $end
$var wire 1 ,\ \comb~0_combout\ $end
$var wire 1 -\ \BLOCO_IF|PC_REG|DOUT[0]~2_combout\ $end
$var wire 1 .\ \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\ $end
$var wire 1 /\ \BLOCO_ID|BANCO_REG|registrador[12][1]~q\ $end
$var wire 1 0\ \BLOCO_ID|BANCO_REG|saidaA[1]~13_combout\ $end
$var wire 1 1\ \BLOCO_ID|BANCO_REG|saidaA[1]~14_combout\ $end
$var wire 1 2\ \BLOCO_ID|BANCO_REG|saidaA[1]~15_combout\ $end
$var wire 1 3\ \BLOCO_ID|BANCO_REG|saidaA[1]~16_combout\ $end
$var wire 1 4\ \BLOCO_ID|BANCO_REG|registrador[16][1]~q\ $end
$var wire 1 5\ \BLOCO_ID|BANCO_REG|registrador[20][1]~q\ $end
$var wire 1 6\ \BLOCO_ID|BANCO_REG|registrador[24][1]~q\ $end
$var wire 1 7\ \BLOCO_ID|BANCO_REG|registrador[28][1]~q\ $end
$var wire 1 8\ \BLOCO_ID|BANCO_REG|saidaA[1]~17_combout\ $end
$var wire 1 9\ \BLOCO_ID|BANCO_REG|registrador[17][1]~q\ $end
$var wire 1 :\ \BLOCO_ID|BANCO_REG|registrador[21][1]~q\ $end
$var wire 1 ;\ \BLOCO_ID|BANCO_REG|registrador[25][1]~q\ $end
$var wire 1 <\ \BLOCO_ID|BANCO_REG|registrador[29][1]~q\ $end
$var wire 1 =\ \BLOCO_ID|BANCO_REG|saidaA[1]~18_combout\ $end
$var wire 1 >\ \BLOCO_ID|BANCO_REG|registrador[18][1]~q\ $end
$var wire 1 ?\ \BLOCO_ID|BANCO_REG|registrador[22][1]~q\ $end
$var wire 1 @\ \BLOCO_ID|BANCO_REG|registrador[26][1]~q\ $end
$var wire 1 A\ \BLOCO_ID|BANCO_REG|registrador[30][1]~q\ $end
$var wire 1 B\ \BLOCO_ID|BANCO_REG|saidaA[1]~19_combout\ $end
$var wire 1 C\ \BLOCO_ID|BANCO_REG|registrador[19][1]~q\ $end
$var wire 1 D\ \BLOCO_ID|BANCO_REG|registrador[23][1]~q\ $end
$var wire 1 E\ \BLOCO_ID|BANCO_REG|registrador[27][1]~q\ $end
$var wire 1 F\ \BLOCO_ID|BANCO_REG|registrador[31][1]~q\ $end
$var wire 1 G\ \BLOCO_ID|BANCO_REG|saidaA[1]~20_combout\ $end
$var wire 1 H\ \BLOCO_ID|BANCO_REG|saidaA[1]~21_combout\ $end
$var wire 1 I\ \BLOCO_ID|BANCO_REG|saidaA[1]~22_combout\ $end
$var wire 1 J\ \BLOCO_ID|BANCO_REG|saidaA[1]~23_combout\ $end
$var wire 1 K\ \BLOCO_EX|ULA1|ULA4|Somador|saida~0_combout\ $end
$var wire 1 L\ \BLOCO_EX|ULA1|ULA4|Somador|cOut~0_combout\ $end
$var wire 1 M\ \BLOCO_EX|ULA1|ULA6|Somador|cOut~combout\ $end
$var wire 1 N\ \BLOCO_EX|ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ $end
$var wire 1 O\ \BLOCO_EX|ULA1|ULA8|MuxOperacao|MUX_OUT[0]~0_combout\ $end
$var wire 1 P\ \BLOCO_MEM|RAM1|Decoder0~1_combout\ $end
$var wire 1 Q\ \BLOCO_MEM|RAM1|memRAM[0][7]~q\ $end
$var wire 1 R\ \BLOCO_MEM|RAM1|memRAM[1][7]~q\ $end
$var wire 1 S\ \BLOCO_MEM|RAM1|memRAM[16][7]~q\ $end
$var wire 1 T\ \BLOCO_MEM|RAM1|memRAM[17][7]~q\ $end
$var wire 1 U\ \BLOCO_MEM|RAM1|Mux24~0_combout\ $end
$var wire 1 V\ \BLOCO_MEM|RAM1|memRAM[8][7]~q\ $end
$var wire 1 W\ \BLOCO_MEM|RAM1|memRAM[9][7]~q\ $end
$var wire 1 X\ \BLOCO_MEM|RAM1|memRAM[24][7]~q\ $end
$var wire 1 Y\ \BLOCO_MEM|RAM1|memRAM[25][7]~q\ $end
$var wire 1 Z\ \BLOCO_MEM|RAM1|Mux24~1_combout\ $end
$var wire 1 [\ \BLOCO_MEM|RAM1|memRAM[4][7]~q\ $end
$var wire 1 \\ \BLOCO_MEM|RAM1|memRAM[5][7]~q\ $end
$var wire 1 ]\ \BLOCO_MEM|RAM1|memRAM[20][7]~q\ $end
$var wire 1 ^\ \BLOCO_MEM|RAM1|memRAM[21][7]~q\ $end
$var wire 1 _\ \BLOCO_MEM|RAM1|Mux24~2_combout\ $end
$var wire 1 `\ \BLOCO_MEM|RAM1|memRAM[12][7]~q\ $end
$var wire 1 a\ \BLOCO_MEM|RAM1|memRAM[13][7]~q\ $end
$var wire 1 b\ \BLOCO_MEM|RAM1|memRAM[28][7]~q\ $end
$var wire 1 c\ \BLOCO_MEM|RAM1|memRAM[29][7]~q\ $end
$var wire 1 d\ \BLOCO_MEM|RAM1|Mux24~3_combout\ $end
$var wire 1 e\ \BLOCO_MEM|RAM1|Mux24~4_combout\ $end
$var wire 1 f\ \BLOCO_MEM|RAM1|memRAM[32][7]~q\ $end
$var wire 1 g\ \BLOCO_MEM|RAM1|memRAM[40][7]~q\ $end
$var wire 1 h\ \BLOCO_MEM|RAM1|memRAM[33][7]~q\ $end
$var wire 1 i\ \BLOCO_MEM|RAM1|memRAM[41][7]~q\ $end
$var wire 1 j\ \BLOCO_MEM|RAM1|Mux24~5_combout\ $end
$var wire 1 k\ \BLOCO_MEM|RAM1|memRAM[36][7]~q\ $end
$var wire 1 l\ \BLOCO_MEM|RAM1|memRAM[44][7]~q\ $end
$var wire 1 m\ \BLOCO_MEM|RAM1|memRAM[37][7]~q\ $end
$var wire 1 n\ \BLOCO_MEM|RAM1|memRAM[45][7]~q\ $end
$var wire 1 o\ \BLOCO_MEM|RAM1|Mux24~6_combout\ $end
$var wire 1 p\ \BLOCO_MEM|RAM1|memRAM[48][7]~q\ $end
$var wire 1 q\ \BLOCO_MEM|RAM1|memRAM[56][7]~q\ $end
$var wire 1 r\ \BLOCO_MEM|RAM1|memRAM[49][7]~q\ $end
$var wire 1 s\ \BLOCO_MEM|RAM1|memRAM[57][7]~q\ $end
$var wire 1 t\ \BLOCO_MEM|RAM1|Mux24~7_combout\ $end
$var wire 1 u\ \BLOCO_MEM|RAM1|memRAM[52][7]~q\ $end
$var wire 1 v\ \BLOCO_MEM|RAM1|memRAM[60][7]~q\ $end
$var wire 1 w\ \BLOCO_MEM|RAM1|memRAM[53][7]~q\ $end
$var wire 1 x\ \BLOCO_MEM|RAM1|memRAM[61][7]~q\ $end
$var wire 1 y\ \BLOCO_MEM|RAM1|Mux24~8_combout\ $end
$var wire 1 z\ \BLOCO_MEM|RAM1|Mux24~9_combout\ $end
$var wire 1 {\ \BLOCO_MEM|RAM1|memRAM[2][7]~q\ $end
$var wire 1 |\ \BLOCO_MEM|RAM1|memRAM[6][7]~q\ $end
$var wire 1 }\ \BLOCO_MEM|RAM1|memRAM[3][7]~q\ $end
$var wire 1 ~\ \BLOCO_MEM|RAM1|memRAM[7][7]~q\ $end
$var wire 1 !] \BLOCO_MEM|RAM1|Mux24~10_combout\ $end
$var wire 1 "] \BLOCO_MEM|RAM1|memRAM[10][7]~q\ $end
$var wire 1 #] \BLOCO_MEM|RAM1|memRAM[14][7]~q\ $end
$var wire 1 $] \BLOCO_MEM|RAM1|memRAM[11][7]~q\ $end
$var wire 1 %] \BLOCO_MEM|RAM1|memRAM[15][7]~q\ $end
$var wire 1 &] \BLOCO_MEM|RAM1|Mux24~11_combout\ $end
$var wire 1 '] \BLOCO_MEM|RAM1|memRAM[18][7]~q\ $end
$var wire 1 (] \BLOCO_MEM|RAM1|memRAM[22][7]~q\ $end
$var wire 1 )] \BLOCO_MEM|RAM1|memRAM[19][7]~q\ $end
$var wire 1 *] \BLOCO_MEM|RAM1|memRAM[23][7]~q\ $end
$var wire 1 +] \BLOCO_MEM|RAM1|Mux24~12_combout\ $end
$var wire 1 ,] \BLOCO_MEM|RAM1|memRAM[26][7]~q\ $end
$var wire 1 -] \BLOCO_MEM|RAM1|memRAM[30][7]~q\ $end
$var wire 1 .] \BLOCO_MEM|RAM1|memRAM[27][7]~q\ $end
$var wire 1 /] \BLOCO_MEM|RAM1|memRAM[31][7]~q\ $end
$var wire 1 0] \BLOCO_MEM|RAM1|Mux24~13_combout\ $end
$var wire 1 1] \BLOCO_MEM|RAM1|Mux24~14_combout\ $end
$var wire 1 2] \BLOCO_MEM|RAM1|memRAM[34][7]~q\ $end
$var wire 1 3] \BLOCO_MEM|RAM1|memRAM[35][7]~q\ $end
$var wire 1 4] \BLOCO_MEM|RAM1|memRAM[50][7]~q\ $end
$var wire 1 5] \BLOCO_MEM|RAM1|memRAM[51][7]~q\ $end
$var wire 1 6] \BLOCO_MEM|RAM1|Mux24~15_combout\ $end
$var wire 1 7] \BLOCO_MEM|RAM1|memRAM[42][7]~q\ $end
$var wire 1 8] \BLOCO_MEM|RAM1|memRAM[43][7]~q\ $end
$var wire 1 9] \BLOCO_MEM|RAM1|memRAM[58][7]~q\ $end
$var wire 1 :] \BLOCO_MEM|RAM1|memRAM[59][7]~q\ $end
$var wire 1 ;] \BLOCO_MEM|RAM1|Mux24~16_combout\ $end
$var wire 1 <] \BLOCO_MEM|RAM1|memRAM[38][7]~q\ $end
$var wire 1 =] \BLOCO_MEM|RAM1|memRAM[39][7]~q\ $end
$var wire 1 >] \BLOCO_MEM|RAM1|memRAM[54][7]~q\ $end
$var wire 1 ?] \BLOCO_MEM|RAM1|memRAM[55][7]~q\ $end
$var wire 1 @] \BLOCO_MEM|RAM1|Mux24~17_combout\ $end
$var wire 1 A] \BLOCO_MEM|RAM1|memRAM[46][7]~q\ $end
$var wire 1 B] \BLOCO_MEM|RAM1|memRAM[47][7]~q\ $end
$var wire 1 C] \BLOCO_MEM|RAM1|memRAM[62][7]~q\ $end
$var wire 1 D] \BLOCO_MEM|RAM1|memRAM[63][7]~q\ $end
$var wire 1 E] \BLOCO_MEM|RAM1|Mux24~18_combout\ $end
$var wire 1 F] \BLOCO_MEM|RAM1|Mux24~19_combout\ $end
$var wire 1 G] \BLOCO_MEM|RAM1|Mux24~20_combout\ $end
$var wire 1 H] \BLOCO_MEM|RAM1|Dado_out[7]~45_combout\ $end
$var wire 1 I] \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\ $end
$var wire 1 J] \BLOCO_ID|BANCO_REG|registrador[12][7]~q\ $end
$var wire 1 K] \BLOCO_ID|BANCO_REG|saidaA[7]~79_combout\ $end
$var wire 1 L] \BLOCO_ID|BANCO_REG|saidaA[7]~80_combout\ $end
$var wire 1 M] \BLOCO_ID|BANCO_REG|saidaA[7]~81_combout\ $end
$var wire 1 N] \BLOCO_ID|BANCO_REG|saidaA[7]~82_combout\ $end
$var wire 1 O] \BLOCO_ID|BANCO_REG|registrador[16][7]~q\ $end
$var wire 1 P] \BLOCO_ID|BANCO_REG|registrador[20][7]~q\ $end
$var wire 1 Q] \BLOCO_ID|BANCO_REG|registrador[24][7]~q\ $end
$var wire 1 R] \BLOCO_ID|BANCO_REG|registrador[28][7]~q\ $end
$var wire 1 S] \BLOCO_ID|BANCO_REG|saidaA[7]~83_combout\ $end
$var wire 1 T] \BLOCO_ID|BANCO_REG|registrador[17][7]~q\ $end
$var wire 1 U] \BLOCO_ID|BANCO_REG|registrador[21][7]~q\ $end
$var wire 1 V] \BLOCO_ID|BANCO_REG|registrador[25][7]~q\ $end
$var wire 1 W] \BLOCO_ID|BANCO_REG|registrador[29][7]~q\ $end
$var wire 1 X] \BLOCO_ID|BANCO_REG|saidaA[7]~84_combout\ $end
$var wire 1 Y] \BLOCO_ID|BANCO_REG|registrador[18][7]~q\ $end
$var wire 1 Z] \BLOCO_ID|BANCO_REG|registrador[22][7]~q\ $end
$var wire 1 [] \BLOCO_ID|BANCO_REG|registrador[26][7]~q\ $end
$var wire 1 \] \BLOCO_ID|BANCO_REG|registrador[30][7]~q\ $end
$var wire 1 ]] \BLOCO_ID|BANCO_REG|saidaA[7]~85_combout\ $end
$var wire 1 ^] \BLOCO_ID|BANCO_REG|registrador[19][7]~q\ $end
$var wire 1 _] \BLOCO_ID|BANCO_REG|registrador[23][7]~q\ $end
$var wire 1 `] \BLOCO_ID|BANCO_REG|registrador[27][7]~q\ $end
$var wire 1 a] \BLOCO_ID|BANCO_REG|registrador[31][7]~q\ $end
$var wire 1 b] \BLOCO_ID|BANCO_REG|saidaA[7]~86_combout\ $end
$var wire 1 c] \BLOCO_ID|BANCO_REG|saidaA[7]~87_combout\ $end
$var wire 1 d] \BLOCO_ID|BANCO_REG|saidaA[7]~88_combout\ $end
$var wire 1 e] \BLOCO_ID|BANCO_REG|saidaA[7]~89_combout\ $end
$var wire 1 f] \MUX_JR|saida_MUX[7]~13_combout\ $end
$var wire 1 g] \BLOCO_IF|ROM1|Mux19~0_combout\ $end
$var wire 1 h] \BLOCO_EX|Somador2|Add0~53_sumout\ $end
$var wire 1 i] \MUX_JR|saida_MUX[6]~15_combout\ $end
$var wire 1 j] \BLOCO_IF|ROM1|Mux26~1_combout\ $end
$var wire 1 k] \BLOCO_EX|Somador2|Add0~49_sumout\ $end
$var wire 1 l] \MUX_JR|saida_MUX[5]~14_combout\ $end
$var wire 1 m] \BLOCO_IF|ROM1|Mux27~0_combout\ $end
$var wire 1 n] \BLOCO_EX|Somador2|Add0~41_sumout\ $end
$var wire 1 o] \MUX_JR|saida_MUX[4]~12_combout\ $end
$var wire 1 p] \BLOCO_IF|ROM1|Mux29~0_combout\ $end
$var wire 1 q] \BLOCO_EX|Somador2|Add0~37_sumout\ $end
$var wire 1 r] \MUX_JR|saida_MUX[2]~11_combout\ $end
$var wire 1 s] \BLOCO_IF|Somador1|Add0~38\ $end
$var wire 1 t] \BLOCO_IF|Somador1|Add0~33_sumout\ $end
$var wire 1 u] \BLOCO_EX|Somador2|Add0~33_sumout\ $end
$var wire 1 v] \MUX_JR|saida_MUX[3]~9_combout\ $end
$var wire 1 w] \BLOCO_IF|ROM1|Mux0~0_combout\ $end
$var wire 1 x] \BLOCO_ID|decoderInstru1|OUTPUT[4]~9_combout\ $end
$var wire 1 y] \BLOCO_MEM|RAM1|Dado_out[0]~40_combout\ $end
$var wire 1 z] \MUX_JR|saida_MUX[0]~8_combout\ $end
$var wire 1 {] \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\ $end
$var wire 1 |] \BLOCO_ID|BANCO_REG|registrador[0][0]~q\ $end
$var wire 1 }] \BLOCO_ID|BANCO_REG|saidaB[0]~0_combout\ $end
$var wire 1 ~] \BLOCO_ID|BANCO_REG|saidaB[0]~1_combout\ $end
$var wire 1 !^ \BLOCO_ID|BANCO_REG|saidaB[0]~2_combout\ $end
$var wire 1 "^ \BLOCO_ID|BANCO_REG|saidaB[0]~3_combout\ $end
$var wire 1 #^ \BLOCO_ID|BANCO_REG|saidaB[0]~4_combout\ $end
$var wire 1 $^ \BLOCO_MEM|RAM1|memRAM[0][0]~q\ $end
$var wire 1 %^ \BLOCO_MEM|RAM1|memRAM[1][0]~q\ $end
$var wire 1 &^ \BLOCO_MEM|RAM1|memRAM[2][0]~q\ $end
$var wire 1 '^ \BLOCO_MEM|RAM1|memRAM[3][0]~q\ $end
$var wire 1 (^ \BLOCO_MEM|RAM1|Mux31~0_combout\ $end
$var wire 1 )^ \BLOCO_MEM|RAM1|memRAM[8][0]~q\ $end
$var wire 1 *^ \BLOCO_MEM|RAM1|memRAM[9][0]~q\ $end
$var wire 1 +^ \BLOCO_MEM|RAM1|memRAM[10][0]~q\ $end
$var wire 1 ,^ \BLOCO_MEM|RAM1|memRAM[11][0]~q\ $end
$var wire 1 -^ \BLOCO_MEM|RAM1|Mux31~1_combout\ $end
$var wire 1 .^ \BLOCO_MEM|RAM1|memRAM[4][0]~q\ $end
$var wire 1 /^ \BLOCO_MEM|RAM1|memRAM[5][0]~q\ $end
$var wire 1 0^ \BLOCO_MEM|RAM1|memRAM[6][0]~q\ $end
$var wire 1 1^ \BLOCO_MEM|RAM1|memRAM[7][0]~q\ $end
$var wire 1 2^ \BLOCO_MEM|RAM1|Mux31~2_combout\ $end
$var wire 1 3^ \BLOCO_MEM|RAM1|memRAM[12][0]~q\ $end
$var wire 1 4^ \BLOCO_MEM|RAM1|memRAM[13][0]~q\ $end
$var wire 1 5^ \BLOCO_MEM|RAM1|memRAM[14][0]~q\ $end
$var wire 1 6^ \BLOCO_MEM|RAM1|memRAM[15][0]~q\ $end
$var wire 1 7^ \BLOCO_MEM|RAM1|Mux31~3_combout\ $end
$var wire 1 8^ \BLOCO_MEM|RAM1|Mux31~4_combout\ $end
$var wire 1 9^ \BLOCO_MEM|RAM1|memRAM[16][0]~q\ $end
$var wire 1 :^ \BLOCO_MEM|RAM1|memRAM[24][0]~q\ $end
$var wire 1 ;^ \BLOCO_MEM|RAM1|memRAM[20][0]~q\ $end
$var wire 1 <^ \BLOCO_MEM|RAM1|memRAM[28][0]~q\ $end
$var wire 1 =^ \BLOCO_MEM|RAM1|Mux31~5_combout\ $end
$var wire 1 >^ \BLOCO_MEM|RAM1|memRAM[17][0]~q\ $end
$var wire 1 ?^ \BLOCO_MEM|RAM1|memRAM[25][0]~q\ $end
$var wire 1 @^ \BLOCO_MEM|RAM1|memRAM[21][0]~q\ $end
$var wire 1 A^ \BLOCO_MEM|RAM1|memRAM[29][0]~q\ $end
$var wire 1 B^ \BLOCO_MEM|RAM1|Mux31~6_combout\ $end
$var wire 1 C^ \BLOCO_MEM|RAM1|memRAM[18][0]~q\ $end
$var wire 1 D^ \BLOCO_MEM|RAM1|memRAM[26][0]~q\ $end
$var wire 1 E^ \BLOCO_MEM|RAM1|memRAM[22][0]~q\ $end
$var wire 1 F^ \BLOCO_MEM|RAM1|memRAM[30][0]~q\ $end
$var wire 1 G^ \BLOCO_MEM|RAM1|Mux31~7_combout\ $end
$var wire 1 H^ \BLOCO_MEM|RAM1|memRAM[19][0]~q\ $end
$var wire 1 I^ \BLOCO_MEM|RAM1|memRAM[27][0]~q\ $end
$var wire 1 J^ \BLOCO_MEM|RAM1|memRAM[23][0]~q\ $end
$var wire 1 K^ \BLOCO_MEM|RAM1|memRAM[31][0]~q\ $end
$var wire 1 L^ \BLOCO_MEM|RAM1|Mux31~8_combout\ $end
$var wire 1 M^ \BLOCO_MEM|RAM1|Mux31~9_combout\ $end
$var wire 1 N^ \BLOCO_MEM|RAM1|memRAM[32][0]~q\ $end
$var wire 1 O^ \BLOCO_MEM|RAM1|memRAM[33][0]~q\ $end
$var wire 1 P^ \BLOCO_MEM|RAM1|memRAM[34][0]~q\ $end
$var wire 1 Q^ \BLOCO_MEM|RAM1|memRAM[35][0]~q\ $end
$var wire 1 R^ \BLOCO_MEM|RAM1|Mux31~10_combout\ $end
$var wire 1 S^ \BLOCO_MEM|RAM1|memRAM[40][0]~q\ $end
$var wire 1 T^ \BLOCO_MEM|RAM1|memRAM[41][0]~q\ $end
$var wire 1 U^ \BLOCO_MEM|RAM1|memRAM[42][0]~q\ $end
$var wire 1 V^ \BLOCO_MEM|RAM1|memRAM[43][0]~q\ $end
$var wire 1 W^ \BLOCO_MEM|RAM1|Mux31~11_combout\ $end
$var wire 1 X^ \BLOCO_MEM|RAM1|memRAM[36][0]~q\ $end
$var wire 1 Y^ \BLOCO_MEM|RAM1|memRAM[37][0]~q\ $end
$var wire 1 Z^ \BLOCO_MEM|RAM1|memRAM[38][0]~q\ $end
$var wire 1 [^ \BLOCO_MEM|RAM1|memRAM[39][0]~q\ $end
$var wire 1 \^ \BLOCO_MEM|RAM1|Mux31~12_combout\ $end
$var wire 1 ]^ \BLOCO_MEM|RAM1|memRAM[44][0]~q\ $end
$var wire 1 ^^ \BLOCO_MEM|RAM1|memRAM[45][0]~q\ $end
$var wire 1 _^ \BLOCO_MEM|RAM1|memRAM[46][0]~q\ $end
$var wire 1 `^ \BLOCO_MEM|RAM1|memRAM[47][0]~q\ $end
$var wire 1 a^ \BLOCO_MEM|RAM1|Mux31~13_combout\ $end
$var wire 1 b^ \BLOCO_MEM|RAM1|Mux31~14_combout\ $end
$var wire 1 c^ \BLOCO_MEM|RAM1|memRAM[48][0]~q\ $end
$var wire 1 d^ \BLOCO_MEM|RAM1|memRAM[56][0]~q\ $end
$var wire 1 e^ \BLOCO_MEM|RAM1|memRAM[52][0]~q\ $end
$var wire 1 f^ \BLOCO_MEM|RAM1|memRAM[60][0]~q\ $end
$var wire 1 g^ \BLOCO_MEM|RAM1|Mux31~15_combout\ $end
$var wire 1 h^ \BLOCO_MEM|RAM1|memRAM[49][0]~q\ $end
$var wire 1 i^ \BLOCO_MEM|RAM1|memRAM[57][0]~q\ $end
$var wire 1 j^ \BLOCO_MEM|RAM1|memRAM[53][0]~q\ $end
$var wire 1 k^ \BLOCO_MEM|RAM1|memRAM[61][0]~q\ $end
$var wire 1 l^ \BLOCO_MEM|RAM1|Mux31~16_combout\ $end
$var wire 1 m^ \BLOCO_MEM|RAM1|memRAM[50][0]~q\ $end
$var wire 1 n^ \BLOCO_MEM|RAM1|memRAM[58][0]~q\ $end
$var wire 1 o^ \BLOCO_MEM|RAM1|memRAM[54][0]~q\ $end
$var wire 1 p^ \BLOCO_MEM|RAM1|memRAM[62][0]~q\ $end
$var wire 1 q^ \BLOCO_MEM|RAM1|Mux31~17_combout\ $end
$var wire 1 r^ \BLOCO_MEM|RAM1|memRAM[51][0]~q\ $end
$var wire 1 s^ \BLOCO_MEM|RAM1|memRAM[59][0]~q\ $end
$var wire 1 t^ \BLOCO_MEM|RAM1|memRAM[55][0]~q\ $end
$var wire 1 u^ \BLOCO_MEM|RAM1|memRAM[63][0]~q\ $end
$var wire 1 v^ \BLOCO_MEM|RAM1|Mux31~18_combout\ $end
$var wire 1 w^ \BLOCO_MEM|RAM1|Mux31~19_combout\ $end
$var wire 1 x^ \BLOCO_MEM|RAM1|Mux31~20_combout\ $end
$var wire 1 y^ \SW[0]~input_o\ $end
$var wire 1 z^ \SW[1]~input_o\ $end
$var wire 1 {^ \MUX_INFO|MUX_OUT[24]~0_combout\ $end
$var wire 1 |^ \MUX_INFO|MUX_OUT[25]~1_combout\ $end
$var wire 1 }^ \MUX_INFO|MUX_OUT[26]~2_combout\ $end
$var wire 1 ~^ \MUX_INFO|MUX_OUT[27]~3_combout\ $end
$var wire 1 !_ \MUX_INFO|MUX_OUT[28]~4_combout\ $end
$var wire 1 "_ \MUX_INFO|MUX_OUT[29]~5_combout\ $end
$var wire 1 #_ \MUX_INFO|MUX_OUT[30]~6_combout\ $end
$var wire 1 $_ \MUX_INFO|MUX_OUT[31]~7_combout\ $end
$var wire 1 %_ \MUX_INFO|MUX_OUT[0]~8_combout\ $end
$var wire 1 &_ \MUX_INFO|MUX_OUT[3]~9_combout\ $end
$var wire 1 '_ \MUX_INFO|MUX_OUT[1]~10_combout\ $end
$var wire 1 (_ \MUX_INFO|MUX_OUT[2]~11_combout\ $end
$var wire 1 )_ \HEX_0|HEX|rascSaida7seg[0]~0_combout\ $end
$var wire 1 *_ \HEX_0|HEX|rascSaida7seg[1]~1_combout\ $end
$var wire 1 +_ \HEX_0|HEX|rascSaida7seg[2]~2_combout\ $end
$var wire 1 ,_ \HEX_0|HEX|rascSaida7seg[3]~3_combout\ $end
$var wire 1 -_ \HEX_0|HEX|rascSaida7seg[4]~4_combout\ $end
$var wire 1 ._ \HEX_0|HEX|rascSaida7seg[5]~5_combout\ $end
$var wire 1 /_ \HEX_0|HEX|rascSaida7seg[6]~6_combout\ $end
$var wire 1 0_ \MUX_INFO|MUX_OUT[4]~12_combout\ $end
$var wire 1 1_ \MUX_INFO|MUX_OUT[7]~13_combout\ $end
$var wire 1 2_ \MUX_INFO|MUX_OUT[5]~14_combout\ $end
$var wire 1 3_ \MUX_INFO|MUX_OUT[6]~15_combout\ $end
$var wire 1 4_ \HEX_1|HEX|rascSaida7seg[0]~0_combout\ $end
$var wire 1 5_ \HEX_1|HEX|rascSaida7seg[1]~1_combout\ $end
$var wire 1 6_ \HEX_1|HEX|rascSaida7seg[2]~2_combout\ $end
$var wire 1 7_ \HEX_1|HEX|rascSaida7seg[3]~3_combout\ $end
$var wire 1 8_ \HEX_1|HEX|rascSaida7seg[4]~4_combout\ $end
$var wire 1 9_ \HEX_1|HEX|rascSaida7seg[5]~5_combout\ $end
$var wire 1 :_ \HEX_1|HEX|rascSaida7seg[6]~6_combout\ $end
$var wire 1 ;_ \MUX_INFO|MUX_OUT[8]~16_combout\ $end
$var wire 1 <_ \MUX_INFO|MUX_OUT[11]~17_combout\ $end
$var wire 1 =_ \MUX_INFO|MUX_OUT[9]~18_combout\ $end
$var wire 1 >_ \MUX_INFO|MUX_OUT[10]~19_combout\ $end
$var wire 1 ?_ \HEX_2|HEX|rascSaida7seg[0]~0_combout\ $end
$var wire 1 @_ \HEX_2|HEX|rascSaida7seg[1]~1_combout\ $end
$var wire 1 A_ \HEX_2|HEX|rascSaida7seg[2]~2_combout\ $end
$var wire 1 B_ \HEX_2|HEX|rascSaida7seg[3]~3_combout\ $end
$var wire 1 C_ \HEX_2|HEX|rascSaida7seg[4]~4_combout\ $end
$var wire 1 D_ \HEX_2|HEX|rascSaida7seg[5]~5_combout\ $end
$var wire 1 E_ \HEX_2|HEX|rascSaida7seg[6]~6_combout\ $end
$var wire 1 F_ \MUX_INFO|MUX_OUT[12]~20_combout\ $end
$var wire 1 G_ \MUX_INFO|MUX_OUT[15]~21_combout\ $end
$var wire 1 H_ \MUX_INFO|MUX_OUT[13]~22_combout\ $end
$var wire 1 I_ \MUX_INFO|MUX_OUT[14]~23_combout\ $end
$var wire 1 J_ \HEX_3|HEX|rascSaida7seg[0]~0_combout\ $end
$var wire 1 K_ \HEX_3|HEX|rascSaida7seg[1]~1_combout\ $end
$var wire 1 L_ \HEX_3|HEX|rascSaida7seg[2]~2_combout\ $end
$var wire 1 M_ \HEX_3|HEX|rascSaida7seg[3]~3_combout\ $end
$var wire 1 N_ \HEX_3|HEX|rascSaida7seg[4]~4_combout\ $end
$var wire 1 O_ \HEX_3|HEX|rascSaida7seg[5]~5_combout\ $end
$var wire 1 P_ \HEX_3|HEX|rascSaida7seg[6]~6_combout\ $end
$var wire 1 Q_ \MUX_INFO|MUX_OUT[16]~24_combout\ $end
$var wire 1 R_ \MUX_INFO|MUX_OUT[19]~25_combout\ $end
$var wire 1 S_ \MUX_INFO|MUX_OUT[17]~26_combout\ $end
$var wire 1 T_ \MUX_INFO|MUX_OUT[18]~27_combout\ $end
$var wire 1 U_ \HEX_4|HEX|rascSaida7seg[0]~0_combout\ $end
$var wire 1 V_ \HEX_4|HEX|rascSaida7seg[1]~1_combout\ $end
$var wire 1 W_ \HEX_4|HEX|rascSaida7seg[2]~2_combout\ $end
$var wire 1 X_ \HEX_4|HEX|rascSaida7seg[3]~3_combout\ $end
$var wire 1 Y_ \HEX_4|HEX|rascSaida7seg[4]~4_combout\ $end
$var wire 1 Z_ \HEX_4|HEX|rascSaida7seg[5]~5_combout\ $end
$var wire 1 [_ \HEX_4|HEX|rascSaida7seg[6]~6_combout\ $end
$var wire 1 \_ \MUX_INFO|MUX_OUT[20]~28_combout\ $end
$var wire 1 ]_ \MUX_INFO|MUX_OUT[23]~29_combout\ $end
$var wire 1 ^_ \MUX_INFO|MUX_OUT[21]~30_combout\ $end
$var wire 1 __ \MUX_INFO|MUX_OUT[22]~31_combout\ $end
$var wire 1 `_ \HEX_5|HEX|rascSaida7seg[0]~0_combout\ $end
$var wire 1 a_ \HEX_5|HEX|rascSaida7seg[1]~1_combout\ $end
$var wire 1 b_ \HEX_5|HEX|rascSaida7seg[2]~2_combout\ $end
$var wire 1 c_ \HEX_5|HEX|rascSaida7seg[3]~3_combout\ $end
$var wire 1 d_ \HEX_5|HEX|rascSaida7seg[4]~4_combout\ $end
$var wire 1 e_ \HEX_5|HEX|rascSaida7seg[5]~5_combout\ $end
$var wire 1 f_ \HEX_5|HEX|rascSaida7seg[6]~6_combout\ $end
$var wire 1 g_ \BLOCO_ID|decoderOPCODE|Equal6~1_combout\ $end
$var wire 1 h_ \ID_EX|DOUT\ [191] $end
$var wire 1 i_ \ID_EX|DOUT\ [190] $end
$var wire 1 j_ \ID_EX|DOUT\ [189] $end
$var wire 1 k_ \ID_EX|DOUT\ [188] $end
$var wire 1 l_ \ID_EX|DOUT\ [187] $end
$var wire 1 m_ \ID_EX|DOUT\ [186] $end
$var wire 1 n_ \ID_EX|DOUT\ [185] $end
$var wire 1 o_ \ID_EX|DOUT\ [184] $end
$var wire 1 p_ \ID_EX|DOUT\ [183] $end
$var wire 1 q_ \ID_EX|DOUT\ [182] $end
$var wire 1 r_ \ID_EX|DOUT\ [181] $end
$var wire 1 s_ \ID_EX|DOUT\ [180] $end
$var wire 1 t_ \ID_EX|DOUT\ [179] $end
$var wire 1 u_ \ID_EX|DOUT\ [178] $end
$var wire 1 v_ \ID_EX|DOUT\ [177] $end
$var wire 1 w_ \ID_EX|DOUT\ [176] $end
$var wire 1 x_ \ID_EX|DOUT\ [175] $end
$var wire 1 y_ \ID_EX|DOUT\ [174] $end
$var wire 1 z_ \ID_EX|DOUT\ [173] $end
$var wire 1 {_ \ID_EX|DOUT\ [172] $end
$var wire 1 |_ \ID_EX|DOUT\ [171] $end
$var wire 1 }_ \ID_EX|DOUT\ [170] $end
$var wire 1 ~_ \ID_EX|DOUT\ [169] $end
$var wire 1 !` \ID_EX|DOUT\ [168] $end
$var wire 1 "` \ID_EX|DOUT\ [167] $end
$var wire 1 #` \ID_EX|DOUT\ [166] $end
$var wire 1 $` \ID_EX|DOUT\ [165] $end
$var wire 1 %` \ID_EX|DOUT\ [164] $end
$var wire 1 &` \ID_EX|DOUT\ [163] $end
$var wire 1 '` \ID_EX|DOUT\ [162] $end
$var wire 1 (` \ID_EX|DOUT\ [161] $end
$var wire 1 )` \ID_EX|DOUT\ [160] $end
$var wire 1 *` \ID_EX|DOUT\ [159] $end
$var wire 1 +` \ID_EX|DOUT\ [158] $end
$var wire 1 ,` \ID_EX|DOUT\ [157] $end
$var wire 1 -` \ID_EX|DOUT\ [156] $end
$var wire 1 .` \ID_EX|DOUT\ [155] $end
$var wire 1 /` \ID_EX|DOUT\ [154] $end
$var wire 1 0` \ID_EX|DOUT\ [153] $end
$var wire 1 1` \ID_EX|DOUT\ [152] $end
$var wire 1 2` \ID_EX|DOUT\ [151] $end
$var wire 1 3` \ID_EX|DOUT\ [150] $end
$var wire 1 4` \ID_EX|DOUT\ [149] $end
$var wire 1 5` \ID_EX|DOUT\ [148] $end
$var wire 1 6` \ID_EX|DOUT\ [147] $end
$var wire 1 7` \ID_EX|DOUT\ [146] $end
$var wire 1 8` \ID_EX|DOUT\ [145] $end
$var wire 1 9` \ID_EX|DOUT\ [144] $end
$var wire 1 :` \ID_EX|DOUT\ [143] $end
$var wire 1 ;` \ID_EX|DOUT\ [142] $end
$var wire 1 <` \ID_EX|DOUT\ [141] $end
$var wire 1 =` \ID_EX|DOUT\ [140] $end
$var wire 1 >` \ID_EX|DOUT\ [139] $end
$var wire 1 ?` \ID_EX|DOUT\ [138] $end
$var wire 1 @` \ID_EX|DOUT\ [137] $end
$var wire 1 A` \ID_EX|DOUT\ [136] $end
$var wire 1 B` \ID_EX|DOUT\ [135] $end
$var wire 1 C` \ID_EX|DOUT\ [134] $end
$var wire 1 D` \ID_EX|DOUT\ [133] $end
$var wire 1 E` \ID_EX|DOUT\ [132] $end
$var wire 1 F` \ID_EX|DOUT\ [131] $end
$var wire 1 G` \ID_EX|DOUT\ [130] $end
$var wire 1 H` \ID_EX|DOUT\ [129] $end
$var wire 1 I` \ID_EX|DOUT\ [128] $end
$var wire 1 J` \ID_EX|DOUT\ [127] $end
$var wire 1 K` \ID_EX|DOUT\ [126] $end
$var wire 1 L` \ID_EX|DOUT\ [125] $end
$var wire 1 M` \ID_EX|DOUT\ [124] $end
$var wire 1 N` \ID_EX|DOUT\ [123] $end
$var wire 1 O` \ID_EX|DOUT\ [122] $end
$var wire 1 P` \ID_EX|DOUT\ [121] $end
$var wire 1 Q` \ID_EX|DOUT\ [120] $end
$var wire 1 R` \ID_EX|DOUT\ [119] $end
$var wire 1 S` \ID_EX|DOUT\ [118] $end
$var wire 1 T` \ID_EX|DOUT\ [117] $end
$var wire 1 U` \ID_EX|DOUT\ [116] $end
$var wire 1 V` \ID_EX|DOUT\ [115] $end
$var wire 1 W` \ID_EX|DOUT\ [114] $end
$var wire 1 X` \ID_EX|DOUT\ [113] $end
$var wire 1 Y` \ID_EX|DOUT\ [112] $end
$var wire 1 Z` \ID_EX|DOUT\ [111] $end
$var wire 1 [` \ID_EX|DOUT\ [110] $end
$var wire 1 \` \ID_EX|DOUT\ [109] $end
$var wire 1 ]` \ID_EX|DOUT\ [108] $end
$var wire 1 ^` \ID_EX|DOUT\ [107] $end
$var wire 1 _` \ID_EX|DOUT\ [106] $end
$var wire 1 `` \ID_EX|DOUT\ [105] $end
$var wire 1 a` \ID_EX|DOUT\ [104] $end
$var wire 1 b` \ID_EX|DOUT\ [103] $end
$var wire 1 c` \ID_EX|DOUT\ [102] $end
$var wire 1 d` \ID_EX|DOUT\ [101] $end
$var wire 1 e` \ID_EX|DOUT\ [100] $end
$var wire 1 f` \ID_EX|DOUT\ [99] $end
$var wire 1 g` \ID_EX|DOUT\ [98] $end
$var wire 1 h` \ID_EX|DOUT\ [97] $end
$var wire 1 i` \ID_EX|DOUT\ [96] $end
$var wire 1 j` \ID_EX|DOUT\ [95] $end
$var wire 1 k` \ID_EX|DOUT\ [94] $end
$var wire 1 l` \ID_EX|DOUT\ [93] $end
$var wire 1 m` \ID_EX|DOUT\ [92] $end
$var wire 1 n` \ID_EX|DOUT\ [91] $end
$var wire 1 o` \ID_EX|DOUT\ [90] $end
$var wire 1 p` \ID_EX|DOUT\ [89] $end
$var wire 1 q` \ID_EX|DOUT\ [88] $end
$var wire 1 r` \ID_EX|DOUT\ [87] $end
$var wire 1 s` \ID_EX|DOUT\ [86] $end
$var wire 1 t` \ID_EX|DOUT\ [85] $end
$var wire 1 u` \ID_EX|DOUT\ [84] $end
$var wire 1 v` \ID_EX|DOUT\ [83] $end
$var wire 1 w` \ID_EX|DOUT\ [82] $end
$var wire 1 x` \ID_EX|DOUT\ [81] $end
$var wire 1 y` \ID_EX|DOUT\ [80] $end
$var wire 1 z` \ID_EX|DOUT\ [79] $end
$var wire 1 {` \ID_EX|DOUT\ [78] $end
$var wire 1 |` \ID_EX|DOUT\ [77] $end
$var wire 1 }` \ID_EX|DOUT\ [76] $end
$var wire 1 ~` \ID_EX|DOUT\ [75] $end
$var wire 1 !a \ID_EX|DOUT\ [74] $end
$var wire 1 "a \ID_EX|DOUT\ [73] $end
$var wire 1 #a \ID_EX|DOUT\ [72] $end
$var wire 1 $a \ID_EX|DOUT\ [71] $end
$var wire 1 %a \ID_EX|DOUT\ [70] $end
$var wire 1 &a \ID_EX|DOUT\ [69] $end
$var wire 1 'a \ID_EX|DOUT\ [68] $end
$var wire 1 (a \ID_EX|DOUT\ [67] $end
$var wire 1 )a \ID_EX|DOUT\ [66] $end
$var wire 1 *a \ID_EX|DOUT\ [65] $end
$var wire 1 +a \ID_EX|DOUT\ [64] $end
$var wire 1 ,a \ID_EX|DOUT\ [63] $end
$var wire 1 -a \ID_EX|DOUT\ [62] $end
$var wire 1 .a \ID_EX|DOUT\ [61] $end
$var wire 1 /a \ID_EX|DOUT\ [60] $end
$var wire 1 0a \ID_EX|DOUT\ [59] $end
$var wire 1 1a \ID_EX|DOUT\ [58] $end
$var wire 1 2a \ID_EX|DOUT\ [57] $end
$var wire 1 3a \ID_EX|DOUT\ [56] $end
$var wire 1 4a \ID_EX|DOUT\ [55] $end
$var wire 1 5a \ID_EX|DOUT\ [54] $end
$var wire 1 6a \ID_EX|DOUT\ [53] $end
$var wire 1 7a \ID_EX|DOUT\ [52] $end
$var wire 1 8a \ID_EX|DOUT\ [51] $end
$var wire 1 9a \ID_EX|DOUT\ [50] $end
$var wire 1 :a \ID_EX|DOUT\ [49] $end
$var wire 1 ;a \ID_EX|DOUT\ [48] $end
$var wire 1 <a \ID_EX|DOUT\ [47] $end
$var wire 1 =a \ID_EX|DOUT\ [46] $end
$var wire 1 >a \ID_EX|DOUT\ [45] $end
$var wire 1 ?a \ID_EX|DOUT\ [44] $end
$var wire 1 @a \ID_EX|DOUT\ [43] $end
$var wire 1 Aa \ID_EX|DOUT\ [42] $end
$var wire 1 Ba \ID_EX|DOUT\ [41] $end
$var wire 1 Ca \ID_EX|DOUT\ [40] $end
$var wire 1 Da \ID_EX|DOUT\ [39] $end
$var wire 1 Ea \ID_EX|DOUT\ [38] $end
$var wire 1 Fa \ID_EX|DOUT\ [37] $end
$var wire 1 Ga \ID_EX|DOUT\ [36] $end
$var wire 1 Ha \ID_EX|DOUT\ [35] $end
$var wire 1 Ia \ID_EX|DOUT\ [34] $end
$var wire 1 Ja \ID_EX|DOUT\ [33] $end
$var wire 1 Ka \ID_EX|DOUT\ [32] $end
$var wire 1 La \ID_EX|DOUT\ [31] $end
$var wire 1 Ma \ID_EX|DOUT\ [30] $end
$var wire 1 Na \ID_EX|DOUT\ [29] $end
$var wire 1 Oa \ID_EX|DOUT\ [28] $end
$var wire 1 Pa \ID_EX|DOUT\ [27] $end
$var wire 1 Qa \ID_EX|DOUT\ [26] $end
$var wire 1 Ra \ID_EX|DOUT\ [25] $end
$var wire 1 Sa \ID_EX|DOUT\ [24] $end
$var wire 1 Ta \ID_EX|DOUT\ [23] $end
$var wire 1 Ua \ID_EX|DOUT\ [22] $end
$var wire 1 Va \ID_EX|DOUT\ [21] $end
$var wire 1 Wa \ID_EX|DOUT\ [20] $end
$var wire 1 Xa \ID_EX|DOUT\ [19] $end
$var wire 1 Ya \ID_EX|DOUT\ [18] $end
$var wire 1 Za \ID_EX|DOUT\ [17] $end
$var wire 1 [a \ID_EX|DOUT\ [16] $end
$var wire 1 \a \ID_EX|DOUT\ [15] $end
$var wire 1 ]a \ID_EX|DOUT\ [14] $end
$var wire 1 ^a \ID_EX|DOUT\ [13] $end
$var wire 1 _a \ID_EX|DOUT\ [12] $end
$var wire 1 `a \ID_EX|DOUT\ [11] $end
$var wire 1 aa \ID_EX|DOUT\ [10] $end
$var wire 1 ba \ID_EX|DOUT\ [9] $end
$var wire 1 ca \ID_EX|DOUT\ [8] $end
$var wire 1 da \ID_EX|DOUT\ [7] $end
$var wire 1 ea \ID_EX|DOUT\ [6] $end
$var wire 1 fa \ID_EX|DOUT\ [5] $end
$var wire 1 ga \ID_EX|DOUT\ [4] $end
$var wire 1 ha \ID_EX|DOUT\ [3] $end
$var wire 1 ia \ID_EX|DOUT\ [2] $end
$var wire 1 ja \ID_EX|DOUT\ [1] $end
$var wire 1 ka \ID_EX|DOUT\ [0] $end
$var wire 1 la \IF_ID|DOUT\ [95] $end
$var wire 1 ma \IF_ID|DOUT\ [94] $end
$var wire 1 na \IF_ID|DOUT\ [93] $end
$var wire 1 oa \IF_ID|DOUT\ [92] $end
$var wire 1 pa \IF_ID|DOUT\ [91] $end
$var wire 1 qa \IF_ID|DOUT\ [90] $end
$var wire 1 ra \IF_ID|DOUT\ [89] $end
$var wire 1 sa \IF_ID|DOUT\ [88] $end
$var wire 1 ta \IF_ID|DOUT\ [87] $end
$var wire 1 ua \IF_ID|DOUT\ [86] $end
$var wire 1 va \IF_ID|DOUT\ [85] $end
$var wire 1 wa \IF_ID|DOUT\ [84] $end
$var wire 1 xa \IF_ID|DOUT\ [83] $end
$var wire 1 ya \IF_ID|DOUT\ [82] $end
$var wire 1 za \IF_ID|DOUT\ [81] $end
$var wire 1 {a \IF_ID|DOUT\ [80] $end
$var wire 1 |a \IF_ID|DOUT\ [79] $end
$var wire 1 }a \IF_ID|DOUT\ [78] $end
$var wire 1 ~a \IF_ID|DOUT\ [77] $end
$var wire 1 !b \IF_ID|DOUT\ [76] $end
$var wire 1 "b \IF_ID|DOUT\ [75] $end
$var wire 1 #b \IF_ID|DOUT\ [74] $end
$var wire 1 $b \IF_ID|DOUT\ [73] $end
$var wire 1 %b \IF_ID|DOUT\ [72] $end
$var wire 1 &b \IF_ID|DOUT\ [71] $end
$var wire 1 'b \IF_ID|DOUT\ [70] $end
$var wire 1 (b \IF_ID|DOUT\ [69] $end
$var wire 1 )b \IF_ID|DOUT\ [68] $end
$var wire 1 *b \IF_ID|DOUT\ [67] $end
$var wire 1 +b \IF_ID|DOUT\ [66] $end
$var wire 1 ,b \IF_ID|DOUT\ [65] $end
$var wire 1 -b \IF_ID|DOUT\ [64] $end
$var wire 1 .b \IF_ID|DOUT\ [63] $end
$var wire 1 /b \IF_ID|DOUT\ [62] $end
$var wire 1 0b \IF_ID|DOUT\ [61] $end
$var wire 1 1b \IF_ID|DOUT\ [60] $end
$var wire 1 2b \IF_ID|DOUT\ [59] $end
$var wire 1 3b \IF_ID|DOUT\ [58] $end
$var wire 1 4b \IF_ID|DOUT\ [57] $end
$var wire 1 5b \IF_ID|DOUT\ [56] $end
$var wire 1 6b \IF_ID|DOUT\ [55] $end
$var wire 1 7b \IF_ID|DOUT\ [54] $end
$var wire 1 8b \IF_ID|DOUT\ [53] $end
$var wire 1 9b \IF_ID|DOUT\ [52] $end
$var wire 1 :b \IF_ID|DOUT\ [51] $end
$var wire 1 ;b \IF_ID|DOUT\ [50] $end
$var wire 1 <b \IF_ID|DOUT\ [49] $end
$var wire 1 =b \IF_ID|DOUT\ [48] $end
$var wire 1 >b \IF_ID|DOUT\ [47] $end
$var wire 1 ?b \IF_ID|DOUT\ [46] $end
$var wire 1 @b \IF_ID|DOUT\ [45] $end
$var wire 1 Ab \IF_ID|DOUT\ [44] $end
$var wire 1 Bb \IF_ID|DOUT\ [43] $end
$var wire 1 Cb \IF_ID|DOUT\ [42] $end
$var wire 1 Db \IF_ID|DOUT\ [41] $end
$var wire 1 Eb \IF_ID|DOUT\ [40] $end
$var wire 1 Fb \IF_ID|DOUT\ [39] $end
$var wire 1 Gb \IF_ID|DOUT\ [38] $end
$var wire 1 Hb \IF_ID|DOUT\ [37] $end
$var wire 1 Ib \IF_ID|DOUT\ [36] $end
$var wire 1 Jb \IF_ID|DOUT\ [35] $end
$var wire 1 Kb \IF_ID|DOUT\ [34] $end
$var wire 1 Lb \IF_ID|DOUT\ [33] $end
$var wire 1 Mb \IF_ID|DOUT\ [32] $end
$var wire 1 Nb \IF_ID|DOUT\ [31] $end
$var wire 1 Ob \IF_ID|DOUT\ [30] $end
$var wire 1 Pb \IF_ID|DOUT\ [29] $end
$var wire 1 Qb \IF_ID|DOUT\ [28] $end
$var wire 1 Rb \IF_ID|DOUT\ [27] $end
$var wire 1 Sb \IF_ID|DOUT\ [26] $end
$var wire 1 Tb \IF_ID|DOUT\ [25] $end
$var wire 1 Ub \IF_ID|DOUT\ [24] $end
$var wire 1 Vb \IF_ID|DOUT\ [23] $end
$var wire 1 Wb \IF_ID|DOUT\ [22] $end
$var wire 1 Xb \IF_ID|DOUT\ [21] $end
$var wire 1 Yb \IF_ID|DOUT\ [20] $end
$var wire 1 Zb \IF_ID|DOUT\ [19] $end
$var wire 1 [b \IF_ID|DOUT\ [18] $end
$var wire 1 \b \IF_ID|DOUT\ [17] $end
$var wire 1 ]b \IF_ID|DOUT\ [16] $end
$var wire 1 ^b \IF_ID|DOUT\ [15] $end
$var wire 1 _b \IF_ID|DOUT\ [14] $end
$var wire 1 `b \IF_ID|DOUT\ [13] $end
$var wire 1 ab \IF_ID|DOUT\ [12] $end
$var wire 1 bb \IF_ID|DOUT\ [11] $end
$var wire 1 cb \IF_ID|DOUT\ [10] $end
$var wire 1 db \IF_ID|DOUT\ [9] $end
$var wire 1 eb \IF_ID|DOUT\ [8] $end
$var wire 1 fb \IF_ID|DOUT\ [7] $end
$var wire 1 gb \IF_ID|DOUT\ [6] $end
$var wire 1 hb \IF_ID|DOUT\ [5] $end
$var wire 1 ib \IF_ID|DOUT\ [4] $end
$var wire 1 jb \IF_ID|DOUT\ [3] $end
$var wire 1 kb \IF_ID|DOUT\ [2] $end
$var wire 1 lb \IF_ID|DOUT\ [1] $end
$var wire 1 mb \IF_ID|DOUT\ [0] $end
$var wire 1 nb \MEM_WB|DOUT\ [147] $end
$var wire 1 ob \MEM_WB|DOUT\ [146] $end
$var wire 1 pb \MEM_WB|DOUT\ [145] $end
$var wire 1 qb \MEM_WB|DOUT\ [144] $end
$var wire 1 rb \MEM_WB|DOUT\ [143] $end
$var wire 1 sb \MEM_WB|DOUT\ [142] $end
$var wire 1 tb \MEM_WB|DOUT\ [141] $end
$var wire 1 ub \MEM_WB|DOUT\ [140] $end
$var wire 1 vb \MEM_WB|DOUT\ [139] $end
$var wire 1 wb \MEM_WB|DOUT\ [138] $end
$var wire 1 xb \MEM_WB|DOUT\ [137] $end
$var wire 1 yb \MEM_WB|DOUT\ [136] $end
$var wire 1 zb \MEM_WB|DOUT\ [135] $end
$var wire 1 {b \MEM_WB|DOUT\ [134] $end
$var wire 1 |b \MEM_WB|DOUT\ [133] $end
$var wire 1 }b \MEM_WB|DOUT\ [132] $end
$var wire 1 ~b \MEM_WB|DOUT\ [131] $end
$var wire 1 !c \MEM_WB|DOUT\ [130] $end
$var wire 1 "c \MEM_WB|DOUT\ [129] $end
$var wire 1 #c \MEM_WB|DOUT\ [128] $end
$var wire 1 $c \MEM_WB|DOUT\ [127] $end
$var wire 1 %c \MEM_WB|DOUT\ [126] $end
$var wire 1 &c \MEM_WB|DOUT\ [125] $end
$var wire 1 'c \MEM_WB|DOUT\ [124] $end
$var wire 1 (c \MEM_WB|DOUT\ [123] $end
$var wire 1 )c \MEM_WB|DOUT\ [122] $end
$var wire 1 *c \MEM_WB|DOUT\ [121] $end
$var wire 1 +c \MEM_WB|DOUT\ [120] $end
$var wire 1 ,c \MEM_WB|DOUT\ [119] $end
$var wire 1 -c \MEM_WB|DOUT\ [118] $end
$var wire 1 .c \MEM_WB|DOUT\ [117] $end
$var wire 1 /c \MEM_WB|DOUT\ [116] $end
$var wire 1 0c \MEM_WB|DOUT\ [115] $end
$var wire 1 1c \MEM_WB|DOUT\ [114] $end
$var wire 1 2c \MEM_WB|DOUT\ [113] $end
$var wire 1 3c \MEM_WB|DOUT\ [112] $end
$var wire 1 4c \MEM_WB|DOUT\ [111] $end
$var wire 1 5c \MEM_WB|DOUT\ [110] $end
$var wire 1 6c \MEM_WB|DOUT\ [109] $end
$var wire 1 7c \MEM_WB|DOUT\ [108] $end
$var wire 1 8c \MEM_WB|DOUT\ [107] $end
$var wire 1 9c \MEM_WB|DOUT\ [106] $end
$var wire 1 :c \MEM_WB|DOUT\ [105] $end
$var wire 1 ;c \MEM_WB|DOUT\ [104] $end
$var wire 1 <c \MEM_WB|DOUT\ [103] $end
$var wire 1 =c \MEM_WB|DOUT\ [102] $end
$var wire 1 >c \MEM_WB|DOUT\ [101] $end
$var wire 1 ?c \MEM_WB|DOUT\ [100] $end
$var wire 1 @c \MEM_WB|DOUT\ [99] $end
$var wire 1 Ac \MEM_WB|DOUT\ [98] $end
$var wire 1 Bc \MEM_WB|DOUT\ [97] $end
$var wire 1 Cc \MEM_WB|DOUT\ [96] $end
$var wire 1 Dc \MEM_WB|DOUT\ [95] $end
$var wire 1 Ec \MEM_WB|DOUT\ [94] $end
$var wire 1 Fc \MEM_WB|DOUT\ [93] $end
$var wire 1 Gc \MEM_WB|DOUT\ [92] $end
$var wire 1 Hc \MEM_WB|DOUT\ [91] $end
$var wire 1 Ic \MEM_WB|DOUT\ [90] $end
$var wire 1 Jc \MEM_WB|DOUT\ [89] $end
$var wire 1 Kc \MEM_WB|DOUT\ [88] $end
$var wire 1 Lc \MEM_WB|DOUT\ [87] $end
$var wire 1 Mc \MEM_WB|DOUT\ [86] $end
$var wire 1 Nc \MEM_WB|DOUT\ [85] $end
$var wire 1 Oc \MEM_WB|DOUT\ [84] $end
$var wire 1 Pc \MEM_WB|DOUT\ [83] $end
$var wire 1 Qc \MEM_WB|DOUT\ [82] $end
$var wire 1 Rc \MEM_WB|DOUT\ [81] $end
$var wire 1 Sc \MEM_WB|DOUT\ [80] $end
$var wire 1 Tc \MEM_WB|DOUT\ [79] $end
$var wire 1 Uc \MEM_WB|DOUT\ [78] $end
$var wire 1 Vc \MEM_WB|DOUT\ [77] $end
$var wire 1 Wc \MEM_WB|DOUT\ [76] $end
$var wire 1 Xc \MEM_WB|DOUT\ [75] $end
$var wire 1 Yc \MEM_WB|DOUT\ [74] $end
$var wire 1 Zc \MEM_WB|DOUT\ [73] $end
$var wire 1 [c \MEM_WB|DOUT\ [72] $end
$var wire 1 \c \MEM_WB|DOUT\ [71] $end
$var wire 1 ]c \MEM_WB|DOUT\ [70] $end
$var wire 1 ^c \MEM_WB|DOUT\ [69] $end
$var wire 1 _c \MEM_WB|DOUT\ [68] $end
$var wire 1 `c \MEM_WB|DOUT\ [67] $end
$var wire 1 ac \MEM_WB|DOUT\ [66] $end
$var wire 1 bc \MEM_WB|DOUT\ [65] $end
$var wire 1 cc \MEM_WB|DOUT\ [64] $end
$var wire 1 dc \MEM_WB|DOUT\ [63] $end
$var wire 1 ec \MEM_WB|DOUT\ [62] $end
$var wire 1 fc \MEM_WB|DOUT\ [61] $end
$var wire 1 gc \MEM_WB|DOUT\ [60] $end
$var wire 1 hc \MEM_WB|DOUT\ [59] $end
$var wire 1 ic \MEM_WB|DOUT\ [58] $end
$var wire 1 jc \MEM_WB|DOUT\ [57] $end
$var wire 1 kc \MEM_WB|DOUT\ [56] $end
$var wire 1 lc \MEM_WB|DOUT\ [55] $end
$var wire 1 mc \MEM_WB|DOUT\ [54] $end
$var wire 1 nc \MEM_WB|DOUT\ [53] $end
$var wire 1 oc \MEM_WB|DOUT\ [52] $end
$var wire 1 pc \MEM_WB|DOUT\ [51] $end
$var wire 1 qc \MEM_WB|DOUT\ [50] $end
$var wire 1 rc \MEM_WB|DOUT\ [49] $end
$var wire 1 sc \MEM_WB|DOUT\ [48] $end
$var wire 1 tc \MEM_WB|DOUT\ [47] $end
$var wire 1 uc \MEM_WB|DOUT\ [46] $end
$var wire 1 vc \MEM_WB|DOUT\ [45] $end
$var wire 1 wc \MEM_WB|DOUT\ [44] $end
$var wire 1 xc \MEM_WB|DOUT\ [43] $end
$var wire 1 yc \MEM_WB|DOUT\ [42] $end
$var wire 1 zc \MEM_WB|DOUT\ [41] $end
$var wire 1 {c \MEM_WB|DOUT\ [40] $end
$var wire 1 |c \MEM_WB|DOUT\ [39] $end
$var wire 1 }c \MEM_WB|DOUT\ [38] $end
$var wire 1 ~c \MEM_WB|DOUT\ [37] $end
$var wire 1 !d \MEM_WB|DOUT\ [36] $end
$var wire 1 "d \MEM_WB|DOUT\ [35] $end
$var wire 1 #d \MEM_WB|DOUT\ [34] $end
$var wire 1 $d \MEM_WB|DOUT\ [33] $end
$var wire 1 %d \MEM_WB|DOUT\ [32] $end
$var wire 1 &d \MEM_WB|DOUT\ [31] $end
$var wire 1 'd \MEM_WB|DOUT\ [30] $end
$var wire 1 (d \MEM_WB|DOUT\ [29] $end
$var wire 1 )d \MEM_WB|DOUT\ [28] $end
$var wire 1 *d \MEM_WB|DOUT\ [27] $end
$var wire 1 +d \MEM_WB|DOUT\ [26] $end
$var wire 1 ,d \MEM_WB|DOUT\ [25] $end
$var wire 1 -d \MEM_WB|DOUT\ [24] $end
$var wire 1 .d \MEM_WB|DOUT\ [23] $end
$var wire 1 /d \MEM_WB|DOUT\ [22] $end
$var wire 1 0d \MEM_WB|DOUT\ [21] $end
$var wire 1 1d \MEM_WB|DOUT\ [20] $end
$var wire 1 2d \MEM_WB|DOUT\ [19] $end
$var wire 1 3d \MEM_WB|DOUT\ [18] $end
$var wire 1 4d \MEM_WB|DOUT\ [17] $end
$var wire 1 5d \MEM_WB|DOUT\ [16] $end
$var wire 1 6d \MEM_WB|DOUT\ [15] $end
$var wire 1 7d \MEM_WB|DOUT\ [14] $end
$var wire 1 8d \MEM_WB|DOUT\ [13] $end
$var wire 1 9d \MEM_WB|DOUT\ [12] $end
$var wire 1 :d \MEM_WB|DOUT\ [11] $end
$var wire 1 ;d \MEM_WB|DOUT\ [10] $end
$var wire 1 <d \MEM_WB|DOUT\ [9] $end
$var wire 1 =d \MEM_WB|DOUT\ [8] $end
$var wire 1 >d \MEM_WB|DOUT\ [7] $end
$var wire 1 ?d \MEM_WB|DOUT\ [6] $end
$var wire 1 @d \MEM_WB|DOUT\ [5] $end
$var wire 1 Ad \MEM_WB|DOUT\ [4] $end
$var wire 1 Bd \MEM_WB|DOUT\ [3] $end
$var wire 1 Cd \MEM_WB|DOUT\ [2] $end
$var wire 1 Dd \MEM_WB|DOUT\ [1] $end
$var wire 1 Ed \MEM_WB|DOUT\ [0] $end
$var wire 1 Fd \BLOCO_IF|PC_REG|DOUT\ [31] $end
$var wire 1 Gd \BLOCO_IF|PC_REG|DOUT\ [30] $end
$var wire 1 Hd \BLOCO_IF|PC_REG|DOUT\ [29] $end
$var wire 1 Id \BLOCO_IF|PC_REG|DOUT\ [28] $end
$var wire 1 Jd \BLOCO_IF|PC_REG|DOUT\ [27] $end
$var wire 1 Kd \BLOCO_IF|PC_REG|DOUT\ [26] $end
$var wire 1 Ld \BLOCO_IF|PC_REG|DOUT\ [25] $end
$var wire 1 Md \BLOCO_IF|PC_REG|DOUT\ [24] $end
$var wire 1 Nd \BLOCO_IF|PC_REG|DOUT\ [23] $end
$var wire 1 Od \BLOCO_IF|PC_REG|DOUT\ [22] $end
$var wire 1 Pd \BLOCO_IF|PC_REG|DOUT\ [21] $end
$var wire 1 Qd \BLOCO_IF|PC_REG|DOUT\ [20] $end
$var wire 1 Rd \BLOCO_IF|PC_REG|DOUT\ [19] $end
$var wire 1 Sd \BLOCO_IF|PC_REG|DOUT\ [18] $end
$var wire 1 Td \BLOCO_IF|PC_REG|DOUT\ [17] $end
$var wire 1 Ud \BLOCO_IF|PC_REG|DOUT\ [16] $end
$var wire 1 Vd \BLOCO_IF|PC_REG|DOUT\ [15] $end
$var wire 1 Wd \BLOCO_IF|PC_REG|DOUT\ [14] $end
$var wire 1 Xd \BLOCO_IF|PC_REG|DOUT\ [13] $end
$var wire 1 Yd \BLOCO_IF|PC_REG|DOUT\ [12] $end
$var wire 1 Zd \BLOCO_IF|PC_REG|DOUT\ [11] $end
$var wire 1 [d \BLOCO_IF|PC_REG|DOUT\ [10] $end
$var wire 1 \d \BLOCO_IF|PC_REG|DOUT\ [9] $end
$var wire 1 ]d \BLOCO_IF|PC_REG|DOUT\ [8] $end
$var wire 1 ^d \BLOCO_IF|PC_REG|DOUT\ [7] $end
$var wire 1 _d \BLOCO_IF|PC_REG|DOUT\ [6] $end
$var wire 1 `d \BLOCO_IF|PC_REG|DOUT\ [5] $end
$var wire 1 ad \BLOCO_IF|PC_REG|DOUT\ [4] $end
$var wire 1 bd \BLOCO_IF|PC_REG|DOUT\ [3] $end
$var wire 1 cd \BLOCO_IF|PC_REG|DOUT\ [2] $end
$var wire 1 dd \BLOCO_IF|PC_REG|DOUT\ [1] $end
$var wire 1 ed \BLOCO_IF|PC_REG|DOUT\ [0] $end
$var wire 1 fd \EX_MEM|DOUT\ [211] $end
$var wire 1 gd \EX_MEM|DOUT\ [210] $end
$var wire 1 hd \EX_MEM|DOUT\ [209] $end
$var wire 1 id \EX_MEM|DOUT\ [208] $end
$var wire 1 jd \EX_MEM|DOUT\ [207] $end
$var wire 1 kd \EX_MEM|DOUT\ [206] $end
$var wire 1 ld \EX_MEM|DOUT\ [205] $end
$var wire 1 md \EX_MEM|DOUT\ [204] $end
$var wire 1 nd \EX_MEM|DOUT\ [203] $end
$var wire 1 od \EX_MEM|DOUT\ [202] $end
$var wire 1 pd \EX_MEM|DOUT\ [201] $end
$var wire 1 qd \EX_MEM|DOUT\ [200] $end
$var wire 1 rd \EX_MEM|DOUT\ [199] $end
$var wire 1 sd \EX_MEM|DOUT\ [198] $end
$var wire 1 td \EX_MEM|DOUT\ [197] $end
$var wire 1 ud \EX_MEM|DOUT\ [196] $end
$var wire 1 vd \EX_MEM|DOUT\ [195] $end
$var wire 1 wd \EX_MEM|DOUT\ [194] $end
$var wire 1 xd \EX_MEM|DOUT\ [193] $end
$var wire 1 yd \EX_MEM|DOUT\ [192] $end
$var wire 1 zd \EX_MEM|DOUT\ [191] $end
$var wire 1 {d \EX_MEM|DOUT\ [190] $end
$var wire 1 |d \EX_MEM|DOUT\ [189] $end
$var wire 1 }d \EX_MEM|DOUT\ [188] $end
$var wire 1 ~d \EX_MEM|DOUT\ [187] $end
$var wire 1 !e \EX_MEM|DOUT\ [186] $end
$var wire 1 "e \EX_MEM|DOUT\ [185] $end
$var wire 1 #e \EX_MEM|DOUT\ [184] $end
$var wire 1 $e \EX_MEM|DOUT\ [183] $end
$var wire 1 %e \EX_MEM|DOUT\ [182] $end
$var wire 1 &e \EX_MEM|DOUT\ [181] $end
$var wire 1 'e \EX_MEM|DOUT\ [180] $end
$var wire 1 (e \EX_MEM|DOUT\ [179] $end
$var wire 1 )e \EX_MEM|DOUT\ [178] $end
$var wire 1 *e \EX_MEM|DOUT\ [177] $end
$var wire 1 +e \EX_MEM|DOUT\ [176] $end
$var wire 1 ,e \EX_MEM|DOUT\ [175] $end
$var wire 1 -e \EX_MEM|DOUT\ [174] $end
$var wire 1 .e \EX_MEM|DOUT\ [173] $end
$var wire 1 /e \EX_MEM|DOUT\ [172] $end
$var wire 1 0e \EX_MEM|DOUT\ [171] $end
$var wire 1 1e \EX_MEM|DOUT\ [170] $end
$var wire 1 2e \EX_MEM|DOUT\ [169] $end
$var wire 1 3e \EX_MEM|DOUT\ [168] $end
$var wire 1 4e \EX_MEM|DOUT\ [167] $end
$var wire 1 5e \EX_MEM|DOUT\ [166] $end
$var wire 1 6e \EX_MEM|DOUT\ [165] $end
$var wire 1 7e \EX_MEM|DOUT\ [164] $end
$var wire 1 8e \EX_MEM|DOUT\ [163] $end
$var wire 1 9e \EX_MEM|DOUT\ [162] $end
$var wire 1 :e \EX_MEM|DOUT\ [161] $end
$var wire 1 ;e \EX_MEM|DOUT\ [160] $end
$var wire 1 <e \EX_MEM|DOUT\ [159] $end
$var wire 1 =e \EX_MEM|DOUT\ [158] $end
$var wire 1 >e \EX_MEM|DOUT\ [157] $end
$var wire 1 ?e \EX_MEM|DOUT\ [156] $end
$var wire 1 @e \EX_MEM|DOUT\ [155] $end
$var wire 1 Ae \EX_MEM|DOUT\ [154] $end
$var wire 1 Be \EX_MEM|DOUT\ [153] $end
$var wire 1 Ce \EX_MEM|DOUT\ [152] $end
$var wire 1 De \EX_MEM|DOUT\ [151] $end
$var wire 1 Ee \EX_MEM|DOUT\ [150] $end
$var wire 1 Fe \EX_MEM|DOUT\ [149] $end
$var wire 1 Ge \EX_MEM|DOUT\ [148] $end
$var wire 1 He \EX_MEM|DOUT\ [147] $end
$var wire 1 Ie \EX_MEM|DOUT\ [146] $end
$var wire 1 Je \EX_MEM|DOUT\ [145] $end
$var wire 1 Ke \EX_MEM|DOUT\ [144] $end
$var wire 1 Le \EX_MEM|DOUT\ [143] $end
$var wire 1 Me \EX_MEM|DOUT\ [142] $end
$var wire 1 Ne \EX_MEM|DOUT\ [141] $end
$var wire 1 Oe \EX_MEM|DOUT\ [140] $end
$var wire 1 Pe \EX_MEM|DOUT\ [139] $end
$var wire 1 Qe \EX_MEM|DOUT\ [138] $end
$var wire 1 Re \EX_MEM|DOUT\ [137] $end
$var wire 1 Se \EX_MEM|DOUT\ [136] $end
$var wire 1 Te \EX_MEM|DOUT\ [135] $end
$var wire 1 Ue \EX_MEM|DOUT\ [134] $end
$var wire 1 Ve \EX_MEM|DOUT\ [133] $end
$var wire 1 We \EX_MEM|DOUT\ [132] $end
$var wire 1 Xe \EX_MEM|DOUT\ [131] $end
$var wire 1 Ye \EX_MEM|DOUT\ [130] $end
$var wire 1 Ze \EX_MEM|DOUT\ [129] $end
$var wire 1 [e \EX_MEM|DOUT\ [128] $end
$var wire 1 \e \EX_MEM|DOUT\ [127] $end
$var wire 1 ]e \EX_MEM|DOUT\ [126] $end
$var wire 1 ^e \EX_MEM|DOUT\ [125] $end
$var wire 1 _e \EX_MEM|DOUT\ [124] $end
$var wire 1 `e \EX_MEM|DOUT\ [123] $end
$var wire 1 ae \EX_MEM|DOUT\ [122] $end
$var wire 1 be \EX_MEM|DOUT\ [121] $end
$var wire 1 ce \EX_MEM|DOUT\ [120] $end
$var wire 1 de \EX_MEM|DOUT\ [119] $end
$var wire 1 ee \EX_MEM|DOUT\ [118] $end
$var wire 1 fe \EX_MEM|DOUT\ [117] $end
$var wire 1 ge \EX_MEM|DOUT\ [116] $end
$var wire 1 he \EX_MEM|DOUT\ [115] $end
$var wire 1 ie \EX_MEM|DOUT\ [114] $end
$var wire 1 je \EX_MEM|DOUT\ [113] $end
$var wire 1 ke \EX_MEM|DOUT\ [112] $end
$var wire 1 le \EX_MEM|DOUT\ [111] $end
$var wire 1 me \EX_MEM|DOUT\ [110] $end
$var wire 1 ne \EX_MEM|DOUT\ [109] $end
$var wire 1 oe \EX_MEM|DOUT\ [108] $end
$var wire 1 pe \EX_MEM|DOUT\ [107] $end
$var wire 1 qe \EX_MEM|DOUT\ [106] $end
$var wire 1 re \EX_MEM|DOUT\ [105] $end
$var wire 1 se \EX_MEM|DOUT\ [104] $end
$var wire 1 te \EX_MEM|DOUT\ [103] $end
$var wire 1 ue \EX_MEM|DOUT\ [102] $end
$var wire 1 ve \EX_MEM|DOUT\ [101] $end
$var wire 1 we \EX_MEM|DOUT\ [100] $end
$var wire 1 xe \EX_MEM|DOUT\ [99] $end
$var wire 1 ye \EX_MEM|DOUT\ [98] $end
$var wire 1 ze \EX_MEM|DOUT\ [97] $end
$var wire 1 {e \EX_MEM|DOUT\ [96] $end
$var wire 1 |e \EX_MEM|DOUT\ [95] $end
$var wire 1 }e \EX_MEM|DOUT\ [94] $end
$var wire 1 ~e \EX_MEM|DOUT\ [93] $end
$var wire 1 !f \EX_MEM|DOUT\ [92] $end
$var wire 1 "f \EX_MEM|DOUT\ [91] $end
$var wire 1 #f \EX_MEM|DOUT\ [90] $end
$var wire 1 $f \EX_MEM|DOUT\ [89] $end
$var wire 1 %f \EX_MEM|DOUT\ [88] $end
$var wire 1 &f \EX_MEM|DOUT\ [87] $end
$var wire 1 'f \EX_MEM|DOUT\ [86] $end
$var wire 1 (f \EX_MEM|DOUT\ [85] $end
$var wire 1 )f \EX_MEM|DOUT\ [84] $end
$var wire 1 *f \EX_MEM|DOUT\ [83] $end
$var wire 1 +f \EX_MEM|DOUT\ [82] $end
$var wire 1 ,f \EX_MEM|DOUT\ [81] $end
$var wire 1 -f \EX_MEM|DOUT\ [80] $end
$var wire 1 .f \EX_MEM|DOUT\ [79] $end
$var wire 1 /f \EX_MEM|DOUT\ [78] $end
$var wire 1 0f \EX_MEM|DOUT\ [77] $end
$var wire 1 1f \EX_MEM|DOUT\ [76] $end
$var wire 1 2f \EX_MEM|DOUT\ [75] $end
$var wire 1 3f \EX_MEM|DOUT\ [74] $end
$var wire 1 4f \EX_MEM|DOUT\ [73] $end
$var wire 1 5f \EX_MEM|DOUT\ [72] $end
$var wire 1 6f \EX_MEM|DOUT\ [71] $end
$var wire 1 7f \EX_MEM|DOUT\ [70] $end
$var wire 1 8f \EX_MEM|DOUT\ [69] $end
$var wire 1 9f \EX_MEM|DOUT\ [68] $end
$var wire 1 :f \EX_MEM|DOUT\ [67] $end
$var wire 1 ;f \EX_MEM|DOUT\ [66] $end
$var wire 1 <f \EX_MEM|DOUT\ [65] $end
$var wire 1 =f \EX_MEM|DOUT\ [64] $end
$var wire 1 >f \EX_MEM|DOUT\ [63] $end
$var wire 1 ?f \EX_MEM|DOUT\ [62] $end
$var wire 1 @f \EX_MEM|DOUT\ [61] $end
$var wire 1 Af \EX_MEM|DOUT\ [60] $end
$var wire 1 Bf \EX_MEM|DOUT\ [59] $end
$var wire 1 Cf \EX_MEM|DOUT\ [58] $end
$var wire 1 Df \EX_MEM|DOUT\ [57] $end
$var wire 1 Ef \EX_MEM|DOUT\ [56] $end
$var wire 1 Ff \EX_MEM|DOUT\ [55] $end
$var wire 1 Gf \EX_MEM|DOUT\ [54] $end
$var wire 1 Hf \EX_MEM|DOUT\ [53] $end
$var wire 1 If \EX_MEM|DOUT\ [52] $end
$var wire 1 Jf \EX_MEM|DOUT\ [51] $end
$var wire 1 Kf \EX_MEM|DOUT\ [50] $end
$var wire 1 Lf \EX_MEM|DOUT\ [49] $end
$var wire 1 Mf \EX_MEM|DOUT\ [48] $end
$var wire 1 Nf \EX_MEM|DOUT\ [47] $end
$var wire 1 Of \EX_MEM|DOUT\ [46] $end
$var wire 1 Pf \EX_MEM|DOUT\ [45] $end
$var wire 1 Qf \EX_MEM|DOUT\ [44] $end
$var wire 1 Rf \EX_MEM|DOUT\ [43] $end
$var wire 1 Sf \EX_MEM|DOUT\ [42] $end
$var wire 1 Tf \EX_MEM|DOUT\ [41] $end
$var wire 1 Uf \EX_MEM|DOUT\ [40] $end
$var wire 1 Vf \EX_MEM|DOUT\ [39] $end
$var wire 1 Wf \EX_MEM|DOUT\ [38] $end
$var wire 1 Xf \EX_MEM|DOUT\ [37] $end
$var wire 1 Yf \EX_MEM|DOUT\ [36] $end
$var wire 1 Zf \EX_MEM|DOUT\ [35] $end
$var wire 1 [f \EX_MEM|DOUT\ [34] $end
$var wire 1 \f \EX_MEM|DOUT\ [33] $end
$var wire 1 ]f \EX_MEM|DOUT\ [32] $end
$var wire 1 ^f \EX_MEM|DOUT\ [31] $end
$var wire 1 _f \EX_MEM|DOUT\ [30] $end
$var wire 1 `f \EX_MEM|DOUT\ [29] $end
$var wire 1 af \EX_MEM|DOUT\ [28] $end
$var wire 1 bf \EX_MEM|DOUT\ [27] $end
$var wire 1 cf \EX_MEM|DOUT\ [26] $end
$var wire 1 df \EX_MEM|DOUT\ [25] $end
$var wire 1 ef \EX_MEM|DOUT\ [24] $end
$var wire 1 ff \EX_MEM|DOUT\ [23] $end
$var wire 1 gf \EX_MEM|DOUT\ [22] $end
$var wire 1 hf \EX_MEM|DOUT\ [21] $end
$var wire 1 if \EX_MEM|DOUT\ [20] $end
$var wire 1 jf \EX_MEM|DOUT\ [19] $end
$var wire 1 kf \EX_MEM|DOUT\ [18] $end
$var wire 1 lf \EX_MEM|DOUT\ [17] $end
$var wire 1 mf \EX_MEM|DOUT\ [16] $end
$var wire 1 nf \EX_MEM|DOUT\ [15] $end
$var wire 1 of \EX_MEM|DOUT\ [14] $end
$var wire 1 pf \EX_MEM|DOUT\ [13] $end
$var wire 1 qf \EX_MEM|DOUT\ [12] $end
$var wire 1 rf \EX_MEM|DOUT\ [11] $end
$var wire 1 sf \EX_MEM|DOUT\ [10] $end
$var wire 1 tf \EX_MEM|DOUT\ [9] $end
$var wire 1 uf \EX_MEM|DOUT\ [8] $end
$var wire 1 vf \EX_MEM|DOUT\ [7] $end
$var wire 1 wf \EX_MEM|DOUT\ [6] $end
$var wire 1 xf \EX_MEM|DOUT\ [5] $end
$var wire 1 yf \EX_MEM|DOUT\ [4] $end
$var wire 1 zf \EX_MEM|DOUT\ [3] $end
$var wire 1 {f \EX_MEM|DOUT\ [2] $end
$var wire 1 |f \EX_MEM|DOUT\ [1] $end
$var wire 1 }f \EX_MEM|DOUT\ [0] $end
$var wire 1 ~f \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][1]~q\ $end
$var wire 1 !g \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][1]~q\ $end
$var wire 1 "g \BLOCO_MEM|RAM1|ALT_INV_Mux30~4_combout\ $end
$var wire 1 #g \BLOCO_MEM|RAM1|ALT_INV_Mux30~3_combout\ $end
$var wire 1 $g \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][1]~q\ $end
$var wire 1 %g \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][1]~q\ $end
$var wire 1 &g \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][1]~q\ $end
$var wire 1 'g \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][1]~q\ $end
$var wire 1 (g \BLOCO_MEM|RAM1|ALT_INV_Mux30~2_combout\ $end
$var wire 1 )g \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][1]~q\ $end
$var wire 1 *g \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][1]~q\ $end
$var wire 1 +g \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][1]~q\ $end
$var wire 1 ,g \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][1]~q\ $end
$var wire 1 -g \BLOCO_MEM|RAM1|ALT_INV_Mux30~1_combout\ $end
$var wire 1 .g \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][1]~q\ $end
$var wire 1 /g \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][1]~q\ $end
$var wire 1 0g \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][1]~q\ $end
$var wire 1 1g \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][1]~q\ $end
$var wire 1 2g \BLOCO_MEM|RAM1|ALT_INV_Mux30~0_combout\ $end
$var wire 1 3g \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][1]~q\ $end
$var wire 1 4g \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][1]~q\ $end
$var wire 1 5g \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][1]~q\ $end
$var wire 1 6g \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][1]~q\ $end
$var wire 1 7g \BLOCO_MEM|RAM1|ALT_INV_Mux28~20_combout\ $end
$var wire 1 8g \BLOCO_MEM|RAM1|ALT_INV_Mux28~19_combout\ $end
$var wire 1 9g \BLOCO_MEM|RAM1|ALT_INV_Mux28~18_combout\ $end
$var wire 1 :g \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][3]~q\ $end
$var wire 1 ;g \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][3]~q\ $end
$var wire 1 <g \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][3]~q\ $end
$var wire 1 =g \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][3]~q\ $end
$var wire 1 >g \BLOCO_MEM|RAM1|ALT_INV_Mux28~17_combout\ $end
$var wire 1 ?g \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][3]~q\ $end
$var wire 1 @g \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][3]~q\ $end
$var wire 1 Ag \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][3]~q\ $end
$var wire 1 Bg \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][3]~q\ $end
$var wire 1 Cg \BLOCO_MEM|RAM1|ALT_INV_Mux28~16_combout\ $end
$var wire 1 Dg \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][3]~q\ $end
$var wire 1 Eg \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][3]~q\ $end
$var wire 1 Fg \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][3]~q\ $end
$var wire 1 Gg \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][3]~q\ $end
$var wire 1 Hg \BLOCO_MEM|RAM1|ALT_INV_Mux28~15_combout\ $end
$var wire 1 Ig \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][3]~q\ $end
$var wire 1 Jg \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][3]~q\ $end
$var wire 1 Kg \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][3]~q\ $end
$var wire 1 Lg \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][3]~q\ $end
$var wire 1 Mg \BLOCO_MEM|RAM1|ALT_INV_Mux28~14_combout\ $end
$var wire 1 Ng \BLOCO_MEM|RAM1|ALT_INV_Mux28~13_combout\ $end
$var wire 1 Og \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][3]~q\ $end
$var wire 1 Pg \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][3]~q\ $end
$var wire 1 Qg \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][3]~q\ $end
$var wire 1 Rg \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][3]~q\ $end
$var wire 1 Sg \BLOCO_MEM|RAM1|ALT_INV_Mux28~12_combout\ $end
$var wire 1 Tg \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][3]~q\ $end
$var wire 1 Ug \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][3]~q\ $end
$var wire 1 Vg \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][3]~q\ $end
$var wire 1 Wg \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][3]~q\ $end
$var wire 1 Xg \BLOCO_MEM|RAM1|ALT_INV_Mux28~11_combout\ $end
$var wire 1 Yg \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][3]~q\ $end
$var wire 1 Zg \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][3]~q\ $end
$var wire 1 [g \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][3]~q\ $end
$var wire 1 \g \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][3]~q\ $end
$var wire 1 ]g \BLOCO_MEM|RAM1|ALT_INV_Mux28~10_combout\ $end
$var wire 1 ^g \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][3]~q\ $end
$var wire 1 _g \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][3]~q\ $end
$var wire 1 `g \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][3]~q\ $end
$var wire 1 ag \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][3]~q\ $end
$var wire 1 bg \BLOCO_MEM|RAM1|ALT_INV_Mux28~9_combout\ $end
$var wire 1 cg \BLOCO_MEM|RAM1|ALT_INV_Mux28~8_combout\ $end
$var wire 1 dg \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][3]~q\ $end
$var wire 1 eg \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][3]~q\ $end
$var wire 1 fg \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][3]~q\ $end
$var wire 1 gg \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][3]~q\ $end
$var wire 1 hg \BLOCO_MEM|RAM1|ALT_INV_Mux28~7_combout\ $end
$var wire 1 ig \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][3]~q\ $end
$var wire 1 jg \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][3]~q\ $end
$var wire 1 kg \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][3]~q\ $end
$var wire 1 lg \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][3]~q\ $end
$var wire 1 mg \BLOCO_MEM|RAM1|ALT_INV_Mux28~6_combout\ $end
$var wire 1 ng \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][3]~q\ $end
$var wire 1 og \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][3]~q\ $end
$var wire 1 pg \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][3]~q\ $end
$var wire 1 qg \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][3]~q\ $end
$var wire 1 rg \BLOCO_MEM|RAM1|ALT_INV_Mux28~5_combout\ $end
$var wire 1 sg \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][3]~q\ $end
$var wire 1 tg \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][3]~q\ $end
$var wire 1 ug \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][3]~q\ $end
$var wire 1 vg \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][3]~q\ $end
$var wire 1 wg \BLOCO_MEM|RAM1|ALT_INV_Mux28~4_combout\ $end
$var wire 1 xg \BLOCO_MEM|RAM1|ALT_INV_Mux28~3_combout\ $end
$var wire 1 yg \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][3]~q\ $end
$var wire 1 zg \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][3]~q\ $end
$var wire 1 {g \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][3]~q\ $end
$var wire 1 |g \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][3]~q\ $end
$var wire 1 }g \BLOCO_MEM|RAM1|ALT_INV_Mux28~2_combout\ $end
$var wire 1 ~g \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][3]~q\ $end
$var wire 1 !h \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][3]~q\ $end
$var wire 1 "h \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][3]~q\ $end
$var wire 1 #h \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][3]~q\ $end
$var wire 1 $h \BLOCO_MEM|RAM1|ALT_INV_Mux28~1_combout\ $end
$var wire 1 %h \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][3]~q\ $end
$var wire 1 &h \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][3]~q\ $end
$var wire 1 'h \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][3]~q\ $end
$var wire 1 (h \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][3]~q\ $end
$var wire 1 )h \BLOCO_MEM|RAM1|ALT_INV_Mux28~0_combout\ $end
$var wire 1 *h \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][3]~q\ $end
$var wire 1 +h \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][3]~q\ $end
$var wire 1 ,h \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][3]~q\ $end
$var wire 1 -h \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][3]~q\ $end
$var wire 1 .h \BLOCO_MEM|RAM1|ALT_INV_Mux31~20_combout\ $end
$var wire 1 /h \BLOCO_MEM|RAM1|ALT_INV_Mux31~19_combout\ $end
$var wire 1 0h \BLOCO_MEM|RAM1|ALT_INV_Mux31~18_combout\ $end
$var wire 1 1h \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][0]~q\ $end
$var wire 1 2h \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][0]~q\ $end
$var wire 1 3h \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][0]~q\ $end
$var wire 1 4h \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][0]~q\ $end
$var wire 1 5h \BLOCO_MEM|RAM1|ALT_INV_Mux31~17_combout\ $end
$var wire 1 6h \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][0]~q\ $end
$var wire 1 7h \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][0]~q\ $end
$var wire 1 8h \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][0]~q\ $end
$var wire 1 9h \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][0]~q\ $end
$var wire 1 :h \BLOCO_MEM|RAM1|ALT_INV_Mux31~16_combout\ $end
$var wire 1 ;h \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][0]~q\ $end
$var wire 1 <h \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][0]~q\ $end
$var wire 1 =h \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][0]~q\ $end
$var wire 1 >h \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][0]~q\ $end
$var wire 1 ?h \BLOCO_MEM|RAM1|ALT_INV_Mux31~15_combout\ $end
$var wire 1 @h \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][0]~q\ $end
$var wire 1 Ah \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][0]~q\ $end
$var wire 1 Bh \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][0]~q\ $end
$var wire 1 Ch \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][0]~q\ $end
$var wire 1 Dh \BLOCO_MEM|RAM1|ALT_INV_Mux31~14_combout\ $end
$var wire 1 Eh \BLOCO_MEM|RAM1|ALT_INV_Mux31~13_combout\ $end
$var wire 1 Fh \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][0]~q\ $end
$var wire 1 Gh \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][0]~q\ $end
$var wire 1 Hh \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][0]~q\ $end
$var wire 1 Ih \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][0]~q\ $end
$var wire 1 Jh \BLOCO_MEM|RAM1|ALT_INV_Mux31~12_combout\ $end
$var wire 1 Kh \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][0]~q\ $end
$var wire 1 Lh \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][0]~q\ $end
$var wire 1 Mh \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][0]~q\ $end
$var wire 1 Nh \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][0]~q\ $end
$var wire 1 Oh \BLOCO_MEM|RAM1|ALT_INV_Mux31~11_combout\ $end
$var wire 1 Ph \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][0]~q\ $end
$var wire 1 Qh \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][0]~q\ $end
$var wire 1 Rh \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][0]~q\ $end
$var wire 1 Sh \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][0]~q\ $end
$var wire 1 Th \BLOCO_MEM|RAM1|ALT_INV_Mux31~10_combout\ $end
$var wire 1 Uh \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][0]~q\ $end
$var wire 1 Vh \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][0]~q\ $end
$var wire 1 Wh \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][0]~q\ $end
$var wire 1 Xh \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][0]~q\ $end
$var wire 1 Yh \BLOCO_MEM|RAM1|ALT_INV_Mux31~9_combout\ $end
$var wire 1 Zh \BLOCO_MEM|RAM1|ALT_INV_Mux31~8_combout\ $end
$var wire 1 [h \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][0]~q\ $end
$var wire 1 \h \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][0]~q\ $end
$var wire 1 ]h \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][0]~q\ $end
$var wire 1 ^h \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][0]~q\ $end
$var wire 1 _h \BLOCO_MEM|RAM1|ALT_INV_Mux31~7_combout\ $end
$var wire 1 `h \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][0]~q\ $end
$var wire 1 ah \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][0]~q\ $end
$var wire 1 bh \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][0]~q\ $end
$var wire 1 ch \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][0]~q\ $end
$var wire 1 dh \BLOCO_MEM|RAM1|ALT_INV_Mux31~6_combout\ $end
$var wire 1 eh \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][0]~q\ $end
$var wire 1 fh \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][0]~q\ $end
$var wire 1 gh \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][0]~q\ $end
$var wire 1 hh \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][0]~q\ $end
$var wire 1 ih \BLOCO_MEM|RAM1|ALT_INV_Mux31~5_combout\ $end
$var wire 1 jh \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][0]~q\ $end
$var wire 1 kh \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][0]~q\ $end
$var wire 1 lh \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][0]~q\ $end
$var wire 1 mh \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][0]~q\ $end
$var wire 1 nh \BLOCO_MEM|RAM1|ALT_INV_Mux31~4_combout\ $end
$var wire 1 oh \BLOCO_MEM|RAM1|ALT_INV_Mux31~3_combout\ $end
$var wire 1 ph \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][0]~q\ $end
$var wire 1 qh \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][0]~q\ $end
$var wire 1 rh \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][0]~q\ $end
$var wire 1 sh \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][0]~q\ $end
$var wire 1 th \BLOCO_MEM|RAM1|ALT_INV_Mux31~2_combout\ $end
$var wire 1 uh \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][0]~q\ $end
$var wire 1 vh \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][0]~q\ $end
$var wire 1 wh \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][0]~q\ $end
$var wire 1 xh \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][0]~q\ $end
$var wire 1 yh \BLOCO_MEM|RAM1|ALT_INV_Mux31~1_combout\ $end
$var wire 1 zh \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][0]~q\ $end
$var wire 1 {h \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][0]~q\ $end
$var wire 1 |h \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][0]~q\ $end
$var wire 1 }h \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][0]~q\ $end
$var wire 1 ~h \BLOCO_MEM|RAM1|ALT_INV_Mux31~0_combout\ $end
$var wire 1 !i \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][0]~q\ $end
$var wire 1 "i \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][0]~q\ $end
$var wire 1 #i \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][0]~q\ $end
$var wire 1 $i \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][0]~q\ $end
$var wire 1 %i \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\ $end
$var wire 1 &i \BLOCO_MEM|RAM1|ALT_INV_Mux0~20_combout\ $end
$var wire 1 'i \BLOCO_MEM|RAM1|ALT_INV_Mux0~19_combout\ $end
$var wire 1 (i \BLOCO_MEM|RAM1|ALT_INV_Mux0~18_combout\ $end
$var wire 1 )i \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][31]~q\ $end
$var wire 1 *i \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][31]~q\ $end
$var wire 1 +i \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][31]~q\ $end
$var wire 1 ,i \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][31]~q\ $end
$var wire 1 -i \BLOCO_MEM|RAM1|ALT_INV_Mux0~17_combout\ $end
$var wire 1 .i \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][31]~q\ $end
$var wire 1 /i \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][31]~q\ $end
$var wire 1 0i \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][31]~q\ $end
$var wire 1 1i \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][31]~q\ $end
$var wire 1 2i \BLOCO_MEM|RAM1|ALT_INV_Mux0~16_combout\ $end
$var wire 1 3i \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][31]~q\ $end
$var wire 1 4i \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][31]~q\ $end
$var wire 1 5i \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][31]~q\ $end
$var wire 1 6i \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][31]~q\ $end
$var wire 1 7i \BLOCO_MEM|RAM1|ALT_INV_Mux0~15_combout\ $end
$var wire 1 8i \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][31]~q\ $end
$var wire 1 9i \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][31]~q\ $end
$var wire 1 :i \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][31]~q\ $end
$var wire 1 ;i \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][31]~q\ $end
$var wire 1 <i \BLOCO_MEM|RAM1|ALT_INV_Mux0~14_combout\ $end
$var wire 1 =i \BLOCO_MEM|RAM1|ALT_INV_Mux0~13_combout\ $end
$var wire 1 >i \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][31]~q\ $end
$var wire 1 ?i \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][31]~q\ $end
$var wire 1 @i \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][31]~q\ $end
$var wire 1 Ai \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][31]~q\ $end
$var wire 1 Bi \BLOCO_MEM|RAM1|ALT_INV_Mux0~12_combout\ $end
$var wire 1 Ci \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][31]~q\ $end
$var wire 1 Di \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][31]~q\ $end
$var wire 1 Ei \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][31]~q\ $end
$var wire 1 Fi \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][31]~q\ $end
$var wire 1 Gi \BLOCO_MEM|RAM1|ALT_INV_Mux0~11_combout\ $end
$var wire 1 Hi \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][31]~q\ $end
$var wire 1 Ii \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][31]~q\ $end
$var wire 1 Ji \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][31]~q\ $end
$var wire 1 Ki \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][31]~q\ $end
$var wire 1 Li \BLOCO_MEM|RAM1|ALT_INV_Mux0~10_combout\ $end
$var wire 1 Mi \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][31]~q\ $end
$var wire 1 Ni \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][31]~q\ $end
$var wire 1 Oi \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][31]~q\ $end
$var wire 1 Pi \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][31]~q\ $end
$var wire 1 Qi \BLOCO_MEM|RAM1|ALT_INV_Mux0~9_combout\ $end
$var wire 1 Ri \BLOCO_MEM|RAM1|ALT_INV_Mux0~8_combout\ $end
$var wire 1 Si \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][31]~q\ $end
$var wire 1 Ti \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][31]~q\ $end
$var wire 1 Ui \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][31]~q\ $end
$var wire 1 Vi \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][31]~q\ $end
$var wire 1 Wi \BLOCO_MEM|RAM1|ALT_INV_Mux0~7_combout\ $end
$var wire 1 Xi \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[0]~3_combout\ $end
$var wire 1 Yi \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[0]~2_combout\ $end
$var wire 1 Zi \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[0]~1_combout\ $end
$var wire 1 [i \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[0]~0_combout\ $end
$var wire 1 \i \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~12_combout\ $end
$var wire 1 ]i \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\ $end
$var wire 1 ^i \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~10_combout\ $end
$var wire 1 _i \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][0]~q\ $end
$var wire 1 `i \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][0]~q\ $end
$var wire 1 ai \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][0]~q\ $end
$var wire 1 bi \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][0]~q\ $end
$var wire 1 ci \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~9_combout\ $end
$var wire 1 di \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~8_combout\ $end
$var wire 1 ei \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][0]~q\ $end
$var wire 1 fi \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][0]~q\ $end
$var wire 1 gi \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][0]~q\ $end
$var wire 1 hi \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][0]~q\ $end
$var wire 1 ii \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~7_combout\ $end
$var wire 1 ji \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][0]~q\ $end
$var wire 1 ki \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][0]~q\ $end
$var wire 1 li \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][0]~q\ $end
$var wire 1 mi \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][0]~q\ $end
$var wire 1 ni \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~6_combout\ $end
$var wire 1 oi \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][0]~q\ $end
$var wire 1 pi \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][0]~q\ $end
$var wire 1 qi \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][0]~q\ $end
$var wire 1 ri \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][0]~q\ $end
$var wire 1 si \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~5_combout\ $end
$var wire 1 ti \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][0]~q\ $end
$var wire 1 ui \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][0]~q\ $end
$var wire 1 vi \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][0]~q\ $end
$var wire 1 wi \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][0]~q\ $end
$var wire 1 xi \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\ $end
$var wire 1 yi \IF_ID|ALT_INV_DOUT\ [31] $end
$var wire 1 zi \IF_ID|ALT_INV_DOUT\ [30] $end
$var wire 1 {i \IF_ID|ALT_INV_DOUT\ [29] $end
$var wire 1 |i \IF_ID|ALT_INV_DOUT\ [28] $end
$var wire 1 }i \IF_ID|ALT_INV_DOUT\ [27] $end
$var wire 1 ~i \IF_ID|ALT_INV_DOUT\ [26] $end
$var wire 1 !j \IF_ID|ALT_INV_DOUT\ [25] $end
$var wire 1 "j \IF_ID|ALT_INV_DOUT\ [24] $end
$var wire 1 #j \IF_ID|ALT_INV_DOUT\ [23] $end
$var wire 1 $j \IF_ID|ALT_INV_DOUT\ [22] $end
$var wire 1 %j \IF_ID|ALT_INV_DOUT\ [21] $end
$var wire 1 &j \IF_ID|ALT_INV_DOUT\ [20] $end
$var wire 1 'j \IF_ID|ALT_INV_DOUT\ [19] $end
$var wire 1 (j \IF_ID|ALT_INV_DOUT\ [18] $end
$var wire 1 )j \IF_ID|ALT_INV_DOUT\ [17] $end
$var wire 1 *j \IF_ID|ALT_INV_DOUT\ [16] $end
$var wire 1 +j \IF_ID|ALT_INV_DOUT\ [15] $end
$var wire 1 ,j \IF_ID|ALT_INV_DOUT\ [14] $end
$var wire 1 -j \IF_ID|ALT_INV_DOUT\ [13] $end
$var wire 1 .j \IF_ID|ALT_INV_DOUT\ [12] $end
$var wire 1 /j \IF_ID|ALT_INV_DOUT\ [11] $end
$var wire 1 0j \IF_ID|ALT_INV_DOUT\ [10] $end
$var wire 1 1j \IF_ID|ALT_INV_DOUT\ [9] $end
$var wire 1 2j \IF_ID|ALT_INV_DOUT\ [8] $end
$var wire 1 3j \IF_ID|ALT_INV_DOUT\ [7] $end
$var wire 1 4j \IF_ID|ALT_INV_DOUT\ [6] $end
$var wire 1 5j \IF_ID|ALT_INV_DOUT\ [5] $end
$var wire 1 6j \IF_ID|ALT_INV_DOUT\ [4] $end
$var wire 1 7j \IF_ID|ALT_INV_DOUT\ [3] $end
$var wire 1 8j \IF_ID|ALT_INV_DOUT\ [2] $end
$var wire 1 9j \IF_ID|ALT_INV_DOUT\ [1] $end
$var wire 1 :j \IF_ID|ALT_INV_DOUT\ [0] $end
$var wire 1 ;j \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~3_combout\ $end
$var wire 1 <j \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~2_combout\ $end
$var wire 1 =j \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][0]~q\ $end
$var wire 1 >j \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][0]~q\ $end
$var wire 1 ?j \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][0]~q\ $end
$var wire 1 @j \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][0]~q\ $end
$var wire 1 Aj \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~1_combout\ $end
$var wire 1 Bj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][0]~q\ $end
$var wire 1 Cj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][0]~q\ $end
$var wire 1 Dj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][0]~q\ $end
$var wire 1 Ej \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][0]~q\ $end
$var wire 1 Fj \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~0_combout\ $end
$var wire 1 Gj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][0]~q\ $end
$var wire 1 Hj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][0]~q\ $end
$var wire 1 Ij \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][0]~q\ $end
$var wire 1 Jj \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][0]~q\ $end
$var wire 1 Kj \MEM_WB|ALT_INV_DOUT\ [147] $end
$var wire 1 Lj \MEM_WB|ALT_INV_DOUT\ [146] $end
$var wire 1 Mj \MEM_WB|ALT_INV_DOUT\ [145] $end
$var wire 1 Nj \MEM_WB|ALT_INV_DOUT\ [144] $end
$var wire 1 Oj \MEM_WB|ALT_INV_DOUT\ [143] $end
$var wire 1 Pj \MEM_WB|ALT_INV_DOUT\ [142] $end
$var wire 1 Qj \MEM_WB|ALT_INV_DOUT\ [141] $end
$var wire 1 Rj \MEM_WB|ALT_INV_DOUT\ [140] $end
$var wire 1 Sj \MEM_WB|ALT_INV_DOUT\ [139] $end
$var wire 1 Tj \MEM_WB|ALT_INV_DOUT\ [138] $end
$var wire 1 Uj \MEM_WB|ALT_INV_DOUT\ [137] $end
$var wire 1 Vj \MEM_WB|ALT_INV_DOUT\ [136] $end
$var wire 1 Wj \MEM_WB|ALT_INV_DOUT\ [135] $end
$var wire 1 Xj \MEM_WB|ALT_INV_DOUT\ [134] $end
$var wire 1 Yj \MEM_WB|ALT_INV_DOUT\ [133] $end
$var wire 1 Zj \MEM_WB|ALT_INV_DOUT\ [132] $end
$var wire 1 [j \MEM_WB|ALT_INV_DOUT\ [131] $end
$var wire 1 \j \MEM_WB|ALT_INV_DOUT\ [130] $end
$var wire 1 ]j \MEM_WB|ALT_INV_DOUT\ [129] $end
$var wire 1 ^j \MEM_WB|ALT_INV_DOUT\ [128] $end
$var wire 1 _j \MEM_WB|ALT_INV_DOUT\ [127] $end
$var wire 1 `j \MEM_WB|ALT_INV_DOUT\ [126] $end
$var wire 1 aj \MEM_WB|ALT_INV_DOUT\ [125] $end
$var wire 1 bj \MEM_WB|ALT_INV_DOUT\ [124] $end
$var wire 1 cj \MEM_WB|ALT_INV_DOUT\ [123] $end
$var wire 1 dj \MEM_WB|ALT_INV_DOUT\ [122] $end
$var wire 1 ej \MEM_WB|ALT_INV_DOUT\ [121] $end
$var wire 1 fj \MEM_WB|ALT_INV_DOUT\ [120] $end
$var wire 1 gj \MEM_WB|ALT_INV_DOUT\ [119] $end
$var wire 1 hj \MEM_WB|ALT_INV_DOUT\ [118] $end
$var wire 1 ij \MEM_WB|ALT_INV_DOUT\ [117] $end
$var wire 1 jj \MEM_WB|ALT_INV_DOUT\ [116] $end
$var wire 1 kj \MEM_WB|ALT_INV_DOUT\ [115] $end
$var wire 1 lj \MEM_WB|ALT_INV_DOUT\ [114] $end
$var wire 1 mj \MEM_WB|ALT_INV_DOUT\ [113] $end
$var wire 1 nj \MEM_WB|ALT_INV_DOUT\ [112] $end
$var wire 1 oj \MEM_WB|ALT_INV_DOUT\ [111] $end
$var wire 1 pj \MEM_WB|ALT_INV_DOUT\ [110] $end
$var wire 1 qj \MEM_WB|ALT_INV_DOUT\ [109] $end
$var wire 1 rj \MEM_WB|ALT_INV_DOUT\ [108] $end
$var wire 1 sj \MEM_WB|ALT_INV_DOUT\ [107] $end
$var wire 1 tj \MEM_WB|ALT_INV_DOUT\ [106] $end
$var wire 1 uj \MEM_WB|ALT_INV_DOUT\ [105] $end
$var wire 1 vj \MEM_WB|ALT_INV_DOUT\ [104] $end
$var wire 1 wj \MEM_WB|ALT_INV_DOUT\ [103] $end
$var wire 1 xj \MEM_WB|ALT_INV_DOUT\ [102] $end
$var wire 1 yj \MEM_WB|ALT_INV_DOUT\ [101] $end
$var wire 1 zj \MEM_WB|ALT_INV_DOUT\ [100] $end
$var wire 1 {j \MEM_WB|ALT_INV_DOUT\ [99] $end
$var wire 1 |j \MEM_WB|ALT_INV_DOUT\ [98] $end
$var wire 1 }j \MEM_WB|ALT_INV_DOUT\ [97] $end
$var wire 1 ~j \MEM_WB|ALT_INV_DOUT\ [96] $end
$var wire 1 !k \MEM_WB|ALT_INV_DOUT\ [95] $end
$var wire 1 "k \MEM_WB|ALT_INV_DOUT\ [94] $end
$var wire 1 #k \MEM_WB|ALT_INV_DOUT\ [93] $end
$var wire 1 $k \MEM_WB|ALT_INV_DOUT\ [92] $end
$var wire 1 %k \MEM_WB|ALT_INV_DOUT\ [91] $end
$var wire 1 &k \MEM_WB|ALT_INV_DOUT\ [90] $end
$var wire 1 'k \MEM_WB|ALT_INV_DOUT\ [89] $end
$var wire 1 (k \MEM_WB|ALT_INV_DOUT\ [88] $end
$var wire 1 )k \MEM_WB|ALT_INV_DOUT\ [87] $end
$var wire 1 *k \MEM_WB|ALT_INV_DOUT\ [86] $end
$var wire 1 +k \MEM_WB|ALT_INV_DOUT\ [85] $end
$var wire 1 ,k \MEM_WB|ALT_INV_DOUT\ [84] $end
$var wire 1 -k \MEM_WB|ALT_INV_DOUT\ [83] $end
$var wire 1 .k \MEM_WB|ALT_INV_DOUT\ [82] $end
$var wire 1 /k \MEM_WB|ALT_INV_DOUT\ [81] $end
$var wire 1 0k \MEM_WB|ALT_INV_DOUT\ [80] $end
$var wire 1 1k \MEM_WB|ALT_INV_DOUT\ [79] $end
$var wire 1 2k \MEM_WB|ALT_INV_DOUT\ [78] $end
$var wire 1 3k \MEM_WB|ALT_INV_DOUT\ [77] $end
$var wire 1 4k \MEM_WB|ALT_INV_DOUT\ [76] $end
$var wire 1 5k \MEM_WB|ALT_INV_DOUT\ [75] $end
$var wire 1 6k \MEM_WB|ALT_INV_DOUT\ [74] $end
$var wire 1 7k \MEM_WB|ALT_INV_DOUT\ [73] $end
$var wire 1 8k \MEM_WB|ALT_INV_DOUT\ [72] $end
$var wire 1 9k \MEM_WB|ALT_INV_DOUT\ [71] $end
$var wire 1 :k \MEM_WB|ALT_INV_DOUT\ [70] $end
$var wire 1 ;k \MEM_WB|ALT_INV_DOUT\ [69] $end
$var wire 1 <k \MEM_WB|ALT_INV_DOUT\ [68] $end
$var wire 1 =k \MEM_WB|ALT_INV_DOUT\ [67] $end
$var wire 1 >k \MEM_WB|ALT_INV_DOUT\ [66] $end
$var wire 1 ?k \MEM_WB|ALT_INV_DOUT\ [65] $end
$var wire 1 @k \MEM_WB|ALT_INV_DOUT\ [64] $end
$var wire 1 Ak \MEM_WB|ALT_INV_DOUT\ [63] $end
$var wire 1 Bk \MEM_WB|ALT_INV_DOUT\ [62] $end
$var wire 1 Ck \MEM_WB|ALT_INV_DOUT\ [61] $end
$var wire 1 Dk \MEM_WB|ALT_INV_DOUT\ [60] $end
$var wire 1 Ek \MEM_WB|ALT_INV_DOUT\ [59] $end
$var wire 1 Fk \MEM_WB|ALT_INV_DOUT\ [58] $end
$var wire 1 Gk \MEM_WB|ALT_INV_DOUT\ [57] $end
$var wire 1 Hk \MEM_WB|ALT_INV_DOUT\ [56] $end
$var wire 1 Ik \MEM_WB|ALT_INV_DOUT\ [55] $end
$var wire 1 Jk \MEM_WB|ALT_INV_DOUT\ [54] $end
$var wire 1 Kk \MEM_WB|ALT_INV_DOUT\ [53] $end
$var wire 1 Lk \MEM_WB|ALT_INV_DOUT\ [52] $end
$var wire 1 Mk \MEM_WB|ALT_INV_DOUT\ [51] $end
$var wire 1 Nk \MEM_WB|ALT_INV_DOUT\ [50] $end
$var wire 1 Ok \MEM_WB|ALT_INV_DOUT\ [49] $end
$var wire 1 Pk \MEM_WB|ALT_INV_DOUT\ [48] $end
$var wire 1 Qk \MEM_WB|ALT_INV_DOUT\ [47] $end
$var wire 1 Rk \MEM_WB|ALT_INV_DOUT\ [46] $end
$var wire 1 Sk \MEM_WB|ALT_INV_DOUT\ [45] $end
$var wire 1 Tk \MEM_WB|ALT_INV_DOUT\ [44] $end
$var wire 1 Uk \MEM_WB|ALT_INV_DOUT\ [43] $end
$var wire 1 Vk \MEM_WB|ALT_INV_DOUT\ [42] $end
$var wire 1 Wk \MEM_WB|ALT_INV_DOUT\ [41] $end
$var wire 1 Xk \MEM_WB|ALT_INV_DOUT\ [40] $end
$var wire 1 Yk \MEM_WB|ALT_INV_DOUT\ [39] $end
$var wire 1 Zk \MEM_WB|ALT_INV_DOUT\ [38] $end
$var wire 1 [k \MEM_WB|ALT_INV_DOUT\ [37] $end
$var wire 1 \k \MEM_WB|ALT_INV_DOUT\ [36] $end
$var wire 1 ]k \MEM_WB|ALT_INV_DOUT\ [35] $end
$var wire 1 ^k \MEM_WB|ALT_INV_DOUT\ [34] $end
$var wire 1 _k \MEM_WB|ALT_INV_DOUT\ [33] $end
$var wire 1 `k \MEM_WB|ALT_INV_DOUT\ [32] $end
$var wire 1 ak \MEM_WB|ALT_INV_DOUT\ [31] $end
$var wire 1 bk \MEM_WB|ALT_INV_DOUT\ [30] $end
$var wire 1 ck \MEM_WB|ALT_INV_DOUT\ [29] $end
$var wire 1 dk \MEM_WB|ALT_INV_DOUT\ [28] $end
$var wire 1 ek \MEM_WB|ALT_INV_DOUT\ [27] $end
$var wire 1 fk \MEM_WB|ALT_INV_DOUT\ [26] $end
$var wire 1 gk \MEM_WB|ALT_INV_DOUT\ [25] $end
$var wire 1 hk \MEM_WB|ALT_INV_DOUT\ [24] $end
$var wire 1 ik \MEM_WB|ALT_INV_DOUT\ [23] $end
$var wire 1 jk \MEM_WB|ALT_INV_DOUT\ [22] $end
$var wire 1 kk \MEM_WB|ALT_INV_DOUT\ [21] $end
$var wire 1 lk \MEM_WB|ALT_INV_DOUT\ [20] $end
$var wire 1 mk \MEM_WB|ALT_INV_DOUT\ [19] $end
$var wire 1 nk \MEM_WB|ALT_INV_DOUT\ [18] $end
$var wire 1 ok \MEM_WB|ALT_INV_DOUT\ [17] $end
$var wire 1 pk \MEM_WB|ALT_INV_DOUT\ [16] $end
$var wire 1 qk \MEM_WB|ALT_INV_DOUT\ [15] $end
$var wire 1 rk \MEM_WB|ALT_INV_DOUT\ [14] $end
$var wire 1 sk \MEM_WB|ALT_INV_DOUT\ [13] $end
$var wire 1 tk \MEM_WB|ALT_INV_DOUT\ [12] $end
$var wire 1 uk \MEM_WB|ALT_INV_DOUT\ [11] $end
$var wire 1 vk \MEM_WB|ALT_INV_DOUT\ [10] $end
$var wire 1 wk \MEM_WB|ALT_INV_DOUT\ [9] $end
$var wire 1 xk \MEM_WB|ALT_INV_DOUT\ [8] $end
$var wire 1 yk \MEM_WB|ALT_INV_DOUT\ [7] $end
$var wire 1 zk \MEM_WB|ALT_INV_DOUT\ [6] $end
$var wire 1 {k \MEM_WB|ALT_INV_DOUT\ [5] $end
$var wire 1 |k \MEM_WB|ALT_INV_DOUT\ [4] $end
$var wire 1 }k \MEM_WB|ALT_INV_DOUT\ [3] $end
$var wire 1 ~k \MEM_WB|ALT_INV_DOUT\ [2] $end
$var wire 1 !l \MEM_WB|ALT_INV_DOUT\ [1] $end
$var wire 1 "l \MEM_WB|ALT_INV_DOUT\ [0] $end
$var wire 1 #l \BLOCO_MEM|MUXULA_BEQBNE|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 $l \EX_MEM|ALT_INV_DOUT\ [164] $end
$var wire 1 %l \EX_MEM|ALT_INV_DOUT\ [163] $end
$var wire 1 &l \EX_MEM|ALT_INV_DOUT\ [162] $end
$var wire 1 'l \EX_MEM|ALT_INV_DOUT\ [161] $end
$var wire 1 (l \EX_MEM|ALT_INV_DOUT\ [160] $end
$var wire 1 )l \EX_MEM|ALT_INV_DOUT\ [159] $end
$var wire 1 *l \EX_MEM|ALT_INV_DOUT\ [158] $end
$var wire 1 +l \EX_MEM|ALT_INV_DOUT\ [157] $end
$var wire 1 ,l \EX_MEM|ALT_INV_DOUT\ [156] $end
$var wire 1 -l \EX_MEM|ALT_INV_DOUT\ [155] $end
$var wire 1 .l \EX_MEM|ALT_INV_DOUT\ [154] $end
$var wire 1 /l \EX_MEM|ALT_INV_DOUT\ [153] $end
$var wire 1 0l \EX_MEM|ALT_INV_DOUT\ [152] $end
$var wire 1 1l \EX_MEM|ALT_INV_DOUT\ [151] $end
$var wire 1 2l \EX_MEM|ALT_INV_DOUT\ [150] $end
$var wire 1 3l \EX_MEM|ALT_INV_DOUT\ [149] $end
$var wire 1 4l \EX_MEM|ALT_INV_DOUT\ [148] $end
$var wire 1 5l \EX_MEM|ALT_INV_DOUT\ [147] $end
$var wire 1 6l \EX_MEM|ALT_INV_DOUT\ [146] $end
$var wire 1 7l \EX_MEM|ALT_INV_DOUT\ [145] $end
$var wire 1 8l \EX_MEM|ALT_INV_DOUT\ [144] $end
$var wire 1 9l \EX_MEM|ALT_INV_DOUT\ [143] $end
$var wire 1 :l \EX_MEM|ALT_INV_DOUT\ [142] $end
$var wire 1 ;l \EX_MEM|ALT_INV_DOUT\ [141] $end
$var wire 1 <l \EX_MEM|ALT_INV_DOUT\ [140] $end
$var wire 1 =l \EX_MEM|ALT_INV_DOUT\ [139] $end
$var wire 1 >l \EX_MEM|ALT_INV_DOUT\ [138] $end
$var wire 1 ?l \EX_MEM|ALT_INV_DOUT\ [137] $end
$var wire 1 @l \EX_MEM|ALT_INV_DOUT\ [136] $end
$var wire 1 Al \EX_MEM|ALT_INV_DOUT\ [135] $end
$var wire 1 Bl \EX_MEM|ALT_INV_DOUT\ [134] $end
$var wire 1 Cl \EX_MEM|ALT_INV_DOUT\ [133] $end
$var wire 1 Dl \EX_MEM|ALT_INV_DOUT\ [132] $end
$var wire 1 El \EX_MEM|ALT_INV_DOUT\ [131] $end
$var wire 1 Fl \EX_MEM|ALT_INV_DOUT\ [130] $end
$var wire 1 Gl \EX_MEM|ALT_INV_DOUT\ [129] $end
$var wire 1 Hl \EX_MEM|ALT_INV_DOUT\ [128] $end
$var wire 1 Il \EX_MEM|ALT_INV_DOUT\ [127] $end
$var wire 1 Jl \EX_MEM|ALT_INV_DOUT\ [126] $end
$var wire 1 Kl \EX_MEM|ALT_INV_DOUT\ [125] $end
$var wire 1 Ll \EX_MEM|ALT_INV_DOUT\ [124] $end
$var wire 1 Ml \EX_MEM|ALT_INV_DOUT\ [123] $end
$var wire 1 Nl \EX_MEM|ALT_INV_DOUT\ [122] $end
$var wire 1 Ol \EX_MEM|ALT_INV_DOUT\ [121] $end
$var wire 1 Pl \EX_MEM|ALT_INV_DOUT\ [120] $end
$var wire 1 Ql \EX_MEM|ALT_INV_DOUT\ [119] $end
$var wire 1 Rl \EX_MEM|ALT_INV_DOUT\ [118] $end
$var wire 1 Sl \EX_MEM|ALT_INV_DOUT\ [117] $end
$var wire 1 Tl \EX_MEM|ALT_INV_DOUT\ [116] $end
$var wire 1 Ul \EX_MEM|ALT_INV_DOUT\ [115] $end
$var wire 1 Vl \EX_MEM|ALT_INV_DOUT\ [114] $end
$var wire 1 Wl \EX_MEM|ALT_INV_DOUT\ [113] $end
$var wire 1 Xl \EX_MEM|ALT_INV_DOUT\ [112] $end
$var wire 1 Yl \EX_MEM|ALT_INV_DOUT\ [111] $end
$var wire 1 Zl \EX_MEM|ALT_INV_DOUT\ [110] $end
$var wire 1 [l \EX_MEM|ALT_INV_DOUT\ [109] $end
$var wire 1 \l \EX_MEM|ALT_INV_DOUT\ [108] $end
$var wire 1 ]l \EX_MEM|ALT_INV_DOUT\ [107] $end
$var wire 1 ^l \EX_MEM|ALT_INV_DOUT\ [106] $end
$var wire 1 _l \EX_MEM|ALT_INV_DOUT\ [105] $end
$var wire 1 `l \EX_MEM|ALT_INV_DOUT\ [104] $end
$var wire 1 al \EX_MEM|ALT_INV_DOUT\ [103] $end
$var wire 1 bl \EX_MEM|ALT_INV_DOUT\ [102] $end
$var wire 1 cl \EX_MEM|ALT_INV_DOUT\ [101] $end
$var wire 1 dl \EX_MEM|ALT_INV_DOUT\ [100] $end
$var wire 1 el \EX_MEM|ALT_INV_DOUT\ [99] $end
$var wire 1 fl \EX_MEM|ALT_INV_DOUT\ [98] $end
$var wire 1 gl \EX_MEM|ALT_INV_DOUT\ [97] $end
$var wire 1 hl \EX_MEM|ALT_INV_DOUT\ [96] $end
$var wire 1 il \BLOCO_ID|decoderFUNCT|ALT_INV_Equal4~0_combout\ $end
$var wire 1 jl \BLOCO_ID|decoderOPCODE|ALT_INV_Equal6~0_combout\ $end
$var wire 1 kl \BLOCO_ID|MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[1]~2_combout\ $end
$var wire 1 ll \BLOCO_ID|MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[0]~1_combout\ $end
$var wire 1 ml \BLOCO_ID|MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 nl \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[6]~4_combout\ $end
$var wire 1 ol \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[6]~3_combout\ $end
$var wire 1 pl \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~2_combout\ $end
$var wire 1 ql \BLOCO_ID|decoderInstru1|ALT_INV_Equal0~0_combout\ $end
$var wire 1 rl \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~1_combout\ $end
$var wire 1 sl \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~0_combout\ $end
$var wire 1 tl \BLOCO_ID|decoderOPCODE|ALT_INV_Equal9~0_combout\ $end
$var wire 1 ul \BLOCO_ID|decoderFUNCT|ALT_INV_Equal2~0_combout\ $end
$var wire 1 vl \BLOCO_ID|decoderFUNCT|ALT_INV_Equal1~0_combout\ $end
$var wire 1 wl \BLOCO_ID|decoderOPCODE|ALT_INV_Equal0~0_combout\ $end
$var wire 1 xl \ID_EX|ALT_INV_DOUT\ [184] $end
$var wire 1 yl \ID_EX|ALT_INV_DOUT\ [183] $end
$var wire 1 zl \ID_EX|ALT_INV_DOUT\ [182] $end
$var wire 1 {l \ID_EX|ALT_INV_DOUT\ [181] $end
$var wire 1 |l \ID_EX|ALT_INV_DOUT\ [180] $end
$var wire 1 }l \ID_EX|ALT_INV_DOUT\ [179] $end
$var wire 1 ~l \ID_EX|ALT_INV_DOUT\ [178] $end
$var wire 1 !m \ID_EX|ALT_INV_DOUT\ [177] $end
$var wire 1 "m \ID_EX|ALT_INV_DOUT\ [176] $end
$var wire 1 #m \ID_EX|ALT_INV_DOUT\ [175] $end
$var wire 1 $m \ID_EX|ALT_INV_DOUT\ [174] $end
$var wire 1 %m \ID_EX|ALT_INV_DOUT\ [173] $end
$var wire 1 &m \ID_EX|ALT_INV_DOUT\ [172] $end
$var wire 1 'm \ID_EX|ALT_INV_DOUT\ [171] $end
$var wire 1 (m \ID_EX|ALT_INV_DOUT\ [170] $end
$var wire 1 )m \ID_EX|ALT_INV_DOUT\ [169] $end
$var wire 1 *m \ID_EX|ALT_INV_DOUT\ [168] $end
$var wire 1 +m \ID_EX|ALT_INV_DOUT\ [167] $end
$var wire 1 ,m \ID_EX|ALT_INV_DOUT\ [166] $end
$var wire 1 -m \ID_EX|ALT_INV_DOUT\ [165] $end
$var wire 1 .m \ID_EX|ALT_INV_DOUT\ [164] $end
$var wire 1 /m \ID_EX|ALT_INV_DOUT\ [163] $end
$var wire 1 0m \ID_EX|ALT_INV_DOUT\ [162] $end
$var wire 1 1m \ID_EX|ALT_INV_DOUT\ [161] $end
$var wire 1 2m \ID_EX|ALT_INV_DOUT\ [160] $end
$var wire 1 3m \ID_EX|ALT_INV_DOUT\ [159] $end
$var wire 1 4m \ID_EX|ALT_INV_DOUT\ [158] $end
$var wire 1 5m \ID_EX|ALT_INV_DOUT\ [157] $end
$var wire 1 6m \ID_EX|ALT_INV_DOUT\ [156] $end
$var wire 1 7m \ID_EX|ALT_INV_DOUT\ [155] $end
$var wire 1 8m \ID_EX|ALT_INV_DOUT\ [154] $end
$var wire 1 9m \ID_EX|ALT_INV_DOUT\ [153] $end
$var wire 1 :m \ID_EX|ALT_INV_DOUT\ [152] $end
$var wire 1 ;m \ID_EX|ALT_INV_DOUT\ [151] $end
$var wire 1 <m \ID_EX|ALT_INV_DOUT\ [150] $end
$var wire 1 =m \ID_EX|ALT_INV_DOUT\ [149] $end
$var wire 1 >m \ID_EX|ALT_INV_DOUT\ [148] $end
$var wire 1 ?m \ID_EX|ALT_INV_DOUT\ [147] $end
$var wire 1 @m \ID_EX|ALT_INV_DOUT\ [146] $end
$var wire 1 Am \ID_EX|ALT_INV_DOUT\ [145] $end
$var wire 1 Bm \ID_EX|ALT_INV_DOUT\ [144] $end
$var wire 1 Cm \ID_EX|ALT_INV_DOUT\ [143] $end
$var wire 1 Dm \ID_EX|ALT_INV_DOUT\ [142] $end
$var wire 1 Em \ID_EX|ALT_INV_DOUT\ [141] $end
$var wire 1 Fm \ID_EX|ALT_INV_DOUT\ [140] $end
$var wire 1 Gm \ID_EX|ALT_INV_DOUT\ [139] $end
$var wire 1 Hm \ID_EX|ALT_INV_DOUT\ [138] $end
$var wire 1 Im \ID_EX|ALT_INV_DOUT\ [137] $end
$var wire 1 Jm \ID_EX|ALT_INV_DOUT\ [136] $end
$var wire 1 Km \ID_EX|ALT_INV_DOUT\ [135] $end
$var wire 1 Lm \ID_EX|ALT_INV_DOUT\ [134] $end
$var wire 1 Mm \ID_EX|ALT_INV_DOUT\ [133] $end
$var wire 1 Nm \ID_EX|ALT_INV_DOUT\ [132] $end
$var wire 1 Om \ID_EX|ALT_INV_DOUT\ [131] $end
$var wire 1 Pm \ID_EX|ALT_INV_DOUT\ [130] $end
$var wire 1 Qm \ID_EX|ALT_INV_DOUT\ [129] $end
$var wire 1 Rm \ID_EX|ALT_INV_DOUT\ [128] $end
$var wire 1 Sm \ID_EX|ALT_INV_DOUT\ [127] $end
$var wire 1 Tm \ID_EX|ALT_INV_DOUT\ [126] $end
$var wire 1 Um \ID_EX|ALT_INV_DOUT\ [125] $end
$var wire 1 Vm \ID_EX|ALT_INV_DOUT\ [124] $end
$var wire 1 Wm \ID_EX|ALT_INV_DOUT\ [123] $end
$var wire 1 Xm \ID_EX|ALT_INV_DOUT\ [122] $end
$var wire 1 Ym \ID_EX|ALT_INV_DOUT\ [121] $end
$var wire 1 Zm \ID_EX|ALT_INV_DOUT\ [120] $end
$var wire 1 [m \ID_EX|ALT_INV_DOUT\ [119] $end
$var wire 1 \m \ID_EX|ALT_INV_DOUT\ [118] $end
$var wire 1 ]m \ID_EX|ALT_INV_DOUT\ [117] $end
$var wire 1 ^m \ID_EX|ALT_INV_DOUT\ [116] $end
$var wire 1 _m \ID_EX|ALT_INV_DOUT\ [115] $end
$var wire 1 `m \ID_EX|ALT_INV_DOUT\ [114] $end
$var wire 1 am \ID_EX|ALT_INV_DOUT\ [113] $end
$var wire 1 bm \ID_EX|ALT_INV_DOUT\ [112] $end
$var wire 1 cm \ID_EX|ALT_INV_DOUT\ [111] $end
$var wire 1 dm \ID_EX|ALT_INV_DOUT\ [110] $end
$var wire 1 em \ID_EX|ALT_INV_DOUT\ [109] $end
$var wire 1 fm \ID_EX|ALT_INV_DOUT\ [108] $end
$var wire 1 gm \ID_EX|ALT_INV_DOUT\ [107] $end
$var wire 1 hm \ID_EX|ALT_INV_DOUT\ [106] $end
$var wire 1 im \ID_EX|ALT_INV_DOUT\ [105] $end
$var wire 1 jm \ID_EX|ALT_INV_DOUT\ [104] $end
$var wire 1 km \ID_EX|ALT_INV_DOUT\ [103] $end
$var wire 1 lm \ID_EX|ALT_INV_DOUT\ [102] $end
$var wire 1 mm \ID_EX|ALT_INV_DOUT\ [101] $end
$var wire 1 nm \ID_EX|ALT_INV_DOUT\ [100] $end
$var wire 1 om \ID_EX|ALT_INV_DOUT\ [99] $end
$var wire 1 pm \ID_EX|ALT_INV_DOUT\ [98] $end
$var wire 1 qm \ID_EX|ALT_INV_DOUT\ [97] $end
$var wire 1 rm \ID_EX|ALT_INV_DOUT\ [96] $end
$var wire 1 sm \ID_EX|ALT_INV_DOUT\ [95] $end
$var wire 1 tm \ID_EX|ALT_INV_DOUT\ [94] $end
$var wire 1 um \ID_EX|ALT_INV_DOUT\ [93] $end
$var wire 1 vm \ID_EX|ALT_INV_DOUT\ [92] $end
$var wire 1 wm \ID_EX|ALT_INV_DOUT\ [91] $end
$var wire 1 xm \ID_EX|ALT_INV_DOUT\ [90] $end
$var wire 1 ym \ID_EX|ALT_INV_DOUT\ [89] $end
$var wire 1 zm \ID_EX|ALT_INV_DOUT\ [88] $end
$var wire 1 {m \ID_EX|ALT_INV_DOUT\ [87] $end
$var wire 1 |m \ID_EX|ALT_INV_DOUT\ [86] $end
$var wire 1 }m \ID_EX|ALT_INV_DOUT\ [85] $end
$var wire 1 ~m \ID_EX|ALT_INV_DOUT\ [84] $end
$var wire 1 !n \ID_EX|ALT_INV_DOUT\ [83] $end
$var wire 1 "n \ID_EX|ALT_INV_DOUT\ [82] $end
$var wire 1 #n \ID_EX|ALT_INV_DOUT\ [81] $end
$var wire 1 $n \ID_EX|ALT_INV_DOUT\ [80] $end
$var wire 1 %n \ID_EX|ALT_INV_DOUT\ [79] $end
$var wire 1 &n \ID_EX|ALT_INV_DOUT\ [78] $end
$var wire 1 'n \ID_EX|ALT_INV_DOUT\ [77] $end
$var wire 1 (n \ID_EX|ALT_INV_DOUT\ [76] $end
$var wire 1 )n \ID_EX|ALT_INV_DOUT\ [75] $end
$var wire 1 *n \ID_EX|ALT_INV_DOUT\ [74] $end
$var wire 1 +n \ID_EX|ALT_INV_DOUT\ [73] $end
$var wire 1 ,n \ID_EX|ALT_INV_DOUT\ [72] $end
$var wire 1 -n \ID_EX|ALT_INV_DOUT\ [71] $end
$var wire 1 .n \ID_EX|ALT_INV_DOUT\ [70] $end
$var wire 1 /n \ID_EX|ALT_INV_DOUT\ [69] $end
$var wire 1 0n \ID_EX|ALT_INV_DOUT\ [68] $end
$var wire 1 1n \ID_EX|ALT_INV_DOUT\ [67] $end
$var wire 1 2n \ID_EX|ALT_INV_DOUT\ [66] $end
$var wire 1 3n \ID_EX|ALT_INV_DOUT\ [65] $end
$var wire 1 4n \ID_EX|ALT_INV_DOUT\ [64] $end
$var wire 1 5n \ID_EX|ALT_INV_DOUT\ [63] $end
$var wire 1 6n \ID_EX|ALT_INV_DOUT\ [62] $end
$var wire 1 7n \ID_EX|ALT_INV_DOUT\ [61] $end
$var wire 1 8n \ID_EX|ALT_INV_DOUT\ [60] $end
$var wire 1 9n \ID_EX|ALT_INV_DOUT\ [59] $end
$var wire 1 :n \ID_EX|ALT_INV_DOUT\ [58] $end
$var wire 1 ;n \ID_EX|ALT_INV_DOUT\ [57] $end
$var wire 1 <n \ID_EX|ALT_INV_DOUT\ [56] $end
$var wire 1 =n \ID_EX|ALT_INV_DOUT\ [55] $end
$var wire 1 >n \ID_EX|ALT_INV_DOUT\ [54] $end
$var wire 1 ?n \ID_EX|ALT_INV_DOUT\ [53] $end
$var wire 1 @n \ID_EX|ALT_INV_DOUT\ [52] $end
$var wire 1 An \ID_EX|ALT_INV_DOUT\ [51] $end
$var wire 1 Bn \ID_EX|ALT_INV_DOUT\ [50] $end
$var wire 1 Cn \ID_EX|ALT_INV_DOUT\ [49] $end
$var wire 1 Dn \ID_EX|ALT_INV_DOUT\ [48] $end
$var wire 1 En \ID_EX|ALT_INV_DOUT\ [47] $end
$var wire 1 Fn \ID_EX|ALT_INV_DOUT\ [46] $end
$var wire 1 Gn \ID_EX|ALT_INV_DOUT\ [45] $end
$var wire 1 Hn \ID_EX|ALT_INV_DOUT\ [44] $end
$var wire 1 In \ID_EX|ALT_INV_DOUT\ [43] $end
$var wire 1 Jn \ID_EX|ALT_INV_DOUT\ [42] $end
$var wire 1 Kn \ID_EX|ALT_INV_DOUT\ [41] $end
$var wire 1 Ln \ID_EX|ALT_INV_DOUT\ [40] $end
$var wire 1 Mn \ID_EX|ALT_INV_DOUT\ [39] $end
$var wire 1 Nn \ID_EX|ALT_INV_DOUT\ [38] $end
$var wire 1 On \ID_EX|ALT_INV_DOUT\ [37] $end
$var wire 1 Pn \ID_EX|ALT_INV_DOUT\ [36] $end
$var wire 1 Qn \ID_EX|ALT_INV_DOUT\ [35] $end
$var wire 1 Rn \ID_EX|ALT_INV_DOUT\ [34] $end
$var wire 1 Sn \ID_EX|ALT_INV_DOUT\ [33] $end
$var wire 1 Tn \ID_EX|ALT_INV_DOUT\ [32] $end
$var wire 1 Un \ID_EX|ALT_INV_DOUT\ [31] $end
$var wire 1 Vn \ID_EX|ALT_INV_DOUT\ [30] $end
$var wire 1 Wn \ID_EX|ALT_INV_DOUT\ [29] $end
$var wire 1 Xn \ID_EX|ALT_INV_DOUT\ [28] $end
$var wire 1 Yn \ID_EX|ALT_INV_DOUT\ [27] $end
$var wire 1 Zn \ID_EX|ALT_INV_DOUT\ [26] $end
$var wire 1 [n \ID_EX|ALT_INV_DOUT\ [25] $end
$var wire 1 \n \ID_EX|ALT_INV_DOUT\ [24] $end
$var wire 1 ]n \ID_EX|ALT_INV_DOUT\ [23] $end
$var wire 1 ^n \ID_EX|ALT_INV_DOUT\ [22] $end
$var wire 1 _n \ID_EX|ALT_INV_DOUT\ [21] $end
$var wire 1 `n \ID_EX|ALT_INV_DOUT\ [20] $end
$var wire 1 an \ID_EX|ALT_INV_DOUT\ [19] $end
$var wire 1 bn \ID_EX|ALT_INV_DOUT\ [18] $end
$var wire 1 cn \ID_EX|ALT_INV_DOUT\ [17] $end
$var wire 1 dn \ID_EX|ALT_INV_DOUT\ [16] $end
$var wire 1 en \ID_EX|ALT_INV_DOUT\ [15] $end
$var wire 1 fn \ID_EX|ALT_INV_DOUT\ [14] $end
$var wire 1 gn \ID_EX|ALT_INV_DOUT\ [13] $end
$var wire 1 hn \ID_EX|ALT_INV_DOUT\ [12] $end
$var wire 1 in \ID_EX|ALT_INV_DOUT\ [11] $end
$var wire 1 jn \ID_EX|ALT_INV_DOUT\ [10] $end
$var wire 1 kn \ID_EX|ALT_INV_DOUT\ [9] $end
$var wire 1 ln \ID_EX|ALT_INV_DOUT\ [8] $end
$var wire 1 mn \ID_EX|ALT_INV_DOUT\ [7] $end
$var wire 1 nn \ID_EX|ALT_INV_DOUT\ [6] $end
$var wire 1 on \ID_EX|ALT_INV_DOUT\ [5] $end
$var wire 1 pn \ID_EX|ALT_INV_DOUT\ [4] $end
$var wire 1 qn \ID_EX|ALT_INV_DOUT\ [3] $end
$var wire 1 rn \ID_EX|ALT_INV_DOUT\ [2] $end
$var wire 1 sn \ID_EX|ALT_INV_DOUT\ [1] $end
$var wire 1 tn \ID_EX|ALT_INV_DOUT\ [0] $end
$var wire 1 un \MUX_INFO|ALT_INV_MUX_OUT[22]~31_combout\ $end
$var wire 1 vn \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [31] $end
$var wire 1 wn \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [30] $end
$var wire 1 xn \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [29] $end
$var wire 1 yn \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [28] $end
$var wire 1 zn \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [27] $end
$var wire 1 {n \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [26] $end
$var wire 1 |n \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [25] $end
$var wire 1 }n \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [24] $end
$var wire 1 ~n \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [23] $end
$var wire 1 !o \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [22] $end
$var wire 1 "o \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [21] $end
$var wire 1 #o \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [20] $end
$var wire 1 $o \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [19] $end
$var wire 1 %o \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [18] $end
$var wire 1 &o \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [17] $end
$var wire 1 'o \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [16] $end
$var wire 1 (o \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [15] $end
$var wire 1 )o \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [14] $end
$var wire 1 *o \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [13] $end
$var wire 1 +o \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [12] $end
$var wire 1 ,o \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [11] $end
$var wire 1 -o \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [10] $end
$var wire 1 .o \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [9] $end
$var wire 1 /o \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [8] $end
$var wire 1 0o \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [7] $end
$var wire 1 1o \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [6] $end
$var wire 1 2o \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [5] $end
$var wire 1 3o \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [4] $end
$var wire 1 4o \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [3] $end
$var wire 1 5o \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [2] $end
$var wire 1 6o \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [1] $end
$var wire 1 7o \BLOCO_IF|PC_REG|ALT_INV_DOUT\ [0] $end
$var wire 1 8o \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[22]~31_combout\ $end
$var wire 1 9o \MUX_INFO|ALT_INV_MUX_OUT[21]~30_combout\ $end
$var wire 1 :o \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[21]~30_combout\ $end
$var wire 1 ;o \MUX_INFO|ALT_INV_MUX_OUT[23]~29_combout\ $end
$var wire 1 <o \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[23]~29_combout\ $end
$var wire 1 =o \MUX_INFO|ALT_INV_MUX_OUT[20]~28_combout\ $end
$var wire 1 >o \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[20]~28_combout\ $end
$var wire 1 ?o \MUX_INFO|ALT_INV_MUX_OUT[18]~27_combout\ $end
$var wire 1 @o \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[18]~27_combout\ $end
$var wire 1 Ao \MUX_INFO|ALT_INV_MUX_OUT[17]~26_combout\ $end
$var wire 1 Bo \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[17]~26_combout\ $end
$var wire 1 Co \MUX_INFO|ALT_INV_MUX_OUT[19]~25_combout\ $end
$var wire 1 Do \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[19]~25_combout\ $end
$var wire 1 Eo \MUX_INFO|ALT_INV_MUX_OUT[16]~24_combout\ $end
$var wire 1 Fo \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[16]~24_combout\ $end
$var wire 1 Go \MUX_INFO|ALT_INV_MUX_OUT[14]~23_combout\ $end
$var wire 1 Ho \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[14]~23_combout\ $end
$var wire 1 Io \MUX_INFO|ALT_INV_MUX_OUT[13]~22_combout\ $end
$var wire 1 Jo \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[13]~22_combout\ $end
$var wire 1 Ko \MUX_INFO|ALT_INV_MUX_OUT[15]~21_combout\ $end
$var wire 1 Lo \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[15]~21_combout\ $end
$var wire 1 Mo \MUX_INFO|ALT_INV_MUX_OUT[12]~20_combout\ $end
$var wire 1 No \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[12]~20_combout\ $end
$var wire 1 Oo \MUX_INFO|ALT_INV_MUX_OUT[10]~19_combout\ $end
$var wire 1 Po \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[10]~19_combout\ $end
$var wire 1 Qo \MUX_INFO|ALT_INV_MUX_OUT[9]~18_combout\ $end
$var wire 1 Ro \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[9]~18_combout\ $end
$var wire 1 So \MUX_INFO|ALT_INV_MUX_OUT[11]~17_combout\ $end
$var wire 1 To \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[11]~17_combout\ $end
$var wire 1 Uo \MUX_INFO|ALT_INV_MUX_OUT[8]~16_combout\ $end
$var wire 1 Vo \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[8]~16_combout\ $end
$var wire 1 Wo \MUX_INFO|ALT_INV_MUX_OUT[6]~15_combout\ $end
$var wire 1 Xo \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[6]~15_combout\ $end
$var wire 1 Yo \MUX_INFO|ALT_INV_MUX_OUT[5]~14_combout\ $end
$var wire 1 Zo \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[5]~14_combout\ $end
$var wire 1 [o \MUX_INFO|ALT_INV_MUX_OUT[7]~13_combout\ $end
$var wire 1 \o \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[7]~13_combout\ $end
$var wire 1 ]o \MUX_INFO|ALT_INV_MUX_OUT[4]~12_combout\ $end
$var wire 1 ^o \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[4]~12_combout\ $end
$var wire 1 _o \MUX_INFO|ALT_INV_MUX_OUT[2]~11_combout\ $end
$var wire 1 `o \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[2]~11_combout\ $end
$var wire 1 ao \MUX_INFO|ALT_INV_MUX_OUT[1]~10_combout\ $end
$var wire 1 bo \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[1]~10_combout\ $end
$var wire 1 co \MUX_INFO|ALT_INV_MUX_OUT[3]~9_combout\ $end
$var wire 1 do \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[3]~9_combout\ $end
$var wire 1 eo \MUX_INFO|ALT_INV_MUX_OUT[0]~8_combout\ $end
$var wire 1 fo \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[0]~8_combout\ $end
$var wire 1 go \BLOCO_EX|ULA1|ALT_INV_Equal0~6_combout\ $end
$var wire 1 ho \BLOCO_EX|ULA1|ALT_INV_Equal0~5_combout\ $end
$var wire 1 io \BLOCO_EX|ULA1|ALT_INV_Equal0~4_combout\ $end
$var wire 1 jo \BLOCO_EX|ULA1|ALT_INV_Equal0~3_combout\ $end
$var wire 1 ko \BLOCO_EX|ULA1|ALT_INV_Equal0~2_combout\ $end
$var wire 1 lo \BLOCO_EX|ULA1|ALT_INV_Equal0~1_combout\ $end
$var wire 1 mo \BLOCO_EX|ULA1|ALT_INV_Equal0~0_combout\ $end
$var wire 1 no \BLOCO_EX|ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 oo \BLOCO_EX|ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 po \BLOCO_EX|ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 qo \BLOCO_EX|ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 ro \BLOCO_EX|ULA1|ULA4|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 so \BLOCO_EX|ULA1|ULA3|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 to \BLOCO_EX|ULA1|ULA2|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 uo \BLOCO_EX|ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 vo \BLOCO_EX|ULA1|ULA5|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 wo \BLOCO_EX|ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 xo \BLOCO_EX|ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 yo \BLOCO_EX|ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 zo \BLOCO_EX|ULA1|ULA10|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 {o \BLOCO_EX|ULA1|ULA11|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 |o \BLOCO_EX|ULA1|ULA12|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 }o \BLOCO_EX|ULA1|ULA13|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 ~o \BLOCO_EX|ULA1|ULA13|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 !p \BLOCO_EX|ULA1|ULA13|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 "p \BLOCO_EX|ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 #p \BLOCO_EX|ULA1|ULA18|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 $p \BLOCO_EX|ULA1|ULA18|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 %p \BLOCO_EX|ULA1|ULA18|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 &p \BLOCO_EX|ULA1|ULA15|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 'p \BLOCO_EX|ULA1|ULA17|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 (p \BLOCO_EX|ULA1|ULA19|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 )p \BLOCO_EX|ULA1|ULA18|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 *p \BLOCO_EX|ULA1|ULA16|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 +p \BLOCO_EX|ULA1|ULA20|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 ,p \BLOCO_EX|ULA1|ULA21|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 -p \BLOCO_EX|ULA1|ULA24|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 .p \BLOCO_EX|ULA1|ULA23|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 /p \BLOCO_EX|ULA1|ULA22|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 0p \BLOCO_EX|ULA1|ULA23|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 1p \BLOCO_EX|ULA1|ULA23|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 2p \BLOCO_EX|ULA1|ULA23|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 3p \BLOCO_EX|ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ $end
$var wire 1 4p \BLOCO_EX|ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 5p \BLOCO_EX|ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 6p \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[31]~7_combout\ $end
$var wire 1 7p \BLOCO_EX|ULA1|ULA32|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 8p \BLOCO_EX|ULA1|ULA32|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 9p \BLOCO_EX|ULA1|ULA32|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 :p \BLOCO_EX|ULA1|ULA32|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 ;p \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[30]~6_combout\ $end
$var wire 1 <p \BLOCO_EX|ULA1|ULA31|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 =p \BLOCO_EX|ULA1|ULA31|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 >p \BLOCO_EX|ULA1|ULA30|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 ?p \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[29]~5_combout\ $end
$var wire 1 @p \BLOCO_EX|ULA1|ULA30|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 Ap \BLOCO_EX|ULA1|ULA30|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 Bp \BLOCO_EX|ULA1|ULA30|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 Cp \BLOCO_EX|ULA1|ULA30|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 Dp \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[28]~4_combout\ $end
$var wire 1 Ep \BLOCO_EX|ULA1|ULA29|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 Fp \BLOCO_EX|ULA1|ULA29|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 Gp \BLOCO_EX|ULA1|ULA28|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 Hp \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[27]~3_combout\ $end
$var wire 1 Ip \BLOCO_EX|ULA1|ULA28|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 Jp \BLOCO_EX|ULA1|ULA28|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 Kp \BLOCO_EX|ULA1|ULA28|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 Lp \BLOCO_EX|ULA1|ULA28|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 Mp \BLOCO_EX|ULA1|ULA11|MuxOperacao|ALT_INV_Equal2~0_combout\ $end
$var wire 1 Np \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[26]~2_combout\ $end
$var wire 1 Op \BLOCO_EX|ULA1|ULA27|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 Pp \BLOCO_EX|ULA1|ULA27|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 Qp \BLOCO_EX|ULA1|ULA26|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 Rp \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[25]~1_combout\ $end
$var wire 1 Sp \BLOCO_EX|ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 Tp \BLOCO_EX|ULA1|ULA26|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 Up \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[24]~0_combout\ $end
$var wire 1 Vp \BLOCO_EX|ULA1|ULA25|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ $end
$var wire 1 Wp \BLOCO_EX|ULA1|ULA25|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 Xp \BLOCO_EX|ULA1|ULA24|Somador|ALT_INV_cOut~1_combout\ $end
$var wire 1 Yp \BLOCO_EX|ULA1|ULA24|Somador|ALT_INV_cOut~0_combout\ $end
$var wire 1 Zp \BLOCO_EX|ULA1|ULA24|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 [p \BLOCO_EX|ULA1|ULA24|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 \p \BLOCO_EX|ULA1|ULA23|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 ]p \BLOCO_EX|ULA1|ULA22|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 ^p \BLOCO_EX|ULA1|ULA21|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 _p \BLOCO_EX|ULA1|ULA21|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 `p \BLOCO_EX|ULA1|ULA20|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 ap \BLOCO_EX|ULA1|ULA19|Somador|ALT_INV_cOut~1_combout\ $end
$var wire 1 bp \BLOCO_EX|ULA1|ULA19|Somador|ALT_INV_cOut~0_combout\ $end
$var wire 1 cp \BLOCO_EX|ULA1|ULA19|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 dp \BLOCO_EX|ULA1|ULA19|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 ep \BLOCO_EX|ULA1|ULA18|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 fp \BLOCO_EX|ULA1|ULA17|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 gp \BLOCO_EX|ULA1|ULA16|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 hp \BLOCO_EX|ULA1|ULA16|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 ip \BLOCO_EX|ULA1|ULA15|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 jp \BLOCO_EX|ULA1|ULA14|Somador|ALT_INV_cOut~1_combout\ $end
$var wire 1 kp \BLOCO_EX|ULA1|ULA14|Somador|ALT_INV_cOut~0_combout\ $end
$var wire 1 lp \BLOCO_EX|ULA1|ULA14|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 mp \BLOCO_EX|ULA1|ULA13|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 np \BLOCO_EX|ULA1|ULA12|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 op \BLOCO_EX|ULA1|ULA11|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 pp \BLOCO_EX|ULA1|ULA11|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 qp \BLOCO_EX|ULA1|ULA10|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 rp \BLOCO_EX|ULA1|ULA9|Somador|ALT_INV_cOut~1_combout\ $end
$var wire 1 sp \BLOCO_EX|ULA1|ULA9|Somador|ALT_INV_cOut~0_combout\ $end
$var wire 1 tp \BLOCO_EX|ULA1|ULA9|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 up \BLOCO_EX|ULA1|ULA8|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 vp \BLOCO_EX|ULA1|ULA7|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 wp \BLOCO_EX|ULA1|ULA6|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 xp \BLOCO_EX|ULA1|ULA6|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 yp \BLOCO_EX|ULA1|ULA5|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 zp \BLOCO_EX|ULA1|ULA4|Somador|ALT_INV_cOut~1_combout\ $end
$var wire 1 {p \BLOCO_EX|ULA1|ULA4|Somador|ALT_INV_cOut~0_combout\ $end
$var wire 1 |p \BLOCO_EX|ULA1|ULA4|Somador|ALT_INV_saida~0_combout\ $end
$var wire 1 }p \BLOCO_EX|ULA1|ULA3|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 ~p \BLOCO_EX|ULA1|ULA2|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 !q \BLOCO_EX|ULA1|ULA1|Somador|ALT_INV_cOut~combout\ $end
$var wire 1 "q \BLOCO_EX|Somador2|ALT_INV_Add0~117_sumout\ $end
$var wire 1 #q \BLOCO_IF|Somador1|ALT_INV_Add0~117_sumout\ $end
$var wire 1 $q \BLOCO_EX|Somador2|ALT_INV_Add0~113_sumout\ $end
$var wire 1 %q \BLOCO_IF|Somador1|ALT_INV_Add0~113_sumout\ $end
$var wire 1 &q \BLOCO_EX|Somador2|ALT_INV_Add0~109_sumout\ $end
$var wire 1 'q \BLOCO_IF|Somador1|ALT_INV_Add0~109_sumout\ $end
$var wire 1 (q \BLOCO_EX|Somador2|ALT_INV_Add0~105_sumout\ $end
$var wire 1 )q \BLOCO_IF|Somador1|ALT_INV_Add0~105_sumout\ $end
$var wire 1 *q \BLOCO_EX|Somador2|ALT_INV_Add0~101_sumout\ $end
$var wire 1 +q \BLOCO_IF|Somador1|ALT_INV_Add0~101_sumout\ $end
$var wire 1 ,q \BLOCO_EX|Somador2|ALT_INV_Add0~97_sumout\ $end
$var wire 1 -q \BLOCO_IF|Somador1|ALT_INV_Add0~97_sumout\ $end
$var wire 1 .q \BLOCO_EX|Somador2|ALT_INV_Add0~93_sumout\ $end
$var wire 1 /q \BLOCO_IF|Somador1|ALT_INV_Add0~93_sumout\ $end
$var wire 1 0q \BLOCO_EX|Somador2|ALT_INV_Add0~89_sumout\ $end
$var wire 1 1q \BLOCO_IF|Somador1|ALT_INV_Add0~89_sumout\ $end
$var wire 1 2q \BLOCO_EX|Somador2|ALT_INV_Add0~85_sumout\ $end
$var wire 1 3q \BLOCO_IF|Somador1|ALT_INV_Add0~85_sumout\ $end
$var wire 1 4q \BLOCO_EX|Somador2|ALT_INV_Add0~81_sumout\ $end
$var wire 1 5q \BLOCO_IF|Somador1|ALT_INV_Add0~81_sumout\ $end
$var wire 1 6q \BLOCO_EX|Somador2|ALT_INV_Add0~77_sumout\ $end
$var wire 1 7q \BLOCO_IF|Somador1|ALT_INV_Add0~77_sumout\ $end
$var wire 1 8q \BLOCO_EX|Somador2|ALT_INV_Add0~73_sumout\ $end
$var wire 1 9q \BLOCO_IF|Somador1|ALT_INV_Add0~73_sumout\ $end
$var wire 1 :q \BLOCO_EX|Somador2|ALT_INV_Add0~69_sumout\ $end
$var wire 1 ;q \BLOCO_IF|Somador1|ALT_INV_Add0~69_sumout\ $end
$var wire 1 <q \BLOCO_EX|Somador2|ALT_INV_Add0~65_sumout\ $end
$var wire 1 =q \BLOCO_IF|Somador1|ALT_INV_Add0~65_sumout\ $end
$var wire 1 >q \BLOCO_EX|Somador2|ALT_INV_Add0~61_sumout\ $end
$var wire 1 ?q \BLOCO_IF|Somador1|ALT_INV_Add0~61_sumout\ $end
$var wire 1 @q \BLOCO_EX|Somador2|ALT_INV_Add0~57_sumout\ $end
$var wire 1 Aq \BLOCO_IF|Somador1|ALT_INV_Add0~57_sumout\ $end
$var wire 1 Bq \BLOCO_EX|Somador2|ALT_INV_Add0~53_sumout\ $end
$var wire 1 Cq \BLOCO_IF|Somador1|ALT_INV_Add0~53_sumout\ $end
$var wire 1 Dq \BLOCO_EX|Somador2|ALT_INV_Add0~49_sumout\ $end
$var wire 1 Eq \BLOCO_IF|Somador1|ALT_INV_Add0~49_sumout\ $end
$var wire 1 Fq \BLOCO_EX|Somador2|ALT_INV_Add0~45_sumout\ $end
$var wire 1 Gq \BLOCO_IF|Somador1|ALT_INV_Add0~45_sumout\ $end
$var wire 1 Hq \BLOCO_EX|Somador2|ALT_INV_Add0~41_sumout\ $end
$var wire 1 Iq \BLOCO_IF|Somador1|ALT_INV_Add0~41_sumout\ $end
$var wire 1 Jq \BLOCO_EX|Somador2|ALT_INV_Add0~37_sumout\ $end
$var wire 1 Kq \BLOCO_IF|Somador1|ALT_INV_Add0~37_sumout\ $end
$var wire 1 Lq \BLOCO_EX|Somador2|ALT_INV_Add0~33_sumout\ $end
$var wire 1 Mq \BLOCO_IF|Somador1|ALT_INV_Add0~33_sumout\ $end
$var wire 1 Nq \BLOCO_EX|Somador2|ALT_INV_Add0~29_sumout\ $end
$var wire 1 Oq \BLOCO_IF|Somador1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 Pq \BLOCO_EX|Somador2|ALT_INV_Add0~25_sumout\ $end
$var wire 1 Qq \BLOCO_IF|Somador1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 Rq \BLOCO_EX|Somador2|ALT_INV_Add0~21_sumout\ $end
$var wire 1 Sq \BLOCO_IF|Somador1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 Tq \BLOCO_EX|Somador2|ALT_INV_Add0~17_sumout\ $end
$var wire 1 Uq \BLOCO_IF|Somador1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 Vq \BLOCO_EX|Somador2|ALT_INV_Add0~13_sumout\ $end
$var wire 1 Wq \BLOCO_IF|Somador1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 Xq \BLOCO_EX|Somador2|ALT_INV_Add0~9_sumout\ $end
$var wire 1 Yq \BLOCO_IF|Somador1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 Zq \BLOCO_EX|Somador2|ALT_INV_Add0~5_sumout\ $end
$var wire 1 [q \BLOCO_IF|Somador1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 \q \BLOCO_EX|Somador2|ALT_INV_Add0~1_sumout\ $end
$var wire 1 ]q \BLOCO_IF|Somador1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 ^q \ALT_INV_SW[1]~input_o\ $end
$var wire 1 _q \ALT_INV_SW[0]~input_o\ $end
$var wire 1 `q \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[13]~13_combout\ $end
$var wire 1 aq \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[13]~12_combout\ $end
$var wire 1 bq \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[13]~11_combout\ $end
$var wire 1 cq \BLOCO_EX|ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~4_combout\ $end
$var wire 1 dq \BLOCO_EX|ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ $end
$var wire 1 eq \BLOCO_EX|ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ $end
$var wire 1 fq \BLOCO_EX|ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 gq \BLOCO_EX|ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~4_combout\ $end
$var wire 1 hq \BLOCO_EX|ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ $end
$var wire 1 iq \BLOCO_EX|ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ $end
$var wire 1 jq \BLOCO_EX|ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 kq \BLOCO_EX|ULA1|ULA30|Somador|ALT_INV_cOut~1_combout\ $end
$var wire 1 lq \BLOCO_EX|ULA1|ULA30|Somador|ALT_INV_cOut~0_combout\ $end
$var wire 1 mq \BLOCO_ID|MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[0]~6_combout\ $end
$var wire 1 nq \BLOCO_EX|ULA1|ULA21|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ $end
$var wire 1 oq \BLOCO_EX|ULA1|ULA21|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 pq \BLOCO_EX|ULA1|ULA11|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ $end
$var wire 1 qq \BLOCO_EX|ULA1|ULA11|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 rq \BLOCO_EX|ULA1|ULA16|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ $end
$var wire 1 sq \BLOCO_EX|ULA1|ULA16|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 tq \BLOCO_EX|ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ $end
$var wire 1 uq \BLOCO_EX|ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 vq \BLOCO_EX|ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~4_combout\ $end
$var wire 1 wq \BLOCO_EX|ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ $end
$var wire 1 xq \BLOCO_EX|ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ $end
$var wire 1 yq \BLOCO_ID|MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[0]~5_combout\ $end
$var wire 1 zq \BLOCO_MEM|RAM1|ALT_INV_Decoder0~93_combout\ $end
$var wire 1 {q \BLOCO_MEM|RAM1|ALT_INV_Decoder0~90_combout\ $end
$var wire 1 |q \BLOCO_MEM|RAM1|ALT_INV_Decoder0~87_combout\ $end
$var wire 1 }q \BLOCO_MEM|RAM1|ALT_INV_Decoder0~84_combout\ $end
$var wire 1 ~q \BLOCO_MEM|RAM1|ALT_INV_Decoder0~81_combout\ $end
$var wire 1 !r \BLOCO_MEM|RAM1|ALT_INV_Decoder0~78_combout\ $end
$var wire 1 "r \BLOCO_MEM|RAM1|ALT_INV_Decoder0~75_combout\ $end
$var wire 1 #r \BLOCO_MEM|RAM1|ALT_INV_Decoder0~72_combout\ $end
$var wire 1 $r \BLOCO_MEM|RAM1|ALT_INV_Decoder0~69_combout\ $end
$var wire 1 %r \BLOCO_MEM|RAM1|ALT_INV_Decoder0~66_combout\ $end
$var wire 1 &r \BLOCO_MEM|RAM1|ALT_INV_Decoder0~63_combout\ $end
$var wire 1 'r \BLOCO_MEM|RAM1|ALT_INV_Decoder0~60_combout\ $end
$var wire 1 (r \BLOCO_MEM|RAM1|ALT_INV_Decoder0~57_combout\ $end
$var wire 1 )r \BLOCO_MEM|RAM1|ALT_INV_Decoder0~54_combout\ $end
$var wire 1 *r \BLOCO_MEM|RAM1|ALT_INV_Decoder0~51_combout\ $end
$var wire 1 +r \BLOCO_MEM|RAM1|ALT_INV_Decoder0~48_combout\ $end
$var wire 1 ,r \BLOCO_MEM|RAM1|ALT_INV_Decoder0~45_combout\ $end
$var wire 1 -r \BLOCO_MEM|RAM1|ALT_INV_Decoder0~42_combout\ $end
$var wire 1 .r \BLOCO_MEM|RAM1|ALT_INV_Decoder0~39_combout\ $end
$var wire 1 /r \BLOCO_MEM|RAM1|ALT_INV_Decoder0~36_combout\ $end
$var wire 1 0r \BLOCO_MEM|RAM1|ALT_INV_Decoder0~33_combout\ $end
$var wire 1 1r \BLOCO_MEM|RAM1|ALT_INV_Decoder0~30_combout\ $end
$var wire 1 2r \BLOCO_MEM|RAM1|ALT_INV_Decoder0~27_combout\ $end
$var wire 1 3r \BLOCO_MEM|RAM1|ALT_INV_Decoder0~24_combout\ $end
$var wire 1 4r \BLOCO_MEM|RAM1|ALT_INV_Decoder0~21_combout\ $end
$var wire 1 5r \BLOCO_MEM|RAM1|ALT_INV_Decoder0~18_combout\ $end
$var wire 1 6r \BLOCO_MEM|RAM1|ALT_INV_Decoder0~15_combout\ $end
$var wire 1 7r \BLOCO_MEM|RAM1|ALT_INV_Decoder0~12_combout\ $end
$var wire 1 8r \BLOCO_MEM|RAM1|ALT_INV_Decoder0~9_combout\ $end
$var wire 1 9r \BLOCO_MEM|RAM1|ALT_INV_Decoder0~6_combout\ $end
$var wire 1 :r \BLOCO_MEM|RAM1|ALT_INV_Decoder0~3_combout\ $end
$var wire 1 ;r \BLOCO_MEM|RAM1|ALT_INV_Decoder0~0_combout\ $end
$var wire 1 <r \BLOCO_IF|ROM1|ALT_INV_Mux3~0_combout\ $end
$var wire 1 =r \BLOCO_MEM|RAM1|ALT_INV_Mux9~20_combout\ $end
$var wire 1 >r \BLOCO_MEM|RAM1|ALT_INV_Mux9~19_combout\ $end
$var wire 1 ?r \BLOCO_MEM|RAM1|ALT_INV_Mux9~18_combout\ $end
$var wire 1 @r \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][22]~q\ $end
$var wire 1 Ar \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][22]~q\ $end
$var wire 1 Br \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][22]~q\ $end
$var wire 1 Cr \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][22]~q\ $end
$var wire 1 Dr \BLOCO_MEM|RAM1|ALT_INV_Mux9~17_combout\ $end
$var wire 1 Er \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][22]~q\ $end
$var wire 1 Fr \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][22]~q\ $end
$var wire 1 Gr \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][22]~q\ $end
$var wire 1 Hr \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][22]~q\ $end
$var wire 1 Ir \BLOCO_MEM|RAM1|ALT_INV_Mux9~16_combout\ $end
$var wire 1 Jr \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][22]~q\ $end
$var wire 1 Kr \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][22]~q\ $end
$var wire 1 Lr \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][22]~q\ $end
$var wire 1 Mr \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][22]~q\ $end
$var wire 1 Nr \BLOCO_MEM|RAM1|ALT_INV_Mux9~15_combout\ $end
$var wire 1 Or \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][22]~q\ $end
$var wire 1 Pr \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][22]~q\ $end
$var wire 1 Qr \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][22]~q\ $end
$var wire 1 Rr \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][22]~q\ $end
$var wire 1 Sr \BLOCO_MEM|RAM1|ALT_INV_Mux9~14_combout\ $end
$var wire 1 Tr \BLOCO_MEM|RAM1|ALT_INV_Mux9~13_combout\ $end
$var wire 1 Ur \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][22]~q\ $end
$var wire 1 Vr \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][22]~q\ $end
$var wire 1 Wr \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][22]~q\ $end
$var wire 1 Xr \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][22]~q\ $end
$var wire 1 Yr \BLOCO_MEM|RAM1|ALT_INV_Mux9~12_combout\ $end
$var wire 1 Zr \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][22]~q\ $end
$var wire 1 [r \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][22]~q\ $end
$var wire 1 \r \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][22]~q\ $end
$var wire 1 ]r \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][22]~q\ $end
$var wire 1 ^r \BLOCO_MEM|RAM1|ALT_INV_Mux9~11_combout\ $end
$var wire 1 _r \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][22]~q\ $end
$var wire 1 `r \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][22]~q\ $end
$var wire 1 ar \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][22]~q\ $end
$var wire 1 br \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][22]~q\ $end
$var wire 1 cr \BLOCO_MEM|RAM1|ALT_INV_Mux9~10_combout\ $end
$var wire 1 dr \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][22]~q\ $end
$var wire 1 er \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][22]~q\ $end
$var wire 1 fr \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][22]~q\ $end
$var wire 1 gr \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][22]~q\ $end
$var wire 1 hr \BLOCO_MEM|RAM1|ALT_INV_Mux9~9_combout\ $end
$var wire 1 ir \BLOCO_MEM|RAM1|ALT_INV_Mux9~8_combout\ $end
$var wire 1 jr \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][22]~q\ $end
$var wire 1 kr \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][22]~q\ $end
$var wire 1 lr \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][22]~q\ $end
$var wire 1 mr \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][22]~q\ $end
$var wire 1 nr \BLOCO_MEM|RAM1|ALT_INV_Mux9~7_combout\ $end
$var wire 1 or \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][22]~q\ $end
$var wire 1 pr \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][22]~q\ $end
$var wire 1 qr \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][22]~q\ $end
$var wire 1 rr \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][22]~q\ $end
$var wire 1 sr \BLOCO_MEM|RAM1|ALT_INV_Mux9~6_combout\ $end
$var wire 1 tr \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][22]~q\ $end
$var wire 1 ur \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][22]~q\ $end
$var wire 1 vr \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][22]~q\ $end
$var wire 1 wr \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][22]~q\ $end
$var wire 1 xr \BLOCO_MEM|RAM1|ALT_INV_Mux9~5_combout\ $end
$var wire 1 yr \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][22]~q\ $end
$var wire 1 zr \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][22]~q\ $end
$var wire 1 {r \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][22]~q\ $end
$var wire 1 |r \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][22]~q\ $end
$var wire 1 }r \BLOCO_MEM|RAM1|ALT_INV_Mux9~4_combout\ $end
$var wire 1 ~r \BLOCO_MEM|RAM1|ALT_INV_Mux9~3_combout\ $end
$var wire 1 !s \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][22]~q\ $end
$var wire 1 "s \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][22]~q\ $end
$var wire 1 #s \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][22]~q\ $end
$var wire 1 $s \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][22]~q\ $end
$var wire 1 %s \BLOCO_MEM|RAM1|ALT_INV_Mux9~2_combout\ $end
$var wire 1 &s \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][22]~q\ $end
$var wire 1 's \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][22]~q\ $end
$var wire 1 (s \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][22]~q\ $end
$var wire 1 )s \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][22]~q\ $end
$var wire 1 *s \BLOCO_MEM|RAM1|ALT_INV_Mux9~1_combout\ $end
$var wire 1 +s \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][22]~q\ $end
$var wire 1 ,s \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][22]~q\ $end
$var wire 1 -s \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][22]~q\ $end
$var wire 1 .s \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][22]~q\ $end
$var wire 1 /s \BLOCO_MEM|RAM1|ALT_INV_Mux9~0_combout\ $end
$var wire 1 0s \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][22]~q\ $end
$var wire 1 1s \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][22]~q\ $end
$var wire 1 2s \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][22]~q\ $end
$var wire 1 3s \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][22]~q\ $end
$var wire 1 4s \BLOCO_MEM|RAM1|ALT_INV_Mux10~20_combout\ $end
$var wire 1 5s \BLOCO_MEM|RAM1|ALT_INV_Mux10~19_combout\ $end
$var wire 1 6s \BLOCO_MEM|RAM1|ALT_INV_Mux10~18_combout\ $end
$var wire 1 7s \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][21]~q\ $end
$var wire 1 8s \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][21]~q\ $end
$var wire 1 9s \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][21]~q\ $end
$var wire 1 :s \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][21]~q\ $end
$var wire 1 ;s \BLOCO_MEM|RAM1|ALT_INV_Mux10~17_combout\ $end
$var wire 1 <s \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][21]~q\ $end
$var wire 1 =s \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][21]~q\ $end
$var wire 1 >s \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][21]~q\ $end
$var wire 1 ?s \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][21]~q\ $end
$var wire 1 @s \BLOCO_MEM|RAM1|ALT_INV_Mux10~16_combout\ $end
$var wire 1 As \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][21]~q\ $end
$var wire 1 Bs \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][21]~q\ $end
$var wire 1 Cs \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][21]~q\ $end
$var wire 1 Ds \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][21]~q\ $end
$var wire 1 Es \BLOCO_MEM|RAM1|ALT_INV_Mux10~15_combout\ $end
$var wire 1 Fs \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][21]~q\ $end
$var wire 1 Gs \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][21]~q\ $end
$var wire 1 Hs \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][21]~q\ $end
$var wire 1 Is \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][21]~q\ $end
$var wire 1 Js \BLOCO_MEM|RAM1|ALT_INV_Mux10~14_combout\ $end
$var wire 1 Ks \BLOCO_MEM|RAM1|ALT_INV_Mux10~13_combout\ $end
$var wire 1 Ls \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][21]~q\ $end
$var wire 1 Ms \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][21]~q\ $end
$var wire 1 Ns \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][21]~q\ $end
$var wire 1 Os \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][21]~q\ $end
$var wire 1 Ps \BLOCO_MEM|RAM1|ALT_INV_Mux10~12_combout\ $end
$var wire 1 Qs \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][21]~q\ $end
$var wire 1 Rs \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][21]~q\ $end
$var wire 1 Ss \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][21]~q\ $end
$var wire 1 Ts \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][21]~q\ $end
$var wire 1 Us \BLOCO_MEM|RAM1|ALT_INV_Mux10~11_combout\ $end
$var wire 1 Vs \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][21]~q\ $end
$var wire 1 Ws \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][21]~q\ $end
$var wire 1 Xs \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][21]~q\ $end
$var wire 1 Ys \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][21]~q\ $end
$var wire 1 Zs \BLOCO_MEM|RAM1|ALT_INV_Mux10~10_combout\ $end
$var wire 1 [s \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][21]~q\ $end
$var wire 1 \s \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][21]~q\ $end
$var wire 1 ]s \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][21]~q\ $end
$var wire 1 ^s \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][21]~q\ $end
$var wire 1 _s \BLOCO_MEM|RAM1|ALT_INV_Mux10~9_combout\ $end
$var wire 1 `s \BLOCO_MEM|RAM1|ALT_INV_Mux10~8_combout\ $end
$var wire 1 as \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][21]~q\ $end
$var wire 1 bs \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][21]~q\ $end
$var wire 1 cs \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][21]~q\ $end
$var wire 1 ds \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][21]~q\ $end
$var wire 1 es \BLOCO_MEM|RAM1|ALT_INV_Mux10~7_combout\ $end
$var wire 1 fs \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][21]~q\ $end
$var wire 1 gs \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][21]~q\ $end
$var wire 1 hs \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][21]~q\ $end
$var wire 1 is \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][21]~q\ $end
$var wire 1 js \BLOCO_MEM|RAM1|ALT_INV_Mux10~6_combout\ $end
$var wire 1 ks \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][21]~q\ $end
$var wire 1 ls \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][21]~q\ $end
$var wire 1 ms \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][21]~q\ $end
$var wire 1 ns \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][21]~q\ $end
$var wire 1 os \BLOCO_MEM|RAM1|ALT_INV_Mux10~5_combout\ $end
$var wire 1 ps \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][21]~q\ $end
$var wire 1 qs \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][21]~q\ $end
$var wire 1 rs \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][21]~q\ $end
$var wire 1 ss \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][21]~q\ $end
$var wire 1 ts \BLOCO_MEM|RAM1|ALT_INV_Mux10~4_combout\ $end
$var wire 1 us \BLOCO_MEM|RAM1|ALT_INV_Mux10~3_combout\ $end
$var wire 1 vs \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][21]~q\ $end
$var wire 1 ws \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][21]~q\ $end
$var wire 1 xs \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][21]~q\ $end
$var wire 1 ys \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][21]~q\ $end
$var wire 1 zs \BLOCO_MEM|RAM1|ALT_INV_Mux10~2_combout\ $end
$var wire 1 {s \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][21]~q\ $end
$var wire 1 |s \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][21]~q\ $end
$var wire 1 }s \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][21]~q\ $end
$var wire 1 ~s \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][21]~q\ $end
$var wire 1 !t \BLOCO_MEM|RAM1|ALT_INV_Mux10~1_combout\ $end
$var wire 1 "t \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][21]~q\ $end
$var wire 1 #t \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][21]~q\ $end
$var wire 1 $t \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][21]~q\ $end
$var wire 1 %t \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][21]~q\ $end
$var wire 1 &t \BLOCO_MEM|RAM1|ALT_INV_Mux10~0_combout\ $end
$var wire 1 't \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][21]~q\ $end
$var wire 1 (t \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][21]~q\ $end
$var wire 1 )t \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][21]~q\ $end
$var wire 1 *t \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][21]~q\ $end
$var wire 1 +t \BLOCO_MEM|RAM1|ALT_INV_Mux8~20_combout\ $end
$var wire 1 ,t \BLOCO_MEM|RAM1|ALT_INV_Mux8~19_combout\ $end
$var wire 1 -t \BLOCO_MEM|RAM1|ALT_INV_Mux8~18_combout\ $end
$var wire 1 .t \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][23]~q\ $end
$var wire 1 /t \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][23]~q\ $end
$var wire 1 0t \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][23]~q\ $end
$var wire 1 1t \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][23]~q\ $end
$var wire 1 2t \BLOCO_MEM|RAM1|ALT_INV_Mux8~17_combout\ $end
$var wire 1 3t \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][23]~q\ $end
$var wire 1 4t \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][23]~q\ $end
$var wire 1 5t \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][23]~q\ $end
$var wire 1 6t \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][23]~q\ $end
$var wire 1 7t \BLOCO_MEM|RAM1|ALT_INV_Mux8~16_combout\ $end
$var wire 1 8t \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][23]~q\ $end
$var wire 1 9t \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][23]~q\ $end
$var wire 1 :t \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][23]~q\ $end
$var wire 1 ;t \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][23]~q\ $end
$var wire 1 <t \BLOCO_MEM|RAM1|ALT_INV_Mux8~15_combout\ $end
$var wire 1 =t \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][23]~q\ $end
$var wire 1 >t \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][23]~q\ $end
$var wire 1 ?t \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][23]~q\ $end
$var wire 1 @t \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][23]~q\ $end
$var wire 1 At \BLOCO_MEM|RAM1|ALT_INV_Mux8~14_combout\ $end
$var wire 1 Bt \BLOCO_MEM|RAM1|ALT_INV_Mux8~13_combout\ $end
$var wire 1 Ct \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][23]~q\ $end
$var wire 1 Dt \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][23]~q\ $end
$var wire 1 Et \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][23]~q\ $end
$var wire 1 Ft \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][23]~q\ $end
$var wire 1 Gt \BLOCO_MEM|RAM1|ALT_INV_Mux8~12_combout\ $end
$var wire 1 Ht \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][23]~q\ $end
$var wire 1 It \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][23]~q\ $end
$var wire 1 Jt \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][23]~q\ $end
$var wire 1 Kt \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][23]~q\ $end
$var wire 1 Lt \BLOCO_MEM|RAM1|ALT_INV_Mux8~11_combout\ $end
$var wire 1 Mt \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][23]~q\ $end
$var wire 1 Nt \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][23]~q\ $end
$var wire 1 Ot \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][23]~q\ $end
$var wire 1 Pt \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][23]~q\ $end
$var wire 1 Qt \BLOCO_MEM|RAM1|ALT_INV_Mux8~10_combout\ $end
$var wire 1 Rt \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][23]~q\ $end
$var wire 1 St \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][23]~q\ $end
$var wire 1 Tt \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][23]~q\ $end
$var wire 1 Ut \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][23]~q\ $end
$var wire 1 Vt \BLOCO_MEM|RAM1|ALT_INV_Mux8~9_combout\ $end
$var wire 1 Wt \BLOCO_MEM|RAM1|ALT_INV_Mux8~8_combout\ $end
$var wire 1 Xt \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][23]~q\ $end
$var wire 1 Yt \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][23]~q\ $end
$var wire 1 Zt \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][23]~q\ $end
$var wire 1 [t \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][23]~q\ $end
$var wire 1 \t \BLOCO_MEM|RAM1|ALT_INV_Mux8~7_combout\ $end
$var wire 1 ]t \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][23]~q\ $end
$var wire 1 ^t \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][23]~q\ $end
$var wire 1 _t \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][23]~q\ $end
$var wire 1 `t \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][23]~q\ $end
$var wire 1 at \BLOCO_MEM|RAM1|ALT_INV_Mux8~6_combout\ $end
$var wire 1 bt \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][23]~q\ $end
$var wire 1 ct \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][23]~q\ $end
$var wire 1 dt \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][23]~q\ $end
$var wire 1 et \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][23]~q\ $end
$var wire 1 ft \BLOCO_MEM|RAM1|ALT_INV_Mux8~5_combout\ $end
$var wire 1 gt \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][23]~q\ $end
$var wire 1 ht \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][23]~q\ $end
$var wire 1 it \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][23]~q\ $end
$var wire 1 jt \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][23]~q\ $end
$var wire 1 kt \BLOCO_MEM|RAM1|ALT_INV_Mux8~4_combout\ $end
$var wire 1 lt \BLOCO_MEM|RAM1|ALT_INV_Mux8~3_combout\ $end
$var wire 1 mt \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][23]~q\ $end
$var wire 1 nt \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][23]~q\ $end
$var wire 1 ot \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][23]~q\ $end
$var wire 1 pt \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][23]~q\ $end
$var wire 1 qt \BLOCO_MEM|RAM1|ALT_INV_Mux8~2_combout\ $end
$var wire 1 rt \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][23]~q\ $end
$var wire 1 st \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][23]~q\ $end
$var wire 1 tt \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][23]~q\ $end
$var wire 1 ut \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][23]~q\ $end
$var wire 1 vt \BLOCO_MEM|RAM1|ALT_INV_Mux8~1_combout\ $end
$var wire 1 wt \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][23]~q\ $end
$var wire 1 xt \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][23]~q\ $end
$var wire 1 yt \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][23]~q\ $end
$var wire 1 zt \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][23]~q\ $end
$var wire 1 {t \BLOCO_MEM|RAM1|ALT_INV_Mux8~0_combout\ $end
$var wire 1 |t \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][23]~q\ $end
$var wire 1 }t \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][23]~q\ $end
$var wire 1 ~t \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][23]~q\ $end
$var wire 1 !u \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][23]~q\ $end
$var wire 1 "u \BLOCO_MEM|RAM1|ALT_INV_Mux11~20_combout\ $end
$var wire 1 #u \BLOCO_MEM|RAM1|ALT_INV_Mux11~19_combout\ $end
$var wire 1 $u \BLOCO_MEM|RAM1|ALT_INV_Mux11~18_combout\ $end
$var wire 1 %u \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][20]~q\ $end
$var wire 1 &u \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][20]~q\ $end
$var wire 1 'u \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][20]~q\ $end
$var wire 1 (u \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][20]~q\ $end
$var wire 1 )u \BLOCO_MEM|RAM1|ALT_INV_Mux11~17_combout\ $end
$var wire 1 *u \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][20]~q\ $end
$var wire 1 +u \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][20]~q\ $end
$var wire 1 ,u \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][20]~q\ $end
$var wire 1 -u \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][20]~q\ $end
$var wire 1 .u \BLOCO_MEM|RAM1|ALT_INV_Mux11~16_combout\ $end
$var wire 1 /u \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][20]~q\ $end
$var wire 1 0u \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][20]~q\ $end
$var wire 1 1u \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][20]~q\ $end
$var wire 1 2u \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][20]~q\ $end
$var wire 1 3u \BLOCO_MEM|RAM1|ALT_INV_Mux11~15_combout\ $end
$var wire 1 4u \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][20]~q\ $end
$var wire 1 5u \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][20]~q\ $end
$var wire 1 6u \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][20]~q\ $end
$var wire 1 7u \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][20]~q\ $end
$var wire 1 8u \BLOCO_MEM|RAM1|ALT_INV_Mux11~14_combout\ $end
$var wire 1 9u \BLOCO_MEM|RAM1|ALT_INV_Mux11~13_combout\ $end
$var wire 1 :u \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][20]~q\ $end
$var wire 1 ;u \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][20]~q\ $end
$var wire 1 <u \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][20]~q\ $end
$var wire 1 =u \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][20]~q\ $end
$var wire 1 >u \BLOCO_MEM|RAM1|ALT_INV_Mux11~12_combout\ $end
$var wire 1 ?u \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][20]~q\ $end
$var wire 1 @u \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][20]~q\ $end
$var wire 1 Au \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][20]~q\ $end
$var wire 1 Bu \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][20]~q\ $end
$var wire 1 Cu \BLOCO_MEM|RAM1|ALT_INV_Mux11~11_combout\ $end
$var wire 1 Du \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][20]~q\ $end
$var wire 1 Eu \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][20]~q\ $end
$var wire 1 Fu \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][20]~q\ $end
$var wire 1 Gu \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][20]~q\ $end
$var wire 1 Hu \BLOCO_MEM|RAM1|ALT_INV_Mux11~10_combout\ $end
$var wire 1 Iu \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][20]~q\ $end
$var wire 1 Ju \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][20]~q\ $end
$var wire 1 Ku \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][20]~q\ $end
$var wire 1 Lu \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][20]~q\ $end
$var wire 1 Mu \BLOCO_MEM|RAM1|ALT_INV_Mux11~9_combout\ $end
$var wire 1 Nu \BLOCO_MEM|RAM1|ALT_INV_Mux11~8_combout\ $end
$var wire 1 Ou \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][20]~q\ $end
$var wire 1 Pu \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][20]~q\ $end
$var wire 1 Qu \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][20]~q\ $end
$var wire 1 Ru \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][20]~q\ $end
$var wire 1 Su \BLOCO_MEM|RAM1|ALT_INV_Mux11~7_combout\ $end
$var wire 1 Tu \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][20]~q\ $end
$var wire 1 Uu \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][20]~q\ $end
$var wire 1 Vu \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][20]~q\ $end
$var wire 1 Wu \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][20]~q\ $end
$var wire 1 Xu \BLOCO_MEM|RAM1|ALT_INV_Mux11~6_combout\ $end
$var wire 1 Yu \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][20]~q\ $end
$var wire 1 Zu \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][20]~q\ $end
$var wire 1 [u \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][20]~q\ $end
$var wire 1 \u \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][20]~q\ $end
$var wire 1 ]u \BLOCO_MEM|RAM1|ALT_INV_Mux11~5_combout\ $end
$var wire 1 ^u \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][20]~q\ $end
$var wire 1 _u \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][20]~q\ $end
$var wire 1 `u \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][20]~q\ $end
$var wire 1 au \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][20]~q\ $end
$var wire 1 bu \BLOCO_MEM|RAM1|ALT_INV_Mux11~4_combout\ $end
$var wire 1 cu \BLOCO_MEM|RAM1|ALT_INV_Mux11~3_combout\ $end
$var wire 1 du \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][20]~q\ $end
$var wire 1 eu \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][20]~q\ $end
$var wire 1 fu \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][20]~q\ $end
$var wire 1 gu \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][20]~q\ $end
$var wire 1 hu \BLOCO_MEM|RAM1|ALT_INV_Mux11~2_combout\ $end
$var wire 1 iu \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][20]~q\ $end
$var wire 1 ju \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][20]~q\ $end
$var wire 1 ku \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][20]~q\ $end
$var wire 1 lu \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][20]~q\ $end
$var wire 1 mu \BLOCO_MEM|RAM1|ALT_INV_Mux11~1_combout\ $end
$var wire 1 nu \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][20]~q\ $end
$var wire 1 ou \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][20]~q\ $end
$var wire 1 pu \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][20]~q\ $end
$var wire 1 qu \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][20]~q\ $end
$var wire 1 ru \BLOCO_MEM|RAM1|ALT_INV_Mux11~0_combout\ $end
$var wire 1 su \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][20]~q\ $end
$var wire 1 tu \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][20]~q\ $end
$var wire 1 uu \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][20]~q\ $end
$var wire 1 vu \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][20]~q\ $end
$var wire 1 wu \BLOCO_MEM|RAM1|ALT_INV_Mux13~20_combout\ $end
$var wire 1 xu \BLOCO_MEM|RAM1|ALT_INV_Mux13~19_combout\ $end
$var wire 1 yu \BLOCO_MEM|RAM1|ALT_INV_Mux13~18_combout\ $end
$var wire 1 zu \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][18]~q\ $end
$var wire 1 {u \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][18]~q\ $end
$var wire 1 |u \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][18]~q\ $end
$var wire 1 }u \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][18]~q\ $end
$var wire 1 ~u \BLOCO_MEM|RAM1|ALT_INV_Mux13~17_combout\ $end
$var wire 1 !v \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][18]~q\ $end
$var wire 1 "v \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][18]~q\ $end
$var wire 1 #v \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][18]~q\ $end
$var wire 1 $v \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][18]~q\ $end
$var wire 1 %v \BLOCO_MEM|RAM1|ALT_INV_Mux13~16_combout\ $end
$var wire 1 &v \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][18]~q\ $end
$var wire 1 'v \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][18]~q\ $end
$var wire 1 (v \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][18]~q\ $end
$var wire 1 )v \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][18]~q\ $end
$var wire 1 *v \BLOCO_MEM|RAM1|ALT_INV_Mux13~15_combout\ $end
$var wire 1 +v \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][18]~q\ $end
$var wire 1 ,v \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][18]~q\ $end
$var wire 1 -v \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][18]~q\ $end
$var wire 1 .v \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][18]~q\ $end
$var wire 1 /v \BLOCO_MEM|RAM1|ALT_INV_Mux13~14_combout\ $end
$var wire 1 0v \BLOCO_MEM|RAM1|ALT_INV_Mux13~13_combout\ $end
$var wire 1 1v \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][18]~q\ $end
$var wire 1 2v \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][18]~q\ $end
$var wire 1 3v \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][18]~q\ $end
$var wire 1 4v \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][18]~q\ $end
$var wire 1 5v \BLOCO_MEM|RAM1|ALT_INV_Mux13~12_combout\ $end
$var wire 1 6v \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][18]~q\ $end
$var wire 1 7v \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][18]~q\ $end
$var wire 1 8v \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][18]~q\ $end
$var wire 1 9v \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][18]~q\ $end
$var wire 1 :v \BLOCO_MEM|RAM1|ALT_INV_Mux13~11_combout\ $end
$var wire 1 ;v \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][18]~q\ $end
$var wire 1 <v \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][18]~q\ $end
$var wire 1 =v \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][18]~q\ $end
$var wire 1 >v \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][18]~q\ $end
$var wire 1 ?v \BLOCO_MEM|RAM1|ALT_INV_Mux13~10_combout\ $end
$var wire 1 @v \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][18]~q\ $end
$var wire 1 Av \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][18]~q\ $end
$var wire 1 Bv \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][18]~q\ $end
$var wire 1 Cv \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][18]~q\ $end
$var wire 1 Dv \BLOCO_MEM|RAM1|ALT_INV_Mux13~9_combout\ $end
$var wire 1 Ev \BLOCO_MEM|RAM1|ALT_INV_Mux13~8_combout\ $end
$var wire 1 Fv \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][18]~q\ $end
$var wire 1 Gv \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][18]~q\ $end
$var wire 1 Hv \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][18]~q\ $end
$var wire 1 Iv \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][18]~q\ $end
$var wire 1 Jv \BLOCO_MEM|RAM1|ALT_INV_Mux13~7_combout\ $end
$var wire 1 Kv \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][18]~q\ $end
$var wire 1 Lv \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][18]~q\ $end
$var wire 1 Mv \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][18]~q\ $end
$var wire 1 Nv \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][18]~q\ $end
$var wire 1 Ov \BLOCO_MEM|RAM1|ALT_INV_Mux13~6_combout\ $end
$var wire 1 Pv \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][18]~q\ $end
$var wire 1 Qv \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][18]~q\ $end
$var wire 1 Rv \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][18]~q\ $end
$var wire 1 Sv \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][18]~q\ $end
$var wire 1 Tv \BLOCO_MEM|RAM1|ALT_INV_Mux13~5_combout\ $end
$var wire 1 Uv \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][18]~q\ $end
$var wire 1 Vv \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][18]~q\ $end
$var wire 1 Wv \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][18]~q\ $end
$var wire 1 Xv \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][18]~q\ $end
$var wire 1 Yv \BLOCO_MEM|RAM1|ALT_INV_Mux13~4_combout\ $end
$var wire 1 Zv \BLOCO_MEM|RAM1|ALT_INV_Mux13~3_combout\ $end
$var wire 1 [v \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][18]~q\ $end
$var wire 1 \v \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][18]~q\ $end
$var wire 1 ]v \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][18]~q\ $end
$var wire 1 ^v \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][18]~q\ $end
$var wire 1 _v \BLOCO_MEM|RAM1|ALT_INV_Mux13~2_combout\ $end
$var wire 1 `v \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][18]~q\ $end
$var wire 1 av \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][18]~q\ $end
$var wire 1 bv \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][18]~q\ $end
$var wire 1 cv \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][18]~q\ $end
$var wire 1 dv \BLOCO_MEM|RAM1|ALT_INV_Mux13~1_combout\ $end
$var wire 1 ev \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][18]~q\ $end
$var wire 1 fv \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][18]~q\ $end
$var wire 1 gv \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][18]~q\ $end
$var wire 1 hv \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][18]~q\ $end
$var wire 1 iv \BLOCO_MEM|RAM1|ALT_INV_Mux13~0_combout\ $end
$var wire 1 jv \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][18]~q\ $end
$var wire 1 kv \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][18]~q\ $end
$var wire 1 lv \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][18]~q\ $end
$var wire 1 mv \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][18]~q\ $end
$var wire 1 nv \BLOCO_MEM|RAM1|ALT_INV_Mux14~20_combout\ $end
$var wire 1 ov \BLOCO_MEM|RAM1|ALT_INV_Mux14~19_combout\ $end
$var wire 1 pv \BLOCO_MEM|RAM1|ALT_INV_Mux14~18_combout\ $end
$var wire 1 qv \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][17]~q\ $end
$var wire 1 rv \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][17]~q\ $end
$var wire 1 sv \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][17]~q\ $end
$var wire 1 tv \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][17]~q\ $end
$var wire 1 uv \BLOCO_MEM|RAM1|ALT_INV_Mux14~17_combout\ $end
$var wire 1 vv \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][17]~q\ $end
$var wire 1 wv \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][17]~q\ $end
$var wire 1 xv \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][17]~q\ $end
$var wire 1 yv \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][17]~q\ $end
$var wire 1 zv \BLOCO_MEM|RAM1|ALT_INV_Mux14~16_combout\ $end
$var wire 1 {v \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][17]~q\ $end
$var wire 1 |v \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][17]~q\ $end
$var wire 1 }v \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][17]~q\ $end
$var wire 1 ~v \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][17]~q\ $end
$var wire 1 !w \BLOCO_MEM|RAM1|ALT_INV_Mux14~15_combout\ $end
$var wire 1 "w \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][17]~q\ $end
$var wire 1 #w \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][17]~q\ $end
$var wire 1 $w \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][17]~q\ $end
$var wire 1 %w \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][17]~q\ $end
$var wire 1 &w \BLOCO_MEM|RAM1|ALT_INV_Mux14~14_combout\ $end
$var wire 1 'w \BLOCO_MEM|RAM1|ALT_INV_Mux14~13_combout\ $end
$var wire 1 (w \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][17]~q\ $end
$var wire 1 )w \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][17]~q\ $end
$var wire 1 *w \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][17]~q\ $end
$var wire 1 +w \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][17]~q\ $end
$var wire 1 ,w \BLOCO_MEM|RAM1|ALT_INV_Mux14~12_combout\ $end
$var wire 1 -w \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][17]~q\ $end
$var wire 1 .w \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][17]~q\ $end
$var wire 1 /w \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][17]~q\ $end
$var wire 1 0w \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][17]~q\ $end
$var wire 1 1w \BLOCO_MEM|RAM1|ALT_INV_Mux14~11_combout\ $end
$var wire 1 2w \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][17]~q\ $end
$var wire 1 3w \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][17]~q\ $end
$var wire 1 4w \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][17]~q\ $end
$var wire 1 5w \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][17]~q\ $end
$var wire 1 6w \BLOCO_MEM|RAM1|ALT_INV_Mux14~10_combout\ $end
$var wire 1 7w \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][17]~q\ $end
$var wire 1 8w \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][17]~q\ $end
$var wire 1 9w \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][17]~q\ $end
$var wire 1 :w \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][17]~q\ $end
$var wire 1 ;w \BLOCO_MEM|RAM1|ALT_INV_Mux14~9_combout\ $end
$var wire 1 <w \BLOCO_MEM|RAM1|ALT_INV_Mux14~8_combout\ $end
$var wire 1 =w \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][17]~q\ $end
$var wire 1 >w \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][17]~q\ $end
$var wire 1 ?w \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][17]~q\ $end
$var wire 1 @w \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][17]~q\ $end
$var wire 1 Aw \BLOCO_MEM|RAM1|ALT_INV_Mux14~7_combout\ $end
$var wire 1 Bw \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][17]~q\ $end
$var wire 1 Cw \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][17]~q\ $end
$var wire 1 Dw \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][17]~q\ $end
$var wire 1 Ew \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][17]~q\ $end
$var wire 1 Fw \BLOCO_MEM|RAM1|ALT_INV_Mux14~6_combout\ $end
$var wire 1 Gw \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][17]~q\ $end
$var wire 1 Hw \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][17]~q\ $end
$var wire 1 Iw \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][17]~q\ $end
$var wire 1 Jw \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][17]~q\ $end
$var wire 1 Kw \BLOCO_MEM|RAM1|ALT_INV_Mux14~5_combout\ $end
$var wire 1 Lw \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][17]~q\ $end
$var wire 1 Mw \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][17]~q\ $end
$var wire 1 Nw \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][17]~q\ $end
$var wire 1 Ow \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][17]~q\ $end
$var wire 1 Pw \BLOCO_MEM|RAM1|ALT_INV_Mux14~4_combout\ $end
$var wire 1 Qw \BLOCO_MEM|RAM1|ALT_INV_Mux14~3_combout\ $end
$var wire 1 Rw \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][17]~q\ $end
$var wire 1 Sw \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][17]~q\ $end
$var wire 1 Tw \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][17]~q\ $end
$var wire 1 Uw \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][17]~q\ $end
$var wire 1 Vw \BLOCO_MEM|RAM1|ALT_INV_Mux14~2_combout\ $end
$var wire 1 Ww \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][17]~q\ $end
$var wire 1 Xw \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][17]~q\ $end
$var wire 1 Yw \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][17]~q\ $end
$var wire 1 Zw \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][17]~q\ $end
$var wire 1 [w \BLOCO_MEM|RAM1|ALT_INV_Mux14~1_combout\ $end
$var wire 1 \w \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][17]~q\ $end
$var wire 1 ]w \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][17]~q\ $end
$var wire 1 ^w \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][17]~q\ $end
$var wire 1 _w \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][17]~q\ $end
$var wire 1 `w \BLOCO_MEM|RAM1|ALT_INV_Mux14~0_combout\ $end
$var wire 1 aw \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][17]~q\ $end
$var wire 1 bw \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][17]~q\ $end
$var wire 1 cw \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][17]~q\ $end
$var wire 1 dw \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][17]~q\ $end
$var wire 1 ew \BLOCO_MEM|RAM1|ALT_INV_Mux12~20_combout\ $end
$var wire 1 fw \BLOCO_MEM|RAM1|ALT_INV_Mux12~19_combout\ $end
$var wire 1 gw \BLOCO_MEM|RAM1|ALT_INV_Mux12~18_combout\ $end
$var wire 1 hw \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][19]~q\ $end
$var wire 1 iw \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][19]~q\ $end
$var wire 1 jw \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][19]~q\ $end
$var wire 1 kw \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][19]~q\ $end
$var wire 1 lw \BLOCO_MEM|RAM1|ALT_INV_Mux12~17_combout\ $end
$var wire 1 mw \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][19]~q\ $end
$var wire 1 nw \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][19]~q\ $end
$var wire 1 ow \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][19]~q\ $end
$var wire 1 pw \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][19]~q\ $end
$var wire 1 qw \BLOCO_MEM|RAM1|ALT_INV_Mux12~16_combout\ $end
$var wire 1 rw \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][19]~q\ $end
$var wire 1 sw \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][19]~q\ $end
$var wire 1 tw \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][19]~q\ $end
$var wire 1 uw \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][19]~q\ $end
$var wire 1 vw \BLOCO_MEM|RAM1|ALT_INV_Mux12~15_combout\ $end
$var wire 1 ww \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][19]~q\ $end
$var wire 1 xw \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][19]~q\ $end
$var wire 1 yw \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][19]~q\ $end
$var wire 1 zw \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][19]~q\ $end
$var wire 1 {w \BLOCO_MEM|RAM1|ALT_INV_Mux12~14_combout\ $end
$var wire 1 |w \BLOCO_MEM|RAM1|ALT_INV_Mux12~13_combout\ $end
$var wire 1 }w \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][19]~q\ $end
$var wire 1 ~w \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][19]~q\ $end
$var wire 1 !x \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][19]~q\ $end
$var wire 1 "x \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][19]~q\ $end
$var wire 1 #x \BLOCO_MEM|RAM1|ALT_INV_Mux12~12_combout\ $end
$var wire 1 $x \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][19]~q\ $end
$var wire 1 %x \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][19]~q\ $end
$var wire 1 &x \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][19]~q\ $end
$var wire 1 'x \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][19]~q\ $end
$var wire 1 (x \BLOCO_MEM|RAM1|ALT_INV_Mux12~11_combout\ $end
$var wire 1 )x \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][19]~q\ $end
$var wire 1 *x \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][19]~q\ $end
$var wire 1 +x \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][19]~q\ $end
$var wire 1 ,x \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][19]~q\ $end
$var wire 1 -x \BLOCO_MEM|RAM1|ALT_INV_Mux12~10_combout\ $end
$var wire 1 .x \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][19]~q\ $end
$var wire 1 /x \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][19]~q\ $end
$var wire 1 0x \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][19]~q\ $end
$var wire 1 1x \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][19]~q\ $end
$var wire 1 2x \BLOCO_MEM|RAM1|ALT_INV_Mux12~9_combout\ $end
$var wire 1 3x \BLOCO_MEM|RAM1|ALT_INV_Mux12~8_combout\ $end
$var wire 1 4x \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][19]~q\ $end
$var wire 1 5x \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][19]~q\ $end
$var wire 1 6x \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][19]~q\ $end
$var wire 1 7x \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][19]~q\ $end
$var wire 1 8x \BLOCO_MEM|RAM1|ALT_INV_Mux12~7_combout\ $end
$var wire 1 9x \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][19]~q\ $end
$var wire 1 :x \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][19]~q\ $end
$var wire 1 ;x \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][19]~q\ $end
$var wire 1 <x \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][19]~q\ $end
$var wire 1 =x \BLOCO_MEM|RAM1|ALT_INV_Mux12~6_combout\ $end
$var wire 1 >x \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][19]~q\ $end
$var wire 1 ?x \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][19]~q\ $end
$var wire 1 @x \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][19]~q\ $end
$var wire 1 Ax \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][19]~q\ $end
$var wire 1 Bx \BLOCO_MEM|RAM1|ALT_INV_Mux12~5_combout\ $end
$var wire 1 Cx \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][19]~q\ $end
$var wire 1 Dx \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][19]~q\ $end
$var wire 1 Ex \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][19]~q\ $end
$var wire 1 Fx \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][19]~q\ $end
$var wire 1 Gx \BLOCO_MEM|RAM1|ALT_INV_Mux12~4_combout\ $end
$var wire 1 Hx \BLOCO_MEM|RAM1|ALT_INV_Mux12~3_combout\ $end
$var wire 1 Ix \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][19]~q\ $end
$var wire 1 Jx \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][19]~q\ $end
$var wire 1 Kx \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][19]~q\ $end
$var wire 1 Lx \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][19]~q\ $end
$var wire 1 Mx \BLOCO_MEM|RAM1|ALT_INV_Mux12~2_combout\ $end
$var wire 1 Nx \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][19]~q\ $end
$var wire 1 Ox \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][19]~q\ $end
$var wire 1 Px \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][19]~q\ $end
$var wire 1 Qx \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][19]~q\ $end
$var wire 1 Rx \BLOCO_MEM|RAM1|ALT_INV_Mux12~1_combout\ $end
$var wire 1 Sx \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][19]~q\ $end
$var wire 1 Tx \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][19]~q\ $end
$var wire 1 Ux \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][19]~q\ $end
$var wire 1 Vx \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][19]~q\ $end
$var wire 1 Wx \BLOCO_MEM|RAM1|ALT_INV_Mux12~0_combout\ $end
$var wire 1 Xx \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][19]~q\ $end
$var wire 1 Yx \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][19]~q\ $end
$var wire 1 Zx \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][19]~q\ $end
$var wire 1 [x \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][19]~q\ $end
$var wire 1 \x \BLOCO_MEM|RAM1|ALT_INV_Mux15~20_combout\ $end
$var wire 1 ]x \BLOCO_MEM|RAM1|ALT_INV_Mux15~19_combout\ $end
$var wire 1 ^x \BLOCO_MEM|RAM1|ALT_INV_Mux15~18_combout\ $end
$var wire 1 _x \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][16]~q\ $end
$var wire 1 `x \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][16]~q\ $end
$var wire 1 ax \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][16]~q\ $end
$var wire 1 bx \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][16]~q\ $end
$var wire 1 cx \BLOCO_MEM|RAM1|ALT_INV_Mux15~17_combout\ $end
$var wire 1 dx \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][16]~q\ $end
$var wire 1 ex \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][16]~q\ $end
$var wire 1 fx \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][16]~q\ $end
$var wire 1 gx \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][16]~q\ $end
$var wire 1 hx \BLOCO_MEM|RAM1|ALT_INV_Mux15~16_combout\ $end
$var wire 1 ix \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][16]~q\ $end
$var wire 1 jx \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][16]~q\ $end
$var wire 1 kx \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][16]~q\ $end
$var wire 1 lx \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][16]~q\ $end
$var wire 1 mx \BLOCO_MEM|RAM1|ALT_INV_Mux15~15_combout\ $end
$var wire 1 nx \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][16]~q\ $end
$var wire 1 ox \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][16]~q\ $end
$var wire 1 px \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][16]~q\ $end
$var wire 1 qx \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][16]~q\ $end
$var wire 1 rx \BLOCO_MEM|RAM1|ALT_INV_Mux15~14_combout\ $end
$var wire 1 sx \BLOCO_MEM|RAM1|ALT_INV_Mux15~13_combout\ $end
$var wire 1 tx \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][16]~q\ $end
$var wire 1 ux \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][16]~q\ $end
$var wire 1 vx \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][16]~q\ $end
$var wire 1 wx \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][16]~q\ $end
$var wire 1 xx \BLOCO_MEM|RAM1|ALT_INV_Mux15~12_combout\ $end
$var wire 1 yx \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][16]~q\ $end
$var wire 1 zx \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][16]~q\ $end
$var wire 1 {x \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][16]~q\ $end
$var wire 1 |x \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][16]~q\ $end
$var wire 1 }x \BLOCO_MEM|RAM1|ALT_INV_Mux15~11_combout\ $end
$var wire 1 ~x \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][16]~q\ $end
$var wire 1 !y \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][16]~q\ $end
$var wire 1 "y \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][16]~q\ $end
$var wire 1 #y \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][16]~q\ $end
$var wire 1 $y \BLOCO_MEM|RAM1|ALT_INV_Mux15~10_combout\ $end
$var wire 1 %y \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][16]~q\ $end
$var wire 1 &y \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][16]~q\ $end
$var wire 1 'y \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][16]~q\ $end
$var wire 1 (y \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][16]~q\ $end
$var wire 1 )y \BLOCO_MEM|RAM1|ALT_INV_Mux15~9_combout\ $end
$var wire 1 *y \BLOCO_MEM|RAM1|ALT_INV_Mux15~8_combout\ $end
$var wire 1 +y \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][16]~q\ $end
$var wire 1 ,y \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][16]~q\ $end
$var wire 1 -y \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][16]~q\ $end
$var wire 1 .y \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][16]~q\ $end
$var wire 1 /y \BLOCO_MEM|RAM1|ALT_INV_Mux15~7_combout\ $end
$var wire 1 0y \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][16]~q\ $end
$var wire 1 1y \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][16]~q\ $end
$var wire 1 2y \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][16]~q\ $end
$var wire 1 3y \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][16]~q\ $end
$var wire 1 4y \BLOCO_MEM|RAM1|ALT_INV_Mux15~6_combout\ $end
$var wire 1 5y \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][16]~q\ $end
$var wire 1 6y \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][16]~q\ $end
$var wire 1 7y \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][16]~q\ $end
$var wire 1 8y \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][16]~q\ $end
$var wire 1 9y \BLOCO_MEM|RAM1|ALT_INV_Mux15~5_combout\ $end
$var wire 1 :y \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][16]~q\ $end
$var wire 1 ;y \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][16]~q\ $end
$var wire 1 <y \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][16]~q\ $end
$var wire 1 =y \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][16]~q\ $end
$var wire 1 >y \BLOCO_MEM|RAM1|ALT_INV_Mux15~4_combout\ $end
$var wire 1 ?y \BLOCO_MEM|RAM1|ALT_INV_Mux15~3_combout\ $end
$var wire 1 @y \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][16]~q\ $end
$var wire 1 Ay \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][16]~q\ $end
$var wire 1 By \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][16]~q\ $end
$var wire 1 Cy \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][16]~q\ $end
$var wire 1 Dy \BLOCO_MEM|RAM1|ALT_INV_Mux15~2_combout\ $end
$var wire 1 Ey \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][16]~q\ $end
$var wire 1 Fy \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][16]~q\ $end
$var wire 1 Gy \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][16]~q\ $end
$var wire 1 Hy \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][16]~q\ $end
$var wire 1 Iy \BLOCO_MEM|RAM1|ALT_INV_Mux15~1_combout\ $end
$var wire 1 Jy \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][16]~q\ $end
$var wire 1 Ky \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][16]~q\ $end
$var wire 1 Ly \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][16]~q\ $end
$var wire 1 My \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][16]~q\ $end
$var wire 1 Ny \BLOCO_MEM|RAM1|ALT_INV_Mux15~0_combout\ $end
$var wire 1 Oy \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][16]~q\ $end
$var wire 1 Py \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][16]~q\ $end
$var wire 1 Qy \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][16]~q\ $end
$var wire 1 Ry \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][16]~q\ $end
$var wire 1 Sy \BLOCO_MEM|RAM1|ALT_INV_Mux17~20_combout\ $end
$var wire 1 Ty \BLOCO_MEM|RAM1|ALT_INV_Mux17~19_combout\ $end
$var wire 1 Uy \BLOCO_MEM|RAM1|ALT_INV_Mux17~18_combout\ $end
$var wire 1 Vy \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][14]~q\ $end
$var wire 1 Wy \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][14]~q\ $end
$var wire 1 Xy \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][14]~q\ $end
$var wire 1 Yy \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][14]~q\ $end
$var wire 1 Zy \BLOCO_MEM|RAM1|ALT_INV_Mux17~17_combout\ $end
$var wire 1 [y \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][14]~q\ $end
$var wire 1 \y \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][14]~q\ $end
$var wire 1 ]y \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][14]~q\ $end
$var wire 1 ^y \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][14]~q\ $end
$var wire 1 _y \BLOCO_MEM|RAM1|ALT_INV_Mux17~16_combout\ $end
$var wire 1 `y \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][14]~q\ $end
$var wire 1 ay \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][14]~q\ $end
$var wire 1 by \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][14]~q\ $end
$var wire 1 cy \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][14]~q\ $end
$var wire 1 dy \BLOCO_MEM|RAM1|ALT_INV_Mux17~15_combout\ $end
$var wire 1 ey \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][14]~q\ $end
$var wire 1 fy \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][14]~q\ $end
$var wire 1 gy \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][14]~q\ $end
$var wire 1 hy \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][14]~q\ $end
$var wire 1 iy \BLOCO_MEM|RAM1|ALT_INV_Mux17~14_combout\ $end
$var wire 1 jy \BLOCO_MEM|RAM1|ALT_INV_Mux17~13_combout\ $end
$var wire 1 ky \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][14]~q\ $end
$var wire 1 ly \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][14]~q\ $end
$var wire 1 my \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][14]~q\ $end
$var wire 1 ny \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][14]~q\ $end
$var wire 1 oy \BLOCO_MEM|RAM1|ALT_INV_Mux17~12_combout\ $end
$var wire 1 py \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][14]~q\ $end
$var wire 1 qy \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][14]~q\ $end
$var wire 1 ry \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][14]~q\ $end
$var wire 1 sy \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][14]~q\ $end
$var wire 1 ty \BLOCO_MEM|RAM1|ALT_INV_Mux17~11_combout\ $end
$var wire 1 uy \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][14]~q\ $end
$var wire 1 vy \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][14]~q\ $end
$var wire 1 wy \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][14]~q\ $end
$var wire 1 xy \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][14]~q\ $end
$var wire 1 yy \BLOCO_MEM|RAM1|ALT_INV_Mux17~10_combout\ $end
$var wire 1 zy \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][14]~q\ $end
$var wire 1 {y \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][14]~q\ $end
$var wire 1 |y \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][14]~q\ $end
$var wire 1 }y \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][14]~q\ $end
$var wire 1 ~y \BLOCO_MEM|RAM1|ALT_INV_Mux17~9_combout\ $end
$var wire 1 !z \BLOCO_MEM|RAM1|ALT_INV_Mux17~8_combout\ $end
$var wire 1 "z \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][14]~q\ $end
$var wire 1 #z \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][14]~q\ $end
$var wire 1 $z \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][14]~q\ $end
$var wire 1 %z \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][14]~q\ $end
$var wire 1 &z \BLOCO_MEM|RAM1|ALT_INV_Mux17~7_combout\ $end
$var wire 1 'z \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][14]~q\ $end
$var wire 1 (z \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][14]~q\ $end
$var wire 1 )z \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][14]~q\ $end
$var wire 1 *z \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][14]~q\ $end
$var wire 1 +z \BLOCO_MEM|RAM1|ALT_INV_Mux17~6_combout\ $end
$var wire 1 ,z \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][14]~q\ $end
$var wire 1 -z \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][14]~q\ $end
$var wire 1 .z \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][14]~q\ $end
$var wire 1 /z \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][14]~q\ $end
$var wire 1 0z \BLOCO_MEM|RAM1|ALT_INV_Mux17~5_combout\ $end
$var wire 1 1z \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][14]~q\ $end
$var wire 1 2z \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][14]~q\ $end
$var wire 1 3z \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][14]~q\ $end
$var wire 1 4z \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][14]~q\ $end
$var wire 1 5z \BLOCO_MEM|RAM1|ALT_INV_Mux17~4_combout\ $end
$var wire 1 6z \BLOCO_MEM|RAM1|ALT_INV_Mux17~3_combout\ $end
$var wire 1 7z \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][14]~q\ $end
$var wire 1 8z \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][14]~q\ $end
$var wire 1 9z \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][14]~q\ $end
$var wire 1 :z \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][14]~q\ $end
$var wire 1 ;z \BLOCO_MEM|RAM1|ALT_INV_Mux17~2_combout\ $end
$var wire 1 <z \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][14]~q\ $end
$var wire 1 =z \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][14]~q\ $end
$var wire 1 >z \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][14]~q\ $end
$var wire 1 ?z \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][14]~q\ $end
$var wire 1 @z \BLOCO_MEM|RAM1|ALT_INV_Mux17~1_combout\ $end
$var wire 1 Az \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][14]~q\ $end
$var wire 1 Bz \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][14]~q\ $end
$var wire 1 Cz \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][14]~q\ $end
$var wire 1 Dz \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][14]~q\ $end
$var wire 1 Ez \BLOCO_MEM|RAM1|ALT_INV_Mux17~0_combout\ $end
$var wire 1 Fz \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][14]~q\ $end
$var wire 1 Gz \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][14]~q\ $end
$var wire 1 Hz \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][14]~q\ $end
$var wire 1 Iz \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][14]~q\ $end
$var wire 1 Jz \BLOCO_MEM|RAM1|ALT_INV_Mux18~20_combout\ $end
$var wire 1 Kz \BLOCO_MEM|RAM1|ALT_INV_Mux18~19_combout\ $end
$var wire 1 Lz \BLOCO_MEM|RAM1|ALT_INV_Mux18~18_combout\ $end
$var wire 1 Mz \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][13]~q\ $end
$var wire 1 Nz \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][13]~q\ $end
$var wire 1 Oz \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][13]~q\ $end
$var wire 1 Pz \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][13]~q\ $end
$var wire 1 Qz \BLOCO_MEM|RAM1|ALT_INV_Mux18~17_combout\ $end
$var wire 1 Rz \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][13]~q\ $end
$var wire 1 Sz \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][13]~q\ $end
$var wire 1 Tz \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][13]~q\ $end
$var wire 1 Uz \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][13]~q\ $end
$var wire 1 Vz \BLOCO_MEM|RAM1|ALT_INV_Mux18~16_combout\ $end
$var wire 1 Wz \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][13]~q\ $end
$var wire 1 Xz \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][13]~q\ $end
$var wire 1 Yz \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][13]~q\ $end
$var wire 1 Zz \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][13]~q\ $end
$var wire 1 [z \BLOCO_MEM|RAM1|ALT_INV_Mux18~15_combout\ $end
$var wire 1 \z \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][13]~q\ $end
$var wire 1 ]z \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][13]~q\ $end
$var wire 1 ^z \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][13]~q\ $end
$var wire 1 _z \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][13]~q\ $end
$var wire 1 `z \BLOCO_MEM|RAM1|ALT_INV_Mux18~14_combout\ $end
$var wire 1 az \BLOCO_MEM|RAM1|ALT_INV_Mux18~13_combout\ $end
$var wire 1 bz \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][13]~q\ $end
$var wire 1 cz \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][13]~q\ $end
$var wire 1 dz \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][13]~q\ $end
$var wire 1 ez \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][13]~q\ $end
$var wire 1 fz \BLOCO_MEM|RAM1|ALT_INV_Mux18~12_combout\ $end
$var wire 1 gz \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][13]~q\ $end
$var wire 1 hz \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][13]~q\ $end
$var wire 1 iz \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][13]~q\ $end
$var wire 1 jz \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][13]~q\ $end
$var wire 1 kz \BLOCO_MEM|RAM1|ALT_INV_Mux18~11_combout\ $end
$var wire 1 lz \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][13]~q\ $end
$var wire 1 mz \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][13]~q\ $end
$var wire 1 nz \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][13]~q\ $end
$var wire 1 oz \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][13]~q\ $end
$var wire 1 pz \BLOCO_MEM|RAM1|ALT_INV_Mux18~10_combout\ $end
$var wire 1 qz \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][13]~q\ $end
$var wire 1 rz \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][13]~q\ $end
$var wire 1 sz \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][13]~q\ $end
$var wire 1 tz \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][13]~q\ $end
$var wire 1 uz \BLOCO_MEM|RAM1|ALT_INV_Mux18~9_combout\ $end
$var wire 1 vz \BLOCO_MEM|RAM1|ALT_INV_Mux18~8_combout\ $end
$var wire 1 wz \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][13]~q\ $end
$var wire 1 xz \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][13]~q\ $end
$var wire 1 yz \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][13]~q\ $end
$var wire 1 zz \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][13]~q\ $end
$var wire 1 {z \BLOCO_MEM|RAM1|ALT_INV_Mux18~7_combout\ $end
$var wire 1 |z \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][13]~q\ $end
$var wire 1 }z \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][13]~q\ $end
$var wire 1 ~z \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][13]~q\ $end
$var wire 1 !{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][13]~q\ $end
$var wire 1 "{ \BLOCO_MEM|RAM1|ALT_INV_Mux18~6_combout\ $end
$var wire 1 #{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][13]~q\ $end
$var wire 1 ${ \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][13]~q\ $end
$var wire 1 %{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][13]~q\ $end
$var wire 1 &{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][13]~q\ $end
$var wire 1 '{ \BLOCO_MEM|RAM1|ALT_INV_Mux18~5_combout\ $end
$var wire 1 ({ \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][13]~q\ $end
$var wire 1 ){ \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][13]~q\ $end
$var wire 1 *{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][13]~q\ $end
$var wire 1 +{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][13]~q\ $end
$var wire 1 ,{ \BLOCO_MEM|RAM1|ALT_INV_Mux18~4_combout\ $end
$var wire 1 -{ \BLOCO_MEM|RAM1|ALT_INV_Mux18~3_combout\ $end
$var wire 1 .{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][13]~q\ $end
$var wire 1 /{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][13]~q\ $end
$var wire 1 0{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][13]~q\ $end
$var wire 1 1{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][13]~q\ $end
$var wire 1 2{ \BLOCO_MEM|RAM1|ALT_INV_Mux18~2_combout\ $end
$var wire 1 3{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][13]~q\ $end
$var wire 1 4{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][13]~q\ $end
$var wire 1 5{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][13]~q\ $end
$var wire 1 6{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][13]~q\ $end
$var wire 1 7{ \BLOCO_MEM|RAM1|ALT_INV_Mux18~1_combout\ $end
$var wire 1 8{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][13]~q\ $end
$var wire 1 9{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][13]~q\ $end
$var wire 1 :{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][13]~q\ $end
$var wire 1 ;{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][13]~q\ $end
$var wire 1 <{ \BLOCO_MEM|RAM1|ALT_INV_Mux18~0_combout\ $end
$var wire 1 ={ \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][13]~q\ $end
$var wire 1 >{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][13]~q\ $end
$var wire 1 ?{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][13]~q\ $end
$var wire 1 @{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][13]~q\ $end
$var wire 1 A{ \BLOCO_MEM|RAM1|ALT_INV_Mux16~20_combout\ $end
$var wire 1 B{ \BLOCO_MEM|RAM1|ALT_INV_Mux16~19_combout\ $end
$var wire 1 C{ \BLOCO_MEM|RAM1|ALT_INV_Mux16~18_combout\ $end
$var wire 1 D{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][15]~q\ $end
$var wire 1 E{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][15]~q\ $end
$var wire 1 F{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][15]~q\ $end
$var wire 1 G{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][15]~q\ $end
$var wire 1 H{ \BLOCO_MEM|RAM1|ALT_INV_Mux16~17_combout\ $end
$var wire 1 I{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][15]~q\ $end
$var wire 1 J{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][15]~q\ $end
$var wire 1 K{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][15]~q\ $end
$var wire 1 L{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][15]~q\ $end
$var wire 1 M{ \BLOCO_MEM|RAM1|ALT_INV_Mux16~16_combout\ $end
$var wire 1 N{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][15]~q\ $end
$var wire 1 O{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][15]~q\ $end
$var wire 1 P{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][15]~q\ $end
$var wire 1 Q{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][15]~q\ $end
$var wire 1 R{ \BLOCO_MEM|RAM1|ALT_INV_Mux16~15_combout\ $end
$var wire 1 S{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][15]~q\ $end
$var wire 1 T{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][15]~q\ $end
$var wire 1 U{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][15]~q\ $end
$var wire 1 V{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][15]~q\ $end
$var wire 1 W{ \BLOCO_MEM|RAM1|ALT_INV_Mux16~14_combout\ $end
$var wire 1 X{ \BLOCO_MEM|RAM1|ALT_INV_Mux16~13_combout\ $end
$var wire 1 Y{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][15]~q\ $end
$var wire 1 Z{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][15]~q\ $end
$var wire 1 [{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][15]~q\ $end
$var wire 1 \{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][15]~q\ $end
$var wire 1 ]{ \BLOCO_MEM|RAM1|ALT_INV_Mux16~12_combout\ $end
$var wire 1 ^{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][15]~q\ $end
$var wire 1 _{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][15]~q\ $end
$var wire 1 `{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][15]~q\ $end
$var wire 1 a{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][15]~q\ $end
$var wire 1 b{ \BLOCO_MEM|RAM1|ALT_INV_Mux16~11_combout\ $end
$var wire 1 c{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][15]~q\ $end
$var wire 1 d{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][15]~q\ $end
$var wire 1 e{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][15]~q\ $end
$var wire 1 f{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][15]~q\ $end
$var wire 1 g{ \BLOCO_MEM|RAM1|ALT_INV_Mux16~10_combout\ $end
$var wire 1 h{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][15]~q\ $end
$var wire 1 i{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][15]~q\ $end
$var wire 1 j{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][15]~q\ $end
$var wire 1 k{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][15]~q\ $end
$var wire 1 l{ \BLOCO_MEM|RAM1|ALT_INV_Mux16~9_combout\ $end
$var wire 1 m{ \BLOCO_MEM|RAM1|ALT_INV_Mux16~8_combout\ $end
$var wire 1 n{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][15]~q\ $end
$var wire 1 o{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][15]~q\ $end
$var wire 1 p{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][15]~q\ $end
$var wire 1 q{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][15]~q\ $end
$var wire 1 r{ \BLOCO_MEM|RAM1|ALT_INV_Mux16~7_combout\ $end
$var wire 1 s{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][15]~q\ $end
$var wire 1 t{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][15]~q\ $end
$var wire 1 u{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][15]~q\ $end
$var wire 1 v{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][15]~q\ $end
$var wire 1 w{ \BLOCO_MEM|RAM1|ALT_INV_Mux16~6_combout\ $end
$var wire 1 x{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][15]~q\ $end
$var wire 1 y{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][15]~q\ $end
$var wire 1 z{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][15]~q\ $end
$var wire 1 {{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][15]~q\ $end
$var wire 1 |{ \BLOCO_MEM|RAM1|ALT_INV_Mux16~5_combout\ $end
$var wire 1 }{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][15]~q\ $end
$var wire 1 ~{ \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][15]~q\ $end
$var wire 1 !| \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][15]~q\ $end
$var wire 1 "| \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][15]~q\ $end
$var wire 1 #| \BLOCO_MEM|RAM1|ALT_INV_Mux16~4_combout\ $end
$var wire 1 $| \BLOCO_MEM|RAM1|ALT_INV_Mux16~3_combout\ $end
$var wire 1 %| \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][15]~q\ $end
$var wire 1 &| \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][15]~q\ $end
$var wire 1 '| \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][15]~q\ $end
$var wire 1 (| \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][15]~q\ $end
$var wire 1 )| \BLOCO_MEM|RAM1|ALT_INV_Mux16~2_combout\ $end
$var wire 1 *| \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][15]~q\ $end
$var wire 1 +| \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][15]~q\ $end
$var wire 1 ,| \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][15]~q\ $end
$var wire 1 -| \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][15]~q\ $end
$var wire 1 .| \BLOCO_MEM|RAM1|ALT_INV_Mux16~1_combout\ $end
$var wire 1 /| \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][15]~q\ $end
$var wire 1 0| \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][15]~q\ $end
$var wire 1 1| \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][15]~q\ $end
$var wire 1 2| \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][15]~q\ $end
$var wire 1 3| \BLOCO_MEM|RAM1|ALT_INV_Mux16~0_combout\ $end
$var wire 1 4| \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][15]~q\ $end
$var wire 1 5| \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][15]~q\ $end
$var wire 1 6| \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][15]~q\ $end
$var wire 1 7| \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][15]~q\ $end
$var wire 1 8| \BLOCO_MEM|RAM1|ALT_INV_Mux19~20_combout\ $end
$var wire 1 9| \BLOCO_MEM|RAM1|ALT_INV_Mux19~19_combout\ $end
$var wire 1 :| \BLOCO_MEM|RAM1|ALT_INV_Mux19~18_combout\ $end
$var wire 1 ;| \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][12]~q\ $end
$var wire 1 <| \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][12]~q\ $end
$var wire 1 =| \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][12]~q\ $end
$var wire 1 >| \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][12]~q\ $end
$var wire 1 ?| \BLOCO_MEM|RAM1|ALT_INV_Mux19~17_combout\ $end
$var wire 1 @| \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][12]~q\ $end
$var wire 1 A| \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][12]~q\ $end
$var wire 1 B| \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][12]~q\ $end
$var wire 1 C| \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][12]~q\ $end
$var wire 1 D| \BLOCO_MEM|RAM1|ALT_INV_Mux19~16_combout\ $end
$var wire 1 E| \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][12]~q\ $end
$var wire 1 F| \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][12]~q\ $end
$var wire 1 G| \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][12]~q\ $end
$var wire 1 H| \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][12]~q\ $end
$var wire 1 I| \BLOCO_MEM|RAM1|ALT_INV_Mux19~15_combout\ $end
$var wire 1 J| \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][12]~q\ $end
$var wire 1 K| \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][12]~q\ $end
$var wire 1 L| \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][12]~q\ $end
$var wire 1 M| \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][12]~q\ $end
$var wire 1 N| \BLOCO_MEM|RAM1|ALT_INV_Mux19~14_combout\ $end
$var wire 1 O| \BLOCO_MEM|RAM1|ALT_INV_Mux19~13_combout\ $end
$var wire 1 P| \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][12]~q\ $end
$var wire 1 Q| \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][12]~q\ $end
$var wire 1 R| \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][12]~q\ $end
$var wire 1 S| \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][12]~q\ $end
$var wire 1 T| \BLOCO_MEM|RAM1|ALT_INV_Mux19~12_combout\ $end
$var wire 1 U| \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][12]~q\ $end
$var wire 1 V| \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][12]~q\ $end
$var wire 1 W| \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][12]~q\ $end
$var wire 1 X| \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][12]~q\ $end
$var wire 1 Y| \BLOCO_MEM|RAM1|ALT_INV_Mux19~11_combout\ $end
$var wire 1 Z| \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][12]~q\ $end
$var wire 1 [| \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][12]~q\ $end
$var wire 1 \| \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][12]~q\ $end
$var wire 1 ]| \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][12]~q\ $end
$var wire 1 ^| \BLOCO_MEM|RAM1|ALT_INV_Mux19~10_combout\ $end
$var wire 1 _| \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][12]~q\ $end
$var wire 1 `| \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][12]~q\ $end
$var wire 1 a| \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][12]~q\ $end
$var wire 1 b| \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][12]~q\ $end
$var wire 1 c| \BLOCO_MEM|RAM1|ALT_INV_Mux19~9_combout\ $end
$var wire 1 d| \BLOCO_MEM|RAM1|ALT_INV_Mux19~8_combout\ $end
$var wire 1 e| \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][12]~q\ $end
$var wire 1 f| \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][12]~q\ $end
$var wire 1 g| \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][12]~q\ $end
$var wire 1 h| \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][12]~q\ $end
$var wire 1 i| \BLOCO_MEM|RAM1|ALT_INV_Mux19~7_combout\ $end
$var wire 1 j| \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][12]~q\ $end
$var wire 1 k| \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][12]~q\ $end
$var wire 1 l| \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][12]~q\ $end
$var wire 1 m| \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][12]~q\ $end
$var wire 1 n| \BLOCO_MEM|RAM1|ALT_INV_Mux19~6_combout\ $end
$var wire 1 o| \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][12]~q\ $end
$var wire 1 p| \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][12]~q\ $end
$var wire 1 q| \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][12]~q\ $end
$var wire 1 r| \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][12]~q\ $end
$var wire 1 s| \BLOCO_MEM|RAM1|ALT_INV_Mux19~5_combout\ $end
$var wire 1 t| \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][12]~q\ $end
$var wire 1 u| \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][12]~q\ $end
$var wire 1 v| \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][12]~q\ $end
$var wire 1 w| \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][12]~q\ $end
$var wire 1 x| \BLOCO_MEM|RAM1|ALT_INV_Mux19~4_combout\ $end
$var wire 1 y| \BLOCO_MEM|RAM1|ALT_INV_Mux19~3_combout\ $end
$var wire 1 z| \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][12]~q\ $end
$var wire 1 {| \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][12]~q\ $end
$var wire 1 || \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][12]~q\ $end
$var wire 1 }| \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][12]~q\ $end
$var wire 1 ~| \BLOCO_MEM|RAM1|ALT_INV_Mux19~2_combout\ $end
$var wire 1 !} \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][12]~q\ $end
$var wire 1 "} \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][12]~q\ $end
$var wire 1 #} \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][12]~q\ $end
$var wire 1 $} \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][12]~q\ $end
$var wire 1 %} \BLOCO_MEM|RAM1|ALT_INV_Mux19~1_combout\ $end
$var wire 1 &} \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][12]~q\ $end
$var wire 1 '} \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][12]~q\ $end
$var wire 1 (} \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][12]~q\ $end
$var wire 1 )} \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][12]~q\ $end
$var wire 1 *} \BLOCO_MEM|RAM1|ALT_INV_Mux19~0_combout\ $end
$var wire 1 +} \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][12]~q\ $end
$var wire 1 ,} \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][12]~q\ $end
$var wire 1 -} \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][12]~q\ $end
$var wire 1 .} \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][12]~q\ $end
$var wire 1 /} \BLOCO_MEM|RAM1|ALT_INV_Mux21~20_combout\ $end
$var wire 1 0} \BLOCO_MEM|RAM1|ALT_INV_Mux21~19_combout\ $end
$var wire 1 1} \BLOCO_MEM|RAM1|ALT_INV_Mux21~18_combout\ $end
$var wire 1 2} \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][10]~q\ $end
$var wire 1 3} \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][10]~q\ $end
$var wire 1 4} \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][10]~q\ $end
$var wire 1 5} \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][10]~q\ $end
$var wire 1 6} \BLOCO_MEM|RAM1|ALT_INV_Mux21~17_combout\ $end
$var wire 1 7} \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][10]~q\ $end
$var wire 1 8} \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][10]~q\ $end
$var wire 1 9} \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][10]~q\ $end
$var wire 1 :} \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][10]~q\ $end
$var wire 1 ;} \BLOCO_MEM|RAM1|ALT_INV_Mux21~16_combout\ $end
$var wire 1 <} \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][10]~q\ $end
$var wire 1 =} \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][10]~q\ $end
$var wire 1 >} \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][10]~q\ $end
$var wire 1 ?} \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][10]~q\ $end
$var wire 1 @} \BLOCO_MEM|RAM1|ALT_INV_Mux21~15_combout\ $end
$var wire 1 A} \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][10]~q\ $end
$var wire 1 B} \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][10]~q\ $end
$var wire 1 C} \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][10]~q\ $end
$var wire 1 D} \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][10]~q\ $end
$var wire 1 E} \BLOCO_MEM|RAM1|ALT_INV_Mux21~14_combout\ $end
$var wire 1 F} \BLOCO_MEM|RAM1|ALT_INV_Mux21~13_combout\ $end
$var wire 1 G} \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][10]~q\ $end
$var wire 1 H} \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][10]~q\ $end
$var wire 1 I} \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][10]~q\ $end
$var wire 1 J} \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][10]~q\ $end
$var wire 1 K} \BLOCO_MEM|RAM1|ALT_INV_Mux21~12_combout\ $end
$var wire 1 L} \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][10]~q\ $end
$var wire 1 M} \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][10]~q\ $end
$var wire 1 N} \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][10]~q\ $end
$var wire 1 O} \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][10]~q\ $end
$var wire 1 P} \BLOCO_MEM|RAM1|ALT_INV_Mux21~11_combout\ $end
$var wire 1 Q} \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][10]~q\ $end
$var wire 1 R} \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][10]~q\ $end
$var wire 1 S} \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][10]~q\ $end
$var wire 1 T} \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][10]~q\ $end
$var wire 1 U} \BLOCO_MEM|RAM1|ALT_INV_Mux21~10_combout\ $end
$var wire 1 V} \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][10]~q\ $end
$var wire 1 W} \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][10]~q\ $end
$var wire 1 X} \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][10]~q\ $end
$var wire 1 Y} \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][10]~q\ $end
$var wire 1 Z} \BLOCO_MEM|RAM1|ALT_INV_Mux21~9_combout\ $end
$var wire 1 [} \BLOCO_MEM|RAM1|ALT_INV_Mux21~8_combout\ $end
$var wire 1 \} \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][10]~q\ $end
$var wire 1 ]} \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][10]~q\ $end
$var wire 1 ^} \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][10]~q\ $end
$var wire 1 _} \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][10]~q\ $end
$var wire 1 `} \BLOCO_MEM|RAM1|ALT_INV_Mux21~7_combout\ $end
$var wire 1 a} \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][10]~q\ $end
$var wire 1 b} \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][10]~q\ $end
$var wire 1 c} \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][10]~q\ $end
$var wire 1 d} \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][10]~q\ $end
$var wire 1 e} \BLOCO_MEM|RAM1|ALT_INV_Mux21~6_combout\ $end
$var wire 1 f} \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][10]~q\ $end
$var wire 1 g} \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][10]~q\ $end
$var wire 1 h} \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][10]~q\ $end
$var wire 1 i} \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][10]~q\ $end
$var wire 1 j} \BLOCO_MEM|RAM1|ALT_INV_Mux21~5_combout\ $end
$var wire 1 k} \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][10]~q\ $end
$var wire 1 l} \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][10]~q\ $end
$var wire 1 m} \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][10]~q\ $end
$var wire 1 n} \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][10]~q\ $end
$var wire 1 o} \BLOCO_MEM|RAM1|ALT_INV_Mux21~4_combout\ $end
$var wire 1 p} \BLOCO_MEM|RAM1|ALT_INV_Mux21~3_combout\ $end
$var wire 1 q} \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][10]~q\ $end
$var wire 1 r} \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][10]~q\ $end
$var wire 1 s} \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][10]~q\ $end
$var wire 1 t} \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][10]~q\ $end
$var wire 1 u} \BLOCO_MEM|RAM1|ALT_INV_Mux21~2_combout\ $end
$var wire 1 v} \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][10]~q\ $end
$var wire 1 w} \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][10]~q\ $end
$var wire 1 x} \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][10]~q\ $end
$var wire 1 y} \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][10]~q\ $end
$var wire 1 z} \BLOCO_MEM|RAM1|ALT_INV_Mux21~1_combout\ $end
$var wire 1 {} \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][10]~q\ $end
$var wire 1 |} \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][10]~q\ $end
$var wire 1 }} \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][10]~q\ $end
$var wire 1 ~} \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][10]~q\ $end
$var wire 1 !~ \BLOCO_MEM|RAM1|ALT_INV_Mux21~0_combout\ $end
$var wire 1 "~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][10]~q\ $end
$var wire 1 #~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][10]~q\ $end
$var wire 1 $~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][10]~q\ $end
$var wire 1 %~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][10]~q\ $end
$var wire 1 &~ \BLOCO_MEM|RAM1|ALT_INV_Mux22~20_combout\ $end
$var wire 1 '~ \BLOCO_MEM|RAM1|ALT_INV_Mux22~19_combout\ $end
$var wire 1 (~ \BLOCO_MEM|RAM1|ALT_INV_Mux22~18_combout\ $end
$var wire 1 )~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][9]~q\ $end
$var wire 1 *~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][9]~q\ $end
$var wire 1 +~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][9]~q\ $end
$var wire 1 ,~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][9]~q\ $end
$var wire 1 -~ \BLOCO_MEM|RAM1|ALT_INV_Mux22~17_combout\ $end
$var wire 1 .~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][9]~q\ $end
$var wire 1 /~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][9]~q\ $end
$var wire 1 0~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][9]~q\ $end
$var wire 1 1~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][9]~q\ $end
$var wire 1 2~ \BLOCO_MEM|RAM1|ALT_INV_Mux22~16_combout\ $end
$var wire 1 3~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][9]~q\ $end
$var wire 1 4~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][9]~q\ $end
$var wire 1 5~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][9]~q\ $end
$var wire 1 6~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][9]~q\ $end
$var wire 1 7~ \BLOCO_MEM|RAM1|ALT_INV_Mux22~15_combout\ $end
$var wire 1 8~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][9]~q\ $end
$var wire 1 9~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][9]~q\ $end
$var wire 1 :~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][9]~q\ $end
$var wire 1 ;~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][9]~q\ $end
$var wire 1 <~ \BLOCO_MEM|RAM1|ALT_INV_Mux22~14_combout\ $end
$var wire 1 =~ \BLOCO_MEM|RAM1|ALT_INV_Mux22~13_combout\ $end
$var wire 1 >~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][9]~q\ $end
$var wire 1 ?~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][9]~q\ $end
$var wire 1 @~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][9]~q\ $end
$var wire 1 A~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][9]~q\ $end
$var wire 1 B~ \BLOCO_MEM|RAM1|ALT_INV_Mux22~12_combout\ $end
$var wire 1 C~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][9]~q\ $end
$var wire 1 D~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][9]~q\ $end
$var wire 1 E~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][9]~q\ $end
$var wire 1 F~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][9]~q\ $end
$var wire 1 G~ \BLOCO_MEM|RAM1|ALT_INV_Mux22~11_combout\ $end
$var wire 1 H~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][9]~q\ $end
$var wire 1 I~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][9]~q\ $end
$var wire 1 J~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][9]~q\ $end
$var wire 1 K~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][9]~q\ $end
$var wire 1 L~ \BLOCO_MEM|RAM1|ALT_INV_Mux22~10_combout\ $end
$var wire 1 M~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][9]~q\ $end
$var wire 1 N~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][9]~q\ $end
$var wire 1 O~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][9]~q\ $end
$var wire 1 P~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][9]~q\ $end
$var wire 1 Q~ \BLOCO_MEM|RAM1|ALT_INV_Mux22~9_combout\ $end
$var wire 1 R~ \BLOCO_MEM|RAM1|ALT_INV_Mux22~8_combout\ $end
$var wire 1 S~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][9]~q\ $end
$var wire 1 T~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][9]~q\ $end
$var wire 1 U~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][9]~q\ $end
$var wire 1 V~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][9]~q\ $end
$var wire 1 W~ \BLOCO_MEM|RAM1|ALT_INV_Mux22~7_combout\ $end
$var wire 1 X~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][9]~q\ $end
$var wire 1 Y~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][9]~q\ $end
$var wire 1 Z~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][9]~q\ $end
$var wire 1 [~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][9]~q\ $end
$var wire 1 \~ \BLOCO_MEM|RAM1|ALT_INV_Mux22~6_combout\ $end
$var wire 1 ]~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][9]~q\ $end
$var wire 1 ^~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][9]~q\ $end
$var wire 1 _~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][9]~q\ $end
$var wire 1 `~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][9]~q\ $end
$var wire 1 a~ \BLOCO_MEM|RAM1|ALT_INV_Mux22~5_combout\ $end
$var wire 1 b~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][9]~q\ $end
$var wire 1 c~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][9]~q\ $end
$var wire 1 d~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][9]~q\ $end
$var wire 1 e~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][9]~q\ $end
$var wire 1 f~ \BLOCO_MEM|RAM1|ALT_INV_Mux22~4_combout\ $end
$var wire 1 g~ \BLOCO_MEM|RAM1|ALT_INV_Mux22~3_combout\ $end
$var wire 1 h~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][9]~q\ $end
$var wire 1 i~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][9]~q\ $end
$var wire 1 j~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][9]~q\ $end
$var wire 1 k~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][9]~q\ $end
$var wire 1 l~ \BLOCO_MEM|RAM1|ALT_INV_Mux22~2_combout\ $end
$var wire 1 m~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][9]~q\ $end
$var wire 1 n~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][9]~q\ $end
$var wire 1 o~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][9]~q\ $end
$var wire 1 p~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][9]~q\ $end
$var wire 1 q~ \BLOCO_MEM|RAM1|ALT_INV_Mux22~1_combout\ $end
$var wire 1 r~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][9]~q\ $end
$var wire 1 s~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][9]~q\ $end
$var wire 1 t~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][9]~q\ $end
$var wire 1 u~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][9]~q\ $end
$var wire 1 v~ \BLOCO_MEM|RAM1|ALT_INV_Mux22~0_combout\ $end
$var wire 1 w~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][9]~q\ $end
$var wire 1 x~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][9]~q\ $end
$var wire 1 y~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][9]~q\ $end
$var wire 1 z~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][9]~q\ $end
$var wire 1 {~ \BLOCO_MEM|RAM1|ALT_INV_Mux20~20_combout\ $end
$var wire 1 |~ \BLOCO_MEM|RAM1|ALT_INV_Mux20~19_combout\ $end
$var wire 1 }~ \BLOCO_MEM|RAM1|ALT_INV_Mux20~18_combout\ $end
$var wire 1 ~~ \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][11]~q\ $end
$var wire 1 !!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][11]~q\ $end
$var wire 1 "!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][11]~q\ $end
$var wire 1 #!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][11]~q\ $end
$var wire 1 $!! \BLOCO_MEM|RAM1|ALT_INV_Mux20~17_combout\ $end
$var wire 1 %!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][11]~q\ $end
$var wire 1 &!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][11]~q\ $end
$var wire 1 '!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][11]~q\ $end
$var wire 1 (!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][11]~q\ $end
$var wire 1 )!! \BLOCO_MEM|RAM1|ALT_INV_Mux20~16_combout\ $end
$var wire 1 *!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][11]~q\ $end
$var wire 1 +!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][11]~q\ $end
$var wire 1 ,!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][11]~q\ $end
$var wire 1 -!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][11]~q\ $end
$var wire 1 .!! \BLOCO_MEM|RAM1|ALT_INV_Mux20~15_combout\ $end
$var wire 1 /!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][11]~q\ $end
$var wire 1 0!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][11]~q\ $end
$var wire 1 1!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][11]~q\ $end
$var wire 1 2!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][11]~q\ $end
$var wire 1 3!! \BLOCO_MEM|RAM1|ALT_INV_Mux20~14_combout\ $end
$var wire 1 4!! \BLOCO_MEM|RAM1|ALT_INV_Mux20~13_combout\ $end
$var wire 1 5!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][11]~q\ $end
$var wire 1 6!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][11]~q\ $end
$var wire 1 7!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][11]~q\ $end
$var wire 1 8!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][11]~q\ $end
$var wire 1 9!! \BLOCO_MEM|RAM1|ALT_INV_Mux20~12_combout\ $end
$var wire 1 :!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][11]~q\ $end
$var wire 1 ;!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][11]~q\ $end
$var wire 1 <!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][11]~q\ $end
$var wire 1 =!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][11]~q\ $end
$var wire 1 >!! \BLOCO_MEM|RAM1|ALT_INV_Mux20~11_combout\ $end
$var wire 1 ?!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][11]~q\ $end
$var wire 1 @!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][11]~q\ $end
$var wire 1 A!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][11]~q\ $end
$var wire 1 B!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][11]~q\ $end
$var wire 1 C!! \BLOCO_MEM|RAM1|ALT_INV_Mux20~10_combout\ $end
$var wire 1 D!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][11]~q\ $end
$var wire 1 E!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][11]~q\ $end
$var wire 1 F!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][11]~q\ $end
$var wire 1 G!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][11]~q\ $end
$var wire 1 H!! \BLOCO_MEM|RAM1|ALT_INV_Mux20~9_combout\ $end
$var wire 1 I!! \BLOCO_MEM|RAM1|ALT_INV_Mux20~8_combout\ $end
$var wire 1 J!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][11]~q\ $end
$var wire 1 K!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][11]~q\ $end
$var wire 1 L!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][11]~q\ $end
$var wire 1 M!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][11]~q\ $end
$var wire 1 N!! \BLOCO_MEM|RAM1|ALT_INV_Mux20~7_combout\ $end
$var wire 1 O!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][11]~q\ $end
$var wire 1 P!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][11]~q\ $end
$var wire 1 Q!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][11]~q\ $end
$var wire 1 R!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][11]~q\ $end
$var wire 1 S!! \BLOCO_MEM|RAM1|ALT_INV_Mux20~6_combout\ $end
$var wire 1 T!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][11]~q\ $end
$var wire 1 U!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][11]~q\ $end
$var wire 1 V!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][11]~q\ $end
$var wire 1 W!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][11]~q\ $end
$var wire 1 X!! \BLOCO_MEM|RAM1|ALT_INV_Mux20~5_combout\ $end
$var wire 1 Y!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][11]~q\ $end
$var wire 1 Z!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][11]~q\ $end
$var wire 1 [!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][11]~q\ $end
$var wire 1 \!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][11]~q\ $end
$var wire 1 ]!! \BLOCO_MEM|RAM1|ALT_INV_Mux20~4_combout\ $end
$var wire 1 ^!! \BLOCO_MEM|RAM1|ALT_INV_Mux20~3_combout\ $end
$var wire 1 _!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][11]~q\ $end
$var wire 1 `!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][11]~q\ $end
$var wire 1 a!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][11]~q\ $end
$var wire 1 b!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][11]~q\ $end
$var wire 1 c!! \BLOCO_MEM|RAM1|ALT_INV_Mux20~2_combout\ $end
$var wire 1 d!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][11]~q\ $end
$var wire 1 e!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][11]~q\ $end
$var wire 1 f!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][11]~q\ $end
$var wire 1 g!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][11]~q\ $end
$var wire 1 h!! \BLOCO_MEM|RAM1|ALT_INV_Mux20~1_combout\ $end
$var wire 1 i!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][11]~q\ $end
$var wire 1 j!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][11]~q\ $end
$var wire 1 k!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][11]~q\ $end
$var wire 1 l!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][11]~q\ $end
$var wire 1 m!! \BLOCO_MEM|RAM1|ALT_INV_Mux20~0_combout\ $end
$var wire 1 n!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][11]~q\ $end
$var wire 1 o!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][11]~q\ $end
$var wire 1 p!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][11]~q\ $end
$var wire 1 q!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][11]~q\ $end
$var wire 1 r!! \BLOCO_MEM|RAM1|ALT_INV_Mux23~20_combout\ $end
$var wire 1 s!! \BLOCO_MEM|RAM1|ALT_INV_Mux23~19_combout\ $end
$var wire 1 t!! \BLOCO_MEM|RAM1|ALT_INV_Mux23~18_combout\ $end
$var wire 1 u!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][8]~q\ $end
$var wire 1 v!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][8]~q\ $end
$var wire 1 w!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][8]~q\ $end
$var wire 1 x!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][8]~q\ $end
$var wire 1 y!! \BLOCO_MEM|RAM1|ALT_INV_Mux23~17_combout\ $end
$var wire 1 z!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][8]~q\ $end
$var wire 1 {!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][8]~q\ $end
$var wire 1 |!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][8]~q\ $end
$var wire 1 }!! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][8]~q\ $end
$var wire 1 ~!! \BLOCO_MEM|RAM1|ALT_INV_Mux23~16_combout\ $end
$var wire 1 !"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][8]~q\ $end
$var wire 1 ""! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][8]~q\ $end
$var wire 1 #"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][8]~q\ $end
$var wire 1 $"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][8]~q\ $end
$var wire 1 %"! \BLOCO_MEM|RAM1|ALT_INV_Mux23~15_combout\ $end
$var wire 1 &"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][8]~q\ $end
$var wire 1 '"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][8]~q\ $end
$var wire 1 ("! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][8]~q\ $end
$var wire 1 )"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][8]~q\ $end
$var wire 1 *"! \BLOCO_MEM|RAM1|ALT_INV_Mux23~14_combout\ $end
$var wire 1 +"! \BLOCO_MEM|RAM1|ALT_INV_Mux23~13_combout\ $end
$var wire 1 ,"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][8]~q\ $end
$var wire 1 -"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][8]~q\ $end
$var wire 1 ."! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][8]~q\ $end
$var wire 1 /"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][8]~q\ $end
$var wire 1 0"! \BLOCO_MEM|RAM1|ALT_INV_Mux23~12_combout\ $end
$var wire 1 1"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][8]~q\ $end
$var wire 1 2"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][8]~q\ $end
$var wire 1 3"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][8]~q\ $end
$var wire 1 4"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][8]~q\ $end
$var wire 1 5"! \BLOCO_MEM|RAM1|ALT_INV_Mux23~11_combout\ $end
$var wire 1 6"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][8]~q\ $end
$var wire 1 7"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][8]~q\ $end
$var wire 1 8"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][8]~q\ $end
$var wire 1 9"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][8]~q\ $end
$var wire 1 :"! \BLOCO_MEM|RAM1|ALT_INV_Mux23~10_combout\ $end
$var wire 1 ;"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][8]~q\ $end
$var wire 1 <"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][8]~q\ $end
$var wire 1 ="! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][8]~q\ $end
$var wire 1 >"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][8]~q\ $end
$var wire 1 ?"! \BLOCO_MEM|RAM1|ALT_INV_Mux23~9_combout\ $end
$var wire 1 @"! \BLOCO_MEM|RAM1|ALT_INV_Mux23~8_combout\ $end
$var wire 1 A"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][8]~q\ $end
$var wire 1 B"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][8]~q\ $end
$var wire 1 C"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][8]~q\ $end
$var wire 1 D"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][8]~q\ $end
$var wire 1 E"! \BLOCO_MEM|RAM1|ALT_INV_Mux23~7_combout\ $end
$var wire 1 F"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][8]~q\ $end
$var wire 1 G"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][8]~q\ $end
$var wire 1 H"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][8]~q\ $end
$var wire 1 I"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][8]~q\ $end
$var wire 1 J"! \BLOCO_MEM|RAM1|ALT_INV_Mux23~6_combout\ $end
$var wire 1 K"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][8]~q\ $end
$var wire 1 L"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][8]~q\ $end
$var wire 1 M"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][8]~q\ $end
$var wire 1 N"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][8]~q\ $end
$var wire 1 O"! \BLOCO_MEM|RAM1|ALT_INV_Mux23~5_combout\ $end
$var wire 1 P"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][8]~q\ $end
$var wire 1 Q"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][8]~q\ $end
$var wire 1 R"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][8]~q\ $end
$var wire 1 S"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][8]~q\ $end
$var wire 1 T"! \BLOCO_MEM|RAM1|ALT_INV_Mux23~4_combout\ $end
$var wire 1 U"! \BLOCO_MEM|RAM1|ALT_INV_Mux23~3_combout\ $end
$var wire 1 V"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][8]~q\ $end
$var wire 1 W"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][8]~q\ $end
$var wire 1 X"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][8]~q\ $end
$var wire 1 Y"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][8]~q\ $end
$var wire 1 Z"! \BLOCO_MEM|RAM1|ALT_INV_Mux23~2_combout\ $end
$var wire 1 ["! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][8]~q\ $end
$var wire 1 \"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][8]~q\ $end
$var wire 1 ]"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][8]~q\ $end
$var wire 1 ^"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][8]~q\ $end
$var wire 1 _"! \BLOCO_MEM|RAM1|ALT_INV_Mux23~1_combout\ $end
$var wire 1 `"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][8]~q\ $end
$var wire 1 a"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][8]~q\ $end
$var wire 1 b"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][8]~q\ $end
$var wire 1 c"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][8]~q\ $end
$var wire 1 d"! \BLOCO_MEM|RAM1|ALT_INV_Mux23~0_combout\ $end
$var wire 1 e"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][8]~q\ $end
$var wire 1 f"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][8]~q\ $end
$var wire 1 g"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][8]~q\ $end
$var wire 1 h"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][8]~q\ $end
$var wire 1 i"! \BLOCO_MEM|RAM1|ALT_INV_Mux25~20_combout\ $end
$var wire 1 j"! \BLOCO_MEM|RAM1|ALT_INV_Mux25~19_combout\ $end
$var wire 1 k"! \BLOCO_MEM|RAM1|ALT_INV_Mux25~18_combout\ $end
$var wire 1 l"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][6]~q\ $end
$var wire 1 m"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][6]~q\ $end
$var wire 1 n"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][6]~q\ $end
$var wire 1 o"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][6]~q\ $end
$var wire 1 p"! \BLOCO_MEM|RAM1|ALT_INV_Mux25~17_combout\ $end
$var wire 1 q"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][6]~q\ $end
$var wire 1 r"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][6]~q\ $end
$var wire 1 s"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][6]~q\ $end
$var wire 1 t"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][6]~q\ $end
$var wire 1 u"! \BLOCO_MEM|RAM1|ALT_INV_Mux25~16_combout\ $end
$var wire 1 v"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][6]~q\ $end
$var wire 1 w"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][6]~q\ $end
$var wire 1 x"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][6]~q\ $end
$var wire 1 y"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][6]~q\ $end
$var wire 1 z"! \BLOCO_MEM|RAM1|ALT_INV_Mux25~15_combout\ $end
$var wire 1 {"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][6]~q\ $end
$var wire 1 |"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][6]~q\ $end
$var wire 1 }"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][6]~q\ $end
$var wire 1 ~"! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][6]~q\ $end
$var wire 1 !#! \BLOCO_MEM|RAM1|ALT_INV_Mux25~14_combout\ $end
$var wire 1 "#! \BLOCO_MEM|RAM1|ALT_INV_Mux25~13_combout\ $end
$var wire 1 ##! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][6]~q\ $end
$var wire 1 $#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][6]~q\ $end
$var wire 1 %#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][6]~q\ $end
$var wire 1 &#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][6]~q\ $end
$var wire 1 '#! \BLOCO_MEM|RAM1|ALT_INV_Mux25~12_combout\ $end
$var wire 1 (#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][6]~q\ $end
$var wire 1 )#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][6]~q\ $end
$var wire 1 *#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][6]~q\ $end
$var wire 1 +#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][6]~q\ $end
$var wire 1 ,#! \BLOCO_MEM|RAM1|ALT_INV_Mux25~11_combout\ $end
$var wire 1 -#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][6]~q\ $end
$var wire 1 .#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][6]~q\ $end
$var wire 1 /#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][6]~q\ $end
$var wire 1 0#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][6]~q\ $end
$var wire 1 1#! \BLOCO_MEM|RAM1|ALT_INV_Mux25~10_combout\ $end
$var wire 1 2#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][6]~q\ $end
$var wire 1 3#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][6]~q\ $end
$var wire 1 4#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][6]~q\ $end
$var wire 1 5#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][6]~q\ $end
$var wire 1 6#! \BLOCO_MEM|RAM1|ALT_INV_Mux25~9_combout\ $end
$var wire 1 7#! \BLOCO_MEM|RAM1|ALT_INV_Mux25~8_combout\ $end
$var wire 1 8#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][6]~q\ $end
$var wire 1 9#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][6]~q\ $end
$var wire 1 :#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][6]~q\ $end
$var wire 1 ;#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][6]~q\ $end
$var wire 1 <#! \BLOCO_MEM|RAM1|ALT_INV_Mux25~7_combout\ $end
$var wire 1 =#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][6]~q\ $end
$var wire 1 >#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][6]~q\ $end
$var wire 1 ?#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][6]~q\ $end
$var wire 1 @#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][6]~q\ $end
$var wire 1 A#! \BLOCO_MEM|RAM1|ALT_INV_Mux25~6_combout\ $end
$var wire 1 B#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][6]~q\ $end
$var wire 1 C#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][6]~q\ $end
$var wire 1 D#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][6]~q\ $end
$var wire 1 E#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][6]~q\ $end
$var wire 1 F#! \BLOCO_MEM|RAM1|ALT_INV_Mux25~5_combout\ $end
$var wire 1 G#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][6]~q\ $end
$var wire 1 H#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][6]~q\ $end
$var wire 1 I#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][6]~q\ $end
$var wire 1 J#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][6]~q\ $end
$var wire 1 K#! \BLOCO_MEM|RAM1|ALT_INV_Mux25~4_combout\ $end
$var wire 1 L#! \BLOCO_MEM|RAM1|ALT_INV_Mux25~3_combout\ $end
$var wire 1 M#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][6]~q\ $end
$var wire 1 N#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][6]~q\ $end
$var wire 1 O#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][6]~q\ $end
$var wire 1 P#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][6]~q\ $end
$var wire 1 Q#! \BLOCO_MEM|RAM1|ALT_INV_Mux25~2_combout\ $end
$var wire 1 R#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][6]~q\ $end
$var wire 1 S#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][6]~q\ $end
$var wire 1 T#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][6]~q\ $end
$var wire 1 U#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][6]~q\ $end
$var wire 1 V#! \BLOCO_MEM|RAM1|ALT_INV_Mux25~1_combout\ $end
$var wire 1 W#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][6]~q\ $end
$var wire 1 X#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][6]~q\ $end
$var wire 1 Y#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][6]~q\ $end
$var wire 1 Z#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][6]~q\ $end
$var wire 1 [#! \BLOCO_MEM|RAM1|ALT_INV_Mux25~0_combout\ $end
$var wire 1 \#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][6]~q\ $end
$var wire 1 ]#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][6]~q\ $end
$var wire 1 ^#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][6]~q\ $end
$var wire 1 _#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][6]~q\ $end
$var wire 1 `#! \BLOCO_MEM|RAM1|ALT_INV_Mux26~20_combout\ $end
$var wire 1 a#! \BLOCO_MEM|RAM1|ALT_INV_Mux26~19_combout\ $end
$var wire 1 b#! \BLOCO_MEM|RAM1|ALT_INV_Mux26~18_combout\ $end
$var wire 1 c#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][5]~q\ $end
$var wire 1 d#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][5]~q\ $end
$var wire 1 e#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][5]~q\ $end
$var wire 1 f#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][5]~q\ $end
$var wire 1 g#! \BLOCO_MEM|RAM1|ALT_INV_Mux26~17_combout\ $end
$var wire 1 h#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][5]~q\ $end
$var wire 1 i#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][5]~q\ $end
$var wire 1 j#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][5]~q\ $end
$var wire 1 k#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][5]~q\ $end
$var wire 1 l#! \BLOCO_MEM|RAM1|ALT_INV_Mux26~16_combout\ $end
$var wire 1 m#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][5]~q\ $end
$var wire 1 n#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][5]~q\ $end
$var wire 1 o#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][5]~q\ $end
$var wire 1 p#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][5]~q\ $end
$var wire 1 q#! \BLOCO_MEM|RAM1|ALT_INV_Mux26~15_combout\ $end
$var wire 1 r#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][5]~q\ $end
$var wire 1 s#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][5]~q\ $end
$var wire 1 t#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][5]~q\ $end
$var wire 1 u#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][5]~q\ $end
$var wire 1 v#! \BLOCO_MEM|RAM1|ALT_INV_Mux26~14_combout\ $end
$var wire 1 w#! \BLOCO_MEM|RAM1|ALT_INV_Mux26~13_combout\ $end
$var wire 1 x#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][5]~q\ $end
$var wire 1 y#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][5]~q\ $end
$var wire 1 z#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][5]~q\ $end
$var wire 1 {#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][5]~q\ $end
$var wire 1 |#! \BLOCO_MEM|RAM1|ALT_INV_Mux26~12_combout\ $end
$var wire 1 }#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][5]~q\ $end
$var wire 1 ~#! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][5]~q\ $end
$var wire 1 !$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][5]~q\ $end
$var wire 1 "$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][5]~q\ $end
$var wire 1 #$! \BLOCO_MEM|RAM1|ALT_INV_Mux26~11_combout\ $end
$var wire 1 $$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][5]~q\ $end
$var wire 1 %$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][5]~q\ $end
$var wire 1 &$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][5]~q\ $end
$var wire 1 '$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][5]~q\ $end
$var wire 1 ($! \BLOCO_MEM|RAM1|ALT_INV_Mux26~10_combout\ $end
$var wire 1 )$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][5]~q\ $end
$var wire 1 *$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][5]~q\ $end
$var wire 1 +$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][5]~q\ $end
$var wire 1 ,$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][5]~q\ $end
$var wire 1 -$! \BLOCO_MEM|RAM1|ALT_INV_Mux26~9_combout\ $end
$var wire 1 .$! \BLOCO_MEM|RAM1|ALT_INV_Mux26~8_combout\ $end
$var wire 1 /$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][5]~q\ $end
$var wire 1 0$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][5]~q\ $end
$var wire 1 1$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][5]~q\ $end
$var wire 1 2$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][5]~q\ $end
$var wire 1 3$! \BLOCO_MEM|RAM1|ALT_INV_Mux26~7_combout\ $end
$var wire 1 4$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][5]~q\ $end
$var wire 1 5$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][5]~q\ $end
$var wire 1 6$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][5]~q\ $end
$var wire 1 7$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][5]~q\ $end
$var wire 1 8$! \BLOCO_MEM|RAM1|ALT_INV_Mux26~6_combout\ $end
$var wire 1 9$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][5]~q\ $end
$var wire 1 :$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][5]~q\ $end
$var wire 1 ;$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][5]~q\ $end
$var wire 1 <$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][5]~q\ $end
$var wire 1 =$! \BLOCO_MEM|RAM1|ALT_INV_Mux26~5_combout\ $end
$var wire 1 >$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][5]~q\ $end
$var wire 1 ?$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][5]~q\ $end
$var wire 1 @$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][5]~q\ $end
$var wire 1 A$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][5]~q\ $end
$var wire 1 B$! \BLOCO_MEM|RAM1|ALT_INV_Mux26~4_combout\ $end
$var wire 1 C$! \BLOCO_MEM|RAM1|ALT_INV_Mux26~3_combout\ $end
$var wire 1 D$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][5]~q\ $end
$var wire 1 E$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][5]~q\ $end
$var wire 1 F$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][5]~q\ $end
$var wire 1 G$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][5]~q\ $end
$var wire 1 H$! \BLOCO_MEM|RAM1|ALT_INV_Mux26~2_combout\ $end
$var wire 1 I$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][5]~q\ $end
$var wire 1 J$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][5]~q\ $end
$var wire 1 K$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][5]~q\ $end
$var wire 1 L$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][5]~q\ $end
$var wire 1 M$! \BLOCO_MEM|RAM1|ALT_INV_Mux26~1_combout\ $end
$var wire 1 N$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][5]~q\ $end
$var wire 1 O$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][5]~q\ $end
$var wire 1 P$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][5]~q\ $end
$var wire 1 Q$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][5]~q\ $end
$var wire 1 R$! \BLOCO_MEM|RAM1|ALT_INV_Mux26~0_combout\ $end
$var wire 1 S$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][5]~q\ $end
$var wire 1 T$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][5]~q\ $end
$var wire 1 U$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][5]~q\ $end
$var wire 1 V$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][5]~q\ $end
$var wire 1 W$! \BLOCO_MEM|RAM1|ALT_INV_Mux24~20_combout\ $end
$var wire 1 X$! \BLOCO_MEM|RAM1|ALT_INV_Mux24~19_combout\ $end
$var wire 1 Y$! \BLOCO_MEM|RAM1|ALT_INV_Mux24~18_combout\ $end
$var wire 1 Z$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][7]~q\ $end
$var wire 1 [$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][7]~q\ $end
$var wire 1 \$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][7]~q\ $end
$var wire 1 ]$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][7]~q\ $end
$var wire 1 ^$! \BLOCO_MEM|RAM1|ALT_INV_Mux24~17_combout\ $end
$var wire 1 _$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][7]~q\ $end
$var wire 1 `$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][7]~q\ $end
$var wire 1 a$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][7]~q\ $end
$var wire 1 b$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][7]~q\ $end
$var wire 1 c$! \BLOCO_MEM|RAM1|ALT_INV_Mux24~16_combout\ $end
$var wire 1 d$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][7]~q\ $end
$var wire 1 e$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][7]~q\ $end
$var wire 1 f$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][7]~q\ $end
$var wire 1 g$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][7]~q\ $end
$var wire 1 h$! \BLOCO_MEM|RAM1|ALT_INV_Mux24~15_combout\ $end
$var wire 1 i$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][7]~q\ $end
$var wire 1 j$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][7]~q\ $end
$var wire 1 k$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][7]~q\ $end
$var wire 1 l$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][7]~q\ $end
$var wire 1 m$! \BLOCO_MEM|RAM1|ALT_INV_Mux24~14_combout\ $end
$var wire 1 n$! \BLOCO_MEM|RAM1|ALT_INV_Mux24~13_combout\ $end
$var wire 1 o$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][7]~q\ $end
$var wire 1 p$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][7]~q\ $end
$var wire 1 q$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][7]~q\ $end
$var wire 1 r$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][7]~q\ $end
$var wire 1 s$! \BLOCO_MEM|RAM1|ALT_INV_Mux24~12_combout\ $end
$var wire 1 t$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][7]~q\ $end
$var wire 1 u$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][7]~q\ $end
$var wire 1 v$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][7]~q\ $end
$var wire 1 w$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][7]~q\ $end
$var wire 1 x$! \BLOCO_MEM|RAM1|ALT_INV_Mux24~11_combout\ $end
$var wire 1 y$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][7]~q\ $end
$var wire 1 z$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][7]~q\ $end
$var wire 1 {$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][7]~q\ $end
$var wire 1 |$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][7]~q\ $end
$var wire 1 }$! \BLOCO_MEM|RAM1|ALT_INV_Mux24~10_combout\ $end
$var wire 1 ~$! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][7]~q\ $end
$var wire 1 !%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][7]~q\ $end
$var wire 1 "%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][7]~q\ $end
$var wire 1 #%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][7]~q\ $end
$var wire 1 $%! \BLOCO_MEM|RAM1|ALT_INV_Mux24~9_combout\ $end
$var wire 1 %%! \BLOCO_MEM|RAM1|ALT_INV_Mux24~8_combout\ $end
$var wire 1 &%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][7]~q\ $end
$var wire 1 '%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][7]~q\ $end
$var wire 1 (%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][7]~q\ $end
$var wire 1 )%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][7]~q\ $end
$var wire 1 *%! \BLOCO_MEM|RAM1|ALT_INV_Mux24~7_combout\ $end
$var wire 1 +%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][7]~q\ $end
$var wire 1 ,%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][7]~q\ $end
$var wire 1 -%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][7]~q\ $end
$var wire 1 .%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][7]~q\ $end
$var wire 1 /%! \BLOCO_MEM|RAM1|ALT_INV_Mux24~6_combout\ $end
$var wire 1 0%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][7]~q\ $end
$var wire 1 1%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][7]~q\ $end
$var wire 1 2%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][7]~q\ $end
$var wire 1 3%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][7]~q\ $end
$var wire 1 4%! \BLOCO_MEM|RAM1|ALT_INV_Mux24~5_combout\ $end
$var wire 1 5%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][7]~q\ $end
$var wire 1 6%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][7]~q\ $end
$var wire 1 7%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][7]~q\ $end
$var wire 1 8%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][7]~q\ $end
$var wire 1 9%! \BLOCO_MEM|RAM1|ALT_INV_Mux24~4_combout\ $end
$var wire 1 :%! \BLOCO_MEM|RAM1|ALT_INV_Mux24~3_combout\ $end
$var wire 1 ;%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][7]~q\ $end
$var wire 1 <%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][7]~q\ $end
$var wire 1 =%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][7]~q\ $end
$var wire 1 >%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][7]~q\ $end
$var wire 1 ?%! \BLOCO_MEM|RAM1|ALT_INV_Mux24~2_combout\ $end
$var wire 1 @%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][7]~q\ $end
$var wire 1 A%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][7]~q\ $end
$var wire 1 B%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][7]~q\ $end
$var wire 1 C%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][7]~q\ $end
$var wire 1 D%! \BLOCO_MEM|RAM1|ALT_INV_Mux24~1_combout\ $end
$var wire 1 E%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][7]~q\ $end
$var wire 1 F%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][7]~q\ $end
$var wire 1 G%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][7]~q\ $end
$var wire 1 H%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][7]~q\ $end
$var wire 1 I%! \BLOCO_MEM|RAM1|ALT_INV_Mux24~0_combout\ $end
$var wire 1 J%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][7]~q\ $end
$var wire 1 K%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][7]~q\ $end
$var wire 1 L%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][7]~q\ $end
$var wire 1 M%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][7]~q\ $end
$var wire 1 N%! \BLOCO_MEM|RAM1|ALT_INV_Mux27~20_combout\ $end
$var wire 1 O%! \BLOCO_MEM|RAM1|ALT_INV_Mux27~19_combout\ $end
$var wire 1 P%! \BLOCO_MEM|RAM1|ALT_INV_Mux27~18_combout\ $end
$var wire 1 Q%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][4]~q\ $end
$var wire 1 R%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][4]~q\ $end
$var wire 1 S%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][4]~q\ $end
$var wire 1 T%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][4]~q\ $end
$var wire 1 U%! \BLOCO_MEM|RAM1|ALT_INV_Mux27~17_combout\ $end
$var wire 1 V%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][4]~q\ $end
$var wire 1 W%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][4]~q\ $end
$var wire 1 X%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][4]~q\ $end
$var wire 1 Y%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][4]~q\ $end
$var wire 1 Z%! \BLOCO_MEM|RAM1|ALT_INV_Mux27~16_combout\ $end
$var wire 1 [%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][4]~q\ $end
$var wire 1 \%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][4]~q\ $end
$var wire 1 ]%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][4]~q\ $end
$var wire 1 ^%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][4]~q\ $end
$var wire 1 _%! \BLOCO_MEM|RAM1|ALT_INV_Mux27~15_combout\ $end
$var wire 1 `%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][4]~q\ $end
$var wire 1 a%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][4]~q\ $end
$var wire 1 b%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][4]~q\ $end
$var wire 1 c%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][4]~q\ $end
$var wire 1 d%! \BLOCO_MEM|RAM1|ALT_INV_Mux27~14_combout\ $end
$var wire 1 e%! \BLOCO_MEM|RAM1|ALT_INV_Mux27~13_combout\ $end
$var wire 1 f%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][4]~q\ $end
$var wire 1 g%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][4]~q\ $end
$var wire 1 h%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][4]~q\ $end
$var wire 1 i%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][4]~q\ $end
$var wire 1 j%! \BLOCO_MEM|RAM1|ALT_INV_Mux27~12_combout\ $end
$var wire 1 k%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][4]~q\ $end
$var wire 1 l%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][4]~q\ $end
$var wire 1 m%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][4]~q\ $end
$var wire 1 n%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][4]~q\ $end
$var wire 1 o%! \BLOCO_MEM|RAM1|ALT_INV_Mux27~11_combout\ $end
$var wire 1 p%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][4]~q\ $end
$var wire 1 q%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][4]~q\ $end
$var wire 1 r%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][4]~q\ $end
$var wire 1 s%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][4]~q\ $end
$var wire 1 t%! \BLOCO_MEM|RAM1|ALT_INV_Mux27~10_combout\ $end
$var wire 1 u%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][4]~q\ $end
$var wire 1 v%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][4]~q\ $end
$var wire 1 w%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][4]~q\ $end
$var wire 1 x%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][4]~q\ $end
$var wire 1 y%! \BLOCO_MEM|RAM1|ALT_INV_Mux27~9_combout\ $end
$var wire 1 z%! \BLOCO_MEM|RAM1|ALT_INV_Mux27~8_combout\ $end
$var wire 1 {%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][4]~q\ $end
$var wire 1 |%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][4]~q\ $end
$var wire 1 }%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][4]~q\ $end
$var wire 1 ~%! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][4]~q\ $end
$var wire 1 !&! \BLOCO_MEM|RAM1|ALT_INV_Mux27~7_combout\ $end
$var wire 1 "&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][4]~q\ $end
$var wire 1 #&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][4]~q\ $end
$var wire 1 $&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][4]~q\ $end
$var wire 1 %&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][4]~q\ $end
$var wire 1 &&! \BLOCO_MEM|RAM1|ALT_INV_Mux27~6_combout\ $end
$var wire 1 '&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][4]~q\ $end
$var wire 1 (&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][4]~q\ $end
$var wire 1 )&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][4]~q\ $end
$var wire 1 *&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][4]~q\ $end
$var wire 1 +&! \BLOCO_MEM|RAM1|ALT_INV_Mux27~5_combout\ $end
$var wire 1 ,&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][4]~q\ $end
$var wire 1 -&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][4]~q\ $end
$var wire 1 .&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][4]~q\ $end
$var wire 1 /&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][4]~q\ $end
$var wire 1 0&! \BLOCO_MEM|RAM1|ALT_INV_Mux27~4_combout\ $end
$var wire 1 1&! \BLOCO_MEM|RAM1|ALT_INV_Mux27~3_combout\ $end
$var wire 1 2&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][4]~q\ $end
$var wire 1 3&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][4]~q\ $end
$var wire 1 4&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][4]~q\ $end
$var wire 1 5&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][4]~q\ $end
$var wire 1 6&! \BLOCO_MEM|RAM1|ALT_INV_Mux27~2_combout\ $end
$var wire 1 7&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][4]~q\ $end
$var wire 1 8&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][4]~q\ $end
$var wire 1 9&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][4]~q\ $end
$var wire 1 :&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][4]~q\ $end
$var wire 1 ;&! \BLOCO_MEM|RAM1|ALT_INV_Mux27~1_combout\ $end
$var wire 1 <&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][4]~q\ $end
$var wire 1 =&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][4]~q\ $end
$var wire 1 >&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][4]~q\ $end
$var wire 1 ?&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][4]~q\ $end
$var wire 1 @&! \BLOCO_MEM|RAM1|ALT_INV_Mux27~0_combout\ $end
$var wire 1 A&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][4]~q\ $end
$var wire 1 B&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][4]~q\ $end
$var wire 1 C&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][4]~q\ $end
$var wire 1 D&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][4]~q\ $end
$var wire 1 E&! \BLOCO_MEM|RAM1|ALT_INV_Mux29~20_combout\ $end
$var wire 1 F&! \BLOCO_MEM|RAM1|ALT_INV_Mux29~19_combout\ $end
$var wire 1 G&! \BLOCO_MEM|RAM1|ALT_INV_Mux29~18_combout\ $end
$var wire 1 H&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][2]~q\ $end
$var wire 1 I&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][2]~q\ $end
$var wire 1 J&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][2]~q\ $end
$var wire 1 K&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][2]~q\ $end
$var wire 1 L&! \BLOCO_MEM|RAM1|ALT_INV_Mux29~17_combout\ $end
$var wire 1 M&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][2]~q\ $end
$var wire 1 N&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][2]~q\ $end
$var wire 1 O&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][2]~q\ $end
$var wire 1 P&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][2]~q\ $end
$var wire 1 Q&! \BLOCO_MEM|RAM1|ALT_INV_Mux29~16_combout\ $end
$var wire 1 R&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][2]~q\ $end
$var wire 1 S&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][2]~q\ $end
$var wire 1 T&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][2]~q\ $end
$var wire 1 U&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][2]~q\ $end
$var wire 1 V&! \BLOCO_MEM|RAM1|ALT_INV_Mux29~15_combout\ $end
$var wire 1 W&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][2]~q\ $end
$var wire 1 X&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][2]~q\ $end
$var wire 1 Y&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][2]~q\ $end
$var wire 1 Z&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][2]~q\ $end
$var wire 1 [&! \BLOCO_MEM|RAM1|ALT_INV_Mux29~14_combout\ $end
$var wire 1 \&! \BLOCO_MEM|RAM1|ALT_INV_Mux29~13_combout\ $end
$var wire 1 ]&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][2]~q\ $end
$var wire 1 ^&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][2]~q\ $end
$var wire 1 _&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][2]~q\ $end
$var wire 1 `&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][2]~q\ $end
$var wire 1 a&! \BLOCO_MEM|RAM1|ALT_INV_Mux29~12_combout\ $end
$var wire 1 b&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][2]~q\ $end
$var wire 1 c&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][2]~q\ $end
$var wire 1 d&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][2]~q\ $end
$var wire 1 e&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][2]~q\ $end
$var wire 1 f&! \BLOCO_MEM|RAM1|ALT_INV_Mux29~11_combout\ $end
$var wire 1 g&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][2]~q\ $end
$var wire 1 h&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][2]~q\ $end
$var wire 1 i&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][2]~q\ $end
$var wire 1 j&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][2]~q\ $end
$var wire 1 k&! \BLOCO_MEM|RAM1|ALT_INV_Mux29~10_combout\ $end
$var wire 1 l&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][2]~q\ $end
$var wire 1 m&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][2]~q\ $end
$var wire 1 n&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][2]~q\ $end
$var wire 1 o&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][2]~q\ $end
$var wire 1 p&! \BLOCO_MEM|RAM1|ALT_INV_Mux29~9_combout\ $end
$var wire 1 q&! \BLOCO_MEM|RAM1|ALT_INV_Mux29~8_combout\ $end
$var wire 1 r&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][2]~q\ $end
$var wire 1 s&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][2]~q\ $end
$var wire 1 t&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][2]~q\ $end
$var wire 1 u&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][2]~q\ $end
$var wire 1 v&! \BLOCO_MEM|RAM1|ALT_INV_Mux29~7_combout\ $end
$var wire 1 w&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][2]~q\ $end
$var wire 1 x&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][2]~q\ $end
$var wire 1 y&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][2]~q\ $end
$var wire 1 z&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][2]~q\ $end
$var wire 1 {&! \BLOCO_MEM|RAM1|ALT_INV_Mux29~6_combout\ $end
$var wire 1 |&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][2]~q\ $end
$var wire 1 }&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][2]~q\ $end
$var wire 1 ~&! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][2]~q\ $end
$var wire 1 !'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][2]~q\ $end
$var wire 1 "'! \BLOCO_MEM|RAM1|ALT_INV_Mux29~5_combout\ $end
$var wire 1 #'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][2]~q\ $end
$var wire 1 $'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][2]~q\ $end
$var wire 1 %'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][2]~q\ $end
$var wire 1 &'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][2]~q\ $end
$var wire 1 ''! \BLOCO_MEM|RAM1|ALT_INV_Mux29~4_combout\ $end
$var wire 1 ('! \BLOCO_MEM|RAM1|ALT_INV_Mux29~3_combout\ $end
$var wire 1 )'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][2]~q\ $end
$var wire 1 *'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][2]~q\ $end
$var wire 1 +'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][2]~q\ $end
$var wire 1 ,'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][2]~q\ $end
$var wire 1 -'! \BLOCO_MEM|RAM1|ALT_INV_Mux29~2_combout\ $end
$var wire 1 .'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][2]~q\ $end
$var wire 1 /'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][2]~q\ $end
$var wire 1 0'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][2]~q\ $end
$var wire 1 1'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][2]~q\ $end
$var wire 1 2'! \BLOCO_MEM|RAM1|ALT_INV_Mux29~1_combout\ $end
$var wire 1 3'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][2]~q\ $end
$var wire 1 4'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][2]~q\ $end
$var wire 1 5'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][2]~q\ $end
$var wire 1 6'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][2]~q\ $end
$var wire 1 7'! \BLOCO_MEM|RAM1|ALT_INV_Mux29~0_combout\ $end
$var wire 1 8'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][2]~q\ $end
$var wire 1 9'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][2]~q\ $end
$var wire 1 :'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][2]~q\ $end
$var wire 1 ;'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][2]~q\ $end
$var wire 1 <'! \BLOCO_MEM|RAM1|ALT_INV_Mux30~20_combout\ $end
$var wire 1 ='! \BLOCO_MEM|RAM1|ALT_INV_Mux30~19_combout\ $end
$var wire 1 >'! \BLOCO_MEM|RAM1|ALT_INV_Mux30~18_combout\ $end
$var wire 1 ?'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][1]~q\ $end
$var wire 1 @'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][1]~q\ $end
$var wire 1 A'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][1]~q\ $end
$var wire 1 B'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][1]~q\ $end
$var wire 1 C'! \BLOCO_MEM|RAM1|ALT_INV_Mux30~17_combout\ $end
$var wire 1 D'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][1]~q\ $end
$var wire 1 E'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][1]~q\ $end
$var wire 1 F'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][1]~q\ $end
$var wire 1 G'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][1]~q\ $end
$var wire 1 H'! \BLOCO_MEM|RAM1|ALT_INV_Mux30~16_combout\ $end
$var wire 1 I'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][1]~q\ $end
$var wire 1 J'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][1]~q\ $end
$var wire 1 K'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][1]~q\ $end
$var wire 1 L'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][1]~q\ $end
$var wire 1 M'! \BLOCO_MEM|RAM1|ALT_INV_Mux30~15_combout\ $end
$var wire 1 N'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][1]~q\ $end
$var wire 1 O'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][1]~q\ $end
$var wire 1 P'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][1]~q\ $end
$var wire 1 Q'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][1]~q\ $end
$var wire 1 R'! \BLOCO_MEM|RAM1|ALT_INV_Mux30~14_combout\ $end
$var wire 1 S'! \BLOCO_MEM|RAM1|ALT_INV_Mux30~13_combout\ $end
$var wire 1 T'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][1]~q\ $end
$var wire 1 U'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][1]~q\ $end
$var wire 1 V'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][1]~q\ $end
$var wire 1 W'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][1]~q\ $end
$var wire 1 X'! \BLOCO_MEM|RAM1|ALT_INV_Mux30~12_combout\ $end
$var wire 1 Y'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][1]~q\ $end
$var wire 1 Z'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][1]~q\ $end
$var wire 1 ['! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][1]~q\ $end
$var wire 1 \'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][1]~q\ $end
$var wire 1 ]'! \BLOCO_MEM|RAM1|ALT_INV_Mux30~11_combout\ $end
$var wire 1 ^'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][1]~q\ $end
$var wire 1 _'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][1]~q\ $end
$var wire 1 `'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][1]~q\ $end
$var wire 1 a'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][1]~q\ $end
$var wire 1 b'! \BLOCO_MEM|RAM1|ALT_INV_Mux30~10_combout\ $end
$var wire 1 c'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][1]~q\ $end
$var wire 1 d'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][1]~q\ $end
$var wire 1 e'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][1]~q\ $end
$var wire 1 f'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][1]~q\ $end
$var wire 1 g'! \BLOCO_MEM|RAM1|ALT_INV_Mux30~9_combout\ $end
$var wire 1 h'! \BLOCO_MEM|RAM1|ALT_INV_Mux30~8_combout\ $end
$var wire 1 i'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][1]~q\ $end
$var wire 1 j'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][1]~q\ $end
$var wire 1 k'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][1]~q\ $end
$var wire 1 l'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][1]~q\ $end
$var wire 1 m'! \BLOCO_MEM|RAM1|ALT_INV_Mux30~7_combout\ $end
$var wire 1 n'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][1]~q\ $end
$var wire 1 o'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][1]~q\ $end
$var wire 1 p'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][1]~q\ $end
$var wire 1 q'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][1]~q\ $end
$var wire 1 r'! \BLOCO_MEM|RAM1|ALT_INV_Mux30~6_combout\ $end
$var wire 1 s'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][1]~q\ $end
$var wire 1 t'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][1]~q\ $end
$var wire 1 u'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][1]~q\ $end
$var wire 1 v'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][1]~q\ $end
$var wire 1 w'! \BLOCO_MEM|RAM1|ALT_INV_Mux30~5_combout\ $end
$var wire 1 x'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][1]~q\ $end
$var wire 1 y'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][1]~q\ $end
$var wire 1 z'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][31]~q\ $end
$var wire 1 {'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][31]~q\ $end
$var wire 1 |'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][31]~q\ $end
$var wire 1 }'! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][31]~q\ $end
$var wire 1 ~'! \BLOCO_MEM|RAM1|ALT_INV_Mux0~6_combout\ $end
$var wire 1 !(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][31]~q\ $end
$var wire 1 "(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][31]~q\ $end
$var wire 1 #(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][31]~q\ $end
$var wire 1 $(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][31]~q\ $end
$var wire 1 %(! \BLOCO_MEM|RAM1|ALT_INV_Mux0~5_combout\ $end
$var wire 1 &(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][31]~q\ $end
$var wire 1 '(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][31]~q\ $end
$var wire 1 ((! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][31]~q\ $end
$var wire 1 )(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][31]~q\ $end
$var wire 1 *(! \BLOCO_MEM|RAM1|ALT_INV_Mux0~4_combout\ $end
$var wire 1 +(! \BLOCO_MEM|RAM1|ALT_INV_Mux0~3_combout\ $end
$var wire 1 ,(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][31]~q\ $end
$var wire 1 -(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][31]~q\ $end
$var wire 1 .(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][31]~q\ $end
$var wire 1 /(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][31]~q\ $end
$var wire 1 0(! \BLOCO_MEM|RAM1|ALT_INV_Mux0~2_combout\ $end
$var wire 1 1(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][31]~q\ $end
$var wire 1 2(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][31]~q\ $end
$var wire 1 3(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][31]~q\ $end
$var wire 1 4(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][31]~q\ $end
$var wire 1 5(! \BLOCO_MEM|RAM1|ALT_INV_Mux0~1_combout\ $end
$var wire 1 6(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][31]~q\ $end
$var wire 1 7(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][31]~q\ $end
$var wire 1 8(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][31]~q\ $end
$var wire 1 9(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][31]~q\ $end
$var wire 1 :(! \BLOCO_MEM|RAM1|ALT_INV_Mux0~0_combout\ $end
$var wire 1 ;(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][31]~q\ $end
$var wire 1 <(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][31]~q\ $end
$var wire 1 =(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][31]~q\ $end
$var wire 1 >(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][31]~q\ $end
$var wire 1 ?(! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[31]~158_combout\ $end
$var wire 1 @(! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[31]~157_combout\ $end
$var wire 1 A(! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[31]~156_combout\ $end
$var wire 1 B(! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[31]~155_combout\ $end
$var wire 1 C(! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~353_combout\ $end
$var wire 1 D(! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~352_combout\ $end
$var wire 1 E(! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][31]~q\ $end
$var wire 1 F(! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][31]~q\ $end
$var wire 1 G(! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][31]~q\ $end
$var wire 1 H(! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][31]~q\ $end
$var wire 1 I(! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~351_combout\ $end
$var wire 1 J(! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~350_combout\ $end
$var wire 1 K(! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][31]~q\ $end
$var wire 1 L(! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][31]~q\ $end
$var wire 1 M(! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][31]~q\ $end
$var wire 1 N(! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][31]~q\ $end
$var wire 1 O(! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~349_combout\ $end
$var wire 1 P(! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][31]~q\ $end
$var wire 1 Q(! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][31]~q\ $end
$var wire 1 R(! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][31]~q\ $end
$var wire 1 S(! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][31]~q\ $end
$var wire 1 T(! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~348_combout\ $end
$var wire 1 U(! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][31]~q\ $end
$var wire 1 V(! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][31]~q\ $end
$var wire 1 W(! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][31]~q\ $end
$var wire 1 X(! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][31]~q\ $end
$var wire 1 Y(! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~347_combout\ $end
$var wire 1 Z(! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][31]~q\ $end
$var wire 1 [(! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][31]~q\ $end
$var wire 1 \(! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][31]~q\ $end
$var wire 1 ](! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][31]~q\ $end
$var wire 1 ^(! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~346_combout\ $end
$var wire 1 _(! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~345_combout\ $end
$var wire 1 `(! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][31]~q\ $end
$var wire 1 a(! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][31]~q\ $end
$var wire 1 b(! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][31]~q\ $end
$var wire 1 c(! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][31]~q\ $end
$var wire 1 d(! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~344_combout\ $end
$var wire 1 e(! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][31]~q\ $end
$var wire 1 f(! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][31]~q\ $end
$var wire 1 g(! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][31]~q\ $end
$var wire 1 h(! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][31]~q\ $end
$var wire 1 i(! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~343_combout\ $end
$var wire 1 j(! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][31]~q\ $end
$var wire 1 k(! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][31]~q\ $end
$var wire 1 l(! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][31]~q\ $end
$var wire 1 m(! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][31]~q\ $end
$var wire 1 n(! \BLOCO_MEM|RAM1|ALT_INV_Mux1~20_combout\ $end
$var wire 1 o(! \BLOCO_MEM|RAM1|ALT_INV_Mux1~19_combout\ $end
$var wire 1 p(! \BLOCO_MEM|RAM1|ALT_INV_Mux1~18_combout\ $end
$var wire 1 q(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][30]~q\ $end
$var wire 1 r(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][30]~q\ $end
$var wire 1 s(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][30]~q\ $end
$var wire 1 t(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][30]~q\ $end
$var wire 1 u(! \BLOCO_MEM|RAM1|ALT_INV_Mux1~17_combout\ $end
$var wire 1 v(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][30]~q\ $end
$var wire 1 w(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][30]~q\ $end
$var wire 1 x(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][30]~q\ $end
$var wire 1 y(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][30]~q\ $end
$var wire 1 z(! \BLOCO_MEM|RAM1|ALT_INV_Mux1~16_combout\ $end
$var wire 1 {(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][30]~q\ $end
$var wire 1 |(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][30]~q\ $end
$var wire 1 }(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][30]~q\ $end
$var wire 1 ~(! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][30]~q\ $end
$var wire 1 !)! \BLOCO_MEM|RAM1|ALT_INV_Mux1~15_combout\ $end
$var wire 1 ")! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][30]~q\ $end
$var wire 1 #)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][30]~q\ $end
$var wire 1 $)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][30]~q\ $end
$var wire 1 %)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][30]~q\ $end
$var wire 1 &)! \BLOCO_MEM|RAM1|ALT_INV_Mux1~14_combout\ $end
$var wire 1 ')! \BLOCO_MEM|RAM1|ALT_INV_Mux1~13_combout\ $end
$var wire 1 ()! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][30]~q\ $end
$var wire 1 ))! \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][30]~q\ $end
$var wire 1 *)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][30]~q\ $end
$var wire 1 +)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][30]~q\ $end
$var wire 1 ,)! \BLOCO_MEM|RAM1|ALT_INV_Mux1~12_combout\ $end
$var wire 1 -)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][30]~q\ $end
$var wire 1 .)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][30]~q\ $end
$var wire 1 /)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][30]~q\ $end
$var wire 1 0)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][30]~q\ $end
$var wire 1 1)! \BLOCO_MEM|RAM1|ALT_INV_Mux1~11_combout\ $end
$var wire 1 2)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][30]~q\ $end
$var wire 1 3)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][30]~q\ $end
$var wire 1 4)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][30]~q\ $end
$var wire 1 5)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][30]~q\ $end
$var wire 1 6)! \BLOCO_MEM|RAM1|ALT_INV_Mux1~10_combout\ $end
$var wire 1 7)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][30]~q\ $end
$var wire 1 8)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][30]~q\ $end
$var wire 1 9)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][30]~q\ $end
$var wire 1 :)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][30]~q\ $end
$var wire 1 ;)! \BLOCO_MEM|RAM1|ALT_INV_Mux1~9_combout\ $end
$var wire 1 <)! \BLOCO_MEM|RAM1|ALT_INV_Mux1~8_combout\ $end
$var wire 1 =)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][30]~q\ $end
$var wire 1 >)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][30]~q\ $end
$var wire 1 ?)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][30]~q\ $end
$var wire 1 @)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][30]~q\ $end
$var wire 1 A)! \BLOCO_MEM|RAM1|ALT_INV_Mux1~7_combout\ $end
$var wire 1 B)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][30]~q\ $end
$var wire 1 C)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][30]~q\ $end
$var wire 1 D)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][30]~q\ $end
$var wire 1 E)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][30]~q\ $end
$var wire 1 F)! \BLOCO_MEM|RAM1|ALT_INV_Mux1~6_combout\ $end
$var wire 1 G)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][30]~q\ $end
$var wire 1 H)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][30]~q\ $end
$var wire 1 I)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][30]~q\ $end
$var wire 1 J)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][30]~q\ $end
$var wire 1 K)! \BLOCO_MEM|RAM1|ALT_INV_Mux1~5_combout\ $end
$var wire 1 L)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][30]~q\ $end
$var wire 1 M)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][30]~q\ $end
$var wire 1 N)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][30]~q\ $end
$var wire 1 O)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][30]~q\ $end
$var wire 1 P)! \BLOCO_MEM|RAM1|ALT_INV_Mux1~4_combout\ $end
$var wire 1 Q)! \BLOCO_MEM|RAM1|ALT_INV_Mux1~3_combout\ $end
$var wire 1 R)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][30]~q\ $end
$var wire 1 S)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][30]~q\ $end
$var wire 1 T)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][30]~q\ $end
$var wire 1 U)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][30]~q\ $end
$var wire 1 V)! \BLOCO_MEM|RAM1|ALT_INV_Mux1~2_combout\ $end
$var wire 1 W)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][30]~q\ $end
$var wire 1 X)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][30]~q\ $end
$var wire 1 Y)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][30]~q\ $end
$var wire 1 Z)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][30]~q\ $end
$var wire 1 [)! \BLOCO_MEM|RAM1|ALT_INV_Mux1~1_combout\ $end
$var wire 1 \)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][30]~q\ $end
$var wire 1 ])! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][30]~q\ $end
$var wire 1 ^)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][30]~q\ $end
$var wire 1 _)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][30]~q\ $end
$var wire 1 `)! \BLOCO_MEM|RAM1|ALT_INV_Mux1~0_combout\ $end
$var wire 1 a)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][30]~q\ $end
$var wire 1 b)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][30]~q\ $end
$var wire 1 c)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][30]~q\ $end
$var wire 1 d)! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][30]~q\ $end
$var wire 1 e)! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[30]~153_combout\ $end
$var wire 1 f)! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[30]~152_combout\ $end
$var wire 1 g)! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[30]~151_combout\ $end
$var wire 1 h)! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[30]~150_combout\ $end
$var wire 1 i)! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~342_combout\ $end
$var wire 1 j)! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~341_combout\ $end
$var wire 1 k)! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][30]~q\ $end
$var wire 1 l)! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][30]~q\ $end
$var wire 1 m)! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][30]~q\ $end
$var wire 1 n)! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][30]~q\ $end
$var wire 1 o)! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~340_combout\ $end
$var wire 1 p)! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~339_combout\ $end
$var wire 1 q)! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][30]~q\ $end
$var wire 1 r)! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][30]~q\ $end
$var wire 1 s)! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][30]~q\ $end
$var wire 1 t)! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][30]~q\ $end
$var wire 1 u)! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~338_combout\ $end
$var wire 1 v)! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][30]~q\ $end
$var wire 1 w)! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][30]~q\ $end
$var wire 1 x)! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][30]~q\ $end
$var wire 1 y)! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][30]~q\ $end
$var wire 1 z)! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~337_combout\ $end
$var wire 1 {)! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][30]~q\ $end
$var wire 1 |)! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][30]~q\ $end
$var wire 1 })! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][30]~q\ $end
$var wire 1 ~)! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][30]~q\ $end
$var wire 1 !*! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~336_combout\ $end
$var wire 1 "*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][30]~q\ $end
$var wire 1 #*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][30]~q\ $end
$var wire 1 $*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][30]~q\ $end
$var wire 1 %*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][30]~q\ $end
$var wire 1 &*! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~335_combout\ $end
$var wire 1 '*! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~334_combout\ $end
$var wire 1 (*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][30]~q\ $end
$var wire 1 )*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][30]~q\ $end
$var wire 1 **! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][30]~q\ $end
$var wire 1 +*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][30]~q\ $end
$var wire 1 ,*! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~333_combout\ $end
$var wire 1 -*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][30]~q\ $end
$var wire 1 .*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][30]~q\ $end
$var wire 1 /*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][30]~q\ $end
$var wire 1 0*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][30]~q\ $end
$var wire 1 1*! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~332_combout\ $end
$var wire 1 2*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][30]~q\ $end
$var wire 1 3*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][30]~q\ $end
$var wire 1 4*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][30]~q\ $end
$var wire 1 5*! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][30]~q\ $end
$var wire 1 6*! \BLOCO_MEM|RAM1|ALT_INV_Mux2~20_combout\ $end
$var wire 1 7*! \BLOCO_MEM|RAM1|ALT_INV_Mux2~19_combout\ $end
$var wire 1 8*! \BLOCO_MEM|RAM1|ALT_INV_Mux2~18_combout\ $end
$var wire 1 9*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][29]~q\ $end
$var wire 1 :*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][29]~q\ $end
$var wire 1 ;*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][29]~q\ $end
$var wire 1 <*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][29]~q\ $end
$var wire 1 =*! \BLOCO_MEM|RAM1|ALT_INV_Mux2~17_combout\ $end
$var wire 1 >*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][29]~q\ $end
$var wire 1 ?*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][29]~q\ $end
$var wire 1 @*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][29]~q\ $end
$var wire 1 A*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][29]~q\ $end
$var wire 1 B*! \BLOCO_MEM|RAM1|ALT_INV_Mux2~16_combout\ $end
$var wire 1 C*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][29]~q\ $end
$var wire 1 D*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][29]~q\ $end
$var wire 1 E*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][29]~q\ $end
$var wire 1 F*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][29]~q\ $end
$var wire 1 G*! \BLOCO_MEM|RAM1|ALT_INV_Mux2~15_combout\ $end
$var wire 1 H*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][29]~q\ $end
$var wire 1 I*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][29]~q\ $end
$var wire 1 J*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][29]~q\ $end
$var wire 1 K*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][29]~q\ $end
$var wire 1 L*! \BLOCO_MEM|RAM1|ALT_INV_Mux2~14_combout\ $end
$var wire 1 M*! \BLOCO_MEM|RAM1|ALT_INV_Mux2~13_combout\ $end
$var wire 1 N*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][29]~q\ $end
$var wire 1 O*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][29]~q\ $end
$var wire 1 P*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][29]~q\ $end
$var wire 1 Q*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][29]~q\ $end
$var wire 1 R*! \BLOCO_MEM|RAM1|ALT_INV_Mux2~12_combout\ $end
$var wire 1 S*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][29]~q\ $end
$var wire 1 T*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][29]~q\ $end
$var wire 1 U*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][29]~q\ $end
$var wire 1 V*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][29]~q\ $end
$var wire 1 W*! \BLOCO_MEM|RAM1|ALT_INV_Mux2~11_combout\ $end
$var wire 1 X*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][29]~q\ $end
$var wire 1 Y*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][29]~q\ $end
$var wire 1 Z*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][29]~q\ $end
$var wire 1 [*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][29]~q\ $end
$var wire 1 \*! \BLOCO_MEM|RAM1|ALT_INV_Mux2~10_combout\ $end
$var wire 1 ]*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][29]~q\ $end
$var wire 1 ^*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][29]~q\ $end
$var wire 1 _*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][29]~q\ $end
$var wire 1 `*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][29]~q\ $end
$var wire 1 a*! \BLOCO_MEM|RAM1|ALT_INV_Mux2~9_combout\ $end
$var wire 1 b*! \BLOCO_MEM|RAM1|ALT_INV_Mux2~8_combout\ $end
$var wire 1 c*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][29]~q\ $end
$var wire 1 d*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][29]~q\ $end
$var wire 1 e*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][29]~q\ $end
$var wire 1 f*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][29]~q\ $end
$var wire 1 g*! \BLOCO_MEM|RAM1|ALT_INV_Mux2~7_combout\ $end
$var wire 1 h*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][29]~q\ $end
$var wire 1 i*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][29]~q\ $end
$var wire 1 j*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][29]~q\ $end
$var wire 1 k*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][29]~q\ $end
$var wire 1 l*! \BLOCO_MEM|RAM1|ALT_INV_Mux2~6_combout\ $end
$var wire 1 m*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][29]~q\ $end
$var wire 1 n*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][29]~q\ $end
$var wire 1 o*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][29]~q\ $end
$var wire 1 p*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][29]~q\ $end
$var wire 1 q*! \BLOCO_MEM|RAM1|ALT_INV_Mux2~5_combout\ $end
$var wire 1 r*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][29]~q\ $end
$var wire 1 s*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][29]~q\ $end
$var wire 1 t*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][29]~q\ $end
$var wire 1 u*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][29]~q\ $end
$var wire 1 v*! \BLOCO_MEM|RAM1|ALT_INV_Mux2~4_combout\ $end
$var wire 1 w*! \BLOCO_MEM|RAM1|ALT_INV_Mux2~3_combout\ $end
$var wire 1 x*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][29]~q\ $end
$var wire 1 y*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][29]~q\ $end
$var wire 1 z*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][29]~q\ $end
$var wire 1 {*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][29]~q\ $end
$var wire 1 |*! \BLOCO_MEM|RAM1|ALT_INV_Mux2~2_combout\ $end
$var wire 1 }*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][29]~q\ $end
$var wire 1 ~*! \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][29]~q\ $end
$var wire 1 !+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][29]~q\ $end
$var wire 1 "+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][29]~q\ $end
$var wire 1 #+! \BLOCO_MEM|RAM1|ALT_INV_Mux2~1_combout\ $end
$var wire 1 $+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][29]~q\ $end
$var wire 1 %+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][29]~q\ $end
$var wire 1 &+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][29]~q\ $end
$var wire 1 '+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][29]~q\ $end
$var wire 1 (+! \BLOCO_MEM|RAM1|ALT_INV_Mux2~0_combout\ $end
$var wire 1 )+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][29]~q\ $end
$var wire 1 *+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][29]~q\ $end
$var wire 1 ++! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][29]~q\ $end
$var wire 1 ,+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][29]~q\ $end
$var wire 1 -+! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[29]~148_combout\ $end
$var wire 1 .+! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[29]~147_combout\ $end
$var wire 1 /+! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[29]~146_combout\ $end
$var wire 1 0+! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[29]~145_combout\ $end
$var wire 1 1+! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~331_combout\ $end
$var wire 1 2+! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~330_combout\ $end
$var wire 1 3+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][29]~q\ $end
$var wire 1 4+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][29]~q\ $end
$var wire 1 5+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][29]~q\ $end
$var wire 1 6+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][29]~q\ $end
$var wire 1 7+! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~329_combout\ $end
$var wire 1 8+! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~328_combout\ $end
$var wire 1 9+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][29]~q\ $end
$var wire 1 :+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][29]~q\ $end
$var wire 1 ;+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][29]~q\ $end
$var wire 1 <+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][29]~q\ $end
$var wire 1 =+! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~327_combout\ $end
$var wire 1 >+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][29]~q\ $end
$var wire 1 ?+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][29]~q\ $end
$var wire 1 @+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][29]~q\ $end
$var wire 1 A+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][29]~q\ $end
$var wire 1 B+! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~326_combout\ $end
$var wire 1 C+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][29]~q\ $end
$var wire 1 D+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][29]~q\ $end
$var wire 1 E+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][29]~q\ $end
$var wire 1 F+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][29]~q\ $end
$var wire 1 G+! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~325_combout\ $end
$var wire 1 H+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][29]~q\ $end
$var wire 1 I+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][29]~q\ $end
$var wire 1 J+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][29]~q\ $end
$var wire 1 K+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][29]~q\ $end
$var wire 1 L+! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~324_combout\ $end
$var wire 1 M+! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~323_combout\ $end
$var wire 1 N+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][29]~q\ $end
$var wire 1 O+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][29]~q\ $end
$var wire 1 P+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][29]~q\ $end
$var wire 1 Q+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][29]~q\ $end
$var wire 1 R+! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~322_combout\ $end
$var wire 1 S+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][29]~q\ $end
$var wire 1 T+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][29]~q\ $end
$var wire 1 U+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][29]~q\ $end
$var wire 1 V+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][29]~q\ $end
$var wire 1 W+! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~321_combout\ $end
$var wire 1 X+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][29]~q\ $end
$var wire 1 Y+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][29]~q\ $end
$var wire 1 Z+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][29]~q\ $end
$var wire 1 [+! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][29]~q\ $end
$var wire 1 \+! \BLOCO_MEM|RAM1|ALT_INV_Mux3~20_combout\ $end
$var wire 1 ]+! \BLOCO_MEM|RAM1|ALT_INV_Mux3~19_combout\ $end
$var wire 1 ^+! \BLOCO_MEM|RAM1|ALT_INV_Mux3~18_combout\ $end
$var wire 1 _+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][28]~q\ $end
$var wire 1 `+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][28]~q\ $end
$var wire 1 a+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][28]~q\ $end
$var wire 1 b+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][28]~q\ $end
$var wire 1 c+! \BLOCO_MEM|RAM1|ALT_INV_Mux3~17_combout\ $end
$var wire 1 d+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][28]~q\ $end
$var wire 1 e+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][28]~q\ $end
$var wire 1 f+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][28]~q\ $end
$var wire 1 g+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][28]~q\ $end
$var wire 1 h+! \BLOCO_MEM|RAM1|ALT_INV_Mux3~16_combout\ $end
$var wire 1 i+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][28]~q\ $end
$var wire 1 j+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][28]~q\ $end
$var wire 1 k+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][28]~q\ $end
$var wire 1 l+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][28]~q\ $end
$var wire 1 m+! \BLOCO_MEM|RAM1|ALT_INV_Mux3~15_combout\ $end
$var wire 1 n+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][28]~q\ $end
$var wire 1 o+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][28]~q\ $end
$var wire 1 p+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][28]~q\ $end
$var wire 1 q+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][28]~q\ $end
$var wire 1 r+! \BLOCO_MEM|RAM1|ALT_INV_Mux3~14_combout\ $end
$var wire 1 s+! \BLOCO_MEM|RAM1|ALT_INV_Mux3~13_combout\ $end
$var wire 1 t+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][28]~q\ $end
$var wire 1 u+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][28]~q\ $end
$var wire 1 v+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][28]~q\ $end
$var wire 1 w+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][28]~q\ $end
$var wire 1 x+! \BLOCO_MEM|RAM1|ALT_INV_Mux3~12_combout\ $end
$var wire 1 y+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][28]~q\ $end
$var wire 1 z+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][28]~q\ $end
$var wire 1 {+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][28]~q\ $end
$var wire 1 |+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][28]~q\ $end
$var wire 1 }+! \BLOCO_MEM|RAM1|ALT_INV_Mux3~11_combout\ $end
$var wire 1 ~+! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][28]~q\ $end
$var wire 1 !,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][28]~q\ $end
$var wire 1 ",! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][28]~q\ $end
$var wire 1 #,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][28]~q\ $end
$var wire 1 $,! \BLOCO_MEM|RAM1|ALT_INV_Mux3~10_combout\ $end
$var wire 1 %,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][28]~q\ $end
$var wire 1 &,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][28]~q\ $end
$var wire 1 ',! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][28]~q\ $end
$var wire 1 (,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][28]~q\ $end
$var wire 1 ),! \BLOCO_MEM|RAM1|ALT_INV_Mux3~9_combout\ $end
$var wire 1 *,! \BLOCO_MEM|RAM1|ALT_INV_Mux3~8_combout\ $end
$var wire 1 +,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][28]~q\ $end
$var wire 1 ,,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][28]~q\ $end
$var wire 1 -,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][28]~q\ $end
$var wire 1 .,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][28]~q\ $end
$var wire 1 /,! \BLOCO_MEM|RAM1|ALT_INV_Mux3~7_combout\ $end
$var wire 1 0,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][28]~q\ $end
$var wire 1 1,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][28]~q\ $end
$var wire 1 2,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][28]~q\ $end
$var wire 1 3,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][28]~q\ $end
$var wire 1 4,! \BLOCO_MEM|RAM1|ALT_INV_Mux3~6_combout\ $end
$var wire 1 5,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][28]~q\ $end
$var wire 1 6,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][28]~q\ $end
$var wire 1 7,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][28]~q\ $end
$var wire 1 8,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][28]~q\ $end
$var wire 1 9,! \BLOCO_MEM|RAM1|ALT_INV_Mux3~5_combout\ $end
$var wire 1 :,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][28]~q\ $end
$var wire 1 ;,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][28]~q\ $end
$var wire 1 <,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][28]~q\ $end
$var wire 1 =,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][28]~q\ $end
$var wire 1 >,! \BLOCO_MEM|RAM1|ALT_INV_Mux3~4_combout\ $end
$var wire 1 ?,! \BLOCO_MEM|RAM1|ALT_INV_Mux3~3_combout\ $end
$var wire 1 @,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][28]~q\ $end
$var wire 1 A,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][28]~q\ $end
$var wire 1 B,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][28]~q\ $end
$var wire 1 C,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][28]~q\ $end
$var wire 1 D,! \BLOCO_MEM|RAM1|ALT_INV_Mux3~2_combout\ $end
$var wire 1 E,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][28]~q\ $end
$var wire 1 F,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][28]~q\ $end
$var wire 1 G,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][28]~q\ $end
$var wire 1 H,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][28]~q\ $end
$var wire 1 I,! \BLOCO_MEM|RAM1|ALT_INV_Mux3~1_combout\ $end
$var wire 1 J,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][28]~q\ $end
$var wire 1 K,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][28]~q\ $end
$var wire 1 L,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][28]~q\ $end
$var wire 1 M,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][28]~q\ $end
$var wire 1 N,! \BLOCO_MEM|RAM1|ALT_INV_Mux3~0_combout\ $end
$var wire 1 O,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][28]~q\ $end
$var wire 1 P,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][28]~q\ $end
$var wire 1 Q,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][28]~q\ $end
$var wire 1 R,! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][28]~q\ $end
$var wire 1 S,! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[28]~143_combout\ $end
$var wire 1 T,! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[28]~142_combout\ $end
$var wire 1 U,! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[28]~141_combout\ $end
$var wire 1 V,! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[28]~140_combout\ $end
$var wire 1 W,! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~320_combout\ $end
$var wire 1 X,! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~319_combout\ $end
$var wire 1 Y,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][28]~q\ $end
$var wire 1 Z,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][28]~q\ $end
$var wire 1 [,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][28]~q\ $end
$var wire 1 \,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][28]~q\ $end
$var wire 1 ],! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~318_combout\ $end
$var wire 1 ^,! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~317_combout\ $end
$var wire 1 _,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][28]~q\ $end
$var wire 1 `,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][28]~q\ $end
$var wire 1 a,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][28]~q\ $end
$var wire 1 b,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][28]~q\ $end
$var wire 1 c,! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~316_combout\ $end
$var wire 1 d,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][28]~q\ $end
$var wire 1 e,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][28]~q\ $end
$var wire 1 f,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][28]~q\ $end
$var wire 1 g,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][28]~q\ $end
$var wire 1 h,! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~315_combout\ $end
$var wire 1 i,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][28]~q\ $end
$var wire 1 j,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][28]~q\ $end
$var wire 1 k,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][28]~q\ $end
$var wire 1 l,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][28]~q\ $end
$var wire 1 m,! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~314_combout\ $end
$var wire 1 n,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][28]~q\ $end
$var wire 1 o,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][28]~q\ $end
$var wire 1 p,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][28]~q\ $end
$var wire 1 q,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][28]~q\ $end
$var wire 1 r,! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~313_combout\ $end
$var wire 1 s,! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~312_combout\ $end
$var wire 1 t,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][28]~q\ $end
$var wire 1 u,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][28]~q\ $end
$var wire 1 v,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][28]~q\ $end
$var wire 1 w,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][28]~q\ $end
$var wire 1 x,! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~311_combout\ $end
$var wire 1 y,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][28]~q\ $end
$var wire 1 z,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][28]~q\ $end
$var wire 1 {,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][28]~q\ $end
$var wire 1 |,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][28]~q\ $end
$var wire 1 },! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~310_combout\ $end
$var wire 1 ~,! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][28]~q\ $end
$var wire 1 !-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][28]~q\ $end
$var wire 1 "-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][28]~q\ $end
$var wire 1 #-! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][28]~q\ $end
$var wire 1 $-! \BLOCO_MEM|RAM1|ALT_INV_Mux4~20_combout\ $end
$var wire 1 %-! \BLOCO_MEM|RAM1|ALT_INV_Mux4~19_combout\ $end
$var wire 1 &-! \BLOCO_MEM|RAM1|ALT_INV_Mux4~18_combout\ $end
$var wire 1 '-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][27]~q\ $end
$var wire 1 (-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][27]~q\ $end
$var wire 1 )-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][27]~q\ $end
$var wire 1 *-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][27]~q\ $end
$var wire 1 +-! \BLOCO_MEM|RAM1|ALT_INV_Mux4~17_combout\ $end
$var wire 1 ,-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][27]~q\ $end
$var wire 1 --! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][27]~q\ $end
$var wire 1 .-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][27]~q\ $end
$var wire 1 /-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][27]~q\ $end
$var wire 1 0-! \BLOCO_MEM|RAM1|ALT_INV_Mux4~16_combout\ $end
$var wire 1 1-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][27]~q\ $end
$var wire 1 2-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][27]~q\ $end
$var wire 1 3-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][27]~q\ $end
$var wire 1 4-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][27]~q\ $end
$var wire 1 5-! \BLOCO_MEM|RAM1|ALT_INV_Mux4~15_combout\ $end
$var wire 1 6-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][27]~q\ $end
$var wire 1 7-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][27]~q\ $end
$var wire 1 8-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][27]~q\ $end
$var wire 1 9-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][27]~q\ $end
$var wire 1 :-! \BLOCO_MEM|RAM1|ALT_INV_Mux4~14_combout\ $end
$var wire 1 ;-! \BLOCO_MEM|RAM1|ALT_INV_Mux4~13_combout\ $end
$var wire 1 <-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][27]~q\ $end
$var wire 1 =-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][27]~q\ $end
$var wire 1 >-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][27]~q\ $end
$var wire 1 ?-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][27]~q\ $end
$var wire 1 @-! \BLOCO_MEM|RAM1|ALT_INV_Mux4~12_combout\ $end
$var wire 1 A-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][27]~q\ $end
$var wire 1 B-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][27]~q\ $end
$var wire 1 C-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][27]~q\ $end
$var wire 1 D-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][27]~q\ $end
$var wire 1 E-! \BLOCO_MEM|RAM1|ALT_INV_Mux4~11_combout\ $end
$var wire 1 F-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][27]~q\ $end
$var wire 1 G-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][27]~q\ $end
$var wire 1 H-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][27]~q\ $end
$var wire 1 I-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][27]~q\ $end
$var wire 1 J-! \BLOCO_MEM|RAM1|ALT_INV_Mux4~10_combout\ $end
$var wire 1 K-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][27]~q\ $end
$var wire 1 L-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][27]~q\ $end
$var wire 1 M-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][27]~q\ $end
$var wire 1 N-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][27]~q\ $end
$var wire 1 O-! \BLOCO_MEM|RAM1|ALT_INV_Mux4~9_combout\ $end
$var wire 1 P-! \BLOCO_MEM|RAM1|ALT_INV_Mux4~8_combout\ $end
$var wire 1 Q-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][27]~q\ $end
$var wire 1 R-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][27]~q\ $end
$var wire 1 S-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][27]~q\ $end
$var wire 1 T-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][27]~q\ $end
$var wire 1 U-! \BLOCO_MEM|RAM1|ALT_INV_Mux4~7_combout\ $end
$var wire 1 V-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][27]~q\ $end
$var wire 1 W-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][27]~q\ $end
$var wire 1 X-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][27]~q\ $end
$var wire 1 Y-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][27]~q\ $end
$var wire 1 Z-! \BLOCO_MEM|RAM1|ALT_INV_Mux4~6_combout\ $end
$var wire 1 [-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][27]~q\ $end
$var wire 1 \-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][27]~q\ $end
$var wire 1 ]-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][27]~q\ $end
$var wire 1 ^-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][27]~q\ $end
$var wire 1 _-! \BLOCO_MEM|RAM1|ALT_INV_Mux4~5_combout\ $end
$var wire 1 `-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][27]~q\ $end
$var wire 1 a-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][27]~q\ $end
$var wire 1 b-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][27]~q\ $end
$var wire 1 c-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][27]~q\ $end
$var wire 1 d-! \BLOCO_MEM|RAM1|ALT_INV_Mux4~4_combout\ $end
$var wire 1 e-! \BLOCO_MEM|RAM1|ALT_INV_Mux4~3_combout\ $end
$var wire 1 f-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][27]~q\ $end
$var wire 1 g-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][27]~q\ $end
$var wire 1 h-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][27]~q\ $end
$var wire 1 i-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][27]~q\ $end
$var wire 1 j-! \BLOCO_MEM|RAM1|ALT_INV_Mux4~2_combout\ $end
$var wire 1 k-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][27]~q\ $end
$var wire 1 l-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][27]~q\ $end
$var wire 1 m-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][27]~q\ $end
$var wire 1 n-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][27]~q\ $end
$var wire 1 o-! \BLOCO_MEM|RAM1|ALT_INV_Mux4~1_combout\ $end
$var wire 1 p-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][27]~q\ $end
$var wire 1 q-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][27]~q\ $end
$var wire 1 r-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][27]~q\ $end
$var wire 1 s-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][27]~q\ $end
$var wire 1 t-! \BLOCO_MEM|RAM1|ALT_INV_Mux4~0_combout\ $end
$var wire 1 u-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][27]~q\ $end
$var wire 1 v-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][27]~q\ $end
$var wire 1 w-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][27]~q\ $end
$var wire 1 x-! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][27]~q\ $end
$var wire 1 y-! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[27]~138_combout\ $end
$var wire 1 z-! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[27]~137_combout\ $end
$var wire 1 {-! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[27]~136_combout\ $end
$var wire 1 |-! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[27]~135_combout\ $end
$var wire 1 }-! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~309_combout\ $end
$var wire 1 ~-! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~308_combout\ $end
$var wire 1 !.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][27]~q\ $end
$var wire 1 ".! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][27]~q\ $end
$var wire 1 #.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][27]~q\ $end
$var wire 1 $.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][27]~q\ $end
$var wire 1 %.! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~307_combout\ $end
$var wire 1 &.! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~306_combout\ $end
$var wire 1 '.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][27]~q\ $end
$var wire 1 (.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][27]~q\ $end
$var wire 1 ).! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][27]~q\ $end
$var wire 1 *.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][27]~q\ $end
$var wire 1 +.! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~305_combout\ $end
$var wire 1 ,.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][27]~q\ $end
$var wire 1 -.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][27]~q\ $end
$var wire 1 ..! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][27]~q\ $end
$var wire 1 /.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][27]~q\ $end
$var wire 1 0.! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~304_combout\ $end
$var wire 1 1.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][27]~q\ $end
$var wire 1 2.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][27]~q\ $end
$var wire 1 3.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][27]~q\ $end
$var wire 1 4.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][27]~q\ $end
$var wire 1 5.! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~303_combout\ $end
$var wire 1 6.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][27]~q\ $end
$var wire 1 7.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][27]~q\ $end
$var wire 1 8.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][27]~q\ $end
$var wire 1 9.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][27]~q\ $end
$var wire 1 :.! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~302_combout\ $end
$var wire 1 ;.! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~301_combout\ $end
$var wire 1 <.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][27]~q\ $end
$var wire 1 =.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][27]~q\ $end
$var wire 1 >.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][27]~q\ $end
$var wire 1 ?.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][27]~q\ $end
$var wire 1 @.! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~300_combout\ $end
$var wire 1 A.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][27]~q\ $end
$var wire 1 B.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][27]~q\ $end
$var wire 1 C.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][27]~q\ $end
$var wire 1 D.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][27]~q\ $end
$var wire 1 E.! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~299_combout\ $end
$var wire 1 F.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][27]~q\ $end
$var wire 1 G.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][27]~q\ $end
$var wire 1 H.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][27]~q\ $end
$var wire 1 I.! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][27]~q\ $end
$var wire 1 J.! \BLOCO_MEM|RAM1|ALT_INV_Mux5~20_combout\ $end
$var wire 1 K.! \BLOCO_MEM|RAM1|ALT_INV_Mux5~19_combout\ $end
$var wire 1 L.! \BLOCO_MEM|RAM1|ALT_INV_Mux5~18_combout\ $end
$var wire 1 M.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][26]~q\ $end
$var wire 1 N.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][26]~q\ $end
$var wire 1 O.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][26]~q\ $end
$var wire 1 P.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][26]~q\ $end
$var wire 1 Q.! \BLOCO_MEM|RAM1|ALT_INV_Mux5~17_combout\ $end
$var wire 1 R.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][26]~q\ $end
$var wire 1 S.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][26]~q\ $end
$var wire 1 T.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][26]~q\ $end
$var wire 1 U.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][26]~q\ $end
$var wire 1 V.! \BLOCO_MEM|RAM1|ALT_INV_Mux5~16_combout\ $end
$var wire 1 W.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][26]~q\ $end
$var wire 1 X.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][26]~q\ $end
$var wire 1 Y.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][26]~q\ $end
$var wire 1 Z.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][26]~q\ $end
$var wire 1 [.! \BLOCO_MEM|RAM1|ALT_INV_Mux5~15_combout\ $end
$var wire 1 \.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][26]~q\ $end
$var wire 1 ].! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][26]~q\ $end
$var wire 1 ^.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][26]~q\ $end
$var wire 1 _.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][26]~q\ $end
$var wire 1 `.! \BLOCO_MEM|RAM1|ALT_INV_Mux5~14_combout\ $end
$var wire 1 a.! \BLOCO_MEM|RAM1|ALT_INV_Mux5~13_combout\ $end
$var wire 1 b.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][26]~q\ $end
$var wire 1 c.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][26]~q\ $end
$var wire 1 d.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][26]~q\ $end
$var wire 1 e.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][26]~q\ $end
$var wire 1 f.! \BLOCO_MEM|RAM1|ALT_INV_Mux5~12_combout\ $end
$var wire 1 g.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][26]~q\ $end
$var wire 1 h.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][26]~q\ $end
$var wire 1 i.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][26]~q\ $end
$var wire 1 j.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][26]~q\ $end
$var wire 1 k.! \BLOCO_MEM|RAM1|ALT_INV_Mux5~11_combout\ $end
$var wire 1 l.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][26]~q\ $end
$var wire 1 m.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][26]~q\ $end
$var wire 1 n.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][26]~q\ $end
$var wire 1 o.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][26]~q\ $end
$var wire 1 p.! \BLOCO_MEM|RAM1|ALT_INV_Mux5~10_combout\ $end
$var wire 1 q.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][26]~q\ $end
$var wire 1 r.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][26]~q\ $end
$var wire 1 s.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][26]~q\ $end
$var wire 1 t.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][26]~q\ $end
$var wire 1 u.! \BLOCO_MEM|RAM1|ALT_INV_Mux5~9_combout\ $end
$var wire 1 v.! \BLOCO_MEM|RAM1|ALT_INV_Mux5~8_combout\ $end
$var wire 1 w.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][26]~q\ $end
$var wire 1 x.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][26]~q\ $end
$var wire 1 y.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][26]~q\ $end
$var wire 1 z.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][26]~q\ $end
$var wire 1 {.! \BLOCO_MEM|RAM1|ALT_INV_Mux5~7_combout\ $end
$var wire 1 |.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][26]~q\ $end
$var wire 1 }.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][26]~q\ $end
$var wire 1 ~.! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][26]~q\ $end
$var wire 1 !/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][26]~q\ $end
$var wire 1 "/! \BLOCO_MEM|RAM1|ALT_INV_Mux5~6_combout\ $end
$var wire 1 #/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][26]~q\ $end
$var wire 1 $/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][26]~q\ $end
$var wire 1 %/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][26]~q\ $end
$var wire 1 &/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][26]~q\ $end
$var wire 1 '/! \BLOCO_MEM|RAM1|ALT_INV_Mux5~5_combout\ $end
$var wire 1 (/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][26]~q\ $end
$var wire 1 )/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][26]~q\ $end
$var wire 1 */! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][26]~q\ $end
$var wire 1 +/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][26]~q\ $end
$var wire 1 ,/! \BLOCO_MEM|RAM1|ALT_INV_Mux5~4_combout\ $end
$var wire 1 -/! \BLOCO_MEM|RAM1|ALT_INV_Mux5~3_combout\ $end
$var wire 1 ./! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][26]~q\ $end
$var wire 1 //! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][26]~q\ $end
$var wire 1 0/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][26]~q\ $end
$var wire 1 1/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][26]~q\ $end
$var wire 1 2/! \BLOCO_MEM|RAM1|ALT_INV_Mux5~2_combout\ $end
$var wire 1 3/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][26]~q\ $end
$var wire 1 4/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][26]~q\ $end
$var wire 1 5/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][26]~q\ $end
$var wire 1 6/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][26]~q\ $end
$var wire 1 7/! \BLOCO_MEM|RAM1|ALT_INV_Mux5~1_combout\ $end
$var wire 1 8/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][26]~q\ $end
$var wire 1 9/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][26]~q\ $end
$var wire 1 :/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][26]~q\ $end
$var wire 1 ;/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][26]~q\ $end
$var wire 1 </! \BLOCO_MEM|RAM1|ALT_INV_Mux5~0_combout\ $end
$var wire 1 =/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][26]~q\ $end
$var wire 1 >/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][26]~q\ $end
$var wire 1 ?/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][26]~q\ $end
$var wire 1 @/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][26]~q\ $end
$var wire 1 A/! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[26]~133_combout\ $end
$var wire 1 B/! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[26]~132_combout\ $end
$var wire 1 C/! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[26]~131_combout\ $end
$var wire 1 D/! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[26]~130_combout\ $end
$var wire 1 E/! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~298_combout\ $end
$var wire 1 F/! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~297_combout\ $end
$var wire 1 G/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][26]~q\ $end
$var wire 1 H/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][26]~q\ $end
$var wire 1 I/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][26]~q\ $end
$var wire 1 J/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][26]~q\ $end
$var wire 1 K/! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~296_combout\ $end
$var wire 1 L/! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~295_combout\ $end
$var wire 1 M/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][26]~q\ $end
$var wire 1 N/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][26]~q\ $end
$var wire 1 O/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][26]~q\ $end
$var wire 1 P/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][26]~q\ $end
$var wire 1 Q/! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~294_combout\ $end
$var wire 1 R/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][26]~q\ $end
$var wire 1 S/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][26]~q\ $end
$var wire 1 T/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][26]~q\ $end
$var wire 1 U/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][26]~q\ $end
$var wire 1 V/! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~293_combout\ $end
$var wire 1 W/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][26]~q\ $end
$var wire 1 X/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][26]~q\ $end
$var wire 1 Y/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][26]~q\ $end
$var wire 1 Z/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][26]~q\ $end
$var wire 1 [/! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~292_combout\ $end
$var wire 1 \/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][26]~q\ $end
$var wire 1 ]/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][26]~q\ $end
$var wire 1 ^/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][26]~q\ $end
$var wire 1 _/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][26]~q\ $end
$var wire 1 `/! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~291_combout\ $end
$var wire 1 a/! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~290_combout\ $end
$var wire 1 b/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][26]~q\ $end
$var wire 1 c/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][26]~q\ $end
$var wire 1 d/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][26]~q\ $end
$var wire 1 e/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][26]~q\ $end
$var wire 1 f/! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~289_combout\ $end
$var wire 1 g/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][26]~q\ $end
$var wire 1 h/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][26]~q\ $end
$var wire 1 i/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][26]~q\ $end
$var wire 1 j/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][26]~q\ $end
$var wire 1 k/! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~288_combout\ $end
$var wire 1 l/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][26]~q\ $end
$var wire 1 m/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][26]~q\ $end
$var wire 1 n/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][26]~q\ $end
$var wire 1 o/! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][26]~q\ $end
$var wire 1 p/! \BLOCO_MEM|RAM1|ALT_INV_Mux6~20_combout\ $end
$var wire 1 q/! \BLOCO_MEM|RAM1|ALT_INV_Mux6~19_combout\ $end
$var wire 1 r/! \BLOCO_MEM|RAM1|ALT_INV_Mux6~18_combout\ $end
$var wire 1 s/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][25]~q\ $end
$var wire 1 t/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][25]~q\ $end
$var wire 1 u/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][25]~q\ $end
$var wire 1 v/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][25]~q\ $end
$var wire 1 w/! \BLOCO_MEM|RAM1|ALT_INV_Mux6~17_combout\ $end
$var wire 1 x/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][25]~q\ $end
$var wire 1 y/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][25]~q\ $end
$var wire 1 z/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][25]~q\ $end
$var wire 1 {/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][25]~q\ $end
$var wire 1 |/! \BLOCO_MEM|RAM1|ALT_INV_Mux6~16_combout\ $end
$var wire 1 }/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][25]~q\ $end
$var wire 1 ~/! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][25]~q\ $end
$var wire 1 !0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][25]~q\ $end
$var wire 1 "0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][25]~q\ $end
$var wire 1 #0! \BLOCO_MEM|RAM1|ALT_INV_Mux6~15_combout\ $end
$var wire 1 $0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][25]~q\ $end
$var wire 1 %0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][25]~q\ $end
$var wire 1 &0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][25]~q\ $end
$var wire 1 '0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][25]~q\ $end
$var wire 1 (0! \BLOCO_MEM|RAM1|ALT_INV_Mux6~14_combout\ $end
$var wire 1 )0! \BLOCO_MEM|RAM1|ALT_INV_Mux6~13_combout\ $end
$var wire 1 *0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][25]~q\ $end
$var wire 1 +0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][25]~q\ $end
$var wire 1 ,0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][25]~q\ $end
$var wire 1 -0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][25]~q\ $end
$var wire 1 .0! \BLOCO_MEM|RAM1|ALT_INV_Mux6~12_combout\ $end
$var wire 1 /0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][25]~q\ $end
$var wire 1 00! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][25]~q\ $end
$var wire 1 10! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][25]~q\ $end
$var wire 1 20! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][25]~q\ $end
$var wire 1 30! \BLOCO_MEM|RAM1|ALT_INV_Mux6~11_combout\ $end
$var wire 1 40! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][25]~q\ $end
$var wire 1 50! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][25]~q\ $end
$var wire 1 60! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][25]~q\ $end
$var wire 1 70! \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][25]~q\ $end
$var wire 1 80! \BLOCO_MEM|RAM1|ALT_INV_Mux6~10_combout\ $end
$var wire 1 90! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][25]~q\ $end
$var wire 1 :0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][25]~q\ $end
$var wire 1 ;0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][25]~q\ $end
$var wire 1 <0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][25]~q\ $end
$var wire 1 =0! \BLOCO_MEM|RAM1|ALT_INV_Mux6~9_combout\ $end
$var wire 1 >0! \BLOCO_MEM|RAM1|ALT_INV_Mux6~8_combout\ $end
$var wire 1 ?0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][25]~q\ $end
$var wire 1 @0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][25]~q\ $end
$var wire 1 A0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][25]~q\ $end
$var wire 1 B0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][25]~q\ $end
$var wire 1 C0! \BLOCO_MEM|RAM1|ALT_INV_Mux6~7_combout\ $end
$var wire 1 D0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][25]~q\ $end
$var wire 1 E0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][25]~q\ $end
$var wire 1 F0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][25]~q\ $end
$var wire 1 G0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][25]~q\ $end
$var wire 1 H0! \BLOCO_MEM|RAM1|ALT_INV_Mux6~6_combout\ $end
$var wire 1 I0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][25]~q\ $end
$var wire 1 J0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][25]~q\ $end
$var wire 1 K0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][25]~q\ $end
$var wire 1 L0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][25]~q\ $end
$var wire 1 M0! \BLOCO_MEM|RAM1|ALT_INV_Mux6~5_combout\ $end
$var wire 1 N0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][25]~q\ $end
$var wire 1 O0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][25]~q\ $end
$var wire 1 P0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][25]~q\ $end
$var wire 1 Q0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][25]~q\ $end
$var wire 1 R0! \BLOCO_MEM|RAM1|ALT_INV_Mux6~4_combout\ $end
$var wire 1 S0! \BLOCO_MEM|RAM1|ALT_INV_Mux6~3_combout\ $end
$var wire 1 T0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][25]~q\ $end
$var wire 1 U0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][25]~q\ $end
$var wire 1 V0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][25]~q\ $end
$var wire 1 W0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][25]~q\ $end
$var wire 1 X0! \BLOCO_MEM|RAM1|ALT_INV_Mux6~2_combout\ $end
$var wire 1 Y0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][25]~q\ $end
$var wire 1 Z0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][25]~q\ $end
$var wire 1 [0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][25]~q\ $end
$var wire 1 \0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][25]~q\ $end
$var wire 1 ]0! \BLOCO_MEM|RAM1|ALT_INV_Mux6~1_combout\ $end
$var wire 1 ^0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][25]~q\ $end
$var wire 1 _0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][25]~q\ $end
$var wire 1 `0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][25]~q\ $end
$var wire 1 a0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][25]~q\ $end
$var wire 1 b0! \BLOCO_MEM|RAM1|ALT_INV_Mux6~0_combout\ $end
$var wire 1 c0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][25]~q\ $end
$var wire 1 d0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][25]~q\ $end
$var wire 1 e0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][25]~q\ $end
$var wire 1 f0! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][25]~q\ $end
$var wire 1 g0! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[25]~128_combout\ $end
$var wire 1 h0! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[25]~127_combout\ $end
$var wire 1 i0! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[25]~126_combout\ $end
$var wire 1 j0! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[25]~125_combout\ $end
$var wire 1 k0! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~287_combout\ $end
$var wire 1 l0! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~286_combout\ $end
$var wire 1 m0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][25]~q\ $end
$var wire 1 n0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][25]~q\ $end
$var wire 1 o0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][25]~q\ $end
$var wire 1 p0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][25]~q\ $end
$var wire 1 q0! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~285_combout\ $end
$var wire 1 r0! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~284_combout\ $end
$var wire 1 s0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][25]~q\ $end
$var wire 1 t0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][25]~q\ $end
$var wire 1 u0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][25]~q\ $end
$var wire 1 v0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][25]~q\ $end
$var wire 1 w0! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~283_combout\ $end
$var wire 1 x0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][25]~q\ $end
$var wire 1 y0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][25]~q\ $end
$var wire 1 z0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][25]~q\ $end
$var wire 1 {0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][25]~q\ $end
$var wire 1 |0! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~282_combout\ $end
$var wire 1 }0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][25]~q\ $end
$var wire 1 ~0! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][25]~q\ $end
$var wire 1 !1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][25]~q\ $end
$var wire 1 "1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][25]~q\ $end
$var wire 1 #1! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~281_combout\ $end
$var wire 1 $1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][25]~q\ $end
$var wire 1 %1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][25]~q\ $end
$var wire 1 &1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][25]~q\ $end
$var wire 1 '1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][25]~q\ $end
$var wire 1 (1! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~280_combout\ $end
$var wire 1 )1! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~279_combout\ $end
$var wire 1 *1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][25]~q\ $end
$var wire 1 +1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][25]~q\ $end
$var wire 1 ,1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][25]~q\ $end
$var wire 1 -1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][25]~q\ $end
$var wire 1 .1! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~278_combout\ $end
$var wire 1 /1! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][25]~q\ $end
$var wire 1 01! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][25]~q\ $end
$var wire 1 11! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][25]~q\ $end
$var wire 1 21! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][25]~q\ $end
$var wire 1 31! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~277_combout\ $end
$var wire 1 41! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][25]~q\ $end
$var wire 1 51! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][25]~q\ $end
$var wire 1 61! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][25]~q\ $end
$var wire 1 71! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][25]~q\ $end
$var wire 1 81! \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\ $end
$var wire 1 91! \BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\ $end
$var wire 1 :1! \ALT_INV_comb~0_combout\ $end
$var wire 1 ;1! \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~7_combout\ $end
$var wire 1 <1! \BLOCO_MEM|RAM1|ALT_INV_Mux7~20_combout\ $end
$var wire 1 =1! \BLOCO_MEM|RAM1|ALT_INV_Mux7~19_combout\ $end
$var wire 1 >1! \BLOCO_MEM|RAM1|ALT_INV_Mux7~18_combout\ $end
$var wire 1 ?1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][24]~q\ $end
$var wire 1 @1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][24]~q\ $end
$var wire 1 A1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][24]~q\ $end
$var wire 1 B1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][24]~q\ $end
$var wire 1 C1! \BLOCO_MEM|RAM1|ALT_INV_Mux7~17_combout\ $end
$var wire 1 D1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][24]~q\ $end
$var wire 1 E1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][24]~q\ $end
$var wire 1 F1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][24]~q\ $end
$var wire 1 G1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][24]~q\ $end
$var wire 1 H1! \BLOCO_MEM|RAM1|ALT_INV_Mux7~16_combout\ $end
$var wire 1 I1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][24]~q\ $end
$var wire 1 J1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][24]~q\ $end
$var wire 1 K1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][24]~q\ $end
$var wire 1 L1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][24]~q\ $end
$var wire 1 M1! \BLOCO_MEM|RAM1|ALT_INV_Mux7~15_combout\ $end
$var wire 1 N1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][24]~q\ $end
$var wire 1 O1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][24]~q\ $end
$var wire 1 P1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][24]~q\ $end
$var wire 1 Q1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][24]~q\ $end
$var wire 1 R1! \BLOCO_MEM|RAM1|ALT_INV_Mux7~14_combout\ $end
$var wire 1 S1! \BLOCO_MEM|RAM1|ALT_INV_Mux7~13_combout\ $end
$var wire 1 T1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][24]~q\ $end
$var wire 1 U1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][24]~q\ $end
$var wire 1 V1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][24]~q\ $end
$var wire 1 W1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][24]~q\ $end
$var wire 1 X1! \BLOCO_MEM|RAM1|ALT_INV_Mux7~12_combout\ $end
$var wire 1 Y1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][24]~q\ $end
$var wire 1 Z1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][24]~q\ $end
$var wire 1 [1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][24]~q\ $end
$var wire 1 \1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][24]~q\ $end
$var wire 1 ]1! \BLOCO_MEM|RAM1|ALT_INV_Mux7~11_combout\ $end
$var wire 1 ^1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][24]~q\ $end
$var wire 1 _1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][24]~q\ $end
$var wire 1 `1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][24]~q\ $end
$var wire 1 a1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][24]~q\ $end
$var wire 1 b1! \BLOCO_MEM|RAM1|ALT_INV_Mux7~10_combout\ $end
$var wire 1 c1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][24]~q\ $end
$var wire 1 d1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][24]~q\ $end
$var wire 1 e1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][24]~q\ $end
$var wire 1 f1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][24]~q\ $end
$var wire 1 g1! \BLOCO_MEM|RAM1|ALT_INV_Mux7~9_combout\ $end
$var wire 1 h1! \BLOCO_MEM|RAM1|ALT_INV_Mux7~8_combout\ $end
$var wire 1 i1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][24]~q\ $end
$var wire 1 j1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][24]~q\ $end
$var wire 1 k1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][24]~q\ $end
$var wire 1 l1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][24]~q\ $end
$var wire 1 m1! \BLOCO_MEM|RAM1|ALT_INV_Mux7~7_combout\ $end
$var wire 1 n1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][24]~q\ $end
$var wire 1 o1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][24]~q\ $end
$var wire 1 p1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][24]~q\ $end
$var wire 1 q1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][24]~q\ $end
$var wire 1 r1! \BLOCO_MEM|RAM1|ALT_INV_Mux7~6_combout\ $end
$var wire 1 s1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][24]~q\ $end
$var wire 1 t1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][24]~q\ $end
$var wire 1 u1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][24]~q\ $end
$var wire 1 v1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][24]~q\ $end
$var wire 1 w1! \BLOCO_MEM|RAM1|ALT_INV_Mux7~5_combout\ $end
$var wire 1 x1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][24]~q\ $end
$var wire 1 y1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][24]~q\ $end
$var wire 1 z1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][24]~q\ $end
$var wire 1 {1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][24]~q\ $end
$var wire 1 |1! \BLOCO_MEM|RAM1|ALT_INV_Mux7~4_combout\ $end
$var wire 1 }1! \BLOCO_MEM|RAM1|ALT_INV_Mux7~3_combout\ $end
$var wire 1 ~1! \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][24]~q\ $end
$var wire 1 !2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][24]~q\ $end
$var wire 1 "2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][24]~q\ $end
$var wire 1 #2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][24]~q\ $end
$var wire 1 $2! \BLOCO_MEM|RAM1|ALT_INV_Mux7~2_combout\ $end
$var wire 1 %2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][24]~q\ $end
$var wire 1 &2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][24]~q\ $end
$var wire 1 '2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][24]~q\ $end
$var wire 1 (2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][24]~q\ $end
$var wire 1 )2! \BLOCO_MEM|RAM1|ALT_INV_Mux7~1_combout\ $end
$var wire 1 *2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][24]~q\ $end
$var wire 1 +2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][24]~q\ $end
$var wire 1 ,2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][24]~q\ $end
$var wire 1 -2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][24]~q\ $end
$var wire 1 .2! \BLOCO_MEM|RAM1|ALT_INV_Mux7~0_combout\ $end
$var wire 1 /2! \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][24]~q\ $end
$var wire 1 02! \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][24]~q\ $end
$var wire 1 12! \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][24]~q\ $end
$var wire 1 22! \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][24]~q\ $end
$var wire 1 32! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[24]~123_combout\ $end
$var wire 1 42! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[24]~122_combout\ $end
$var wire 1 52! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[24]~121_combout\ $end
$var wire 1 62! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[24]~120_combout\ $end
$var wire 1 72! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~276_combout\ $end
$var wire 1 82! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~275_combout\ $end
$var wire 1 92! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][24]~q\ $end
$var wire 1 :2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][24]~q\ $end
$var wire 1 ;2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][24]~q\ $end
$var wire 1 <2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][24]~q\ $end
$var wire 1 =2! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~274_combout\ $end
$var wire 1 >2! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~273_combout\ $end
$var wire 1 ?2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][24]~q\ $end
$var wire 1 @2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][24]~q\ $end
$var wire 1 A2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][24]~q\ $end
$var wire 1 B2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][24]~q\ $end
$var wire 1 C2! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~272_combout\ $end
$var wire 1 D2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][24]~q\ $end
$var wire 1 E2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][24]~q\ $end
$var wire 1 F2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][24]~q\ $end
$var wire 1 G2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][24]~q\ $end
$var wire 1 H2! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~271_combout\ $end
$var wire 1 I2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][24]~q\ $end
$var wire 1 J2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][24]~q\ $end
$var wire 1 K2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][24]~q\ $end
$var wire 1 L2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][24]~q\ $end
$var wire 1 M2! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~270_combout\ $end
$var wire 1 N2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][24]~q\ $end
$var wire 1 O2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][24]~q\ $end
$var wire 1 P2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][24]~q\ $end
$var wire 1 Q2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][24]~q\ $end
$var wire 1 R2! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~269_combout\ $end
$var wire 1 S2! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~268_combout\ $end
$var wire 1 T2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][24]~q\ $end
$var wire 1 U2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][24]~q\ $end
$var wire 1 V2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][24]~q\ $end
$var wire 1 W2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][24]~q\ $end
$var wire 1 X2! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~267_combout\ $end
$var wire 1 Y2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][24]~q\ $end
$var wire 1 Z2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][24]~q\ $end
$var wire 1 [2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][24]~q\ $end
$var wire 1 \2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][24]~q\ $end
$var wire 1 ]2! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~266_combout\ $end
$var wire 1 ^2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][24]~q\ $end
$var wire 1 _2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][24]~q\ $end
$var wire 1 `2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][24]~q\ $end
$var wire 1 a2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][24]~q\ $end
$var wire 1 b2! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[23]~118_combout\ $end
$var wire 1 c2! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[23]~117_combout\ $end
$var wire 1 d2! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[23]~116_combout\ $end
$var wire 1 e2! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[23]~115_combout\ $end
$var wire 1 f2! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~265_combout\ $end
$var wire 1 g2! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~264_combout\ $end
$var wire 1 h2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][23]~q\ $end
$var wire 1 i2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][23]~q\ $end
$var wire 1 j2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][23]~q\ $end
$var wire 1 k2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][23]~q\ $end
$var wire 1 l2! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~263_combout\ $end
$var wire 1 m2! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~262_combout\ $end
$var wire 1 n2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][23]~q\ $end
$var wire 1 o2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][23]~q\ $end
$var wire 1 p2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][23]~q\ $end
$var wire 1 q2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][23]~q\ $end
$var wire 1 r2! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~261_combout\ $end
$var wire 1 s2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][23]~q\ $end
$var wire 1 t2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][23]~q\ $end
$var wire 1 u2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][23]~q\ $end
$var wire 1 v2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][23]~q\ $end
$var wire 1 w2! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~260_combout\ $end
$var wire 1 x2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][23]~q\ $end
$var wire 1 y2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][23]~q\ $end
$var wire 1 z2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][23]~q\ $end
$var wire 1 {2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][23]~q\ $end
$var wire 1 |2! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~259_combout\ $end
$var wire 1 }2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][23]~q\ $end
$var wire 1 ~2! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][23]~q\ $end
$var wire 1 !3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][23]~q\ $end
$var wire 1 "3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][23]~q\ $end
$var wire 1 #3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~258_combout\ $end
$var wire 1 $3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~257_combout\ $end
$var wire 1 %3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][23]~q\ $end
$var wire 1 &3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][23]~q\ $end
$var wire 1 '3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][23]~q\ $end
$var wire 1 (3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][23]~q\ $end
$var wire 1 )3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~256_combout\ $end
$var wire 1 *3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][23]~q\ $end
$var wire 1 +3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][23]~q\ $end
$var wire 1 ,3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][23]~q\ $end
$var wire 1 -3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][23]~q\ $end
$var wire 1 .3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~255_combout\ $end
$var wire 1 /3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][23]~q\ $end
$var wire 1 03! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][23]~q\ $end
$var wire 1 13! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][23]~q\ $end
$var wire 1 23! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][23]~q\ $end
$var wire 1 33! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[22]~113_combout\ $end
$var wire 1 43! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[22]~112_combout\ $end
$var wire 1 53! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[22]~111_combout\ $end
$var wire 1 63! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[22]~110_combout\ $end
$var wire 1 73! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~254_combout\ $end
$var wire 1 83! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~253_combout\ $end
$var wire 1 93! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][22]~q\ $end
$var wire 1 :3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][22]~q\ $end
$var wire 1 ;3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][22]~q\ $end
$var wire 1 <3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][22]~q\ $end
$var wire 1 =3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~252_combout\ $end
$var wire 1 >3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~251_combout\ $end
$var wire 1 ?3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][22]~q\ $end
$var wire 1 @3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][22]~q\ $end
$var wire 1 A3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][22]~q\ $end
$var wire 1 B3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][22]~q\ $end
$var wire 1 C3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~250_combout\ $end
$var wire 1 D3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][22]~q\ $end
$var wire 1 E3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][22]~q\ $end
$var wire 1 F3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][22]~q\ $end
$var wire 1 G3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][22]~q\ $end
$var wire 1 H3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~249_combout\ $end
$var wire 1 I3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][22]~q\ $end
$var wire 1 J3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][22]~q\ $end
$var wire 1 K3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][22]~q\ $end
$var wire 1 L3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][22]~q\ $end
$var wire 1 M3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~248_combout\ $end
$var wire 1 N3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][22]~q\ $end
$var wire 1 O3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][22]~q\ $end
$var wire 1 P3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][22]~q\ $end
$var wire 1 Q3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][22]~q\ $end
$var wire 1 R3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~247_combout\ $end
$var wire 1 S3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~246_combout\ $end
$var wire 1 T3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][22]~q\ $end
$var wire 1 U3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][22]~q\ $end
$var wire 1 V3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][22]~q\ $end
$var wire 1 W3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][22]~q\ $end
$var wire 1 X3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~245_combout\ $end
$var wire 1 Y3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][22]~q\ $end
$var wire 1 Z3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][22]~q\ $end
$var wire 1 [3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][22]~q\ $end
$var wire 1 \3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][22]~q\ $end
$var wire 1 ]3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~244_combout\ $end
$var wire 1 ^3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][22]~q\ $end
$var wire 1 _3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][22]~q\ $end
$var wire 1 `3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][22]~q\ $end
$var wire 1 a3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][22]~q\ $end
$var wire 1 b3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[21]~108_combout\ $end
$var wire 1 c3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[21]~107_combout\ $end
$var wire 1 d3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[21]~106_combout\ $end
$var wire 1 e3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[21]~105_combout\ $end
$var wire 1 f3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~243_combout\ $end
$var wire 1 g3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~242_combout\ $end
$var wire 1 h3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][21]~q\ $end
$var wire 1 i3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][21]~q\ $end
$var wire 1 j3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][21]~q\ $end
$var wire 1 k3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][21]~q\ $end
$var wire 1 l3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~241_combout\ $end
$var wire 1 m3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~240_combout\ $end
$var wire 1 n3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][21]~q\ $end
$var wire 1 o3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][21]~q\ $end
$var wire 1 p3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][21]~q\ $end
$var wire 1 q3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][21]~q\ $end
$var wire 1 r3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~239_combout\ $end
$var wire 1 s3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][21]~q\ $end
$var wire 1 t3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][21]~q\ $end
$var wire 1 u3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][21]~q\ $end
$var wire 1 v3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][21]~q\ $end
$var wire 1 w3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~238_combout\ $end
$var wire 1 x3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][21]~q\ $end
$var wire 1 y3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][21]~q\ $end
$var wire 1 z3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][21]~q\ $end
$var wire 1 {3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][21]~q\ $end
$var wire 1 |3! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~237_combout\ $end
$var wire 1 }3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][21]~q\ $end
$var wire 1 ~3! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][21]~q\ $end
$var wire 1 !4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][21]~q\ $end
$var wire 1 "4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][21]~q\ $end
$var wire 1 #4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~236_combout\ $end
$var wire 1 $4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~235_combout\ $end
$var wire 1 %4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][21]~q\ $end
$var wire 1 &4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][21]~q\ $end
$var wire 1 '4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][21]~q\ $end
$var wire 1 (4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][21]~q\ $end
$var wire 1 )4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~234_combout\ $end
$var wire 1 *4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][21]~q\ $end
$var wire 1 +4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][21]~q\ $end
$var wire 1 ,4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][21]~q\ $end
$var wire 1 -4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][21]~q\ $end
$var wire 1 .4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~233_combout\ $end
$var wire 1 /4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][21]~q\ $end
$var wire 1 04! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][21]~q\ $end
$var wire 1 14! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][21]~q\ $end
$var wire 1 24! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][21]~q\ $end
$var wire 1 34! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[20]~103_combout\ $end
$var wire 1 44! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[20]~102_combout\ $end
$var wire 1 54! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[20]~101_combout\ $end
$var wire 1 64! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[20]~100_combout\ $end
$var wire 1 74! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~232_combout\ $end
$var wire 1 84! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~231_combout\ $end
$var wire 1 94! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][20]~q\ $end
$var wire 1 :4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][20]~q\ $end
$var wire 1 ;4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][20]~q\ $end
$var wire 1 <4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][20]~q\ $end
$var wire 1 =4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~230_combout\ $end
$var wire 1 >4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~229_combout\ $end
$var wire 1 ?4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][20]~q\ $end
$var wire 1 @4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][20]~q\ $end
$var wire 1 A4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][20]~q\ $end
$var wire 1 B4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][20]~q\ $end
$var wire 1 C4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~228_combout\ $end
$var wire 1 D4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][20]~q\ $end
$var wire 1 E4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][20]~q\ $end
$var wire 1 F4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][20]~q\ $end
$var wire 1 G4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][20]~q\ $end
$var wire 1 H4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~227_combout\ $end
$var wire 1 I4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][20]~q\ $end
$var wire 1 J4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][20]~q\ $end
$var wire 1 K4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][20]~q\ $end
$var wire 1 L4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][20]~q\ $end
$var wire 1 M4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~226_combout\ $end
$var wire 1 N4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][20]~q\ $end
$var wire 1 O4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][20]~q\ $end
$var wire 1 P4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][20]~q\ $end
$var wire 1 Q4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][20]~q\ $end
$var wire 1 R4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~225_combout\ $end
$var wire 1 S4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~224_combout\ $end
$var wire 1 T4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][20]~q\ $end
$var wire 1 U4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][20]~q\ $end
$var wire 1 V4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][20]~q\ $end
$var wire 1 W4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][20]~q\ $end
$var wire 1 X4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~223_combout\ $end
$var wire 1 Y4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][20]~q\ $end
$var wire 1 Z4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][20]~q\ $end
$var wire 1 [4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][20]~q\ $end
$var wire 1 \4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][20]~q\ $end
$var wire 1 ]4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~222_combout\ $end
$var wire 1 ^4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][20]~q\ $end
$var wire 1 _4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][20]~q\ $end
$var wire 1 `4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][20]~q\ $end
$var wire 1 a4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][20]~q\ $end
$var wire 1 b4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[19]~98_combout\ $end
$var wire 1 c4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[19]~97_combout\ $end
$var wire 1 d4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[19]~96_combout\ $end
$var wire 1 e4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[19]~95_combout\ $end
$var wire 1 f4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~221_combout\ $end
$var wire 1 g4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~220_combout\ $end
$var wire 1 h4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][19]~q\ $end
$var wire 1 i4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][19]~q\ $end
$var wire 1 j4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][19]~q\ $end
$var wire 1 k4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][19]~q\ $end
$var wire 1 l4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~219_combout\ $end
$var wire 1 m4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~218_combout\ $end
$var wire 1 n4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][19]~q\ $end
$var wire 1 o4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][19]~q\ $end
$var wire 1 p4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][19]~q\ $end
$var wire 1 q4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][19]~q\ $end
$var wire 1 r4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~217_combout\ $end
$var wire 1 s4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][19]~q\ $end
$var wire 1 t4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][19]~q\ $end
$var wire 1 u4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][19]~q\ $end
$var wire 1 v4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][19]~q\ $end
$var wire 1 w4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~216_combout\ $end
$var wire 1 x4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][19]~q\ $end
$var wire 1 y4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][19]~q\ $end
$var wire 1 z4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][19]~q\ $end
$var wire 1 {4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][19]~q\ $end
$var wire 1 |4! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~215_combout\ $end
$var wire 1 }4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][19]~q\ $end
$var wire 1 ~4! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][19]~q\ $end
$var wire 1 !5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][19]~q\ $end
$var wire 1 "5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][19]~q\ $end
$var wire 1 #5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~214_combout\ $end
$var wire 1 $5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~213_combout\ $end
$var wire 1 %5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][19]~q\ $end
$var wire 1 &5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][19]~q\ $end
$var wire 1 '5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][19]~q\ $end
$var wire 1 (5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][19]~q\ $end
$var wire 1 )5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~212_combout\ $end
$var wire 1 *5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][19]~q\ $end
$var wire 1 +5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][19]~q\ $end
$var wire 1 ,5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][19]~q\ $end
$var wire 1 -5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][19]~q\ $end
$var wire 1 .5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~211_combout\ $end
$var wire 1 /5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][19]~q\ $end
$var wire 1 05! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][19]~q\ $end
$var wire 1 15! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][19]~q\ $end
$var wire 1 25! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][19]~q\ $end
$var wire 1 35! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[18]~93_combout\ $end
$var wire 1 45! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[18]~92_combout\ $end
$var wire 1 55! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[18]~91_combout\ $end
$var wire 1 65! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[18]~90_combout\ $end
$var wire 1 75! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~210_combout\ $end
$var wire 1 85! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~209_combout\ $end
$var wire 1 95! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][18]~q\ $end
$var wire 1 :5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][18]~q\ $end
$var wire 1 ;5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][18]~q\ $end
$var wire 1 <5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][18]~q\ $end
$var wire 1 =5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~208_combout\ $end
$var wire 1 >5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~207_combout\ $end
$var wire 1 ?5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][18]~q\ $end
$var wire 1 @5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][18]~q\ $end
$var wire 1 A5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][18]~q\ $end
$var wire 1 B5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][18]~q\ $end
$var wire 1 C5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~206_combout\ $end
$var wire 1 D5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][18]~q\ $end
$var wire 1 E5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][18]~q\ $end
$var wire 1 F5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][18]~q\ $end
$var wire 1 G5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][18]~q\ $end
$var wire 1 H5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~205_combout\ $end
$var wire 1 I5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][18]~q\ $end
$var wire 1 J5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][18]~q\ $end
$var wire 1 K5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][18]~q\ $end
$var wire 1 L5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][18]~q\ $end
$var wire 1 M5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~204_combout\ $end
$var wire 1 N5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][18]~q\ $end
$var wire 1 O5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][18]~q\ $end
$var wire 1 P5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][18]~q\ $end
$var wire 1 Q5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][18]~q\ $end
$var wire 1 R5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~203_combout\ $end
$var wire 1 S5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~202_combout\ $end
$var wire 1 T5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][18]~q\ $end
$var wire 1 U5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][18]~q\ $end
$var wire 1 V5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][18]~q\ $end
$var wire 1 W5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][18]~q\ $end
$var wire 1 X5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~201_combout\ $end
$var wire 1 Y5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][18]~q\ $end
$var wire 1 Z5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][18]~q\ $end
$var wire 1 [5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][18]~q\ $end
$var wire 1 \5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][18]~q\ $end
$var wire 1 ]5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~200_combout\ $end
$var wire 1 ^5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][18]~q\ $end
$var wire 1 _5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][18]~q\ $end
$var wire 1 `5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][18]~q\ $end
$var wire 1 a5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][18]~q\ $end
$var wire 1 b5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[17]~88_combout\ $end
$var wire 1 c5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[17]~87_combout\ $end
$var wire 1 d5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[17]~86_combout\ $end
$var wire 1 e5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[17]~85_combout\ $end
$var wire 1 f5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~199_combout\ $end
$var wire 1 g5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~198_combout\ $end
$var wire 1 h5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][17]~q\ $end
$var wire 1 i5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][17]~q\ $end
$var wire 1 j5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][17]~q\ $end
$var wire 1 k5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][17]~q\ $end
$var wire 1 l5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~197_combout\ $end
$var wire 1 m5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~196_combout\ $end
$var wire 1 n5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][17]~q\ $end
$var wire 1 o5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][17]~q\ $end
$var wire 1 p5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][17]~q\ $end
$var wire 1 q5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][17]~q\ $end
$var wire 1 r5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~195_combout\ $end
$var wire 1 s5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][17]~q\ $end
$var wire 1 t5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][17]~q\ $end
$var wire 1 u5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][17]~q\ $end
$var wire 1 v5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][17]~q\ $end
$var wire 1 w5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~194_combout\ $end
$var wire 1 x5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][17]~q\ $end
$var wire 1 y5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][17]~q\ $end
$var wire 1 z5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][17]~q\ $end
$var wire 1 {5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][17]~q\ $end
$var wire 1 |5! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~193_combout\ $end
$var wire 1 }5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][17]~q\ $end
$var wire 1 ~5! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][17]~q\ $end
$var wire 1 !6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][17]~q\ $end
$var wire 1 "6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][17]~q\ $end
$var wire 1 #6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~192_combout\ $end
$var wire 1 $6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~191_combout\ $end
$var wire 1 %6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][17]~q\ $end
$var wire 1 &6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][17]~q\ $end
$var wire 1 '6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][17]~q\ $end
$var wire 1 (6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][17]~q\ $end
$var wire 1 )6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~190_combout\ $end
$var wire 1 *6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][17]~q\ $end
$var wire 1 +6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][17]~q\ $end
$var wire 1 ,6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][17]~q\ $end
$var wire 1 -6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][17]~q\ $end
$var wire 1 .6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~189_combout\ $end
$var wire 1 /6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][17]~q\ $end
$var wire 1 06! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][17]~q\ $end
$var wire 1 16! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][17]~q\ $end
$var wire 1 26! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][17]~q\ $end
$var wire 1 36! \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~6_combout\ $end
$var wire 1 46! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[16]~83_combout\ $end
$var wire 1 56! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[16]~82_combout\ $end
$var wire 1 66! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[16]~81_combout\ $end
$var wire 1 76! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[16]~80_combout\ $end
$var wire 1 86! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~188_combout\ $end
$var wire 1 96! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~187_combout\ $end
$var wire 1 :6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][16]~q\ $end
$var wire 1 ;6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][16]~q\ $end
$var wire 1 <6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][16]~q\ $end
$var wire 1 =6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][16]~q\ $end
$var wire 1 >6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~186_combout\ $end
$var wire 1 ?6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~185_combout\ $end
$var wire 1 @6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][16]~q\ $end
$var wire 1 A6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][16]~q\ $end
$var wire 1 B6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][16]~q\ $end
$var wire 1 C6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][16]~q\ $end
$var wire 1 D6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~184_combout\ $end
$var wire 1 E6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][16]~q\ $end
$var wire 1 F6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][16]~q\ $end
$var wire 1 G6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][16]~q\ $end
$var wire 1 H6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][16]~q\ $end
$var wire 1 I6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~183_combout\ $end
$var wire 1 J6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][16]~q\ $end
$var wire 1 K6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][16]~q\ $end
$var wire 1 L6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][16]~q\ $end
$var wire 1 M6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][16]~q\ $end
$var wire 1 N6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~182_combout\ $end
$var wire 1 O6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][16]~q\ $end
$var wire 1 P6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][16]~q\ $end
$var wire 1 Q6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][16]~q\ $end
$var wire 1 R6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][16]~q\ $end
$var wire 1 S6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~181_combout\ $end
$var wire 1 T6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~180_combout\ $end
$var wire 1 U6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][16]~q\ $end
$var wire 1 V6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][16]~q\ $end
$var wire 1 W6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][16]~q\ $end
$var wire 1 X6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][16]~q\ $end
$var wire 1 Y6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~179_combout\ $end
$var wire 1 Z6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][16]~q\ $end
$var wire 1 [6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][16]~q\ $end
$var wire 1 \6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][16]~q\ $end
$var wire 1 ]6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][16]~q\ $end
$var wire 1 ^6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~178_combout\ $end
$var wire 1 _6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][16]~q\ $end
$var wire 1 `6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][16]~q\ $end
$var wire 1 a6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][16]~q\ $end
$var wire 1 b6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][16]~q\ $end
$var wire 1 c6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[15]~78_combout\ $end
$var wire 1 d6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[15]~77_combout\ $end
$var wire 1 e6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[15]~76_combout\ $end
$var wire 1 f6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[15]~75_combout\ $end
$var wire 1 g6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~177_combout\ $end
$var wire 1 h6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~176_combout\ $end
$var wire 1 i6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][15]~q\ $end
$var wire 1 j6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][15]~q\ $end
$var wire 1 k6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][15]~q\ $end
$var wire 1 l6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][15]~q\ $end
$var wire 1 m6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~175_combout\ $end
$var wire 1 n6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~174_combout\ $end
$var wire 1 o6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][15]~q\ $end
$var wire 1 p6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][15]~q\ $end
$var wire 1 q6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][15]~q\ $end
$var wire 1 r6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][15]~q\ $end
$var wire 1 s6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~173_combout\ $end
$var wire 1 t6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][15]~q\ $end
$var wire 1 u6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][15]~q\ $end
$var wire 1 v6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][15]~q\ $end
$var wire 1 w6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][15]~q\ $end
$var wire 1 x6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~172_combout\ $end
$var wire 1 y6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][15]~q\ $end
$var wire 1 z6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][15]~q\ $end
$var wire 1 {6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][15]~q\ $end
$var wire 1 |6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][15]~q\ $end
$var wire 1 }6! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~171_combout\ $end
$var wire 1 ~6! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][15]~q\ $end
$var wire 1 !7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][15]~q\ $end
$var wire 1 "7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][15]~q\ $end
$var wire 1 #7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][15]~q\ $end
$var wire 1 $7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~170_combout\ $end
$var wire 1 %7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~169_combout\ $end
$var wire 1 &7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][15]~q\ $end
$var wire 1 '7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][15]~q\ $end
$var wire 1 (7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][15]~q\ $end
$var wire 1 )7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][15]~q\ $end
$var wire 1 *7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~168_combout\ $end
$var wire 1 +7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][15]~q\ $end
$var wire 1 ,7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][15]~q\ $end
$var wire 1 -7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][15]~q\ $end
$var wire 1 .7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][15]~q\ $end
$var wire 1 /7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~167_combout\ $end
$var wire 1 07! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][15]~q\ $end
$var wire 1 17! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][15]~q\ $end
$var wire 1 27! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][15]~q\ $end
$var wire 1 37! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][15]~q\ $end
$var wire 1 47! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[14]~73_combout\ $end
$var wire 1 57! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[14]~72_combout\ $end
$var wire 1 67! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[14]~71_combout\ $end
$var wire 1 77! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[14]~70_combout\ $end
$var wire 1 87! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~166_combout\ $end
$var wire 1 97! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~165_combout\ $end
$var wire 1 :7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][14]~q\ $end
$var wire 1 ;7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][14]~q\ $end
$var wire 1 <7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][14]~q\ $end
$var wire 1 =7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][14]~q\ $end
$var wire 1 >7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~164_combout\ $end
$var wire 1 ?7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~163_combout\ $end
$var wire 1 @7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][14]~q\ $end
$var wire 1 A7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][14]~q\ $end
$var wire 1 B7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][14]~q\ $end
$var wire 1 C7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][14]~q\ $end
$var wire 1 D7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~162_combout\ $end
$var wire 1 E7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][14]~q\ $end
$var wire 1 F7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][14]~q\ $end
$var wire 1 G7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][14]~q\ $end
$var wire 1 H7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][14]~q\ $end
$var wire 1 I7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~161_combout\ $end
$var wire 1 J7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][14]~q\ $end
$var wire 1 K7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][14]~q\ $end
$var wire 1 L7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][14]~q\ $end
$var wire 1 M7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][14]~q\ $end
$var wire 1 N7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~160_combout\ $end
$var wire 1 O7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][14]~q\ $end
$var wire 1 P7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][14]~q\ $end
$var wire 1 Q7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][14]~q\ $end
$var wire 1 R7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][14]~q\ $end
$var wire 1 S7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~159_combout\ $end
$var wire 1 T7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~158_combout\ $end
$var wire 1 U7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][14]~q\ $end
$var wire 1 V7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][14]~q\ $end
$var wire 1 W7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][14]~q\ $end
$var wire 1 X7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][14]~q\ $end
$var wire 1 Y7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~157_combout\ $end
$var wire 1 Z7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][14]~q\ $end
$var wire 1 [7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][14]~q\ $end
$var wire 1 \7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][14]~q\ $end
$var wire 1 ]7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][14]~q\ $end
$var wire 1 ^7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~156_combout\ $end
$var wire 1 _7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][14]~q\ $end
$var wire 1 `7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][14]~q\ $end
$var wire 1 a7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][14]~q\ $end
$var wire 1 b7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][14]~q\ $end
$var wire 1 c7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[13]~68_combout\ $end
$var wire 1 d7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[13]~67_combout\ $end
$var wire 1 e7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[13]~66_combout\ $end
$var wire 1 f7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[13]~65_combout\ $end
$var wire 1 g7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~155_combout\ $end
$var wire 1 h7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~154_combout\ $end
$var wire 1 i7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][13]~q\ $end
$var wire 1 j7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][13]~q\ $end
$var wire 1 k7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][13]~q\ $end
$var wire 1 l7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][13]~q\ $end
$var wire 1 m7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~153_combout\ $end
$var wire 1 n7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~152_combout\ $end
$var wire 1 o7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][13]~q\ $end
$var wire 1 p7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][13]~q\ $end
$var wire 1 q7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][13]~q\ $end
$var wire 1 r7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][13]~q\ $end
$var wire 1 s7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~151_combout\ $end
$var wire 1 t7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][13]~q\ $end
$var wire 1 u7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][13]~q\ $end
$var wire 1 v7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][13]~q\ $end
$var wire 1 w7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][13]~q\ $end
$var wire 1 x7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~150_combout\ $end
$var wire 1 y7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][13]~q\ $end
$var wire 1 z7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][13]~q\ $end
$var wire 1 {7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][13]~q\ $end
$var wire 1 |7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][13]~q\ $end
$var wire 1 }7! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~149_combout\ $end
$var wire 1 ~7! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][13]~q\ $end
$var wire 1 !8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][13]~q\ $end
$var wire 1 "8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][13]~q\ $end
$var wire 1 #8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][13]~q\ $end
$var wire 1 $8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~148_combout\ $end
$var wire 1 %8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~147_combout\ $end
$var wire 1 &8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][13]~q\ $end
$var wire 1 '8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][13]~q\ $end
$var wire 1 (8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][13]~q\ $end
$var wire 1 )8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][13]~q\ $end
$var wire 1 *8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~146_combout\ $end
$var wire 1 +8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][13]~q\ $end
$var wire 1 ,8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][13]~q\ $end
$var wire 1 -8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][13]~q\ $end
$var wire 1 .8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][13]~q\ $end
$var wire 1 /8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~145_combout\ $end
$var wire 1 08! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][13]~q\ $end
$var wire 1 18! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][13]~q\ $end
$var wire 1 28! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][13]~q\ $end
$var wire 1 38! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][13]~q\ $end
$var wire 1 48! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[12]~63_combout\ $end
$var wire 1 58! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[12]~62_combout\ $end
$var wire 1 68! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[12]~61_combout\ $end
$var wire 1 78! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[12]~60_combout\ $end
$var wire 1 88! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~144_combout\ $end
$var wire 1 98! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~143_combout\ $end
$var wire 1 :8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][12]~q\ $end
$var wire 1 ;8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][12]~q\ $end
$var wire 1 <8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][12]~q\ $end
$var wire 1 =8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][12]~q\ $end
$var wire 1 >8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~142_combout\ $end
$var wire 1 ?8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~141_combout\ $end
$var wire 1 @8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][12]~q\ $end
$var wire 1 A8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][12]~q\ $end
$var wire 1 B8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][12]~q\ $end
$var wire 1 C8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][12]~q\ $end
$var wire 1 D8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~140_combout\ $end
$var wire 1 E8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][12]~q\ $end
$var wire 1 F8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][12]~q\ $end
$var wire 1 G8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][12]~q\ $end
$var wire 1 H8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][12]~q\ $end
$var wire 1 I8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~139_combout\ $end
$var wire 1 J8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][12]~q\ $end
$var wire 1 K8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][12]~q\ $end
$var wire 1 L8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][12]~q\ $end
$var wire 1 M8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][12]~q\ $end
$var wire 1 N8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~138_combout\ $end
$var wire 1 O8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][12]~q\ $end
$var wire 1 P8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][12]~q\ $end
$var wire 1 Q8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][12]~q\ $end
$var wire 1 R8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][12]~q\ $end
$var wire 1 S8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~137_combout\ $end
$var wire 1 T8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~136_combout\ $end
$var wire 1 U8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][12]~q\ $end
$var wire 1 V8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][12]~q\ $end
$var wire 1 W8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][12]~q\ $end
$var wire 1 X8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][12]~q\ $end
$var wire 1 Y8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~135_combout\ $end
$var wire 1 Z8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][12]~q\ $end
$var wire 1 [8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][12]~q\ $end
$var wire 1 \8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][12]~q\ $end
$var wire 1 ]8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][12]~q\ $end
$var wire 1 ^8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~134_combout\ $end
$var wire 1 _8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][12]~q\ $end
$var wire 1 `8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][12]~q\ $end
$var wire 1 a8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][12]~q\ $end
$var wire 1 b8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][12]~q\ $end
$var wire 1 c8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[11]~58_combout\ $end
$var wire 1 d8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[11]~57_combout\ $end
$var wire 1 e8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[11]~56_combout\ $end
$var wire 1 f8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[11]~55_combout\ $end
$var wire 1 g8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~133_combout\ $end
$var wire 1 h8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~132_combout\ $end
$var wire 1 i8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][11]~q\ $end
$var wire 1 j8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][11]~q\ $end
$var wire 1 k8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][11]~q\ $end
$var wire 1 l8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][11]~q\ $end
$var wire 1 m8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~131_combout\ $end
$var wire 1 n8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~130_combout\ $end
$var wire 1 o8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][11]~q\ $end
$var wire 1 p8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][11]~q\ $end
$var wire 1 q8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][11]~q\ $end
$var wire 1 r8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][11]~q\ $end
$var wire 1 s8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~129_combout\ $end
$var wire 1 t8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][11]~q\ $end
$var wire 1 u8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][11]~q\ $end
$var wire 1 v8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][11]~q\ $end
$var wire 1 w8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][11]~q\ $end
$var wire 1 x8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~128_combout\ $end
$var wire 1 y8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][11]~q\ $end
$var wire 1 z8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][11]~q\ $end
$var wire 1 {8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][11]~q\ $end
$var wire 1 |8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][11]~q\ $end
$var wire 1 }8! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~127_combout\ $end
$var wire 1 ~8! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][11]~q\ $end
$var wire 1 !9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][11]~q\ $end
$var wire 1 "9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][11]~q\ $end
$var wire 1 #9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][11]~q\ $end
$var wire 1 $9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~126_combout\ $end
$var wire 1 %9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~125_combout\ $end
$var wire 1 &9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][11]~q\ $end
$var wire 1 '9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][11]~q\ $end
$var wire 1 (9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][11]~q\ $end
$var wire 1 )9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][11]~q\ $end
$var wire 1 *9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~124_combout\ $end
$var wire 1 +9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][11]~q\ $end
$var wire 1 ,9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][11]~q\ $end
$var wire 1 -9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][11]~q\ $end
$var wire 1 .9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][11]~q\ $end
$var wire 1 /9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~123_combout\ $end
$var wire 1 09! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][11]~q\ $end
$var wire 1 19! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][11]~q\ $end
$var wire 1 29! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][11]~q\ $end
$var wire 1 39! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][11]~q\ $end
$var wire 1 49! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[10]~53_combout\ $end
$var wire 1 59! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[10]~52_combout\ $end
$var wire 1 69! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[10]~51_combout\ $end
$var wire 1 79! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[10]~50_combout\ $end
$var wire 1 89! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~122_combout\ $end
$var wire 1 99! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~121_combout\ $end
$var wire 1 :9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][10]~q\ $end
$var wire 1 ;9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][10]~q\ $end
$var wire 1 <9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][10]~q\ $end
$var wire 1 =9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][10]~q\ $end
$var wire 1 >9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~120_combout\ $end
$var wire 1 ?9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~119_combout\ $end
$var wire 1 @9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][10]~q\ $end
$var wire 1 A9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][10]~q\ $end
$var wire 1 B9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][10]~q\ $end
$var wire 1 C9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][10]~q\ $end
$var wire 1 D9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~118_combout\ $end
$var wire 1 E9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][10]~q\ $end
$var wire 1 F9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][10]~q\ $end
$var wire 1 G9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][10]~q\ $end
$var wire 1 H9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][10]~q\ $end
$var wire 1 I9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~117_combout\ $end
$var wire 1 J9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][10]~q\ $end
$var wire 1 K9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][10]~q\ $end
$var wire 1 L9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][10]~q\ $end
$var wire 1 M9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][10]~q\ $end
$var wire 1 N9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~116_combout\ $end
$var wire 1 O9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][10]~q\ $end
$var wire 1 P9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][10]~q\ $end
$var wire 1 Q9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][10]~q\ $end
$var wire 1 R9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][10]~q\ $end
$var wire 1 S9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~115_combout\ $end
$var wire 1 T9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~114_combout\ $end
$var wire 1 U9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][10]~q\ $end
$var wire 1 V9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][10]~q\ $end
$var wire 1 W9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][10]~q\ $end
$var wire 1 X9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][10]~q\ $end
$var wire 1 Y9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~113_combout\ $end
$var wire 1 Z9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][10]~q\ $end
$var wire 1 [9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][10]~q\ $end
$var wire 1 \9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][10]~q\ $end
$var wire 1 ]9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][10]~q\ $end
$var wire 1 ^9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~112_combout\ $end
$var wire 1 _9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][10]~q\ $end
$var wire 1 `9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][10]~q\ $end
$var wire 1 a9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][10]~q\ $end
$var wire 1 b9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][10]~q\ $end
$var wire 1 c9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[9]~48_combout\ $end
$var wire 1 d9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[9]~47_combout\ $end
$var wire 1 e9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[9]~46_combout\ $end
$var wire 1 f9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[9]~45_combout\ $end
$var wire 1 g9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~111_combout\ $end
$var wire 1 h9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~110_combout\ $end
$var wire 1 i9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][9]~q\ $end
$var wire 1 j9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][9]~q\ $end
$var wire 1 k9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][9]~q\ $end
$var wire 1 l9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][9]~q\ $end
$var wire 1 m9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~109_combout\ $end
$var wire 1 n9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~108_combout\ $end
$var wire 1 o9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][9]~q\ $end
$var wire 1 p9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][9]~q\ $end
$var wire 1 q9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][9]~q\ $end
$var wire 1 r9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][9]~q\ $end
$var wire 1 s9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~107_combout\ $end
$var wire 1 t9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][9]~q\ $end
$var wire 1 u9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][9]~q\ $end
$var wire 1 v9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][9]~q\ $end
$var wire 1 w9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][9]~q\ $end
$var wire 1 x9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~106_combout\ $end
$var wire 1 y9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][9]~q\ $end
$var wire 1 z9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][9]~q\ $end
$var wire 1 {9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][9]~q\ $end
$var wire 1 |9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][9]~q\ $end
$var wire 1 }9! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~105_combout\ $end
$var wire 1 ~9! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][9]~q\ $end
$var wire 1 !:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][9]~q\ $end
$var wire 1 ":! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][9]~q\ $end
$var wire 1 #:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][9]~q\ $end
$var wire 1 $:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~104_combout\ $end
$var wire 1 %:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~103_combout\ $end
$var wire 1 &:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][9]~q\ $end
$var wire 1 ':! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][9]~q\ $end
$var wire 1 (:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][9]~q\ $end
$var wire 1 ):! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][9]~q\ $end
$var wire 1 *:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~102_combout\ $end
$var wire 1 +:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][9]~q\ $end
$var wire 1 ,:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][9]~q\ $end
$var wire 1 -:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][9]~q\ $end
$var wire 1 .:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][9]~q\ $end
$var wire 1 /:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~101_combout\ $end
$var wire 1 0:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][9]~q\ $end
$var wire 1 1:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][9]~q\ $end
$var wire 1 2:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][9]~q\ $end
$var wire 1 3:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][9]~q\ $end
$var wire 1 4:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[8]~43_combout\ $end
$var wire 1 5:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[8]~42_combout\ $end
$var wire 1 6:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[8]~41_combout\ $end
$var wire 1 7:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[8]~40_combout\ $end
$var wire 1 8:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~100_combout\ $end
$var wire 1 9:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~99_combout\ $end
$var wire 1 ::! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][8]~q\ $end
$var wire 1 ;:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][8]~q\ $end
$var wire 1 <:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][8]~q\ $end
$var wire 1 =:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][8]~q\ $end
$var wire 1 >:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~98_combout\ $end
$var wire 1 ?:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~97_combout\ $end
$var wire 1 @:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][8]~q\ $end
$var wire 1 A:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][8]~q\ $end
$var wire 1 B:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][8]~q\ $end
$var wire 1 C:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][8]~q\ $end
$var wire 1 D:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~96_combout\ $end
$var wire 1 E:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][8]~q\ $end
$var wire 1 F:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][8]~q\ $end
$var wire 1 G:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][8]~q\ $end
$var wire 1 H:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][8]~q\ $end
$var wire 1 I:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~95_combout\ $end
$var wire 1 J:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][8]~q\ $end
$var wire 1 K:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][8]~q\ $end
$var wire 1 L:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][8]~q\ $end
$var wire 1 M:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][8]~q\ $end
$var wire 1 N:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~94_combout\ $end
$var wire 1 O:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][8]~q\ $end
$var wire 1 P:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][8]~q\ $end
$var wire 1 Q:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][8]~q\ $end
$var wire 1 R:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][8]~q\ $end
$var wire 1 S:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~93_combout\ $end
$var wire 1 T:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~92_combout\ $end
$var wire 1 U:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][8]~q\ $end
$var wire 1 V:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][8]~q\ $end
$var wire 1 W:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][8]~q\ $end
$var wire 1 X:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][8]~q\ $end
$var wire 1 Y:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~91_combout\ $end
$var wire 1 Z:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][8]~q\ $end
$var wire 1 [:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][8]~q\ $end
$var wire 1 \:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][8]~q\ $end
$var wire 1 ]:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][8]~q\ $end
$var wire 1 ^:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~90_combout\ $end
$var wire 1 _:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][8]~q\ $end
$var wire 1 `:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][8]~q\ $end
$var wire 1 a:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][8]~q\ $end
$var wire 1 b:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][8]~q\ $end
$var wire 1 c:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[7]~38_combout\ $end
$var wire 1 d:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[7]~37_combout\ $end
$var wire 1 e:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[7]~36_combout\ $end
$var wire 1 f:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[7]~35_combout\ $end
$var wire 1 g:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~89_combout\ $end
$var wire 1 h:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~88_combout\ $end
$var wire 1 i:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][7]~q\ $end
$var wire 1 j:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][7]~q\ $end
$var wire 1 k:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][7]~q\ $end
$var wire 1 l:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][7]~q\ $end
$var wire 1 m:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~87_combout\ $end
$var wire 1 n:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~86_combout\ $end
$var wire 1 o:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][7]~q\ $end
$var wire 1 p:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][7]~q\ $end
$var wire 1 q:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][7]~q\ $end
$var wire 1 r:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][7]~q\ $end
$var wire 1 s:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~85_combout\ $end
$var wire 1 t:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][7]~q\ $end
$var wire 1 u:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][7]~q\ $end
$var wire 1 v:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][7]~q\ $end
$var wire 1 w:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][7]~q\ $end
$var wire 1 x:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~84_combout\ $end
$var wire 1 y:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][7]~q\ $end
$var wire 1 z:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][7]~q\ $end
$var wire 1 {:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][7]~q\ $end
$var wire 1 |:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][7]~q\ $end
$var wire 1 }:! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~83_combout\ $end
$var wire 1 ~:! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][7]~q\ $end
$var wire 1 !;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][7]~q\ $end
$var wire 1 ";! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][7]~q\ $end
$var wire 1 #;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][7]~q\ $end
$var wire 1 $;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~82_combout\ $end
$var wire 1 %;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~81_combout\ $end
$var wire 1 &;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][7]~q\ $end
$var wire 1 ';! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][7]~q\ $end
$var wire 1 (;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][7]~q\ $end
$var wire 1 );! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][7]~q\ $end
$var wire 1 *;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~80_combout\ $end
$var wire 1 +;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][7]~q\ $end
$var wire 1 ,;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][7]~q\ $end
$var wire 1 -;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][7]~q\ $end
$var wire 1 .;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][7]~q\ $end
$var wire 1 /;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~79_combout\ $end
$var wire 1 0;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][7]~q\ $end
$var wire 1 1;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][7]~q\ $end
$var wire 1 2;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][7]~q\ $end
$var wire 1 3;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][7]~q\ $end
$var wire 1 4;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[6]~33_combout\ $end
$var wire 1 5;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[6]~32_combout\ $end
$var wire 1 6;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[6]~31_combout\ $end
$var wire 1 7;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[6]~30_combout\ $end
$var wire 1 8;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~78_combout\ $end
$var wire 1 9;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~77_combout\ $end
$var wire 1 :;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][6]~q\ $end
$var wire 1 ;;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][6]~q\ $end
$var wire 1 <;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][6]~q\ $end
$var wire 1 =;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][6]~q\ $end
$var wire 1 >;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~76_combout\ $end
$var wire 1 ?;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~75_combout\ $end
$var wire 1 @;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][6]~q\ $end
$var wire 1 A;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][6]~q\ $end
$var wire 1 B;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][6]~q\ $end
$var wire 1 C;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][6]~q\ $end
$var wire 1 D;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~74_combout\ $end
$var wire 1 E;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][6]~q\ $end
$var wire 1 F;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][6]~q\ $end
$var wire 1 G;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][6]~q\ $end
$var wire 1 H;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][6]~q\ $end
$var wire 1 I;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~73_combout\ $end
$var wire 1 J;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][6]~q\ $end
$var wire 1 K;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][6]~q\ $end
$var wire 1 L;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][6]~q\ $end
$var wire 1 M;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][6]~q\ $end
$var wire 1 N;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~72_combout\ $end
$var wire 1 O;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][6]~q\ $end
$var wire 1 P;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][6]~q\ $end
$var wire 1 Q;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][6]~q\ $end
$var wire 1 R;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][6]~q\ $end
$var wire 1 S;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~71_combout\ $end
$var wire 1 T;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~70_combout\ $end
$var wire 1 U;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][6]~q\ $end
$var wire 1 V;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][6]~q\ $end
$var wire 1 W;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][6]~q\ $end
$var wire 1 X;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][6]~q\ $end
$var wire 1 Y;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~69_combout\ $end
$var wire 1 Z;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][6]~q\ $end
$var wire 1 [;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][6]~q\ $end
$var wire 1 \;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][6]~q\ $end
$var wire 1 ];! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][6]~q\ $end
$var wire 1 ^;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~68_combout\ $end
$var wire 1 _;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][6]~q\ $end
$var wire 1 `;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][6]~q\ $end
$var wire 1 a;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][6]~q\ $end
$var wire 1 b;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][6]~q\ $end
$var wire 1 c;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[5]~28_combout\ $end
$var wire 1 d;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[5]~27_combout\ $end
$var wire 1 e;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[5]~26_combout\ $end
$var wire 1 f;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[5]~25_combout\ $end
$var wire 1 g;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~67_combout\ $end
$var wire 1 h;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~66_combout\ $end
$var wire 1 i;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][5]~q\ $end
$var wire 1 j;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][5]~q\ $end
$var wire 1 k;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][5]~q\ $end
$var wire 1 l;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][5]~q\ $end
$var wire 1 m;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~65_combout\ $end
$var wire 1 n;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~64_combout\ $end
$var wire 1 o;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][5]~q\ $end
$var wire 1 p;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][5]~q\ $end
$var wire 1 q;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][5]~q\ $end
$var wire 1 r;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][5]~q\ $end
$var wire 1 s;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~63_combout\ $end
$var wire 1 t;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][5]~q\ $end
$var wire 1 u;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][5]~q\ $end
$var wire 1 v;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][5]~q\ $end
$var wire 1 w;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][5]~q\ $end
$var wire 1 x;! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~62_combout\ $end
$var wire 1 y;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][5]~q\ $end
$var wire 1 z;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][5]~q\ $end
$var wire 1 {;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][5]~q\ $end
$var wire 1 |;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][5]~q\ $end
$var wire 1 };! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~61_combout\ $end
$var wire 1 ~;! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][5]~q\ $end
$var wire 1 !<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][5]~q\ $end
$var wire 1 "<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][5]~q\ $end
$var wire 1 #<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][5]~q\ $end
$var wire 1 $<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~60_combout\ $end
$var wire 1 %<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~59_combout\ $end
$var wire 1 &<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][5]~q\ $end
$var wire 1 '<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][5]~q\ $end
$var wire 1 (<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][5]~q\ $end
$var wire 1 )<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][5]~q\ $end
$var wire 1 *<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~58_combout\ $end
$var wire 1 +<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][5]~q\ $end
$var wire 1 ,<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][5]~q\ $end
$var wire 1 -<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][5]~q\ $end
$var wire 1 .<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][5]~q\ $end
$var wire 1 /<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~57_combout\ $end
$var wire 1 0<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][5]~q\ $end
$var wire 1 1<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][5]~q\ $end
$var wire 1 2<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][5]~q\ $end
$var wire 1 3<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][5]~q\ $end
$var wire 1 4<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[4]~23_combout\ $end
$var wire 1 5<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[4]~22_combout\ $end
$var wire 1 6<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[4]~21_combout\ $end
$var wire 1 7<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[4]~20_combout\ $end
$var wire 1 8<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~56_combout\ $end
$var wire 1 9<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~55_combout\ $end
$var wire 1 :<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][4]~q\ $end
$var wire 1 ;<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][4]~q\ $end
$var wire 1 <<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][4]~q\ $end
$var wire 1 =<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][4]~q\ $end
$var wire 1 ><! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~54_combout\ $end
$var wire 1 ?<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~53_combout\ $end
$var wire 1 @<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][4]~q\ $end
$var wire 1 A<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][4]~q\ $end
$var wire 1 B<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][4]~q\ $end
$var wire 1 C<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][4]~q\ $end
$var wire 1 D<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~52_combout\ $end
$var wire 1 E<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][4]~q\ $end
$var wire 1 F<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][4]~q\ $end
$var wire 1 G<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][4]~q\ $end
$var wire 1 H<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][4]~q\ $end
$var wire 1 I<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~51_combout\ $end
$var wire 1 J<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][4]~q\ $end
$var wire 1 K<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][4]~q\ $end
$var wire 1 L<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][4]~q\ $end
$var wire 1 M<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][4]~q\ $end
$var wire 1 N<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~50_combout\ $end
$var wire 1 O<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][4]~q\ $end
$var wire 1 P<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][4]~q\ $end
$var wire 1 Q<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][4]~q\ $end
$var wire 1 R<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][4]~q\ $end
$var wire 1 S<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~49_combout\ $end
$var wire 1 T<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~48_combout\ $end
$var wire 1 U<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][4]~q\ $end
$var wire 1 V<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][4]~q\ $end
$var wire 1 W<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][4]~q\ $end
$var wire 1 X<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][4]~q\ $end
$var wire 1 Y<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~47_combout\ $end
$var wire 1 Z<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][4]~q\ $end
$var wire 1 [<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][4]~q\ $end
$var wire 1 \<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][4]~q\ $end
$var wire 1 ]<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][4]~q\ $end
$var wire 1 ^<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~46_combout\ $end
$var wire 1 _<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][4]~q\ $end
$var wire 1 `<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][4]~q\ $end
$var wire 1 a<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][4]~q\ $end
$var wire 1 b<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][4]~q\ $end
$var wire 1 c<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[3]~18_combout\ $end
$var wire 1 d<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[3]~17_combout\ $end
$var wire 1 e<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[3]~16_combout\ $end
$var wire 1 f<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[3]~15_combout\ $end
$var wire 1 g<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~45_combout\ $end
$var wire 1 h<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~44_combout\ $end
$var wire 1 i<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][3]~q\ $end
$var wire 1 j<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][3]~q\ $end
$var wire 1 k<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][3]~q\ $end
$var wire 1 l<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][3]~q\ $end
$var wire 1 m<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~43_combout\ $end
$var wire 1 n<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~42_combout\ $end
$var wire 1 o<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][3]~q\ $end
$var wire 1 p<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][3]~q\ $end
$var wire 1 q<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][3]~q\ $end
$var wire 1 r<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][3]~q\ $end
$var wire 1 s<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~41_combout\ $end
$var wire 1 t<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][3]~q\ $end
$var wire 1 u<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][3]~q\ $end
$var wire 1 v<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][3]~q\ $end
$var wire 1 w<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][3]~q\ $end
$var wire 1 x<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~40_combout\ $end
$var wire 1 y<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][3]~q\ $end
$var wire 1 z<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][3]~q\ $end
$var wire 1 {<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][3]~q\ $end
$var wire 1 |<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][3]~q\ $end
$var wire 1 }<! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~39_combout\ $end
$var wire 1 ~<! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][3]~q\ $end
$var wire 1 !=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][3]~q\ $end
$var wire 1 "=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][3]~q\ $end
$var wire 1 #=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][3]~q\ $end
$var wire 1 $=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~38_combout\ $end
$var wire 1 %=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~37_combout\ $end
$var wire 1 &=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][3]~q\ $end
$var wire 1 '=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][3]~q\ $end
$var wire 1 (=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][3]~q\ $end
$var wire 1 )=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][3]~q\ $end
$var wire 1 *=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~36_combout\ $end
$var wire 1 +=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][3]~q\ $end
$var wire 1 ,=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][3]~q\ $end
$var wire 1 -=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][3]~q\ $end
$var wire 1 .=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][3]~q\ $end
$var wire 1 /=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~35_combout\ $end
$var wire 1 0=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][3]~q\ $end
$var wire 1 1=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][3]~q\ $end
$var wire 1 2=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][3]~q\ $end
$var wire 1 3=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][3]~q\ $end
$var wire 1 4=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[2]~13_combout\ $end
$var wire 1 5=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[2]~12_combout\ $end
$var wire 1 6=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[2]~11_combout\ $end
$var wire 1 7=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[2]~10_combout\ $end
$var wire 1 8=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~34_combout\ $end
$var wire 1 9=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~33_combout\ $end
$var wire 1 :=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][2]~q\ $end
$var wire 1 ;=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][2]~q\ $end
$var wire 1 <=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][2]~q\ $end
$var wire 1 ==! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][2]~q\ $end
$var wire 1 >=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~32_combout\ $end
$var wire 1 ?=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~31_combout\ $end
$var wire 1 @=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][2]~q\ $end
$var wire 1 A=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][2]~q\ $end
$var wire 1 B=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][2]~q\ $end
$var wire 1 C=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][2]~q\ $end
$var wire 1 D=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~30_combout\ $end
$var wire 1 E=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][2]~q\ $end
$var wire 1 F=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][2]~q\ $end
$var wire 1 G=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][2]~q\ $end
$var wire 1 H=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][2]~q\ $end
$var wire 1 I=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~29_combout\ $end
$var wire 1 J=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][2]~q\ $end
$var wire 1 K=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][2]~q\ $end
$var wire 1 L=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][2]~q\ $end
$var wire 1 M=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][2]~q\ $end
$var wire 1 N=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~28_combout\ $end
$var wire 1 O=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][2]~q\ $end
$var wire 1 P=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][2]~q\ $end
$var wire 1 Q=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][2]~q\ $end
$var wire 1 R=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][2]~q\ $end
$var wire 1 S=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~27_combout\ $end
$var wire 1 T=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~26_combout\ $end
$var wire 1 U=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][2]~q\ $end
$var wire 1 V=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][2]~q\ $end
$var wire 1 W=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][2]~q\ $end
$var wire 1 X=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][2]~q\ $end
$var wire 1 Y=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~25_combout\ $end
$var wire 1 Z=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][2]~q\ $end
$var wire 1 [=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][2]~q\ $end
$var wire 1 \=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][2]~q\ $end
$var wire 1 ]=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][2]~q\ $end
$var wire 1 ^=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~24_combout\ $end
$var wire 1 _=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][2]~q\ $end
$var wire 1 `=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][2]~q\ $end
$var wire 1 a=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][2]~q\ $end
$var wire 1 b=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][2]~q\ $end
$var wire 1 c=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[1]~8_combout\ $end
$var wire 1 d=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[1]~7_combout\ $end
$var wire 1 e=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[1]~6_combout\ $end
$var wire 1 f=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[1]~5_combout\ $end
$var wire 1 g=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~23_combout\ $end
$var wire 1 h=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~22_combout\ $end
$var wire 1 i=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][1]~q\ $end
$var wire 1 j=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][1]~q\ $end
$var wire 1 k=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][1]~q\ $end
$var wire 1 l=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][1]~q\ $end
$var wire 1 m=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~21_combout\ $end
$var wire 1 n=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~20_combout\ $end
$var wire 1 o=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][1]~q\ $end
$var wire 1 p=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][1]~q\ $end
$var wire 1 q=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][1]~q\ $end
$var wire 1 r=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][1]~q\ $end
$var wire 1 s=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~19_combout\ $end
$var wire 1 t=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][1]~q\ $end
$var wire 1 u=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][1]~q\ $end
$var wire 1 v=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][1]~q\ $end
$var wire 1 w=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][1]~q\ $end
$var wire 1 x=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~18_combout\ $end
$var wire 1 y=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][1]~q\ $end
$var wire 1 z=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][1]~q\ $end
$var wire 1 {=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][1]~q\ $end
$var wire 1 |=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][1]~q\ $end
$var wire 1 }=! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~17_combout\ $end
$var wire 1 ~=! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][1]~q\ $end
$var wire 1 !>! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][1]~q\ $end
$var wire 1 ">! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][1]~q\ $end
$var wire 1 #>! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][1]~q\ $end
$var wire 1 $>! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~16_combout\ $end
$var wire 1 %>! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~15_combout\ $end
$var wire 1 &>! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][1]~q\ $end
$var wire 1 '>! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][1]~q\ $end
$var wire 1 (>! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][1]~q\ $end
$var wire 1 )>! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][1]~q\ $end
$var wire 1 *>! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~14_combout\ $end
$var wire 1 +>! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][1]~q\ $end
$var wire 1 ,>! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][1]~q\ $end
$var wire 1 ->! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][1]~q\ $end
$var wire 1 .>! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][1]~q\ $end
$var wire 1 />! \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~13_combout\ $end
$var wire 1 0>! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][1]~q\ $end
$var wire 1 1>! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][1]~q\ $end
$var wire 1 2>! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][1]~q\ $end
$var wire 1 3>! \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][1]~q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
1X
0Y
0Z
0[
0\
0]
0^
1_
0`
0a
0b
0c
0d
0e
1f
0g
0h
0i
0j
0k
0l
1m
0n
0o
0p
0q
0r
0s
1t
0u
0v
0w
0x
0y
0z
1{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
xD!
xE!
xF!
xG!
1H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
zR!
zS!
zT!
zU!
zV!
zW!
zX!
zY!
zZ!
z[!
z\!
z]!
z^!
z_!
z`!
za!
zb!
zc!
zd!
ze!
zf!
zg!
zh!
zi!
zj!
zk!
zl!
zm!
zn!
zo!
zp!
zq!
0s!
1t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
xI#
xJ#
xK#
xL#
xM#
xN#
xO#
xP#
xQ#
xR#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
x~#
x!$
x"$
x#$
x$$
x%$
x&$
x'$
x($
x)$
x*$
x+$
x,$
x-$
1.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
18$
09$
0:$
0;$
0<$
0=$
0>$
1?$
0@$
0A$
0B$
0C$
0D$
0E$
1F$
0G$
0H$
0I$
0J$
0K$
0L$
1M$
0N$
0O$
0P$
0Q$
0R$
0S$
1T$
0U$
0V$
0W$
0X$
0Y$
0Z$
1[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
z2%
z3%
z4%
z5%
z6%
z7%
z8%
z9%
z:%
z;%
z<%
z=%
z>%
z?%
z@%
zA%
zB%
zC%
zD%
zE%
zF%
zG%
zH%
zI%
zJ%
zK%
zL%
zM%
zN%
zO%
zP%
zQ%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
1&'
0''
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0h_
0i_
0j_
0k_
0l_
0m_
0n_
0o_
0p_
0q_
0r_
0s_
0t_
0u_
0v_
0w_
0x_
0y_
0z_
0{_
0|_
0}_
0~_
0!`
0"`
0#`
0$`
0%`
0&`
0'`
0(`
0)`
0*`
0+`
0,`
0-`
0.`
0/`
00`
01`
02`
03`
04`
05`
06`
07`
08`
09`
0:`
0;`
0<`
x=`
x>`
x?`
x@`
xA`
xB`
xC`
xD`
xE`
xF`
xG`
xH`
xI`
xJ`
xK`
0L`
xM`
0N`
0O`
0P`
0Q`
xR`
xS`
xT`
0U`
xV`
0W`
0X`
0Y`
0Z`
0[`
0\`
x]`
x^`
x_`
x``
xa`
xb`
xc`
xd`
xe`
xf`
xg`
xh`
xi`
xj`
xk`
xl`
xm`
xn`
xo`
xp`
xq`
xr`
xs`
xt`
xu`
xv`
xw`
xx`
xy`
xz`
x{`
x|`
0}`
0~`
0!a
0"a
0#a
0$a
0%a
0&a
0'a
0(a
0)a
0*a
0+a
0,a
0-a
0.a
0/a
00a
01a
02a
03a
04a
05a
06a
07a
08a
09a
0:a
0;a
0<a
0=a
0>a
0?a
0@a
0Aa
0Ba
0Ca
0Da
0Ea
0Fa
0Ga
0Ha
0Ia
0Ja
0Ka
0La
0Ma
0Na
0Oa
0Pa
0Qa
0Ra
0Sa
0Ta
0Ua
0Va
0Wa
0Xa
0Ya
0Za
0[a
0\a
0]a
0^a
x_a
0`a
0aa
0ba
0ca
xda
xea
xfa
xga
xha
0ia
0ja
0ka
xla
xma
xna
xoa
xpa
xqa
xra
xsa
xta
xua
xva
xwa
xxa
xya
xza
x{a
x|a
x}a
x~a
x!b
x"b
x#b
x$b
x%b
x&b
x'b
x(b
x)b
x*b
x+b
x,b
x-b
0.b
0/b
00b
01b
02b
03b
04b
05b
06b
07b
08b
09b
0:b
0;b
0<b
0=b
0>b
0?b
0@b
0Ab
0Bb
0Cb
0Db
0Eb
0Fb
0Gb
0Hb
0Ib
0Jb
0Kb
0Lb
0Mb
0Nb
xOb
0Pb
0Qb
0Rb
0Sb
0Tb
0Ub
0Vb
0Wb
0Xb
xYb
0Zb
0[b
0\b
0]b
0^b
0_b
0`b
0ab
0bb
0cb
xdb
xeb
xfb
xgb
0hb
xib
0jb
0kb
0lb
0mb
0nb
0ob
0pb
0qb
0rb
0sb
0tb
0ub
0vb
0wb
0xb
0yb
0zb
0{b
0|b
0}b
0~b
0!c
0"c
0#c
0$c
0%c
0&c
0'c
0(c
0)c
0*c
0+c
0,c
0-c
0.c
0/c
x0c
01c
02c
03c
04c
x5c
x6c
x7c
08c
x9c
0:c
0;c
0<c
0=c
0>c
0?c
x@c
xAc
xBc
xCc
xDc
xEc
xFc
xGc
xHc
xIc
xJc
xKc
xLc
xMc
xNc
xOc
0Pc
0Qc
0Rc
0Sc
0Tc
0Uc
xVc
xWc
xXc
xYc
xZc
x[c
x\c
x]c
0^c
0_c
x`c
xac
xbc
xcc
0dc
0ec
0fc
0gc
0hc
0ic
0jc
0kc
0lc
0mc
0nc
0oc
0pc
0qc
0rc
0sc
0tc
0uc
0vc
0wc
0xc
0yc
0zc
0{c
0|c
0}c
0~c
0!d
0"d
0#d
0$d
0%d
0&d
0'd
0(d
0)d
0*d
0+d
0,d
0-d
0.d
0/d
00d
01d
02d
03d
04d
05d
06d
07d
08d
09d
0:d
0;d
0<d
0=d
0>d
0?d
0@d
0Ad
0Bd
0Cd
0Dd
0Ed
0Fd
0Gd
0Hd
0Id
0Jd
0Kd
0Ld
0Md
0Nd
0Od
0Pd
0Qd
0Rd
0Sd
0Td
0Ud
0Vd
0Wd
0Xd
0Yd
0Zd
0[d
0\d
0]d
0^d
0_d
0`d
0ad
0bd
0cd
0dd
0ed
0fd
0gd
0hd
0id
0jd
0kd
0ld
0md
0nd
0od
0pd
0qd
0rd
0sd
0td
0ud
0vd
0wd
0xd
0yd
0zd
0{d
0|d
0}d
0~d
0!e
0"e
0#e
0$e
0%e
0&e
0'e
0(e
0)e
0*e
0+e
0,e
x-e
x.e
x/e
x0e
x1e
x2e
x3e
x4e
05e
06e
07e
x8e
09e
0:e
x;e
x<e
x=e
x>e
x?e
x@e
xAe
xBe
xCe
xDe
xEe
xFe
xGe
xHe
xIe
xJe
xKe
xLe
xMe
xNe
xOe
xPe
xQe
xRe
xSe
xTe
xUe
xVe
xWe
xXe
xYe
xZe
x[e
x\e
x]e
x^e
x_e
x`e
xae
xbe
xce
xde
xee
xfe
xge
xhe
xie
xje
xke
xle
xme
xne
xoe
xpe
xqe
xre
xse
xte
xue
xve
xwe
xxe
xye
xze
0{e
0|e
0}e
0~e
0!f
0"f
0#f
0$f
0%f
0&f
0'f
0(f
0)f
0*f
0+f
0,f
0-f
0.f
0/f
00f
01f
02f
03f
04f
05f
06f
07f
08f
09f
0:f
0;f
0<f
0=f
x>f
x?f
x@f
xAf
xBf
xCf
xDf
xEf
xFf
xGf
xHf
xIf
xJf
xKf
xLf
xMf
xNf
xOf
xPf
xQf
xRf
xSf
xTf
xUf
xVf
xWf
xXf
xYf
xZf
x[f
x\f
x]f
x^f
0_f
0`f
0af
0bf
xcf
xdf
xef
0ff
xgf
0hf
0if
0jf
0kf
0lf
0mf
xnf
xof
xpf
xqf
xrf
xsf
xtf
xuf
xvf
xwf
xxf
xyf
xzf
x{f
x|f
x}f
1yi
xzi
1{i
1|i
1}i
1~i
1!j
1"j
1#j
1$j
1%j
x&j
1'j
1(j
1)j
1*j
1+j
1,j
1-j
1.j
1/j
10j
x1j
x2j
x3j
x4j
15j
x6j
17j
18j
19j
1:j
1Kj
1Lj
1Mj
1Nj
1Oj
1Pj
1Qj
1Rj
1Sj
1Tj
1Uj
1Vj
1Wj
1Xj
1Yj
1Zj
1[j
1\j
1]j
1^j
1_j
1`j
1aj
1bj
1cj
1dj
1ej
1fj
1gj
1hj
1ij
1jj
xkj
1lj
1mj
1nj
1oj
xpj
xqj
xrj
1sj
xtj
1uj
1vj
1wj
1xj
1yj
1zj
x{j
x|j
x}j
x~j
x!k
x"k
x#k
x$k
x%k
x&k
x'k
x(k
x)k
x*k
x+k
x,k
1-k
1.k
1/k
10k
11k
12k
x3k
x4k
x5k
x6k
x7k
x8k
x9k
x:k
1;k
1<k
x=k
x>k
x?k
x@k
1Ak
1Bk
1Ck
1Dk
1Ek
1Fk
1Gk
1Hk
1Ik
1Jk
1Kk
1Lk
1Mk
1Nk
1Ok
1Pk
1Qk
1Rk
1Sk
1Tk
1Uk
1Vk
1Wk
1Xk
1Yk
1Zk
1[k
1\k
1]k
1^k
1_k
1`k
1ak
1bk
1ck
1dk
1ek
1fk
1gk
1hk
1ik
1jk
1kk
1lk
1mk
1nk
1ok
1pk
1qk
1rk
1sk
1tk
1uk
1vk
1wk
1xk
1yk
1zk
1{k
1|k
1}k
1~k
1!l
1"l
1$l
x%l
1&l
1'l
x(l
x)l
x*l
x+l
x,l
x-l
x.l
x/l
x0l
x1l
x2l
x3l
x4l
x5l
x6l
x7l
x8l
x9l
x:l
x;l
x<l
x=l
x>l
x?l
x@l
xAl
xBl
xCl
xDl
xEl
xFl
xGl
xHl
xIl
xJl
xKl
xLl
xMl
xNl
xOl
xPl
xQl
xRl
xSl
xTl
xUl
xVl
xWl
xXl
xYl
xZl
x[l
x\l
x]l
x^l
x_l
x`l
xal
xbl
xcl
xdl
xel
xfl
xgl
1hl
1xl
1yl
xzl
x{l
1|l
x}l
x~l
x!m
x"m
x#m
x$m
x%m
1&m
1'm
1(m
1)m
1*m
1+m
1,m
1-m
1.m
1/m
10m
11m
12m
13m
14m
15m
16m
17m
18m
19m
1:m
1;m
1<m
1=m
1>m
1?m
1@m
1Am
1Bm
1Cm
1Dm
1Em
xFm
xGm
xHm
xIm
xJm
xKm
xLm
xMm
xNm
xOm
xPm
xQm
xRm
xSm
xTm
1Um
xVm
1Wm
1Xm
1Ym
1Zm
x[m
x\m
x]m
1^m
x_m
1`m
1am
1bm
1cm
1dm
1em
xfm
xgm
xhm
xim
xjm
xkm
xlm
xmm
xnm
xom
xpm
xqm
xrm
xsm
xtm
xum
xvm
xwm
xxm
xym
xzm
x{m
x|m
x}m
x~m
x!n
x"n
x#n
x$n
x%n
x&n
x'n
1(n
1)n
1*n
1+n
1,n
1-n
1.n
1/n
10n
11n
12n
13n
14n
15n
16n
17n
18n
19n
1:n
1;n
1<n
1=n
1>n
1?n
1@n
1An
1Bn
1Cn
1Dn
1En
1Fn
1Gn
1Hn
1In
1Jn
1Kn
1Ln
1Mn
1Nn
1On
1Pn
1Qn
1Rn
1Sn
1Tn
1Un
1Vn
1Wn
1Xn
1Yn
1Zn
1[n
1\n
1]n
1^n
1_n
1`n
1an
1bn
1cn
1dn
1en
1fn
1gn
xhn
1in
1jn
1kn
1ln
xmn
xnn
xon
xpn
xqn
1rn
1sn
1tn
1vn
1wn
1xn
1yn
1zn
1{n
1|n
1}n
1~n
1!o
1"o
1#o
1$o
1%o
1&o
1'o
1(o
1)o
1*o
1+o
1,o
1-o
1.o
1/o
10o
11o
12o
13o
14o
15o
16o
17o
0s#
1t#
xu#
1v#
1w#
1x#
1y#
1z#
1{#
1|#
x}#
1('
1)'
0O'
xp'
xq'
xr'
xs'
xt'
xu'
xv'
xw'
xx'
xy'
xz'
x{'
x|'
z}'
z~'
z!(
z"(
z#(
z$(
z%(
z&(
z'(
z((
z)(
z*(
z+(
z,(
z-(
z.(
z/(
z0(
z1(
z2(
z3(
z4(
z5(
z6(
z7(
z8(
z9(
z:(
z;(
z<(
z=(
z>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
1H(
0I(
0J(
0K(
0L(
0M(
0N(
1O(
0P(
0Q(
0R(
0S(
0T(
0U(
1V(
0W(
0X(
0Y(
0Z(
0[(
0\(
1](
0^(
0_(
0`(
0a(
0b(
0c(
1d(
0e(
0f(
0g(
0h(
0i(
0j(
1k(
0l(
0m(
0n(
0o(
0p(
0q(
1r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0\)
0])
0^)
0_)
0`)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
0B*
0C*
0D*
0E*
0F*
0G*
0H*
0I*
0J*
0K*
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0]*
0^*
0_*
0`*
0a*
0b*
0c*
0d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
0r*
0s*
0t*
1u*
0v*
1w*
1x*
0y*
0z*
0{*
0|*
0}*
0~*
0!+
0"+
0#+
0$+
0%+
0&+
0'+
0(+
0)+
0*+
0++
0,+
0-+
0.+
0/+
00+
01+
02+
03+
04+
05+
06+
07+
08+
09+
0:+
0;+
0<+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
0D+
0E+
0F+
0G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
0R+
0S+
0T+
0U+
0V+
0W+
0X+
0Y+
0Z+
0[+
0\+
0]+
0^+
0_+
0`+
1a+
1b+
0c+
0d+
0e+
0f+
0g+
0h+
0i+
0j+
0k+
0l+
0m+
0n+
0o+
0p+
0q+
0r+
1s+
0t+
0u+
0v+
0w+
0x+
0y+
0z+
1{+
1|+
1}+
1~+
0!,
0",
0#,
0$,
0%,
0&,
1',
0(,
0),
0*,
0+,
0,,
0-,
0.,
0/,
10,
01,
02,
03,
04,
05,
06,
07,
08,
09,
0:,
0;,
0<,
0=,
0>,
0?,
0@,
0A,
0B,
0C,
0D,
0E,
0F,
0G,
0H,
0I,
0J,
0K,
0L,
0M,
0N,
0O,
0P,
0Q,
0R,
0S,
0T,
0U,
0V,
0W,
1X,
0Y,
0Z,
0[,
0\,
0],
1^,
1_,
0`,
0a,
0b,
0c,
0d,
0e,
0f,
0g,
0h,
0i,
1j,
0k,
0l,
0m,
0n,
0o,
1p,
0q,
0r,
0s,
0t,
0u,
0v,
0w,
0x,
0y,
0z,
0{,
0|,
0},
0~,
0!-
0"-
0#-
0$-
0%-
0&-
0'-
0(-
0)-
0*-
0+-
0,-
0--
0.-
0/-
00-
01-
02-
03-
04-
05-
06-
07-
08-
09-
0:-
0;-
0<-
0=-
0>-
0?-
0@-
0A-
0B-
0C-
1D-
0E-
0F-
0G-
0H-
0I-
0J-
0K-
0L-
0M-
0N-
0O-
0P-
1Q-
0R-
1S-
0T-
0U-
0V-
0W-
1X-
0Y-
0Z-
0[-
0\-
0]-
0^-
0_-
0`-
0a-
0b-
0c-
0d-
0e-
0f-
0g-
0h-
0i-
0j-
0k-
0l-
0m-
0n-
0o-
0p-
0q-
0r-
1s-
0t-
0u-
1v-
0w-
0x-
0y-
1z-
0{-
0|-
0}-
0~-
0!.
0".
0#.
0$.
0%.
0&.
1'.
0(.
0).
0*.
0+.
0,.
1-.
0..
0/.
00.
01.
02.
13.
04.
05.
06.
07.
08.
09.
0:.
0;.
0<.
0=.
0>.
0?.
0@.
0A.
0B.
0C.
0D.
0E.
0F.
0G.
1H.
0I.
0J.
0K.
0L.
0M.
0N.
0O.
0P.
1Q.
0R.
0S.
0T.
0U.
0V.
0W.
0X.
0Y.
0Z.
0[.
0\.
0].
0^.
0_.
0`.
0a.
0b.
0c.
0d.
0e.
0f.
0g.
0h.
0i.
0j.
0k.
0l.
0m.
0n.
0o.
0p.
0q.
0r.
0s.
0t.
0u.
0v.
0w.
0x.
0y.
0z.
0{.
0|.
0}.
0~.
0!/
0"/
0#/
0$/
0%/
0&/
0'/
0(/
0)/
0*/
0+/
0,/
0-/
0./
0//
00/
01/
02/
03/
04/
05/
06/
07/
08/
09/
0:/
0;/
0</
0=/
0>/
0?/
0@/
0A/
0B/
0C/
0D/
0E/
0F/
0G/
0H/
0I/
0J/
0K/
0L/
0M/
0N/
0O/
0P/
0Q/
0R/
0S/
0T/
0U/
0V/
0W/
0X/
0Y/
0Z/
0[/
0\/
0]/
0^/
0_/
0`/
0a/
0b/
0c/
0d/
0e/
0f/
0g/
0h/
0i/
0j/
0k/
0l/
0m/
0n/
0o/
0p/
0q/
0r/
0s/
0t/
0u/
0v/
0w/
0x/
0y/
0z/
0{/
0|/
0}/
0~/
0!0
0"0
0#0
0$0
0%0
0&0
0'0
0(0
0)0
0*0
0+0
0,0
0-0
0.0
0/0
000
010
020
030
040
050
060
070
080
090
0:0
0;0
0<0
0=0
0>0
0?0
0@0
0A0
0B0
0C0
0D0
0E0
0F0
0G0
0H0
0I0
0J0
0K0
0L0
0M0
0N0
0O0
0P0
0Q0
0R0
0S0
0T0
0U0
0V0
0W0
0X0
0Y0
0Z0
0[0
0\0
0]0
0^0
0_0
0`0
0a0
0b0
0c0
0d0
0e0
0f0
0g0
0h0
0i0
0j0
1k0
0l0
0m0
0n0
0o0
0p0
0q0
0r0
0s0
0t0
0u0
0v0
0w0
0x0
0y0
0z0
0{0
0|0
0}0
0~0
0!1
0"1
0#1
0$1
0%1
0&1
0'1
0(1
0)1
0*1
0+1
0,1
0-1
0.1
0/1
001
011
021
031
041
051
061
071
081
091
0:1
0;1
0<1
0=1
0>1
0?1
0@1
0A1
0B1
0C1
0D1
0E1
0F1
0G1
0H1
0I1
0J1
0K1
0L1
0M1
0N1
0O1
0P1
0Q1
0R1
0S1
0T1
0U1
0V1
0W1
0X1
0Y1
0Z1
0[1
0\1
0]1
0^1
0_1
0`1
0a1
0b1
0c1
0d1
0e1
0f1
0g1
0h1
0i1
0j1
0k1
0l1
0m1
0n1
0o1
0p1
0q1
0r1
0s1
0t1
0u1
0v1
0w1
0x1
0y1
0z1
0{1
0|1
0}1
0~1
0!2
0"2
1#2
0$2
0%2
0&2
0'2
0(2
0)2
0*2
0+2
0,2
0-2
0.2
0/2
002
012
022
032
042
052
062
072
082
092
0:2
0;2
0<2
0=2
0>2
0?2
0@2
0A2
0B2
0C2
0D2
0E2
0F2
0G2
0H2
0I2
0J2
0K2
0L2
0M2
0N2
0O2
0P2
0Q2
0R2
0S2
0T2
0U2
0V2
0W2
0X2
0Y2
0Z2
0[2
0\2
0]2
0^2
0_2
0`2
0a2
0b2
0c2
0d2
0e2
0f2
0g2
0h2
0i2
0j2
0k2
0l2
0m2
0n2
0o2
0p2
0q2
0r2
0s2
0t2
0u2
0v2
0w2
0x2
0y2
0z2
0{2
0|2
0}2
0~2
0!3
0"3
0#3
0$3
0%3
0&3
0'3
0(3
0)3
0*3
0+3
0,3
0-3
0.3
0/3
003
013
023
033
043
053
063
073
083
093
0:3
1;3
0<3
0=3
0>3
0?3
0@3
0A3
0B3
0C3
0D3
0E3
0F3
0G3
0H3
0I3
0J3
0K3
0L3
0M3
0N3
0O3
0P3
0Q3
0R3
0S3
0T3
0U3
0V3
0W3
0X3
0Y3
0Z3
0[3
0\3
0]3
0^3
0_3
0`3
0a3
0b3
0c3
0d3
0e3
0f3
0g3
0h3
0i3
0j3
0k3
0l3
0m3
0n3
0o3
0p3
0q3
0r3
0s3
0t3
0u3
0v3
0w3
0x3
0y3
0z3
0{3
0|3
0}3
0~3
0!4
0"4
0#4
0$4
0%4
0&4
0'4
0(4
0)4
0*4
0+4
0,4
0-4
0.4
0/4
004
014
024
034
044
054
064
074
084
094
0:4
0;4
0<4
0=4
0>4
0?4
0@4
0A4
0B4
0C4
0D4
0E4
0F4
0G4
0H4
0I4
0J4
0K4
0L4
0M4
0N4
0O4
0P4
0Q4
1R4
0S4
1T4
0U4
1V4
0W4
0X4
0Y4
0Z4
0[4
0\4
0]4
0^4
0_4
0`4
0a4
0b4
0c4
0d4
0e4
0f4
0g4
0h4
0i4
0j4
0k4
0l4
0m4
0n4
0o4
0p4
0q4
0r4
0s4
0t4
0u4
0v4
0w4
0x4
0y4
0z4
0{4
0|4
0}4
0~4
0!5
0"5
0#5
0$5
0%5
0&5
0'5
0(5
0)5
0*5
0+5
0,5
0-5
0.5
0/5
005
015
025
035
045
055
065
075
085
095
0:5
0;5
0<5
0=5
0>5
0?5
0@5
0A5
0B5
0C5
0D5
0E5
0F5
0G5
0H5
0I5
0J5
0K5
0L5
0M5
0N5
0O5
0P5
0Q5
0R5
0S5
0T5
0U5
0V5
0W5
0X5
0Y5
0Z5
0[5
0\5
0]5
0^5
0_5
0`5
0a5
0b5
0c5
0d5
0e5
0f5
0g5
0h5
0i5
0j5
1k5
0l5
1m5
0n5
1o5
0p5
0q5
0r5
0s5
0t5
0u5
0v5
0w5
0x5
0y5
0z5
0{5
0|5
0}5
0~5
0!6
0"6
0#6
0$6
0%6
0&6
0'6
0(6
0)6
0*6
0+6
0,6
0-6
0.6
0/6
006
016
026
036
046
056
066
076
086
096
0:6
0;6
0<6
0=6
0>6
0?6
0@6
0A6
0B6
0C6
0D6
0E6
0F6
0G6
0H6
0I6
0J6
0K6
0L6
0M6
0N6
0O6
0P6
0Q6
0R6
0S6
0T6
0U6
0V6
0W6
0X6
0Y6
0Z6
0[6
0\6
0]6
0^6
0_6
0`6
0a6
0b6
0c6
0d6
0e6
0f6
0g6
0h6
0i6
0j6
0k6
0l6
0m6
0n6
0o6
0p6
0q6
0r6
0s6
0t6
0u6
0v6
0w6
0x6
0y6
0z6
0{6
0|6
0}6
0~6
0!7
0"7
0#7
0$7
1%7
0&7
0'7
0(7
0)7
0*7
0+7
0,7
0-7
0.7
0/7
007
017
027
037
047
057
067
077
087
097
0:7
0;7
0<7
0=7
0>7
0?7
0@7
0A7
0B7
0C7
0D7
0E7
0F7
0G7
0H7
0I7
0J7
0K7
0L7
0M7
0N7
0O7
0P7
0Q7
0R7
0S7
0T7
0U7
0V7
0W7
0X7
0Y7
0Z7
0[7
0\7
0]7
0^7
0_7
0`7
0a7
0b7
0c7
0d7
0e7
0f7
0g7
0h7
0i7
0j7
0k7
0l7
0m7
0n7
0o7
0p7
0q7
0r7
0s7
0t7
0u7
0v7
0w7
0x7
0y7
0z7
0{7
0|7
0}7
0~7
0!8
0"8
0#8
0$8
0%8
0&8
0'8
0(8
0)8
0*8
0+8
0,8
0-8
0.8
0/8
008
018
028
038
048
058
068
078
088
198
0:8
0;8
0<8
1=8
0>8
0?8
0@8
0A8
1B8
0C8
0D8
0E8
0F8
0G8
0H8
0I8
0J8
0K8
0L8
0M8
0N8
0O8
0P8
0Q8
0R8
0S8
0T8
0U8
0V8
0W8
0X8
0Y8
0Z8
0[8
0\8
0]8
0^8
0_8
0`8
0a8
0b8
0c8
0d8
0e8
0f8
0g8
0h8
0i8
0j8
0k8
0l8
0m8
0n8
0o8
0p8
0q8
0r8
0s8
0t8
0u8
0v8
0w8
0x8
0y8
0z8
0{8
0|8
0}8
0~8
0!9
0"9
0#9
0$9
0%9
0&9
0'9
0(9
0)9
0*9
0+9
0,9
0-9
0.9
0/9
009
019
029
039
049
059
069
079
089
099
0:9
0;9
0<9
0=9
0>9
0?9
0@9
0A9
0B9
0C9
0D9
0E9
0F9
0G9
0H9
0I9
0J9
0K9
0L9
0M9
0N9
0O9
0P9
0Q9
0R9
0S9
0T9
0U9
0V9
0W9
0X9
0Y9
0Z9
0[9
0\9
0]9
0^9
0_9
0`9
0a9
0b9
0c9
0d9
0e9
0f9
0g9
0h9
0i9
0j9
0k9
0l9
0m9
0n9
0o9
0p9
1q9
0r9
0s9
0t9
0u9
0v9
0w9
0x9
0y9
0z9
0{9
0|9
0}9
0~9
0!:
0":
0#:
0$:
0%:
0&:
0':
0(:
0):
0*:
0+:
0,:
0-:
0.:
0/:
00:
01:
02:
03:
04:
05:
06:
07:
08:
09:
0::
0;:
0<:
0=:
0>:
0?:
0@:
0A:
0B:
0C:
0D:
0E:
0F:
0G:
0H:
0I:
0J:
0K:
0L:
0M:
0N:
0O:
0P:
0Q:
0R:
0S:
0T:
0U:
0V:
0W:
0X:
0Y:
0Z:
0[:
0\:
0]:
0^:
0_:
0`:
0a:
0b:
0c:
0d:
0e:
0f:
0g:
0h:
0i:
0j:
0k:
0l:
0m:
0n:
0o:
0p:
0q:
0r:
0s:
0t:
0u:
0v:
0w:
0x:
0y:
0z:
0{:
0|:
0}:
0~:
0!;
0";
0#;
0$;
0%;
0&;
0';
0(;
0);
0*;
0+;
0,;
0-;
0.;
0/;
00;
01;
02;
03;
04;
05;
06;
07;
08;
09;
0:;
0;;
0<;
0=;
0>;
0?;
0@;
0A;
0B;
1C;
0D;
0E;
1F;
0G;
0H;
0I;
0J;
0K;
0L;
0M;
0N;
0O;
0P;
0Q;
0R;
0S;
0T;
0U;
0V;
0W;
0X;
0Y;
0Z;
0[;
0\;
0];
0^;
0_;
0`;
0a;
0b;
0c;
0d;
0e;
0f;
0g;
0h;
0i;
1j;
0k;
0l;
0m;
0n;
0o;
0p;
0q;
0r;
0s;
0t;
0u;
0v;
0w;
0x;
0y;
0z;
0{;
0|;
0};
0~;
0!<
0"<
0#<
0$<
0%<
0&<
0'<
0(<
0)<
0*<
0+<
0,<
0-<
0.<
0/<
00<
01<
02<
03<
04<
05<
06<
07<
08<
09<
0:<
0;<
0<<
0=<
0><
0?<
0@<
0A<
0B<
0C<
0D<
0E<
0F<
0G<
0H<
0I<
0J<
0K<
0L<
0M<
0N<
0O<
0P<
0Q<
0R<
0S<
0T<
0U<
0V<
0W<
0X<
0Y<
0Z<
0[<
0\<
0]<
0^<
0_<
0`<
0a<
0b<
0c<
0d<
0e<
0f<
0g<
0h<
0i<
0j<
0k<
0l<
0m<
0n<
0o<
0p<
0q<
0r<
0s<
0t<
0u<
1v<
0w<
0x<
0y<
0z<
0{<
0|<
0}<
0~<
0!=
0"=
0#=
0$=
0%=
0&=
0'=
0(=
0)=
0*=
0+=
0,=
0-=
0.=
0/=
00=
01=
02=
03=
04=
05=
06=
07=
08=
09=
0:=
0;=
0<=
0==
0>=
0?=
0@=
0A=
0B=
0C=
0D=
0E=
0F=
0G=
0H=
0I=
0J=
0K=
0L=
0M=
0N=
0O=
0P=
0Q=
0R=
0S=
0T=
0U=
0V=
0W=
0X=
0Y=
0Z=
0[=
0\=
0]=
0^=
0_=
0`=
0a=
0b=
0c=
0d=
0e=
0f=
0g=
0h=
0i=
0j=
0k=
0l=
0m=
0n=
0o=
0p=
0q=
0r=
0s=
0t=
0u=
0v=
0w=
0x=
0y=
0z=
0{=
0|=
0}=
0~=
0!>
0">
0#>
0$>
0%>
0&>
0'>
0(>
0)>
0*>
0+>
0,>
0->
0.>
0/>
00>
01>
02>
03>
04>
05>
06>
07>
08>
09>
0:>
0;>
0<>
0=>
0>>
0?>
0@>
0A>
0B>
0C>
0D>
0E>
0F>
0G>
1H>
0I>
0J>
0K>
0L>
0M>
0N>
0O>
0P>
0Q>
0R>
0S>
0T>
0U>
0V>
0W>
0X>
0Y>
0Z>
0[>
0\>
0]>
0^>
0_>
0`>
0a>
0b>
0c>
0d>
0e>
0f>
0g>
0h>
0i>
0j>
0k>
0l>
0m>
0n>
0o>
0p>
0q>
0r>
0s>
0t>
0u>
0v>
0w>
0x>
0y>
0z>
0{>
0|>
0}>
0~>
0!?
0"?
0#?
0$?
0%?
0&?
0'?
0(?
0)?
0*?
0+?
0,?
0-?
0.?
0/?
00?
01?
02?
03?
04?
05?
06?
07?
08?
09?
0:?
0;?
0<?
0=?
0>?
0??
0@?
0A?
0B?
0C?
0D?
0E?
0F?
0G?
0H?
0I?
0J?
0K?
0L?
0M?
0N?
0O?
0P?
0Q?
0R?
0S?
0T?
0U?
0V?
0W?
0X?
0Y?
0Z?
0[?
0\?
0]?
0^?
0_?
0`?
0a?
0b?
0c?
0d?
0e?
0f?
0g?
0h?
0i?
0j?
0k?
0l?
0m?
0n?
0o?
0p?
0q?
0r?
0s?
0t?
0u?
0v?
0w?
0x?
0y?
0z?
1{?
0|?
0}?
0~?
1!@
0"@
0#@
0$@
0%@
0&@
0'@
0(@
0)@
0*@
0+@
0,@
0-@
0.@
0/@
00@
01@
02@
03@
04@
05@
06@
07@
08@
09@
0:@
0;@
0<@
0=@
0>@
0?@
0@@
0A@
0B@
0C@
0D@
0E@
0F@
0G@
0H@
0I@
0J@
0K@
0L@
0M@
0N@
0O@
0P@
0Q@
0R@
0S@
0T@
0U@
0V@
0W@
0X@
0Y@
0Z@
0[@
0\@
0]@
0^@
0_@
0`@
0a@
0b@
0c@
0d@
0e@
0f@
0g@
0h@
0i@
0j@
0k@
0l@
0m@
0n@
0o@
0p@
0q@
0r@
0s@
0t@
0u@
0v@
0w@
0x@
0y@
0z@
0{@
0|@
0}@
0~@
0!A
0"A
0#A
0$A
0%A
0&A
0'A
0(A
0)A
0*A
0+A
0,A
0-A
0.A
0/A
00A
01A
02A
03A
04A
05A
06A
07A
08A
09A
0:A
0;A
0<A
0=A
0>A
0?A
0@A
0AA
0BA
0CA
0DA
0EA
0FA
0GA
0HA
0IA
0JA
0KA
0LA
0MA
0NA
0OA
0PA
0QA
0RA
1SA
0TA
0UA
0VA
0WA
0XA
0YA
0ZA
0[A
0\A
0]A
0^A
0_A
0`A
0aA
0bA
0cA
0dA
0eA
0fA
0gA
0hA
0iA
0jA
0kA
0lA
0mA
0nA
0oA
0pA
0qA
0rA
0sA
0tA
0uA
0vA
0wA
0xA
0yA
0zA
0{A
0|A
0}A
0~A
0!B
0"B
0#B
0$B
0%B
0&B
0'B
0(B
0)B
0*B
0+B
0,B
0-B
0.B
0/B
00B
01B
02B
03B
04B
05B
06B
07B
08B
09B
0:B
0;B
0<B
0=B
0>B
0?B
0@B
0AB
0BB
0CB
0DB
0EB
0FB
0GB
0HB
0IB
0JB
0KB
0LB
0MB
0NB
0OB
0PB
0QB
0RB
0SB
0TB
0UB
0VB
0WB
0XB
0YB
0ZB
0[B
0\B
0]B
0^B
0_B
0`B
0aB
0bB
0cB
0dB
0eB
0fB
0gB
0hB
0iB
0jB
0kB
0lB
0mB
0nB
0oB
0pB
0qB
0rB
0sB
0tB
0uB
0vB
0wB
0xB
0yB
0zB
0{B
0|B
0}B
0~B
0!C
0"C
0#C
0$C
1%C
0&C
0'C
1(C
0)C
0*C
0+C
0,C
0-C
0.C
0/C
00C
01C
02C
03C
04C
05C
06C
07C
08C
09C
0:C
0;C
0<C
0=C
0>C
0?C
0@C
0AC
0BC
0CC
0DC
0EC
0FC
0GC
0HC
0IC
0JC
0KC
1LC
0MC
0NC
0OC
0PC
0QC
0RC
0SC
0TC
0UC
0VC
0WC
0XC
0YC
0ZC
0[C
0\C
0]C
0^C
0_C
0`C
0aC
0bC
0cC
0dC
0eC
0fC
0gC
0hC
0iC
0jC
0kC
0lC
0mC
0nC
0oC
0pC
0qC
0rC
0sC
0tC
0uC
0vC
0wC
0xC
0yC
0zC
0{C
0|C
0}C
0~C
0!D
0"D
0#D
0$D
0%D
0&D
0'D
0(D
0)D
0*D
0+D
0,D
0-D
0.D
0/D
00D
01D
02D
03D
04D
05D
06D
07D
08D
09D
0:D
0;D
0<D
0=D
0>D
0?D
0@D
0AD
0BD
0CD
0DD
0ED
0FD
0GD
0HD
0ID
0JD
0KD
0LD
0MD
0ND
0OD
0PD
0QD
0RD
0SD
0TD
0UD
0VD
0WD
0XD
0YD
0ZD
0[D
0\D
1]D
0^D
0_D
0`D
0aD
0bD
0cD
0dD
0eD
0fD
0gD
0hD
0iD
0jD
0kD
0lD
0mD
0nD
0oD
0pD
0qD
0rD
0sD
0tD
0uD
0vD
0wD
0xD
0yD
0zD
0{D
0|D
0}D
0~D
0!E
0"E
0#E
0$E
0%E
0&E
0'E
0(E
0)E
0*E
0+E
0,E
0-E
0.E
0/E
00E
01E
02E
03E
04E
05E
06E
07E
08E
09E
0:E
0;E
0<E
0=E
0>E
0?E
0@E
0AE
0BE
0CE
0DE
0EE
0FE
0GE
0HE
0IE
0JE
0KE
0LE
0ME
0NE
0OE
0PE
0QE
0RE
0SE
0TE
0UE
0VE
0WE
0XE
0YE
0ZE
0[E
0\E
0]E
0^E
0_E
0`E
0aE
0bE
0cE
0dE
0eE
0fE
0gE
0hE
0iE
0jE
0kE
0lE
0mE
0nE
0oE
0pE
0qE
0rE
0sE
0tE
0uE
0vE
0wE
0xE
0yE
0zE
0{E
0|E
0}E
0~E
0!F
0"F
0#F
0$F
0%F
0&F
0'F
0(F
0)F
0*F
0+F
0,F
0-F
0.F
0/F
00F
11F
02F
03F
04F
05F
06F
07F
08F
09F
0:F
0;F
0<F
0=F
0>F
0?F
0@F
0AF
0BF
0CF
0DF
0EF
0FF
0GF
0HF
0IF
0JF
0KF
0LF
0MF
0NF
0OF
0PF
0QF
0RF
0SF
0TF
0UF
0VF
0WF
0XF
0YF
0ZF
0[F
0\F
0]F
0^F
0_F
0`F
0aF
0bF
0cF
0dF
0eF
0fF
0gF
0hF
0iF
0jF
0kF
0lF
0mF
0nF
0oF
0pF
0qF
0rF
0sF
0tF
0uF
0vF
0wF
0xF
0yF
0zF
0{F
0|F
0}F
0~F
0!G
0"G
0#G
0$G
0%G
0&G
0'G
0(G
0)G
0*G
0+G
0,G
0-G
0.G
0/G
00G
01G
02G
03G
04G
05G
06G
07G
08G
09G
0:G
0;G
0<G
0=G
0>G
0?G
0@G
0AG
0BG
0CG
0DG
0EG
0FG
0GG
0HG
0IG
0JG
0KG
0LG
0MG
0NG
0OG
0PG
0QG
0RG
0SG
0TG
0UG
0VG
0WG
0XG
0YG
0ZG
0[G
0\G
0]G
0^G
0_G
0`G
0aG
0bG
1cG
0dG
0eG
0fG
0gG
0hG
0iG
0jG
0kG
0lG
0mG
0nG
0oG
0pG
0qG
0rG
0sG
0tG
0uG
0vG
0wG
0xG
0yG
0zG
0{G
0|G
0}G
0~G
0!H
0"H
0#H
0$H
0%H
0&H
0'H
0(H
0)H
0*H
0+H
0,H
0-H
0.H
0/H
00H
01H
02H
03H
04H
05H
06H
07H
08H
09H
0:H
0;H
0<H
0=H
0>H
0?H
0@H
0AH
0BH
0CH
0DH
0EH
0FH
0GH
0HH
0IH
0JH
0KH
0LH
0MH
0NH
0OH
0PH
0QH
0RH
0SH
0TH
0UH
0VH
0WH
0XH
0YH
0ZH
0[H
0\H
0]H
0^H
0_H
0`H
0aH
0bH
0cH
0dH
0eH
0fH
0gH
0hH
0iH
0jH
0kH
0lH
0mH
0nH
0oH
0pH
0qH
0rH
0sH
0tH
0uH
0vH
0wH
0xH
0yH
0zH
0{H
0|H
0}H
0~H
0!I
0"I
0#I
0$I
0%I
0&I
0'I
0(I
0)I
0*I
0+I
0,I
0-I
0.I
0/I
00I
01I
02I
03I
04I
05I
06I
07I
08I
19I
0:I
0;I
0<I
0=I
0>I
0?I
0@I
0AI
0BI
0CI
0DI
0EI
0FI
0GI
0HI
0II
0JI
0KI
0LI
0MI
0NI
0OI
0PI
0QI
0RI
0SI
0TI
0UI
0VI
0WI
0XI
0YI
0ZI
0[I
0\I
0]I
0^I
0_I
0`I
0aI
0bI
0cI
0dI
0eI
0fI
0gI
0hI
0iI
0jI
0kI
0lI
0mI
0nI
0oI
0pI
0qI
0rI
0sI
0tI
0uI
0vI
0wI
0xI
0yI
0zI
0{I
0|I
0}I
0~I
0!J
0"J
0#J
0$J
0%J
0&J
0'J
0(J
0)J
0*J
0+J
0,J
0-J
0.J
0/J
00J
01J
02J
03J
04J
05J
06J
07J
08J
09J
0:J
0;J
0<J
0=J
0>J
0?J
0@J
0AJ
0BJ
0CJ
0DJ
0EJ
0FJ
0GJ
0HJ
0IJ
0JJ
0KJ
0LJ
0MJ
0NJ
0OJ
0PJ
0QJ
0RJ
0SJ
0TJ
0UJ
0VJ
0WJ
0XJ
0YJ
0ZJ
0[J
0\J
0]J
0^J
0_J
0`J
0aJ
0bJ
0cJ
0dJ
0eJ
0fJ
0gJ
0hJ
1iJ
0jJ
0kJ
1lJ
0mJ
0nJ
0oJ
0pJ
0qJ
0rJ
0sJ
0tJ
0uJ
0vJ
0wJ
0xJ
0yJ
0zJ
0{J
0|J
0}J
0~J
0!K
0"K
0#K
0$K
0%K
0&K
0'K
0(K
0)K
0*K
0+K
0,K
1-K
0.K
0/K
00K
01K
02K
03K
04K
05K
06K
07K
08K
09K
0:K
0;K
0<K
0=K
0>K
0?K
0@K
0AK
0BK
0CK
0DK
0EK
0FK
0GK
0HK
0IK
0JK
0KK
0LK
0MK
0NK
0OK
0PK
0QK
0RK
0SK
0TK
0UK
0VK
0WK
0XK
0YK
0ZK
0[K
0\K
0]K
0^K
0_K
0`K
0aK
0bK
0cK
0dK
0eK
0fK
0gK
0hK
0iK
0jK
0kK
0lK
0mK
0nK
0oK
0pK
0qK
0rK
0sK
0tK
0uK
0vK
0wK
0xK
0yK
0zK
0{K
0|K
0}K
0~K
0!L
0"L
0#L
0$L
0%L
0&L
0'L
0(L
0)L
0*L
0+L
0,L
0-L
0.L
0/L
00L
01L
02L
03L
04L
05L
06L
07L
08L
09L
0:L
0;L
0<L
0=L
1>L
0?L
0@L
0AL
0BL
0CL
0DL
0EL
0FL
0GL
0HL
0IL
0JL
0KL
0LL
0ML
0NL
0OL
0PL
0QL
0RL
0SL
0TL
0UL
0VL
0WL
0XL
0YL
0ZL
0[L
0\L
0]L
0^L
0_L
0`L
0aL
0bL
0cL
0dL
0eL
0fL
0gL
0hL
0iL
0jL
0kL
0lL
0mL
0nL
0oL
0pL
0qL
0rL
0sL
0tL
0uL
0vL
0wL
0xL
0yL
0zL
0{L
0|L
0}L
0~L
0!M
0"M
0#M
0$M
0%M
0&M
0'M
0(M
0)M
0*M
0+M
0,M
0-M
0.M
0/M
00M
01M
02M
03M
04M
05M
06M
07M
08M
09M
0:M
0;M
0<M
0=M
0>M
0?M
0@M
0AM
0BM
0CM
0DM
0EM
0FM
0GM
0HM
0IM
0JM
0KM
0LM
0MM
0NM
0OM
0PM
0QM
0RM
0SM
0TM
0UM
0VM
0WM
0XM
0YM
0ZM
0[M
0\M
0]M
0^M
0_M
0`M
0aM
0bM
0cM
0dM
0eM
0fM
0gM
0hM
0iM
0jM
0kM
0lM
0mM
1nM
0oM
0pM
0qM
0rM
0sM
0tM
0uM
0vM
0wM
0xM
0yM
0zM
0{M
0|M
0}M
0~M
0!N
0"N
0#N
0$N
0%N
0&N
0'N
0(N
0)N
0*N
0+N
0,N
0-N
0.N
0/N
00N
01N
02N
03N
04N
05N
06N
07N
08N
09N
0:N
0;N
0<N
0=N
0>N
0?N
0@N
0AN
0BN
0CN
0DN
0EN
0FN
0GN
0HN
0IN
0JN
0KN
0LN
0MN
0NN
0ON
0PN
0QN
0RN
0SN
0TN
0UN
0VN
0WN
0XN
0YN
0ZN
0[N
0\N
0]N
0^N
0_N
0`N
0aN
0bN
0cN
0dN
0eN
0fN
0gN
0hN
0iN
0jN
0kN
0lN
0mN
0nN
0oN
0pN
0qN
0rN
0sN
0tN
0uN
0vN
0wN
0xN
0yN
0zN
0{N
0|N
0}N
0~N
0!O
0"O
0#O
0$O
0%O
0&O
0'O
0(O
0)O
0*O
0+O
0,O
0-O
0.O
0/O
00O
01O
02O
03O
04O
05O
06O
07O
08O
09O
0:O
0;O
0<O
0=O
0>O
0?O
0@O
0AO
1BO
0CO
0DO
0EO
0FO
0GO
0HO
0IO
0JO
0KO
0LO
0MO
0NO
0OO
0PO
0QO
0RO
0SO
0TO
0UO
0VO
0WO
0XO
0YO
0ZO
0[O
0\O
0]O
0^O
0_O
0`O
0aO
0bO
0cO
0dO
0eO
0fO
0gO
0hO
0iO
0jO
0kO
0lO
0mO
0nO
0oO
0pO
0qO
0rO
0sO
0tO
0uO
0vO
0wO
0xO
0yO
0zO
0{O
0|O
0}O
0~O
0!P
0"P
0#P
0$P
0%P
0&P
0'P
0(P
0)P
0*P
0+P
0,P
0-P
0.P
0/P
00P
01P
02P
03P
04P
05P
06P
07P
08P
09P
0:P
0;P
0<P
0=P
0>P
0?P
0@P
0AP
0BP
0CP
0DP
0EP
0FP
0GP
0HP
0IP
0JP
0KP
0LP
0MP
0NP
0OP
0PP
0QP
0RP
0SP
0TP
0UP
0VP
0WP
0XP
0YP
0ZP
0[P
0\P
0]P
0^P
0_P
0`P
0aP
0bP
0cP
0dP
0eP
0fP
0gP
0hP
0iP
0jP
0kP
0lP
0mP
0nP
0oP
0pP
0qP
0rP
0sP
0tP
0uP
1vP
0wP
0xP
0yP
0zP
0{P
0|P
0}P
0~P
0!Q
0"Q
0#Q
0$Q
0%Q
0&Q
0'Q
0(Q
0)Q
0*Q
0+Q
0,Q
0-Q
0.Q
0/Q
00Q
01Q
02Q
03Q
04Q
05Q
06Q
07Q
08Q
09Q
0:Q
0;Q
0<Q
0=Q
0>Q
0?Q
0@Q
0AQ
0BQ
0CQ
0DQ
0EQ
0FQ
0GQ
0HQ
0IQ
0JQ
0KQ
0LQ
0MQ
0NQ
0OQ
0PQ
0QQ
0RQ
0SQ
0TQ
0UQ
0VQ
0WQ
0XQ
0YQ
0ZQ
0[Q
0\Q
0]Q
0^Q
0_Q
0`Q
0aQ
0bQ
0cQ
0dQ
0eQ
0fQ
0gQ
0hQ
0iQ
0jQ
0kQ
0lQ
0mQ
0nQ
0oQ
0pQ
0qQ
0rQ
0sQ
0tQ
0uQ
0vQ
0wQ
0xQ
0yQ
0zQ
0{Q
0|Q
0}Q
0~Q
0!R
0"R
0#R
0$R
0%R
0&R
0'R
0(R
0)R
0*R
0+R
0,R
0-R
0.R
0/R
00R
01R
02R
03R
04R
05R
06R
07R
08R
09R
0:R
0;R
0<R
0=R
0>R
0?R
0@R
0AR
0BR
0CR
0DR
0ER
0FR
0GR
1HR
0IR
0JR
1KR
0LR
0MR
0NR
0OR
0PR
0QR
0RR
0SR
0TR
0UR
0VR
0WR
0XR
0YR
0ZR
0[R
0\R
0]R
0^R
0_R
0`R
0aR
0bR
0cR
0dR
0eR
0fR
0gR
0hR
0iR
1jR
0kR
0lR
0mR
0nR
0oR
0pR
0qR
0rR
0sR
0tR
0uR
0vR
0wR
0xR
0yR
0zR
0{R
0|R
0}R
0~R
0!S
0"S
0#S
0$S
0%S
0&S
0'S
0(S
0)S
0*S
0+S
0,S
0-S
0.S
0/S
00S
01S
02S
03S
04S
05S
06S
07S
08S
09S
0:S
0;S
0<S
0=S
0>S
0?S
0@S
0AS
0BS
0CS
0DS
0ES
0FS
0GS
0HS
0IS
0JS
0KS
0LS
0MS
0NS
0OS
0PS
0QS
0RS
0SS
0TS
0US
0VS
0WS
0XS
0YS
0ZS
0[S
0\S
0]S
0^S
0_S
0`S
0aS
0bS
0cS
0dS
0eS
0fS
0gS
0hS
0iS
0jS
0kS
0lS
0mS
0nS
0oS
0pS
0qS
0rS
0sS
0tS
0uS
0vS
0wS
0xS
0yS
0zS
1{S
0|S
0}S
0~S
0!T
0"T
0#T
0$T
0%T
0&T
0'T
0(T
0)T
0*T
0+T
0,T
0-T
0.T
0/T
00T
01T
02T
03T
04T
05T
06T
07T
08T
09T
0:T
0;T
0<T
0=T
0>T
0?T
0@T
0AT
0BT
0CT
0DT
0ET
0FT
0GT
0HT
0IT
0JT
0KT
0LT
0MT
0NT
0OT
0PT
0QT
0RT
0ST
0TT
0UT
0VT
0WT
0XT
0YT
0ZT
0[T
0\T
0]T
0^T
0_T
0`T
0aT
0bT
0cT
0dT
0eT
0fT
0gT
0hT
0iT
0jT
0kT
0lT
0mT
0nT
0oT
0pT
0qT
0rT
0sT
0tT
0uT
0vT
0wT
0xT
0yT
0zT
0{T
0|T
0}T
0~T
0!U
0"U
0#U
0$U
0%U
0&U
0'U
0(U
0)U
0*U
0+U
0,U
0-U
0.U
0/U
00U
01U
02U
03U
04U
05U
06U
07U
08U
09U
0:U
0;U
0<U
0=U
0>U
0?U
0@U
0AU
0BU
0CU
0DU
0EU
0FU
0GU
0HU
0IU
0JU
0KU
0LU
1MU
0NU
0OU
0PU
0QU
0RU
0SU
0TU
0UU
0VU
0WU
0XU
0YU
0ZU
0[U
0\U
0]U
0^U
0_U
0`U
0aU
0bU
0cU
0dU
0eU
0fU
0gU
0hU
0iU
0jU
0kU
0lU
0mU
0nU
0oU
0pU
0qU
0rU
0sU
0tU
0uU
0vU
0wU
0xU
0yU
0zU
0{U
0|U
0}U
0~U
0!V
0"V
0#V
0$V
0%V
0&V
0'V
0(V
0)V
0*V
0+V
0,V
0-V
0.V
0/V
00V
01V
02V
03V
04V
05V
06V
07V
08V
09V
0:V
0;V
0<V
0=V
0>V
0?V
0@V
0AV
0BV
0CV
0DV
0EV
0FV
0GV
0HV
0IV
0JV
0KV
0LV
0MV
0NV
0OV
0PV
0QV
0RV
0SV
0TV
0UV
0VV
0WV
0XV
0YV
0ZV
0[V
0\V
0]V
0^V
0_V
0`V
0aV
0bV
0cV
0dV
0eV
0fV
0gV
0hV
0iV
0jV
0kV
0lV
0mV
0nV
0oV
0pV
0qV
0rV
0sV
0tV
0uV
0vV
0wV
0xV
0yV
0zV
0{V
0|V
0}V
0~V
0!W
1"W
0#W
0$W
0%W
0&W
0'W
0(W
0)W
0*W
0+W
0,W
0-W
0.W
0/W
00W
01W
02W
03W
04W
05W
06W
07W
08W
09W
0:W
0;W
0<W
0=W
0>W
0?W
0@W
0AW
0BW
0CW
0DW
0EW
0FW
0GW
0HW
0IW
0JW
0KW
0LW
0MW
0NW
0OW
0PW
0QW
0RW
0SW
0TW
0UW
0VW
0WW
0XW
0YW
0ZW
0[W
0\W
0]W
0^W
0_W
0`W
0aW
0bW
0cW
0dW
0eW
0fW
0gW
0hW
0iW
0jW
0kW
0lW
0mW
0nW
0oW
0pW
0qW
0rW
0sW
0tW
0uW
0vW
0wW
0xW
0yW
0zW
0{W
0|W
0}W
0~W
0!X
0"X
0#X
0$X
0%X
0&X
0'X
0(X
0)X
0*X
0+X
0,X
0-X
0.X
0/X
00X
01X
02X
03X
04X
05X
06X
07X
08X
09X
0:X
0;X
0<X
0=X
0>X
0?X
0@X
0AX
0BX
0CX
0DX
0EX
0FX
0GX
0HX
0IX
0JX
0KX
0LX
0MX
0NX
0OX
0PX
0QX
1RX
0SX
0TX
0UX
0VX
0WX
0XX
0YX
0ZX
0[X
0\X
0]X
0^X
0_X
0`X
0aX
0bX
0cX
0dX
0eX
0fX
0gX
0hX
0iX
0jX
0kX
0lX
0mX
0nX
0oX
0pX
0qX
0rX
0sX
1tX
1uX
0vX
0wX
0xX
0yX
0zX
0{X
0|X
0}X
0~X
0!Y
0"Y
0#Y
0$Y
0%Y
0&Y
0'Y
0(Y
0)Y
0*Y
0+Y
0,Y
0-Y
0.Y
0/Y
00Y
01Y
02Y
03Y
04Y
05Y
06Y
07Y
08Y
09Y
0:Y
0;Y
0<Y
0=Y
0>Y
0?Y
0@Y
0AY
0BY
0CY
0DY
0EY
0FY
0GY
0HY
0IY
0JY
0KY
0LY
0MY
0NY
0OY
0PY
0QY
0RY
0SY
0TY
0UY
0VY
0WY
0XY
0YY
0ZY
0[Y
0\Y
0]Y
0^Y
0_Y
0`Y
0aY
0bY
0cY
0dY
0eY
0fY
0gY
0hY
0iY
0jY
0kY
0lY
0mY
0nY
0oY
0pY
0qY
0rY
0sY
0tY
0uY
0vY
0wY
0xY
0yY
0zY
0{Y
0|Y
0}Y
0~Y
0!Z
0"Z
0#Z
0$Z
0%Z
0&Z
0'Z
0(Z
1)Z
0*Z
0+Z
0,Z
0-Z
0.Z
0/Z
00Z
01Z
02Z
03Z
04Z
05Z
06Z
07Z
08Z
09Z
0:Z
0;Z
0<Z
0=Z
0>Z
0?Z
0@Z
0AZ
0BZ
0CZ
0DZ
0EZ
0FZ
0GZ
0HZ
0IZ
0JZ
0KZ
0LZ
0MZ
0NZ
0OZ
0PZ
0QZ
0RZ
0SZ
0TZ
0UZ
0VZ
0WZ
0XZ
0YZ
0ZZ
0[Z
0\Z
0]Z
0^Z
0_Z
0`Z
0aZ
0bZ
0cZ
0dZ
0eZ
0fZ
0gZ
0hZ
0iZ
0jZ
0kZ
0lZ
0mZ
0nZ
0oZ
0pZ
0qZ
0rZ
0sZ
0tZ
0uZ
0vZ
0wZ
0xZ
0yZ
0zZ
0{Z
0|Z
0}Z
0~Z
0![
0"[
0#[
0$[
0%[
0&[
0'[
0([
0)[
0*[
0+[
0,[
0-[
0.[
0/[
00[
01[
02[
03[
04[
05[
06[
07[
08[
09[
0:[
0;[
0<[
0=[
0>[
0?[
0@[
0A[
0B[
0C[
0D[
0E[
0F[
0G[
0H[
0I[
0J[
0K[
0L[
0M[
0N[
0O[
0P[
0Q[
0R[
0S[
0T[
0U[
0V[
0W[
0X[
1Y[
0Z[
0[[
0\[
0][
0^[
0_[
0`[
0a[
0b[
0c[
0d[
0e[
0f[
0g[
0h[
0i[
0j[
0k[
0l[
0m[
0n[
0o[
0p[
0q[
0r[
0s[
0t[
0u[
0v[
0w[
0x[
0y[
0z[
0{[
0|[
1}[
0~[
0!\
1"\
1#\
1$\
1%\
1&\
1'\
1(\
1)\
0*\
1+\
0,\
0-\
0.\
0/\
00\
01\
02\
03\
04\
05\
06\
07\
08\
09\
0:\
0;\
0<\
0=\
0>\
0?\
0@\
0A\
0B\
0C\
0D\
0E\
0F\
0G\
0H\
0I\
0J\
0K\
0L\
1M\
0N\
0O\
0P\
0Q\
0R\
0S\
0T\
0U\
0V\
0W\
0X\
0Y\
0Z\
0[\
0\\
0]\
0^\
0_\
0`\
0a\
0b\
0c\
0d\
0e\
0f\
0g\
0h\
0i\
0j\
0k\
0l\
0m\
0n\
0o\
0p\
0q\
0r\
0s\
0t\
0u\
0v\
0w\
0x\
0y\
0z\
0{\
0|\
0}\
0~\
0!]
0"]
0#]
0$]
0%]
0&]
0']
0(]
0)]
0*]
0+]
0,]
0-]
0.]
0/]
00]
01]
02]
03]
04]
05]
06]
07]
08]
09]
0:]
0;]
0<]
0=]
0>]
0?]
0@]
0A]
0B]
0C]
0D]
0E]
0F]
0G]
1H]
0I]
0J]
0K]
0L]
0M]
0N]
0O]
0P]
0Q]
0R]
0S]
0T]
0U]
0V]
0W]
0X]
0Y]
0Z]
0[]
0\]
0]]
0^]
0_]
0`]
0a]
0b]
0c]
0d]
0e]
0f]
0g]
0h]
0i]
0j]
0k]
0l]
0m]
0n]
0o]
0p]
0q]
1r]
0s]
0t]
0u]
0v]
0w]
0x]
1y]
0z]
0{]
0|]
0}]
0~]
0!^
1"^
0#^
0$^
0%^
0&^
0'^
0(^
0)^
0*^
0+^
0,^
0-^
0.^
0/^
00^
01^
02^
03^
04^
05^
06^
07^
08^
09^
0:^
0;^
0<^
0=^
0>^
0?^
0@^
0A^
0B^
0C^
0D^
0E^
0F^
0G^
0H^
0I^
0J^
0K^
0L^
0M^
0N^
0O^
0P^
0Q^
0R^
0S^
0T^
0U^
0V^
0W^
0X^
0Y^
0Z^
0[^
0\^
0]^
0^^
0_^
0`^
0a^
0b^
0c^
0d^
0e^
0f^
0g^
0h^
0i^
0j^
0k^
0l^
0m^
0n^
0o^
0p^
0q^
0r^
0s^
0t^
0u^
0v^
0w^
0x^
xy^
xz^
0{^
0|^
0}^
0~^
0!_
0"_
0#_
0$_
0%_
0&_
0'_
0(_
0)_
0*_
0+_
0,_
0-_
0._
1/_
00_
01_
02_
03_
04_
05_
06_
07_
08_
09_
1:_
0;_
0<_
0=_
0>_
0?_
0@_
0A_
0B_
0C_
0D_
1E_
0F_
0G_
0H_
0I_
0J_
0K_
0L_
0M_
0N_
0O_
1P_
0Q_
0R_
0S_
0T_
0U_
0V_
0W_
0X_
0Y_
0Z_
1[_
0\_
0]_
0^_
0__
0`_
0a_
0b_
0c_
0d_
0e_
1f_
0g_
1~f
1!g
1"g
1#g
1$g
1%g
1&g
1'g
1(g
1)g
1*g
1+g
1,g
1-g
1.g
1/g
10g
11g
12g
13g
14g
15g
16g
17g
18g
19g
1:g
1;g
1<g
1=g
1>g
1?g
1@g
1Ag
1Bg
1Cg
1Dg
1Eg
1Fg
1Gg
1Hg
1Ig
1Jg
1Kg
1Lg
1Mg
1Ng
1Og
1Pg
1Qg
1Rg
1Sg
1Tg
1Ug
1Vg
1Wg
1Xg
1Yg
1Zg
1[g
1\g
1]g
1^g
1_g
1`g
1ag
1bg
1cg
1dg
1eg
1fg
1gg
1hg
1ig
1jg
1kg
1lg
1mg
1ng
1og
1pg
1qg
1rg
1sg
1tg
1ug
1vg
1wg
1xg
1yg
1zg
1{g
1|g
1}g
1~g
1!h
1"h
1#h
1$h
1%h
1&h
1'h
1(h
1)h
1*h
1+h
1,h
1-h
1.h
1/h
10h
11h
12h
13h
14h
15h
16h
17h
18h
19h
1:h
1;h
1<h
1=h
1>h
1?h
1@h
1Ah
1Bh
1Ch
1Dh
1Eh
1Fh
1Gh
1Hh
1Ih
1Jh
1Kh
1Lh
1Mh
1Nh
1Oh
1Ph
1Qh
1Rh
1Sh
1Th
1Uh
1Vh
1Wh
1Xh
1Yh
1Zh
1[h
1\h
1]h
1^h
1_h
1`h
1ah
1bh
1ch
1dh
1eh
1fh
1gh
1hh
1ih
1jh
1kh
1lh
1mh
1nh
1oh
1ph
1qh
1rh
1sh
1th
1uh
1vh
1wh
1xh
1yh
1zh
1{h
1|h
1}h
1~h
1!i
1"i
1#i
1$i
1%i
1&i
1'i
1(i
1)i
1*i
1+i
1,i
1-i
1.i
1/i
10i
11i
12i
13i
14i
15i
16i
17i
18i
19i
1:i
1;i
1<i
1=i
1>i
1?i
1@i
1Ai
1Bi
1Ci
1Di
1Ei
1Fi
1Gi
1Hi
1Ii
1Ji
1Ki
1Li
1Mi
1Ni
1Oi
1Pi
1Qi
1Ri
1Si
1Ti
1Ui
1Vi
1Wi
0Xi
1Yi
1Zi
1[i
1\i
1]i
1^i
1_i
1`i
1ai
1bi
1ci
1di
1ei
1fi
1gi
1hi
1ii
1ji
1ki
1li
1mi
1ni
1oi
1pi
1qi
1ri
1si
1ti
1ui
1vi
1wi
1xi
1;j
1<j
1=j
1>j
1?j
1@j
1Aj
1Bj
1Cj
1Dj
1Ej
0Fj
1Gj
1Hj
1Ij
1Jj
1#l
1il
1jl
0kl
1ll
1ml
1nl
1ol
1pl
1ql
1rl
1sl
1tl
1ul
1vl
1wl
1un
18o
19o
1:o
1;o
1<o
1=o
1>o
1?o
1@o
1Ao
1Bo
1Co
1Do
1Eo
1Fo
1Go
1Ho
1Io
1Jo
1Ko
1Lo
1Mo
1No
1Oo
1Po
1Qo
1Ro
1So
1To
1Uo
1Vo
1Wo
1Xo
1Yo
1Zo
1[o
1\o
1]o
1^o
1_o
1`o
1ao
1bo
1co
1do
1eo
1fo
0go
0ho
0io
0jo
0ko
0lo
0mo
1no
1oo
1po
1qo
1ro
1so
1to
1uo
0vo
1wo
1xo
1yo
1zo
1{o
1|o
1}o
1~o
1!p
1"p
1#p
1$p
1%p
1&p
1'p
1(p
1)p
1*p
1+p
1,p
1-p
1.p
1/p
10p
11p
12p
13p
14p
15p
16p
17p
18p
19p
1:p
1;p
1<p
1=p
1>p
1?p
1@p
1Ap
1Bp
1Cp
1Dp
1Ep
1Fp
1Gp
1Hp
1Ip
1Jp
1Kp
1Lp
1Mp
1Np
1Op
1Pp
0Qp
1Rp
1Sp
1Tp
1Up
1Vp
1Wp
1Xp
1Yp
1Zp
1[p
1\p
1]p
0^p
1_p
1`p
1ap
1bp
1cp
1dp
1ep
1fp
0gp
1hp
1ip
1jp
1kp
1lp
1mp
1np
0op
1pp
1qp
1rp
1sp
1tp
1up
1vp
0wp
1xp
1yp
1zp
1{p
1|p
1}p
1~p
1!q
1"q
1#q
1$q
1%q
1&q
1'q
1(q
1)q
1*q
1+q
1,q
1-q
1.q
1/q
10q
11q
12q
13q
14q
15q
16q
17q
18q
19q
1:q
1;q
1<q
1=q
1>q
1?q
1@q
1Aq
1Bq
1Cq
1Dq
1Eq
1Fq
1Gq
1Hq
1Iq
1Jq
0Kq
1Lq
1Mq
1Nq
1Oq
1Pq
1Qq
1Rq
1Sq
1Tq
1Uq
1Vq
1Wq
1Xq
1Yq
1Zq
1[q
1\q
1]q
x^q
x_q
1`q
1aq
1bq
0cq
1dq
1eq
1fq
0gq
1hq
1iq
1jq
0kq
0lq
1mq
0nq
1oq
0pq
1qq
0rq
1sq
0tq
1uq
0vq
1wq
1xq
1yq
1zq
1{q
1|q
1}q
1~q
1!r
1"r
1#r
1$r
1%r
1&r
1'r
1(r
1)r
1*r
1+r
1,r
1-r
1.r
1/r
10r
11r
12r
13r
14r
15r
16r
17r
18r
19r
1:r
1;r
0<r
1=r
1>r
1?r
1@r
1Ar
1Br
1Cr
1Dr
1Er
1Fr
1Gr
1Hr
1Ir
1Jr
1Kr
1Lr
1Mr
1Nr
1Or
1Pr
1Qr
1Rr
1Sr
1Tr
1Ur
1Vr
1Wr
1Xr
1Yr
1Zr
1[r
1\r
1]r
1^r
1_r
1`r
1ar
1br
1cr
1dr
1er
1fr
1gr
1hr
1ir
1jr
1kr
1lr
1mr
1nr
1or
1pr
1qr
1rr
1sr
1tr
1ur
1vr
1wr
1xr
1yr
1zr
1{r
1|r
1}r
1~r
1!s
1"s
1#s
1$s
1%s
1&s
1's
1(s
1)s
1*s
1+s
1,s
1-s
1.s
1/s
10s
11s
12s
13s
14s
15s
16s
17s
18s
19s
1:s
1;s
1<s
1=s
1>s
1?s
1@s
1As
1Bs
1Cs
1Ds
1Es
1Fs
1Gs
1Hs
1Is
1Js
1Ks
1Ls
1Ms
1Ns
1Os
1Ps
1Qs
1Rs
1Ss
1Ts
1Us
1Vs
1Ws
1Xs
1Ys
1Zs
1[s
1\s
1]s
1^s
1_s
1`s
1as
1bs
1cs
1ds
1es
1fs
1gs
1hs
1is
1js
1ks
1ls
1ms
1ns
1os
1ps
1qs
1rs
1ss
1ts
1us
1vs
1ws
1xs
1ys
1zs
1{s
1|s
1}s
1~s
1!t
1"t
1#t
1$t
1%t
1&t
1't
1(t
1)t
1*t
1+t
1,t
1-t
1.t
1/t
10t
11t
12t
13t
14t
15t
16t
17t
18t
19t
1:t
1;t
1<t
1=t
1>t
1?t
1@t
1At
1Bt
1Ct
1Dt
1Et
1Ft
1Gt
1Ht
1It
1Jt
1Kt
1Lt
1Mt
1Nt
1Ot
1Pt
1Qt
1Rt
1St
1Tt
1Ut
1Vt
1Wt
1Xt
1Yt
1Zt
1[t
1\t
1]t
1^t
1_t
1`t
1at
1bt
1ct
1dt
1et
1ft
1gt
1ht
1it
1jt
1kt
1lt
1mt
1nt
1ot
1pt
1qt
1rt
1st
1tt
1ut
1vt
1wt
1xt
1yt
1zt
1{t
1|t
1}t
1~t
1!u
1"u
1#u
1$u
1%u
1&u
1'u
1(u
1)u
1*u
1+u
1,u
1-u
1.u
1/u
10u
11u
12u
13u
14u
15u
16u
17u
18u
19u
1:u
1;u
1<u
1=u
1>u
1?u
1@u
1Au
1Bu
1Cu
1Du
1Eu
1Fu
1Gu
1Hu
1Iu
1Ju
1Ku
1Lu
1Mu
1Nu
1Ou
1Pu
1Qu
1Ru
1Su
1Tu
1Uu
1Vu
1Wu
1Xu
1Yu
1Zu
1[u
1\u
1]u
1^u
1_u
1`u
1au
1bu
1cu
1du
1eu
1fu
1gu
1hu
1iu
1ju
1ku
1lu
1mu
1nu
1ou
1pu
1qu
1ru
1su
1tu
1uu
1vu
1wu
1xu
1yu
1zu
1{u
1|u
1}u
1~u
1!v
1"v
1#v
1$v
1%v
1&v
1'v
1(v
1)v
1*v
1+v
1,v
1-v
1.v
1/v
10v
11v
12v
13v
14v
15v
16v
17v
18v
19v
1:v
1;v
1<v
1=v
1>v
1?v
1@v
1Av
1Bv
1Cv
1Dv
1Ev
1Fv
1Gv
1Hv
1Iv
1Jv
1Kv
1Lv
1Mv
1Nv
1Ov
1Pv
1Qv
1Rv
1Sv
1Tv
1Uv
1Vv
1Wv
1Xv
1Yv
1Zv
1[v
1\v
1]v
1^v
1_v
1`v
1av
1bv
1cv
1dv
1ev
1fv
1gv
1hv
1iv
1jv
1kv
1lv
1mv
1nv
1ov
1pv
1qv
1rv
1sv
1tv
1uv
1vv
1wv
1xv
1yv
1zv
1{v
1|v
1}v
1~v
1!w
1"w
1#w
1$w
1%w
1&w
1'w
1(w
1)w
1*w
1+w
1,w
1-w
1.w
1/w
10w
11w
12w
13w
14w
15w
16w
17w
18w
19w
1:w
1;w
1<w
1=w
1>w
1?w
1@w
1Aw
1Bw
1Cw
1Dw
1Ew
1Fw
1Gw
1Hw
1Iw
1Jw
1Kw
1Lw
1Mw
1Nw
1Ow
1Pw
1Qw
1Rw
1Sw
1Tw
1Uw
1Vw
1Ww
1Xw
1Yw
1Zw
1[w
1\w
1]w
1^w
1_w
1`w
1aw
1bw
1cw
1dw
1ew
1fw
1gw
1hw
1iw
1jw
1kw
1lw
1mw
1nw
1ow
1pw
1qw
1rw
1sw
1tw
1uw
1vw
1ww
1xw
1yw
1zw
1{w
1|w
1}w
1~w
1!x
1"x
1#x
1$x
1%x
1&x
1'x
1(x
1)x
1*x
1+x
1,x
1-x
1.x
1/x
10x
11x
12x
13x
14x
15x
16x
17x
18x
19x
1:x
1;x
1<x
1=x
1>x
1?x
1@x
1Ax
1Bx
1Cx
1Dx
1Ex
1Fx
1Gx
1Hx
1Ix
1Jx
1Kx
1Lx
1Mx
1Nx
1Ox
1Px
1Qx
1Rx
1Sx
1Tx
1Ux
1Vx
1Wx
1Xx
1Yx
1Zx
1[x
1\x
1]x
1^x
1_x
1`x
1ax
1bx
1cx
1dx
1ex
1fx
1gx
1hx
1ix
1jx
1kx
1lx
1mx
1nx
1ox
1px
1qx
1rx
1sx
1tx
1ux
1vx
1wx
1xx
1yx
1zx
1{x
1|x
1}x
1~x
1!y
1"y
1#y
1$y
1%y
1&y
1'y
1(y
1)y
1*y
1+y
1,y
1-y
1.y
1/y
10y
11y
12y
13y
14y
15y
16y
17y
18y
19y
1:y
1;y
1<y
1=y
1>y
1?y
1@y
1Ay
1By
1Cy
1Dy
1Ey
1Fy
1Gy
1Hy
1Iy
1Jy
1Ky
1Ly
1My
1Ny
1Oy
1Py
1Qy
1Ry
1Sy
1Ty
1Uy
1Vy
1Wy
1Xy
1Yy
1Zy
1[y
1\y
1]y
1^y
1_y
1`y
1ay
1by
1cy
1dy
1ey
1fy
1gy
1hy
1iy
1jy
1ky
1ly
1my
1ny
1oy
1py
1qy
1ry
1sy
1ty
1uy
1vy
1wy
1xy
1yy
1zy
1{y
1|y
1}y
1~y
1!z
1"z
1#z
1$z
1%z
1&z
1'z
1(z
1)z
1*z
1+z
1,z
1-z
1.z
1/z
10z
11z
12z
13z
14z
15z
16z
17z
18z
19z
1:z
1;z
1<z
1=z
1>z
1?z
1@z
1Az
1Bz
1Cz
1Dz
1Ez
1Fz
1Gz
1Hz
1Iz
1Jz
1Kz
1Lz
1Mz
1Nz
1Oz
1Pz
1Qz
1Rz
1Sz
1Tz
1Uz
1Vz
1Wz
1Xz
1Yz
1Zz
1[z
1\z
1]z
1^z
1_z
1`z
1az
1bz
1cz
1dz
1ez
1fz
1gz
1hz
1iz
1jz
1kz
1lz
1mz
1nz
1oz
1pz
1qz
1rz
1sz
1tz
1uz
1vz
1wz
1xz
1yz
1zz
1{z
1|z
1}z
1~z
1!{
1"{
1#{
1${
1%{
1&{
1'{
1({
1){
1*{
1+{
1,{
1-{
1.{
1/{
10{
11{
12{
13{
14{
15{
16{
17{
18{
19{
1:{
1;{
1<{
1={
1>{
1?{
1@{
1A{
1B{
1C{
1D{
1E{
1F{
1G{
1H{
1I{
1J{
1K{
1L{
1M{
1N{
1O{
1P{
1Q{
1R{
1S{
1T{
1U{
1V{
1W{
1X{
1Y{
1Z{
1[{
1\{
1]{
1^{
1_{
1`{
1a{
1b{
1c{
1d{
1e{
1f{
1g{
1h{
1i{
1j{
1k{
1l{
1m{
1n{
1o{
1p{
1q{
1r{
1s{
1t{
1u{
1v{
1w{
1x{
1y{
1z{
1{{
1|{
1}{
1~{
1!|
1"|
1#|
1$|
1%|
1&|
1'|
1(|
1)|
1*|
1+|
1,|
1-|
1.|
1/|
10|
11|
12|
13|
14|
15|
16|
17|
18|
19|
1:|
1;|
1<|
1=|
1>|
1?|
1@|
1A|
1B|
1C|
1D|
1E|
1F|
1G|
1H|
1I|
1J|
1K|
1L|
1M|
1N|
1O|
1P|
1Q|
1R|
1S|
1T|
1U|
1V|
1W|
1X|
1Y|
1Z|
1[|
1\|
1]|
1^|
1_|
1`|
1a|
1b|
1c|
1d|
1e|
1f|
1g|
1h|
1i|
1j|
1k|
1l|
1m|
1n|
1o|
1p|
1q|
1r|
1s|
1t|
1u|
1v|
1w|
1x|
1y|
1z|
1{|
1||
1}|
1~|
1!}
1"}
1#}
1$}
1%}
1&}
1'}
1(}
1)}
1*}
1+}
1,}
1-}
1.}
1/}
10}
11}
12}
13}
14}
15}
16}
17}
18}
19}
1:}
1;}
1<}
1=}
1>}
1?}
1@}
1A}
1B}
1C}
1D}
1E}
1F}
1G}
1H}
1I}
1J}
1K}
1L}
1M}
1N}
1O}
1P}
1Q}
1R}
1S}
1T}
1U}
1V}
1W}
1X}
1Y}
1Z}
1[}
1\}
1]}
1^}
1_}
1`}
1a}
1b}
1c}
1d}
1e}
1f}
1g}
1h}
1i}
1j}
1k}
1l}
1m}
1n}
1o}
1p}
1q}
1r}
1s}
1t}
1u}
1v}
1w}
1x}
1y}
1z}
1{}
1|}
1}}
1~}
1!~
1"~
1#~
1$~
1%~
1&~
1'~
1(~
1)~
1*~
1+~
1,~
1-~
1.~
1/~
10~
11~
12~
13~
14~
15~
16~
17~
18~
19~
1:~
1;~
1<~
1=~
1>~
1?~
1@~
1A~
1B~
1C~
1D~
1E~
1F~
1G~
1H~
1I~
1J~
1K~
1L~
1M~
1N~
1O~
1P~
1Q~
1R~
1S~
1T~
1U~
1V~
1W~
1X~
1Y~
1Z~
1[~
1\~
1]~
1^~
1_~
1`~
1a~
1b~
1c~
1d~
1e~
1f~
1g~
1h~
1i~
1j~
1k~
1l~
1m~
1n~
1o~
1p~
1q~
1r~
1s~
1t~
1u~
1v~
1w~
1x~
1y~
1z~
1{~
1|~
1}~
1~~
1!!!
1"!!
1#!!
1$!!
1%!!
1&!!
1'!!
1(!!
1)!!
1*!!
1+!!
1,!!
1-!!
1.!!
1/!!
10!!
11!!
12!!
13!!
14!!
15!!
16!!
17!!
18!!
19!!
1:!!
1;!!
1<!!
1=!!
1>!!
1?!!
1@!!
1A!!
1B!!
1C!!
1D!!
1E!!
1F!!
1G!!
1H!!
1I!!
1J!!
1K!!
1L!!
1M!!
1N!!
1O!!
1P!!
1Q!!
1R!!
1S!!
1T!!
1U!!
1V!!
1W!!
1X!!
1Y!!
1Z!!
1[!!
1\!!
1]!!
1^!!
1_!!
1`!!
1a!!
1b!!
1c!!
1d!!
1e!!
1f!!
1g!!
1h!!
1i!!
1j!!
1k!!
1l!!
1m!!
1n!!
1o!!
1p!!
1q!!
1r!!
1s!!
1t!!
1u!!
1v!!
1w!!
1x!!
1y!!
1z!!
1{!!
1|!!
1}!!
1~!!
1!"!
1""!
1#"!
1$"!
1%"!
1&"!
1'"!
1("!
1)"!
1*"!
1+"!
1,"!
1-"!
1."!
1/"!
10"!
11"!
12"!
13"!
14"!
15"!
16"!
17"!
18"!
19"!
1:"!
1;"!
1<"!
1="!
1>"!
1?"!
1@"!
1A"!
1B"!
1C"!
1D"!
1E"!
1F"!
1G"!
1H"!
1I"!
1J"!
1K"!
1L"!
1M"!
1N"!
1O"!
1P"!
1Q"!
1R"!
1S"!
1T"!
1U"!
1V"!
1W"!
1X"!
1Y"!
1Z"!
1["!
1\"!
1]"!
1^"!
1_"!
1`"!
1a"!
1b"!
1c"!
1d"!
1e"!
1f"!
1g"!
1h"!
1i"!
1j"!
1k"!
1l"!
1m"!
1n"!
1o"!
1p"!
1q"!
1r"!
1s"!
1t"!
1u"!
1v"!
1w"!
1x"!
1y"!
1z"!
1{"!
1|"!
1}"!
1~"!
1!#!
1"#!
1##!
1$#!
1%#!
1&#!
1'#!
1(#!
1)#!
1*#!
1+#!
1,#!
1-#!
1.#!
1/#!
10#!
11#!
12#!
13#!
14#!
15#!
16#!
17#!
18#!
19#!
1:#!
1;#!
1<#!
1=#!
1>#!
1?#!
1@#!
1A#!
1B#!
1C#!
1D#!
1E#!
1F#!
1G#!
1H#!
1I#!
1J#!
1K#!
1L#!
1M#!
1N#!
1O#!
1P#!
1Q#!
1R#!
1S#!
1T#!
1U#!
1V#!
1W#!
1X#!
1Y#!
1Z#!
1[#!
1\#!
1]#!
1^#!
1_#!
1`#!
1a#!
1b#!
1c#!
1d#!
1e#!
1f#!
1g#!
1h#!
1i#!
1j#!
1k#!
1l#!
1m#!
1n#!
1o#!
1p#!
1q#!
1r#!
1s#!
1t#!
1u#!
1v#!
1w#!
1x#!
1y#!
1z#!
1{#!
1|#!
1}#!
1~#!
1!$!
1"$!
1#$!
1$$!
1%$!
1&$!
1'$!
1($!
1)$!
1*$!
1+$!
1,$!
1-$!
1.$!
1/$!
10$!
11$!
12$!
13$!
14$!
15$!
16$!
17$!
18$!
19$!
1:$!
1;$!
1<$!
1=$!
1>$!
1?$!
1@$!
1A$!
1B$!
1C$!
1D$!
1E$!
1F$!
1G$!
1H$!
1I$!
1J$!
1K$!
1L$!
1M$!
1N$!
1O$!
1P$!
1Q$!
1R$!
1S$!
1T$!
1U$!
1V$!
1W$!
1X$!
1Y$!
1Z$!
1[$!
1\$!
1]$!
1^$!
1_$!
1`$!
1a$!
1b$!
1c$!
1d$!
1e$!
1f$!
1g$!
1h$!
1i$!
1j$!
1k$!
1l$!
1m$!
1n$!
1o$!
1p$!
1q$!
1r$!
1s$!
1t$!
1u$!
1v$!
1w$!
1x$!
1y$!
1z$!
1{$!
1|$!
1}$!
1~$!
1!%!
1"%!
1#%!
1$%!
1%%!
1&%!
1'%!
1(%!
1)%!
1*%!
1+%!
1,%!
1-%!
1.%!
1/%!
10%!
11%!
12%!
13%!
14%!
15%!
16%!
17%!
18%!
19%!
1:%!
1;%!
1<%!
1=%!
1>%!
1?%!
1@%!
1A%!
1B%!
1C%!
1D%!
1E%!
1F%!
1G%!
1H%!
1I%!
1J%!
1K%!
1L%!
1M%!
1N%!
1O%!
1P%!
1Q%!
1R%!
1S%!
1T%!
1U%!
1V%!
1W%!
1X%!
1Y%!
1Z%!
1[%!
1\%!
1]%!
1^%!
1_%!
1`%!
1a%!
1b%!
1c%!
1d%!
1e%!
1f%!
1g%!
1h%!
1i%!
1j%!
1k%!
1l%!
1m%!
1n%!
1o%!
1p%!
1q%!
1r%!
1s%!
1t%!
1u%!
1v%!
1w%!
1x%!
1y%!
1z%!
1{%!
1|%!
1}%!
1~%!
1!&!
1"&!
1#&!
1$&!
1%&!
1&&!
1'&!
1(&!
1)&!
1*&!
1+&!
1,&!
1-&!
1.&!
1/&!
10&!
11&!
12&!
13&!
14&!
15&!
16&!
17&!
18&!
19&!
1:&!
1;&!
1<&!
1=&!
1>&!
1?&!
1@&!
1A&!
1B&!
1C&!
1D&!
1E&!
1F&!
1G&!
1H&!
1I&!
1J&!
1K&!
1L&!
1M&!
1N&!
1O&!
1P&!
1Q&!
1R&!
1S&!
1T&!
1U&!
1V&!
1W&!
1X&!
1Y&!
1Z&!
1[&!
1\&!
1]&!
1^&!
1_&!
1`&!
1a&!
1b&!
1c&!
1d&!
1e&!
1f&!
1g&!
1h&!
1i&!
1j&!
1k&!
1l&!
1m&!
1n&!
1o&!
1p&!
1q&!
1r&!
1s&!
1t&!
1u&!
1v&!
1w&!
1x&!
1y&!
1z&!
1{&!
1|&!
1}&!
1~&!
1!'!
1"'!
1#'!
1$'!
1%'!
1&'!
1''!
1('!
1)'!
1*'!
1+'!
1,'!
1-'!
1.'!
1/'!
10'!
11'!
12'!
13'!
14'!
15'!
16'!
17'!
18'!
19'!
1:'!
1;'!
1<'!
1='!
1>'!
1?'!
1@'!
1A'!
1B'!
1C'!
1D'!
1E'!
1F'!
1G'!
1H'!
1I'!
1J'!
1K'!
1L'!
1M'!
1N'!
1O'!
1P'!
1Q'!
1R'!
1S'!
1T'!
1U'!
1V'!
1W'!
1X'!
1Y'!
1Z'!
1['!
1\'!
1]'!
1^'!
1_'!
1`'!
1a'!
1b'!
1c'!
1d'!
1e'!
1f'!
1g'!
1h'!
1i'!
1j'!
1k'!
1l'!
1m'!
1n'!
1o'!
1p'!
1q'!
1r'!
1s'!
1t'!
1u'!
1v'!
1w'!
1x'!
1y'!
1z'!
1{'!
1|'!
1}'!
1~'!
1!(!
1"(!
1#(!
1$(!
1%(!
1&(!
1'(!
1((!
1)(!
1*(!
1+(!
1,(!
1-(!
1.(!
1/(!
10(!
11(!
12(!
13(!
14(!
15(!
16(!
17(!
18(!
19(!
1:(!
1;(!
1<(!
1=(!
1>(!
1?(!
1@(!
1A(!
1B(!
1C(!
1D(!
1E(!
1F(!
1G(!
1H(!
1I(!
1J(!
1K(!
1L(!
1M(!
1N(!
1O(!
1P(!
1Q(!
1R(!
1S(!
1T(!
1U(!
1V(!
1W(!
1X(!
1Y(!
1Z(!
1[(!
1\(!
1](!
1^(!
1_(!
1`(!
1a(!
1b(!
1c(!
1d(!
1e(!
1f(!
1g(!
1h(!
1i(!
1j(!
1k(!
1l(!
1m(!
1n(!
1o(!
1p(!
1q(!
1r(!
1s(!
1t(!
1u(!
1v(!
1w(!
1x(!
1y(!
1z(!
1{(!
1|(!
1}(!
1~(!
1!)!
1")!
1#)!
1$)!
1%)!
1&)!
1')!
1()!
1))!
1*)!
1+)!
1,)!
1-)!
1.)!
1/)!
10)!
11)!
12)!
13)!
14)!
15)!
16)!
17)!
18)!
19)!
1:)!
1;)!
1<)!
1=)!
1>)!
1?)!
1@)!
1A)!
1B)!
1C)!
1D)!
1E)!
1F)!
1G)!
1H)!
1I)!
1J)!
1K)!
1L)!
1M)!
1N)!
1O)!
1P)!
1Q)!
1R)!
1S)!
1T)!
1U)!
1V)!
1W)!
1X)!
1Y)!
1Z)!
1[)!
1\)!
1])!
1^)!
1_)!
1`)!
1a)!
1b)!
1c)!
1d)!
1e)!
1f)!
1g)!
1h)!
1i)!
1j)!
1k)!
1l)!
1m)!
1n)!
1o)!
1p)!
1q)!
1r)!
1s)!
1t)!
1u)!
1v)!
1w)!
1x)!
1y)!
1z)!
1{)!
1|)!
1})!
1~)!
1!*!
1"*!
1#*!
1$*!
1%*!
1&*!
1'*!
1(*!
1)*!
1**!
1+*!
1,*!
1-*!
1.*!
1/*!
10*!
11*!
12*!
13*!
14*!
15*!
16*!
17*!
18*!
19*!
1:*!
1;*!
1<*!
1=*!
1>*!
1?*!
1@*!
1A*!
1B*!
1C*!
1D*!
1E*!
1F*!
1G*!
1H*!
1I*!
1J*!
1K*!
1L*!
1M*!
1N*!
1O*!
1P*!
1Q*!
1R*!
1S*!
1T*!
1U*!
1V*!
1W*!
1X*!
1Y*!
1Z*!
1[*!
1\*!
1]*!
1^*!
1_*!
1`*!
1a*!
1b*!
1c*!
1d*!
1e*!
1f*!
1g*!
1h*!
1i*!
1j*!
1k*!
1l*!
1m*!
1n*!
1o*!
1p*!
1q*!
1r*!
1s*!
1t*!
1u*!
1v*!
1w*!
1x*!
1y*!
1z*!
1{*!
1|*!
1}*!
1~*!
1!+!
1"+!
1#+!
1$+!
1%+!
1&+!
1'+!
1(+!
1)+!
1*+!
1++!
1,+!
1-+!
1.+!
1/+!
10+!
11+!
12+!
13+!
14+!
15+!
16+!
17+!
18+!
19+!
1:+!
1;+!
1<+!
1=+!
1>+!
1?+!
1@+!
1A+!
1B+!
1C+!
1D+!
1E+!
1F+!
1G+!
1H+!
1I+!
1J+!
1K+!
1L+!
1M+!
1N+!
1O+!
1P+!
1Q+!
1R+!
1S+!
1T+!
1U+!
1V+!
1W+!
1X+!
1Y+!
1Z+!
1[+!
1\+!
1]+!
1^+!
1_+!
1`+!
1a+!
1b+!
1c+!
1d+!
1e+!
1f+!
1g+!
1h+!
1i+!
1j+!
1k+!
1l+!
1m+!
1n+!
1o+!
1p+!
1q+!
1r+!
1s+!
1t+!
1u+!
1v+!
1w+!
1x+!
1y+!
1z+!
1{+!
1|+!
1}+!
1~+!
1!,!
1",!
1#,!
1$,!
1%,!
1&,!
1',!
1(,!
1),!
1*,!
1+,!
1,,!
1-,!
1.,!
1/,!
10,!
11,!
12,!
13,!
14,!
15,!
16,!
17,!
18,!
19,!
1:,!
1;,!
1<,!
1=,!
1>,!
1?,!
1@,!
1A,!
1B,!
1C,!
1D,!
1E,!
1F,!
1G,!
1H,!
1I,!
1J,!
1K,!
1L,!
1M,!
1N,!
1O,!
1P,!
1Q,!
1R,!
1S,!
1T,!
1U,!
1V,!
1W,!
1X,!
1Y,!
1Z,!
1[,!
1\,!
1],!
1^,!
1_,!
1`,!
1a,!
1b,!
1c,!
1d,!
1e,!
1f,!
1g,!
1h,!
1i,!
1j,!
1k,!
1l,!
1m,!
1n,!
1o,!
1p,!
1q,!
1r,!
1s,!
1t,!
1u,!
1v,!
1w,!
1x,!
1y,!
1z,!
1{,!
1|,!
1},!
1~,!
1!-!
1"-!
1#-!
1$-!
1%-!
1&-!
1'-!
1(-!
1)-!
1*-!
1+-!
1,-!
1--!
1.-!
1/-!
10-!
11-!
12-!
13-!
14-!
15-!
16-!
17-!
18-!
19-!
1:-!
1;-!
1<-!
1=-!
1>-!
1?-!
1@-!
1A-!
1B-!
1C-!
1D-!
1E-!
1F-!
1G-!
1H-!
1I-!
1J-!
1K-!
1L-!
1M-!
1N-!
1O-!
1P-!
1Q-!
1R-!
1S-!
1T-!
1U-!
1V-!
1W-!
1X-!
1Y-!
1Z-!
1[-!
1\-!
1]-!
1^-!
1_-!
1`-!
1a-!
1b-!
1c-!
1d-!
1e-!
1f-!
1g-!
1h-!
1i-!
1j-!
1k-!
1l-!
1m-!
1n-!
1o-!
1p-!
1q-!
1r-!
1s-!
1t-!
1u-!
1v-!
1w-!
1x-!
1y-!
1z-!
1{-!
1|-!
1}-!
1~-!
1!.!
1".!
1#.!
1$.!
1%.!
1&.!
1'.!
1(.!
1).!
1*.!
1+.!
1,.!
1-.!
1..!
1/.!
10.!
11.!
12.!
13.!
14.!
15.!
16.!
17.!
18.!
19.!
1:.!
1;.!
1<.!
1=.!
1>.!
1?.!
1@.!
1A.!
1B.!
1C.!
1D.!
1E.!
1F.!
1G.!
1H.!
1I.!
1J.!
1K.!
1L.!
1M.!
1N.!
1O.!
1P.!
1Q.!
1R.!
1S.!
1T.!
1U.!
1V.!
1W.!
1X.!
1Y.!
1Z.!
1[.!
1\.!
1].!
1^.!
1_.!
1`.!
1a.!
1b.!
1c.!
1d.!
1e.!
1f.!
1g.!
1h.!
1i.!
1j.!
1k.!
1l.!
1m.!
1n.!
1o.!
1p.!
1q.!
1r.!
1s.!
1t.!
1u.!
1v.!
1w.!
1x.!
1y.!
1z.!
1{.!
1|.!
1}.!
1~.!
1!/!
1"/!
1#/!
1$/!
1%/!
1&/!
1'/!
1(/!
1)/!
1*/!
1+/!
1,/!
1-/!
1./!
1//!
10/!
11/!
12/!
13/!
14/!
15/!
16/!
17/!
18/!
19/!
1:/!
1;/!
1</!
1=/!
1>/!
1?/!
1@/!
1A/!
1B/!
1C/!
1D/!
1E/!
1F/!
1G/!
1H/!
1I/!
1J/!
1K/!
1L/!
1M/!
1N/!
1O/!
1P/!
1Q/!
1R/!
1S/!
1T/!
1U/!
1V/!
1W/!
1X/!
1Y/!
1Z/!
1[/!
1\/!
1]/!
1^/!
1_/!
1`/!
1a/!
1b/!
1c/!
1d/!
1e/!
1f/!
1g/!
1h/!
1i/!
1j/!
1k/!
1l/!
1m/!
1n/!
1o/!
1p/!
1q/!
1r/!
1s/!
1t/!
1u/!
1v/!
1w/!
1x/!
1y/!
1z/!
1{/!
1|/!
1}/!
1~/!
1!0!
1"0!
1#0!
1$0!
1%0!
1&0!
1'0!
1(0!
1)0!
1*0!
1+0!
1,0!
1-0!
1.0!
1/0!
100!
110!
120!
130!
140!
150!
160!
170!
180!
190!
1:0!
1;0!
1<0!
1=0!
1>0!
1?0!
1@0!
1A0!
1B0!
1C0!
1D0!
1E0!
1F0!
1G0!
1H0!
1I0!
1J0!
1K0!
1L0!
1M0!
1N0!
1O0!
1P0!
1Q0!
1R0!
1S0!
1T0!
1U0!
1V0!
1W0!
1X0!
1Y0!
1Z0!
1[0!
1\0!
1]0!
1^0!
1_0!
1`0!
1a0!
1b0!
1c0!
1d0!
1e0!
1f0!
1g0!
1h0!
1i0!
1j0!
1k0!
1l0!
1m0!
1n0!
1o0!
1p0!
1q0!
1r0!
1s0!
1t0!
1u0!
1v0!
1w0!
1x0!
1y0!
1z0!
1{0!
1|0!
1}0!
1~0!
1!1!
1"1!
1#1!
1$1!
1%1!
1&1!
1'1!
1(1!
1)1!
1*1!
1+1!
1,1!
1-1!
1.1!
1/1!
101!
111!
121!
131!
141!
151!
161!
171!
081!
191!
1:1!
1;1!
1<1!
1=1!
1>1!
1?1!
1@1!
1A1!
1B1!
1C1!
1D1!
1E1!
1F1!
1G1!
1H1!
1I1!
1J1!
1K1!
1L1!
1M1!
1N1!
1O1!
1P1!
1Q1!
1R1!
1S1!
1T1!
1U1!
1V1!
1W1!
1X1!
1Y1!
1Z1!
1[1!
1\1!
1]1!
1^1!
1_1!
1`1!
1a1!
1b1!
1c1!
1d1!
1e1!
1f1!
1g1!
1h1!
1i1!
1j1!
1k1!
1l1!
1m1!
1n1!
1o1!
1p1!
1q1!
1r1!
1s1!
1t1!
1u1!
1v1!
1w1!
1x1!
1y1!
1z1!
1{1!
1|1!
1}1!
1~1!
1!2!
1"2!
1#2!
1$2!
1%2!
1&2!
1'2!
1(2!
1)2!
1*2!
1+2!
1,2!
1-2!
1.2!
1/2!
102!
112!
122!
132!
142!
152!
162!
172!
182!
192!
1:2!
1;2!
1<2!
1=2!
1>2!
1?2!
1@2!
1A2!
1B2!
1C2!
1D2!
1E2!
1F2!
1G2!
1H2!
1I2!
1J2!
1K2!
1L2!
1M2!
1N2!
1O2!
1P2!
1Q2!
1R2!
1S2!
1T2!
1U2!
1V2!
1W2!
1X2!
1Y2!
1Z2!
1[2!
1\2!
1]2!
1^2!
1_2!
1`2!
1a2!
1b2!
1c2!
1d2!
1e2!
1f2!
1g2!
1h2!
1i2!
1j2!
1k2!
1l2!
1m2!
1n2!
1o2!
1p2!
1q2!
1r2!
1s2!
1t2!
1u2!
1v2!
1w2!
1x2!
1y2!
1z2!
1{2!
1|2!
1}2!
1~2!
1!3!
1"3!
1#3!
1$3!
1%3!
1&3!
1'3!
1(3!
1)3!
1*3!
1+3!
1,3!
1-3!
1.3!
1/3!
103!
113!
123!
133!
143!
153!
163!
173!
183!
193!
1:3!
1;3!
1<3!
1=3!
1>3!
1?3!
1@3!
1A3!
1B3!
1C3!
1D3!
1E3!
1F3!
1G3!
1H3!
1I3!
1J3!
1K3!
1L3!
1M3!
1N3!
1O3!
1P3!
1Q3!
1R3!
1S3!
1T3!
1U3!
1V3!
1W3!
1X3!
1Y3!
1Z3!
1[3!
1\3!
1]3!
1^3!
1_3!
1`3!
1a3!
1b3!
1c3!
1d3!
1e3!
1f3!
1g3!
1h3!
1i3!
1j3!
1k3!
1l3!
1m3!
1n3!
1o3!
1p3!
1q3!
1r3!
1s3!
1t3!
1u3!
1v3!
1w3!
1x3!
1y3!
1z3!
1{3!
1|3!
1}3!
1~3!
1!4!
1"4!
1#4!
1$4!
1%4!
1&4!
1'4!
1(4!
1)4!
1*4!
1+4!
1,4!
1-4!
1.4!
1/4!
104!
114!
124!
134!
144!
154!
164!
174!
184!
194!
1:4!
1;4!
1<4!
1=4!
1>4!
1?4!
1@4!
1A4!
1B4!
1C4!
1D4!
1E4!
1F4!
1G4!
1H4!
1I4!
1J4!
1K4!
1L4!
1M4!
1N4!
1O4!
1P4!
1Q4!
1R4!
1S4!
1T4!
1U4!
1V4!
1W4!
1X4!
1Y4!
1Z4!
1[4!
1\4!
1]4!
1^4!
1_4!
1`4!
1a4!
1b4!
1c4!
1d4!
1e4!
1f4!
1g4!
1h4!
1i4!
1j4!
1k4!
1l4!
1m4!
1n4!
1o4!
1p4!
1q4!
1r4!
1s4!
1t4!
1u4!
1v4!
1w4!
1x4!
1y4!
1z4!
1{4!
1|4!
1}4!
1~4!
1!5!
1"5!
1#5!
1$5!
1%5!
1&5!
1'5!
1(5!
1)5!
1*5!
1+5!
1,5!
1-5!
1.5!
1/5!
105!
115!
125!
135!
145!
155!
165!
175!
185!
195!
1:5!
1;5!
1<5!
1=5!
1>5!
1?5!
1@5!
1A5!
1B5!
1C5!
1D5!
1E5!
1F5!
1G5!
1H5!
1I5!
1J5!
1K5!
1L5!
1M5!
1N5!
1O5!
1P5!
1Q5!
1R5!
1S5!
1T5!
1U5!
1V5!
1W5!
1X5!
1Y5!
1Z5!
1[5!
1\5!
1]5!
1^5!
1_5!
1`5!
1a5!
1b5!
1c5!
1d5!
1e5!
1f5!
1g5!
1h5!
1i5!
1j5!
1k5!
1l5!
1m5!
1n5!
1o5!
1p5!
1q5!
1r5!
1s5!
1t5!
1u5!
1v5!
1w5!
1x5!
1y5!
1z5!
1{5!
1|5!
1}5!
1~5!
1!6!
1"6!
1#6!
1$6!
1%6!
1&6!
1'6!
1(6!
1)6!
1*6!
1+6!
1,6!
1-6!
1.6!
1/6!
106!
116!
126!
136!
146!
156!
166!
176!
186!
196!
1:6!
1;6!
1<6!
1=6!
1>6!
1?6!
1@6!
1A6!
1B6!
1C6!
1D6!
1E6!
1F6!
1G6!
1H6!
1I6!
1J6!
1K6!
1L6!
1M6!
1N6!
1O6!
1P6!
1Q6!
1R6!
1S6!
1T6!
1U6!
1V6!
1W6!
1X6!
1Y6!
1Z6!
1[6!
1\6!
1]6!
1^6!
1_6!
1`6!
1a6!
1b6!
1c6!
1d6!
1e6!
1f6!
1g6!
1h6!
1i6!
1j6!
1k6!
1l6!
1m6!
1n6!
1o6!
1p6!
1q6!
1r6!
1s6!
1t6!
1u6!
1v6!
1w6!
1x6!
1y6!
1z6!
1{6!
1|6!
1}6!
1~6!
1!7!
1"7!
1#7!
1$7!
1%7!
1&7!
1'7!
1(7!
1)7!
1*7!
1+7!
1,7!
1-7!
1.7!
1/7!
107!
117!
127!
137!
147!
157!
167!
177!
187!
197!
1:7!
1;7!
1<7!
1=7!
1>7!
1?7!
1@7!
1A7!
1B7!
1C7!
1D7!
1E7!
1F7!
1G7!
1H7!
1I7!
1J7!
1K7!
1L7!
1M7!
1N7!
1O7!
1P7!
1Q7!
1R7!
1S7!
1T7!
1U7!
1V7!
1W7!
1X7!
1Y7!
1Z7!
1[7!
1\7!
1]7!
1^7!
1_7!
1`7!
1a7!
1b7!
1c7!
1d7!
1e7!
1f7!
1g7!
1h7!
1i7!
1j7!
1k7!
1l7!
1m7!
1n7!
1o7!
1p7!
1q7!
1r7!
1s7!
1t7!
1u7!
1v7!
1w7!
1x7!
1y7!
1z7!
1{7!
1|7!
1}7!
1~7!
1!8!
1"8!
1#8!
1$8!
1%8!
1&8!
1'8!
1(8!
1)8!
1*8!
1+8!
1,8!
1-8!
1.8!
1/8!
108!
118!
128!
138!
148!
158!
168!
178!
188!
198!
1:8!
1;8!
1<8!
1=8!
1>8!
1?8!
1@8!
1A8!
1B8!
1C8!
1D8!
1E8!
1F8!
1G8!
1H8!
1I8!
1J8!
1K8!
1L8!
1M8!
1N8!
1O8!
1P8!
1Q8!
1R8!
1S8!
1T8!
1U8!
1V8!
1W8!
1X8!
1Y8!
1Z8!
1[8!
1\8!
1]8!
1^8!
1_8!
1`8!
1a8!
1b8!
1c8!
1d8!
1e8!
1f8!
1g8!
1h8!
1i8!
1j8!
1k8!
1l8!
1m8!
1n8!
1o8!
1p8!
1q8!
1r8!
1s8!
1t8!
1u8!
1v8!
1w8!
1x8!
1y8!
1z8!
1{8!
1|8!
1}8!
1~8!
1!9!
1"9!
1#9!
1$9!
1%9!
1&9!
1'9!
1(9!
1)9!
1*9!
1+9!
1,9!
1-9!
1.9!
1/9!
109!
119!
129!
139!
149!
159!
169!
179!
189!
199!
1:9!
1;9!
1<9!
1=9!
1>9!
1?9!
1@9!
1A9!
1B9!
1C9!
1D9!
1E9!
1F9!
1G9!
1H9!
1I9!
1J9!
1K9!
1L9!
1M9!
1N9!
1O9!
1P9!
1Q9!
1R9!
1S9!
1T9!
1U9!
1V9!
1W9!
1X9!
1Y9!
1Z9!
1[9!
1\9!
1]9!
1^9!
1_9!
1`9!
1a9!
1b9!
1c9!
1d9!
1e9!
1f9!
1g9!
1h9!
1i9!
1j9!
1k9!
1l9!
1m9!
1n9!
1o9!
1p9!
1q9!
1r9!
1s9!
1t9!
1u9!
1v9!
1w9!
1x9!
1y9!
1z9!
1{9!
1|9!
1}9!
1~9!
1!:!
1":!
1#:!
1$:!
1%:!
1&:!
1':!
1(:!
1):!
1*:!
1+:!
1,:!
1-:!
1.:!
1/:!
10:!
11:!
12:!
13:!
14:!
15:!
16:!
17:!
18:!
19:!
1::!
1;:!
1<:!
1=:!
1>:!
1?:!
1@:!
1A:!
1B:!
1C:!
1D:!
1E:!
1F:!
1G:!
1H:!
1I:!
1J:!
1K:!
1L:!
1M:!
1N:!
1O:!
1P:!
1Q:!
1R:!
1S:!
1T:!
1U:!
1V:!
1W:!
1X:!
1Y:!
1Z:!
1[:!
1\:!
1]:!
1^:!
1_:!
1`:!
1a:!
1b:!
1c:!
1d:!
1e:!
1f:!
1g:!
1h:!
1i:!
1j:!
1k:!
1l:!
1m:!
1n:!
1o:!
1p:!
1q:!
1r:!
1s:!
1t:!
1u:!
1v:!
1w:!
1x:!
1y:!
1z:!
1{:!
1|:!
1}:!
1~:!
1!;!
1";!
1#;!
1$;!
1%;!
1&;!
1';!
1(;!
1);!
1*;!
1+;!
1,;!
1-;!
1.;!
1/;!
10;!
11;!
12;!
13;!
14;!
15;!
16;!
17;!
18;!
19;!
1:;!
1;;!
1<;!
1=;!
1>;!
1?;!
1@;!
1A;!
1B;!
1C;!
1D;!
1E;!
1F;!
1G;!
1H;!
1I;!
1J;!
1K;!
1L;!
1M;!
1N;!
1O;!
1P;!
1Q;!
1R;!
1S;!
1T;!
1U;!
1V;!
1W;!
1X;!
1Y;!
1Z;!
1[;!
1\;!
1];!
1^;!
1_;!
1`;!
1a;!
1b;!
1c;!
1d;!
1e;!
1f;!
1g;!
1h;!
1i;!
1j;!
1k;!
1l;!
1m;!
1n;!
1o;!
1p;!
1q;!
1r;!
1s;!
1t;!
1u;!
1v;!
1w;!
1x;!
1y;!
1z;!
1{;!
1|;!
1};!
1~;!
1!<!
1"<!
1#<!
1$<!
1%<!
1&<!
1'<!
1(<!
1)<!
1*<!
1+<!
1,<!
1-<!
1.<!
1/<!
10<!
11<!
12<!
13<!
14<!
15<!
16<!
17<!
18<!
19<!
1:<!
1;<!
1<<!
1=<!
1><!
1?<!
1@<!
1A<!
1B<!
1C<!
1D<!
1E<!
1F<!
1G<!
1H<!
1I<!
1J<!
1K<!
1L<!
1M<!
1N<!
1O<!
1P<!
1Q<!
1R<!
1S<!
1T<!
1U<!
1V<!
1W<!
1X<!
1Y<!
1Z<!
1[<!
1\<!
1]<!
1^<!
1_<!
1`<!
1a<!
1b<!
1c<!
1d<!
1e<!
1f<!
1g<!
1h<!
1i<!
1j<!
1k<!
1l<!
1m<!
1n<!
1o<!
1p<!
1q<!
1r<!
1s<!
1t<!
1u<!
1v<!
1w<!
1x<!
1y<!
1z<!
1{<!
1|<!
1}<!
1~<!
1!=!
1"=!
1#=!
1$=!
1%=!
1&=!
1'=!
1(=!
1)=!
1*=!
1+=!
1,=!
1-=!
1.=!
0/=!
10=!
11=!
12=!
13=!
04=!
15=!
16=!
17=!
18=!
19=!
1:=!
1;=!
1<=!
1==!
1>=!
1?=!
1@=!
1A=!
1B=!
1C=!
1D=!
1E=!
1F=!
1G=!
1H=!
1I=!
1J=!
1K=!
1L=!
1M=!
1N=!
1O=!
1P=!
1Q=!
1R=!
1S=!
1T=!
1U=!
1V=!
1W=!
1X=!
1Y=!
1Z=!
1[=!
1\=!
1]=!
0^=!
1_=!
1`=!
1a=!
1b=!
1c=!
1d=!
1e=!
1f=!
1g=!
1h=!
1i=!
1j=!
1k=!
1l=!
1m=!
1n=!
1o=!
1p=!
1q=!
1r=!
1s=!
1t=!
1u=!
1v=!
1w=!
1x=!
1y=!
1z=!
1{=!
1|=!
1}=!
1~=!
1!>!
1">!
1#>!
1$>!
1%>!
1&>!
1'>!
1(>!
1)>!
1*>!
1+>!
1,>!
1->!
1.>!
1/>!
10>!
11>!
12>!
13>!
1!
1U
xV
0W
1r!
$end
#20000
0!
0|#
0a+
#40000
1!
1|#
1a+
1Kb
1Pb
1Qb
1Rb
1Sb
1]b
1Zb
1ja
1}c
1~c
1!d
1"d
1#d
1$d
1{c
1zc
1yc
1xc
1wc
1vc
1uc
1tc
1sc
1rc
1qc
1pc
1oc
1nc
1mc
1lc
1kc
1jc
1ic
1hc
1gc
1fc
1ec
1dc
1{e
1Uc
1|c
1cd
1%d
0`k
05o
0Yk
02k
0hl
0Ak
0Bk
0Ck
0Dk
0Ek
0Fk
0Gk
0Hk
0Ik
0Jk
0Kk
0Lk
0Mk
0Nk
0Ok
0Pk
0Qk
0Rk
0Sk
0Tk
0Uk
0Vk
0Wk
0Xk
0_k
0^k
0]k
0\k
0[k
0Zk
0sn
0'j
0*j
0~i
0}i
0|i
0{i
1!,
14,
1x]
1L.
0"^
0X,
1U-
1[-
1*.
10.
16.
0=8
1K>
0!@
1N\
1O\
1*\
0b+
1s]
1k+
1l+
1#,
1*,
1,,
12,
1j]
x(_
x_o
1Kq
0#l
0xo
0xq
1cq
0Mp
1gq
0c<!
0d<!
0e<!
0d=!
0e=!
1Xi
04<!
0%i
16*
1t]
15,
1a-
17.
0O\
0#\
x1_
0+\
0r]
x)_
x,_
x-_
x/_
0Mq
1`&
x[o
1lo
1xo
15"
1z(
1v]
0x*
1#\
01_
0$\
x:_
1z$
1ko
1[o
0lo
0)'
1k#
xO(
xM(
xL(
xI(
0z(
0r!
1$\
1:_
0%\
x8$
x:$
x;$
x>$
0z$
1jo
0ko
x^
x[
xZ
xX
0k#
xV(
1%\
0&\
x?$
1io
0jo
x_
1V(
1&\
0'\
1?$
1ho
0io
1_
1'\
0(\
1go
0ho
1(\
0)\
0go
1)\
0H(
0w*
0.$
0('
0H!
0U
1H(
1w*
1.$
1('
1H!
1U
#60000
0!
0|#
0a+
#80000
1!
1|#
1a+
1hb
1lb
1Jb
0Kb
1:`
1u_
1bb
1ca
1\b
1`b
1`a
1^b
1]a
1[a
0Uc
1jb
0cd
1bd
1v_
1r_
04o
15o
07j
12k
0dn
0fn
0+j
0in
0-j
0)j
0ln
0/j
0Cm
09j
05j
1q]
1(,
0a-
1u-
0z-
0L.
11,
1_D
1d-
1q4
1K\
1$,
1`,
1b+
0s]
0t]
1c+
0k+
0l+
0s+
0#,
1),
0,,
1-,
02,
0j]
x&_
xco
1<r
1Mq
0Kq
0vl
0sl
0|p
0ro
0~p
14<!
14=!
05=!
0Jq
1G(
1=)
1@+
19)
17*
06*
1f)
1d)
1(*
1%*
1:)
1d+
1t]
0c+
1{-
1&7
1r4
1a,
1r]
0v]
x*_
x+_
0Mq
0Iq
1/$
1)%
1O'
1-%
1_&
0`&
10&
12&
15&
18&
1,%
0d+
0yq
0qo
0po
1I!
1+
1*
1'
1W
05"
14"
1'#
1%#
1f"
1c"
1o]
1v]
1Iq
x'_
0"\
0o]
1mo
xao
xK(
xJ(
1v(
1t(
x._
0#\
x<$
x=$
1~$
1"%
1lo
x]
x\
1q#
1o#
0$\
1ko
xN(
0%\
x9$
1jo
xY
0&\
1io
0'\
1ho
0(\
1go
0)\
0H(
0w*
0.$
0('
0H!
0U
#100000
0!
0|#
0a+
#120000
1!
1|#
1a+
0hb
1W`
0lb
1[`
19`
1Kb
0:`
15e
0bb
1Q`
1,e
1ab
1ba
0`b
1O`
1[b
1)e
0^b
1U`
0]a
1<f
1\a
1:f
1Bd
1%e
1Dd
1L`
0{e
0jb
1Y`
1cd
16e
05o
0bm
17j
1hl
0Um
0!l
0}k
0en
1fn
0^m
1+j
0(j
0Xm
1-j
0kn
0.j
0Zm
1/j
1Cm
0Bm
0dm
19j
0`m
15j
1r+
1n+
0q]
1$@
1+,
1+C
0[-
0{-
1$.
0*.
00.
06.
0_D
1u9
1z<
1"E
0d-
1}-
1S4
1.\
1TF
1*H
1ZI
1/K
1_L
13N
1gO
19Q
1lR
1>T
1qU
1CW
1xX
1JZ
0*\
0$,
0`,
1k]
0b+
1s]
1l+
1u+
1v+
0}+
0),
0*,
0-,
1j]
1Kq
0Dq
1vl
1sl
1#l
0Nq
0Pq
0Rq
0Tq
0Vq
0Xq
0Zq
0\q
0&q
0"q
0$q
0(q
0.q
0*q
0bo
0do
0}p
1~p
0,q
0>q
0<q
1c<!
1d<!
1e<!
0f<!
1d=!
06q
04q
1Jq
0Fq
16*
1W*
1d*
1e*
1f*
1g*
1h*
1i*
1j*
1k*
1l*
1m*
1n*
1o*
1p*
1q*
1r*
1s*
1C+
1e)
0d)
1.*
1[*
1]*
1c*
1,*
1a*
1&*
1**
1_*
1U*
1Y*
0t]
1c+
1n]
07.
0&7
1,6
0'.
0-.
03.
0T4
1&_
0Q-
0S-
0X-
1+\
0a,
0r]
0Hq
1Mq
1`&
1!'
1r&
1q&
1p&
1o&
1n&
1m&
1l&
1k&
1j&
1i&
1h&
1g&
1f&
1e&
1d&
1c&
1m'
11&
02&
19&
1{&
1y&
1s&
1;&
1u&
17&
1=&
1w&
1#'
1}&
1d+
1yq
0co
0no
1po
15"
1B!
1@!
1>!
1<!
1:!
18!
16!
14!
13!
12!
11!
10!
1/!
1.!
1-!
1,!
1+!
1*!
1)!
1(!
1'!
1&!
1%!
1$!
1F#
0'#
1&#
1<"
1:"
18"
1e"
1z*
1|*
0v]
0Iq
1x*
0)_
0-_
0._
1H'
1F'
1o]
1)'
1S
1Q
1u(
0t(
1r!
1!%
0"%
0q#
1p#
0N(
0M(
0I(
09$
0:$
0>$
0^
0Z
0Y
#140000
0!
0|#
0a+
#160000
1!
1|#
1a+
0W`
1Ib
1lb
0[`
0Jb
0Kb
1:`
1Ub
1Xb
0Rb
1^c
0Q`
1Tc
0ab
1P`
0\b
1+e
0O`
0[b
1aa
1Qc
0U`
1K-
0<f
0\a
1;f
1!.
0[a
1$e
0%e
1-c
1Cd
0Dd
0L`
1lf
1jf
1hf
1ff
1bf
1`f
1Uc
1jb
0Y`
1ad
0cd
0bd
1_c
0<k
14o
15o
03o
1bm
07j
02k
1Um
1!l
0~k
0hj
1dn
0)=!
1en
0)>!
1^m
0.k
0jn
1(j
1Xm
1)j
0Ym
1.j
01k
1Zm
0;k
1}i
0%j
0"j
0Cm
1dm
09j
1`m
0r+
1u]
0n+
1q]
1z+
1z,
1Y4
1r5
0p,
1>3
0V4
1o4
10\
1I\
0!,
0_,
1b,
1f,
1I-
1^D
0x]
0$@
1WA
1a-
0u-
1z-
1L.
0+C
1[-
1{-
1*.
10.
16.
1.,
05,
1@,
0u9
0z<
0"E
0}-
0$.
0TF
0*H
0ZI
0/K
0_L
03N
0gO
09Q
0lR
0>T
0qU
0CW
0xX
0JZ
0k]
0q4
0K\
0d+
1e+
x0_
1b+
0s]
1t]
0c+
1k+
1s+
1w+
1#,
1*,
1,,
12,
x&_
0S4
0.\
1bo
1do
xco
0<r
0Mq
0Kq
x]o
1Iq
1|p
1ro
1Dq
1Nq
1Pq
1Rq
1Tq
1Vq
1Xq
1Zq
1\q
1&q
1"q
1$q
1(q
1.q
1*q
1f<!
1}p
1,q
1>q
1<q
0c<!
0d<!
0e<!
0d=!
16q
04<!
04=!
15=!
02q
14q
036!
0ml
0h=!
0/>!
0h<!
1/=!
0^<!
1Fj
0S=!
0$=!
0;j
0]i
0Jq
0Lq
1Fq
07*
06*
18*
0W*
0d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
0r*
0s*
0C+
1D+
0f)
0e)
0.*
0[*
0]*
0c*
1>+
1'*
0,*
0a*
1+*
1`*
1;+
0**
0_*
0U*
0Y*
1d+
0e+
0t]
1f+
0n]
0z,
1A3
0Y4
1p4
13\
1J\
1h,
0{-
0,6
17.
0r4
0o]
x4_
x7_
x8_
x9_
1r]
1v]
x)_
x-_
x._
1'.
1-.
13.
1T4
1Q-
1S-
1X-
0'_
1Hq
0Eq
1Mq
0Iq
0_&
0`&
1^&
0!'
0r&
0q&
0p&
0o&
0n&
0m&
0l&
0k&
0j&
0i&
0h&
0g&
0f&
0e&
0d&
0c&
0m'
1l'
00&
01&
09&
0{&
0y&
0s&
1K'
16&
0;&
0u&
1<&
1v&
1N'
0=&
0w&
0#'
0}&
0f+
1ao
1qo
1no
0ll
0g=!
0$>!
0g<!
1$=!
0S<!
1;j
05"
04"
13"
0B!
0@!
0>!
0<!
0:!
08!
17!
06!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0F#
1E#
0&#
0%#
0<"
1;"
0:"
08"
14
11
1d"
0z*
0|*
1t*
0u*
0v]
1l]
1o]
1Eq
1"\
0._
0H'
0F'
1''
0&'
0l]
0mo
0S
0Q
1u!
0t!
xN(
xM(
xI(
xU(
xT(
xS(
xP(
0v(
0u(
1#\
x9$
x:$
x>$
x@$
xA$
xB$
xE$
0~$
0!%
0lo
x^
xZ
xY
xe
xb
xa
x`
0p#
0o#
0N(
1$\
09$
0ko
0Y
1%\
0jo
1&\
0io
1'\
0ho
1(\
0go
1)\
1H(
1w*
1.$
1('
1H!
1U
#180000
0!
0|#
0a+
#200000
1!
1|#
1a+
1hb
18`
1[`
09`
1Kb
0:`
1Wb
0u_
1bb
0P`
1\b
0ba
1Sc
1`b
0aa
1*e
1^b
0ja
1ka
1s_
1R-
1]a
0;f
1(.
1[a
0:f
1,c
1;a
0Bd
1%e
0-c
0Cd
0lf
1>c
0jf
1<c
0hf
1:c
0ff
18c
0bf
14c
1af
0`f
12c
1{e
1=a
1Y`
1cd
0v_
1q_
1l_
1i_
05o
0bm
0Fn
0hl
0mj
0oj
0sj
0uj
0wj
0yj
1~k
1hj
1}k
0Dn
0gj
0dn
0k<!
0fn
0k=!
0|l
0tn
1sn
0+j
1jn
0-j
00k
1kn
0)j
1Ym
0/j
0$j
1Cm
1Bm
0dm
0Am
05j
1$,
1`,
1n]
0&_
0q]
0>3
0o5
1*6
00\
0WA
0a-
1u-
0z-
0L.
0+,
0@,
1R,
0.,
1>8
1"@
0K>
0N\
1O\
1:8
1|?
0}[
0U-
0I\
1d-
0*.
1r4
16F
1<I
1AL
1FO
1MR
1Z[
1RU
1SX
1*\
1&7
1k]
1P.
1q4
0b+
1s]
0k+
0l+
1x+
0#,
0,,
1-,
02,
0j]
1Kq
0ro
0zp
0Dq
0po
0#l
0?p
0Hp
06p
0Rp
0<o
0:o
0Do
0Bo
0qo
1e<!
0~p
1h=!
1e=!
1vq
0fq
0jq
0xo
1xq
1Mp
0"p
0yo
14<!
14=!
05=!
12q
1/>!
09=!
1^=!
1^<!
1Jq
1co
0Hq
0vl
0sl
12*
1/*
1>)
09)
16*
1W*
1D)
1C+
1F)
1f)
1d)
1<)
0'*
1<+
0&*
0+*
0`*
0:)
1U*
1t]
1a,
0*_
0+_
0A3
0r5
1+6
03\
1{-
x;_
0%\
xH_
0O\
0#\
x1_
0>8
0"@
0J\
1e-
x&_
xS_
xR_
x^_
x]_
x|^
x$_
x~^
x"_
0+\
0"\
x'_
0r]
0Mq
1?&
1B&
1(%
0-%
1`&
1!'
1p%
1m'
1n%
10&
12&
1*%
06&
1M'
07&
0<&
0v&
0,%
1#'
xao
1mo
x;o
x9o
xCo
xAo
xco
0to
1g=!
1"p
1yo
x[o
1lo
1xo
xIo
1jo
xUo
1$>!
08=!
1S=!
1S<!
0yq
1A"
1>"
0+
0*
1(
1&
15"
1B!
1@!
07!
1`"
1^"
1F#
1'#
1%#
0e"
0d"
13
0;"
1t(
18+
16+
1:+
14+
12+
10+
1.+
1,+
1v(
1z(
1")
1{(
1v]
0x*
x?_
xB_
xC_
xD_
0&\
xL_
xO_
xP_
01_
0$\
x:_
0;_
1%\
0H_
xW_
xX_
xZ_
x[_
xb_
xc_
xe_
xf_
x*_
x+_
x._
1"%
1,'
1.'
1*'
10'
12'
14'
16'
18'
1~$
1z$
1t$
1y$
1Io
0jo
1Uo
1ko
1[o
1io
0)'
1q#
1o#
1k#
1j#
1e#
1C
1A
1?
1=
1;
19
17
15
xD(
xB(
xF(
x@(
0")
0{(
0z(
0K(
0J(
0r!
0'\
1:_
0%\
0?_
0B_
0C_
0D_
1&\
0L_
0O_
1P_
x2$
x4$
x0$
x6$
0t$
0y$
0z$
0<$
0=$
0io
1jo
1ho
xP!
xN!
xL!
xJ!
0k#
0j#
0e#
0]
0\
xN(
xK(
xJ(
xr(
xq(
xo(
xn(
xk(
xj(
xh(
xg(
xV(
xd(
xc(
x`(
x\(
x[(
xZ(
xW(
0(\
0&\
1'\
x9$
x<$
x=$
x[$
x\$
x^$
x_$
xT$
xU$
xW$
xX$
x?$
xM$
xN$
xQ$
xG$
xH$
xI$
xL$
0ho
1io
1go
x]
x\
xY
x!!
x~
x|
x{
xx
xw
xu
xt
x_
xq
xn
xm
xl
xi
xh
xg
1d(
0c(
0`(
0\(
0[(
0Z(
0W(
1V(
0)\
0'\
1(\
1M$
0N$
0Q$
0G$
0H$
0I$
0L$
1?$
0go
1ho
0q
0n
1m
0l
0i
0h
0g
1_
0(\
1)\
1go
0H(
0w*
0)\
0.$
0('
0H!
0U
1H(
1w*
1.$
1('
1H!
1U
0H(
0w*
0.$
0('
0H!
0U
#220000
0!
0|#
0a+
#240000
1!
1|#
1a+
0hb
1W`
0lb
1Jb
0Kb
1:`
1Vb
05e
0bb
1Q`
1ba
0+e
0`b
1O`
1[b
0*e
1Rc
0^b
1U`
0]a
1<f
1t-
1\a
14.
1:f
1#e
0$e
1Bd
0%e
1-c
1<a
1Dd
1lf
0>c
16E
1jf
0<c
1>H
0:c
1CK
08c
1GN
1MQ
04c
1RT
0af
13c
02c
1WW
1^Z
0{e
0Uc
0=a
0jb
0cd
1bd
06e
1k_
04o
15o
17j
1Fn
12k
1hl
0E(!
03+!
1mj
0nj
0!.!
1oj
0m0!
0h2!
1sj
0h3!
1uj
0h4!
1wj
0h5!
1yj
0!l
0En
0hj
0}k
0i<!
0en
0:=!
1fn
0^m
1+j
0/k
0(j
0Xm
1-j
0kn
0Zm
1/j
0#j
0Cm
19j
0`m
15j
1r+
1A2
1q]
1y+
0z+
1w<
1$@
1+,
0|?
1E@
1+C
1U-
0[-
0{-
1$.
00.
0R,
1T,
1-7
1r9
1u9
1z<
1&C
1"E
0u-
0*6
06.
0o4
1,6
06F
1QF
0<I
1WI
0AL
1\L
0FO
0MR
0Z[
1aO
1hR
0RU
1mU
1#W
0SX
1nX
1u[
0*\
0e-
0$,
0`,
1b+
0s]
0t]
1c+
0s+
0w+
0x+
0|+
0~+
0',
0-,
1p]
1<r
1Mq
0Kq
1vl
1sl
1to
1#l
0D(!
02+!
1?p
0Dp
0~-!
1Hp
0l0!
0g2!
16p
1Rp
1<o
0g3!
1:o
0g4!
1Do
0g5!
1Bo
0no
1h<!
1c<!
19=!
15=!
0,q
0hp
0>q
0<q
0qp
0up
1d<!
0f<!
1d=!
0e=!
06q
0lp
1fq
04q
0np
1]i
0xi
0Jq
0xp
0Fq
10*
17*
06*
0D)
1E)
0C+
0D+
1E+
1e)
0d)
1.*
1[*
1]*
1c*
1=+
1,*
1a*
1&*
1**
1_*
1Y*
0d+
1e+
1t]
0c+
1B2
1x<
1"@
1N\
1s9
0F;
1'C
0+6
07.
0p4
0S_
0R_
0^_
0]_
0|^
0$_
0~^
x!_
0"_
1+\
0a,
1r]
0v]
0Mq
1Iq
1A&
1_&
0`&
0p%
1o%
0m'
0l'
1k'
11&
02&
19&
1{&
1y&
1s&
1L'
1;&
1u&
17&
1=&
1w&
1}&
1d+
0e+
1f+
1yq
1;o
19o
1Co
1Ao
1g<!
18=!
0sq
1pq
0zo
0xq
0"p
0|o
0uo
1@"
05"
14"
0`"
1_"
0F#
0E#
1D#
0'#
1&#
1<"
1:"
18"
1>!
1<!
1:!
18!
16!
14!
12
1e"
08+
17+
06+
0:+
04+
02+
00+
0.+
0,+
1u(
0o]
1v]
0Eq
0Iq
1x*
x2_
x<_
xH_
1O\
x=_
1)C
0W_
0X_
0Z_
1[_
0b_
0c_
0e_
1f_
0f+
0,'
1-'
0.'
0*'
00'
02'
04'
06'
08'
1!%
1o]
1l]
1Eq
0*p
xQo
0xo
xIo
xSo
xYo
1)'
0C
0A
0?
0=
0;
09
18
07
05
1p#
0D(
xC(
0B(
0F(
0@(
1|(
1")
1~(
1x(
1r!
x6_
x:_
xL_
xO_
xP_
x1_
xA_
xB_
xD_
xE_
xG_
0l]
02$
x3$
04$
00$
06$
1x$
1t$
1v$
1|$
xKo
x[o
0P!
0N!
xM!
0L!
0J!
1m#
1i#
1g#
1e#
1r(
0q(
0o(
0n(
1k(
0j(
0h(
0g(
1$)
1z(
x5_
xM_
1[$
0\$
0^$
0_$
1T$
0U$
0W$
0X$
1r$
1z$
0!!
0~
0|
1{
0x
0w
0u
1t
1k#
1c#
x](
x\(
xZ(
xY(
xd(
xc(
x`(
xV(
xR(
xF$
xG$
xI$
xJ$
xM$
xN$
xQ$
x?$
xC$
xj
xi
xg
xf
xq
xn
xm
xc
x_
xa(
xQ(
xP$
xD$
xp
xd
#260000
0!
0|#
0a+
#280000
1!
1|#
1a+
0W`
0[`
19`
1Kb
0:`
0Wb
0Vb
0Qb
0Sb
0^c
0Q`
0]b
1+e
0Sc
0O`
0[b
1aa
0Rc
0U`
0<f
0\a
1;f
0[a
1@d
1+c
0,c
0;a
1%e
0-c
0<a
1Cd
1<d
1:d
18d
16d
1>c
1<c
1hf
1ff
1bf
03c
1(V
1`f
1Uc
1>d
0Y`
1mb
1cd
0_c
1j_
1<k
05o
0:j
1bm
0yk
02k
0~,!
1nj
0wj
0yj
0qk
0sk
0uk
0wk
0~k
1En
1hj
1Dn
1gj
0fj
0{k
1dn
1en
1^m
1/k
0jn
1(j
1Xm
10k
1*j
1Zm
1;k
1~i
1|i
1#j
1$j
1Cm
0Bm
1dm
1`m
0r+
0A2
0d-
0q]
1>3
1o5
0QF
0WI
0\L
0aO
0hR
0mU
0nX
0u[
10\
0y+
1z+
1_,
0b,
0^D
0w<
0$@
1!^
1|?
0E@
0+C
0U-
1[-
0$.
10.
18E
1@H
1EK
1IN
1OQ
1TT
1YW
1`Z
1.,
1@,
0T,
0-7
0r9
0u9
0z<
0&C
0"E
0,6
0k]
0P.
0q4
0b+
1s]
1k+
1w+
0{+
0*,
1,,
1/,
00,
1m]
1$2
1S4
1l5
1y9
1~<
1(@
1/C
0#W
1.\
1I]
0\o
0bo
1Dp
0Lo
0Jo
0To
0Ro
0`o
0do
0Zo
1Kq
1ro
1zp
1Dq
1no
1,q
1hp
1>q
1<q
1qp
1up
0?(!
0-+!
0y-!
0g0!
0b2!
0b3!
0b4!
0b5!
0d<!
1f<!
0d=!
1e=!
16q
1lp
0fq
0Yi
14q
1np
136!
0]i
1xi
0/>!
1D(!
12+!
1~-!
1l0!
1g2!
1g3!
1g4!
1g5!
0^=!
0^<!
1Jq
1~p
1xp
1Fq
11*
16*
0W*
0E)
1C+
0F)
0f)
0e)
0.*
0[*
0]*
0c*
0=+
1'*
0,*
0a*
0<+
0**
0_*
0U*
0Y*
0t]
1c+
0B2
0&7
1A3
1r5
13\
0x<
1#^
0"@
1a-
17.
0N\
0s9
1F;
0'C
0r4
0r]
0'.
0-.
03.
0T4
1&_
0s-
0v-
0m5
0!_
0Q-
0S-
0X-
1Mq
1@&
1`&
0!'
0o%
1m'
0n%
00&
01&
09&
0{&
0y&
0s&
0L'
16&
0;&
0u&
0M'
0=&
0w&
0#'
0}&
0d+
1e+
0co
1qo
1sq
0pq
1zo
1xq
1"p
1|o
0$>!
0S=!
0S<!
1po
1uo
1?"
15"
0B!
0@!
0>!
0<!
0:!
08!
06!
04!
0_"
0^"
1F#
0&#
0%#
0<"
0:"
08"
03
02
1d"
1"+
1z*
07+
1*+
1(+
1&+
1$+
1{*
1|*
1~*
0u(
0t*
1u*
0v]
1Iq
0O\
0)C
1"\
x&_
0)_
0-_
0._
1f+
1B'
1H'
0-'
1:'
1<'
1>'
1@'
1G'
1F'
1D'
0!%
0''
1&'
0o]
0Eq
xco
0mo
1*p
1xo
1S
1R
1Q
1O
1M
1K
1I
1G
1E
08
0p#
0u!
1t!
0C(
0v(
0|(
0")
0~(
0t(
0x(
1#\
x)_
x-_
x._
1l]
03$
0~$
0x$
0t$
0v$
0"%
0|$
0lo
0M!
0q#
0o#
0m#
0i#
0g#
0e#
0N(
0M(
0I(
0$)
0z(
1$\
09$
0:$
0>$
0r$
0z$
0ko
0^
0Z
0Y
0k#
0c#
xN(
xM(
xI(
1%\
x9$
x:$
x>$
0jo
x^
xZ
xY
1&\
0io
1'\
0ho
1(\
0go
1)\
1H(
1w*
1.$
1('
1H!
1U
#300000
0!
0|#
0a+
#320000
1!
1|#
1a+
1hb
1Hb
0Ib
0Jb
0Kb
1:`
1Wb
0Pb
0ca
0\b
1Sc
1`b
0aa
1*e
1_b
0Zb
1A,
1ja
0ka
0R-
1]a
1q-
0;f
0(.
1[a
0:f
1X.
0@d
1$e
0Bd
0%e
1-c
0Cd
0Dd
1l8
0<d
1q;
0:d
1v>
08d
1~A
06d
0lf
0jf
0hf
1:c
0ff
18c
0bf
14c
0`f
12c
1{e
0>d
1`d
1kb
0ad
1\`
0cd
0bd
1^a
0q_
0k_
0j_
0gn
14o
15o
0em
13o
08j
02o
1yk
0hl
0mj
0oj
0sj
0uj
1qk
0k6!
1sk
0k7!
1uk
0k8!
1wk
0k9!
1!l
1~k
0hj
1}k
1{k
0k;!
0dn
1k<!
0<=!
0fn
1k=!
1tn
0sn
0k:!
1'j
0,j
1jn
0-j
00k
1)j
1ln
1{i
0$j
0Cm
05j
1],
0>3
0o5
1QF
1WI
1\L
1aO
1hR
1mU
1%W
1nX
1u[
00\
04,
0f,
0I-
0(,
0a-
1z-
07.
0!^
1"^
0@,
1R,
0.,
1X,
1N-
0[-
1$.
00.
08E
0@H
0EK
0IN
0OQ
0TT
0YW
0`Z
0#^
1>8
1"@
0:8
1K>
0|?
1~[
1N\
1O\
0$2
0S4
0l5
0.\
0y9
0~<
0(@
0/C
1*\
0I]
0f+
1g+
1$,
1d+
0e+
1m+
1b+
0s]
1t]
0c+
1l+
1s+
1{+
1|+
1#,
1',
1),
1-,
10,
12,
1g]
1j]
0<r
0Mq
0Kq
0Iq
0sl
1Eq
1\o
0#l
1Lo
1Jo
1To
1Ro
1bo
1`o
1do
1Zo
0xo
0xq
04p
1fq
0Mp
1jq
0"p
0yo
1?(!
1-+!
1y-!
1g0!
1b2!
1b3!
1b4!
1b5!
1d<!
0f<!
1d=!
0f=!
0Xi
1Yi
04=!
1ml
1%i
1/>!
0D(!
02+!
0},!
0~-!
0l0!
0g2!
0g3!
0g4!
0g5!
1^=!
1^<!
0ul
01*
00*
0>)
1c)
07*
06*
1T*
08*
19*
0C+
1D+
1f)
1d)
0'*
1<+
0%*
0d+
0t]
0u]
1n+
1f+
0g+
1h+
0^,
1a,
1g,
0A3
0r5
1RF
1XI
1]L
1bO
1iR
1nU
1(W
1oX
1v[
03\
0R,
0h,
1a-
17.
x;_
0%\
0>8
0"@
1!\
0O\
0#\
1'.
1-.
13.
1T4
1s-
1v-
1m5
1Q-
1S-
1X-
0'_
0=_
0<_
0G_
0+\
0l]
1%,
14,
1o]
1r]
1v]
0Cq
0Eq
1Lq
1Mq
1Iq
0@&
0A&
0(%
13&
0_&
0`&
1$'
0^&
1]&
0m'
1l'
10&
12&
06&
1M'
08&
0h+
0n]
1o+
0%i
0rl
1Ko
1So
1Qo
1ao
1lo
1xo
03p
1"p
1yo
1jo
xUo
1ll
1$>!
0C(!
01+!
0r,!
0}-!
0k0!
0f2!
0f3!
0f4!
0f5!
1S=!
1S<!
0mq
0yq
1kl
0@"
0?"
0&
1(#
1'#
1%#
05"
04"
03"
12"
1C!
0F#
1E#
0f"
0d"
13
0"+
0*+
0(+
0&+
0$+
0z*
0{*
0|*
0~*
1z(
1")
1{(
0o]
0v]
1l]
1i]
1Hq
1Cq
0x*
0&\
0;_
1%\
0H_
0)\
x%_
1#\
01_
0$\
0._
x?_
0A_
xC_
1E_
0M_
1\,
1h,
1R,
1k]
0B'
0:'
0<'
0>'
0@'
0H'
0G'
0F'
0D'
1z$
1t$
1y$
0i]
0Dq
0ll
0nl
1ko
1[o
0lo
xeo
1Io
0jo
1Uo
1io
0)'
0S
0R
0Q
0O
0M
0K
0I
0G
0E
1k#
1j#
1e#
0z(
1s(
0")
0{(
0r!
0'\
0?_
0B_
0C_
0D_
1&\
0L_
0O_
1P_
x._
1$\
05_
0%\
0_,
1b,
0z$
1#%
0t$
0y$
1jo
0ko
0io
1ho
1r#
0k#
0j#
0e#
0a(
1](
x[(
0Y(
xW(
0N(
0H(
0w*
0(\
1'\
1%\
0&\
0P$
1F$
xH$
0J$
xL$
09$
0.$
0('
1io
0jo
0ho
1go
0p
xl
0j
xh
1f
0Y
0H!
0U
1t*
0u*
0Q(
xN(
1d(
0c(
0`(
0\(
0[(
0Z(
0W(
1(\
1&\
0'\
1''
0&'
0D$
x9$
1M$
0N$
0Q$
0G$
0H$
0I$
0L$
1ho
0io
0go
1u!
0t!
0d
xY
0q
0n
1m
0l
0i
0h
0g
1'\
0(\
1go
0ho
1(\
0go
#340000
0!
0|#
0a+
#360000
1!
1|#
1a+
1W`
17`
08`
1lb
09`
1Kb
0:`
1Pb
1Qb
1bb
1p_
1]b
0,e
1ab
0ba
1O`
1[b
0*e
1Rc
1N`
1Zb
0`a
1^b
0ja
1ka
0s_
0]a
1<f
0[a
1:f
1,c
1%e
0-c
1mf
0>c
06E
1-a
0<c
0>H
1+a
0:c
0CK
1)a
08c
0GN
1'a
0MQ
1%a
04c
0RT
1#a
02c
0WW
1!a
0^Z
1}`
0{e
0Uc
1cb
1jb
1Z`
1cd
1Ed
0^a
1=f
1t_
1k_
1gn
0"l
05o
0cm
07j
00j
12k
1hl
0(n
1E(!
0*n
13+!
1mj
0,n
1!.!
1oj
0.n
1m0!
00n
1h2!
1sj
02n
1h3!
1uj
04n
1h4!
1wj
06n
1h5!
1yj
1hj
0gj
1dn
1fn
1|l
0tn
1sn
0+j
1in
0'j
0Wm
0/k
0(j
0Xm
1kn
0.j
0*j
0yl
0/j
0|i
0{i
1Cm
1Bm
09j
1Am
0@m
0`m
1r+
0k]
1p+
00_
1^,
0a,
0g,
1u]
0n+
0&_
1q]
0m+
0%,
1f,
1I-
1^D
0a-
1u-
07.
1L.
0"^
0+,
1.,
1+C
0R,
1T,
1NC
0X,
0N-
1U-
1{-
1#^
1_D
1>8
1"@
0K>
0~[
0N\
1O\
1:8
1|?
0QF
12F
14F
0WI
1;I
0lJ
0\L
1@L
0aO
1EO
1cO
0hR
1JR
0mU
1NU
1PU
0nX
1qX
1rX
0u[
1x[
1y[
0*\
0$,
0],
0b+
1s]
0v+
0{+
0|+
0#,
0-,
02,
0g]
0j]
0m]
0p]
1{]
1}[
0vq
0fo
1Kq
1ul
1sl
1#l
08p
09p
1D(!
0Ap
0Bp
12+!
0Jp
0Kp
1~-!
0uq
1l0!
0Zp
0-p
1g2!
0/p
1g3!
1nq
0+p
1g4!
0$p
0%p
1g5!
0fq
0jq
0xo
1xq
14p
1Mp
0"p
0yo
0e=!
1f=!
00q
06q
1Xi
04<!
05=!
036!
0ml
1rl
0Jq
1co
0Lq
1mq
1yq
0kl
1]o
1Dq
0Fq
10*
1;)
0c)
16*
1V*
1b)
1`)
1^)
1\)
1Z)
1X)
1V)
1T)
1C+
0f)
0d)
0<)
0(*
1-*
1b*
1=+
1,*
1a*
0&*
1?)
1Y*
1t]
0u]
1n]
0o+
1h]
04_
07_
08_
1_,
0b,
0+_
0\,
0_D
1M.
0#^
1a-
x;_
0%\
xH_
0!\
0O\
0#\
x1_
0>8
0"@
0RF
15F
0XI
0&\
xR_
0]L
x^_
0bO
0'\
x]_
0iR
1LR
0nU
1QU
0oX
1sX
0v[
1z[
1+\
0r]
0j,
0D-
0Bq
0Hq
1Lq
0Mq
1A&
1+%
03&
1`&
1"'
1R%
1T%
1V%
1X%
1Z%
1\%
1^%
1`%
1m'
00&
02&
0*%
05&
1:&
1t&
1L'
1;&
1u&
07&
1'%
1}&
1k]
0p+
07p
1C(!
0@p
11+!
0Ip
1}-!
0Sp
1k0!
x;o
1ho
1f2!
x9o
1f3!
xCo
1io
1f4!
0#p
1f5!
1"p
1yo
x[o
1lo
1xo
13p
xIo
1jo
xUo
1nl
1@"
1)
0(
1%
0(#
0'#
0%#
15"
1A!
1>!
16!
15!
1P"
1N"
1L"
1J"
1H"
1F"
1D"
1B"
1F#
0e"
0c"
1:"
19"
12
1y*
1,)
1*)
1()
1z(
1")
1{(
1v]
0Dq
1x*
0_,
x?_
xB_
xC_
xD_
xL_
xO_
xP_
01_
0$\
x7_
1#\
0;_
0H_
xS_
x[_
xb_
xc_
xe_
xf_
x|^
0(\
x~^
x"_
x$_
0h]
1I'
1j$
1l$
1n$
1z$
1t$
1y$
1Bq
1go
xAo
1Io
1Uo
0lo
1ko
1[o
1)'
1T
1k#
1j#
1e#
1_#
1]#
1[#
14)
12)
10)
1.)
1&)
0")
0{(
0z(
0s(
0K(
0t*
1u*
0T(
0S(
0P(
1r!
07_
1$\
0?_
0B_
0C_
0D_
0L_
0O_
1P_
xW_
xX_
xZ_
1b$
1d$
1f$
1h$
1p$
0t$
0y$
0z$
0#%
0<$
0''
1&'
0A$
0B$
0E$
0ko
0r#
0k#
0j#
0e#
1a#
1Y#
1W#
1U#
1S#
0\
0u!
1t!
0e
0b
0a
xF(
xD(
xB(
x@(
xr(
xq(
xo(
xn(
xk(
xS(
xd(
xc(
x`(
x\(
x[(
xZ(
xW(
0u*
x0$
x2$
x4$
x6$
x[$
x\$
x^$
x_$
xT$
xB$
xM$
xN$
xQ$
xG$
xH$
xI$
xL$
0&'
xP!
xN!
xL!
xJ!
x!!
x~
x|
x{
xt
xb
xq
xn
xm
xl
xi
xh
xg
0t!
xj(
xh(
xg(
1d(
0c(
0`(
0\(
0[(
0Z(
0W(
0S(
xU$
xW$
xX$
1M$
0N$
0Q$
0G$
0H$
0I$
0L$
0B$
xx
xw
xu
0q
0n
1m
0l
0i
0h
0g
0b
#380000
0!
0|#
0a+
#400000
1!
1|#
1a+
1[`
1Jb
0Kb
1:`
0Xb
0Pb
0Qb
0bb
1Q`
0p_
1ca
0Tc
1P`
0+e
0[b
1aa
1*e
0Rc
1`a
0^b
1U`
0ka
1o,
1s_
1]a
0<f
1\a
0:f
1Za
1"e
0#e
0$e
0%e
1-c
1?c
14d
0-a
1kf
12d
0+a
1hf
10d
0)a
1.d
0'a
1,d
0%a
1*d
0#a
0(V
1`f
1(d
0!a
1_f
1&d
0}`
1Uc
0cb
1X`
0jb
1Y`
0kb
0mb
0cd
1bd
0Ed
0=f
0t_
1q_
1"l
04o
15o
1:j
18j
0bm
17j
0am
10j
02k
1(n
0ak
1*n
0ck
1~,!
1,n
0ek
1.n
0gk
10n
0ik
12n
0kk
14n
0mk
16n
0ok
0zj
0hj
0cn
0en
0fn
0|l
0Gj
1tn
0^m
1+j
0in
1/k
0jn
1(j
0Ym
11k
0ln
1yl
0Zm
1/j
1|i
1{i
1%j
0Cm
0dm
1u]
0q]
1m+
1G-
1o4
1I\
04,
1_,
0f,
0I-
0^D
1$@
1(,
1WA
1D,
1[-
0$.
1*.
10.
0M.
1Z.
1n8
1s;
1x>
1"B
1I,
0T,
1u9
1z<
1"E
1A2
1-7
1r9
1w<
1I>
1E@
1TA
1&C
1d-
1}-
16F
02F
04F
1<I
0;I
1lJ
1AL
0@L
1FO
0EO
0cO
1MR
0JR
1RU
0NU
0PU
0%W
1SX
0qX
0rX
1Z[
0x[
0y[
0}[
1h]
1O.
1+1
1@8
1c8
1D;
1I;
1O>
1],
0k]
1p+
1q4
1K\
1$,
1e,
1b+
0s]
0t]
1c+
0k+
0l+
0s+
0u+
0w+
1{+
1}+
1~+
0),
0,,
0/,
1j]
1w]
x&_
0{]
1fo
xco
1<r
1Mq
0Kq
0il
0sl
0|p
0ro
1Dq
0ul
08q
0:q
0pp
0tp
0@q
0vp
0yp
0Bq
1vq
18p
19p
06p
1Ap
1Bp
0?p
1},!
1Jp
1Kp
0Hp
1uq
0Rp
1Zp
1-p
0<o
1/p
0:o
0nq
1+p
0Do
1$p
1%p
0Bo
0}p
0~p
0hp
0ip
0lp
0mp
0np
0qp
0up
0xp
0,q
0>q
0<q
0e6!
0e7!
0e8!
0e9!
0e;!
0d<!
0e<!
1f<!
0d=!
0e:!
02q
04q
136!
1ml
1%i
0h=!
0h<!
0^i
1Jq
0Lq
1>)
0;)
17*
06*
1W*
1X*
1Z*
1\*
1^*
0b)
0`)
0^)
0\)
0Z)
0X)
0V)
0T)
0C+
0D+
0E+
1F+
1g)
1e)
1d)
1<)
1.*
1[*
1]*
1c*
1(*
0=+
1'*
1+*
1`*
0;+
1%*
0?)
1**
1_*
1U*
1d+
1t]
0c+
0h]
1q+
0u]
1n+
1H-
1p4
1J\
0I,
0h,
1W,
17.
1e.
1y8
1~;
1%?
1-B
0F;
1J>
1~?
0(C
05F
0LR
0QU
0(W
0sX
0z[
1<8
1g,
1%,
14,
1r]
0v]
x+_
1j,
1D-
0%_
1Lq
1Bq
0Mq
0Iq
1(%
0+%
1_&
0`&
1!'
1~&
1|&
1z&
1x&
0R%
0T%
0V%
0X%
0Z%
0\%
0^%
0`%
0m'
0l'
0k'
1j'
1/&
11&
12&
1*%
19&
1{&
1y&
1s&
15&
0L'
16&
1<&
1v&
0N'
18&
0'%
1=&
1w&
1#'
0n]
1o+
0r+
1?8
0d+
1eo
0%i
0rl
0mq
0hq
17p
1@p
1r,!
1Ip
1Sp
1#p
1rq
0dq
0!p
1pq
1ll
0g=!
0g<!
0\i
0)
1(
1&
0%
05"
14"
1B!
1@!
1?!
1=!
1<!
1;!
1:!
19!
18!
17!
14!
0P"
0N"
0L"
0J"
0H"
0F"
0D"
0B"
0F#
0E#
0D#
1C#
1'#
1&#
1$#
1<"
1;"
18"
1f"
1d"
1c"
04
02
0y*
1:+
18+
16+
14+
0,)
12+
0*)
10+
0()
1.+
1,+
1u*
1o]
1v]
1Iq
1Fq
1Hq
1%\
1\,
1h,
1I,
0._
0@8
1t9
1k]
0I'
1*'
1,'
1.'
10'
0j$
12'
0l$
14'
0n$
16'
18'
1&'
0o]
0Dq
1@q
0ll
0nl
0jo
0T
1C
1A
1?
1=
1;
19
17
15
0_#
0]#
0[#
1t!
xK(
04)
02)
00)
0.)
0&)
0u9
1H;
1&\
1i,
1<q
x<$
0b$
0d$
0f$
0h$
0p$
0I;
1y<
0io
x\
0a#
0Y#
0W#
0U#
0S#
0N(
1:q
1'\
0z<
1N>
09$
1>q
0ho
0Y
1v*
0O>
1#@
1(\
18q
1%'
0$@
1VA
0go
1s!
14q
1)\
0WA
1*C
12q
0+C
1MC
16q
0NC
1!E
1H(
1w*
10q
0"E
1SF
1.$
1('
1,q
1H!
1U
1TF
0*q
#420000
0!
0|#
0a+
#440000
1!
1|#
1a+
0hb
0lb
19`
1Kb
0:`
0Ub
0Wb
1Pb
1Rb
1Sb
0Q`
1p_
1,e
0ab
0Sc
0`b
0aa
1Rc
0_b
0U`
1Wa
1ja
1ia
1E-
1>a
0s_
1Y-
1<f
1;f
1..
1[a
0Za
19f
1Ya
1*c
0+c
0,c
1;a
1%e
0-c
1Ua
1Sa
1Qa
1Oa
1lf
11E
04d
1=c
1jf
19H
02d
1if
1:c
1>K
00d
1ff
1BN
0.d
1HQ
0,d
1bf
1MT
0*d
1af
12c
1RW
0(d
11c
1YZ
0&d
1{e
1=a
0X`
1jb
0Y`
0Z`
0\`
1cd
1Nb
1t_
0q_
0l_
0yi
05o
1em
1cm
1bm
07j
1am
0Fn
0hl
1ak
0F(!
0lj
1ck
04+!
0mj
1ek
0".!
1gk
0n0!
1ik
0i2!
1kk
0i3!
0uj
1mk
0i4!
0xj
1ok
0i5!
0Xn
0Zn
0\n
0^n
1hj
0Dn
1gj
1fj
0ej
0bn
1cn
0dn
0j<!
0j=!
1|l
0Gn
0`i
0rn
0sn
0`n
1^m
1,j
0/k
1jn
1-j
10k
1.j
0yl
1Zm
0~i
0}i
0{i
1$j
1"j
1Cm
0Bm
19j
15j
1u]
0z+
1p,
1V4
1X4
1o5
12\
1$@
0VA
0(,
1+,
0I,
1k,
1u9
0H;
1z<
0N>
1"E
0SF
1,1
1B2
1Y3
1,6
1>8
1s9
1G;
1x<
1K>
1"@
1UA
1)C
1O\
0G-
0d-
0-7
1`D
12F
13F
1eG
1&H
1:I
1jJ
1?L
1oM
1pM
1DO
1cO
1wP
1IR
1|S
1NU
1OU
1@W
1pX
1GZ
1w[
0[-
0I\
00.
0o4
0A2
0r9
0w<
0|?
0E@
0&C
13E
06F
1;H
0<I
1@K
0AL
1DN
0FO
1JQ
0MR
1OT
0RU
1TW
0SX
1[Z
0Z[
1*\
1e-
1~-
1L\
1h]
0q+
1@8
0t9
1I;
0y<
1O>
0#@
0$,
1Y,
0],
0e,
0k]
0q4
1n]
0o+
0}-
0m+
1J-
1|[
1}[
0b+
1s]
0{+
0',
0%,
04,
1[,
1f,
1I-
1c-
0ml
0ol
1%i
1rl
1Kq
0vq
0wq
0!q
1}p
0Hq
1ro
1Dq
1il
1ul
0ql
1sl
08q
0:q
0@q
0Bq
0{p
0so
0to
0#l
16p
0@(!
1?p
0.+!
1Hp
0z-!
1Rp
0h0!
1<o
0c2!
1:o
0c3!
1Do
0c4!
1Bo
0c5!
1hp
1lp
1fq
1np
1qp
1xp
1h<!
1d<!
1h=!
1d=!
0:p
0=p
0Cp
0Fp
0Lp
0Kp
0Pp
0Tp
0Wp
0Zp
0[p
0\p
02p
0]p
0_p
0`p
0cp
0dp
0ep
0%p
0fp
1up
1~p
1^i
0xo
0*p
0&p
0"p
0Mp
0|o
0{o
0zo
0yo
0no
0oo
0uo
0wo
0,q
0>q
0<q
04q
0%>!
0^=!
0%=!
0/=!
0Fj
1]i
0Lq
0/*
0>)
1;)
16*
0T*
0V*
0W*
0X*
0Z*
0\*
0^*
1D)
1r)
1p)
1n)
1l)
1C+
1F)
1h)
0g)
1f)
0<)
1C)
1j)
0.*
0[*
0]*
0c*
1=+
0'*
0<+
1?)
0**
0_*
0t]
1c+
0u]
1k]
0p+
0$@
0z<
0u9
1r+
0?8
0TF
0O>
0I;
1WA
0*C
1Y4
13\
x3_
x0_
0"\
x;_
x=_
x>_
0$\
x<_
xH_
0%\
xI_
0&\
xG_
0#\
x1_
0H-
0<8
1N\
1aD
15F
1fG
1;I
0lJ
1@L
1rM
1EO
1xP
0KR
1}S
1QU
1AW
1qX
0tX
1HZ
1x[
0J\
0p4
0B2
0s9
1E;
1F;
0x<
1M>
0~?
0"@
1'C
0S_
0R_
0^_
0]_
0|^
0~^
0"_
0$_
0+\
0Q.
0Y3
1Z,
0^,
0g,
0i,
0~-
0L\
1~[
0r]
0k,
0\,
02q
1:q
18q
1*q
0Fq
1<q
1>q
14q
0Dq
1Lq
1Mq
0B&
0(%
1+%
1`&
0$'
0"'
0!'
0~&
0|&
0z&
0x&
1p%
1$&
1&&
1(&
1*&
1m'
1n%
1.&
0/&
10&
0*%
1q%
1,&
09&
0{&
0y&
0s&
1L'
06&
0M'
1'%
0=&
0w&
1+C
0MC
0@8
0h]
1d+
1nl
04p
1{p
1so
1mq
1kl
0pl
1oo
1vo
1;o
19o
1Co
1Ao
0sq
1"p
1dq
0}o
1|o
0pq
0qq
1zo
1uo
1g<!
1g=!
09p
0<p
1lq
0Bp
0Ep
0Ip
0Op
1tq
0Vp
0-p
00p
0/p
1nq
0+p
0(p
0#p
0'p
0xq
1hq
1\i
x[o
1lo
xKo
1io
xGo
1jo
xIo
xSo
1ko
xOo
xQo
xUo
1mo
x]o
xWo
0$>!
0$=!
0A"
1)
0(
0&
1%
15"
0C!
0A!
0@!
0?!
0=!
0<!
0;!
0:!
09!
08!
04!
1a"
1`"
1^"
1%#
0$#
1##
1!#
1}"
1{"
1y"
1w"
1F#
0<"
08"
03
12
0d"
0:+
08+
06+
04+
02+
00+
0.+
0,+
1z(
1$)
1#)
1")
1~(
1}(
1|(
1{(
1u(
1w(
1x(
1y(
0v]
0Iq
1Bq
1@q
06q
0x*
x?_
x@_
xA_
xB_
xC_
xD_
xE_
xJ_
xK_
xL_
xM_
xN_
xO_
xP_
x4_
x5_
x7_
x8_
0O\
xQ_
xS_
xT_
xR_
1mJ
x^_
x__
x]_
0'\
x{^
1LR
x}^
0(\
x~^
x!_
1sX
0)\
x#_
1z[
0=_
0<_
xF_
0H_
0)C
0W_
0X_
0Z_
1[_
0b_
0c_
0e_
1f_
1B2
00_
1r4
1Q.
1Y3
1!\
1NC
0!E
0*'
0,'
0.'
00'
02'
04'
06'
08'
1z$
1r$
1s$
1t$
1v$
1w$
1x$
1y$
1!%
1}$
1|$
1{$
1o]
00q
03p
0oo
0vo
0qo
1]o
0uo
1*p
1Io
xMo
1So
1Qo
07p
0@p
1go
0Sp
1ho
x;o
xun
x9o
0,p
xCo
x?o
xAo
xEo
1xo
0)'
0C
0A
0?
0=
0;
09
07
05
1p#
1n#
1m#
1l#
1k#
1j#
1i#
1h#
1g#
1e#
1d#
1c#
0v*
0w(
0F(
0D(
0B(
0@(
0")
1!)
0~(
0|(
0x(
13)
11)
10)
1/)
1-)
1,)
1+)
1*)
1()
1')
1&)
1%)
0"E
0r!
01_
xU_
xV_
xW_
xX_
xY_
xZ_
x[_
x\_
x`_
xa_
xb_
xc_
xd_
xe_
xf_
x|^
x"_
x$_
0A_
0G_
0B2
x0_
x%_
1,q
0%'
0}$
00$
02$
04$
06$
0t$
1u$
0v$
0x$
0|$
1c$
1e$
1f$
1g$
1i$
1j$
1k$
1l$
1n$
1o$
1p$
1q$
xeo
x]o
1uo
1Ko
x=o
1[o
0s!
0n#
0m#
0i#
0g#
1f#
0e#
1b#
1a#
1`#
1_#
1]#
1\#
1[#
1Z#
1X#
1W#
1V#
1T#
0P!
0N!
0L!
0J!
1s(
1w(
1v(
1x(
1r(
0q(
0o(
0n(
1k(
0j(
0h(
0g(
0$)
14)
xE(
0H(
0w*
12)
xC(
xB(
xA(
1.)
x?(
1))
0z(
xT(
xS(
xQ(
xP(
xd(
xc(
xb(
xa(
x`(
x_(
x^(
x](
x\(
x[(
xZ(
xY(
xX(
xW(
0L_
x._
1#%
1}$
1~$
1|$
1[$
0\$
0^$
0_$
1T$
0U$
0W$
0X$
0r$
1b$
x1$
0.$
0('
1d$
x3$
x4$
x5$
1h$
x7$
1m$
0z$
xA$
xB$
xD$
xE$
xM$
xN$
xO$
xP$
xQ$
xR$
xS$
xF$
xG$
xH$
xI$
xJ$
xK$
xL$
1r#
1o#
1n#
1m#
0k#
0c#
1^#
1Y#
1U#
1S#
0!!
0~
0|
1{
0x
0w
0u
1t
xQ!
xO!
xN!
xM!
xK!
0H!
0U
xe
xd
xb
xa
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
0x(
0Y(
xF(
xD(
x@(
xr(
xq(
xp(
xo(
xn(
xm(
xl(
xk(
xj(
xi(
xh(
xg(
xf(
xe(
0|$
0J$
x0$
x2$
x6$
x[$
x\$
x]$
x^$
x_$
x`$
xa$
xT$
xU$
xV$
xW$
xX$
xY$
xZ$
0m#
0j
xP!
xL!
xJ!
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xN(
0`(
x9$
0Q$
xY
0q
#460000
0!
0|#
0a+
#480000
1!
1|#
1a+
0W`
1Ib
0[`
0Jb
0Kb
1:`
0Pb
0p_
0]b
0,e
1Tc
0P`
1+e
0O`
0N`
16f
0ia
0>a
1s_
1z_
1:f
09f
18f
1?d
1Ad
1$e
0;a
1Bd
0%e
1-c
1Cd
1=d
14f
1;d
12f
19d
10f
17d
1.f
0mf
15d
1>c
14d
0kf
13d
0jf
1<c
12d
0if
1;c
11d
10d
1/d
0ff
18c
1.d
1-d
1,d
1+d
0bf
14c
1*d
13c
1)d
1(d
1'd
1&d
0{e
0Uc
0=a
1Y`
1ad
0cd
0bd
1Ed
0r_
0t_
0k_
0i_
0"l
14o
15o
03o
0bm
1Fn
12k
1hl
0ak
0bk
0ck
0dk
0nj
0ek
0oj
0fk
0gk
0hk
0ik
0sj
0jk
0kk
0lk
0vj
0mk
0wj
0nk
0ok
0yj
0pk
0rk
0tk
0vk
0xk
0~k
0hj
0}k
1Dn
0|k
0zk
0|l
1Gn
1rn
1Wm
1Xm
1Ym
01k
1*j
1yl
1{i
0Cm
1dm
1`m
0r+
1u]
0n+
1q]
1",
14,
0[,
0c-
1x]
1(,
0W,
0a-
0u-
07.
0L.
0e.
0y8
0~;
0%?
0-B
1"^
0+,
0WA
0.,
0+C
0NC
0~[
0J-
0O.
0+1
0:8
0c8
0D;
0I>
0TA
0`D
02F
03F
0eG
0&H
0:I
0jJ
0?L
0oM
0pM
0DO
0cO
0wP
0IR
0|S
0NU
0OU
0@W
0pX
0GZ
0w[
0|[
1l0
1<3
0r4
1S4
1l5
1F8
1M;
1S>
1[A
1bD
16F
1gG
1<I
1nJ
1AL
1sM
1FO
1yP
1MR
1~S
1RU
1#W
1SX
1*Z
1Z[
0*\
0e-
1&7
0k]
1p+
1q4
0d+
1e+
1b+
0s]
1t]
0c+
1k+
1s+
1u+
0}+
0~+
1#,
1),
1*,
1,,
1/,
0j]
1m]
0w]
1{]
0fo
0<r
0Mq
0Kq
1Iq
0ro
1Dq
0po
1to
1#l
06p
0;p
0?p
0Dp
0Hp
0Np
0Rp
0Up
0<o
08o
0:o
0>o
0Do
0@o
0Bo
0Fo
0Ho
0No
0Po
0Vo
0`o
0do
1qo
0^o
0Xo
1wq
1:p
1=p
1Cp
1Fp
1Lp
1Kp
1Pp
1Tp
1Wp
1Zp
1[p
1\p
12p
1]p
1_p
1`p
1cp
1dp
1ep
1%p
1fp
1ip
1mp
1pp
1tp
1jq
1vp
1yp
1!q
14p
10q
16q
12q
0Xi
14<!
15=!
1ol
0%i
0tl
0Jq
0Lq
1Fq
02*
00*
0;)
0G(
0=)
0@+
07*
06*
18*
1W*
0D)
0C+
0F)
1D+
15)
1<)
0C)
0-*
0b*
0,*
0a*
0+*
0`*
1;+
0?)
0U*
0Y*
1d+
0e+
0t]
0f+
1g+
1h]
0n]
1B,
0{-
0&7
0Y3
0,1
0>8
0E;
0J>
0UA
0'C
1(C
0aD
05F
0fG
0;I
1lJ
0@L
0rM
0EO
0xP
1KR
0}S
0QU
0AW
0qX
1tX
0HZ
0!\
0x[
0H.
0'.
0-.
03.
0T4
0s-
0v-
0m5
1+\
0,6
x'_
1r4
0o]
1r]
1v]
0j,
0D-
1Hq
0Bq
1Eq
1Mq
0Iq
0?&
0A&
0+%
0/$
0)%
0O'
0_&
0`&
1^&
1!'
0p%
0m'
0n%
1l'
11%
1*%
0q%
0:&
0t&
0;&
0u&
0<&
0v&
1N'
0'%
0#'
0}&
1h+
1f+
0g+
0qo
xao
1no
19p
13p
1<p
0lq
1Bp
1Ep
1Ip
1Op
0tq
1Vp
1-p
10p
1/p
0nq
1+p
1(p
1#p
1'p
0rq
1sq
1&p
1!p
1qq
1yo
1wo
1oo
1po
0@"
0>"
1/
0)
1(
0'
0%
0I!
0W
05"
04"
13"
0B!
1@!
0>!
07!
06!
05!
0a"
0`"
0^"
0F#
1E#
0;"
0:"
09"
14
1y*
1t(
1:+
19+
18+
17+
16+
15+
14+
13+
12+
11+
10+
1/+
1.+
1-+
1,+
1++
1)+
1'+
1%+
1#+
1{*
1|*
0v(
1}*
1!+
0v]
0l]
1o]
0Eq
0Cq
1x*
0'_
0G;
0M>
0mJ
0LR
0sX
0z[
0h+
1I'
1"%
1*'
1+'
1,'
1-'
1.'
1/'
10'
11'
12'
13'
14'
15'
16'
17'
18'
19'
1;'
1='
1?'
1A'
1G'
1F'
0~$
1E'
1C'
1i]
1l]
1Cq
17p
1@p
1Sp
1,p
1}o
1{o
1ao
1)'
1T
1R
1Q
1P
1N
1L
1J
1H
1F
1D
1C
1B
1A
1@
1?
1>
1=
1<
1;
1:
19
18
17
16
15
1q#
0o#
1v(
0u(
0s(
03)
01)
00)
0/)
0-)
0,)
0+)
0*)
0()
0')
0&)
0%)
0#)
0{(
0y(
0w(
0t(
1r!
0i]
1~$
0!%
0#%
0c$
0e$
0f$
0g$
0i$
0j$
0k$
0l$
0n$
0o$
0p$
0q$
0s$
0y$
0{$
0}$
0"%
0r#
0q#
0p#
1o#
0n#
0l#
0j#
0d#
0b#
0a#
0`#
0_#
0]#
0\#
0[#
0Z#
0X#
0W#
0V#
0T#
04)
02)
0.)
0))
0!)
0}(
0b$
0d$
0h$
0m$
0u$
0w$
0h#
0f#
0^#
0Y#
0U#
0S#
#500000
0!
0|#
0a+
#520000
1!
1|#
1a+
1hb
18`
09`
1Kb
0:`
1Ub
0Rb
0Sb
1y_
1bb
0ca
1,e
0Tc
1ab
1\b
0+e
1Sc
1`b
0*e
1_b
0Wa
1m,
1T-
0]a
0z_
1:e
0\a
1).
0[a
0Ya
1x.
0?d
0Ad
1,c
1%e
0-c
0Cd
1=7
0=d
0Ua
1G:
0;d
0Sa
1L=
09d
0Qa
1W@
07d
0Oa
0?c
1aC
05d
0lf
1-E
04d
0=c
1gF
03d
1jf
0<c
15H
02d
0;c
1mI
01d
0hf
1:K
00d
1rL
0/d
08c
1>N
0.d
1zO
0-d
1DQ
0,d
1!S
0+d
04c
1IT
0*d
0af
1&V
0)d
0`f
1NW
0(d
0_f
1-Y
0'd
1UZ
0&d
1Uc
0jb
1kb
1cd
0Nb
1v_
0Ed
1r_
1"l
1yi
05o
08j
17j
02k
1ak
0l(!
1bk
04*!
1ck
0Z+!
1dk
0"-!
1ek
0H.!
1oj
1fk
0n/!
1gk
061!
1hk
0`2!
1ik
013!
1sj
1jk
0`3!
1kk
014!
1lk
0`4!
1vj
1mk
015!
1wj
1nk
0`5!
1xj
1ok
016!
1pk
0a6!
1zj
1Xn
1rk
0a7!
1Zn
1tk
0a8!
1\n
1vk
0a9!
1^n
1xk
0a:!
1~k
1hj
0gj
1|k
1zk
0a;!
1bn
1dn
02=!
1en
0'l
1fn
02>!
0Ij
1`n
0,j
0-j
00k
0)j
0.j
11k
1ln
0/j
1~i
1}i
0"j
1Cm
1Bm
0Am
05j
1n]
0u]
0q]
1z+
1z,
1r5
03\
0(,
0z-
19E
1AH
1FK
1JN
1PQ
1UT
1ZW
1aZ
0B,
1K,
0"^
0l0
0<3
1!/
0l5
0F8
0M;
0S>
0[A
0bD
06F
0gG
0<I
0nJ
0AL
0sM
0FO
0yP
0MR
0~S
0RU
0#W
0SX
0*Z
0Z[
1],
1$,
0Y,
0b+
1s]
1l+
1{+
1}+
1',
1-,
12,
1g]
1j]
1p]
0",
04,
0f,
0I-
1'7
0x]
0{]
1fo
0bq
1ml
1%i
1tl
1Kq
1ql
0sl
0ul
16p
1;p
1?p
1Dp
1Hp
1Np
1Rp
1Up
1<o
18o
1:o
1>o
1Do
1@o
1Bo
1Fo
1Ho
1No
1Po
1Vo
1`o
0+r
1^o
1Xo
1Xi
14=!
1$>!
0S=!
0;j
0]i
1Jq
1Lq
0Hq
1G(
1=)
1@+
19)
16*
0r)
0p)
0n)
0l)
1C+
0h)
0f)
0e)
05)
0d)
0j)
1<+
0;+
0%*
16)
1t]
03_
1H.
1"/
1s-
1v-
1m5
0;_
0>_
0F_
0I_
0Q_
0S_
0T_
0R_
0\_
0^_
0__
0]_
0{^
0|^
0}^
0~^
0!_
0"_
0#_
0$_
1g,
1%,
14,
0Z,
0'7
0r]
1\,
0B8
1-\
0K,
0h,
1j,
1D-
0%_
0Mq
1/$
1)%
1O'
1-%
1`&
0$&
0&&
0(&
0*&
1m'
0.&
00&
01&
01%
02&
0,&
1M'
0N'
08&
10%
1eo
1ll
181!
0nl
1bq
1pl
0%i
0rl
0mq
1;o
1un
19o
1=o
1Co
1?o
1Ao
1Eo
1Go
1Mo
1Oo
1Uo
1Wo
1I!
0/
1.
1+
1'
1W
15"
0'#
0&#
0%#
0##
0!#
0}"
0{"
0y"
0w"
1F#
04
13
0f"
0y*
0:+
09+
08+
07+
06+
05+
04+
03+
02+
01+
00+
0/+
0.+
0-+
0,+
0++
0)+
0'+
0%+
0#+
0{*
0}*
0!+
1v]
05_
0?_
0@_
0B_
0C_
0D_
1E_
0J_
0K_
0M_
0N_
0O_
1P_
0U_
0V_
0W_
0X_
0Y_
0Z_
1[_
0`_
0a_
0b_
0c_
0d_
0e_
1f_
1K,
1h,
1B8
0-\
0_,
0l]
0o]
0v]
0._
0I'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0;'
0='
0?'
0A'
0G'
0E'
0C'
081!
0ll
0T
0R
0P
0N
0L
0J
0H
0F
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
0F(
0E(
0D(
0C(
0B(
0A(
0@(
0?(
1l]
1o]
1v]
00$
01$
02$
03$
04$
05$
06$
07$
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0N(
0u*
1r(
0q(
0p(
0o(
0n(
0m(
0l(
1k(
0j(
0i(
0h(
0g(
0f(
0e(
1d(
0c(
0b(
0a(
0_(
0^(
1](
0\(
0[(
0Z(
0X(
0W(
0Q(
09$
0&'
1[$
0\$
0]$
0^$
0_$
0`$
0a$
1T$
0U$
0V$
0W$
0X$
0Y$
0Z$
1M$
0N$
0O$
0P$
0R$
0S$
1F$
0G$
0H$
0I$
0K$
0L$
0D$
0Y
0t!
0#!
0"!
0!!
0~
0}
0|
1{
0z
0y
0x
0w
0v
0u
1t
0s
0r
0p
0o
0n
1m
0l
0k
0i
0h
0g
1f
0d
#540000
0!
0|#
0a+
#560000
1!
1|#
1a+
1W`
1lb
1Jb
0Kb
1:`
1Pb
1Rb
0y_
19e
1Q`
1p_
1]b
0,e
1Tc
1P`
1ba
0Sc
1O`
1[b
0Rc
1N`
1^b
06f
0ja
0s_
0<f
0:e
0;f
1/.
0:f
08f
161
1#e
1]3
0$e
1@5
0%e
1-c
106
04f
1&9
02f
1#<
00f
1(?
0.f
1XB
0>c
1Ma
1<c
1Ka
0:c
1Ia
1Ga
1Ea
1Ca
03c
02c
1Aa
01c
1?a
1{\
1cb
1jb
0Y`
1Z`
1mb
0cd
1bd
0v_
16e
1t_
1i_
04o
15o
0:j
0cm
1bm
07j
00j
0#%!
0Hn
1lj
0Jn
1mj
1nj
0Ln
0Nn
0Pn
0Rn
1uj
0Tn
0wj
0Vn
1yj
0k{
0>{
0o!!
0p~
04g
0hj
0o&!
0+h
0L$!
01=!
1'l
1|l
1sn
0+j
0Wm
1/k
0(j
0Xm
10k
0kn
0Ym
01k
0*j
0yl
0Zm
0&l
0}i
0{i
0Cm
09j
0`m
1r+
1^,
1q]
0%,
1c,
1I-
0k0
0#2
0;3
0R4
0k5
0%7
098
0q9
0C;
0v<
0H>
0{?
0SA
0%C
0]D
01F
0cG
09I
0iJ
0>L
0nM
0BO
0vP
0HR
0{S
0MU
0"W
0RX
0)Z
0Y[
0H]
0y]
1$@
1(,
09E
0AH
0FK
0JN
0PQ
0UT
0ZW
0aZ
1"^
1WA
1+,
1.,
1+C
0D,
0U-
1$.
0Z.
0n8
0s;
0x>
0"B
1.E
03E
16H
0;H
1;K
0@K
1?N
0DN
1EQ
0JQ
1JT
0OT
1OW
0TW
1VZ
0[Z
1@,
0K,
1NC
1_D
0r4
1>8
0K>
1"@
0N\
1O\
1=8
1!@
0!/
10.
1:1
1_3
1D5
126
1*9
1%<
1*?
1\B
12F
13F
1:I
1?L
1DO
1cO
1IR
1NU
1OU
1pX
1w[
1!]
0],
1k]
0p+
0q4
0K\
0n]
1o+
0$,
0g,
1b+
0s]
0t]
1c+
0s+
1v+
0{+
0}+
0#,
0',
0),
0,,
0-,
02,
0g]
0m]
0p]
1<r
1Mq
0Kq
1mq
1sl
1Hq
1|p
1ro
0Dq
1ul
0}$!
0:p
0Cp
0Lp
0Kp
0Tp
0Zp
0[p
0]p
0`p
0ep
0%p
0g{
0<{
0m!!
0l~
02g
0k&!
0)h
0H$!
0d<!
1+r
0cq
0gq
0xo
1xq
0"p
1Mp
0yo
1qo
00q
1@(!
0A(!
1.+!
0/+!
1z-!
0{-!
1h0!
0i0!
1c2!
0d2!
1c3!
0d3!
1c4!
0d4!
1c5!
0d5!
1e6!
1e7!
1e8!
1e9!
1e;!
0f<!
1e=!
1e:!
06q
02q
0Xi
04q
0wl
1rl
0Jq
0kl
0Fq
12*
1;)
09)
17*
06*
1V*
0W*
1$*
1"*
1~)
1|)
1z)
1x)
1v)
1t)
0C+
0D+
1E+
0<)
1-*
1b*
0=+
1,*
1a*
0<+
1&*
1+*
1`*
1;+
1?)
1**
1_*
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
06)
1Y*
0d+
1e+
1t]
0c+
0k]
1p+
0h]
1_,
0\,
1#^
1"\
x;_
xH_
0O\
x1_
0>8
0"@
0"/
1@1
1o3
1T5
1B6
109
15<
1:?
1lB
0lJ
1qX
1x[
11]
0h,
1r]
0v]
1Bq
1Dq
0Mq
1Iq
1?&
1+%
0-%
1_&
0`&
1"'
0!'
1r%
1t%
1v%
1x%
1z%
1|%
1~%
1"&
0m'
0l'
1k'
0*%
1:&
1t&
0L'
1;&
1u&
0M'
17&
1<&
1v&
1N'
1'%
1=&
1w&
0Q%
0P%
0O%
0N%
0M%
0L%
0K%
0J%
0I%
0H%
0G%
0F%
0E%
0D%
0C%
0B%
0A%
0@%
0?%
0>%
0=%
0<%
0;%
0:%
09%
08%
07%
06%
05%
04%
03%
02%
00%
1}&
1h]
1d+
0e+
0f+
1g+
1ll
0m$!
09p
0Bp
1nq
0W{
0,{
0]!!
0f~
0"g
0[&!
0wg
0B$!
1"p
1yo
x[o
1xo
xIo
xUo
0mo
1nl
1>"
0.
0+
1)
0(
1%
05"
14"
1A!
0@!
1>!
18!
17!
16!
15!
1u"
1s"
1q"
1o"
1m"
1k"
1i"
1g"
0F#
0E#
1D#
1<"
1;"
1:"
19"
14
03
02
1e"
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
1z(
1")
1{(
0v(
0o]
1v]
1Eq
0Iq
0Bq
1b,
x?_
xB_
xC_
xD_
xL_
xO_
xP_
01_
x5_
1#\
0;_
0H_
1"2
1Q4
1j5
1$7
1p9
1u<
1z?
1$C
1G]
1i,
1h+
1f+
0g+
1z$
1t$
1y$
0~$
1o]
0l]
0Eq
0Cq
0W$!
0A{
0Jz
0{~
0&~
0<'!
0E&!
07g
0`#!
1Io
1Uo
0lo
1[o
0o#
1k#
1j#
1e#
0")
0{(
0z(
1u*
0h+
05_
1$\
0?_
0B_
0C_
0D_
0L_
0O_
1P_
1#2
1R4
1k5
1%7
1q9
1v<
1{?
1%C
1H]
1i]
1l]
1Cq
0t$
0y$
0z$
1&'
0ko
0k#
0j#
0e#
1t!
1v*
1&(
1.(
1,(
1*(
1((
1~'
1!(
1"(
1$(
xQ(
xd(
xc(
x`(
x\(
x[(
xZ(
xW(
1t*
0i]
1%\
1%'
1J%
1B%
1D%
1F%
1H%
1P%
1O%
1N%
1L%
xD$
xM$
xN$
xQ$
xG$
xH$
xI$
xL$
1''
0jo
1u!
1s!
1p!
1o!
1n!
1l!
1j!
1h!
1f!
1d!
1b!
xd
xq
xn
xm
xl
xi
xh
xg
1d(
0c(
0`(
0\(
0[(
0Z(
0W(
0Q(
1&\
1M$
0N$
0Q$
0G$
0H$
0I$
0L$
0D$
0io
0q
0n
1m
0l
0i
0h
0g
0d
1'\
0ho
1(\
0go
1)\
1H(
1w*
1.$
1('
1H!
1U
#580000
0!
0|#
0a+
#600000
1!
1|#
1a+
1[`
19`
1Kb
0:`
1Xb
0Pb
0Rb
09e
0bb
0p_
0]b
1ca
1,e
0Tc
0ab
1+e
0`b
0[b
1aa
1*e
0^b
1U`
0A,
1ja
1ka
1ia
1s_
1R-
0q-
0X.
0}c
0!d
1+c
0,c
0Bd
1%e
0-c
0{c
0l8
0yc
0q;
0wc
0v>
0uc
0~A
0sc
1L`
0Ma
1,f
0rc
1kf
0qc
0jf
0Ka
1*f
0pc
0oc
1hf
0Ia
1(f
0nc
0mc
0Ga
1&f
0lc
0kc
0Ea
1$f
0jc
0ic
1bf
0Ca
1"f
0hc
1af
0gc
1`f
0Aa
1~e
0fc
1_f
0ec
0?a
1|e
0dc
1{e
0cb
1X`
1Y`
0kb
0mb
1\`
1cd
06e
1_c
0%d
1^a
0t_
0gn
1`k
0<k
05o
0em
1:j
18j
0bm
0am
10j
0hl
1Ak
1Hn
1Bk
1Ck
1Jn
1Dk
1Ek
1Ln
1Fk
1Gk
1Nn
1Hk
1Ik
1Pn
1Jk
1Kk
1Rn
1Lk
1Mk
1Tn
1Nk
1Ok
1Vn
0Um
1Pk
1k6!
1Rk
1k7!
1Tk
1k8!
1Vk
1k9!
1Xk
1hj
1}k
1gj
0fj
1\k
1Zk
1k;!
1<=!
0k=!
0|l
0rn
0tn
0sn
1k:!
0^m
1+j
0jn
1(j
1-j
1.j
11k
0ln
1*j
1yl
1/j
1&l
1}i
1{i
0%j
1Cm
0Bm
0dm
1n+
1n0
1>3
0X4
1o4
1H8
1O;
1U>
1]A
1dD
18F
1iG
1>I
1pJ
1CL
1uM
1HO
1{P
1OR
1"T
1TU
1%W
1UX
1,Z
1\[
02\
04,
0b,
0c,
0I-
1k0
1;3
198
1C;
1H>
1SA
1]D
11F
1cG
19I
1iJ
1>L
1nM
1BO
1vP
1HR
1{S
1MU
1"W
1RX
1)Z
1Y[
1y]
17.
0"^
19,
0@,
0$.
00.
0.E
13E
06H
1;H
0;K
1@K
0?N
1DN
0EQ
1JQ
0JT
1OT
0OW
1TW
0VZ
1[Z
0#^
0_D
1u9
1z<
1"E
1{[
1~[
1|?
0@1
0_3
0j5
026
009
0%<
0*?
0$C
0G]
1TF
1*H
1ZI
1/K
1_L
13N
1gO
19Q
1lR
1>T
1qU
1CW
1xX
1JZ
02F
03F
0:I
0?L
0DO
0cO
0IR
0NU
0OU
0pX
0w[
1*\
0h]
1q+
1:8
1@8
1I;
1O>
1k]
1$,
1`,
0b+
1s]
0l+
1#,
1-,
0j]
1$2
1l5
1y9
1~<
1(@
1/C
1.\
1I]
0}[
1vq
0\o
0bo
0Lo
0Jo
0To
0Ro
0`o
0Zo
1Kq
0vl
0sl
0Dq
08q
0:q
0@q
0jq
1Bq
0#l
1:p
1Cp
1Lp
1Kp
1Tp
1Zp
1[p
1]p
1`p
1ep
1%p
0Nq
0Pq
0Rq
0Tq
0Vq
0Xq
0Zq
0\q
0&q
0"q
0$q
0(q
0.q
0*q
1W$!
1A{
1<{
1m!!
1f~
12g
1E&!
1)h
1B$!
0fq
04p
05p
0,q
0>q
0<q
0@(!
1A(!
0.+!
1/+!
0z-!
1{-!
0h0!
1i0!
0c2!
1d2!
0c3!
1d3!
0c4!
1d4!
0c5!
1d5!
1d<!
1f<!
1Xi
1wl
1%i
1%>!
0i(!
01*!
0W+!
0},!
0E.!
0k/!
031!
0]2!
0.3!
0]3!
0.4!
0]4!
0.5!
0]5!
0.6!
0^6!
0^7!
0^8!
0^9!
0^:!
0h<!
1%=!
0^<!
0^;!
0;)
1c)
16*
1T*
1W*
1X*
1Z*
1\*
1^*
0$*
0"*
0~)
0|)
0z)
0x)
0v)
0t)
1d*
1e*
1f*
1g*
1h*
1i*
1j*
1k*
1l*
1m*
1n*
1o*
1p*
1q*
1r*
1s*
1C+
1<)
1.*
1[*
1]*
1c*
1'*
0;+
1%*
0?)
z}'
z~'
z!(
z"(
z#(
z$(
z%(
z&(
z'(
z((
z)(
z*(
z+(
z,(
z-(
z.(
z/(
z0(
z1(
z2(
z3(
z4(
z5(
z6(
z7(
z8(
z9(
z:(
z;(
z<(
z=(
z>(
1U*
0t]
1c+
0r+
1?8
1n]
1q0
1A3
1p4
1K8
1R;
1X>
1`A
1gD
1;F
1lG
1AI
1sJ
1FL
1xM
1KO
1~P
1RR
1%T
1WU
1(W
1XX
1/Z
1_[
09,
07.
19E
1AH
1FK
1JN
1PQ
1UT
1ZW
1aZ
1!\
0"2
0o3
0B6
0p9
05<
0:?
1lJ
0qX
0x[
0{[
0+\
1%,
14,
1a,
0i,
0r]
0s-
0v-
0m5
x=_
x<_
xH_
xG_
0Q-
0S-
0X-
x'_
x1_
0~[
0Hq
1Fq
1Mq
0+%
13&
1`&
1$'
1!'
1~&
1|&
1z&
1x&
0r%
0t%
0v%
0x%
0z%
0|%
0~%
0"&
1r&
1q&
1p&
1o&
1n&
1m&
1l&
1k&
1j&
1i&
1h&
1g&
1f&
1e&
1d&
1c&
1m'
1*%
19&
1{&
1y&
1s&
16&
0N'
18&
0'%
zQ%
zP%
zO%
zN%
zM%
zL%
zK%
zJ%
zI%
zH%
zG%
zF%
zE%
zD%
zC%
zB%
zA%
z@%
z?%
z>%
z=%
z<%
z;%
z:%
z9%
z8%
z7%
z6%
z5%
z4%
z3%
z2%
1#'
0@8
1t9
0d+
1e+
14p
x[o
xao
xKo
xIo
xSo
xQo
0yq
0%i
0rl
15p
19p
1Bp
0nq
1,{
1]!!
1&~
1"g
1wg
1`#!
03p
0^(!
0&*!
0L+!
0r,!
0:.!
0`/!
0(1!
0R2!
0#3!
0R3!
0#4!
0R4!
0#5!
0R5!
0#6!
0S6!
0S7!
0S8!
0S9!
0S:!
0g<!
0S<!
0S;!
0)
1(
0%
1(#
0u"
0s"
0q"
0o"
0m"
0k"
0i"
0g"
15"
1C!
1B!
1@!
1?!
1=!
1<!
1;!
1:!
19!
14!
13!
12!
11!
10!
1/!
1.!
1-!
1,!
1+!
1*!
1)!
1(!
1'!
1&!
1%!
1$!
1F#
18"
1f"
1d"
04
zq!
zp!
zo!
zn!
zm!
zl!
zk!
zj!
zi!
zh!
zg!
zf!
ze!
zd!
zc!
zb!
za!
z`!
z_!
z^!
z]!
z\!
z[!
zZ!
zY!
zX!
zW!
zV!
zU!
zT!
zS!
zR!
1"+
1z*
1*+
1(+
1&+
1$+
1{*
1~*
0t*
0v]
1Iq
1@q
0x*
0)\
x%_
0Q4
0$7
0u<
0z?
1\,
19,
xA_
xB_
xD_
xE_
xL_
xM_
xO_
xP_
x._
x5_
0!\
0f+
1g+
0u9
1H;
1B'
1H'
1:'
1<'
1>'
1@'
1G'
1D'
0''
0o]
1<q
1Eq
13p
0nl
1Jz
1{~
1<'!
17g
xeo
0)'
1S
1R
1O
1M
1K
1I
1G
1E
0u!
0v*
1s(
0I;
1y<
1h+
0r!
1b,
1i,
1)\
0%_
0l]
0Cq
1:q
0%'
1#%
0z<
1N>
1eo
0s!
1r#
0s(
xQ(
xN(
xd(
xc(
xa(
x`(
x](
x\(
xZ(
xY(
0H(
0w*
1i]
1>q
0O>
1#@
0#%
xD$
x9$
xM$
xN$
xP$
xQ$
xF$
xG$
xI$
xJ$
0.$
0('
18q
0r#
xd
xY
xq
xp
xn
xm
xj
xi
xg
xf
0H!
0U
1H(
1w*
1v*
1t*
0$@
1VA
14q
1.$
1('
1%'
1''
0WA
1*C
1H!
1U
1u!
1s!
12q
0+C
1MC
16q
0NC
1!E
10q
0"E
1SF
1,q
0TF
1)H
1*q
0*H
1YI
1.q
0ZI
1.K
1(q
0/K
1^L
1$q
0_L
12N
1"q
03N
1fO
1&q
0gO
18Q
1\q
09Q
1kR
1Zq
0lR
1=T
1Xq
0>T
1pU
1Vq
0qU
1BW
1Tq
0CW
1wX
1Rq
0xX
1IZ
1Pq
0JZ
1Nq
#620000
0!
0|#
0a+
#640000
1!
1|#
1a+
1Gb
0Hb
0Ib
0lb
0Jb
0Kb
1:`
1bb
0Q`
1p_
0ca
1Tc
0P`
1Sc
0O`
1[b
0aa
1Rc
0U`
1:,
0s_
1M-
1p-
1#.
1T.
1}c
1!d
1$e
1;a
0%e
1-c
1{c
1h8
1yc
1m;
1wc
1r>
1uc
1zA
1mf
1sc
0L`
1lf
1Ma
0,f
1rc
1=c
1qc
1jf
0<c
1Ka
0*f
1pc
1if
1oc
1:c
1Ia
0(f
1nc
1mc
1ff
1Ga
0&f
1lc
1kc
1Ea
0$f
1jc
1ic
14c
1Ca
0"f
1hc
13c
1gc
12c
1Aa
0~e
1fc
11c
1ec
1?a
0|e
1dc
0Uc
0X`
1_d
0jb
0`d
0Z`
0ad
0\`
0cd
0bd
0_c
1%d
0^a
1=f
1t_
1l_
1gn
0`k
1<k
14o
15o
1em
13o
1cm
12o
17j
01o
1am
12k
0Ak
0Hn
0Bk
0lj
0Ck
0Jn
0mj
0Dk
0nj
0Ek
0Ln
0oj
0Fk
0Gk
0Nn
0Hk
0Ik
0Pn
0Jk
0Kk
0Rn
0uj
0Lk
0Mk
0Tn
1wj
0Nk
0xj
0Ok
0Vn
1Um
0Pk
0l6!
0Rk
0l7!
0Tk
0l8!
0Vk
0l9!
0Xk
0hj
0Dn
0\k
0Zk
0l;!
0l<!
0==!
0l=!
1|l
0l:!
1^m
0/k
1jn
0(j
1Xm
00k
1Ym
01k
1ln
0yl
1Zm
0/j
0Cm
19j
1$@
0VA
0(,
0+,
1WA
0*C
1+C
0MC
10.
1.E
03E
16H
0;H
1;K
0@K
1?N
0DN
1EQ
0JQ
1JT
0OT
1OW
0TW
1VZ
0[Z
0.,
09,
1T,
1u9
0H;
1z<
0N>
1"E
0SF
1d-
1A2
1q4
1-7
1r9
1w<
1I>
0|?
1E@
1TA
1&C
1$.
1P.
1`D
1TF
0)H
1eG
1&H
1*H
0YI
1ZI
0.K
1jJ
1/K
0^L
1_L
02N
1oM
1pM
13N
0fO
1gO
08Q
1wP
19Q
0kR
1lR
0=T
1|S
1>T
0pU
1qU
0BW
1@W
1CW
0wX
1xX
0IZ
1GZ
1JZ
1h]
0q+
1O.
1+1
0:8
1@8
0t9
1c8
1D;
1I;
0y<
1O>
0#@
0h+
1i+
x3_
1],
0`,
1f+
0g+
0n]
1}-
1d+
0e+
1b+
0s]
1t]
0c+
0k+
0u+
0v+
0#,
0*,
0-,
0/,
00,
0$2
0S4
0l5
0y9
0~<
0(@
0/C
0.\
0I]
1J-
1|[
0wq
0!q
1\o
1bo
1Lo
1Jo
1To
1Ro
1`o
1do
1Zo
0Mq
0Kq
0Iq
0}p
1Hq
0Eq
1vl
0ul
xWo
1Cq
08q
0:q
0pp
0tp
0@q
1jq
0vp
0yp
0Bq
0Nq
0=p
0Pq
0Rq
0Fp
0Tq
0Vq
0Pp
0Xq
0Zq
0Wp
0\q
0&q
0\p
02p
0"q
0$q
0_p
0(q
0.q
0cp
0dp
0*q
0fp
0zp
0f<!
0hp
0ip
0lp
1fq
0mp
0np
0qp
0up
0ro
0xp
0~p
0,q
0>q
0<q
1@(!
0A(!
1.+!
0/+!
1z-!
0{-!
1h0!
0i0!
1c2!
0d2!
1c3!
0d3!
1c4!
0d4!
1c5!
0d5!
0d<!
06q
02q
04q
1/*
1;)
0c)
07*
06*
0T*
08*
0V*
09*
1:*
0X*
0Z*
0\*
0^*
1$*
1"*
1~)
1|)
1z)
1x)
1v)
1t)
0d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
0r*
0s*
0C+
1F)
1D+
0<)
0.*
0[*
0]*
0c*
1=+
0'*
0,*
0a*
1<+
0+*
0`*
1;+
0%*
1?)
0**
0_*
0d+
0t]
0f+
1h+
0i+
1j+
0$@
0z<
0u9
1r+
0?8
0JZ
0xX
0CW
0qU
0>T
0lR
09Q
0gO
03N
0_L
0/K
0ZI
0*H
0TF
0O>
0I;
1NC
0!E
0+C
0WA
09E
0AH
0FK
0JN
0PQ
0UT
0ZW
0aZ
0F;
1J>
1~?
0(C
17.
0KR
0Q.
0M\
1<8
0i]
1g,
0a,
0i,
1l]
1o]
1r]
1v]
1'.
1-.
13.
1T4
1s-
1v-
1m5
0=_
0<_
0H_
0G_
1Q-
1S-
1X-
0'_
01_
1e-
1~-
12q
16q
00q
1:q
18q
1*q
1.q
1(q
1$q
1"q
1&q
1\q
1Zq
1Xq
1Vq
1Tq
1Rq
1Pq
1Nq
0Fq
1<q
1>q
14q
0Gq
0Cq
1Eq
1Mq
1Iq
1B&
1+%
03&
0_&
0`&
0$'
0^&
0"'
0]&
1\&
0~&
0|&
0z&
0x&
1r%
1t%
1v%
1x%
1z%
1|%
1~%
1"&
0r&
0q&
0p&
0o&
0n&
0m&
0l&
0k&
0j&
0i&
0h&
0g&
0f&
0e&
0d&
0c&
0m'
1n%
1l'
0*%
09&
0{&
0y&
0s&
1L'
06&
0;&
0u&
1M'
0<&
0v&
1N'
08&
1'%
0=&
0w&
0"E
0@8
0j+
0so
0to
1[o
1ao
1Ko
1Io
1So
1Qo
1yq
0mq
0hq
1wp
1vo
1tq
1rq
0dq
0!p
1pq
1A"
1)
0(
1%
0(#
1u"
1s"
1q"
1o"
1m"
1k"
1i"
1g"
05"
04"
03"
02"
11"
0C!
0A!
0?!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0F#
1E#
1^"
0<"
0;"
0:"
08"
14
13
12
0f"
0d"
0"+
0z*
0*+
0(+
0&+
0$+
0{*
0|*
0~*
0o]
0v]
0l]
1i]
1f]
1Gq
1@q
1,q
1d8
1h,
0b,
0A_
0B_
0D_
1E_
0L_
0M_
0O_
1P_
0._
0B'
0H'
0:'
0<'
0>'
0@'
0G'
0F'
0D'
0f]
0ll
0sp
0S
0R
0Q
0O
0M
0K
0I
0G
0E
0v*
0j;
0%'
1op
0s!
0N(
1d(
0c(
0a(
0`(
1](
0\(
0Z(
0Y(
0t*
1F@
09$
1M$
0N$
0P$
0Q$
1F$
0G$
0I$
0J$
0''
0kp
0Y
0q
0p
0n
1m
0j
0i
0g
1f
0u!
0LC
1gp
#660000
0!
0|#
0a+
#680000
1!
1|#
1a+
0hb
16`
07`
08`
0[`
09`
1Kb
0:`
0Ub
0Xb
0bb
1Q`
0,e
0\b
0+e
0[b
1aa
0*e
0_b
0Zb
0ka
0ia
0o,
1[a
1,c
1%e
0-c
0mf
1?c
1>c
0Ma
1,f
0kf
1<c
0Ka
1*f
0if
1;c
0Ia
1(f
0ff
18c
0Ga
1&f
0Ea
1$f
0bf
0Ca
1"f
0af
0`f
0Aa
1~e
0?a
1|e
0Y`
1cd
0=f
05o
1bm
1Hn
1Jn
1Ln
1Nn
1Pn
0sj
1Rn
0vj
1Tn
0wj
1Vn
0yj
0zj
1hj
0gj
0dn
1Gj
1rn
1tn
1'j
1,j
0jn
1(j
1)j
0Zm
1/j
1%j
1"j
1Cm
1Bm
1dm
1Am
1@m
0?m
15j
0$,
0],
0h]
1q+
02_
1n]
0o+
00_
0n+
0&_
0q]
0z+
0z,
0q0
0A3
0Y4
0r5
0K8
0R;
0X>
0`A
0gD
0;F
0lG
0AI
0sJ
0FL
0xM
0KO
0~P
0RR
0%T
0WU
0(W
0XX
0/Z
0_[
0n0
1?2
0>3
1X4
1*6
0H8
16:
0O;
1;=
0U>
1C@
0]A
1JC
0dD
08F
0iG
0>I
0pJ
0CL
0uM
0HO
0{P
0OR
0"T
0TU
0%W
0UX
0,Z
0\[
12\
1I\
1d]
1(,
1$@
1u-
1z-
1X,
1N-
0*.
00.
0.E
06H
0;K
0?N
0EQ
0JT
0OW
0VZ
1r4
1K>
1fG
1kJ
1xP
1JR
1LR
1}S
1AW
1HZ
1}[
1~[
0J-
0d-
0}-
0O.
0+1
0A2
0-7
0=8
0c8
0r9
0D;
0w<
0I>
0!@
0E@
0TA
0&C
0`D
0eG
0&H
0jJ
0oM
0pM
0wP
0|S
0@W
0GZ
0|[
1"^
0p+
0b+
1s]
1Kq
0Xi
1wq
1=p
1Fp
1Pp
1Wp
1\p
12p
1_p
1cp
1dp
1fp
1hp
1ip
1lp
1cq
1mp
1np
1pp
1qp
1tp
1gq
1up
1xp
1vp
1yp
1}p
1~p
1!q
04p
0vq
0<p
0Ep
0Op
0Sp
0uq
0Vp
0oq
0(p
0Mp
0qo
1A(!
1/+!
1{-!
1i0!
1d2!
1d3!
1d4!
1d5!
1d<!
1e<!
0f=!
04=!
05=!
04q
0h:!
0h=!
0%>!
1i(!
11*!
1W+!
1},!
1E.!
1k/!
131!
1]2!
1.3!
1]3!
1.4!
1]4!
1.5!
1]5!
1.6!
1^6!
0h6!
1^7!
0h7!
1^8!
0h8!
1^9!
0h9!
1^:!
09=!
0%=!
1^<!
0h;!
1^;!
1^(!
1&*!
1L+!
1r,!
1:.!
1`/!
1(1!
1R2!
1#3!
1R3!
1#4!
1R4!
1#5!
1R5!
1#6!
1S6!
1S7!
1S8!
1S9!
1S:!
1S=!
1$=!
1S<!
1S;!
1;j
1]i
1Jq
1co
1]o
0Hq
1Yo
1Bq
1ul
1sl
16*
0W*
0$*
0"*
0~)
0|)
0z)
0x)
0v)
0t)
1C+
1f)
1'*
1**
1_*
0U*
1t]
1h]
0q+
0n]
0k]
0r+
1?8
0%,
04,
0g,
05_
06_
09_
0*_
0+_
0p4
1Y4
13\
1a-
0"\
x&_
0&\
xT_
1mJ
0'\
x{^
0LR
x|^
0(\
x}^
x!_
0)\
x#_
0e-
0~-
1,6
1Q.
1Y3
1,1
1O\
1B2
1M\
0<8
1N\
1>8
0d8
1s9
1F;
1j;
1x<
1M>
0J>
0~?
1"@
0F@
1UA
1(C
1LC
1aD
0fG
0kJ
0xP
0JR
1KR
0}S
0AW
0HZ
1!\
0~[
0r]
1Fq
1Dq
1Hq
0Bq
0Mq
1`&
0!'
0r%
0t%
0v%
0x%
0z%
0|%
0~%
0"&
1m'
10&
16&
1=&
1w&
0#'
1@8
1r+
0?8
14p
03p
1<p
1Ep
1Op
0tq
1uq
1Vp
1oq
1(p
0'p
0gp
0rq
0&p
1kp
0"p
1dq
1!p
0}o
0|o
0op
0pq
0zo
1sp
0yo
0xq
1hq
0wp
0uo
0xo
0wo
0oo
0vo
0no
1so
1to
1go
1Sp
1ho
0,p
x?o
1io
xco
1mo
0$>!
0$=!
1g<!
1mq
1%i
1rl
15"
0B!
0@!
18!
1%#
0u"
0s"
0q"
0o"
0m"
0k"
0i"
0g"
1F#
1d"
1<"
13)
11)
1/)
1.)
1-)
1')
1v(
1v]
0Fq
0@q
0\,
0T,
0h,
x*_
x+_
xU_
xX_
xY_
x[_
x\_
0|^
0,6
0r4
0B2
x0_
x1_
x2_
0,1
0>8
0O\
0#\
x;_
0s9
x=_
0x<
x<_
0$\
xF_
0M>
0"@
xH_
0UA
xI_
0aD
0%\
xQ_
1&\
0T_
0mJ
0{^
0}^
0!_
0#_
x%_
0!\
0@8
1c$
1e$
1g$
1h$
1i$
1o$
1~$
1@q
13p
xeo
1,p
1?o
0io
xEo
1jo
1'p
xGo
1&p
xIo
1"p
1}o
xMo
1ko
xSo
1|o
xQo
1zo
xUo
1lo
1xo
1yo
1wo
xYo
x[o
x]o
1uo
1qo
1no
x=o
1ll
1nl
1o#
1`#
1Z#
1Y#
1X#
1V#
1T#
1s(
03)
01)
0/)
0-)
0')
1%)
1#)
1")
1!)
1~(
1|(
1{(
1x(
1z(
1y(
1w(
1u(
xE(
0H(
0w*
xC(
xA(
x@(
0.)
x?(
1))
0K(
0J(
0U(
0R(
0Q(
x`_
xc_
xd_
xe_
0&_
02_
x5_
x6_
x9_
0;_
01_
0=_
0<_
x?_
x@_
xA_
xB_
xC_
xD_
xE_
0F_
0H_
0I_
xJ_
xK_
xL_
xM_
xN_
xO_
xP_
0Q_
0&\
xZ_
1[_
1'\
0\_
x._
0%_
1#%
0c$
0e$
0g$
0i$
0o$
1q$
1s$
1t$
1u$
1v$
1x$
1y$
1|$
1z$
1{$
1}$
1!%
x1$
0.$
0('
x3$
x5$
x6$
0h$
x7$
1m$
0<$
0=$
0@$
0C$
0D$
1eo
1=o
0ho
1io
1Eo
1Go
1Io
1Mo
1So
1Qo
1[o
1Uo
1Yo
1co
1r#
1p#
1n#
1m#
1l#
1k#
1j#
1i#
1g#
1f#
1e#
1d#
1b#
0`#
1^#
0Z#
0Y#
0X#
0V#
0T#
xQ!
xP!
xO!
xM!
xK!
0H!
0U
0]
0\
0d
0c
0`
0s(
0E(
0C(
0A(
0?(
0))
0%)
0#)
0")
0!)
0~(
0|(
0z(
0{(
0y(
0x(
0v(
0u(
0@(
xk(
xi(
xh(
xe(
xK(
xJ(
06_
0?_
0@_
0A_
0B_
0C_
0D_
1E_
0J_
0K_
0L_
0M_
0N_
0O_
1P_
0U_
0X_
0Y_
0Z_
0'\
1(\
0`_
0c_
0d_
0e_
0*_
0+_
0._
0#%
01$
03$
05$
07$
0m$
0q$
0s$
0t$
0u$
0v$
0x$
0z$
0y$
0{$
0|$
0~$
0!%
06$
xT$
xV$
xW$
xZ$
x<$
x=$
0go
1ho
0r#
0p#
0o#
0m#
0l#
0k#
0j#
0i#
0g#
0f#
0e#
0d#
0b#
0^#
0Q!
0P!
0O!
0M!
0K!
xz
xw
xv
xt
x]
x\
xN(
1k(
xj(
xd(
xc(
xb(
xa(
x`(
x_(
x^(
x](
x\(
x[(
xZ(
xY(
xX(
xW(
xU(
xR(
xQ(
xq(
xp(
xo(
xl(
0(\
1)\
x9$
1T$
xU$
xM$
xN$
xO$
xP$
xQ$
xR$
xS$
xF$
xG$
xH$
xI$
xJ$
xK$
xL$
x@$
xC$
xD$
x\$
x]$
x^$
xa$
1go
xY
xu
1t
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xd
xc
x`
x#!
x~
x}
x|
0N(
0K(
0J(
0q(
0p(
0o(
0l(
0j(
0i(
0h(
0e(
1d(
0c(
0b(
0a(
0`(
0_(
0^(
1](
0\(
0[(
0Z(
0Y(
0X(
0W(
0R(
0)\
09$
0<$
0=$
0\$
0]$
0^$
0a$
0U$
0V$
0W$
0Z$
1M$
0N$
0O$
0P$
0Q$
0R$
0S$
1F$
0G$
0H$
0I$
0J$
0K$
0L$
0C$
0]
0\
0Y
0#!
0~
0}
0|
0z
0w
0v
0u
0s
0r
0q
0p
0o
0n
1m
0l
0k
0j
0i
0h
0g
1f
0c
1H(
1w*
1.$
1('
1H!
1U
0H(
0w*
0.$
0('
0H!
0U
#700000
0!
0|#
0a+
#720000
1!
1|#
1a+
0W`
1Jb
0Kb
1:`
0Q`
0p_
1,e
0Tc
0ba
0Sc
0aa
0Rc
0N`
0`a
0[a
1:f
1!e
0"e
0#e
1Ad
0$e
0;a
0%e
1-c
0?c
0lf
0,f
0=c
0jf
0*f
0;c
0(f
08c
0&f
0$f
1bf
04c
0"f
03c
02c
0~e
0|e
0{e
0cd
1bd
0r_
0t_
0l_
0i_
04o
15o
1hl
1mj
1nj
1oj
1sj
1vj
1xj
1zj
0hj
1Dn
0|k
1dn
1in
1Wm
1/k
1jn
10k
1kn
11k
1yl
1Zm
0Cm
1`m
0r+
1q]
0$@
0(,
0NC
01,
0q4
0:1
1<3
0D5
0*9
0\B
0!]
0P.
1r4
0*\
1b+
0s]
0t]
1c+
1k+
1u+
1v+
1|+
1#,
1),
1*,
1,,
1/,
10,
12,
1g]
1j]
1m]
x&_
xco
1Mq
0Kq
1#l
0qo
1zp
1}$!
1g{
1l~
1k&!
0^o
1H$!
1ro
10q
14q
0Jq
1Fq
02*
0/*
0;)
0G(
0=)
0@+
17*
06*
0C+
0F)
0D+
0E+
0F+
1G+
0f)
0(*
0-*
0b*
0=+
0'*
0<+
0&*
0;+
0?)
0**
0_*
0Y*
1d+
1t]
0c+
0r4
0H.
0T5
0lB
01]
0Y3
1+\
1r]
0v]
x*_
x+_
0Mq
0Iq
0?&
0B&
0+%
0/$
0)%
0O'
1_&
0`&
0m'
0n%
0l'
0k'
0j'
1i'
00&
05&
0:&
0t&
0L'
06&
0M'
07&
0N'
0'%
0=&
0w&
0}&
0d+
1oo
1m$!
1W{
1[&!
1qo
0A"
0>"
0)
0'
0%
0I!
0W
05"
14"
0F#
0E#
0D#
0C#
1B#
0^"
0%#
0e"
0d"
0c"
0<"
09"
0>!
08!
05!
04
03
02
1v(
1}*
1o]
1v]
1Iq
1x*
1"\
1~$
1E'
0o]
0mo
1)'
1o#
1P
xK(
xJ(
0w(
0v(
1r!
1#\
x<$
x=$
0}$
0~$
0lo
x]
x\
0o#
0n#
1$\
0ko
1%\
0jo
1&\
0io
1'\
0ho
1(\
0go
1)\
1H(
1w*
1.$
1('
1H!
1U
#740000
0!
0|#
0a+
#760000
1!
1|#
1a+
1hb
19`
1Kb
0:`
1Ub
1Xb
1Qb
1bb
0,e
1Tc
1ab
1\b
1`b
1_b
1Zb
0)e
1^b
0:f
1)c
0*c
0+c
0Ad
0,c
1%e
0-c
0>c
0<c
0hf
0bf
14c
0_f
1{e
1Uc
1cb
1jb
1kb
1cd
05o
08j
07j
00j
02k
0hl
0oj
1wj
1yj
1hj
1gj
1|k
1fj
1ej
0dj
0+j
0'j
0,j
0-j
0)j
0.j
01k
0/j
0|i
0%j
0"j
1Cm
0Bm
05j
1u]
0q]
1z+
1z,
1r5
03\
1n0
0?2
1>3
0X4
0*6
1H8
06:
1O;
0;=
1U>
0C@
1]A
0JC
1dD
18F
1iG
1>I
1pJ
1CL
1uM
1HO
1{P
1OR
1"T
1TU
1%W
1UX
1,Z
1\[
02\
0I\
0d]
1[,
1d,
1f,
1,7
0a-
0u-
0z-
07.
0"^
1;,
0X,
1{-
1*.
1U.
1i8
1n;
1s>
1{A
13E
1;H
1@K
1DN
1JQ
1OT
1TW
1[Z
1_D
1:1
0<3
1D5
1*9
1\B
1!]
1*\
1,\
0b+
1s]
0k+
0u+
0v+
0|+
0#,
0),
0*,
0,,
0/,
00,
02,
0g]
0j]
0m]
1Kq
0:1!
0#l
0}$!
0g{
0l~
0k&!
1^o
0H$!
0@(!
0.+!
0z-!
0h0!
0c2!
0c3!
0c4!
0c5!
0f6!
0f7!
0f8!
0f9!
0f;!
0e<!
0f:!
1Xi
14=!
15=!
0ml
0jl
0ol
1h:!
1h=!
1%>!
0i(!
01*!
0W+!
0},!
0E.!
0k/!
031!
0]2!
0.3!
0]3!
0.4!
0]4!
0.5!
0]5!
0.6!
0^6!
1h6!
0^7!
1h7!
0^8!
1h8!
0^9!
1h9!
0^:!
19=!
1%=!
0^<!
1h;!
0^;!
1$>!
0S=!
0;j
0]i
1Jq
0Lq
16*
1C+
1;+
0t]
1c+
1p4
1q0
1A3
1K8
1R;
1X>
1`A
1gD
1;F
1lG
1AI
1sJ
1FL
1xM
1KO
1~P
1RR
1%T
1WU
1(W
1XX
1/Z
1_[
1h,
0{-
19E
1AH
1FK
1JN
1PQ
1UT
1ZW
1aZ
1H.
00_
1T5
1lB
11]
0+\
1A8
1-\
0r]
1Mq
1`&
1m'
1N'
1d+
091!
0m$!
0W{
0[&!
1]o
0ll
0^(!
0&*!
0L+!
0r,!
0:.!
0`/!
0(1!
0R2!
0#3!
0R3!
0#4!
0R4!
0#5!
0R5!
0#6!
0S6!
0S7!
0S8!
0S9!
0S:!
0S<!
0S;!
0g<!
15"
1F#
14
0}*
0v]
0Iq
0x*
1i,
05_
09_
1v]
0E'
0)'
0P
0r!
0U(
0Q(
1v*
0@$
0D$
1%'
0d
0`
1s!
#780000
0!
0|#
0a+
#800000
1!
1|#
1a+
0hb
1W`
1Ib
0Jb
0Kb
1:`
0Ub
0Xb
0Qb
0bb
1Q`
0Tc
0ab
1P`
0\b
1ba
0`b
1O`
0_b
1N`
0Zb
1`a
0Qc
0^b
1U`
1ia
1$e
1;a
0%e
1-c
1w_
1L`
1Ma
1Ka
0:c
1Ia
1Ga
1Ea
04c
1Ca
1Aa
01c
1?a
0Uc
0cb
1X`
0jb
1Y`
0kb
1Z`
0cd
1l_
1i_
15o
0cm
18j
0bm
17j
0am
10j
12k
0Hn
1lj
0Jn
0Ln
1oj
0Nn
0Pn
0Rn
1uj
0Tn
0Vn
0Um
0hj
0Dn
0rn
0^m
1+j
1.k
0in
1'j
0Wm
1,j
0Xm
1-j
0kn
1)j
0Ym
1.j
11k
0Zm
1/j
1|i
1%j
1"j
0Cm
0`m
15j
1r+
1q]
0z+
0z,
0q0
0A3
0Y4
0r5
0K8
0R;
0X>
0`A
0gD
0;F
0lG
0AI
0sJ
0FL
0xM
0KO
0~P
0RR
0%T
0WU
0(W
0XX
0/Z
0_[
0n0
1?2
0>3
1X4
1*6
0H8
16:
0O;
1;=
0U>
1C@
0]A
1JC
0dD
08F
0iG
0>I
0pJ
0CL
0uM
0HO
0{P
0OR
0"T
0TU
0%W
0UX
0,Z
0\[
12\
1I\
1d]
0[,
0d,
0f,
0,7
1$@
1WA
1W,
1a-
1u-
1z-
17.
1e.
1y8
1~;
1%?
1-B
09E
0AH
0FK
0JN
0PQ
0UT
0ZW
0aZ
1"^
1+,
1+C
1NC
0;,
1X,
0*.
0U.
0i8
0n;
0s>
0{A
03E
0;H
0@K
0DN
0JQ
0OT
0TW
0[Z
11,
0_D
1u9
1z<
1"E
1J-
1d-
1A2
1-7
1r9
1w<
1I>
1|?
1E@
1TA
1&C
1r4
1`D
1TF
1eG
1&H
1*H
1ZI
1jJ
1/K
1_L
1oM
1pM
13N
1gO
1wP
19Q
1lR
1|S
1>T
1qU
1@W
1CW
1xX
1GZ
1JZ
0,\
0h]
1q+
1O.
1+1
1:8
1@8
1c8
1D;
1I;
1O>
1k]
1P.
1q4
1n]
1}-
1b+
0s]
1k+
1u+
1v+
1|+
1#,
1),
1*,
1,,
1/,
10,
12,
1g]
1j]
1m]
0Kq
0}p
0Hq
0ro
0zp
0Dq
08q
0:q
0pp
0tp
0@q
0jq
0vp
0yp
1Bq
1:1!
0Nq
0=p
0Pq
0Rq
0Fp
0Tq
0Vq
0Pp
0Xq
0Zq
0Wp
0\q
0&q
0\p
02p
0"q
0$q
0_p
0(q
0.q
0cp
0dp
0*q
0fp
0qo
0hp
0ip
0lp
0fq
0mp
0np
0qp
0up
0xp
0~p
0!q
0,q
0>q
0<q
1@(!
1.+!
1z-!
1h0!
1c2!
1c3!
1c4!
1c5!
1f6!
1f7!
1f8!
1f9!
1f;!
1e<!
1f:!
00q
06q
0Xi
04=!
05=!
02q
04q
1ml
1jl
1ol
0h:!
0h=!
0%>!
1i(!
11*!
1W+!
1},!
1E.!
1k/!
131!
1]2!
1.3!
1]3!
1.4!
1]4!
1.5!
1]5!
1.6!
1^6!
0h6!
1^7!
0h7!
1^8!
0h8!
1^9!
0h9!
1^:!
09=!
0%=!
1^<!
0h;!
1^;!
1^(!
1&*!
1L+!
1r,!
1:.!
1`/!
1(1!
1R2!
1#3!
1R3!
1#4!
1R4!
1#5!
1R5!
1#6!
1S6!
1S7!
1S8!
1S9!
1S:!
1S=!
1$=!
1S<!
1S;!
1;j
1]i
0Jq
0Fq
12*
1/*
06*
1V*
1W*
1X*
1Z*
1\*
1^*
1$*
1"*
1~)
1|)
1z)
1x)
1v)
1t)
1d*
1e*
1f*
1g*
1h*
1i*
1j*
1k*
1l*
1m*
1n*
1o*
1p*
1q*
1r*
1s*
18)
0C+
1F)
1D+
1.*
1[*
1]*
1c*
0>+
1(*
1-*
1b*
1,*
1a*
1&*
1+*
1`*
0;+
1**
1_*
1Y*
1t]
0c+
0r+
1?8
1f]
0p4
1Y4
13\
0i,
0h,
1%@
1XA
1,C
1OC
0W,
0e.
0y8
0~;
0%?
0-B
1v9
1{<
1#E
1e-
1B2
0N\
1s9
0F;
1x<
1J>
1~?
1"@
1UA
0(C
0"\
1aD
1UF
1fG
1+H
1[I
1kJ
10K
1rM
14N
1hO
1xP
1JR
0KR
1:Q
1mR
1}S
1?T
1rU
1AW
1DW
1yX
1HZ
1KZ
0A8
0-\
0i]
1,1
1<8
1>8
1C8
1J;
1P>
1l]
0Q.
0M\
0r4
1o]
1~-
1,6
1r]
1Fq
0Mq
1?&
1B&
0`&
1"'
1!'
1~&
1|&
1z&
1x&
1r%
1t%
1v%
1x%
1z%
1|%
1~%
1"&
1r&
1q&
1p&
1o&
1n&
1m&
1l&
1k&
1j&
1i&
1h&
1g&
1f&
1e&
1d&
1c&
1.%
0m'
1n%
1l'
19&
1{&
1y&
1s&
0K'
15&
1:&
1t&
1;&
1u&
17&
1<&
1v&
0N'
1=&
1w&
1}&
0@8
1t9
0d+
0no
0so
1qo
1wp
1vo
0yo
0hq
0wo
191!
0<p
0Ep
0Op
1tq
0uq
0Vp
00p
0oq
0(p
0'p
1mo
1rq
0&p
0"p
0dq
0!p
0|o
1pq
0zo
1xq
0uo
0to
1ll
0$>!
0$=!
1g<!
1A"
1>"
05"
1A!
1@!
1?!
1>!
1=!
1<!
1;!
1:!
19!
18!
17!
16!
15!
14!
13!
12!
11!
10!
1/!
1.!
1-!
1,!
1+!
1*!
1)!
1(!
1'!
1&!
1%!
1$!
1u"
1s"
1q"
1o"
1m"
1k"
1i"
1g"
1,
0F#
1E#
1^"
1<"
1;"
1:"
19"
18"
04
01
1e"
1c"
1v(
0f]
1Iq
1@q
0,6
x2_
x=_
1G;
0$\
x<_
1M>
xH_
xI_
1)C
0%\
xQ_
0&\
xT_
1mJ
x__
0'\
x{^
0(\
x}^
x!_
0)\
x#_
0C8
0v9
0J;
0{<
0P>
0%@
0XA
0,C
0OC
0#E
0UF
0+H
0[I
00K
04N
0hO
0:Q
0mR
0?T
0rU
0DW
0yX
0KZ
1i]
0l]
0#\
x;_
0B2
0,1
0>8
1d8
1r4
0u9
1H;
1~$
0o]
1<q
0qo
0sp
1yo
1wo
1uo
xUo
1lo
1go
1ho
xun
0,p
x?o
1io
xEo
1jo
0*p
xGo
xIo
0}o
xSo
1ko
0{o
xQo
xYo
1no
1o#
1u(
0v(
1{(
1y(
13)
11)
1/)
1-)
1+)
1')
1%)
1#)
1")
1~(
1|(
1x(
0v*
0I;
1y<
x5_
x6_
x9_
x>_
xF_
xJ_
xK_
xL_
xM_
xN_
xO_
xP_
xG_
xU_
xV_
xX_
xY_
xZ_
x[_
x\_
x`_
xc_
xd_
xf_
x?_
x@_
xA_
xB_
xC_
xD_
xE_
02_
0;_
0s9
0G;
0j;
1:q
1!%
0~$
1y$
1{$
1c$
1e$
1g$
1i$
1k$
1o$
1q$
1s$
1t$
1v$
1x$
1|$
0%'
0z<
1N>
1op
1{o
1zo
1Uo
1Yo
x=o
xKo
xMo
xOo
1p#
0o#
1m#
1l#
1j#
1i#
1g#
1e#
1d#
1b#
1`#
1\#
1Z#
1X#
1V#
1T#
0s!
1v(
0{(
0y(
0x(
xE(
0H(
0w*
xC(
xA(
x?(
1))
1$)
1!)
1}(
0u(
1>q
xa_
xe_
05_
06_
09_
0=_
0>_
0x<
0M>
0"@
1F@
0O>
1#@
1~$
0y$
0{$
0|$
x1$
0.$
0('
x3$
x5$
x7$
1m$
1r$
1u$
1w$
0!%
18q
0kp
1"p
1}o
1|o
1Oo
1Qo
0p#
1o#
0m#
0l#
0j#
1h#
1f#
1c#
1^#
xQ!
xO!
xM!
xK!
0H!
0U
0}(
0|(
x](
x\(
x[(
xZ(
xY(
xX(
xW(
xr(
xp(
xo(
xl(
xk(
xj(
xi(
xh(
xf(
xe(
xd(
xc(
xb(
xa(
x`(
x_(
x^(
xU(
xR(
xQ(
0$@
1VA
0?_
0@_
0A_
0B_
0C_
0D_
0<_
0F_
0H_
0UA
0)C
0LC
14q
0w$
0x$
xF$
xG$
xH$
xI$
xJ$
xK$
xL$
x[$
x]$
x^$
xa$
xT$
xU$
xV$
xW$
xY$
xZ$
xM$
xN$
xO$
xP$
xQ$
xR$
xS$
x@$
xC$
xD$
0WA
1*C
1gp
1*p
1&p
1Io
1Mo
1So
0i#
0h#
xl
xk
xj
xi
xh
xg
xf
x#!
x~
x}
x{
xz
xy
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xd
xc
x`
0")
0!)
0~(
0U(
0R(
0Q(
xq(
xm(
12q
1E_
0O_
0I_
0G_
0aD
15F
0+C
1MC
0t$
0u$
0v$
0@$
0C$
0D$
x\$
x`$
16q
0#p
1'p
1Ko
1Go
0g#
0f#
0e#
0d
0c
0`
x"!
x|
0$)
0#)
0\(
0[(
0Z(
0Y(
0X(
0W(
0NC
1!E
0J_
0K_
0L_
0M_
0N_
1P_
0Q_
xS_
10q
0r$
0s$
0G$
0H$
0I$
0J$
0K$
0L$
0"E
1SF
xAo
1Eo
0d#
0c#
0l
0k
0j
0i
0h
0g
1&)
0%)
0c(
1](
1,q
xW_
0TF
1)H
1p$
0q$
0N$
1F$
1*q
0b#
1a#
0n
1f
1d(
0b(
0a(
0`(
0_(
0^(
0*H
1YI
1.q
1M$
0O$
0P$
0Q$
0R$
0S$
0ZI
1.K
0s
0r
0q
0p
0o
1m
xg(
1(q
0/K
1^L
xX$
1$q
xx
0_L
12N
1"q
03N
1fO
1&q
0gO
18Q
1\q
09Q
1kR
1Zq
0lR
1=T
1Xq
0>T
1pU
1Vq
0qU
1BW
1Tq
0CW
1wX
1Rq
0xX
1IZ
1Pq
0JZ
1Nq
#820000
0!
0|#
0a+
#840000
1!
1|#
1a+
1hb
0W`
0Ib
18`
1Jb
09`
1Kb
0:`
1Ub
1Xb
1Qb
1bb
0Q`
1ab
0P`
1\b
0ba
1+e
1`b
0O`
1_b
0N`
1Zb
0`a
1)e
1^b
0U`
0ia
1,c
0;a
1Bd
1%e
0-c
0w_
17e
0L`
0Ma
1,f
14d
1kf
13d
1jf
0Ka
1*f
1if
11d
1hf
0Ia
1(f
1/d
1ff
0Ga
1&f
1-d
0Ea
1$f
1+d
1bf
0Ca
1"f
1af
1)d
1`f
0Aa
1~e
1_f
1'd
0?a
1|e
0{e
1cb
0X`
1jb
0Y`
1kb
0Z`
1cd
0l_
0i_
05o
1cm
08j
1bm
07j
1am
00j
1hl
1Hn
0bk
1Jn
0dk
1Ln
0fk
1Nn
0hk
1Pn
0jk
1Rn
0lk
1Tn
0nk
0ok
1Vn
1Um
0$l
1hj
0}k
1Dn
0gj
1rn
1^m
0+j
1in
0'j
1Wm
0,j
1Xm
0-j
1kn
0)j
1Ym
0.j
1Zm
0/j
0|i
0%j
0"j
1Cm
1Bm
0Am
1`m
05j
1r+
0?8
x0_
0u]
0q]
1z+
1z,
1r5
03\
1n0
0?2
1>3
0X4
0*6
1H8
06:
1O;
0;=
1U>
0C@
1]A
0JC
1dD
18F
1iG
1>I
1pJ
1CL
1uM
1HO
1{P
1OR
1"T
1TU
1%W
1UX
1,Z
1\[
02\
0I\
0d]
1[,
1d,
1f,
1,7
1$@
0VA
1WA
0*C
0a-
0u-
0z-
07.
0"^
0+,
1+C
0MC
1NC
0!E
1;,
0X,
1{-
1*.
1U.
1i8
1n;
1s>
1{A
13E
1;H
1@K
1DN
1JQ
1OT
1TW
1[Z
01,
1_D
1u9
0H;
1z<
0N>
1"E
0SF
0J-
0d-
0A2
0-7
0r9
0w<
0I>
0|?
0E@
0TA
0&C
0r4
1@1
1_3
1S4
1j5
126
109
1%<
1*?
1$C
1G]
0`D
1TF
0)H
0eG
0&H
1*H
0YI
1ZI
0.K
0jJ
1/K
0^L
1_L
02N
0oM
0pM
13N
0fO
1gO
08Q
0wP
19Q
0kR
1lR
0=T
0|S
1>T
0pU
1qU
0BW
0@W
1CW
0wX
1xX
0IZ
0GZ
1JZ
16F
1gG
1nJ
1sM
1yP
1~S
1#W
1*Z
1h]
0q+
0O.
0+1
0:8
1@8
0t9
0c8
0D;
1I;
0y<
1O>
0#@
0k]
0P.
0q4
0}-
0b+
1s]
0k+
0u+
0v+
0|+
0#,
0),
0*,
0,,
0/,
00,
02,
0g]
0j]
0m]
1Kq
1}p
1ro
1zp
1Dq
08q
0:q
1pp
1tp
0@q
1jq
1vp
1yp
0Bq
0;p
0Dp
0Np
0Up
08o
0>o
0@o
0Bo
0Nq
1=p
0Pq
0Rq
1Fp
0Tq
0Vq
1Pp
0Xq
0Zq
1Wp
0\q
0&q
1\p
12p
0"q
0$q
1_p
0(q
0.q
1cp
1dp
0*q
1fp
0W$!
0A{
0<{
0m!!
0f~
02g
0E&!
0do
0)h
0B$!
1qo
1hp
1ip
1lp
1fq
1mp
1np
1qp
1up
1xp
1~p
1!q
0,q
0>q
0<q
0@(!
0.+!
0z-!
0h0!
0c2!
0c3!
0c4!
0c5!
0f6!
0f7!
0f8!
0f9!
0f;!
0e<!
0f:!
00q
06q
1Xi
14=!
15=!
02q
04q
0ml
0jl
0ol
1h:!
1h=!
1%>!
0i(!
01*!
0W+!
0},!
0E.!
0k/!
031!
0]2!
0.3!
0]3!
0.4!
0]4!
0.5!
0]5!
0.6!
0^6!
1h6!
0^7!
1h7!
0^8!
1h8!
0^9!
1h9!
0^:!
19=!
1%=!
0^<!
1h;!
0^;!
1$>!
0S=!
0;j
0]i
1Jq
1Lq
x]o
0Fq
02*
0/*
16*
0V*
0W*
0X*
0Z*
0\*
0^*
0$*
0"*
0~)
0|)
0z)
0x)
0v)
0t)
0d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
0r*
0s*
08)
1C+
0F)
0.*
0[*
0]*
0c*
0(*
0-*
0b*
0,*
0a*
0&*
0+*
0`*
0**
0_*
0Y*
0t]
1c+
0$@
0z<
0u9
0r+
0JZ
0xX
0CW
0qU
0>T
0lR
09Q
0gO
03N
0_L
0/K
0ZI
0*H
0TF
0O>
0I;
0"E
0NC
0+C
0WA
0@8
x5_
x9_
1p4
1q0
1A3
1K8
1R;
1X>
1`A
1gD
1;F
1lG
1AI
1sJ
1FL
1xM
1KO
1~P
1RR
1%T
1WU
1(W
1XX
1/Z
1_[
1h,
0{-
19E
1AH
1FK
1JN
1PQ
1UT
1ZW
1aZ
0e-
1B2
1N\
1s9
1F;
1x<
1M>
0J>
0~?
1"@
0F@
1UA
1(C
1LC
1"\
1"2
1o3
0'.
0-.
03.
0T4
1B6
1p9
15<
1:?
1aD
05F
0fG
0kJ
0rM
0xP
0JR
1KR
0}S
0AW
0HZ
1,1
0<8
1O\
1>8
0d8
1j;
1Q.
1M\
1r4
0~-
1,6
0r]
1@q
12q
16q
10q
1,q
1:q
18q
1*q
1.q
1(q
1$q
1"q
1&q
1\q
1Zq
1Xq
1Vq
1Tq
1Rq
1Pq
1Nq
1Fq
1<q
1>q
14q
1Mq
0?&
0B&
1`&
0"'
0!'
0~&
0|&
0z&
0x&
0r%
0t%
0v%
0x%
0z%
0|%
0~%
0"&
0r&
0q&
0p&
0o&
0n&
0m&
0l&
0k&
0j&
0i&
0h&
0g&
0f&
0e&
0d&
0c&
0.%
1m'
0n%
09&
0{&
0y&
0s&
05&
0:&
0t&
0;&
0u&
07&
0<&
0v&
0=&
0w&
0}&
1d+
0no
1so
0qo
0wp
0vo
0op
1sp
0yo
0xo
1hq
0wo
1<p
1Ep
1Op
0tq
1uq
1Vp
10p
1oq
1(p
1#p
0'p
0,{
0]!!
0&~
0"g
0wg
0`#!
0mo
0gp
0rq
0&p
1kp
0"p
1dq
1!p
0}o
0|o
0pq
0zo
0xq
0uo
1to
0ll
0^(!
0&*!
0L+!
0r,!
0:.!
0`/!
0(1!
0R2!
0#3!
0R3!
0#4!
0R4!
0#5!
0R5!
0#6!
0S6!
0S7!
0S8!
0S9!
0S:!
0S<!
0S;!
0g<!
0A"
0>"
15"
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0u"
0s"
0q"
0o"
0m"
0k"
0i"
0g"
0,
1F#
0^"
0<"
0;"
0:"
09"
08"
0e"
0c"
19+
17+
15+
13+
11+
1/+
1-+
1,+
1|*
0v(
0v]
0Iq
1i,
0,6
x2_
x=_
x<_
xF_
xH_
0UA
xI_
0aD
1Q4
1$7
1u<
1z?
xQ_
0mJ
x1_
x;_
0s9
0x<
0M>
0"@
0B2
0,1
0>8
0O\
0r4
0"\
1+'
1-'
1/'
11'
13'
15'
17'
18'
1F'
0~$
1o]
1mo
1qo
1xo
1yo
1wo
1uo
1"p
1}o
1|o
1zo
xUo
x[o
1,p
xEo
0Jz
0{~
0<'!
07g
1'p
xGo
1&p
xIo
xMo
xSo
xQo
xYo
1no
1Q
1C
1B
1@
1>
1<
1:
18
16
0o#
1u(
1v(
1{(
1z(
1y(
03)
01)
0/)
0-)
0+)
0')
0&)
1%)
1#)
1")
1!)
1~(
1|(
1x(
xU(
xQ(
0I_
xJ_
xK_
xL_
xM_
xN_
xO_
xP_
0Q_
x6_
x?_
x@_
xA_
xB_
xC_
xD_
xE_
0=_
0<_
0F_
0H_
02_
0;_
01_
1"\
1!%
1~$
1y$
1z$
1{$
0c$
0e$
0g$
0i$
0k$
0o$
0p$
1q$
1s$
1t$
1u$
1v$
1x$
1|$
x@$
xD$
0mo
1[o
1Uo
1Yo
1Io
1Mo
1So
1Qo
1Eo
1Go
1p#
1o#
1m#
1l#
1k#
1j#
1i#
1g#
1f#
1e#
1d#
1b#
0a#
0`#
0\#
0Z#
0X#
0V#
0T#
xd
x`
0v(
0z(
0{(
0y(
0x(
0")
0!)
0~(
0|(
0))
0%)
0#)
0u(
1v*
0J_
0K_
0L_
0M_
0N_
0O_
1P_
0?_
0@_
0A_
0B_
0C_
0D_
1E_
06_
1#\
0~$
0z$
0y$
0{$
0|$
0t$
0u$
0v$
0x$
0m$
0q$
0s$
0!%
1%'
0lo
0p#
0o#
0m#
0l#
0k#
0j#
0i#
0g#
0f#
0e#
0d#
0b#
0^#
1s!
x](
x\(
x[(
xZ(
xY(
xX(
xW(
xR(
xd(
xc(
xb(
xa(
x`(
x_(
x^(
1$\
xF$
xG$
xH$
xI$
xJ$
xK$
xL$
xC$
xM$
xN$
xO$
xP$
xQ$
xR$
xS$
0ko
xl
xk
xj
xi
xh
xg
xf
xc
xs
xr
xq
xp
xo
xn
xm
0R(
1](
0\(
0[(
0Z(
0Y(
0X(
0W(
1d(
0c(
0b(
0a(
0`(
0_(
0^(
1%\
0C$
1F$
0G$
0H$
0I$
0J$
0K$
0L$
1M$
0N$
0O$
0P$
0Q$
0R$
0S$
0jo
0c
0l
0k
0j
0i
0h
0g
1f
0s
0r
0q
0p
0o
0n
1m
1&\
0io
1'\
0ho
1(\
0go
1)\
1H(
1w*
1.$
1('
1H!
1U
#860000
0!
0|#
0a+
#880000
1!
1|#
1a+
0hb
1W`
1Ib
08`
0Jb
19`
0Kb
1:`
0Ub
0Xb
0Qb
0bb
1Q`
0ab
1P`
0\b
1ba
0+e
1Sc
0`b
1O`
0_b
1N`
0Zb
1`a
0)e
1Qc
0^b
1U`
1ia
1#e
0$e
1;a
0Bd
0%e
1-c
1w_
07e
1L`
1Ma
0,f
04d
0kf
1=c
03d
0jf
1<c
1Ka
0*f
0if
1;c
01d
0hf
1:c
1Ia
0(f
0/d
0ff
18c
1Ga
0&f
0-d
1Ea
0$f
0+d
0bf
14c
1Ca
0"f
0af
13c
0)d
0`f
12c
1Aa
0~e
0_f
11c
0'd
1?a
0|e
1{e
0cb
1X`
0jb
1Y`
0kb
1Z`
1ad
0cd
0bd
1l_
1i_
14o
15o
03o
0cm
18j
0bm
17j
0am
10j
0hl
0Hn
1bk
0lj
0Jn
0mj
1dk
0nj
0Ln
0oj
1fk
0Nn
1hk
0Pn
0sj
1jk
0Rn
0uj
1lk
0vj
0Tn
0wj
1nk
0xj
1ok
0Vn
0Um
1$l
0hj
1}k
0Dn
0rn
0^m
1+j
0.k
0in
1'j
0Wm
1,j
0Xm
1-j
00k
0kn
1)j
0Ym
1.j
0Zm
1/j
1|i
1%j
1"j
0Cm
0Bm
1Am
0`m
15j
1r+
1u]
1q]
0z+
0z,
0q0
0A3
0Y4
0r5
0K8
0R;
0X>
0`A
0gD
0;F
0lG
0AI
0sJ
0FL
0xM
0KO
0~P
0RR
0%T
0WU
0(W
0XX
0/Z
0_[
0n0
1?2
0>3
1X4
1*6
0H8
16:
0O;
1;=
0U>
1C@
0]A
1JC
0dD
08F
0iG
0>I
0pJ
0CL
0uM
0HO
0{P
0OR
0"T
0TU
0%W
0UX
0,Z
0\[
12\
1I\
1d]
0[,
0d,
0f,
0,7
1$@
1WA
1W,
1a-
1u-
1z-
17.
1e.
1y8
1~;
1%?
1-B
09E
0AH
0FK
0JN
0PQ
0UT
0ZW
0aZ
1"^
1+,
1+C
1NC
0;,
1X,
0*.
0U.
0i8
0n;
0s>
0{A
03E
0;H
0@K
0DN
0JQ
0OT
0TW
0[Z
11,
0_D
1u9
1z<
1"E
1J-
1d-
1A2
1-7
1r9
1w<
1I>
1|?
1E@
1TA
1&C
1r4
0@1
0_3
0S4
0j5
026
009
0%<
0*?
0$C
0G]
1`D
1TF
1eG
1&H
1*H
1ZI
1jJ
1/K
1_L
1oM
1pM
13N
1gO
1wP
19Q
1lR
1|S
1>T
1qU
1@W
1CW
1xX
1GZ
1JZ
06F
0gG
0nJ
0sM
0yP
0~S
0#W
0*Z
0h]
1q+
1O.
1+1
1:8
1@8
1c8
1D;
1I;
1O>
1k]
1P.
1q4
1}-
0d+
1e+
1b+
0s]
1t]
0c+
1w+
0Mq
0Kq
1Iq
0}p
0ro
0zp
0Dq
08q
0:q
0pp
0tp
0@q
0jq
0vp
0yp
1Bq
1;p
1Dp
1Np
1Up
18o
1>o
1@o
1Bo
0Nq
0=p
0Pq
0Rq
0Fp
0Tq
0Vq
0Pp
0Xq
0Zq
0Wp
0\q
0&q
0\p
02p
0"q
0$q
0_p
0(q
0.q
0cp
0dp
0*q
0fp
1W$!
1A{
1<{
1m!!
1f~
12g
1E&!
1do
1)h
1B$!
0qo
0hp
0ip
0lp
0fq
0mp
0np
0qp
0up
0xp
0~p
0!q
0,q
0>q
0<q
1@(!
1.+!
1z-!
1h0!
1c2!
1c3!
1c4!
1c5!
1f6!
1f7!
1f8!
1f9!
1f;!
1e<!
1f:!
00q
06q
0Xi
04=!
05=!
02q
04q
1ml
1jl
1ol
0h:!
0h=!
0%>!
1i(!
11*!
1W+!
1},!
1E.!
1k/!
131!
1]2!
1.3!
1]3!
1.4!
1]4!
1.5!
1]5!
1.6!
1^6!
0h6!
1^7!
0h7!
1^8!
0h8!
1^9!
0h9!
1^:!
09=!
0%=!
1^<!
0h;!
1^;!
1^(!
1&*!
1L+!
1r,!
1:.!
1`/!
1(1!
1R2!
1#3!
1R3!
1#4!
1R4!
1#5!
1R5!
1#6!
1S6!
1S7!
1S8!
1S9!
1S:!
1S=!
1$=!
1S<!
1S;!
1;j
1]i
0Jq
0Lq
0Fq
12*
1/*
07*
06*
18*
1V*
1W*
1X*
1Z*
1\*
1^*
1$*
1"*
1~)
1|)
1z)
1x)
1v)
1t)
1d*
1e*
1f*
1g*
1h*
1i*
1j*
1k*
1l*
1m*
1n*
1o*
1p*
1q*
1r*
1s*
18)
0C+
1F)
0D+
1E+
1.*
1[*
1]*
1c*
1>+
1(*
1-*
1b*
1,*
1a*
1<+
1&*
1+*
1`*
1**
1_*
1Y*
1d+
0e+
0t]
1f+
0r+
1?8
0p4
1Y4
13\
0i,
0h,
0W,
0e.
0y8
0~;
0%?
0-B
1e-
1B2
0N\
1s9
0F;
1x<
1J>
1~?
1"@
1UA
0(C
0"\
0"2
0o3
1'.
1-.
13.
1T4
0B6
0p9
05<
0:?
1aD
1fG
1kJ
1rM
1xP
1JR
0KR
1}S
1AW
1HZ
0S_
0T_
0\_
0__
0{^
0}^
0!_
0#_
1,1
1<8
1>8
0Q.
0M\
0r4
1~-
1,6
0o]
1r]
1v]
1Fq
0Eq
1Mq
0Iq
1?&
1B&
0_&
0`&
1^&
1"'
1!'
1~&
1|&
1z&
1x&
1r%
1t%
1v%
1x%
1z%
1|%
1~%
1"&
1r&
1q&
1p&
1o&
1n&
1m&
1l&
1k&
1j&
1i&
1h&
1g&
1f&
1e&
1d&
1c&
1.%
0m'
1n%
0l'
1k'
19&
1{&
1y&
1s&
1K'
15&
1:&
1t&
1;&
1u&
1M'
17&
1<&
1v&
1=&
1w&
1}&
0@8
1t9
0f+
0no
0so
1qo
1wp
1vo
0yo
0hq
0wo
1un
1=o
1?o
1Ao
0<p
0Ep
0Op
1tq
0uq
0Vp
00p
0oq
0(p
0'p
1,{
1]!!
1&~
1"g
1wg
1`#!
1mo
1rq
0&p
0"p
0dq
0!p
0|o
1pq
0zo
1xq
0uo
0to
1ll
0$>!
0$=!
1g<!
1A"
1>"
05"
04"
13"
1A!
1@!
1?!
1>!
1=!
1<!
1;!
1:!
19!
18!
17!
16!
15!
14!
13!
12!
11!
10!
1/!
1.!
1-!
1,!
1+!
1*!
1)!
1(!
1'!
1&!
1%!
1$!
1u"
1s"
1q"
1o"
1m"
1k"
1i"
1g"
1,
0F#
0E#
1D#
1^"
1<"
1;"
1:"
19"
18"
13
11
1e"
1c"
09+
07+
05+
03+
01+
0/+
0-+
0,+
0|*
1v(
1o]
0v]
1l]
1Eq
1@q
0,6
x2_
x=_
1G;
0$\
x<_
1M>
xH_
xI_
1)C
0Q4
0$7
0u<
0z?
0%\
xQ_
0&\
xT_
1mJ
x__
0'\
x{^
0(\
x}^
x!_
0)\
x#_
0U_
0V_
0W_
0X_
0Y_
0Z_
1[_
0`_
0a_
0c_
0d_
0e_
1f_
0#\
x;_
0B2
0,1
0>8
1d8
1r4
0u9
1H;
0+'
0-'
0/'
01'
03'
05'
07'
08'
0F'
1~$
0l]
1<q
0qo
0sp
1yo
1wo
1uo
xUo
1lo
1go
1ho
xun
0,p
x?o
1io
xEo
1jo
1Jz
1{~
1<'!
17g
0*p
xGo
xIo
0}o
xSo
1ko
0{o
xQo
xYo
1no
0Q
0C
0B
0@
0>
0<
0:
08
06
1o#
1u(
0v(
1{(
1y(
0E(
0C(
0A(
0?(
13)
11)
1/)
1-)
1+)
1')
1%)
1#)
1")
1~(
1|(
1x(
0v*
0I;
1y<
x6_
x>_
xF_
xJ_
xK_
xL_
xM_
xN_
xO_
xP_
xG_
xU_
xV_
xX_
xY_
xZ_
x[_
x\_
x`_
xc_
xd_
xf_
x?_
x@_
xA_
xB_
xC_
xD_
xE_
02_
0;_
0s9
0G;
0j;
1:q
1!%
0~$
1y$
1{$
01$
03$
05$
07$
1c$
1e$
1g$
1i$
1k$
1o$
1q$
1s$
1t$
1v$
1x$
1|$
0%'
0z<
1N>
1op
1{o
1zo
1Uo
1Yo
x=o
xKo
xMo
xOo
1p#
0o#
1m#
1l#
1j#
1i#
1g#
1e#
1d#
1b#
1`#
1\#
1Z#
1X#
1V#
1T#
0Q!
0O!
0M!
0K!
0s!
1v(
0{(
0y(
0x(
1r(
0q(
0p(
0o(
0m(
0l(
1k(
0j(
0i(
0h(
0g(
0f(
0e(
xE(
0H(
0w*
xC(
xA(
x?(
1))
1$)
1!)
1}(
0u(
1>q
xa_
xe_
06_
0=_
0>_
0x<
0M>
0"@
1F@
0O>
1#@
1~$
0y$
0{$
0|$
1[$
0\$
0]$
0^$
0`$
0a$
1T$
0U$
0V$
0W$
0X$
0Y$
0Z$
x1$
0.$
0('
x3$
x5$
x7$
1m$
1r$
1u$
1w$
0!%
18q
0kp
1"p
1}o
1|o
1Oo
1Qo
0p#
1o#
0m#
0l#
0j#
1h#
1f#
1c#
1^#
0#!
0"!
0~
0}
0|
1{
0z
0y
0x
0w
0v
0u
1t
xQ!
xO!
xM!
xK!
0H!
0U
0}(
0|(
x](
x\(
x[(
xZ(
xY(
xX(
xW(
xr(
xp(
xo(
xl(
xk(
xj(
xi(
xh(
xf(
xe(
xd(
xc(
xb(
xa(
x`(
x_(
x^(
xR(
0$@
1VA
0?_
0@_
0A_
0B_
0C_
0D_
0<_
0F_
0H_
0UA
0)C
0LC
14q
0w$
0x$
xF$
xG$
xH$
xI$
xJ$
xK$
xL$
x[$
x]$
x^$
xa$
xT$
xU$
xV$
xW$
xY$
xZ$
xM$
xN$
xO$
xP$
xQ$
xR$
xS$
xC$
0WA
1*C
1gp
1*p
1&p
1Io
1Mo
1So
0i#
0h#
xl
xk
xj
xi
xh
xg
xf
x#!
x~
x}
x{
xz
xy
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xc
0")
0!)
0~(
0R(
xq(
xm(
12q
1E_
0O_
0I_
0G_
0aD
15F
0+C
1MC
0t$
0u$
0v$
0C$
x\$
x`$
16q
0#p
1'p
1Ko
1Go
0g#
0f#
0e#
0c
x"!
x|
0$)
0#)
0\(
0[(
0Z(
0Y(
0X(
0W(
0NC
1!E
0J_
0K_
0L_
0M_
0N_
1P_
0Q_
xS_
10q
0r$
0s$
0G$
0H$
0I$
0J$
0K$
0L$
0"E
1SF
xAo
1Eo
0d#
0c#
0l
0k
0j
0i
0h
0g
1&)
0%)
0c(
1](
1,q
xW_
0TF
1)H
1p$
0q$
0N$
1F$
1*q
0b#
1a#
0n
1f
1d(
0b(
0a(
0`(
0_(
0^(
0*H
1YI
1.q
1M$
0O$
0P$
0Q$
0R$
0S$
0ZI
1.K
0s
0r
0q
0p
0o
1m
xg(
1(q
0/K
1^L
xX$
1$q
xx
0_L
12N
1"q
03N
1fO
1&q
0gO
18Q
1\q
09Q
1kR
1Zq
0lR
1=T
1Xq
0>T
1pU
1Vq
0qU
1BW
1Tq
0CW
1wX
1Rq
0xX
1IZ
1Pq
0JZ
1Nq
#900000
0!
0|#
0a+
#920000
1!
1|#
1a+
0W`
18`
09`
1Kb
0:`
0Q`
0P`
0ba
1+e
0Sc
0O`
0N`
0`a
1)e
0Qc
0U`
0ia
0#e
1+c
1$e
0,c
0;a
1Bd
1%e
0-c
0w_
17e
0L`
0Ma
1,f
14d
1kf
0=c
13d
1jf
0<c
0Ka
1*f
1if
0;c
11d
1hf
0:c
0Ia
1(f
1/d
1ff
08c
0Ga
1&f
1-d
0Ea
1$f
1+d
1bf
04c
0Ca
1"f
1af
03c
1)d
1`f
02c
0Aa
1~e
1_f
01c
1'd
0?a
1|e
0{e
0X`
0Y`
0Z`
1cd
0l_
0i_
05o
1cm
1bm
1am
1hl
1Hn
0bk
1lj
1Jn
1mj
0dk
1nj
1Ln
1oj
0fk
1Nn
0hk
1Pn
1sj
0jk
1Rn
1uj
0lk
1vj
1Tn
1wj
0nk
1xj
0ok
1Vn
1Um
0$l
1hj
0}k
1Dn
1gj
0fj
1rn
1^m
1.k
1in
1Wm
1Xm
10k
1kn
1Ym
1Zm
1Cm
1Bm
0Am
1`m
1r+
0?8
0u]
0q]
1$@
0VA
1WA
0*C
0+,
1+C
0MC
1NC
0!E
01,
1u9
0H;
1z<
0N>
1"E
0SF
0J-
0d-
0A2
0-7
0r9
0w<
0I>
0|?
0E@
0TA
0&C
0r4
1@1
1_3
1S4
1j5
126
109
1%<
1*?
1$C
1G]
0`D
1TF
0)H
0eG
0&H
1*H
0YI
1ZI
0.K
0jJ
1/K
0^L
1_L
02N
0oM
0pM
13N
0fO
1gO
08Q
0wP
19Q
0kR
1lR
0=T
0|S
1>T
0pU
1qU
0BW
0@W
1CW
0wX
1xX
0IZ
0GZ
1JZ
16F
1gG
1nJ
1sM
1yP
1~S
1#W
1*Z
1h]
0q+
0O.
0+1
0:8
1@8
0t9
0c8
0D;
1I;
0y<
1O>
0#@
0k]
0P.
0q4
0}-
0b+
1s]
1Kq
1}p
1ro
1zp
1Dq
08q
0:q
1pp
1tp
0@q
1jq
1vp
1yp
0Bq
0;p
0Dp
0Np
0Up
08o
0>o
0@o
0Bo
0Nq
1=p
0Pq
0Rq
1Fp
0Tq
0Vq
1Pp
0Xq
0Zq
1Wp
0\q
0&q
1\p
12p
0"q
0$q
1_p
0(q
0.q
1cp
1dp
0*q
1fp
0W$!
0A{
0<{
0m!!
0f~
02g
0E&!
0do
0)h
0B$!
1qo
1hp
1ip
1lp
1fq
1mp
1np
1qp
1up
1xp
1~p
1!q
0,q
0>q
0<q
00q
06q
02q
04q
1Jq
1Lq
0Fq
02*
0/*
16*
0V*
0W*
0X*
0Z*
0\*
0^*
0$*
0"*
0~)
0|)
0z)
0x)
0v)
0t)
0d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
0r*
0s*
08)
1C+
0F)
1D+
0E+
0.*
0[*
0]*
0c*
0>+
0(*
0-*
0b*
0,*
0a*
0<+
0&*
0+*
0`*
0**
0_*
0Y*
1t]
0$@
0z<
0u9
0r+
0JZ
0xX
0CW
0qU
0>T
0lR
09Q
0gO
03N
0_L
0/K
0ZI
0*H
0TF
0O>
0I;
0"E
0NC
0+C
0WA
0@8
0e-
1B2
1N\
1s9
1F;
1x<
1M>
0J>
0~?
1"@
0F@
1UA
1(C
1LC
1"\
1"2
1o3
0'.
0-.
03.
0T4
1B6
1p9
15<
1:?
1aD
05F
0fG
0kJ
0rM
0xP
0JR
1KR
0}S
0AW
0HZ
1,1
0<8
1O\
1>8
0d8
1j;
1Q.
1M\
1r4
0~-
1,6
0r]
1@q
12q
16q
10q
1,q
1:q
18q
1*q
1.q
1(q
1$q
1"q
1&q
1\q
1Zq
1Xq
1Vq
1Tq
1Rq
1Pq
1Nq
1Fq
1<q
1>q
14q
0Mq
0?&
0B&
1`&
0"'
0!'
0~&
0|&
0z&
0x&
0r%
0t%
0v%
0x%
0z%
0|%
0~%
0"&
0r&
0q&
0p&
0o&
0n&
0m&
0l&
0k&
0j&
0i&
0h&
0g&
0f&
0e&
0d&
0c&
0.%
1m'
0n%
1l'
0k'
09&
0{&
0y&
0s&
0K'
05&
0:&
0t&
0;&
0u&
0M'
07&
0<&
0v&
0=&
0w&
0}&
0no
1so
0qo
0wp
0vo
0op
1sp
0yo
0xo
1hq
0wo
1<p
1Ep
1Op
0tq
1uq
1Vp
10p
1oq
1(p
1#p
0'p
0,{
0]!!
0&~
0"g
0wg
0`#!
0mo
0gp
0rq
0&p
1kp
0"p
1dq
1!p
0}o
0|o
0pq
0zo
0xq
0uo
1to
0A"
0>"
15"
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0u"
0s"
0q"
0o"
0m"
0k"
0i"
0g"
0,
1F#
1E#
0D#
0^"
0<"
0;"
0:"
09"
08"
03
01
0e"
0c"
19+
17+
15+
13+
11+
1/+
1-+
1,+
1|*
0v(
1v]
0,6
x2_
x=_
x<_
xF_
xH_
0UA
xI_
0aD
1Q4
1$7
1u<
1z?
xQ_
0mJ
x1_
x;_
0s9
0x<
0M>
0"@
0B2
0,1
0>8
0O\
0r4
0"\
1+'
1-'
1/'
11'
13'
15'
17'
18'
1F'
0~$
1mo
1qo
1xo
1yo
1wo
1uo
1"p
1}o
1|o
1zo
xUo
x[o
1,p
xEo
0Jz
0{~
0<'!
07g
1'p
xGo
1&p
xIo
xMo
xSo
xQo
xYo
1no
1Q
1C
1B
1@
1>
1<
1:
18
16
0o#
1u(
1v(
1{(
1z(
1y(
03)
01)
0/)
0-)
0+)
0')
0&)
1%)
1#)
1")
1!)
1~(
1|(
1x(
0I_
xJ_
xK_
xL_
xM_
xN_
xO_
xP_
0Q_
x6_
x?_
x@_
xA_
xB_
xC_
xD_
xE_
0=_
0<_
0F_
0H_
02_
0;_
01_
1"\
1!%
1~$
1y$
1z$
1{$
0c$
0e$
0g$
0i$
0k$
0o$
0p$
1q$
1s$
1t$
1u$
1v$
1x$
1|$
0mo
1[o
1Uo
1Yo
1Io
1Mo
1So
1Qo
1Eo
1Go
1p#
1o#
1m#
1l#
1k#
1j#
1i#
1g#
1f#
1e#
1d#
1b#
0a#
0`#
0\#
0Z#
0X#
0V#
0T#
0v(
0z(
0{(
0y(
0x(
0")
0!)
0~(
0|(
0))
0%)
0#)
0u(
0J_
0K_
0L_
0M_
0N_
0O_
1P_
0?_
0@_
0A_
0B_
0C_
0D_
1E_
06_
1#\
0~$
0z$
0y$
0{$
0|$
0t$
0u$
0v$
0x$
0m$
0q$
0s$
0!%
0lo
0p#
0o#
0m#
0l#
0k#
0j#
0i#
0g#
0f#
0e#
0d#
0b#
0^#
x](
x\(
x[(
xZ(
xY(
xX(
xW(
xR(
xd(
xc(
xb(
xa(
x`(
x_(
x^(
1$\
xF$
xG$
xH$
xI$
xJ$
xK$
xL$
xC$
xM$
xN$
xO$
xP$
xQ$
xR$
xS$
0ko
xl
xk
xj
xi
xh
xg
xf
xc
xs
xr
xq
xp
xo
xn
xm
0R(
1](
0\(
0[(
0Z(
0Y(
0X(
0W(
1d(
0c(
0b(
0a(
0`(
0_(
0^(
1%\
0C$
1F$
0G$
0H$
0I$
0J$
0K$
0L$
1M$
0N$
0O$
0P$
0Q$
0R$
0S$
0jo
0c
0l
0k
0j
0i
0h
0g
1f
0s
0r
0q
0p
0o
0n
1m
1&\
0io
1'\
0ho
1(\
0go
1)\
1H(
1w*
1.$
1('
1H!
1U
#940000
0!
0|#
0a+
#960000
1!
1|#
1a+
1Jb
0Kb
1:`
0+e
1Sc
0)e
1Qc
1#e
0+c
0$e
1,c
0Bd
0%e
1-c
07e
0,f
04d
0kf
1=c
03d
0jf
1<c
0*f
0if
1;c
01d
0hf
1:c
0(f
0/d
0ff
18c
0&f
0-d
0$f
0+d
0bf
14c
0"f
0af
13c
0)d
0`f
12c
0~e
0_f
11c
0'd
0|e
1{e
0cd
1bd
04o
15o
0hl
1bk
0lj
0mj
1dk
0nj
0oj
1fk
1hk
0sj
1jk
0uj
1lk
0vj
0wj
1nk
0xj
1ok
1$l
0hj
1}k
0gj
1fj
0.k
00k
0Cm
1q]
0@1
0_3
0S4
0j5
026
009
0%<
0*?
0$C
0G]
06F
0gG
0nJ
0sM
0yP
0~S
0#W
0*Z
1b+
0s]
0t]
1c+
1k+
0w+
1}+
1~+
1Mq
0Kq
1;p
1Dp
1Np
1Up
18o
1>o
1@o
1Bo
1W$!
1A{
1<{
1m!!
1f~
12g
1E&!
1do
1)h
1B$!
0Jq
17*
06*
0C+
0D+
1E+
1>+
1<+
0d+
1e+
1t]
0c+
0"2
0o3
1'.
1-.
13.
1T4
0B6
0p9
05<
0:?
0S_
0T_
0\_
0__
0{^
0}^
0!_
0#_
1r]
0v]
0Mq
1Iq
1_&
0`&
0m'
0l'
1k'
1K'
1M'
1d+
0e+
1f+
1un
1=o
1?o
1Ao
1,{
1]!!
1&~
1"g
1wg
1`#!
05"
14"
0F#
0E#
1D#
13
11
09+
07+
05+
03+
01+
0/+
0-+
0,+
0|*
0o]
1v]
0Eq
0Iq
0Q4
0$7
0u<
0z?
0U_
0V_
0W_
0X_
0Y_
0Z_
1[_
0`_
0a_
0c_
0d_
0e_
1f_
0f+
0+'
0-'
0/'
01'
03'
05'
07'
08'
0F'
1o]
1l]
1Eq
1Jz
1{~
1<'!
17g
0Q
0C
0B
0@
0>
0<
0:
08
06
0E(
0C(
0A(
0?(
0l]
01$
03$
05$
07$
0Q!
0O!
0M!
0K!
1r(
0q(
0p(
0o(
0m(
0l(
1k(
0j(
0i(
0h(
0g(
0f(
0e(
1[$
0\$
0]$
0^$
0`$
0a$
1T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0#!
0"!
0~
0}
0|
1{
0z
0y
0x
0w
0v
0u
1t
#980000
0!
0|#
0a+
#1000000
