{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 4 -x 1080 -y 60 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 4 -x 1080 -y 350 -defaultsOSRD
preplace port PWM0 -pg 1 -lvl 4 -x 1080 -y 410 -defaultsOSRD
preplace port PWM1 -pg 1 -lvl 4 -x 1080 -y 430 -defaultsOSRD
preplace port PWM2 -pg 1 -lvl 4 -x 1080 -y 450 -defaultsOSRD
preplace port PWM3 -pg 1 -lvl 4 -x 1080 -y 470 -defaultsOSRD
preplace portBus BTN -pg 1 -lvl 4 -x 1080 -y 240 -defaultsOSRD -right
preplace inst My_PWM_Core_0 -pg 1 -lvl 3 -x 930 -y 440 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 230 -y 110 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 610 -y 200 -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -x 230 -y 330 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -x 930 -y 230 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 3 20 220 440 30 790
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 30 230 430
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 2 450 40 770
preplace netloc My_PWM_Core_0_PWM0 1 3 1 NJ 410
preplace netloc My_PWM_Core_0_PWM1 1 3 1 NJ 430
preplace netloc My_PWM_Core_0_PWM2 1 3 1 NJ 450
preplace netloc My_PWM_Core_0_PWM3 1 3 1 NJ 470
preplace netloc BTN_1 1 3 1 NJ 240
preplace netloc processing_system7_0_DDR 1 1 3 430J 50 800J 60 NJ
preplace netloc processing_system7_0_FIXED_IO 1 1 3 460J 60 780J 150 1060J
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 N 120
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 760 190n
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 N 210
levelinfo -pg 1 0 230 610 930 1080
pagesize -pg 1 -db -bbox -sgen 0 0 1200 530
"
}
{
   "da_axi4_cnt":"2",
   "da_board_cnt":"1",
   "da_ps7_cnt":"1"
}
