0.6
2018.3
Dec  7 2018
00:33:28
F:/my project/vivado projects/3_regfile/regfile.v,1461985342,verilog,,F:/my project/vivado projects/3_regfile/testbench.v,,regfile,,,,,,,,
F:/my project/vivado projects/3_regfile/testbench.v,1651049167,verilog,,,,tb,,,,,,,,
F:/my project/vivado projects/regfile/regfile.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
