#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun  4 21:12:12 2024
# Process ID: 21452
# Current directory: D:/FPGA_RISC/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.runs/impl_1
# Command line: vivado.exe -log RV32I.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source RV32I.tcl -notrace
# Log file: D:/FPGA_RISC/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.runs/impl_1/RV32I.vdi
# Journal file: D:/FPGA_RISC/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source RV32I.tcl -notrace
Command: link_design -top RV32I -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1107.434 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/FPGA_RISC/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/constrs_1/imports/FPGA_RISC/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/FPGA_RISC/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.srcs/constrs_1/imports/FPGA_RISC/MY_Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1107.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port IOPortD[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port IOPortD[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port IOPortD[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port IOPortD[3] expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 4 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.565 . Memory (MB): peak = 1107.434 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 9bb253c8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1447.258 ; gain = 339.824

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e796c8e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1657.742 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 7 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e796c8e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1657.742 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19fb63782

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1657.742 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 19fb63782

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1657.742 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 19fb63782

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1657.742 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 146a6d227

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1657.742 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               7  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               4  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1657.742 ; gain = 0.000
Ending Logic Optimization Task | Checksum: aeb9749b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1657.742 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: aeb9749b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1657.742 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: aeb9749b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1657.742 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1657.742 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: aeb9749b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1657.742 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1657.742 ; gain = 550.309
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1657.742 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_RISC/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.runs/impl_1/RV32I_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file RV32I_drc_opted.rpt -pb RV32I_drc_opted.pb -rpx RV32I_drc_opted.rpx
Command: report_drc -file RV32I_drc_opted.rpt -pb RV32I_drc_opted.pb -rpx RV32I_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/FPGA_RISC/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.runs/impl_1/RV32I_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port IOPortD[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port IOPortD[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port IOPortD[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port IOPortD[3] expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1704.871 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 434398bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1704.871 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1704.871 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16fa0997d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 1704.871 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e7aca00c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.299 . Memory (MB): peak = 1704.871 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e7aca00c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.300 . Memory (MB): peak = 1704.871 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1e7aca00c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.302 . Memory (MB): peak = 1704.871 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2558c7b03

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.408 . Memory (MB): peak = 1704.871 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 20474faa9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.452 . Memory (MB): peak = 1704.871 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 49 LUTNM shape to break, 28 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 4, two critical 45, total 49, new lutff created 14
INFO: [Physopt 32-775] End 1 Pass. Optimized 61 nets or cells. Created 49 new cells, deleted 12 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1704.871 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           49  |             12  |                    61  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           49  |             12  |                    61  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 21a35c552

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1704.871 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 245f21ac0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1704.871 ; gain = 0.000
Phase 2 Global Placement | Checksum: 245f21ac0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1704.871 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2161343fc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1704.871 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13a5b8305

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1704.871 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1561377a0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1704.871 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a06e590d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1704.871 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1fb7825fd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1704.871 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1d48235a1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1704.871 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1b6786d80

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1704.871 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1bfa8b3ca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1704.871 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 255cf399c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1704.871 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 255cf399c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1704.871 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c499b970

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.105 | TNS=-198.020 |
Phase 1 Physical Synthesis Initialization | Checksum: 1951c097c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1704.871 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 14cd7a04b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1704.871 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c499b970

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1704.871 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.095. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1704.871 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1bddab961

Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1704.871 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1bddab961

Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1704.871 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1bddab961

Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1704.871 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1bddab961

Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1704.871 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1704.871 ; gain = 0.000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1704.871 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f6067b9b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1704.871 ; gain = 0.000
Ending Placer Task | Checksum: 16478cd51

Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1704.871 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1704.871 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1704.871 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_RISC/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.runs/impl_1/RV32I_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file RV32I_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1704.871 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file RV32I_utilization_placed.rpt -pb RV32I_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file RV32I_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1704.871 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1704.871 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.085 | TNS=-114.543 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ac38bbeb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1704.871 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.085 | TNS=-114.543 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1ac38bbeb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1704.871 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.085 | TNS=-114.543 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/DOC1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/Q[5].  Did not re-place instance U_CPU_Core/U_DP/U_PC/q_reg[5]
INFO: [Physopt 32-81] Processed net U_CPU_Core/U_DP/U_PC/Q[5]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.082 | TNS=-114.486 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/Q[4].  Did not re-place instance U_CPU_Core/U_DP/U_PC/q_reg[4]
INFO: [Physopt 32-81] Processed net U_CPU_Core/U_DP/U_PC/Q[4]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.078 | TNS=-113.994 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/Q[3].  Did not re-place instance U_CPU_Core/U_DP/U_PC/q_reg[3]
INFO: [Physopt 32-81] Processed net U_CPU_Core/U_DP/U_PC/Q[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.048 | TNS=-113.226 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/Q[2].  Did not re-place instance U_CPU_Core/U_DP/U_PC/q_reg[2]
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/Q[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_18_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_18
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.043 | TNS=-112.636 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_7_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_7
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.042 | TNS=-111.900 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_12_17/DOB0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/Q[5].  Did not re-place instance U_CPU_Core/U_DP/U_PC/q_reg[5]
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/Q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_16_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_16
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.029 | TNS=-111.204 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_12_17/DOC1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_18_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_18
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.002 | TNS=-110.532 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_12_17/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_11_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_11
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.996 | TNS=-109.798 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_GPOA/ODR_reg[7]_0.  Re-placed instance U_GPOA/RegFile_reg_r1_0_31_6_11_i_8
INFO: [Physopt 32-735] Processed net U_GPOA/ODR_reg[7]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.991 | TNS=-109.196 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/DOB0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_16_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_16
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/wdata[8]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_4_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.988 | TNS=-108.892 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_18_23/DOB1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_13_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_13
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.983 | TNS=-108.720 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/DOB0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_16_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_16
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.975 | TNS=-108.032 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_18_23/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_22_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_22
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/wdata[22]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_6_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.972 | TNS=-108.026 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_18_23/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_7_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_7
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.965 | TNS=-107.614 |
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_21_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_21
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.948 | TNS=-107.332 |
INFO: [Physopt 32-702] Processed net U_RAM/ram_reg_0_63_24_24/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_8_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_8
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.947 | TNS=-106.980 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_30_31/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_30_31_i_3_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_30_31_i_3
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_30_31_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.942 | TNS=-106.482 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_18_23/DOB0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_16_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_16
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/wdata[20]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_4_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.941 | TNS=-105.892 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_12_17/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_9_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_9
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.937 | TNS=-105.772 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_2_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_2
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/p_1_in. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_1_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.934 | TNS=-103.744 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_18_23/DOC1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_19_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_19
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.925 | TNS=-103.388 |
INFO: [Physopt 32-663] Processed net U_GPOA/Q[26].  Re-placed instance U_GPOA/ODR_reg[27]
INFO: [Physopt 32-735] Processed net U_GPOA/Q[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.925 | TNS=-103.320 |
INFO: [Physopt 32-663] Processed net U_GPOA/Q[27].  Re-placed instance U_GPOA/ODR_reg[28]
INFO: [Physopt 32-735] Processed net U_GPOA/Q[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.925 | TNS=-103.252 |
INFO: [Physopt 32-663] Processed net U_GPOA/Q[28].  Re-placed instance U_GPOA/ODR_reg[29]
INFO: [Physopt 32-735] Processed net U_GPOA/Q[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.924 | TNS=-103.184 |
INFO: [Physopt 32-663] Processed net U_GPOA/Q[12].  Re-placed instance U_GPOA/ODR_reg[13]
INFO: [Physopt 32-735] Processed net U_GPOA/Q[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.924 | TNS=-103.117 |
INFO: [Physopt 32-663] Processed net U_GPOA/Q[25].  Re-placed instance U_GPOA/ODR_reg[26]
INFO: [Physopt 32-735] Processed net U_GPOA/Q[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.924 | TNS=-102.925 |
INFO: [Physopt 32-663] Processed net U_GPOA/Q[29].  Re-placed instance U_GPOA/ODR_reg[30]
INFO: [Physopt 32-735] Processed net U_GPOA/Q[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.907 | TNS=-102.733 |
INFO: [Physopt 32-663] Processed net U_GPOA/Q[13].  Re-placed instance U_GPOA/ODR_reg[14]
INFO: [Physopt 32-735] Processed net U_GPOA/Q[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.907 | TNS=-102.748 |
INFO: [Physopt 32-663] Processed net U_GPOA/Q[18].  Re-placed instance U_GPOA/ODR_reg[19]
INFO: [Physopt 32-735] Processed net U_GPOA/Q[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.907 | TNS=-102.573 |
INFO: [Physopt 32-663] Processed net U_GPOA/Q[1].  Re-placed instance U_GPOA/ODR_reg[1]
INFO: [Physopt 32-735] Processed net U_GPOA/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.907 | TNS=-102.588 |
INFO: [Physopt 32-663] Processed net U_GPOA/Q[21].  Re-placed instance U_GPOA/ODR_reg[22]
INFO: [Physopt 32-735] Processed net U_GPOA/Q[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.907 | TNS=-102.413 |
INFO: [Physopt 32-663] Processed net U_GPOA/Q[4].  Re-placed instance U_GPOA/ODR_reg[4]
INFO: [Physopt 32-735] Processed net U_GPOA/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.907 | TNS=-102.428 |
INFO: [Physopt 32-663] Processed net U_GPOA/Q[5].  Re-placed instance U_GPOA/ODR_reg[5]
INFO: [Physopt 32-735] Processed net U_GPOA/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.907 | TNS=-102.443 |
INFO: [Physopt 32-663] Processed net U_GPOA/Q[22].  Re-placed instance U_GPOA/ODR_reg[23]
INFO: [Physopt 32-735] Processed net U_GPOA/Q[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.907 | TNS=-102.301 |
INFO: [Physopt 32-663] Processed net U_GPOA/Q[23].  Re-placed instance U_GPOA/ODR_reg[24]
INFO: [Physopt 32-735] Processed net U_GPOA/Q[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.907 | TNS=-102.176 |
INFO: [Physopt 32-663] Processed net U_GPOA/Q[30].  Re-placed instance U_GPOA/ODR_reg[31]
INFO: [Physopt 32-735] Processed net U_GPOA/Q[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.907 | TNS=-102.051 |
INFO: [Physopt 32-663] Processed net U_GPOA/ODR[7].  Re-placed instance U_GPOA/ODR_reg[7]
INFO: [Physopt 32-735] Processed net U_GPOA/ODR[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.902 | TNS=-101.926 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_18_23/DOB1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/Q[5].  Did not re-place instance U_CPU_Core/U_DP/U_PC/q_reg[5]
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/Q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_13_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_13
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.902 | TNS=-101.882 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/Q[2].  Did not re-place instance U_CPU_Core/U_DP/U_PC/q_reg[2]
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_10_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_10
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.897 | TNS=-101.124 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_0_5/DOB1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_21_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_21
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.895 | TNS=-100.328 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_18_23/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_9_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_9
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.881 | TNS=-99.602 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_12_17/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_9_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_9
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/wdata[13].  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_1
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/wdata[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.880 | TNS=-98.892 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_13_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_13
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/wdata[21].  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_3
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/wdata[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-98.568 |
INFO: [Physopt 32-663] Processed net U_GPOA/Q[15].  Re-placed instance U_GPOA/ODR_reg[16]
INFO: [Physopt 32-735] Processed net U_GPOA/Q[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-98.472 |
INFO: [Physopt 32-663] Processed net U_GPOA/Q[6].  Re-placed instance U_GPOA/ODR_reg[6]
INFO: [Physopt 32-735] Processed net U_GPOA/Q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-98.380 |
INFO: [Physopt 32-663] Processed net U_GPOA/Q[7].  Re-placed instance U_GPOA/ODR_reg[8]
INFO: [Physopt 32-735] Processed net U_GPOA/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-98.288 |
INFO: [Physopt 32-663] Processed net U_GPOA/Q[8].  Re-placed instance U_GPOA/ODR_reg[9]
INFO: [Physopt 32-735] Processed net U_GPOA/Q[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.874 | TNS=-98.196 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_12_17/DOB1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_14_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_14
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.871 | TNS=-97.840 |
INFO: [Physopt 32-663] Processed net U_GPOA/Q[11].  Re-placed instance U_GPOA/ODR_reg[12]
INFO: [Physopt 32-735] Processed net U_GPOA/Q[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.871 | TNS=-97.751 |
INFO: [Physopt 32-663] Processed net U_GPOA/Q[19].  Re-placed instance U_GPOA/ODR_reg[20]
INFO: [Physopt 32-735] Processed net U_GPOA/Q[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.871 | TNS=-97.662 |
INFO: [Physopt 32-662] Processed net U_GPOA/Q[20].  Did not re-place instance U_GPOA/ODR_reg[21]
INFO: [Physopt 32-702] Processed net U_GPOA/Q[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_2_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_2
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_10_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_10
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.864 | TNS=-96.034 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.864 | TNS=-96.034 |
Phase 3 Critical Path Optimization | Checksum: 1ac38bbeb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1704.871 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.864 | TNS=-96.034 |
INFO: [Physopt 32-702] Processed net U_RAM/ram_reg_0_63_24_24/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/Q[2].  Did not re-place instance U_CPU_Core/U_DP/U_PC/q_reg[2]
INFO: [Physopt 32-81] Processed net U_CPU_Core/U_DP/U_PC/Q[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.853 | TNS=-94.720 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_0_5/DOC1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/Q[5].  Did not re-place instance U_CPU_Core/U_DP/U_PC/q_reg[5]
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/Q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_24_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_24
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/wdata[5]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_6_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.852 | TNS=-93.536 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_11_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_11
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.847 | TNS=-93.430 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_0_5/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_30_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_30
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/wdata[4]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_7_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.839 | TNS=-92.912 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/DOB0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_16_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_16_comp
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.834 | TNS=-92.832 |
INFO: [Physopt 32-662] Processed net U_GPOA/Q[20].  Did not re-place instance U_GPOA/ODR_reg[21]
INFO: [Physopt 32-702] Processed net U_GPOA/Q[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_2_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_2
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/q_reg[4]_2[0]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/ODR[31]_i_1_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.830 | TNS=-92.552 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_0_5/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_17_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_17
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/wdata[1]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_2_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.826 | TNS=-90.892 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_6_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_6
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/ODR[3]_i_4_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/ODR[3]_i_4
INFO: [Physopt 32-134] Processed net U_CPU_Core/U_DP/U_PC/ODR[3]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/ODR[3]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/ODR[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_24_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_24
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/ODR[3]_i_4_n_0. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/ODR[3]_i_4_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.825 | TNS=-89.712 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_30_31/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_30_31_i_6_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_30_31_i_6
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/wdata[30]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_30_31_i_2_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_30_31_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.815 | TNS=-89.322 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/Q[3]_repN.  Did not re-place instance U_CPU_Core/U_DP/U_PC/q_reg[3]_replica
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/Q[3]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/Q[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_11_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_11
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.807 | TNS=-88.938 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_12_17/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_21_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_21
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/wdata[16]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_6_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.803 | TNS=-88.548 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_25_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_25
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/ODR[3]_i_4_n_0. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/ODR[3]_i_4_comp_1.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.800 | TNS=-80.408 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_0_5/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_19_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_19
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/wdata[0]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_3_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.800 | TNS=-78.814 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_22_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_22
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.799 | TNS=-78.638 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_11_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_11
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/wdata[24]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_2_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.799 | TNS=-78.548 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_16_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_16_comp
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_31_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_31_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_31
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_16_n_0. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_16_comp_1.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_31_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.787 | TNS=-77.628 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_18_23/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_21_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_21
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.779 | TNS=-77.362 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/DOB1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_13_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_13
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.777 | TNS=-77.028 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/Q[2]_repN.  Did not re-place instance U_CPU_Core/U_DP/U_PC/q_reg[2]_replica
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/Q[2]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/Q[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_11_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_11
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_11_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.766 | TNS=-75.556 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_18_23/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_7_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_7
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/wdata[19]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_1_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.761 | TNS=-75.526 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/DOC1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_18_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_18
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/wdata[29]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_5_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.756 | TNS=-75.352 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_18_23/DOC1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_19_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_19
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/wdata[23]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_5_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.751 | TNS=-75.124 |
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_7_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_7_comp_1
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.747 | TNS=-74.666 |
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_10_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_10
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.744 | TNS=-74.494 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_7_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_7
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/wdata[25]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_1_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.740 | TNS=-74.406 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_0_5/DOB0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_23_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_23
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.759 | TNS=-74.366 |
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_22_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_22
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.758 | TNS=-74.248 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/DOC1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_19_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_19
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.740 | TNS=-74.150 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_12_17/DOB1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_14_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_14
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/wdata[15]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_3_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.731 | TNS=-73.318 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_11_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_11
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_11_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_25_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_25
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_25_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.723 | TNS=-71.654 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_6_11/DOB1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_13_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_13
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.709 | TNS=-71.452 |
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_20_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_20
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.706 | TNS=-71.068 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_12_17/DOB0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_16_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_16
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.700 | TNS=-71.000 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_7_n_0_repN.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_7_comp
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/wdata[25]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_1_comp_1.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_7_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.700 | TNS=-70.820 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_22_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_22
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/wdata[10].  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_6
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/wdata[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/wdata[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.699 | TNS=-70.260 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_30_31/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_30_31_i_3_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_30_31_i_3
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/wdata[31]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_30_31_i_1_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_30_31_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.694 | TNS=-69.976 |
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_12_17/DOC1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_18_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_18
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/wdata[17]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_5_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.688 | TNS=-70.016 |
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_18_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_18_comp
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.680 | TNS=-69.974 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_2_n_0_repN.  Did not re-place instance U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_2_comp
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_2_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.672 | TNS=-68.822 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_16_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_16
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/wdata[14].  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_4
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/wdata[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/wdata[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.670 | TNS=-68.588 |
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_18_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_18_comp
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.669 | TNS=-68.540 |
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_31_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_31_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_31
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/wdata[24]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_2_comp_1.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_31_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.668 | TNS=-68.218 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_23_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_23
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/wdata[2]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_5_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.667 | TNS=-67.210 |
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_18_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_18_comp
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/wdata[17].  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_5_comp
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/wdata[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/wdata[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/w_Addr[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/w_Addr[0].  Did not re-place instance U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_2
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/w_Addr[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_11_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_11
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.664 | TNS=-67.144 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_11_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_11
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/w_Addr[0]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_2_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/DOB0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_16_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_16
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/wdata[26].  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_4
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/wdata[26] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/wdata[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/w_Addr[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/w_Addr[2].  Did not re-place instance U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_4
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/w_Addr[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_20_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_20
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/w_Addr[2]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_4_comp.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_31_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_31_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_31
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/wdata[22]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_6_comp_1.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_31_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_18_23/DOB0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_16_n_0_repN.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_16_comp_1
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_16_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_17_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_17
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-81] Processed net U_CPU_Core/U_DP/U_PC/q_reg[6]_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net U_CPU_Core/U_DP/U_PC/q_reg[6]_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_29_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_29
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_29_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_31_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_31_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_31
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/wdata[23]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_5_comp_1.
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_31_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_31_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_31
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/wdata[20]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_4_comp_1.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_2_n_0_repN.  Did not re-place instance U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_2_comp
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_2_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/q_reg[4]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/q_reg[4]_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_5
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_25_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_25
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_25_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_31_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_31
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_25_n_0. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_25_comp.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_22_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_22_comp
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_23_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_23
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_22_n_0. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_22_comp_2.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_13_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_13
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/wdata[9].  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_3
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/wdata[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_18_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_18_comp
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/wdata[29].  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_5_comp
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/wdata[29] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_18_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_18
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_29_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_29
INFO: [Physopt 32-81] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_29_n_0. Replicated 1 times.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_22_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_22
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_35_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_35
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_28_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_28
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_35_n_0. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_35_comp.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_29_n_0_repN.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_29_replica
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_13_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_13
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/wdata[27]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_3_comp.
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/w_Addr[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/w_Addr[3].  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_26
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/w_Addr[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_40_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_40
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/w_Addr[3]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_26_comp.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_21_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_21
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/wdata[28]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_6_comp.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_31_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_31
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_31_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_30_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_30
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_30_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_41_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_41
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_30_n_0. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_30_comp.
INFO: [Physopt 32-663] Processed net U_GPIOD/IOPortD_TRI[1].  Re-placed instance U_GPIOD/MDR_reg[1]
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_27_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_27
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_27_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_7_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_7_comp_1
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_GPOA/ODR_reg[7]_0.  Did not re-place instance U_GPOA/RegFile_reg_r1_0_31_6_11_i_8
INFO: [Physopt 32-702] Processed net U_GPOA/ODR_reg[7]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/wdata[7].  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_1
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/wdata[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/wdata[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/w_Addr[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/w_Addr[1].  Did not re-place instance U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_3
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_34_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_34
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/w_Addr[2]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_4_comp_1.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_9_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_9
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_Adder_PC/w_PC_Data[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_Adder_PC/y_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_Adder_PC/y_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_Adder_PC/y_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_Adder_PC/y_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/q_reg[3]_7[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_ALU/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_ALU/btaken0_inferred__2/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_ALU/btaken0_inferred__2/i__carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net U_CPU_Core/U_DP/U_PC/q_reg[6]_0_repN. Replicated 1 times.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_29_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_29
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_29_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_38_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_38
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_10_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_10
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_27_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_27
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_ALU/q_reg[5]_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_ALU/result0_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_ALU/result0_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/q_reg[3]_10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/U_ALU/p_0_in[8].  Re-placed instance U_CPU_Core/U_DP/U_PC/i__carry__0_i_15
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_ALU/btaken0_inferred__2/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_ALU/result0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/w_RegFileRData1[7].  Re-placed instance U_CPU_Core/U_DP/U_PC/result0_carry__0_i_1
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_38_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_38
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_29_n_0. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_29_comp.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_26_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_26
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_26_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_31_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_31
INFO: [Physopt 32-81] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_0_5_i_31_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_18_23/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_9_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_9
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/wdata[18]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_2_comp.
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/q_reg[2]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/q_reg[2]_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_4
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_10_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_10
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/wdata[6]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_2_comp.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_12_17/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_11_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_11
INFO: [Physopt 32-710] Processed net U_CPU_Core/U_DP/U_PC/wdata[12]. Critical path length was reduced through logic transformation on cell U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_2_comp.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_23_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_23
INFO: [Physopt 32-81] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_23_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/w_Addr[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/w_Addr[1].  Did not re-place instance U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_3
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/w_Addr[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_16_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_16
INFO: [Physopt 32-572] Net U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_16_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_24_29/DOB0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/Q[2]_repN.  Did not re-place instance U_CPU_Core/U_DP/U_PC/q_reg[2]_replica
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/Q[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_16_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_16
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/wdata[26].  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_24_29_i_4
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/wdata[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/w_Addr[2].  Did not re-place instance U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_4_comp_1
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/w_Addr[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_33_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_33
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_18_23/DOB1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/Q[5].  Did not re-place instance U_CPU_Core/U_DP/U_PC/q_reg[5]
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/Q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_13_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_13
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/wdata[21].  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_3
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/wdata[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/w_Addr[0].  Re-placed instance U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_2_comp
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r2_0_31_6_11/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/Q[3]_repN.  Did not re-place instance U_CPU_Core/U_DP/U_PC/q_reg[3]_replica
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/Q[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_GPOA/ODR_reg[7]_0.  Did not re-place instance U_GPOA/RegFile_reg_r1_0_31_6_11_i_8
INFO: [Physopt 32-702] Processed net U_GPOA/ODR_reg[7]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/wdata[7].  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_6_11_i_1
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/wdata[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/w_Addr[0].  Re-placed instance U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_2_comp
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_12_17/DOC1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_18_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_18_comp
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/wdata[17].  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_5_comp
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/wdata[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/w_Addr[0].  Did not re-place instance U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_2_comp
INFO: [Physopt 32-663] Processed net U_GPIOD/Q[0].  Re-placed instance U_GPIOD/ODR_reg[0]
INFO: [Physopt 32-663] Processed net U_GPIOD/Q[1].  Re-placed instance U_GPIOD/ODR_reg[1]
INFO: [Physopt 32-663] Processed net U_GPIOD/Q[2].  Re-placed instance U_GPIOD/ODR_reg[2]
INFO: [Physopt 32-663] Processed net U_GPIOD/Q[3].  Re-placed instance U_GPIOD/ODR_reg[3]
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/w_Addr[0].  Did not re-place instance U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_2_comp
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/w_Addr[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_13_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_13
INFO: [Physopt 32-702] Processed net U_RAM/ram_reg_0_63_24_24/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_11_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_11
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_27_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_27
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_34_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_34
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_25_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_25_comp
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_12_17_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_ALU/q_reg[5]_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/w_RegFileRData1[4].  Re-placed instance U_CPU_Core/U_DP/U_PC/result0_carry__0_i_4
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_RegisterFile/RegFile_reg_r1_0_31_18_23/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_7_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_7_comp_1
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_8_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_8
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_Adder_PC/w_PC_Data[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/q_reg[3]_7[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_ALU/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/w_Addr[1].  Did not re-place instance U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_3
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/w_Addr[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_14_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_14
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_34_n_0.  Did not re-place instance U_CPU_Core/U_DP/U_PC/RegFile_reg_r1_0_31_18_23_i_34
INFO: [Physopt 32-662] Processed net U_CPU_Core/U_DP/U_PC/w_Addr[4].  Did not re-place instance U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_22
INFO: [Physopt 32-702] Processed net U_CPU_Core/U_DP/U_PC/w_Addr[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_36_n_0.  Re-placed instance U_CPU_Core/U_DP/U_PC/ram_reg_0_63_0_0_i_36
Phase 4 Critical Path Optimization | Checksum: 1ac38bbeb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1704.871 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1704.871 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.457 | TNS=-38.459 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.628  |         76.084  |            9  |              0  |                   156  |           0  |           2  |  00:00:11  |
|  Total          |          0.628  |         76.084  |            9  |              0  |                   156  |           0  |           3  |  00:00:11  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1704.871 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 16b3b30a3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1704.871 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
710 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1704.871 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1704.871 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_RISC/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.runs/impl_1/RV32I_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 763c1c31 ConstDB: 0 ShapeSum: 5bf40b56 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a296b42d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1798.082 ; gain = 83.375
Post Restoration Checksum: NetGraph: 3154610e NumContArr: 7142531f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a296b42d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1798.082 ; gain = 83.375

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a296b42d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1804.094 ; gain = 89.387

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a296b42d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1804.094 ; gain = 89.387
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 100936024

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1811.039 ; gain = 96.332
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.324 | TNS=-3.504 | WHS=0.012  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 10d968484

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1811.039 ; gain = 96.332

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.145898 %
  Global Horizontal Routing Utilization  = 0.140031 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 736
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 627
  Number of Partially Routed Nets     = 109
  Number of Node Overlaps             = 1043


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 10d968484

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1813.480 ; gain = 98.773
Phase 3 Initial Routing | Checksum: a9b0cf27

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1813.480 ; gain = 98.773

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 742
 Number of Nodes with overlaps = 404
 Number of Nodes with overlaps = 203
 Number of Nodes with overlaps = 144
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.689 | TNS=-143.794| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13f39db59

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1813.480 ; gain = 98.773

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 294
 Number of Nodes with overlaps = 121
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.494 | TNS=-140.182| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1423c05e4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1813.480 ; gain = 98.773

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 348
 Number of Nodes with overlaps = 179
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.669 | TNS=-151.409| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1d287e029

Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1813.480 ; gain = 98.773
Phase 4 Rip-up And Reroute | Checksum: 1d287e029

Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1813.480 ; gain = 98.773

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16da5e1cc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1813.480 ; gain = 98.773
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.402 | TNS=-128.810| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1fc80bdda

Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1813.480 ; gain = 98.773

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fc80bdda

Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1813.480 ; gain = 98.773
Phase 5 Delay and Skew Optimization | Checksum: 1fc80bdda

Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1813.480 ; gain = 98.773

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d4baa4ea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1813.480 ; gain = 98.773
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.369 | TNS=-126.559| WHS=0.501  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d4baa4ea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1813.480 ; gain = 98.773
Phase 6 Post Hold Fix | Checksum: 1d4baa4ea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1813.480 ; gain = 98.773

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.554572 %
  Global Horizontal Routing Utilization  = 0.659162 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 77.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 20be844ca

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1813.480 ; gain = 98.773

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20be844ca

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1814.055 ; gain = 99.348

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1cf6cae81

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1814.055 ; gain = 99.348

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.369 | TNS=-126.559| WHS=0.501  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1cf6cae81

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1814.055 ; gain = 99.348
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1814.055 ; gain = 99.348

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
729 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1814.055 ; gain = 109.184
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1823.902 ; gain = 9.848
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_RISC/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.runs/impl_1/RV32I_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file RV32I_drc_routed.rpt -pb RV32I_drc_routed.pb -rpx RV32I_drc_routed.rpx
Command: report_drc -file RV32I_drc_routed.rpt -pb RV32I_drc_routed.pb -rpx RV32I_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/FPGA_RISC/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.runs/impl_1/RV32I_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file RV32I_methodology_drc_routed.rpt -pb RV32I_methodology_drc_routed.pb -rpx RV32I_methodology_drc_routed.rpx
Command: report_methodology -file RV32I_methodology_drc_routed.rpt -pb RV32I_methodology_drc_routed.pb -rpx RV32I_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/FPGA_RISC/20240603_RISC-V_GPIO/20240603_RISC-V_GPIO.runs/impl_1/RV32I_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file RV32I_power_routed.rpt -pb RV32I_power_summary_routed.pb -rpx RV32I_power_routed.rpx
Command: report_power -file RV32I_power_routed.rpt -pb RV32I_power_summary_routed.pb -rpx RV32I_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
741 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file RV32I_route_status.rpt -pb RV32I_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file RV32I_timing_summary_routed.rpt -pb RV32I_timing_summary_routed.pb -rpx RV32I_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file RV32I_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file RV32I_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file RV32I_bus_skew_routed.rpt -pb RV32I_bus_skew_routed.pb -rpx RV32I_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force RV32I.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net U_CPU_Core/U_DP/U_PC/E[0] is a gated clock net sourced by a combinational pin U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_1/O, cell U_CPU_Core/U_DP/U_PC/IDR_reg[3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./RV32I.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2301.836 ; gain = 442.051
INFO: [Common 17-206] Exiting Vivado at Tue Jun  4 21:13:27 2024...
