
---------- Begin Simulation Statistics ----------
final_tick                                 2416413000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 236956                       # Simulator instruction rate (inst/s)
host_mem_usage                                 859668                       # Number of bytes of host memory used
host_op_rate                                   263787                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    42.20                       # Real time elapsed on the host
host_tick_rate                               57258074                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      11132386                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002416                       # Number of seconds simulated
sim_ticks                                  2416413000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.393163                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1007729                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1024186                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             40887                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1584488                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              37413                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           37668                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              255                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2126319                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  183800                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           71                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3539076                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3558125                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             37770                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1873361                       # Number of branches committed
system.cpu.commit.bw_lim_events                671460                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           11441                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          561069                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10008567                       # Number of instructions committed
system.cpu.commit.committedOps               11140951                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      4704578                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.368108                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.772418                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1604758     34.11%     34.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       904213     19.22%     53.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       675640     14.36%     67.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       395053      8.40%     76.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       138703      2.95%     79.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       174450      3.71%     82.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        80550      1.71%     84.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        59751      1.27%     85.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       671460     14.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4704578                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               183162                       # Number of function calls committed.
system.cpu.commit.int_insts                   9941907                       # Number of committed integer instructions.
system.cpu.commit.loads                       1623294                       # Number of loads committed
system.cpu.commit.membars                       11427                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        11428      0.10%      0.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7562941     67.88%     67.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          227263      2.04%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                4      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          11420      0.10%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           5710      0.05%     70.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     70.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     70.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           5710      0.05%     70.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         22840      0.21%     70.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           22868      0.21%     70.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           45709      0.41%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp           45712      0.41%     71.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          34285      0.31%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1623294     14.57%     86.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1521767     13.66%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11140951                       # Class of committed instruction
system.cpu.commit.refs                        3145061                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    337102                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      11132386                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.483283                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.483283                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                844290                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  3124                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               991466                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12076506                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1553597                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2270297                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  41012                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 23844                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 80430                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2126319                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1749814                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2957782                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 11131                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       11063840                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   88258                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.439974                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1787635                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1228942                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.289310                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            4789626                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.572499                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.093106                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2280858     47.62%     47.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   398372      8.32%     55.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   176252      3.68%     59.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   210851      4.40%     64.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   472837      9.87%     73.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   126209      2.64%     76.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   262110      5.47%     82.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    54268      1.13%     83.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   807869     16.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4789626                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           43201                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                37857                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1918747                       # Number of branches executed
system.cpu.iew.exec_nop                          8911                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.384960                       # Inst execution rate
system.cpu.iew.exec_refs                      3300877                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1540338                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   44560                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1710479                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              11460                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            102749                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1582817                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11702086                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1760539                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             66285                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11526097                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 40116                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  41012                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 40124                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            57                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           114101                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         3251                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        78803                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        87185                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        61046                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           3251                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        27921                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           9936                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11033846                       # num instructions consuming a value
system.cpu.iew.wb_count                      11417114                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.552766                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6099132                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.362409                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11418791                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13970097                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8219827                       # number of integer regfile writes
system.cpu.ipc                               2.069183                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.069183                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             11433      0.10%      0.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7836700     67.60%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               227263      1.96%     69.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     5      0.00%     69.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     69.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               11420      0.10%     69.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                5710      0.05%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                5710      0.05%     69.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              22841      0.20%     70.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                22880      0.20%     70.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                45729      0.39%     70.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                45732      0.39%     71.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               36549      0.32%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1774099     15.30%     86.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1546315     13.34%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11592386                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      211565                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018250                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   28640     13.54%     13.54% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  51099     24.15%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  68239     32.25%     69.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 63584     30.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11442798                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           27485424                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11079919                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11906134                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11681715                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11592386                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               11460                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          560768                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               108                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             19                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       417808                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4789626                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.420311                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.079263                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1151934     24.05%     24.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              703668     14.69%     38.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              804913     16.81%     55.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              816253     17.04%     72.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              497359     10.38%     82.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              337984      7.06%     90.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              283288      5.91%     95.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              102767      2.15%     98.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               91460      1.91%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4789626                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.398676                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 349720                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             700643                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       337195                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            351036                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             94748                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            57838                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1710479                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1582817                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8264885                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  74259                       # number of misc regfile writes
system.cpu.numCycles                          4832827                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   84704                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11692981                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   3139                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1600693                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                     6                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              19519921                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11962169                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12617954                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2303601                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 127365                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  41012                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                181982                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   924943                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         14404726                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         577634                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              40319                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    349015                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts          11467                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           441819                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     15734904                       # The number of ROB reads
system.cpu.rob.rob_writes                    23489126                       # The number of ROB writes
system.cpu.timesIdled                             373                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   394390                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  222907                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           893                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           21                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          914                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                653                       # Transaction distribution
system.membus.trans_dist::ReadExReq               233                       # Transaction distribution
system.membus.trans_dist::ReadExResp              233                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           653                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1779                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1779                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        56704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   56704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               893                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     893    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 893                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1092000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4709000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2416413000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               654                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           20                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              233                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             233                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           546                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          108                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            7                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        36224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        21824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  58048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              894                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001119                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033445                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    893     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                894                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             477000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            515000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            819000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2416413000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.cpu.inst                545                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                341                       # number of demand (read+write) misses
system.l2.demand_misses::total                    886                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               545                       # number of overall misses
system.l2.overall_misses::.cpu.data               341                       # number of overall misses
system.l2.overall_misses::total                   886                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     43611500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     27912000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         71523500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     43611500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     27912000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        71523500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              546                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              341                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  887                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             546                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             341                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 887                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.998168                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998873                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.998168                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998873                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80021.100917                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81853.372434                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80726.297968                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80021.100917                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81853.372434                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80726.297968                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               886                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              886                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     38161500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     24502000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     62663500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     38161500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     24502000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     62663500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.998168                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998873                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.998168                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998873                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70021.100917                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71853.372434                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70726.297968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70021.100917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71853.372434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70726.297968                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks           20                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               20                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           20                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           20                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             233                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 233                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     18187000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      18187000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78055.793991                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78055.793991                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          233                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            233                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     15857000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     15857000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68055.793991                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68055.793991                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          545                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              545                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     43611500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43611500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          546                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            546                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998168                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998168                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80021.100917                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80021.100917                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          545                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          545                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     38161500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     38161500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.998168                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998168                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70021.100917                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70021.100917                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          108                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             108                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9725000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9725000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          108                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           108                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90046.296296                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90046.296296                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          108                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          108                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8645000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8645000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80046.296296                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80046.296296                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2416413000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   857.746358                       # Cycle average of tags in use
system.l2.tags.total_refs                         907                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       886                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.023702                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       530.765312                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       326.981046                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.016198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.009979                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.026176                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           886                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          878                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.027039                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      8198                       # Number of tag accesses
system.l2.tags.data_accesses                     8198                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2416413000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          34880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          21824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              56704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        34880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34880                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 886                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          14434619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           9031569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              23466187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     14434619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14434619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         14434619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          9031569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             23466187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000544500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2350                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         886                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       886                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               91                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      9577250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4430000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                26189750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10809.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29559.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      649                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   886                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          237                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    239.257384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.128237                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.804856                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           72     30.38%     30.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           99     41.77%     72.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           22      9.28%     81.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           15      6.33%     87.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      2.95%     90.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      1.69%     92.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      0.42%     92.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.42%     93.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           16      6.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          237                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  56704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   56704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        23.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     23.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2310289500                       # Total gap between requests
system.mem_ctrls.avgGap                    2607550.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        34880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        21824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 14434618.585481869057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 9031568.692934527993                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          545                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          341                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     15745000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     10444750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28889.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30629.77                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    73.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1078140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               573045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             3648540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     190538400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        194419590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        764181120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1154438835                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        477.748975                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1984965750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     80600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    350847250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               614040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               326370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2677500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     190538400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         62961630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        874882560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1132000500                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        468.463172                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2273879250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     80600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     61933750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2416413000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1749104                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1749104                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1749104                       # number of overall hits
system.cpu.icache.overall_hits::total         1749104                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          710                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            710                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          710                       # number of overall misses
system.cpu.icache.overall_misses::total           710                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54801498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54801498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54801498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54801498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1749814                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1749814                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1749814                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1749814                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000406                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000406                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000406                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000406                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77185.208451                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77185.208451                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77185.208451                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77185.208451                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1173                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   117.300000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           20                       # number of writebacks
system.cpu.icache.writebacks::total                20                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          164                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          164                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          164                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          164                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          546                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          546                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          546                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          546                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     44446498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44446498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     44446498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44446498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000312                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000312                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000312                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000312                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81403.842491                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81403.842491                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81403.842491                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81403.842491                       # average overall mshr miss latency
system.cpu.icache.replacements                     20                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1749104                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1749104                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          710                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           710                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54801498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54801498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1749814                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1749814                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000406                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000406                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77185.208451                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77185.208451                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          164                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          164                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          546                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          546                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     44446498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44446498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000312                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000312                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81403.842491                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81403.842491                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2416413000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           515.165698                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1749650                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               546                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3204.487179                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   515.165698                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.503092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.503092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          526                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          518                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.513672                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3500174                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3500174                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2416413000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2416413000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2416413000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2416413000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2416413000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3050236                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3050236                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3064796                       # number of overall hits
system.cpu.dcache.overall_hits::total         3064796                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1622                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1622                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1624                       # number of overall misses
system.cpu.dcache.overall_misses::total          1624                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    104742461                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    104742461                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    104742461                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    104742461                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3051858                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3051858                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3066420                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3066420                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000531                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000531                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000530                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000530                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64576.116523                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64576.116523                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64496.589286                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64496.589286                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2258                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                60                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.633333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data         1277                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1277                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1277                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1277                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          345                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          347                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          347                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     28188494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     28188494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     28347994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     28347994                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000113                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000113                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000113                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000113                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81705.779710                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81705.779710                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81694.507205                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81694.507205                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1541292                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1541292                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          227                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           227                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17523500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17523500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1541519                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1541519                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77196.035242                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77196.035242                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          122                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          122                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          105                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          105                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9433500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9433500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 89842.857143                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89842.857143                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1508944                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1508944                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1388                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1388                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     86996463                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     86996463                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1510332                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1510332                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000919                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000919                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62677.567003                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62677.567003                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1155                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1155                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          233                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          233                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     18539496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18539496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000154                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000154                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79568.652361                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79568.652361                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        14560                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         14560                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        14562                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        14562                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000137                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000137                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       159500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       159500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000137                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000137                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        79750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        79750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        11434                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        11434                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       385000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       385000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000175                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000175                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       192500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       192500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       297500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       297500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000087                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       297500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       297500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11427                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11427                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11427                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11427                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2416413000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           333.944049                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3088005                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               348                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           8873.577586                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   333.944049                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.326117                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.326117                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          348                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          348                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.339844                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6178914                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6178914                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2416413000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2416413000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
