/dts-v1/;

/memreserve/	0x0000000048300000 0x0000000000043000;
/memreserve/	0x000000004a200000 0x000000000016403d;
/ {
	serial-number = "5507051c5f334b7f";
	compatible = "rockchip,rk3576-evb1-v10\0rockchip,rk3576";
	interrupt-parent = <0x01>;
	#address-cells = <0x02>;
	#size-cells = <0x02>;
	model = "Rockchip RK3576 EVB1 V10 Board";

	aliases {
		csi2dcphy0 = "/csi2-dcphy0";
		csi2dphy0 = "/csi2-dphy0";
		csi2dphy1 = "/csi2-dphy1";
		csi2dphy2 = "/csi2-dphy2";
		csi2dphy3 = "/csi2-dphy3";
		csi2dphy4 = "/csi2-dphy4";
		csi2dphy5 = "/csi2-dphy5";
		ethernet0 = "/ethernet@2a220000";
		ethernet1 = "/ethernet@2a230000";
		gpio0 = "/pinctrl/gpio@27320000";
		gpio1 = "/pinctrl/gpio@2ae10000";
		gpio2 = "/pinctrl/gpio@2ae20000";
		gpio3 = "/pinctrl/gpio@2ae30000";
		gpio4 = "/pinctrl/gpio@2ae40000";
		hdcp0 = "/hdcp@27d90000";
		hdcp1 = "/hdcp@27e70000";
		i2c0 = "/i2c@27300000";
		i2c1 = "/i2c@2ac40000";
		i2c2 = "/i2c@2ac50000";
		i2c3 = "/i2c@2ac60000";
		i2c4 = "/i2c@2ac70000";
		i2c5 = "/i2c@2ac80000";
		i2c6 = "/i2c@2ac90000";
		i2c7 = "/i2c@2aca0000";
		i2c8 = "/i2c@2acb0000";
		i2c9 = "/i2c@2ae80000";
		i3c0 = "/i3c-master@2abe0000";
		i3c1 = "/i3c-master@2abf0000";
		rkcif_mipi_lvds0 = "/rkcif-mipi-lvds";
		rkcif_mipi_lvds1 = "/rkcif-mipi-lvds1";
		rkcif_mipi_lvds2 = "/rkcif-mipi-lvds2";
		rkcif_mipi_lvds3 = "/rkcif-mipi-lvds3";
		rkcif_mipi_lvds4 = "/rkcif-mipi-lvds4";
		serial0 = "/serial@2ad40000";
		serial1 = "/serial@27310000";
		serial2 = "/serial@2ad50000";
		serial3 = "/serial@2ad60000";
		serial4 = "/serial@2ad70000";
		serial5 = "/serial@2ad80000";
		serial6 = "/serial@2ad90000";
		serial7 = "/serial@2ada0000";
		serial8 = "/serial@2adb0000";
		serial9 = "/serial@2adc0000";
		serial10 = "/serial@2afc0000";
		serial11 = "/serial@2afd0000";
		spi0 = "/spi@2acf0000";
		spi1 = "/spi@2ad00000";
		spi2 = "/spi@2ad10000";
		spi3 = "/spi@2ad20000";
		spi4 = "/spi@2ad30000";
		spi5 = "/spi@2a340000";
		spi6 = "/spi@2a300000";
	};

	clocks {
		compatible = "simple-bus";
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;

		xin32k {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x8000>;
			clock-output-names = "xin32k";
			phandle = <0x1bd>;
		};

		xin24m {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x16e3600>;
			clock-output-names = "xin24m";
			phandle = <0x1be>;
		};

		spll {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x29d7ab80>;
			clock-output-names = "spll";
			phandle = <0x1bf>;
		};

		mclkin-sai0 {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x00>;
			clock-output-names = "sai0_mclkin";
			phandle = <0x1c0>;
		};

		mclkin-sai1 {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x00>;
			clock-output-names = "sai1_mclkin";
			phandle = <0x1c1>;
		};

		mclkin-sai2 {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x00>;
			clock-output-names = "sai2_mclkin";
			phandle = <0x1c2>;
		};

		mclkin-sai3 {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x00>;
			clock-output-names = "sai3_mclkin";
			phandle = <0x1c3>;
		};

		mclkin-sai4 {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x00>;
			clock-output-names = "sai4_mclkin";
			phandle = <0x1c4>;
		};

		mclkout-sai0@26046400 {
			compatible = "rockchip,clk-out";
			reg = <0x00 0x26046400 0x00 0x04>;
			clocks = <0x02 0x65>;
			#clock-cells = <0x00>;
			clock-output-names = "mclk_sai0_to_io";
			power-domains = <0x03 0x0a>;
			rockchip,bit-shift = <0x00>;
			rockchip,bit-set-to-disable;
			phandle = <0x1c5>;
		};

		mclkout-sai1@26046400 {
			compatible = "rockchip,clk-out";
			reg = <0x00 0x26046400 0x00 0x04>;
			clocks = <0x02 0x61>;
			#clock-cells = <0x00>;
			clock-output-names = "mclk_sai1_to_io";
			power-domains = <0x03 0x0a>;
			rockchip,bit-shift = <0x01>;
			rockchip,bit-set-to-disable;
			phandle = <0x1ae>;
		};

		mclkout-sai2@26046400 {
			compatible = "rockchip,clk-out";
			reg = <0x00 0x26046400 0x00 0x04>;
			clocks = <0x02 0x62>;
			#clock-cells = <0x00>;
			clock-output-names = "mclk_sai2_to_io";
			power-domains = <0x03 0x0a>;
			rockchip,bit-shift = <0x02>;
			rockchip,bit-set-to-disable;
			phandle = <0x1c6>;
		};

		mclkout-sai3@26046400 {
			compatible = "rockchip,clk-out";
			reg = <0x00 0x26046400 0x00 0x04>;
			clocks = <0x02 0x63>;
			#clock-cells = <0x00>;
			clock-output-names = "mclk_sai3_to_io";
			power-domains = <0x03 0x0a>;
			rockchip,bit-shift = <0x03>;
			rockchip,bit-set-to-disable;
			phandle = <0x1c7>;
		};

		mclkout-sai4@26046400 {
			compatible = "rockchip,clk-out";
			reg = <0x00 0x26046400 0x00 0x04>;
			clocks = <0x02 0x64>;
			#clock-cells = <0x00>;
			clock-output-names = "mclk_sai4_to_io";
			power-domains = <0x03 0x0a>;
			rockchip,bit-shift = <0x04>;
			rockchip,bit-set-to-disable;
			phandle = <0x1c8>;
		};

		mclkout-sai4m2@2604a400 {
			compatible = "rockchip,clk-out";
			reg = <0x00 0x2604a400 0x00 0x04>;
			clocks = <0x02 0x64>;
			#clock-cells = <0x00>;
			clock-output-names = "mclk_sai4m2_to_io";
			power-domains = <0x03 0x0a>;
			rockchip,bit-shift = <0x00>;
			rockchip,bit-set-to-disable;
			phandle = <0x1c9>;
		};

		sclkin-sai0 {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x00>;
			clock-output-names = "sai0_sclk_in";
			phandle = <0x1ca>;
		};

		sclkin-sai1 {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x00>;
			clock-output-names = "sai1_sclk_in";
			phandle = <0x1cb>;
		};

		sclkin-sai2 {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x00>;
			clock-output-names = "sai2_sclk_in";
			phandle = <0x1cc>;
		};

		sclkin-sai3 {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x00>;
			clock-output-names = "sai3_sclk_in";
			phandle = <0x1cd>;
		};

		sclkin-sai4 {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x00>;
			clock-output-names = "sai4_sclk_in";
			phandle = <0x1ce>;
		};

		clk_pvtm_clkout {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x8000>;
			clock-output-names = "clk_pvtm_clkout";
			phandle = <0x1cf>;
		};
	};

	cpus {
		#address-cells = <0x01>;
		#size-cells = <0x00>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x04>;
				};

				core1 {
					cpu = <0x05>;
				};

				core2 {
					cpu = <0x06>;
				};

				core3 {
					cpu = <0x07>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x08>;
				};

				core1 {
					cpu = <0x09>;
				};

				core2 {
					cpu = <0x0a>;
				};

				core3 {
					cpu = <0x0b>;
				};
			};
		};

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x00>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x1e5>;
			clocks = <0x0c 0x0a>;
			operating-points-v2 = <0x0d>;
			#cooling-cells = <0x02>;
			dynamic-power-coefficient = <0x78>;
			cpu-idle-states = <0x0e>;
			cpu-supply = <0x0f>;
			phandle = <0x04>;
		};

		cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x01>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x1e5>;
			clocks = <0x0c 0x0a>;
			operating-points-v2 = <0x0d>;
			cpu-idle-states = <0x0e>;
			phandle = <0x05>;
		};

		cpu@2 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x02>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x1e5>;
			clocks = <0x0c 0x0a>;
			operating-points-v2 = <0x0d>;
			cpu-idle-states = <0x0e>;
			phandle = <0x06>;
		};

		cpu@3 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x03>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x1e5>;
			clocks = <0x0c 0x0a>;
			operating-points-v2 = <0x0d>;
			cpu-idle-states = <0x0e>;
			phandle = <0x07>;
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a72";
			reg = <0x100>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			clocks = <0x0c 0x0b>;
			operating-points-v2 = <0x10>;
			#cooling-cells = <0x02>;
			dynamic-power-coefficient = <0x140>;
			cpu-idle-states = <0x0e>;
			cpu-supply = <0x11>;
			phandle = <0x08>;
		};

		cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a72";
			reg = <0x101>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			clocks = <0x0c 0x0b>;
			operating-points-v2 = <0x10>;
			cpu-idle-states = <0x0e>;
			phandle = <0x09>;
		};

		cpu@102 {
			device_type = "cpu";
			compatible = "arm,cortex-a72";
			reg = <0x102>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			clocks = <0x0c 0x0b>;
			operating-points-v2 = <0x10>;
			cpu-idle-states = <0x0e>;
			phandle = <0x0a>;
		};

		cpu@103 {
			device_type = "cpu";
			compatible = "arm,cortex-a72";
			reg = <0x103>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			clocks = <0x0c 0x0b>;
			operating-points-v2 = <0x10>;
			cpu-idle-states = <0x0e>;
			phandle = <0x0b>;
		};

		idle-states {
			entry-method = "psci";

			cpu-sleep {
				compatible = "arm,idle-state";
				local-timer-stop;
				arm,psci-suspend-param = <0x10000>;
				entry-latency-us = <0x78>;
				exit-latency-us = <0xfa>;
				min-residency-us = <0x384>;
				phandle = <0x0e>;
			};
		};
	};

	cluster0-opp-table {
		compatible = "operating-points-v2";
		opp-shared;
		rockchip,opp-shared-cci;
		nvmem-cells = <0x12 0x13>;
		nvmem-cell-names = "leakage\0opp-info";
		rockchip,pvtm-voltage-sel = <0x00 0x6e4 0x00 0x6e5 0x6fd 0x01 0x6fe 0x71b 0x02 0x71c 0x73e 0x03 0x73f 0x761 0x04 0x762 0x784 0x05 0x785 0x7a7 0x06 0x7a8 0x7cf 0x07 0x7d0 0x7f7 0x08 0x7f8 0x81f 0x09 0x820 0x270f 0x0a>;
		rockchip,pvtm-pvtpll;
		rockchip,pvtpll = <0x14>;
		rockchip,pvtm-offset = <0x54>;
		rockchip,pvtm-sample-time = <0x44c>;
		rockchip,pvtm-freq = <0x1b7740>;
		rockchip,pvtm-volt = <0xcf850>;
		rockchip,pvtm-ref-temp = <0x23>;
		rockchip,pvtm-temp-prop = <0x37a 0x37a>;
		rockchip,pvtm-thermal-zone = "little-core-thermal";
		rockchip,grf = <0x15>;
		rockchip,cci-grf = <0x16>;
		volt-mem-read-margin = <0xd0bd8 0x01 0xbac48 0x02 0xa4cb8 0x03 0x78d98 0x04>;
		intermediate-threshold-freq = <0xc7380>;
		rockchip,early-suspend-freq = <0x1b7740>;
		rockchip,reboot-freq = <0x159b40>;
		rockchip,temp-hysteresis = <0x1388>;
		rockchip,low-temp = <0x3a98>;
		rockchip,low-temp-min-volt = "\0\f5";
		phandle = <0x0d>;

		opp-408000000 {
			opp-hz = <0x00 0x18519600>;
			opp-microvolt = <0xadf34 0xadf34 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
		};

		opp-600000000 {
			opp-hz = <0x00 0x23c34600>;
			opp-microvolt = <0xadf34 0xadf34 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
		};

		opp-816000000 {
			opp-hz = <0x00 0x30a32c00>;
			opp-microvolt = <0xadf34 0xadf34 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1008000000 {
			opp-hz = <0x00 0x3c14dc00>;
			opp-microvolt = <0xadf34 0xadf34 0xe7ef0>;
			opp-microvolt-L0 = <0xb1008 0xb1008 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1200000000 {
			opp-hz = <0x00 0x47868c00>;
			opp-microvolt = <0xadf34 0xadf34 0xe7ef0>;
			opp-microvolt-L0 = <0xb40dc 0xb40dc 0xe7ef0>;
			opp-microvolt-L1 = <0xb1008 0xb1008 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1416000000 {
			opp-hz = <0x00 0x54667200>;
			opp-microvolt = <0xadf34 0xadf34 0xe7ef0>;
			opp-microvolt-L0 = <0xbd358 0xbd358 0xe7ef0>;
			opp-microvolt-L1 = <0xba284 0xba284 0xe7ef0>;
			opp-microvolt-L2 = <0xb71b0 0xb71b0 0xe7ef0>;
			opp-microvolt-L3 = <0xb71b0 0xb71b0 0xe7ef0>;
			opp-microvolt-L4 = <0xb40dc 0xb40dc 0xe7ef0>;
			opp-microvolt-L5 = <0xb1008 0xb1008 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1608000000 {
			opp-hz = <0x00 0x5fd82200>;
			opp-microvolt = <0xc65d4 0xc65d4 0xe7ef0>;
			opp-microvolt-L1 = <0xc3500 0xc3500 0xe7ef0>;
			opp-microvolt-L2 = <0xc042c 0xc042c 0xe7ef0>;
			opp-microvolt-L3 = <0xc042c 0xc042c 0xe7ef0>;
			opp-microvolt-L4 = <0xbd358 0xbd358 0xe7ef0>;
			opp-microvolt-L5 = <0xba284 0xba284 0xe7ef0>;
			opp-microvolt-L6 = <0xb71b0 0xb71b0 0xe7ef0>;
			opp-microvolt-L7 = <0xb40dc 0xb40dc 0xe7ef0>;
			opp-microvolt-L8 = <0xb1008 0xb1008 0xe7ef0>;
			opp-microvolt-L9 = <0xb1008 0xb1008 0xe7ef0>;
			opp-microvolt-L10 = <0xadf34 0xadf34 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1800000000 {
			opp-hz = <0x00 0x6b49d200>;
			opp-microvolt = <0xd8acc 0xd8acc 0xe7ef0>;
			opp-microvolt-L1 = <0xd59f8 0xd59f8 0xe7ef0>;
			opp-microvolt-L2 = <0xd2924 0xd2924 0xe7ef0>;
			opp-microvolt-L3 = <0xcf850 0xcf850 0xe7ef0>;
			opp-microvolt-L4 = <0xcc77c 0xcc77c 0xe7ef0>;
			opp-microvolt-L5 = <0xc96a8 0xc96a8 0xe7ef0>;
			opp-microvolt-L6 = <0xc65d4 0xc65d4 0xe7ef0>;
			opp-microvolt-L7 = <0xc3500 0xc3500 0xe7ef0>;
			opp-microvolt-L8 = <0xc042c 0xc042c 0xe7ef0>;
			opp-microvolt-L9 = <0xbd358 0xbd358 0xe7ef0>;
			opp-microvolt-L10 = <0xba284 0xba284 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
			opp-suspend;
		};

		opp-2016000000 {
			opp-hz = <0x00 0x7829b800>;
			opp-microvolt = <0xe7ef0 0xe7ef0 0xe7ef0>;
			opp-microvolt-L1 = <0xe4e1c 0xe4e1c 0xe7ef0>;
			opp-microvolt-L2 = <0xe1d48 0xe1d48 0xe7ef0>;
			opp-microvolt-L3 = <0xdec74 0xdec74 0xe7ef0>;
			opp-microvolt-L4 = <0xdbba0 0xdbba0 0xe7ef0>;
			opp-microvolt-L5 = <0xd8acc 0xd8acc 0xe7ef0>;
			opp-microvolt-L6 = <0xd59f8 0xd59f8 0xe7ef0>;
			opp-microvolt-L7 = <0xd2924 0xd2924 0xe7ef0>;
			opp-microvolt-L8 = <0xcf850 0xcf850 0xe7ef0>;
			opp-microvolt-L9 = <0xcc77c 0xcc77c 0xe7ef0>;
			opp-microvolt-L10 = <0xc96a8 0xc96a8 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
		};
	};

	cluster1-opp-table {
		compatible = "operating-points-v2";
		opp-shared;
		rockchip,cpu-freq-percent = <0x5a>;
		nvmem-cells = <0x17 0x18>;
		nvmem-cell-names = "leakage\0opp-info";
		rockchip,pvtm-voltage-sel = <0x00 0x77f 0x00 0x780 0x79d 0x01 0x79e 0x7bb 0x02 0x7bc 0x7d9 0x03 0x7da 0x801 0x04 0x802 0x829 0x05 0x82a 0x851 0x06 0x852 0x879 0x07 0x87a 0x8a1 0x08 0x8a2 0x8c9 0x09 0x8ca 0x270f 0x0a>;
		rockchip,pvtm-low-len-sel = <0x00>;
		rockchip,pvtm-pvtpll;
		rockchip,pvtpll = <0x19>;
		rockchip,pvtm-offset = <0x54>;
		rockchip,pvtm-sample-time = <0x44c>;
		rockchip,pvtm-freq = <0x1b7740>;
		rockchip,pvtm-volt = <0xcf850>;
		rockchip,pvtm-ref-temp = <0x23>;
		rockchip,pvtm-temp-prop = <0x398 0x398>;
		rockchip,pvtm-thermal-zone = "bigcore-thermal";
		rockchip,grf = <0x1a>;
		volt-mem-read-margin = <0xd0bd8 0x01 0xbac48 0x02 0xa4cb8 0x03 0x78d98 0x04>;
		intermediate-threshold-freq = <0xc7380>;
		rockchip,early-suspend-freq = <0x639c0>;
		rockchip,reboot-freq = <0x188940>;
		rockchip,temp-hysteresis = <0x1388>;
		rockchip,low-temp = <0x3a98>;
		rockchip,low-temp-min-volt = "\0\f5";
		phandle = <0x10>;

		opp-408000000 {
			opp-hz = <0x00 0x18519600>;
			opp-microvolt = <0xadf34 0xadf34 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
			opp-suspend;
		};

		opp-600000000 {
			opp-hz = <0x00 0x23c34600>;
			opp-microvolt = <0xadf34 0xadf34 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
		};

		opp-816000000 {
			opp-hz = <0x00 0x30a32c00>;
			opp-microvolt = <0xadf34 0xadf34 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1008000000 {
			opp-hz = <0x00 0x3c14dc00>;
			opp-microvolt = <0xadf34 0xadf34 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1200000000 {
			opp-hz = <0x00 0x47868c00>;
			opp-microvolt = <0xadf34 0xadf34 0xe7ef0>;
			opp-microvolt-L0 = <0xb71b0 0xb71b0 0xe7ef0>;
			opp-microvolt-L1 = <0xb71b0 0xb71b0 0xe7ef0>;
			opp-microvolt-L2 = <0xb40dc 0xb40dc 0xe7ef0>;
			opp-microvolt-L3 = <0xb1008 0xb1008 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1416000000 {
			opp-hz = <0x00 0x54667200>;
			opp-microvolt = <0xadf34 0xadf34 0xe7ef0>;
			opp-microvolt-L0 = <0xb71b0 0xb71b0 0xe7ef0>;
			opp-microvolt-L1 = <0xb71b0 0xb71b0 0xe7ef0>;
			opp-microvolt-L2 = <0xb40dc 0xb40dc 0xe7ef0>;
			opp-microvolt-L3 = <0xb1008 0xb1008 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1608000000 {
			opp-hz = <0x00 0x5fd82200>;
			opp-microvolt = <0xb1008 0xb1008 0xe7ef0>;
			opp-microvolt-L0 = <0xbd358 0xbd358 0xe7ef0>;
			opp-microvolt-L1 = <0xbd358 0xbd358 0xe7ef0>;
			opp-microvolt-L2 = <0xba284 0xba284 0xe7ef0>;
			opp-microvolt-L3 = <0xb71b0 0xb71b0 0xe7ef0>;
			opp-microvolt-L4 = <0xb40dc 0xb40dc 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1800000000 {
			opp-hz = <0x00 0x6b49d200>;
			opp-microvolt = <0xc96a8 0xc96a8 0xe7ef0>;
			opp-microvolt-L1 = <0xc96a8 0xc96a8 0xe7ef0>;
			opp-microvolt-L2 = <0xc65d4 0xc65d4 0xe7ef0>;
			opp-microvolt-L3 = <0xc3500 0xc3500 0xe7ef0>;
			opp-microvolt-L4 = <0xc042c 0xc042c 0xe7ef0>;
			opp-microvolt-L5 = <0xbd358 0xbd358 0xe7ef0>;
			opp-microvolt-L6 = <0xba284 0xba284 0xe7ef0>;
			opp-microvolt-L7 = <0xb71b0 0xb71b0 0xe7ef0>;
			opp-microvolt-L8 = <0xb40dc 0xb40dc 0xe7ef0>;
			opp-microvolt-L9 = <0xb1008 0xb1008 0xe7ef0>;
			opp-microvolt-L10 = <0xb1008 0xb1008 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
		};

		opp-2016000000 {
			opp-hz = <0x00 0x7829b800>;
			opp-microvolt = <0xd8acc 0xd8acc 0xe7ef0>;
			opp-microvolt-L1 = <0xd8acc 0xd8acc 0xe7ef0>;
			opp-microvolt-L2 = <0xd59f8 0xd59f8 0xe7ef0>;
			opp-microvolt-L3 = <0xd2924 0xd2924 0xe7ef0>;
			opp-microvolt-L4 = <0xcf850 0xcf850 0xe7ef0>;
			opp-microvolt-L5 = <0xcc77c 0xcc77c 0xe7ef0>;
			opp-microvolt-L6 = <0xc96a8 0xc96a8 0xe7ef0>;
			opp-microvolt-L7 = <0xc65d4 0xc65d4 0xe7ef0>;
			opp-microvolt-L8 = <0xc3500 0xc3500 0xe7ef0>;
			opp-microvolt-L9 = <0xc042c 0xc042c 0xe7ef0>;
			opp-microvolt-L10 = <0xbd358 0xbd358 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
		};

		opp-2208000000 {
			opp-hz = <0x00 0x839b6800>;
			opp-microvolt = <0xe7ef0 0xe7ef0 0xe7ef0>;
			opp-microvolt-L1 = <0xe7ef0 0xe7ef0 0xe7ef0>;
			opp-microvolt-L2 = <0xe4e1c 0xe4e1c 0xe7ef0>;
			opp-microvolt-L3 = <0xe1d48 0xe1d48 0xe7ef0>;
			opp-microvolt-L4 = <0xdec74 0xdec74 0xe7ef0>;
			opp-microvolt-L5 = <0xdbba0 0xdbba0 0xe7ef0>;
			opp-microvolt-L6 = <0xd8acc 0xd8acc 0xe7ef0>;
			opp-microvolt-L7 = <0xd59f8 0xd59f8 0xe7ef0>;
			opp-microvolt-L8 = <0xd2924 0xd2924 0xe7ef0>;
			opp-microvolt-L9 = <0xcf850 0xcf850 0xe7ef0>;
			opp-microvolt-L10 = <0xcc77c 0xcc77c 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
		};
	};

	cpuinfo {
		compatible = "rockchip,cpuinfo";
		nvmem-cells = <0x1b 0x1c 0x1d>;
		nvmem-cell-names = "id\0cpu-version\0cpu-code";
	};

	csi2-dcphy0 {
		compatible = "rockchip,rk3576-csi2-dphy";
		rockchip,hw = <0x1e 0x1f>;
		phys = <0x20>;
		phy-names = "dcphy0";
		status = "okay";
		phandle = <0x1d0>;

		ports {
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			port@0 {
				reg = <0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				endpoint@1 {
					reg = <0x01>;
					remote-endpoint = <0x21>;
					data-lanes = <0x01 0x02 0x03 0x04>;
					phandle = <0x159>;
				};

				endpoint@2 {
					reg = <0x02>;
					remote-endpoint = <0x22>;
					data-lanes = <0x01 0x02>;
					phandle = <0x15a>;
				};

				endpoint@3 {
					reg = <0x03>;
					remote-endpoint = <0x23>;
					data-lanes = <0x01 0x02>;
					phandle = <0x15c>;
				};

				endpoint@4 {
					reg = <0x04>;
					remote-endpoint = <0x24>;
					data-lanes = <0x01 0x02>;
					phandle = <0x15b>;
				};

				endpoint@5 {
					reg = <0x05>;
					remote-endpoint = <0x25>;
					data-lanes = <0x01 0x02>;
					phandle = <0x15d>;
				};
			};

			port@1 {
				reg = <0x01>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				endpoint@0 {
					reg = <0x00>;
					remote-endpoint = <0x26>;
					phandle = <0x3d>;
				};
			};
		};
	};

	csi2-dphy0 {
		compatible = "rockchip,rk3576-csi2-dphy";
		rockchip,hw = <0x1e 0x1f>;
		phys = <0x20>;
		phy-names = "dcphy0";
		status = "disabled";
		phandle = <0x1d1>;
	};

	csi2-dphy1 {
		compatible = "rockchip,rk3576-csi2-dphy";
		rockchip,hw = <0x1e 0x1f>;
		phys = <0x20>;
		phy-names = "dcphy0";
		status = "disabled";
		phandle = <0x1d2>;
	};

	csi2-dphy2 {
		compatible = "rockchip,rk3576-csi2-dphy";
		rockchip,hw = <0x1e 0x1f>;
		phys = <0x20>;
		phy-names = "dcphy0";
		status = "disabled";
		phandle = <0x1d3>;
	};

	csi2-dphy3 {
		compatible = "rockchip,rk3576-csi2-dphy";
		rockchip,hw = <0x1e 0x1f>;
		phys = <0x20>;
		phy-names = "dcphy0";
		status = "disabled";
		phandle = <0x1d4>;
	};

	csi2-dphy4 {
		compatible = "rockchip,rk3576-csi2-dphy";
		rockchip,hw = <0x1e 0x1f>;
		phys = <0x20>;
		phy-names = "dcphy0";
		status = "disabled";
		phandle = <0x1d5>;
	};

	csi2-dphy5 {
		compatible = "rockchip,rk3576-csi2-dphy";
		rockchip,hw = <0x1e 0x1f>;
		phys = <0x20>;
		phy-names = "dcphy0";
		status = "disabled";
		phandle = <0x1d6>;
	};

	csu {
		compatible = "rockchip,rk3576-csu\0rockchip,rk3562-csu";
		rockchip,clock = <0x02 0x03>;
		rockchip,bus = <0x00 0x1900047 0x7001 0x02 0xa00041 0xb0ff 0x03 0xa00040 0xb001 0x04 0xa00047 0x7001 0x06 0xa00045 0xb001 0x07 0xa00045 0x7001 0x08 0xa00041 0xb001 0x09 0xa00045 0x7001 0x0a 0xa00041 0xb001 0x0b 0xa00045 0x7001 0x0c 0xa00041 0xb001 0x0d 0xa00043 0xb001 0x0f 0xa00045 0x7001 0x10 0xa00043 0xb001 0x11 0xa00043 0xb001 0x12 0xa00043 0xb001 0x13 0xa00043 0x7001 0x1b 0xa00045 0x7001 0x1c 0xa00045 0x7001 0x1d 0xa00045 0xb001 0x1e 0xa00045 0x7001 0x1f 0xa00045 0x7001>;
		status = "disabled";
		phandle = <0xc0>;
	};

	display-subsystem {
		compatible = "rockchip,display-subsystem";
		ports = <0x27 0x28>;
		clocks = <0x29>;
		clock-names = "hdmi0_phy_pll";
		memory-region = <0x2a 0x2b>;
		memory-region-names = "drm-logo\0drm-cubic-lut";
		phandle = <0x1d7>;

		route {

			route-dsi {
				status = "disabled";
				logo,uboot = "logo.bmp";
				logo,kernel = "logo_kernel.bmp";
				logo,mode = "center";
				charge_logo,mode = "center";
				connect = <0x2c>;
				phandle = <0x1d8>;
			};

			route-edp {
				status = "disabled";
				logo,uboot = "logo.bmp";
				logo,kernel = "logo_kernel.bmp";
				logo,mode = "center";
				charge_logo,mode = "center";
				connect = <0x2d>;
				phandle = <0x1d9>;
			};

			route-hdmi {
				bcsh,hue = <0x32>;
				bcsh,saturation = <0x32>;
				bcsh,contrast = <0x32>;
				bcsh,brightness = <0x32>;
				overscan,bottom_margin = <0x64>;
				overscan,top_margin = <0x64>;
				overscan,right_margin = <0x64>;
				overscan,left_margin = <0x64>;
				video,aspect_ratio = <0x00>;
				video,flags = <0x05>;
				video,vrefresh = <0x3c>;
				video,crtc_vsync_end = <0x441>;
				video,crtc_hsync_end = <0x804>;
				video,vdisplay = <0x438>;
				video,hdisplay = <0x780>;
				video,clock = <0x24414>;
				logo,ymirror = <0x00>;
				logo,bpp = <0x20>;
				logo,height = <0x438>;
				logo,width = <0x780>;
				logo,offset = <0x00>;
				status = "okay";
				logo,uboot = "logo.bmp";
				logo,mode = "fullscreen";
				charge_logo,mode = "center";
				connect = <0x2e>;
				phandle = <0x1da>;
			};

			route-dp0 {
				status = "disabled";
				logo,uboot = "logo.bmp";
				logo,kernel = "logo_kernel.bmp";
				logo,mode = "center";
				charge_logo,mode = "center";
				connect = <0x2f>;
				phandle = <0x1db>;
			};

			route-rgb {
				status = "disabled";
				logo,uboot = "logo.bmp";
				logo,kernel = "logo_kernel.bmp";
				logo,mode = "center";
				charge_logo,mode = "center";
				connect = <0x30>;
				phandle = <0x1dc>;
			};
		};
	};

	dmc {
		compatible = "rockchip,rk3576-dmc";
		interrupts = <0x00 0x96 0x04>;
		interrupt-names = "complete";
		devfreq-events = <0x31>;
		clocks = <0x0c 0x226>;
		clock-names = "dmc_clk";
		operating-points-v2 = <0x32>;
		vop-bw-dmc-level = <0x00 0x3e7 0x01 0x3e8 0x1869f 0x02>;
		upthreshold = <0x28>;
		downdifferential = <0x14>;
		system-status-level = <0x01 0x04 0x08 0x08 0x02 0x01 0x10 0x04 0x10000 0x04 0x80000 0x04 0x1000 0x08 0x4000 0x08 0x2000 0x08 0xc00 0x08 0x40000 0x08 0x200000 0x08>;
		auto-freq-en = <0x01>;
		status = "okay";
		center-supply = <0x33>;
		mem-supply = <0x34>;
		phandle = <0x1dd>;
	};

	dmc-opp-table {
		compatible = "operating-points-v2";
		nvmem-cells = <0x35 0x36>;
		nvmem-cell-names = "leakage\0opp-info";
		rockchip,early-min-microvolt = <0x00 0xb71b0>;
		rockchip,temp-hysteresis = <0x1388>;
		rockchip,low-temp = <0x3a98>;
		rockchip,low-temp-min-volt = <0xb71b0>;
		rockchip,leakage-voltage-sel = <0x01 0x0a 0x00 0x0b 0x14 0x01 0x15 0xfe 0x02>;
		phandle = <0x32>;

		opp-528000000 {
			opp-hz = <0x00 0x1f78a400>;
			opp-microvolt = <0xb71b0 0xb71b0 0xcf850 0xb71b0 0xb71b0 0xc3500>;
			opp-microvolt-L1 = <0xb1008 0xb1008 0xcf850 0xb1008 0xb1008 0xc3500>;
			opp-microvolt-L2 = <0xadf34 0xadf34 0xcf850 0xadf34 0xadf34 0xc3500>;
		};

		opp-1068000000 {
			opp-hz = <0x00 0x3fa86300>;
			opp-microvolt = <0xb71b0 0xb71b0 0xcf850 0xb71b0 0xb71b0 0xc3500>;
			opp-microvolt-L1 = <0xb1008 0xb1008 0xcf850 0xb1008 0xb1008 0xc3500>;
			opp-microvolt-L2 = <0xadf34 0xadf34 0xcf850 0xadf34 0xadf34 0xc3500>;
		};

		opp-1560000000 {
			opp-hz = <0x00 0x5cfbb600>;
			opp-microvolt = <0xb71b0 0xb71b0 0xcf850 0xb71b0 0xb71b0 0xc3500>;
			opp-microvolt-L1 = <0xb1008 0xb1008 0xcf850 0xb1008 0xb1008 0xc3500>;
			opp-microvolt-L2 = <0xb1008 0xb1008 0xcf850 0xb1008 0xb1008 0xc3500>;
		};

		opp-2736000000 {
			opp-hz = <0x00 0xa3140c00>;
			opp-microvolt = <0xc96a8 0xc96a8 0xcf850 0xb71b0 0xb71b0 0xc3500>;
			opp-microvolt-L1 = <0xc3500 0xc3500 0xcf850 0xb1008 0xb1008 0xc3500>;
			opp-microvolt-L2 = <0xbd358 0xbd358 0xcf850 0xb1008 0xb1008 0xc3500>;
		};
	};

	firmware {

		scmi {
			compatible = "arm,scmi-smc";
			arm,smc-id = <0x82000010>;
			shmem = <0x37>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x1de>;

			protocol@14 {
				reg = <0x14>;
				#clock-cells = <0x01>;
				assigned-clocks = <0x0c 0x0a 0x0c 0x0b>;
				assigned-clock-rates = <0x47868c00 0x47868c00>;
				phandle = <0x0c>;
			};
		};

		optee {
			compatible = "linaro,optee-tz";
			method = "smc";
			phandle = <0x1df>;
		};
	};

	mipi0-csi2 {
		compatible = "rockchip,rk3576-mipi-csi2";
		rockchip,hw = <0x38 0x39 0x3a 0x3b 0x3c>;
		status = "okay";
		phandle = <0x1e0>;

		ports {
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			port@0 {
				reg = <0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				endpoint@1 {
					reg = <0x01>;
					remote-endpoint = <0x3d>;
					phandle = <0x26>;
				};
			};

			port@1 {
				reg = <0x01>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				endpoint@0 {
					reg = <0x00>;
					remote-endpoint = <0x3e>;
					phandle = <0x42>;
				};
			};
		};
	};

	mipi1-csi2 {
		compatible = "rockchip,rk3576-mipi-csi2";
		rockchip,hw = <0x38 0x39 0x3a 0x3b 0x3c>;
		status = "disabled";
		phandle = <0x1e1>;
	};

	mipi2-csi2 {
		compatible = "rockchip,rk3576-mipi-csi2";
		rockchip,hw = <0x38 0x39 0x3a 0x3b 0x3c>;
		status = "disabled";
		phandle = <0x1e2>;
	};

	mipi3-csi2 {
		compatible = "rockchip,rk3576-mipi-csi2";
		rockchip,hw = <0x38 0x39 0x3a 0x3b 0x3c>;
		status = "disabled";
		phandle = <0x1e3>;
	};

	mipi4-csi2 {
		compatible = "rockchip,rk3576-mipi-csi2";
		rockchip,hw = <0x38 0x39 0x3a 0x3b 0x3c>;
		status = "disabled";
		phandle = <0x1e4>;
	};

	mpp-srv {
		compatible = "rockchip,mpp-service";
		rockchip,taskqueue-count = <0x06>;
		rockchip,resetgroup-count = <0x02>;
		status = "okay";
		phandle = <0xb4>;
	};

	pmu-a53 {
		compatible = "arm,cortex-a53-pmu";
		interrupts = <0x00 0x00 0x04 0x00 0x01 0x04 0x00 0x02 0x04 0x00 0x03 0x04>;
		interrupt-affinity = <0x04 0x05 0x06 0x07>;
		phandle = <0x1e5>;
	};

	pmu-a72 {
		compatible = "arm,cortex-a72-pmu";
		interrupts = <0x00 0x04 0x04 0x00 0x05 0x04 0x00 0x06 0x04 0x00 0x07 0x04>;
		interrupt-affinity = <0x08 0x09 0x0a 0x0b>;
		phandle = <0x1e6>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	rkcif-dvp {
		compatible = "rockchip,rkcif-dvp";
		rockchip,hw = <0x3f>;
		iommus = <0x40>;
		status = "disabled";
		phandle = <0x41>;
	};

	rkcif-dvp-sditf {
		compatible = "rockchip,rkcif-sditf";
		rockchip,cif = <0x41>;
		status = "disabled";
		phandle = <0x1e7>;
	};

	rkcif-mipi-lvds {
		compatible = "rockchip,rkcif-mipi-lvds";
		rockchip,hw = <0x3f>;
		iommus = <0x40>;
		status = "okay";
		phandle = <0x43>;

		port {

			endpoint {
				remote-endpoint = <0x42>;
				phandle = <0x3e>;
			};
		};
	};

	rkcif-mipi-lvds-sditf {
		compatible = "rockchip,rkcif-sditf";
		rockchip,cif = <0x43>;
		status = "okay";
		phandle = <0x1e8>;

		port {

			endpoint {
				remote-endpoint = <0x44>;
				phandle = <0x4a>;
			};
		};
	};

	rkcif-mipi-lvds-sditf-vir1 {
		compatible = "rockchip,rkcif-sditf";
		rockchip,cif = <0x43>;
		status = "disabled";
		phandle = <0x1e9>;
	};

	rkcif-mipi-lvds-sditf-vir2 {
		compatible = "rockchip,rkcif-sditf";
		rockchip,cif = <0x43>;
		status = "disabled";
		phandle = <0x1ea>;
	};

	rkcif-mipi-lvds-sditf-vir3 {
		compatible = "rockchip,rkcif-sditf";
		rockchip,cif = <0x43>;
		status = "disabled";
		phandle = <0x1eb>;
	};

	rkcif-mipi-lvds1 {
		compatible = "rockchip,rkcif-mipi-lvds";
		rockchip,hw = <0x3f>;
		iommus = <0x40>;
		status = "disabled";
		phandle = <0x45>;
	};

	rkcif-mipi-lvds1-sditf {
		compatible = "rockchip,rkcif-sditf";
		rockchip,cif = <0x45>;
		status = "disabled";
		phandle = <0x1ec>;
	};

	rkcif-mipi-lvds1-sditf-vir1 {
		compatible = "rockchip,rkcif-sditf";
		rockchip,cif = <0x45>;
		status = "disabled";
		phandle = <0x1ed>;
	};

	rkcif-mipi-lvds1-sditf-vir2 {
		compatible = "rockchip,rkcif-sditf";
		rockchip,cif = <0x45>;
		status = "disabled";
		phandle = <0x1ee>;
	};

	rkcif-mipi-lvds1-sditf-vir3 {
		compatible = "rockchip,rkcif-sditf";
		rockchip,cif = <0x45>;
		status = "disabled";
		phandle = <0x1ef>;
	};

	rkcif-mipi-lvds2 {
		compatible = "rockchip,rkcif-mipi-lvds";
		rockchip,hw = <0x3f>;
		iommus = <0x40>;
		status = "disabled";
		phandle = <0x46>;
	};

	rkcif-mipi-lvds2-sditf {
		compatible = "rockchip,rkcif-sditf";
		rockchip,cif = <0x46>;
		status = "disabled";
		phandle = <0x1f0>;
	};

	rkcif-mipi-lvds2-sditf-vir1 {
		compatible = "rockchip,rkcif-sditf";
		rockchip,cif = <0x46>;
		status = "disabled";
		phandle = <0x1f1>;
	};

	rkcif-mipi-lvds2-sditf-vir2 {
		compatible = "rockchip,rkcif-sditf";
		rockchip,cif = <0x46>;
		status = "disabled";
		phandle = <0x1f2>;
	};

	rkcif-mipi-lvds2-sditf-vir3 {
		compatible = "rockchip,rkcif-sditf";
		rockchip,cif = <0x46>;
		status = "disabled";
		phandle = <0x1f3>;
	};

	rkcif-mipi-lvds3 {
		compatible = "rockchip,rkcif-mipi-lvds";
		rockchip,hw = <0x3f>;
		iommus = <0x40>;
		status = "disabled";
		phandle = <0x47>;
	};

	rkcif-mipi-lvds3-sditf {
		compatible = "rockchip,rkcif-sditf";
		rockchip,cif = <0x47>;
		status = "disabled";
		phandle = <0x1f4>;
	};

	rkcif-mipi-lvds3-sditf-vir1 {
		compatible = "rockchip,rkcif-sditf";
		rockchip,cif = <0x47>;
		status = "disabled";
		phandle = <0x1f5>;
	};

	rkcif-mipi-lvds3-sditf-vir2 {
		compatible = "rockchip,rkcif-sditf";
		rockchip,cif = <0x47>;
		status = "disabled";
		phandle = <0x1f6>;
	};

	rkcif-mipi-lvds3-sditf-vir3 {
		compatible = "rockchip,rkcif-sditf";
		rockchip,cif = <0x47>;
		status = "disabled";
		phandle = <0x1f7>;
	};

	rkcif-mipi-lvds4 {
		compatible = "rockchip,rkcif-mipi-lvds";
		rockchip,hw = <0x3f>;
		iommus = <0x40>;
		status = "disabled";
		phandle = <0x48>;
	};

	rkcif-mipi-lvds4-sditf {
		compatible = "rockchip,rkcif-sditf";
		rockchip,cif = <0x48>;
		status = "disabled";
		phandle = <0x1f8>;
	};

	rkcif-mipi-lvds4-sditf-vir1 {
		compatible = "rockchip,rkcif-sditf";
		rockchip,cif = <0x48>;
		status = "disabled";
		phandle = <0x1f9>;
	};

	rkcif-mipi-lvds4-sditf-vir2 {
		compatible = "rockchip,rkcif-sditf";
		rockchip,cif = <0x48>;
		status = "disabled";
		phandle = <0x1fa>;
	};

	rkcif-mipi-lvds4-sditf-vir3 {
		compatible = "rockchip,rkcif-sditf";
		rockchip,cif = <0x48>;
		status = "disabled";
		phandle = <0x1fb>;
	};

	rkisp-vir0 {
		compatible = "rockchip,rkisp-vir";
		rockchip,hw = <0x49>;
		status = "okay";
		phandle = <0x4b>;

		port {
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			endpoint@0 {
				reg = <0x00>;
				remote-endpoint = <0x4a>;
				phandle = <0x44>;
			};
		};
	};

	rkisp-vir1 {
		compatible = "rockchip,rkisp-vir";
		rockchip,hw = <0x49>;
		status = "disabled";
		phandle = <0x4d>;
	};

	rkisp-vir2 {
		compatible = "rockchip,rkisp-vir";
		rockchip,hw = <0x49>;
		status = "disabled";
		phandle = <0x4f>;
	};

	rkisp-vir3 {
		compatible = "rockchip,rkisp-vir";
		rockchip,hw = <0x49>;
		status = "disabled";
		phandle = <0x51>;
	};

	rkisp-vir4 {
		compatible = "rockchip,rkisp-vir";
		rockchip,hw = <0x49>;
		status = "disabled";
		phandle = <0x53>;
	};

	rkisp-vir5 {
		compatible = "rockchip,rkisp-vir";
		rockchip,hw = <0x49>;
		status = "disabled";
		phandle = <0x55>;
	};

	rkisp-vir0-sditf {
		compatible = "rockchip,rkisp-sditf";
		rockchip,isp = <0x4b>;
		status = "okay";
		phandle = <0x1fc>;

		port {

			endpoint {
				remote-endpoint = <0x4c>;
				phandle = <0x58>;
			};
		};
	};

	rkisp-vir1-sditf {
		compatible = "rockchip,rkisp-sditf";
		rockchip,isp = <0x4d>;
		status = "disabled";
		phandle = <0x1fd>;

		port {

			endpoint {
				remote-endpoint = <0x4e>;
				phandle = <0x59>;
			};
		};
	};

	rkisp-vir2-sditf {
		compatible = "rockchip,rkisp-sditf";
		rockchip,isp = <0x4f>;
		status = "disabled";
		phandle = <0x1fe>;

		port {

			endpoint {
				remote-endpoint = <0x50>;
				phandle = <0x5a>;
			};
		};
	};

	rkisp-vir3-sditf {
		compatible = "rockchip,rkisp-sditf";
		rockchip,isp = <0x51>;
		status = "disabled";
		phandle = <0x1ff>;

		port {

			endpoint {
				remote-endpoint = <0x52>;
				phandle = <0x5b>;
			};
		};
	};

	rkisp-vir4-sditf {
		compatible = "rockchip,rkisp-sditf";
		rockchip,isp = <0x53>;
		status = "disabled";
		phandle = <0x200>;

		port {

			endpoint {
				remote-endpoint = <0x54>;
				phandle = <0x5c>;
			};
		};
	};

	rkisp-vir5-sditf {
		compatible = "rockchip,rkisp-sditf";
		rockchip,isp = <0x55>;
		status = "disabled";
		phandle = <0x201>;

		port {

			endpoint {
				remote-endpoint = <0x56>;
				phandle = <0x5d>;
			};
		};
	};

	rkvenc-ccu {
		compatible = "rockchip,rkv-encoder-rk3576-ccu\0rockchip,rkv-encoder-v2-ccu";
		status = "okay";
		phandle = <0xb9>;
	};

	rkvpss-vir0 {
		compatible = "rockchip,rkvpss-vir";
		rockchip,hw = <0x57>;
		status = "okay";
		phandle = <0x202>;

		port {

			endpoint {
				remote-endpoint = <0x58>;
				phandle = <0x4c>;
			};
		};
	};

	rkvpss-vir1 {
		compatible = "rockchip,rkvpss-vir";
		rockchip,hw = <0x57>;
		status = "disabled";
		phandle = <0x203>;

		port {

			endpoint {
				remote-endpoint = <0x59>;
				phandle = <0x4e>;
			};
		};
	};

	rkvpss-vir2 {
		compatible = "rockchip,rkvpss-vir";
		rockchip,hw = <0x57>;
		status = "disabled";
		phandle = <0x204>;

		port {

			endpoint {
				remote-endpoint = <0x5a>;
				phandle = <0x50>;
			};
		};
	};

	rkvpss-vir3 {
		compatible = "rockchip,rkvpss-vir";
		rockchip,hw = <0x57>;
		status = "disabled";
		phandle = <0x205>;

		port {

			endpoint {
				remote-endpoint = <0x5b>;
				phandle = <0x52>;
			};
		};
	};

	rkvpss-vir4 {
		compatible = "rockchip,rkvpss-vir";
		rockchip,hw = <0x57>;
		status = "disabled";
		phandle = <0x206>;

		port {

			endpoint {
				remote-endpoint = <0x5c>;
				phandle = <0x54>;
			};
		};
	};

	rkvpss-vir5 {
		compatible = "rockchip,rkvpss-vir";
		rockchip,hw = <0x57>;
		status = "disabled";
		phandle = <0x207>;

		port {

			endpoint {
				remote-endpoint = <0x5d>;
				phandle = <0x56>;
			};
		};
	};

	rockchip-suspend {
		compatible = "rockchip,pm-config";
		status = "okay";
		rockchip,sleep-debug-en = <0x01>;
		rockchip,sleep-mode-config = <0x08>;
		rockchip,wakeup-config = <0x10100>;
		rockchip,sleep-io-ret-config = <0x08>;
		rockchip,sleep-pin-config = <0x01 0x00>;
		power-domains = <0x03 0x07 0x03 0x08>;
		rockchip,virtual-poweroff = <0x01>;
		rockchip,virtual-poweroff-irqs = <0x84>;
		rockchip,regulator-on-before-mem = <0x5e>;
		phandle = <0x208>;
	};

	rockchip-system-monitor {
		compatible = "rockchip,system-monitor";
		rockchip,thermal-zone = "little-core-thermal";
		rockchip,early-suspend-offline-cpus = "4-7";
		phandle = <0x209>;
	};

	thermal-zones {
		phandle = <0x20a>;

		soc-thermal {
			polling-delay-passive = <0x14>;
			polling-delay = <0x3e8>;
			thermal-sensors = <0x5f 0x00>;
			phandle = <0x20b>;

			trips {

				soc-crit {
					temperature = <0x1c138>;
					hysteresis = <0x7d0>;
					type = "critical";
					phandle = <0x20c>;
				};
			};
		};

		bigcore-thermal {
			polling-delay-passive = <0x14>;
			polling-delay = <0x3e8>;
			thermal-sensors = <0x5f 0x01>;
			phandle = <0x20d>;

			trips {

				bigcore-crit {
					temperature = <0x1c138>;
					hysteresis = <0x7d0>;
					type = "critical";
					phandle = <0x20e>;
				};
			};
		};

		little-core-thermal {
			polling-delay-passive = <0x14>;
			polling-delay = <0x3e8>;
			sustainable-power = <0x56e>;
			thermal-sensors = <0x5f 0x02>;
			phandle = <0x20f>;

			trips {

				trip-point-0 {
					temperature = <0x13880>;
					hysteresis = <0x7d0>;
					type = "passive";
					phandle = <0x210>;
				};

				trip-point-1 {
					temperature = <0x186a0>;
					hysteresis = <0x7d0>;
					type = "passive";
					phandle = <0x60>;
				};

				little-core-crit {
					temperature = <0x1c138>;
					hysteresis = <0x7d0>;
					type = "critical";
					phandle = <0x211>;
				};
			};

			cooling-maps {

				map0 {
					trip = <0x60>;
					cooling-device = <0x04 0xffffffff 0xffffffff>;
					contribution = <0x400>;
				};

				map1 {
					trip = <0x60>;
					cooling-device = <0x08 0xffffffff 0xffffffff>;
					contribution = <0x400>;
				};

				map2 {
					trip = <0x60>;
					cooling-device = <0x61 0xffffffff 0xffffffff>;
					contribution = <0x400>;
				};
			};
		};

		ddr-thermal {
			polling-delay-passive = <0x14>;
			polling-delay = <0x3e8>;
			thermal-sensors = <0x5f 0x03>;
			phandle = <0x212>;

			trips {

				ddr-crit {
					temperature = <0x1c138>;
					hysteresis = <0x7d0>;
					type = "critical";
					phandle = <0x213>;
				};
			};
		};

		npu-thermal {
			polling-delay-passive = <0x14>;
			polling-delay = <0x3e8>;
			thermal-sensors = <0x5f 0x04>;
			phandle = <0x214>;

			trips {

				npu-crit {
					temperature = <0x1c138>;
					hysteresis = <0x7d0>;
					type = "critical";
					phandle = <0x215>;
				};
			};
		};

		gpu-thermal {
			polling-delay-passive = <0x14>;
			polling-delay = <0x3e8>;
			thermal-sensors = <0x5f 0x05>;
			phandle = <0x216>;

			trips {

				gpu-crit {
					temperature = <0x1c138>;
					hysteresis = <0x7d0>;
					type = "critical";
					phandle = <0x217>;
				};
			};
		};
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <0x01 0x0d 0x08 0x01 0x0e 0x08 0x01 0x0b 0x08 0x01 0x0a 0x08>;
	};

	debug@22810000 {
		compatible = "rockchip,debug";
		reg = <0x00 0x22810000 0x00 0x1000 0x00 0x22812000 0x00 0x1000 0x00 0x22814000 0x00 0x1000 0x00 0x22816000 0x00 0x1000 0x00 0x22c10000 0x00 0x1000 0x00 0x22d10000 0x00 0x1000 0x00 0x22e10000 0x00 0x1000 0x00 0x22f10000 0x00 0x1000>;
		phandle = <0x218>;
	};

	usb@23000000 {
		compatible = "rockchip,rk3576-dwc3\0snps,dwc3";
		reg = <0x00 0x23000000 0x00 0x400000>;
		clocks = <0x02 0x14c 0x02 0x14d 0x02 0x14b>;
		clock-names = "ref\0suspend\0bus_clk";
		interrupts = <0x00 0x105 0x04>;
		power-domains = <0x03 0x07>;
		resets = <0x02 0x2f5>;
		reset-names = "usb3-otg";
		dr_mode = "host";
		phys = <0x62 0x63>;
		phy-names = "usb2-phy\0usb3-phy";
		phy_type = "utmi_wide";
		snps,dis_enblslpm_quirk;
		snps,dis-u1-entry-quirk;
		snps,dis-u2-entry-quirk;
		snps,dis-u2-freeclk-exists-quirk;
		snps,dis-del-phy-power-chg-quirk;
		snps,dis-tx-ipgap-linecheck-quirk;
		snps,parkmode-disable-hs-quirk;
		snps,parkmode-disable-ss-quirk;
		status = "okay";
		extcon = <0x64>;
		phandle = <0x219>;
	};

	usb@23400000 {
		compatible = "rockchip,rk3576-dwc3\0snps,dwc3";
		reg = <0x00 0x23400000 0x00 0x400000>;
		clocks = <0x02 0x10c 0x02 0x10d 0x02 0x10b>;
		clock-names = "ref\0suspend\0bus_clk";
		interrupts = <0x00 0x104 0x04>;
		power-domains = <0x03 0x08>;
		resets = <0x02 0x233>;
		reset-names = "usb3-otg";
		dr_mode = "host";
		phys = <0x65 0x66 0x04>;
		phy-names = "usb2-phy\0usb3-phy";
		phy_type = "utmi_wide";
		snps,dis_enblslpm_quirk;
		snps,dis-u1-entry-quirk;
		snps,dis-u2-entry-quirk;
		snps,dis-u2-freeclk-exists-quirk;
		snps,dis-del-phy-power-chg-quirk;
		snps,dis-tx-ipgap-linecheck-quirk;
		snps,dis_rxdet_inp3_quirk;
		snps,parkmode-disable-hs-quirk;
		snps,parkmode-disable-ss-quirk;
		dma-coherent;
		status = "okay";
		phandle = <0x21a>;
	};

	syscon@2600a000 {
		compatible = "rockchip,rk3576-sys-grf\0syscon";
		reg = <0x00 0x2600a000 0x00 0x2000>;
		phandle = <0xac>;
	};

	syscon@2600c000 {
		compatible = "rockchip,rk3576-bigcore-grf\0syscon";
		reg = <0x00 0x2600c000 0x00 0x2000>;
		phandle = <0x1a>;
	};

	syscon@2600e000 {
		compatible = "rockchip,rk3576-litcore-grf\0syscon";
		reg = <0x00 0x2600e000 0x00 0x2000>;
		phandle = <0x15>;
	};

	syscon@26010000 {
		compatible = "rockchip,rk3576-cci-grf\0syscon";
		reg = <0x00 0x26010000 0x00 0x2000>;
		phandle = <0x16>;
	};

	syscon@26016000 {
		compatible = "rockchip,rk3576-gpu-grf\0syscon";
		reg = <0x00 0x26016000 0x00 0x2000>;
		phandle = <0xaa>;
	};

	syscon@26018000 {
		compatible = "rockchip,rk3576-npu-grf\0syscon";
		reg = <0x00 0x26018000 0x00 0x2000>;
		phandle = <0xa4>;
	};

	syscon@2601a000 {
		compatible = "rockchip,rk3576-vo0-grf\0syscon";
		reg = <0x00 0x2601a000 0x00 0x2000>;
		clocks = <0x02 0x195>;
		phandle = <0xae>;
	};

	syscon@2601e000 {
		compatible = "rockchip,rk3576-usb-grf\0syscon";
		reg = <0x00 0x2601e000 0x00 0x1000>;
		clocks = <0x02 0x14a>;
		phandle = <0x67>;
	};

	syscon@26020000 {
		compatible = "rockchip,rk3576-php-grf\0syscon";
		reg = <0x00 0x26020000 0x00 0x2000>;
		clocks = <0x02 0x104>;
		phandle = <0x68>;
	};

	syscon@26024000 {
		compatible = "rockchip,rk3576-pmu0-grf\0syscon\0simple-mfd";
		reg = <0x00 0x26024000 0x00 0x1000>;
		phandle = <0x6c>;

		reboot-mode {
			compatible = "syscon-reboot-mode";
			offset = <0x40>;
			mode-bootloader = <0x5242c309>;
			mode-charge = <0x5242c30b>;
			mode-fastboot = <0x5242c303>;
			mode-loader = <0x5242c301>;
			mode-normal = <0x5242c300>;
			mode-recovery = <0x5242c303>;
			mode-ums = <0x5242c30c>;
			mode-panic = <0x5242c307>;
			mode-watchdog = <0x5242c308>;
			mode-quiescent = <0x5242c30e>;
			mode-winusb = <0x5242c30f>;
			phandle = <0x21b>;
		};
	};

	syscon@26026000 {
		compatible = "rockchip,rk3576-pmu1-grf\0syscon";
		reg = <0x00 0x26026000 0x00 0x1000>;
		phandle = <0xf6>;
	};

	syscon@26028000 {
		compatible = "rockchip,rk3576-pipe-phy-grf\0syscon";
		reg = <0x00 0x26028000 0x00 0x2000>;
		clocks = <0x02 0x13c>;
		phandle = <0x193>;
	};

	syscon@2602a000 {
		compatible = "rockchip,rk3576-pipe-phy-grf\0syscon";
		reg = <0x00 0x2602a000 0x00 0x2000>;
		clocks = <0x02 0x13d>;
		phandle = <0x194>;
	};

	syscon@2602c000 {
		compatible = "rockchip,rk3576-usbdpphy-grf\0syscon";
		reg = <0x00 0x2602c000 0x00 0x2000>;
		clocks = <0x02 0x1f4>;
		phandle = <0x190>;
	};

	syscon@2602e000 {
		compatible = "rockchip,rk3576-usb2phy-grf\0syscon\0simple-mfd";
		reg = <0x00 0x2602e000 0x00 0x4000>;
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		clocks = <0x02 0x1f4>;
		phandle = <0x18f>;

		usb2-phy@0 {
			compatible = "rockchip,rk3576-usb2phy";
			reg = <0x00 0x10>;
			resets = <0x02 0x80017 0x02 0x80009>;
			reset-names = "phy\0apb";
			clocks = <0x02 0x21b 0x02 0x14e 0x02 0x14f>;
			clock-names = "phyclk\0aclk\0aclk_slv";
			clock-output-names = "usb480m_phy0";
			#clock-cells = <0x00>;
			rockchip,usbctrl-grf = <0x67>;
			status = "okay";
			phandle = <0x64>;

			otg-port {
				#phy-cells = <0x00>;
				interrupts = <0x00 0x15e 0x04 0x00 0x15f 0x04 0x00 0x160 0x04>;
				interrupt-names = "otg-bvalid\0otg-id\0linestate";
				status = "okay";
				phandle = <0x62>;
			};
		};

		usb2-phy@2000 {
			compatible = "rockchip,rk3576-usb2phy";
			reg = <0x2000 0x10>;
			resets = <0x02 0x80018 0x02 0x8000a>;
			reset-names = "phy\0apb";
			clocks = <0x02 0x21b 0x02 0x110 0x02 0x111>;
			clock-names = "phyclk\0aclk\0aclk_slv";
			clock-output-names = "usb480m_phy1";
			#clock-cells = <0x00>;
			rockchip,usbctrl-grf = <0x68>;
			status = "okay";
			phandle = <0x21c>;

			otg-port {
				#phy-cells = <0x00>;
				interrupts = <0x00 0x162 0x04 0x00 0x163 0x04 0x00 0x164 0x04>;
				interrupt-names = "otg-bvalid\0otg-id\0linestate";
				status = "okay";
				phy-supply = <0x69>;
				phandle = <0x65>;
			};
		};
	};

	syscon@26032000 {
		compatible = "rockchip,rk3576-hdptxphy-grf\0syscon";
		reg = <0x00 0x26032000 0x00 0x100>;
		clocks = <0x02 0x1f4>;
		phandle = <0x18e>;
	};

	syscon@26034000 {
		compatible = "rockchip,rk3576-mipi-dcphy-grf\0syscon";
		reg = <0x00 0x26034000 0x00 0x2000>;
		clocks = <0x02 0x1f4>;
		phandle = <0x191>;
	};

	syscon@26036000 {
		compatible = "rockchip,rk3576-vo-grf\0syscon";
		reg = <0x00 0x26036000 0x00 0x100>;
		clocks = <0x02 0x1b2>;
		phandle = <0xf4>;
	};

	syscon@26038000 {
		compatible = "rockchip,rk3576-sdgmac-grf\0syscon";
		reg = <0x00 0x26038000 0x00 0x1000>;
		clocks = <0x02 0x124>;
		phandle = <0xfb>;
	};

	syscon@2603a000 {
		compatible = "rockchip,rk3576-mipi-dphy-grf\0syscon";
		reg = <0x00 0x2603a000 0x00 0x2000>;
		clocks = <0x02 0x1f4>;
		phandle = <0x192>;
	};

	syscon@26040000 {
		compatible = "rockchip,rk3576-ioc-grf\0syscon\0simple-mfd";
		reg = <0x00 0x26040000 0x00 0xc000>;
		phandle = <0xad>;

		rgb {
			compatible = "rockchip,rk3576-rgb";
			pinctrl-names = "default";
			status = "disabled";
			phandle = <0x21d>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					endpoint@0 {
						reg = <0x00>;
						remote-endpoint = <0x6a>;
						status = "disabled";
						phandle = <0xaf>;
					};

					endpoint@1 {
						reg = <0x01>;
						remote-endpoint = <0x6b>;
						status = "disabled";
						phandle = <0xc9>;
					};

					endpoint@2 {
						reg = <0x02>;
						remote-endpoint = <0x30>;
						status = "disabled";
						phandle = <0xd0>;
					};
				};
			};
		};
	};

	syscon@2604c000 {
		compatible = "rockchip,rk3576-mipi-dphy-grf\0syscon";
		reg = <0x00 0x2604c000 0x00 0x2000>;
		phandle = <0x195>;
	};

	syscon@27258000 {
		compatible = "rockchip,rk3576-bigcore-pvtpll\0syscon";
		reg = <0x00 0x27258000 0x00 0x1000>;
		phandle = <0x19>;
	};

	syscon@27260000 {
		compatible = "rockchip,rk3576-litcore-pvtpll\0syscon";
		reg = <0x00 0x27260000 0x00 0x1000>;
		phandle = <0x14>;
	};

	syscon@27268000 {
		compatible = "rockchip,rk3576-gpu-pvtpll\0syscon";
		reg = <0x00 0x27268000 0x00 0x1000>;
		phandle = <0xa9>;
	};

	syscon@27270000 {
		compatible = "rockchip,rk3576-npu-pvtpll\0syscon";
		reg = <0x00 0x27270000 0x00 0x1000>;
		phandle = <0xa3>;
	};

	clock-controller@27200000 {
		compatible = "rockchip,rk3576-cru";
		reg = <0x00 0x27200000 0x00 0x50000>;
		rockchip,grf = <0x6c>;
		#clock-cells = <0x01>;
		#reset-cells = <0x01>;
		assigned-clocks = <0x02 0x22b 0x02 0x07 0x02 0x06 0x02 0x05 0x02 0x21 0x02 0x22 0x02 0x23 0x02 0x1d 0x02 0x1e 0x02 0x17 0x02 0x13 0x02 0x10 0x02 0xe3 0x02 0x105>;
		assigned-clock-parents = <0x02 0x05>;
		assigned-clock-rates = <0x00 0x46cf7100 0x3b9aca00 0x2ee00000 0x1194000 0x5b8d800 0x7a12000 0x2b11000 0x2ee0000 0x1dcd6500 0xee6b280 0x5f5e100 0x1dcd6500 0xee6b280>;
		phandle = <0x02>;
	};

	i2c@27300000 {
		compatible = "rockchip,rk3576-i2c\0rockchip,rk3399-i2c";
		reg = <0x00 0x27300000 0x00 0x1000>;
		clocks = <0x02 0x1f6 0x02 0x1f5>;
		clock-names = "i2c\0pclk";
		interrupts = <0x00 0x58 0x04>;
		pinctrl-names = "default";
		pinctrl-0 = <0x6d>;
		resets = <0x02 0x80053 0x02 0x80051>;
		reset-names = "i2c\0apb";
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "disabled";
		phandle = <0x21e>;

		gt1x@14 {
			status = "disabled";
			compatible = "goodix,gt1x";
			reg = <0x14>;
			pinctrl-names = "default";
			pinctrl-0 = <0x6e>;
			goodix,rst-gpio = <0x6f 0x18 0x00>;
			goodix,irq-gpio = <0x6f 0x15 0x08>;
			phandle = <0x21f>;
		};
	};

	serial@27310000 {
		compatible = "rockchip,rk3576-uart\0snps,dw-apb-uart";
		reg = <0x00 0x27310000 0x00 0x100>;
		interrupts = <0x00 0x4d 0x04>;
		clocks = <0x02 0x1f7 0x02 0x1f8>;
		clock-names = "baudclk\0apb_pclk";
		reg-shift = <0x02>;
		reg-io-width = <0x04>;
		dmas = <0x70 0x08 0x70 0x09>;
		pinctrl-names = "default";
		pinctrl-0 = <0x71>;
		status = "disabled";
		phandle = <0x220>;
	};

	pwm@27330000 {
		compatible = "rockchip,remotectl-pwm-v4";
		reg = <0x00 0x27330000 0x00 0x1000>;
		interrupts = <0x00 0x64 0x04>;
		#pwm-cells = <0x03>;
		pinctrl-names = "default";
		pinctrl-0 = <0x72>;
		clocks = <0x02 0x1f2 0x02 0x1f1>;
		clock-names = "pwm\0pclk";
		status = "okay";
		remote_pwm_id = <0x00>;
		handle_cpu_id = <0x01>;
		remote_support_psci = <0x00>;
		phandle = <0x221>;

		ir_key1 {
			rockchip,usercode = <0x4040>;
			rockchip,key_table = <0xf2 0xe8 0xba 0x9e 0xf4 0x67 0xf1 0x6c 0xef 0x69 0xee 0x6a 0xbd 0x66 0xea 0x73 0xe3 0x72 0xe2 0xd9 0xb2 0x74 0xbc 0x71 0xec 0x8b 0xbf 0x190 0xe0 0x191 0xe1 0x192 0xe9 0xb7 0xe6 0xf8 0xe8 0xb9 0xe7 0xba 0xf0 0x184 0xbe 0x175>;
		};

		ir_key2 {
			rockchip,usercode = <0xff00>;
			rockchip,key_table = <0xf1 0x69 0xe5 0x6a 0xfc 0x67 0xfd 0x6c 0xf8 0xe8 0xf9 0xb8>;
		};

		ir_key3 {
			rockchip,usercode = <0x1dcc>;
			rockchip,key_table = <0xee 0xe8 0xf0 0x9e 0xf8 0x67 0xbb 0x6c 0xef 0x69 0xed 0x6a 0xfc 0x66 0xf1 0x73 0xfd 0x72 0xb7 0xd9 0xff 0x74 0xf3 0x71 0xbf 0x8b 0xf9 0x191 0xf5 0x192 0xb3 0x184 0xbe 0x02 0xba 0x03 0xb2 0x04 0xbd 0x05 0xf9 0x06 0xb1 0x07 0xfc 0x08 0xf8 0x09 0xb0 0x0a 0xb6 0x0b 0xb5 0x0e>;
		};

		ir_key4 {
			rockchip,usercode = <0x7f80>;
			rockchip,key_table = <0xec 0xe8 0xd8 0x9e 0xc7 0x67 0xbf 0x6c 0xc8 0x69 0xc6 0x6a 0x8c 0x66 0x78 0x73 0x76 0x72 0x7e 0x74 0x7c 0x8b 0xb7 0x184>;
		};

		ir_key5 {
			rockchip,usercode = <0xfe01>;
			rockchip,key_table = <0xec 0xe8 0xe6 0x9e 0xe9 0x67 0xe5 0x6c 0xae 0x69 0xaf 0x6a 0xee 0x66 0xe7 0x73 0xef 0x72 0xbf 0x74 0xbe 0x71 0xb3 0x8b 0xff 0x184 0xb1 0x02 0xf2 0x03 0xf3 0x04 0xb5 0x05 0xf6 0x06 0xf7 0x07 0xb9 0x08 0xfa 0x09 0xfb 0x0a 0xfe 0x0b 0xbd 0x0e 0xbc 0xb7 0xf0 0xba 0xb4 0x19c 0xb8 0x1e 0xb0 0x197>;
		};

		ir_key6 {
			rockchip,usercode = <0xfd01>;
			rockchip,key_table = <0x31 0xe8 0x2f 0x9e 0x35 0x67 0x2d 0x6c 0x66 0x69 0x3e 0x6a 0x6a 0x66 0x5e 0x73 0x47 0x72 0x23 0x74 0x3a 0x184 0x0d 0x40>;
		};
	};

	pwm@27331000 {
		compatible = "rockchip,rk3576-pwm";
		reg = <0x00 0x27331000 0x00 0x1000>;
		interrupts = <0x00 0x65 0x04>;
		#pwm-cells = <0x03>;
		pinctrl-names = "active";
		pinctrl-0 = <0x73>;
		clocks = <0x02 0x1f2 0x02 0x1f1>;
		clock-names = "pwm\0pclk";
		status = "disabled";
		phandle = <0x222>;
	};

	power-management@27380000 {
		compatible = "rockchip,rk3576-pmu\0syscon\0simple-mfd";
		reg = <0x00 0x27380000 0x00 0x800>;
		phandle = <0xc2>;

		power-controller {
			compatible = "rockchip,rk3576-power-controller";
			#power-domain-cells = <0x01>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			status = "okay";
			phandle = <0x03>;

			power-domain@0 {
				reg = <0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				power-domain@1 {
					reg = <0x01>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					pm_qos = <0x74 0x75 0x76 0x77 0x78>;

					power-domain@2 {
						reg = <0x02>;
						pm_qos = <0x79>;
					};

					power-domain@3 {
						reg = <0x03>;
						pm_qos = <0x7a>;
					};
				};
			};

			power-domain@4 {
				reg = <0x04>;
				pm_qos = <0x7b>;
			};

			power-domain@5 {
				reg = <0x05>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				pm_qos = <0x7c 0x7d>;

				power-domain@6 {
					reg = <0x06>;
					pm_qos = <0x7e 0x7f 0x80 0x81 0x82 0x83>;
				};
			};

			power-domain@8 {
				reg = <0x08>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				pm_qos = <0x84 0x85>;

				power-domain@9 {
					reg = <0x09>;
				};
			};

			power-domain@10 {
				reg = <0x0a>;
			};

			power-domain@12 {
				reg = <0x0c>;
				pm_qos = <0x86>;
			};

			power-domain@13 {
				reg = <0x0d>;
				pm_qos = <0x87 0x88 0x89 0x8a 0x8b>;
			};

			power-domain@14 {
				reg = <0x0e>;
				pm_qos = <0x8c>;
			};

			power-domain@15 {
				reg = <0x0f>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				pm_qos = <0x8d 0x8e 0x8f 0x90 0x91>;

				power-domain@11 {
					reg = <0x0b>;
					pm_qos = <0x92>;
				};
			};

			power-domain@18 {
				reg = <0x12>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				pm_qos = <0x93 0x94>;

				power-domain@7 {
					reg = <0x07>;
					pm_qos = <0x95 0x96>;
				};

				power-domain@16 {
					reg = <0x10>;
					pm_qos = <0x97>;
				};

				power-domain@17 {
					reg = <0x11>;
					pm_qos = <0x98>;
				};
			};
		};
	};

	pdm@273b0000 {
		compatible = "rockchip,rk3576-pdm";
		reg = <0x00 0x273b0000 0x00 0x1000>;
		interrupts = <0x00 0xca 0x04>;
		clocks = <0x02 0x1fc 0x02 0x1fb 0x02 0x1ff>;
		clock-names = "pdm_clk\0pdm_hclk\0pdm_clk_out";
		dmas = <0x70 0x04>;
		dma-names = "rx";
		pinctrl-names = "default";
		pinctrl-0 = <0x99 0x9a 0x9b 0x9c 0x9d 0x9e>;
		#sound-dai-cells = <0x00>;
		sound-name-prefix = "PDM0";
		status = "disabled";
		phandle = <0x223>;
	};

	npu@27700000 {
		compatible = "rockchip,rk3576-rknpu";
		reg = <0x00 0x27700000 0x00 0x8000 0x00 0x27708000 0x00 0x8000>;
		interrupts = <0x00 0xf7 0x04 0x00 0xf8 0x04>;
		interrupt-names = "npu0_irq\0npu1_irq";
		clocks = <0x0c 0xee 0x02 0xeb 0x02 0xec 0x02 0xed 0x02 0xf6 0x02 0xfa>;
		clock-names = "clk_npu\0aclk0\0aclk1\0hclk_root\0aclk_cbuf\0hclk_cbuf";
		assigned-clocks = <0x02 0xee>;
		assigned-clock-rates = <0xbcd3d80>;
		resets = <0x02 0x1c9 0x02 0x1d0 0x02 0x200 0x02 0x20c>;
		reset-names = "srst_a0\0srst_a1\0srst_a_cbuf\0srst_h_cbuf";
		power-domains = <0x03 0x02 0x03 0x03>;
		power-domain-names = "npu0\0npu1";
		operating-points-v2 = <0x9f>;
		iommus = <0xa0>;
		#cooling-cells = <0x02>;
		dynamic-power-coefficient = <0xa0a>;
		status = "okay";
		rknpu-supply = <0x5e>;
		phandle = <0x224>;
	};

	npu-opp-table {
		compatible = "operating-points-v2";
		nvmem-cells = <0xa1 0xa2>;
		nvmem-cell-names = "leakage\0opp-info";
		rockchip,pvtm-voltage-sel = <0x00 0x2cf 0x00 0x2d0 0x2e3 0x01 0x2e4 0x2f7 0x02 0x2f8 0x30b 0x03 0x30c 0x31f 0x04 0x320 0x333 0x05 0x334 0x347 0x06 0x348 0x35b 0x07 0x35c 0x36f 0x08 0x370 0x383 0x09 0x384 0x270f 0x0a>;
		rockchip,pvtm-low-len-sel = <0x00>;
		rockchip,pvtm-pvtpll;
		rockchip,pvtpll = <0xa3>;
		rockchip,pvtm-offset = <0x54>;
		rockchip,pvtm-sample-time = <0x44c>;
		rockchip,pvtm-freq = "\0\f5";
		rockchip,pvtm-volt = <0xb71b0>;
		rockchip,pvtm-ref-temp = <0x23>;
		rockchip,pvtm-temp-prop = <0x00 0x00>;
		rockchip,pvtm-thermal-zone = "npu-thermal";
		rockchip,grf = <0xa4>;
		volt-mem-read-margin = <0xd0bd8 0x01 0xbac48 0x02 0xa4cb8 0x03 0x78d98 0x04>;
		intermediate-threshold-freq = <0x493e0>;
		rockchip,opp-clocks = <0x02 0xf6 0x02 0xfa 0x02 0xef>;
		rockchip,temp-hysteresis = <0x1388>;
		rockchip,low-temp = <0x3a98>;
		rockchip,low-temp-min-volt = <0xb71b0>;
		phandle = <0x9f>;

		opp-300000000 {
			opp-hz = <0x00 0x11e1a300>;
			opp-microvolt = <0xb1008 0xb1008 0xd59f8>;
		};

		opp-400000000 {
			opp-hz = <0x00 0x17d78400>;
			opp-microvolt = <0xb1008 0xb1008 0xd59f8>;
		};

		opp-500000000 {
			opp-hz = <0x00 0x1dcd6500>;
			opp-microvolt = <0xb1008 0xb1008 0xd59f8>;
			opp-microvolt-L0 = <0xb40dc 0xb40dc 0xd59f8>;
			opp-microvolt-L1 = <0xb40dc 0xb40dc 0xd59f8>;
		};

		opp-600000000 {
			opp-hz = <0x00 0x23c34600>;
			opp-microvolt = <0xb1008 0xb1008 0xd59f8>;
			opp-microvolt-L0 = <0xb40dc 0xb40dc 0xd59f8>;
			opp-microvolt-L1 = <0xb40dc 0xb40dc 0xd59f8>;
		};

		opp-700000000 {
			opp-hz = <0x00 0x29b92700>;
			opp-microvolt = <0xb1008 0xb1008 0xd59f8>;
			opp-microvolt-L0 = <0xbd358 0xbd358 0xd59f8>;
			opp-microvolt-L1 = <0xbd358 0xbd358 0xd59f8>;
			opp-microvolt-L2 = <0xba284 0xba284 0xd59f8>;
			opp-microvolt-L3 = <0xba284 0xba284 0xd59f8>;
			opp-microvolt-L4 = <0xb71b0 0xb71b0 0xd59f8>;
			opp-microvolt-L5 = <0xb40dc 0xb40dc 0xd59f8>;
			opp-microvolt-L6 = <0xb1008 0xb1008 0xd59f8>;
		};

		opp-800000000 {
			opp-hz = <0x00 0x2faf0800>;
			opp-microvolt = <0xc3500 0xc3500 0xd59f8>;
			opp-microvolt-L1 = <0xc3500 0xc3500 0xd59f8>;
			opp-microvolt-L2 = <0xc042c 0xc042c 0xd59f8>;
			opp-microvolt-L3 = <0xbd358 0xbd358 0xd59f8>;
			opp-microvolt-L4 = <0xba284 0xba284 0xd59f8>;
			opp-microvolt-L5 = <0xb71b0 0xb71b0 0xd59f8>;
			opp-microvolt-L6 = <0xb40dc 0xb40dc 0xd59f8>;
			opp-microvolt-L7 = <0xb1008 0xb1008 0xd59f8>;
			opp-microvolt-L8 = <0xb1008 0xb1008 0xd59f8>;
			opp-microvolt-L9 = <0xb1008 0xb1008 0xd59f8>;
			opp-microvolt-L10 = <0xb1008 0xb1008 0xd59f8>;
		};

		opp-900000000 {
			opp-hz = <0x00 0x35a4e900>;
			opp-microvolt = <0xcf850 0xcf850 0xd59f8>;
			opp-microvolt-L1 = <0xcf850 0xcf850 0xd59f8>;
			opp-microvolt-L2 = <0xcc77c 0xcc77c 0xd59f8>;
			opp-microvolt-L3 = <0xc96a8 0xc96a8 0xd59f8>;
			opp-microvolt-L4 = <0xc65d4 0xc65d4 0xd59f8>;
			opp-microvolt-L5 = <0xc3500 0xc3500 0xd59f8>;
			opp-microvolt-L6 = <0xc042c 0xc042c 0xd59f8>;
			opp-microvolt-L7 = <0xbd358 0xbd358 0xd59f8>;
			opp-microvolt-L8 = <0xba284 0xba284 0xd59f8>;
			opp-microvolt-L9 = <0xb71b0 0xb71b0 0xd59f8>;
			opp-microvolt-L10 = <0xb40dc 0xb40dc 0xd59f8>;
		};

		opp-950000000 {
			opp-hz = <0x00 0x389fd980>;
			opp-microvolt = <0xd59f8 0xd59f8 0xd59f8>;
			opp-microvolt-L1 = <0xd59f8 0xd59f8 0xd59f8>;
			opp-microvolt-L2 = <0xd2924 0xd2924 0xd59f8>;
			opp-microvolt-L3 = <0xcf850 0xcf850 0xd59f8>;
			opp-microvolt-L4 = <0xcc77c 0xcc77c 0xd59f8>;
			opp-microvolt-L5 = <0xc96a8 0xc96a8 0xd59f8>;
			opp-microvolt-L6 = <0xc65d4 0xc65d4 0xd59f8>;
			opp-microvolt-L7 = <0xc3500 0xc3500 0xd59f8>;
			opp-microvolt-L8 = <0xc042c 0xc042c 0xd59f8>;
			opp-microvolt-L9 = <0xbd358 0xbd358 0xd59f8>;
			opp-microvolt-L10 = <0xba284 0xba284 0xd59f8>;
		};
	};

	iommu@27702000 {
		compatible = "rockchip,iommu-v2";
		reg = <0x00 0x27702000 0x00 0x100 0x00 0x27702100 0x00 0x100 0x00 0x2770a000 0x00 0x100 0x00 0x2770a100 0x00 0x100>;
		interrupts = <0x00 0xf7 0x04 0x00 0xf8 0x04>;
		interrupt-names = "npu0_mmu\0npu1_mmu";
		clocks = <0x02 0xeb 0x02 0xec 0x02 0xf6 0x02 0xfa>;
		clock-names = "aclk0\0aclk1\0a_iface\0h_iface";
		#iommu-cells = <0x00>;
		status = "okay";
		phandle = <0xa0>;
	};

	gpu@27800000 {
		compatible = "arm,mali-bifrost";
		reg = <0x00 0x27800000 0x00 0x20000>;
		interrupts = <0x00 0x15d 0x04 0x00 0x15c 0x04 0x00 0x15b 0x04>;
		interrupt-names = "GPU\0MMU\0JOB";
		upthreshold = <0x28>;
		downdifferential = <0x0a>;
		clocks = <0x0c 0x1c8 0x02 0x1c8>;
		clock-names = "clk_mali\0clk_gpu";
		assigned-clocks = <0x02 0x1c8>;
		assigned-clock-rates = <0xbcd3d80>;
		power-domains = <0x03 0x04>;
		operating-points-v2 = <0xa5>;
		#cooling-cells = <0x02>;
		dynamic-power-coefficient = <0x659>;
		status = "okay";
		mali-supply = <0xa6>;
		phandle = <0x61>;
	};

	gpu-opp-table {
		compatible = "operating-points-v2";
		nvmem-cells = <0xa7 0xa8>;
		nvmem-cell-names = "leakage\0opp-info";
		rockchip,pvtm-voltage-sel = <0x00 0x2c0 0x00 0x2c1 0x2d4 0x01 0x2d5 0x2e8 0x02 0x2e9 0x2fc 0x03 0x2fd 0x310 0x04 0x311 0x324 0x05 0x325 0x338 0x06 0x339 0x34c 0x07 0x34d 0x360 0x08 0x361 0x374 0x09 0x375 0x270f 0x0a>;
		rockchip,pvtm-low-len-sel = <0x00>;
		rockchip,pvtm-pvtpll;
		rockchip,pvtpll = <0xa9>;
		rockchip,pvtm-offset = <0x54>;
		rockchip,pvtm-sample-time = <0x44c>;
		rockchip,pvtm-freq = "\0\f5";
		rockchip,pvtm-volt = <0xb71b0>;
		rockchip,pvtm-ref-temp = <0x23>;
		rockchip,pvtm-temp-prop = <0x00 0x00>;
		rockchip,pvtm-thermal-zone = "gpu-thermal";
		rockchip,grf = <0xaa>;
		volt-mem-read-margin = <0xd0bd8 0x01 0xbac48 0x02 0xa4cb8 0x03 0x78d98 0x04>;
		intermediate-threshold-freq = <0x493e0>;
		rockchip,opp-clocks = <0x02 0x1c8 0x02 0x1c9>;
		rockchip,temp-hysteresis = <0x1388>;
		rockchip,low-temp = <0x3a98>;
		rockchip,low-temp-min-volt = <0xb71b0>;
		phandle = <0xa5>;

		opp-300000000 {
			opp-hz = <0x00 0x11e1a300>;
			opp-microvolt = <0xadf34 0xadf34 0xd59f8>;
		};

		opp-400000000 {
			opp-hz = <0x00 0x17d78400>;
			opp-microvolt = <0xadf34 0xadf34 0xd59f8>;
		};

		opp-500000000 {
			opp-hz = <0x00 0x1dcd6500>;
			opp-microvolt = <0xadf34 0xadf34 0xd59f8>;
		};

		opp-600000000 {
			opp-hz = <0x00 0x23c34600>;
			opp-microvolt = <0xadf34 0xadf34 0xd59f8>;
		};

		opp-700000000 {
			opp-hz = <0x00 0x29b92700>;
			opp-microvolt = <0xadf34 0xadf34 0xd59f8>;
			opp-microvolt-L0 = <0xb71b0 0xb71b0 0xd59f8>;
			opp-microvolt-L1 = <0xb71b0 0xb71b0 0xd59f8>;
			opp-microvolt-L2 = <0xb40dc 0xb40dc 0xd59f8>;
			opp-microvolt-L3 = <0xb1008 0xb1008 0xd59f8>;
			opp-microvolt-L4 = <0xb1008 0xb1008 0xd59f8>;
		};

		opp-800000000 {
			opp-hz = <0x00 0x2faf0800>;
			opp-microvolt = <0xc65d4 0xc65d4 0xd59f8>;
			opp-microvolt-L1 = <0xc65d4 0xc65d4 0xd59f8>;
			opp-microvolt-L2 = <0xc3500 0xc3500 0xd59f8>;
			opp-microvolt-L3 = <0xc042c 0xc042c 0xd59f8>;
			opp-microvolt-L4 = <0xbd358 0xbd358 0xd59f8>;
			opp-microvolt-L5 = <0xba284 0xba284 0xd59f8>;
			opp-microvolt-L6 = <0xb71b0 0xb71b0 0xd59f8>;
			opp-microvolt-L7 = <0xb40dc 0xb40dc 0xd59f8>;
			opp-microvolt-L8 = <0xb1008 0xb1008 0xd59f8>;
			opp-microvolt-L9 = <0xb1008 0xb1008 0xd59f8>;
			opp-microvolt-L10 = <0xb1008 0xb1008 0xd59f8>;
		};

		opp-900000000 {
			opp-hz = <0x00 0x35a4e900>;
			opp-microvolt = <0xd59f8 0xd59f8 0xd59f8>;
			opp-microvolt-L1 = <0xd59f8 0xd59f8 0xd59f8>;
			opp-microvolt-L2 = <0xd2924 0xd2924 0xd59f8>;
			opp-microvolt-L3 = <0xcf850 0xcf850 0xd59f8>;
			opp-microvolt-L4 = <0xcc77c 0xcc77c 0xd59f8>;
			opp-microvolt-L5 = <0xc96a8 0xc96a8 0xd59f8>;
			opp-microvolt-L6 = <0xc65d4 0xc65d4 0xd59f8>;
			opp-microvolt-L7 = <0xc3500 0xc3500 0xd59f8>;
			opp-microvolt-L8 = <0xc042c 0xc042c 0xd59f8>;
			opp-microvolt-L9 = <0xbd358 0xbd358 0xd59f8>;
			opp-microvolt-L10 = <0xba284 0xba284 0xd59f8>;
		};
	};

	ebc@27900000 {
		compatible = "rockchip,rk3576-ebc-tcon";
		reg = <0x00 0x27900000 0x00 0x5000>;
		interrupts = <0x00 0x14e 0x04>;
		clocks = <0x02 0x162 0x02 0x163 0x02 0x164>;
		clock-names = "hclk\0aclk\0dclk";
		pinctrl-names = "default";
		pinctrl-0 = <0xab>;
		power-domains = <0x03 0x0d>;
		rockchip,grf = <0xac>;
		status = "disabled";
		phandle = <0x225>;
	};

	vop@27900000 {
		compatible = "rockchip,rk3576-vop-lit";
		reg = <0x00 0x27900000 0x00 0x200>;
		reg-names = "regs";
		interrupts = <0x00 0x14e 0x04>;
		clocks = <0x02 0x163 0x02 0x164 0x02 0x162>;
		clock-names = "aclk_vop\0dclk_vop\0hclk_vop";
		power-domains = <0x03 0x0d 0x03 0x10>;
		power-domain-names = "pd0\0pd1";
		rockchip,grf = <0xad>;
		rockchip,vo0-grf = <0xae>;
		status = "disabled";
		phandle = <0x226>;

		port {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x28>;

			endpoint@0 {
				reg = <0x00>;
				remote-endpoint = <0xaf>;
				phandle = <0x6a>;
			};

			endpoint@1 {
				reg = <0x01>;
				remote-endpoint = <0xb0>;
				phandle = <0xda>;
			};

			endpoint@2 {
				reg = <0x02>;
				remote-endpoint = <0xb1>;
				phandle = <0xea>;
			};

			endpoint@3 {
				reg = <0x03>;
				remote-endpoint = <0xb2>;
				phandle = <0xe6>;
			};
		};
	};

	jpegd@27910000 {
		compatible = "rockchip,rkv-jpeg-decoder-v1";
		reg = <0x00 0x27910000 0x00 0x330>;
		interrupts = <0x00 0x14b 0x04>;
		interrupt-names = "irq_jpegd";
		clocks = <0x02 0x159 0x02 0x15a>;
		clock-names = "aclk_vcodec\0hclk_vcodec";
		rockchip,normal-rates = <0x29d7ab80 0x00>;
		assigned-clocks = <0x02 0x159>;
		assigned-clock-rates = <0x29d7ab80>;
		resets = <0x02 0x320 0x02 0x321>;
		reset-names = "shared_video_a\0shared_video_h";
		rockchip,skip-pmu-idle-request;
		iommus = <0xb3>;
		rockchip,srv = <0xb4>;
		rockchip,taskqueue-node = <0x00>;
		rockchip,resetgroup-node = <0x00>;
		power-domains = <0x03 0x0d>;
		status = "okay";
		phandle = <0x227>;
	};

	jpege@27910800 {
		compatible = "rockchip,rkv-jpeg-encoder-v1";
		reg = <0x00 0x27910800 0x00 0x13c>;
		interrupts = <0x00 0x14a 0x04>;
		interrupt-names = "irq_jpege";
		clocks = <0x02 0x159 0x02 0x15a>;
		clock-names = "aclk_vcodec\0hclk_vcodec";
		rockchip,normal-rates = <0x29d7ab80 0x00>;
		assigned-clocks = <0x02 0x159>;
		assigned-clock-rates = <0x29d7ab80>;
		resets = <0x02 0x320 0x02 0x321>;
		reset-names = "shared_video_a\0shared_video_h";
		rockchip,skip-pmu-idle-request;
		iommus = <0xb3>;
		rockchip,srv = <0xb4>;
		rockchip,taskqueue-node = <0x00>;
		rockchip,resetgroup-node = <0x00>;
		power-domains = <0x03 0x0d>;
		status = "okay";
		phandle = <0x228>;
	};

	iommu@27910f00 {
		compatible = "rockchip,iommu-v2";
		reg = <0x00 0x27910f00 0x00 0x28>;
		interrupts = <0x00 0x14c 0x04>;
		interrupt-names = "irq_jpeg_mmu";
		clocks = <0x02 0x159 0x02 0x15a>;
		clock-name = "aclk\0iface";
		#iommu-cells = <0x00>;
		rockchip,shootdown-entire;
		power-domains = <0x03 0x0d>;
		status = "okay";
		phandle = <0xb3>;
	};

	rga@27920000 {
		compatible = "rockchip,rga2";
		reg = <0x00 0x27920000 0x00 0x1000>;
		interrupts = <0x00 0x148 0x04>;
		interrupt-names = "rga2_core0_irq";
		clocks = <0x02 0x157 0x02 0x156 0x02 0x158>;
		clock-names = "aclk_rga\0hclk_rga\0clk_rga";
		power-domains = <0x03 0x0d>;
		iommus = <0xb5>;
		status = "okay";
		phandle = <0x229>;
	};

	iommu@27920f00 {
		compatible = "rockchip,iommu-v2";
		reg = <0x00 0x27920f00 0x00 0x100>;
		interrupts = <0x00 0x148 0x04>;
		interrupt-names = "rga2_0_mmu";
		clocks = <0x02 0x157 0x02 0x156>;
		clock-names = "aclk\0iface";
		power-domains = <0x03 0x0d>;
		#iommu-cells = <0x00>;
		status = "okay";
		phandle = <0xb5>;
	};

	rga@27930000 {
		compatible = "rockchip,rga2";
		reg = <0x00 0x27930000 0x00 0x1000>;
		interrupts = <0x00 0x149 0x04>;
		interrupt-names = "rga2_core1_irq";
		clocks = <0x02 0x15f 0x02 0x15e 0x02 0x160>;
		clock-names = "aclk_rga\0hclk_rga\0clk_rga";
		power-domains = <0x03 0x0d>;
		iommus = <0xb6>;
		status = "okay";
		phandle = <0x22a>;
	};

	iommu@27930f00 {
		compatible = "rockchip,iommu-v2";
		reg = <0x00 0x27930f00 0x00 0x100>;
		interrupts = <0x00 0x149 0x04>;
		interrupt-names = "rga2_1_mmu";
		clocks = <0x02 0x15f 0x02 0x15e>;
		clock-names = "aclk\0iface";
		power-domains = <0x03 0x0d>;
		#iommu-cells = <0x00>;
		status = "okay";
		phandle = <0xb6>;
	};

	iep@27960000 {
		compatible = "rockchip,iep-v2";
		reg = <0x00 0x27960000 0x00 0x500>;
		interrupts = <0x00 0x14d 0x04>;
		interrupt-names = "irq_vdpp";
		clocks = <0x02 0x15c 0x02 0x15b 0x02 0x15d>;
		clock-names = "aclk\0hclk\0sclk";
		rockchip,normal-rates = <0x23c34600 0x00 0x23c34600>;
		assigned-clocks = <0x02 0x15c 0x02 0x15d>;
		assigned-clock-rates = <0x23c34600 0x23c34600>;
		resets = <0x02 0x323 0x02 0x322 0x02 0x324>;
		reset-names = "shared_rst_a\0shared_rst_h\0shared_rst_s";
		rockchip,skip-pmu-idle-request;
		rockchip,srv = <0xb4>;
		rockchip,taskqueue-node = <0x01>;
		rockchip,resetgroup-node = <0x01>;
		iommus = <0xb7>;
		power-domains = <0x03 0x0d>;
		status = "okay";
		phandle = <0x22b>;
	};

	iommu@27960800 {
		compatible = "rockchip,iommu-v2";
		reg = <0x00 0x27960800 0x00 0x100>;
		interrupts = <0x00 0x14d 0x04>;
		interrupt-names = "iep_mmu";
		clocks = <0x02 0x15c 0x02 0x15b>;
		clock-names = "aclk\0iface";
		#iommu-cells = <0x00>;
		rockchip,shootdown-entire;
		power-domains = <0x03 0x0d>;
		status = "okay";
		phandle = <0xb7>;
	};

	vdpp@27961000 {
		compatible = "rockchip,vdpp-rk3576";
		reg = <0x00 0x27961000 0x00 0x500 0x00 0x27962000 0x00 0x900>;
		reg-names = "vdpp_regs\0zme_regs";
		interrupts = <0x00 0x14d 0x04>;
		interrupt-names = "irq_vdpp";
		clocks = <0x02 0x15c 0x02 0x15b 0x02 0x15d>;
		clock-names = "aclk\0hclk\0sclk";
		rockchip,normal-rates = <0x23c34600 0x00 0x23c34600>;
		assigned-clocks = <0x02 0x15c 0x02 0x15d>;
		assigned-clock-rates = <0x23c34600 0x23c34600>;
		resets = <0x02 0x323 0x02 0x322 0x02 0x324>;
		reset-names = "shared_rst_a\0shared_rst_h\0shared_rst_s";
		rockchip,skip-pmu-idle-request;
		rockchip,srv = <0xb4>;
		rockchip,taskqueue-node = <0x01>;
		rockchip,resetgroup-node = <0x01>;
		rockchip,disable-auto-freq;
		iommus = <0xb7>;
		power-domains = <0x03 0x0d>;
		status = "okay";
		phandle = <0x22c>;
	};

	rkvenc-core@27a00000 {
		compatible = "rockchip,rkv-encoder-rk3576-core";
		reg = <0x00 0x27a00000 0x00 0x6000>;
		interrupts = <0x00 0x136 0x04>;
		interrupt-names = "irq_vepu0";
		clocks = <0x02 0x168 0x02 0x167 0x02 0x169>;
		clock-names = "aclk_vcodec\0hclk_vcodec\0clk_core";
		rockchip,normal-rates = <0x17d78400 0x00 0x29d7ab80>;
		resets = <0x02 0x335 0x02 0x334 0x02 0x336>;
		reset-names = "video_a\0video_h\0video_core";
		assigned-clocks = <0x02 0x168 0x02 0x169>;
		assigned-clock-rates = <0x17d78400 0x29d7ab80>;
		iommus = <0xb8>;
		rockchip,srv = <0xb4>;
		rockchip,taskqueue-node = <0x03>;
		rockchip,task-capacity = <0x08>;
		rockchip,ccu = <0xb9>;
		power-domains = <0x03 0x0b>;
		status = "okay";
		phandle = <0x22d>;
	};

	iommu@27a0f000 {
		compatible = "rockchip,iommu-v2";
		reg = <0x00 0x27a0f000 0x00 0x40>;
		interrupts = <0x00 0x137 0x04>;
		interrupt-names = "irq_vepu0_mmu";
		clocks = <0x02 0x168 0x02 0x167>;
		clock-names = "aclk\0iface";
		#iommu-cells = <0x00>;
		rockchip,shootdown-entire;
		rockchip,disable-mmu-reset;
		rockchip,enable-cmd-retry;
		power-domains = <0x03 0x0b>;
		status = "okay";
		phandle = <0xb8>;
	};

	rkvenc-core@27a10000 {
		compatible = "rockchip,rkv-encoder-rk3576-core";
		reg = <0x00 0x27a10000 0x00 0x6000>;
		interrupts = <0x00 0x183 0x04>;
		interrupt-names = "irq_vepu1";
		clocks = <0x02 0x1d5 0x02 0x1d4 0x02 0x1d6>;
		clock-names = "aclk_vcodec\0hclk_vcodec\0clk_core";
		rockchip,normal-rates = <0x17d78400 0x00 0x29d7ab80>;
		resets = <0x02 0x4f4 0x02 0x4f3 0x02 0x4f5>;
		reset-names = "video_a\0video_h\0video_core";
		assigned-clocks = <0x02 0x1d5 0x02 0x1d6>;
		assigned-clock-rates = <0x17d78400 0x29d7ab80>;
		iommus = <0xba>;
		rockchip,srv = <0xb4>;
		rockchip,taskqueue-node = <0x03>;
		rockchip,task-capacity = <0x08>;
		rockchip,ccu = <0xb9>;
		power-domains = <0x03 0x0c>;
		status = "okay";
		phandle = <0x22e>;
	};

	iommu@27a1f000 {
		compatible = "rockchip,iommu-v2";
		reg = <0x00 0x27a1f000 0x00 0x40>;
		interrupts = <0x00 0x184 0x04>;
		interrupt-names = "irq_vepu1_mmu";
		clocks = <0x02 0x1d5 0x02 0x1d4>;
		clock-names = "aclk\0iface";
		#iommu-cells = <0x00>;
		rockchip,disable-mmu-reset;
		rockchip,enable-cmd-retry;
		rockchip,shootdown-entire;
		power-domains = <0x03 0x0c>;
		status = "okay";
		phandle = <0xba>;
	};

	rkvdec@27b00000 {
		compatible = "rockchip,rkv-decoder-rk3576\0rockchip,rkv-decoder-v383";
		reg = <0x00 0x27b00100 0x00 0x600 0x00 0x27b00000 0x00 0x100>;
		reg-names = "regs\0link";
		interrupts = <0x00 0x134 0x04>;
		interrupt-names = "irq_rkvdec";
		clocks = <0x02 0x144 0x02 0x145 0x02 0x147 0x02 0x229 0x02 0x146>;
		clock-names = "aclk_vcodec\0hclk_vcodec\0clk_core\0clk_cabac\0clk_hevc_cabac";
		resets = <0x02 0x2d6 0x02 0x2d5 0x02 0x2d9 0x02 0x2d8>;
		reset-names = "video_a\0video_h\0video_core\0video_hevc_cabac";
		rockchip,normal-rates = <0x23c34600 0x00 0x23c34600 0x1dcd6500 0x3b9aca00>;
		assigned-clocks = <0x02 0x144 0x02 0x147 0x02 0x229 0x02 0x146>;
		assigned-clock-rates = <0x23c34600 0x23c34600 0x1dcd6500 0x3b9aca00>;
		iommus = <0xbb>;
		rockchip,srv = <0xb4>;
		rockchip,task-capacity = <0x08>;
		rockchip,taskqueue-node = <0x05>;
		rockchip,sram = <0xbc>;
		rockchip,rcb-iova = <0x10000000 0x78000>;
		rockchip,rcb-min-width = <0x200>;
		power-domains = <0x03 0x0e>;
		status = "okay";
		phandle = <0x22f>;
	};

	iommu@27b00800 {
		compatible = "rockchip,iommu-v2";
		reg = <0x00 0x27b00800 0x00 0x40 0x00 0x27b00900 0x00 0x40>;
		interrupts = <0x00 0x135 0x04>;
		interrupt-names = "irq_rkvdec_mmu";
		clocks = <0x02 0x144 0x02 0x145 0x02 0x147 0x02 0x229>;
		clock-names = "aclk\0iface\0iface_c\0iface_b";
		rockchip,disable-mmu-reset;
		rockchip,enable-cmd-retry;
		rockchip,shootdown-entire;
		#iommu-cells = <0x00>;
		power-domains = <0x03 0x0e>;
		status = "okay";
		phandle = <0xbb>;
	};

	isp@27c00000 {
		compatible = "rockchip,rk3576-rkisp";
		reg = <0x00 0x27c00000 0x00 0x7f00>;
		interrupts = <0x00 0x141 0x04 0x00 0x142 0x04 0x00 0x143 0x04>;
		interrupt-names = "mipi_irq\0mi_irq\0isp_irq";
		clocks = <0x02 0x173 0x02 0x174 0x02 0x170 0x02 0x171 0x02 0x172>;
		clock-names = "aclk_isp\0hclk_isp\0clk_isp_core\0clk_isp_core_marvin\0clk_isp_core_vicap";
		power-domains = <0x03 0x0f>;
		iommus = <0xbd>;
		status = "okay";
		phandle = <0x49>;
	};

	iommu@27c07f00 {
		compatible = "rockchip,iommu-v2";
		reg = <0x00 0x27c07f00 0x00 0x100>;
		interrupts = <0x00 0x144 0x04>;
		interrupt-names = "isp_mmu";
		clocks = <0x02 0x173 0x02 0x174>;
		clock-names = "aclk\0iface";
		power-domains = <0x03 0x0f>;
		#iommu-cells = <0x00>;
		rockchip,disable-mmu-reset;
		status = "okay";
		phandle = <0xbd>;
	};

	rkcif@27c10000 {
		compatible = "rockchip,rk3576-cif";
		reg = <0x00 0x27c10000 0x00 0x800>;
		reg-names = "cif_regs";
		interrupts = <0x00 0x13e 0x04>;
		interrupt-names = "cif-intr";
		clocks = <0x02 0x16e 0x02 0x16f 0x02 0x16d 0x02 0x181 0x02 0x182 0x02 0x183 0x02 0x184 0x02 0x185>;
		clock-names = "aclk_cif\0hclk_cif\0dclk_cif\0i0clk_cif\0i1clk_cif\0i2clk_cif\0i3clk_cif\0i4clk_cif";
		resets = <0x02 0x357 0x02 0x358 0x02 0x356 0x02 0x3b1 0x02 0x3b2 0x02 0x3b3 0x02 0x3b4 0x02 0x3b5>;
		reset-names = "rst_cif_a\0rst_cif_h\0rst_cif_d\0rst_cif_iclk0\0rst_cif_iclk1\0rst_cif_iclk2\0rst_cif_iclk3\0rst_cif_iclk4";
		assigned-clocks = <0x02 0x16d>;
		assigned-clock-rates = <0x23c34600>;
		power-domains = <0x03 0x0f>;
		rockchip,grf = <0xad>;
		iommus = <0x40>;
		status = "okay";
		phandle = <0x3f>;
	};

	iommu@27c10800 {
		compatible = "rockchip,iommu-v2";
		reg = <0x00 0x27c10800 0x00 0x100>;
		interrupts = <0x00 0x13f 0x04>;
		interrupt-names = "cif_mmu";
		clocks = <0x02 0x16e 0x02 0x16f>;
		clock-names = "aclk\0iface";
		power-domains = <0x03 0x0f>;
		rockchip,disable-mmu-reset;
		#iommu-cells = <0x00>;
		status = "okay";
		phandle = <0x40>;
	};

	vpss@27c30000 {
		compatible = "rockchip,rk3576-rkvpss";
		reg = <0x00 0x27c30000 0x00 0x3f00>;
		interrupts = <0x00 0x145 0x04 0x00 0x146 0x04>;
		interrupt-names = "mi_irq\0vpss_irq";
		clocks = <0x02 0x175 0x02 0x176 0x02 0x177>;
		clock-names = "aclk_vpss\0hclk_vpss\0clk_vpss";
		power-domains = <0x03 0x0f>;
		iommus = <0xbe>;
		status = "okay";
		phandle = <0x57>;
	};

	iommu@27c33f00 {
		compatible = "rockchip,iommu-v2";
		reg = <0x00 0x27c33f00 0x00 0x100>;
		interrupts = <0x00 0x147 0x04>;
		interrupt-names = "vpss_mmu";
		clocks = <0x02 0x175 0x02 0x176>;
		clock-names = "aclk\0iface";
		power-domains = <0x03 0x0f>;
		#iommu-cells = <0x00>;
		rockchip,disable-mmu-reset;
		status = "okay";
		phandle = <0xbe>;
	};

	mipi0-csi2-hw@27c80000 {
		compatible = "rockchip,rk3576-mipi-csi2-hw";
		reg = <0x00 0x27c80000 0x00 0x10000>;
		reg-names = "csihost_regs";
		interrupts = <0x00 0x138 0x04 0x00 0x139 0x04>;
		interrupt-names = "csi-intr1\0csi-intr2";
		clocks = <0x02 0x178 0x02 0x17e>;
		clock-names = "pclk_csi2host\0iclk_csi2host";
		resets = <0x02 0x364>;
		reset-names = "srst_csihost_p";
		status = "okay";
		phandle = <0x38>;
	};

	mipi1-csi2-hw@27c90000 {
		compatible = "rockchip,rk3576-mipi-csi2-hw";
		reg = <0x00 0x27c90000 0x00 0x10000>;
		reg-names = "csihost_regs";
		interrupts = <0x00 0x13a 0x04 0x00 0x13b 0x04>;
		interrupt-names = "csi-intr1\0csi-intr2";
		clocks = <0x02 0x179>;
		clock-names = "pclk_csi2host";
		resets = <0x02 0x365>;
		reset-names = "srst_csihost_p";
		status = "okay";
		phandle = <0x39>;
	};

	mipi2-csi2-hw@27ca0000 {
		compatible = "rockchip,rk3576-mipi-csi2-hw";
		reg = <0x00 0x27ca0000 0x00 0x10000>;
		reg-names = "csihost_regs";
		interrupts = <0x00 0x13c 0x04 0x00 0x13d 0x04>;
		interrupt-names = "csi-intr1\0csi-intr2";
		clocks = <0x02 0x17a>;
		clock-names = "pclk_csi2host";
		resets = <0x02 0x366>;
		reset-names = "srst_csihost_p";
		status = "okay";
		phandle = <0x3a>;
	};

	mipi3-csi2-hw@27cb0000 {
		compatible = "rockchip,rk3576-mipi-csi2-hw";
		reg = <0x00 0x27cb0000 0x00 0x10000>;
		reg-names = "csihost_regs";
		interrupts = <0x00 0x17f 0x04 0x00 0x180 0x04>;
		interrupt-names = "csi-intr1\0csi-intr2";
		clocks = <0x02 0x17b>;
		clock-names = "pclk_csi2host";
		resets = <0x02 0x367>;
		reset-names = "srst_csihost_p";
		status = "okay";
		phandle = <0x3b>;
	};

	mipi4-csi2-hw@27cc0000 {
		compatible = "rockchip,rk3576-mipi-csi2-hw";
		reg = <0x00 0x27cc0000 0x00 0x10000>;
		reg-names = "csihost_regs";
		interrupts = <0x00 0x181 0x04 0x00 0x182 0x04>;
		interrupt-names = "csi-intr1\0csi-intr2";
		clocks = <0x02 0x17c>;
		clock-names = "pclk_csi2host";
		resets = <0x02 0x368>;
		reset-names = "srst_csihost_p";
		status = "okay";
		phandle = <0x3c>;
	};

	vop@27d00000 {
		compatible = "rockchip,rk3576-vop";
		reg = <0x00 0x27d00000 0x00 0x3000 0x00 0x27d05000 0x00 0x1000 0x00 0x27d06400 0x00 0x800 0x00 0x27d06c00 0x00 0x300>;
		reg-names = "regs\0gamma_lut\0acm_regs\0sharp_regs";
		interrupts = <0x00 0x156 0x04 0x00 0x17b 0x04 0x00 0x17c 0x04 0x00 0x17d 0x04>;
		interrupt-names = "vop-sys\0vop-vp0\0vop-vp1\0vop-vp2";
		clocks = <0x02 0x18a 0x02 0x189 0x02 0x18e 0x02 0x190 0x02 0x191 0x02 0x18b 0x02 0x18c 0x02 0x18d>;
		clock-names = "aclk_vop\0hclk_vop\0dclk_vp0\0dclk_vp1\0dclk_vp2\0dclk_src_vp0\0dclk_src_vp1\0dclk_src_vp2";
		rockchip,aclk-normal-mode-rates = <0x1dcd6500>;
		rockchip,aclk-reset-mode-rates = <0x2367b880>;
		rockchip,aclk-advanced-mode-rates = <0x29d7ab80>;
		operating-points-v2 = <0xbf>;
		rockchip,csu = <0xc0 0x02>;
		rockchip,csu-names = "aclk";
		iommus = <0xc1>;
		power-domains = <0x03 0x12>;
		rockchip,grf = <0xac>;
		rockchip,ioc-grf = <0xad>;
		rockchip,pmu = <0xc2>;
		status = "okay";
		support-multi-area;
		phandle = <0x230>;

		ports {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x27>;

			port@0 {
				rockchip,primary-plane = <0x02>;
				rockchip,plane-mask = <0x04>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				reg = <0x00>;
				status = "okay";
				phandle = <0x231>;

				endpoint@0 {
					reg = <0x00>;
					remote-endpoint = <0xc3>;
					phandle = <0xd8>;
				};

				endpoint@1 {
					reg = <0x01>;
					remote-endpoint = <0xc4>;
					phandle = <0xe8>;
				};

				endpoint@2 {
					reg = <0x02>;
					remote-endpoint = <0xc5>;
					phandle = <0x2e>;
				};

				endpoint@3 {
					reg = <0x03>;
					remote-endpoint = <0xc6>;
					phandle = <0x2f>;
				};

				endpoint@4 {
					reg = <0x04>;
					remote-endpoint = <0xc7>;
					phandle = <0xee>;
				};

				endpoint@5 {
					reg = <0x05>;
					remote-endpoint = <0xc8>;
					phandle = <0xf1>;
				};
			};

			port@1 {
				rockchip,primary-plane = <0x00>;
				rockchip,plane-mask = <0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				reg = <0x01>;
				phandle = <0x232>;

				endpoint@0 {
					reg = <0x00>;
					remote-endpoint = <0xc9>;
					phandle = <0x6b>;
				};

				endpoint@1 {
					reg = <0x01>;
					remote-endpoint = <0xca>;
					phandle = <0x2c>;
				};

				endpoint@2 {
					reg = <0x02>;
					remote-endpoint = <0xcb>;
					phandle = <0x2d>;
				};

				endpoint@3 {
					reg = <0x03>;
					remote-endpoint = <0xcc>;
					phandle = <0xe4>;
				};

				endpoint@4 {
					reg = <0x04>;
					remote-endpoint = <0xcd>;
					phandle = <0xec>;
				};

				endpoint@5 {
					reg = <0x05>;
					remote-endpoint = <0xce>;
					phandle = <0xef>;
				};

				endpoint@6 {
					reg = <0x06>;
					remote-endpoint = <0xcf>;
					phandle = <0xf2>;
				};
			};

			port@2 {
				rockchip,primary-plane = <0x00>;
				rockchip,plane-mask = <0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				reg = <0x02>;
				assigned-clocks = <0x02 0x18d>;
				assigned-clock-parents = <0x02 0x04>;
				phandle = <0x233>;

				endpoint@0 {
					reg = <0x00>;
					remote-endpoint = <0xd0>;
					phandle = <0x30>;
				};

				endpoint@1 {
					reg = <0x01>;
					remote-endpoint = <0xd1>;
					phandle = <0xd9>;
				};

				endpoint@2 {
					reg = <0x02>;
					remote-endpoint = <0xd2>;
					phandle = <0xe9>;
				};

				endpoint@3 {
					reg = <0x03>;
					remote-endpoint = <0xd3>;
					phandle = <0xe5>;
				};

				endpoint@4 {
					reg = <0x04>;
					remote-endpoint = <0xd4>;
					phandle = <0xed>;
				};

				endpoint@5 {
					reg = <0x05>;
					remote-endpoint = <0xd5>;
					phandle = <0xf0>;
				};

				endpoint@6 {
					reg = <0x06>;
					remote-endpoint = <0xd6>;
					phandle = <0xf3>;
				};
			};
		};
	};

	vop-opp-table {
		compatible = "operating-points-v2";
		nvmem-cells = <0x35>;
		nvmem-cell-names = "leakage";
		rockchip,early-min-microvolt = <0xb71b0>;
		rockchip,temp-hysteresis = <0x1388>;
		rockchip,low-temp = <0x3a98>;
		rockchip,low-temp-min-volt = <0xb71b0>;
		rockchip,init-freq = <0xab630>;
		rockchip,leakage-voltage-sel = <0x01 0x0a 0x00 0x0b 0x14 0x01 0x15 0xfe 0x02>;
		phandle = <0xbf>;

		opp-500000000 {
			opp-hz = <0x00 0x1dcd6500>;
			opp-microvolt = <0xb1008 0xb1008 0xc3500>;
			opp-microvolt-L1 = <0xadf34 0xadf34 0xc3500>;
			opp-microvolt-L2 = <0xadf34 0xadf34 0xc3500>;
		};

		opp-594000000 {
			opp-hz = <0x00 0x2367b880>;
			opp-microvolt = <0xb71b0 0xb71b0 0xc3500>;
			opp-microvolt-L1 = <0xb71b0 0xb71b0 0xc3500>;
			opp-microvolt-L2 = <0xb1008 0xb1008 0xc3500>;
		};

		opp-702000000 {
			opp-hz = <0x00 0x29d7ab80>;
			opp-microvolt = <0xb71b0 0xb71b0 0xc3500>;
			opp-microvolt-L1 = <0xb71b0 0xb71b0 0xc3500>;
			opp-microvolt-L2 = <0xb1008 0xb1008 0xc3500>;
		};
	};

	iommu@27d07e00 {
		compatible = "rockchip,iommu-v2";
		reg = <0x00 0x27d07e00 0x00 0x100 0x00 0x27d07f00 0x00 0x100>;
		interrupts = <0x00 0x156 0x04>;
		interrupt-names = "vop_mmu";
		clocks = <0x02 0x18a 0x02 0x189>;
		clock-names = "aclk\0iface";
		#iommu-cells = <0x00>;
		rockchip,disable-device-link-resume;
		rockchip,shootdown-entire;
		status = "okay";
		phandle = <0xc1>;
	};

	spdif-tx@27d20000 {
		compatible = "rockchip,rk3576-spdif\0rockchip,rk3568-spdif";
		reg = <0x00 0x27d20000 0x00 0x1000>;
		interrupts = <0x00 0xc5 0x04>;
		clocks = <0x02 0x1aa 0x02 0x1a9>;
		clock-names = "mclk\0hclk";
		dmas = <0xd7 0x1c>;
		dma-names = "tx";
		power-domains = <0x03 0x10>;
		#sound-dai-cells = <0x00>;
		status = "disabled";
		phandle = <0x234>;
	};

	spdif-rx@27d30000 {
		compatible = "rockchip,rk3576-spdifrx\0rockchip,rk3308-spdifrx";
		reg = <0x00 0x27d30000 0x00 0x1000>;
		interrupts = <0x00 0xc9 0x04>;
		clocks = <0x02 0x1ac 0x02 0x1ab>;
		clock-names = "mclk\0hclk";
		dmas = <0xd7 0x1b>;
		dma-names = "rx";
		power-domains = <0x03 0x10>;
		resets = <0x02 0x41f>;
		reset-names = "spdifrx-m";
		#sound-dai-cells = <0x00>;
		status = "disabled";
		phandle = <0x235>;
	};

	sai@27d40000 {
		compatible = "rockchip,rk3576-sai\0rockchip,sai-v1";
		reg = <0x00 0x27d40000 0x00 0x1000>;
		interrupts = <0x00 0xc0 0x04>;
		clocks = <0x02 0x1a4 0x02 0x1a5>;
		clock-names = "mclk\0hclk";
		dmas = <0xd7 0x03>;
		dma-names = "rx";
		power-domains = <0x03 0x10>;
		resets = <0x02 0x414 0x02 0x415>;
		reset-names = "m\0h";
		#sound-dai-cells = <0x00>;
		sound-name-prefix = "SAI5";
		status = "disabled";
		phandle = <0x236>;
	};

	sai@27d50000 {
		compatible = "rockchip,rk3576-sai\0rockchip,sai-v1";
		reg = <0x00 0x27d50000 0x00 0x1000>;
		interrupts = <0x00 0xc1 0x04>;
		clocks = <0x02 0x1a7 0x02 0x1a8>;
		clock-names = "mclk\0hclk";
		dmas = <0xd7 0x04 0xd7 0x05>;
		dma-names = "tx\0rx";
		power-domains = <0x03 0x10>;
		resets = <0x02 0x418 0x02 0x419>;
		reset-names = "m\0h";
		#sound-dai-cells = <0x00>;
		sound-name-prefix = "SAI6";
		status = "okay";
		phandle = <0x1a4>;
	};

	dsi@27d80000 {
		compatible = "rockchip,rk3576-mipi-dsi2";
		reg = <0x00 0x27d80000 0x00 0x10000>;
		interrupts = <0x00 0x159 0x04>;
		clocks = <0x02 0x19b 0x02 0x19c>;
		clock-names = "pclk\0sys_clk";
		resets = <0x02 0x405>;
		reset-names = "apb";
		power-domains = <0x03 0x10>;
		phys = <0x20>;
		phy-names = "dcphy";
		rockchip,grf = <0xae>;
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "disabled";
		phandle = <0x237>;

		ports {
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			port@0 {
				reg = <0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				phandle = <0x238>;

				endpoint@0 {
					reg = <0x00>;
					remote-endpoint = <0xd8>;
					status = "disabled";
					phandle = <0xc3>;
				};

				endpoint@1 {
					reg = <0x01>;
					remote-endpoint = <0x2c>;
					status = "disabled";
					phandle = <0xca>;
				};

				endpoint@2 {
					reg = <0x02>;
					remote-endpoint = <0xd9>;
					status = "disabled";
					phandle = <0xd1>;
				};

				endpoint@3 {
					reg = <0x03>;
					remote-endpoint = <0xda>;
					status = "disabled";
					phandle = <0xb0>;
				};
			};

			port@1 {
				reg = <0x01>;

				endpoint {
					remote-endpoint = <0xdb>;
					phandle = <0xdf>;
				};
			};
		};

		panel@0 {
			status = "disabled";
			compatible = "simple-panel-dsi";
			reg = <0x00>;
			backlight = <0xdc>;
			reset-delay-ms = <0x0a>;
			enable-delay-ms = <0x0a>;
			prepare-delay-ms = <0x0a>;
			unprepare-delay-ms = <0x0a>;
			disable-delay-ms = <0x3c>;
			width-mm = <0x44>;
			height-mm = <0x79>;
			dsi,flags = <0xa03>;
			dsi,format = <0x00>;
			dsi,lanes = <0x04>;
			panel-init-sequence = [23 00 02 fe 21 23 00 02 04 00 23 00 02 00 64 23 00 02 2a 00 23 00 02 26 64 23 00 02 54 00 23 00 02 50 64 23 00 02 7b 00 23 00 02 77 64 23 00 02 a2 00 23 00 02 9d 64 23 00 02 c9 00 23 00 02 c5 64 23 00 02 01 71 23 00 02 27 71 23 00 02 51 71 23 00 02 78 71 23 00 02 9e 71 23 00 02 c6 71 23 00 02 02 89 23 00 02 28 89 23 00 02 52 89 23 00 02 79 89 23 00 02 9f 89 23 00 02 c7 89 23 00 02 03 9e 23 00 02 29 9e 23 00 02 53 9e 23 00 02 7a 9e 23 00 02 a0 9e 23 00 02 c8 9e 23 00 02 09 00 23 00 02 05 b0 23 00 02 31 00 23 00 02 2b b0 23 00 02 5a 00 23 00 02 55 b0 23 00 02 80 00 23 00 02 7c b0 23 00 02 a7 00 23 00 02 a3 b0 23 00 02 ce 00 23 00 02 ca b0 23 00 02 06 c0 23 00 02 2d c0 23 00 02 56 c0 23 00 02 7d c0 23 00 02 a4 c0 23 00 02 cb c0 23 00 02 07 cf 23 00 02 2f cf 23 00 02 58 cf 23 00 02 7e cf 23 00 02 a5 cf 23 00 02 cc cf 23 00 02 08 dd 23 00 02 30 dd 23 00 02 59 dd 23 00 02 7f dd 23 00 02 a6 dd 23 00 02 cd dd 23 00 02 0e 15 23 00 02 0a e9 23 00 02 36 15 23 00 02 32 e9 23 00 02 5f 15 23 00 02 5b e9 23 00 02 85 15 23 00 02 81 e9 23 00 02 ad 15 23 00 02 a9 e9 23 00 02 d3 15 23 00 02 cf e9 23 00 02 0b 14 23 00 02 33 14 23 00 02 5c 14 23 00 02 82 14 23 00 02 aa 14 23 00 02 d0 14 23 00 02 0c 36 23 00 02 34 36 23 00 02 5d 36 23 00 02 83 36 23 00 02 ab 36 23 00 02 d1 36 23 00 02 0d 6b 23 00 02 35 6b 23 00 02 5e 6b 23 00 02 84 6b 23 00 02 ac 6b 23 00 02 d2 6b 23 00 02 13 5a 23 00 02 0f 94 23 00 02 3b 5a 23 00 02 37 94 23 00 02 64 5a 23 00 02 60 94 23 00 02 8a 5a 23 00 02 86 94 23 00 02 b2 5a 23 00 02 ae 94 23 00 02 d8 5a 23 00 02 d4 94 23 00 02 10 d1 23 00 02 38 d1 23 00 02 61 d1 23 00 02 87 d1 23 00 02 af d1 23 00 02 d5 d1 23 00 02 11 04 23 00 02 39 04 23 00 02 62 04 23 00 02 88 04 23 00 02 b0 04 23 00 02 d6 04 23 00 02 12 05 23 00 02 3a 05 23 00 02 63 05 23 00 02 89 05 23 00 02 b1 05 23 00 02 d7 05 23 00 02 18 aa 23 00 02 14 36 23 00 02 42 aa 23 00 02 3d 36 23 00 02 69 aa 23 00 02 65 36 23 00 02 8f aa 23 00 02 8b 36 23 00 02 b7 aa 23 00 02 b3 36 23 00 02 dd aa 23 00 02 d9 36 23 00 02 15 74 23 00 02 3f 74 23 00 02 66 74 23 00 02 8c 74 23 00 02 b4 74 23 00 02 da 74 23 00 02 16 9f 23 00 02 40 9f 23 00 02 67 9f 23 00 02 8d 9f 23 00 02 b5 9f 23 00 02 db 9f 23 00 02 17 dc 23 00 02 41 dc 23 00 02 68 dc 23 00 02 8e dc 23 00 02 b6 dc 23 00 02 dc dc 23 00 02 1d ff 23 00 02 19 03 23 00 02 47 ff 23 00 02 43 03 23 00 02 6e ff 23 00 02 6a 03 23 00 02 94 ff 23 00 02 90 03 23 00 02 bc ff 23 00 02 b8 03 23 00 02 e2 ff 23 00 02 de 03 23 00 02 1a 35 23 00 02 44 35 23 00 02 6b 35 23 00 02 91 35 23 00 02 b9 35 23 00 02 df 35 23 00 02 1b 45 23 00 02 45 45 23 00 02 6c 45 23 00 02 92 45 23 00 02 ba 45 23 00 02 e0 45 23 00 02 1c 55 23 00 02 46 55 23 00 02 6d 55 23 00 02 93 55 23 00 02 bb 55 23 00 02 e1 55 23 00 02 22 ff 23 00 02 1e 68 23 00 02 4c ff 23 00 02 48 68 23 00 02 73 ff 23 00 02 6f 68 23 00 02 99 ff 23 00 02 95 68 23 00 02 c1 ff 23 00 02 bd 68 23 00 02 e7 ff 23 00 02 e3 68 23 00 02 1f 7e 23 00 02 49 7e 23 00 02 70 7e 23 00 02 96 7e 23 00 02 be 7e 23 00 02 e4 7e 23 00 02 20 97 23 00 02 4a 97 23 00 02 71 97 23 00 02 97 97 23 00 02 bf 97 23 00 02 e5 97 23 00 02 21 b5 23 00 02 4b b5 23 00 02 72 b5 23 00 02 98 b5 23 00 02 c0 b5 23 00 02 e6 b5 23 00 02 25 f0 23 00 02 23 e8 23 00 02 4f f0 23 00 02 4d e8 23 00 02 76 f0 23 00 02 74 e8 23 00 02 9c f0 23 00 02 9a e8 23 00 02 c4 f0 23 00 02 c2 e8 23 00 02 ea f0 23 00 02 e8 e8 23 00 02 24 ff 23 00 02 4e ff 23 00 02 75 ff 23 00 02 9b ff 23 00 02 c3 ff 23 00 02 e9 ff 23 00 02 fe 3d 23 00 02 00 04 23 00 02 fe 23 23 00 02 08 82 23 00 02 0a 00 23 00 02 0b 00 23 00 02 0c 01 23 00 02 16 00 23 00 02 18 02 23 00 02 1b 04 23 00 02 19 04 23 00 02 1c 81 23 00 02 1f 00 23 00 02 20 03 23 00 02 23 04 23 00 02 21 01 23 00 02 54 63 23 00 02 55 54 23 00 02 6e 45 23 00 02 6d 36 23 00 02 fe 3d 23 00 02 55 78 23 00 02 fe 20 23 00 02 26 30 23 00 02 fe 3d 23 00 02 20 71 23 00 02 50 8f 23 00 02 51 8f 23 00 02 fe 00 23 00 02 35 00 05 78 01 11 05 00 01 29];
			panel-exit-sequence = <0x5000128 0x5000110>;
			power-supply = <0xdd>;
			phandle = <0x239>;

			display-timings {
				native-mode = <0xde>;
				phandle = <0x23a>;

				timing0 {
					clock-frequency = <0x7de2900>;
					hactive = <0x438>;
					vactive = <0x780>;
					hfront-porch = <0x0f>;
					hsync-len = <0x04>;
					hback-porch = <0x1e>;
					vfront-porch = <0x0f>;
					vsync-len = <0x02>;
					vback-porch = <0x0f>;
					hsync-active = <0x00>;
					vsync-active = <0x00>;
					de-active = <0x00>;
					pixelclk-active = <0x00>;
					phandle = <0xde>;
				};
			};

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0xdf>;
						phandle = <0xdb>;
					};
				};
			};
		};
	};

	hdcp@27d90000 {
		compatible = "rockchip,rk3576-hdcp";
		reg = <0x00 0x27d90000 0x00 0x80>;
		interrupts = <0x00 0x14f 0x04>;
		clocks = <0x02 0x197 0x02 0x199 0x02 0x198 0x0c 0x26d 0x0c 0x26b>;
		clock-names = "aclk\0pclk\0hclk\0hclk_key\0pclk_trng";
		resets = <0x02 0x3fe 0x02 0x3fd 0x02 0x3fc>;
		reset-names = "hdcp\0h_hdcp\0a_hdcp";
		power-domains = <0x03 0x10>;
		rockchip,vo-grf = <0xae>;
		status = "disabled";
		phandle = <0x23b>;
	};

	hdmi@27da0000 {
		compatible = "rockchip,rk3576-dw-hdmi";
		reg = <0x00 0x27da0000 0x00 0x10000 0x00 0x27db0000 0x00 0x10000>;
		interrupts = <0x00 0x152 0x04 0x00 0x153 0x04 0x00 0x154 0x04 0x00 0x155 0x04 0x00 0x16f 0x04>;
		clocks = <0x02 0x19d 0x02 0x1de 0x02 0x19e 0x02 0x19f 0x02 0x1a7 0x02 0x18e 0x02 0x190 0x02 0x191 0x02 0x164 0x02 0x194 0x29>;
		clock-names = "pclk\0hpd\0earc\0hdmitx_ref\0aud\0dclk_vp0\0dclk_vp1\0dclk_vp2\0dclk_ebc\0hclk_vo1\0link_clk";
		resets = <0x02 0x409 0x02 0x8001d>;
		reset-names = "ref\0hdp";
		power-domains = <0x03 0x10>;
		pinctrl-names = "default";
		pinctrl-0 = <0xe0 0xe1 0xe2>;
		reg-io-width = <0x04>;
		rockchip,grf = <0xad>;
		rockchip,vo0_grf = <0xae>;
		phys = <0x29>;
		phy-names = "hdmi";
		cec-enable;
		#sound-dai-cells = <0x00>;
		status = "okay";
		enable-gpios = <0xe3 0x08 0x00>;
		rockchip,sda-falling-delay-ns = <0x168>;
		phandle = <0x1a6>;

		ports {
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			port@0 {
				reg = <0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				phandle = <0x23c>;

				endpoint@0 {
					reg = <0x00>;
					remote-endpoint = <0x2e>;
					status = "okay";
					phandle = <0xc5>;
				};

				endpoint@1 {
					reg = <0x01>;
					remote-endpoint = <0xe4>;
					status = "disabled";
					phandle = <0xcc>;
				};

				endpoint@2 {
					reg = <0x02>;
					remote-endpoint = <0xe5>;
					status = "disabled";
					phandle = <0xd3>;
				};

				endpoint@3 {
					reg = <0x03>;
					remote-endpoint = <0xe6>;
					status = "disabled";
					phandle = <0xb2>;
				};
			};
		};
	};

	edp@27dc0000 {
		compatible = "rockchip,rk3576-edp";
		reg = <0x00 0x27dc0000 0x00 0x1000>;
		interrupts = <0x00 0x16d 0x04>;
		clocks = <0x02 0x1a1 0x02 0x1a0 0x02 0x1a2 0x02 0x194>;
		clock-names = "dp\0pclk\0spdif\0hclk";
		resets = <0x02 0x40e 0x02 0x40d>;
		reset-names = "dp\0apb";
		phys = <0xe7>;
		phy-names = "dp";
		power-domains = <0x03 0x10>;
		rockchip,grf = <0xae>;
		#sound-dai-cells = <0x01>;
		status = "disabled";
		phandle = <0x1a5>;

		ports {
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			port@0 {
				reg = <0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				endpoint@0 {
					reg = <0x00>;
					remote-endpoint = <0xe8>;
					status = "disabled";
					phandle = <0xc4>;
				};

				endpoint@1 {
					reg = <0x01>;
					remote-endpoint = <0x2d>;
					status = "disabled";
					phandle = <0xcb>;
				};

				endpoint@2 {
					reg = <0x02>;
					remote-endpoint = <0xe9>;
					status = "disabled";
					phandle = <0xd2>;
				};

				endpoint@3 {
					reg = <0x03>;
					remote-endpoint = <0xea>;
					status = "disabled";
					phandle = <0xb1>;
				};
			};
		};
	};

	dp@27e40000 {
		compatible = "rockchip,rk3576-dp";
		reg = <0x00 0x27e40000 0x00 0x30000>;
		interrupts = <0x00 0x151 0x04>;
		clocks = <0x02 0x1bc 0x02 0x1ba 0x02 0x1bb>;
		clock-names = "apb\0aux\0hdcp";
		assigned-clocks = <0x02 0x1ba>;
		assigned-clock-rates = <0xf42400>;
		resets = <0x02 0x440>;
		phys = <0xeb>;
		power-domains = <0x03 0x11>;
		status = "disabled";
		phandle = <0x23d>;

		dp0 {
			#sound-dai-cells = <0x01>;
			status = "disabled";
			phandle = <0x1a1>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					endpoint@0 {
						reg = <0x00>;
						remote-endpoint = <0x2f>;
						status = "disabled";
						phandle = <0xc6>;
					};

					endpoint@1 {
						reg = <0x01>;
						remote-endpoint = <0xec>;
						status = "disabled";
						phandle = <0xcd>;
					};

					endpoint@2 {
						reg = <0x02>;
						remote-endpoint = <0xed>;
						status = "disabled";
						phandle = <0xd4>;
					};
				};
			};
		};

		dp1 {
			#sound-dai-cells = <0x01>;
			status = "disabled";
			phandle = <0x1a2>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					endpoint@0 {
						reg = <0x00>;
						remote-endpoint = <0xee>;
						status = "disabled";
						phandle = <0xc7>;
					};

					endpoint@1 {
						reg = <0x01>;
						remote-endpoint = <0xef>;
						status = "disabled";
						phandle = <0xce>;
					};

					endpoint@2 {
						reg = <0x02>;
						remote-endpoint = <0xf0>;
						status = "disabled";
						phandle = <0xd5>;
					};
				};
			};
		};

		dp2 {
			#sound-dai-cells = <0x01>;
			status = "disabled";
			phandle = <0x1a3>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					endpoint@0 {
						reg = <0x00>;
						remote-endpoint = <0xf1>;
						status = "disabled";
						phandle = <0xc8>;
					};

					endpoint@1 {
						reg = <0x01>;
						remote-endpoint = <0xf2>;
						status = "disabled";
						phandle = <0xcf>;
					};

					endpoint@2 {
						reg = <0x02>;
						remote-endpoint = <0xf3>;
						status = "disabled";
						phandle = <0xd6>;
					};
				};
			};
		};
	};

	hdcp@27e70000 {
		compatible = "rockchip,rk3576-hdcp";
		reg = <0x00 0x27e70000 0x00 0x80>;
		interrupts = <0x00 0x150 0x04>;
		clocks = <0x02 0x1be 0x02 0x1c0 0x02 0x1bf 0x0c 0x26e 0x0c 0x26c>;
		clock-names = "aclk\0pclk\0hclk\0hclk_key\0pclk_trng";
		resets = <0x02 0x446 0x02 0x445 0x02 0x444>;
		reset-names = "hdcp\0h_hdcp\0a_hdcp";
		power-domains = <0x03 0x11>;
		rockchip,vo-grf = <0xf4>;
		status = "disabled";
		phandle = <0x23e>;
	};

	spdif-tx@27ea0000 {
		compatible = "rockchip,rk3576-spdif\0rockchip,rk3568-spdif";
		reg = <0x00 0x27ea0000 0x00 0x1000>;
		interrupts = <0x00 0xc6 0x04>;
		clocks = <0x02 0x1b9 0x02 0x1b6>;
		clock-names = "mclk\0hclk";
		dmas = <0xd7 0x1d>;
		dma-names = "tx";
		power-domains = <0x03 0x11>;
		#sound-dai-cells = <0x00>;
		status = "disabled";
		phandle = <0x1a0>;
	};

	spdif-tx@27eb0000 {
		compatible = "rockchip,rk3576-spdif\0rockchip,rk3568-spdif";
		reg = <0x00 0x27eb0000 0x00 0x1000>;
		interrupts = <0x00 0x172 0x04>;
		clocks = <0x02 0x1c5 0x02 0x1b7>;
		clock-names = "mclk\0hclk";
		dmas = <0xf5 0x06>;
		dma-names = "tx";
		power-domains = <0x03 0x11>;
		#sound-dai-cells = <0x00>;
		status = "disabled";
		phandle = <0x23f>;
	};

	spdif-tx@27ec0000 {
		compatible = "rockchip,rk3576-spdif\0rockchip,rk3568-spdif";
		reg = <0x00 0x27ec0000 0x00 0x1000>;
		interrupts = <0x00 0x173 0x04>;
		clocks = <0x02 0x1c6 0x02 0x1b8>;
		clock-names = "mclk\0hclk";
		dmas = <0x70 0x19>;
		dma-names = "tx";
		power-domains = <0x03 0x11>;
		#sound-dai-cells = <0x00>;
		status = "disabled";
		phandle = <0x240>;
	};

	sai@27ed0000 {
		compatible = "rockchip,rk3576-sai\0rockchip,sai-v1";
		reg = <0x00 0x27ed0000 0x00 0x1000>;
		interrupts = <0x00 0xc2 0x04>;
		clocks = <0x02 0x1b4 0x02 0x1b5>;
		clock-names = "mclk\0hclk";
		dmas = <0xd7 0x13>;
		dma-names = "tx";
		power-domains = <0x03 0x11>;
		resets = <0x02 0x439 0x02 0x43a>;
		reset-names = "m\0h";
		#sound-dai-cells = <0x00>;
		sound-name-prefix = "SAI7";
		status = "disabled";
		phandle = <0x241>;
	};

	sai@27ee0000 {
		compatible = "rockchip,rk3576-sai\0rockchip,sai-v1";
		reg = <0x00 0x27ee0000 0x00 0x1000>;
		interrupts = <0x00 0x174 0x04>;
		clocks = <0x02 0x1af 0x02 0x1ad>;
		clock-names = "mclk\0hclk";
		dmas = <0xf5 0x07>;
		dma-names = "tx";
		power-domains = <0x03 0x11>;
		resets = <0x02 0x422 0x02 0x420>;
		reset-names = "m\0h";
		#sound-dai-cells = <0x00>;
		sound-name-prefix = "SAI8";
		status = "disabled";
		phandle = <0x242>;
	};

	sai@27ef0000 {
		compatible = "rockchip,rk3576-sai\0rockchip,sai-v1";
		reg = <0x00 0x27ef0000 0x00 0x1000>;
		interrupts = <0x00 0x175 0x04>;
		clocks = <0x02 0x1c4 0x02 0x1c2>;
		clock-names = "mclk\0hclk";
		dmas = <0x70 0x1a>;
		dma-names = "tx";
		power-domains = <0x03 0x11>;
		resets = <0x02 0x44b 0x02 0x449>;
		reset-names = "m\0h";
		#sound-dai-cells = <0x00>;
		sound-name-prefix = "SAI9";
		status = "disabled";
		phandle = <0x243>;
	};

	qos@27f02000 {
		compatible = "syscon";
		reg = <0x00 0x27f02000 0x00 0x20>;
		phandle = <0x98>;
	};

	qos@27f04000 {
		compatible = "syscon";
		reg = <0x00 0x27f04000 0x00 0x20>;
		phandle = <0x7e>;
	};

	qos@27f04080 {
		compatible = "syscon";
		reg = <0x00 0x27f04080 0x00 0x20>;
		phandle = <0x7f>;
	};

	qos@27f04100 {
		compatible = "syscon";
		reg = <0x00 0x27f04100 0x00 0x20>;
		phandle = <0x80>;
	};

	qos@27f04180 {
		compatible = "syscon";
		reg = <0x00 0x27f04180 0x00 0x20>;
		phandle = <0x81>;
	};

	qos@27f04200 {
		compatible = "syscon";
		reg = <0x00 0x27f04200 0x00 0x20>;
		phandle = <0x82>;
	};

	qos@27f04280 {
		compatible = "syscon";
		reg = <0x00 0x27f04280 0x00 0x20>;
		phandle = <0x83>;
	};

	qos@27f05000 {
		compatible = "syscon";
		reg = <0x00 0x27f05000 0x00 0x20>;
		phandle = <0x7b>;
	};

	qos@27f06000 {
		compatible = "syscon";
		reg = <0x00 0x27f06000 0x00 0x20>;
		phandle = <0x86>;
	};

	qos@27f08000 {
		compatible = "syscon";
		reg = <0x00 0x27f08000 0x00 0x20>;
		phandle = <0x74>;
	};

	qos@27f08080 {
		compatible = "syscon";
		reg = <0x00 0x27f08080 0x00 0x20>;
		phandle = <0x75>;
	};

	qos@27f08100 {
		compatible = "syscon";
		reg = <0x00 0x27f08100 0x00 0x20>;
		phandle = <0x76>;
	};

	qos@27f09000 {
		compatible = "syscon";
		reg = <0x00 0x27f09000 0x00 0x20>;
		phandle = <0x7c>;
	};

	qos@27f09080 {
		compatible = "syscon";
		reg = <0x00 0x27f09080 0x00 0x20>;
		phandle = <0x7d>;
	};

	qos@27f0a000 {
		compatible = "syscon";
		reg = <0x00 0x27f0a000 0x00 0x20>;
		phandle = <0x84>;
	};

	qos@27f0a080 {
		compatible = "syscon";
		reg = <0x00 0x27f0a080 0x00 0x20>;
		phandle = <0x85>;
	};

	qos@27f0c000 {
		compatible = "syscon";
		reg = <0x00 0x27f0c000 0x00 0x20>;
		phandle = <0x8c>;
	};

	qos@27f0d000 {
		compatible = "syscon";
		reg = <0x00 0x27f0d000 0x00 0x20>;
		phandle = <0x244>;
	};

	qos@27f0e000 {
		compatible = "syscon";
		reg = <0x00 0x27f0e000 0x00 0x20>;
		phandle = <0x95>;
	};

	qos@27f0e080 {
		compatible = "syscon";
		reg = <0x00 0x27f0e080 0x00 0x20>;
		phandle = <0x96>;
	};

	qos@27f0f000 {
		compatible = "syscon";
		reg = <0x00 0x27f0f000 0x00 0x20>;
		phandle = <0x92>;
	};

	qos@27f10000 {
		compatible = "syscon";
		reg = <0x00 0x27f10000 0x00 0x20>;
		phandle = <0x8d>;
	};

	qos@27f10080 {
		compatible = "syscon";
		reg = <0x00 0x27f10080 0x00 0x20>;
		phandle = <0x8e>;
	};

	qos@27f10100 {
		compatible = "syscon";
		reg = <0x00 0x27f10100 0x00 0x20>;
		phandle = <0x8f>;
	};

	qos@27f10180 {
		compatible = "syscon";
		reg = <0x00 0x27f10180 0x00 0x20>;
		phandle = <0x90>;
	};

	qos@27f10200 {
		compatible = "syscon";
		reg = <0x00 0x27f10200 0x00 0x20>;
		phandle = <0x91>;
	};

	qos@27f11000 {
		compatible = "syscon";
		reg = <0x00 0x27f11000 0x00 0x20>;
		phandle = <0x97>;
	};

	qos@27f12800 {
		compatible = "syscon";
		reg = <0x00 0x27f12800 0x00 0x20>;
		phandle = <0x93>;
	};

	qos@27f12880 {
		compatible = "syscon";
		reg = <0x00 0x27f12880 0x00 0x20>;
		phandle = <0x94>;
	};

	qos@27f13000 {
		compatible = "syscon";
		reg = <0x00 0x27f13000 0x00 0x20>;
		phandle = <0x87>;
	};

	qos@27f13080 {
		compatible = "syscon";
		reg = <0x00 0x27f13080 0x00 0x20>;
		phandle = <0x88>;
	};

	qos@27f13100 {
		compatible = "syscon";
		reg = <0x00 0x27f13100 0x00 0x20>;
		phandle = <0x89>;
	};

	qos@27f13180 {
		compatible = "syscon";
		reg = <0x00 0x27f13180 0x00 0x20>;
		phandle = <0x8a>;
	};

	qos@27f13200 {
		compatible = "syscon";
		reg = <0x00 0x27f13200 0x00 0x20>;
		phandle = <0x8b>;
	};

	qos@27f20000 {
		compatible = "syscon";
		reg = <0x00 0x27f20000 0x00 0x20>;
		phandle = <0x79>;
	};

	qos@27f21000 {
		compatible = "syscon";
		reg = <0x00 0x27f21000 0x00 0x20>;
		phandle = <0x7a>;
	};

	qos@27f22080 {
		compatible = "syscon";
		reg = <0x00 0x27f22080 0x00 0x20>;
		phandle = <0x77>;
	};

	qos@27f22100 {
		compatible = "syscon";
		reg = <0x00 0x27f22100 0x00 0x20>;
		phandle = <0x78>;
	};

	dfi@2a000000 {
		compatible = "rockchip,rk3576-dfi";
		reg = <0x00 0x2a000000 0x00 0x20000>;
		rockchip,pmu_grf = <0xf6>;
		status = "okay";
		phandle = <0x31>;
	};

	pcie@2a200000 {
		compatible = "rockchip,rk3576-pcie\0snps,dw-pcie";
		#address-cells = <0x03>;
		#size-cells = <0x02>;
		bus-range = <0x00 0x0f>;
		clocks = <0x02 0x108 0x02 0x109 0x02 0x10a 0x02 0x106 0x02 0x107>;
		clock-names = "aclk_mst\0aclk_slv\0aclk_dbi\0pclk\0aux";
		device_type = "pci";
		interrupts = <0x00 0x11b 0x04 0x00 0x119 0x04 0x00 0x11a 0x04 0x00 0x117 0x04 0x00 0x118 0x04 0x00 0x116 0x04>;
		interrupt-names = "msi\0sys\0pmc\0msg\0legacy\0err";
		#interrupt-cells = <0x01>;
		interrupt-map-mask = <0x00 0x00 0x00 0x07>;
		interrupt-map = <0x00 0x00 0x00 0x01 0xf7 0x00 0x00 0x00 0x00 0x02 0xf7 0x01 0x00 0x00 0x00 0x03 0xf7 0x02 0x00 0x00 0x00 0x04 0xf7 0x03>;
		linux,pci-domain = <0x00>;
		num-ib-windows = <0x08>;
		num-viewport = <0x08>;
		num-ob-windows = <0x02>;
		max-link-speed = <0x02>;
		num-lanes = <0x01>;
		phys = <0xf8 0x02>;
		phy-names = "pcie-phy";
		power-domains = <0x03 0x08>;
		ranges = <0x800 0x00 0x20000000 0x00 0x20000000 0x00 0x100000 0x81000000 0x00 0x20100000 0x00 0x20100000 0x00 0x100000 0x82000000 0x00 0x20200000 0x00 0x20200000 0x00 0xe00000 0xc3000000 0x09 0x00 0x09 0x00 0x00 0x80000000>;
		reg = <0x00 0x2a200000 0x00 0x10000 0x00 0x22000000 0x00 0x400000 0x00 0x20000000 0x00 0x100000>;
		reg-names = "pcie-apb\0pcie-dbi\0config";
		resets = <0x02 0x22f 0x02 0x22d>;
		reset-names = "pipe\0p_pcie0";
		dma-coherent;
		status = "disabled";
		reset-gpios = <0xe3 0x0c 0x00>;
		rockchip,skip-scan-in-resume;
		pinctrl-names = "default";
		pinctrl-0 = <0xf9>;
		phandle = <0x245>;

		legacy-interrupt-controller {
			interrupt-controller;
			#address-cells = <0x00>;
			#interrupt-cells = <0x01>;
			interrupt-parent = <0x01>;
			interrupts = <0x00 0x118 0x01>;
			phandle = <0xf7>;
		};
	};

	pcie@2a210000 {
		compatible = "rockchip,rk3576-pcie\0snps,dw-pcie";
		#address-cells = <0x03>;
		#size-cells = <0x02>;
		bus-range = <0x20 0x2f>;
		clocks = <0x02 0x115 0x02 0x116 0x02 0x117 0x02 0x113 0x02 0x114>;
		clock-names = "aclk_mst\0aclk_slv\0aclk_dbi\0pclk\0aux";
		device_type = "pci";
		interrupts = <0x00 0x10d 0x04 0x00 0x10b 0x04 0x00 0x10c 0x04 0x00 0x109 0x04 0x00 0x10a 0x04 0x00 0x108 0x04>;
		interrupt-names = "msi\0sys\0pmc\0msg\0legacy\0err";
		#interrupt-cells = <0x01>;
		interrupt-map-mask = <0x00 0x00 0x00 0x07>;
		interrupt-map = <0x00 0x00 0x00 0x01 0xfa 0x00 0x00 0x00 0x00 0x02 0xfa 0x01 0x00 0x00 0x00 0x03 0xfa 0x02 0x00 0x00 0x00 0x04 0xfa 0x03>;
		linux,pci-domain = <0x00>;
		num-ib-windows = <0x08>;
		num-viewport = <0x08>;
		num-ob-windows = <0x02>;
		max-link-speed = <0x02>;
		num-lanes = <0x01>;
		phys = <0x66 0x02>;
		phy-names = "pcie-phy";
		power-domains = <0x03 0x09>;
		ranges = <0x800 0x00 0x21000000 0x00 0x21000000 0x00 0x100000 0x81000000 0x00 0x21100000 0x00 0x21100000 0x00 0x100000 0x82000000 0x00 0x21200000 0x00 0x21200000 0x00 0xe00000 0x83000000 0x09 0x80000000 0x09 0x80000000 0x00 0x80000000>;
		reg = <0x00 0x2a210000 0x00 0x10000 0x00 0x22400000 0x00 0x400000 0x00 0x21000000 0x00 0x100000>;
		reg-names = "pcie-apb\0pcie-dbi\0config";
		resets = <0x02 0x249 0x02 0x247>;
		reset-names = "pipe\0p_pcie1";
		dma-coherent;
		status = "disabled";
		phandle = <0x246>;

		legacy-interrupt-controller {
			interrupt-controller;
			#address-cells = <0x00>;
			#interrupt-cells = <0x01>;
			interrupt-parent = <0x01>;
			interrupts = <0x00 0x10a 0x01>;
			phandle = <0xfa>;
		};
	};

	ethernet@2a220000 {
		local-mac-address = [52 c2 e2 35 ac 80];
		compatible = "rockchip,rk3576-gmac\0snps,dwmac-4.20a";
		reg = <0x00 0x2a220000 0x00 0x10000>;
		interrupts = <0x00 0x125 0x04 0x00 0x12a 0x04>;
		interrupt-names = "macirq\0eth_wake_irq";
		rockchip,grf = <0xfb>;
		rockchip,php_grf = <0xad>;
		clocks = <0x02 0x2a 0x02 0x34 0x02 0x127 0x02 0x125 0x02 0x12c>;
		clock-names = "stmmaceth\0clk_mac_ref\0pclk_mac\0aclk_mac\0ptp_ref";
		resets = <0x02 0x2a7>;
		reset-names = "stmmaceth";
		power-domains = <0x03 0x06>;
		dma-coherent;
		snps,mixed-burst;
		snps,tso;
		snps,axi-config = <0xfc>;
		snps,mtl-rx-config = <0xfd>;
		snps,mtl-tx-config = <0xfe>;
		status = "okay";
		phy-mode = "rgmii-rxid";
		clock_in_out = "output";
		snps,reset-gpio = <0xe3 0x0b 0x01>;
		snps,reset-active-low;
		snps,reset-delays-us = <0x00 0x4e20 0x186a0>;
		pinctrl-names = "default";
		pinctrl-0 = <0xff 0x100 0x101 0x102 0x103 0x104>;
		tx_delay = <0x1b>;
		phy-handle = <0x105>;
		phandle = <0x247>;

		mdio {
			compatible = "snps,dwmac-mdio";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x248>;

			phy@1 {
				compatible = "ethernet-phy-ieee802.3-c22";
				reg = <0x01>;
				clocks = <0x02 0x31>;
				phandle = <0x105>;
			};
		};

		stmmac-axi-config {
			snps,wr_osr_lmt = <0x04>;
			snps,rd_osr_lmt = <0x08>;
			snps,blen = <0x00 0x00 0x00 0x00 0x10 0x08 0x04>;
			phandle = <0xfc>;
		};

		rx-queues-config {
			snps,rx-queues-to-use = <0x01>;
			phandle = <0xfd>;

			queue0 {
			};
		};

		tx-queues-config {
			snps,tx-queues-to-use = <0x01>;
			phandle = <0xfe>;

			queue0 {
			};
		};
	};

	ethernet@2a230000 {
		local-mac-address = [56 c2 e2 35 ac 80];
		compatible = "rockchip,rk3576-gmac\0snps,dwmac-4.20a";
		reg = <0x00 0x2a230000 0x00 0x10000>;
		interrupts = <0x00 0x12d 0x04 0x00 0x132 0x04>;
		interrupt-names = "macirq\0eth_wake_irq";
		rockchip,grf = <0xfb>;
		rockchip,php_grf = <0xad>;
		clocks = <0x02 0x2b 0x02 0x35 0x02 0x128 0x02 0x126 0x02 0x12b>;
		clock-names = "stmmaceth\0clk_mac_ref\0pclk_mac\0aclk_mac\0ptp_ref";
		resets = <0x02 0x2a8>;
		reset-names = "stmmaceth";
		power-domains = <0x03 0x06>;
		dma-coherent;
		snps,mixed-burst;
		snps,tso;
		snps,axi-config = <0x106>;
		snps,mtl-rx-config = <0x107>;
		snps,mtl-tx-config = <0x108>;
		status = "disabled";
		phy-mode = "rgmii-rxid";
		clock_in_out = "output";
		snps,reset-gpio = <0x109 0x03 0x01>;
		snps,reset-active-low;
		snps,reset-delays-us = <0x00 0x4e20 0x186a0>;
		pinctrl-names = "default";
		pinctrl-0 = <0x10a 0x10b 0x10c 0x10d 0x10e 0x10f>;
		tx_delay = <0x20>;
		phy-handle = <0x110>;
		phandle = <0x249>;

		mdio {
			compatible = "snps,dwmac-mdio";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x24a>;

			phy@1 {
				compatible = "ethernet-phy-ieee802.3-c22";
				reg = <0x01>;
				clocks = <0x02 0x32>;
				phandle = <0x110>;
			};
		};

		stmmac-axi-config {
			snps,wr_osr_lmt = <0x04>;
			snps,rd_osr_lmt = <0x08>;
			snps,blen = <0x00 0x00 0x00 0x00 0x10 0x08 0x04>;
			phandle = <0x106>;
		};

		rx-queues-config {
			snps,rx-queues-to-use = <0x01>;
			phandle = <0x107>;

			queue0 {
			};
		};

		tx-queues-config {
			snps,tx-queues-to-use = <0x01>;
			phandle = <0x108>;

			queue0 {
			};
		};
	};

	sata@2a240000 {
		compatible = "rockchip,rk-ahci\0snps,dwc-ahci";
		reg = <0x00 0x2a240000 0x00 0x1000>;
		clocks = <0x02 0x11c 0x02 0x11a 0x02 0x118>;
		clock-names = "sata\0pmalive\0rxoob";
		interrupts = <0x00 0x106 0x04>;
		interrupt-names = "hostc";
		power-domains = <0x03 0x09>;
		phys = <0xf8 0x01>;
		phy-names = "sata-phy";
		ports-implemented = <0x01>;
		dma-coherent;
		status = "disabled";
		phandle = <0x24b>;
	};

	sata@2a250000 {
		compatible = "rockchip,rk-ahci\0snps,dwc-ahci";
		reg = <0x00 0x2a250000 0x00 0x1000>;
		clocks = <0x02 0x11d 0x02 0x11b 0x02 0x119>;
		clock-names = "sata\0pmalive\0rxoob";
		interrupts = <0x00 0x107 0x04>;
		interrupt-names = "hostc";
		power-domains = <0x03 0x09>;
		phys = <0x66 0x01>;
		phy-names = "sata-phy";
		ports-implemented = <0x01>;
		dma-coherent;
		status = "disabled";
		phandle = <0x24c>;
	};

	iommu@2a260000 {
		compatible = "rockchip,iommu-v2";
		reg = <0x00 0x2a260000 0x00 0x100>;
		interrupts = <0x00 0x101 0x04>;
		interrupt-names = "mmu0";
		clocks = <0x02 0x10e 0x02 0x10f 0x02 0x104>;
		clock-names = "aclk\0iface\0root";
		power-domains = <0x03 0x08>;
		#iommu-cells = <0x00>;
		status = "disabled";
		phandle = <0x24d>;
	};

	iommu@2a270000 {
		compatible = "rockchip,iommu-v2";
		reg = <0x00 0x2a270000 0x00 0x100>;
		interrupts = <0x00 0x102 0x04>;
		interrupt-names = "mmu1";
		clocks = <0x02 0x110 0x02 0x111 0x02 0x104>;
		clock-names = "aclk\0iface\0root";
		power-domains = <0x03 0x08>;
		#iommu-cells = <0x00>;
		status = "disabled";
		phandle = <0x24e>;
	};

	dsmc@2a280000 {
		compatible = "rockchip,rk3576-dsmc";
		reg = <0x00 0x2a280000 0x00 0x10000>;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		rockchip,grf = <0xad>;
		interrupts = <0x00 0x168 0x04>;
		resets = <0x02 0x2b7 0x02 0x2b8>;
		reset-names = "dsmc\0apb";
		clocks = <0x02 0x136 0x02 0x134 0x02 0x135 0x02 0x133>;
		clock-names = "clk_sys\0aclk_dsmc\0pclk\0aclk_root";
		clock-frequency = <0x5f5e100>;
		dmas = <0x70 0x1e 0x70 0x1f>;
		dma-names = "req0\0req1";
		status = "disabled";
		phandle = <0x24f>;

		slave {
			rockchip,dqs-dll = <0x40 0x40 0x40 0x40 0x40 0x40 0x40 0x40>;
			rockchip,ranges = <0x00 0x10000000 0x00 0x2000000>;
			rockchip,slave-dev = <0x111>;
		};
	};

	dsmc-slave {
		compatible = "rockchip,dsmc-slave";
		rockchip,clk-mode = <0x00>;
		status = "disabled";
		phandle = <0x111>;

		psram {

			psram0 {
				status = "disabled";
				phandle = <0x250>;
			};

			psram1 {
				status = "disabled";
				phandle = <0x251>;
			};

			psram2 {
				status = "disabled";
				phandle = <0x252>;
			};

			psram3 {
				status = "disabled";
				phandle = <0x253>;
			};
		};

		lb-slave {

			lb-slave0 {
				status = "disabled";
				phandle = <0x254>;

				region {
					phandle = <0x255>;

					region0 {
						rockchip,attribute = "Merged FIFO";
						rockchip,ca-addr-width = <0x00>;
						rockchip,dummy-clk-num = <0x01>;
						rockchip,cs0-be-ctrled = <0x00>;
						rockchip,cs0-ctrl = <0x00>;
						status = "disabled";
						phandle = <0x256>;
					};

					region1 {
						rockchip,attribute = "No-Merge FIFO";
						rockchip,ca-addr-width = <0x00>;
						rockchip,dummy-clk-num = <0x01>;
						rockchip,cs0-be-ctrled = <0x00>;
						rockchip,cs0-ctrl = <0x00>;
						status = "disabled";
						phandle = <0x257>;
					};

					region2 {
						rockchip,attribute = "DPRA";
						rockchip,ca-addr-width = <0x00>;
						rockchip,dummy-clk-num = <0x01>;
						rockchip,cs0-be-ctrled = <0x00>;
						rockchip,cs0-ctrl = <0x00>;
						status = "disabled";
						phandle = <0x258>;
					};

					region3 {
						rockchip,attribute = "Register";
						rockchip,ca-addr-width = <0x00>;
						rockchip,dummy-clk-num = <0x01>;
						rockchip,cs0-be-ctrled = <0x00>;
						rockchip,cs0-ctrl = <0x00>;
						status = "disabled";
						phandle = <0x259>;
					};
				};
			};

			lb-slave1 {
				status = "disabled";
				phandle = <0x25a>;

				region {
					phandle = <0x25b>;

					region0 {
						rockchip,attribute = "Merged FIFO";
						rockchip,ca-addr-width = <0x00>;
						rockchip,dummy-clk-num = <0x01>;
						rockchip,cs0-be-ctrled = <0x00>;
						rockchip,cs0-ctrl = <0x00>;
						status = "disabled";
						phandle = <0x25c>;
					};

					region1 {
						rockchip,attribute = "No-Merge FIFO";
						rockchip,ca-addr-width = <0x00>;
						rockchip,dummy-clk-num = <0x01>;
						rockchip,cs0-be-ctrled = <0x00>;
						rockchip,cs0-ctrl = <0x00>;
						status = "disabled";
						phandle = <0x25d>;
					};

					region2 {
						rockchip,attribute = "DPRA";
						rockchip,ca-addr-width = <0x00>;
						rockchip,dummy-clk-num = <0x01>;
						rockchip,cs0-be-ctrled = <0x00>;
						rockchip,cs0-ctrl = <0x00>;
						status = "disabled";
						phandle = <0x25e>;
					};

					region3 {
						rockchip,attribute = "Register";
						rockchip,ca-addr-width = <0x00>;
						rockchip,dummy-clk-num = <0x01>;
						rockchip,cs0-be-ctrled = <0x00>;
						rockchip,cs0-ctrl = <0x00>;
						status = "disabled";
						phandle = <0x25f>;
					};
				};
			};

			lb-slave2 {
				status = "disabled";
				phandle = <0x260>;

				region {
					phandle = <0x261>;

					region0 {
						rockchip,attribute = "Merged FIFO";
						rockchip,ca-addr-width = <0x00>;
						rockchip,dummy-clk-num = <0x01>;
						rockchip,cs0-be-ctrled = <0x00>;
						rockchip,cs0-ctrl = <0x00>;
						status = "disabled";
						phandle = <0x262>;
					};

					region1 {
						rockchip,attribute = "No-Merge FIFO";
						rockchip,ca-addr-width = <0x00>;
						rockchip,dummy-clk-num = <0x01>;
						rockchip,cs0-be-ctrled = <0x00>;
						rockchip,cs0-ctrl = <0x00>;
						status = "disabled";
						phandle = <0x263>;
					};

					region2 {
						rockchip,attribute = "DPRA";
						rockchip,ca-addr-width = <0x00>;
						rockchip,dummy-clk-num = <0x01>;
						rockchip,cs0-be-ctrled = <0x00>;
						rockchip,cs0-ctrl = <0x00>;
						status = "disabled";
						phandle = <0x264>;
					};

					region3 {
						rockchip,attribute = "Register";
						rockchip,ca-addr-width = <0x00>;
						rockchip,dummy-clk-num = <0x01>;
						rockchip,cs0-be-ctrled = <0x00>;
						rockchip,cs0-ctrl = <0x00>;
						status = "disabled";
						phandle = <0x265>;
					};
				};
			};

			lb-slave3 {
				status = "disabled";
				phandle = <0x266>;

				region {
					phandle = <0x267>;

					region0 {
						rockchip,attribute = "Merged FIFO";
						rockchip,ca-addr-width = <0x00>;
						rockchip,dummy-clk-num = <0x01>;
						rockchip,cs0-be-ctrled = <0x00>;
						rockchip,cs0-ctrl = <0x00>;
						status = "disabled";
						phandle = <0x268>;
					};

					region1 {
						rockchip,attribute = "No-Merge FIFO";
						rockchip,ca-addr-width = <0x00>;
						rockchip,dummy-clk-num = <0x01>;
						rockchip,cs0-be-ctrled = <0x00>;
						rockchip,cs0-ctrl = <0x00>;
						status = "disabled";
						phandle = <0x269>;
					};

					region2 {
						rockchip,attribute = "DPRA";
						rockchip,ca-addr-width = <0x00>;
						rockchip,dummy-clk-num = <0x01>;
						rockchip,cs0-be-ctrled = <0x00>;
						rockchip,cs0-ctrl = <0x00>;
						status = "disabled";
						phandle = <0x26a>;
					};

					region3 {
						rockchip,attribute = "Register";
						rockchip,ca-addr-width = <0x00>;
						rockchip,dummy-clk-num = <0x01>;
						rockchip,cs0-be-ctrled = <0x00>;
						rockchip,cs0-ctrl = <0x00>;
						status = "disabled";
						phandle = <0x26b>;
					};
				};
			};
		};
	};

	iommu@2a2c0000 {
		compatible = "rockchip,iommu-v2";
		reg = <0x00 0x2a2c0000 0x00 0x100>;
		interrupts = <0x00 0x103 0x04>;
		interrupt-names = "mmu2";
		clocks = <0x02 0x14e 0x02 0x14f 0x02 0x14a>;
		clock-names = "aclk\0iface\0root";
		power-domains = <0x03 0x07>;
		#iommu-cells = <0x00>;
		status = "disabled";
		phandle = <0x26c>;
	};

	ufs@2a2d0000 {
		compatible = "rockchip,rk3576-ufs";
		reg = <0x00 0x2a2d0000 0x00 0x10000 0x00 0x2b040000 0x00 0x10000 0x00 0x2601f000 0x00 0x1000 0x00 0x2603c000 0x00 0x1000 0x00 0x2a2e0000 0x00 0x10000>;
		reg-names = "hci\0mphy\0hci_grf\0mphy_grf\0hci_apb";
		clocks = <0x02 0x150 0x02 0x14a 0x02 0x1df 0x02 0x1e1>;
		clock-names = "core\0pclk\0pclk_mphy\0ref_out";
		freq-table-hz = <0x2faf080 0xee6b280 0x00 0x00 0x00 0x00 0x00 0x00>;
		assigned-clocks = <0x02 0x1e0>;
		assigned-clock-parents = <0x02 0x142>;
		interrupts = <0x00 0x169 0x04>;
		power-domains = <0x03 0x07>;
		pinctrl-0 = <0x112>;
		pinctrl-names = "default";
		resets = <0x02 0x2fa 0x02 0x2ff 0x02 0x300 0x02 0x302>;
		reset-names = "biu\0sys\0ufs\0grf";
		status = "disabled";
		reset-gpios = <0x113 0x18 0x00>;
		phandle = <0x26d>;
	};

	flexbus@2a2f0000 {
		compatible = "rockchip,rk3576-flexbus";
		reg = <0x00 0x2a2f0000 0x00 0x200>;
		interrupts = <0x00 0x171 0x04>;
		clocks = <0x02 0x138 0x02 0x139 0x02 0x13a 0x02 0x137>;
		clock-names = "tx_clk_flexbus\0rx_clk_flexbus\0aclk_flexbus\0hclk_flexbus";
		rockchip,grf = <0xad>;
		status = "disabled";
		phandle = <0x26e>;

		adc {
			compatible = "rockchip,flexbus-adc";
			#io-channel-cells = <0x00>;
			rockchip,slave-mode;
			rockchip,free-sclk;
			rockchip,auto-pad;
			rockchip,dfs = <0x10>;
			status = "disabled";
			phandle = <0x26f>;
		};

		cif {
			compatible = "rockchip,flexbus-cif-rk3576";
			status = "disabled";
			phandle = <0x270>;
		};

		dac {
			compatible = "rockchip,flexbus-dac";
			#io-channel-cells = <0x00>;
			rockchip,free-sclk;
			rockchip,dfs = <0x10>;
			status = "disabled";
			phandle = <0x271>;
		};

		fspi {
			compatible = "rockchip,flexbus-fspi";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			status = "disabled";
			phandle = <0x272>;
		};
	};

	spi@2a300000 {
		compatible = "rockchip,sfc";
		reg = <0x00 0x2a300000 0x00 0x4000>;
		interrupts = <0x00 0xff 0x04>;
		clocks = <0x02 0x131 0x02 0x132>;
		clock-names = "clk_sfc\0hclk_sfc";
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "disabled";
		phandle = <0x273>;
	};

	mmc@2a310000 {
		compatible = "rockchip,rk3576-dw-mshc\0rockchip,rk3288-dw-mshc";
		reg = <0x00 0x2a310000 0x00 0x4000>;
		interrupts = <0x00 0xfb 0x04>;
		max-frequency = <0xbebc200>;
		clocks = <0x02 0x130 0x02 0x12f>;
		clock-names = "biu\0ciu";
		fifo-depth = <0x100>;
		pinctrl-names = "default";
		pinctrl-0 = <0x114 0x115 0x116 0x117 0x118>;
		power-domains = <0x03 0x06>;
		resets = <0x02 0x2b2>;
		reset-names = "reset";
		rockchip,use-v2-tuning;
		status = "okay";
		no-sdio;
		no-mmc;
		bus-width = <0x04>;
		cap-mmc-highspeed;
		cap-sd-highspeed;
		disable-wp;
		sd-uhs-sdr104;
		supports-sd;
		vqmmc-supply = <0x119>;
		phandle = <0x274>;
	};

	mmc@2a320000 {
		compatible = "rockchip,rk3576-dw-mshc\0rockchip,rk3288-dw-mshc";
		reg = <0x00 0x2a320000 0x00 0x4000>;
		interrupts = <0x00 0xfc 0x04>;
		max-frequency = <0xbebc200>;
		clocks = <0x02 0x12a 0x02 0x129>;
		clock-names = "biu\0ciu";
		fifo-depth = <0x100>;
		pinctrl-names = "default";
		pinctrl-0 = <0x11a 0x11b 0x11c>;
		power-domains = <0x03 0x06>;
		resets = <0x02 0x2ac>;
		reset-names = "reset";
		status = "okay";
		no-sd;
		no-mmc;
		supports-sdio;
		bus-width = <0x04>;
		disable-wp;
		cap-sd-highspeed;
		cap-sdio-irq;
		keep-power-in-suspend;
		non-removable;
		mmc-pwrseq = <0x11d>;
		post-power-on-delay-ms = <0x32>;
		sd-uhs-sdr104;
		phandle = <0x275>;
	};

	mmc@2a330000 {
		compatible = "rockchip,rk3576-dwcmshc\0rockchip,rk3588-dwcmshc";
		reg = <0x00 0x2a330000 0x00 0x10000>;
		interrupts = <0x00 0xfd 0x04>;
		assigned-clocks = <0x02 0x102 0x02 0x103 0x02 0xff>;
		assigned-clock-rates = <0xbebc200 0x16e3600 0xbebc200>;
		clocks = <0x02 0xff 0x02 0x100 0x02 0x101 0x02 0x102 0x02 0x103>;
		clock-names = "core\0bus\0axi\0block\0timer";
		power-domains = <0x03 0x05>;
		resets = <0x02 0x218 0x02 0x219 0x02 0x21a 0x02 0x21b 0x02 0x21c>;
		reset-names = "core\0bus\0axi\0block\0timer";
		max-frequency = <0xbebc200>;
		supports-cqe;
		status = "okay";
		bus-width = <0x08>;
		no-sdio;
		no-sd;
		non-removable;
		mmc-hs400-1_8v;
		mmc-hs400-enhanced-strobe;
		full-pwr-cycle-in-suspend;
		phandle = <0x276>;
	};

	spi@2a340000 {
		compatible = "rockchip,sfc";
		reg = <0x00 0x2a340000 0x00 0x4000>;
		interrupts = <0x00 0xfe 0x04>;
		clocks = <0x02 0xfd 0x02 0xfe>;
		clock-names = "clk_sfc\0hclk_sfc";
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "disabled";
		phandle = <0x277>;
	};

	crypto@2a400000 {
		compatible = "rockchip,crypto-v4";
		reg = <0x00 0x2a400000 0x00 0x2000>;
		interrupts = <0x00 0xb1 0x04>;
		clocks = <0x02 0x227 0x02 0x222 0x02 0x228>;
		clock-names = "aclk\0hclk\0pka";
		assigned-clocks = <0x02 0x227 0x02 0x228>;
		assigned-clock-rates = <0x11e1a300 0x11e1a300>;
		resets = <0x02 0x40003>;
		reset-names = "crypto-rst";
		status = "okay";
		phandle = <0x278>;
	};

	rng@2a410000 {
		compatible = "rockchip,rkrng";
		reg = <0x00 0x2a410000 0x00 0x200>;
		interrupts = <0x00 0xb5 0x04>;
		clocks = <0x02 0x223>;
		clock-names = "hclk_trng";
		resets = <0x02 0x40004>;
		reset-names = "reset";
		status = "okay";
		phandle = <0x279>;
	};

	otp@2a580000 {
		compatible = "rockchip,rk3576-otp";
		reg = <0x00 0x2a580000 0x00 0x400>;
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		clocks = <0x02 0x224 0x02 0x221>;
		clock-names = "otpc\0apb";
		resets = <0x02 0x40009 0x02 0x40008>;
		reset-names = "otpc\0apb";
		phandle = <0x27a>;

		cpu-code@2 {
			reg = <0x02 0x02>;
			phandle = <0x1d>;
		};

		cpu-version@5 {
			reg = <0x05 0x01>;
			bits = <0x03 0x03>;
			phandle = <0x1c>;
		};

		id@a {
			reg = <0x0a 0x10>;
			phandle = <0x1b>;
		};

		cpub-leakage@1e {
			reg = <0x1e 0x01>;
			phandle = <0x17>;
		};

		cpul-leakage@1f {
			reg = <0x1f 0x01>;
			phandle = <0x12>;
		};

		npu-leakage@20 {
			reg = <0x20 0x01>;
			phandle = <0xa1>;
		};

		gpu-leakage@21 {
			reg = <0x21 0x01>;
			phandle = <0xa7>;
		};

		log-leakage@22 {
			reg = <0x22 0x01>;
			phandle = <0x35>;
		};

		cpub-opp-info@30 {
			reg = <0x30 0x06>;
			phandle = <0x18>;
		};

		cpul-opp-info@36 {
			reg = <0x36 0x06>;
			phandle = <0x13>;
		};

		npu-opp-info@42 {
			reg = <0x42 0x06>;
			phandle = <0xa2>;
		};

		gpu-opp-info@48 {
			reg = <0x48 0x06>;
			phandle = <0xa8>;
		};

		logic-opp-info@4e {
			reg = <0x4e 0x06>;
			phandle = <0x36>;
		};
	};

	sai@2a600000 {
		compatible = "rockchip,rk3576-sai\0rockchip,sai-v1";
		reg = <0x00 0x2a600000 0x00 0x1000>;
		interrupts = <0x00 0xbb 0x04>;
		clocks = <0x02 0x46 0x02 0x47>;
		clock-names = "mclk\0hclk";
		dmas = <0x70 0x00 0x70 0x01>;
		dma-names = "tx\0rx";
		power-domains = <0x03 0x0a>;
		resets = <0x02 0x7c 0x02 0x7d>;
		reset-names = "m\0h";
		pinctrl-names = "default";
		pinctrl-0 = <0x11e 0x11f 0x120 0x121 0x122 0x123 0x124 0x125 0x126 0x127>;
		#sound-dai-cells = <0x00>;
		sound-name-prefix = "SAI0";
		status = "disabled";
		phandle = <0x27b>;
	};

	sai@2a610000 {
		compatible = "rockchip,rk3576-sai\0rockchip,sai-v1";
		reg = <0x00 0x2a610000 0x00 0x1000>;
		interrupts = <0x00 0xbc 0x04>;
		clocks = <0x02 0x4d 0x02 0x4e>;
		clock-names = "mclk\0hclk";
		dmas = <0x70 0x02 0x70 0x03>;
		dma-names = "tx\0rx";
		power-domains = <0x03 0x0a>;
		resets = <0x02 0x85 0x02 0x86>;
		reset-names = "m\0h";
		pinctrl-names = "default";
		pinctrl-0 = <0x128 0x129 0x12a 0x12b>;
		#sound-dai-cells = <0x00>;
		sound-name-prefix = "SAI1";
		status = "okay";
		phandle = <0x1ab>;
	};

	sai@2a620000 {
		compatible = "rockchip,rk3576-sai\0rockchip,sai-v1";
		reg = <0x00 0x2a620000 0x00 0x1000>;
		interrupts = <0x00 0xbd 0x04>;
		clocks = <0x02 0x50 0x02 0x51>;
		clock-names = "mclk\0hclk";
		dmas = <0xf5 0x00 0xf5 0x01>;
		dma-names = "tx\0rx";
		power-domains = <0x03 0x0a>;
		resets = <0x02 0x88 0x02 0x8a>;
		reset-names = "m\0h";
		pinctrl-names = "default";
		pinctrl-0 = <0x12c 0x12d 0x12e 0x12f>;
		#sound-dai-cells = <0x00>;
		sound-name-prefix = "SAI2";
		status = "disabled";
		phandle = <0x27c>;
	};

	sai@2a630000 {
		compatible = "rockchip,rk3576-sai\0rockchip,sai-v1";
		reg = <0x00 0x2a630000 0x00 0x1000>;
		interrupts = <0x00 0xbe 0x04>;
		clocks = <0x02 0x53 0x02 0x54>;
		clock-names = "mclk\0hclk";
		dmas = <0xf5 0x02 0xf5 0x03>;
		dma-names = "tx\0rx";
		power-domains = <0x03 0x0a>;
		resets = <0x02 0x8c 0x02 0x8e>;
		reset-names = "m\0h";
		pinctrl-names = "default";
		pinctrl-0 = <0x130 0x131 0x132 0x133>;
		#sound-dai-cells = <0x00>;
		sound-name-prefix = "SAI3";
		status = "disabled";
		phandle = <0x27d>;
	};

	sai@2a640000 {
		compatible = "rockchip,rk3576-sai\0rockchip,sai-v1";
		reg = <0x00 0x2a640000 0x00 0x1000>;
		interrupts = <0x00 0xbf 0x04>;
		clocks = <0x02 0x56 0x02 0x57>;
		clock-names = "mclk\0hclk";
		dmas = <0xd7 0x00 0xd7 0x01>;
		dma-names = "tx\0rx";
		power-domains = <0x03 0x0a>;
		resets = <0x02 0x90 0x02 0x92>;
		reset-names = "m\0h";
		pinctrl-names = "default";
		pinctrl-0 = <0x134 0x135 0x136 0x137>;
		#sound-dai-cells = <0x00>;
		sound-name-prefix = "SAI4";
		status = "disabled";
		phandle = <0x27e>;
	};

	spdif-rx@2a650000 {
		compatible = "rockchip,rk3576-spdifrx\0rockchip,rk3308-spdifrx";
		reg = <0x00 0x2a650000 0x00 0x1000>;
		interrupts = <0x00 0xc7 0x04>;
		clocks = <0x02 0x49 0x02 0x48>;
		clock-names = "mclk\0hclk";
		dmas = <0xf5 0x08>;
		dma-names = "rx";
		power-domains = <0x03 0x0a>;
		resets = <0x02 0x7f>;
		reset-names = "spdifrx-m";
		pinctrl-names = "default";
		pinctrl-0 = <0x138>;
		#sound-dai-cells = <0x00>;
		status = "disabled";
		phandle = <0x27f>;
	};

	spdif-rx@2a660000 {
		compatible = "rockchip,rk3576-spdifrx\0rockchip,rk3308-spdifrx";
		reg = <0x00 0x2a660000 0x00 0x1000>;
		interrupts = <0x00 0xc8 0x04>;
		clocks = <0x02 0x4b 0x02 0x4a>;
		clock-names = "mclk\0hclk";
		dmas = <0xd7 0x10>;
		dma-names = "rx";
		power-domains = <0x03 0x0a>;
		resets = <0x02 0x81>;
		reset-names = "spdifrx-m";
		pinctrl-names = "default";
		pinctrl-0 = <0x139>;
		#sound-dai-cells = <0x00>;
		status = "disabled";
		phandle = <0x280>;
	};

	spdif-tx@2a670000 {
		compatible = "rockchip,rk3576-spdif\0rockchip,rk3568-spdif";
		reg = <0x00 0x2a670000 0x00 0x1000>;
		interrupts = <0x00 0xc3 0x04>;
		clocks = <0x02 0x5e 0x02 0x5d>;
		clock-names = "mclk\0hclk";
		dmas = <0x70 0x05>;
		dma-names = "tx";
		power-domains = <0x03 0x0a>;
		pinctrl-names = "default";
		pinctrl-0 = <0x13a>;
		#sound-dai-cells = <0x00>;
		status = "disabled";
		phandle = <0x281>;
	};

	spdif-tx@2a680000 {
		compatible = "rockchip,rk3576-spdif\0rockchip,rk3568-spdif";
		reg = <0x00 0x2a680000 0x00 0x1000>;
		interrupts = <0x00 0xc4 0x04>;
		clocks = <0x02 0x60 0x02 0x5f>;
		clock-names = "mclk\0hclk";
		dmas = <0xf5 0x05>;
		dma-names = "tx";
		power-domains = <0x03 0x0a>;
		pinctrl-names = "default";
		pinctrl-0 = <0x13b>;
		#sound-dai-cells = <0x00>;
		status = "okay";
		phandle = <0x1b1>;
	};

	acdcdig-dsm@2a6d0000 {
		compatible = "rockchip,rk3576-dsm";
		reg = <0x00 0x2a6d0000 0x00 0x1000>;
		clocks = <0x02 0x59 0x02 0x58>;
		clock-names = "dac\0pclk";
		resets = <0x02 0x94>;
		reset-names = "reset";
		rockchip,grf = <0xac>;
		power-domains = <0x03 0x0a>;
		pinctrl-names = "default";
		pinctrl-0 = <0x13c 0x13d 0x13e 0x13f>;
		#sound-dai-cells = <0x00>;
		status = "disabled";
		phandle = <0x282>;
	};

	pdm@2a6e0000 {
		compatible = "rockchip,rk3576-pdm";
		reg = <0x00 0x2a6e0000 0x00 0x1000>;
		interrupts = <0x00 0xcb 0x04>;
		clocks = <0x02 0x5c 0x02 0x5b 0x02 0x29>;
		clock-names = "pdm_clk\0pdm_hclk\0pdm_clk_out";
		assigned-clocks = <0x02 0x5c>;
		assigned-clock-parents = <0x02 0x27>;
		dmas = <0xf5 0x04>;
		dma-names = "rx";
		pinctrl-names = "default";
		pinctrl-0 = <0x140 0x141 0x142 0x143 0x144 0x145>;
		power-domains = <0x03 0x0a>;
		#sound-dai-cells = <0x00>;
		sound-name-prefix = "PDM1";
		status = "disabled";
		phandle = <0x1b3>;
	};

	interrupt-controller@2a701000 {
		compatible = "arm,gic-400";
		#interrupt-cells = <0x03>;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		interrupt-controller;
		reg = <0x00 0x2a701000 0x00 0x10000 0x00 0x2a702000 0x00 0x10000 0x00 0x2a704000 0x00 0x10000 0x00 0x2a706000 0x00 0x10000>;
		interrupts = <0x01 0x09 0xff08>;
		phandle = <0x01>;
	};

	hwspinlock@2ab00000 {
		compatible = "rockchip,hwspinlock";
		reg = <0x00 0x2ab00000 0x00 0x100>;
		#hwlock-cells = <0x01>;
		status = "disabled";
		phandle = <0x283>;
	};

	dma-controller@2ab90000 {
		compatible = "arm,pl330\0arm,primecell";
		reg = <0x00 0x2ab90000 0x00 0x4000>;
		interrupts = <0x00 0x20 0x04 0x00 0x21 0x04>;
		clocks = <0x02 0xc9>;
		clock-names = "apb_pclk";
		#dma-cells = <0x01>;
		arm,pl330-periph-burst;
		phandle = <0x70>;
	};

	dma-controller@2abb0000 {
		compatible = "arm,pl330\0arm,primecell";
		reg = <0x00 0x2abb0000 0x00 0x4000>;
		interrupts = <0x00 0x22 0x04 0x00 0x23 0x04>;
		clocks = <0x02 0xca>;
		clock-names = "apb_pclk";
		#dma-cells = <0x01>;
		arm,pl330-periph-burst;
		phandle = <0xf5>;
	};

	dma-controller@2abd0000 {
		compatible = "arm,pl330\0arm,primecell";
		reg = <0x00 0x2abd0000 0x00 0x4000>;
		interrupts = <0x00 0x24 0x04 0x00 0x25 0x04>;
		clocks = <0x02 0xcb>;
		clock-names = "apb_pclk";
		#dma-cells = <0x01>;
		arm,pl330-periph-burst;
		phandle = <0xd7>;
	};

	i3c-master@2abe0000 {
		compatible = "rockchip,i3c-master";
		reg = <0x00 0x2abe0000 0x00 0x1000>;
		interrupts = <0x00 0x62 0x04>;
		#address-cells = <0x03>;
		#size-cells = <0x00>;
		clocks = <0x02 0xcd 0x02 0xdb>;
		clock-names = "hclk\0i3c";
		dmas = <0x70 0x16 0x70 0x17>;
		dma-names = "rx\0tx";
		pinctrl-names = "default";
		pinctrl-0 = <0x146 0x147>;
		status = "disabled";
		phandle = <0x284>;
	};

	i3c-master@2abf0000 {
		compatible = "rockchip,i3c-master";
		reg = <0x00 0x2abf0000 0x00 0x1000>;
		interrupts = <0x00 0x63 0x04>;
		#address-cells = <0x03>;
		#size-cells = <0x00>;
		clocks = <0x02 0xce 0x02 0xdc>;
		clock-names = "hclk\0i3c";
		dmas = <0xf5 0x16 0xf5 0x17>;
		dma-names = "rx\0tx";
		pinctrl-names = "default";
		pinctrl-0 = <0x148 0x149>;
		status = "disabled";
		phandle = <0x285>;
	};

	can@2ac00000 {
		compatible = "rockchip,rk3576-canfd";
		reg = <0x00 0x2ac00000 0x00 0x1000>;
		interrupts = <0x00 0x79 0x04>;
		clocks = <0x02 0x6a 0x02 0x69>;
		clock-names = "baudclk\0apb_pclk";
		resets = <0x02 0xb7 0x02 0xb6>;
		reset-names = "can\0can-apb";
		dmas = <0x70 0x14>;
		dma-names = "rx";
		status = "disabled";
		phandle = <0x286>;
	};

	can@2ac10000 {
		compatible = "rockchip,rk3576-canfd";
		reg = <0x00 0x2ac10000 0x00 0x1000>;
		interrupts = <0x00 0x7a 0x04>;
		clocks = <0x02 0x6c 0x02 0x6b>;
		clock-names = "baudclk\0apb_pclk";
		resets = <0x02 0xb9 0x02 0xb8>;
		reset-names = "can\0can-apb";
		dmas = <0xf5 0x15>;
		dma-names = "rx";
		status = "disabled";
		phandle = <0x287>;
	};

	decompress@2ac30000 {
		compatible = "rockchip,hw-decompress";
		reg = <0x00 0x2ac30000 0x00 0x1000>;
		interrupts = <0x00 0x26 0x04>;
		clocks = <0x02 0xbf 0x02 0xc1 0x02 0xc0>;
		clock-names = "aclk\0dclk\0pclk";
		resets = <0x02 0x129>;
		reset-names = "dresetn";
		status = "disabled";
		phandle = <0x288>;
	};

	i2c@2ac40000 {
		compatible = "rockchip,rk3576-i2c\0rockchip,rk3399-i2c";
		reg = <0x00 0x2ac40000 0x00 0x1000>;
		clocks = <0x02 0x7a 0x02 0x6e>;
		clock-names = "i2c\0pclk";
		interrupts = <0x00 0x59 0x04>;
		pinctrl-names = "default";
		pinctrl-0 = <0x14a>;
		resets = <0x02 0xcc 0x02 0xc0>;
		reset-names = "i2c\0apb";
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "okay";
		phandle = <0x289>;

		pmic@23 {
			compatible = "rockchip,rk806";
			reg = <0x23>;
			interrupt-parent = <0x6f>;
			interrupts = <0x06 0x08>;
			pinctrl-names = "default\0pmic-power-off";
			pinctrl-0 = <0x14b 0x14c 0x14d 0x14e>;
			pinctrl-1 = <0x14f>;
			low_voltage_threshold = <0xbb8>;
			shutdown_voltage_threshold = <0xa8c>;
			shutdown_temperture_threshold = <0xa0>;
			hotdie_temperture_threshold = <0x73>;
			pmic-reset-func = <0x01>;
			buck5-feedback-disable;
			vcc1-supply = <0x150>;
			vcc2-supply = <0x150>;
			vcc3-supply = <0x150>;
			vcc4-supply = <0x150>;
			vcc5-supply = <0x150>;
			vcc6-supply = <0x150>;
			vcc7-supply = <0x150>;
			vcc8-supply = <0x150>;
			vcc9-supply = <0x150>;
			vcc10-supply = <0x150>;
			vcc11-supply = <0x151>;
			vcc12-supply = <0x150>;
			vcc13-supply = <0x152>;
			vcc14-supply = <0x152>;
			vcca-supply = <0x150>;
			phandle = <0x28a>;

			pwrkey {
				status = "okay";
			};

			pinctrl_rk806 {
				gpio-controller;
				#gpio-cells = <0x02>;
				phandle = <0x28b>;

				rk806_dvs1_null {
					pins = "gpio_pwrctrl2";
					function = "pin_fun0";
					phandle = <0x14c>;
				};

				rk806_dvs1_slp {
					pins = "gpio_pwrctrl1";
					function = "pin_fun1";
					phandle = <0x14f>;
				};

				rk806_dvs1_pwrdn {
					pins = "gpio_pwrctrl1";
					function = "pin_fun2";
					phandle = <0x28c>;
				};

				rk806_dvs1_rst {
					pins = "gpio_pwrctrl1";
					function = "pin_fun3";
					phandle = <0x28d>;
				};

				rk806_dvs2_null {
					pins = "gpio_pwrctrl2";
					function = "pin_fun0";
					phandle = <0x14d>;
				};

				rk806_dvs2_slp {
					pins = "gpio_pwrctrl2";
					function = "pin_fun1";
					phandle = <0x28e>;
				};

				rk806_dvs2_pwrdn {
					pins = "gpio_pwrctrl2";
					function = "pin_fun2";
					phandle = <0x28f>;
				};

				rk806_dvs2_rst {
					pins = "gpio_pwrctrl2";
					function = "pin_fun3";
					phandle = <0x290>;
				};

				rk806_dvs2_dvs {
					pins = "gpio_pwrctrl2";
					function = "pin_fun4";
					phandle = <0x291>;
				};

				rk806_dvs2_gpio {
					pins = "gpio_pwrctrl2";
					function = "pin_fun5";
					phandle = <0x292>;
				};

				rk806_dvs3_null {
					pins = "gpio_pwrctrl3";
					function = "pin_fun0";
					phandle = <0x14e>;
				};

				rk806_dvs3_slp {
					pins = "gpio_pwrctrl3";
					function = "pin_fun1";
					phandle = <0x293>;
				};

				rk806_dvs3_pwrdn {
					pins = "gpio_pwrctrl3";
					function = "pin_fun2";
					phandle = <0x294>;
				};

				rk806_dvs3_rst {
					pins = "gpio_pwrctrl3";
					function = "pin_fun3";
					phandle = <0x295>;
				};

				rk806_dvs3_dvs {
					pins = "gpio_pwrctrl3";
					function = "pin_fun4";
					phandle = <0x296>;
				};

				rk806_dvs3_gpio {
					pins = "gpio_pwrctrl3";
					function = "pin_fun5";
					phandle = <0x297>;
				};
			};

			regulators {

				DCDC_REG1 {
					regulator-always-on;
					regulator-boot-on;
					regulator-init-microvolt = <0xcf850>;
					regulator-min-microvolt = <0x86470>;
					regulator-max-microvolt = <0xe7ef0>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vdd_cpu_big_s0";
					regulator-enable-ramp-delay = <0x190>;
					phandle = <0x11>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				DCDC_REG2 {
					regulator-boot-on;
					regulator-min-microvolt = <0x86470>;
					regulator-max-microvolt = <0xe7ef0>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vdd_npu_s0";
					regulator-enable-ramp-delay = <0x190>;
					phandle = <0x5e>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				DCDC_REG3 {
					regulator-always-on;
					regulator-boot-on;
					regulator-init-microvolt = <0xcf850>;
					regulator-min-microvolt = <0x86470>;
					regulator-max-microvolt = <0xe7ef0>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vdd_cpu_lit_s0";
					phandle = <0x0f>;

					regulator-state-mem {
						regulator-off-in-suspend;
						regulator-suspend-microvolt = <0xb71b0>;
					};
				};

				DCDC_REG4 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x325aa0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-name = "vcc_3v3_s3";
					phandle = <0x1b6>;

					regulator-state-mem {
						regulator-on-in-suspend;
						regulator-suspend-microvolt = <0x325aa0>;
					};
				};

				DCDC_REG5 {
					regulator-boot-on;
					regulator-init-microvolt = <0xb71b0>;
					regulator-min-microvolt = <0x86470>;
					regulator-max-microvolt = <0xdbba0>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vdd_gpu_s0";
					regulator-enable-ramp-delay = <0x190>;
					phandle = <0xa6>;

					regulator-state-mem {
						regulator-off-in-suspend;
						regulator-suspend-microvolt = <0xcf850>;
					};
				};

				DCDC_REG6 {
					regulator-always-on;
					regulator-boot-on;
					regulator-name = "vddq_ddr_s0";
					phandle = <0x298>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				DCDC_REG7 {
					regulator-always-on;
					regulator-boot-on;
					regulator-init-microvolt = <0xb71b0>;
					regulator-min-microvolt = <0x86470>;
					regulator-max-microvolt = "\0\f5";
					regulator-name = "vdd_logic_s0";
					phandle = <0x34>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				DCDC_REG8 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-name = "vcc_1v8_s3";
					phandle = <0x1b5>;

					regulator-state-mem {
						regulator-on-in-suspend;
						regulator-suspend-microvolt = <0x1b7740>;
					};
				};

				DCDC_REG9 {
					regulator-always-on;
					regulator-boot-on;
					regulator-name = "vdd2_ddr_s3";
					phandle = <0x299>;

					regulator-state-mem {
						regulator-on-in-suspend;
					};
				};

				DCDC_REG10 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x86470>;
					regulator-max-microvolt = <0x124f80>;
					regulator-name = "vdd_ddr_s0";
					phandle = <0x33>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				PLDO_REG1 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-name = "vcca_1v8_s0";
					phandle = <0x18a>;

					regulator-state-mem {
						regulator-on-in-suspend;
					};
				};

				PLDO_REG2 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-name = "vcca1v8_pldo2_s0";
					phandle = <0x29a>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				PLDO_REG3 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					regulator-name = "vdda_1v2_s0";
					phandle = <0x29b>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				PLDO_REG4 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x325aa0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-name = "vcca_3v3_s0";
					phandle = <0x29c>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				PLDO_REG5 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-name = "vccio_sd_s0";
					phandle = <0x119>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				PLDO_REG6 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-name = "vcca1v8_pldo6_s3";
					phandle = <0x29d>;

					regulator-state-mem {
						regulator-on-in-suspend;
						regulator-suspend-microvolt = <0x1b7740>;
					};
				};

				NLDO_REG1 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0xb71b0>;
					regulator-max-microvolt = <0xb71b0>;
					regulator-name = "vdd_0v75_s3";
					phandle = <0x29e>;

					regulator-state-mem {
						regulator-on-in-suspend;
						regulator-suspend-microvolt = <0xb71b0>;
					};
				};

				NLDO_REG2 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0xcf850>;
					regulator-max-microvolt = <0xcf850>;
					regulator-name = "vdda_ddr_pll_s0";
					phandle = <0x29f>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				NLDO_REG3 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0xcc77c>;
					regulator-max-microvolt = <0xcc77c>;
					regulator-name = "vdda0v75_hdmi_s0";
					phandle = <0x2a0>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				NLDO_REG4 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0xcf850>;
					regulator-max-microvolt = <0xcf850>;
					regulator-name = "vdda_0v85_s0";
					phandle = <0x2a1>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				NLDO_REG5 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0xb71b0>;
					regulator-max-microvolt = <0xb71b0>;
					regulator-name = "vdda_0v75_s0";
					phandle = <0x2a2>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};
			};
		};
	};

	i2c@2ac50000 {
		compatible = "rockchip,rk3576-i2c\0rockchip,rk3399-i2c";
		reg = <0x00 0x2ac50000 0x00 0x1000>;
		clocks = <0x02 0x7b 0x02 0x6f>;
		clock-names = "i2c\0pclk";
		interrupts = <0x00 0x5a 0x04>;
		pinctrl-names = "default";
		pinctrl-0 = <0x153>;
		resets = <0x02 0xcd 0x02 0xc1>;
		reset-names = "i2c\0apb";
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "okay";
		phandle = <0x2a3>;

		hym8563@51 {
			compatible = "haoyu,hym8563";
			reg = <0x51>;
			#clock-cells = <0x00>;
			clock-frequency = <0x8000>;
			clock-output-names = "hym8563";
			pinctrl-names = "default";
			pinctrl-0 = <0x154>;
			interrupt-parent = <0x6f>;
			interrupts = <0x00 0x08>;
			wakeup-source;
			phandle = <0x2a4>;
		};
	};

	i2c@2ac60000 {
		compatible = "rockchip,rk3576-i2c\0rockchip,rk3399-i2c";
		reg = <0x00 0x2ac60000 0x00 0x1000>;
		clocks = <0x02 0x7c 0x02 0x70>;
		clock-names = "i2c\0pclk";
		interrupts = <0x00 0x5b 0x04>;
		pinctrl-names = "default";
		pinctrl-0 = <0x155>;
		resets = <0x02 0xce 0x02 0xc2>;
		reset-names = "i2c\0apb";
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "disabled";
		phandle = <0x2a5>;

		es8388@10 {
			status = "disabled";
			#sound-dai-cells = <0x00>;
			compatible = "everest,es8388\0everest,es8323";
			reg = <0x10>;
			phandle = <0x1ac>;
		};
	};

	i2c@2ac70000 {
		compatible = "rockchip,rk3576-i2c\0rockchip,rk3399-i2c";
		reg = <0x00 0x2ac70000 0x00 0x1000>;
		clocks = <0x02 0x7d 0x02 0x71>;
		clock-names = "i2c\0pclk";
		interrupts = <0x00 0x5c 0x04>;
		pinctrl-names = "default";
		pinctrl-0 = <0x156>;
		resets = <0x02 0xcf 0x02 0xc3>;
		reset-names = "i2c\0apb";
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "okay";
		phandle = <0x2a6>;

		imx415@1a {
			compatible = "sony,imx415";
			reg = <0x1a>;
			clocks = <0x02 0x38>;
			clock-names = "xvclk";
			pinctrl-names = "default";
			pinctrl-0 = <0x157>;
			power-domains = <0x03 0x0f>;
			avdd-supply = <0x158>;
			reset-gpios = <0x113 0x16 0x01>;
			rockchip,camera-module-index = <0x00>;
			rockchip,camera-module-facing = "back";
			rockchip,camera-module-name = "CMK-OT2022-PX1";
			rockchip,camera-module-lens-name = "IR0147-50IRC-8M-F20";
			phandle = <0x2a7>;

			port {

				endpoint {
					remote-endpoint = <0x159>;
					data-lanes = <0x01 0x02 0x03 0x04>;
					phandle = <0x21>;
				};
			};
		};

		imx464-0@1a {
			compatible = "sony,imx464";
			status = "okay";
			reg = <0x1a>;
			clocks = <0x02 0x38>;
			clock-names = "xvclk";
			power-domains = <0x03 0x0f>;
			reset-gpios = <0x113 0x16 0x00>;
			pwdn-gpios = <0x109 0x1c 0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x157>;
			avdd-supply = <0x158>;
			rockchip,camera-module-index = <0x00>;
			rockchip,camera-module-facing = "back";
			rockchip,camera-module-name = "CMK-OT1980-PX1";
			rockchip,camera-module-lens-name = "SHG102";
			phandle = <0x2a8>;

			port {

				endpoint {
					remote-endpoint = <0x15a>;
					data-lanes = <0x01 0x02>;
					phandle = <0x22>;
				};
			};
		};

		sc4336@30 {
			compatible = "smartsens,sc4336";
			status = "okay";
			reg = <0x30>;
			clocks = <0x02 0x38>;
			clock-names = "xvclk";
			power-domains = <0x03 0x0f>;
			pinctrl-names = "default";
			reset-gpios = <0x113 0x16 0x00>;
			pwdn-gpios = <0x109 0x1c 0x00>;
			pinctrl-0 = <0x157>;
			avdd-supply = <0x158>;
			rockchip,camera-module-index = <0x00>;
			rockchip,camera-module-facing = "back";
			rockchip,camera-module-name = "OT01";
			rockchip,camera-module-lens-name = "40IRC_F16";
			phandle = <0x2a9>;

			port {

				endpoint {
					remote-endpoint = <0x15b>;
					data-lanes = <0x01 0x02>;
					phandle = <0x24>;
				};
			};
		};

		imx464-1@36 {
			compatible = "sony,imx464";
			status = "okay";
			reg = <0x36>;
			clocks = <0x02 0x38>;
			clock-names = "xvclk";
			power-domains = <0x03 0x0f>;
			pinctrl-names = "default";
			reset-gpios = <0x113 0x16 0x00>;
			pwdn-gpios = <0x109 0x1c 0x00>;
			pinctrl-0 = <0x157>;
			avdd-supply = <0x158>;
			rockchip,camera-module-index = <0x00>;
			rockchip,camera-module-facing = "back";
			rockchip,camera-module-name = "CMK-OT1980-PX1";
			rockchip,camera-module-lens-name = "SHG102";
			phandle = <0x2aa>;

			port {

				endpoint {
					remote-endpoint = <0x15c>;
					data-lanes = <0x01 0x02>;
					phandle = <0x23>;
				};
			};
		};

		os04a10@36 {
			compatible = "ovti,os04a10";
			status = "okay";
			reg = <0x36>;
			clocks = <0x02 0x38>;
			clock-names = "xvclk";
			power-domains = <0x03 0x0f>;
			pinctrl-names = "default";
			reset-gpios = <0x113 0x16 0x01>;
			pwdn-gpios = <0x109 0x1c 0x00>;
			pinctrl-0 = <0x157>;
			avdd-supply = <0x158>;
			rockchip,camera-module-index = <0x00>;
			rockchip,camera-module-facing = "back";
			rockchip,camera-module-name = "CMK-OT1607-FV1";
			rockchip,camera-module-lens-name = "M12-40IRC-4MP-F16";
			phandle = <0x2ab>;

			port {

				endpoint {
					remote-endpoint = <0x15d>;
					data-lanes = <0x01 0x02>;
					phandle = <0x25>;
				};
			};
		};
	};

	i2c@2ac80000 {
		compatible = "rockchip,rk3576-i2c\0rockchip,rk3399-i2c";
		reg = <0x00 0x2ac80000 0x00 0x1000>;
		clocks = <0x02 0x7e 0x02 0x72>;
		clock-names = "i2c\0pclk";
		interrupts = <0x00 0x5d 0x04>;
		pinctrl-names = "default";
		pinctrl-0 = <0x15e>;
		resets = <0x02 0xd0 0x02 0xc4>;
		reset-names = "i2c\0apb";
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "disabled";
		phandle = <0x2ac>;
	};

	i2c@2ac90000 {
		compatible = "rockchip,rk3576-i2c\0rockchip,rk3399-i2c";
		reg = <0x00 0x2ac90000 0x00 0x1000>;
		clocks = <0x02 0x7f 0x02 0x73>;
		clock-names = "i2c\0pclk";
		interrupts = <0x00 0x5e 0x04>;
		pinctrl-names = "default";
		pinctrl-0 = <0x15f>;
		resets = <0x02 0xd1 0x02 0xc5>;
		reset-names = "i2c\0apb";
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "disabled";
		phandle = <0x2ad>;
	};

	i2c@2aca0000 {
		compatible = "rockchip,rk3576-i2c\0rockchip,rk3399-i2c";
		reg = <0x00 0x2aca0000 0x00 0x1000>;
		clocks = <0x02 0x80 0x02 0x74>;
		clock-names = "i2c\0pclk";
		interrupts = <0x00 0x5f 0x04>;
		pinctrl-names = "default";
		pinctrl-0 = <0x160>;
		resets = <0x02 0xd2 0x02 0xc6>;
		reset-names = "i2c\0apb";
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "okay";
		phandle = <0x2ae>;

		icm_acc@68 {
			status = "okay";
			compatible = "icm42607_acc";
			reg = <0x68>;
			irq-gpio = <0x161 0x1d 0x01>;
			irq_enable = <0x00>;
			poll_delay_ms = <0x1e>;
			type = <0x02>;
			layout = <0x04>;
			phandle = <0x2af>;
		};

		icm_gyro@68 {
			status = "okay";
			compatible = "icm42607_gyro";
			reg = <0x68>;
			poll_delay_ms = <0x1e>;
			type = <0x04>;
			layout = <0x04>;
			phandle = <0x2b0>;
		};
	};

	i2c@2acb0000 {
		compatible = "rockchip,rk3576-i2c\0rockchip,rk3399-i2c";
		reg = <0x00 0x2acb0000 0x00 0x1000>;
		clocks = <0x02 0x81 0x02 0x75>;
		clock-names = "i2c\0pclk";
		interrupts = <0x00 0x60 0x04>;
		pinctrl-names = "default";
		pinctrl-0 = <0x162>;
		resets = <0x02 0xd3 0x02 0xc7>;
		reset-names = "i2c\0apb";
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "disabled";
		phandle = <0x2b1>;
	};

	timer@2acc0000 {
		compatible = "rockchip,rk3576-timer\0rockchip,rk3288-timer";
		reg = <0x00 0x2acc0000 0x00 0x20>;
		interrupts = <0x00 0x2d 0x04>;
		clocks = <0x02 0xad 0x02 0xb0>;
		clock-names = "pclk\0timer";
		phandle = <0x2b2>;
	};

	watchdog@2ace0000 {
		compatible = "snps,dw-wdt";
		reg = <0x00 0x2ace0000 0x00 0x100>;
		clocks = <0x02 0xa8 0x02 0xa7>;
		clock-names = "tclk\0pclk";
		interrupts = <0x00 0x28 0x04>;
		status = "okay";
		phandle = <0x2b3>;
	};

	spi@2acf0000 {
		compatible = "rockchip,rk3066-spi";
		reg = <0x00 0x2acf0000 0x00 0x1000>;
		interrupts = <0x00 0x74 0x04>;
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		clocks = <0x02 0xa2 0x02 0x9d>;
		clock-names = "spiclk\0apb_pclk";
		dmas = <0x70 0x0e 0x70 0x0f>;
		dma-names = "tx\0rx";
		pinctrl-names = "default";
		pinctrl-0 = <0x163 0x164 0x165>;
		num-cs = <0x02>;
		status = "disabled";
		phandle = <0x2b4>;
	};

	spi@2ad00000 {
		compatible = "rockchip,rk3066-spi";
		reg = <0x00 0x2ad00000 0x00 0x1000>;
		interrupts = <0x00 0x75 0x04>;
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		clocks = <0x02 0xa3 0x02 0x9e>;
		clock-names = "spiclk\0apb_pclk";
		dmas = <0x70 0x10 0x70 0x11>;
		dma-names = "tx\0rx";
		pinctrl-names = "default";
		pinctrl-0 = <0x166 0x167 0x168>;
		num-cs = <0x02>;
		status = "disabled";
		phandle = <0x2b5>;
	};

	spi@2ad10000 {
		compatible = "rockchip,rk3066-spi";
		reg = <0x00 0x2ad10000 0x00 0x1000>;
		interrupts = <0x00 0x76 0x04>;
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		clocks = <0x02 0xa4 0x02 0x9f>;
		clock-names = "spiclk\0apb_pclk";
		dmas = <0xf5 0x0f 0xf5 0x10>;
		dma-names = "tx\0rx";
		pinctrl-names = "default";
		pinctrl-0 = <0x169 0x16a 0x16b>;
		num-cs = <0x02>;
		status = "disabled";
		phandle = <0x2b6>;
	};

	spi@2ad20000 {
		compatible = "rockchip,rk3066-spi";
		reg = <0x00 0x2ad20000 0x00 0x1000>;
		interrupts = <0x00 0x77 0x04>;
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		clocks = <0x02 0xa5 0x02 0xa0>;
		clock-names = "spiclk\0apb_pclk";
		dmas = <0xf5 0x11 0xf5 0x12>;
		dma-names = "tx\0rx";
		pinctrl-names = "default";
		pinctrl-0 = <0x16c 0x16d 0x16e>;
		num-cs = <0x02>;
		status = "disabled";
		phandle = <0x2b7>;
	};

	spi@2ad30000 {
		compatible = "rockchip,rk3066-spi";
		reg = <0x00 0x2ad30000 0x00 0x1000>;
		interrupts = <0x00 0x78 0x04>;
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		clocks = <0x02 0xa6 0x02 0xa1>;
		clock-names = "spiclk\0apb_pclk";
		dmas = <0xd7 0x0c 0xd7 0x0d>;
		dma-names = "tx\0rx";
		pinctrl-names = "default";
		pinctrl-0 = <0x16f 0x170 0x171>;
		num-cs = <0x02>;
		status = "disabled";
		phandle = <0x2b8>;
	};

	serial@2ad40000 {
		compatible = "rockchip,rk3576-uart\0snps,dw-apb-uart";
		reg = <0x00 0x2ad40000 0x00 0x100>;
		interrupts = <0x00 0x4c 0x04>;
		clocks = <0x02 0x92 0x02 0x87>;
		clock-names = "baudclk\0apb_pclk";
		reg-shift = <0x02>;
		reg-io-width = <0x04>;
		dmas = <0x70 0x06 0x70 0x07>;
		pinctrl-names = "default";
		pinctrl-0 = <0x172>;
		status = "disabled";
		phandle = <0x2b9>;
	};

	serial@2ad50000 {
		compatible = "rockchip,rk3576-uart\0snps,dw-apb-uart";
		reg = <0x00 0x2ad50000 0x00 0x100>;
		interrupts = <0x00 0x4e 0x04>;
		clocks = <0x02 0x93 0x02 0x88>;
		clock-names = "baudclk\0apb_pclk";
		reg-shift = <0x02>;
		reg-io-width = <0x04>;
		dmas = <0x70 0x0a 0x70 0x0b>;
		pinctrl-names = "default";
		pinctrl-0 = <0x173>;
		status = "disabled";
		phandle = <0x2ba>;
	};

	serial@2ad60000 {
		compatible = "rockchip,rk3576-uart\0snps,dw-apb-uart";
		reg = <0x00 0x2ad60000 0x00 0x100>;
		interrupts = <0x00 0x4f 0x04>;
		clocks = <0x02 0x94 0x02 0x89>;
		clock-names = "baudclk\0apb_pclk";
		reg-shift = <0x02>;
		reg-io-width = <0x04>;
		dmas = <0x70 0x0c 0x70 0x0d>;
		pinctrl-names = "default";
		pinctrl-0 = <0x174>;
		status = "disabled";
		phandle = <0x2bb>;
	};

	serial@2ad70000 {
		compatible = "rockchip,rk3576-uart\0snps,dw-apb-uart";
		reg = <0x00 0x2ad70000 0x00 0x100>;
		interrupts = <0x00 0x50 0x04>;
		clocks = <0x02 0x95 0x02 0x8a>;
		clock-names = "baudclk\0apb_pclk";
		reg-shift = <0x02>;
		reg-io-width = <0x04>;
		dmas = <0xf5 0x09 0xf5 0x0a>;
		pinctrl-names = "default";
		pinctrl-0 = <0x175 0x176>;
		status = "okay";
		phandle = <0x2bc>;
	};

	serial@2ad80000 {
		compatible = "rockchip,rk3576-uart\0snps,dw-apb-uart";
		reg = <0x00 0x2ad80000 0x00 0x100>;
		interrupts = <0x00 0x51 0x04>;
		clocks = <0x02 0x96 0x02 0x8b>;
		clock-names = "baudclk\0apb_pclk";
		reg-shift = <0x02>;
		reg-io-width = <0x04>;
		dmas = <0xf5 0x0b 0xf5 0x0c>;
		pinctrl-names = "default";
		pinctrl-0 = <0x177>;
		status = "disabled";
		phandle = <0x2bd>;
	};

	serial@2ad90000 {
		compatible = "rockchip,rk3576-uart\0snps,dw-apb-uart";
		reg = <0x00 0x2ad90000 0x00 0x100>;
		interrupts = <0x00 0x52 0x04>;
		clocks = <0x02 0x97 0x02 0x8c>;
		clock-names = "baudclk\0apb_pclk";
		reg-shift = <0x02>;
		reg-io-width = <0x04>;
		dmas = <0xf5 0x0d 0xf5 0x0e>;
		pinctrl-names = "default";
		pinctrl-0 = <0x178>;
		status = "disabled";
		phandle = <0x2be>;
	};

	serial@2ada0000 {
		compatible = "rockchip,rk3576-uart\0snps,dw-apb-uart";
		reg = <0x00 0x2ada0000 0x00 0x100>;
		interrupts = <0x00 0x53 0x04>;
		clocks = <0x02 0x98 0x02 0x8d>;
		clock-names = "baudclk\0apb_pclk";
		reg-shift = <0x02>;
		reg-io-width = <0x04>;
		dmas = <0xd7 0x06 0xd7 0x07>;
		pinctrl-names = "default";
		pinctrl-0 = <0x179>;
		status = "disabled";
		phandle = <0x2bf>;
	};

	serial@2adb0000 {
		compatible = "rockchip,rk3576-uart\0snps,dw-apb-uart";
		reg = <0x00 0x2adb0000 0x00 0x100>;
		interrupts = <0x00 0x54 0x04>;
		clocks = <0x02 0x99 0x02 0x8e>;
		clock-names = "baudclk\0apb_pclk";
		reg-shift = <0x02>;
		reg-io-width = <0x04>;
		dmas = <0xd7 0x08 0xd7 0x09>;
		pinctrl-names = "default";
		pinctrl-0 = <0x17a>;
		status = "disabled";
		phandle = <0x2c0>;
	};

	serial@2adc0000 {
		compatible = "rockchip,rk3576-uart\0snps,dw-apb-uart";
		reg = <0x00 0x2adc0000 0x00 0x100>;
		interrupts = <0x00 0x55 0x04>;
		clocks = <0x02 0x9a 0x02 0x8f>;
		clock-names = "baudclk\0apb_pclk";
		reg-shift = <0x02>;
		reg-io-width = <0x04>;
		dmas = <0xd7 0x0a 0xd7 0x0b>;
		pinctrl-names = "default";
		pinctrl-0 = <0x17b>;
		status = "disabled";
		phandle = <0x2c1>;
	};

	pwm@2add0000 {
		compatible = "rockchip,rk3576-pwm";
		reg = <0x00 0x2add0000 0x00 0x1000>;
		interrupts = <0x00 0x66 0x04>;
		#pwm-cells = <0x03>;
		pinctrl-names = "active";
		pinctrl-0 = <0x17c>;
		clocks = <0x02 0xaa 0x02 0xa9>;
		clock-names = "pwm\0pclk";
		status = "disabled";
		phandle = <0x2c2>;
	};

	pwm@2add1000 {
		compatible = "rockchip,rk3576-pwm";
		reg = <0x00 0x2add1000 0x00 0x1000>;
		interrupts = <0x00 0x67 0x04>;
		#pwm-cells = <0x03>;
		pinctrl-names = "active";
		pinctrl-0 = <0x17d>;
		clocks = <0x02 0xaa 0x02 0xa9>;
		clock-names = "pwm\0pclk";
		status = "okay";
		phandle = <0x19f>;
	};

	pwm@2add2000 {
		compatible = "rockchip,rk3576-pwm";
		reg = <0x00 0x2add2000 0x00 0x1000>;
		interrupts = <0x00 0x68 0x04>;
		#pwm-cells = <0x03>;
		pinctrl-names = "active";
		pinctrl-0 = <0x17e>;
		clocks = <0x02 0xaa 0x02 0xa9>;
		clock-names = "pwm\0pclk";
		status = "disabled";
		phandle = <0x2c3>;
	};

	pwm@2add3000 {
		compatible = "rockchip,rk3576-pwm";
		reg = <0x00 0x2add3000 0x00 0x1000>;
		interrupts = <0x00 0x69 0x04>;
		#pwm-cells = <0x03>;
		pinctrl-names = "active";
		pinctrl-0 = <0x17f>;
		clocks = <0x02 0xaa 0x02 0xa9>;
		clock-names = "pwm\0pclk";
		status = "disabled";
		phandle = <0x2c4>;
	};

	pwm@2add4000 {
		compatible = "rockchip,rk3576-pwm";
		reg = <0x00 0x2add4000 0x00 0x1000>;
		interrupts = <0x00 0x6a 0x04>;
		#pwm-cells = <0x03>;
		pinctrl-names = "active";
		pinctrl-0 = <0x180>;
		clocks = <0x02 0xaa 0x02 0xa9>;
		clock-names = "pwm\0pclk";
		status = "disabled";
		phandle = <0x2c5>;
	};

	pwm@2add5000 {
		compatible = "rockchip,rk3576-pwm";
		reg = <0x00 0x2add5000 0x00 0x1000>;
		interrupts = <0x00 0x6b 0x04>;
		#pwm-cells = <0x03>;
		pinctrl-names = "active";
		pinctrl-0 = <0x181>;
		clocks = <0x02 0xaa 0x02 0xa9>;
		clock-names = "pwm\0pclk";
		status = "disabled";
		phandle = <0x2c6>;
	};

	pwm@2ade0000 {
		compatible = "rockchip,rk3576-pwm";
		reg = <0x00 0x2ade0000 0x00 0x1000>;
		interrupts = <0x00 0x6c 0x04>;
		#pwm-cells = <0x03>;
		pinctrl-names = "active";
		pinctrl-0 = <0x182>;
		clocks = <0x02 0xd4 0x02 0xd3>;
		clock-names = "pwm\0pclk";
		status = "disabled";
		phandle = <0x2c7>;
	};

	pwm@2ade1000 {
		compatible = "rockchip,rk3576-pwm";
		reg = <0x00 0x2ade1000 0x00 0x1000>;
		interrupts = <0x00 0x6d 0x04>;
		#pwm-cells = <0x03>;
		pinctrl-names = "active";
		pinctrl-0 = <0x183>;
		clocks = <0x02 0xd4 0x02 0xd3>;
		clock-names = "pwm\0pclk";
		status = "disabled";
		phandle = <0x2c8>;
	};

	pwm@2ade2000 {
		compatible = "rockchip,rk3576-pwm";
		reg = <0x00 0x2ade2000 0x00 0x1000>;
		interrupts = <0x00 0x6e 0x04>;
		#pwm-cells = <0x03>;
		pinctrl-names = "active";
		pinctrl-0 = <0x184>;
		clocks = <0x02 0xd4 0x02 0xd3>;
		clock-names = "pwm\0pclk";
		status = "disabled";
		phandle = <0x2c9>;
	};

	pwm@2ade3000 {
		compatible = "rockchip,rk3576-pwm";
		reg = <0x00 0x2ade3000 0x00 0x1000>;
		interrupts = <0x00 0x6f 0x04>;
		#pwm-cells = <0x03>;
		pinctrl-names = "active";
		pinctrl-0 = <0x185>;
		clocks = <0x02 0xd4 0x02 0xd3>;
		clock-names = "pwm\0pclk";
		status = "disabled";
		phandle = <0x2ca>;
	};

	pwm@2ade4000 {
		compatible = "rockchip,rk3576-pwm";
		reg = <0x00 0x2ade4000 0x00 0x1000>;
		interrupts = <0x00 0x70 0x04>;
		#pwm-cells = <0x03>;
		pinctrl-names = "active";
		pinctrl-0 = <0x186>;
		clocks = <0x02 0xd4 0x02 0xd3>;
		clock-names = "pwm\0pclk";
		status = "disabled";
		phandle = <0x2cb>;
	};

	pwm@2ade5000 {
		compatible = "rockchip,rk3576-pwm";
		reg = <0x00 0x2ade5000 0x00 0x1000>;
		interrupts = <0x00 0x71 0x04>;
		#pwm-cells = <0x03>;
		pinctrl-names = "active";
		pinctrl-0 = <0x187>;
		clocks = <0x02 0xd4 0x02 0xd3>;
		clock-names = "pwm\0pclk";
		status = "disabled";
		phandle = <0x2cc>;
	};

	pwm@2ade6000 {
		compatible = "rockchip,rk3576-pwm";
		reg = <0x00 0x2ade6000 0x00 0x1000>;
		interrupts = <0x00 0x72 0x04>;
		#pwm-cells = <0x03>;
		pinctrl-names = "active";
		pinctrl-0 = <0x188>;
		clocks = <0x02 0xd4 0x02 0xd3>;
		clock-names = "pwm\0pclk";
		status = "disabled";
		phandle = <0x2cd>;
	};

	pwm@2ade7000 {
		compatible = "rockchip,rk3576-pwm";
		reg = <0x00 0x2ade7000 0x00 0x1000>;
		interrupts = <0x00 0x73 0x04>;
		#pwm-cells = <0x03>;
		pinctrl-names = "active";
		pinctrl-0 = <0x189>;
		clocks = <0x02 0xd4 0x02 0xd3>;
		clock-names = "pwm\0pclk";
		status = "disabled";
		phandle = <0x2ce>;
	};

	adc@2ae00000 {
		compatible = "rockchip,rk3576-saradc\0rockchip,rk3588-saradc";
		reg = <0x00 0x2ae00000 0x00 0x10000>;
		interrupts = <0x00 0x7c 0x04>;
		#io-channel-cells = <0x01>;
		clocks = <0x02 0x84 0x02 0x83>;
		clock-names = "saradc\0apb_pclk";
		resets = <0x02 0xd6>;
		reset-names = "saradc-apb";
		status = "okay";
		vref-supply = <0x18a>;
		phandle = <0x19e>;
	};

	mailbox@2ae50000 {
		compatible = "rockchip,rk3576-mailbox";
		reg = <0x00 0x2ae50000 0x00 0x20>;
		interrupts = <0x00 0x7d 0x04>;
		clocks = <0x02 0xb6>;
		clock-names = "pclk_mailbox";
		#mbox-cells = <0x01>;
		status = "disabled";
		phandle = <0x2cf>;
	};

	mailbox@2ae51000 {
		compatible = "rockchip,rk3576-mailbox";
		reg = <0x00 0x2ae51000 0x00 0x20>;
		interrupts = <0x00 0x7e 0x04>;
		clocks = <0x02 0xb6>;
		clock-names = "pclk_mailbox";
		#mbox-cells = <0x01>;
		status = "disabled";
		phandle = <0x2d0>;
	};

	mailbox@2ae52000 {
		compatible = "rockchip,rk3576-mailbox";
		reg = <0x00 0x2ae52000 0x00 0x20>;
		interrupts = <0x00 0x7f 0x04>;
		clocks = <0x02 0xb6>;
		clock-names = "pclk_mailbox";
		#mbox-cells = <0x01>;
		status = "disabled";
		phandle = <0x2d1>;
	};

	mailbox@2ae53000 {
		compatible = "rockchip,rk3576-mailbox";
		reg = <0x00 0x2ae53000 0x00 0x20>;
		interrupts = <0x00 0x80 0x04>;
		clocks = <0x02 0xb6>;
		clock-names = "pclk_mailbox";
		#mbox-cells = <0x01>;
		status = "disabled";
		phandle = <0x2d2>;
	};

	mailbox@2ae54000 {
		compatible = "rockchip,rk3576-mailbox";
		reg = <0x00 0x2ae54000 0x00 0x20>;
		interrupts = <0x00 0x81 0x04>;
		clocks = <0x02 0xb6>;
		clock-names = "pclk_mailbox";
		#mbox-cells = <0x01>;
		status = "disabled";
		phandle = <0x2d3>;
	};

	mailbox@2ae55000 {
		compatible = "rockchip,rk3576-mailbox";
		reg = <0x00 0x2ae55000 0x00 0x20>;
		interrupts = <0x00 0x82 0x04>;
		clocks = <0x02 0xb6>;
		clock-names = "pclk_mailbox";
		#mbox-cells = <0x01>;
		status = "disabled";
		phandle = <0x2d4>;
	};

	mailbox@2ae56000 {
		compatible = "rockchip,rk3576-mailbox";
		reg = <0x00 0x2ae56000 0x00 0x20>;
		interrupts = <0x00 0x83 0x04>;
		clocks = <0x02 0xb6>;
		clock-names = "pclk_mailbox";
		#mbox-cells = <0x01>;
		status = "disabled";
		phandle = <0x2d5>;
	};

	mailbox@2ae57000 {
		compatible = "rockchip,rk3576-mailbox";
		reg = <0x00 0x2ae57000 0x00 0x20>;
		interrupts = <0x00 0x84 0x04>;
		clocks = <0x02 0xb6>;
		clock-names = "pclk_mailbox";
		#mbox-cells = <0x01>;
		status = "disabled";
		phandle = <0x2d6>;
	};

	mailbox@2ae58000 {
		compatible = "rockchip,rk3576-mailbox";
		reg = <0x00 0x2ae58000 0x00 0x20>;
		interrupts = <0x00 0x85 0x04>;
		clocks = <0x02 0xb6>;
		clock-names = "pclk_mailbox";
		#mbox-cells = <0x01>;
		status = "disabled";
		phandle = <0x2d7>;
	};

	mailbox@2ae59000 {
		compatible = "rockchip,rk3576-mailbox";
		reg = <0x00 0x2ae59000 0x00 0x20>;
		interrupts = <0x00 0x86 0x04>;
		clocks = <0x02 0xb6>;
		clock-names = "pclk_mailbox";
		#mbox-cells = <0x01>;
		status = "disabled";
		phandle = <0x2d8>;
	};

	mailbox@2ae5a000 {
		compatible = "rockchip,rk3576-mailbox";
		reg = <0x00 0x2ae5a000 0x00 0x20>;
		interrupts = <0x00 0x87 0x04>;
		clocks = <0x02 0xb6>;
		clock-names = "pclk_mailbox";
		#mbox-cells = <0x01>;
		status = "disabled";
		phandle = <0x2d9>;
	};

	mailbox@2ae5b000 {
		compatible = "rockchip,rk3576-mailbox";
		reg = <0x00 0x2ae5b000 0x00 0x20>;
		interrupts = <0x00 0x88 0x04>;
		clocks = <0x02 0xb6>;
		clock-names = "pclk_mailbox";
		#mbox-cells = <0x01>;
		status = "disabled";
		phandle = <0x2da>;
	};

	mailbox@2ae5c000 {
		compatible = "rockchip,rk3576-mailbox";
		reg = <0x00 0x2ae5c000 0x00 0x20>;
		interrupts = <0x00 0x89 0x04>;
		clocks = <0x02 0xb6>;
		clock-names = "pclk_mailbox";
		#mbox-cells = <0x01>;
		status = "disabled";
		phandle = <0x2db>;
	};

	mailbox@2ae5d000 {
		compatible = "rockchip,rk3576-mailbox";
		reg = <0x00 0x2ae5d000 0x00 0x20>;
		interrupts = <0x00 0x8a 0x04>;
		clocks = <0x02 0xb6>;
		clock-names = "pclk_mailbox";
		#mbox-cells = <0x01>;
		status = "disabled";
		phandle = <0x2dc>;
	};

	tsadc@2ae70000 {
		compatible = "rockchip,rk3576-tsadc";
		reg = <0x00 0x2ae70000 0x00 0x400>;
		interrupts = <0x00 0x7b 0x04>;
		clocks = <0x02 0x86 0x02 0x85>;
		clock-names = "tsadc\0apb_pclk";
		assigned-clocks = <0x02 0x86>;
		assigned-clock-rates = <0x1e8480>;
		resets = <0x02 0xd9 0x02 0xd8>;
		reset-names = "tsadc\0tsadc-apb";
		#thermal-sensor-cells = <0x01>;
		rockchip,hw-tshut-temp = <0x1d4c0>;
		rockchip,hw-tshut-mode = <0x00>;
		rockchip,hw-tshut-polarity = <0x00>;
		status = "okay";
		phandle = <0x5f>;
	};

	i2c@2ae80000 {
		compatible = "rockchip,rk3576-i2c\0rockchip,rk3399-i2c";
		reg = <0x00 0x2ae80000 0x00 0x1000>;
		clocks = <0x02 0x82 0x02 0x76>;
		clock-names = "i2c\0pclk";
		interrupts = <0x00 0x61 0x04>;
		pinctrl-names = "default";
		pinctrl-0 = <0x18b>;
		resets = <0x02 0xd4 0x02 0xc8>;
		reset-names = "i2c\0apb";
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "disabled";
		phandle = <0x2dd>;
	};

	serial@2afc0000 {
		compatible = "rockchip,rk3576-uart\0snps,dw-apb-uart";
		reg = <0x00 0x2afc0000 0x00 0x100>;
		interrupts = <0x00 0x56 0x04>;
		clocks = <0x02 0x9b 0x02 0x90>;
		clock-names = "baudclk\0apb_pclk";
		reg-shift = <0x02>;
		reg-io-width = <0x04>;
		dmas = <0xd7 0x15 0xd7 0x16>;
		pinctrl-names = "default";
		pinctrl-0 = <0x18c>;
		status = "disabled";
		phandle = <0x2de>;
	};

	serial@2afd0000 {
		compatible = "rockchip,rk3576-uart\0snps,dw-apb-uart";
		reg = <0x00 0x2afd0000 0x00 0x100>;
		interrupts = <0x00 0x57 0x04>;
		clocks = <0x02 0x9c 0x02 0x91>;
		clock-names = "baudclk\0apb_pclk";
		reg-shift = <0x02>;
		reg-io-width = <0x04>;
		dmas = <0xd7 0x17 0xd7 0x18>;
		pinctrl-names = "default";
		pinctrl-0 = <0x18d>;
		status = "disabled";
		phandle = <0x2df>;
	};

	phy@2b000000 {
		compatible = "rockchip,rk3576-hdptx-phy\0rockchip,rk3588-hdptx-phy";
		reg = <0x00 0x2b000000 0x00 0x2000>;
		clocks = <0x02 0x21b 0x02 0x22e>;
		clock-names = "ref\0apb";
		resets = <0x02 0x80001 0x02 0x80019 0x02 0x8001a 0x02 0x8001b>;
		reset-names = "apb\0init\0cmn\0lane";
		rockchip,grf = <0x18e>;
		#phy-cells = <0x00>;
		status = "disabled";
		phandle = <0xe7>;
	};

	hdmiphy@2b000000 {
		compatible = "rockchip,rk3576-hdptx-phy-hdmi\0rockchip,rk3588-hdptx-phy-hdmi";
		reg = <0x00 0x2b000000 0x00 0x2000>;
		clocks = <0x02 0x21b 0x02 0x22e>;
		clock-names = "ref\0apb";
		clock-output-names = "clk_hdmiphy_pixel0";
		#clock-cells = <0x00>;
		resets = <0x02 0x80001 0x02 0x80019 0x02 0x8001a 0x02 0x8001b>;
		reset-names = "apb\0init\0cmn\0lane";
		rockchip,grf = <0x18e>;
		#phy-cells = <0x00>;
		status = "okay";
		phandle = <0x29>;
	};

	phy@2b010000 {
		compatible = "rockchip,rk3576-usbdp-phy";
		reg = <0x00 0x2b010000 0x00 0x10000>;
		rockchip,u2phy-grf = <0x18f>;
		rockchip,usb-grf = <0x67>;
		rockchip,usbdpphy-grf = <0x190>;
		rockchip,vo-grf = <0xf4>;
		clocks = <0x02 0x21b 0x02 0x1dd 0x02 0x1db>;
		clock-names = "refclk\0immortal\0pclk";
		resets = <0x02 0x8000f 0x02 0x80010 0x02 0x80011 0x02 0x80012 0x02 0x8000c>;
		reset-names = "init\0cmn\0lane\0pcs_apb\0pma_apb";
		status = "okay";
		rockchip,dp-lane-mux = <0x02 0x03>;
		phandle = <0x2e0>;

		dp-port {
			#phy-cells = <0x00>;
			status = "okay";
			phandle = <0xeb>;
		};

		u3-port {
			#phy-cells = <0x00>;
			status = "okay";
			phandle = <0x63>;
		};
	};

	phy@2b020000 {
		compatible = "rockchip,rk3576-mipi-dcphy";
		reg = <0x00 0x2b020000 0x00 0x10000>;
		rockchip,grf = <0x191>;
		clocks = <0x02 0x1d8 0x02 0x21b>;
		clock-names = "pclk\0ref";
		resets = <0x02 0x80013 0x02 0x80002 0x02 0x80003 0x02 0x80014>;
		reset-names = "m_phy\0apb\0grf\0s_phy";
		#phy-cells = <0x00>;
		status = "okay";
		phandle = <0x20>;
	};

	csi2-dphy0-hw@2b030000 {
		compatible = "rockchip,rk3576-csi2-dphy-hw";
		reg = <0x00 0x2b030000 0x00 0x8000>;
		clocks = <0x02 0x1da>;
		clock-names = "pclk";
		resets = <0x02 0x80008>;
		reset-names = "srst_p_csiphy";
		rockchip,grf = <0x192>;
		rockchip,sys_grf = <0xac>;
		status = "okay";
		phandle = <0x1e>;
	};

	phy@2b050000 {
		compatible = "rockchip,rk3576-naneng-combphy";
		reg = <0x00 0x2b050000 0x00 0x100>;
		#phy-cells = <0x01>;
		clocks = <0x02 0x140 0x02 0x13c 0x02 0x106>;
		clock-names = "refclk\0apbclk\0pipe_clk";
		assigned-clocks = <0x02 0x140>;
		assigned-clock-rates = <0x5f5e100>;
		resets = <0x02 0x20005 0x02 0x20015>;
		reset-names = "combphy-apb\0combphy";
		rockchip,pipe-grf = <0x68>;
		rockchip,pipe-phy-grf = <0x193>;
		status = "okay";
		phandle = <0xf8>;
	};

	phy@2b060000 {
		compatible = "rockchip,rk3576-naneng-combphy";
		reg = <0x00 0x2b060000 0x00 0x100>;
		#phy-cells = <0x01>;
		clocks = <0x02 0x141 0x02 0x13d 0x02 0x113>;
		clock-names = "refclk\0apbclk\0pipe_clk";
		assigned-clocks = <0x02 0x141>;
		assigned-clock-rates = <0x5f5e100>;
		resets = <0x02 0x20007 0x02 0x20018>;
		reset-names = "combphy-apb\0combphy";
		rockchip,pipe-grf = <0x68>;
		rockchip,pipe-phy-grf = <0x194>;
		status = "okay";
		phandle = <0x66>;
	};

	csi2-dphy1-hw@2b070000 {
		compatible = "rockchip,rk3576-csi2-dphy-hw";
		reg = <0x00 0x2b070000 0x00 0x8000>;
		clocks = <0x02 0xdd>;
		clock-names = "pclk";
		resets = <0x02 0x282>;
		reset-names = "srst_p_csiphy1";
		rockchip,grf = <0x195>;
		rockchip,sys_grf = <0xac>;
		status = "okay";
		phandle = <0x1f>;
	};

	sram@3ff88000 {
		compatible = "mmio-sram";
		reg = <0x00 0x3ff88000 0x00 0x78000>;
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		ranges = <0x00 0x00 0x3ff88000 0x78000>;
		phandle = <0x2e1>;

		rkvdec-sram@0 {
			reg = <0x00 0x78000>;
			phandle = <0xbc>;
		};
	};

	scmi-shmem@4010f000 {
		compatible = "arm,scmi-shmem";
		reg = <0x00 0x4010f000 0x00 0x100>;
		phandle = <0x37>;
	};

	pinctrl {
		compatible = "rockchip,rk3576-pinctrl";
		rockchip,grf = <0xad>;
		rockchip,sys-grf = <0xac>;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		phandle = <0x196>;

		gpio@27320000 {
			compatible = "rockchip,gpio-bank";
			reg = <0x00 0x27320000 0x00 0x200>;
			interrupts = <0x00 0x99 0x04>;
			clocks = <0x02 0x206 0x02 0x207>;
			gpio-controller;
			#gpio-cells = <0x02>;
			gpio-ranges = <0x196 0x00 0x00 0x20>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0x6f>;
		};

		gpio@2ae10000 {
			compatible = "rockchip,gpio-bank";
			reg = <0x00 0x2ae10000 0x00 0x200>;
			interrupts = <0x00 0x9d 0x04>;
			clocks = <0x02 0xb7 0x02 0xb8>;
			gpio-controller;
			#gpio-cells = <0x02>;
			gpio-ranges = <0x196 0x00 0x20 0x20>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0x161>;
		};

		gpio@2ae20000 {
			compatible = "rockchip,gpio-bank";
			reg = <0x00 0x2ae20000 0x00 0x200>;
			interrupts = <0x00 0xa1 0x04>;
			clocks = <0x02 0xb9 0x02 0xba>;
			gpio-controller;
			#gpio-cells = <0x02>;
			gpio-ranges = <0x196 0x00 0x40 0x20>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0xe3>;
		};

		gpio@2ae30000 {
			compatible = "rockchip,gpio-bank";
			reg = <0x00 0x2ae30000 0x00 0x200>;
			interrupts = <0x00 0xa5 0x04>;
			clocks = <0x02 0xbb 0x02 0xbc>;
			gpio-controller;
			#gpio-cells = <0x02>;
			gpio-ranges = <0x196 0x00 0x60 0x20>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0x109>;
		};

		gpio@2ae40000 {
			compatible = "rockchip,gpio-bank";
			reg = <0x00 0x2ae40000 0x00 0x200>;
			interrupts = <0x00 0xa9 0x04>;
			clocks = <0x02 0xbd 0x02 0xbe>;
			gpio-controller;
			#gpio-cells = <0x02>;
			gpio-ranges = <0x196 0x00 0x80 0x20>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0x113>;
		};

		pcfg-pull-up {
			bias-pull-up;
			phandle = <0x19a>;
		};

		pcfg-pull-down {
			bias-pull-down;
			phandle = <0x19d>;
		};

		pcfg-pull-none {
			bias-disable;
			phandle = <0x197>;
		};

		pcfg-pull-none-drv-level-0 {
			bias-disable;
			drive-strength = <0x00>;
			phandle = <0x2e2>;
		};

		pcfg-pull-none-drv-level-1 {
			bias-disable;
			drive-strength = <0x01>;
			phandle = <0x2e3>;
		};

		pcfg-pull-none-drv-level-2 {
			bias-disable;
			drive-strength = <0x02>;
			phandle = <0x19b>;
		};

		pcfg-pull-none-drv-level-3 {
			bias-disable;
			drive-strength = <0x03>;
			phandle = <0x2e4>;
		};

		pcfg-pull-none-drv-level-4 {
			bias-disable;
			drive-strength = <0x04>;
			phandle = <0x2e5>;
		};

		pcfg-pull-none-drv-level-5 {
			bias-disable;
			drive-strength = <0x05>;
			phandle = <0x2e6>;
		};

		pcfg-pull-none-drv-level-6 {
			bias-disable;
			drive-strength = <0x06>;
			phandle = <0x2e7>;
		};

		pcfg-pull-none-drv-level-7 {
			bias-disable;
			drive-strength = <0x07>;
			phandle = <0x2e8>;
		};

		pcfg-pull-none-drv-level-8 {
			bias-disable;
			drive-strength = <0x08>;
			phandle = <0x2e9>;
		};

		pcfg-pull-none-drv-level-9 {
			bias-disable;
			drive-strength = <0x09>;
			phandle = <0x2ea>;
		};

		pcfg-pull-none-drv-level-10 {
			bias-disable;
			drive-strength = <0x0a>;
			phandle = <0x2eb>;
		};

		pcfg-pull-none-drv-level-11 {
			bias-disable;
			drive-strength = <0x0b>;
			phandle = <0x2ec>;
		};

		pcfg-pull-none-drv-level-12 {
			bias-disable;
			drive-strength = <0x0c>;
			phandle = <0x2ed>;
		};

		pcfg-pull-none-drv-level-13 {
			bias-disable;
			drive-strength = <0x0d>;
			phandle = <0x2ee>;
		};

		pcfg-pull-none-drv-level-14 {
			bias-disable;
			drive-strength = <0x0e>;
			phandle = <0x2ef>;
		};

		pcfg-pull-none-drv-level-15 {
			bias-disable;
			drive-strength = <0x0f>;
			phandle = <0x2f0>;
		};

		pcfg-pull-up-drv-level-0 {
			bias-pull-up;
			drive-strength = <0x00>;
			phandle = <0x2f1>;
		};

		pcfg-pull-up-drv-level-1 {
			bias-pull-up;
			drive-strength = <0x01>;
			phandle = <0x2f2>;
		};

		pcfg-pull-up-drv-level-2 {
			bias-pull-up;
			drive-strength = <0x02>;
			phandle = <0x198>;
		};

		pcfg-pull-up-drv-level-3 {
			bias-pull-up;
			drive-strength = <0x03>;
			phandle = <0x19c>;
		};

		pcfg-pull-up-drv-level-4 {
			bias-pull-up;
			drive-strength = <0x04>;
			phandle = <0x2f3>;
		};

		pcfg-pull-up-drv-level-5 {
			bias-pull-up;
			drive-strength = <0x05>;
			phandle = <0x2f4>;
		};

		pcfg-pull-up-drv-level-6 {
			bias-pull-up;
			drive-strength = <0x06>;
			phandle = <0x2f5>;
		};

		pcfg-pull-up-drv-level-7 {
			bias-pull-up;
			drive-strength = <0x07>;
			phandle = <0x2f6>;
		};

		pcfg-pull-up-drv-level-8 {
			bias-pull-up;
			drive-strength = <0x08>;
			phandle = <0x2f7>;
		};

		pcfg-pull-up-drv-level-9 {
			bias-pull-up;
			drive-strength = <0x09>;
			phandle = <0x2f8>;
		};

		pcfg-pull-up-drv-level-10 {
			bias-pull-up;
			drive-strength = <0x0a>;
			phandle = <0x2f9>;
		};

		pcfg-pull-up-drv-level-11 {
			bias-pull-up;
			drive-strength = <0x0b>;
			phandle = <0x2fa>;
		};

		pcfg-pull-up-drv-level-12 {
			bias-pull-up;
			drive-strength = <0x0c>;
			phandle = <0x2fb>;
		};

		pcfg-pull-up-drv-level-13 {
			bias-pull-up;
			drive-strength = <0x0d>;
			phandle = <0x2fc>;
		};

		pcfg-pull-up-drv-level-14 {
			bias-pull-up;
			drive-strength = <0x0e>;
			phandle = <0x2fd>;
		};

		pcfg-pull-up-drv-level-15 {
			bias-pull-up;
			drive-strength = <0x0f>;
			phandle = <0x2fe>;
		};

		pcfg-pull-down-drv-level-0 {
			bias-pull-down;
			drive-strength = <0x00>;
			phandle = <0x2ff>;
		};

		pcfg-pull-down-drv-level-1 {
			bias-pull-down;
			drive-strength = <0x01>;
			phandle = <0x300>;
		};

		pcfg-pull-down-drv-level-2 {
			bias-pull-down;
			drive-strength = <0x02>;
			phandle = <0x301>;
		};

		pcfg-pull-down-drv-level-3 {
			bias-pull-down;
			drive-strength = <0x03>;
			phandle = <0x302>;
		};

		pcfg-pull-down-drv-level-4 {
			bias-pull-down;
			drive-strength = <0x04>;
			phandle = <0x303>;
		};

		pcfg-pull-down-drv-level-5 {
			bias-pull-down;
			drive-strength = <0x05>;
			phandle = <0x304>;
		};

		pcfg-pull-down-drv-level-6 {
			bias-pull-down;
			drive-strength = <0x06>;
			phandle = <0x305>;
		};

		pcfg-pull-down-drv-level-7 {
			bias-pull-down;
			drive-strength = <0x07>;
			phandle = <0x306>;
		};

		pcfg-pull-down-drv-level-8 {
			bias-pull-down;
			drive-strength = <0x08>;
			phandle = <0x307>;
		};

		pcfg-pull-down-drv-level-9 {
			bias-pull-down;
			drive-strength = <0x09>;
			phandle = <0x308>;
		};

		pcfg-pull-down-drv-level-10 {
			bias-pull-down;
			drive-strength = <0x0a>;
			phandle = <0x309>;
		};

		pcfg-pull-down-drv-level-11 {
			bias-pull-down;
			drive-strength = <0x0b>;
			phandle = <0x30a>;
		};

		pcfg-pull-down-drv-level-12 {
			bias-pull-down;
			drive-strength = <0x0c>;
			phandle = <0x30b>;
		};

		pcfg-pull-down-drv-level-13 {
			bias-pull-down;
			drive-strength = <0x0d>;
			phandle = <0x30c>;
		};

		pcfg-pull-down-drv-level-14 {
			bias-pull-down;
			drive-strength = <0x0e>;
			phandle = <0x30d>;
		};

		pcfg-pull-down-drv-level-15 {
			bias-pull-down;
			drive-strength = <0x0f>;
			phandle = <0x30e>;
		};

		pcfg-pull-up-smt {
			bias-pull-up;
			input-schmitt-enable;
			phandle = <0x30f>;
		};

		pcfg-pull-down-smt {
			bias-pull-down;
			input-schmitt-enable;
			phandle = <0x310>;
		};

		pcfg-pull-none-smt {
			bias-disable;
			input-schmitt-enable;
			phandle = <0x199>;
		};

		pcfg-pull-none-drv-level-0-smt {
			bias-disable;
			drive-strength = <0x00>;
			input-schmitt-enable;
			phandle = <0x311>;
		};

		pcfg-pull-none-drv-level-1-smt {
			bias-disable;
			drive-strength = <0x01>;
			input-schmitt-enable;
			phandle = <0x312>;
		};

		pcfg-pull-none-drv-level-2-smt {
			bias-disable;
			drive-strength = <0x02>;
			input-schmitt-enable;
			phandle = <0x313>;
		};

		pcfg-pull-none-drv-level-3-smt {
			bias-disable;
			drive-strength = <0x03>;
			input-schmitt-enable;
			phandle = <0x314>;
		};

		pcfg-pull-none-drv-level-4-smt {
			bias-disable;
			drive-strength = <0x04>;
			input-schmitt-enable;
			phandle = <0x315>;
		};

		pcfg-pull-none-drv-level-5-smt {
			bias-disable;
			drive-strength = <0x05>;
			input-schmitt-enable;
			phandle = <0x316>;
		};

		pcfg-output-high {
			output-high;
			phandle = <0x317>;
		};

		pcfg-output-high-pull-up {
			output-high;
			bias-pull-up;
			phandle = <0x318>;
		};

		pcfg-output-high-pull-down {
			output-high;
			bias-pull-down;
			phandle = <0x319>;
		};

		pcfg-output-high-pull-none {
			output-high;
			bias-disable;
			phandle = <0x31a>;
		};

		pcfg-output-low {
			output-low;
			phandle = <0x31b>;
		};

		pcfg-output-low-pull-up {
			output-low;
			bias-pull-up;
			phandle = <0x31c>;
		};

		pcfg-output-low-pull-down {
			output-low;
			bias-pull-down;
			phandle = <0x31d>;
		};

		pcfg-output-low-pull-none {
			output-low;
			bias-disable;
			phandle = <0x31e>;
		};

		aupll_clk {

			aupll_clkm0-pins {
				rockchip,pins = <0x00 0x00 0x03 0x197>;
				phandle = <0x31f>;
			};

			aupll_clkm1-pins {
				rockchip,pins = <0x00 0x08 0x03 0x197>;
				phandle = <0x320>;
			};

			aupll_clkm2-pins {
				rockchip,pins = <0x04 0x02 0x03 0x197>;
				phandle = <0x321>;
			};
		};

		cam_clk0 {

			cam_clk0m0-clk0 {
				rockchip,pins = <0x03 0x1f 0x03 0x197>;
				phandle = <0x157>;
			};

			cam_clk0m1-clk0 {
				rockchip,pins = <0x02 0x1a 0x01 0x197>;
				phandle = <0x322>;
			};
		};

		cam_clk1 {

			cam_clk1m0-clk1 {
				rockchip,pins = <0x04 0x00 0x03 0x197>;
				phandle = <0x323>;
			};

			cam_clk1m1-clk1 {
				rockchip,pins = <0x02 0x1e 0x01 0x197>;
				phandle = <0x324>;
			};
		};

		cam_clk2 {

			cam_clk2m0-clk2 {
				rockchip,pins = <0x04 0x01 0x03 0x197>;
				phandle = <0x325>;
			};

			cam_clk2m1-clk2 {
				rockchip,pins = <0x02 0x1f 0x01 0x197>;
				phandle = <0x326>;
			};
		};

		can0 {

			can0m0-pins {
				rockchip,pins = <0x02 0x00 0x0d 0x197 0x02 0x01 0x0d 0x197>;
				phandle = <0x327>;
			};

			can0m1-pins {
				rockchip,pins = <0x04 0x13 0x0c 0x197 0x04 0x12 0x0c 0x197>;
				phandle = <0x328>;
			};

			can0m2-pins {
				rockchip,pins = <0x04 0x06 0x0d 0x197 0x04 0x04 0x0d 0x197>;
				phandle = <0x329>;
			};

			can0m3-pins {
				rockchip,pins = <0x03 0x11 0x0c 0x197 0x03 0x14 0x0c 0x197>;
				phandle = <0x32a>;
			};
		};

		can1 {

			can1m0-pins {
				rockchip,pins = <0x02 0x02 0x0d 0x197 0x02 0x03 0x0d 0x197>;
				phandle = <0x32b>;
			};

			can1m1-pins {
				rockchip,pins = <0x04 0x17 0x0d 0x197 0x04 0x16 0x0d 0x197>;
				phandle = <0x32c>;
			};

			can1m2-pins {
				rockchip,pins = <0x04 0x0c 0x0d 0x197 0x04 0x0d 0x0d 0x197>;
				phandle = <0x32d>;
			};

			can1m3-pins {
				rockchip,pins = <0x03 0x03 0x0b 0x197 0x03 0x02 0x0b 0x197>;
				phandle = <0x32e>;
			};
		};

		clk0_32k {

			clk0_32k-pins {
				rockchip,pins = <0x00 0x02 0x0a 0x197>;
				phandle = <0x32f>;
			};
		};

		clk1_32k {

			clk1_32k-pins {
				rockchip,pins = <0x01 0x1d 0x0d 0x197>;
				phandle = <0x330>;
			};
		};

		clk_32k {

			clk_32k-pins {
				rockchip,pins = <0x00 0x02 0x09 0x197>;
				phandle = <0x331>;
			};
		};

		cpubig {

			cpubig-pins {
				rockchip,pins = <0x00 0x1a 0x0b 0x197>;
				phandle = <0x332>;
			};
		};

		cpulit {

			cpulit-pins {
				rockchip,pins = <0x00 0x10 0x0b 0x197>;
				phandle = <0x333>;
			};
		};

		debug0_test {

			debug0_test-pins {
				rockchip,pins = <0x01 0x14 0x07 0x197>;
				phandle = <0x334>;
			};
		};

		debug1_test {

			debug1_test-pins {
				rockchip,pins = <0x01 0x15 0x07 0x197>;
				phandle = <0x335>;
			};
		};

		debug2_test {

			debug2_test-pins {
				rockchip,pins = <0x01 0x16 0x07 0x197>;
				phandle = <0x336>;
			};
		};

		debug3_test {

			debug3_test-pins {
				rockchip,pins = <0x01 0x17 0x07 0x197>;
				phandle = <0x337>;
			};
		};

		debug4_test {

			debug4_test-pins {
				rockchip,pins = <0x01 0x18 0x07 0x197>;
				phandle = <0x338>;
			};
		};

		debug5_test {

			debug5_test-pins {
				rockchip,pins = <0x01 0x19 0x07 0x197>;
				phandle = <0x339>;
			};
		};

		debug6_test {

			debug6_test-pins {
				rockchip,pins = <0x01 0x1a 0x07 0x197>;
				phandle = <0x33a>;
			};
		};

		debug7_test {

			debug7_test-pins {
				rockchip,pins = <0x01 0x1b 0x07 0x197>;
				phandle = <0x33b>;
			};
		};

		dp {

			dpm0-pins {
				rockchip,pins = <0x04 0x14 0x0a 0x197>;
				phandle = <0x33c>;
			};

			dpm1-pins {
				rockchip,pins = <0x00 0x15 0x09 0x197>;
				phandle = <0x33d>;
			};
		};

		dsm_aud {

			dsm_audm0-ln {
				rockchip,pins = <0x02 0x01 0x03 0x197>;
				phandle = <0x13c>;
			};

			dsm_audm0-lp {
				rockchip,pins = <0x02 0x00 0x03 0x197>;
				phandle = <0x13d>;
			};

			dsm_audm0-rn {
				rockchip,pins = <0x02 0x03 0x03 0x197>;
				phandle = <0x13e>;
			};

			dsm_audm0-rp {
				rockchip,pins = <0x02 0x02 0x03 0x197>;
				phandle = <0x13f>;
			};

			dsm_audm1-ln {
				rockchip,pins = <0x04 0x11 0x01 0x197>;
				phandle = <0x33e>;
			};

			dsm_audm1-lp {
				rockchip,pins = <0x04 0x10 0x01 0x197>;
				phandle = <0x33f>;
			};

			dsm_audm1-rn {
				rockchip,pins = <0x04 0x13 0x01 0x197>;
				phandle = <0x340>;
			};

			dsm_audm1-rp {
				rockchip,pins = <0x04 0x12 0x01 0x197>;
				phandle = <0x341>;
			};
		};

		dsmc {

			dsmc-clkn {
				rockchip,pins = <0x03 0x1e 0x05 0x197>;
				phandle = <0x342>;
			};

			dsmc-clkp {
				rockchip,pins = <0x03 0x1d 0x05 0x197>;
				phandle = <0x343>;
			};

			dsmc-csn0 {
				rockchip,pins = <0x03 0x1b 0x05 0x197>;
				phandle = <0x344>;
			};

			dsmc-csn1 {
				rockchip,pins = <0x03 0x08 0x05 0x197>;
				phandle = <0x345>;
			};

			dsmc-csn2 {
				rockchip,pins = <0x03 0x19 0x05 0x197>;
				phandle = <0x346>;
			};

			dsmc-csn3 {
				rockchip,pins = <0x03 0x1a 0x05 0x197>;
				phandle = <0x347>;
			};

			dsmc-data0 {
				rockchip,pins = <0x03 0x1c 0x05 0x197>;
				phandle = <0x348>;
			};

			dsmc-data1 {
				rockchip,pins = <0x03 0x18 0x05 0x197>;
				phandle = <0x349>;
			};

			dsmc-data2 {
				rockchip,pins = <0x03 0x17 0x05 0x197>;
				phandle = <0x34a>;
			};

			dsmc-data3 {
				rockchip,pins = <0x03 0x16 0x05 0x197>;
				phandle = <0x34b>;
			};

			dsmc-data4 {
				rockchip,pins = <0x03 0x15 0x05 0x197>;
				phandle = <0x34c>;
			};

			dsmc-data5 {
				rockchip,pins = <0x03 0x14 0x05 0x197>;
				phandle = <0x34d>;
			};

			dsmc-data6 {
				rockchip,pins = <0x03 0x11 0x05 0x197>;
				phandle = <0x34e>;
			};

			dsmc-data7 {
				rockchip,pins = <0x03 0x10 0x05 0x197>;
				phandle = <0x34f>;
			};

			dsmc-data8 {
				rockchip,pins = <0x03 0x0d 0x05 0x197>;
				phandle = <0x350>;
			};

			dsmc-data9 {
				rockchip,pins = <0x03 0x0c 0x05 0x197>;
				phandle = <0x351>;
			};

			dsmc-data10 {
				rockchip,pins = <0x03 0x0b 0x05 0x197>;
				phandle = <0x352>;
			};

			dsmc-data11 {
				rockchip,pins = <0x03 0x0a 0x05 0x197>;
				phandle = <0x353>;
			};

			dsmc-data12 {
				rockchip,pins = <0x03 0x09 0x05 0x197>;
				phandle = <0x354>;
			};

			dsmc-data13 {
				rockchip,pins = <0x03 0x07 0x05 0x197>;
				phandle = <0x355>;
			};

			dsmc-data14 {
				rockchip,pins = <0x03 0x06 0x05 0x197>;
				phandle = <0x356>;
			};

			dsmc-data15 {
				rockchip,pins = <0x03 0x05 0x05 0x197>;
				phandle = <0x357>;
			};

			dsmc-dqs0 {
				rockchip,pins = <0x03 0x0f 0x05 0x197>;
				phandle = <0x358>;
			};

			dsmc-dqs1 {
				rockchip,pins = <0x03 0x0e 0x05 0x197>;
				phandle = <0x359>;
			};

			dsmc-int0 {
				rockchip,pins = <0x04 0x00 0x05 0x197>;
				phandle = <0x35a>;
			};

			dsmc-int1 {
				rockchip,pins = <0x03 0x12 0x05 0x197>;
				phandle = <0x35b>;
			};

			dsmc-int2 {
				rockchip,pins = <0x04 0x01 0x05 0x197>;
				phandle = <0x35c>;
			};

			dsmc-int3 {
				rockchip,pins = <0x03 0x13 0x05 0x197>;
				phandle = <0x35d>;
			};

			dsmc-rdyn {
				rockchip,pins = <0x03 0x04 0x05 0x197>;
				phandle = <0x35e>;
			};

			dsmc-resetn {
				rockchip,pins = <0x03 0x1f 0x05 0x197>;
				phandle = <0x35f>;
			};
		};

		dsmc_testclk {

			dsmc-testclk-out {
				rockchip,pins = <0x03 0x12 0x07 0x197>;
				phandle = <0x360>;
			};
		};

		dsmc_testdata {

			dsmc-testdata-out {
				rockchip,pins = <0x03 0x13 0x07 0x197>;
				phandle = <0x361>;
			};
		};

		edp_tx {

			edp_txm0-pins {
				rockchip,pins = <0x04 0x11 0x0c 0x197>;
				phandle = <0x362>;
			};

			edp_txm1-pins {
				rockchip,pins = <0x00 0x0e 0x0a 0x197>;
				phandle = <0x363>;
			};
		};

		emmc {

			emmc-rstnout {
				rockchip,pins = <0x01 0x0b 0x01 0x197>;
				phandle = <0x364>;
			};

			emmc-bus8 {
				rockchip,pins = <0x01 0x00 0x01 0x198 0x01 0x01 0x01 0x198 0x01 0x02 0x01 0x198 0x01 0x03 0x01 0x198 0x01 0x04 0x01 0x198 0x01 0x05 0x01 0x198 0x01 0x06 0x01 0x198 0x01 0x07 0x01 0x198>;
				phandle = <0x365>;
			};

			emmc-clk {
				rockchip,pins = <0x01 0x09 0x01 0x198>;
				phandle = <0x366>;
			};

			emmc-cmd {
				rockchip,pins = <0x01 0x08 0x01 0x198>;
				phandle = <0x367>;
			};

			emmc-strb {
				rockchip,pins = <0x01 0x0a 0x01 0x197>;
				phandle = <0x368>;
			};
		};

		emmc_testclk {

			emmc_testclk-test {
				rockchip,pins = <0x01 0x0b 0x06 0x197>;
				phandle = <0x369>;
			};
		};

		emmc_testdata {

			emmc_testdata-test {
				rockchip,pins = <0x01 0x0f 0x05 0x197>;
				phandle = <0x36a>;
			};
		};

		eth0 {

			eth0m0-miim {
				rockchip,pins = <0x03 0x06 0x03 0x197 0x03 0x05 0x03 0x197>;
				phandle = <0xff>;
			};

			eth0m0-rx_bus2 {
				rockchip,pins = <0x03 0x07 0x03 0x197 0x03 0x0a 0x03 0x197 0x03 0x09 0x03 0x197>;
				phandle = <0x101>;
			};

			eth0m0-tx_bus2 {
				rockchip,pins = <0x03 0x0b 0x03 0x197 0x03 0x0d 0x03 0x197 0x03 0x0c 0x03 0x197>;
				phandle = <0x100>;
			};

			eth0m0-rgmii_clk {
				rockchip,pins = <0x03 0x19 0x03 0x197 0x03 0x0e 0x03 0x197>;
				phandle = <0x102>;
			};

			eth0m0-rgmii_bus {
				rockchip,pins = <0x03 0x1b 0x03 0x197 0x03 0x1a 0x03 0x197 0x03 0x13 0x03 0x197 0x03 0x12 0x03 0x197>;
				phandle = <0x103>;
			};

			eth0m0-mclk {
				rockchip,pins = <0x03 0x08 0x03 0x197>;
				phandle = <0x36b>;
			};

			eth0m0-ppsclk {
				rockchip,pins = <0x03 0x10 0x03 0x197>;
				phandle = <0x36c>;
			};

			eth0m0-ppstrig {
				rockchip,pins = <0x03 0x0f 0x03 0x197>;
				phandle = <0x36d>;
			};

			eth0m1-miim {
				rockchip,pins = <0x03 0x01 0x03 0x197 0x03 0x00 0x03 0x197>;
				phandle = <0x36e>;
			};

			eth0m1-rx_bus2 {
				rockchip,pins = <0x03 0x02 0x03 0x197 0x02 0x06 0x03 0x197 0x03 0x03 0x03 0x197>;
				phandle = <0x36f>;
			};

			eth0m1-tx_bus2 {
				rockchip,pins = <0x02 0x07 0x03 0x197 0x02 0x09 0x03 0x197 0x02 0x08 0x03 0x197>;
				phandle = <0x370>;
			};

			eth0m1-rgmii_clk {
				rockchip,pins = <0x02 0x0d 0x03 0x197 0x02 0x0b 0x03 0x197>;
				phandle = <0x371>;
			};

			eth0m1-rgmii_bus {
				rockchip,pins = <0x02 0x0f 0x03 0x197 0x02 0x0e 0x03 0x197 0x02 0x0c 0x03 0x197 0x02 0x0a 0x03 0x197>;
				phandle = <0x372>;
			};

			eth0m1-mclk {
				rockchip,pins = <0x02 0x1e 0x03 0x197>;
				phandle = <0x373>;
			};

			eth0m1-ppsclk {
				rockchip,pins = <0x02 0x11 0x03 0x197>;
				phandle = <0x374>;
			};

			eth0m1-ppstrig {
				rockchip,pins = <0x02 0x12 0x03 0x197>;
				phandle = <0x375>;
			};
		};

		eth1 {

			eth1m0-miim {
				rockchip,pins = <0x02 0x1c 0x02 0x197 0x02 0x1d 0x02 0x197>;
				phandle = <0x10a>;
			};

			eth1m0-rx_bus2 {
				rockchip,pins = <0x02 0x1b 0x02 0x197 0x02 0x19 0x02 0x197 0x02 0x1a 0x02 0x197>;
				phandle = <0x10c>;
			};

			eth1m0-tx_bus2 {
				rockchip,pins = <0x02 0x18 0x02 0x197 0x02 0x16 0x02 0x197 0x02 0x17 0x02 0x197>;
				phandle = <0x10b>;
			};

			eth1m0-rgmii_clk {
				rockchip,pins = <0x02 0x12 0x02 0x197 0x02 0x15 0x02 0x197>;
				phandle = <0x10d>;
			};

			eth1m0-rgmii_bus {
				rockchip,pins = <0x02 0x10 0x02 0x197 0x02 0x11 0x02 0x197 0x02 0x13 0x02 0x197 0x02 0x14 0x02 0x197>;
				phandle = <0x10e>;
			};

			eth1m0-mclk {
				rockchip,pins = <0x02 0x1f 0x02 0x197>;
				phandle = <0x376>;
			};

			eth1m0-ppsclk {
				rockchip,pins = <0x03 0x02 0x02 0x197>;
				phandle = <0x377>;
			};

			eth1m0-ppstrig {
				rockchip,pins = <0x03 0x01 0x02 0x197>;
				phandle = <0x378>;
			};

			eth1m1-miim {
				rockchip,pins = <0x01 0x1a 0x01 0x197 0x01 0x1b 0x01 0x197>;
				phandle = <0x379>;
			};

			eth1m1-rx_bus2 {
				rockchip,pins = <0x01 0x19 0x01 0x197 0x01 0x17 0x01 0x197 0x01 0x18 0x01 0x197>;
				phandle = <0x37a>;
			};

			eth1m1-tx_bus2 {
				rockchip,pins = <0x01 0x16 0x01 0x197 0x01 0x14 0x01 0x197 0x01 0x15 0x01 0x197>;
				phandle = <0x37b>;
			};

			eth1m1-rgmii_clk {
				rockchip,pins = <0x01 0x0e 0x01 0x197 0x01 0x11 0x01 0x197>;
				phandle = <0x37c>;
			};

			eth1m1-rgmii_bus {
				rockchip,pins = <0x01 0x0c 0x01 0x197 0x01 0x0d 0x01 0x197 0x01 0x0f 0x01 0x197 0x01 0x10 0x01 0x197>;
				phandle = <0x37d>;
			};

			eth1m1-mclk {
				rockchip,pins = <0x01 0x1c 0x01 0x197>;
				phandle = <0x37e>;
			};

			eth1m1-ppsclk {
				rockchip,pins = <0x01 0x12 0x01 0x197>;
				phandle = <0x37f>;
			};

			eth1m1-ppstrig {
				rockchip,pins = <0x01 0x13 0x01 0x197>;
				phandle = <0x380>;
			};
		};

		eth0_ptp {

			eth0m0-ptp-refclk {
				rockchip,pins = <0x03 0x11 0x03 0x197>;
				phandle = <0x381>;
			};

			eth0m1-ptp-refclk {
				rockchip,pins = <0x02 0x10 0x03 0x197>;
				phandle = <0x382>;
			};
		};

		eth0_testrxclk {

			eth0_testrxclkm0-test {
				rockchip,pins = <0x03 0x17 0x03 0x197>;
				phandle = <0x383>;
			};

			eth0_testrxclkm1-test {
				rockchip,pins = <0x02 0x15 0x06 0x197>;
				phandle = <0x384>;
			};
		};

		eth0_testrxd {

			eth0_testrxdm0-test {
				rockchip,pins = <0x03 0x18 0x03 0x197>;
				phandle = <0x385>;
			};

			eth0_testrxdm1-test {
				rockchip,pins = <0x02 0x14 0x06 0x197>;
				phandle = <0x386>;
			};
		};

		eth1_ptp {

			eth1m0-ptp-refclk {
				rockchip,pins = <0x03 0x03 0x02 0x197>;
				phandle = <0x387>;
			};

			eth1m1-ptp-refclk {
				rockchip,pins = <0x02 0x0e 0x02 0x197>;
				phandle = <0x388>;
			};
		};

		eth1_testrxclk {

			eth1_testrxclkm0-test {
				rockchip,pins = <0x03 0x01 0x06 0x197>;
				phandle = <0x389>;
			};

			eth1_testrxclkm1-test {
				rockchip,pins = <0x01 0x13 0x06 0x197>;
				phandle = <0x38a>;
			};
		};

		eth1_testrxd {

			eth1_testrxdm0-test {
				rockchip,pins = <0x03 0x00 0x06 0x197>;
				phandle = <0x38b>;
			};

			eth1_testrxdm1-test {
				rockchip,pins = <0x01 0x12 0x06 0x197>;
				phandle = <0x38c>;
			};
		};

		eth_clk0_25m {

			ethm0-clk0-25m-out {
				rockchip,pins = <0x03 0x04 0x03 0x197>;
				phandle = <0x104>;
			};

			ethm1-clk0-25m-out {
				rockchip,pins = <0x02 0x1f 0x03 0x197>;
				phandle = <0x38d>;
			};
		};

		eth_clk1_25m {

			ethm0-clk1-25m-out {
				rockchip,pins = <0x02 0x1e 0x02 0x197>;
				phandle = <0x10f>;
			};

			ethm1-clk1-25m-out {
				rockchip,pins = <0x01 0x1d 0x01 0x197>;
				phandle = <0x38e>;
			};
		};

		flexbus0 {

			flexbus0m0-csn {
				rockchip,pins = <0x03 0x04 0x08 0x197>;
				phandle = <0x38f>;
			};

			flexbus0m0-d13 {
				rockchip,pins = <0x04 0x00 0x06 0x197>;
				phandle = <0x390>;
			};

			flexbus0m0-d14 {
				rockchip,pins = <0x04 0x01 0x06 0x197>;
				phandle = <0x391>;
			};

			flexbus0m0-d15 {
				rockchip,pins = <0x03 0x1f 0x06 0x197>;
				phandle = <0x392>;
			};

			flexbus0m1-csn {
				rockchip,pins = <0x04 0x01 0x08 0x197>;
				phandle = <0x393>;
			};

			flexbus0m1-d13 {
				rockchip,pins = <0x04 0x04 0x04 0x197>;
				phandle = <0x394>;
			};

			flexbus0m1-d14 {
				rockchip,pins = <0x04 0x06 0x04 0x197>;
				phandle = <0x395>;
			};

			flexbus0m1-d15 {
				rockchip,pins = <0x04 0x0d 0x04 0x197>;
				phandle = <0x396>;
			};

			flexbus0m2-csn {
				rockchip,pins = <0x03 0x13 0x08 0x197>;
				phandle = <0x397>;
			};

			flexbus0m3-csn {
				rockchip,pins = <0x03 0x1a 0x08 0x197>;
				phandle = <0x398>;
			};

			flexbus0m4-csn {
				rockchip,pins = <0x04 0x0c 0x04 0x197>;
				phandle = <0x399>;
			};

			flexbus0-clk {
				rockchip,pins = <0x03 0x0e 0x06 0x197>;
				phandle = <0x39a>;
			};

			flexbus0-d10 {
				rockchip,pins = <0x03 0x13 0x06 0x197>;
				phandle = <0x39b>;
			};

			flexbus0-d11 {
				rockchip,pins = <0x03 0x19 0x06 0x197>;
				phandle = <0x39c>;
			};

			flexbus0-d12 {
				rockchip,pins = <0x03 0x1a 0x06 0x197>;
				phandle = <0x39d>;
			};

			flexbus0-d0 {
				rockchip,pins = <0x03 0x0d 0x06 0x197>;
				phandle = <0x39e>;
			};

			flexbus0-d1 {
				rockchip,pins = <0x03 0x0c 0x06 0x197>;
				phandle = <0x39f>;
			};

			flexbus0-d2 {
				rockchip,pins = <0x03 0x0b 0x06 0x197>;
				phandle = <0x3a0>;
			};

			flexbus0-d3 {
				rockchip,pins = <0x03 0x0a 0x06 0x197>;
				phandle = <0x3a1>;
			};

			flexbus0-d4 {
				rockchip,pins = <0x03 0x09 0x06 0x197>;
				phandle = <0x3a2>;
			};

			flexbus0-d5 {
				rockchip,pins = <0x03 0x07 0x06 0x197>;
				phandle = <0x3a3>;
			};

			flexbus0-d6 {
				rockchip,pins = <0x03 0x06 0x06 0x197>;
				phandle = <0x3a4>;
			};

			flexbus0-d7 {
				rockchip,pins = <0x03 0x05 0x06 0x197>;
				phandle = <0x3a5>;
			};

			flexbus0-d8 {
				rockchip,pins = <0x03 0x08 0x06 0x197>;
				phandle = <0x3a6>;
			};

			flexbus0-d9 {
				rockchip,pins = <0x03 0x12 0x06 0x197>;
				phandle = <0x3a7>;
			};
		};

		flexbus1 {

			flexbus1m0-csn {
				rockchip,pins = <0x03 0x0f 0x08 0x197>;
				phandle = <0x3a8>;
			};

			flexbus1m0-d12 {
				rockchip,pins = <0x03 0x1f 0x07 0x197>;
				phandle = <0x3a9>;
			};

			flexbus1m0-d13 {
				rockchip,pins = <0x04 0x01 0x07 0x197>;
				phandle = <0x3aa>;
			};

			flexbus1m0-d14 {
				rockchip,pins = <0x04 0x00 0x07 0x197>;
				phandle = <0x3ab>;
			};

			flexbus1m0-d15 {
				rockchip,pins = <0x03 0x1a 0x07 0x197>;
				phandle = <0x3ac>;
			};

			flexbus1m1-csn {
				rockchip,pins = <0x03 0x1f 0x08 0x197>;
				phandle = <0x3ad>;
			};

			flexbus1m1-d12 {
				rockchip,pins = <0x04 0x05 0x04 0x197>;
				phandle = <0x3ae>;
			};

			flexbus1m1-d13 {
				rockchip,pins = <0x04 0x08 0x04 0x197>;
				phandle = <0x3af>;
			};

			flexbus1m1-d14 {
				rockchip,pins = <0x04 0x09 0x04 0x197>;
				phandle = <0x3b0>;
			};

			flexbus1m1-d15 {
				rockchip,pins = <0x04 0x0a 0x04 0x197>;
				phandle = <0x3b1>;
			};

			flexbus1m2-csn {
				rockchip,pins = <0x03 0x19 0x08 0x197>;
				phandle = <0x3b2>;
			};

			flexbus1m3-csn {
				rockchip,pins = <0x04 0x00 0x08 0x197>;
				phandle = <0x3b3>;
			};

			flexbus1m4-csn {
				rockchip,pins = <0x04 0x03 0x04 0x197>;
				phandle = <0x3b4>;
			};

			flexbus1-clk {
				rockchip,pins = <0x03 0x1e 0x06 0x197>;
				phandle = <0x3b5>;
			};

			flexbus1-d10 {
				rockchip,pins = <0x03 0x0f 0x06 0x197>;
				phandle = <0x3b6>;
			};

			flexbus1-d11 {
				rockchip,pins = <0x03 0x04 0x06 0x197>;
				phandle = <0x3b7>;
			};

			flexbus1-d0 {
				rockchip,pins = <0x03 0x1d 0x06 0x197>;
				phandle = <0x3b8>;
			};

			flexbus1-d1 {
				rockchip,pins = <0x03 0x1c 0x06 0x197>;
				phandle = <0x3b9>;
			};

			flexbus1-d2 {
				rockchip,pins = <0x03 0x1b 0x06 0x197>;
				phandle = <0x3ba>;
			};

			flexbus1-d3 {
				rockchip,pins = <0x03 0x18 0x06 0x197>;
				phandle = <0x3bb>;
			};

			flexbus1-d4 {
				rockchip,pins = <0x03 0x17 0x06 0x197>;
				phandle = <0x3bc>;
			};

			flexbus1-d5 {
				rockchip,pins = <0x03 0x16 0x06 0x197>;
				phandle = <0x3bd>;
			};

			flexbus1-d6 {
				rockchip,pins = <0x03 0x15 0x06 0x197>;
				phandle = <0x3be>;
			};

			flexbus1-d7 {
				rockchip,pins = <0x03 0x14 0x06 0x197>;
				phandle = <0x3bf>;
			};

			flexbus1-d8 {
				rockchip,pins = <0x03 0x11 0x06 0x197>;
				phandle = <0x3c0>;
			};

			flexbus1-d9 {
				rockchip,pins = <0x03 0x10 0x06 0x197>;
				phandle = <0x3c1>;
			};
		};

		flexbus0_testclk {

			flexbus0_testclk-testclk {
				rockchip,pins = <0x02 0x03 0x06 0x197>;
				phandle = <0x3c2>;
			};
		};

		flexbus0_testdata {

			flexbus0_testdata-testdata {
				rockchip,pins = <0x02 0x02 0x06 0x197>;
				phandle = <0x3c3>;
			};
		};

		flexbus1_testclk {

			flexbus1_testclk-testclk {
				rockchip,pins = <0x02 0x05 0x06 0x197>;
				phandle = <0x3c4>;
			};
		};

		flexbus1_testdata {

			flexbus1_testdata-testdata {
				rockchip,pins = <0x02 0x04 0x06 0x197>;
				phandle = <0x3c5>;
			};
		};

		fspi0 {

			fspi0-pins {
				rockchip,pins = <0x01 0x09 0x02 0x197 0x01 0x00 0x02 0x197 0x01 0x01 0x02 0x197 0x01 0x02 0x02 0x197 0x01 0x03 0x02 0x197 0x01 0x04 0x02 0x197 0x01 0x05 0x02 0x197 0x01 0x06 0x02 0x197 0x01 0x07 0x02 0x197 0x01 0x0a 0x02 0x197>;
				phandle = <0x3c6>;
			};

			fspi0-csn0 {
				rockchip,pins = <0x01 0x0b 0x02 0x197>;
				phandle = <0x3c7>;
			};

			fspi0-csn1 {
				rockchip,pins = <0x01 0x08 0x02 0x197>;
				phandle = <0x3c8>;
			};
		};

		fspi1 {

			fspi1m0-pins {
				rockchip,pins = <0x02 0x05 0x02 0x197 0x02 0x00 0x02 0x197 0x02 0x01 0x02 0x197 0x02 0x02 0x02 0x197 0x02 0x03 0x02 0x197>;
				phandle = <0x3c9>;
			};

			fspi1m0-csn0 {
				rockchip,pins = <0x02 0x04 0x02 0x197>;
				phandle = <0x3ca>;
			};

			fspi1m1-pins {
				rockchip,pins = <0x01 0x1d 0x03 0x197 0x01 0x14 0x03 0x197 0x01 0x15 0x03 0x197 0x01 0x16 0x03 0x197 0x01 0x17 0x03 0x197 0x01 0x18 0x03 0x197 0x01 0x19 0x03 0x197 0x01 0x1a 0x03 0x197 0x01 0x1b 0x03 0x197 0x01 0x1c 0x03 0x197>;
				phandle = <0x3cb>;
			};

			fspi1m1-csn0 {
				rockchip,pins = <0x01 0x13 0x03 0x197>;
				phandle = <0x3cc>;
			};

			fspi1m1-csn1 {
				rockchip,pins = <0x01 0x12 0x03 0x197>;
				phandle = <0x3cd>;
			};
		};

		fspi0_testclk {

			fspi0_testclk-test {
				rockchip,pins = <0x01 0x08 0x06 0x197>;
				phandle = <0x3ce>;
			};
		};

		fspi0_testdata {

			fspi0_testdata-test {
				rockchip,pins = <0x01 0x0f 0x06 0x197>;
				phandle = <0x3cf>;
			};
		};

		fspi1_testclk {

			fspi1_testclkm1-test {
				rockchip,pins = <0x01 0x11 0x07 0x197>;
				phandle = <0x3d0>;
			};
		};

		fspi1_testdata {

			fspi1_testdatam1-test {
				rockchip,pins = <0x01 0x0f 0x07 0x197>;
				phandle = <0x3d1>;
			};
		};

		gpu {

			gpu-pins {
				rockchip,pins = <0x00 0x1b 0x0b 0x197>;
				phandle = <0x3d2>;
			};
		};

		hdmi_tx {

			hdmi_txm0-pins {
				rockchip,pins = <0x04 0x10 0x09 0x197 0x04 0x11 0x09 0x197>;
				phandle = <0xe0>;
			};

			hdmi_txm1-pins {
				rockchip,pins = <0x00 0x13 0x09 0x197 0x00 0x0e 0x09 0x197>;
				phandle = <0x3d3>;
			};

			hdmi-tx-scl {
				rockchip,pins = <0x04 0x12 0x09 0x197>;
				phandle = <0xe1>;
			};

			hdmi-tx-sda {
				rockchip,pins = <0x04 0x13 0x09 0x197>;
				phandle = <0xe2>;
			};
		};

		i2c0 {

			i2c0m0-xfer {
				rockchip,pins = <0x00 0x08 0x0b 0x199 0x00 0x09 0x0b 0x199>;
				phandle = <0x3d4>;
			};

			i2c0m1-xfer {
				rockchip,pins = <0x00 0x11 0x09 0x199 0x00 0x12 0x09 0x199>;
				phandle = <0x6d>;
			};
		};

		i2c1 {

			i2c1m0-xfer {
				rockchip,pins = <0x00 0x0a 0x0b 0x199 0x00 0x0b 0x0b 0x199>;
				phandle = <0x14a>;
			};

			i2c1m1-xfer {
				rockchip,pins = <0x00 0x0c 0x09 0x199 0x00 0x0d 0x09 0x199>;
				phandle = <0x3d5>;
			};
		};

		i2c2 {

			i2c2m0-xfer {
				rockchip,pins = <0x00 0x0f 0x09 0x199 0x00 0x10 0x09 0x199>;
				phandle = <0x153>;
			};

			i2c2m1-xfer {
				rockchip,pins = <0x01 0x00 0x0a 0x199 0x01 0x01 0x0a 0x199>;
				phandle = <0x3d6>;
			};

			i2c2m2-xfer {
				rockchip,pins = <0x04 0x03 0x0b 0x199 0x04 0x05 0x0b 0x199>;
				phandle = <0x3d7>;
			};

			i2c2m3-xfer {
				rockchip,pins = <0x04 0x12 0x0b 0x199 0x04 0x13 0x0b 0x199>;
				phandle = <0x3d8>;
			};
		};

		i2c3 {

			i2c3m0-xfer {
				rockchip,pins = <0x04 0x0d 0x0b 0x199 0x04 0x0c 0x0b 0x199>;
				phandle = <0x155>;
			};

			i2c3m1-xfer {
				rockchip,pins = <0x00 0x16 0x09 0x199 0x00 0x17 0x09 0x199>;
				phandle = <0x3d9>;
			};

			i2c3m2-xfer {
				rockchip,pins = <0x03 0x1c 0x0b 0x199 0x03 0x1d 0x0b 0x199>;
				phandle = <0x3da>;
			};

			i2c3m3-xfer {
				rockchip,pins = <0x04 0x14 0x0b 0x199 0x04 0x15 0x0b 0x199>;
				phandle = <0x3db>;
			};
		};

		i2c4 {

			i2c4m0-xfer {
				rockchip,pins = <0x00 0x1a 0x09 0x199 0x00 0x1b 0x09 0x199>;
				phandle = <0x3dc>;
			};

			i2c4m1-xfer {
				rockchip,pins = <0x04 0x04 0x0b 0x199 0x04 0x06 0x0b 0x199>;
				phandle = <0x3dd>;
			};

			i2c4m2-xfer {
				rockchip,pins = <0x02 0x06 0x0b 0x199 0x02 0x07 0x0b 0x199>;
				phandle = <0x3de>;
			};

			i2c4m3-xfer {
				rockchip,pins = <0x03 0x10 0x0b 0x199 0x03 0x0f 0x0b 0x199>;
				phandle = <0x156>;
			};
		};

		i2c5 {

			i2c5m0-xfer {
				rockchip,pins = <0x02 0x05 0x0b 0x199 0x02 0x04 0x0b 0x199>;
				phandle = <0x15e>;
			};

			i2c5m1-xfer {
				rockchip,pins = <0x01 0x1c 0x0a 0x199 0x01 0x1d 0x0a 0x199>;
				phandle = <0x3df>;
			};

			i2c5m2-xfer {
				rockchip,pins = <0x02 0x16 0x0b 0x199 0x02 0x17 0x0b 0x199>;
				phandle = <0x3e0>;
			};

			i2c5m3-xfer {
				rockchip,pins = <0x03 0x14 0x0b 0x199 0x03 0x11 0x0b 0x199>;
				phandle = <0x3e1>;
			};
		};

		i2c6 {

			i2c6m0-xfer {
				rockchip,pins = <0x00 0x02 0x0b 0x199 0x00 0x05 0x0b 0x199>;
				phandle = <0x15f>;
			};

			i2c6m1-xfer {
				rockchip,pins = <0x01 0x12 0x0a 0x199 0x01 0x13 0x0a 0x199>;
				phandle = <0x3e2>;
			};

			i2c6m2-xfer {
				rockchip,pins = <0x02 0x18 0x0b 0x199 0x02 0x19 0x0b 0x199>;
				phandle = <0x3e3>;
			};

			i2c6m3-xfer {
				rockchip,pins = <0x04 0x16 0x0b 0x199 0x04 0x17 0x0b 0x199>;
				phandle = <0x3e4>;
			};
		};

		i2c7 {

			i2c7m0-xfer {
				rockchip,pins = <0x01 0x08 0x0a 0x199 0x01 0x0b 0x0a 0x199>;
				phandle = <0x3e5>;
			};

			i2c7m1-xfer {
				rockchip,pins = <0x03 0x00 0x0b 0x199 0x03 0x01 0x0b 0x199>;
				phandle = <0x160>;
			};

			i2c7m2-xfer {
				rockchip,pins = <0x04 0x00 0x0b 0x199 0x04 0x01 0x0b 0x199>;
				phandle = <0x3e6>;
			};

			i2c7m3-xfer {
				rockchip,pins = <0x04 0x10 0x0b 0x199 0x04 0x11 0x0b 0x199>;
				phandle = <0x3e7>;
			};
		};

		i2c8 {

			i2c8m0-xfer {
				rockchip,pins = <0x02 0x00 0x0b 0x199 0x02 0x01 0x0b 0x199>;
				phandle = <0x162>;
			};

			i2c8m1-xfer {
				rockchip,pins = <0x01 0x16 0x0a 0x199 0x01 0x17 0x0a 0x199>;
				phandle = <0x3e8>;
			};

			i2c8m2-xfer {
				rockchip,pins = <0x02 0x0e 0x0b 0x199 0x02 0x0f 0x0b 0x199>;
				phandle = <0x3e9>;
			};

			i2c8m3-xfer {
				rockchip,pins = <0x03 0x0b 0x0b 0x199 0x03 0x0a 0x0b 0x199>;
				phandle = <0x3ea>;
			};
		};

		i2c9 {

			i2c9m0-xfer {
				rockchip,pins = <0x01 0x05 0x0a 0x199 0x01 0x06 0x0a 0x199>;
				phandle = <0x18b>;
			};

			i2c9m1-xfer {
				rockchip,pins = <0x01 0x0d 0x0a 0x199 0x01 0x0c 0x0a 0x199>;
				phandle = <0x3eb>;
			};

			i2c9m2-xfer {
				rockchip,pins = <0x02 0x1d 0x0b 0x199 0x02 0x1c 0x0b 0x199>;
				phandle = <0x3ec>;
			};

			i2c9m3-xfer {
				rockchip,pins = <0x03 0x12 0x0b 0x199 0x03 0x13 0x0b 0x199>;
				phandle = <0x3ed>;
			};
		};

		i3c0 {

			i3c0m0-xfer {
				rockchip,pins = <0x00 0x11 0x0b 0x199 0x00 0x12 0x0b 0x199>;
				phandle = <0x146>;
			};

			i3c0m1-xfer {
				rockchip,pins = <0x01 0x1a 0x0a 0x199 0x01 0x1b 0x0a 0x199>;
				phandle = <0x3ee>;
			};
		};

		i3c1 {

			i3c1m0-xfer {
				rockchip,pins = <0x02 0x1a 0x0c 0x199 0x02 0x1b 0x0c 0x199>;
				phandle = <0x148>;
			};

			i3c1m1-xfer {
				rockchip,pins = <0x02 0x02 0x0e 0x199 0x02 0x03 0x0e 0x199>;
				phandle = <0x3ef>;
			};

			i3c1m2-xfer {
				rockchip,pins = <0x03 0x1b 0x0b 0x199 0x03 0x1a 0x0b 0x199>;
				phandle = <0x3f0>;
			};
		};

		i3c0_sda {

			i3c0_sdam0-pu {
				rockchip,pins = <0x00 0x15 0x0b 0x197>;
				phandle = <0x147>;
			};

			i3c0_sdam1-pu {
				rockchip,pins = <0x01 0x19 0x0a 0x197>;
				phandle = <0x3f1>;
			};
		};

		i3c1_sda {

			i3c1_sdam0-pu {
				rockchip,pins = <0x02 0x1e 0x0c 0x197>;
				phandle = <0x149>;
			};

			i3c1_sdam1-pu {
				rockchip,pins = <0x02 0x05 0x0e 0x197>;
				phandle = <0x3f2>;
			};

			i3c1_sdam2-pu {
				rockchip,pins = <0x03 0x19 0x0b 0x197>;
				phandle = <0x3f3>;
			};
		};

		isp_flash {

			isp_flashm0-pins {
				rockchip,pins = <0x02 0x1d 0x01 0x197>;
				phandle = <0x3f4>;
			};

			isp_flashm1-pins {
				rockchip,pins = <0x04 0x15 0x01 0x197>;
				phandle = <0x3f5>;
			};
		};

		isp_prelight {

			isp_prelightm0-pins {
				rockchip,pins = <0x02 0x1c 0x01 0x197>;
				phandle = <0x3f6>;
			};

			isp_prelightm1-pins {
				rockchip,pins = <0x04 0x14 0x01 0x197>;
				phandle = <0x3f7>;
			};
		};

		jtag {

			jtagm0-pins {
				rockchip,pins = <0x02 0x02 0x09 0x197 0x02 0x03 0x09 0x197>;
				phandle = <0x3f8>;
			};

			jtagm1-pins {
				rockchip,pins = <0x00 0x1c 0x0a 0x197 0x00 0x1d 0x0a 0x197>;
				phandle = <0x3f9>;
			};
		};

		mipi {

			mipim0-pins {
				rockchip,pins = <0x04 0x0a 0x0b 0x197>;
				phandle = <0x3fa>;
			};

			mipim1-pins {
				rockchip,pins = <0x03 0x02 0x0c 0x197>;
				phandle = <0x3fb>;
			};

			mipim2-pins {
				rockchip,pins = <0x04 0x00 0x0c 0x197>;
				phandle = <0x3fc>;
			};

			mipim3-pins {
				rockchip,pins = <0x01 0x0b 0x0b 0x197>;
				phandle = <0x3fd>;
			};
		};

		npu {

			npu-pins {
				rockchip,pins = <0x00 0x0f 0x0b 0x197>;
				phandle = <0x3fe>;
			};
		};

		pcie0 {

			pcie0m0-pins {
				rockchip,pins = <0x02 0x0a 0x0b 0x19a>;
				phandle = <0x3ff>;
			};

			pcie0m1-pins {
				rockchip,pins = <0x01 0x0e 0x0c 0x19a>;
				phandle = <0x400>;
			};

			pcie0m2-pins {
				rockchip,pins = <0x04 0x0d 0x0c 0x19a>;
				phandle = <0x401>;
			};

			pcie0m3-pins {
				rockchip,pins = <0x04 0x16 0x09 0x19a>;
				phandle = <0x402>;
			};

			pcie21-port0-buttonrst {
				rockchip,pins = <0x01 0x14 0x0c 0x197>;
				phandle = <0x403>;
			};
		};

		pcie1 {

			pcie1m0-pins {
				rockchip,pins = <0x02 0x0b 0x0b 0x19a>;
				phandle = <0x404>;
			};

			pcie1m1-pins {
				rockchip,pins = <0x01 0x0c 0x0c 0x19a>;
				phandle = <0x405>;
			};

			pcie1m2-pins {
				rockchip,pins = <0x04 0x05 0x0c 0x19a>;
				phandle = <0x406>;
			};

			pcie1m3-pins {
				rockchip,pins = <0x04 0x11 0x0a 0x19a>;
				phandle = <0x407>;
			};

			pcie21-port1-buttonrst {
				rockchip,pins = <0x01 0x15 0x0c 0x197>;
				phandle = <0x408>;
			};
		};

		pdm0 {

			pdm0m0-clk0 {
				rockchip,pins = <0x00 0x14 0x03 0x197>;
				phandle = <0x99>;
			};

			pdm0m0-clk1 {
				rockchip,pins = <0x00 0x13 0x03 0x197>;
				phandle = <0x9a>;
			};

			pdm0m0-sdi0 {
				rockchip,pins = <0x00 0x18 0x03 0x197>;
				phandle = <0x9b>;
			};

			pdm0m0-sdi1 {
				rockchip,pins = <0x00 0x19 0x03 0x197>;
				phandle = <0x9c>;
			};

			pdm0m0-sdi2 {
				rockchip,pins = <0x00 0x1a 0x03 0x197>;
				phandle = <0x9d>;
			};

			pdm0m0-sdi3 {
				rockchip,pins = <0x00 0x1b 0x03 0x197>;
				phandle = <0x9e>;
			};

			pdm0m1-clk0 {
				rockchip,pins = <0x01 0x09 0x05 0x197>;
				phandle = <0x409>;
			};

			pdm0m1-clk1 {
				rockchip,pins = <0x01 0x06 0x05 0x197>;
				phandle = <0x40a>;
			};

			pdm0m1-sdi0 {
				rockchip,pins = <0x01 0x0a 0x05 0x197>;
				phandle = <0x40b>;
			};

			pdm0m1-sdi1 {
				rockchip,pins = <0x01 0x03 0x05 0x197>;
				phandle = <0x40c>;
			};

			pdm0m1-sdi2 {
				rockchip,pins = <0x01 0x05 0x05 0x197>;
				phandle = <0x40d>;
			};

			pdm0m1-sdi3 {
				rockchip,pins = <0x01 0x02 0x05 0x197>;
				phandle = <0x40e>;
			};

			pdm0m2-clk0 {
				rockchip,pins = <0x01 0x11 0x05 0x197>;
				phandle = <0x40f>;
			};

			pdm0m2-clk1 {
				rockchip,pins = <0x01 0x1d 0x05 0x197>;
				phandle = <0x410>;
			};

			pdm0m2-sdi0 {
				rockchip,pins = <0x01 0x16 0x05 0x197>;
				phandle = <0x411>;
			};

			pdm0m2-sdi1 {
				rockchip,pins = <0x01 0x17 0x05 0x197>;
				phandle = <0x412>;
			};

			pdm0m2-sdi2 {
				rockchip,pins = <0x01 0x10 0x05 0x197>;
				phandle = <0x413>;
			};

			pdm0m2-sdi3 {
				rockchip,pins = <0x01 0x1c 0x05 0x197>;
				phandle = <0x414>;
			};

			pdm0m3-clk0 {
				rockchip,pins = <0x02 0x0d 0x05 0x197>;
				phandle = <0x415>;
			};

			pdm0m3-clk1 {
				rockchip,pins = <0x02 0x0b 0x05 0x197>;
				phandle = <0x416>;
			};

			pdm0m3-sdi0 {
				rockchip,pins = <0x02 0x0c 0x05 0x197>;
				phandle = <0x417>;
			};

			pdm0m3-sdi1 {
				rockchip,pins = <0x02 0x0a 0x05 0x197>;
				phandle = <0x418>;
			};

			pdm0m3-sdi2 {
				rockchip,pins = <0x02 0x09 0x05 0x197>;
				phandle = <0x419>;
			};

			pdm0m3-sdi3 {
				rockchip,pins = <0x02 0x08 0x05 0x197>;
				phandle = <0x41a>;
			};
		};

		pdm1 {

			pdm1m0-clk0 {
				rockchip,pins = <0x02 0x15 0x05 0x197>;
				phandle = <0x140>;
			};

			pdm1m0-clk1 {
				rockchip,pins = <0x02 0x11 0x05 0x197>;
				phandle = <0x141>;
			};

			pdm1m0-sdi0 {
				rockchip,pins = <0x02 0x14 0x05 0x197>;
				phandle = <0x142>;
			};

			pdm1m0-sdi1 {
				rockchip,pins = <0x02 0x10 0x05 0x197>;
				phandle = <0x143>;
			};

			pdm1m0-sdi2 {
				rockchip,pins = <0x02 0x12 0x05 0x197>;
				phandle = <0x144>;
			};

			pdm1m0-sdi3 {
				rockchip,pins = <0x02 0x13 0x05 0x197>;
				phandle = <0x145>;
			};

			pdm1m1-clk0 {
				rockchip,pins = <0x04 0x06 0x03 0x197>;
				phandle = <0x41b>;
			};

			pdm1m1-clk1 {
				rockchip,pins = <0x04 0x08 0x03 0x197>;
				phandle = <0x41c>;
			};

			pdm1m1-sdi0 {
				rockchip,pins = <0x04 0x0b 0x03 0x197>;
				phandle = <0x41d>;
			};

			pdm1m1-sdi1 {
				rockchip,pins = <0x04 0x0a 0x03 0x197>;
				phandle = <0x41e>;
			};

			pdm1m1-sdi2 {
				rockchip,pins = <0x04 0x09 0x03 0x197>;
				phandle = <0x41f>;
			};

			pdm1m1-sdi3 {
				rockchip,pins = <0x04 0x04 0x03 0x197>;
				phandle = <0x420>;
			};

			pdm1m2-clk0 {
				rockchip,pins = <0x03 0x09 0x04 0x197>;
				phandle = <0x421>;
			};

			pdm1m2-clk1 {
				rockchip,pins = <0x03 0x07 0x04 0x197>;
				phandle = <0x422>;
			};

			pdm1m2-sdi0 {
				rockchip,pins = <0x03 0x0b 0x04 0x197>;
				phandle = <0x423>;
			};

			pdm1m2-sdi1 {
				rockchip,pins = <0x03 0x0a 0x04 0x197>;
				phandle = <0x424>;
			};

			pdm1m2-sdi2 {
				rockchip,pins = <0x03 0x06 0x04 0x197>;
				phandle = <0x425>;
			};

			pdm1m2-sdi3 {
				rockchip,pins = <0x03 0x05 0x04 0x197>;
				phandle = <0x426>;
			};
		};

		pmu_debug_test {

			pmu_debug_test-pins {
				rockchip,pins = <0x00 0x08 0x02 0x197>;
				phandle = <0x427>;
			};
		};

		pwm0 {

			pwm0m0-ch0 {
				rockchip,pins = <0x00 0x14 0x0c 0x19b>;
				phandle = <0x72>;
			};

			pwm0m0-ch1 {
				rockchip,pins = <0x00 0x13 0x0c 0x19b>;
				phandle = <0x73>;
			};

			pwm0m1-ch0 {
				rockchip,pins = <0x01 0x10 0x0d 0x19b>;
				phandle = <0x428>;
			};

			pwm0m1-ch1 {
				rockchip,pins = <0x04 0x11 0x0e 0x19b>;
				phandle = <0x429>;
			};

			pwm0m2-ch0 {
				rockchip,pins = <0x02 0x13 0x0d 0x19b>;
				phandle = <0x42a>;
			};

			pwm0m2-ch1 {
				rockchip,pins = <0x02 0x17 0x0d 0x19b>;
				phandle = <0x42b>;
			};

			pwm0m3-ch0 {
				rockchip,pins = <0x03 0x08 0x0c 0x19b>;
				phandle = <0x42c>;
			};

			pwm0m3-ch1 {
				rockchip,pins = <0x03 0x0e 0x0c 0x19b>;
				phandle = <0x42d>;
			};
		};

		pwm1 {

			pwm1m0-ch0 {
				rockchip,pins = <0x00 0x0c 0x0c 0x197>;
				phandle = <0x17c>;
			};

			pwm1m0-ch1 {
				rockchip,pins = <0x00 0x0d 0x0c 0x197>;
				phandle = <0x17d>;
			};

			pwm1m0-ch2 {
				rockchip,pins = <0x00 0x0e 0x0c 0x197>;
				phandle = <0x17e>;
			};

			pwm1m0-ch3 {
				rockchip,pins = <0x00 0x10 0x0c 0x197>;
				phandle = <0x17f>;
			};

			pwm1m0-ch4 {
				rockchip,pins = <0x00 0x0f 0x0c 0x197>;
				phandle = <0x180>;
			};

			pwm1m0-ch5 {
				rockchip,pins = <0x00 0x1a 0x0c 0x197>;
				phandle = <0x181>;
			};

			pwm1m1-ch0 {
				rockchip,pins = <0x01 0x0c 0x0d 0x197>;
				phandle = <0x42e>;
			};

			pwm1m1-ch1 {
				rockchip,pins = <0x01 0x0d 0x0d 0x197>;
				phandle = <0x42f>;
			};

			pwm1m1-ch2 {
				rockchip,pins = <0x01 0x12 0x0d 0x197>;
				phandle = <0x430>;
			};

			pwm1m1-ch3 {
				rockchip,pins = <0x01 0x1a 0x0d 0x197>;
				phandle = <0x431>;
			};

			pwm1m1-ch4 {
				rockchip,pins = <0x01 0x1b 0x0d 0x197>;
				phandle = <0x432>;
			};

			pwm1m1-ch5 {
				rockchip,pins = <0x04 0x10 0x0e 0x197>;
				phandle = <0x433>;
			};

			pwm1m2-ch0 {
				rockchip,pins = <0x02 0x10 0x0d 0x197>;
				phandle = <0x434>;
			};

			pwm1m2-ch1 {
				rockchip,pins = <0x02 0x11 0x0d 0x197>;
				phandle = <0x435>;
			};

			pwm1m2-ch2 {
				rockchip,pins = <0x02 0x12 0x0d 0x197>;
				phandle = <0x436>;
			};

			pwm1m2-ch3 {
				rockchip,pins = <0x02 0x14 0x0d 0x197>;
				phandle = <0x437>;
			};

			pwm1m2-ch4 {
				rockchip,pins = <0x02 0x15 0x0d 0x197>;
				phandle = <0x438>;
			};

			pwm1m2-ch5 {
				rockchip,pins = <0x02 0x16 0x0d 0x197>;
				phandle = <0x439>;
			};

			pwm1m3-ch0 {
				rockchip,pins = <0x03 0x04 0x0c 0x197>;
				phandle = <0x43a>;
			};

			pwm1m3-ch1 {
				rockchip,pins = <0x03 0x05 0x0c 0x197>;
				phandle = <0x43b>;
			};

			pwm1m3-ch2 {
				rockchip,pins = <0x03 0x06 0x0c 0x197>;
				phandle = <0x43c>;
			};

			pwm1m3-ch3 {
				rockchip,pins = <0x03 0x09 0x0c 0x197>;
				phandle = <0x43d>;
			};

			pwm1m3-ch4 {
				rockchip,pins = <0x03 0x0c 0x0c 0x197>;
				phandle = <0x43e>;
			};

			pwm1m3-ch5 {
				rockchip,pins = <0x03 0x0d 0x0c 0x197>;
				phandle = <0x43f>;
			};
		};

		pwm2 {

			pwm2m0-ch0 {
				rockchip,pins = <0x00 0x1b 0x0c 0x19b>;
				phandle = <0x182>;
			};

			pwm2m0-ch1 {
				rockchip,pins = <0x01 0x0b 0x0c 0x19b>;
				phandle = <0x183>;
			};

			pwm2m0-ch2 {
				rockchip,pins = <0x02 0x00 0x0e 0x19b>;
				phandle = <0x184>;
			};

			pwm2m0-ch3 {
				rockchip,pins = <0x02 0x01 0x0e 0x19b>;
				phandle = <0x185>;
			};

			pwm2m0-ch4 {
				rockchip,pins = <0x02 0x04 0x0e 0x19b>;
				phandle = <0x186>;
			};

			pwm2m0-ch5 {
				rockchip,pins = <0x04 0x02 0x0d 0x19b>;
				phandle = <0x187>;
			};

			pwm2m0-ch6 {
				rockchip,pins = <0x04 0x07 0x0d 0x19b>;
				phandle = <0x188>;
			};

			pwm2m0-ch7 {
				rockchip,pins = <0x04 0x0b 0x0d 0x19b>;
				phandle = <0x189>;
			};

			pwm2m1-ch0 {
				rockchip,pins = <0x04 0x12 0x0e 0x19b>;
				phandle = <0x440>;
			};

			pwm2m1-ch1 {
				rockchip,pins = <0x04 0x13 0x0e 0x19b>;
				phandle = <0x441>;
			};

			pwm2m1-ch2 {
				rockchip,pins = <0x04 0x16 0x0e 0x19b>;
				phandle = <0x442>;
			};

			pwm2m1-ch3 {
				rockchip,pins = <0x04 0x17 0x0e 0x19b>;
				phandle = <0x443>;
			};

			pwm2m1-ch4 {
				rockchip,pins = <0x04 0x03 0x0d 0x19b>;
				phandle = <0x444>;
			};

			pwm2m1-ch5 {
				rockchip,pins = <0x04 0x15 0x0e 0x19b>;
				phandle = <0x445>;
			};

			pwm2m1-ch6 {
				rockchip,pins = <0x04 0x14 0x0e 0x19b>;
				phandle = <0x446>;
			};

			pwm2m1-ch7 {
				rockchip,pins = <0x01 0x09 0x0c 0x19b>;
				phandle = <0x447>;
			};

			pwm2m2-ch0 {
				rockchip,pins = <0x02 0x18 0x0d 0x19b>;
				phandle = <0x448>;
			};

			pwm2m2-ch1 {
				rockchip,pins = <0x02 0x19 0x0d 0x19b>;
				phandle = <0x449>;
			};

			pwm2m2-ch2 {
				rockchip,pins = <0x02 0x1a 0x0d 0x19b>;
				phandle = <0x44a>;
			};

			pwm2m2-ch3 {
				rockchip,pins = <0x02 0x1b 0x0d 0x19b>;
				phandle = <0x44b>;
			};

			pwm2m2-ch4 {
				rockchip,pins = <0x02 0x1c 0x0d 0x19b>;
				phandle = <0x44c>;
			};

			pwm2m2-ch5 {
				rockchip,pins = <0x02 0x1d 0x0d 0x19b>;
				phandle = <0x44d>;
			};

			pwm2m2-ch6 {
				rockchip,pins = <0x02 0x1e 0x0d 0x19b>;
				phandle = <0x44e>;
			};

			pwm2m2-ch7 {
				rockchip,pins = <0x02 0x1f 0x0d 0x19b>;
				phandle = <0x44f>;
			};

			pwm2m3-ch0 {
				rockchip,pins = <0x03 0x12 0x0c 0x19b>;
				phandle = <0x450>;
			};

			pwm2m3-ch1 {
				rockchip,pins = <0x03 0x13 0x0c 0x19b>;
				phandle = <0x451>;
			};

			pwm2m3-ch2 {
				rockchip,pins = <0x03 0x15 0x0c 0x19b>;
				phandle = <0x452>;
			};

			pwm2m3-ch3 {
				rockchip,pins = <0x03 0x18 0x0c 0x19b>;
				phandle = <0x453>;
			};

			pwm2m3-ch4 {
				rockchip,pins = <0x03 0x1a 0x0c 0x19b>;
				phandle = <0x454>;
			};

			pwm2m3-ch5 {
				rockchip,pins = <0x03 0x1b 0x0c 0x19b>;
				phandle = <0x455>;
			};

			pwm2m3-ch6 {
				rockchip,pins = <0x03 0x1e 0x0c 0x19b>;
				phandle = <0x456>;
			};

			pwm2m3-ch7 {
				rockchip,pins = <0x03 0x1f 0x0c 0x19b>;
				phandle = <0x457>;
			};
		};

		ref_clk0 {

			ref_clk0-clk0 {
				rockchip,pins = <0x00 0x00 0x01 0x197>;
				phandle = <0x458>;
			};
		};

		ref_clk1 {

			ref_clk1-clk1 {
				rockchip,pins = <0x00 0x0c 0x01 0x197>;
				phandle = <0x459>;
			};
		};

		ref_clk2 {

			ref_clk2-clk2 {
				rockchip,pins = <0x00 0x0d 0x01 0x197>;
				phandle = <0x45a>;
			};
		};

		sai0 {

			sai0m0-lrck {
				rockchip,pins = <0x02 0x0f 0x04 0x197>;
				phandle = <0x11e>;
			};

			sai0m0-mclk {
				rockchip,pins = <0x02 0x0d 0x04 0x197>;
				phandle = <0x45b>;
			};

			sai0m0-sclk {
				rockchip,pins = <0x02 0x0e 0x04 0x197>;
				phandle = <0x11f>;
			};

			sai0m0-sdi0 {
				rockchip,pins = <0x02 0x08 0x04 0x197>;
				phandle = <0x120>;
			};

			sai0m0-sdi1 {
				rockchip,pins = <0x02 0x09 0x04 0x197>;
				phandle = <0x121>;
			};

			sai0m0-sdi2 {
				rockchip,pins = <0x02 0x0a 0x04 0x197>;
				phandle = <0x122>;
			};

			sai0m0-sdi3 {
				rockchip,pins = <0x02 0x0c 0x04 0x197>;
				phandle = <0x123>;
			};

			sai0m0-sdo0 {
				rockchip,pins = <0x02 0x06 0x04 0x197>;
				phandle = <0x124>;
			};

			sai0m0-sdo1 {
				rockchip,pins = <0x02 0x07 0x04 0x197>;
				phandle = <0x125>;
			};

			sai0m0-sdo2 {
				rockchip,pins = <0x02 0x0b 0x04 0x197>;
				phandle = <0x126>;
			};

			sai0m0-sdo3 {
				rockchip,pins = <0x02 0x1f 0x04 0x197>;
				phandle = <0x127>;
			};

			sai0m1-lrck {
				rockchip,pins = <0x00 0x17 0x01 0x197>;
				phandle = <0x45c>;
			};

			sai0m1-mclk {
				rockchip,pins = <0x00 0x14 0x01 0x197>;
				phandle = <0x45d>;
			};

			sai0m1-sclk {
				rockchip,pins = <0x00 0x16 0x01 0x197>;
				phandle = <0x45e>;
			};

			sai0m1-sdi0 {
				rockchip,pins = <0x00 0x18 0x01 0x197>;
				phandle = <0x45f>;
			};

			sai0m1-sdi1 {
				rockchip,pins = <0x00 0x19 0x01 0x197>;
				phandle = <0x460>;
			};

			sai0m1-sdi2 {
				rockchip,pins = <0x00 0x1a 0x01 0x197>;
				phandle = <0x461>;
			};

			sai0m1-sdi3 {
				rockchip,pins = <0x00 0x1b 0x01 0x197>;
				phandle = <0x462>;
			};

			sai0m1-sdo0 {
				rockchip,pins = <0x00 0x15 0x01 0x197>;
				phandle = <0x463>;
			};

			sai0m1-sdo1 {
				rockchip,pins = <0x00 0x1b 0x02 0x197>;
				phandle = <0x464>;
			};

			sai0m1-sdo2 {
				rockchip,pins = <0x00 0x1a 0x02 0x197>;
				phandle = <0x465>;
			};

			sai0m1-sdo3 {
				rockchip,pins = <0x00 0x19 0x02 0x197>;
				phandle = <0x466>;
			};

			sai0m2-lrck {
				rockchip,pins = <0x01 0x01 0x03 0x197>;
				phandle = <0x467>;
			};

			sai0m2-mclk {
				rockchip,pins = <0x01 0x04 0x03 0x197>;
				phandle = <0x468>;
			};

			sai0m2-sclk {
				rockchip,pins = <0x01 0x00 0x03 0x197>;
				phandle = <0x469>;
			};

			sai0m2-sdi0 {
				rockchip,pins = <0x01 0x0a 0x03 0x197>;
				phandle = <0x46a>;
			};

			sai0m2-sdi1 {
				rockchip,pins = <0x01 0x09 0x04 0x197>;
				phandle = <0x46b>;
			};

			sai0m2-sdi2 {
				rockchip,pins = <0x01 0x03 0x04 0x197>;
				phandle = <0x46c>;
			};

			sai0m2-sdi3 {
				rockchip,pins = <0x01 0x02 0x04 0x197>;
				phandle = <0x46d>;
			};

			sai0m2-sdo0 {
				rockchip,pins = <0x01 0x07 0x03 0x197>;
				phandle = <0x46e>;
			};

			sai0m2-sdo1 {
				rockchip,pins = <0x01 0x02 0x03 0x197>;
				phandle = <0x46f>;
			};

			sai0m2-sdo2 {
				rockchip,pins = <0x01 0x03 0x03 0x197>;
				phandle = <0x470>;
			};

			sai0m2-sdo3 {
				rockchip,pins = <0x01 0x09 0x03 0x197>;
				phandle = <0x471>;
			};
		};

		sai1 {

			sai1m0-lrck {
				rockchip,pins = <0x04 0x05 0x01 0x197>;
				phandle = <0x128>;
			};

			sai1m0-mclk {
				rockchip,pins = <0x04 0x02 0x01 0x197>;
				phandle = <0x1af>;
			};

			sai1m0-sclk {
				rockchip,pins = <0x04 0x03 0x01 0x197>;
				phandle = <0x129>;
			};

			sai1m0-sdi0 {
				rockchip,pins = <0x04 0x0b 0x01 0x197>;
				phandle = <0x12a>;
			};

			sai1m0-sdi1 {
				rockchip,pins = <0x04 0x0a 0x02 0x197>;
				phandle = <0x472>;
			};

			sai1m0-sdi2 {
				rockchip,pins = <0x04 0x09 0x02 0x197>;
				phandle = <0x473>;
			};

			sai1m0-sdi3 {
				rockchip,pins = <0x04 0x08 0x02 0x197>;
				phandle = <0x474>;
			};

			sai1m0-sdo0 {
				rockchip,pins = <0x04 0x07 0x01 0x197>;
				phandle = <0x475>;
			};

			sai1m0-sdo1 {
				rockchip,pins = <0x04 0x08 0x01 0x197>;
				phandle = <0x476>;
			};

			sai1m0-sdo2 {
				rockchip,pins = <0x04 0x09 0x01 0x197>;
				phandle = <0x12b>;
			};

			sai1m0-sdo3 {
				rockchip,pins = <0x04 0x0a 0x01 0x197>;
				phandle = <0x477>;
			};

			sai1m1-lrck {
				rockchip,pins = <0x03 0x16 0x04 0x197>;
				phandle = <0x478>;
			};

			sai1m1-mclk {
				rockchip,pins = <0x03 0x18 0x04 0x197>;
				phandle = <0x479>;
			};

			sai1m1-sclk {
				rockchip,pins = <0x03 0x17 0x04 0x197>;
				phandle = <0x47a>;
			};

			sai1m1-sdi0 {
				rockchip,pins = <0x03 0x0f 0x04 0x197>;
				phandle = <0x47b>;
			};

			sai1m1-sdi1 {
				rockchip,pins = <0x03 0x1c 0x04 0x197>;
				phandle = <0x47c>;
			};

			sai1m1-sdi2 {
				rockchip,pins = <0x03 0x1d 0x04 0x197>;
				phandle = <0x47d>;
			};

			sai1m1-sdi3 {
				rockchip,pins = <0x03 0x1e 0x04 0x197>;
				phandle = <0x47e>;
			};

			sai1m1-sdo0 {
				rockchip,pins = <0x03 0x15 0x04 0x197>;
				phandle = <0x47f>;
			};

			sai1m1-sdo1 {
				rockchip,pins = <0x03 0x14 0x04 0x197>;
				phandle = <0x480>;
			};

			sai1m1-sdo2 {
				rockchip,pins = <0x03 0x11 0x04 0x197>;
				phandle = <0x481>;
			};

			sai1m1-sdo3 {
				rockchip,pins = <0x03 0x10 0x04 0x197>;
				phandle = <0x482>;
			};
		};

		sai2 {

			sai2m0-lrck {
				rockchip,pins = <0x01 0x1a 0x04 0x197>;
				phandle = <0x12c>;
			};

			sai2m0-mclk {
				rockchip,pins = <0x01 0x1c 0x04 0x197>;
				phandle = <0x483>;
			};

			sai2m0-sclk {
				rockchip,pins = <0x01 0x19 0x04 0x197>;
				phandle = <0x12d>;
			};

			sai2m0-sdi {
				rockchip,pins = <0x01 0x1b 0x04 0x197>;
				phandle = <0x12e>;
			};

			sai2m0-sdo {
				rockchip,pins = <0x01 0x18 0x04 0x197>;
				phandle = <0x12f>;
			};

			sai2m1-lrck {
				rockchip,pins = <0x02 0x13 0x04 0x197>;
				phandle = <0x484>;
			};

			sai2m1-mclk {
				rockchip,pins = <0x02 0x11 0x04 0x197>;
				phandle = <0x485>;
			};

			sai2m1-sclk {
				rockchip,pins = <0x02 0x12 0x04 0x197>;
				phandle = <0x486>;
			};

			sai2m1-sdi {
				rockchip,pins = <0x02 0x15 0x04 0x197>;
				phandle = <0x487>;
			};

			sai2m1-sdo {
				rockchip,pins = <0x02 0x14 0x04 0x197>;
				phandle = <0x488>;
			};

			sai2m2-lrck {
				rockchip,pins = <0x03 0x13 0x04 0x197>;
				phandle = <0x489>;
			};

			sai2m2-mclk {
				rockchip,pins = <0x03 0x19 0x04 0x197>;
				phandle = <0x48a>;
			};

			sai2m2-sclk {
				rockchip,pins = <0x03 0x12 0x04 0x197>;
				phandle = <0x48b>;
			};

			sai2m2-sdi {
				rockchip,pins = <0x03 0x1a 0x04 0x197>;
				phandle = <0x48c>;
			};

			sai2m2-sdo {
				rockchip,pins = <0x03 0x1b 0x04 0x197>;
				phandle = <0x48d>;
			};
		};

		sai3 {

			sai3m0-lrck {
				rockchip,pins = <0x01 0x06 0x04 0x197>;
				phandle = <0x130>;
			};

			sai3m0-mclk {
				rockchip,pins = <0x01 0x04 0x04 0x197>;
				phandle = <0x48e>;
			};

			sai3m0-sclk {
				rockchip,pins = <0x01 0x05 0x04 0x197>;
				phandle = <0x131>;
			};

			sai3m0-sdi {
				rockchip,pins = <0x01 0x07 0x04 0x197>;
				phandle = <0x132>;
			};

			sai3m0-sdo {
				rockchip,pins = <0x01 0x0a 0x04 0x197>;
				phandle = <0x133>;
			};

			sai3m1-lrck {
				rockchip,pins = <0x01 0x0d 0x04 0x197>;
				phandle = <0x48f>;
			};

			sai3m1-mclk {
				rockchip,pins = <0x01 0x11 0x04 0x197>;
				phandle = <0x490>;
			};

			sai3m1-sclk {
				rockchip,pins = <0x01 0x0c 0x04 0x197>;
				phandle = <0x491>;
			};

			sai3m1-sdi {
				rockchip,pins = <0x01 0x0f 0x04 0x197>;
				phandle = <0x492>;
			};

			sai3m1-sdo {
				rockchip,pins = <0x01 0x0e 0x04 0x197>;
				phandle = <0x493>;
			};

			sai3m2-lrck {
				rockchip,pins = <0x03 0x01 0x04 0x197>;
				phandle = <0x494>;
			};

			sai3m2-mclk {
				rockchip,pins = <0x02 0x1e 0x04 0x197>;
				phandle = <0x495>;
			};

			sai3m2-sclk {
				rockchip,pins = <0x03 0x00 0x04 0x197>;
				phandle = <0x496>;
			};

			sai3m2-sdi {
				rockchip,pins = <0x03 0x03 0x04 0x197>;
				phandle = <0x497>;
			};

			sai3m2-sdo {
				rockchip,pins = <0x03 0x02 0x04 0x197>;
				phandle = <0x498>;
			};

			sai3m3-lrck {
				rockchip,pins = <0x02 0x02 0x04 0x197>;
				phandle = <0x499>;
			};

			sai3m3-mclk {
				rockchip,pins = <0x02 0x01 0x04 0x197>;
				phandle = <0x49a>;
			};

			sai3m3-sclk {
				rockchip,pins = <0x02 0x05 0x04 0x197>;
				phandle = <0x49b>;
			};

			sai3m3-sdi {
				rockchip,pins = <0x02 0x03 0x04 0x197>;
				phandle = <0x49c>;
			};

			sai3m3-sdo {
				rockchip,pins = <0x02 0x04 0x04 0x197>;
				phandle = <0x49d>;
			};
		};

		sai4 {

			sai4m0-lrck {
				rockchip,pins = <0x04 0x06 0x02 0x197>;
				phandle = <0x134>;
			};

			sai4m0-mclk {
				rockchip,pins = <0x04 0x02 0x02 0x197>;
				phandle = <0x49e>;
			};

			sai4m0-sclk {
				rockchip,pins = <0x04 0x04 0x02 0x197>;
				phandle = <0x135>;
			};

			sai4m0-sdi {
				rockchip,pins = <0x04 0x07 0x02 0x197>;
				phandle = <0x136>;
			};

			sai4m0-sdo {
				rockchip,pins = <0x04 0x0b 0x02 0x197>;
				phandle = <0x137>;
			};

			sai4m1-lrck {
				rockchip,pins = <0x04 0x00 0x04 0x197>;
				phandle = <0x49f>;
			};

			sai4m1-mclk {
				rockchip,pins = <0x03 0x08 0x04 0x197>;
				phandle = <0x4a0>;
			};

			sai4m1-sclk {
				rockchip,pins = <0x03 0x1f 0x04 0x197>;
				phandle = <0x4a1>;
			};

			sai4m1-sdi {
				rockchip,pins = <0x03 0x04 0x04 0x197>;
				phandle = <0x4a2>;
			};

			sai4m1-sdo {
				rockchip,pins = <0x04 0x01 0x04 0x197>;
				phandle = <0x4a3>;
			};

			sai4m2-lrck {
				rockchip,pins = <0x04 0x14 0x02 0x197>;
				phandle = <0x4a4>;
			};

			sai4m2-mclk {
				rockchip,pins = <0x04 0x10 0x02 0x197>;
				phandle = <0x4a5>;
			};

			sai4m2-sclk {
				rockchip,pins = <0x04 0x17 0x02 0x197>;
				phandle = <0x4a6>;
			};

			sai4m2-sdi {
				rockchip,pins = <0x04 0x16 0x02 0x197>;
				phandle = <0x4a7>;
			};

			sai4m2-sdo {
				rockchip,pins = <0x04 0x15 0x02 0x197>;
				phandle = <0x4a8>;
			};

			sai4m3-lrck {
				rockchip,pins = <0x02 0x17 0x04 0x197>;
				phandle = <0x4a9>;
			};

			sai4m3-mclk {
				rockchip,pins = <0x02 0x1a 0x04 0x197>;
				phandle = <0x4aa>;
			};

			sai4m3-sclk {
				rockchip,pins = <0x02 0x16 0x04 0x197>;
				phandle = <0x4ab>;
			};

			sai4m3-sdi {
				rockchip,pins = <0x02 0x18 0x04 0x197>;
				phandle = <0x4ac>;
			};

			sai4m3-sdo {
				rockchip,pins = <0x02 0x19 0x04 0x197>;
				phandle = <0x4ad>;
			};
		};

		sata30 {

			sata30-sata {
				rockchip,pins = <0x01 0x17 0x0c 0x197 0x01 0x16 0x0c 0x197 0x01 0x1d 0x0c 0x197>;
				phandle = <0x4ae>;
			};
		};

		sata30_port0 {

			sata30_port0m0-port0 {
				rockchip,pins = <0x02 0x0c 0x0c 0x197>;
				phandle = <0x4af>;
			};

			sata30_port0m1-port0 {
				rockchip,pins = <0x04 0x16 0x0a 0x197>;
				phandle = <0x4b0>;
			};
		};

		sata30_port1 {

			sata30_port1m0-port1 {
				rockchip,pins = <0x02 0x0d 0x0c 0x197>;
				phandle = <0x4b1>;
			};

			sata30_port1m1-port1 {
				rockchip,pins = <0x04 0x15 0x0a 0x197>;
				phandle = <0x4b2>;
			};
		};

		sdmmc0 {

			sdmmc0-bus4 {
				rockchip,pins = <0x02 0x00 0x01 0x19c 0x02 0x01 0x01 0x19c 0x02 0x02 0x01 0x19c 0x02 0x03 0x01 0x19c>;
				phandle = <0x117>;
			};

			sdmmc0-clk {
				rockchip,pins = <0x02 0x05 0x01 0x19c>;
				phandle = <0x114>;
			};

			sdmmc0-cmd {
				rockchip,pins = <0x02 0x04 0x01 0x19c>;
				phandle = <0x115>;
			};

			sdmmc0-det {
				rockchip,pins = <0x00 0x07 0x01 0x19a>;
				phandle = <0x116>;
			};

			sdmmc0-pwren {
				rockchip,pins = <0x00 0x0e 0x01 0x197>;
				phandle = <0x118>;
			};
		};

		sdmmc1 {

			sdmmc1m0-bus4 {
				rockchip,pins = <0x01 0x0c 0x02 0x198 0x01 0x0d 0x02 0x198 0x01 0x0e 0x02 0x198 0x01 0x0f 0x02 0x198>;
				phandle = <0x11a>;
			};

			sdmmc1m0-clk {
				rockchip,pins = <0x01 0x11 0x02 0x198>;
				phandle = <0x11b>;
			};

			sdmmc1m0-cmd {
				rockchip,pins = <0x01 0x10 0x02 0x198>;
				phandle = <0x11c>;
			};

			sdmmc1m0-det {
				rockchip,pins = <0x01 0x13 0x02 0x19a>;
				phandle = <0x4b3>;
			};

			sdmmc1m0-pwren {
				rockchip,pins = <0x01 0x12 0x02 0x197>;
				phandle = <0x4b4>;
			};

			sdmmc1m1-bus4 {
				rockchip,pins = <0x02 0x06 0x02 0x198 0x02 0x07 0x02 0x198 0x02 0x08 0x02 0x198 0x02 0x09 0x02 0x198>;
				phandle = <0x4b5>;
			};

			sdmmc1m1-clk {
				rockchip,pins = <0x02 0x0b 0x02 0x198>;
				phandle = <0x4b6>;
			};

			sdmmc1m1-cmd {
				rockchip,pins = <0x02 0x0a 0x02 0x198>;
				phandle = <0x4b7>;
			};

			sdmmc1m1-det {
				rockchip,pins = <0x02 0x0d 0x02 0x19a>;
				phandle = <0x4b8>;
			};

			sdmmc1m1-pwren {
				rockchip,pins = <0x02 0x0c 0x02 0x197>;
				phandle = <0x4b9>;
			};

			sdmmc1m2-det {
				rockchip,pins = <0x00 0x0e 0x02 0x19a>;
				phandle = <0x4ba>;
			};
		};

		sdmmc0_testclk {

			sdmmc0_testclk-test {
				rockchip,pins = <0x01 0x14 0x06 0x197>;
				phandle = <0x4bb>;
			};
		};

		sdmmc0_testdata {

			sdmmc0_testdata-test {
				rockchip,pins = <0x01 0x15 0x06 0x197>;
				phandle = <0x4bc>;
			};
		};

		sdmmc1_testclk {

			sdmmc1_testclkm0-test {
				rockchip,pins = <0x01 0x14 0x05 0x197>;
				phandle = <0x4bd>;
			};
		};

		sdmmc1_testdata {

			sdmmc1_testdatam0-test {
				rockchip,pins = <0x01 0x15 0x05 0x197>;
				phandle = <0x4be>;
			};
		};

		spdif {

			spdifm0-rx0 {
				rockchip,pins = <0x04 0x0c 0x01 0x197>;
				phandle = <0x138>;
			};

			spdifm0-rx1 {
				rockchip,pins = <0x03 0x0c 0x04 0x197>;
				phandle = <0x139>;
			};

			spdifm0-tx0 {
				rockchip,pins = <0x04 0x0d 0x01 0x197>;
				phandle = <0x13a>;
			};

			spdifm0-tx1 {
				rockchip,pins = <0x03 0x0d 0x04 0x197>;
				phandle = <0x4bf>;
			};

			spdifm1-rx0 {
				rockchip,pins = <0x04 0x00 0x02 0x197>;
				phandle = <0x4c0>;
			};

			spdifm1-rx1 {
				rockchip,pins = <0x03 0x02 0x05 0x197>;
				phandle = <0x4c1>;
			};

			spdifm1-tx0 {
				rockchip,pins = <0x04 0x01 0x02 0x197>;
				phandle = <0x4c2>;
			};

			spdifm1-tx1 {
				rockchip,pins = <0x03 0x03 0x05 0x197>;
				phandle = <0x13b>;
			};

			spdifm2-rx0 {
				rockchip,pins = <0x02 0x1e 0x05 0x197>;
				phandle = <0x4c3>;
			};

			spdifm2-rx1 {
				rockchip,pins = <0x01 0x1c 0x06 0x197>;
				phandle = <0x4c4>;
			};

			spdifm2-tx0 {
				rockchip,pins = <0x02 0x1f 0x05 0x197>;
				phandle = <0x4c5>;
			};

			spdifm2-tx1 {
				rockchip,pins = <0x01 0x1d 0x06 0x197>;
				phandle = <0x4c6>;
			};
		};

		spi0 {

			spi0m0-pins {
				rockchip,pins = <0x00 0x17 0x0b 0x197 0x00 0x19 0x0b 0x197 0x00 0x18 0x0b 0x197>;
				phandle = <0x165>;
			};

			spi0m0-csn0 {
				rockchip,pins = <0x00 0x16 0x0b 0x197>;
				phandle = <0x163>;
			};

			spi0m0-csn1 {
				rockchip,pins = <0x00 0x13 0x0b 0x197>;
				phandle = <0x164>;
			};

			spi0m1-pins {
				rockchip,pins = <0x02 0x05 0x0c 0x197 0x02 0x01 0x0c 0x197 0x02 0x00 0x0c 0x197>;
				phandle = <0x4c7>;
			};

			spi0m1-csn0 {
				rockchip,pins = <0x02 0x04 0x0c 0x197>;
				phandle = <0x4c8>;
			};

			spi0m1-csn1 {
				rockchip,pins = <0x02 0x02 0x0c 0x197>;
				phandle = <0x4c9>;
			};

			spi0m2-pins {
				rockchip,pins = <0x01 0x07 0x09 0x197 0x01 0x06 0x09 0x197 0x01 0x05 0x09 0x197>;
				phandle = <0x4ca>;
			};

			spi0m2-csn0 {
				rockchip,pins = <0x01 0x04 0x09 0x197>;
				phandle = <0x4cb>;
			};

			spi0m2-csn1 {
				rockchip,pins = <0x01 0x0a 0x09 0x197>;
				phandle = <0x4cc>;
			};
		};

		spi1 {

			spi1m0-pins {
				rockchip,pins = <0x01 0x0c 0x0b 0x197 0x01 0x0e 0x0b 0x197 0x01 0x0d 0x0b 0x197>;
				phandle = <0x168>;
			};

			spi1m0-csn0 {
				rockchip,pins = <0x01 0x0f 0x0b 0x197>;
				phandle = <0x166>;
			};

			spi1m0-csn1 {
				rockchip,pins = <0x01 0x10 0x0b 0x197>;
				phandle = <0x167>;
			};

			spi1m1-pins {
				rockchip,pins = <0x02 0x15 0x0a 0x197 0x02 0x13 0x0a 0x197 0x02 0x12 0x0a 0x197>;
				phandle = <0x4cd>;
			};

			spi1m1-csn0 {
				rockchip,pins = <0x02 0x14 0x0a 0x197>;
				phandle = <0x4ce>;
			};

			spi1m1-csn1 {
				rockchip,pins = <0x02 0x11 0x0a 0x197>;
				phandle = <0x4cf>;
			};

			spi1m2-pins {
				rockchip,pins = <0x03 0x17 0x0a 0x197 0x03 0x15 0x0a 0x197 0x03 0x16 0x0a 0x197>;
				phandle = <0x4d0>;
			};

			spi1m2-csn0 {
				rockchip,pins = <0x03 0x18 0x0a 0x197>;
				phandle = <0x4d1>;
			};

			spi1m2-csn1 {
				rockchip,pins = <0x04 0x00 0x0a 0x197>;
				phandle = <0x4d2>;
			};
		};

		spi2 {

			spi2m0-pins {
				rockchip,pins = <0x00 0x0a 0x09 0x197 0x00 0x09 0x09 0x197 0x00 0x0b 0x09 0x197>;
				phandle = <0x16b>;
			};

			spi2m0-csn0 {
				rockchip,pins = <0x00 0x08 0x09 0x197>;
				phandle = <0x169>;
			};

			spi2m0-csn1 {
				rockchip,pins = <0x00 0x07 0x09 0x197>;
				phandle = <0x16a>;
			};

			spi2m1-pins {
				rockchip,pins = <0x01 0x1d 0x0b 0x197 0x01 0x15 0x0b 0x197 0x01 0x14 0x0b 0x197>;
				phandle = <0x4d3>;
			};

			spi2m1-csn0 {
				rockchip,pins = <0x01 0x13 0x0b 0x197>;
				phandle = <0x4d4>;
			};

			spi2m1-csn1 {
				rockchip,pins = <0x01 0x12 0x0b 0x197>;
				phandle = <0x4d5>;
			};

			spi2m2-pins {
				rockchip,pins = <0x03 0x04 0x0a 0x197 0x03 0x11 0x0a 0x197 0x03 0x08 0x0a 0x197>;
				phandle = <0x4d6>;
			};

			spi2m2-csn0 {
				rockchip,pins = <0x03 0x14 0x0a 0x197>;
				phandle = <0x4d7>;
			};

			spi2m2-csn1 {
				rockchip,pins = <0x03 0x05 0x0a 0x197>;
				phandle = <0x4d8>;
			};
		};

		spi3 {

			spi3m0-pins {
				rockchip,pins = <0x03 0x00 0x0a 0x197 0x03 0x02 0x0a 0x197 0x03 0x01 0x0a 0x197>;
				phandle = <0x16e>;
			};

			spi3m0-csn0 {
				rockchip,pins = <0x03 0x03 0x0a 0x197>;
				phandle = <0x16c>;
			};

			spi3m0-csn1 {
				rockchip,pins = <0x02 0x1f 0x0a 0x197>;
				phandle = <0x16d>;
			};

			spi3m1-pins {
				rockchip,pins = <0x03 0x1c 0x0a 0x197 0x03 0x1d 0x0a 0x197 0x03 0x1e 0x0a 0x197>;
				phandle = <0x4d9>;
			};

			spi3m1-csn0 {
				rockchip,pins = <0x03 0x0e 0x0a 0x197>;
				phandle = <0x4da>;
			};

			spi3m1-csn1 {
				rockchip,pins = <0x03 0x1f 0x0a 0x197>;
				phandle = <0x4db>;
			};

			spi3m2-pins {
				rockchip,pins = <0x04 0x07 0x09 0x197 0x04 0x06 0x09 0x197 0x04 0x04 0x09 0x197>;
				phandle = <0x4dc>;
			};

			spi3m2-csn0 {
				rockchip,pins = <0x04 0x03 0x09 0x197>;
				phandle = <0x4dd>;
			};

			spi3m2-csn1 {
				rockchip,pins = <0x04 0x0b 0x0a 0x197>;
				phandle = <0x4de>;
			};
		};

		spi4 {

			spi4m0-pins {
				rockchip,pins = <0x04 0x17 0x0c 0x197 0x04 0x16 0x0c 0x197 0x04 0x15 0x0c 0x197>;
				phandle = <0x171>;
			};

			spi4m0-csn0 {
				rockchip,pins = <0x04 0x14 0x0c 0x197>;
				phandle = <0x16f>;
			};

			spi4m0-csn1 {
				rockchip,pins = <0x04 0x10 0x0c 0x197>;
				phandle = <0x170>;
			};

			spi4m1-pins {
				rockchip,pins = <0x03 0x19 0x0a 0x197 0x03 0x12 0x0a 0x197 0x03 0x13 0x0a 0x197>;
				phandle = <0x4df>;
			};

			spi4m1-csn0 {
				rockchip,pins = <0x03 0x09 0x0a 0x197>;
				phandle = <0x4e0>;
			};

			spi4m1-csn1 {
				rockchip,pins = <0x03 0x1a 0x0a 0x197>;
				phandle = <0x4e1>;
			};

			spi4m2-pins {
				rockchip,pins = <0x04 0x08 0x09 0x197 0x04 0x0a 0x09 0x197 0x04 0x09 0x09 0x197>;
				phandle = <0x4e2>;
			};

			spi4m2-csn0 {
				rockchip,pins = <0x04 0x0b 0x09 0x197>;
				phandle = <0x4e3>;
			};

			spi4m2-csn1 {
				rockchip,pins = <0x04 0x05 0x09 0x197>;
				phandle = <0x4e4>;
			};

			spi4m3-pins {
				rockchip,pins = <0x02 0x0b 0x0a 0x197 0x02 0x0d 0x0a 0x197 0x02 0x0c 0x0a 0x197>;
				phandle = <0x4e5>;
			};

			spi4m3-csn0 {
				rockchip,pins = <0x02 0x0a 0x0a 0x197>;
				phandle = <0x4e6>;
			};

			spi4m3-csn1 {
				rockchip,pins = <0x02 0x06 0x0a 0x197>;
				phandle = <0x4e7>;
			};
		};

		test_clk {

			test_clk-pins {
				rockchip,pins = <0x02 0x05 0x05 0x197>;
				phandle = <0x4e8>;
			};
		};

		tsadc {

			tsadcm0-pins {
				rockchip,pins = <0x00 0x01 0x09 0x197>;
				phandle = <0x4e9>;
			};

			tsadcm1-pins {
				rockchip,pins = <0x00 0x03 0x0a 0x197>;
				phandle = <0x4ea>;
			};
		};

		tsadc_ctrl {

			tsadc_ctrl-pins {
				rockchip,pins = <0x00 0x01 0x0a 0x197>;
				phandle = <0x4eb>;
			};
		};

		uart0 {

			uart0m0-xfer {
				rockchip,pins = <0x00 0x1d 0x09 0x19a 0x00 0x1c 0x09 0x19a>;
				phandle = <0x172>;
			};

			uart0m1-xfer {
				rockchip,pins = <0x02 0x00 0x09 0x19a 0x02 0x01 0x09 0x19a>;
				phandle = <0x4ec>;
			};
		};

		uart1 {

			uart1m0-xfer {
				rockchip,pins = <0x00 0x10 0x0a 0x19a 0x00 0x0f 0x0a 0x19a>;
				phandle = <0x71>;
			};

			uart1m0-ctsn {
				rockchip,pins = <0x00 0x1a 0x0d 0x197>;
				phandle = <0x4ed>;
			};

			uart1m0-rtsn {
				rockchip,pins = <0x00 0x1b 0x0d 0x197>;
				phandle = <0x4ee>;
			};

			uart1m1-xfer {
				rockchip,pins = <0x02 0x09 0x09 0x19a 0x02 0x08 0x09 0x19a>;
				phandle = <0x4ef>;
			};

			uart1m1-ctsn {
				rockchip,pins = <0x02 0x0a 0x09 0x197>;
				phandle = <0x4f0>;
			};

			uart1m1-rtsn {
				rockchip,pins = <0x02 0x0b 0x09 0x197>;
				phandle = <0x4f1>;
			};

			uart1m2-xfer {
				rockchip,pins = <0x03 0x06 0x09 0x19a 0x03 0x07 0x09 0x19a>;
				phandle = <0x4f2>;
			};

			uart1m2-ctsn {
				rockchip,pins = <0x03 0x04 0x09 0x197>;
				phandle = <0x4f3>;
			};

			uart1m2-rtsn {
				rockchip,pins = <0x03 0x05 0x09 0x197>;
				phandle = <0x4f4>;
			};
		};

		uart2 {

			uart2m0-xfer {
				rockchip,pins = <0x01 0x17 0x09 0x19a 0x01 0x16 0x09 0x19a>;
				phandle = <0x173>;
			};

			uart2m0-ctsn {
				rockchip,pins = <0x01 0x15 0x0a 0x197>;
				phandle = <0x4f5>;
			};

			uart2m0-rtsn {
				rockchip,pins = <0x01 0x14 0x0a 0x197>;
				phandle = <0x4f6>;
			};

			uart2m1-xfer {
				rockchip,pins = <0x04 0x0c 0x0a 0x19a 0x04 0x0d 0x0a 0x19a>;
				phandle = <0x4f7>;
			};

			uart2m1-ctsn {
				rockchip,pins = <0x04 0x09 0x0c 0x197>;
				phandle = <0x4f8>;
			};

			uart2m1-rtsn {
				rockchip,pins = <0x04 0x08 0x0c 0x197>;
				phandle = <0x4f9>;
			};

			uart2m2-xfer {
				rockchip,pins = <0x03 0x0f 0x09 0x19a 0x03 0x10 0x09 0x19a>;
				phandle = <0x4fa>;
			};

			uart2m2-ctsn {
				rockchip,pins = <0x03 0x1b 0x09 0x197>;
				phandle = <0x4fb>;
			};

			uart2m2-rtsn {
				rockchip,pins = <0x03 0x1a 0x09 0x197>;
				phandle = <0x4fc>;
			};
		};

		uart3 {

			uart3m0-xfer {
				rockchip,pins = <0x03 0x01 0x09 0x19a 0x03 0x00 0x09 0x19a>;
				phandle = <0x174>;
			};

			uart3m0-ctsn {
				rockchip,pins = <0x03 0x02 0x09 0x197>;
				phandle = <0x4fd>;
			};

			uart3m0-rtsn {
				rockchip,pins = <0x03 0x03 0x09 0x197>;
				phandle = <0x4fe>;
			};

			uart3m1-xfer {
				rockchip,pins = <0x04 0x01 0x09 0x19a 0x04 0x00 0x09 0x19a>;
				phandle = <0x4ff>;
			};

			uart3m1-ctsn {
				rockchip,pins = <0x03 0x0f 0x0a 0x197>;
				phandle = <0x500>;
			};

			uart3m1-rtsn {
				rockchip,pins = <0x03 0x10 0x0a 0x197>;
				phandle = <0x501>;
			};

			uart3m2-xfer {
				rockchip,pins = <0x01 0x11 0x09 0x19a 0x01 0x10 0x09 0x19a>;
				phandle = <0x502>;
			};

			uart3m2-ctsn {
				rockchip,pins = <0x01 0x0e 0x09 0x197>;
				phandle = <0x503>;
			};

			uart3m2-rtsn {
				rockchip,pins = <0x01 0x0f 0x09 0x197>;
				phandle = <0x504>;
			};
		};

		uart4 {

			uart4m0-xfer {
				rockchip,pins = <0x02 0x19 0x09 0x19a 0x02 0x18 0x09 0x19a>;
				phandle = <0x505>;
			};

			uart4m0-ctsn {
				rockchip,pins = <0x02 0x16 0x09 0x197>;
				phandle = <0x506>;
			};

			uart4m0-rtsn {
				rockchip,pins = <0x02 0x17 0x09 0x197>;
				phandle = <0x507>;
			};

			uart4m1-xfer {
				rockchip,pins = <0x01 0x15 0x09 0x19a 0x01 0x14 0x09 0x19a>;
				phandle = <0x175>;
			};

			uart4m1-ctsn {
				rockchip,pins = <0x01 0x13 0x09 0x197>;
				phandle = <0x176>;
			};

			uart4m1-rtsn {
				rockchip,pins = <0x01 0x12 0x09 0x197>;
				phandle = <0x1a8>;
			};

			uart4m2-xfer {
				rockchip,pins = <0x00 0x0d 0x0a 0x19a 0x00 0x0c 0x0a 0x19a>;
				phandle = <0x508>;
			};
		};

		uart5 {

			uart5m0-xfer {
				rockchip,pins = <0x03 0x1c 0x09 0x19a 0x03 0x1d 0x09 0x19a>;
				phandle = <0x177>;
			};

			uart5m0-ctsn {
				rockchip,pins = <0x03 0x1e 0x09 0x197>;
				phandle = <0x509>;
			};

			uart5m0-rtsn {
				rockchip,pins = <0x03 0x1f 0x09 0x197>;
				phandle = <0x50a>;
			};

			uart5m1-xfer {
				rockchip,pins = <0x04 0x09 0x0a 0x19a 0x04 0x08 0x0a 0x19a>;
				phandle = <0x50b>;
			};

			uart5m1-ctsn {
				rockchip,pins = <0x04 0x05 0x0a 0x197>;
				phandle = <0x50c>;
			};

			uart5m1-rtsn {
				rockchip,pins = <0x04 0x03 0x0a 0x197>;
				phandle = <0x50d>;
			};

			uart5m2-xfer {
				rockchip,pins = <0x02 0x04 0x09 0x19a 0x02 0x05 0x09 0x19a>;
				phandle = <0x50e>;
			};

			uart5m2-ctsn {
				rockchip,pins = <0x02 0x03 0x0a 0x197>;
				phandle = <0x50f>;
			};

			uart5m2-rtsn {
				rockchip,pins = <0x02 0x02 0x0a 0x197>;
				phandle = <0x510>;
			};
		};

		uart6 {

			uart6m0-xfer {
				rockchip,pins = <0x04 0x06 0x0a 0x19a 0x04 0x04 0x0a 0x19a>;
				phandle = <0x178>;
			};

			uart6m0-ctsn {
				rockchip,pins = <0x04 0x09 0x0b 0x197>;
				phandle = <0x511>;
			};

			uart6m0-rtsn {
				rockchip,pins = <0x04 0x08 0x0b 0x197>;
				phandle = <0x512>;
			};

			uart6m1-xfer {
				rockchip,pins = <0x02 0x1b 0x09 0x19a 0x02 0x1a 0x09 0x19a>;
				phandle = <0x513>;
			};

			uart6m1-ctsn {
				rockchip,pins = <0x02 0x1d 0x09 0x197>;
				phandle = <0x514>;
			};

			uart6m1-rtsn {
				rockchip,pins = <0x02 0x1c 0x09 0x197>;
				phandle = <0x515>;
			};

			uart6m2-xfer {
				rockchip,pins = <0x01 0x0b 0x09 0x19a 0x01 0x08 0x09 0x19a>;
				phandle = <0x516>;
			};

			uart6m2-ctsn {
				rockchip,pins = <0x01 0x03 0x0a 0x197>;
				phandle = <0x517>;
			};

			uart6m2-rtsn {
				rockchip,pins = <0x01 0x02 0x0a 0x197>;
				phandle = <0x518>;
			};

			uart6m3-xfer {
				rockchip,pins = <0x04 0x15 0x0d 0x19a 0x04 0x14 0x0d 0x19a>;
				phandle = <0x519>;
			};
		};

		uart7 {

			uart7m0-xfer {
				rockchip,pins = <0x02 0x0f 0x09 0x19a 0x02 0x0e 0x09 0x19a>;
				phandle = <0x179>;
			};

			uart7m0-ctsn {
				rockchip,pins = <0x02 0x0c 0x09 0x197>;
				phandle = <0x51a>;
			};

			uart7m0-rtsn {
				rockchip,pins = <0x02 0x0d 0x09 0x197>;
				phandle = <0x51b>;
			};

			uart7m1-xfer {
				rockchip,pins = <0x01 0x03 0x09 0x19a 0x01 0x02 0x09 0x19a>;
				phandle = <0x51c>;
			};

			uart7m1-ctsn {
				rockchip,pins = <0x01 0x01 0x09 0x197>;
				phandle = <0x51d>;
			};

			uart7m1-rtsn {
				rockchip,pins = <0x01 0x00 0x09 0x197>;
				phandle = <0x51e>;
			};

			uart7m2-xfer {
				rockchip,pins = <0x02 0x00 0x0a 0x19a 0x02 0x01 0x0a 0x19a>;
				phandle = <0x51f>;
			};
		};

		uart8 {

			uart8m0-xfer {
				rockchip,pins = <0x03 0x15 0x09 0x19a 0x03 0x16 0x09 0x19a>;
				phandle = <0x17a>;
			};

			uart8m0-ctsn {
				rockchip,pins = <0x03 0x18 0x09 0x197>;
				phandle = <0x520>;
			};

			uart8m0-rtsn {
				rockchip,pins = <0x03 0x17 0x09 0x197>;
				phandle = <0x521>;
			};

			uart8m1-xfer {
				rockchip,pins = <0x02 0x07 0x09 0x19a 0x02 0x06 0x09 0x19a>;
				phandle = <0x522>;
			};

			uart8m1-ctsn {
				rockchip,pins = <0x02 0x0f 0x0a 0x197>;
				phandle = <0x523>;
			};

			uart8m1-rtsn {
				rockchip,pins = <0x02 0x0e 0x0a 0x197>;
				phandle = <0x524>;
			};

			uart8m2-xfer {
				rockchip,pins = <0x00 0x12 0x0a 0x19a 0x00 0x11 0x0a 0x19a>;
				phandle = <0x525>;
			};
		};

		uart9 {

			uart9m0-xfer {
				rockchip,pins = <0x02 0x10 0x09 0x19a 0x02 0x11 0x09 0x19a>;
				phandle = <0x17b>;
			};

			uart9m0-ctsn {
				rockchip,pins = <0x02 0x1f 0x09 0x197>;
				phandle = <0x526>;
			};

			uart9m0-rtsn {
				rockchip,pins = <0x02 0x1e 0x09 0x197>;
				phandle = <0x527>;
			};

			uart9m1-xfer {
				rockchip,pins = <0x03 0x0a 0x09 0x19a 0x03 0x0b 0x09 0x19a>;
				phandle = <0x528>;
			};

			uart9m1-ctsn {
				rockchip,pins = <0x03 0x0d 0x09 0x197>;
				phandle = <0x529>;
			};

			uart9m1-rtsn {
				rockchip,pins = <0x03 0x0c 0x09 0x197>;
				phandle = <0x52a>;
			};

			uart9m2-xfer {
				rockchip,pins = <0x04 0x13 0x0d 0x19a 0x04 0x12 0x0d 0x19a>;
				phandle = <0x52b>;
			};
		};

		uart10 {

			uart10m0-xfer {
				rockchip,pins = <0x03 0x08 0x09 0x19a 0x03 0x09 0x09 0x19a>;
				phandle = <0x18c>;
			};

			uart10m0-ctsn {
				rockchip,pins = <0x03 0x06 0x0a 0x197>;
				phandle = <0x52c>;
			};

			uart10m0-rtsn {
				rockchip,pins = <0x03 0x07 0x0a 0x197>;
				phandle = <0x52d>;
			};

			uart10m1-xfer {
				rockchip,pins = <0x01 0x19 0x09 0x19a 0x01 0x18 0x09 0x19a>;
				phandle = <0x52e>;
			};

			uart10m1-ctsn {
				rockchip,pins = <0x01 0x1d 0x09 0x197>;
				phandle = <0x52f>;
			};

			uart10m1-rtsn {
				rockchip,pins = <0x01 0x1c 0x09 0x197>;
				phandle = <0x530>;
			};

			uart10m2-xfer {
				rockchip,pins = <0x00 0x15 0x0a 0x19a 0x00 0x14 0x0a 0x19a>;
				phandle = <0x531>;
			};
		};

		uart11 {

			uart11m0-xfer {
				rockchip,pins = <0x03 0x11 0x09 0x19a 0x03 0x14 0x09 0x19a>;
				phandle = <0x18d>;
			};

			uart11m0-ctsn {
				rockchip,pins = <0x03 0x13 0x09 0x197>;
				phandle = <0x532>;
			};

			uart11m0-rtsn {
				rockchip,pins = <0x03 0x12 0x09 0x197>;
				phandle = <0x533>;
			};

			uart11m1-xfer {
				rockchip,pins = <0x02 0x15 0x09 0x19a 0x02 0x14 0x09 0x19a>;
				phandle = <0x534>;
			};

			uart11m1-ctsn {
				rockchip,pins = <0x02 0x12 0x09 0x197>;
				phandle = <0x535>;
			};

			uart11m1-rtsn {
				rockchip,pins = <0x02 0x13 0x09 0x197>;
				phandle = <0x536>;
			};

			uart11m2-xfer {
				rockchip,pins = <0x04 0x11 0x0d 0x19a 0x04 0x10 0x0d 0x19a>;
				phandle = <0x537>;
			};
		};

		ufs {

			ufs-refclk {
				rockchip,pins = <0x04 0x19 0x01 0x197>;
				phandle = <0x112>;
			};

			ufs-rst {
				rockchip,pins = <0x04 0x18 0x01 0x197>;
				phandle = <0x538>;
			};
		};

		ufs_testdata0 {

			ufs_testdata0-test {
				rockchip,pins = <0x04 0x14 0x04 0x197>;
				phandle = <0x539>;
			};
		};

		ufs_testdata1 {

			ufs_testdata1-test {
				rockchip,pins = <0x04 0x15 0x04 0x197>;
				phandle = <0x53a>;
			};
		};

		ufs_testdata2 {

			ufs_testdata2-test {
				rockchip,pins = <0x04 0x16 0x04 0x197>;
				phandle = <0x53b>;
			};
		};

		ufs_testdata3 {

			ufs_testdata3-test {
				rockchip,pins = <0x04 0x17 0x04 0x197>;
				phandle = <0x53c>;
			};
		};

		vi_cif {

			vi_cif-pins {
				rockchip,pins = <0x03 0x03 0x01 0x197 0x03 0x02 0x01 0x197 0x02 0x15 0x01 0x197 0x02 0x14 0x01 0x197 0x02 0x13 0x01 0x197 0x02 0x12 0x01 0x197 0x02 0x11 0x01 0x197 0x02 0x10 0x01 0x197 0x02 0x0f 0x01 0x197 0x02 0x0e 0x01 0x197 0x02 0x0d 0x01 0x197 0x02 0x0c 0x01 0x197 0x02 0x0b 0x01 0x197 0x02 0x0a 0x01 0x197 0x02 0x09 0x01 0x197 0x02 0x08 0x01 0x197 0x02 0x07 0x01 0x197 0x02 0x06 0x01 0x197 0x03 0x00 0x01 0x197 0x03 0x01 0x01 0x197>;
				phandle = <0x53d>;
			};
		};

		vo_lcdc {

			vo_lcdc-pins {
				rockchip,pins = <0x03 0x1f 0x01 0x197 0x03 0x1b 0x01 0x197 0x03 0x1a 0x01 0x197 0x03 0x19 0x01 0x197 0x03 0x18 0x01 0x197 0x03 0x17 0x01 0x197 0x03 0x16 0x01 0x197 0x03 0x15 0x01 0x197 0x03 0x14 0x01 0x197 0x03 0x13 0x01 0x197 0x03 0x12 0x01 0x197 0x03 0x11 0x01 0x197 0x03 0x10 0x01 0x197 0x03 0x0f 0x01 0x197 0x03 0x0e 0x01 0x197 0x03 0x0d 0x01 0x197 0x03 0x0c 0x01 0x197 0x03 0x0b 0x01 0x197 0x03 0x0a 0x01 0x197 0x03 0x09 0x01 0x197 0x03 0x08 0x01 0x197 0x03 0x07 0x01 0x197 0x03 0x06 0x01 0x197 0x03 0x05 0x01 0x197 0x03 0x04 0x01 0x197 0x03 0x1c 0x01 0x197 0x03 0x1d 0x01 0x197 0x03 0x1e 0x01 0x197>;
				phandle = <0x53e>;
			};
		};

		vo_post {

			vo_post-pins {
				rockchip,pins = <0x04 0x01 0x01 0x197>;
				phandle = <0x53f>;
			};
		};

		vp0_sync {

			vp0_sync-pins {
				rockchip,pins = <0x04 0x15 0x03 0x197>;
				phandle = <0x540>;
			};
		};

		vp1_sync {

			vp1_sync-pins {
				rockchip,pins = <0x04 0x16 0x03 0x197>;
				phandle = <0x541>;
			};
		};

		vp2_sync {

			vp2_sync-pins {
				rockchip,pins = <0x04 0x17 0x03 0x197>;
				phandle = <0x542>;
			};
		};

		pmic {

			pmic-pins {
				rockchip,pins = <0x00 0x06 0x09 0x19a 0x00 0x04 0x09 0x197>;
				phandle = <0x14b>;
			};
		};

		vo {

			bt1120-pins {
				rockchip,pins = <0x03 0x1f 0x01 0x197 0x03 0x18 0x01 0x197 0x03 0x17 0x01 0x197 0x03 0x16 0x01 0x197 0x03 0x15 0x01 0x197 0x03 0x14 0x01 0x197 0x03 0x11 0x01 0x197 0x03 0x10 0x01 0x197 0x03 0x0f 0x01 0x197 0x03 0x0e 0x01 0x197 0x03 0x0d 0x01 0x197 0x03 0x0c 0x01 0x197 0x03 0x08 0x01 0x197 0x03 0x07 0x01 0x197 0x03 0x06 0x01 0x197 0x03 0x05 0x01 0x197 0x03 0x04 0x01 0x197>;
				phandle = <0x543>;
			};

			bt656-pins {
				rockchip,pins = <0x03 0x1f 0x01 0x197 0x03 0x18 0x01 0x197 0x03 0x17 0x01 0x197 0x03 0x16 0x01 0x197 0x03 0x15 0x01 0x197 0x03 0x14 0x01 0x197 0x03 0x11 0x01 0x197 0x03 0x10 0x01 0x197 0x03 0x0f 0x01 0x197>;
				phandle = <0x544>;
			};

			rgb3x8-pins-m0 {
				rockchip,pins = <0x03 0x1f 0x01 0x197 0x03 0x18 0x01 0x197 0x03 0x17 0x01 0x197 0x03 0x16 0x01 0x197 0x03 0x15 0x01 0x197 0x03 0x14 0x01 0x197 0x03 0x11 0x01 0x197 0x03 0x10 0x01 0x197 0x03 0x0f 0x01 0x197 0x03 0x1c 0x01 0x197 0x03 0x1d 0x01 0x197 0x03 0x1e 0x01 0x197>;
				phandle = <0x545>;
			};

			rgb3x8-pins-m1 {
				rockchip,pins = <0x03 0x1f 0x01 0x197 0x03 0x0e 0x01 0x197 0x03 0x0d 0x01 0x197 0x03 0x0c 0x01 0x197 0x03 0x08 0x01 0x197 0x03 0x07 0x01 0x197 0x03 0x06 0x01 0x197 0x03 0x05 0x01 0x197 0x03 0x04 0x01 0x197 0x03 0x1c 0x01 0x197 0x03 0x1d 0x01 0x197 0x03 0x1e 0x01 0x197>;
				phandle = <0x546>;
			};

			rgb565-pins {
				rockchip,pins = <0x03 0x1f 0x01 0x197 0x03 0x18 0x01 0x197 0x03 0x17 0x01 0x197 0x03 0x16 0x01 0x197 0x03 0x15 0x01 0x197 0x03 0x14 0x01 0x197 0x03 0x11 0x01 0x197 0x03 0x10 0x01 0x197 0x03 0x0f 0x01 0x197 0x03 0x0e 0x01 0x197 0x03 0x0d 0x01 0x197 0x03 0x0c 0x01 0x197 0x03 0x08 0x01 0x197 0x03 0x07 0x01 0x197 0x03 0x06 0x01 0x197 0x03 0x05 0x01 0x197 0x03 0x04 0x01 0x197 0x03 0x1c 0x01 0x197 0x03 0x1d 0x01 0x197 0x03 0x1e 0x01 0x197>;
				phandle = <0x547>;
			};

			rgb666-pins {
				rockchip,pins = <0x03 0x1f 0x01 0x197 0x03 0x19 0x01 0x197 0x03 0x18 0x01 0x197 0x03 0x17 0x01 0x197 0x03 0x16 0x01 0x197 0x03 0x15 0x01 0x197 0x03 0x14 0x01 0x197 0x03 0x11 0x01 0x197 0x03 0x10 0x01 0x197 0x03 0x0f 0x01 0x197 0x03 0x0e 0x01 0x197 0x03 0x0d 0x01 0x197 0x03 0x0c 0x01 0x197 0x03 0x09 0x01 0x197 0x03 0x08 0x01 0x197 0x03 0x07 0x01 0x197 0x03 0x06 0x01 0x197 0x03 0x05 0x01 0x197 0x03 0x04 0x01 0x197 0x03 0x1c 0x01 0x197 0x03 0x1d 0x01 0x197 0x03 0x1e 0x01 0x197>;
				phandle = <0x548>;
			};

			rgb888-pins {
				rockchip,pins = <0x03 0x1f 0x01 0x197 0x03 0x1b 0x01 0x197 0x03 0x1a 0x01 0x197 0x03 0x19 0x01 0x197 0x03 0x18 0x01 0x197 0x03 0x17 0x01 0x197 0x03 0x16 0x01 0x197 0x03 0x15 0x01 0x197 0x03 0x14 0x01 0x197 0x03 0x13 0x01 0x197 0x03 0x12 0x01 0x197 0x03 0x11 0x01 0x197 0x03 0x10 0x01 0x197 0x03 0x0f 0x01 0x197 0x03 0x0e 0x01 0x197 0x03 0x0d 0x01 0x197 0x03 0x0c 0x01 0x197 0x03 0x0b 0x01 0x197 0x03 0x0a 0x01 0x197 0x03 0x09 0x01 0x197 0x03 0x08 0x01 0x197 0x03 0x07 0x01 0x197 0x03 0x06 0x01 0x197 0x03 0x05 0x01 0x197 0x03 0x04 0x01 0x197 0x03 0x1c 0x01 0x197 0x03 0x1d 0x01 0x197 0x03 0x1e 0x01 0x197>;
				phandle = <0x549>;
			};
		};

		vo_ebc {

			vo_ebc-pins {
				rockchip,pins = <0x03 0x1d 0x02 0x197 0x03 0x06 0x02 0x197 0x03 0x05 0x02 0x197 0x03 0x0b 0x02 0x197 0x03 0x1e 0x02 0x197 0x03 0x1b 0x02 0x197 0x03 0x1a 0x02 0x197 0x03 0x19 0x02 0x197 0x03 0x18 0x02 0x197 0x03 0x17 0x02 0x197 0x03 0x16 0x02 0x197 0x03 0x15 0x02 0x197 0x03 0x14 0x02 0x197 0x03 0x13 0x02 0x197 0x03 0x12 0x02 0x197 0x03 0x11 0x02 0x197 0x03 0x10 0x02 0x197 0x03 0x0f 0x02 0x197 0x03 0x0e 0x02 0x197 0x03 0x0d 0x02 0x197 0x03 0x0c 0x02 0x197 0x03 0x1c 0x02 0x197 0x03 0x1f 0x02 0x197>;
				phandle = <0xab>;
			};

			vo_ebc-extern {
				rockchip,pins = <0x03 0x0a 0x02 0x197 0x03 0x09 0x02 0x197 0x03 0x08 0x02 0x197 0x03 0x04 0x02 0x197 0x03 0x07 0x02 0x197>;
				phandle = <0x54a>;
			};
		};

		hym8563 {

			hym8563-int {
				rockchip,pins = <0x00 0x00 0x00 0x19a>;
				phandle = <0x154>;
			};
		};

		touch {

			touch-gpio {
				rockchip,pins = <0x00 0x18 0x00 0x19a 0x00 0x15 0x00 0x19a>;
				phandle = <0x6e>;
			};
		};

		wireless-bluetooth {

			uart4-gpios {
				rockchip,pins = <0x01 0x12 0x00 0x197>;
				phandle = <0x1a9>;
			};
		};

		wireless-wlan {

			wifi-host-wake-irq {
				rockchip,pins = <0x00 0x08 0x00 0x19d>;
				phandle = <0x1aa>;
			};

			wifi-poweren-gpio {
				rockchip,pins = <0x01 0x16 0x00 0x19a>;
				phandle = <0xf9>;
			};
		};

		cam {

			mipicsi0-pwr {
				rockchip,pins = <0x03 0x08 0x00 0x197>;
				phandle = <0x1ba>;
			};

			mipicsi1-pwr {
				rockchip,pins = <0x03 0x15 0x00 0x197>;
				phandle = <0x1bb>;
			};

			mipidcphy0-pwr {
				rockchip,pins = <0x03 0x16 0x00 0x197>;
				phandle = <0x1bc>;
			};
		};

		headphone {

			hp-det {
				rockchip,pins = <0x00 0x1b 0x00 0x19a>;
				phandle = <0x1ad>;
			};
		};

		usb {

			usb-host-pwren {
				rockchip,pins = <0x00 0x17 0x00 0x197>;
				phandle = <0x1b9>;
			};

			usb-otg0-pwren {
				rockchip,pins = <0x00 0x19 0x00 0x197>;
				phandle = <0x54b>;
			};

			usbc0-int {
				rockchip,pins = <0x00 0x05 0x00 0x19a>;
				phandle = <0x54c>;
			};
		};
	};

	adc-keys {
		compatible = "adc-keys";
		io-channels = <0x19e 0x01>;
		io-channel-names = "buttons";
		keyup-threshold-microvolt = <0x1b7740>;
		poll-interval = <0x64>;
		phandle = <0x54d>;

		vol-up-key {
			label = "volume up";
			linux,code = <0x73>;
			press-threshold-microvolt = <0x4268>;
		};

		vol-down-key {
			label = "volume down";
			linux,code = <0x72>;
			press-threshold-microvolt = <0x65ce8>;
		};

		menu-key {
			label = "menu";
			linux,code = <0x8b>;
			press-threshold-microvolt = <0xd9490>;
		};

		back-key {
			label = "back";
			linux,code = <0x9e>;
			press-threshold-microvolt = <0x12d838>;
		};
	};

	backlight {
		compatible = "pwm-backlight";
		pwms = <0x19f 0x00 0x61a8 0x00>;
		brightness-levels = <0x00 0x14 0x14 0x15 0x15 0x16 0x16 0x17 0x17 0x18 0x18 0x19 0x19 0x1a 0x1a 0x1b 0x1b 0x1c 0x1c 0x1d 0x1d 0x1e 0x1e 0x1f 0x1f 0x20 0x20 0x21 0x21 0x22 0x22 0x23 0x23 0x24 0x24 0x25 0x25 0x26 0x26 0x27 0x28 0x29 0x2a 0x2b 0x2c 0x2d 0x2e 0x2f 0x30 0x31 0x32 0x33 0x34 0x35 0x36 0x37 0x38 0x39 0x3a 0x3b 0x3c 0x3d 0x3e 0x3f 0x40 0x41 0x42 0x43 0x44 0x45 0x46 0x47 0x48 0x49 0x4a 0x4b 0x4c 0x4d 0x4e 0x4f 0x50 0x51 0x52 0x53 0x54 0x55 0x56 0x57 0x58 0x59 0x5a 0x5b 0x5c 0x5d 0x5e 0x5f 0x60 0x61 0x62 0x63 0x64 0x65 0x66 0x67 0x68 0x69 0x6a 0x6b 0x6c 0x6d 0x6e 0x6f 0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7a 0x7b 0x7c 0x7d 0x7e 0x7f 0x80 0x81 0x82 0x83 0x84 0x85 0x86 0x87 0x88 0x89 0x8a 0x8b 0x8c 0x8d 0x8e 0x8f 0x90 0x91 0x92 0x93 0x94 0x95 0x96 0x97 0x98 0x99 0x9a 0x9b 0x9c 0x9d 0x9e 0x9f 0xa0 0xa1 0xa2 0xa3 0xa4 0xa5 0xa6 0xa7 0xa8 0xa9 0xaa 0xab 0xac 0xad 0xae 0xaf 0xb0 0xb1 0xb2 0xb3 0xb4 0xb5 0xb6 0xb7 0xb8 0xb9 0xba 0xbb 0xbc 0xbd 0xbe 0xbf 0xc0 0xc1 0xc2 0xc3 0xc4 0xc5 0xc6 0xc7 0xc8 0xc9 0xca 0xcb 0xcc 0xcd 0xce 0xcf 0xd0 0xd1 0xd2 0xd3 0xd4 0xd5 0xd6 0xd7 0xd8 0xd9 0xda 0xdb 0xdc 0xdd 0xde 0xdf 0xe0 0xe1 0xe2 0xe3 0xe4 0xe5 0xe6 0xe7 0xe8 0xe9 0xea 0xeb 0xec 0xed 0xee 0xef 0xf0 0xf1 0xf2 0xf3 0xf4 0xf5 0xf6 0xf7 0xf8 0xf9 0xfa 0xfb 0xfc 0xfd 0xfe 0xff>;
		default-brightness-level = <0xc8>;
		status = "disabled";
		phandle = <0xdc>;
	};

	dp0-sound {
		status = "disabled";
		compatible = "rockchip,hdmi";
		rockchip,mclk-fs = <0x200>;
		rockchip,card-name = "rockchip-dp0";
		rockchip,cpu = <0x1a0>;
		rockchip,codec = <0x1a1 0x01>;
		rockchip,jack-det;
		phandle = <0x54e>;
	};

	dp1-sound {
		status = "disabled";
		compatible = "rockchip,hdmi";
		rockchip,mclk-fs = <0x200>;
		rockchip,card-name = "rockchip-dp1";
		rockchip,cpu = <0x1a0>;
		rockchip,codec = <0x1a2 0x01>;
		rockchip,jack-det;
		phandle = <0x54f>;
	};

	dp2-sound {
		status = "disabled";
		compatible = "rockchip,hdmi";
		rockchip,mclk-fs = <0x200>;
		rockchip,card-name = "rockchip-dp2";
		rockchip,cpu = <0x1a0>;
		rockchip,codec = <0x1a3 0x01>;
		rockchip,jack-det;
		phandle = <0x550>;
	};

	edp-sound {
		status = "disabled";
		compatible = "rockchip,hdmi";
		rockchip,mclk-fs = <0x80>;
		rockchip,card-name = "rockchip-edp";
		rockchip,cpu = <0x1a4>;
		rockchip,codec = <0x1a5 0x00>;
		phandle = <0x551>;
	};

	hdmi-sound {
		compatible = "rockchip,hdmi";
		rockchip,mclk-fs = <0x80>;
		rockchip,card-name = "rockchip-hdmi";
		rockchip,cpu = <0x1a4>;
		rockchip,codec = <0x1a6>;
		rockchip,jack-det;
		phandle = <0x552>;
	};

	gpio-keys {
		compatible = "gpio-keys";
		autorepeat;
		phandle = <0x553>;

		power {
			debounce-interval = <0x64>;
			gpios = <0x6f 0x1b 0x01>;
			label = "GPIO Key Power";
			linux,code = <0x74>;
			wakeup-source;
		};
	};

	leds {
		compatible = "gpio-leds";
		phandle = <0x554>;

		work-green {
			gpios = <0x6f 0x19 0x01>;
			linux,default-trigger = "none";
			default-state = "on";
			retain-state-suspended;
			retain-state-shutdown;
		};

		work-red {
			gpios = <0x6f 0x18 0x01>;
			linux,default-trigger = "none";
			default-state = "off";
			retain-state-suspended;
			retain-state-shutdown;
		};

		pwr-wifi {
			gpios = <0x161 0x16 0x00>;
			linux,default-trigger = "none";
			default-state = "on";
		};
	};

	test-power {
		status = "okay";
	};

	vcc12v-dcin {
		compatible = "regulator-fixed";
		regulator-name = "vcc12v_dcin";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <0xb71b00>;
		regulator-max-microvolt = <0xb71b00>;
		phandle = <0x1a7>;
	};

	vcc5v0-sys {
		compatible = "regulator-fixed";
		regulator-name = "vcc_sys";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <0x4c4b40>;
		regulator-max-microvolt = <0x4c4b40>;
		vin-supply = <0x1a7>;
		phandle = <0x150>;
	};

	vcc5v0-device {
		compatible = "regulator-fixed";
		regulator-name = "vcc5v0_device";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <0x4c4b40>;
		regulator-max-microvolt = <0x4c4b40>;
		vin-supply = <0x1a7>;
		phandle = <0x1b8>;
	};

	vcc-2v0-pldo-s3 {
		compatible = "regulator-fixed";
		regulator-name = "vcc_2v0_pldo_s3";
		regulator-boot-on;
		regulator-always-on;
		regulator-min-microvolt = <0x1e8480>;
		regulator-max-microvolt = <0x1e8480>;
		vin-supply = <0x150>;
		phandle = <0x151>;
	};

	vcc-1v1-nldo-s3 {
		compatible = "regulator-fixed";
		regulator-name = "vcc_1v1_nldo_s3";
		regulator-boot-on;
		regulator-always-on;
		regulator-min-microvolt = <0x10c8e0>;
		regulator-max-microvolt = <0x10c8e0>;
		vin-supply = <0x150>;
		phandle = <0x152>;
	};

	vcc3v3-rtc-s5 {
		compatible = "regulator-fixed";
		regulator-name = "vcc3v3_rtc_s5";
		regulator-boot-on;
		regulator-always-on;
		regulator-min-microvolt = <0x325aa0>;
		regulator-max-microvolt = <0x325aa0>;
		vin-supply = <0x150>;
		phandle = <0x555>;
	};

	wireless-bluetooth {
		compatible = "bluetooth-platdata";
		uart_rts_gpios = <0x161 0x12 0x01>;
		pinctrl-names = "default\0rts_gpio";
		pinctrl-0 = <0x1a8>;
		pinctrl-1 = <0x1a9>;
		BT,reset_gpio = <0x161 0x17 0x00>;
		BT,wake_gpio = <0x161 0x1c 0x00>;
		BT,wake_host_irq = <0x6f 0x09 0x00>;
		status = "okay";
		phandle = <0x556>;
	};

	wireless-wlan {
		compatible = "wlan-platdata";
		wifi_chip_type = "ap6275p";
		pinctrl-names = "default";
		pinctrl-0 = <0x1aa>;
		WIFI,host_wake_irq = <0x6f 0x08 0x00>;
		status = "okay";
		phandle = <0x557>;
	};

	es8388-sound {
		status = "disabled";
		compatible = "rockchip,multicodecs-card";
		rockchip,card-name = "rockchip-es8388";
		hp-det-gpio = <0x6f 0x1b 0x01>;
		io-channels = <0x19e 0x03>;
		io-channel-names = "adc-detect";
		keyup-threshold-microvolt = <0x1b7740>;
		poll-interval = <0x64>;
		spk-con-gpio = <0xe3 0x09 0x00>;
		hp-con-gpio = <0x109 0x1e 0x00>;
		rockchip,pre-power-on-delay-ms = <0x1e>;
		rockchip,post-power-down-delay-ms = <0x28>;
		rockchip,format = "i2s";
		rockchip,mclk-fs = <0x100>;
		rockchip,cpu = <0x1ab>;
		rockchip,codec = <0x1ac>;
		rockchip,audio-routing = "Headphone\0LOUT1\0Headphone\0ROUT1\0Speaker\0LOUT2\0Speaker\0ROUT2\0Headphone\0Headphone Power\0Headphone\0Headphone Power\0Speaker\0Speaker Power\0Speaker\0Speaker Power\0LINPUT1\0Main Mic\0LINPUT2\0Main Mic\0RINPUT1\0Headset Mic\0RINPUT2\0Headset Mic";
		pinctrl-names = "default";
		pinctrl-0 = <0x1ad>;
		phandle = <0x558>;

		play-pause-key {
			label = "playpause";
			linux,code = <0xa4>;
			press-threshold-microvolt = <0x7d0>;
		};
	};

	ht5010_sound-out {
		status = "okay";
		compatible = "rockchip,dummy-codec";
		clocks = <0x1ae>;
		clock-names = "mclk";
		pinctrl-names = "default";
		pinctrl-0 = <0x1af>;
		#sound-dai-cells = <0x00>;
		phandle = <0x1b0>;
	};

	ht5010-sound {
		status = "okay";
		compatible = "simple-audio-card";
		simple-audio-card,name = "rockchip,es8388";
		simple-audio-card,format = "i2s";
		simple-audio-card,mclk-fs = <0x100>;
		phandle = <0x559>;

		simple-audio-card,cpu {
			sound-dai = <0x1ab>;
		};

		simple-audio-card,codec {
			sound-dai = <0x1b0>;
		};
	};

	spdif-tx0-dc {
		status = "okay";
		compatible = "linux,spdif-dit";
		#sound-dai-cells = <0x00>;
		phandle = <0x1b2>;
	};

	spdif-tx0-sound {
		status = "okay";
		compatible = "simple-audio-card";
		simple-audio-card,mclk-fs = <0x80>;
		simple-audio-card,name = "rockchip,spdif-tx1";
		phandle = <0x55a>;

		simple-audio-card,cpu {
			sound-dai = <0x1b1>;
		};

		simple-audio-card,codec {
			sound-dai = <0x1b2>;
		};
	};

	dummy-codec {
		status = "disabled";
		compatible = "rockchip,dummy-codec";
		#sound-dai-cells = <0x00>;
		phandle = <0x1b4>;
	};

	pdm-mic-array {
		status = "disabled";
		compatible = "simple-audio-card";
		simple-audio-card,name = "rockchip,pdm-mic-array";
		phandle = <0x55b>;

		simple-audio-card,cpu {
			sound-dai = <0x1b3>;
		};

		simple-audio-card,codec {
			sound-dai = <0x1b4>;
		};
	};

	sdio-pwrseq {
		compatible = "mmc-pwrseq-simple";
		pinctrl-names = "default";
		pinctrl-0 = <0xf9>;
		post-power-on-delay-ms = <0xc8>;
		reset-gpios = <0x6f 0x1a 0x01>;
		status = "okay";
		phandle = <0x11d>;
	};

	vcc-1v8-s0 {
		compatible = "regulator-fixed";
		regulator-name = "vcc_1v8_s0";
		regulator-boot-on;
		regulator-always-on;
		regulator-min-microvolt = <0x1b7740>;
		regulator-max-microvolt = <0x1b7740>;
		vin-supply = <0x1b5>;
		phandle = <0x55c>;
	};

	vcc-3v3-s0 {
		compatible = "regulator-fixed";
		regulator-name = "vcc_3v3_s0";
		regulator-boot-on;
		regulator-always-on;
		regulator-min-microvolt = <0x325aa0>;
		regulator-max-microvolt = <0x325aa0>;
		vin-supply = <0x1b6>;
		phandle = <0x1b7>;
	};

	vcc-ufs-s0 {
		compatible = "regulator-fixed";
		regulator-name = "vcc_ufs_s0";
		regulator-boot-on;
		regulator-always-on;
		regulator-min-microvolt = <0x325aa0>;
		regulator-max-microvolt = <0x325aa0>;
		vin-supply = <0x150>;
		phandle = <0x55d>;
	};

	vcc1v8-ufs-vccq2-s0 {
		compatible = "regulator-fixed";
		regulator-name = "vcc1v8_ufs_vccq2_s0";
		regulator-boot-on;
		regulator-always-on;
		regulator-min-microvolt = <0x1b7740>;
		regulator-max-microvolt = <0x1b7740>;
		vin-supply = <0x1b5>;
		phandle = <0x55e>;
	};

	vcc1v2-ufs-vccq-s0 {
		compatible = "regulator-fixed";
		regulator-name = "vcc1v2_ufs_vccq_s0";
		regulator-boot-on;
		regulator-always-on;
		regulator-min-microvolt = <0x124f80>;
		regulator-max-microvolt = <0x124f80>;
		vin-supply = <0x150>;
		phandle = <0x55f>;
	};

	vcc3v3-lcd0-n {
		compatible = "regulator-fixed";
		regulator-name = "vcc3v3_lcd0_n";
		regulator-boot-on;
		enable-active-high;
		gpio = <0x6f 0x16 0x00>;
		vin-supply = <0x1b7>;
		phandle = <0xdd>;
	};

	vcc5v0-host {
		compatible = "regulator-fixed";
		regulator-name = "vcc5v0_host";
		regulator-boot-on;
		regulator-always-on;
		regulator-min-microvolt = <0x4c4b40>;
		regulator-max-microvolt = <0x4c4b40>;
		enable-active-high;
		gpio = <0x6f 0x17 0x00>;
		vin-supply = <0x1b8>;
		pinctrl-names = "default";
		pinctrl-0 = <0x1b9>;
		phandle = <0x69>;
	};

	vcc-mipicsi0-regulator {
		compatible = "regulator-fixed";
		gpio = <0x109 0x08 0x00>;
		pinctrl-names = "default";
		pinctrl-0 = <0x1ba>;
		regulator-name = "vcc_mipicsi0";
		enable-active-high;
		phandle = <0x560>;
	};

	vcc-mipicsi1-regulator {
		compatible = "regulator-fixed";
		gpio = <0x109 0x15 0x00>;
		pinctrl-names = "default";
		pinctrl-0 = <0x1bb>;
		regulator-name = "vcc_mipicsi1";
		enable-active-high;
		phandle = <0x561>;
	};

	vcc-mipidcphy0-regulator {
		compatible = "regulator-fixed";
		gpio = <0x109 0x16 0x00>;
		pinctrl-names = "default";
		pinctrl-0 = <0x1bc>;
		regulator-name = "vcc_mipidcphy0";
		enable-active-high;
		phandle = <0x158>;
	};

	chosen {
		linux,initrd-end = <0x00 0x4a36403d>;
		linux,initrd-start = <0x00 0x4a200000>;
		bootargs = "earlycon=uart8250,mmio32,0x2ad40000 console=ttyFIQ0 rw rootwait rcupdate.rcu_expedited=1 rcu_nocbs=all";
		phandle = <0x562>;
	};

	fiq-debugger {
		compatible = "rockchip,fiq-debugger";
		rockchip,serial-id = <0x00>;
		rockchip,wake-irq = <0x00>;
		rockchip,irq-mode-enable = <0x01>;
		rockchip,baudrate = <0x16e360>;
		interrupts = <0x00 0x185 0x08>;
		pinctrl-names = "default";
		pinctrl-0 = <0x172>;
		status = "okay";
		phandle = <0x563>;
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;

		drm-logo@0 {
			compatible = "rockchip,drm-logo";
			reg = <0x00 0xfdf00000 0x00 0x7e9000>;
			phandle = <0x2a>;
		};

		drm-cubic-lut@0 {
			compatible = "rockchip,drm-cubic-lut";
			reg = <0x00 0x00 0x00 0x00>;
			phandle = <0x2b>;
		};

		ramoops@40110000 {
			compatible = "ramoops";
			reg = <0x00 0x40110000 0x00 0xe0000>;
			boot-log-size = <0x8000>;
			boot-log-count = <0x01>;
			console-size = <0x80000>;
			pmsg-size = <0x30000>;
			ftrace-size = <0x00>;
			record-size = <0x14000>;
			phandle = <0x564>;
		};
	};

	__symbols__ {
		xin32k = "/clocks/xin32k";
		xin24m = "/clocks/xin24m";
		spll = "/clocks/spll";
		mclkin_sai0 = "/clocks/mclkin-sai0";
		mclkin_sai1 = "/clocks/mclkin-sai1";
		mclkin_sai2 = "/clocks/mclkin-sai2";
		mclkin_sai3 = "/clocks/mclkin-sai3";
		mclkin_sai4 = "/clocks/mclkin-sai4";
		mclkout_sai0 = "/clocks/mclkout-sai0@26046400";
		mclkout_sai1 = "/clocks/mclkout-sai1@26046400";
		mclkout_sai2 = "/clocks/mclkout-sai2@26046400";
		mclkout_sai3 = "/clocks/mclkout-sai3@26046400";
		mclkout_sai4 = "/clocks/mclkout-sai4@26046400";
		mclkout_sai4m2 = "/clocks/mclkout-sai4m2@2604a400";
		sclkin_sai0 = "/clocks/sclkin-sai0";
		sclkin_sai1 = "/clocks/sclkin-sai1";
		sclkin_sai2 = "/clocks/sclkin-sai2";
		sclkin_sai3 = "/clocks/sclkin-sai3";
		sclkin_sai4 = "/clocks/sclkin-sai4";
		clk_pvtm_clkout = "/clocks/clk_pvtm_clkout";
		cpu_l0 = "/cpus/cpu@0";
		cpu_l1 = "/cpus/cpu@1";
		cpu_l2 = "/cpus/cpu@2";
		cpu_l3 = "/cpus/cpu@3";
		cpu_b0 = "/cpus/cpu@100";
		cpu_b1 = "/cpus/cpu@101";
		cpu_b2 = "/cpus/cpu@102";
		cpu_b3 = "/cpus/cpu@103";
		CPU_SLEEP = "/cpus/idle-states/cpu-sleep";
		cluster0_opp_table = "/cluster0-opp-table";
		cluster1_opp_table = "/cluster1-opp-table";
		csi2_dcphy0 = "/csi2-dcphy0";
		mipi_in_ucam0 = "/csi2-dcphy0/ports/port@0/endpoint@1";
		mipi_in_ucam1 = "/csi2-dcphy0/ports/port@0/endpoint@2";
		mipi_in_ucam2 = "/csi2-dcphy0/ports/port@0/endpoint@3";
		mipi_in_ucam3 = "/csi2-dcphy0/ports/port@0/endpoint@4";
		mipi_in_ucam4 = "/csi2-dcphy0/ports/port@0/endpoint@5";
		csidcphy0_out = "/csi2-dcphy0/ports/port@1/endpoint@0";
		csi2_dphy0 = "/csi2-dphy0";
		csi2_dphy1 = "/csi2-dphy1";
		csi2_dphy2 = "/csi2-dphy2";
		csi2_dphy3 = "/csi2-dphy3";
		csi2_dphy4 = "/csi2-dphy4";
		csi2_dphy5 = "/csi2-dphy5";
		csu = "/csu";
		display_subsystem = "/display-subsystem";
		route_dsi = "/display-subsystem/route/route-dsi";
		route_edp = "/display-subsystem/route/route-edp";
		route_hdmi = "/display-subsystem/route/route-hdmi";
		route_dp0 = "/display-subsystem/route/route-dp0";
		route_rgb = "/display-subsystem/route/route-rgb";
		dmc = "/dmc";
		dmc_opp_table = "/dmc-opp-table";
		scmi = "/firmware/scmi";
		scmi_clk = "/firmware/scmi/protocol@14";
		optee = "/firmware/optee";
		mipi0_csi2 = "/mipi0-csi2";
		mipi0_csi2_input = "/mipi0-csi2/ports/port@0/endpoint@1";
		mipi0_csi2_output = "/mipi0-csi2/ports/port@1/endpoint@0";
		mipi1_csi2 = "/mipi1-csi2";
		mipi2_csi2 = "/mipi2-csi2";
		mipi3_csi2 = "/mipi3-csi2";
		mipi4_csi2 = "/mipi4-csi2";
		mpp_srv = "/mpp-srv";
		pmu_a53 = "/pmu-a53";
		pmu_a72 = "/pmu-a72";
		rkcif_dvp = "/rkcif-dvp";
		rkcif_dvp_sditf = "/rkcif-dvp-sditf";
		rkcif_mipi_lvds = "/rkcif-mipi-lvds";
		cif_mipi_in0 = "/rkcif-mipi-lvds/port/endpoint";
		rkcif_mipi_lvds_sditf = "/rkcif-mipi-lvds-sditf";
		mipi_lvds_sditf = "/rkcif-mipi-lvds-sditf/port/endpoint";
		rkcif_mipi_lvds_sditf_vir1 = "/rkcif-mipi-lvds-sditf-vir1";
		rkcif_mipi_lvds_sditf_vir2 = "/rkcif-mipi-lvds-sditf-vir2";
		rkcif_mipi_lvds_sditf_vir3 = "/rkcif-mipi-lvds-sditf-vir3";
		rkcif_mipi_lvds1 = "/rkcif-mipi-lvds1";
		rkcif_mipi_lvds1_sditf = "/rkcif-mipi-lvds1-sditf";
		rkcif_mipi_lvds1_sditf_vir1 = "/rkcif-mipi-lvds1-sditf-vir1";
		rkcif_mipi_lvds1_sditf_vir2 = "/rkcif-mipi-lvds1-sditf-vir2";
		rkcif_mipi_lvds1_sditf_vir3 = "/rkcif-mipi-lvds1-sditf-vir3";
		rkcif_mipi_lvds2 = "/rkcif-mipi-lvds2";
		rkcif_mipi_lvds2_sditf = "/rkcif-mipi-lvds2-sditf";
		rkcif_mipi_lvds2_sditf_vir1 = "/rkcif-mipi-lvds2-sditf-vir1";
		rkcif_mipi_lvds2_sditf_vir2 = "/rkcif-mipi-lvds2-sditf-vir2";
		rkcif_mipi_lvds2_sditf_vir3 = "/rkcif-mipi-lvds2-sditf-vir3";
		rkcif_mipi_lvds3 = "/rkcif-mipi-lvds3";
		rkcif_mipi_lvds3_sditf = "/rkcif-mipi-lvds3-sditf";
		rkcif_mipi_lvds3_sditf_vir1 = "/rkcif-mipi-lvds3-sditf-vir1";
		rkcif_mipi_lvds3_sditf_vir2 = "/rkcif-mipi-lvds3-sditf-vir2";
		rkcif_mipi_lvds3_sditf_vir3 = "/rkcif-mipi-lvds3-sditf-vir3";
		rkcif_mipi_lvds4 = "/rkcif-mipi-lvds4";
		rkcif_mipi_lvds4_sditf = "/rkcif-mipi-lvds4-sditf";
		rkcif_mipi_lvds4_sditf_vir1 = "/rkcif-mipi-lvds4-sditf-vir1";
		rkcif_mipi_lvds4_sditf_vir2 = "/rkcif-mipi-lvds4-sditf-vir2";
		rkcif_mipi_lvds4_sditf_vir3 = "/rkcif-mipi-lvds4-sditf-vir3";
		rkisp_vir0 = "/rkisp-vir0";
		isp_vir0 = "/rkisp-vir0/port/endpoint@0";
		rkisp_vir1 = "/rkisp-vir1";
		rkisp_vir2 = "/rkisp-vir2";
		rkisp_vir3 = "/rkisp-vir3";
		rkisp_vir4 = "/rkisp-vir4";
		rkisp_vir5 = "/rkisp-vir5";
		rkisp_vir0_sditf = "/rkisp-vir0-sditf";
		isp_sditf0 = "/rkisp-vir0-sditf/port/endpoint";
		rkisp_vir1_sditf = "/rkisp-vir1-sditf";
		isp_sditf1 = "/rkisp-vir1-sditf/port/endpoint";
		rkisp_vir2_sditf = "/rkisp-vir2-sditf";
		isp_sditf2 = "/rkisp-vir2-sditf/port/endpoint";
		rkisp_vir3_sditf = "/rkisp-vir3-sditf";
		isp_sditf3 = "/rkisp-vir3-sditf/port/endpoint";
		rkisp_vir4_sditf = "/rkisp-vir4-sditf";
		isp_sditf4 = "/rkisp-vir4-sditf/port/endpoint";
		rkisp_vir5_sditf = "/rkisp-vir5-sditf";
		isp_sditf5 = "/rkisp-vir5-sditf/port/endpoint";
		rkvenc_ccu = "/rkvenc-ccu";
		rkvpss_vir0 = "/rkvpss-vir0";
		vpss0_in = "/rkvpss-vir0/port/endpoint";
		rkvpss_vir1 = "/rkvpss-vir1";
		vpss1_in = "/rkvpss-vir1/port/endpoint";
		rkvpss_vir2 = "/rkvpss-vir2";
		vpss2_in = "/rkvpss-vir2/port/endpoint";
		rkvpss_vir3 = "/rkvpss-vir3";
		vpss3_in = "/rkvpss-vir3/port/endpoint";
		rkvpss_vir4 = "/rkvpss-vir4";
		vpss4_in = "/rkvpss-vir4/port/endpoint";
		rkvpss_vir5 = "/rkvpss-vir5";
		vpss5_in = "/rkvpss-vir5/port/endpoint";
		rockchip_suspend = "/rockchip-suspend";
		rockchip_system_monitor = "/rockchip-system-monitor";
		thermal_zones = "/thermal-zones";
		soc_thermal = "/thermal-zones/soc-thermal";
		soc_crit = "/thermal-zones/soc-thermal/trips/soc-crit";
		bigcore_thermal = "/thermal-zones/bigcore-thermal";
		bigcore_crit = "/thermal-zones/bigcore-thermal/trips/bigcore-crit";
		little_core_thermal = "/thermal-zones/little-core-thermal";
		threshold = "/thermal-zones/little-core-thermal/trips/trip-point-0";
		target = "/thermal-zones/little-core-thermal/trips/trip-point-1";
		little_core_crit = "/thermal-zones/little-core-thermal/trips/little-core-crit";
		ddr_thermal = "/thermal-zones/ddr-thermal";
		ddr_crit = "/thermal-zones/ddr-thermal/trips/ddr-crit";
		npu_thermal = "/thermal-zones/npu-thermal";
		npu_crit = "/thermal-zones/npu-thermal/trips/npu-crit";
		gpu_thermal = "/thermal-zones/gpu-thermal";
		gpu_crit = "/thermal-zones/gpu-thermal/trips/gpu-crit";
		debug = "/debug@22810000";
		usb_drd0_dwc3 = "/usb@23000000";
		usb_drd1_dwc3 = "/usb@23400000";
		sys_grf = "/syscon@2600a000";
		bigcore_grf = "/syscon@2600c000";
		litcore_grf = "/syscon@2600e000";
		cci_grf = "/syscon@26010000";
		gpu_grf = "/syscon@26016000";
		npu_grf = "/syscon@26018000";
		vo0_grf = "/syscon@2601a000";
		usb_grf = "/syscon@2601e000";
		php_grf = "/syscon@26020000";
		pmu0_grf = "/syscon@26024000";
		reboot_mode = "/syscon@26024000/reboot-mode";
		pmu1_grf = "/syscon@26026000";
		pipe_phy0_grf = "/syscon@26028000";
		pipe_phy1_grf = "/syscon@2602a000";
		usbdpphy_grf = "/syscon@2602c000";
		usb2phy_grf = "/syscon@2602e000";
		u2phy0 = "/syscon@2602e000/usb2-phy@0";
		u2phy0_otg = "/syscon@2602e000/usb2-phy@0/otg-port";
		u2phy1 = "/syscon@2602e000/usb2-phy@2000";
		u2phy1_otg = "/syscon@2602e000/usb2-phy@2000/otg-port";
		hdptxphy_grf = "/syscon@26032000";
		mipidcphy0_grf = "/syscon@26034000";
		vo1_grf = "/syscon@26036000";
		sdgmac_grf = "/syscon@26038000";
		mipidphy0_grf = "/syscon@2603a000";
		ioc_grf = "/syscon@26040000";
		rgb = "/syscon@26040000/rgb";
		rgb_in_vopl = "/syscon@26040000/rgb/ports/port@0/endpoint@0";
		rgb_in_vp1 = "/syscon@26040000/rgb/ports/port@0/endpoint@1";
		rgb_in_vp2 = "/syscon@26040000/rgb/ports/port@0/endpoint@2";
		mipidphy1_grf = "/syscon@2604c000";
		bigcore_pvtpll = "/syscon@27258000";
		litcore_pvtpll = "/syscon@27260000";
		gpu_pvtpll = "/syscon@27268000";
		npu_pvtpll = "/syscon@27270000";
		cru = "/clock-controller@27200000";
		i2c0 = "/i2c@27300000";
		gt1x = "/i2c@27300000/gt1x@14";
		uart1 = "/serial@27310000";
		pwm0_2ch_0 = "/pwm@27330000";
		pwm0_2ch_1 = "/pwm@27331000";
		pmu = "/power-management@27380000";
		power = "/power-management@27380000/power-controller";
		pdm0 = "/pdm@273b0000";
		rknpu = "/npu@27700000";
		npu_opp_table = "/npu-opp-table";
		rknpu_mmu = "/iommu@27702000";
		gpu = "/gpu@27800000";
		gpu_opp_table = "/gpu-opp-table";
		ebc = "/ebc@27900000";
		vopl = "/vop@27900000";
		vopl_out = "/vop@27900000/port";
		vopl_out_rgb = "/vop@27900000/port/endpoint@0";
		vopl_out_dsi = "/vop@27900000/port/endpoint@1";
		vopl_out_edp = "/vop@27900000/port/endpoint@2";
		vopl_out_hdmi = "/vop@27900000/port/endpoint@3";
		jpegd = "/jpegd@27910000";
		jpege = "/jpege@27910800";
		jpeg_mmu = "/iommu@27910f00";
		rga2_core0 = "/rga@27920000";
		rga2_core0_mmu = "/iommu@27920f00";
		rga2_core1 = "/rga@27930000";
		rga2_core1_mmu = "/iommu@27930f00";
		iep = "/iep@27960000";
		iep_mmu = "/iommu@27960800";
		vdpp = "/vdpp@27961000";
		rkvenc0 = "/rkvenc-core@27a00000";
		rkvenc0_mmu = "/iommu@27a0f000";
		rkvenc1 = "/rkvenc-core@27a10000";
		rkvenc1_mmu = "/iommu@27a1f000";
		rkvdec = "/rkvdec@27b00000";
		rkvdec_mmu = "/iommu@27b00800";
		rkisp = "/isp@27c00000";
		rkisp_mmu = "/iommu@27c07f00";
		rkcif = "/rkcif@27c10000";
		rkcif_mmu = "/iommu@27c10800";
		rkvpss = "/vpss@27c30000";
		rkvpss_mmu = "/iommu@27c33f00";
		mipi0_csi2_hw = "/mipi0-csi2-hw@27c80000";
		mipi1_csi2_hw = "/mipi1-csi2-hw@27c90000";
		mipi2_csi2_hw = "/mipi2-csi2-hw@27ca0000";
		mipi3_csi2_hw = "/mipi3-csi2-hw@27cb0000";
		mipi4_csi2_hw = "/mipi4-csi2-hw@27cc0000";
		vop = "/vop@27d00000";
		vop_out = "/vop@27d00000/ports";
		vp0 = "/vop@27d00000/ports/port@0";
		vp0_out_dsi = "/vop@27d00000/ports/port@0/endpoint@0";
		vp0_out_edp = "/vop@27d00000/ports/port@0/endpoint@1";
		vp0_out_hdmi = "/vop@27d00000/ports/port@0/endpoint@2";
		vp0_out_dp0 = "/vop@27d00000/ports/port@0/endpoint@3";
		vp0_out_dp1 = "/vop@27d00000/ports/port@0/endpoint@4";
		vp0_out_dp2 = "/vop@27d00000/ports/port@0/endpoint@5";
		vp1 = "/vop@27d00000/ports/port@1";
		vp1_out_rgb = "/vop@27d00000/ports/port@1/endpoint@0";
		vp1_out_dsi = "/vop@27d00000/ports/port@1/endpoint@1";
		vp1_out_edp = "/vop@27d00000/ports/port@1/endpoint@2";
		vp1_out_hdmi = "/vop@27d00000/ports/port@1/endpoint@3";
		vp1_out_dp0 = "/vop@27d00000/ports/port@1/endpoint@4";
		vp1_out_dp1 = "/vop@27d00000/ports/port@1/endpoint@5";
		vp1_out_dp2 = "/vop@27d00000/ports/port@1/endpoint@6";
		vp2 = "/vop@27d00000/ports/port@2";
		vp2_out_rgb = "/vop@27d00000/ports/port@2/endpoint@0";
		vp2_out_dsi = "/vop@27d00000/ports/port@2/endpoint@1";
		vp2_out_edp = "/vop@27d00000/ports/port@2/endpoint@2";
		vp2_out_hdmi = "/vop@27d00000/ports/port@2/endpoint@3";
		vp2_out_dp0 = "/vop@27d00000/ports/port@2/endpoint@4";
		vp2_out_dp1 = "/vop@27d00000/ports/port@2/endpoint@5";
		vp2_out_dp2 = "/vop@27d00000/ports/port@2/endpoint@6";
		vop_opp_table = "/vop-opp-table";
		vop_mmu = "/iommu@27d07e00";
		spdif_tx2 = "/spdif-tx@27d20000";
		spdif_rx2 = "/spdif-rx@27d30000";
		sai5 = "/sai@27d40000";
		sai6 = "/sai@27d50000";
		dsi = "/dsi@27d80000";
		dsi_in = "/dsi@27d80000/ports/port@0";
		dsi_in_vp0 = "/dsi@27d80000/ports/port@0/endpoint@0";
		dsi_in_vp1 = "/dsi@27d80000/ports/port@0/endpoint@1";
		dsi_in_vp2 = "/dsi@27d80000/ports/port@0/endpoint@2";
		dsi_in_vopl = "/dsi@27d80000/ports/port@0/endpoint@3";
		dsi_out_panel = "/dsi@27d80000/ports/port@1/endpoint";
		dsi_panel = "/dsi@27d80000/panel@0";
		disp_timings0 = "/dsi@27d80000/panel@0/display-timings";
		dsi_timing0 = "/dsi@27d80000/panel@0/display-timings/timing0";
		panel_in_dsi = "/dsi@27d80000/panel@0/ports/port@0/endpoint";
		hdcp0 = "/hdcp@27d90000";
		hdmi = "/hdmi@27da0000";
		hdmi_in = "/hdmi@27da0000/ports/port@0";
		hdmi_in_vp0 = "/hdmi@27da0000/ports/port@0/endpoint@0";
		hdmi_in_vp1 = "/hdmi@27da0000/ports/port@0/endpoint@1";
		hdmi_in_vp2 = "/hdmi@27da0000/ports/port@0/endpoint@2";
		hdmi_in_vopl = "/hdmi@27da0000/ports/port@0/endpoint@3";
		edp = "/edp@27dc0000";
		edp_in_vp0 = "/edp@27dc0000/ports/port@0/endpoint@0";
		edp_in_vp1 = "/edp@27dc0000/ports/port@0/endpoint@1";
		edp_in_vp2 = "/edp@27dc0000/ports/port@0/endpoint@2";
		edp_in_vopl = "/edp@27dc0000/ports/port@0/endpoint@3";
		dp = "/dp@27e40000";
		dp0 = "/dp@27e40000/dp0";
		dp0_in_vp0 = "/dp@27e40000/dp0/ports/port@0/endpoint@0";
		dp0_in_vp1 = "/dp@27e40000/dp0/ports/port@0/endpoint@1";
		dp0_in_vp2 = "/dp@27e40000/dp0/ports/port@0/endpoint@2";
		dp1 = "/dp@27e40000/dp1";
		dp1_in_vp0 = "/dp@27e40000/dp1/ports/port@0/endpoint@0";
		dp1_in_vp1 = "/dp@27e40000/dp1/ports/port@0/endpoint@1";
		dp1_in_vp2 = "/dp@27e40000/dp1/ports/port@0/endpoint@2";
		dp2 = "/dp@27e40000/dp2";
		dp2_in_vp0 = "/dp@27e40000/dp2/ports/port@0/endpoint@0";
		dp2_in_vp1 = "/dp@27e40000/dp2/ports/port@0/endpoint@1";
		dp2_in_vp2 = "/dp@27e40000/dp2/ports/port@0/endpoint@2";
		hdcp1 = "/hdcp@27e70000";
		spdif_tx3 = "/spdif-tx@27ea0000";
		spdif_tx4 = "/spdif-tx@27eb0000";
		spdif_tx5 = "/spdif-tx@27ec0000";
		sai7 = "/sai@27ed0000";
		sai8 = "/sai@27ee0000";
		sai9 = "/sai@27ef0000";
		qos_hdcp1 = "/qos@27f02000";
		qos_fspi1 = "/qos@27f04000";
		qos_gmac0 = "/qos@27f04080";
		qos_gmac1 = "/qos@27f04100";
		qos_sdio = "/qos@27f04180";
		qos_sdmmc = "/qos@27f04200";
		qos_flexbus = "/qos@27f04280";
		qos_gpu = "/qos@27f05000";
		qos_vepu1 = "/qos@27f06000";
		qos_npu_mcu = "/qos@27f08000";
		qos_npu_nsp0 = "/qos@27f08080";
		qos_npu_nsp1 = "/qos@27f08100";
		qos_emmc = "/qos@27f09000";
		qos_fspi0 = "/qos@27f09080";
		qos_mmu0 = "/qos@27f0a000";
		qos_mmu1 = "/qos@27f0a080";
		qos_rkvdec = "/qos@27f0c000";
		qos_crypto = "/qos@27f0d000";
		qos_mmu2 = "/qos@27f0e000";
		qos_ufshc = "/qos@27f0e080";
		qos_vepu0 = "/qos@27f0f000";
		qos_isp_mro = "/qos@27f10000";
		qos_isp_mwo = "/qos@27f10080";
		qos_vicap_m0 = "/qos@27f10100";
		qos_vpss_mro = "/qos@27f10180";
		qos_vpss_mwo = "/qos@27f10200";
		qos_hdcp0 = "/qos@27f11000";
		qos_vop_m0 = "/qos@27f12800";
		qos_vop_m1ro = "/qos@27f12880";
		qos_ebc = "/qos@27f13000";
		qos_rga0 = "/qos@27f13080";
		qos_rga1 = "/qos@27f13100";
		qos_jpeg = "/qos@27f13180";
		qos_vdpp = "/qos@27f13200";
		qos_npu_m0 = "/qos@27f20000";
		qos_npu_m1 = "/qos@27f21000";
		qos_npu_m0ro = "/qos@27f22080";
		qos_npu_m1ro = "/qos@27f22100";
		dfi = "/dfi@2a000000";
		pcie0 = "/pcie@2a200000";
		pcie0_intc = "/pcie@2a200000/legacy-interrupt-controller";
		pcie1 = "/pcie@2a210000";
		pcie1_intc = "/pcie@2a210000/legacy-interrupt-controller";
		gmac0 = "/ethernet@2a220000";
		mdio0 = "/ethernet@2a220000/mdio";
		rgmii_phy0 = "/ethernet@2a220000/mdio/phy@1";
		gmac0_stmmac_axi_setup = "/ethernet@2a220000/stmmac-axi-config";
		gmac0_mtl_rx_setup = "/ethernet@2a220000/rx-queues-config";
		gmac0_mtl_tx_setup = "/ethernet@2a220000/tx-queues-config";
		gmac1 = "/ethernet@2a230000";
		mdio1 = "/ethernet@2a230000/mdio";
		rgmii_phy1 = "/ethernet@2a230000/mdio/phy@1";
		gmac1_stmmac_axi_setup = "/ethernet@2a230000/stmmac-axi-config";
		gmac1_mtl_rx_setup = "/ethernet@2a230000/rx-queues-config";
		gmac1_mtl_tx_setup = "/ethernet@2a230000/tx-queues-config";
		sata0 = "/sata@2a240000";
		sata1 = "/sata@2a250000";
		mmu0 = "/iommu@2a260000";
		mmu1 = "/iommu@2a270000";
		dsmc = "/dsmc@2a280000";
		dsmc_slave = "/dsmc-slave";
		dsmc_psram0 = "/dsmc-slave/psram/psram0";
		dsmc_psram1 = "/dsmc-slave/psram/psram1";
		dsmc_psram2 = "/dsmc-slave/psram/psram2";
		dsmc_psram3 = "/dsmc-slave/psram/psram3";
		dsmc_lb_slave0 = "/dsmc-slave/lb-slave/lb-slave0";
		dsmc_p0_region = "/dsmc-slave/lb-slave/lb-slave0/region";
		dsmc_p0_region0 = "/dsmc-slave/lb-slave/lb-slave0/region/region0";
		dsmc_p0_region1 = "/dsmc-slave/lb-slave/lb-slave0/region/region1";
		dsmc_p0_region2 = "/dsmc-slave/lb-slave/lb-slave0/region/region2";
		dsmc_p0_region3 = "/dsmc-slave/lb-slave/lb-slave0/region/region3";
		dsmc_lb_slave1 = "/dsmc-slave/lb-slave/lb-slave1";
		dsmc_p1_region = "/dsmc-slave/lb-slave/lb-slave1/region";
		dsmc_p1_region0 = "/dsmc-slave/lb-slave/lb-slave1/region/region0";
		dsmc_p1_region1 = "/dsmc-slave/lb-slave/lb-slave1/region/region1";
		dsmc_p1_region2 = "/dsmc-slave/lb-slave/lb-slave1/region/region2";
		dsmc_p1_region3 = "/dsmc-slave/lb-slave/lb-slave1/region/region3";
		dsmc_lb_slave2 = "/dsmc-slave/lb-slave/lb-slave2";
		dsmc_p2_region = "/dsmc-slave/lb-slave/lb-slave2/region";
		dsmc_p2_region0 = "/dsmc-slave/lb-slave/lb-slave2/region/region0";
		dsmc_p2_region1 = "/dsmc-slave/lb-slave/lb-slave2/region/region1";
		dsmc_p2_region2 = "/dsmc-slave/lb-slave/lb-slave2/region/region2";
		dsmc_p2_region3 = "/dsmc-slave/lb-slave/lb-slave2/region/region3";
		dsmc_lb_slave3 = "/dsmc-slave/lb-slave/lb-slave3";
		dsmc_p3_region = "/dsmc-slave/lb-slave/lb-slave3/region";
		dsmc_p3_region0 = "/dsmc-slave/lb-slave/lb-slave3/region/region0";
		dsmc_p3_region1 = "/dsmc-slave/lb-slave/lb-slave3/region/region1";
		dsmc_p3_region2 = "/dsmc-slave/lb-slave/lb-slave3/region/region2";
		dsmc_p3_region3 = "/dsmc-slave/lb-slave/lb-slave3/region/region3";
		mmu2 = "/iommu@2a2c0000";
		ufs = "/ufs@2a2d0000";
		flexbus = "/flexbus@2a2f0000";
		flexbus_adc = "/flexbus@2a2f0000/adc";
		flexbus_cif = "/flexbus@2a2f0000/cif";
		flexbus_dac = "/flexbus@2a2f0000/dac";
		flexbus_fspi = "/flexbus@2a2f0000/fspi";
		sfc1 = "/spi@2a300000";
		sdmmc = "/mmc@2a310000";
		sdio = "/mmc@2a320000";
		sdhci = "/mmc@2a330000";
		sfc0 = "/spi@2a340000";
		crypto = "/crypto@2a400000";
		rng = "/rng@2a410000";
		otp = "/otp@2a580000";
		cpu_code = "/otp@2a580000/cpu-code@2";
		otp_cpu_version = "/otp@2a580000/cpu-version@5";
		otp_id = "/otp@2a580000/id@a";
		cpub_leakage = "/otp@2a580000/cpub-leakage@1e";
		cpul_leakage = "/otp@2a580000/cpul-leakage@1f";
		npu_leakage = "/otp@2a580000/npu-leakage@20";
		gpu_leakage = "/otp@2a580000/gpu-leakage@21";
		log_leakage = "/otp@2a580000/log-leakage@22";
		cpub_opp_info = "/otp@2a580000/cpub-opp-info@30";
		cpul_opp_info = "/otp@2a580000/cpul-opp-info@36";
		npu_opp_info = "/otp@2a580000/npu-opp-info@42";
		gpu_opp_info = "/otp@2a580000/gpu-opp-info@48";
		logic_opp_info = "/otp@2a580000/logic-opp-info@4e";
		sai0 = "/sai@2a600000";
		sai1 = "/sai@2a610000";
		sai2 = "/sai@2a620000";
		sai3 = "/sai@2a630000";
		sai4 = "/sai@2a640000";
		spdif_rx0 = "/spdif-rx@2a650000";
		spdif_rx1 = "/spdif-rx@2a660000";
		spdif_tx0 = "/spdif-tx@2a670000";
		spdif_tx1 = "/spdif-tx@2a680000";
		acdcdig_dsm = "/acdcdig-dsm@2a6d0000";
		pdm1 = "/pdm@2a6e0000";
		gic = "/interrupt-controller@2a701000";
		hwlock = "/hwspinlock@2ab00000";
		dmac0 = "/dma-controller@2ab90000";
		dmac1 = "/dma-controller@2abb0000";
		dmac2 = "/dma-controller@2abd0000";
		i3c0 = "/i3c-master@2abe0000";
		i3c1 = "/i3c-master@2abf0000";
		can0 = "/can@2ac00000";
		can1 = "/can@2ac10000";
		hw_decompress = "/decompress@2ac30000";
		i2c1 = "/i2c@2ac40000";
		rk806 = "/i2c@2ac40000/pmic@23";
		pinctrl_rk806 = "/i2c@2ac40000/pmic@23/pinctrl_rk806";
		rk806_dvs1_null = "/i2c@2ac40000/pmic@23/pinctrl_rk806/rk806_dvs1_null";
		rk806_dvs1_slp = "/i2c@2ac40000/pmic@23/pinctrl_rk806/rk806_dvs1_slp";
		rk806_dvs1_pwrdn = "/i2c@2ac40000/pmic@23/pinctrl_rk806/rk806_dvs1_pwrdn";
		rk806_dvs1_rst = "/i2c@2ac40000/pmic@23/pinctrl_rk806/rk806_dvs1_rst";
		rk806_dvs2_null = "/i2c@2ac40000/pmic@23/pinctrl_rk806/rk806_dvs2_null";
		rk806_dvs2_slp = "/i2c@2ac40000/pmic@23/pinctrl_rk806/rk806_dvs2_slp";
		rk806_dvs2_pwrdn = "/i2c@2ac40000/pmic@23/pinctrl_rk806/rk806_dvs2_pwrdn";
		rk806_dvs2_rst = "/i2c@2ac40000/pmic@23/pinctrl_rk806/rk806_dvs2_rst";
		rk806_dvs2_dvs = "/i2c@2ac40000/pmic@23/pinctrl_rk806/rk806_dvs2_dvs";
		rk806_dvs2_gpio = "/i2c@2ac40000/pmic@23/pinctrl_rk806/rk806_dvs2_gpio";
		rk806_dvs3_null = "/i2c@2ac40000/pmic@23/pinctrl_rk806/rk806_dvs3_null";
		rk806_dvs3_slp = "/i2c@2ac40000/pmic@23/pinctrl_rk806/rk806_dvs3_slp";
		rk806_dvs3_pwrdn = "/i2c@2ac40000/pmic@23/pinctrl_rk806/rk806_dvs3_pwrdn";
		rk806_dvs3_rst = "/i2c@2ac40000/pmic@23/pinctrl_rk806/rk806_dvs3_rst";
		rk806_dvs3_dvs = "/i2c@2ac40000/pmic@23/pinctrl_rk806/rk806_dvs3_dvs";
		rk806_dvs3_gpio = "/i2c@2ac40000/pmic@23/pinctrl_rk806/rk806_dvs3_gpio";
		vdd_cpu_big_s0 = "/i2c@2ac40000/pmic@23/regulators/DCDC_REG1";
		vdd_npu_s0 = "/i2c@2ac40000/pmic@23/regulators/DCDC_REG2";
		vdd_cpu_lit_s0 = "/i2c@2ac40000/pmic@23/regulators/DCDC_REG3";
		vcc_3v3_s3 = "/i2c@2ac40000/pmic@23/regulators/DCDC_REG4";
		vdd_gpu_s0 = "/i2c@2ac40000/pmic@23/regulators/DCDC_REG5";
		vddq_ddr_s0 = "/i2c@2ac40000/pmic@23/regulators/DCDC_REG6";
		vdd_logic_s0 = "/i2c@2ac40000/pmic@23/regulators/DCDC_REG7";
		vdd_log_mem_s0 = "/i2c@2ac40000/pmic@23/regulators/DCDC_REG7";
		vcc_1v8_s3 = "/i2c@2ac40000/pmic@23/regulators/DCDC_REG8";
		vdd2_ddr_s3 = "/i2c@2ac40000/pmic@23/regulators/DCDC_REG9";
		vdd_ddr_s0 = "/i2c@2ac40000/pmic@23/regulators/DCDC_REG10";
		vcca_1v8_s0 = "/i2c@2ac40000/pmic@23/regulators/PLDO_REG1";
		vcca1v8_pldo2_s0 = "/i2c@2ac40000/pmic@23/regulators/PLDO_REG2";
		vdda_1v2_s0 = "/i2c@2ac40000/pmic@23/regulators/PLDO_REG3";
		vcca_3v3_s0 = "/i2c@2ac40000/pmic@23/regulators/PLDO_REG4";
		vccio_sd_s0 = "/i2c@2ac40000/pmic@23/regulators/PLDO_REG5";
		vcca1v8_pldo6_s3 = "/i2c@2ac40000/pmic@23/regulators/PLDO_REG6";
		vdd_0v75_s3 = "/i2c@2ac40000/pmic@23/regulators/NLDO_REG1";
		vdda_ddr_pll_s0 = "/i2c@2ac40000/pmic@23/regulators/NLDO_REG2";
		vdda0v75_hdmi_s0 = "/i2c@2ac40000/pmic@23/regulators/NLDO_REG3";
		vdda_0v85_s0 = "/i2c@2ac40000/pmic@23/regulators/NLDO_REG4";
		vdda_0v75_s0 = "/i2c@2ac40000/pmic@23/regulators/NLDO_REG5";
		i2c2 = "/i2c@2ac50000";
		hym8563 = "/i2c@2ac50000/hym8563@51";
		i2c3 = "/i2c@2ac60000";
		es8388 = "/i2c@2ac60000/es8388@10";
		i2c4 = "/i2c@2ac70000";
		imx415 = "/i2c@2ac70000/imx415@1a";
		imx415_out0 = "/i2c@2ac70000/imx415@1a/port/endpoint";
		imx464_0 = "/i2c@2ac70000/imx464-0@1a";
		imx464_out0 = "/i2c@2ac70000/imx464-0@1a/port/endpoint";
		sc4336 = "/i2c@2ac70000/sc4336@30";
		sc4336_out = "/i2c@2ac70000/sc4336@30/port/endpoint";
		imx464_1 = "/i2c@2ac70000/imx464-1@36";
		imx464_out1 = "/i2c@2ac70000/imx464-1@36/port/endpoint";
		os04a10 = "/i2c@2ac70000/os04a10@36";
		os04a10_out = "/i2c@2ac70000/os04a10@36/port/endpoint";
		i2c5 = "/i2c@2ac80000";
		i2c6 = "/i2c@2ac90000";
		i2c7 = "/i2c@2aca0000";
		icm42607_acc = "/i2c@2aca0000/icm_acc@68";
		icm42607_gyro = "/i2c@2aca0000/icm_gyro@68";
		i2c8 = "/i2c@2acb0000";
		rktimer = "/timer@2acc0000";
		wdt = "/watchdog@2ace0000";
		spi0 = "/spi@2acf0000";
		spi1 = "/spi@2ad00000";
		spi2 = "/spi@2ad10000";
		spi3 = "/spi@2ad20000";
		spi4 = "/spi@2ad30000";
		uart0 = "/serial@2ad40000";
		uart2 = "/serial@2ad50000";
		uart3 = "/serial@2ad60000";
		uart4 = "/serial@2ad70000";
		uart5 = "/serial@2ad80000";
		uart6 = "/serial@2ad90000";
		uart7 = "/serial@2ada0000";
		uart8 = "/serial@2adb0000";
		uart9 = "/serial@2adc0000";
		pwm1_6ch_0 = "/pwm@2add0000";
		pwm1_6ch_1 = "/pwm@2add1000";
		pwm1_6ch_2 = "/pwm@2add2000";
		pwm1_6ch_3 = "/pwm@2add3000";
		pwm1_6ch_4 = "/pwm@2add4000";
		pwm1_6ch_5 = "/pwm@2add5000";
		pwm2_8ch_0 = "/pwm@2ade0000";
		pwm2_8ch_1 = "/pwm@2ade1000";
		pwm2_8ch_2 = "/pwm@2ade2000";
		pwm2_8ch_3 = "/pwm@2ade3000";
		pwm2_8ch_4 = "/pwm@2ade4000";
		pwm2_8ch_5 = "/pwm@2ade5000";
		pwm2_8ch_6 = "/pwm@2ade6000";
		pwm2_8ch_7 = "/pwm@2ade7000";
		saradc = "/adc@2ae00000";
		mailbox0 = "/mailbox@2ae50000";
		mailbox1 = "/mailbox@2ae51000";
		mailbox2 = "/mailbox@2ae52000";
		mailbox3 = "/mailbox@2ae53000";
		mailbox4 = "/mailbox@2ae54000";
		mailbox5 = "/mailbox@2ae55000";
		mailbox6 = "/mailbox@2ae56000";
		mailbox7 = "/mailbox@2ae57000";
		mailbox8 = "/mailbox@2ae58000";
		mailbox9 = "/mailbox@2ae59000";
		mailbox10 = "/mailbox@2ae5a000";
		mailbox11 = "/mailbox@2ae5b000";
		mailbox12 = "/mailbox@2ae5c000";
		mailbox13 = "/mailbox@2ae5d000";
		tsadc = "/tsadc@2ae70000";
		i2c9 = "/i2c@2ae80000";
		uart10 = "/serial@2afc0000";
		uart11 = "/serial@2afd0000";
		hdptxphy = "/phy@2b000000";
		hdptxphy_hdmi = "/hdmiphy@2b000000";
		usbdp_phy = "/phy@2b010000";
		usbdp_phy_dp = "/phy@2b010000/dp-port";
		usbdp_phy_u3 = "/phy@2b010000/u3-port";
		mipidcphy0 = "/phy@2b020000";
		csi2_dphy0_hw = "/csi2-dphy0-hw@2b030000";
		combphy0_ps = "/phy@2b050000";
		combphy1_psu = "/phy@2b060000";
		csi2_dphy1_hw = "/csi2-dphy1-hw@2b070000";
		sram = "/sram@3ff88000";
		rkvdec_sram = "/sram@3ff88000/rkvdec-sram@0";
		scmi_shmem = "/scmi-shmem@4010f000";
		pinctrl = "/pinctrl";
		gpio0 = "/pinctrl/gpio@27320000";
		gpio1 = "/pinctrl/gpio@2ae10000";
		gpio2 = "/pinctrl/gpio@2ae20000";
		gpio3 = "/pinctrl/gpio@2ae30000";
		gpio4 = "/pinctrl/gpio@2ae40000";
		pcfg_pull_up = "/pinctrl/pcfg-pull-up";
		pcfg_pull_down = "/pinctrl/pcfg-pull-down";
		pcfg_pull_none = "/pinctrl/pcfg-pull-none";
		pcfg_pull_none_drv_level_0 = "/pinctrl/pcfg-pull-none-drv-level-0";
		pcfg_pull_none_drv_level_1 = "/pinctrl/pcfg-pull-none-drv-level-1";
		pcfg_pull_none_drv_level_2 = "/pinctrl/pcfg-pull-none-drv-level-2";
		pcfg_pull_none_drv_level_3 = "/pinctrl/pcfg-pull-none-drv-level-3";
		pcfg_pull_none_drv_level_4 = "/pinctrl/pcfg-pull-none-drv-level-4";
		pcfg_pull_none_drv_level_5 = "/pinctrl/pcfg-pull-none-drv-level-5";
		pcfg_pull_none_drv_level_6 = "/pinctrl/pcfg-pull-none-drv-level-6";
		pcfg_pull_none_drv_level_7 = "/pinctrl/pcfg-pull-none-drv-level-7";
		pcfg_pull_none_drv_level_8 = "/pinctrl/pcfg-pull-none-drv-level-8";
		pcfg_pull_none_drv_level_9 = "/pinctrl/pcfg-pull-none-drv-level-9";
		pcfg_pull_none_drv_level_10 = "/pinctrl/pcfg-pull-none-drv-level-10";
		pcfg_pull_none_drv_level_11 = "/pinctrl/pcfg-pull-none-drv-level-11";
		pcfg_pull_none_drv_level_12 = "/pinctrl/pcfg-pull-none-drv-level-12";
		pcfg_pull_none_drv_level_13 = "/pinctrl/pcfg-pull-none-drv-level-13";
		pcfg_pull_none_drv_level_14 = "/pinctrl/pcfg-pull-none-drv-level-14";
		pcfg_pull_none_drv_level_15 = "/pinctrl/pcfg-pull-none-drv-level-15";
		pcfg_pull_up_drv_level_0 = "/pinctrl/pcfg-pull-up-drv-level-0";
		pcfg_pull_up_drv_level_1 = "/pinctrl/pcfg-pull-up-drv-level-1";
		pcfg_pull_up_drv_level_2 = "/pinctrl/pcfg-pull-up-drv-level-2";
		pcfg_pull_up_drv_level_3 = "/pinctrl/pcfg-pull-up-drv-level-3";
		pcfg_pull_up_drv_level_4 = "/pinctrl/pcfg-pull-up-drv-level-4";
		pcfg_pull_up_drv_level_5 = "/pinctrl/pcfg-pull-up-drv-level-5";
		pcfg_pull_up_drv_level_6 = "/pinctrl/pcfg-pull-up-drv-level-6";
		pcfg_pull_up_drv_level_7 = "/pinctrl/pcfg-pull-up-drv-level-7";
		pcfg_pull_up_drv_level_8 = "/pinctrl/pcfg-pull-up-drv-level-8";
		pcfg_pull_up_drv_level_9 = "/pinctrl/pcfg-pull-up-drv-level-9";
		pcfg_pull_up_drv_level_10 = "/pinctrl/pcfg-pull-up-drv-level-10";
		pcfg_pull_up_drv_level_11 = "/pinctrl/pcfg-pull-up-drv-level-11";
		pcfg_pull_up_drv_level_12 = "/pinctrl/pcfg-pull-up-drv-level-12";
		pcfg_pull_up_drv_level_13 = "/pinctrl/pcfg-pull-up-drv-level-13";
		pcfg_pull_up_drv_level_14 = "/pinctrl/pcfg-pull-up-drv-level-14";
		pcfg_pull_up_drv_level_15 = "/pinctrl/pcfg-pull-up-drv-level-15";
		pcfg_pull_down_drv_level_0 = "/pinctrl/pcfg-pull-down-drv-level-0";
		pcfg_pull_down_drv_level_1 = "/pinctrl/pcfg-pull-down-drv-level-1";
		pcfg_pull_down_drv_level_2 = "/pinctrl/pcfg-pull-down-drv-level-2";
		pcfg_pull_down_drv_level_3 = "/pinctrl/pcfg-pull-down-drv-level-3";
		pcfg_pull_down_drv_level_4 = "/pinctrl/pcfg-pull-down-drv-level-4";
		pcfg_pull_down_drv_level_5 = "/pinctrl/pcfg-pull-down-drv-level-5";
		pcfg_pull_down_drv_level_6 = "/pinctrl/pcfg-pull-down-drv-level-6";
		pcfg_pull_down_drv_level_7 = "/pinctrl/pcfg-pull-down-drv-level-7";
		pcfg_pull_down_drv_level_8 = "/pinctrl/pcfg-pull-down-drv-level-8";
		pcfg_pull_down_drv_level_9 = "/pinctrl/pcfg-pull-down-drv-level-9";
		pcfg_pull_down_drv_level_10 = "/pinctrl/pcfg-pull-down-drv-level-10";
		pcfg_pull_down_drv_level_11 = "/pinctrl/pcfg-pull-down-drv-level-11";
		pcfg_pull_down_drv_level_12 = "/pinctrl/pcfg-pull-down-drv-level-12";
		pcfg_pull_down_drv_level_13 = "/pinctrl/pcfg-pull-down-drv-level-13";
		pcfg_pull_down_drv_level_14 = "/pinctrl/pcfg-pull-down-drv-level-14";
		pcfg_pull_down_drv_level_15 = "/pinctrl/pcfg-pull-down-drv-level-15";
		pcfg_pull_up_smt = "/pinctrl/pcfg-pull-up-smt";
		pcfg_pull_down_smt = "/pinctrl/pcfg-pull-down-smt";
		pcfg_pull_none_smt = "/pinctrl/pcfg-pull-none-smt";
		pcfg_pull_none_drv_level_0_smt = "/pinctrl/pcfg-pull-none-drv-level-0-smt";
		pcfg_pull_none_drv_level_1_smt = "/pinctrl/pcfg-pull-none-drv-level-1-smt";
		pcfg_pull_none_drv_level_2_smt = "/pinctrl/pcfg-pull-none-drv-level-2-smt";
		pcfg_pull_none_drv_level_3_smt = "/pinctrl/pcfg-pull-none-drv-level-3-smt";
		pcfg_pull_none_drv_level_4_smt = "/pinctrl/pcfg-pull-none-drv-level-4-smt";
		pcfg_pull_none_drv_level_5_smt = "/pinctrl/pcfg-pull-none-drv-level-5-smt";
		pcfg_output_high = "/pinctrl/pcfg-output-high";
		pcfg_output_high_pull_up = "/pinctrl/pcfg-output-high-pull-up";
		pcfg_output_high_pull_down = "/pinctrl/pcfg-output-high-pull-down";
		pcfg_output_high_pull_none = "/pinctrl/pcfg-output-high-pull-none";
		pcfg_output_low = "/pinctrl/pcfg-output-low";
		pcfg_output_low_pull_up = "/pinctrl/pcfg-output-low-pull-up";
		pcfg_output_low_pull_down = "/pinctrl/pcfg-output-low-pull-down";
		pcfg_output_low_pull_none = "/pinctrl/pcfg-output-low-pull-none";
		aupll_clkm0_pins = "/pinctrl/aupll_clk/aupll_clkm0-pins";
		aupll_clkm1_pins = "/pinctrl/aupll_clk/aupll_clkm1-pins";
		aupll_clkm2_pins = "/pinctrl/aupll_clk/aupll_clkm2-pins";
		cam_clk0m0_clk0 = "/pinctrl/cam_clk0/cam_clk0m0-clk0";
		cam_clk0m1_clk0 = "/pinctrl/cam_clk0/cam_clk0m1-clk0";
		cam_clk1m0_clk1 = "/pinctrl/cam_clk1/cam_clk1m0-clk1";
		cam_clk1m1_clk1 = "/pinctrl/cam_clk1/cam_clk1m1-clk1";
		cam_clk2m0_clk2 = "/pinctrl/cam_clk2/cam_clk2m0-clk2";
		cam_clk2m1_clk2 = "/pinctrl/cam_clk2/cam_clk2m1-clk2";
		can0m0_pins = "/pinctrl/can0/can0m0-pins";
		can0m1_pins = "/pinctrl/can0/can0m1-pins";
		can0m2_pins = "/pinctrl/can0/can0m2-pins";
		can0m3_pins = "/pinctrl/can0/can0m3-pins";
		can1m0_pins = "/pinctrl/can1/can1m0-pins";
		can1m1_pins = "/pinctrl/can1/can1m1-pins";
		can1m2_pins = "/pinctrl/can1/can1m2-pins";
		can1m3_pins = "/pinctrl/can1/can1m3-pins";
		clk0_32k_pins = "/pinctrl/clk0_32k/clk0_32k-pins";
		clk1_32k_pins = "/pinctrl/clk1_32k/clk1_32k-pins";
		clk_32k_pins = "/pinctrl/clk_32k/clk_32k-pins";
		cpubig_pins = "/pinctrl/cpubig/cpubig-pins";
		cpulit_pins = "/pinctrl/cpulit/cpulit-pins";
		debug0_test_pins = "/pinctrl/debug0_test/debug0_test-pins";
		debug1_test_pins = "/pinctrl/debug1_test/debug1_test-pins";
		debug2_test_pins = "/pinctrl/debug2_test/debug2_test-pins";
		debug3_test_pins = "/pinctrl/debug3_test/debug3_test-pins";
		debug4_test_pins = "/pinctrl/debug4_test/debug4_test-pins";
		debug5_test_pins = "/pinctrl/debug5_test/debug5_test-pins";
		debug6_test_pins = "/pinctrl/debug6_test/debug6_test-pins";
		debug7_test_pins = "/pinctrl/debug7_test/debug7_test-pins";
		dpm0_pins = "/pinctrl/dp/dpm0-pins";
		dpm1_pins = "/pinctrl/dp/dpm1-pins";
		dsm_audm0_ln = "/pinctrl/dsm_aud/dsm_audm0-ln";
		dsm_audm0_lp = "/pinctrl/dsm_aud/dsm_audm0-lp";
		dsm_audm0_rn = "/pinctrl/dsm_aud/dsm_audm0-rn";
		dsm_audm0_rp = "/pinctrl/dsm_aud/dsm_audm0-rp";
		dsm_audm1_ln = "/pinctrl/dsm_aud/dsm_audm1-ln";
		dsm_audm1_lp = "/pinctrl/dsm_aud/dsm_audm1-lp";
		dsm_audm1_rn = "/pinctrl/dsm_aud/dsm_audm1-rn";
		dsm_audm1_rp = "/pinctrl/dsm_aud/dsm_audm1-rp";
		dsmc_clkn = "/pinctrl/dsmc/dsmc-clkn";
		dsmc_clkp = "/pinctrl/dsmc/dsmc-clkp";
		dsmc_csn0 = "/pinctrl/dsmc/dsmc-csn0";
		dsmc_csn1 = "/pinctrl/dsmc/dsmc-csn1";
		dsmc_csn2 = "/pinctrl/dsmc/dsmc-csn2";
		dsmc_csn3 = "/pinctrl/dsmc/dsmc-csn3";
		dsmc_data0 = "/pinctrl/dsmc/dsmc-data0";
		dsmc_data1 = "/pinctrl/dsmc/dsmc-data1";
		dsmc_data2 = "/pinctrl/dsmc/dsmc-data2";
		dsmc_data3 = "/pinctrl/dsmc/dsmc-data3";
		dsmc_data4 = "/pinctrl/dsmc/dsmc-data4";
		dsmc_data5 = "/pinctrl/dsmc/dsmc-data5";
		dsmc_data6 = "/pinctrl/dsmc/dsmc-data6";
		dsmc_data7 = "/pinctrl/dsmc/dsmc-data7";
		dsmc_data8 = "/pinctrl/dsmc/dsmc-data8";
		dsmc_data9 = "/pinctrl/dsmc/dsmc-data9";
		dsmc_data10 = "/pinctrl/dsmc/dsmc-data10";
		dsmc_data11 = "/pinctrl/dsmc/dsmc-data11";
		dsmc_data12 = "/pinctrl/dsmc/dsmc-data12";
		dsmc_data13 = "/pinctrl/dsmc/dsmc-data13";
		dsmc_data14 = "/pinctrl/dsmc/dsmc-data14";
		dsmc_data15 = "/pinctrl/dsmc/dsmc-data15";
		dsmc_dqs0 = "/pinctrl/dsmc/dsmc-dqs0";
		dsmc_dqs1 = "/pinctrl/dsmc/dsmc-dqs1";
		dsmc_int0 = "/pinctrl/dsmc/dsmc-int0";
		dsmc_int1 = "/pinctrl/dsmc/dsmc-int1";
		dsmc_int2 = "/pinctrl/dsmc/dsmc-int2";
		dsmc_int3 = "/pinctrl/dsmc/dsmc-int3";
		dsmc_rdyn = "/pinctrl/dsmc/dsmc-rdyn";
		dsmc_resetn = "/pinctrl/dsmc/dsmc-resetn";
		dsmc_testclk_out = "/pinctrl/dsmc_testclk/dsmc-testclk-out";
		dsmc_testdata_out = "/pinctrl/dsmc_testdata/dsmc-testdata-out";
		edp_txm0_pins = "/pinctrl/edp_tx/edp_txm0-pins";
		edp_txm1_pins = "/pinctrl/edp_tx/edp_txm1-pins";
		emmc_rstnout = "/pinctrl/emmc/emmc-rstnout";
		emmc_bus8 = "/pinctrl/emmc/emmc-bus8";
		emmc_clk = "/pinctrl/emmc/emmc-clk";
		emmc_cmd = "/pinctrl/emmc/emmc-cmd";
		emmc_strb = "/pinctrl/emmc/emmc-strb";
		emmc_testclk_test = "/pinctrl/emmc_testclk/emmc_testclk-test";
		emmc_testdata_test = "/pinctrl/emmc_testdata/emmc_testdata-test";
		eth0m0_miim = "/pinctrl/eth0/eth0m0-miim";
		eth0m0_rx_bus2 = "/pinctrl/eth0/eth0m0-rx_bus2";
		eth0m0_tx_bus2 = "/pinctrl/eth0/eth0m0-tx_bus2";
		eth0m0_rgmii_clk = "/pinctrl/eth0/eth0m0-rgmii_clk";
		eth0m0_rgmii_bus = "/pinctrl/eth0/eth0m0-rgmii_bus";
		eth0m0_mclk = "/pinctrl/eth0/eth0m0-mclk";
		eth0m0_ppsclk = "/pinctrl/eth0/eth0m0-ppsclk";
		eth0m0_ppstrig = "/pinctrl/eth0/eth0m0-ppstrig";
		eth0m1_miim = "/pinctrl/eth0/eth0m1-miim";
		eth0m1_rx_bus2 = "/pinctrl/eth0/eth0m1-rx_bus2";
		eth0m1_tx_bus2 = "/pinctrl/eth0/eth0m1-tx_bus2";
		eth0m1_rgmii_clk = "/pinctrl/eth0/eth0m1-rgmii_clk";
		eth0m1_rgmii_bus = "/pinctrl/eth0/eth0m1-rgmii_bus";
		eth0m1_mclk = "/pinctrl/eth0/eth0m1-mclk";
		eth0m1_ppsclk = "/pinctrl/eth0/eth0m1-ppsclk";
		eth0m1_ppstrig = "/pinctrl/eth0/eth0m1-ppstrig";
		eth1m0_miim = "/pinctrl/eth1/eth1m0-miim";
		eth1m0_rx_bus2 = "/pinctrl/eth1/eth1m0-rx_bus2";
		eth1m0_tx_bus2 = "/pinctrl/eth1/eth1m0-tx_bus2";
		eth1m0_rgmii_clk = "/pinctrl/eth1/eth1m0-rgmii_clk";
		eth1m0_rgmii_bus = "/pinctrl/eth1/eth1m0-rgmii_bus";
		eth1m0_mclk = "/pinctrl/eth1/eth1m0-mclk";
		eth1m0_ppsclk = "/pinctrl/eth1/eth1m0-ppsclk";
		eth1m0_ppstrig = "/pinctrl/eth1/eth1m0-ppstrig";
		eth1m1_miim = "/pinctrl/eth1/eth1m1-miim";
		eth1m1_rx_bus2 = "/pinctrl/eth1/eth1m1-rx_bus2";
		eth1m1_tx_bus2 = "/pinctrl/eth1/eth1m1-tx_bus2";
		eth1m1_rgmii_clk = "/pinctrl/eth1/eth1m1-rgmii_clk";
		eth1m1_rgmii_bus = "/pinctrl/eth1/eth1m1-rgmii_bus";
		eth1m1_mclk = "/pinctrl/eth1/eth1m1-mclk";
		eth1m1_ppsclk = "/pinctrl/eth1/eth1m1-ppsclk";
		eth1m1_ppstrig = "/pinctrl/eth1/eth1m1-ppstrig";
		eth0m0_ptp_refclk = "/pinctrl/eth0_ptp/eth0m0-ptp-refclk";
		eth0m1_ptp_refclk = "/pinctrl/eth0_ptp/eth0m1-ptp-refclk";
		eth0_testrxclkm0_test = "/pinctrl/eth0_testrxclk/eth0_testrxclkm0-test";
		eth0_testrxclkm1_test = "/pinctrl/eth0_testrxclk/eth0_testrxclkm1-test";
		eth0_testrxdm0_test = "/pinctrl/eth0_testrxd/eth0_testrxdm0-test";
		eth0_testrxdm1_test = "/pinctrl/eth0_testrxd/eth0_testrxdm1-test";
		eth1m0_ptp_refclk = "/pinctrl/eth1_ptp/eth1m0-ptp-refclk";
		eth1m1_ptp_refclk = "/pinctrl/eth1_ptp/eth1m1-ptp-refclk";
		eth1_testrxclkm0_test = "/pinctrl/eth1_testrxclk/eth1_testrxclkm0-test";
		eth1_testrxclkm1_test = "/pinctrl/eth1_testrxclk/eth1_testrxclkm1-test";
		eth1_testrxdm0_test = "/pinctrl/eth1_testrxd/eth1_testrxdm0-test";
		eth1_testrxdm1_test = "/pinctrl/eth1_testrxd/eth1_testrxdm1-test";
		ethm0_clk0_25m_out = "/pinctrl/eth_clk0_25m/ethm0-clk0-25m-out";
		ethm1_clk0_25m_out = "/pinctrl/eth_clk0_25m/ethm1-clk0-25m-out";
		ethm0_clk1_25m_out = "/pinctrl/eth_clk1_25m/ethm0-clk1-25m-out";
		ethm1_clk1_25m_out = "/pinctrl/eth_clk1_25m/ethm1-clk1-25m-out";
		flexbus0m0_csn = "/pinctrl/flexbus0/flexbus0m0-csn";
		flexbus0m0_d13 = "/pinctrl/flexbus0/flexbus0m0-d13";
		flexbus0m0_d14 = "/pinctrl/flexbus0/flexbus0m0-d14";
		flexbus0m0_d15 = "/pinctrl/flexbus0/flexbus0m0-d15";
		flexbus0m1_csn = "/pinctrl/flexbus0/flexbus0m1-csn";
		flexbus0m1_d13 = "/pinctrl/flexbus0/flexbus0m1-d13";
		flexbus0m1_d14 = "/pinctrl/flexbus0/flexbus0m1-d14";
		flexbus0m1_d15 = "/pinctrl/flexbus0/flexbus0m1-d15";
		flexbus0m2_csn = "/pinctrl/flexbus0/flexbus0m2-csn";
		flexbus0m3_csn = "/pinctrl/flexbus0/flexbus0m3-csn";
		flexbus0m4_csn = "/pinctrl/flexbus0/flexbus0m4-csn";
		flexbus0_clk = "/pinctrl/flexbus0/flexbus0-clk";
		flexbus0_d10 = "/pinctrl/flexbus0/flexbus0-d10";
		flexbus0_d11 = "/pinctrl/flexbus0/flexbus0-d11";
		flexbus0_d12 = "/pinctrl/flexbus0/flexbus0-d12";
		flexbus0_d0 = "/pinctrl/flexbus0/flexbus0-d0";
		flexbus0_d1 = "/pinctrl/flexbus0/flexbus0-d1";
		flexbus0_d2 = "/pinctrl/flexbus0/flexbus0-d2";
		flexbus0_d3 = "/pinctrl/flexbus0/flexbus0-d3";
		flexbus0_d4 = "/pinctrl/flexbus0/flexbus0-d4";
		flexbus0_d5 = "/pinctrl/flexbus0/flexbus0-d5";
		flexbus0_d6 = "/pinctrl/flexbus0/flexbus0-d6";
		flexbus0_d7 = "/pinctrl/flexbus0/flexbus0-d7";
		flexbus0_d8 = "/pinctrl/flexbus0/flexbus0-d8";
		flexbus0_d9 = "/pinctrl/flexbus0/flexbus0-d9";
		flexbus1m0_csn = "/pinctrl/flexbus1/flexbus1m0-csn";
		flexbus1m0_d12 = "/pinctrl/flexbus1/flexbus1m0-d12";
		flexbus1m0_d13 = "/pinctrl/flexbus1/flexbus1m0-d13";
		flexbus1m0_d14 = "/pinctrl/flexbus1/flexbus1m0-d14";
		flexbus1m0_d15 = "/pinctrl/flexbus1/flexbus1m0-d15";
		flexbus1m1_csn = "/pinctrl/flexbus1/flexbus1m1-csn";
		flexbus1m1_d12 = "/pinctrl/flexbus1/flexbus1m1-d12";
		flexbus1m1_d13 = "/pinctrl/flexbus1/flexbus1m1-d13";
		flexbus1m1_d14 = "/pinctrl/flexbus1/flexbus1m1-d14";
		flexbus1m1_d15 = "/pinctrl/flexbus1/flexbus1m1-d15";
		flexbus1m2_csn = "/pinctrl/flexbus1/flexbus1m2-csn";
		flexbus1m3_csn = "/pinctrl/flexbus1/flexbus1m3-csn";
		flexbus1m4_csn = "/pinctrl/flexbus1/flexbus1m4-csn";
		flexbus1_clk = "/pinctrl/flexbus1/flexbus1-clk";
		flexbus1_d10 = "/pinctrl/flexbus1/flexbus1-d10";
		flexbus1_d11 = "/pinctrl/flexbus1/flexbus1-d11";
		flexbus1_d0 = "/pinctrl/flexbus1/flexbus1-d0";
		flexbus1_d1 = "/pinctrl/flexbus1/flexbus1-d1";
		flexbus1_d2 = "/pinctrl/flexbus1/flexbus1-d2";
		flexbus1_d3 = "/pinctrl/flexbus1/flexbus1-d3";
		flexbus1_d4 = "/pinctrl/flexbus1/flexbus1-d4";
		flexbus1_d5 = "/pinctrl/flexbus1/flexbus1-d5";
		flexbus1_d6 = "/pinctrl/flexbus1/flexbus1-d6";
		flexbus1_d7 = "/pinctrl/flexbus1/flexbus1-d7";
		flexbus1_d8 = "/pinctrl/flexbus1/flexbus1-d8";
		flexbus1_d9 = "/pinctrl/flexbus1/flexbus1-d9";
		flexbus0_testclk_testclk = "/pinctrl/flexbus0_testclk/flexbus0_testclk-testclk";
		flexbus0_testdata_testdata = "/pinctrl/flexbus0_testdata/flexbus0_testdata-testdata";
		flexbus1_testclk_testclk = "/pinctrl/flexbus1_testclk/flexbus1_testclk-testclk";
		flexbus1_testdata_testdata = "/pinctrl/flexbus1_testdata/flexbus1_testdata-testdata";
		fspi0_pins = "/pinctrl/fspi0/fspi0-pins";
		fspi0_csn0 = "/pinctrl/fspi0/fspi0-csn0";
		fspi0_csn1 = "/pinctrl/fspi0/fspi0-csn1";
		fspi1m0_pins = "/pinctrl/fspi1/fspi1m0-pins";
		fspi1m0_csn0 = "/pinctrl/fspi1/fspi1m0-csn0";
		fspi1m1_pins = "/pinctrl/fspi1/fspi1m1-pins";
		fspi1m1_csn0 = "/pinctrl/fspi1/fspi1m1-csn0";
		fspi1m1_csn1 = "/pinctrl/fspi1/fspi1m1-csn1";
		fspi0_testclk_test = "/pinctrl/fspi0_testclk/fspi0_testclk-test";
		fspi0_testdata_test = "/pinctrl/fspi0_testdata/fspi0_testdata-test";
		fspi1_testclkm1_test = "/pinctrl/fspi1_testclk/fspi1_testclkm1-test";
		fspi1_testdatam1_test = "/pinctrl/fspi1_testdata/fspi1_testdatam1-test";
		gpu_pins = "/pinctrl/gpu/gpu-pins";
		hdmi_txm0_pins = "/pinctrl/hdmi_tx/hdmi_txm0-pins";
		hdmi_txm1_pins = "/pinctrl/hdmi_tx/hdmi_txm1-pins";
		hdmi_tx_scl = "/pinctrl/hdmi_tx/hdmi-tx-scl";
		hdmi_tx_sda = "/pinctrl/hdmi_tx/hdmi-tx-sda";
		i2c0m0_xfer = "/pinctrl/i2c0/i2c0m0-xfer";
		i2c0m1_xfer = "/pinctrl/i2c0/i2c0m1-xfer";
		i2c1m0_xfer = "/pinctrl/i2c1/i2c1m0-xfer";
		i2c1m1_xfer = "/pinctrl/i2c1/i2c1m1-xfer";
		i2c2m0_xfer = "/pinctrl/i2c2/i2c2m0-xfer";
		i2c2m1_xfer = "/pinctrl/i2c2/i2c2m1-xfer";
		i2c2m2_xfer = "/pinctrl/i2c2/i2c2m2-xfer";
		i2c2m3_xfer = "/pinctrl/i2c2/i2c2m3-xfer";
		i2c3m0_xfer = "/pinctrl/i2c3/i2c3m0-xfer";
		i2c3m1_xfer = "/pinctrl/i2c3/i2c3m1-xfer";
		i2c3m2_xfer = "/pinctrl/i2c3/i2c3m2-xfer";
		i2c3m3_xfer = "/pinctrl/i2c3/i2c3m3-xfer";
		i2c4m0_xfer = "/pinctrl/i2c4/i2c4m0-xfer";
		i2c4m1_xfer = "/pinctrl/i2c4/i2c4m1-xfer";
		i2c4m2_xfer = "/pinctrl/i2c4/i2c4m2-xfer";
		i2c4m3_xfer = "/pinctrl/i2c4/i2c4m3-xfer";
		i2c5m0_xfer = "/pinctrl/i2c5/i2c5m0-xfer";
		i2c5m1_xfer = "/pinctrl/i2c5/i2c5m1-xfer";
		i2c5m2_xfer = "/pinctrl/i2c5/i2c5m2-xfer";
		i2c5m3_xfer = "/pinctrl/i2c5/i2c5m3-xfer";
		i2c6m0_xfer = "/pinctrl/i2c6/i2c6m0-xfer";
		i2c6m1_xfer = "/pinctrl/i2c6/i2c6m1-xfer";
		i2c6m2_xfer = "/pinctrl/i2c6/i2c6m2-xfer";
		i2c6m3_xfer = "/pinctrl/i2c6/i2c6m3-xfer";
		i2c7m0_xfer = "/pinctrl/i2c7/i2c7m0-xfer";
		i2c7m1_xfer = "/pinctrl/i2c7/i2c7m1-xfer";
		i2c7m2_xfer = "/pinctrl/i2c7/i2c7m2-xfer";
		i2c7m3_xfer = "/pinctrl/i2c7/i2c7m3-xfer";
		i2c8m0_xfer = "/pinctrl/i2c8/i2c8m0-xfer";
		i2c8m1_xfer = "/pinctrl/i2c8/i2c8m1-xfer";
		i2c8m2_xfer = "/pinctrl/i2c8/i2c8m2-xfer";
		i2c8m3_xfer = "/pinctrl/i2c8/i2c8m3-xfer";
		i2c9m0_xfer = "/pinctrl/i2c9/i2c9m0-xfer";
		i2c9m1_xfer = "/pinctrl/i2c9/i2c9m1-xfer";
		i2c9m2_xfer = "/pinctrl/i2c9/i2c9m2-xfer";
		i2c9m3_xfer = "/pinctrl/i2c9/i2c9m3-xfer";
		i3c0m0_xfer = "/pinctrl/i3c0/i3c0m0-xfer";
		i3c0m1_xfer = "/pinctrl/i3c0/i3c0m1-xfer";
		i3c1m0_xfer = "/pinctrl/i3c1/i3c1m0-xfer";
		i3c1m1_xfer = "/pinctrl/i3c1/i3c1m1-xfer";
		i3c1m2_xfer = "/pinctrl/i3c1/i3c1m2-xfer";
		i3c0_sdam0_pu = "/pinctrl/i3c0_sda/i3c0_sdam0-pu";
		i3c0_sdam1_pu = "/pinctrl/i3c0_sda/i3c0_sdam1-pu";
		i3c1_sdam0_pu = "/pinctrl/i3c1_sda/i3c1_sdam0-pu";
		i3c1_sdam1_pu = "/pinctrl/i3c1_sda/i3c1_sdam1-pu";
		i3c1_sdam2_pu = "/pinctrl/i3c1_sda/i3c1_sdam2-pu";
		isp_flashm0_pins = "/pinctrl/isp_flash/isp_flashm0-pins";
		isp_flashm1_pins = "/pinctrl/isp_flash/isp_flashm1-pins";
		isp_prelightm0_pins = "/pinctrl/isp_prelight/isp_prelightm0-pins";
		isp_prelightm1_pins = "/pinctrl/isp_prelight/isp_prelightm1-pins";
		jtagm0_pins = "/pinctrl/jtag/jtagm0-pins";
		jtagm1_pins = "/pinctrl/jtag/jtagm1-pins";
		mipim0_pins = "/pinctrl/mipi/mipim0-pins";
		mipim1_pins = "/pinctrl/mipi/mipim1-pins";
		mipim2_pins = "/pinctrl/mipi/mipim2-pins";
		mipim3_pins = "/pinctrl/mipi/mipim3-pins";
		npu_pins = "/pinctrl/npu/npu-pins";
		pcie0m0_pins = "/pinctrl/pcie0/pcie0m0-pins";
		pcie0m1_pins = "/pinctrl/pcie0/pcie0m1-pins";
		pcie0m2_pins = "/pinctrl/pcie0/pcie0m2-pins";
		pcie0m3_pins = "/pinctrl/pcie0/pcie0m3-pins";
		pcie0_buttonrst = "/pinctrl/pcie0/pcie21-port0-buttonrst";
		pcie1m0_pins = "/pinctrl/pcie1/pcie1m0-pins";
		pcie1m1_pins = "/pinctrl/pcie1/pcie1m1-pins";
		pcie1m2_pins = "/pinctrl/pcie1/pcie1m2-pins";
		pcie1m3_pins = "/pinctrl/pcie1/pcie1m3-pins";
		pcie1_buttonrst = "/pinctrl/pcie1/pcie21-port1-buttonrst";
		pdm0m0_clk0 = "/pinctrl/pdm0/pdm0m0-clk0";
		pdm0m0_clk1 = "/pinctrl/pdm0/pdm0m0-clk1";
		pdm0m0_sdi0 = "/pinctrl/pdm0/pdm0m0-sdi0";
		pdm0m0_sdi1 = "/pinctrl/pdm0/pdm0m0-sdi1";
		pdm0m0_sdi2 = "/pinctrl/pdm0/pdm0m0-sdi2";
		pdm0m0_sdi3 = "/pinctrl/pdm0/pdm0m0-sdi3";
		pdm0m1_clk0 = "/pinctrl/pdm0/pdm0m1-clk0";
		pdm0m1_clk1 = "/pinctrl/pdm0/pdm0m1-clk1";
		pdm0m1_sdi0 = "/pinctrl/pdm0/pdm0m1-sdi0";
		pdm0m1_sdi1 = "/pinctrl/pdm0/pdm0m1-sdi1";
		pdm0m1_sdi2 = "/pinctrl/pdm0/pdm0m1-sdi2";
		pdm0m1_sdi3 = "/pinctrl/pdm0/pdm0m1-sdi3";
		pdm0m2_clk0 = "/pinctrl/pdm0/pdm0m2-clk0";
		pdm0m2_clk1 = "/pinctrl/pdm0/pdm0m2-clk1";
		pdm0m2_sdi0 = "/pinctrl/pdm0/pdm0m2-sdi0";
		pdm0m2_sdi1 = "/pinctrl/pdm0/pdm0m2-sdi1";
		pdm0m2_sdi2 = "/pinctrl/pdm0/pdm0m2-sdi2";
		pdm0m2_sdi3 = "/pinctrl/pdm0/pdm0m2-sdi3";
		pdm0m3_clk0 = "/pinctrl/pdm0/pdm0m3-clk0";
		pdm0m3_clk1 = "/pinctrl/pdm0/pdm0m3-clk1";
		pdm0m3_sdi0 = "/pinctrl/pdm0/pdm0m3-sdi0";
		pdm0m3_sdi1 = "/pinctrl/pdm0/pdm0m3-sdi1";
		pdm0m3_sdi2 = "/pinctrl/pdm0/pdm0m3-sdi2";
		pdm0m3_sdi3 = "/pinctrl/pdm0/pdm0m3-sdi3";
		pdm1m0_clk0 = "/pinctrl/pdm1/pdm1m0-clk0";
		pdm1m0_clk1 = "/pinctrl/pdm1/pdm1m0-clk1";
		pdm1m0_sdi0 = "/pinctrl/pdm1/pdm1m0-sdi0";
		pdm1m0_sdi1 = "/pinctrl/pdm1/pdm1m0-sdi1";
		pdm1m0_sdi2 = "/pinctrl/pdm1/pdm1m0-sdi2";
		pdm1m0_sdi3 = "/pinctrl/pdm1/pdm1m0-sdi3";
		pdm1m1_clk0 = "/pinctrl/pdm1/pdm1m1-clk0";
		pdm1m1_clk1 = "/pinctrl/pdm1/pdm1m1-clk1";
		pdm1m1_sdi0 = "/pinctrl/pdm1/pdm1m1-sdi0";
		pdm1m1_sdi1 = "/pinctrl/pdm1/pdm1m1-sdi1";
		pdm1m1_sdi2 = "/pinctrl/pdm1/pdm1m1-sdi2";
		pdm1m1_sdi3 = "/pinctrl/pdm1/pdm1m1-sdi3";
		pdm1m2_clk0 = "/pinctrl/pdm1/pdm1m2-clk0";
		pdm1m2_clk1 = "/pinctrl/pdm1/pdm1m2-clk1";
		pdm1m2_sdi0 = "/pinctrl/pdm1/pdm1m2-sdi0";
		pdm1m2_sdi1 = "/pinctrl/pdm1/pdm1m2-sdi1";
		pdm1m2_sdi2 = "/pinctrl/pdm1/pdm1m2-sdi2";
		pdm1m2_sdi3 = "/pinctrl/pdm1/pdm1m2-sdi3";
		pmu_debug_test_pins = "/pinctrl/pmu_debug_test/pmu_debug_test-pins";
		pwm0m0_ch0 = "/pinctrl/pwm0/pwm0m0-ch0";
		pwm0m0_ch1 = "/pinctrl/pwm0/pwm0m0-ch1";
		pwm0m1_ch0 = "/pinctrl/pwm0/pwm0m1-ch0";
		pwm0m1_ch1 = "/pinctrl/pwm0/pwm0m1-ch1";
		pwm0m2_ch0 = "/pinctrl/pwm0/pwm0m2-ch0";
		pwm0m2_ch1 = "/pinctrl/pwm0/pwm0m2-ch1";
		pwm0m3_ch0 = "/pinctrl/pwm0/pwm0m3-ch0";
		pwm0m3_ch1 = "/pinctrl/pwm0/pwm0m3-ch1";
		pwm1m0_ch0 = "/pinctrl/pwm1/pwm1m0-ch0";
		pwm1m0_ch1 = "/pinctrl/pwm1/pwm1m0-ch1";
		pwm1m0_ch2 = "/pinctrl/pwm1/pwm1m0-ch2";
		pwm1m0_ch3 = "/pinctrl/pwm1/pwm1m0-ch3";
		pwm1m0_ch4 = "/pinctrl/pwm1/pwm1m0-ch4";
		pwm1m0_ch5 = "/pinctrl/pwm1/pwm1m0-ch5";
		pwm1m1_ch0 = "/pinctrl/pwm1/pwm1m1-ch0";
		pwm1m1_ch1 = "/pinctrl/pwm1/pwm1m1-ch1";
		pwm1m1_ch2 = "/pinctrl/pwm1/pwm1m1-ch2";
		pwm1m1_ch3 = "/pinctrl/pwm1/pwm1m1-ch3";
		pwm1m1_ch4 = "/pinctrl/pwm1/pwm1m1-ch4";
		pwm1m1_ch5 = "/pinctrl/pwm1/pwm1m1-ch5";
		pwm1m2_ch0 = "/pinctrl/pwm1/pwm1m2-ch0";
		pwm1m2_ch1 = "/pinctrl/pwm1/pwm1m2-ch1";
		pwm1m2_ch2 = "/pinctrl/pwm1/pwm1m2-ch2";
		pwm1m2_ch3 = "/pinctrl/pwm1/pwm1m2-ch3";
		pwm1m2_ch4 = "/pinctrl/pwm1/pwm1m2-ch4";
		pwm1m2_ch5 = "/pinctrl/pwm1/pwm1m2-ch5";
		pwm1m3_ch0 = "/pinctrl/pwm1/pwm1m3-ch0";
		pwm1m3_ch1 = "/pinctrl/pwm1/pwm1m3-ch1";
		pwm1m3_ch2 = "/pinctrl/pwm1/pwm1m3-ch2";
		pwm1m3_ch3 = "/pinctrl/pwm1/pwm1m3-ch3";
		pwm1m3_ch4 = "/pinctrl/pwm1/pwm1m3-ch4";
		pwm1m3_ch5 = "/pinctrl/pwm1/pwm1m3-ch5";
		pwm2m0_ch0 = "/pinctrl/pwm2/pwm2m0-ch0";
		pwm2m0_ch1 = "/pinctrl/pwm2/pwm2m0-ch1";
		pwm2m0_ch2 = "/pinctrl/pwm2/pwm2m0-ch2";
		pwm2m0_ch3 = "/pinctrl/pwm2/pwm2m0-ch3";
		pwm2m0_ch4 = "/pinctrl/pwm2/pwm2m0-ch4";
		pwm2m0_ch5 = "/pinctrl/pwm2/pwm2m0-ch5";
		pwm2m0_ch6 = "/pinctrl/pwm2/pwm2m0-ch6";
		pwm2m0_ch7 = "/pinctrl/pwm2/pwm2m0-ch7";
		pwm2m1_ch0 = "/pinctrl/pwm2/pwm2m1-ch0";
		pwm2m1_ch1 = "/pinctrl/pwm2/pwm2m1-ch1";
		pwm2m1_ch2 = "/pinctrl/pwm2/pwm2m1-ch2";
		pwm2m1_ch3 = "/pinctrl/pwm2/pwm2m1-ch3";
		pwm2m1_ch4 = "/pinctrl/pwm2/pwm2m1-ch4";
		pwm2m1_ch5 = "/pinctrl/pwm2/pwm2m1-ch5";
		pwm2m1_ch6 = "/pinctrl/pwm2/pwm2m1-ch6";
		pwm2m1_ch7 = "/pinctrl/pwm2/pwm2m1-ch7";
		pwm2m2_ch0 = "/pinctrl/pwm2/pwm2m2-ch0";
		pwm2m2_ch1 = "/pinctrl/pwm2/pwm2m2-ch1";
		pwm2m2_ch2 = "/pinctrl/pwm2/pwm2m2-ch2";
		pwm2m2_ch3 = "/pinctrl/pwm2/pwm2m2-ch3";
		pwm2m2_ch4 = "/pinctrl/pwm2/pwm2m2-ch4";
		pwm2m2_ch5 = "/pinctrl/pwm2/pwm2m2-ch5";
		pwm2m2_ch6 = "/pinctrl/pwm2/pwm2m2-ch6";
		pwm2m2_ch7 = "/pinctrl/pwm2/pwm2m2-ch7";
		pwm2m3_ch0 = "/pinctrl/pwm2/pwm2m3-ch0";
		pwm2m3_ch1 = "/pinctrl/pwm2/pwm2m3-ch1";
		pwm2m3_ch2 = "/pinctrl/pwm2/pwm2m3-ch2";
		pwm2m3_ch3 = "/pinctrl/pwm2/pwm2m3-ch3";
		pwm2m3_ch4 = "/pinctrl/pwm2/pwm2m3-ch4";
		pwm2m3_ch5 = "/pinctrl/pwm2/pwm2m3-ch5";
		pwm2m3_ch6 = "/pinctrl/pwm2/pwm2m3-ch6";
		pwm2m3_ch7 = "/pinctrl/pwm2/pwm2m3-ch7";
		ref_clk0_clk0 = "/pinctrl/ref_clk0/ref_clk0-clk0";
		ref_clk1_clk1 = "/pinctrl/ref_clk1/ref_clk1-clk1";
		ref_clk2_clk2 = "/pinctrl/ref_clk2/ref_clk2-clk2";
		sai0m0_lrck = "/pinctrl/sai0/sai0m0-lrck";
		sai0m0_mclk = "/pinctrl/sai0/sai0m0-mclk";
		sai0m0_sclk = "/pinctrl/sai0/sai0m0-sclk";
		sai0m0_sdi0 = "/pinctrl/sai0/sai0m0-sdi0";
		sai0m0_sdi1 = "/pinctrl/sai0/sai0m0-sdi1";
		sai0m0_sdi2 = "/pinctrl/sai0/sai0m0-sdi2";
		sai0m0_sdi3 = "/pinctrl/sai0/sai0m0-sdi3";
		sai0m0_sdo0 = "/pinctrl/sai0/sai0m0-sdo0";
		sai0m0_sdo1 = "/pinctrl/sai0/sai0m0-sdo1";
		sai0m0_sdo2 = "/pinctrl/sai0/sai0m0-sdo2";
		sai0m0_sdo3 = "/pinctrl/sai0/sai0m0-sdo3";
		sai0m1_lrck = "/pinctrl/sai0/sai0m1-lrck";
		sai0m1_mclk = "/pinctrl/sai0/sai0m1-mclk";
		sai0m1_sclk = "/pinctrl/sai0/sai0m1-sclk";
		sai0m1_sdi0 = "/pinctrl/sai0/sai0m1-sdi0";
		sai0m1_sdi1 = "/pinctrl/sai0/sai0m1-sdi1";
		sai0m1_sdi2 = "/pinctrl/sai0/sai0m1-sdi2";
		sai0m1_sdi3 = "/pinctrl/sai0/sai0m1-sdi3";
		sai0m1_sdo0 = "/pinctrl/sai0/sai0m1-sdo0";
		sai0m1_sdo1 = "/pinctrl/sai0/sai0m1-sdo1";
		sai0m1_sdo2 = "/pinctrl/sai0/sai0m1-sdo2";
		sai0m1_sdo3 = "/pinctrl/sai0/sai0m1-sdo3";
		sai0m2_lrck = "/pinctrl/sai0/sai0m2-lrck";
		sai0m2_mclk = "/pinctrl/sai0/sai0m2-mclk";
		sai0m2_sclk = "/pinctrl/sai0/sai0m2-sclk";
		sai0m2_sdi0 = "/pinctrl/sai0/sai0m2-sdi0";
		sai0m2_sdi1 = "/pinctrl/sai0/sai0m2-sdi1";
		sai0m2_sdi2 = "/pinctrl/sai0/sai0m2-sdi2";
		sai0m2_sdi3 = "/pinctrl/sai0/sai0m2-sdi3";
		sai0m2_sdo0 = "/pinctrl/sai0/sai0m2-sdo0";
		sai0m2_sdo1 = "/pinctrl/sai0/sai0m2-sdo1";
		sai0m2_sdo2 = "/pinctrl/sai0/sai0m2-sdo2";
		sai0m2_sdo3 = "/pinctrl/sai0/sai0m2-sdo3";
		sai1m0_lrck = "/pinctrl/sai1/sai1m0-lrck";
		sai1m0_mclk = "/pinctrl/sai1/sai1m0-mclk";
		sai1m0_sclk = "/pinctrl/sai1/sai1m0-sclk";
		sai1m0_sdi0 = "/pinctrl/sai1/sai1m0-sdi0";
		sai1m0_sdi1 = "/pinctrl/sai1/sai1m0-sdi1";
		sai1m0_sdi2 = "/pinctrl/sai1/sai1m0-sdi2";
		sai1m0_sdi3 = "/pinctrl/sai1/sai1m0-sdi3";
		sai1m0_sdo0 = "/pinctrl/sai1/sai1m0-sdo0";
		sai1m0_sdo1 = "/pinctrl/sai1/sai1m0-sdo1";
		sai1m0_sdo2 = "/pinctrl/sai1/sai1m0-sdo2";
		sai1m0_sdo3 = "/pinctrl/sai1/sai1m0-sdo3";
		sai1m1_lrck = "/pinctrl/sai1/sai1m1-lrck";
		sai1m1_mclk = "/pinctrl/sai1/sai1m1-mclk";
		sai1m1_sclk = "/pinctrl/sai1/sai1m1-sclk";
		sai1m1_sdi0 = "/pinctrl/sai1/sai1m1-sdi0";
		sai1m1_sdi1 = "/pinctrl/sai1/sai1m1-sdi1";
		sai1m1_sdi2 = "/pinctrl/sai1/sai1m1-sdi2";
		sai1m1_sdi3 = "/pinctrl/sai1/sai1m1-sdi3";
		sai1m1_sdo0 = "/pinctrl/sai1/sai1m1-sdo0";
		sai1m1_sdo1 = "/pinctrl/sai1/sai1m1-sdo1";
		sai1m1_sdo2 = "/pinctrl/sai1/sai1m1-sdo2";
		sai1m1_sdo3 = "/pinctrl/sai1/sai1m1-sdo3";
		sai2m0_lrck = "/pinctrl/sai2/sai2m0-lrck";
		sai2m0_mclk = "/pinctrl/sai2/sai2m0-mclk";
		sai2m0_sclk = "/pinctrl/sai2/sai2m0-sclk";
		sai2m0_sdi = "/pinctrl/sai2/sai2m0-sdi";
		sai2m0_sdo = "/pinctrl/sai2/sai2m0-sdo";
		sai2m1_lrck = "/pinctrl/sai2/sai2m1-lrck";
		sai2m1_mclk = "/pinctrl/sai2/sai2m1-mclk";
		sai2m1_sclk = "/pinctrl/sai2/sai2m1-sclk";
		sai2m1_sdi = "/pinctrl/sai2/sai2m1-sdi";
		sai2m1_sdo = "/pinctrl/sai2/sai2m1-sdo";
		sai2m2_lrck = "/pinctrl/sai2/sai2m2-lrck";
		sai2m2_mclk = "/pinctrl/sai2/sai2m2-mclk";
		sai2m2_sclk = "/pinctrl/sai2/sai2m2-sclk";
		sai2m2_sdi = "/pinctrl/sai2/sai2m2-sdi";
		sai2m2_sdo = "/pinctrl/sai2/sai2m2-sdo";
		sai3m0_lrck = "/pinctrl/sai3/sai3m0-lrck";
		sai3m0_mclk = "/pinctrl/sai3/sai3m0-mclk";
		sai3m0_sclk = "/pinctrl/sai3/sai3m0-sclk";
		sai3m0_sdi = "/pinctrl/sai3/sai3m0-sdi";
		sai3m0_sdo = "/pinctrl/sai3/sai3m0-sdo";
		sai3m1_lrck = "/pinctrl/sai3/sai3m1-lrck";
		sai3m1_mclk = "/pinctrl/sai3/sai3m1-mclk";
		sai3m1_sclk = "/pinctrl/sai3/sai3m1-sclk";
		sai3m1_sdi = "/pinctrl/sai3/sai3m1-sdi";
		sai3m1_sdo = "/pinctrl/sai3/sai3m1-sdo";
		sai3m2_lrck = "/pinctrl/sai3/sai3m2-lrck";
		sai3m2_mclk = "/pinctrl/sai3/sai3m2-mclk";
		sai3m2_sclk = "/pinctrl/sai3/sai3m2-sclk";
		sai3m2_sdi = "/pinctrl/sai3/sai3m2-sdi";
		sai3m2_sdo = "/pinctrl/sai3/sai3m2-sdo";
		sai3m3_lrck = "/pinctrl/sai3/sai3m3-lrck";
		sai3m3_mclk = "/pinctrl/sai3/sai3m3-mclk";
		sai3m3_sclk = "/pinctrl/sai3/sai3m3-sclk";
		sai3m3_sdi = "/pinctrl/sai3/sai3m3-sdi";
		sai3m3_sdo = "/pinctrl/sai3/sai3m3-sdo";
		sai4m0_lrck = "/pinctrl/sai4/sai4m0-lrck";
		sai4m0_mclk = "/pinctrl/sai4/sai4m0-mclk";
		sai4m0_sclk = "/pinctrl/sai4/sai4m0-sclk";
		sai4m0_sdi = "/pinctrl/sai4/sai4m0-sdi";
		sai4m0_sdo = "/pinctrl/sai4/sai4m0-sdo";
		sai4m1_lrck = "/pinctrl/sai4/sai4m1-lrck";
		sai4m1_mclk = "/pinctrl/sai4/sai4m1-mclk";
		sai4m1_sclk = "/pinctrl/sai4/sai4m1-sclk";
		sai4m1_sdi = "/pinctrl/sai4/sai4m1-sdi";
		sai4m1_sdo = "/pinctrl/sai4/sai4m1-sdo";
		sai4m2_lrck = "/pinctrl/sai4/sai4m2-lrck";
		sai4m2_mclk = "/pinctrl/sai4/sai4m2-mclk";
		sai4m2_sclk = "/pinctrl/sai4/sai4m2-sclk";
		sai4m2_sdi = "/pinctrl/sai4/sai4m2-sdi";
		sai4m2_sdo = "/pinctrl/sai4/sai4m2-sdo";
		sai4m3_lrck = "/pinctrl/sai4/sai4m3-lrck";
		sai4m3_mclk = "/pinctrl/sai4/sai4m3-mclk";
		sai4m3_sclk = "/pinctrl/sai4/sai4m3-sclk";
		sai4m3_sdi = "/pinctrl/sai4/sai4m3-sdi";
		sai4m3_sdo = "/pinctrl/sai4/sai4m3-sdo";
		sata30_sata = "/pinctrl/sata30/sata30-sata";
		sata30_port0m0_port0 = "/pinctrl/sata30_port0/sata30_port0m0-port0";
		sata30_port0m1_port0 = "/pinctrl/sata30_port0/sata30_port0m1-port0";
		sata30_port1m0_port1 = "/pinctrl/sata30_port1/sata30_port1m0-port1";
		sata30_port1m1_port1 = "/pinctrl/sata30_port1/sata30_port1m1-port1";
		sdmmc0_bus4 = "/pinctrl/sdmmc0/sdmmc0-bus4";
		sdmmc0_clk = "/pinctrl/sdmmc0/sdmmc0-clk";
		sdmmc0_cmd = "/pinctrl/sdmmc0/sdmmc0-cmd";
		sdmmc0_det = "/pinctrl/sdmmc0/sdmmc0-det";
		sdmmc0_pwren = "/pinctrl/sdmmc0/sdmmc0-pwren";
		sdmmc1m0_bus4 = "/pinctrl/sdmmc1/sdmmc1m0-bus4";
		sdmmc1m0_clk = "/pinctrl/sdmmc1/sdmmc1m0-clk";
		sdmmc1m0_cmd = "/pinctrl/sdmmc1/sdmmc1m0-cmd";
		sdmmc1m0_det = "/pinctrl/sdmmc1/sdmmc1m0-det";
		sdmmc1m0_pwren = "/pinctrl/sdmmc1/sdmmc1m0-pwren";
		sdmmc1m1_bus4 = "/pinctrl/sdmmc1/sdmmc1m1-bus4";
		sdmmc1m1_clk = "/pinctrl/sdmmc1/sdmmc1m1-clk";
		sdmmc1m1_cmd = "/pinctrl/sdmmc1/sdmmc1m1-cmd";
		sdmmc1m1_det = "/pinctrl/sdmmc1/sdmmc1m1-det";
		sdmmc1m1_pwren = "/pinctrl/sdmmc1/sdmmc1m1-pwren";
		sdmmc1m2_det = "/pinctrl/sdmmc1/sdmmc1m2-det";
		sdmmc0_testclk_test = "/pinctrl/sdmmc0_testclk/sdmmc0_testclk-test";
		sdmmc0_testdata_test = "/pinctrl/sdmmc0_testdata/sdmmc0_testdata-test";
		sdmmc1_testclkm0_test = "/pinctrl/sdmmc1_testclk/sdmmc1_testclkm0-test";
		sdmmc1_testdatam0_test = "/pinctrl/sdmmc1_testdata/sdmmc1_testdatam0-test";
		spdifm0_rx0 = "/pinctrl/spdif/spdifm0-rx0";
		spdifm0_rx1 = "/pinctrl/spdif/spdifm0-rx1";
		spdifm0_tx0 = "/pinctrl/spdif/spdifm0-tx0";
		spdifm0_tx1 = "/pinctrl/spdif/spdifm0-tx1";
		spdifm1_rx0 = "/pinctrl/spdif/spdifm1-rx0";
		spdifm1_rx1 = "/pinctrl/spdif/spdifm1-rx1";
		spdifm1_tx0 = "/pinctrl/spdif/spdifm1-tx0";
		spdifm1_tx1 = "/pinctrl/spdif/spdifm1-tx1";
		spdifm2_rx0 = "/pinctrl/spdif/spdifm2-rx0";
		spdifm2_rx1 = "/pinctrl/spdif/spdifm2-rx1";
		spdifm2_tx0 = "/pinctrl/spdif/spdifm2-tx0";
		spdifm2_tx1 = "/pinctrl/spdif/spdifm2-tx1";
		spi0m0_pins = "/pinctrl/spi0/spi0m0-pins";
		spi0m0_csn0 = "/pinctrl/spi0/spi0m0-csn0";
		spi0m0_csn1 = "/pinctrl/spi0/spi0m0-csn1";
		spi0m1_pins = "/pinctrl/spi0/spi0m1-pins";
		spi0m1_csn0 = "/pinctrl/spi0/spi0m1-csn0";
		spi0m1_csn1 = "/pinctrl/spi0/spi0m1-csn1";
		spi0m2_pins = "/pinctrl/spi0/spi0m2-pins";
		spi0m2_csn0 = "/pinctrl/spi0/spi0m2-csn0";
		spi0m2_csn1 = "/pinctrl/spi0/spi0m2-csn1";
		spi1m0_pins = "/pinctrl/spi1/spi1m0-pins";
		spi1m0_csn0 = "/pinctrl/spi1/spi1m0-csn0";
		spi1m0_csn1 = "/pinctrl/spi1/spi1m0-csn1";
		spi1m1_pins = "/pinctrl/spi1/spi1m1-pins";
		spi1m1_csn0 = "/pinctrl/spi1/spi1m1-csn0";
		spi1m1_csn1 = "/pinctrl/spi1/spi1m1-csn1";
		spi1m2_pins = "/pinctrl/spi1/spi1m2-pins";
		spi1m2_csn0 = "/pinctrl/spi1/spi1m2-csn0";
		spi1m2_csn1 = "/pinctrl/spi1/spi1m2-csn1";
		spi2m0_pins = "/pinctrl/spi2/spi2m0-pins";
		spi2m0_csn0 = "/pinctrl/spi2/spi2m0-csn0";
		spi2m0_csn1 = "/pinctrl/spi2/spi2m0-csn1";
		spi2m1_pins = "/pinctrl/spi2/spi2m1-pins";
		spi2m1_csn0 = "/pinctrl/spi2/spi2m1-csn0";
		spi2m1_csn1 = "/pinctrl/spi2/spi2m1-csn1";
		spi2m2_pins = "/pinctrl/spi2/spi2m2-pins";
		spi2m2_csn0 = "/pinctrl/spi2/spi2m2-csn0";
		spi2m2_csn1 = "/pinctrl/spi2/spi2m2-csn1";
		spi3m0_pins = "/pinctrl/spi3/spi3m0-pins";
		spi3m0_csn0 = "/pinctrl/spi3/spi3m0-csn0";
		spi3m0_csn1 = "/pinctrl/spi3/spi3m0-csn1";
		spi3m1_pins = "/pinctrl/spi3/spi3m1-pins";
		spi3m1_csn0 = "/pinctrl/spi3/spi3m1-csn0";
		spi3m1_csn1 = "/pinctrl/spi3/spi3m1-csn1";
		spi3m2_pins = "/pinctrl/spi3/spi3m2-pins";
		spi3m2_csn0 = "/pinctrl/spi3/spi3m2-csn0";
		spi3m2_csn1 = "/pinctrl/spi3/spi3m2-csn1";
		spi4m0_pins = "/pinctrl/spi4/spi4m0-pins";
		spi4m0_csn0 = "/pinctrl/spi4/spi4m0-csn0";
		spi4m0_csn1 = "/pinctrl/spi4/spi4m0-csn1";
		spi4m1_pins = "/pinctrl/spi4/spi4m1-pins";
		spi4m1_csn0 = "/pinctrl/spi4/spi4m1-csn0";
		spi4m1_csn1 = "/pinctrl/spi4/spi4m1-csn1";
		spi4m2_pins = "/pinctrl/spi4/spi4m2-pins";
		spi4m2_csn0 = "/pinctrl/spi4/spi4m2-csn0";
		spi4m2_csn1 = "/pinctrl/spi4/spi4m2-csn1";
		spi4m3_pins = "/pinctrl/spi4/spi4m3-pins";
		spi4m3_csn0 = "/pinctrl/spi4/spi4m3-csn0";
		spi4m3_csn1 = "/pinctrl/spi4/spi4m3-csn1";
		test_clk_pins = "/pinctrl/test_clk/test_clk-pins";
		tsadcm0_pins = "/pinctrl/tsadc/tsadcm0-pins";
		tsadcm1_pins = "/pinctrl/tsadc/tsadcm1-pins";
		tsadc_ctrl_pins = "/pinctrl/tsadc_ctrl/tsadc_ctrl-pins";
		uart0m0_xfer = "/pinctrl/uart0/uart0m0-xfer";
		uart0m1_xfer = "/pinctrl/uart0/uart0m1-xfer";
		uart1m0_xfer = "/pinctrl/uart1/uart1m0-xfer";
		uart1m0_ctsn = "/pinctrl/uart1/uart1m0-ctsn";
		uart1m0_rtsn = "/pinctrl/uart1/uart1m0-rtsn";
		uart1m1_xfer = "/pinctrl/uart1/uart1m1-xfer";
		uart1m1_ctsn = "/pinctrl/uart1/uart1m1-ctsn";
		uart1m1_rtsn = "/pinctrl/uart1/uart1m1-rtsn";
		uart1m2_xfer = "/pinctrl/uart1/uart1m2-xfer";
		uart1m2_ctsn = "/pinctrl/uart1/uart1m2-ctsn";
		uart1m2_rtsn = "/pinctrl/uart1/uart1m2-rtsn";
		uart2m0_xfer = "/pinctrl/uart2/uart2m0-xfer";
		uart2m0_ctsn = "/pinctrl/uart2/uart2m0-ctsn";
		uart2m0_rtsn = "/pinctrl/uart2/uart2m0-rtsn";
		uart2m1_xfer = "/pinctrl/uart2/uart2m1-xfer";
		uart2m1_ctsn = "/pinctrl/uart2/uart2m1-ctsn";
		uart2m1_rtsn = "/pinctrl/uart2/uart2m1-rtsn";
		uart2m2_xfer = "/pinctrl/uart2/uart2m2-xfer";
		uart2m2_ctsn = "/pinctrl/uart2/uart2m2-ctsn";
		uart2m2_rtsn = "/pinctrl/uart2/uart2m2-rtsn";
		uart3m0_xfer = "/pinctrl/uart3/uart3m0-xfer";
		uart3m0_ctsn = "/pinctrl/uart3/uart3m0-ctsn";
		uart3m0_rtsn = "/pinctrl/uart3/uart3m0-rtsn";
		uart3m1_xfer = "/pinctrl/uart3/uart3m1-xfer";
		uart3m1_ctsn = "/pinctrl/uart3/uart3m1-ctsn";
		uart3m1_rtsn = "/pinctrl/uart3/uart3m1-rtsn";
		uart3m2_xfer = "/pinctrl/uart3/uart3m2-xfer";
		uart3m2_ctsn = "/pinctrl/uart3/uart3m2-ctsn";
		uart3m2_rtsn = "/pinctrl/uart3/uart3m2-rtsn";
		uart4m0_xfer = "/pinctrl/uart4/uart4m0-xfer";
		uart4m0_ctsn = "/pinctrl/uart4/uart4m0-ctsn";
		uart4m0_rtsn = "/pinctrl/uart4/uart4m0-rtsn";
		uart4m1_xfer = "/pinctrl/uart4/uart4m1-xfer";
		uart4m1_ctsn = "/pinctrl/uart4/uart4m1-ctsn";
		uart4m1_rtsn = "/pinctrl/uart4/uart4m1-rtsn";
		uart4m2_xfer = "/pinctrl/uart4/uart4m2-xfer";
		uart5m0_xfer = "/pinctrl/uart5/uart5m0-xfer";
		uart5m0_ctsn = "/pinctrl/uart5/uart5m0-ctsn";
		uart5m0_rtsn = "/pinctrl/uart5/uart5m0-rtsn";
		uart5m1_xfer = "/pinctrl/uart5/uart5m1-xfer";
		uart5m1_ctsn = "/pinctrl/uart5/uart5m1-ctsn";
		uart5m1_rtsn = "/pinctrl/uart5/uart5m1-rtsn";
		uart5m2_xfer = "/pinctrl/uart5/uart5m2-xfer";
		uart5m2_ctsn = "/pinctrl/uart5/uart5m2-ctsn";
		uart5m2_rtsn = "/pinctrl/uart5/uart5m2-rtsn";
		uart6m0_xfer = "/pinctrl/uart6/uart6m0-xfer";
		uart6m0_ctsn = "/pinctrl/uart6/uart6m0-ctsn";
		uart6m0_rtsn = "/pinctrl/uart6/uart6m0-rtsn";
		uart6m1_xfer = "/pinctrl/uart6/uart6m1-xfer";
		uart6m1_ctsn = "/pinctrl/uart6/uart6m1-ctsn";
		uart6m1_rtsn = "/pinctrl/uart6/uart6m1-rtsn";
		uart6m2_xfer = "/pinctrl/uart6/uart6m2-xfer";
		uart6m2_ctsn = "/pinctrl/uart6/uart6m2-ctsn";
		uart6m2_rtsn = "/pinctrl/uart6/uart6m2-rtsn";
		uart6m3_xfer = "/pinctrl/uart6/uart6m3-xfer";
		uart7m0_xfer = "/pinctrl/uart7/uart7m0-xfer";
		uart7m0_ctsn = "/pinctrl/uart7/uart7m0-ctsn";
		uart7m0_rtsn = "/pinctrl/uart7/uart7m0-rtsn";
		uart7m1_xfer = "/pinctrl/uart7/uart7m1-xfer";
		uart7m1_ctsn = "/pinctrl/uart7/uart7m1-ctsn";
		uart7m1_rtsn = "/pinctrl/uart7/uart7m1-rtsn";
		uart7m2_xfer = "/pinctrl/uart7/uart7m2-xfer";
		uart8m0_xfer = "/pinctrl/uart8/uart8m0-xfer";
		uart8m0_ctsn = "/pinctrl/uart8/uart8m0-ctsn";
		uart8m0_rtsn = "/pinctrl/uart8/uart8m0-rtsn";
		uart8m1_xfer = "/pinctrl/uart8/uart8m1-xfer";
		uart8m1_ctsn = "/pinctrl/uart8/uart8m1-ctsn";
		uart8m1_rtsn = "/pinctrl/uart8/uart8m1-rtsn";
		uart8m2_xfer = "/pinctrl/uart8/uart8m2-xfer";
		uart9m0_xfer = "/pinctrl/uart9/uart9m0-xfer";
		uart9m0_ctsn = "/pinctrl/uart9/uart9m0-ctsn";
		uart9m0_rtsn = "/pinctrl/uart9/uart9m0-rtsn";
		uart9m1_xfer = "/pinctrl/uart9/uart9m1-xfer";
		uart9m1_ctsn = "/pinctrl/uart9/uart9m1-ctsn";
		uart9m1_rtsn = "/pinctrl/uart9/uart9m1-rtsn";
		uart9m2_xfer = "/pinctrl/uart9/uart9m2-xfer";
		uart10m0_xfer = "/pinctrl/uart10/uart10m0-xfer";
		uart10m0_ctsn = "/pinctrl/uart10/uart10m0-ctsn";
		uart10m0_rtsn = "/pinctrl/uart10/uart10m0-rtsn";
		uart10m1_xfer = "/pinctrl/uart10/uart10m1-xfer";
		uart10m1_ctsn = "/pinctrl/uart10/uart10m1-ctsn";
		uart10m1_rtsn = "/pinctrl/uart10/uart10m1-rtsn";
		uart10m2_xfer = "/pinctrl/uart10/uart10m2-xfer";
		uart11m0_xfer = "/pinctrl/uart11/uart11m0-xfer";
		uart11m0_ctsn = "/pinctrl/uart11/uart11m0-ctsn";
		uart11m0_rtsn = "/pinctrl/uart11/uart11m0-rtsn";
		uart11m1_xfer = "/pinctrl/uart11/uart11m1-xfer";
		uart11m1_ctsn = "/pinctrl/uart11/uart11m1-ctsn";
		uart11m1_rtsn = "/pinctrl/uart11/uart11m1-rtsn";
		uart11m2_xfer = "/pinctrl/uart11/uart11m2-xfer";
		ufs_refclk = "/pinctrl/ufs/ufs-refclk";
		ufs_rst = "/pinctrl/ufs/ufs-rst";
		ufs_testdata0_test = "/pinctrl/ufs_testdata0/ufs_testdata0-test";
		ufs_testdata1_test = "/pinctrl/ufs_testdata1/ufs_testdata1-test";
		ufs_testdata2_test = "/pinctrl/ufs_testdata2/ufs_testdata2-test";
		ufs_testdata3_test = "/pinctrl/ufs_testdata3/ufs_testdata3-test";
		vi_cif_pins = "/pinctrl/vi_cif/vi_cif-pins";
		vo_lcdc_pins = "/pinctrl/vo_lcdc/vo_lcdc-pins";
		vo_post_pins = "/pinctrl/vo_post/vo_post-pins";
		vp0_sync_pins = "/pinctrl/vp0_sync/vp0_sync-pins";
		vp1_sync_pins = "/pinctrl/vp1_sync/vp1_sync-pins";
		vp2_sync_pins = "/pinctrl/vp2_sync/vp2_sync-pins";
		pmic_pins = "/pinctrl/pmic/pmic-pins";
		bt1120_pins = "/pinctrl/vo/bt1120-pins";
		bt656_pins = "/pinctrl/vo/bt656-pins";
		rgb3x8_pins_m0 = "/pinctrl/vo/rgb3x8-pins-m0";
		rgb3x8_pins_m1 = "/pinctrl/vo/rgb3x8-pins-m1";
		rgb565_pins = "/pinctrl/vo/rgb565-pins";
		rgb666_pins = "/pinctrl/vo/rgb666-pins";
		rgb888_pins = "/pinctrl/vo/rgb888-pins";
		vo_ebc_pins = "/pinctrl/vo_ebc/vo_ebc-pins";
		vo_ebc_extern = "/pinctrl/vo_ebc/vo_ebc-extern";
		hym8563_int = "/pinctrl/hym8563/hym8563-int";
		touch_gpio = "/pinctrl/touch/touch-gpio";
		uart4_gpios = "/pinctrl/wireless-bluetooth/uart4-gpios";
		wifi_host_wake_irq = "/pinctrl/wireless-wlan/wifi-host-wake-irq";
		wifi_poweren_gpio = "/pinctrl/wireless-wlan/wifi-poweren-gpio";
		mipicsi0_pwr = "/pinctrl/cam/mipicsi0-pwr";
		mipicsi1_pwr = "/pinctrl/cam/mipicsi1-pwr";
		mipidcphy0_pwr = "/pinctrl/cam/mipidcphy0-pwr";
		hp_det = "/pinctrl/headphone/hp-det";
		usb_host_pwren = "/pinctrl/usb/usb-host-pwren";
		usb_otg0_pwren = "/pinctrl/usb/usb-otg0-pwren";
		usbc0_int = "/pinctrl/usb/usbc0-int";
		adc_keys = "/adc-keys";
		backlight = "/backlight";
		dp0_sound = "/dp0-sound";
		dp1_sound = "/dp1-sound";
		dp2_sound = "/dp2-sound";
		edp_sound = "/edp-sound";
		hdmi_sound = "/hdmi-sound";
		gpio_keys = "/gpio-keys";
		leds = "/leds";
		vcc12v_dcin = "/vcc12v-dcin";
		vcc_sys = "/vcc5v0-sys";
		vcc5v0_device = "/vcc5v0-device";
		vcc_2v0_pldo_s3 = "/vcc-2v0-pldo-s3";
		vcc_1v1_nldo_s3 = "/vcc-1v1-nldo-s3";
		vcc3v3_rtc_s5 = "/vcc3v3-rtc-s5";
		wireless_bluetooth = "/wireless-bluetooth";
		wireless_wlan = "/wireless-wlan";
		es8388_sound = "/es8388-sound";
		ht5010_sound_out = "/ht5010_sound-out";
		ht5010_sound = "/ht5010-sound";
		spdif_tx0_dc = "/spdif-tx0-dc";
		spdif_tx0_sound = "/spdif-tx0-sound";
		pdmics = "/dummy-codec";
		pdm_mic_array = "/pdm-mic-array";
		sdio_pwrseq = "/sdio-pwrseq";
		vcc_1v8_s0 = "/vcc-1v8-s0";
		vcc_3v3_s0 = "/vcc-3v3-s0";
		vcc_ufs_s0 = "/vcc-ufs-s0";
		vcc1v8_ufs_vccq2_s0 = "/vcc1v8-ufs-vccq2-s0";
		vcc1v2_ufs_vccq_s0 = "/vcc1v2-ufs-vccq-s0";
		vcc3v3_lcd_n = "/vcc3v3-lcd0-n";
		vcc5v0_host = "/vcc5v0-host";
		vcc_mipicsi0 = "/vcc-mipicsi0-regulator";
		vcc_mipicsi1 = "/vcc-mipicsi1-regulator";
		vcc_mipidcphy0 = "/vcc-mipidcphy0-regulator";
		chosen = "/chosen";
		fiq_debugger = "/fiq-debugger";
		drm_logo = "/reserved-memory/drm-logo@0";
		drm_cubic_lut = "/reserved-memory/drm-cubic-lut@0";
		ramoops = "/reserved-memory/ramoops@40110000";
	};
};
