Analysis & Synthesis report for ft232h_fifo
Mon Dec 05 20:15:10 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Source assignments for ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component
 16. Source assignments for ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated
 17. Source assignments for ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|a_graycounter_ov6:rdptr_g1p
 18. Source assignments for ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|a_graycounter_kdc:wrptr_g1p
 19. Source assignments for ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|altsyncram_q5d1:fifo_ram
 20. Source assignments for ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|dffpipe_3dc:rdaclr
 21. Source assignments for ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|dffpipe_pe9:rs_brp
 22. Source assignments for ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|dffpipe_pe9:rs_bwp
 23. Source assignments for ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
 24. Source assignments for ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15
 25. Source assignments for ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|dffpipe_3dc:wraclr
 26. Source assignments for ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|dffpipe_pe9:ws_brp
 27. Source assignments for ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|dffpipe_pe9:ws_bwp
 28. Source assignments for ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 29. Source assignments for ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18
 30. Parameter Settings for User Entity Instance: ft232h:ftInst
 31. Parameter Settings for User Entity Instance: ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component
 32. Parameter Settings for User Entity Instance: pll:pllInst|pll_0002:pll_inst|altera_pll:altera_pll_i
 33. dcfifo Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "ft232h:ftInst|fifo:write_fifo"
 35. Port Connectivity Checks: "ft232h:ftInst"
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Dec 05 20:15:10 2016           ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                   ; ft232h_fifo                                     ;
; Top-level Entity Name           ; ft232h_fifo                                     ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 114                                             ;
; Total pins                      ; 17                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 8,192                                           ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA2F23C8        ;                    ;
; Top-level entity name                                                           ; ft232h_fifo        ; ft232h_fifo        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; ft232h/ft232h.v                  ; yes             ; User Verilog HDL File        ; D:/project/ft232h-core/ft232h_fifo/ft232h/ft232h.v                          ;         ;
; ft232h_fifo.v                    ; yes             ; User Verilog HDL File        ; D:/project/ft232h-core/ft232h_fifo/ft232h_fifo.v                            ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File   ; D:/project/ft232h-core/ft232h_fifo/pll.v                                    ; pll     ;
; pll/pll_0002.v                   ; yes             ; User Verilog HDL File        ; D:/project/ft232h-core/ft232h_fifo/pll/pll_0002.v                           ; pll     ;
; fifo.v                           ; yes             ; User Wizard-Generated File   ; D:/project/ft232h-core/ft232h_fifo/fifo.v                                   ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; d:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf          ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/software/altera/15.1/quartus/libraries/megafunctions/lpm_counter.inc     ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/software/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/software/altera/15.1/quartus/libraries/megafunctions/altdpram.inc        ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; d:/software/altera/15.1/quartus/libraries/megafunctions/a_graycounter.inc   ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; d:/software/altera/15.1/quartus/libraries/megafunctions/a_fefifo.inc        ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; d:/software/altera/15.1/quartus/libraries/megafunctions/a_gray2bin.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; d:/software/altera/15.1/quartus/libraries/megafunctions/dffpipe.inc         ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; d:/software/altera/15.1/quartus/libraries/megafunctions/alt_sync_fifo.inc   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/software/altera/15.1/quartus/libraries/megafunctions/lpm_compare.inc     ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; d:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram_fifo.inc ;         ;
; aglobal151.inc                   ; yes             ; Megafunction                 ; d:/software/altera/15.1/quartus/libraries/megafunctions/aglobal151.inc      ;         ;
; db/dcfifo_ekr1.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/project/ft232h-core/ft232h_fifo/db/dcfifo_ekr1.tdf                       ;         ;
; db/a_gray2bin_pab.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/project/ft232h-core/ft232h_fifo/db/a_gray2bin_pab.tdf                    ;         ;
; db/a_graycounter_ov6.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/project/ft232h-core/ft232h_fifo/db/a_graycounter_ov6.tdf                 ;         ;
; db/a_graycounter_kdc.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/project/ft232h-core/ft232h_fifo/db/a_graycounter_kdc.tdf                 ;         ;
; db/altsyncram_q5d1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/project/ft232h-core/ft232h_fifo/db/altsyncram_q5d1.tdf                   ;         ;
; db/dffpipe_3dc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/project/ft232h-core/ft232h_fifo/db/dffpipe_3dc.tdf                       ;         ;
; db/dffpipe_pe9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/project/ft232h-core/ft232h_fifo/db/dffpipe_pe9.tdf                       ;         ;
; db/alt_synch_pipe_9pl.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/project/ft232h-core/ft232h_fifo/db/alt_synch_pipe_9pl.tdf                ;         ;
; db/dffpipe_qe9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/project/ft232h-core/ft232h_fifo/db/dffpipe_qe9.tdf                       ;         ;
; db/alt_synch_pipe_apl.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/project/ft232h-core/ft232h_fifo/db/alt_synch_pipe_apl.tdf                ;         ;
; db/dffpipe_re9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/project/ft232h-core/ft232h_fifo/db/dffpipe_re9.tdf                       ;         ;
; db/cmpr_a06.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/project/ft232h-core/ft232h_fifo/db/cmpr_a06.tdf                          ;         ;
; altera_pll.v                     ; yes             ; Megafunction                 ; d:/software/altera/15.1/quartus/libraries/megafunctions/altera_pll.v        ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                        ;
+---------------------------------------------+----------------------------------------------------------------------+
; Resource                                    ; Usage                                                                ;
+---------------------------------------------+----------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 66                                                                   ;
;                                             ;                                                                      ;
; Combinational ALUT usage for logic          ; 62                                                                   ;
;     -- 7 input functions                    ; 0                                                                    ;
;     -- 6 input functions                    ; 20                                                                   ;
;     -- 5 input functions                    ; 10                                                                   ;
;     -- 4 input functions                    ; 11                                                                   ;
;     -- <=3 input functions                  ; 21                                                                   ;
;                                             ;                                                                      ;
; Dedicated logic registers                   ; 114                                                                  ;
;                                             ;                                                                      ;
; I/O pins                                    ; 17                                                                   ;
; Total MLAB memory bits                      ; 0                                                                    ;
; Total block memory bits                     ; 8192                                                                 ;
;                                             ;                                                                      ;
; Total DSP Blocks                            ; 0                                                                    ;
;                                             ;                                                                      ;
; Total PLLs                                  ; 1                                                                    ;
;     -- PLLs                                 ; 1                                                                    ;
;                                             ;                                                                      ;
; Maximum fan-out node                        ; pll:pllInst|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 75                                                                   ;
; Total fan-out                               ; 765                                                                  ;
; Average fan-out                             ; 3.37                                                                 ;
+---------------------------------------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                    ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                            ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ft232h_fifo                                 ; 62 (8)            ; 114 (8)      ; 8192              ; 0          ; 17   ; 0            ; |ft232h_fifo                                                                                                                                   ; work         ;
;    |ft232h:ftInst|                           ; 54 (2)            ; 106 (1)      ; 8192              ; 0          ; 0    ; 0            ; |ft232h_fifo|ft232h:ftInst                                                                                                                     ; work         ;
;       |fifo:write_fifo|                      ; 52 (0)            ; 105 (0)      ; 8192              ; 0          ; 0    ; 0            ; |ft232h_fifo|ft232h:ftInst|fifo:write_fifo                                                                                                     ; work         ;
;          |dcfifo:dcfifo_component|           ; 52 (0)            ; 105 (0)      ; 8192              ; 0          ; 0    ; 0            ; |ft232h_fifo|ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component                                                                             ; work         ;
;             |dcfifo_ekr1:auto_generated|     ; 52 (7)            ; 105 (33)     ; 8192              ; 0          ; 0    ; 0            ; |ft232h_fifo|ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated                                                  ; work         ;
;                |a_graycounter_kdc:wrptr_g1p| ; 17 (17)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |ft232h_fifo|ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|a_graycounter_kdc:wrptr_g1p                      ; work         ;
;                |a_graycounter_ov6:rdptr_g1p| ; 18 (18)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |ft232h_fifo|ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|a_graycounter_ov6:rdptr_g1p                      ; work         ;
;                |alt_synch_pipe_9pl:rs_dgwp|  ; 0 (0)             ; 22 (0)       ; 0                 ; 0          ; 0    ; 0            ; |ft232h_fifo|ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_9pl:rs_dgwp                       ; work         ;
;                   |dffpipe_qe9:dffpipe15|    ; 0 (0)             ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |ft232h_fifo|ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15 ; work         ;
;                |alt_synch_pipe_apl:ws_dgrp|  ; 0 (0)             ; 22 (0)       ; 0                 ; 0          ; 0    ; 0            ; |ft232h_fifo|ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_apl:ws_dgrp                       ; work         ;
;                   |dffpipe_re9:dffpipe18|    ; 0 (0)             ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |ft232h_fifo|ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18 ; work         ;
;                |altsyncram_q5d1:fifo_ram|    ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |ft232h_fifo|ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|altsyncram_q5d1:fifo_ram                         ; work         ;
;                |cmpr_a06:rdempty_eq_comp|    ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ft232h_fifo|ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|cmpr_a06:rdempty_eq_comp                         ; work         ;
;                |cmpr_a06:wrfull_eq_comp|     ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ft232h_fifo|ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|cmpr_a06:wrfull_eq_comp                          ; work         ;
;    |pll:pllInst|                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ft232h_fifo|pll:pllInst                                                                                                                       ; pll          ;
;       |pll_0002:pll_inst|                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ft232h_fifo|pll:pllInst|pll_0002:pll_inst                                                                                                     ; pll          ;
;          |altera_pll:altera_pll_i|           ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ft232h_fifo|pll:pllInst|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                             ; work         ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|altsyncram_q5d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
+----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-----------------+
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |ft232h_fifo|ft232h:ftInst|fifo:write_fifo ; fifo.v          ;
; Altera ; altera_pll   ; 15.1    ; N/A          ; N/A          ; |ft232h_fifo|pll:pllInst                   ; pll.v           ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe17a[10] ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe17a[9]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe16a[10] ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe16a[9]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[10] ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[8]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[9]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[6]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[7]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[4]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[5]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[2]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[3]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[0]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[1]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[10] ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[8]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[9]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[6]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[7]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[4]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[5]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[2]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[3]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[0]  ; yes                                                              ; yes                                        ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[1]  ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                  ; Reason for Removal                     ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------+
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|dffpipe_3dc:wraclr|dffe12a[0] ; Stuck at VCC due to stuck port data_in ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; Stuck at VCC due to stuck port data_in ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0] ; Stuck at VCC due to stuck port data_in ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 4                                                                          ;                                        ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                                         ;
+----------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------+
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|dffpipe_3dc:wraclr|dffe12a[0] ; Stuck at VCC              ; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0] ; Stuck at VCC              ; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 114   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 9     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 38    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                       ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------+---------+
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0 ; 9       ;
; ft232h:ftInst|last_txe_n                                                                                                ; 5       ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|a_graycounter_ov6:rdptr_g1p|parity6    ; 6       ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0 ; 5       ;
; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|a_graycounter_kdc:wrptr_g1p|parity9    ; 3       ;
; Total number of inverted registers = 5                                                                                  ;         ;
+-------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------+
; Source assignments for ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------+
; Assignment                      ; Value ; From ; To                          ;
+---------------------------------+-------+------+-----------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                           ;
+---------------------------------+-------+------+-----------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------+
; Assignment                            ; Value ; From ; To                                               ;
+---------------------------------------+-------+------+--------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                          ;
+---------------------------------------+-------+------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|a_graycounter_ov6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|a_graycounter_kdc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|altsyncram_q5d1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_9pl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ft232h:ftInst ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WRITE_DATA     ; 1     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                       ;
+-------------------------+-------------+------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                             ;
; LPM_WIDTH               ; 8           ; Signed Integer                                             ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                             ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                    ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                             ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                    ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                    ;
; READ_ACLR_SYNCH         ; ON          ; Untyped                                                    ;
; CBXI_PARAMETER          ; dcfifo_ekr1 ; Untyped                                                    ;
+-------------------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pllInst|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------+
; Parameter Name                       ; Value                  ; Type                               ;
+--------------------------------------+------------------------+------------------------------------+
; reference_clock_frequency            ; 24.0 MHz               ; String                             ;
; fractional_vco_multiplier            ; false                  ; String                             ;
; pll_type                             ; General                ; String                             ;
; pll_subtype                          ; General                ; String                             ;
; number_of_clocks                     ; 1                      ; Signed Integer                     ;
; operation_mode                       ; direct                 ; String                             ;
; deserialization_factor               ; 4                      ; Signed Integer                     ;
; data_rate                            ; 0                      ; Signed Integer                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                     ;
; output_clock_frequency0              ; 96.000000 MHz          ; String                             ;
; phase_shift0                         ; 0 ps                   ; String                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency1              ; 0 MHz                  ; String                             ;
; phase_shift1                         ; 0 ps                   ; String                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                             ;
; phase_shift2                         ; 0 ps                   ; String                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                             ;
; phase_shift3                         ; 0 ps                   ; String                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                             ;
; phase_shift4                         ; 0 ps                   ; String                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                             ;
; phase_shift5                         ; 0 ps                   ; String                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                             ;
; phase_shift6                         ; 0 ps                   ; String                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                             ;
; phase_shift7                         ; 0 ps                   ; String                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                             ;
; phase_shift8                         ; 0 ps                   ; String                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                             ;
; phase_shift9                         ; 0 ps                   ; String                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                             ;
; phase_shift10                        ; 0 ps                   ; String                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                             ;
; phase_shift11                        ; 0 ps                   ; String                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                             ;
; phase_shift12                        ; 0 ps                   ; String                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                             ;
; phase_shift13                        ; 0 ps                   ; String                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                             ;
; phase_shift14                        ; 0 ps                   ; String                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                             ;
; phase_shift15                        ; 0 ps                   ; String                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                             ;
; phase_shift16                        ; 0 ps                   ; String                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                             ;
; phase_shift17                        ; 0 ps                   ; String                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                     ;
; clock_name_0                         ;                        ; String                             ;
; clock_name_1                         ;                        ; String                             ;
; clock_name_2                         ;                        ; String                             ;
; clock_name_3                         ;                        ; String                             ;
; clock_name_4                         ;                        ; String                             ;
; clock_name_5                         ;                        ; String                             ;
; clock_name_6                         ;                        ; String                             ;
; clock_name_7                         ;                        ; String                             ;
; clock_name_8                         ;                        ; String                             ;
; clock_name_global_0                  ; false                  ; String                             ;
; clock_name_global_1                  ; false                  ; String                             ;
; clock_name_global_2                  ; false                  ; String                             ;
; clock_name_global_3                  ; false                  ; String                             ;
; clock_name_global_4                  ; false                  ; String                             ;
; clock_name_global_5                  ; false                  ; String                             ;
; clock_name_global_6                  ; false                  ; String                             ;
; clock_name_global_7                  ; false                  ; String                             ;
; clock_name_global_8                  ; false                  ; String                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_bypass_en                      ; false                  ; String                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_bypass_en                      ; false                  ; String                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en0                     ; false                  ; String                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en1                     ; false                  ; String                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en2                     ; false                  ; String                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en3                     ; false                  ; String                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en4                     ; false                  ; String                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en5                     ; false                  ; String                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en6                     ; false                  ; String                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en7                     ; false                  ; String                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en8                     ; false                  ; String                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en9                     ; false                  ; String                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en10                    ; false                  ; String                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en11                    ; false                  ; String                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en12                    ; false                  ; String                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en13                    ; false                  ; String                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en14                    ; false                  ; String                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en15                    ; false                  ; String                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en16                    ; false                  ; String                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en17                    ; false                  ; String                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                     ;
; pll_slf_rst                          ; false                  ; String                             ;
; pll_bw_sel                           ; low                    ; String                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                             ;
; mimic_fbclk_type                     ; gclk                   ; String                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
+--------------------------------------+------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                       ;
+----------------------------+-------------------------------------------------------+
; Name                       ; Value                                                 ;
+----------------------------+-------------------------------------------------------+
; Number of entity instances ; 1                                                     ;
; Entity Instance            ; ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                            ;
;     -- LPM_WIDTH           ; 8                                                     ;
;     -- LPM_NUMWORDS        ; 1024                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                   ;
;     -- USE_EAB             ; ON                                                    ;
+----------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ft232h:ftInst|fifo:write_fifo"                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; wrusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; aclr    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ft232h:ftInst"                                                                                         ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; avalon_address[7..1]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; avalon_address[0]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; avalon_read             ; Input  ; Info     ; Stuck at GND                                                                        ;
; avalon_readdata         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; avalon_write            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; avalon_writedata[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 114                         ;
;     CLR               ; 1                           ;
;     ENA               ; 30                          ;
;     ENA CLR           ; 8                           ;
;     plain             ; 75                          ;
; arriav_io_obuf        ; 8                           ;
; arriav_lcell_comb     ; 65                          ;
;     arith             ; 7                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 1                           ;
;     normal            ; 58                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 11                          ;
;         5 data inputs ; 10                          ;
;         6 data inputs ; 20                          ;
; boundary_port         ; 17                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.23                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Mon Dec 05 20:14:57 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ft232h_fifo -c ft232h_fifo
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ft232h/ft232h.v
    Info (12023): Found entity 1: ft232h File: D:/project/ft232h-core/ft232h_fifo/ft232h/ft232h.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ft232h_fifo.v
    Info (12023): Found entity 1: ft232h_fifo File: D:/project/ft232h-core/ft232h_fifo/ft232h_fifo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: D:/project/ft232h-core/ft232h_fifo/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: D:/project/ft232h-core/ft232h_fifo/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: fifo File: D:/project/ft232h-core/ft232h_fifo/fifo.v Line: 40
Info (12127): Elaborating entity "ft232h_fifo" for the top level hierarchy
Info (12128): Elaborating entity "ft232h" for hierarchy "ft232h:ftInst" File: D:/project/ft232h-core/ft232h_fifo/ft232h_fifo.v Line: 55
Warning (10034): Output port "avalon_readdata" at ft232h.v(12) has no driver File: D:/project/ft232h-core/ft232h_fifo/ft232h/ft232h.v Line: 12
Info (12128): Elaborating entity "fifo" for hierarchy "ft232h:ftInst|fifo:write_fifo" File: D:/project/ft232h-core/ft232h_fifo/ft232h/ft232h.v Line: 70
Info (12128): Elaborating entity "dcfifo" for hierarchy "ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component" File: D:/project/ft232h-core/ft232h_fifo/fifo.v Line: 97
Info (12130): Elaborated megafunction instantiation "ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component" File: D:/project/ft232h-core/ft232h_fifo/fifo.v Line: 97
Info (12133): Instantiated megafunction "ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component" with the following parameter: File: D:/project/ft232h-core/ft232h_fifo/fifo.v Line: 97
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ekr1.tdf
    Info (12023): Found entity 1: dcfifo_ekr1 File: D:/project/ft232h-core/ft232h_fifo/db/dcfifo_ekr1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_ekr1" for hierarchy "ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated" File: d:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_pab.tdf
    Info (12023): Found entity 1: a_gray2bin_pab File: D:/project/ft232h-core/ft232h_fifo/db/a_gray2bin_pab.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_pab" for hierarchy "ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|a_gray2bin_pab:rdptr_g_gray2bin" File: D:/project/ft232h-core/ft232h_fifo/db/dcfifo_ekr1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf
    Info (12023): Found entity 1: a_graycounter_ov6 File: D:/project/ft232h-core/ft232h_fifo/db/a_graycounter_ov6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_ov6" for hierarchy "ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|a_graycounter_ov6:rdptr_g1p" File: D:/project/ft232h-core/ft232h_fifo/db/dcfifo_ekr1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf
    Info (12023): Found entity 1: a_graycounter_kdc File: D:/project/ft232h-core/ft232h_fifo/db/a_graycounter_kdc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_kdc" for hierarchy "ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|a_graycounter_kdc:wrptr_g1p" File: D:/project/ft232h-core/ft232h_fifo/db/dcfifo_ekr1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q5d1.tdf
    Info (12023): Found entity 1: altsyncram_q5d1 File: D:/project/ft232h-core/ft232h_fifo/db/altsyncram_q5d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_q5d1" for hierarchy "ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|altsyncram_q5d1:fifo_ram" File: D:/project/ft232h-core/ft232h_fifo/db/dcfifo_ekr1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: D:/project/ft232h-core/ft232h_fifo/db/dffpipe_3dc.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|dffpipe_3dc:rdaclr" File: D:/project/ft232h-core/ft232h_fifo/db/dcfifo_ekr1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: D:/project/ft232h-core/ft232h_fifo/db/dffpipe_pe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|dffpipe_pe9:rs_brp" File: D:/project/ft232h-core/ft232h_fifo/db/dcfifo_ekr1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: D:/project/ft232h-core/ft232h_fifo/db/alt_synch_pipe_9pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_9pl:rs_dgwp" File: D:/project/ft232h-core/ft232h_fifo/db/dcfifo_ekr1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: D:/project/ft232h-core/ft232h_fifo/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe15" File: D:/project/ft232h-core/ft232h_fifo/db/alt_synch_pipe_9pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: D:/project/ft232h-core/ft232h_fifo/db/alt_synch_pipe_apl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_apl:ws_dgrp" File: D:/project/ft232h-core/ft232h_fifo/db/dcfifo_ekr1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: D:/project/ft232h-core/ft232h_fifo/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18" File: D:/project/ft232h-core/ft232h_fifo/db/alt_synch_pipe_apl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a06.tdf
    Info (12023): Found entity 1: cmpr_a06 File: D:/project/ft232h-core/ft232h_fifo/db/cmpr_a06.tdf Line: 23
Info (12128): Elaborating entity "cmpr_a06" for hierarchy "ft232h:ftInst|fifo:write_fifo|dcfifo:dcfifo_component|dcfifo_ekr1:auto_generated|cmpr_a06:rdempty_eq_comp" File: D:/project/ft232h-core/ft232h_fifo/db/dcfifo_ekr1.tdf Line: 85
Info (12128): Elaborating entity "pll" for hierarchy "pll:pllInst" File: D:/project/ft232h-core/ft232h_fifo/ft232h_fifo.v Line: 61
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:pllInst|pll_0002:pll_inst" File: D:/project/ft232h-core/ft232h_fifo/pll.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:pllInst|pll_0002:pll_inst|altera_pll:altera_pll_i" File: D:/project/ft232h-core/ft232h_fifo/pll/pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:pllInst|pll_0002:pll_inst|altera_pll:altera_pll_i" File: D:/project/ft232h-core/ft232h_fifo/pll/pll_0002.v Line: 85
Info (12133): Instantiated megafunction "pll:pllInst|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: D:/project/ft232h-core/ft232h_fifo/pll/pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "24.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "96.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "data[0]" and its non-tri-state driver. File: D:/project/ft232h-core/ft232h_fifo/ft232h_fifo.v Line: 9
    Warning (13035): Inserted always-enabled tri-state buffer between "data[1]" and its non-tri-state driver. File: D:/project/ft232h-core/ft232h_fifo/ft232h_fifo.v Line: 9
    Warning (13035): Inserted always-enabled tri-state buffer between "data[2]" and its non-tri-state driver. File: D:/project/ft232h-core/ft232h_fifo/ft232h_fifo.v Line: 9
    Warning (13035): Inserted always-enabled tri-state buffer between "data[3]" and its non-tri-state driver. File: D:/project/ft232h-core/ft232h_fifo/ft232h_fifo.v Line: 9
    Warning (13035): Inserted always-enabled tri-state buffer between "data[4]" and its non-tri-state driver. File: D:/project/ft232h-core/ft232h_fifo/ft232h_fifo.v Line: 9
    Warning (13035): Inserted always-enabled tri-state buffer between "data[5]" and its non-tri-state driver. File: D:/project/ft232h-core/ft232h_fifo/ft232h_fifo.v Line: 9
    Warning (13035): Inserted always-enabled tri-state buffer between "data[6]" and its non-tri-state driver. File: D:/project/ft232h-core/ft232h_fifo/ft232h_fifo.v Line: 9
    Warning (13035): Inserted always-enabled tri-state buffer between "data[7]" and its non-tri-state driver. File: D:/project/ft232h-core/ft232h_fifo/ft232h_fifo.v Line: 9
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "data[0]~synth" File: D:/project/ft232h-core/ft232h_fifo/ft232h_fifo.v Line: 9
    Warning (13010): Node "data[1]~synth" File: D:/project/ft232h-core/ft232h_fifo/ft232h_fifo.v Line: 9
    Warning (13010): Node "data[2]~synth" File: D:/project/ft232h-core/ft232h_fifo/ft232h_fifo.v Line: 9
    Warning (13010): Node "data[3]~synth" File: D:/project/ft232h-core/ft232h_fifo/ft232h_fifo.v Line: 9
    Warning (13010): Node "data[4]~synth" File: D:/project/ft232h-core/ft232h_fifo/ft232h_fifo.v Line: 9
    Warning (13010): Node "data[5]~synth" File: D:/project/ft232h-core/ft232h_fifo/ft232h_fifo.v Line: 9
    Warning (13010): Node "data[6]~synth" File: D:/project/ft232h-core/ft232h_fifo/ft232h_fifo.v Line: 9
    Warning (13010): Node "data[7]~synth" File: D:/project/ft232h-core/ft232h_fifo/ft232h_fifo.v Line: 9
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "oe_n" is stuck at GND File: D:/project/ft232h-core/ft232h_fifo/ft232h_fifo.v Line: 10
    Warning (13410): Pin "rd_n" is stuck at VCC File: D:/project/ft232h-core/ft232h_fifo/ft232h_fifo.v Line: 10
    Warning (13410): Pin "siwu" is stuck at VCC File: D:/project/ft232h-core/ft232h_fifo/ft232h_fifo.v Line: 10
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rxf_n" File: D:/project/ft232h-core/ft232h_fifo/ft232h_fifo.v Line: 11
Info (21057): Implemented 163 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 4 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 137 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 940 megabytes
    Info: Processing ended: Mon Dec 05 20:15:10 2016
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:32


