// Code your design here
module synchronous_even_counter(input logic clk_i,
                                input logic reset_n_i,
                                output logic [3:0] count_o,
                                output logic [3:0] even_count_o);
  
  
  always_ff @(posedge clk_i) begin
    if(!reset_n_i)begin
      count_o <= 4'b0000;
    end
    else begin
      count_o <= count_o + 1;
    end
    
    
  end
  
  assign even_count_o = count_o << 1 ;
  
endmodule
