Implementing 4 bit multiplier using VERILOG HDL.
