{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1492786986717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492786986717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 18:03:06 2017 " "Processing started: Fri Apr 21 18:03:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492786986717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492786986717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492786986718 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1492786986932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexor5to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplexor5to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor5to1 " "Found entity 1: multiplexor5to1" {  } { { "multiplexor5to1.sv" "" { Text "/home/oleglevin/quartus_labs/soc_lab3/lab3/multiplexor5to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492787000258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492787000258 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shifr.sv(29) " "Verilog HDL information at shifr.sv(29): always construct contains both blocking and non-blocking assignments" {  } { { "shifr.sv" "" { Text "/home/oleglevin/quartus_labs/soc_lab3/lab3/shifr.sv" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1492787000259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifr.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifr " "Found entity 1: shifr" {  } { { "shifr.sv" "" { Text "/home/oleglevin/quartus_labs/soc_lab3/lab3/shifr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492787000259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492787000259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492787000260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492787000260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v4_to_1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file v4_to_1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492787000672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v4_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file v4_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 v4_to_1 " "Found entity 1: v4_to_1" {  } { { "v4_to_1.v" "" { Text "/home/oleglevin/quartus_labs/soc_lab3/lab3/v4_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492787000672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492787000672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b_m_s.v 1 1 " "Found 1 design units, including 1 entities, in source file b_m_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 btns " "Found entity 1: btns" {  } { { "b_m_s.v" "" { Text "/home/oleglevin/quartus_labs/soc_lab3/lab3/b_m_s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492787000673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492787000673 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "addr.v(22) " "Verilog HDL information at addr.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "addr.v" "" { Text "/home/oleglevin/quartus_labs/soc_lab3/lab3/addr.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1492787000673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr.v 1 1 " "Found 1 design units, including 1 entities, in source file addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr " "Found entity 1: addr" {  } { { "addr.v" "" { Text "/home/oleglevin/quartus_labs/soc_lab3/lab3/addr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492787000673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492787000673 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3 " "Elaborating entity \"lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1492787000727 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "v4_to_1 inst4 " "Block or symbol \"v4_to_1\" of instance \"inst4\" overlaps another block or symbol" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 56 -192 -48 168 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1492787000728 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "pin_name1 " "Pin \"pin_name1\" not connected" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { -8 -256 -80 8 "pin_name1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1492787000729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor5to1 multiplexor5to1:inst " "Elaborating entity \"multiplexor5to1\" for hierarchy \"multiplexor5to1:inst\"" {  } { { "lab3.bdf" "inst" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 80 232 400 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492787000729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr addr:inst13 " "Elaborating entity \"addr\" for hierarchy \"addr:inst13\"" {  } { { "lab3.bdf" "inst13" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { -32 16 176 48 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492787000731 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 addr.v(29) " "Verilog HDL assignment warning at addr.v(29): truncated value with size 32 to match size of target (3)" {  } { { "addr.v" "" { Text "/home/oleglevin/quartus_labs/soc_lab3/lab3/addr.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492787000732 "|lab3|addr:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "v4_to_1 v4_to_1:inst4 " "Elaborating entity \"v4_to_1\" for hierarchy \"v4_to_1:inst4\"" {  } { { "lab3.bdf" "inst4" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 56 -192 -48 168 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492787000739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifr shifr:inst10 " "Elaborating entity \"shifr\" for hierarchy \"shifr:inst10\"" {  } { { "lab3.bdf" "inst10" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 272 224 384 384 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492787000740 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 shifr.sv(22) " "Verilog HDL assignment warning at shifr.sv(22): truncated value with size 32 to match size of target (8)" {  } { { "shifr.sv" "" { Text "/home/oleglevin/quartus_labs/soc_lab3/lab3/shifr.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492787000741 "|lab3|shifr:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 shifr.sv(39) " "Verilog HDL assignment warning at shifr.sv(39): truncated value with size 32 to match size of target (16)" {  } { { "shifr.sv" "" { Text "/home/oleglevin/quartus_labs/soc_lab3/lab3/shifr.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492787000741 "|lab3|shifr:inst10"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name2 VCC " "Pin \"pin_name2\" is stuck at VCC" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 448 432 612 464 "pin_name2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492787001243 "|lab3|pin_name2"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name4 VCC " "Pin \"pin_name4\" is stuck at VCC" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 536 456 636 552 "pin_name4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492787001243 "|lab3|pin_name4"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name5 VCC " "Pin \"pin_name5\" is stuck at VCC" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 568 448 628 584 "pin_name5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492787001243 "|lab3|pin_name5"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name3 VCC " "Pin \"pin_name3\" is stuck at VCC" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 504 440 620 520 "pin_name3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492787001243 "|lab3|pin_name3"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name11\[7\] GND " "Pin \"pin_name11\[7\]\" is stuck at GND" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 296 408 593 312 "pin_name11\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492787001243 "|lab3|pin_name11[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name11\[6\] GND " "Pin \"pin_name11\[6\]\" is stuck at GND" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 296 408 593 312 "pin_name11\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492787001243 "|lab3|pin_name11[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name11\[5\] GND " "Pin \"pin_name11\[5\]\" is stuck at GND" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 296 408 593 312 "pin_name11\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492787001243 "|lab3|pin_name11[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name11\[4\] GND " "Pin \"pin_name11\[4\]\" is stuck at GND" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 296 408 593 312 "pin_name11\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492787001243 "|lab3|pin_name11[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name11\[3\] GND " "Pin \"pin_name11\[3\]\" is stuck at GND" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 296 408 593 312 "pin_name11\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492787001243 "|lab3|pin_name11[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name11\[2\] GND " "Pin \"pin_name11\[2\]\" is stuck at GND" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 296 408 593 312 "pin_name11\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492787001243 "|lab3|pin_name11[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name11\[1\] GND " "Pin \"pin_name11\[1\]\" is stuck at GND" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 296 408 593 312 "pin_name11\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492787001243 "|lab3|pin_name11[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name11\[0\] GND " "Pin \"pin_name11\[0\]\" is stuck at GND" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 296 408 593 312 "pin_name11\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492787001243 "|lab3|pin_name11[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1492787001243 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1492787001335 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "48 " "48 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1492787001654 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/oleglevin/quartus_labs/soc_lab3/lab3/output_files/lab3.map.smsg " "Generated suppressed messages file /home/oleglevin/quartus_labs/soc_lab3/lab3/output_files/lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492787001673 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1492787001772 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492787001772 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name7 " "No output dependent on input pin \"pin_name7\"" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 200 -24 144 216 "pin_name7" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492787001809 "|lab3|pin_name7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name9\[15\] " "No output dependent on input pin \"pin_name9\[15\]\"" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 296 40 224 312 "pin_name9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492787001809 "|lab3|pin_name9[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name9\[14\] " "No output dependent on input pin \"pin_name9\[14\]\"" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 296 40 224 312 "pin_name9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492787001809 "|lab3|pin_name9[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name9\[13\] " "No output dependent on input pin \"pin_name9\[13\]\"" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 296 40 224 312 "pin_name9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492787001809 "|lab3|pin_name9[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name9\[12\] " "No output dependent on input pin \"pin_name9\[12\]\"" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 296 40 224 312 "pin_name9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492787001809 "|lab3|pin_name9[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name9\[11\] " "No output dependent on input pin \"pin_name9\[11\]\"" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 296 40 224 312 "pin_name9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492787001809 "|lab3|pin_name9[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name9\[10\] " "No output dependent on input pin \"pin_name9\[10\]\"" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 296 40 224 312 "pin_name9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492787001809 "|lab3|pin_name9[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name9\[9\] " "No output dependent on input pin \"pin_name9\[9\]\"" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 296 40 224 312 "pin_name9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492787001809 "|lab3|pin_name9[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name9\[8\] " "No output dependent on input pin \"pin_name9\[8\]\"" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 296 40 224 312 "pin_name9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492787001809 "|lab3|pin_name9[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name9\[7\] " "No output dependent on input pin \"pin_name9\[7\]\"" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 296 40 224 312 "pin_name9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492787001809 "|lab3|pin_name9[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name9\[6\] " "No output dependent on input pin \"pin_name9\[6\]\"" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 296 40 224 312 "pin_name9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492787001809 "|lab3|pin_name9[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name9\[5\] " "No output dependent on input pin \"pin_name9\[5\]\"" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 296 40 224 312 "pin_name9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492787001809 "|lab3|pin_name9[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name9\[4\] " "No output dependent on input pin \"pin_name9\[4\]\"" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 296 40 224 312 "pin_name9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492787001809 "|lab3|pin_name9[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name9\[3\] " "No output dependent on input pin \"pin_name9\[3\]\"" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 296 40 224 312 "pin_name9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492787001809 "|lab3|pin_name9[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name9\[2\] " "No output dependent on input pin \"pin_name9\[2\]\"" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 296 40 224 312 "pin_name9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492787001809 "|lab3|pin_name9[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name9\[1\] " "No output dependent on input pin \"pin_name9\[1\]\"" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 296 40 224 312 "pin_name9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492787001809 "|lab3|pin_name9[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name9\[0\] " "No output dependent on input pin \"pin_name9\[0\]\"" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { 296 40 224 312 "pin_name9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492787001809 "|lab3|pin_name9[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name1 " "No output dependent on input pin \"pin_name1\"" {  } { { "lab3.bdf" "" { Schematic "/home/oleglevin/quartus_labs/soc_lab3/lab3/lab3.bdf" { { -8 -256 -80 8 "pin_name1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492787001809 "|lab3|pin_name1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1492787001809 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1492787001810 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1492787001810 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1492787001810 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1492787001810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1237 " "Peak virtual memory: 1237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492787001818 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 21 18:03:21 2017 " "Processing ended: Fri Apr 21 18:03:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492787001818 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492787001818 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492787001818 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1492787001818 ""}
