Java HotSpot(TM) 64-Bit Server VM warning: ignoring option MaxPermSize=1g; support was removed in 8.0
Picked up _JAVA_OPTIONS: -Xss8192k
[0m[[0minfo[0m] [0mLoading global plugins from /home/yaqiz/.sbt/0.13/plugins[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/yaqiz/pir/project[0m
[0m[[0minfo[0m] [0mSet current project to default-675fdc (in build file:/home/yaqiz/pir/)[0m
[0m[[0minfo[0m] [0mSet current project to apps (in build file:/home/yaqiz/pir/)[0m
[0m[[0minfo[0m] [0mRunning GDA__C_128_R_4096_ts_512_op_1_mp1_8_mp2_1 --out=/home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_8_mp2_1_asic --debug --mapping=true --load-pir=false --save-pir=false --net=asic --psim=true --psim-out=/home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_8_mp2_1_asic --run-psim=false --trace=true --ctrl=true --bp=false --stat=false --arch=MyDesign --row=16 --col=8 --argin=64 --tokenout=32 --fifo-depth=20 --vfifo=4[0m
[pir] args=[--load-pir=false, --run-psim=true, --trace=true, --net=p2p, --stat=true, --psim-timeout=100000000, --vfifo=4, --row=8, --col=8, --topo=mesh, --routing-algo=dor, --mapping=true, --splitting=true, --save-pir=true, --load-spade=false, --save-spade=false, --splitting-algo=alias_weighted_igraph, --ctrl=true, --bp=false, --snapint=10, --snapshot=false, --dot=true, --psim=true, --arch=MyDesign, --nn=false, --dag=true, --pattern=checkerboard, --argin=20, --argout=4, --tokenout=5, --fifo-depth=10, --vc=10, --routing-cost=H-hop, --out=/home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_8_mp2_1_asic, --debug, --mapping=true, --load-pir=false, --save-pir=false, --net=asic, --psim=true, --psim-out=/home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_8_mp2_1_asic, --run-psim=false, --trace=true, --ctrl=true, --bp=false, --stat=false, --arch=MyDesign, --row=16, --col=8, --argin=64, --tokenout=32, --fifo-depth=20, --vfifo=4]
[pir] Output directory set to [36m/home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_8_mp2_1_asic[0m
[pir] [33mcreating output directory: [36m/home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_8_mp2_1_asic[0m[0m
[pir] Finishing graph construction for GDA__C_128_R_4096_ts_512_op_1_mp1_8_mp2_1
[pir] Configuring spade MyDesign ...
New design elapsed time: 2080.799ms
[pir] Running 0-TestTraversal ...[pir] Finished 0-TestTraversal in 430.834814ms
[pir] Running 1-ControlPropogation ...[pir] Finished 1-ControlPropogation in 8.31063ms
[pir] Running 2-FringeElaboration ...[pir] Finished 2-FringeElaboration in 110.414035ms
[pir] Running 3-PIRIRDotCodegen ...[pir] Finished 3-PIRIRDotCodegen to [36mtop1.dot[0m in 658.619302ms
[pir] Running 4-DeadCodeElimination ...[pir] Finished 4-DeadCodeElimination in 968.678663ms
[pir] Running 5-ConstantExpressionEvaluation ...[pir] Finished 5-ConstantExpressionEvaluation in 246.74906ms
[pir] Running 6-ControlPropogation ...[pir] Finished 6-ControlPropogation in 2.36929ms
[pir] Running 7-IRCheck ...[pir] Finished 7-IRCheck in 619.186271ms
[pir] Running 8-PIRPrinter ...[pir] Finished 8-PIRPrinter to [36mIR1.txt[0m in 372.060835ms
[pir] Running 9-PIRIRDotCodegen ...[pir] Finished 9-PIRIRDotCodegen to [36mtop2.dot[0m in 325.438976ms
[pir] Running 10-UnrollingTransformer ...[pir] Finished 10-UnrollingTransformer in 55.872886ms
[pir] Running 11-PIRIRDotCodegen ...[pir] Finished 11-PIRIRDotCodegen to [36mtop3.dot[0m in 317.873654ms
[pir] Running 12-CUInsertion ...[pir] Finished 12-CUInsertion in 66.570984ms
[pir] Running 13-AccessPulling ...[pir] Finished 13-AccessPulling in 2165.137809ms
[pir] Running 14-DeadCodeElimination ...[pir] Finished 14-DeadCodeElimination in 484.579718ms
[pir] Running 15-PIRIRDotCodegen ...[pir] Finished 15-PIRIRDotCodegen to [36mtop4.dot[0m in 181.993344ms
[pir] Running 16-SimpleIRDotCodegen ...[pir] Finished 16-SimpleIRDotCodegen to [36msimple1.dot[0m in 205.274182ms
[pir] Running 17-AccessLowering ...[pir] Finished 17-AccessLowering in 510.942071ms
[pir] Running 18-PIRIRDotCodegen ...[pir] Finished 18-PIRIRDotCodegen to [36mtop5.dot[0m in 1226.764587ms
[pir] Running 19-BankedAccessMerging ...[pir] Finished 19-BankedAccessMerging in 1633.943505ms
[pir] Running 20-PIRIRDotCodegen ...[pir] Finished 20-PIRIRDotCodegen to [36mtop6.dot[0m in 1298.3153ms
[pir] Running 21-MemoryAnalyzer ...[pir] Finished 21-MemoryAnalyzer in 248.725534ms
[pir] Running 22-ControllerRuntimeAnalyzer ...[pir] Finished 22-ControllerRuntimeAnalyzer in 302.059611ms
[pir] Running 23-CUStatistics ...[pir] Finished 23-CUStatistics to [36mstat.json[0m in 277.923232ms
[pir] Running 24-IgraphPartioner ...[pir] Finished 24-IgraphPartioner in 118.277844ms
[pir] Running 25-PIRIRDotCodegen ...[pir] Finished 25-PIRIRDotCodegen to [36mtop7.dot[0m in 1234.814553ms
[pir] Running 26-SimpleIRDotCodegen ...[pir] Finished 26-SimpleIRDotCodegen to [36msimple2.dot[0m in 216.274777ms
[pir] Running 27-ControllerDotCodegen ...[pir] Finished 27-ControllerDotCodegen to [36mcontroller1.dot[0m in 1715.299973ms
[pir] Running 28-RouteThroughElimination ...[pir] Finished 28-RouteThroughElimination in 12055.133877ms
[pir] Running 29-DeadCodeElimination ...[pir] Finished 29-DeadCodeElimination in 4002.05765ms
[pir] Running 30-ControllerDotCodegen ...[pir] Finished 30-ControllerDotCodegen to [36mcontroller2.dot[0m in 1650.560377ms
[pir] Running 31-PIRIRDotCodegen ...[pir] Finished 31-PIRIRDotCodegen to [36mtop8.dot[0m in 1429.708345ms
[pir] Running 32-SimpleIRDotCodegen ...[pir] Finished 32-SimpleIRDotCodegen to [36msimple3.dot[0m in 230.834837ms
[pir] Running 33-PIRPrinter ...[pir] Finished 33-PIRPrinter to [36mIR2.txt[0m in 1410.606741ms
[pir] Running 34-IRCheck ...[pir] Finished 34-IRCheck in 23.52084ms
[pir] Running 35-ContextInsertion ...[pir] Finished 35-ContextInsertion in 112.650372ms
[pir] Running 36-PIRIRDotCodegen ...[pir] Finished 36-PIRIRDotCodegen to [36mtop9.dot[0m in 1475.328221ms
[pir] Running 37-MemoryAnalyzer ...[pir] Finished 37-MemoryAnalyzer in 242.894668ms
[pir] Running 38-ControlAllocation ...[pir] Finished 38-ControlAllocation in 16538.620651ms
[pir] Running 39-ControlRegInsertion ...[pir] Finished 39-ControlRegInsertion in 725.472225ms
[pir] Running 40-MemoryAnalyzer ...[pir] Finished 40-MemoryAnalyzer in 518.010839ms
[pir] Running 41-PIRIRDotCodegen ...[pir] Finished 41-PIRIRDotCodegen to [36mtop10.dot[0m in 8201.683736ms
[pir] Running 42-ControlAllocation ...[pir] Finished 42-ControlAllocation in 3778.890967ms
[pir] Running 43-DeadCodeElimination ...[pir] Finished 43-DeadCodeElimination in 12683.894422ms
[pir] Running 44-PIRIRDotCodegen ...[pir] Finished 44-PIRIRDotCodegen to [36mtop11.dot[0m in 6724.68467ms
[pir] Running 45-ControlLowering ...[pir] Finished 45-ControlLowering in 913.813827ms
[pir] Running 46-PIRIRDotCodegen ...[pir] Finished 46-PIRIRDotCodegen to [36mtop12.dot[0m in 12368.944913ms
[pir] Running 47-IRCheck ...[pir] Finished 47-IRCheck in 246.36525ms
[pir] Running 48-ControllerPrinter ...[pir] Finished 48-ControllerPrinter to [36mcontroller.txt[0m in 1455.193116ms
[pir] Running 49-CUStatistics ...[pir] Finished 49-CUStatistics to [36mstat.json[0m in 382.387368ms
[pir] Running 50-PlastisimTraceCodegen ...[[33mcommand[0m] mkdir -p /home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_8_mp2_1_asic/traces
[[33mcommand[0m] mkdir -p /home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_8_mp2_1_asic/trace_classes
[[33mtrace[0m] /home/yaqiz/pir/bin/run_trace /home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_8_mp2_1_asic /home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_8_mp2_1_asic
[[33mtrace[0m] log in /home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_8_mp2_1_asic/trace.log
[pir] Finished 50-PlastisimTraceCodegen to [36mgen_trace.scala[0m in 19112.473139ms
[pir] Running 51-PlastisimLinkAnalyzer ...[pir] Finished 51-PlastisimLinkAnalyzer in 18434.133004ms
[pir] Running 52-PlastisimDotCodegen ...[pir] Finished 52-PlastisimDotCodegen to [36mpsim.dot[0m in 9092.915008ms
[pir] Running 53-PlastisimCountCheck ...[pir] Finished 53-PlastisimCountCheck in 657.982009ms
[pir] Running 54-ControllerDotCodegen ...[pir] Finished 54-ControllerDotCodegen to [36mcontroller.dot[0m in 3957.988763ms
[pir] Running 55-PIRIRDotCodegen ...[pir] Finished 55-PIRIRDotCodegen to [36mtop.dot[0m in 11010.192981ms
[pir] Running 56-SimpleIRDotCodegen ...[pir] Finished 56-SimpleIRDotCodegen to [36msimple.dot[0m in 637.792003ms
[pir] Running 57-PIRPrinter ...[pir] Finished 57-PIRPrinter to [36mIR.txt[0m in 10158.576761ms
[pir] Running 58-CUPruning ...[pir] Finished 58-CUPruning in 124.091628ms
[pir] Running 59-CUPlacer ...[[32msuccess[0m] CUPlacer succeeded
[pir] Finished 59-CUPlacer in 4.311745ms
[pir] Running 60-PIRNetworkDotCodegen ...[pir] Finished 60-PIRNetworkDotCodegen to [36mcontrol.dot[0m in 0.472469ms
[pir] Running 61-PIRNetworkDotCodegen ...[pir] Finished 61-PIRNetworkDotCodegen to [36mscalar.dot[0m in 0.193874ms
[pir] Running 62-PIRNetworkDotCodegen ...[pir] Finished 62-PIRNetworkDotCodegen to [36mvector.dot[0m in 0.186941ms
[pir] Running 63-TerminalCSVCodegen ...[pir] Finished 63-TerminalCSVCodegen to [36mnode.csv[0m in 515.433699ms
[pir] Running 64-LinkCSVCodegen ...[pir] Finished 64-LinkCSVCodegen to [36mlink.csv[0m in 10666.992705ms
[pir] Running 65-PlastisimDotCodegen ...[pir] Finished 65-PlastisimDotCodegen to [36mpsim.dot[0m in 10423.199305ms
[pir] Running 67-PlastisimConfigCodegen ...[[33mcommand[0m] ln -f /home/yaqiz/plastisim/configs/mesh_generic.cfg /home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_8_mp2_1_asic/
[pir] To run simulation manually, use following command, or use --run-psim to launch simulation automatically
[pir] [33m/home/yaqiz/plastisim/plastisim -f /home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_8_mp2_1_asic/config.psim -c 100000000[0m
[pir] Finished 67-PlastisimConfigCodegen to [36mconfig.psim[0m in 9562.989298ms
[0m[[32msuccess[0m] [0mTotal time: 212 s, completed Jul 21, 2018 9:28:03 PM[0m
Changing to config directory: /home/yaqiz/pir/out/GDA__C_128_R_4096_ts_512_op_1_mp1_8_mp2_1_asic
Added all names to the symbol table.
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 2
Set lat 1 from 0 to 3
Set lat 1 from 0 to 4
Set lat 1 from 0 to 5
Set lat 1 from 0 to 6
Set lat 1 from 0 to 7
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 2
Set lat 1 from 0 to 3
Set lat 1 from 0 to 4
Set lat 1 from 0 to 5
Set lat 1 from 0 to 6
Set lat 1 from 0 to 7
Set lat 1 from 0 to 3
Set lat 1 from 0 to 0
Set lat 1 from 0 to 5
Set lat 1 from 0 to 4
Set lat 1 from 0 to 6
Set lat 1 from 0 to 2
Set lat 1 from 0 to 7
Set lat 1 from 0 to 1
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 19
Set lat 1 from 0 to 2
Set lat 1 from 0 to 3
Set lat 1 from 0 to 4
Set lat 1 from 0 to 5
Set lat 1 from 0 to 6
Set lat 1 from 0 to 7
Set lat 1 from 0 to 8
Set lat 1 from 0 to 9
Set lat 1 from 0 to 10
Set lat 1 from 0 to 11
Set lat 1 from 0 to 12
Set lat 1 from 0 to 13
Set lat 1 from 0 to 14
Set lat 1 from 0 to 15
Set lat 1 from 0 to 16
Set lat 1 from 0 to 17
Set lat 1 from 0 to 18
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
== Loading device model file '/home/yaqiz/plastisim/configs/DDR3_micron_64M_8B_x4_sg15.ini' == 
== Loading system model file '/home/yaqiz/plastisim/configs/system.ini' == 
===== MemorySystem 0 =====
CH. 0 TOTAL_STORAGE : 4096MB | 1 Ranks | 16 Devices per rank
===== MemorySystem 1 =====
CH. 1 TOTAL_STORAGE : 4096MB | 1 Ranks | 16 Devices per rank
===== MemorySystem 2 =====
CH. 2 TOTAL_STORAGE : 4096MB | 1 Ranks | 16 Devices per rank
===== MemorySystem 3 =====
CH. 3 TOTAL_STORAGE : 4096MB | 1 Ranks | 16 Devices per rank
Parsed definitions of all elements.
Total of 162 links:
  0: SRAM197
    
  1: SRAM196
    
  2: SRAM195
    
  3: SRAM194
    
  4: SRAM193
    
  5: SRAM192
    
  6: SRAM191
    
  7: SRAM190
    
  8: RetimingFIFO2858_RetimingFIFO2916_RetimingFIFO2974_RetimingFIFO3032_RetimingFIFO3061_RetimingFIFO2887_RetimingFIFO2945_RetimingFIFO3003
    
  9: RetimingFIFO3090_RetimingFIFO3148_RetimingFIFO3206_RetimingFIFO3264_RetimingFIFO3293_RetimingFIFO3119_RetimingFIFO3177_RetimingFIFO3235
    
  10: RetimingFIFO4326_RetimingFIFO4538_RetimingFIFO4750_RetimingFIFO4962_RetimingFIFO5174_RetimingFIFO5386_RetimingFIFO5598_RetimingFIFO5810
    
  11: SRAM189
    
  12: DramAddress216
    
  13: RetimingFIFO2648
    
  14: RetimingFIFO3861
    
  15: RetimingFIFO2709
    
  16: RetimingFIFO3800
    
  17: RetimingFIFO3739
    
  18: RetimingFIFO3678
    
  19: RetimingFIFO4361
    
  20: RetimingFIFO5880
    
  21: RetimingFIFO5668
    
  22: RetimingFIFO5456
    
  23: RetimingFIFO5244
    
  24: RetimingFIFO5032
    
  25: RetimingFIFO4820
    
  26: RetimingFIFO4608
    
  27: RetimingFIFO4396
    
  28: RetimingFIFO4224
    
  29: RetimingFIFO4193
    
  30: RetimingFIFO4162
    
  31: RetimingFIFO4131
    
  32: RetimingFIFO4100
    
  33: RetimingFIFO4069
    
  34: RetimingFIFO4038
    
  35: RetimingFIFO4007
    
  36: RetimingFIFO4215
    
  37: RetimingFIFO4184
    
  38: RetimingFIFO4153
    
  39: RetimingFIFO4122
    
  40: RetimingFIFO4091
    
  41: RetimingFIFO4060
    
  42: RetimingFIFO4029
    
  43: RetimingFIFO3998
    
  44: RetimingFIFO3949
    
  45: RetimingFIFO4573
    
  46: RetimingFIFO4785
    
  47: RetimingFIFO4997
    
  48: RetimingFIFO5209
    
  49: RetimingFIFO5421
    
  50: RetimingFIFO5633
    
  51: RetimingFIFO5845
    
  52: RetimingFIFO4291
    
  53: RetimingFIFO4515
    
  54: RetimingFIFO4727
    
  55: RetimingFIFO4939
    
  56: RetimingFIFO5151
    
  57: RetimingFIFO5363
    
  58: RetimingFIFO5575
    
  59: RetimingFIFO5787
    
  60: RetimingFIFO6008
    
  61: RetimingFIFO5973
    
  62: RetimingFIFO6018
    
  63: RetimingFIFO6132
    
  64: RetimingFIFO6097
    
  65: RetimingFIFO6142
    
  66: RetimingFIFO6256
    
  67: RetimingFIFO6221
    
  68: RetimingFIFO6266
    
  69: RetimingFIFO6380
    
  70: RetimingFIFO6345
    
  71: RetimingFIFO6390
    
  72: RetimingFIFO6504
    
  73: RetimingFIFO6469
    
  74: RetimingFIFO6514
    
  75: RetimingFIFO6628
    
  76: RetimingFIFO6593
    
  77: RetimingFIFO6638
    
  78: RetimingFIFO6752
    
  79: RetimingFIFO6717
    
  80: RetimingFIFO6762
    
  81: RetimingFIFO6876
    
  82: RetimingFIFO6841
    
  83: RetimingFIFO6886
    
  84: RetimingFIFO3373
    
  85: RetimingFIFO3434
    
  86: RetimingFIFO3495
    
  87: RetimingFIFO3556
    
  88: RetimingFIFO3617
    
  89: DramAddress1911
    
  90: StreamOut284
    
  91: StreamOut207
    
  92: StreamOut1888
    
  93: StreamOut39
    
  94: StreamOut105
    
  95: SRAM30
    
  96: SRAM29
    
  97: SRAM28
    
  98: SRAM27
    
  99: SRAM26
    
  100: SRAM25
    
  101: SRAM24
    
  102: SRAM23
    
  103: SRAM22
    
  104: SRAM21
    
  105: SRAM31
    
  106: SRAM32
    
  107: SRAM33
    
  108: SRAM34
    
  109: SRAM35
    
  110: SRAM36
    
  111: SRAM416
    
  112: SRAM417
    
  113: SRAM418
    
  114: SRAM419
    
  115: SRAM420
    
  116: SRAM421
    
  117: SRAM422
    
  118: SRAM423
    
  119: SRAM424
    
  120: SRAM425
    
  121: SRAM426
    
  122: SRAM427
    
  123: SRAM428
    
  124: SRAM429
    
  125: SRAM430
    
  126: SRAM431
    
  127: StreamOut285
    
  128: StreamOut1889
    
  129: StreamOut40
    
  130: StreamOut106
    
  131: StreamOut208
    
  132: DramAddress310
    
  133: SRAM171
    
  134: SRAM170
    
  135: SRAM377
    
  136: SRAM378
    
  137: SRAM439
    
  138: SRAM438
    
  139: SRAM437
    
  140: SRAM432
    
  141: SRAM433
    
  142: SRAM434
    
  143: SRAM435
    
  144: SRAM436
    
  145: ArgIn2400_ArgIn2567_ArgIn2533_ArgIn9526_ArgIn9610_ArgIn9690_ArgIn9770_ArgIn9850_ArgIn9930_ArgIn10010_ArgIn10090_ArgIn10170_ArgIn10254_ArgIn10334_ArgIn10414_ArgIn10494_ArgIn10574_ArgIn10654_ArgIn10734_ArgIn10802
    
  146: RetimingFIFO2719_RetimingFIFO2773
    
  147: RetimingFIFO3871_RetimingFIFO3925
    
  148: RetimingFIFO4406_RetimingFIFO4435
    
  149: RetimingFIFO4618_RetimingFIFO4647
    
  150: RetimingFIFO4830_RetimingFIFO4859
    
  151: RetimingFIFO5042_RetimingFIFO5071
    
  152: RetimingFIFO5254_RetimingFIFO5283
    
  153: RetimingFIFO5466_RetimingFIFO5495
    
  154: RetimingFIFO5678_RetimingFIFO5707
    
  155: RetimingFIFO5890_RetimingFIFO5919
    
  156: DramAddress116
    
  157: DramAddress50
    
  158: StreamIn1891
    
  159: TokenOut2109
    
  160: StreamOut1890
    
  161: StreamIn286
    
Total of 138 nodes:
  0: CE13506
    [StreamOut40 *8 /1] [StreamOut39 *8 /1]  => [RetimingFIFO2858_RetimingFIFO2916_RetimingFIFO2974_RetimingFIFO3032_RetimingFIFO3061_RetimingFIFO2887_RetimingFIFO2945_RetimingFIFO3003] 
  1: CE13520
    [StreamOut106 *8 /1] [StreamOut105 *8 /1]  => [RetimingFIFO3090_RetimingFIFO3148_RetimingFIFO3206_RetimingFIFO3264_RetimingFIFO3293_RetimingFIFO3119_RetimingFIFO3177_RetimingFIFO3235] 
  2: CE13534
    [StreamOut208 *32 /1] [StreamOut207 *32 /1]  => [RetimingFIFO3949] 
  3: CE14554
    [RetimingFIFO3949 *1 /1]  => [SRAM189] 
  4: CE14544
    [SRAM189 *512 /1]  => [RetimingFIFO4326_RetimingFIFO4538_RetimingFIFO4750_RetimingFIFO4962_RetimingFIFO5174_RetimingFIFO5386_RetimingFIFO5598_RetimingFIFO5810] 
  5: CE13548
    [StreamOut285 *8 /1] [StreamOut284 *8 /1]  => [StreamIn286] 
  6: CE13788
    [StreamIn286 *1 /1]  => [RetimingFIFO4122] [RetimingFIFO4091] [RetimingFIFO4060] [RetimingFIFO4215] [RetimingFIFO4184] [RetimingFIFO4153] [RetimingFIFO4007] [RetimingFIFO4038] [RetimingFIFO4069] [RetimingFIFO4100] [RetimingFIFO4131] [RetimingFIFO4162] [RetimingFIFO4193] [RetimingFIFO4224] [RetimingFIFO3998] [RetimingFIFO4029] 
  7: CE14576
    [RetimingFIFO3998 *1 /1] [RetimingFIFO4007 *1 /1]  => [SRAM190] 
  8: CE14564
    [SRAM190 *512 /1]  => [RetimingFIFO4291] 
  9: CE14600
    [RetimingFIFO4029 *1 /1] [RetimingFIFO4038 *1 /1]  => [SRAM191] 
  10: CE14588
    [SRAM191 *512 /1]  => [RetimingFIFO4515] 
  11: CE14624
    [RetimingFIFO4060 *1 /1] [RetimingFIFO4069 *1 /1]  => [SRAM192] 
  12: CE14612
    [SRAM192 *512 /1]  => [RetimingFIFO4727] 
  13: CE14648
    [RetimingFIFO4091 *1 /1] [RetimingFIFO4100 *1 /1]  => [SRAM193] 
  14: CE14636
    [SRAM193 *512 /1]  => [RetimingFIFO4939] 
  15: CE14672
    [RetimingFIFO4122 *1 /1] [RetimingFIFO4131 *1 /1]  => [SRAM194] 
  16: CE14660
    [SRAM194 *512 /1]  => [RetimingFIFO5151] 
  17: CE14696
    [RetimingFIFO4153 *1 /1] [RetimingFIFO4162 *1 /1]  => [SRAM195] 
  18: CE14684
    [SRAM195 *512 /1]  => [RetimingFIFO5363] 
  19: CE14720
    [RetimingFIFO4184 *1 /1] [RetimingFIFO4193 *1 /1]  => [SRAM196] 
  20: CE14708
    [SRAM196 *512 /1]  => [RetimingFIFO5575] 
  21: CE14744
    [RetimingFIFO4215 *1 /1] [RetimingFIFO4224 *1 /1]  => [SRAM197] 
  22: CE14732
    [SRAM197 *512 /1]  => [RetimingFIFO5787] 
  23: CE13586
     => [DramAddress216] [DramAddress1911] [DramAddress310] [ArgIn2400_ArgIn2567_ArgIn2533_ArgIn9526_ArgIn9610_ArgIn9690_ArgIn9770_ArgIn9850_ArgIn9930_ArgIn10010_ArgIn10090_ArgIn10170_ArgIn10254_ArgIn10334_ArgIn10414_ArgIn10494_ArgIn10574_ArgIn10654_ArgIn10734_ArgIn10802] [DramAddress116] [DramAddress50] 
  24: CE13602
    [TokenOut2109 *1 /1]  => 
  25: CE13640
    [DramAddress1911 *128 /1]  => [StreamOut1889] [StreamOut1888] 
  26: CE13654
    [DramAddress50 *1 /1]  => [StreamOut40] [StreamOut39] 
  27: CE13668
    [DramAddress116 *1 /1]  => [StreamOut106] [StreamOut105] 
  28: CE13726
    [ArgIn2400_ArgIn2567_ArgIn2533_ArgIn9526_ArgIn9610_ArgIn9690_ArgIn9770_ArgIn9850_ArgIn9930_ArgIn10010_ArgIn10090_ArgIn10170_ArgIn10254_ArgIn10334_ArgIn10414_ArgIn10494_ArgIn10574_ArgIn10654_ArgIn10734_ArgIn10802 *8 /1] [DramAddress216 *8 /1]  => [StreamOut208] [StreamOut207] 
  29: CE13744
    [ArgIn2400_ArgIn2567_ArgIn2533_ArgIn9526_ArgIn9610_ArgIn9690_ArgIn9770_ArgIn9850_ArgIn9930_ArgIn10010_ArgIn10090_ArgIn10170_ArgIn10254_ArgIn10334_ArgIn10414_ArgIn10494_ArgIn10574_ArgIn10654_ArgIn10734_ArgIn10802 *4096 /1] [DramAddress310 *4096 /1]  => [StreamOut285] [StreamOut284] 
  30: CE14130
    [RetimingFIFO2858_RetimingFIFO2916_RetimingFIFO2974_RetimingFIFO3032_RetimingFIFO3061_RetimingFIFO2887_RetimingFIFO2945_RetimingFIFO3003 *1 /1]  => [SRAM21] 
  31: CE14118
    [ArgIn2400_ArgIn2567_ArgIn2533_ArgIn9526_ArgIn9610_ArgIn9690_ArgIn9770_ArgIn9850_ArgIn9930_ArgIn10010_ArgIn10090_ArgIn10170_ArgIn10254_ArgIn10334_ArgIn10414_ArgIn10494_ArgIn10574_ArgIn10654_ArgIn10734_ArgIn10802 *4096 /1] [SRAM21 *4096 /1]  => [RetimingFIFO4396] 
  32: CE14154
    [RetimingFIFO2858_RetimingFIFO2916_RetimingFIFO2974_RetimingFIFO3032_RetimingFIFO3061_RetimingFIFO2887_RetimingFIFO2945_RetimingFIFO3003 *1 /1]  => [SRAM22] 
  33: CE14142
    [ArgIn2400_ArgIn2567_ArgIn2533_ArgIn9526_ArgIn9610_ArgIn9690_ArgIn9770_ArgIn9850_ArgIn9930_ArgIn10010_ArgIn10090_ArgIn10170_ArgIn10254_ArgIn10334_ArgIn10414_ArgIn10494_ArgIn10574_ArgIn10654_ArgIn10734_ArgIn10802 *4096 /1] [SRAM22 *4096 /1]  => [RetimingFIFO4608] 
  34: CE14178
    [RetimingFIFO2858_RetimingFIFO2916_RetimingFIFO2974_RetimingFIFO3032_RetimingFIFO3061_RetimingFIFO2887_RetimingFIFO2945_RetimingFIFO3003 *1 /1]  => [SRAM23] 
  35: CE14166
    [ArgIn2400_ArgIn2567_ArgIn2533_ArgIn9526_ArgIn9610_ArgIn9690_ArgIn9770_ArgIn9850_ArgIn9930_ArgIn10010_ArgIn10090_ArgIn10170_ArgIn10254_ArgIn10334_ArgIn10414_ArgIn10494_ArgIn10574_ArgIn10654_ArgIn10734_ArgIn10802 *4096 /1] [SRAM23 *4096 /1]  => [RetimingFIFO4820] 
  36: CE14202
    [RetimingFIFO2858_RetimingFIFO2916_RetimingFIFO2974_RetimingFIFO3032_RetimingFIFO3061_RetimingFIFO2887_RetimingFIFO2945_RetimingFIFO3003 *1 /1]  => [SRAM24] 
  37: CE14190
    [ArgIn2400_ArgIn2567_ArgIn2533_ArgIn9526_ArgIn9610_ArgIn9690_ArgIn9770_ArgIn9850_ArgIn9930_ArgIn10010_ArgIn10090_ArgIn10170_ArgIn10254_ArgIn10334_ArgIn10414_ArgIn10494_ArgIn10574_ArgIn10654_ArgIn10734_ArgIn10802 *4096 /1] [SRAM24 *4096 /1]  => [RetimingFIFO5032] 
  38: CE14226
    [RetimingFIFO2858_RetimingFIFO2916_RetimingFIFO2974_RetimingFIFO3032_RetimingFIFO3061_RetimingFIFO2887_RetimingFIFO2945_RetimingFIFO3003 *1 /1]  => [SRAM25] 
  39: CE14214
    [ArgIn2400_ArgIn2567_ArgIn2533_ArgIn9526_ArgIn9610_ArgIn9690_ArgIn9770_ArgIn9850_ArgIn9930_ArgIn10010_ArgIn10090_ArgIn10170_ArgIn10254_ArgIn10334_ArgIn10414_ArgIn10494_ArgIn10574_ArgIn10654_ArgIn10734_ArgIn10802 *4096 /1] [SRAM25 *4096 /1]  => [RetimingFIFO5244] 
  40: CE14250
    [RetimingFIFO2858_RetimingFIFO2916_RetimingFIFO2974_RetimingFIFO3032_RetimingFIFO3061_RetimingFIFO2887_RetimingFIFO2945_RetimingFIFO3003 *1 /1]  => [SRAM26] 
  41: CE14238
    [ArgIn2400_ArgIn2567_ArgIn2533_ArgIn9526_ArgIn9610_ArgIn9690_ArgIn9770_ArgIn9850_ArgIn9930_ArgIn10010_ArgIn10090_ArgIn10170_ArgIn10254_ArgIn10334_ArgIn10414_ArgIn10494_ArgIn10574_ArgIn10654_ArgIn10734_ArgIn10802 *4096 /1] [SRAM26 *4096 /1]  => [RetimingFIFO5456] 
  42: CE14274
    [RetimingFIFO2858_RetimingFIFO2916_RetimingFIFO2974_RetimingFIFO3032_RetimingFIFO3061_RetimingFIFO2887_RetimingFIFO2945_RetimingFIFO3003 *1 /1]  => [SRAM27] 
  43: CE14262
    [ArgIn2400_ArgIn2567_ArgIn2533_ArgIn9526_ArgIn9610_ArgIn9690_ArgIn9770_ArgIn9850_ArgIn9930_ArgIn10010_ArgIn10090_ArgIn10170_ArgIn10254_ArgIn10334_ArgIn10414_ArgIn10494_ArgIn10574_ArgIn10654_ArgIn10734_ArgIn10802 *4096 /1] [SRAM27 *4096 /1]  => [RetimingFIFO5668] 
  44: CE14298
    [RetimingFIFO2858_RetimingFIFO2916_RetimingFIFO2974_RetimingFIFO3032_RetimingFIFO3061_RetimingFIFO2887_RetimingFIFO2945_RetimingFIFO3003 *1 /1]  => [SRAM28] 
  45: CE14286
    [ArgIn2400_ArgIn2567_ArgIn2533_ArgIn9526_ArgIn9610_ArgIn9690_ArgIn9770_ArgIn9850_ArgIn9930_ArgIn10010_ArgIn10090_ArgIn10170_ArgIn10254_ArgIn10334_ArgIn10414_ArgIn10494_ArgIn10574_ArgIn10654_ArgIn10734_ArgIn10802 *4096 /1] [SRAM28 *4096 /1]  => [RetimingFIFO5880] 
  46: CE14322
    [RetimingFIFO3090_RetimingFIFO3148_RetimingFIFO3206_RetimingFIFO3264_RetimingFIFO3293_RetimingFIFO3119_RetimingFIFO3177_RetimingFIFO3235 *1 /1]  => [SRAM29] 
  47: CE14310
    [ArgIn2400_ArgIn2567_ArgIn2533_ArgIn9526_ArgIn9610_ArgIn9690_ArgIn9770_ArgIn9850_ArgIn9930_ArgIn10010_ArgIn10090_ArgIn10170_ArgIn10254_ArgIn10334_ArgIn10414_ArgIn10494_ArgIn10574_ArgIn10654_ArgIn10734_ArgIn10802 *4096 /1] [SRAM29 *4096 /1]  => [RetimingFIFO4361] 
  48: CE14346
    [RetimingFIFO3090_RetimingFIFO3148_RetimingFIFO3206_RetimingFIFO3264_RetimingFIFO3293_RetimingFIFO3119_RetimingFIFO3177_RetimingFIFO3235 *1 /1]  => [SRAM30] 
  49: CE14334
    [ArgIn2400_ArgIn2567_ArgIn2533_ArgIn9526_ArgIn9610_ArgIn9690_ArgIn9770_ArgIn9850_ArgIn9930_ArgIn10010_ArgIn10090_ArgIn10170_ArgIn10254_ArgIn10334_ArgIn10414_ArgIn10494_ArgIn10574_ArgIn10654_ArgIn10734_ArgIn10802 *4096 /1] [SRAM30 *4096 /1]  => [RetimingFIFO4573] 
  50: CE14370
    [RetimingFIFO3090_RetimingFIFO3148_RetimingFIFO3206_RetimingFIFO3264_RetimingFIFO3293_RetimingFIFO3119_RetimingFIFO3177_RetimingFIFO3235 *1 /1]  => [SRAM31] 
  51: CE14358
    [ArgIn2400_ArgIn2567_ArgIn2533_ArgIn9526_ArgIn9610_ArgIn9690_ArgIn9770_ArgIn9850_ArgIn9930_ArgIn10010_ArgIn10090_ArgIn10170_ArgIn10254_ArgIn10334_ArgIn10414_ArgIn10494_ArgIn10574_ArgIn10654_ArgIn10734_ArgIn10802 *4096 /1] [SRAM31 *4096 /1]  => [RetimingFIFO4785] 
  52: CE14394
    [RetimingFIFO3090_RetimingFIFO3148_RetimingFIFO3206_RetimingFIFO3264_RetimingFIFO3293_RetimingFIFO3119_RetimingFIFO3177_RetimingFIFO3235 *1 /1]  => [SRAM32] 
  53: CE14382
    [ArgIn2400_ArgIn2567_ArgIn2533_ArgIn9526_ArgIn9610_ArgIn9690_ArgIn9770_ArgIn9850_ArgIn9930_ArgIn10010_ArgIn10090_ArgIn10170_ArgIn10254_ArgIn10334_ArgIn10414_ArgIn10494_ArgIn10574_ArgIn10654_ArgIn10734_ArgIn10802 *4096 /1] [SRAM32 *4096 /1]  => [RetimingFIFO4997] 
  54: CE14418
    [RetimingFIFO3090_RetimingFIFO3148_RetimingFIFO3206_RetimingFIFO3264_RetimingFIFO3293_RetimingFIFO3119_RetimingFIFO3177_RetimingFIFO3235 *1 /1]  => [SRAM33] 
  55: CE14406
    [ArgIn2400_ArgIn2567_ArgIn2533_ArgIn9526_ArgIn9610_ArgIn9690_ArgIn9770_ArgIn9850_ArgIn9930_ArgIn10010_ArgIn10090_ArgIn10170_ArgIn10254_ArgIn10334_ArgIn10414_ArgIn10494_ArgIn10574_ArgIn10654_ArgIn10734_ArgIn10802 *4096 /1] [SRAM33 *4096 /1]  => [RetimingFIFO5209] 
  56: CE14442
    [RetimingFIFO3090_RetimingFIFO3148_RetimingFIFO3206_RetimingFIFO3264_RetimingFIFO3293_RetimingFIFO3119_RetimingFIFO3177_RetimingFIFO3235 *1 /1]  => [SRAM34] 
  57: CE14430
    [ArgIn2400_ArgIn2567_ArgIn2533_ArgIn9526_ArgIn9610_ArgIn9690_ArgIn9770_ArgIn9850_ArgIn9930_ArgIn10010_ArgIn10090_ArgIn10170_ArgIn10254_ArgIn10334_ArgIn10414_ArgIn10494_ArgIn10574_ArgIn10654_ArgIn10734_ArgIn10802 *4096 /1] [SRAM34 *4096 /1]  => [RetimingFIFO5421] 
  58: CE14466
    [RetimingFIFO3090_RetimingFIFO3148_RetimingFIFO3206_RetimingFIFO3264_RetimingFIFO3293_RetimingFIFO3119_RetimingFIFO3177_RetimingFIFO3235 *1 /1]  => [SRAM35] 
  59: CE14454
    [ArgIn2400_ArgIn2567_ArgIn2533_ArgIn9526_ArgIn9610_ArgIn9690_ArgIn9770_ArgIn9850_ArgIn9930_ArgIn10010_ArgIn10090_ArgIn10170_ArgIn10254_ArgIn10334_ArgIn10414_ArgIn10494_ArgIn10574_ArgIn10654_ArgIn10734_ArgIn10802 *4096 /1] [SRAM35 *4096 /1]  => [RetimingFIFO5633] 
  60: CE14490
    [RetimingFIFO3090_RetimingFIFO3148_RetimingFIFO3206_RetimingFIFO3264_RetimingFIFO3293_RetimingFIFO3119_RetimingFIFO3177_RetimingFIFO3235 *1 /1]  => [SRAM36] 
  61: CE14478
    [ArgIn2400_ArgIn2567_ArgIn2533_ArgIn9526_ArgIn9610_ArgIn9690_ArgIn9770_ArgIn9850_ArgIn9930_ArgIn10010_ArgIn10090_ArgIn10170_ArgIn10254_ArgIn10334_ArgIn10414_ArgIn10494_ArgIn10574_ArgIn10654_ArgIn10734_ArgIn10802 *4096 /1] [SRAM36 *4096 /1]  => [RetimingFIFO5845] 
  62: CE13834
    [RetimingFIFO4326_RetimingFIFO4538_RetimingFIFO4750_RetimingFIFO4962_RetimingFIFO5174_RetimingFIFO5386_RetimingFIFO5598_RetimingFIFO5810 *1 /1] [RetimingFIFO4291 *1 /1] [RetimingFIFO4361 *1 /1] [RetimingFIFO4396 *1 /1]  => [RetimingFIFO4406_RetimingFIFO4435] 
  63: CE13856
    [RetimingFIFO4326_RetimingFIFO4538_RetimingFIFO4750_RetimingFIFO4962_RetimingFIFO5174_RetimingFIFO5386_RetimingFIFO5598_RetimingFIFO5810 *1 /1] [RetimingFIFO4515 *1 /1] [RetimingFIFO4573 *1 /1] [RetimingFIFO4608 *1 /1]  => [RetimingFIFO4618_RetimingFIFO4647] 
  64: CE13878
    [RetimingFIFO4326_RetimingFIFO4538_RetimingFIFO4750_RetimingFIFO4962_RetimingFIFO5174_RetimingFIFO5386_RetimingFIFO5598_RetimingFIFO5810 *1 /1] [RetimingFIFO4727 *1 /1] [RetimingFIFO4785 *1 /1] [RetimingFIFO4820 *1 /1]  => [RetimingFIFO4830_RetimingFIFO4859] 
  65: CE13900
    [RetimingFIFO4326_RetimingFIFO4538_RetimingFIFO4750_RetimingFIFO4962_RetimingFIFO5174_RetimingFIFO5386_RetimingFIFO5598_RetimingFIFO5810 *1 /1] [RetimingFIFO4939 *1 /1] [RetimingFIFO4997 *1 /1] [RetimingFIFO5032 *1 /1]  => [RetimingFIFO5042_RetimingFIFO5071] 
  66: CE13922
    [RetimingFIFO4326_RetimingFIFO4538_RetimingFIFO4750_RetimingFIFO4962_RetimingFIFO5174_RetimingFIFO5386_RetimingFIFO5598_RetimingFIFO5810 *1 /1] [RetimingFIFO5151 *1 /1] [RetimingFIFO5209 *1 /1] [RetimingFIFO5244 *1 /1]  => [RetimingFIFO5254_RetimingFIFO5283] 
  67: CE13944
    [RetimingFIFO4326_RetimingFIFO4538_RetimingFIFO4750_RetimingFIFO4962_RetimingFIFO5174_RetimingFIFO5386_RetimingFIFO5598_RetimingFIFO5810 *1 /1] [RetimingFIFO5363 *1 /1] [RetimingFIFO5421 *1 /1] [RetimingFIFO5456 *1 /1]  => [RetimingFIFO5466_RetimingFIFO5495] 
  68: CE13966
    [RetimingFIFO4326_RetimingFIFO4538_RetimingFIFO4750_RetimingFIFO4962_RetimingFIFO5174_RetimingFIFO5386_RetimingFIFO5598_RetimingFIFO5810 *1 /1] [RetimingFIFO5575 *1 /1] [RetimingFIFO5633 *1 /1] [RetimingFIFO5668 *1 /1]  => [RetimingFIFO5678_RetimingFIFO5707] 
  69: CE13988
    [RetimingFIFO4326_RetimingFIFO4538_RetimingFIFO4750_RetimingFIFO4962_RetimingFIFO5174_RetimingFIFO5386_RetimingFIFO5598_RetimingFIFO5810 *1 /1] [RetimingFIFO5787 *1 /1] [RetimingFIFO5845 *1 /1] [RetimingFIFO5880 *1 /1]  => [RetimingFIFO5890_RetimingFIFO5919] 
  70: CE14806
    [RetimingFIFO4406_RetimingFIFO4435 *1 /1]  => [SRAM416] 
  71: CE14796
    [SRAM416 *1024 /1]  => [RetimingFIFO6008] 
  72: CE14826
    [RetimingFIFO4406_RetimingFIFO4435 *1 /1]  => [SRAM417] 
  73: CE14816
    [SRAM417 *1024 /1]  => [RetimingFIFO5973] 
  74: CE14846
    [RetimingFIFO4618_RetimingFIFO4647 *1 /1]  => [SRAM418] 
  75: CE14836
    [SRAM418 *1024 /1]  => [RetimingFIFO6132] 
  76: CE14866
    [RetimingFIFO4618_RetimingFIFO4647 *1 /1]  => [SRAM419] 
  77: CE14856
    [SRAM419 *1024 /1]  => [RetimingFIFO6097] 
  78: CE14886
    [RetimingFIFO4830_RetimingFIFO4859 *1 /1]  => [SRAM420] 
  79: CE14876
    [SRAM420 *1024 /1]  => [RetimingFIFO6256] 
  80: CE14906
    [RetimingFIFO4830_RetimingFIFO4859 *1 /1]  => [SRAM421] 
  81: CE14896
    [SRAM421 *1024 /1]  => [RetimingFIFO6221] 
  82: CE14926
    [RetimingFIFO5042_RetimingFIFO5071 *1 /1]  => [SRAM422] 
  83: CE14916
    [SRAM422 *1024 /1]  => [RetimingFIFO6380] 
  84: CE14946
    [RetimingFIFO5042_RetimingFIFO5071 *1 /1]  => [SRAM423] 
  85: CE14936
    [SRAM423 *1024 /1]  => [RetimingFIFO6345] 
  86: CE14966
    [RetimingFIFO5254_RetimingFIFO5283 *1 /1]  => [SRAM424] 
  87: CE14956
    [SRAM424 *1024 /1]  => [RetimingFIFO6504] 
  88: CE14986
    [RetimingFIFO5254_RetimingFIFO5283 *1 /1]  => [SRAM425] 
  89: CE14976
    [SRAM425 *1024 /1]  => [RetimingFIFO6469] 
  90: CE15006
    [RetimingFIFO5466_RetimingFIFO5495 *1 /1]  => [SRAM426] 
  91: CE14996
    [SRAM426 *1024 /1]  => [RetimingFIFO6628] 
  92: CE15026
    [RetimingFIFO5466_RetimingFIFO5495 *1 /1]  => [SRAM427] 
  93: CE15016
    [SRAM427 *1024 /1]  => [RetimingFIFO6593] 
  94: CE15046
    [RetimingFIFO5678_RetimingFIFO5707 *1 /1]  => [SRAM428] 
  95: CE15036
    [SRAM428 *1024 /1]  => [RetimingFIFO6752] 
  96: CE15066
    [RetimingFIFO5678_RetimingFIFO5707 *1 /1]  => [SRAM429] 
  97: CE15056
    [SRAM429 *1024 /1]  => [RetimingFIFO6717] 
  98: CE15086
    [RetimingFIFO5890_RetimingFIFO5919 *1 /1]  => [SRAM430] 
  99: CE15076
    [SRAM430 *1024 /1]  => [RetimingFIFO6876] 
  100: CE15106
    [RetimingFIFO5890_RetimingFIFO5919 *1 /1]  => [SRAM431] 
  101: CE15096
    [SRAM431 *1024 /1]  => [RetimingFIFO6841] 
  102: CE14006
    [RetimingFIFO5973 *1 /1] [RetimingFIFO6008 *1 /1]  => [RetimingFIFO6018] 
  103: CE14020
    [RetimingFIFO6097 *1 /1] [RetimingFIFO6132 *1 /1]  => [RetimingFIFO6142] 
  104: CE14034
    [RetimingFIFO6221 *1 /1] [RetimingFIFO6256 *1 /1]  => [RetimingFIFO6266] 
  105: CE14048
    [RetimingFIFO6345 *1 /1] [RetimingFIFO6380 *1 /1]  => [RetimingFIFO6390] 
  106: CE14062
    [RetimingFIFO6469 *1 /1] [RetimingFIFO6504 *1 /1]  => [RetimingFIFO6514] 
  107: CE14076
    [RetimingFIFO6593 *1 /1] [RetimingFIFO6628 *1 /1]  => [RetimingFIFO6638] 
  108: CE14090
    [RetimingFIFO6717 *1 /1] [RetimingFIFO6752 *1 /1]  => [RetimingFIFO6762] 
  109: CE14104
    [RetimingFIFO6841 *1 /1] [RetimingFIFO6876 *1 /1]  => [RetimingFIFO6886] 
  110: CE15126
    [RetimingFIFO6018 *1 /1]  => [SRAM432] 
  111: CE15116
    [SRAM432 *1024 /1]  => [RetimingFIFO3373] 
  112: CE15146
    [RetimingFIFO6142 *1 /1]  => [SRAM433] 
  113: CE15136
    [SRAM433 *1024 /1]  => [RetimingFIFO3434] 
  114: CE15166
    [RetimingFIFO6266 *1 /1]  => [SRAM434] 
  115: CE15156
    [SRAM434 *1024 /1]  => [RetimingFIFO3495] 
  116: CE15186
    [RetimingFIFO6390 *1 /1]  => [SRAM435] 
  117: CE15176
    [SRAM435 *1024 /1]  => [RetimingFIFO3556] 
  118: CE15206
    [RetimingFIFO6514 *1 /1]  => [SRAM436] 
  119: CE15196
    [SRAM436 *1024 /1]  => [RetimingFIFO3617] 
  120: CE15226
    [RetimingFIFO6638 *1 /1]  => [SRAM437] 
  121: CE15216
    [SRAM437 *1024 /1]  => [RetimingFIFO3678] 
  122: CE15246
    [RetimingFIFO6762 *1 /1]  => [SRAM438] 
  123: CE15236
    [SRAM438 *1024 /1]  => [RetimingFIFO3739] 
  124: CE15266
    [RetimingFIFO6886 *1 /1]  => [SRAM439] 
  125: CE15256
    [SRAM439 *1024 /1]  => [RetimingFIFO3800] 
  126: CE13610
    [StreamIn1891 *1 /1]  => [TokenOut2109] 
  127: CE14534
    [RetimingFIFO2719_RetimingFIFO2773 *1 /1]  => [SRAM171] 
  128: CE14524
    [SRAM171 *1024 /1]  => [RetimingFIFO2709] 
  129: CE14766
    [RetimingFIFO3871_RetimingFIFO3925 *1 /1]  => [SRAM377] 
  130: CE14756
    [SRAM377 *1024 /1]  => [RetimingFIFO2648] 
  131: CE13624
    [ArgIn2400_ArgIn2567_ArgIn2533_ArgIn9526_ArgIn9610_ArgIn9690_ArgIn9770_ArgIn9850_ArgIn9930_ArgIn10010_ArgIn10090_ArgIn10170_ArgIn10254_ArgIn10334_ArgIn10414_ArgIn10494_ArgIn10574_ArgIn10654_ArgIn10734_ArgIn10802 *8192 /1] [RetimingFIFO2648 *1 /1] [RetimingFIFO2709 *1 /1]  => [RetimingFIFO2719_RetimingFIFO2773] 
  132: CE14512
    [ArgIn2400_ArgIn2567_ArgIn2533_ArgIn9526_ArgIn9610_ArgIn9690_ArgIn9770_ArgIn9850_ArgIn9930_ArgIn10010_ArgIn10090_ArgIn10170_ArgIn10254_ArgIn10334_ArgIn10414_ArgIn10494_ArgIn10574_ArgIn10654_ArgIn10734_ArgIn10802 *8192 /1] [RetimingFIFO2719_RetimingFIFO2773 *1 /1]  => [SRAM170] 
  133: CE14500
    [SRAM170 *1024 /1]  => [StreamOut1890] 
  134: CE13564
    [StreamOut1889 *8 /1] [StreamOut1890 *1 /1] [StreamOut1888 *8 /1]  => [StreamIn1891] 
  135: CE14786
    [RetimingFIFO3871_RetimingFIFO3925 *1 /1]  => [SRAM378] 
  136: CE14776
    [SRAM378 *1024 /1]  => [RetimingFIFO3861] 
  137: CE13696
    [RetimingFIFO3373 *1 /1] [RetimingFIFO3434 *1 /1] [RetimingFIFO3495 *1 /1] [RetimingFIFO3556 *1 /1] [RetimingFIFO3617 *1 /1] [RetimingFIFO3678 *1 /1] [RetimingFIFO3739 *1 /1] [RetimingFIFO3800 *1 /1] [RetimingFIFO3861 *1 /1]  => [RetimingFIFO3871_RetimingFIFO3925] 

DRAMSim2 Clock Frequency =800000000Hz, CPU Clock Frequency=1000000000Hz
10000...
20000...
30000...
40000...
50000...
60000...
70000...
80000...
90000...
100000...
110000...
120000...
130000...
140000...
150000...
160000...
170000...
180000...
190000...
200000...
210000...
220000...
230000...
240000...
250000...
260000...
270000...
280000...
290000...
300000...
310000...
320000...
330000...
340000...
350000...
360000...
370000...
380000...
390000...
400000...
410000...
420000...
430000...
440000...
450000...
460000...
470000...
480000...
490000...
500000...
510000...
520000...
530000...
540000...
Simulation complete at cycle: 545594
CE13506: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8        8 
	DRAM:   0.00 GB/s (  0.00 GB/s R,   0.00 GB/s W)
CE13520: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8        8 
	DRAM:   0.00 GB/s (  0.00 GB/s R,   0.00 GB/s W)
CE13534: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:      256 Expected Active:      256
	     256      256 
	DRAM:   0.03 GB/s (  0.03 GB/s R,   0.00 GB/s W)
CE14554: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:      256 Expected Active:      256
	     256 
CE14544: Active:   0.8 Stalled:  93.4 Starved:   5.9 Total Active:     4096 Expected Active:     4096
	    4096 
CE13548: Active:   6.0 Stalled:   0.0 Starved:  92.3 Total Active:    32768 Expected Active:    32768
	   32768    32768 
	DRAM:   3.84 GB/s (  3.84 GB/s R,   0.00 GB/s W)
CE13788: Active:   6.0 Stalled:   0.0 Starved:  94.0 Total Active:    32768 Expected Active:    32768
	   32768 
CE14576: Active:   6.0 Stalled:   0.0 Starved:  94.0 Total Active:    32768 Expected Active:    32768
	   32768    32768 
CE14564: Active:   0.8 Stalled:  92.4 Starved:   7.0 Total Active:     4096 Expected Active:     4096
	    4096 
CE14600: Active:   6.0 Stalled:   0.0 Starved:  94.0 Total Active:    32768 Expected Active:    32768
	   32768    32768 
CE14588: Active:   0.8 Stalled:  92.4 Starved:   7.0 Total Active:     4096 Expected Active:     4096
	    4096 
CE14624: Active:   6.0 Stalled:   0.0 Starved:  94.0 Total Active:    32768 Expected Active:    32768
	   32768    32768 
CE14612: Active:   0.8 Stalled:  92.4 Starved:   7.0 Total Active:     4096 Expected Active:     4096
	    4096 
CE14648: Active:   6.0 Stalled:   0.0 Starved:  94.0 Total Active:    32768 Expected Active:    32768
	   32768    32768 
CE14636: Active:   0.8 Stalled:  92.4 Starved:   7.0 Total Active:     4096 Expected Active:     4096
	    4096 
CE14672: Active:   6.0 Stalled:   0.0 Starved:  94.0 Total Active:    32768 Expected Active:    32768
	   32768    32768 
CE14660: Active:   0.8 Stalled:  92.4 Starved:   7.0 Total Active:     4096 Expected Active:     4096
	    4096 
CE14696: Active:   6.0 Stalled:   0.0 Starved:  94.0 Total Active:    32768 Expected Active:    32768
	   32768    32768 
CE14684: Active:   0.8 Stalled:  92.4 Starved:   7.0 Total Active:     4096 Expected Active:     4096
	    4096 
CE14720: Active:   6.0 Stalled:   0.0 Starved:  94.0 Total Active:    32768 Expected Active:    32768
	   32768    32768 
CE14708: Active:   0.8 Stalled:  92.4 Starved:   7.0 Total Active:     4096 Expected Active:     4096
	    4096 
CE14744: Active:   6.0 Stalled:   0.0 Starved:  94.0 Total Active:    32768 Expected Active:    32768
	   32768    32768 
CE14732: Active:   0.8 Stalled:  92.4 Starved:   7.0 Total Active:     4096 Expected Active:     4096
	    4096 
CE13586: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        1 Expected Active:        1
	
CE13602: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        1 Expected Active:        1
	       1 
CE13640: Active:   0.0 Stalled:  99.9 Starved:   0.1 Total Active:      128 Expected Active:      128
	     128 
CE13654: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        1 Expected Active:        1
	       1 
CE13668: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        1 Expected Active:        1
	       1 
CE13726: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8        8 
CE13744: Active:   0.8 Stalled:   7.0 Starved:  92.3 Total Active:     4096 Expected Active:     4096
	    4096     4096 
CE14130: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE14118: Active:   0.8 Stalled:  93.4 Starved:   5.9 Total Active:     4096 Expected Active:     4096
	    4096     4096 
CE14154: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE14142: Active:   0.8 Stalled:  93.4 Starved:   5.9 Total Active:     4096 Expected Active:     4096
	    4096     4096 
CE14178: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE14166: Active:   0.8 Stalled:  93.4 Starved:   5.9 Total Active:     4096 Expected Active:     4096
	    4096     4096 
CE14202: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE14190: Active:   0.8 Stalled:  93.4 Starved:   5.9 Total Active:     4096 Expected Active:     4096
	    4096     4096 
CE14226: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE14214: Active:   0.8 Stalled:  93.4 Starved:   5.9 Total Active:     4096 Expected Active:     4096
	    4096     4096 
CE14250: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE14238: Active:   0.8 Stalled:  93.4 Starved:   5.9 Total Active:     4096 Expected Active:     4096
	    4096     4096 
CE14274: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE14262: Active:   0.8 Stalled:  93.4 Starved:   5.9 Total Active:     4096 Expected Active:     4096
	    4096     4096 
CE14298: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE14286: Active:   0.8 Stalled:  93.4 Starved:   5.9 Total Active:     4096 Expected Active:     4096
	    4096     4096 
CE14322: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE14310: Active:   0.8 Stalled:  93.4 Starved:   5.9 Total Active:     4096 Expected Active:     4096
	    4096     4096 
CE14346: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE14334: Active:   0.8 Stalled:  93.4 Starved:   5.9 Total Active:     4096 Expected Active:     4096
	    4096     4096 
CE14370: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE14358: Active:   0.8 Stalled:  93.4 Starved:   5.9 Total Active:     4096 Expected Active:     4096
	    4096     4096 
CE14394: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE14382: Active:   0.8 Stalled:  93.4 Starved:   5.9 Total Active:     4096 Expected Active:     4096
	    4096     4096 
CE14418: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE14406: Active:   0.8 Stalled:  93.4 Starved:   5.9 Total Active:     4096 Expected Active:     4096
	    4096     4096 
CE14442: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE14430: Active:   0.8 Stalled:  93.4 Starved:   5.9 Total Active:     4096 Expected Active:     4096
	    4096     4096 
CE14466: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE14454: Active:   0.8 Stalled:  93.4 Starved:   5.9 Total Active:     4096 Expected Active:     4096
	    4096     4096 
CE14490: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE14478: Active:   0.8 Stalled:  93.4 Starved:   5.9 Total Active:     4096 Expected Active:     4096
	    4096     4096 
CE13834: Active:   0.8 Stalled:  92.8 Starved:   6.7 Total Active:     4096 Expected Active:     4096
	    4096     4096     4096     4096 
CE13856: Active:   0.8 Stalled:  92.8 Starved:   6.7 Total Active:     4096 Expected Active:     4096
	    4096     4096     4096     4096 
CE13878: Active:   0.8 Stalled:  92.8 Starved:   6.7 Total Active:     4096 Expected Active:     4096
	    4096     4096     4096     4096 
CE13900: Active:   0.8 Stalled:  92.8 Starved:   6.7 Total Active:     4096 Expected Active:     4096
	    4096     4096     4096     4096 
CE13922: Active:   0.8 Stalled:  92.8 Starved:   6.7 Total Active:     4096 Expected Active:     4096
	    4096     4096     4096     4096 
CE13944: Active:   0.8 Stalled:  92.8 Starved:   6.7 Total Active:     4096 Expected Active:     4096
	    4096     4096     4096     4096 
CE13966: Active:   0.8 Stalled:  92.8 Starved:   6.7 Total Active:     4096 Expected Active:     4096
	    4096     4096     4096     4096 
CE13988: Active:   0.8 Stalled:  92.8 Starved:   6.7 Total Active:     4096 Expected Active:     4096
	    4096     4096     4096     4096 
CE14806: Active:   0.8 Stalled:  93.2 Starved:   6.3 Total Active:     4096 Expected Active:     4096
	    4096 
CE14796: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288 
CE14826: Active:   0.8 Stalled:  93.2 Starved:   6.3 Total Active:     4096 Expected Active:     4096
	    4096 
CE14816: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288 
CE14846: Active:   0.8 Stalled:  93.2 Starved:   6.3 Total Active:     4096 Expected Active:     4096
	    4096 
CE14836: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288 
CE14866: Active:   0.8 Stalled:  93.2 Starved:   6.3 Total Active:     4096 Expected Active:     4096
	    4096 
CE14856: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288 
CE14886: Active:   0.8 Stalled:  93.2 Starved:   6.3 Total Active:     4096 Expected Active:     4096
	    4096 
CE14876: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288 
CE14906: Active:   0.8 Stalled:  93.2 Starved:   6.3 Total Active:     4096 Expected Active:     4096
	    4096 
CE14896: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288 
CE14926: Active:   0.8 Stalled:  93.2 Starved:   6.3 Total Active:     4096 Expected Active:     4096
	    4096 
CE14916: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288 
CE14946: Active:   0.8 Stalled:  93.2 Starved:   6.3 Total Active:     4096 Expected Active:     4096
	    4096 
CE14936: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288 
CE14966: Active:   0.8 Stalled:  93.2 Starved:   6.3 Total Active:     4096 Expected Active:     4096
	    4096 
CE14956: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288 
CE14986: Active:   0.8 Stalled:  93.2 Starved:   6.3 Total Active:     4096 Expected Active:     4096
	    4096 
CE14976: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288 
CE15006: Active:   0.8 Stalled:  93.2 Starved:   6.3 Total Active:     4096 Expected Active:     4096
	    4096 
CE14996: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288 
CE15026: Active:   0.8 Stalled:  93.2 Starved:   6.3 Total Active:     4096 Expected Active:     4096
	    4096 
CE15016: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288 
CE15046: Active:   0.8 Stalled:  93.2 Starved:   6.3 Total Active:     4096 Expected Active:     4096
	    4096 
CE15036: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288 
CE15066: Active:   0.8 Stalled:  93.2 Starved:   6.3 Total Active:     4096 Expected Active:     4096
	    4096 
CE15056: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288 
CE15086: Active:   0.8 Stalled:  93.2 Starved:   6.3 Total Active:     4096 Expected Active:     4096
	    4096 
CE15076: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288 
CE15106: Active:   0.8 Stalled:  93.2 Starved:   6.3 Total Active:     4096 Expected Active:     4096
	    4096 
CE15096: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288 
CE14006: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288   524288 
CE14020: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288   524288 
CE14034: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288   524288 
CE14048: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288   524288 
CE14062: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288   524288 
CE14076: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288   524288 
CE14090: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288   524288 
CE14104: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288   524288 
CE15126: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288 
CE15116: Active:  96.1 Stalled:   2.2 Starved:   1.7 Total Active:   524288 Expected Active:   524288
	  524288 
CE15146: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288 
CE15136: Active:  96.1 Stalled:   2.2 Starved:   1.7 Total Active:   524288 Expected Active:   524288
	  524288 
CE15166: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288 
CE15156: Active:  96.1 Stalled:   2.2 Starved:   1.7 Total Active:   524288 Expected Active:   524288
	  524288 
CE15186: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288 
CE15176: Active:  96.1 Stalled:   2.2 Starved:   1.7 Total Active:   524288 Expected Active:   524288
	  524288 
CE15206: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288 
CE15196: Active:  96.1 Stalled:   2.2 Starved:   1.7 Total Active:   524288 Expected Active:   524288
	  524288 
CE15226: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288 
CE15216: Active:  96.1 Stalled:   2.2 Starved:   1.7 Total Active:   524288 Expected Active:   524288
	  524288 
CE15246: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288 
CE15236: Active:  96.1 Stalled:   2.2 Starved:   1.7 Total Active:   524288 Expected Active:   524288
	  524288 
CE15266: Active:  96.1 Stalled:   0.1 Starved:   3.8 Total Active:   524288 Expected Active:   524288
	  524288 
CE15256: Active:  96.1 Stalled:   2.2 Starved:   1.7 Total Active:   524288 Expected Active:   524288
	  524288 
CE13610: Active:   0.2 Stalled:   0.0 Starved:  99.8 Total Active:     1024 Expected Active:     1024
	    1024 
CE14534: Active:   1.5 Stalled:   0.0 Starved:  98.5 Total Active:     8192 Expected Active:     8192
	    8192 
CE14524: Active:   1.5 Stalled:  98.5 Starved:   0.0 Total Active:     8209 Expected Active:     8192
	    8192 
CE14766: Active:  96.1 Stalled:   0.0 Starved:   3.9 Total Active:   524288 Expected Active:   524288
	  524288 
CE14756: Active:   1.5 Stalled:   0.0 Starved:  98.5 Total Active:     8192 Expected Active:     8192
	    8192 
CE13624: Active:   1.5 Stalled:   0.0 Starved:  98.5 Total Active:     8192 Expected Active:     8192
	    8192     8192     8193 
CE14512: Active:   1.5 Stalled:   0.0 Starved:  98.5 Total Active:     8192 Expected Active:     8192
	    8192     8192 
CE14500: Active:   0.2 Stalled:   0.0 Starved:  99.8 Total Active:     1024 Expected Active:     1024
	    1024 
CE13564: Active:   0.2 Stalled:   0.0 Starved:  99.8 Total Active:     1024 Expected Active:     1024
	    1024     1024     1024 
	DRAM:   0.12 GB/s (  0.00 GB/s R,   0.12 GB/s W)
CE14786: Active:  96.1 Stalled:   0.0 Starved:   3.9 Total Active:   524288 Expected Active:   524288
	  524288 
CE14776: Active:  96.1 Stalled:   1.6 Starved:   2.3 Total Active:   524305 Expected Active:   524288
	  524288 
CE13696: Active:  96.1 Stalled:   0.0 Starved:   3.9 Total Active:   524288 Expected Active:   524288
	  524288   524288   524288   524288   524288   524288   524288   524288   524289 
Total DRAM:	   4.00 GB/s (  3.88 GB/s R,   0.12 GB/s W)
-------------PASS (DONE)------------
