
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003686                       # Number of seconds simulated
sim_ticks                                  3685636569                       # Number of ticks simulated
final_tick                               533256980823                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  58675                       # Simulator instruction rate (inst/s)
host_op_rate                                    74377                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 106881                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888316                       # Number of bytes of host memory used
host_seconds                                 34483.43                       # Real time elapsed on the host
sim_insts                                  2023312325                       # Number of instructions simulated
sim_ops                                    2564779516                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       406272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       171008                       # Number of bytes read from this memory
system.physmem.bytes_read::total               588288                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11008                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       152960                       # Number of bytes written to this memory
system.physmem.bytes_written::total            152960                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3174                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1336                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4596                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1195                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1195                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1493365                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    110231162                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1493365                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     46398498                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               159616389                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1493365                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1493365                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2986730                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41501650                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41501650                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41501650                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1493365                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    110231162                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1493365                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     46398498                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              201118039                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8838458                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3082940                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2531078                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206241                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1257182                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194110                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299710                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8818                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3319758                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16780521                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3082940                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493820                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3595331                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1037843                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        832186                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1632980                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91921                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8575699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.401372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.309962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4980368     58.08%     58.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354301      4.13%     62.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          337299      3.93%     66.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315403      3.68%     69.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261651      3.05%     72.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187781      2.19%     75.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134629      1.57%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209084      2.44%     79.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1795183     20.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8575699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.348810                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.898580                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3474571                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       798645                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3436031                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41882                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        824567                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496238                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3871                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19953701                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10429                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        824567                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3656427                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         424787                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        93204                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289286                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       287425                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19356573                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          105                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156521                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        80908                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           24                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26832364                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90177191                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90177191                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795126                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10037191                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3616                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1887                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           701304                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1900205                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1015311                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23705                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       423523                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18044434                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3498                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14604067                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23307                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5714021                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17475083                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          243                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8575699                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.702959                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839004                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3094573     36.09%     36.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1710990     19.95%     56.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1361262     15.87%     71.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       814615      9.50%     81.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       832470      9.71%     91.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381021      4.44%     95.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243572      2.84%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67277      0.78%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69919      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8575699                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64142     58.37%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21139     19.24%     77.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24603     22.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12010773     82.24%     82.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200532      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1544012     10.57%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847156      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14604067                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.652332                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109884                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007524                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37917023                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23762177                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14232763                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14713951                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45809                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       667844                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          407                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          229                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233339                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           81                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        824567                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         336045                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14399                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18047933                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        83991                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1900205                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1015311                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1875                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9777                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1415                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          229                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122250                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116338                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238588                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14363517                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465468                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240549                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2299492                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018935                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834024                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.625116                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14243260                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14232763                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9201698                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24904140                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.610322                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369485                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239190                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5809616                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3255                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205409                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7751132                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.579020                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.110135                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3163285     40.81%     40.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2048009     26.42%     67.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849410     10.96%     78.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430070      5.55%     83.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450080      5.81%     89.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226340      2.92%     92.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155828      2.01%     94.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89717      1.16%     95.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338393      4.37%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7751132                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239190                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014332                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232361                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757709                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009332                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338393                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25461389                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36922741                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4523                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 262759                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239190                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.883846                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.883846                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.131419                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.131419                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64924137                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19475157                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18716028                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3250                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8838458                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3277707                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2669413                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       217449                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1379195                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1276726                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          351136                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9680                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3380654                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17912221                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3277707                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1627862                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3752532                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1170130                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        555713                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1658894                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        94176                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8638515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.568363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.368029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4885983     56.56%     56.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          260590      3.02%     59.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          271326      3.14%     62.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          433320      5.02%     67.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          203359      2.35%     70.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          288911      3.34%     73.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          195140      2.26%     75.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          144279      1.67%     77.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1955607     22.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8638515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370846                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.026623                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3559829                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       509306                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3590510                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        30240                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        948629                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       556871                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          990                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21399307                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3815                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        948629                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3738735                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         106447                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       171482                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3440043                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       233171                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20629654                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        135116                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        68661                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28881818                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     96189959                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     96189959                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17627789                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11254015                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3547                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1810                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           607515                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1919363                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       992007                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10857                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       416802                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19334430                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3566                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15356946                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27171                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6656805                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20565333                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           33                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8638515                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.777730                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.924471                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3016933     34.92%     34.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1842642     21.33%     56.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1258563     14.57%     70.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       823995      9.54%     80.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       737011      8.53%     88.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       420438      4.87%     93.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       376952      4.36%     98.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        82601      0.96%     99.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        79380      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8638515                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         115490     78.24%     78.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16269     11.02%     89.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15844     10.73%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12822723     83.50%     83.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       204219      1.33%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1734      0.01%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1525477      9.93%     94.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       802793      5.23%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15356946                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.737514                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             147603                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009611                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39527176                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25994922                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14920997                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15504549                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        21966                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       765503                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       261513                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        948629                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          63654                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12797                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19337999                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        49267                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1919363                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       992007                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1806                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10296                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          123                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       131088                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122024                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       253112                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15081952                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1422612                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       274989                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2200074                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2143457                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            777462                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.706401                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14932357                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14920997                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9793962                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27851807                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.688190                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351645                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10272579                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12648314                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6689723                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3533                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       219472                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7689886                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.644799                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.168611                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2969438     38.61%     38.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2163179     28.13%     66.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       859373     11.18%     77.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       431986      5.62%     83.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       400876      5.21%     88.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       184276      2.40%     91.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       199129      2.59%     93.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       102259      1.33%     95.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       379370      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7689886                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10272579                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12648314                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1884354                       # Number of memory references committed
system.switch_cpus1.commit.loads              1153860                       # Number of loads committed
system.switch_cpus1.commit.membars               1760                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1826272                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11394383                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       260806                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       379370                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26648384                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39625752                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3988                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 199943                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10272579                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12648314                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10272579                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.860393                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.860393                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.162259                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.162259                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67721394                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20696488                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19697616                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3520                       # number of misc regfile writes
system.l20.replacements                          3217                       # number of replacements
system.l20.tagsinuse                      2047.129960                       # Cycle average of tags in use
system.l20.total_refs                          311740                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5265                       # Sample count of references to valid blocks.
system.l20.avg_refs                         59.209877                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            7.401861                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    19.705599                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1113.533654                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           906.488846                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.003614                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.009622                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.543718                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.442622                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999575                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         7244                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   7245                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1178                       # number of Writeback hits
system.l20.Writeback_hits::total                 1178                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           49                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   49                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         7293                       # number of demand (read+write) hits
system.l20.demand_hits::total                    7294                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         7293                       # number of overall hits
system.l20.overall_hits::total                   7294                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3174                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3217                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3174                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3217                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3174                       # number of overall misses
system.l20.overall_misses::total                 3217                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      6116202                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    312035123                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      318151325                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      6116202                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    312035123                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       318151325                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      6116202                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    312035123                       # number of overall miss cycles
system.l20.overall_miss_latency::total      318151325                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10418                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10462                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1178                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1178                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           49                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               49                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10467                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10511                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10467                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10511                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.304665                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.307494                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.303239                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.306060                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.303239                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.306060                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 142237.255814                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 98309.742596                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 98896.899285                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 142237.255814                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 98309.742596                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 98896.899285                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 142237.255814                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 98309.742596                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 98896.899285                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 596                       # number of writebacks
system.l20.writebacks::total                      596                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3174                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3217                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3174                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3217                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3174                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3217                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5795602                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    288465383                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    294260985                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5795602                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    288465383                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    294260985                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5795602                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    288465383                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    294260985                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.304665                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.307494                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.303239                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.306060                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.303239                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.306060                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 134781.441860                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90883.863579                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 91470.620143                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 134781.441860                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 90883.863579                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 91470.620143                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 134781.441860                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 90883.863579                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 91470.620143                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1382                       # number of replacements
system.l21.tagsinuse                      2046.349116                       # Cycle average of tags in use
system.l21.total_refs                          189305                       # Total number of references to valid blocks.
system.l21.sampled_refs                          3430                       # Sample count of references to valid blocks.
system.l21.avg_refs                         55.190962                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           28.495768                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    35.130603                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   644.160505                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1338.562241                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.013914                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.017154                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.314531                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.653595                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999194                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3242                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3244                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1031                       # number of Writeback hits
system.l21.Writeback_hits::total                 1031                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3294                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3296                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3294                       # number of overall hits
system.l21.overall_hits::total                   3296                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1336                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1379                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1336                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1379                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1336                       # number of overall misses
system.l21.overall_misses::total                 1379                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4834941                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    121869621                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      126704562                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4834941                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    121869621                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       126704562                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4834941                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    121869621                       # number of overall miss cycles
system.l21.overall_miss_latency::total      126704562                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4578                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4623                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1031                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1031                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4630                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4675                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4630                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4675                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.291830                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.298291                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.288553                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.294973                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.288553                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.294973                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 112440.488372                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 91219.776198                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 91881.480783                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 112440.488372                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 91219.776198                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 91881.480783                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 112440.488372                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 91219.776198                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 91881.480783                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 599                       # number of writebacks
system.l21.writebacks::total                      599                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1336                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1379                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1336                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1379                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1336                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1379                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4507626                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    111433017                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    115940643                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4507626                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    111433017                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    115940643                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4507626                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    111433017                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    115940643                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.291830                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.298291                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.288553                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.294973                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.288553                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.294973                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 104828.511628                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 83407.946856                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 84075.883249                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 104828.511628                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 83407.946856                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 84075.883249                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 104828.511628                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 83407.946856                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 84075.883249                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               577.865190                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641603                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1712207.868376                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.903640                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.961550                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.063948                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862118                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926066                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1632909                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1632909                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1632909                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1632909                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1632909                       # number of overall hits
system.cpu0.icache.overall_hits::total        1632909                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           71                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           71                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            71                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           71                       # number of overall misses
system.cpu0.icache.overall_misses::total           71                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      9399895                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      9399895                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      9399895                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      9399895                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      9399895                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      9399895                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1632980                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1632980                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1632980                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1632980                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1632980                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1632980                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 132392.887324                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 132392.887324                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 132392.887324                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 132392.887324                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 132392.887324                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 132392.887324                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           27                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           27                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           27                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6297432                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6297432                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6297432                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6297432                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6297432                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6297432                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 143123.454545                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 143123.454545                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 143123.454545                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 143123.454545                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 143123.454545                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 143123.454545                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10467                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174373575                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10723                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16261.640865                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.322272                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.677728                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899696                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100304                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1128843                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1128843                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778475                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778475                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1726                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1726                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1625                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1625                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1907318                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1907318                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1907318                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1907318                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37238                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37238                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          169                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          169                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37407                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37407                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37407                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37407                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1717509215                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1717509215                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5103701                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5103701                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1722612916                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1722612916                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1722612916                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1722612916                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166081                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166081                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778644                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778644                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1726                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1726                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1625                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1625                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1944725                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1944725                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1944725                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1944725                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031934                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031934                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000217                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000217                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019235                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019235                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019235                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019235                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 46122.488184                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46122.488184                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 30199.414201                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30199.414201                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 46050.549790                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46050.549790                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 46050.549790                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46050.549790                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1178                       # number of writebacks
system.cpu0.dcache.writebacks::total             1178                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26820                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26820                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26940                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26940                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26940                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26940                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10418                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10418                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           49                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           49                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10467                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10467                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10467                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10467                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    376669594                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    376669594                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       993904                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       993904                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    377663498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    377663498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    377663498                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    377663498                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008934                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008934                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000063                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005382                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005382                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005382                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005382                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 36155.653100                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 36155.653100                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20283.755102                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20283.755102                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 36081.350721                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 36081.350721                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 36081.350721                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 36081.350721                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               501.950211                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004707393                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1981671.386588                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.950211                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064023                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.804407                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1658830                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1658830                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1658830                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1658830                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1658830                       # number of overall hits
system.cpu1.icache.overall_hits::total        1658830                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           64                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           64                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           64                       # number of overall misses
system.cpu1.icache.overall_misses::total           64                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6608890                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6608890                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6608890                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6608890                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6608890                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6608890                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1658894                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1658894                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1658894                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1658894                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1658894                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1658894                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 103263.906250                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 103263.906250                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 103263.906250                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 103263.906250                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 103263.906250                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 103263.906250                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           19                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           19                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4946418                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4946418                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4946418                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4946418                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4946418                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4946418                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 109920.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 109920.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 109920.400000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 109920.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 109920.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 109920.400000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4630                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153850394                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4886                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              31488.005321                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.386124                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.613876                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.884321                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.115679                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1113685                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1113685                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       726794                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        726794                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1761                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1761                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1760                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1760                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1840479                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1840479                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1840479                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1840479                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11400                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11400                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          165                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11565                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11565                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11565                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11565                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    580373161                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    580373161                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5503381                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5503381                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    585876542                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    585876542                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    585876542                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    585876542                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1125085                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1125085                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       726959                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       726959                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1760                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1760                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1852044                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1852044                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1852044                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1852044                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010133                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010133                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000227                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006244                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006244                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006244                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006244                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 50909.926404                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 50909.926404                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 33353.824242                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33353.824242                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 50659.450238                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 50659.450238                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 50659.450238                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50659.450238                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1031                       # number of writebacks
system.cpu1.dcache.writebacks::total             1031                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6822                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6822                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          113                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6935                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6935                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6935                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6935                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4578                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4578                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4630                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4630                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4630                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4630                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    149449636                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    149449636                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1202826                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1202826                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    150652462                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    150652462                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    150652462                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    150652462                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004069                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004069                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002500                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002500                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002500                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002500                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 32645.180428                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 32645.180428                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23131.269231                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23131.269231                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 32538.328726                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 32538.328726                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 32538.328726                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 32538.328726                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
