[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   8682       tick       2815538       1297769       1248595       2815538 
      2   8682       tick       4319579       2106814       2091109       4319579 
      3   8682       tick       4312977       2104396       2087904       4312977 
      4   8682       tick       4322559       2107028       2087950       4322559 
      5   8682       tick       4315994       2105532       2086223       4315994 
      6   8682       tick       4314693       2105167       2089996       4314693 
      7   8682       tick       4316605       2105227       2087680       4316605 
      8   8682       tick       4315426       2105928       2086107       4315426 
      9   8682       tick       4314093       2104691       2089526       4314093 
     10   8682       tick       4314954       2105091       2085858       4314954 
     11   8682       tick       4313921       2104760       2087579       4313921 
     12   8682       tick       4321384       2107991       2087609       4321384 
     13   8682       tick       4313710       2103750       2087165       4313710 
     14   8682       tick       4318545       2107361       2085454       4318545 
     15   8682       tick       4320606       2108025       2082403       4320606 
     16   8682       tick       4315438       2106082       2087131       4315438 
     17   8682       tick       4317936       2106268       2087974       4317936 
     18   8682       tick       4314206       2104704       2087954       4314206 
     19   8682       tick       4315847       2105964       2090926       4315847 
     20   8682       tick       4307566       2101153       2080068       4307566 
     21   8682       tick       4311481       2102896       2086005       4311481 
     22   8682       exit       1077610        525721        519485       1077610 
