|Test_Project
CLK_100Hz <= CLK_GEN:inst21.clk_100Hz
CLK_50M => altpll0:inst48.inclk0
Hex0[0] <= SevenSegDecoder:inst9.out[0]
Hex0[1] <= SevenSegDecoder:inst9.out[1]
Hex0[2] <= SevenSegDecoder:inst9.out[2]
Hex0[3] <= SevenSegDecoder:inst9.out[3]
Hex0[4] <= SevenSegDecoder:inst9.out[4]
Hex0[5] <= SevenSegDecoder:inst9.out[5]
Hex0[6] <= SevenSegDecoder:inst9.out[6]
PUSH1 => counter_16b:inst776.resetn
PUSH1 => Stopwatch_CNTRL:inst67.reset
PUSH0 => Stopwatch_CNTRL:inst67.button
Hex1[0] <= SevenSegDecoder:inst8.out[0]
Hex1[1] <= SevenSegDecoder:inst8.out[1]
Hex1[2] <= SevenSegDecoder:inst8.out[2]
Hex1[3] <= SevenSegDecoder:inst8.out[3]
Hex1[4] <= SevenSegDecoder:inst8.out[4]
Hex1[5] <= SevenSegDecoder:inst8.out[5]
Hex1[6] <= SevenSegDecoder:inst8.out[6]
Hex2[0] <= SevenSegDecoder:inst7.out[0]
Hex2[1] <= SevenSegDecoder:inst7.out[1]
Hex2[2] <= SevenSegDecoder:inst7.out[2]
Hex2[3] <= SevenSegDecoder:inst7.out[3]
Hex2[4] <= SevenSegDecoder:inst7.out[4]
Hex2[5] <= SevenSegDecoder:inst7.out[5]
Hex2[6] <= SevenSegDecoder:inst7.out[6]
Hex2[7] <= <GND>
Hex3[0] <= SevenSegDecoder:inst6.out[0]
Hex3[1] <= SevenSegDecoder:inst6.out[1]
Hex3[2] <= SevenSegDecoder:inst6.out[2]
Hex3[3] <= SevenSegDecoder:inst6.out[3]
Hex3[4] <= SevenSegDecoder:inst6.out[4]
Hex3[5] <= SevenSegDecoder:inst6.out[5]
Hex3[6] <= SevenSegDecoder:inst6.out[6]
Hex4[0] <= SevenSegDecoder:inst10.out[0]
Hex4[1] <= SevenSegDecoder:inst10.out[1]
Hex4[2] <= SevenSegDecoder:inst10.out[2]
Hex4[3] <= SevenSegDecoder:inst10.out[3]
Hex4[4] <= SevenSegDecoder:inst10.out[4]
Hex4[5] <= SevenSegDecoder:inst10.out[5]
Hex4[6] <= SevenSegDecoder:inst10.out[6]
LED[0] <= SW[0].DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= SW[1].DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= SW[2].DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= SW[3].DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= SW[4].DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= SW[5].DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= SW[6].DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= SW[7].DB_MAX_OUTPUT_PORT_TYPE
LED[8] <= SW[8].DB_MAX_OUTPUT_PORT_TYPE
LED[9] <= SW[9].DB_MAX_OUTPUT_PORT_TYPE
SW[0] => LED[0].DATAIN
SW[1] => LED[1].DATAIN
SW[2] => LED[2].DATAIN
SW[3] => LED[3].DATAIN
SW[4] => LED[4].DATAIN
SW[5] => LED[5].DATAIN
SW[6] => LED[6].DATAIN
SW[7] => LED[7].DATAIN
SW[8] => LED[8].DATAIN
SW[9] => LED[9].DATAIN


|Test_Project|CLK_GEN:inst21
clk_50MHz => clk_10Hz~reg0.CLK
clk_50MHz => clk_10Hz_counter[0].CLK
clk_50MHz => clk_10Hz_counter[1].CLK
clk_50MHz => clk_10Hz_counter[2].CLK
clk_50MHz => clk_10Hz_counter[3].CLK
clk_50MHz => clk_10Hz_counter[4].CLK
clk_50MHz => clk_10Hz_counter[5].CLK
clk_50MHz => clk_10Hz_counter[6].CLK
clk_50MHz => clk_10Hz_counter[7].CLK
clk_50MHz => clk_10Hz_counter[8].CLK
clk_50MHz => clk_10Hz_counter[9].CLK
clk_50MHz => clk_10Hz_counter[10].CLK
clk_50MHz => clk_10Hz_counter[11].CLK
clk_50MHz => clk_10Hz_counter[12].CLK
clk_50MHz => clk_10Hz_counter[13].CLK
clk_50MHz => clk_10Hz_counter[14].CLK
clk_50MHz => clk_10Hz_counter[15].CLK
clk_50MHz => clk_10Hz_counter[16].CLK
clk_50MHz => clk_10Hz_counter[17].CLK
clk_50MHz => clk_10Hz_counter[18].CLK
clk_50MHz => clk_10Hz_counter[19].CLK
clk_50MHz => clk_10Hz_counter[20].CLK
clk_50MHz => clk_10Hz_counter[21].CLK
clk_50MHz => clk_10Hz_counter[22].CLK
clk_50MHz => clk_10Hz_counter[23].CLK
clk_50MHz => clk_10Hz_counter[24].CLK
clk_50MHz => clk_10Hz_counter[25].CLK
clk_50MHz => clk_10Hz_counter[26].CLK
clk_50MHz => clk_10Hz_counter[27].CLK
clk_50MHz => clk_10Hz_counter[28].CLK
clk_50MHz => clk_10Hz_counter[29].CLK
clk_50MHz => clk_10Hz_counter[30].CLK
clk_50MHz => clk_10Hz_counter[31].CLK
clk_50MHz => clk_100Hz~reg0.CLK
clk_50MHz => clk_100Hz_counter[0].CLK
clk_50MHz => clk_100Hz_counter[1].CLK
clk_50MHz => clk_100Hz_counter[2].CLK
clk_50MHz => clk_100Hz_counter[3].CLK
clk_50MHz => clk_100Hz_counter[4].CLK
clk_50MHz => clk_100Hz_counter[5].CLK
clk_50MHz => clk_100Hz_counter[6].CLK
clk_50MHz => clk_100Hz_counter[7].CLK
clk_50MHz => clk_100Hz_counter[8].CLK
clk_50MHz => clk_100Hz_counter[9].CLK
clk_50MHz => clk_100Hz_counter[10].CLK
clk_50MHz => clk_100Hz_counter[11].CLK
clk_50MHz => clk_100Hz_counter[12].CLK
clk_50MHz => clk_100Hz_counter[13].CLK
clk_50MHz => clk_100Hz_counter[14].CLK
clk_50MHz => clk_100Hz_counter[15].CLK
clk_50MHz => clk_100Hz_counter[16].CLK
clk_50MHz => clk_100Hz_counter[17].CLK
clk_50MHz => clk_100Hz_counter[18].CLK
clk_50MHz => clk_100Hz_counter[19].CLK
clk_50MHz => clk_100Hz_counter[20].CLK
clk_50MHz => clk_100Hz_counter[21].CLK
clk_50MHz => clk_100Hz_counter[22].CLK
clk_50MHz => clk_100Hz_counter[23].CLK
clk_50MHz => clk_100Hz_counter[24].CLK
clk_50MHz => clk_100Hz_counter[25].CLK
clk_50MHz => clk_100Hz_counter[26].CLK
clk_50MHz => clk_100Hz_counter[27].CLK
clk_50MHz => clk_100Hz_counter[28].CLK
clk_50MHz => clk_100Hz_counter[29].CLK
clk_50MHz => clk_100Hz_counter[30].CLK
clk_50MHz => clk_100Hz_counter[31].CLK
clk_50MHz => clk_1KHz~reg0.CLK
clk_50MHz => clk_1KHz_counter[0].CLK
clk_50MHz => clk_1KHz_counter[1].CLK
clk_50MHz => clk_1KHz_counter[2].CLK
clk_50MHz => clk_1KHz_counter[3].CLK
clk_50MHz => clk_1KHz_counter[4].CLK
clk_50MHz => clk_1KHz_counter[5].CLK
clk_50MHz => clk_1KHz_counter[6].CLK
clk_50MHz => clk_1KHz_counter[7].CLK
clk_50MHz => clk_1KHz_counter[8].CLK
clk_50MHz => clk_1KHz_counter[9].CLK
clk_50MHz => clk_1KHz_counter[10].CLK
clk_50MHz => clk_1KHz_counter[11].CLK
clk_50MHz => clk_1KHz_counter[12].CLK
clk_50MHz => clk_1KHz_counter[13].CLK
clk_50MHz => clk_1KHz_counter[14].CLK
clk_50MHz => clk_1KHz_counter[15].CLK
clk_50MHz => clk_1KHz_counter[16].CLK
clk_50MHz => clk_1KHz_counter[17].CLK
clk_50MHz => clk_1KHz_counter[18].CLK
clk_50MHz => clk_1KHz_counter[19].CLK
clk_50MHz => clk_1KHz_counter[20].CLK
clk_50MHz => clk_1KHz_counter[21].CLK
clk_50MHz => clk_1KHz_counter[22].CLK
clk_50MHz => clk_1KHz_counter[23].CLK
clk_50MHz => clk_1KHz_counter[24].CLK
clk_50MHz => clk_1KHz_counter[25].CLK
clk_50MHz => clk_1KHz_counter[26].CLK
clk_50MHz => clk_1KHz_counter[27].CLK
clk_50MHz => clk_1KHz_counter[28].CLK
clk_50MHz => clk_1KHz_counter[29].CLK
clk_50MHz => clk_1KHz_counter[30].CLK
clk_50MHz => clk_1KHz_counter[31].CLK
clk_50MHz => clk_1MHz~reg0.CLK
clk_50MHz => clk_1MHz_counter[0].CLK
clk_50MHz => clk_1MHz_counter[1].CLK
clk_50MHz => clk_1MHz_counter[2].CLK
clk_50MHz => clk_1MHz_counter[3].CLK
clk_50MHz => clk_1MHz_counter[4].CLK
clk_50MHz => clk_1MHz_counter[5].CLK
clk_50MHz => clk_1MHz_counter[6].CLK
clk_50MHz => clk_1MHz_counter[7].CLK
clk_50MHz => clk_1MHz_counter[8].CLK
clk_50MHz => clk_1MHz_counter[9].CLK
clk_50MHz => clk_1MHz_counter[10].CLK
clk_50MHz => clk_1MHz_counter[11].CLK
clk_50MHz => clk_1MHz_counter[12].CLK
clk_50MHz => clk_1MHz_counter[13].CLK
clk_50MHz => clk_1MHz_counter[14].CLK
clk_50MHz => clk_1MHz_counter[15].CLK
clk_50MHz => clk_1MHz_counter[16].CLK
clk_50MHz => clk_1MHz_counter[17].CLK
clk_50MHz => clk_1MHz_counter[18].CLK
clk_50MHz => clk_1MHz_counter[19].CLK
clk_50MHz => clk_1MHz_counter[20].CLK
clk_50MHz => clk_1MHz_counter[21].CLK
clk_50MHz => clk_1MHz_counter[22].CLK
clk_50MHz => clk_1MHz_counter[23].CLK
clk_50MHz => clk_1MHz_counter[24].CLK
clk_50MHz => clk_1MHz_counter[25].CLK
clk_50MHz => clk_1MHz_counter[26].CLK
clk_50MHz => clk_1MHz_counter[27].CLK
clk_50MHz => clk_1MHz_counter[28].CLK
clk_50MHz => clk_1MHz_counter[29].CLK
clk_50MHz => clk_1MHz_counter[30].CLK
clk_50MHz => clk_1MHz_counter[31].CLK
clk_50MHz => clk_5MHz~reg0.CLK
clk_50MHz => clk_5MHz_counter[0].CLK
clk_50MHz => clk_5MHz_counter[1].CLK
clk_50MHz => clk_5MHz_counter[2].CLK
clk_50MHz => clk_5MHz_counter[3].CLK
clk_50MHz => clk_5MHz_counter[4].CLK
clk_50MHz => clk_5MHz_counter[5].CLK
clk_50MHz => clk_5MHz_counter[6].CLK
clk_50MHz => clk_5MHz_counter[7].CLK
clk_50MHz => clk_5MHz_counter[8].CLK
clk_50MHz => clk_5MHz_counter[9].CLK
clk_50MHz => clk_5MHz_counter[10].CLK
clk_50MHz => clk_5MHz_counter[11].CLK
clk_50MHz => clk_5MHz_counter[12].CLK
clk_50MHz => clk_5MHz_counter[13].CLK
clk_50MHz => clk_5MHz_counter[14].CLK
clk_50MHz => clk_5MHz_counter[15].CLK
clk_50MHz => clk_5MHz_counter[16].CLK
clk_50MHz => clk_5MHz_counter[17].CLK
clk_50MHz => clk_5MHz_counter[18].CLK
clk_50MHz => clk_5MHz_counter[19].CLK
clk_50MHz => clk_5MHz_counter[20].CLK
clk_50MHz => clk_5MHz_counter[21].CLK
clk_50MHz => clk_5MHz_counter[22].CLK
clk_50MHz => clk_5MHz_counter[23].CLK
clk_50MHz => clk_5MHz_counter[24].CLK
clk_50MHz => clk_5MHz_counter[25].CLK
clk_50MHz => clk_5MHz_counter[26].CLK
clk_50MHz => clk_5MHz_counter[27].CLK
clk_50MHz => clk_5MHz_counter[28].CLK
clk_50MHz => clk_5MHz_counter[29].CLK
clk_50MHz => clk_5MHz_counter[30].CLK
clk_50MHz => clk_5MHz_counter[31].CLK
clk_5MHz <= clk_5MHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_1MHz <= clk_1MHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_1KHz <= clk_1KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_100Hz <= clk_100Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_10Hz <= clk_10Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_Project|altpll0:inst48
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|Test_Project|altpll0:inst48|altpll:altpll_component
inclk[0] => altpll0_altpll1:auto_generated.inclk[0]
inclk[1] => altpll0_altpll1:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Test_Project|altpll0:inst48|altpll:altpll_component|altpll0_altpll1:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|Test_Project|SevenSegDecoder:inst9
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Test_Project|B2D_16b:inst
bin[0] => ones[0].DATAIN
bin[1] => LessThan34.IN8
bin[1] => Add34.IN8
bin[1] => ones.DATAA
bin[2] => LessThan29.IN8
bin[2] => Add29.IN8
bin[2] => ones.DATAA
bin[3] => LessThan25.IN8
bin[3] => Add25.IN8
bin[3] => ones.DATAA
bin[4] => LessThan21.IN8
bin[4] => Add21.IN8
bin[4] => ones.DATAA
bin[5] => LessThan17.IN8
bin[5] => Add17.IN8
bin[5] => ones.DATAA
bin[6] => LessThan14.IN8
bin[6] => Add14.IN8
bin[6] => ones.DATAA
bin[7] => LessThan11.IN8
bin[7] => Add11.IN8
bin[7] => ones.DATAA
bin[8] => LessThan8.IN8
bin[8] => Add8.IN8
bin[8] => ones.DATAA
bin[9] => LessThan6.IN8
bin[9] => Add6.IN8
bin[9] => ones.DATAA
bin[10] => LessThan4.IN8
bin[10] => Add4.IN8
bin[10] => ones.DATAA
bin[11] => LessThan2.IN8
bin[11] => Add2.IN8
bin[11] => ones.DATAA
bin[12] => LessThan1.IN8
bin[12] => Add1.IN8
bin[12] => ones.DATAA
bin[13] => LessThan0.IN6
bin[13] => Add0.IN6
bin[13] => ones.DATAA
bin[14] => LessThan0.IN5
bin[14] => Add0.IN5
bin[14] => ones.DATAA
bin[15] => LessThan0.IN4
bin[15] => Add0.IN4
bin[15] => ones.DATAA
tenthousands[0] <= thousands.DB_MAX_OUTPUT_PORT_TYPE
tenthousands[1] <= tenthousands.DB_MAX_OUTPUT_PORT_TYPE
tenthousands[2] <= tenthousands.DB_MAX_OUTPUT_PORT_TYPE
tenthousands[3] <= tenthousands.DB_MAX_OUTPUT_PORT_TYPE
thousands[0] <= hundreds.DB_MAX_OUTPUT_PORT_TYPE
thousands[1] <= thousands.DB_MAX_OUTPUT_PORT_TYPE
thousands[2] <= thousands.DB_MAX_OUTPUT_PORT_TYPE
thousands[3] <= thousands.DB_MAX_OUTPUT_PORT_TYPE
hundreds[0] <= tens.DB_MAX_OUTPUT_PORT_TYPE
hundreds[1] <= hundreds.DB_MAX_OUTPUT_PORT_TYPE
hundreds[2] <= hundreds.DB_MAX_OUTPUT_PORT_TYPE
hundreds[3] <= hundreds.DB_MAX_OUTPUT_PORT_TYPE
tens[0] <= ones.DB_MAX_OUTPUT_PORT_TYPE
tens[1] <= tens.DB_MAX_OUTPUT_PORT_TYPE
tens[2] <= tens.DB_MAX_OUTPUT_PORT_TYPE
tens[3] <= tens.DB_MAX_OUTPUT_PORT_TYPE
ones[0] <= bin[0].DB_MAX_OUTPUT_PORT_TYPE
ones[1] <= ones.DB_MAX_OUTPUT_PORT_TYPE
ones[2] <= ones.DB_MAX_OUTPUT_PORT_TYPE
ones[3] <= ones.DB_MAX_OUTPUT_PORT_TYPE


|Test_Project|counter_16b:inst776
clock => count[0]~reg0.CLK
clock => count[1]~reg0.CLK
clock => count[2]~reg0.CLK
clock => count[3]~reg0.CLK
clock => count[4]~reg0.CLK
clock => count[5]~reg0.CLK
clock => count[6]~reg0.CLK
clock => count[7]~reg0.CLK
clock => count[8]~reg0.CLK
clock => count[9]~reg0.CLK
clock => count[10]~reg0.CLK
clock => count[11]~reg0.CLK
clock => count[12]~reg0.CLK
clock => count[13]~reg0.CLK
clock => count[14]~reg0.CLK
clock => count[15]~reg0.CLK
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[4] <= count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[5] <= count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[6] <= count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[7] <= count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[8] <= count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[9] <= count[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[10] <= count[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[11] <= count[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[12] <= count[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[13] <= count[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[14] <= count[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[15] <= count[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
resetn => count.OUTPUTSELECT
enable => always0.IN1


|Test_Project|Stopwatch_CNTRL:inst67
button => enable~reg0.CLK
reset => enable~reg0.ACLR
enable <= enable~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Test_Project|SevenSegDecoder:inst8
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Test_Project|SevenSegDecoder:inst7
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Test_Project|SevenSegDecoder:inst6
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Test_Project|SevenSegDecoder:inst10
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


