// Seed: 2554658168
module module_0 (
    input  uwire id_0,
    output wor   id_1,
    output uwire id_2,
    input  tri0  id_3,
    input  wand  id_4,
    output wor   id_5
);
  logic [-1 'b0 : 1] id_7;
  wire id_8, id_9, id_10, id_11, id_12;
endmodule
module module_1 #(
    parameter id_6 = 32'd31
) (
    input uwire id_0,
    input supply0 id_1,
    input supply1 id_2,
    output wand id_3,
    input wire id_4,
    input tri id_5,
    input tri0 _id_6,
    input tri0 id_7,
    output wire id_8
);
  always @(posedge id_2) begin : LABEL_0
    $signed(35);
    ;
  end
  logic [id_6 : -1] id_10;
  wire id_11;
  ;
  module_0 modCall_1 (
      id_5,
      id_8,
      id_3,
      id_1,
      id_4,
      id_8
  );
  assign id_3 = -1'b0;
endmodule
