GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\src\filter.v'
Analyzing Verilog file 'C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\src\gowin_clkdiv\gowin_clkdiv0.v'
Analyzing Verilog file 'C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\src\gowin_clkdiv\gowin_clkdiv1.v'
Analyzing Verilog file 'C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\src\gowin_dpb\blk_mem_gen_2.v'
Analyzing Verilog file 'C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\src\gowin_dpb\blk_mem_gen_4.v'
Analyzing Verilog file 'C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\src\gowin_dpb\gowin_dpb0.v'
Analyzing Verilog file 'C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\src\gowin_dpb\gowin_dpb1.v'
Analyzing Verilog file 'C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\src\gowin_prom\blk_mem_gen_3.v'
Analyzing Verilog file 'C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\src\gowin_rpll\gowin_rpll0.v'
Analyzing Verilog file 'C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\src\main.v'
Analyzing Verilog file 'C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\src\trigger.v'
Compiling module 'main'("C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\src\main.v":3)
Compiling module 'Gowin_rPLL'("C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\src\gowin_rpll\gowin_rpll.v":9)
Compiling module 'filter'("C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\src\filter.v":3)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\src\main.v":171)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\src\main.v":394)
NOTE  (EX0101) : Current top module is "main"
WARN  (EX0211) : The output port "led[5]" of module "main" has no driver("C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\src\main.v":23)
WARN  (EX0211) : The output port "led[4]" of module "main" has no driver("C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\src\main.v":23)
WARN  (EX0211) : The output port "led[3]" of module "main" has no driver("C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\src\main.v":23)
WARN  (EX0211) : The output port "led[2]" of module "main" has no driver("C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\src\main.v":23)
WARN  (EX0211) : The output port "led[1]" of module "main" has no driver("C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\src\main.v":23)
WARN  (EX0211) : The output port "led[0]" of module "main" has no driver("C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\src\main.v":23)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input sw is unused("C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\src\main.v":22)
WARN  (CV0003) : Output "led[0]" has undriven bits, assigning undriven bits to Z, simulation mismatch possible("C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\src\main.v":23)
WARN  (CV0003) : Output "led[1]" has undriven bits, assigning undriven bits to Z, simulation mismatch possible("C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\src\main.v":23)
WARN  (CV0003) : Output "led[2]" has undriven bits, assigning undriven bits to Z, simulation mismatch possible("C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\src\main.v":23)
WARN  (CV0003) : Output "led[3]" has undriven bits, assigning undriven bits to Z, simulation mismatch possible("C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\src\main.v":23)
WARN  (CV0003) : Output "led[4]" has undriven bits, assigning undriven bits to Z, simulation mismatch possible("C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\src\main.v":23)
WARN  (CV0003) : Output "led[5]" has undriven bits, assigning undriven bits to Z, simulation mismatch possible("C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\src\main.v":23)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\impl\gwsynthesis\TRS-IO.vg" completed
[100%] Generate report file "C:\git\TRS-IO-M3\src\fpga\m3\v2.1\TRS-IO\impl\gwsynthesis\TRS-IO_syn.rpt.html" completed
GowinSynthesis finish
