
ubuntu-preinstalled/aa-enabled:     file format elf32-littlearm


Disassembly of section .init:

00000be4 <.init>:
 be4:	push	{r3, lr}
 be8:	bl	1094 <closedir@plt+0x218>
 bec:	pop	{r3, pc}

Disassembly of section .plt:

00000bf0 <calloc@plt-0x14>:
 bf0:	push	{lr}		; (str lr, [sp, #-4]!)
 bf4:	ldr	lr, [pc, #4]	; c00 <calloc@plt-0x4>
 bf8:	add	lr, pc, lr
 bfc:	ldr	pc, [lr, #8]!
 c00:	strdeq	r2, [r1], -r8

00000c04 <calloc@plt>:
 c04:	add	ip, pc, #0, 12
 c08:	add	ip, ip, #73728	; 0x12000
 c0c:	ldr	pc, [ip, #760]!	; 0x2f8

00000c10 <strstr@plt>:
 c10:	add	ip, pc, #0, 12
 c14:	add	ip, ip, #73728	; 0x12000
 c18:	ldr	pc, [ip, #752]!	; 0x2f0

00000c1c <strcmp@plt>:
 c1c:	add	ip, pc, #0, 12
 c20:	add	ip, ip, #73728	; 0x12000
 c24:	ldr	pc, [ip, #744]!	; 0x2e8

00000c28 <__cxa_finalize@plt>:
 c28:	add	ip, pc, #0, 12
 c2c:	add	ip, ip, #73728	; 0x12000
 c30:	ldr	pc, [ip, #736]!	; 0x2e0

00000c34 <rewinddir@plt>:
 c34:	add	ip, pc, #0, 12
 c38:	add	ip, ip, #73728	; 0x12000
 c3c:	ldr	pc, [ip, #728]!	; 0x2d8

00000c40 <secure_getenv@plt>:
 c40:	add	ip, pc, #0, 12
 c44:	add	ip, ip, #73728	; 0x12000
 c48:	ldr	pc, [ip, #720]!	; 0x2d0

00000c4c <read@plt>:
 c4c:	add	ip, pc, #0, 12
 c50:	add	ip, ip, #73728	; 0x12000
 c54:	ldr	pc, [ip, #712]!	; 0x2c8

00000c58 <free@plt>:
 c58:			; <UNDEFINED> instruction: 0xe7fd4778
 c5c:	add	ip, pc, #0, 12
 c60:	add	ip, ip, #73728	; 0x12000
 c64:	ldr	pc, [ip, #700]!	; 0x2bc

00000c68 <memcpy@plt>:
 c68:	add	ip, pc, #0, 12
 c6c:	add	ip, ip, #73728	; 0x12000
 c70:	ldr	pc, [ip, #692]!	; 0x2b4

00000c74 <dcgettext@plt>:
 c74:	add	ip, pc, #0, 12
 c78:	add	ip, ip, #73728	; 0x12000
 c7c:	ldr	pc, [ip, #684]!	; 0x2ac

00000c80 <openat@plt>:
 c80:	add	ip, pc, #0, 12
 c84:	add	ip, ip, #73728	; 0x12000
 c88:	ldr	pc, [ip, #676]!	; 0x2a4

00000c8c <__stack_chk_fail@plt>:
 c8c:	add	ip, pc, #0, 12
 c90:	add	ip, ip, #73728	; 0x12000
 c94:	ldr	pc, [ip, #668]!	; 0x29c

00000c98 <realloc@plt>:
 c98:			; <UNDEFINED> instruction: 0xe7fd4778
 c9c:	add	ip, pc, #0, 12
 ca0:	add	ip, ip, #73728	; 0x12000
 ca4:	ldr	pc, [ip, #656]!	; 0x290

00000ca8 <dup@plt>:
 ca8:	add	ip, pc, #0, 12
 cac:	add	ip, ip, #73728	; 0x12000
 cb0:	ldr	pc, [ip, #648]!	; 0x288

00000cb4 <__fxstatat@plt>:
 cb4:	add	ip, pc, #0, 12
 cb8:	add	ip, ip, #73728	; 0x12000
 cbc:	ldr	pc, [ip, #640]!	; 0x280

00000cc0 <textdomain@plt>:
 cc0:	add	ip, pc, #0, 12
 cc4:	add	ip, ip, #73728	; 0x12000
 cc8:	ldr	pc, [ip, #632]!	; 0x278

00000ccc <__xstat@plt>:
 ccc:	add	ip, pc, #0, 12
 cd0:	add	ip, ip, #73728	; 0x12000
 cd4:	ldr	pc, [ip, #624]!	; 0x270

00000cd8 <getsockopt@plt>:
 cd8:	add	ip, pc, #0, 12
 cdc:	add	ip, ip, #73728	; 0x12000
 ce0:	ldr	pc, [ip, #616]!	; 0x268

00000ce4 <__vsyslog_chk@plt>:
 ce4:	add	ip, pc, #0, 12
 ce8:	add	ip, ip, #73728	; 0x12000
 cec:	ldr	pc, [ip, #608]!	; 0x260

00000cf0 <strcpy@plt>:
 cf0:	add	ip, pc, #0, 12
 cf4:	add	ip, ip, #73728	; 0x12000
 cf8:	ldr	pc, [ip, #600]!	; 0x258

00000cfc <getmntent@plt>:
 cfc:	add	ip, pc, #0, 12
 d00:	add	ip, ip, #73728	; 0x12000
 d04:	ldr	pc, [ip, #592]!	; 0x250

00000d08 <malloc@plt>:
 d08:	add	ip, pc, #0, 12
 d0c:	add	ip, ip, #73728	; 0x12000
 d10:	ldr	pc, [ip, #584]!	; 0x248

00000d14 <__libc_start_main@plt>:
 d14:	add	ip, pc, #0, 12
 d18:	add	ip, ip, #73728	; 0x12000
 d1c:	ldr	pc, [ip, #576]!	; 0x240

00000d20 <strerror@plt>:
 d20:	add	ip, pc, #0, 12
 d24:	add	ip, ip, #73728	; 0x12000
 d28:	ldr	pc, [ip, #568]!	; 0x238

00000d2c <__vfprintf_chk@plt>:
 d2c:	add	ip, pc, #0, 12
 d30:	add	ip, ip, #73728	; 0x12000
 d34:	ldr	pc, [ip, #560]!	; 0x230

00000d38 <pthread_once@plt>:
 d38:	add	ip, pc, #0, 12
 d3c:	add	ip, ip, #73728	; 0x12000
 d40:	ldr	pc, [ip, #552]!	; 0x228

00000d44 <closelog@plt>:
 d44:	add	ip, pc, #0, 12
 d48:	add	ip, ip, #73728	; 0x12000
 d4c:	ldr	pc, [ip, #544]!	; 0x220

00000d50 <__gmon_start__@plt>:
 d50:	add	ip, pc, #0, 12
 d54:	add	ip, ip, #73728	; 0x12000
 d58:	ldr	pc, [ip, #536]!	; 0x218

00000d5c <open@plt>:
 d5c:	add	ip, pc, #0, 12
 d60:	add	ip, ip, #73728	; 0x12000
 d64:	ldr	pc, [ip, #528]!	; 0x210

00000d68 <exit@plt>:
 d68:	add	ip, pc, #0, 12
 d6c:	add	ip, ip, #73728	; 0x12000
 d70:	ldr	pc, [ip, #520]!	; 0x208

00000d74 <syscall@plt>:
 d74:	add	ip, pc, #0, 12
 d78:	add	ip, ip, #73728	; 0x12000
 d7c:	ldr	pc, [ip, #512]!	; 0x200

00000d80 <strlen@plt>:
 d80:	add	ip, pc, #0, 12
 d84:	add	ip, ip, #73728	; 0x12000
 d88:	ldr	pc, [ip, #504]!	; 0x1f8

00000d8c <__errno_location@plt>:
 d8c:	add	ip, pc, #0, 12
 d90:	add	ip, ip, #73728	; 0x12000
 d94:	ldr	pc, [ip, #496]!	; 0x1f0

00000d98 <__sprintf_chk@plt>:
 d98:	add	ip, pc, #0, 12
 d9c:	add	ip, ip, #73728	; 0x12000
 da0:	ldr	pc, [ip, #488]!	; 0x1e8

00000da4 <__isoc99_sscanf@plt>:
 da4:	add	ip, pc, #0, 12
 da8:	add	ip, ip, #73728	; 0x12000
 dac:	ldr	pc, [ip, #480]!	; 0x1e0

00000db0 <__vasprintf_chk@plt>:
 db0:	add	ip, pc, #0, 12
 db4:	add	ip, ip, #73728	; 0x12000
 db8:	ldr	pc, [ip, #472]!	; 0x1d8

00000dbc <memset@plt>:
 dbc:	add	ip, pc, #0, 12
 dc0:	add	ip, ip, #73728	; 0x12000
 dc4:	ldr	pc, [ip, #464]!	; 0x1d0

00000dc8 <__printf_chk@plt>:
 dc8:	add	ip, pc, #0, 12
 dcc:	add	ip, ip, #73728	; 0x12000
 dd0:	ldr	pc, [ip, #456]!	; 0x1c8

00000dd4 <write@plt>:
 dd4:	add	ip, pc, #0, 12
 dd8:	add	ip, ip, #73728	; 0x12000
 ddc:	ldr	pc, [ip, #448]!	; 0x1c0

00000de0 <fclose@plt>:
 de0:	add	ip, pc, #0, 12
 de4:	add	ip, ip, #73728	; 0x12000
 de8:	ldr	pc, [ip, #440]!	; 0x1b8

00000dec <strnlen@plt>:
 dec:	add	ip, pc, #0, 12
 df0:	add	ip, ip, #73728	; 0x12000
 df4:	ldr	pc, [ip, #432]!	; 0x1b0

00000df8 <endmntent@plt>:
 df8:	add	ip, pc, #0, 12
 dfc:	add	ip, ip, #73728	; 0x12000
 e00:	ldr	pc, [ip, #424]!	; 0x1a8

00000e04 <setlocale@plt>:
 e04:	add	ip, pc, #0, 12
 e08:	add	ip, ip, #73728	; 0x12000
 e0c:	ldr	pc, [ip, #416]!	; 0x1a0

00000e10 <readdir@plt>:
 e10:	add	ip, pc, #0, 12
 e14:	add	ip, ip, #73728	; 0x12000
 e18:	ldr	pc, [ip, #408]!	; 0x198

00000e1c <fdopendir@plt>:
 e1c:	add	ip, pc, #0, 12
 e20:	add	ip, ip, #73728	; 0x12000
 e24:	ldr	pc, [ip, #400]!	; 0x190

00000e28 <openlog@plt>:
 e28:	add	ip, pc, #0, 12
 e2c:	add	ip, ip, #73728	; 0x12000
 e30:	ldr	pc, [ip, #392]!	; 0x188

00000e34 <qsort@plt>:
 e34:	add	ip, pc, #0, 12
 e38:	add	ip, ip, #73728	; 0x12000
 e3c:	ldr	pc, [ip, #384]!	; 0x180

00000e40 <setmntent@plt>:
 e40:	add	ip, pc, #0, 12
 e44:	add	ip, ip, #73728	; 0x12000
 e48:	ldr	pc, [ip, #376]!	; 0x178

00000e4c <bindtextdomain@plt>:
 e4c:	add	ip, pc, #0, 12
 e50:	add	ip, ip, #73728	; 0x12000
 e54:	ldr	pc, [ip, #368]!	; 0x170

00000e58 <strncmp@plt>:
 e58:	add	ip, pc, #0, 12
 e5c:	add	ip, ip, #73728	; 0x12000
 e60:	ldr	pc, [ip, #360]!	; 0x168

00000e64 <abort@plt>:
 e64:	add	ip, pc, #0, 12
 e68:	add	ip, ip, #73728	; 0x12000
 e6c:	ldr	pc, [ip, #352]!	; 0x160

00000e70 <close@plt>:
 e70:	add	ip, pc, #0, 12
 e74:	add	ip, ip, #73728	; 0x12000
 e78:	ldr	pc, [ip, #344]!	; 0x158

00000e7c <closedir@plt>:
 e7c:	add	ip, pc, #0, 12
 e80:	add	ip, ip, #73728	; 0x12000
 e84:	ldr	pc, [ip, #336]!	; 0x150

Disassembly of section .text:

00000e88 <reallocarray@@Base-0x13c4>:
     e88:			; <UNDEFINED> instruction: 0x460eb570
     e8c:	addlt	r4, r2, r0, ror #18
     e90:	strmi	r4, [r5], -r0, ror #24
     e94:	andcs	r4, r5, r9, ror r4
     e98:	svc	0x00b4f7ff
     e9c:	ldmdbmi	lr, {r2, r3, r4, r5, r6, sl, lr}^
     ea0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
     ea4:	svc	0x00d2f7ff
     ea8:			; <UNDEFINED> instruction: 0xf7ff4620
     eac:	stccs	15, cr14, [r2, #-40]	; 0xffffffd8
     eb0:	tstle	ip, pc, lsr ip
     eb4:	ldmdbmi	r9, {r2, r4, r5, r6, fp, sp, lr}^
     eb8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
     ebc:	mcr	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     ec0:	ldmdbmi	r7, {r7, r8, r9, ip, sp, pc}^
     ec4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
     ec8:	mcr	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     ecc:	ldmdbmi	r5, {r4, r6, r8, r9, ip, sp, pc}^
     ed0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
     ed4:	mcr	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     ed8:	ldmdbmi	r3, {r4, r5, r8, ip, sp, pc}^
     edc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
     ee0:	mrc	7, 4, APSR_nzcv, cr12, cr15, {7}
     ee4:	cmple	pc, r0, lsl #16
     ee8:			; <UNDEFINED> instruction: 0xf0006830
     eec:			; <UNDEFINED> instruction: 0xf000f937
     ef0:	strmi	pc, [r4], -r1, lsr #21
     ef4:			; <UNDEFINED> instruction: 0xf7ffbb50
     ef8:	stmdavs	r5, {r1, r3, r6, r8, r9, sl, fp, sp, lr, pc}
     efc:	subsle	r2, pc, r6, lsr #26
     f00:	stccs	12, cr13, [r2, #-268]	; 0xfffffef4
     f04:	stccs	0, cr13, [sp, #-412]	; 0xfffffe64
     f08:	stmdbmi	r8, {r0, r1, r3, r5, r8, ip, lr, pc}^
     f0c:	andcs	r2, r0, r5, lsl #4
     f10:			; <UNDEFINED> instruction: 0xf7ff4479
     f14:			; <UNDEFINED> instruction: 0x4601eeb0
     f18:			; <UNDEFINED> instruction: 0xf7ff2001
     f1c:	andcs	lr, r4, r6, asr pc
     f20:	svc	0x0022f7ff
     f24:	blx	fe1bcf2c <reallocarray@@Base+0xfe1bace0>
     f28:	rsble	r2, r1, r0, lsl #16
     f2c:			; <UNDEFINED> instruction: 0xf7ff2000
     f30:	ldmdbmi	pc!, {r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
     f34:	andcs	r2, r0, r5, lsl #4
     f38:			; <UNDEFINED> instruction: 0xf7ff4479
     f3c:			; <UNDEFINED> instruction: 0x4601ee9c
     f40:			; <UNDEFINED> instruction: 0xf7ff2001
     f44:	ldmdavs	r0!, {r1, r6, r8, r9, sl, fp, sp, lr, pc}
     f48:			; <UNDEFINED> instruction: 0xf908f000
     f4c:	andcs	r4, r5, #933888	; 0xe4000
     f50:	ldrbtmi	r2, [r9], #-0
     f54:	mcr	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     f58:	andcs	r4, r1, r1, lsl #12
     f5c:	svc	0x0034f7ff
     f60:	stccs	7, cr14, [r1, #-912]	; 0xfffffc70
     f64:	ldmdbmi	r4!, {r0, r4, r6, r7, ip, lr, pc}
     f68:	andcs	r2, r0, r5, lsl #4
     f6c:			; <UNDEFINED> instruction: 0xf7ff4479
     f70:	andls	lr, r1, r2, lsl #29
     f74:			; <UNDEFINED> instruction: 0xf7ff4628
     f78:	stmdbls	r1, {r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
     f7c:	andcs	r4, r1, r2, lsl #12
     f80:	svc	0x0022f7ff
     f84:			; <UNDEFINED> instruction: 0xf7ff2040
     f88:	ldclcs	14, cr14, [sp, #-960]!	; 0xfffffc40
     f8c:	stmdbmi	fp!, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}
     f90:	andcs	r4, r5, #32, 12	; 0x2000000
     f94:			; <UNDEFINED> instruction: 0xf7ff4479
     f98:	strmi	lr, [r1], -lr, ror #28
     f9c:			; <UNDEFINED> instruction: 0xf7ff2001
     fa0:	andcs	lr, r1, r4, lsl pc
     fa4:	mcr	7, 7, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     fa8:	andcs	r4, r5, #606208	; 0x94000
     fac:	ldrbtmi	r2, [r9], #-0
     fb0:	mcr	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     fb4:			; <UNDEFINED> instruction: 0x46016872
     fb8:			; <UNDEFINED> instruction: 0xf7ff2001
     fbc:	ldr	lr, [r3, r6, lsl #30]
     fc0:	strtmi	r4, [r0], -r0, lsr #18
     fc4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
     fc8:	mrc	7, 2, APSR_nzcv, cr4, cr15, {7}
     fcc:	andcs	r4, r1, r1, lsl #12
     fd0:	mrc	7, 7, APSR_nzcv, cr10, cr15, {7}
     fd4:	ldmdbmi	ip, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
     fd8:	andcs	r4, r5, #32, 12	; 0x2000000
     fdc:			; <UNDEFINED> instruction: 0xf7ff4479
     fe0:	strmi	lr, [r1], -sl, asr #28
     fe4:			; <UNDEFINED> instruction: 0xf7ff2001
     fe8:	strdcs	lr, [r3], -r0
     fec:	mrc	7, 5, APSR_nzcv, cr12, cr15, {7}
     ff0:	mcr	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     ff4:	blcs	99b008 <reallocarray@@Base+0x998dbc>
     ff8:	stcle	0, cr13, [r6], {211}	; 0xd3
     ffc:	rscsle	r2, r4, r2, lsl #22
    1000:	addle	r2, ip, sp, lsl #22
    1004:	addle	r2, sl, r1, lsl #22
    1008:	blcs	1f7af00 <reallocarray@@Base+0x1f78cb4>
    100c:	ldr	sp, [r9, r9, asr #1]!
    1010:	andeq	r1, r0, ip, lsr #22
    1014:	andeq	r1, r0, r8, asr #21
    1018:	andeq	r1, r0, lr, lsr #21
    101c:	ldrdeq	r1, [r0], -sl
    1020:	ldrdeq	r1, [r0], -r6
    1024:	andeq	r1, r0, lr, asr #21
    1028:	andeq	r1, r0, sl, asr #21
    102c:	andeq	r1, r0, ip, lsl fp
    1030:	andeq	r1, r0, r8, lsr sl
    1034:	andeq	r1, r0, r6, lsr #22
    1038:	andeq	r1, r0, r0, lsl #22
    103c:	andeq	r1, r0, r4, asr sl
    1040:	strdeq	r1, [r0], -lr
    1044:	strdeq	r1, [r0], -lr
    1048:	andeq	r1, r0, r4, lsr #20
    104c:	bleq	3d190 <reallocarray@@Base+0x3af44>
    1050:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1054:	strbtmi	fp, [sl], -r2, lsl #24
    1058:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    105c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1060:	ldrmi	sl, [sl], #776	; 0x308
    1064:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1068:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    106c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1070:			; <UNDEFINED> instruction: 0xf85a4b06
    1074:	stmdami	r6, {r0, r1, ip, sp}
    1078:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    107c:	mcr	7, 2, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    1080:	mrc	7, 7, APSR_nzcv, cr0, cr15, {7}
    1084:	andeq	r1, r1, r4, ror lr
    1088:	andeq	r0, r0, r0, ror #1
    108c:	strdeq	r0, [r0], -r8
    1090:	strdeq	r0, [r0], -ip
    1094:	ldr	r3, [pc, #20]	; 10b0 <closedir@plt+0x234>
    1098:	ldr	r2, [pc, #20]	; 10b4 <closedir@plt+0x238>
    109c:	add	r3, pc, r3
    10a0:	ldr	r2, [r3, r2]
    10a4:	cmp	r2, #0
    10a8:	bxeq	lr
    10ac:	b	d50 <__gmon_start__@plt>
    10b0:	andeq	r1, r1, r4, asr lr
    10b4:	strdeq	r0, [r0], -r4
    10b8:	blmi	1d30d8 <reallocarray@@Base+0x1d0e8c>
    10bc:	bmi	1d22a4 <reallocarray@@Base+0x1d0058>
    10c0:	addmi	r4, r3, #2063597568	; 0x7b000000
    10c4:	andle	r4, r3, sl, ror r4
    10c8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    10cc:	ldrmi	fp, [r8, -r3, lsl #2]
    10d0:	svclt	0x00004770
    10d4:	andeq	r1, r1, r4, ror #31
    10d8:	andeq	r1, r1, r0, ror #31
    10dc:	andeq	r1, r1, r0, lsr lr
    10e0:	andeq	r0, r0, r8, ror #1
    10e4:	stmdbmi	r9, {r3, fp, lr}
    10e8:	bmi	2522d0 <reallocarray@@Base+0x250084>
    10ec:	bne	2522d8 <reallocarray@@Base+0x25008c>
    10f0:	svceq	0x00cb447a
    10f4:			; <UNDEFINED> instruction: 0x01a1eb03
    10f8:	andle	r1, r3, r9, asr #32
    10fc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1100:	ldrmi	fp, [r8, -r3, lsl #2]
    1104:	svclt	0x00004770
    1108:			; <UNDEFINED> instruction: 0x00011fb8
    110c:			; <UNDEFINED> instruction: 0x00011fb4
    1110:	andeq	r1, r1, r4, lsl #28
    1114:	andeq	r0, r0, r4, lsl #2
    1118:	blmi	2ae540 <reallocarray@@Base+0x2ac2f4>
    111c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1120:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1124:	blmi	26f6d8 <reallocarray@@Base+0x26d48c>
    1128:	ldrdlt	r5, [r3, -r3]!
    112c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1130:			; <UNDEFINED> instruction: 0xf7ff6818
    1134:			; <UNDEFINED> instruction: 0xf7ffed7a
    1138:	blmi	1c103c <reallocarray@@Base+0x1bedf0>
    113c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1140:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1144:	andeq	r1, r1, r2, lsl #31
    1148:	ldrdeq	r1, [r1], -r4
    114c:	andeq	r0, r0, r4, ror #1
    1150:	ldrdeq	r1, [r1], -r2
    1154:	andeq	r1, r1, r2, ror #30
    1158:	svclt	0x0000e7c4
    115c:	andcs	r4, r5, #114688	; 0x1c000
    1160:	andcs	r4, r0, r4, lsl #12
    1164:	strlt	r4, [r8, #-1145]	; 0xfffffb87
    1168:	stc	7, cr15, [r4, #1020]	; 0x3fc
    116c:	strmi	r4, [r1], -r2, lsr #12
    1170:			; <UNDEFINED> instruction: 0xf7ff2001
    1174:	andcs	lr, r1, sl, lsr #28
    1178:	ldcl	7, cr15, [r6, #1020]!	; 0x3fc
    117c:	andeq	r1, r0, ip, ror r7
    1180:	mvnsmi	lr, sp, lsr #18
    1184:			; <UNDEFINED> instruction: 0x460c461e
    1188:			; <UNDEFINED> instruction: 0x4605b1f9
    118c:			; <UNDEFINED> instruction: 0x46174690
    1190:			; <UNDEFINED> instruction: 0x2c0abb0a
    1194:	stccs	0, cr13, [r3], {40}	; 0x28
    1198:	mcrne	13, 3, sp, cr0, cr7, {0}
    119c:	blcs	a58250 <reallocarray@@Base+0xa56004>
    11a0:	cdpne	15, 10, cr11, cr1, cr4, {0}
    11a4:	andle	r1, r2, ip, ror #16
    11a8:	stmdbcc	r1, {r0, r1, r2, r3, sp, lr, pc}
    11ac:	strtmi	sp, [r3], -lr
    11b0:	ldmdavc	sl, {r0, sl, fp, ip, sp}
    11b4:	mvnsle	r2, r0, lsr #20
    11b8:	bcs	a1f448 <reallocarray@@Base+0xa1d1fc>
    11bc:	strdcc	sp, [r2, -r5]
    11c0:	strtmi	r2, [r9], #-512	; 0xfffffe00
    11c4:	strtpl	r7, [sl], #-26	; 0xffffffe6
    11c8:	tstcs	r0, r7, lsl r0
    11cc:	tstlt	r6, r8, lsl #12
    11d0:	pop	{r0, r4, r5, sp, lr}
    11d4:	mcrne	1, 2, r8, cr11, cr0, {7}
    11d8:	stclpl	8, cr1, [r2], {199}	; 0xc7
    11dc:	svclt	0x000c2a0a
    11e0:	smladcs	r0, ip, r6, r4
    11e4:	bicsle	r2, r6, sl, lsl #24
    11e8:	strtmi	r4, [r2], -fp, lsl #18
    11ec:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    11f0:	mrc	7, 1, APSR_nzcv, cr2, cr15, {7}
    11f4:	bicsle	r2, r0, r0, lsl #16
    11f8:	stccs	6, cr4, [r0, #-4]
    11fc:	andcs	fp, r0, #12, 30	; 0x30
    1200:	andeq	pc, r1, #8
    1204:	svccs	0x00004628
    1208:	andcs	fp, r0, #8, 30
    120c:	sbcsle	r2, lr, r0, lsl #20
    1210:	eorsvc	r2, fp, r0, lsl #6
    1214:	svclt	0x0000e7db
    1218:	muleq	r0, r2, r8
    121c:	mvnsmi	lr, sp, lsr #18
    1220:	stcmi	6, cr4, [fp], #-608	; 0xfffffda0
    1224:	blmi	aed434 <reallocarray@@Base+0xaeb1e8>
    1228:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    122c:	movwls	r6, #6171	; 0x181b
    1230:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1234:	suble	r2, r1, r0, lsl #20
    1238:	stmdbmi	r7!, {r0, r1, r3, r9, sl, lr}
    123c:			; <UNDEFINED> instruction: 0x46024614
    1240:			; <UNDEFINED> instruction: 0x46684479
    1244:	strls	r2, [r0, -r0, lsl #14]
    1248:			; <UNDEFINED> instruction: 0xf8d8f001
    124c:	sfmle	f4, 4, [r2, #-736]!	; 0xfffffd20
    1250:	movwlt	r9, #28160	; 0x6e00
    1254:	ldrtmi	r2, [r0], -r1, lsl #2
    1258:	stc	7, cr15, [r0, #1020]	; 0x3fc
    125c:	strmi	r1, [r5], -r3, asr #24
    1260:			; <UNDEFINED> instruction: 0x4621d015
    1264:			; <UNDEFINED> instruction: 0xf7ff4642
    1268:	strmi	lr, [r0, #3510]	; 0xdb6
    126c:	eorle	r4, r0, r4, lsl #12
    1270:	stc	7, cr15, [ip, #1020]	; 0x3fc
    1274:	svclt	0x00143401
    1278:	stmdavs	r4, {r0, r1, r2, r6, sl, sp}
    127c:	svclt	0x00184607
    1280:	strtmi	r6, [r8], -r4
    1284:	ldrbcc	pc, [pc, #79]!	; 12db <closedir@plt+0x45f>	; <UNPREDICTABLE>
    1288:	ldcl	7, cr15, [r2, #1020]!	; 0x3fc
    128c:			; <UNDEFINED> instruction: 0x4630603c
    1290:	stcl	7, cr15, [r4], #1020	; 0x3fc
    1294:			; <UNDEFINED> instruction: 0xf04fe001
    1298:	bmi	40ea9c <reallocarray@@Base+0x40c850>
    129c:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    12a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    12a4:	subsmi	r9, sl, r1, lsl #22
    12a8:	strtmi	sp, [r8], -pc, lsl #2
    12ac:	pop	{r1, ip, sp, pc}
    12b0:			; <UNDEFINED> instruction: 0x462881f0
    12b4:			; <UNDEFINED> instruction: 0xf7ff463d
    12b8:	ubfx	lr, ip, #27, #9
    12bc:	stcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
    12c0:	ldrbcc	pc, [pc, #79]!	; 1317 <closedir@plt+0x49b>	; <UNPREDICTABLE>
    12c4:	andvs	r2, r3, r6, lsl r3
    12c8:			; <UNDEFINED> instruction: 0xf7ffe7e7
    12cc:	svclt	0x0000ece0
    12d0:	andeq	r1, r1, ip, asr #25
    12d4:	andeq	r0, r0, ip, ror #1
    12d8:	andeq	r1, r0, ip, asr #16
    12dc:	andeq	r1, r1, r6, asr ip
    12e0:	blmi	d13bb4 <reallocarray@@Base+0xd11968>
    12e4:	push	{r1, r3, r4, r5, r6, sl, lr}
    12e8:			; <UNDEFINED> instruction: 0xb09b43f0
    12ec:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    12f0:			; <UNDEFINED> instruction: 0xf04f9319
    12f4:	stmdacs	r0, {r8, r9}
    12f8:	stmdbmi	pc!, {r1, r2, r3, r6, ip, lr, pc}	; <UNPREDICTABLE>
    12fc:	stmdami	pc!, {r0, r7, r9, sl, lr}	; <UNPREDICTABLE>
    1300:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1304:	ldc	7, cr15, [ip, #1020]	; 0x3fc
    1308:	stmdacs	r0, {r0, r2, r9, sl, lr}
    130c:	cdpmi	0, 2, cr13, cr12, cr11, {2}
    1310:			; <UNDEFINED> instruction: 0xf8df2700
    1314:	ldrbtmi	r8, [lr], #-176	; 0xffffff50
    1318:			; <UNDEFINED> instruction: 0x462844f8
    131c:	stcl	7, cr15, [lr], #1020	; 0x3fc
    1320:	mvnlt	r4, r4, lsl #12
    1324:	ldrtmi	r6, [r1], -r0, lsr #17
    1328:			; <UNDEFINED> instruction: 0xf7ff9701
    132c:	stmdacs	r0, {r3, r4, r5, r6, sl, fp, sp, lr, pc}
    1330:	stmdavs	r2!, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}^
    1334:	strbmi	sl, [r1], -r1, lsl #16
    1338:			; <UNDEFINED> instruction: 0xf860f001
    133c:	blle	3cb344 <reallocarray@@Base+0x3c90f8>
    1340:	bge	a774c <reallocarray@@Base+0xa5500>
    1344:			; <UNDEFINED> instruction: 0xf7ff2003
    1348:	strmi	lr, [r4], -r2, asr #25
    134c:	stmdals	r1, {r3, r5, r6, r7, r8, ip, sp, pc}
    1350:	stc	7, cr15, [r4], {255}	; 0xff
    1354:			; <UNDEFINED> instruction: 0xf7ff4628
    1358:			; <UNDEFINED> instruction: 0x4604ecd2
    135c:	mvnle	r2, r0, lsl #16
    1360:			; <UNDEFINED> instruction: 0xf04f4628
    1364:			; <UNDEFINED> instruction: 0xf7ff34ff
    1368:			; <UNDEFINED> instruction: 0xf7ffed48
    136c:	movwcs	lr, #11536	; 0x2d10
    1370:	bmi	559384 <reallocarray@@Base+0x557138>
    1374:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    1378:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    137c:	subsmi	r9, sl, r9, lsl fp
    1380:			; <UNDEFINED> instruction: 0x4620d114
    1384:	pop	{r0, r1, r3, r4, ip, sp, pc}
    1388:	blls	62350 <reallocarray@@Base+0x60104>
    138c:			; <UNDEFINED> instruction: 0xf8c94628
    1390:			; <UNDEFINED> instruction: 0xf7ff3000
    1394:			; <UNDEFINED> instruction: 0xe7eced32
    1398:	ldcl	7, cr15, [r8], #1020	; 0x3fc
    139c:	ldrbtcc	pc, [pc], #79	; 13a4 <closedir@plt+0x528>	; <UNPREDICTABLE>
    13a0:	andvs	r2, r3, r6, lsl r3
    13a4:			; <UNDEFINED> instruction: 0xf04fe7e5
    13a8:			; <UNDEFINED> instruction: 0xe7e234ff
    13ac:	stcl	7, cr15, [lr], #-1020	; 0xfffffc04
    13b0:	andeq	r1, r1, r0, lsl ip
    13b4:	andeq	r0, r0, ip, ror #1
    13b8:	andeq	r1, r0, r0, lsr #15
    13bc:	andeq	r1, r0, r2, lsr #15
    13c0:	muleq	r0, lr, r7
    13c4:	andeq	r1, r0, r8, lsr #15
    13c8:	andeq	r1, r1, lr, ror fp
    13cc:	blmi	553c24 <reallocarray@@Base+0x5519d8>
    13d0:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    13d4:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    13d8:	ldmdavs	fp, {r3, r5, r6, r9, sl, lr}
    13dc:			; <UNDEFINED> instruction: 0xf04f9301
    13e0:			; <UNDEFINED> instruction: 0xf7ff0300
    13e4:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    13e8:			; <UNDEFINED> instruction: 0x4c0fdb0e
    13ec:	ldrbtmi	r4, [ip], #-2319	; 0xfffff6f1
    13f0:	ldrbtmi	r9, [r9], #-2560	; 0xfffff600
    13f4:			; <UNDEFINED> instruction: 0xf0014620
    13f8:	stmdacs	r0, {r0, fp, ip, sp, lr, pc}
    13fc:	svclt	0x00bc9800
    1400:	eorvs	r2, r3, r0, lsl #6
    1404:	stc	7, cr15, [sl], #-1020	; 0xfffffc04
    1408:	blmi	193c34 <reallocarray@@Base+0x1919e8>
    140c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1410:	blls	5b480 <reallocarray@@Base+0x59234>
    1414:	qaddle	r4, sl, r1
    1418:	ldclt	0, cr11, [r0, #-8]
    141c:	ldc	7, cr15, [r6], #-1020	; 0xfffffc04
    1420:	andeq	r1, r1, r4, lsr #22
    1424:	andeq	r0, r0, ip, ror #1
    1428:			; <UNDEFINED> instruction: 0x00011cb6
    142c:	ldrdeq	r1, [r0], -sl
    1430:	andeq	r1, r1, r8, ror #21
    1434:	blmi	993cd0 <reallocarray@@Base+0x991a84>
    1438:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    143c:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    1440:	ldmdavs	fp, {r0, fp, sp, pc}
    1444:			; <UNDEFINED> instruction: 0xf04f9303
    1448:			; <UNDEFINED> instruction: 0xf7ff0300
    144c:	stmdacs	r0, {r0, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    1450:	stmdami	r0!, {r4, r5, ip, lr, pc}
    1454:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    1458:	stc	7, cr15, [r0], {255}	; 0xff
    145c:			; <UNDEFINED> instruction: 0xf7ff4604
    1460:	stclne	12, cr14, [r3], #-600	; 0xfffffda8
    1464:	eorle	r4, r0, r5, lsl #12
    1468:	andcs	sl, r2, #32768	; 0x8000
    146c:			; <UNDEFINED> instruction: 0xf7ff4620
    1470:	stmdavs	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    1474:	strtmi	r4, [r0], -r3, lsl #12
    1478:			; <UNDEFINED> instruction: 0xf7ff461c
    147c:	stccs	12, cr14, [r0], {250}	; 0xfa
    1480:	ldcle	0, cr6, [r5, #-184]	; 0xffffff48
    1484:	mulcc	r8, sp, r8
    1488:	svclt	0x000b2b59
    148c:	andcs	r2, r0, r0
    1490:	cmncs	sp, #134217728	; 0x8000000
    1494:	bmi	419548 <reallocarray@@Base+0x4172fc>
    1498:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    149c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    14a0:	subsmi	r9, sl, r3, lsl #22
    14a4:	andlt	sp, r4, pc, lsl #2
    14a8:	stmdavs	r3, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    14ac:	andle	r2, r6, r2, lsl #22
    14b0:	ldrb	r2, [r0, r0]!
    14b4:			; <UNDEFINED> instruction: 0xf7ff9801
    14b8:	ldrdcs	lr, [r1], -r2
    14bc:			; <UNDEFINED> instruction: 0x2326e7eb
    14c0:	eorvs	r2, fp, r0
    14c4:			; <UNDEFINED> instruction: 0xf7ffe7e7
    14c8:	svclt	0x0000ebe2
    14cc:			; <UNDEFINED> instruction: 0x00011abc
    14d0:	andeq	r0, r0, ip, ror #1
    14d4:	andeq	r1, r0, r2, lsl #13
    14d8:	andeq	r1, r1, sl, asr sl
    14dc:	addlt	fp, r2, r0, lsl r5
    14e0:	tstls	r1, r4, lsl #12
    14e4:	mcrr	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    14e8:	andcs	r9, r1, #1024	; 0x400
    14ec:	strtmi	r4, [r0], -r1, lsl #12
    14f0:	pop	{r1, ip, sp, pc}
    14f4:			; <UNDEFINED> instruction: 0xe6434010
    14f8:	ldrbmi	lr, [r0, sp, lsr #18]!
    14fc:	vstrmi	d18, [r4, #-0]
    1500:	mcrrmi	0, 8, fp, r4, cr2
    1504:	strcs	fp, [r0, -r8, asr #31]
    1508:	svclt	0x00d8447d
    150c:	bcs	b118 <reallocarray@@Base+0x8ecc>
    1510:	strcs	fp, [r1, -r8, lsl #30]
    1514:	ldrdge	pc, [r8], -sp	; <UNPREDICTABLE>
    1518:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
    151c:			; <UNDEFINED> instruction: 0xf04f9401
    1520:	svccs	0x00000400
    1524:			; <UNDEFINED> instruction: 0x461dd15a
    1528:	ldmdbmi	fp!, {r0, r1, r3, r9, sl, lr}
    152c:			; <UNDEFINED> instruction: 0x46024691
    1530:	ldrbtmi	r4, [r9], #-1640	; 0xfffff998
    1534:			; <UNDEFINED> instruction: 0xf0009700
    1538:	stmdacs	r0, {r0, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    153c:	stcls	13, cr13, [r0], {68}	; 0x44
    1540:	suble	r2, r1, r0, lsl #24
    1544:			; <UNDEFINED> instruction: 0x46204639
    1548:	stc	7, cr15, [r8], {255}	; 0xff
    154c:	strtmi	r4, [r0], -r0, lsl #13
    1550:	bl	fe13f554 <reallocarray@@Base+0xfe13d308>
    1554:	svccc	0x00fff1b8
    1558:			; <UNDEFINED> instruction: 0x464ed036
    155c:	blne	b79570 <reallocarray@@Base+0xb77324>
    1560:	strtmi	r4, [r7], #-1062	; 0xfffffbda
    1564:			; <UNDEFINED> instruction: 0x462ad433
    1568:			; <UNDEFINED> instruction: 0x46404631
    156c:	bl	1bbf570 <reallocarray@@Base+0x1bbd324>
    1570:	ldclle	14, cr1, [r4], #16
    1574:	biclt	sp, r7, r9, lsr r1
    1578:	movweq	lr, #31497	; 0x7b09
    157c:	stccc	8, cr15, [r1], {19}
    1580:	blcs	2adbf4 <reallocarray@@Base+0x2ab9a8>
    1584:	tstlt	r5, #3
    1588:	andmi	pc, r7, r9, lsl #16
    158c:	ldrbmi	r3, [r3], -r1, lsl #14
    1590:	ldrtmi	r2, [r9], -r1, lsl #4
    1594:			; <UNDEFINED> instruction: 0xf7ff4648
    1598:	strmi	pc, [r1, #3571]	; 0xdf3
    159c:			; <UNDEFINED> instruction: 0xf7ffd005
    15a0:			; <UNDEFINED> instruction: 0xf04febf6
    15a4:	tstcs	r6, #66846720	; 0x3fc0000
    15a8:	strbmi	r6, [r0], -r3
    15ac:	stcl	7, cr15, [r0], #-1020	; 0xfffffc04
    15b0:	blmi	613e20 <reallocarray@@Base+0x611bd4>
    15b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    15b8:	blls	5b628 <reallocarray@@Base+0x593dc>
    15bc:	qsuble	r4, sl, r4
    15c0:	andlt	r4, r2, r8, lsr r6
    15c4:			; <UNDEFINED> instruction: 0x87f0e8bd
    15c8:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    15cc:			; <UNDEFINED> instruction: 0xf7ffe7f0
    15d0:			; <UNDEFINED> instruction: 0xf04febde
    15d4:			; <UNDEFINED> instruction: 0x232237ff
    15d8:	strb	r6, [r6, r3]!
    15dc:	bl	ff5bf5e0 <reallocarray@@Base+0xff5bd394>
    15e0:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    15e4:	andvs	r2, r3, r6, lsl r3
    15e8:			; <UNDEFINED> instruction: 0xf7ffe7e2
    15ec:	strcc	lr, [r1], #-3024	; 0xfffff430
    15f0:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    15f4:	strbcs	fp, [r7], #-3860	; 0xfffff0ec
    15f8:	strmi	r6, [r5], -r4, lsl #16
    15fc:	andvs	fp, r4, r8, lsl pc
    1600:			; <UNDEFINED> instruction: 0xf7ff4640
    1604:	eorvs	lr, ip, r6, lsr ip
    1608:			; <UNDEFINED> instruction: 0xf7ffe7d2
    160c:	svclt	0x0000eb40
    1610:	andeq	r1, r1, ip, ror #19
    1614:	andeq	r0, r0, ip, ror #1
    1618:	andeq	r1, r0, sl, asr r5
    161c:	andeq	r1, r1, r0, asr #18
    1620:	ldrbmi	lr, [r0, sp, lsr #18]!
    1624:	bcs	2d834 <reallocarray@@Base+0x2b5e8>
    1628:			; <UNDEFINED> instruction: 0x4680d03a
    162c:	ldrmi	r4, [pc], -r9, lsl #13
    1630:	strcs	r4, [r0], #-1682	; 0xfffff96e
    1634:	and	r2, r4, r0, asr #12
    1638:	bl	fea3f63c <reallocarray@@Base+0xfea3d3f0>
    163c:	blcs	89b650 <reallocarray@@Base+0x899404>
    1640:	rsbseq	sp, r6, fp, lsl r1
    1644:	strtmi	r4, [r5], -r0, lsr #12
    1648:			; <UNDEFINED> instruction: 0xf7ff4631
    164c:	ldrtmi	lr, [r2], -r8, lsr #22
    1650:	strmi	r2, [r4], -r0, lsl #2
    1654:			; <UNDEFINED> instruction: 0xf7ffb1f0
    1658:			; <UNDEFINED> instruction: 0x4633ebb2
    165c:	strbmi	r4, [r9], -r2, lsr #12
    1660:	strls	r4, [r0, -r0, asr #12]
    1664:			; <UNDEFINED> instruction: 0xff48f7ff
    1668:	strmi	r1, [r5], -r3, asr #24
    166c:			; <UNDEFINED> instruction: 0xf8cad0e4
    1670:	strtmi	r4, [r8], -r0
    1674:	pop	{r1, ip, sp, pc}
    1678:			; <UNDEFINED> instruction: 0x462087f0
    167c:	b	ffbbf680 <reallocarray@@Base+0xffbbd434>
    1680:			; <UNDEFINED> instruction: 0xf8ca2300
    1684:	svccs	0x00003000
    1688:			; <UNDEFINED> instruction: 0x4628d0f3
    168c:	andlt	r6, r2, fp, lsr r0
    1690:			; <UNDEFINED> instruction: 0x87f0e8bd
    1694:			; <UNDEFINED> instruction: 0xf04f4628
    1698:			; <UNDEFINED> instruction: 0xf7ff35ff
    169c:	strb	lr, [r8, r0, ror #21]!
    16a0:	bl	1d3f6a4 <reallocarray@@Base+0x1d3d458>
    16a4:	ldrbcc	pc, [pc, #79]!	; 16fb <closedir@plt+0x87f>	; <UNPREDICTABLE>
    16a8:	andvs	r2, r3, r6, lsl r3
    16ac:	svclt	0x0000e7e1
    16b0:	blmi	ad3f60 <reallocarray@@Base+0xad1d14>
    16b4:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    16b8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    16bc:	movwls	r6, #6171	; 0x181b
    16c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    16c4:	movwls	r2, #768	; 0x300
    16c8:	movweq	lr, #6736	; 0x1a50
    16cc:			; <UNDEFINED> instruction: 0x460dd037
    16d0:	cmnlt	r0, #4, 12	; 0x400000
    16d4:	tsteq	r1, r1, asr #4	; <UNPREDICTABLE>
    16d8:	bl	fe23f6dc <reallocarray@@Base+0xfe23d490>
    16dc:	movweq	pc, #4673	; 0x1241	; <UNPREDICTABLE>
    16e0:	mlasle	r3, r8, r2, r4
    16e4:			; <UNDEFINED> instruction: 0x4623491f
    16e8:	strbtmi	r4, [r8], -sl, lsr #12
    16ec:			; <UNDEFINED> instruction: 0xf0004479
    16f0:	cdpne	14, 0, cr15, cr4, cr5, {4}
    16f4:	rsccs	sp, r0, r0, lsr #22
    16f8:	bl	f3f6fc <reallocarray@@Base+0xf3d4b0>
    16fc:	bls	13b6c <reallocarray@@Base+0x11920>
    1700:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
    1704:	stc2	7, cr15, [sl, #1020]	; 0x3fc
    1708:	stmdals	r0, {r0, r2, r9, sl, lr}
    170c:			; <UNDEFINED> instruction: 0x4622b130
    1710:			; <UNDEFINED> instruction: 0xf7ff2100
    1714:	stmdals	r0, {r2, r4, r6, r8, r9, fp, sp, lr, pc}
    1718:	b	fe83f71c <reallocarray@@Base+0xfe83d4d0>
    171c:	blmi	413f70 <reallocarray@@Base+0x411d24>
    1720:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1724:	blls	5b794 <reallocarray@@Base+0x59548>
    1728:	tstle	r4, sl, asr r0
    172c:	andlt	r4, r3, r8, lsr #12
    1730:	stcmi	13, cr11, [pc], {48}	; 0x30
    1734:			; <UNDEFINED> instruction: 0xe7d5447c
    1738:	ldrbcc	pc, [pc, #79]!	; 178f <closedir@plt+0x913>	; <UNPREDICTABLE>
    173c:			; <UNDEFINED> instruction: 0xf7ffe7e5
    1740:	tstcs	r6, #38912	; 0x9800
    1744:			; <UNDEFINED> instruction: 0xf04f6003
    1748:			; <UNDEFINED> instruction: 0xe7e735ff
    174c:	bl	7bf750 <reallocarray@@Base+0x7bd504>
    1750:	andvs	r2, r3, r7, asr #6
    1754:			; <UNDEFINED> instruction: 0xf7ffe7f7
    1758:	svclt	0x0000ea9a
    175c:	andeq	r1, r1, r0, asr #16
    1760:	andeq	r0, r0, ip, ror #1
    1764:	andeq	r1, r0, r4, lsl r4
    1768:	andeq	r1, r0, r2, lsl r4
    176c:	ldrdeq	r1, [r1], -r4
    1770:	andeq	r1, r0, ip, lsl #5
    1774:	svclt	0x009cf7ff
    1778:	blmi	753ff0 <reallocarray@@Base+0x751da4>
    177c:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    1780:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    1784:	movwls	r6, #6171	; 0x181b
    1788:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    178c:	movwls	r2, #768	; 0x300
    1790:	ldmdbmi	r8, {r4, r8, r9, ip, sp, pc}
    1794:	strbtmi	r4, [r8], -r2, lsl #12
    1798:			; <UNDEFINED> instruction: 0xf0004479
    179c:	cdpne	14, 0, cr15, cr4, cr15, {1}
    17a0:	rsccs	sp, r0, r7, lsl fp
    17a4:	b	ff9bf7a8 <reallocarray@@Base+0xff9bd55c>
    17a8:			; <UNDEFINED> instruction: 0x46234913
    17ac:	ldrbtmi	r9, [r9], #-2560	; 0xfffff600
    17b0:	ldc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
    17b4:	stmdals	r0, {r2, r9, sl, lr}
    17b8:	b	143f7bc <reallocarray@@Base+0x143d570>
    17bc:	blmi	314000 <reallocarray@@Base+0x311db4>
    17c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    17c4:	blls	5b834 <reallocarray@@Base+0x595e8>
    17c8:	qaddle	r4, sl, ip
    17cc:	andlt	r4, r2, r0, lsr #12
    17d0:			; <UNDEFINED> instruction: 0xf04fbd10
    17d4:	udf	#4943	; 0x134f
    17d8:	b	ff63f7dc <reallocarray@@Base+0xff63d590>
    17dc:	ldrbtcc	pc, [pc], #79	; 17e4 <closedir@plt+0x968>	; <UNPREDICTABLE>
    17e0:	andvs	r2, r3, r6, lsl r3
    17e4:			; <UNDEFINED> instruction: 0xf7ffe7ea
    17e8:	svclt	0x0000ea52
    17ec:	andeq	r1, r1, r8, ror r7
    17f0:	andeq	r0, r0, ip, ror #1
    17f4:	andeq	r1, r0, r4, lsl #7
    17f8:	andeq	r1, r0, r6, ror #6
    17fc:	andeq	r1, r1, r4, lsr r7
    1800:	blmi	754078 <reallocarray@@Base+0x751e2c>
    1804:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    1808:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    180c:	movwls	r6, #6171	; 0x181b
    1810:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1814:	movwls	r2, #768	; 0x300
    1818:	ldmdbmi	r8, {r4, r8, r9, ip, sp, pc}
    181c:	strbtmi	r4, [r8], -r2, lsl #12
    1820:			; <UNDEFINED> instruction: 0xf0004479
    1824:	cdpne	13, 0, cr15, cr4, cr11, {7}
    1828:	rsccs	sp, r0, r7, lsl fp
    182c:	b	fe8bf830 <reallocarray@@Base+0xfe8bd5e4>
    1830:			; <UNDEFINED> instruction: 0x46234913
    1834:	ldrbtmi	r9, [r9], #-2560	; 0xfffff600
    1838:	ldc2l	7, cr15, [r0], #1020	; 0x3fc
    183c:	stmdals	r0, {r2, r9, sl, lr}
    1840:	b	33f844 <reallocarray@@Base+0x33d5f8>
    1844:	blmi	314088 <reallocarray@@Base+0x311e3c>
    1848:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    184c:	blls	5b8bc <reallocarray@@Base+0x59670>
    1850:	qaddle	r4, sl, ip
    1854:	andlt	r4, r2, r0, lsr #12
    1858:			; <UNDEFINED> instruction: 0xf04fbd10
    185c:	udf	#4943	; 0x134f
    1860:	b	fe53f864 <reallocarray@@Base+0xfe53d618>
    1864:	ldrbtcc	pc, [pc], #79	; 186c <closedir@plt+0x9f0>	; <UNPREDICTABLE>
    1868:	andvs	r2, r3, r6, lsl r3
    186c:			; <UNDEFINED> instruction: 0xf7ffe7ea
    1870:	svclt	0x0000ea0e
    1874:	strdeq	r1, [r1], -r0
    1878:	andeq	r0, r0, ip, ror #1
    187c:	andeq	r1, r0, r0, lsl r3
    1880:	andeq	r1, r0, r2, lsl #6
    1884:	andeq	r1, r1, ip, lsr #13
    1888:	mvnsmi	lr, sp, lsr #18
    188c:	addlt	r4, r2, r5, lsl #12
    1890:	bllt	530d4 <reallocarray@@Base+0x50e88>
    1894:	rsbsle	r2, r4, r0, lsl #16
    1898:	stmdacs	r0, {fp, sp, lr}
    189c:			; <UNDEFINED> instruction: 0x462cd071
    18a0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    18a4:	streq	pc, [r1], -r1, asr #4
    18a8:			; <UNDEFINED> instruction: 0xf854e003
    18ac:	ldrmi	r0, [r8], #3844	; 0xf04
    18b0:	vrhadd.s8	<illegal reg q13.5>, <illegal reg q8.5>, q0
    18b4:			; <UNDEFINED> instruction: 0xf7ff0101
    18b8:	adcsmi	lr, r0, #630784	; 0x9a000
    18bc:	movweq	pc, #4352	; 0x1100	; <UNPREDICTABLE>
    18c0:			; <UNDEFINED> instruction: 0xf7ffd1f3
    18c4:			; <UNDEFINED> instruction: 0xf04fea64
    18c8:	movtcs	r3, #29951	; 0x74ff
    18cc:	strtmi	r6, [r0], -r3
    18d0:	pop	{r1, ip, sp, pc}
    18d4:	stmdacs	r0, {r4, r5, r6, r7, r8, pc}
    18d8:	stmdavs	r8!, {r2, r3, r4, r5, ip, lr, pc}
    18dc:	bicsle	r2, lr, r0, lsl #16
    18e0:	and	r2, r1, ip, lsl r0
    18e4:	andseq	pc, ip, r8, lsl #2
    18e8:	b	3bf8ec <reallocarray@@Base+0x3bd6a0>
    18ec:	stmdacs	r0, {r7, r9, sl, lr}
    18f0:	stcmi	0, cr13, [r9], #-312	; 0xfffffec8
    18f4:	rscscc	pc, pc, #79	; 0x4f
    18f8:	tstcs	r1, r8, lsr #22
    18fc:	smlsdxls	r1, ip, r4, r4
    1900:	strls	r4, [r0], #-1147	; 0xfffffb85
    1904:	b	123f908 <reallocarray@@Base+0x123d6bc>
    1908:			; <UNDEFINED> instruction: 0xf7ff4640
    190c:	stmdavs	ip!, {r1, r3, r4, r5, r9, fp, sp, lr, pc}
    1910:	streq	lr, [r0], -r8, lsl #22
    1914:	strtmi	fp, [r1], -r4, ror #2
    1918:			; <UNDEFINED> instruction: 0xf7ff4630
    191c:	strtmi	lr, [r0], -sl, ror #19
    1920:	b	bbf924 <reallocarray@@Base+0xbbd6d8>
    1924:	svcmi	0x0004f855
    1928:	strmi	r3, [r6], #-1
    192c:	mvnsle	r2, r0, lsl #24
    1930:			; <UNDEFINED> instruction: 0xf7ff20e0
    1934:	ldmdbmi	sl, {r5, r9, fp, sp, lr, pc}
    1938:	movweq	lr, #35750	; 0x8ba6
    193c:	ldrbtmi	r4, [r9], #-1602	; 0xfffff9be
    1940:	stc2l	7, cr15, [ip], #-1020	; 0xfffffc04
    1944:	strbmi	r4, [r0], -r4, lsl #12
    1948:	stmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    194c:	andlt	r4, r2, r0, lsr #12
    1950:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1954:			; <UNDEFINED> instruction: 0xf7ff201c
    1958:	pkhtbmi	lr, r0, r8, asr #19
    195c:	ldfmid	f3, [r1], {192}	; 0xc0
    1960:	rscscc	pc, pc, #79	; 0x4f
    1964:	tstcs	r1, r0, lsl fp
    1968:	smlsdxls	r1, ip, r4, r4
    196c:	strls	r4, [r0], #-1147	; 0xfffffb85
    1970:	b	4bf974 <reallocarray@@Base+0x4bd728>
    1974:			; <UNDEFINED> instruction: 0xf7ff4640
    1978:	andcc	lr, r1, r4, lsl #20
    197c:	streq	lr, [r0], -r8, lsl #22
    1980:			; <UNDEFINED> instruction: 0xf7ffe7d6
    1984:			; <UNDEFINED> instruction: 0xf04fea04
    1988:	tstcs	r6, #-16777216	; 0xff000000
    198c:	ldr	r6, [lr, r3]
    1990:	ldrbtcc	pc, [pc], #79	; 1998 <closedir@plt+0xb1c>	; <UNPREDICTABLE>
    1994:	svclt	0x0000e79b
    1998:	andeq	r1, r0, r0, asr r2
    199c:	andeq	r1, r0, r0, asr #4
    19a0:	ldrdeq	r1, [r0], -r6
    19a4:	andeq	r1, r0, r4, ror #3
    19a8:	ldrdeq	r1, [r0], -r4
    19ac:	strmi	fp, [r1], -lr, lsl #8
    19b0:	strdlt	fp, [r2], r0
    19b4:	svcge	0x0000481c
    19b8:	andseq	pc, ip, #-1073741823	; 0xc0000001
    19bc:	ldrbtmi	r4, [r8], #-2843	; 0xfffff4e5
    19c0:	blvs	13fb10 <reallocarray@@Base+0x13d8c4>
    19c4:	cdpcs	8, 0, cr5, cr0, cr3, {6}
    19c8:	rsbsvs	r6, fp, fp, lsl r8
    19cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    19d0:	orreq	lr, r6, #323584	; 0x4f000
    19d4:	movweq	pc, #45315	; 0xb103	; <UNPREDICTABLE>
    19d8:			; <UNDEFINED> instruction: 0xf023603a
    19dc:	bl	feb42600 <reallocarray@@Base+0xfeb403b4>
    19e0:	svclt	0x00c80d03
    19e4:	strbtmi	r2, [r8], -r0, lsl #6
    19e8:	svcne	0x0004bfc8
    19ec:			; <UNDEFINED> instruction: 0xf852dd06
    19f0:	movwcc	r5, #6916	; 0x1b04
    19f4:			; <UNDEFINED> instruction: 0xf844429e
    19f8:	mvnsle	r5, r4, lsl #30
    19fc:			; <UNDEFINED> instruction: 0xf8402300
    1a00:			; <UNDEFINED> instruction: 0xf7ff3026
    1a04:	bmi	2c1710 <reallocarray@@Base+0x2bf4c4>
    1a08:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    1a0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1a10:	subsmi	r6, sl, fp, ror r8
    1a14:	strcc	sp, [r8, -r5, lsl #2]
    1a18:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    1a1c:	strdlt	r4, [r3], -r0
    1a20:			; <UNDEFINED> instruction: 0xf7ff4770
    1a24:	svclt	0x0000e934
    1a28:	andeq	r1, r1, r6, lsr r5
    1a2c:	andeq	r0, r0, ip, ror #1
    1a30:	andeq	r1, r1, sl, ror #9
    1a34:	blmi	7542ac <reallocarray@@Base+0x752060>
    1a38:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    1a3c:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    1a40:	movwls	r6, #6171	; 0x181b
    1a44:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1a48:	movwls	r2, #768	; 0x300
    1a4c:	ldmdbmi	r8, {r4, r8, r9, ip, sp, pc}
    1a50:	strbtmi	r4, [r8], -r2, lsl #12
    1a54:			; <UNDEFINED> instruction: 0xf0004479
    1a58:	mcrne	12, 0, pc, cr4, cr1, {6}	; <UNPREDICTABLE>
    1a5c:	rsccs	sp, r0, r7, lsl fp
    1a60:	stmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a64:			; <UNDEFINED> instruction: 0x46234913
    1a68:	ldrbtmi	r9, [r9], #-2560	; 0xfffff600
    1a6c:	blx	ff5bfa72 <reallocarray@@Base+0xff5bd826>
    1a70:	stmdals	r0, {r2, r9, sl, lr}
    1a74:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a78:	blmi	3142bc <reallocarray@@Base+0x312070>
    1a7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1a80:	blls	5baf0 <reallocarray@@Base+0x598a4>
    1a84:	qaddle	r4, sl, ip
    1a88:	andlt	r4, r2, r0, lsr #12
    1a8c:			; <UNDEFINED> instruction: 0xf04fbd10
    1a90:	udf	#4943	; 0x134f
    1a94:	ldmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a98:	ldrbtcc	pc, [pc], #79	; 1aa0 <closedir@plt+0xc24>	; <UNPREDICTABLE>
    1a9c:	andvs	r2, r3, r6, lsl r3
    1aa0:			; <UNDEFINED> instruction: 0xf7ffe7ea
    1aa4:	svclt	0x0000e8f4
    1aa8:			; <UNDEFINED> instruction: 0x000114bc
    1aac:	andeq	r0, r0, ip, ror #1
    1ab0:	andeq	r1, r0, r4, lsl #2
    1ab4:	andeq	r1, r0, sl, lsr #1
    1ab8:	andeq	r1, r1, r8, ror r4
    1abc:	blmi	754334 <reallocarray@@Base+0x7520e8>
    1ac0:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    1ac4:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    1ac8:	movwls	r6, #6171	; 0x181b
    1acc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1ad0:	movwls	r2, #768	; 0x300
    1ad4:	ldmdbmi	r8, {r4, r8, r9, ip, sp, pc}
    1ad8:	strbtmi	r4, [r8], -r2, lsl #12
    1adc:			; <UNDEFINED> instruction: 0xf0004479
    1ae0:	cdpne	12, 0, cr15, cr4, cr13, {4}
    1ae4:	rsccs	sp, r0, r7, lsl fp
    1ae8:	stmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1aec:			; <UNDEFINED> instruction: 0x46234913
    1af0:	ldrbtmi	r9, [r9], #-2560	; 0xfffff600
    1af4:	blx	fe4bfafa <reallocarray@@Base+0xfe4bd8ae>
    1af8:	stmdals	r0, {r2, r9, sl, lr}
    1afc:	stmia	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b00:	blmi	314344 <reallocarray@@Base+0x3120f8>
    1b04:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1b08:	blls	5bb78 <reallocarray@@Base+0x5992c>
    1b0c:	qaddle	r4, sl, ip
    1b10:	andlt	r4, r2, r0, lsr #12
    1b14:			; <UNDEFINED> instruction: 0xf04fbd10
    1b18:	udf	#4943	; 0x134f
    1b1c:	ldmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b20:	ldrbtcc	pc, [pc], #79	; 1b28 <closedir@plt+0xcac>	; <UNPREDICTABLE>
    1b24:	andvs	r2, r3, r6, lsl r3
    1b28:			; <UNDEFINED> instruction: 0xf7ffe7ea
    1b2c:	svclt	0x0000e8b0
    1b30:	andeq	r1, r1, r4, lsr r4
    1b34:	andeq	r0, r0, ip, ror #1
    1b38:	andeq	r1, r0, ip, ror r0
    1b3c:	andeq	r1, r0, r6, asr #32
    1b40:	strdeq	r1, [r1], -r0
    1b44:			; <UNDEFINED> instruction: 0x460a4613
    1b48:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    1b4c:	stcllt	7, cr15, [r8, #-1020]!	; 0xfffffc04
    1b50:	andeq	r0, r0, sl, asr #31
    1b54:	addlt	fp, r3, r0, lsl #10
    1b58:	rsccs	r9, r0, r1
    1b5c:			; <UNDEFINED> instruction: 0xf7ff9100
    1b60:	stmdbmi	r4, {r1, r3, r8, fp, sp, lr, pc}
    1b64:	andcc	lr, r0, #3620864	; 0x374000
    1b68:	andlt	r4, r3, r9, ror r4
    1b6c:	bl	13fce8 <reallocarray@@Base+0x13da9c>
    1b70:	ldcllt	7, cr15, [r6, #-1020]	; 0xfffffc04
    1b74:	andeq	r0, r0, ip, lsr #31
    1b78:	mvnsmi	lr, #737280	; 0xb4000
    1b7c:			; <UNDEFINED> instruction: 0xf581fab1
    1b80:	ldrmi	r4, [r8], sp, lsr #24
    1b84:	ldrmi	r4, [r7], -sp, lsr #22
    1b88:	ldmdavs	r2, {r2, r3, r4, r5, r6, sl, lr}
    1b8c:	addlt	r0, r5, sp, ror #18
    1b90:	bcs	17f24 <reallocarray@@Base+0x15cd8>
    1b94:	qadd16mi	fp, lr, r4
    1b98:	ldmdavs	fp, {r0, r9, sl, sp}
    1b9c:			; <UNDEFINED> instruction: 0xf04f9303
    1ba0:	andls	r0, r2, #0, 6
    1ba4:	teqle	sp, r0, lsl #28
    1ba8:	bge	933dc <reallocarray@@Base+0x91190>
    1bac:	andls	r4, r0, #12, 12	; 0xc00000
    1bb0:	andscs	r2, pc, #1073741824	; 0x40000000
    1bb4:	ldm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1bb8:	mcrrne	13, 0, r9, r3, cr2
    1bbc:	biclt	sp, sp, sl, lsl r0
    1bc0:	stclpl	14, cr1, [r3], #-420	; 0xfffffe5c
    1bc4:	ldmdavs	fp!, {r0, r1, r6, r8, ip, sp, pc}
    1bc8:	stmdbeq	r1, {r0, r2, r8, ip, sp, lr, pc}
    1bcc:	eorle	r4, r0, #-805306359	; 0xd0000009
    1bd0:	strbpl	r4, [r6, #-1577]!	; 0xfffff9d7
    1bd4:	andls	pc, r8, sp, asr #17
    1bd8:	andcs	r4, r0, #70254592	; 0x4300000
    1bdc:			; <UNDEFINED> instruction: 0xf7ff4620
    1be0:	addmi	pc, r4, #847872	; 0xcf000
    1be4:			; <UNDEFINED> instruction: 0xf7ffd012
    1be8:	stcls	8, cr14, [r2, #-840]	; 0xfffffcb8
    1bec:	andvs	r2, r3, r6, lsl r3
    1bf0:	rscscc	pc, pc, pc, asr #32
    1bf4:	bmi	499cf0 <reallocarray@@Base+0x497aa4>
    1bf8:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    1bfc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1c00:	subsmi	r9, sl, r3, lsl #22
    1c04:	andlt	sp, r5, r6, lsl r1
    1c08:	mvnshi	lr, #12386304	; 0xbd0000
    1c0c:	strmi	r9, [r5], -r2, lsl #16
    1c10:			; <UNDEFINED> instruction: 0xf7ffe7f0
    1c14:			; <UNDEFINED> instruction: 0x464de8bc
    1c18:	strmi	r2, [r3], -r2, lsr #4
    1c1c:	rscscc	pc, pc, pc, asr #32
    1c20:			; <UNDEFINED> instruction: 0xe7e7601a
    1c24:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c28:			; <UNDEFINED> instruction: 0x46032216
    1c2c:	rscscc	pc, pc, pc, asr #32
    1c30:			; <UNDEFINED> instruction: 0xe7e0601a
    1c34:	stmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c38:	andeq	r1, r1, ip, ror #6
    1c3c:	andeq	r0, r0, ip, ror #1
    1c40:	strdeq	r1, [r1], -sl
    1c44:	ldrbmi	lr, [r0, sp, lsr #18]!
    1c48:	bmi	ad34ac <reallocarray@@Base+0xad1260>
    1c4c:	blmi	aede5c <reallocarray@@Base+0xaebc10>
    1c50:	ldrbtmi	r2, [sl], #-1664	; 0xfffff980
    1c54:	strmi	r4, [sl], r0, lsl #13
    1c58:	ldmpl	r3, {sl, sp}^
    1c5c:	ldmdavs	fp, {r0, r3, r5, r6, r7, r9, sl, lr}
    1c60:			; <UNDEFINED> instruction: 0xf04f9301
    1c64:	strls	r0, [r0], -r0, lsl #6
    1c68:	eors	fp, r5, r9, asr #18
    1c6c:	stm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c70:	blcs	89bc84 <reallocarray@@Base+0x899a38>
    1c74:	blls	36114 <reallocarray@@Base+0x33ec8>
    1c78:	sfmle	f4, 4, [r3, #-716]!	; 0xfffffd34
    1c7c:			; <UNDEFINED> instruction: 0x4620461e
    1c80:			; <UNDEFINED> instruction: 0xf7ff4631
    1c84:	strtmi	lr, [r3], -ip, lsl #16
    1c88:	cmnlt	r0, #4, 12	; 0x400000
    1c8c:	tstcs	r0, r0, lsl #20
    1c90:	ldm	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c94:			; <UNDEFINED> instruction: 0x464a463b
    1c98:	strbmi	r4, [r0], -r1, lsr #12
    1c9c:			; <UNDEFINED> instruction: 0xff6cf7ff
    1ca0:	strmi	r1, [r5], -r3, asr #24
    1ca4:	stcls	0, cr13, [r0, #-904]	; 0xfffffc78
    1ca8:	andmi	pc, r0, sl, asr #17
    1cac:	blmi	4d4504 <reallocarray@@Base+0x4d22b8>
    1cb0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1cb4:	blls	5bd24 <reallocarray@@Base+0x59ad8>
    1cb8:	tstle	sl, sl, asr r0
    1cbc:	andlt	r4, r2, r8, lsr #12
    1cc0:			; <UNDEFINED> instruction: 0x87f0e8bd
    1cc4:			; <UNDEFINED> instruction: 0xf7fe4620
    1cc8:	movwcs	lr, #4042	; 0xfca
    1ccc:	andcc	pc, r0, sl, asr #17
    1cd0:	rscle	r2, fp, r0, lsl #30
    1cd4:			; <UNDEFINED> instruction: 0xe7e9603b
    1cd8:	ldmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1cdc:	ldrbcc	pc, [pc, #79]!	; 1d33 <closedir@plt+0xeb7>	; <UNPREDICTABLE>
    1ce0:	andvs	r2, r3, r6, lsl r3
    1ce4:	ldrmi	lr, [r8], -r2, ror #15
    1ce8:	ldrbcc	pc, [pc, #79]!	; 1d3f <closedir@plt+0xec3>	; <UNPREDICTABLE>
    1cec:	svc	0x00b6f7fe
    1cf0:			; <UNDEFINED> instruction: 0xf7fee7dc
    1cf4:	svclt	0x0000efcc
    1cf8:	andeq	r1, r1, r2, lsr #5
    1cfc:	andeq	r0, r0, ip, ror #1
    1d00:	andeq	r1, r1, r4, asr #4
    1d04:	svcmi	0x00f0e92d
    1d08:	ldrmi	r2, [r6], -r6, lsl #20
    1d0c:			; <UNDEFINED> instruction: 0x469a4a52
    1d10:	ldrbtmi	r4, [sl], #-2898	; 0xfffff4ae
    1d14:	svclt	0x008cb099
    1d18:	strcs	r2, [r1], #-1024	; 0xfffffc00
    1d1c:	stmdacs	r0, {r0, r1, r4, r6, r7, fp, ip, lr}
    1d20:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    1d24:	strmi	r4, [r1], r8, lsl #13
    1d28:	tstls	r7, #1769472	; 0x1b0000
    1d2c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1d30:	stmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d34:	ldrdlt	pc, [r8], sp
    1d38:	stccs	6, cr4, [r0], {7}
    1d3c:	stfmip	f5, [r8], {121}	; 0x79
    1d40:	ldrbtmi	r4, [ip], #-2376	; 0xfffff6b8
    1d44:	cfstrsne	mvf4, [r0, #-484]!	; 0xfffffe1c
    1d48:	svc	0x00f6f7fe
    1d4c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    1d50:	stmdavs	r0!, {r0, r1, r2, r3, r5, r6, r8, ip, lr, pc}
    1d54:	rsbsle	r2, r8, r0, lsl #16
    1d58:			; <UNDEFINED> instruction: 0xf7ff2102
    1d5c:	mcrrne	8, 0, lr, r3, cr0
    1d60:	rsble	r4, fp, r4, lsl #12
    1d64:	strbmi	r4, [r1], -r0, asr #22
    1d68:	ldrbtmi	r4, [fp], #-1586	; 0xfffff9ce
    1d6c:	ldmhi	fp, {r3, r4, fp, sp, lr}
    1d70:	andeq	pc, r0, r8, asr #17
    1d74:			; <UNDEFINED> instruction: 0xf8a84620
    1d78:	eorsvs	r3, sp, r4
    1d7c:	stmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d80:	strhle	r4, [ip, #-32]	; 0xffffffe0
    1d84:	subcs	sl, r3, #6, 28	; 0x60
    1d88:	ldrtmi	r4, [r1], -r0, lsr #12
    1d8c:	svc	0x005ef7fe
    1d90:	ldrdhi	pc, [r0], -r7
    1d94:	strtmi	r4, [r0], -r3, lsl #12
    1d98:			; <UNDEFINED> instruction: 0xf7ff461c
    1d9c:	mcrrcs	8, 6, lr, r3, cr10
    1da0:	andhi	pc, r0, r7, asr #17
    1da4:	movtcs	fp, #32542	; 0x7f1e
    1da8:	ldrbcc	pc, [pc, #79]!	; 1dff <closedir@plt+0xf83>	; <UNPREDICTABLE>
    1dac:			; <UNDEFINED> instruction: 0xd12a603b
    1db0:	blge	154270 <reallocarray@@Base+0x152024>
    1db4:	movwls	sl, #6658	; 0x1a02
    1db8:	blge	112fa4 <reallocarray@@Base+0x110d58>
    1dbc:	movwls	r4, #1584	; 0x630
    1dc0:			; <UNDEFINED> instruction: 0xf7feab03
    1dc4:	stmdacs	r4, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    1dc8:	cmpcs	sp, #30, 30	; 0x78
    1dcc:	ldrbcc	pc, [pc, #79]!	; 1e23 <closedir@plt+0xfa7>	; <UNPREDICTABLE>
    1dd0:	tstle	r8, fp, lsr r0
    1dd4:	movwcs	lr, #10717	; 0x29dd
    1dd8:	movweq	lr, #10851	; 0x2a63
    1ddc:	b	e85f8 <reallocarray@@Base+0xe63ac>
    1de0:	blcs	2a0c <reallocarray@@Base+0x7c0>
    1de4:	movwcs	fp, #7948	; 0x1f0c
    1de8:			; <UNDEFINED> instruction: 0xf8ca2300
    1dec:	svclt	0x00123000
    1df0:	blls	1136a4 <reallocarray@@Base+0x111458>
    1df4:	tstmi	r3, #1811939331	; 0x6c000003
    1df8:	svceq	0x0009ea13
    1dfc:	movwcs	fp, #7948	; 0x1f0c
    1e00:			; <UNDEFINED> instruction: 0xf8cb2300
    1e04:	bmi	68de0c <reallocarray@@Base+0x68bbc0>
    1e08:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    1e0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1e10:	subsmi	r9, sl, r7, lsl fp
    1e14:			; <UNDEFINED> instruction: 0x4628d11e
    1e18:	pop	{r0, r3, r4, ip, sp, pc}
    1e1c:	stmdacs	r0, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1e20:			; <UNDEFINED> instruction: 0xf04f4620
    1e24:	svclt	0x00a435ff
    1e28:	eorsvs	r2, fp, r7, asr #6
    1e2c:	stmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e30:	tstcs	r6, #61079552	; 0x3a40000
    1e34:	ldrbcc	pc, [pc, #79]!	; 1e8b <closedir@plt+0x100f>	; <UNPREDICTABLE>
    1e38:			; <UNDEFINED> instruction: 0xe7e4603b
    1e3c:			; <UNDEFINED> instruction: 0x4605683b
    1e40:	svclt	0x00042b02
    1e44:	eorsvs	r2, fp, sp, asr r3
    1e48:	movwcs	lr, #51165	; 0xc7dd
    1e4c:	ldrbcc	pc, [pc, #79]!	; 1ea3 <closedir@plt+0x1027>	; <UNPREDICTABLE>
    1e50:			; <UNDEFINED> instruction: 0xe7d8603b
    1e54:	svc	0x001af7fe
    1e58:	andeq	r1, r1, r2, ror #3
    1e5c:	andeq	r0, r0, ip, ror #1
    1e60:	andeq	r1, r1, r2, ror #6
    1e64:			; <UNDEFINED> instruction: 0xfffff685
    1e68:	strdeq	r0, [r0], -sl
    1e6c:			; <UNDEFINED> instruction: 0x00000db4
    1e70:	andeq	r1, r1, sl, ror #1
    1e74:	svcmi	0x00f0e92d
    1e78:	ldrmi	fp, [r4], -r5, lsl #1
    1e7c:	bls	393700 <reallocarray@@Base+0x3914b4>
    1e80:	blmi	8536a0 <reallocarray@@Base+0x851454>
    1e84:	stmiane	r5!, {r3, r7, r9, sl, lr}
    1e88:			; <UNDEFINED> instruction: 0xf1054a20
    1e8c:	ldmib	sp, {r3}^
    1e90:	ldrbtmi	r9, [sl], #-2575	; 0xfffff5f1
    1e94:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1e98:			; <UNDEFINED> instruction: 0xf04f9303
    1e9c:			; <UNDEFINED> instruction: 0xf7fe0300
    1ea0:	andls	lr, r2, r4, lsr pc
    1ea4:	pkhtbmi	fp, r3, r8, asr #6
    1ea8:	strbmi	r4, [r1], -r2, lsr #12
    1eac:			; <UNDEFINED> instruction: 0xf7fe3006
    1eb0:	bl	2fda28 <reallocarray@@Base+0x2fb7dc>
    1eb4:	strcc	r0, [r7, #-772]	; 0xfffffcfc
    1eb8:	ldrtmi	r3, [r9], -r8, lsl #8
    1ebc:	bl	2e86fc <reallocarray@@Base+0x2e64b0>
    1ec0:	strcs	r0, [r0, -r4]
    1ec4:	orrsvc	r2, pc, r2, lsl #8
    1ec8:			; <UNDEFINED> instruction: 0xf7fe71dc
    1ecc:	stmdbls	r2, {r1, r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    1ed0:	strtmi	r4, [sl], -fp, asr #12
    1ed4:			; <UNDEFINED> instruction: 0xf8cd4630
    1ed8:			; <UNDEFINED> instruction: 0xf7ffa000
    1edc:			; <UNDEFINED> instruction: 0x4604ff13
    1ee0:			; <UNDEFINED> instruction: 0xf000a802
    1ee4:	bmi	2c08c8 <reallocarray@@Base+0x2be67c>
    1ee8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    1eec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1ef0:	subsmi	r9, sl, r3, lsl #22
    1ef4:	strtmi	sp, [r0], -r6, lsl #2
    1ef8:	pop	{r0, r2, ip, sp, pc}
    1efc:			; <UNDEFINED> instruction: 0xf04f8ff0
    1f00:			; <UNDEFINED> instruction: 0xe7ed34ff
    1f04:	mcr	7, 6, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    1f08:	andeq	r0, r0, ip, ror #1
    1f0c:	andeq	r1, r1, r2, rrx
    1f10:	andeq	r1, r1, sl
    1f14:	strdlt	fp, [r7], r0
    1f18:	strmi	r4, [r8], -r6, lsl #12
    1f1c:			; <UNDEFINED> instruction: 0x461f4614
    1f20:			; <UNDEFINED> instruction: 0xf7fe9105
    1f24:	andls	lr, r4, lr, lsr #30
    1f28:			; <UNDEFINED> instruction: 0xf7fe4620
    1f2c:	strtmi	lr, [r3], -sl, lsr #30
    1f30:	ldmib	sp, {r2, r3, sl, fp, ip, pc}^
    1f34:	strls	r2, [r1, -r4, lsl #2]
    1f38:	strmi	r9, [r5], -r2, lsl #8
    1f3c:	strls	r4, [r0, #-1584]	; 0xfffff9d0
    1f40:			; <UNDEFINED> instruction: 0xff98f7ff
    1f44:	ldcllt	0, cr11, [r0, #28]!
    1f48:	svcmi	0x00f0e92d
    1f4c:	ldrmi	fp, [r0], r7, lsl #1
    1f50:	vldrls	s8, [r1, #-184]	; 0xffffff48
    1f54:	ldrbtmi	r4, [sl], #-1567	; 0xfffff9e1
    1f58:			; <UNDEFINED> instruction: 0xf1054681
    1f5c:			; <UNDEFINED> instruction: 0xf8dd0608
    1f60:	ldrmi	fp, [lr], #-64	; 0xffffffc0
    1f64:	strmi	r4, [lr], #-2858	; 0xfffff4d6
    1f68:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    1f6c:	ldmdavs	fp, {r4, r5, r9, sl, lr}
    1f70:			; <UNDEFINED> instruction: 0xf04f9305
    1f74:	ldmib	sp, {r8, r9}^
    1f78:	movwls	sl, #8978	; 0x2312
    1f7c:	mcr	7, 6, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    1f80:	stmdacs	r0, {r2, ip, pc}
    1f84:			; <UNDEFINED> instruction: 0x4603d03d
    1f88:	strtmi	r4, [r2], -r9, asr #12
    1f8c:	movwls	r3, #12294	; 0x3006
    1f90:	mcr	7, 3, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    1f94:			; <UNDEFINED> instruction: 0xf1049b03
    1f98:			; <UNDEFINED> instruction: 0xf1040907
    1f9c:	strtmi	r0, [sl], -r8
    1fa0:			; <UNDEFINED> instruction: 0x0c04eb03
    1fa4:	strcs	r4, [r0], #-1048	; 0xfffffbe8
    1fa8:			; <UNDEFINED> instruction: 0xf88c4659
    1fac:			; <UNDEFINED> instruction: 0xf04f4006
    1fb0:			; <UNDEFINED> instruction: 0xf8030c02
    1fb4:	strbmi	ip, [sp], #-9
    1fb8:	mrc	7, 2, APSR_nzcv, cr6, cr14, {7}
    1fbc:	ldrtmi	r9, [sl], -r4, lsl #22
    1fc0:	strtmi	r4, [fp], #-1601	; 0xfffff9bf
    1fc4:	subsvc	r3, ip, r2, lsl #10
    1fc8:	strtmi	r9, [r8], #-2052	; 0xfffff7fc
    1fcc:	mcr	7, 2, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    1fd0:	stmdbls	r4, {r1, r8, r9, fp, ip, pc}
    1fd4:	vst1.8	{d20-d22}, [pc :256], r2
    1fd8:	movwls	r2, #128	; 0x80
    1fdc:			; <UNDEFINED> instruction: 0xf7ff4653
    1fe0:			; <UNDEFINED> instruction: 0x4604fe91
    1fe4:			; <UNDEFINED> instruction: 0xf000a804
    1fe8:	bmi	2c07c4 <reallocarray@@Base+0x2be578>
    1fec:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    1ff0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1ff4:	subsmi	r9, sl, r5, lsl #22
    1ff8:	strtmi	sp, [r0], -r6, lsl #2
    1ffc:	pop	{r0, r1, r2, ip, sp, pc}
    2000:			; <UNDEFINED> instruction: 0xf04f8ff0
    2004:			; <UNDEFINED> instruction: 0xe7ed34ff
    2008:	mcr	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    200c:	muleq	r1, lr, pc	; <UNPREDICTABLE>
    2010:	andeq	r0, r0, ip, ror #1
    2014:	andeq	r0, r1, r6, lsl #30
    2018:	mvnsmi	lr, sp, lsr #18
    201c:	ldrmi	fp, [r5], -r6, lsl #1
    2020:	ldrmi	r4, [r8], ip, lsl #12
    2024:			; <UNDEFINED> instruction: 0xf7fe4606
    2028:	strmi	lr, [r1], -ip, lsr #29
    202c:	tstls	r5, r0, lsr #12
    2030:	mcr	7, 5, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    2034:	strtmi	r4, [r8], -r3, lsl #12
    2038:			; <UNDEFINED> instruction: 0xf7fe9304
    203c:	strtmi	lr, [r2], -r2, lsr #29
    2040:	blls	129078 <reallocarray@@Base+0x126e2c>
    2044:			; <UNDEFINED> instruction: 0xf8cd9905
    2048:	strls	r8, [r0, #-8]
    204c:	strmi	r9, [r7], -r3, lsl #8
    2050:	smladxls	r1, r0, r6, r4
    2054:			; <UNDEFINED> instruction: 0xff78f7ff
    2058:	pop	{r1, r2, ip, sp, pc}
    205c:	svclt	0x000081f0
    2060:	ldrbmi	lr, [r0, sp, lsr #18]!
    2064:	stcls	6, cr4, [r8], {146}	; 0x92
    2068:	strmi	r3, [lr], -r4, lsl #4
    206c:	stccs	8, cr6, [r0], #-36	; 0xffffffdc
    2070:	stcls	8, cr6, [sl, #-28]	; 0xffffffe4
    2074:	svclt	0x00b84680
    2078:	addsmi	r2, r6, #32, 8	; 0x20000000
    207c:	ldrmi	r4, [r9], r1, lsr #8
    2080:	eorsvs	sp, r1, sp, lsl r9
    2084:	ldrdvs	pc, [r0], -sl
    2088:			; <UNDEFINED> instruction: 0xf8ca3601
    208c:	strbmi	r6, [lr, #-0]
    2090:			; <UNDEFINED> instruction: 0xf1a7dd0a
    2094:	rscseq	r0, r2, r8, lsl #6
    2098:	ldmne	r9, {r0, r9, sl, fp, ip, sp}
    209c:	ldrtmi	r4, [sl], #-1457	; 0xfffffa4f
    20a0:	stm	r2, {r0, r1, r8, fp, lr, pc}
    20a4:	mvnsle	r0, r3
    20a8:	bl	1e88d4 <reallocarray@@Base+0x1e6688>
    20ac:	andcs	r0, r0, r9, asr #7
    20b0:	eorscs	pc, r9, r7, asr #16
    20b4:			; <UNDEFINED> instruction: 0xf8c8605d
    20b8:	pop	{ip, sp, lr}
    20bc:			; <UNDEFINED> instruction: 0x463887f0
    20c0:			; <UNDEFINED> instruction: 0xf7fe00c9
    20c4:	strmi	lr, [r7], -ip, ror #27
    20c8:	ldmdavs	r1!, {r4, r8, ip, sp, pc}
    20cc:	ldrb	r4, [r8, r1, lsr #8]
    20d0:	rscscc	pc, pc, pc, asr #32
    20d4:	svclt	0x0000e7f1
    20d8:	ldrbmi	lr, [r0, sp, lsr #18]!
    20dc:	andvs	r2, lr, r0, lsl #12
    20e0:	ldrmi	r4, [r1], r8, lsl #13
    20e4:	stcl	7, cr15, [r0, #1016]!	; 0x3f8
    20e8:	vmull.p8	<illegal reg q8.5>, d0, d4
    20ec:			; <UNDEFINED> instruction: 0xf7fe808e
    20f0:			; <UNDEFINED> instruction: 0x4607ee96
    20f4:			; <UNDEFINED> instruction: 0xf0002800
    20f8:	ldrtmi	r8, [r8], -fp, lsl #1
    20fc:	mcr	7, 4, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2100:	movweq	pc, #45312	; 0xb100	; <UNPREDICTABLE>
    2104:	cmnlt	r0, r5, lsl #12
    2108:	bcs	ba0cb8 <reallocarray@@Base+0xb9ea6c>
    210c:	bvc	ffab6264 <reallocarray@@Base+0xffab4018>
    2110:	subsle	r2, r7, lr, lsr #20
    2114:			; <UNDEFINED> instruction: 0x36014638
    2118:	mrc	7, 3, APSR_nzcv, cr10, cr14, {7}
    211c:	movweq	pc, #45312	; 0xb100	; <UNPREDICTABLE>
    2120:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2124:			; <UNDEFINED> instruction: 0x4638d1f0
    2128:	stc	7, cr15, [r4, #1016]	; 0x3f8
    212c:	ldrtmi	r2, [r0], -r4, lsl #2
    2130:	stcl	7, cr15, [r8, #-1016]!	; 0xfffffc08
    2134:	stmdacs	r0, {r1, r7, r9, sl, lr}
    2138:	stmiblt	lr, {r4, r5, r6, ip, lr, pc}
    213c:	bvc	ff8fa1f0 <reallocarray@@Base+0xff8f7fa4>
    2140:	eorle	r2, r0, lr, lsr #22
    2144:	stcl	7, cr15, [r0, #1016]!	; 0x3f8
    2148:	addvc	pc, r6, #1325400064	; 0x4f000000
    214c:			; <UNDEFINED> instruction: 0xf84a4621
    2150:	strcc	r0, [r1, #-37]	; 0xffffffdb
    2154:	eorsle	r2, sp, r0, lsl #16
    2158:	stc	7, cr15, [r6, #1016]	; 0x3f8
    215c:	ldmdble	sl, {r1, r2, r3, r5, r7, r9, lr}
    2160:			; <UNDEFINED> instruction: 0xf7fe4638
    2164:			; <UNDEFINED> instruction: 0x4604ee56
    2168:	addvc	pc, r6, pc, asr #8
    216c:	andeq	pc, fp, #4, 2
    2170:	eorle	r2, pc, r0, lsl #24
    2174:	blcs	ba0d08 <reallocarray@@Base+0xb9eabc>
    2178:	ldmdavc	r3, {r0, r5, r6, r7, r8, ip, lr, pc}^
    217c:	rscle	r2, sp, r0, lsl #22
    2180:	blcs	ba0d14 <reallocarray@@Base+0xb9eac8>
    2184:	ldmdavc	r3, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}^
    2188:	bicsle	r2, fp, lr, lsr #22
    218c:	blcs	203e0 <reallocarray@@Base+0x1e194>
    2190:	adcmi	sp, lr, #216, 2	; 0x36
    2194:			; <UNDEFINED> instruction: 0xf1b9d8e4
    2198:	andle	r0, r5, r0, lsl #30
    219c:	andcs	r4, r4, #78643200	; 0x4b00000
    21a0:			; <UNDEFINED> instruction: 0x46504631
    21a4:	mcr	7, 2, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    21a8:			; <UNDEFINED> instruction: 0xf8c84638
    21ac:			; <UNDEFINED> instruction: 0xf7fea000
    21b0:	ldrtmi	lr, [r0], -r6, ror #28
    21b4:			; <UNDEFINED> instruction: 0x87f0e8bd
    21b8:	bcs	20328 <reallocarray@@Base+0x1e0dc>
    21bc:	bvc	ffab6438 <reallocarray@@Base+0xffab41ec>
    21c0:			; <UNDEFINED> instruction: 0xd1a72a2e
    21c4:	movwcc	r7, #6234	; 0x185a
    21c8:			; <UNDEFINED> instruction: 0xd1a32a2e
    21cc:	blcs	20340 <reallocarray@@Base+0x1e0f4>
    21d0:			; <UNDEFINED> instruction: 0xe79fd093
    21d4:	ldcl	7, cr15, [sl, #1016]	; 0x3f8
    21d8:	streq	lr, [r6], sl, lsl #22
    21dc:			; <UNDEFINED> instruction: 0xf8d04654
    21e0:	strmi	r8, [r5], -r0
    21e4:	bleq	14033c <reallocarray@@Base+0x13e0f0>
    21e8:	ldc	7, cr15, [r8, #-1016]!	; 0xfffffc08
    21ec:	ldrhle	r4, [r9, #36]!	; 0x24
    21f0:			; <UNDEFINED> instruction: 0xf04f4650
    21f4:			; <UNDEFINED> instruction: 0xf7fe36ff
    21f8:			; <UNDEFINED> instruction: 0x4638ed32
    21fc:	mrc	7, 1, APSR_nzcv, cr14, cr14, {7}
    2200:			; <UNDEFINED> instruction: 0xf8c54630
    2204:	ldmfd	sp!, {pc}
    2208:			; <UNDEFINED> instruction: 0xf04f87f0
    220c:			; <UNDEFINED> instruction: 0xe7d036ff
    2210:			; <UNDEFINED> instruction: 0xf04f4620
    2214:			; <UNDEFINED> instruction: 0xf7fe36ff
    2218:	strb	lr, [sl, ip, lsr #28]
    221c:	ldc	7, cr15, [r6, #1016]!	; 0x3f8
    2220:	ldrdhi	pc, [r0], -r0
    2224:	strb	r4, [r3, r5, lsl #12]!
    2228:			; <UNDEFINED> instruction: 0x4604b510
    222c:			; <UNDEFINED> instruction: 0xf7fee004
    2230:	stmdavs	r3, {r1, r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    2234:	tstle	r4, r4, lsl #22
    2238:			; <UNDEFINED> instruction: 0xf7fe6820
    223c:	andcc	lr, r1, sl, lsl lr
    2240:			; <UNDEFINED> instruction: 0xf04fd0f5
    2244:	strdvs	r3, [r3], -pc	; <UNPREDICTABLE>
    2248:	svclt	0x0000bd10

0000224c <reallocarray@@Base>:
    224c:	mul.w	r1, r2, r1
    2250:	b.w	c98 <realloc@plt>
    2254:	push	{r2, r3}
    2256:	ldr	r2, [pc, #100]	; (22bc <reallocarray@@Base+0x70>)
    2258:	ldr	r3, [pc, #100]	; (22c0 <reallocarray@@Base+0x74>)
    225a:	add	r2, pc
    225c:	push	{r4, r5, lr}
    225e:	sub	sp, #12
    2260:	ldr	r3, [r2, r3]
    2262:	mov	r4, r1
    2264:	ldr	r5, [sp, #24]
    2266:	ldr	r3, [r3, #0]
    2268:	str	r3, [sp, #4]
    226a:	mov.w	r3, #0
    226e:	cbnz	r0, 22a6 <reallocarray@@Base+0x5a>
    2270:	movs	r1, #0
    2272:	mov	r0, r4
    2274:	movs	r2, #3
    2276:	blx	e28 <openlog@plt>
    227a:	add	r3, sp, #28
    227c:	mov	r2, r5
    227e:	movs	r1, #1
    2280:	movs	r0, #3
    2282:	str	r3, [sp, #0]
    2284:	blx	ce4 <__vsyslog_chk@plt>
    2288:	blx	d44 <closelog@plt>
    228c:	ldr	r2, [pc, #52]	; (22c4 <reallocarray@@Base+0x78>)
    228e:	ldr	r3, [pc, #48]	; (22c0 <reallocarray@@Base+0x74>)
    2290:	add	r2, pc
    2292:	ldr	r3, [r2, r3]
    2294:	ldr	r2, [r3, #0]
    2296:	ldr	r3, [sp, #4]
    2298:	eors	r2, r3
    229a:	bne.n	22b6 <reallocarray@@Base+0x6a>
    229c:	add	sp, #12
    229e:	ldmia.w	sp!, {r4, r5, lr}
    22a2:	add	sp, #8
    22a4:	bx	lr
    22a6:	ldr	r0, [pc, #32]	; (22c8 <reallocarray@@Base+0x7c>)
    22a8:	add	r0, pc
    22aa:	blx	c40 <secure_getenv@plt>
    22ae:	cmp	r0, #0
    22b0:	beq.n	2270 <reallocarray@@Base+0x24>
    22b2:	movs	r1, #32
    22b4:	b.n	2272 <reallocarray@@Base+0x26>
    22b6:	blx	c8c <__stack_chk_fail@plt>
    22ba:	nop
    22bc:	lsrs	r2, r3, #18
    22be:	movs	r1, r0
    22c0:	lsls	r4, r5, #3
    22c2:	movs	r0, r0
    22c4:	lsrs	r4, r4, #17
    22c6:	movs	r1, r0
    22c8:	lsrs	r4, r7, #3
    22ca:	movs	r0, r0
    22cc:	push	{r0, r1, r2, r3}
    22ce:	ldr	r2, [pc, #84]	; (2324 <reallocarray@@Base+0xd8>)
    22d0:	ldr	r3, [pc, #84]	; (2328 <reallocarray@@Base+0xdc>)
    22d2:	add	r2, pc
    22d4:	ldr	r0, [pc, #84]	; (232c <reallocarray@@Base+0xe0>)
    22d6:	push	{r4, r5, lr}
    22d8:	sub	sp, #12
    22da:	ldr	r3, [r2, r3]
    22dc:	add	r0, pc
    22de:	ldr	r5, [sp, #24]
    22e0:	ldr	r3, [r3, #0]
    22e2:	str	r3, [sp, #4]
    22e4:	mov.w	r3, #0
    22e8:	blx	c40 <secure_getenv@plt>
    22ec:	ldr	r4, [pc, #64]	; (2330 <reallocarray@@Base+0xe4>)
    22ee:	add	r4, pc
    22f0:	cbz	r0, 2304 <reallocarray@@Base+0xb8>
    22f2:	ldr	r0, [pc, #64]	; (2334 <reallocarray@@Base+0xe8>)
    22f4:	add	r3, sp, #28
    22f6:	str	r3, [sp, #0]
    22f8:	mov	r2, r5
    22fa:	movs	r1, #1
    22fc:	ldr	r0, [r4, r0]
    22fe:	ldr	r0, [r0, #0]
    2300:	blx	d2c <__vfprintf_chk@plt>
    2304:	ldr	r2, [pc, #48]	; (2338 <reallocarray@@Base+0xec>)
    2306:	ldr	r3, [pc, #32]	; (2328 <reallocarray@@Base+0xdc>)
    2308:	add	r2, pc
    230a:	ldr	r3, [r2, r3]
    230c:	ldr	r2, [r3, #0]
    230e:	ldr	r3, [sp, #4]
    2310:	eors	r2, r3
    2312:	bne.n	231e <reallocarray@@Base+0xd2>
    2314:	add	sp, #12
    2316:	ldmia.w	sp!, {r4, r5, lr}
    231a:	add	sp, #16
    231c:	bx	lr
    231e:	blx	c8c <__stack_chk_fail@plt>
    2322:	nop
    2324:	lsrs	r2, r4, #16
    2326:	movs	r1, r0
    2328:	lsls	r4, r5, #3
    232a:	movs	r0, r0
    232c:	lsrs	r0, r1, #3
    232e:	movs	r0, r0
    2330:	lsrs	r6, r0, #16
    2332:	movs	r1, r0
    2334:	lsls	r0, r6, #3
    2336:	movs	r0, r0
    2338:	lsrs	r4, r5, #15
    233a:	movs	r1, r0
    233c:	dmb	ish
    2340:	ldrex	r3, [r0]
    2344:	adds	r3, #1
    2346:	strex	r2, r3, [r0]
    234a:	cmp	r2, #0
    234c:	bne.n	2340 <reallocarray@@Base+0xf4>
    234e:	dmb	ish
    2352:	bx	lr
    2354:	dmb	ish
    2358:	ldrex	r3, [r0]
    235c:	subs	r3, #1
    235e:	strex	r2, r3, [r0]
    2362:	cmp	r2, #0
    2364:	bne.n	2358 <reallocarray@@Base+0x10c>
    2366:	clz	r0, r3
    236a:	dmb	ish
    236e:	lsrs	r0, r0, #5
    2370:	bx	lr
    2372:	nop
    2374:	push	{r4, r5, r6, lr}
    2376:	mov	r4, r0
    2378:	blx	d80 <strlen@plt>
    237c:	cbz	r0, 23b8 <reallocarray@@Base+0x16c>
    237e:	ldrb	r3, [r4, #0]
    2380:	cmp	r3, #46	; 0x2e
    2382:	beq.n	23b8 <reallocarray@@Base+0x16c>
    2384:	ldr	r1, [pc, #68]	; (23cc <reallocarray@@Base+0x180>)
    2386:	mov	r6, r0
    2388:	mov	r0, r4
    238a:	add	r1, pc
    238c:	blx	c1c <strcmp@plt>
    2390:	cbz	r0, 23b8 <reallocarray@@Base+0x16c>
    2392:	ldr	r5, [pc, #60]	; (23d0 <reallocarray@@Base+0x184>)
    2394:	add	r5, pc
    2396:	ldr	r1, [r5, #0]
    2398:	cbz	r1, 23b4 <reallocarray@@Base+0x168>
    239a:	mov	r0, r4
    239c:	blx	c10 <strstr@plt>
    23a0:	subs	r3, r0, r4
    23a2:	cbz	r0, 23ac <reallocarray@@Base+0x160>
    23a4:	ldr	r2, [r5, #4]
    23a6:	add	r3, r2
    23a8:	cmp	r3, r6
    23aa:	beq.n	23bc <reallocarray@@Base+0x170>
    23ac:	ldr.w	r1, [r5, #12]!
    23b0:	cmp	r1, #0
    23b2:	bne.n	239a <reallocarray@@Base+0x14e>
    23b4:	mov	r0, r1
    23b6:	pop	{r4, r5, r6, pc}
    23b8:	movs	r0, #1
    23ba:	pop	{r4, r5, r6, pc}
    23bc:	ldr	r3, [r5, #8]
    23be:	cmp	r3, #0
    23c0:	ite	ne
    23c2:	movne	r0, #1
    23c4:	moveq.w	r0, #4294967295	; 0xffffffff
    23c8:	pop	{r4, r5, r6, pc}
    23ca:	nop
    23cc:	lsrs	r6, r5, #32
    23ce:	movs	r0, r0
    23d0:	lsrs	r0, r6, #17
    23d2:	movs	r1, r0
    23d4:	ldr	r0, [r0, #0]
    23d6:	b.w	c58 <free@plt>
    23da:	nop
    23dc:	ldr	r3, [r0, #0]
    23de:	adds	r3, #1
    23e0:	beq.n	23e4 <reallocarray@@Base+0x198>
    23e2:	b.n	2228 <closedir@plt+0x13ac>
    23e4:	bx	lr
    23e6:	nop
    23e8:	push	{r4, lr}
    23ea:	mov	r4, r0
    23ec:	ldr	r0, [r0, #0]
    23ee:	cbz	r0, 23f8 <reallocarray@@Base+0x1ac>
    23f0:	blx	de0 <fclose@plt>
    23f4:	movs	r3, #0
    23f6:	str	r3, [r4, #0]
    23f8:	pop	{r4, pc}
    23fa:	nop
    23fc:	push	{r1, r2, r3}
    23fe:	movs	r1, #1
    2400:	push	{r4, lr}
    2402:	sub	sp, #12
    2404:	ldr.w	ip, [pc, #68]	; 244c <reallocarray@@Base+0x200>
    2408:	add	r3, sp, #20
    240a:	ldr	r4, [pc, #68]	; (2450 <reallocarray@@Base+0x204>)
    240c:	add	ip, pc
    240e:	ldr.w	r2, [r3], #4
    2412:	ldr.w	r4, [ip, r4]
    2416:	ldr	r4, [r4, #0]
    2418:	str	r4, [sp, #4]
    241a:	mov.w	r4, #0
    241e:	mov	r4, r0
    2420:	str	r3, [sp, #0]
    2422:	blx	db0 <__vasprintf_chk@plt>
    2426:	ldr	r2, [pc, #44]	; (2454 <reallocarray@@Base+0x208>)
    2428:	add	r2, pc
    242a:	adds	r3, r0, #1
    242c:	itt	eq
    242e:	moveq	r3, #0
    2430:	streq	r3, [r4, #0]
    2432:	ldr	r3, [pc, #28]	; (2450 <reallocarray@@Base+0x204>)
    2434:	ldr	r3, [r2, r3]
    2436:	ldr	r2, [r3, #0]
    2438:	ldr	r3, [sp, #4]
    243a:	eors	r2, r3
    243c:	bne.n	2448 <reallocarray@@Base+0x1fc>
    243e:	add	sp, #12
    2440:	ldmia.w	sp!, {r4, lr}
    2444:	add	sp, #12
    2446:	bx	lr
    2448:	blx	c8c <__stack_chk_fail@plt>
    244c:	lsrs	r0, r5, #11
    244e:	movs	r1, r0
    2450:	lsls	r4, r5, #3
    2452:	movs	r0, r0
    2454:	lsrs	r4, r1, #11
    2456:	movs	r1, r0
    2458:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    245c:	mov	r9, r0
    245e:	ldr	r0, [pc, #192]	; (2520 <reallocarray@@Base+0x2d4>)
    2460:	mov	r7, r2
    2462:	ldr	r2, [pc, #192]	; (2524 <reallocarray@@Base+0x2d8>)
    2464:	clz	r4, r1
    2468:	add	r0, pc
    246a:	sub	sp, #8
    246c:	lsrs	r4, r4, #5
    246e:	mov	r6, r3
    2470:	ldr	r2, [r0, r2]
    2472:	cmp	r3, #0
    2474:	ite	ne
    2476:	movne	r5, r4
    2478:	moveq	r5, #1
    247a:	mov.w	sl, #4294967295	; 0xffffffff
    247e:	mov	r4, r1
    2480:	ldr	r2, [r2, #0]
    2482:	str	r2, [sp, #4]
    2484:	mov.w	r2, #0
    2488:	str.w	sl, [sp]
    248c:	blx	d8c <__errno_location@plt>
    2490:	mov	r8, r0
    2492:	cmp	r5, #0
    2494:	bne.n	2508 <reallocarray@@Base+0x2bc>
    2496:	mov	r0, r9
    2498:	mov	r1, r4
    249a:	mov.w	r2, #540672	; 0x84000
    249e:	ldr.w	r9, [r8]
    24a2:	blx	c80 <openat@plt>
    24a6:	mov	r3, r0
    24a8:	adds	r3, #1
    24aa:	str	r0, [sp, #0]
    24ac:	beq.n	250c <reallocarray@@Base+0x2c0>
    24ae:	blx	ca8 <dup@plt>
    24b2:	adds	r3, r0, #1
    24b4:	mov	r4, r0
    24b6:	beq.n	24e4 <reallocarray@@Base+0x298>
    24b8:	blx	e1c <fdopendir@plt>
    24bc:	mov	r5, r0
    24be:	cbnz	r0, 24cc <reallocarray@@Base+0x280>
    24c0:	b.n	2512 <reallocarray@@Base+0x2c6>
    24c2:	ldr	r0, [sp, #0]
    24c4:	mov	r2, r7
    24c6:	blx	r6
    24c8:	mov	r4, r0
    24ca:	cbnz	r0, 24de <reallocarray@@Base+0x292>
    24cc:	mov	r0, r5
    24ce:	blx	e10 <readdir@plt>
    24d2:	mov	r1, r0
    24d4:	cmp	r0, #0
    24d6:	bne.n	24c2 <reallocarray@@Base+0x276>
    24d8:	mov	r4, r0
    24da:	str.w	r9, [r8]
    24de:	mov	r0, r5
    24e0:	blx	e7c <closedir@plt>
    24e4:	ldr	r3, [sp, #0]
    24e6:	adds	r3, #1
    24e8:	beq.n	24f0 <reallocarray@@Base+0x2a4>
    24ea:	mov	r0, sp
    24ec:	bl	2228 <closedir@plt+0x13ac>
    24f0:	ldr	r2, [pc, #52]	; (2528 <reallocarray@@Base+0x2dc>)
    24f2:	ldr	r3, [pc, #48]	; (2524 <reallocarray@@Base+0x2d8>)
    24f4:	add	r2, pc
    24f6:	ldr	r3, [r2, r3]
    24f8:	ldr	r2, [r3, #0]
    24fa:	ldr	r3, [sp, #4]
    24fc:	eors	r2, r3
    24fe:	bne.n	251c <reallocarray@@Base+0x2d0>
    2500:	mov	r0, r4
    2502:	add	sp, #8
    2504:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    2508:	movs	r3, #22
    250a:	str	r3, [r0, #0]
    250c:	mov.w	r4, #4294967295	; 0xffffffff
    2510:	b.n	24f0 <reallocarray@@Base+0x2a4>
    2512:	mov	r0, r4
    2514:	mov	r4, sl
    2516:	blx	e70 <close@plt>
    251a:	b.n	24e4 <reallocarray@@Base+0x298>
    251c:	blx	c8c <__stack_chk_fail@plt>
    2520:	lsrs	r4, r1, #10
    2522:	movs	r1, r0
    2524:	lsls	r4, r5, #3
    2526:	movs	r0, r0
    2528:	lsrs	r0, r0, #8
    252a:	movs	r1, r0
    252c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2530:	vpush	{d8-d10}
    2534:	ldr	r4, [pc, #588]	; (2784 <reallocarray@@Base+0x538>)
    2536:	add	r4, pc
    2538:	sub	sp, #156	; 0x9c
    253a:	strd	r2, r3, [sp, #32]
    253e:	ldr	r2, [pc, #584]	; (2788 <reallocarray@@Base+0x53c>)
    2540:	ldr	r3, [pc, #584]	; (278c <reallocarray@@Base+0x540>)
    2542:	add	r2, pc
    2544:	ldr	r3, [r2, r3]
    2546:	subs	r2, r1, #0
    2548:	ldr	r3, [r3, #0]
    254a:	str	r3, [sp, #148]	; 0x94
    254c:	mov.w	r3, #0
    2550:	mov.w	r3, #0
    2554:	str	r2, [sp, #28]
    2556:	strd	r3, r3, [sp, #40]	; 0x28
    255a:	strd	r3, r3, [sp, #48]	; 0x30
    255e:	ble.w	277a <reallocarray@@Base+0x52e>
    2562:	ldr	r2, [pc, #556]	; (2790 <reallocarray@@Base+0x544>)
    2564:	add	r1, sp, #40	; 0x28
    2566:	str	r3, [sp, #24]
    2568:	add.w	sl, sp, #48	; 0x30
    256c:	sub.w	r9, r0, #4
    2570:	vmov	s19, r1
    2574:	ldr	r3, [r4, r2]
    2576:	vmov	s18, sl
    257a:	vmov	s20, r3
    257e:	vmov	r2, s20
    2582:	vmov	r1, s19
    2586:	ldr.w	r0, [r9, #4]!
    258a:	bl	20d8 <closedir@plt+0x125c>
    258e:	adds	r3, r0, #1
    2590:	mov	r6, r0
    2592:	beq.w	2776 <reallocarray@@Base+0x52a>
    2596:	ldr	r3, [sp, #48]	; 0x30
    2598:	cmp	r3, #0
    259a:	it	gt
    259c:	cmpgt	r0, #0
    259e:	ite	gt
    25a0:	movgt	r4, #1
    25a2:	movle	r4, #0
    25a4:	ble.w	2772 <reallocarray@@Base+0x526>
    25a8:	add	r2, sp, #52	; 0x34
    25aa:	movs	r5, #0
    25ac:	ldr.w	fp, [sp, #40]	; 0x28
    25b0:	mov	r4, r5
    25b2:	vmov	s16, r2
    25b6:	add	r2, sp, #44	; 0x2c
    25b8:	mov	r8, r0
    25ba:	mov	r6, r3
    25bc:	vmov	s17, r2
    25c0:	b.n	25ea <reallocarray@@Base+0x39e>
    25c2:	mov	r0, sl
    25c4:	adds	r5, #1
    25c6:	blx	c5c <free@plt+0x4>
    25ca:	ldr.w	fp, [sp, #40]	; 0x28
    25ce:	ldr	r1, [sp, #20]
    25d0:	adds	r4, #1
    25d2:	mov	r3, r5
    25d4:	ldr	r6, [sp, #48]	; 0x30
    25d6:	str.w	r1, [fp, r7]
    25da:	cmp	r6, r5
    25dc:	ite	le
    25de:	movle	r1, #0
    25e0:	movgt	r1, #1
    25e2:	cmp	r4, r8
    25e4:	it	ge
    25e6:	movge	r1, #0
    25e8:	cbz	r1, 264a <reallocarray@@Base+0x3fe>
    25ea:	ldr	r1, [sp, #44]	; 0x2c
    25ec:	lsls	r7, r4, #2
    25ee:	ldr.w	sl, [fp, r4, lsl #2]
    25f2:	add.w	r0, r1, r5, lsl #3
    25f6:	add.w	r1, sl, #11
    25fa:	ldr	r0, [r0, #4]
    25fc:	adds	r0, #11
    25fe:	blx	c1c <strcmp@plt>
    2602:	subs	r1, r0, #0
    2604:	itt	lt
    2606:	addlt	r5, #1
    2608:	movlt	r3, r5
    260a:	blt.n	25da <reallocarray@@Base+0x38e>
    260c:	str	r1, [sp, #20]
    260e:	beq.n	25c2 <reallocarray@@Base+0x376>
    2610:	ldr.w	r1, [r9]
    2614:	sub.w	r2, r8, r4
    2618:	vmov	r0, s17
    261c:	mov	r3, r5
    261e:	str	r2, [sp, #0]
    2620:	str	r1, [sp, #4]
    2622:	vmov	r2, s18
    2626:	vmov	r1, s16
    262a:	str.w	sl, [sp, #8]
    262e:	bl	2060 <closedir@plt+0x11e4>
    2632:	cmp	r0, #0
    2634:	bne.w	276e <reallocarray@@Base+0x522>
    2638:	ldr.w	fp, [sp, #40]	; 0x28
    263c:	adds	r5, #1
    263e:	ldr	r6, [sp, #48]	; 0x30
    2640:	adds	r4, #1
    2642:	mov	r3, r5
    2644:	str.w	r0, [fp, r7]
    2648:	b.n	25da <reallocarray@@Base+0x38e>
    264a:	mov	r6, r8
    264c:	cmp	r6, r4
    264e:	ble.n	26f2 <reallocarray@@Base+0x4a6>
    2650:	vmov	sl, s18
    2654:	add.w	r8, sp, #52	; 0x34
    2658:	ldr	r2, [sp, #40]	; 0x28
    265a:	subs	r5, r3, r4
    265c:	add	r7, sp, #44	; 0x2c
    265e:	b.n	266a <reallocarray@@Base+0x41e>
    2660:	ldr	r2, [sp, #40]	; 0x28
    2662:	adds	r4, #1
    2664:	cmp	r6, r4
    2666:	str	r0, [r2, r3]
    2668:	beq.n	26f2 <reallocarray@@Base+0x4a6>
    266a:	ldr.w	r1, [r2, r4, lsl #2]
    266e:	adds	r3, r5, r4
    2670:	ldr.w	r0, [r9]
    2674:	subs	r2, r6, r4
    2676:	str	r2, [sp, #0]
    2678:	mov	r2, sl
    267a:	str	r1, [sp, #8]
    267c:	mov	r1, r8
    267e:	str	r0, [sp, #4]
    2680:	mov	r0, r7
    2682:	bl	2060 <closedir@plt+0x11e4>
    2686:	lsls	r3, r4, #2
    2688:	cmp	r0, #0
    268a:	beq.n	2660 <reallocarray@@Base+0x414>
    268c:	cmp	r6, #0
    268e:	ble.n	26a2 <reallocarray@@Base+0x456>
    2690:	movs	r4, #0
    2692:	ldr	r3, [sp, #40]	; 0x28
    2694:	ldr.w	r0, [r3, r4, lsl #2]
    2698:	adds	r4, #1
    269a:	blx	c5c <free@plt+0x4>
    269e:	cmp	r6, r4
    26a0:	bgt.n	2692 <reallocarray@@Base+0x446>
    26a2:	ldrd	r0, r3, [sp, #44]	; 0x2c
    26a6:	cmp	r3, #0
    26a8:	itt	gt
    26aa:	movgt	r4, #0
    26ac:	movgt	r3, r0
    26ae:	bgt.n	26b4 <reallocarray@@Base+0x468>
    26b0:	b.n	26c8 <reallocarray@@Base+0x47c>
    26b2:	ldr	r3, [sp, #44]	; 0x2c
    26b4:	add.w	r3, r3, r4, lsl #3
    26b8:	adds	r4, #1
    26ba:	ldr	r0, [r3, #4]
    26bc:	blx	c5c <free@plt+0x4>
    26c0:	ldr	r3, [sp, #48]	; 0x30
    26c2:	cmp	r3, r4
    26c4:	bgt.n	26b2 <reallocarray@@Base+0x466>
    26c6:	ldr	r0, [sp, #44]	; 0x2c
    26c8:	mov.w	r6, #4294967295	; 0xffffffff
    26cc:	blx	c5c <free@plt+0x4>
    26d0:	ldr	r0, [sp, #40]	; 0x28
    26d2:	blx	c5c <free@plt+0x4>
    26d6:	ldr	r2, [pc, #188]	; (2794 <reallocarray@@Base+0x548>)
    26d8:	ldr	r3, [pc, #176]	; (278c <reallocarray@@Base+0x540>)
    26da:	add	r2, pc
    26dc:	ldr	r3, [r2, r3]
    26de:	ldr	r2, [r3, #0]
    26e0:	ldr	r3, [sp, #148]	; 0x94
    26e2:	eors	r2, r3
    26e4:	bne.n	2780 <reallocarray@@Base+0x534>
    26e6:	mov	r0, r6
    26e8:	add	sp, #156	; 0x9c
    26ea:	vpop	{d8-d10}
    26ee:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    26f2:	ldr	r3, [sp, #24]
    26f4:	ldr	r2, [sp, #28]
    26f6:	adds	r3, #1
    26f8:	str	r3, [sp, #24]
    26fa:	cmp	r2, r3
    26fc:	bne.w	257e <reallocarray@@Base+0x332>
    2700:	ldrd	r0, r3, [sp, #44]	; 0x2c
    2704:	movs	r6, #0
    2706:	cmp	r3, #0
    2708:	ble.n	26cc <reallocarray@@Base+0x480>
    270a:	ldrd	r7, sl, [sp, #32]
    270e:	add.w	r8, sp, #56	; 0x38
    2712:	mov	r4, r6
    2714:	mov.w	r9, #256	; 0x100
    2718:	b.n	2754 <reallocarray@@Base+0x508>
    271a:	add.w	r6, r5, #11
    271e:	ldr.w	r1, [r0, r4, lsl #3]
    2722:	mov	r3, r8
    2724:	movs	r0, #3
    2726:	mov	r2, r6
    2728:	str.w	r9, [sp]
    272c:	blx	cb4 <__fxstatat@plt>
    2730:	cbnz	r0, 2762 <reallocarray@@Base+0x516>
    2732:	ldr	r0, [sp, #44]	; 0x2c
    2734:	mov	r1, r6
    2736:	mov	r3, r7
    2738:	mov	r2, r8
    273a:	ldr.w	r0, [r0, fp]
    273e:	blx	sl
    2740:	mov	r6, r0
    2742:	cbnz	r0, 2762 <reallocarray@@Base+0x516>
    2744:	mov	r0, r5
    2746:	blx	c5c <free@plt+0x4>
    274a:	ldr	r3, [sp, #48]	; 0x30
    274c:	adds	r4, #1
    274e:	ldr	r0, [sp, #44]	; 0x2c
    2750:	cmp	r3, r4
    2752:	ble.n	26cc <reallocarray@@Base+0x480>
    2754:	mov.w	fp, r4, lsl #3
    2758:	add.w	r3, r0, fp
    275c:	ldr	r5, [r3, #4]
    275e:	cmp	r6, #0
    2760:	beq.n	271a <reallocarray@@Base+0x4ce>
    2762:	mov	r0, r5
    2764:	mov.w	r6, #4294967295	; 0xffffffff
    2768:	blx	c5c <free@plt+0x4>
    276c:	b.n	274a <reallocarray@@Base+0x4fe>
    276e:	mov	r6, r8
    2770:	b.n	2690 <reallocarray@@Base+0x444>
    2772:	mov	r3, r4
    2774:	b.n	264c <reallocarray@@Base+0x400>
    2776:	ldr	r0, [sp, #44]	; 0x2c
    2778:	b.n	26cc <reallocarray@@Base+0x480>
    277a:	mov	r0, r3
    277c:	mov	r6, r3
    277e:	b.n	26cc <reallocarray@@Base+0x480>
    2780:	blx	c8c <__stack_chk_fail@plt>
    2784:	lsrs	r6, r7, #6
    2786:	movs	r1, r0
    2788:	lsrs	r2, r6, #6
    278a:	movs	r1, r0
    278c:	lsls	r4, r5, #3
    278e:	movs	r0, r0
    2790:	lsls	r0, r0, #4
    2792:	movs	r0, r0
    2794:	lsrs	r2, r3, #32
    2796:	movs	r1, r0
    2798:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    279c:	clz	r4, r1
    27a0:	ldr	r5, [pc, #228]	; (2888 <reallocarray@@Base+0x63c>)
    27a2:	mov	sl, r2
    27a4:	ldr	r2, [pc, #228]	; (288c <reallocarray@@Base+0x640>)
    27a6:	lsrs	r4, r4, #5
    27a8:	add	r5, pc
    27aa:	sub	sp, #116	; 0x74
    27ac:	cmp	r3, #0
    27ae:	it	eq
    27b0:	moveq	r4, #1
    27b2:	mov	r9, r3
    27b4:	ldr	r2, [r5, r2]
    27b6:	mov.w	r3, #4294967295	; 0xffffffff
    27ba:	movs	r5, #0
    27bc:	ldr	r2, [r2, #0]
    27be:	str	r2, [sp, #108]	; 0x6c
    27c0:	mov.w	r2, #0
    27c4:	strd	r5, r3, [sp, #8]
    27c8:	cmp	r4, #0
    27ca:	bne.n	2868 <reallocarray@@Base+0x61c>
    27cc:	mov.w	r2, #540672	; 0x84000
    27d0:	blx	c80 <openat@plt>
    27d4:	mov	r3, r0
    27d6:	adds	r3, #1
    27d8:	str	r0, [sp, #12]
    27da:	beq.n	287a <reallocarray@@Base+0x62e>
    27dc:	add	r1, sp, #8
    27de:	mov	r2, r4
    27e0:	bl	20d8 <closedir@plt+0x125c>
    27e4:	adds	r3, r0, #1
    27e6:	mov	r7, r0
    27e8:	beq.n	287e <reallocarray@@Base+0x632>
    27ea:	cmp	r0, #0
    27ec:	ble.n	283e <reallocarray@@Base+0x5f2>
    27ee:	add.w	r8, sp, #16
    27f2:	mov	r5, r4
    27f4:	b.n	2824 <reallocarray@@Base+0x5d8>
    27f6:	add.w	fp, r6, #11
    27fa:	ldr	r1, [sp, #12]
    27fc:	mov	r3, r8
    27fe:	movs	r0, #3
    2800:	mov	r2, fp
    2802:	str	r4, [sp, #0]
    2804:	blx	cb4 <__fxstatat@plt>
    2808:	cbnz	r0, 282e <reallocarray@@Base+0x5e2>
    280a:	ldr	r0, [sp, #12]
    280c:	mov	r1, fp
    280e:	mov	r3, sl
    2810:	mov	r2, r8
    2812:	blx	r9
    2814:	mov	r4, r0
    2816:	cbnz	r0, 282e <reallocarray@@Base+0x5e2>
    2818:	adds	r5, #1
    281a:	mov	r0, r6
    281c:	blx	c5c <free@plt+0x4>
    2820:	cmp	r7, r5
    2822:	beq.n	283e <reallocarray@@Base+0x5f2>
    2824:	ldr	r3, [sp, #8]
    2826:	ldr.w	r6, [r3, r5, lsl #2]
    282a:	cmp	r4, #0
    282c:	beq.n	27f6 <reallocarray@@Base+0x5aa>
    282e:	adds	r5, #1
    2830:	mov	r0, r6
    2832:	blx	c5c <free@plt+0x4>
    2836:	cmp	r7, r5
    2838:	mov.w	r4, #4294967295	; 0xffffffff
    283c:	bne.n	2824 <reallocarray@@Base+0x5d8>
    283e:	ldr	r3, [sp, #12]
    2840:	adds	r3, #1
    2842:	beq.n	284a <reallocarray@@Base+0x5fe>
    2844:	add	r0, sp, #12
    2846:	bl	2228 <closedir@plt+0x13ac>
    284a:	ldr	r0, [sp, #8]
    284c:	blx	c5c <free@plt+0x4>
    2850:	ldr	r2, [pc, #60]	; (2890 <reallocarray@@Base+0x644>)
    2852:	ldr	r3, [pc, #56]	; (288c <reallocarray@@Base+0x640>)
    2854:	add	r2, pc
    2856:	ldr	r3, [r2, r3]
    2858:	ldr	r2, [r3, #0]
    285a:	ldr	r3, [sp, #108]	; 0x6c
    285c:	eors	r2, r3
    285e:	bne.n	2882 <reallocarray@@Base+0x636>
    2860:	mov	r0, r4
    2862:	add	sp, #116	; 0x74
    2864:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2868:	blx	d8c <__errno_location@plt>
    286c:	movs	r2, #22
    286e:	mov	r3, r0
    2870:	mov	r0, r5
    2872:	str	r2, [r3, #0]
    2874:	mov.w	r4, #4294967295	; 0xffffffff
    2878:	b.n	284c <reallocarray@@Base+0x600>
    287a:	ldr	r0, [sp, #8]
    287c:	b.n	2874 <reallocarray@@Base+0x628>
    287e:	mov	r4, r0
    2880:	b.n	283e <reallocarray@@Base+0x5f2>
    2882:	blx	c8c <__stack_chk_fail@plt>
    2886:	nop
    2888:	lsls	r4, r1, #29
    288a:	movs	r1, r0
    288c:	lsls	r4, r5, #3
    288e:	movs	r0, r0
    2890:	lsls	r0, r4, #26
    2892:	movs	r1, r0
    2894:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    2898:	mov	r7, r0
    289a:	ldr	r6, [pc, #48]	; (28cc <reallocarray@@Base+0x680>)
    289c:	mov	r8, r1
    289e:	ldr	r5, [pc, #48]	; (28d0 <reallocarray@@Base+0x684>)
    28a0:	mov	r9, r2
    28a2:	add	r6, pc
    28a4:	blx	be4 <calloc@plt-0x20>
    28a8:	add	r5, pc
    28aa:	subs	r6, r6, r5
    28ac:	asrs	r6, r6, #2
    28ae:	beq.n	28c6 <reallocarray@@Base+0x67a>
    28b0:	subs	r5, #4
    28b2:	movs	r4, #0
    28b4:	ldr.w	r3, [r5, #4]!
    28b8:	adds	r4, #1
    28ba:	mov	r2, r9
    28bc:	mov	r1, r8
    28be:	mov	r0, r7
    28c0:	blx	r3
    28c2:	cmp	r6, r4
    28c4:	bne.n	28b4 <reallocarray@@Base+0x668>
    28c6:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    28ca:	nop
    28cc:	lsls	r6, r0, #21
    28ce:	movs	r1, r0
    28d0:	lsls	r4, r7, #20
    28d2:	movs	r1, r0
    28d4:	bx	lr
    28d6:	nop

Disassembly of section .fini:

000028d8 <.fini>:
    28d8:	push	{r3, lr}
    28dc:	pop	{r3, pc}
