/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  reg [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  reg [3:0] celloutsig_0_1z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [8:0] _00_;
  always_latch
    if (!clkin_data[64]) _00_ = 9'h000;
    else if (!clkin_data[0]) _00_ = in_data[121:113];
  assign out_data[142:134] = _00_;
  assign celloutsig_0_47z = ~(celloutsig_0_5z | celloutsig_0_19z[0]);
  assign celloutsig_0_12z = ~(celloutsig_0_8z | in_data[92]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | celloutsig_1_0z) & in_data[157]);
  assign celloutsig_0_10z = ~((celloutsig_0_5z | celloutsig_0_8z) & (celloutsig_0_3z[6] | celloutsig_0_1z[0]));
  assign celloutsig_0_17z = ~((celloutsig_0_4z | celloutsig_0_6z[0]) & (celloutsig_0_16z[2] | celloutsig_0_10z));
  assign celloutsig_1_4z = celloutsig_1_1z | celloutsig_1_3z;
  assign celloutsig_0_7z = celloutsig_0_0z | celloutsig_0_5z;
  assign celloutsig_0_0z = in_data[57:55] === in_data[68:66];
  assign celloutsig_0_4z = { in_data[17], celloutsig_0_3z, celloutsig_0_0z } === in_data[13:1];
  assign celloutsig_1_19z = { celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_4z } === 3'h0;
  assign celloutsig_0_8z = celloutsig_0_3z[6:2] >= celloutsig_0_6z[4:0];
  assign celloutsig_0_11z = { celloutsig_0_1z[0], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_6z } >= { in_data[78:66], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_43z = { celloutsig_0_29z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_9z[0], celloutsig_0_10z } && { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_19z };
  assign celloutsig_1_0z = in_data[170:166] && in_data[162:158];
  assign celloutsig_0_5z = celloutsig_0_3z[10:7] && celloutsig_0_3z[6:3];
  assign celloutsig_1_2z = { in_data[102:101], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } && in_data[171:165];
  assign celloutsig_1_5z = { in_data[149:140], celloutsig_1_2z, celloutsig_1_3z } < { in_data[182:172], celloutsig_1_0z };
  assign celloutsig_0_29z = celloutsig_0_18z[1] & ~(celloutsig_0_2z);
  assign celloutsig_0_3z = { celloutsig_0_1z[3:2], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } % { 1'h1, in_data[56:55], celloutsig_0_1z, celloutsig_0_1z[3:1], in_data[0] };
  assign celloutsig_0_6z = in_data[40:32] % { 1'h1, celloutsig_0_3z[6:1], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z } % { 1'h1, celloutsig_0_3z[3:2] };
  assign celloutsig_0_18z = { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_0z } % { 1'h1, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_12z };
  assign celloutsig_0_19z = celloutsig_0_14z % { 1'h1, celloutsig_0_18z[1], celloutsig_0_13z };
  assign celloutsig_1_7z = & { celloutsig_1_6z[2:1], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, in_data[172:169] };
  assign celloutsig_0_48z = | { celloutsig_0_43z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_6z[5:2], celloutsig_0_5z };
  assign celloutsig_0_13z = ~^ { celloutsig_0_6z[4:3], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_2z = ~^ in_data[17:10];
  assign celloutsig_0_14z = { celloutsig_0_3z[6:5], celloutsig_0_2z } <<< { celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_1z = 4'h0;
    else if (celloutsig_1_19z) celloutsig_0_1z = in_data[65:62];
  always_latch
    if (clkin_data[32]) celloutsig_0_16z = 3'h0;
    else if (celloutsig_1_19z) celloutsig_0_16z = celloutsig_0_6z[8:6];
  assign celloutsig_1_3z = ~((in_data[140] & celloutsig_1_1z) | (celloutsig_1_0z & celloutsig_1_2z));
  assign celloutsig_1_6z[2:1] = { celloutsig_1_5z, celloutsig_1_5z } ~^ { celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_6z[0] = 1'h1;
  assign { out_data[133:128], out_data[96], out_data[32], out_data[0] } = { 6'h00, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
