0.7
2020.2
Oct 14 2022
05:20:55
D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/DRAM/sim/DRAM.v,1688366563,verilog,,D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/IROM/sim/IROM.v,,DRAM,,,../../../../proj_single_cycle.gen/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/IROM/sim/IROM.v,1689067163,verilog,,D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk_clk_wiz.v,,IROM,,,../../../../proj_single_cycle.gen/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk.v,1688363982,verilog,,D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Bridge.v,,cpuclk,,,../../../../proj_single_cycle.gen/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk_clk_wiz.v,1688363982,verilog,,D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk.v,,cpuclk_clk_wiz,,,../../../../proj_single_cycle.gen/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Bridge.v,1688980725,verilog,,D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CU.v,D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh,Bridge,,,../../../../proj_single_cycle.gen/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CU.v,1688881550,verilog,,D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Digital_LEDs.v,,CU,,,../../../../proj_single_cycle.gen/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Digital_LEDs.v,1689059623,verilog,,D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/EX.v,,Digital_LEDs,,,../../../../proj_single_cycle.gen/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/EX.v,1688881567,verilog,,D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ID.v,,EX,,,../../../../proj_single_cycle.gen/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ID.v,1688881587,verilog,,D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/IF.v,,ID,,,../../../../proj_single_cycle.gen/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/IF.v,1688881599,verilog,,D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/LED.v,,IF,,,../../../../proj_single_cycle.gen/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/LED.v,1688978845,verilog,,D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v,,LED,,,../../../../proj_single_cycle.gen/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh,1688976346,verilog,,D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/DRAM/sim/DRAM.v,,,,,../../../../proj_single_cycle.gen/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v,1689058726,verilog,,D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myCPU.v,D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh,miniRV_SoC,,,../../../../proj_single_cycle.gen/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myCPU.v,1688881622,verilog,,D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/tb_miniRV_SoC.v,D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh,myCPU,,,../../../../proj_single_cycle.gen/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/tb_miniRV_SoC.v,1689058615,verilog,,,,tb_miniRV_SoC,,,../../../../proj_single_cycle.gen/sources_1/ip/cpuclk;../../../../proj_single_cycle.srcs/sources_1/new,,,,,
