{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581887612986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581887612993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 16 13:13:32 2020 " "Processing started: Sun Feb 16 13:13:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581887612993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1581887612993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_Music_Box -c FPGA_Music_Box " "Command: quartus_sta FPGA_Music_Box -c FPGA_Music_Box" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1581887612993 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1581887613307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1581887614108 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581887614193 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581887614193 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_Music_Box.sdc " "Synopsys Design Constraints File file not found: 'FPGA_Music_Box.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1581887614775 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1581887614775 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name max10Board_50MhzClock max10Board_50MhzClock " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name max10Board_50MhzClock max10Board_50MhzClock" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581887614787 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 36 -multiply_by 103 -duty_cycle 50.00 -name \{aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 36 -multiply_by 103 -duty_cycle 50.00 -name \{aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581887614787 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581887614787 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1581887614788 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClockGenerator:clockGenerator_1Khz\|outputClock ClockGenerator:clockGenerator_1Khz\|outputClock " "create_clock -period 1.000 -name ClockGenerator:clockGenerator_1Khz\|outputClock ClockGenerator:clockGenerator_1Khz\|outputClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1581887614790 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClockGenerator:clockGenerator_22Khz\|outputClock ClockGenerator:clockGenerator_22Khz\|outputClock " "create_clock -period 1.000 -name ClockGenerator:clockGenerator_22Khz\|outputClock ClockGenerator:clockGenerator_22Khz\|outputClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1581887614790 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SDRAM_Controller:sDRAM_Controller\|outputValid SDRAM_Controller:sDRAM_Controller\|outputValid " "create_clock -period 1.000 -name SDRAM_Controller:sDRAM_Controller\|outputValid SDRAM_Controller:sDRAM_Controller\|outputValid" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1581887614790 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " "create_clock -period 1.000 -name SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1581887614790 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClockGenerator:clockGenerator_32Khz\|outputClock ClockGenerator:clockGenerator_32Khz\|outputClock " "create_clock -period 1.000 -name ClockGenerator:clockGenerator_32Khz\|outputClock ClockGenerator:clockGenerator_32Khz\|outputClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1581887614790 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581887614790 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1581887614825 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581887614833 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1581887614835 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1581887614872 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1581887614908 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1581887614936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -30.818 " "Worst-case setup slack is -30.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887614949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887614949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.818            -290.313 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "  -30.818            -290.313 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887614949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.512            -383.257 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -8.512            -383.257 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887614949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.105             -70.810 ClockGenerator:clockGenerator_32Khz\|outputClock  " "   -6.105             -70.810 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887614949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.521            -258.012 ClockGenerator:clockGenerator_22Khz\|outputClock  " "   -3.521            -258.012 ClockGenerator:clockGenerator_22Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887614949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.610             -97.221 ClockGenerator:clockGenerator_1Khz\|outputClock  " "   -2.610             -97.221 ClockGenerator:clockGenerator_1Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887614949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.385             -37.686 SDRAM_Controller:sDRAM_Controller\|outputValid  " "   -2.385             -37.686 SDRAM_Controller:sDRAM_Controller\|outputValid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887614949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.881              -9.758 max10Board_50MhzClock  " "   -1.881              -9.758 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887614949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581887614949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.497 " "Worst-case hold slack is -0.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887615035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887615035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.497              -0.497 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.497              -0.497 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887615035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 ClockGenerator:clockGenerator_1Khz\|outputClock  " "    0.340               0.000 ClockGenerator:clockGenerator_1Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887615035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 ClockGenerator:clockGenerator_22Khz\|outputClock  " "    0.340               0.000 ClockGenerator:clockGenerator_22Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887615035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "    0.341               0.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887615035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 max10Board_50MhzClock  " "    0.341               0.000 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887615035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.609               0.000 ClockGenerator:clockGenerator_32Khz\|outputClock  " "    0.609               0.000 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887615035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.996               0.000 SDRAM_Controller:sDRAM_Controller\|outputValid  " "    0.996               0.000 SDRAM_Controller:sDRAM_Controller\|outputValid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887615035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581887615035 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581887615056 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581887615091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.403 " "Worst-case minimum pulse width slack is -1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887615107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887615107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -115.046 ClockGenerator:clockGenerator_22Khz\|outputClock  " "   -1.403            -115.046 ClockGenerator:clockGenerator_22Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887615107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -57.523 ClockGenerator:clockGenerator_1Khz\|outputClock  " "   -1.403             -57.523 ClockGenerator:clockGenerator_1Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887615107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -39.284 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "   -1.403             -39.284 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887615107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 SDRAM_Controller:sDRAM_Controller\|outputValid  " "   -1.403             -22.448 SDRAM_Controller:sDRAM_Controller\|outputValid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887615107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -21.045 ClockGenerator:clockGenerator_32Khz\|outputClock  " "   -1.403             -21.045 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887615107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.212               0.000 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.212               0.000 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887615107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.637               0.000 max10Board_50MhzClock  " "    9.637               0.000 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887615107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581887615107 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1581887615185 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1581887615229 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1581887618423 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581887618700 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1581887618742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.041 " "Worst-case setup slack is -28.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887618759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887618759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.041            -263.501 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "  -28.041            -263.501 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887618759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.500            -336.642 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.500            -336.642 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887618759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.498             -64.047 ClockGenerator:clockGenerator_32Khz\|outputClock  " "   -5.498             -64.047 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887618759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.177            -230.021 ClockGenerator:clockGenerator_22Khz\|outputClock  " "   -3.177            -230.021 ClockGenerator:clockGenerator_22Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887618759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.302             -86.346 ClockGenerator:clockGenerator_1Khz\|outputClock  " "   -2.302             -86.346 ClockGenerator:clockGenerator_1Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887618759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.217             -35.017 SDRAM_Controller:sDRAM_Controller\|outputValid  " "   -2.217             -35.017 SDRAM_Controller:sDRAM_Controller\|outputValid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887618759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.659              -8.509 max10Board_50MhzClock  " "   -1.659              -8.509 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887618759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581887618759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.715 " "Worst-case hold slack is -0.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887618789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887618789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.715              -0.715 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.715              -0.715 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887618789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "    0.305               0.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887618789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 ClockGenerator:clockGenerator_1Khz\|outputClock  " "    0.306               0.000 ClockGenerator:clockGenerator_1Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887618789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 ClockGenerator:clockGenerator_22Khz\|outputClock  " "    0.306               0.000 ClockGenerator:clockGenerator_22Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887618789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 max10Board_50MhzClock  " "    0.306               0.000 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887618789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.552               0.000 ClockGenerator:clockGenerator_32Khz\|outputClock  " "    0.552               0.000 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887618789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 SDRAM_Controller:sDRAM_Controller\|outputValid  " "    0.894               0.000 SDRAM_Controller:sDRAM_Controller\|outputValid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887618789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581887618789 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581887618803 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581887618892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.403 " "Worst-case minimum pulse width slack is -1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887618911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887618911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -115.046 ClockGenerator:clockGenerator_22Khz\|outputClock  " "   -1.403            -115.046 ClockGenerator:clockGenerator_22Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887618911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -57.523 ClockGenerator:clockGenerator_1Khz\|outputClock  " "   -1.403             -57.523 ClockGenerator:clockGenerator_1Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887618911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -39.284 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "   -1.403             -39.284 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887618911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 SDRAM_Controller:sDRAM_Controller\|outputValid  " "   -1.403             -22.448 SDRAM_Controller:sDRAM_Controller\|outputValid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887618911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -21.045 ClockGenerator:clockGenerator_32Khz\|outputClock  " "   -1.403             -21.045 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887618911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.186               0.000 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.186               0.000 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887618911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.647               0.000 max10Board_50MhzClock  " "    9.647               0.000 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887618911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581887618911 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1581887618967 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581887619376 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1581887619392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.349 " "Worst-case setup slack is -12.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887619405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887619405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.349            -105.132 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "  -12.349            -105.132 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887619405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.839            -173.069 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.839            -173.069 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887619405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.908             -21.054 ClockGenerator:clockGenerator_32Khz\|outputClock  " "   -1.908             -21.054 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887619405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.362             -66.989 ClockGenerator:clockGenerator_22Khz\|outputClock  " "   -1.362             -66.989 ClockGenerator:clockGenerator_22Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887619405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.734              -2.440 max10Board_50MhzClock  " "   -0.734              -2.440 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887619405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.623              -9.774 SDRAM_Controller:sDRAM_Controller\|outputValid  " "   -0.623              -9.774 SDRAM_Controller:sDRAM_Controller\|outputValid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887619405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.511             -16.842 ClockGenerator:clockGenerator_1Khz\|outputClock  " "   -0.511             -16.842 ClockGenerator:clockGenerator_1Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887619405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581887619405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.321 " "Worst-case hold slack is -0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887619424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887619424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.321              -0.321 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.321              -0.321 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887619424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "    0.146               0.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887619424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 ClockGenerator:clockGenerator_1Khz\|outputClock  " "    0.148               0.000 ClockGenerator:clockGenerator_1Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887619424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 ClockGenerator:clockGenerator_22Khz\|outputClock  " "    0.148               0.000 ClockGenerator:clockGenerator_22Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887619424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 max10Board_50MhzClock  " "    0.149               0.000 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887619424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 ClockGenerator:clockGenerator_32Khz\|outputClock  " "    0.240               0.000 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887619424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.484               0.000 SDRAM_Controller:sDRAM_Controller\|outputValid  " "    0.484               0.000 SDRAM_Controller:sDRAM_Controller\|outputValid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887619424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581887619424 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581887619436 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581887619460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887619473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887619473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -82.000 ClockGenerator:clockGenerator_22Khz\|outputClock  " "   -1.000             -82.000 ClockGenerator:clockGenerator_22Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887619473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -41.000 ClockGenerator:clockGenerator_1Khz\|outputClock  " "   -1.000             -41.000 ClockGenerator:clockGenerator_1Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887619473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -28.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "   -1.000             -28.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887619473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 SDRAM_Controller:sDRAM_Controller\|outputValid  " "   -1.000             -16.000 SDRAM_Controller:sDRAM_Controller\|outputValid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887619473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -15.000 ClockGenerator:clockGenerator_32Khz\|outputClock  " "   -1.000             -15.000 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887619473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.241               0.000 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.241               0.000 aLTPLL_Clock_143Mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887619473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.328               0.000 max10Board_50MhzClock  " "    9.328               0.000 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581887619473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581887619473 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1581887621673 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1581887621675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581887622134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 16 13:13:42 2020 " "Processing ended: Sun Feb 16 13:13:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581887622134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581887622134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581887622134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1581887622134 ""}
