
FreeRTOS_HelloWorld.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000087a8  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d8  08008a48  08008a48  00018a48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08008c20  08008c20  00018c20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008c28  08008c28  00018c28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08008c2c  08008c2c  00018c2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000084  24000000  08008c30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00005d84  24000084  08008cb4  00020084  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24005e08  08008cb4  00025e08  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001c372  00000000  00000000  000200b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000037f7  00000000  00000000  0003c424  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001780  00000000  00000000  0003fc20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000015f8  00000000  00000000  000413a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003710d  00000000  00000000  00042998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001c312  00000000  00000000  00079aa5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016e6b9  00000000  00000000  00095db7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  00204470  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006cd0  00000000  00000000  002044c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000084 	.word	0x24000084
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08008a30 	.word	0x08008a30

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000088 	.word	0x24000088
 80002dc:	08008a30 	.word	0x08008a30

080002e0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80002e0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80002e2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002e6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000370 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80002ea:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80002ee:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80002f2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80002f4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80002f6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80002f8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80002fa:	d332      	bcc.n	8000362 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80002fc:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80002fe:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000300:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000302:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000304:	d314      	bcc.n	8000330 <_CheckCase2>

08000306 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000306:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000308:	19d0      	adds	r0, r2, r7
 800030a:	bf00      	nop

0800030c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800030c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000310:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000314:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000316:	d005      	beq.n	8000324 <_CSDone>
        LDRB     R3,[R1], #+1
 8000318:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800031c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000320:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000322:	d1f3      	bne.n	800030c <_LoopCopyStraight>

08000324 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000324:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000328:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800032a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800032c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800032e:	4770      	bx	lr

08000330 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000330:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000332:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000334:	d319      	bcc.n	800036a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000336:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000338:	1b12      	subs	r2, r2, r4

0800033a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800033a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800033e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000342:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000344:	d1f9      	bne.n	800033a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000346:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000348:	d005      	beq.n	8000356 <_No2ChunkNeeded>

0800034a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800034a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800034e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000352:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000354:	d1f9      	bne.n	800034a <_LoopCopyAfterWrapAround>

08000356 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000356:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800035a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800035c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800035e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000360:	4770      	bx	lr

08000362 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000362:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000364:	3801      	subs	r0, #1
        CMP      R0,R2
 8000366:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000368:	d2cd      	bcs.n	8000306 <_Case4>

0800036a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800036a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800036c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800036e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000370:	240052a0 	.word	0x240052a0

08000374 <strlen>:
 8000374:	4603      	mov	r3, r0
 8000376:	f813 2b01 	ldrb.w	r2, [r3], #1
 800037a:	2a00      	cmp	r2, #0
 800037c:	d1fb      	bne.n	8000376 <strlen+0x2>
 800037e:	1a18      	subs	r0, r3, r0
 8000380:	3801      	subs	r0, #1
 8000382:	4770      	bx	lr

08000384 <__aeabi_uldivmod>:
 8000384:	b953      	cbnz	r3, 800039c <__aeabi_uldivmod+0x18>
 8000386:	b94a      	cbnz	r2, 800039c <__aeabi_uldivmod+0x18>
 8000388:	2900      	cmp	r1, #0
 800038a:	bf08      	it	eq
 800038c:	2800      	cmpeq	r0, #0
 800038e:	bf1c      	itt	ne
 8000390:	f04f 31ff 	movne.w	r1, #4294967295
 8000394:	f04f 30ff 	movne.w	r0, #4294967295
 8000398:	f000 b974 	b.w	8000684 <__aeabi_idiv0>
 800039c:	f1ad 0c08 	sub.w	ip, sp, #8
 80003a0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a4:	f000 f806 	bl	80003b4 <__udivmoddi4>
 80003a8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003b0:	b004      	add	sp, #16
 80003b2:	4770      	bx	lr

080003b4 <__udivmoddi4>:
 80003b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b8:	9d08      	ldr	r5, [sp, #32]
 80003ba:	4604      	mov	r4, r0
 80003bc:	468e      	mov	lr, r1
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d14d      	bne.n	800045e <__udivmoddi4+0xaa>
 80003c2:	428a      	cmp	r2, r1
 80003c4:	4694      	mov	ip, r2
 80003c6:	d969      	bls.n	800049c <__udivmoddi4+0xe8>
 80003c8:	fab2 f282 	clz	r2, r2
 80003cc:	b152      	cbz	r2, 80003e4 <__udivmoddi4+0x30>
 80003ce:	fa01 f302 	lsl.w	r3, r1, r2
 80003d2:	f1c2 0120 	rsb	r1, r2, #32
 80003d6:	fa20 f101 	lsr.w	r1, r0, r1
 80003da:	fa0c fc02 	lsl.w	ip, ip, r2
 80003de:	ea41 0e03 	orr.w	lr, r1, r3
 80003e2:	4094      	lsls	r4, r2
 80003e4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003e8:	0c21      	lsrs	r1, r4, #16
 80003ea:	fbbe f6f8 	udiv	r6, lr, r8
 80003ee:	fa1f f78c 	uxth.w	r7, ip
 80003f2:	fb08 e316 	mls	r3, r8, r6, lr
 80003f6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80003fa:	fb06 f107 	mul.w	r1, r6, r7
 80003fe:	4299      	cmp	r1, r3
 8000400:	d90a      	bls.n	8000418 <__udivmoddi4+0x64>
 8000402:	eb1c 0303 	adds.w	r3, ip, r3
 8000406:	f106 30ff 	add.w	r0, r6, #4294967295
 800040a:	f080 811f 	bcs.w	800064c <__udivmoddi4+0x298>
 800040e:	4299      	cmp	r1, r3
 8000410:	f240 811c 	bls.w	800064c <__udivmoddi4+0x298>
 8000414:	3e02      	subs	r6, #2
 8000416:	4463      	add	r3, ip
 8000418:	1a5b      	subs	r3, r3, r1
 800041a:	b2a4      	uxth	r4, r4
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3310 	mls	r3, r8, r0, r3
 8000424:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000428:	fb00 f707 	mul.w	r7, r0, r7
 800042c:	42a7      	cmp	r7, r4
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x92>
 8000430:	eb1c 0404 	adds.w	r4, ip, r4
 8000434:	f100 33ff 	add.w	r3, r0, #4294967295
 8000438:	f080 810a 	bcs.w	8000650 <__udivmoddi4+0x29c>
 800043c:	42a7      	cmp	r7, r4
 800043e:	f240 8107 	bls.w	8000650 <__udivmoddi4+0x29c>
 8000442:	4464      	add	r4, ip
 8000444:	3802      	subs	r0, #2
 8000446:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800044a:	1be4      	subs	r4, r4, r7
 800044c:	2600      	movs	r6, #0
 800044e:	b11d      	cbz	r5, 8000458 <__udivmoddi4+0xa4>
 8000450:	40d4      	lsrs	r4, r2
 8000452:	2300      	movs	r3, #0
 8000454:	e9c5 4300 	strd	r4, r3, [r5]
 8000458:	4631      	mov	r1, r6
 800045a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045e:	428b      	cmp	r3, r1
 8000460:	d909      	bls.n	8000476 <__udivmoddi4+0xc2>
 8000462:	2d00      	cmp	r5, #0
 8000464:	f000 80ef 	beq.w	8000646 <__udivmoddi4+0x292>
 8000468:	2600      	movs	r6, #0
 800046a:	e9c5 0100 	strd	r0, r1, [r5]
 800046e:	4630      	mov	r0, r6
 8000470:	4631      	mov	r1, r6
 8000472:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000476:	fab3 f683 	clz	r6, r3
 800047a:	2e00      	cmp	r6, #0
 800047c:	d14a      	bne.n	8000514 <__udivmoddi4+0x160>
 800047e:	428b      	cmp	r3, r1
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xd4>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 80f9 	bhi.w	800067a <__udivmoddi4+0x2c6>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb61 0303 	sbc.w	r3, r1, r3
 800048e:	2001      	movs	r0, #1
 8000490:	469e      	mov	lr, r3
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e0      	beq.n	8000458 <__udivmoddi4+0xa4>
 8000496:	e9c5 4e00 	strd	r4, lr, [r5]
 800049a:	e7dd      	b.n	8000458 <__udivmoddi4+0xa4>
 800049c:	b902      	cbnz	r2, 80004a0 <__udivmoddi4+0xec>
 800049e:	deff      	udf	#255	; 0xff
 80004a0:	fab2 f282 	clz	r2, r2
 80004a4:	2a00      	cmp	r2, #0
 80004a6:	f040 8092 	bne.w	80005ce <__udivmoddi4+0x21a>
 80004aa:	eba1 010c 	sub.w	r1, r1, ip
 80004ae:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004b2:	fa1f fe8c 	uxth.w	lr, ip
 80004b6:	2601      	movs	r6, #1
 80004b8:	0c20      	lsrs	r0, r4, #16
 80004ba:	fbb1 f3f7 	udiv	r3, r1, r7
 80004be:	fb07 1113 	mls	r1, r7, r3, r1
 80004c2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004c6:	fb0e f003 	mul.w	r0, lr, r3
 80004ca:	4288      	cmp	r0, r1
 80004cc:	d908      	bls.n	80004e0 <__udivmoddi4+0x12c>
 80004ce:	eb1c 0101 	adds.w	r1, ip, r1
 80004d2:	f103 38ff 	add.w	r8, r3, #4294967295
 80004d6:	d202      	bcs.n	80004de <__udivmoddi4+0x12a>
 80004d8:	4288      	cmp	r0, r1
 80004da:	f200 80cb 	bhi.w	8000674 <__udivmoddi4+0x2c0>
 80004de:	4643      	mov	r3, r8
 80004e0:	1a09      	subs	r1, r1, r0
 80004e2:	b2a4      	uxth	r4, r4
 80004e4:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e8:	fb07 1110 	mls	r1, r7, r0, r1
 80004ec:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004f0:	fb0e fe00 	mul.w	lr, lr, r0
 80004f4:	45a6      	cmp	lr, r4
 80004f6:	d908      	bls.n	800050a <__udivmoddi4+0x156>
 80004f8:	eb1c 0404 	adds.w	r4, ip, r4
 80004fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000500:	d202      	bcs.n	8000508 <__udivmoddi4+0x154>
 8000502:	45a6      	cmp	lr, r4
 8000504:	f200 80bb 	bhi.w	800067e <__udivmoddi4+0x2ca>
 8000508:	4608      	mov	r0, r1
 800050a:	eba4 040e 	sub.w	r4, r4, lr
 800050e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000512:	e79c      	b.n	800044e <__udivmoddi4+0x9a>
 8000514:	f1c6 0720 	rsb	r7, r6, #32
 8000518:	40b3      	lsls	r3, r6
 800051a:	fa22 fc07 	lsr.w	ip, r2, r7
 800051e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000522:	fa20 f407 	lsr.w	r4, r0, r7
 8000526:	fa01 f306 	lsl.w	r3, r1, r6
 800052a:	431c      	orrs	r4, r3
 800052c:	40f9      	lsrs	r1, r7
 800052e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000532:	fa00 f306 	lsl.w	r3, r0, r6
 8000536:	fbb1 f8f9 	udiv	r8, r1, r9
 800053a:	0c20      	lsrs	r0, r4, #16
 800053c:	fa1f fe8c 	uxth.w	lr, ip
 8000540:	fb09 1118 	mls	r1, r9, r8, r1
 8000544:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000548:	fb08 f00e 	mul.w	r0, r8, lr
 800054c:	4288      	cmp	r0, r1
 800054e:	fa02 f206 	lsl.w	r2, r2, r6
 8000552:	d90b      	bls.n	800056c <__udivmoddi4+0x1b8>
 8000554:	eb1c 0101 	adds.w	r1, ip, r1
 8000558:	f108 3aff 	add.w	sl, r8, #4294967295
 800055c:	f080 8088 	bcs.w	8000670 <__udivmoddi4+0x2bc>
 8000560:	4288      	cmp	r0, r1
 8000562:	f240 8085 	bls.w	8000670 <__udivmoddi4+0x2bc>
 8000566:	f1a8 0802 	sub.w	r8, r8, #2
 800056a:	4461      	add	r1, ip
 800056c:	1a09      	subs	r1, r1, r0
 800056e:	b2a4      	uxth	r4, r4
 8000570:	fbb1 f0f9 	udiv	r0, r1, r9
 8000574:	fb09 1110 	mls	r1, r9, r0, r1
 8000578:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 800057c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000580:	458e      	cmp	lr, r1
 8000582:	d908      	bls.n	8000596 <__udivmoddi4+0x1e2>
 8000584:	eb1c 0101 	adds.w	r1, ip, r1
 8000588:	f100 34ff 	add.w	r4, r0, #4294967295
 800058c:	d26c      	bcs.n	8000668 <__udivmoddi4+0x2b4>
 800058e:	458e      	cmp	lr, r1
 8000590:	d96a      	bls.n	8000668 <__udivmoddi4+0x2b4>
 8000592:	3802      	subs	r0, #2
 8000594:	4461      	add	r1, ip
 8000596:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800059a:	fba0 9402 	umull	r9, r4, r0, r2
 800059e:	eba1 010e 	sub.w	r1, r1, lr
 80005a2:	42a1      	cmp	r1, r4
 80005a4:	46c8      	mov	r8, r9
 80005a6:	46a6      	mov	lr, r4
 80005a8:	d356      	bcc.n	8000658 <__udivmoddi4+0x2a4>
 80005aa:	d053      	beq.n	8000654 <__udivmoddi4+0x2a0>
 80005ac:	b15d      	cbz	r5, 80005c6 <__udivmoddi4+0x212>
 80005ae:	ebb3 0208 	subs.w	r2, r3, r8
 80005b2:	eb61 010e 	sbc.w	r1, r1, lr
 80005b6:	fa01 f707 	lsl.w	r7, r1, r7
 80005ba:	fa22 f306 	lsr.w	r3, r2, r6
 80005be:	40f1      	lsrs	r1, r6
 80005c0:	431f      	orrs	r7, r3
 80005c2:	e9c5 7100 	strd	r7, r1, [r5]
 80005c6:	2600      	movs	r6, #0
 80005c8:	4631      	mov	r1, r6
 80005ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005ce:	f1c2 0320 	rsb	r3, r2, #32
 80005d2:	40d8      	lsrs	r0, r3
 80005d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80005d8:	fa21 f303 	lsr.w	r3, r1, r3
 80005dc:	4091      	lsls	r1, r2
 80005de:	4301      	orrs	r1, r0
 80005e0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005e4:	fa1f fe8c 	uxth.w	lr, ip
 80005e8:	fbb3 f0f7 	udiv	r0, r3, r7
 80005ec:	fb07 3610 	mls	r6, r7, r0, r3
 80005f0:	0c0b      	lsrs	r3, r1, #16
 80005f2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80005f6:	fb00 f60e 	mul.w	r6, r0, lr
 80005fa:	429e      	cmp	r6, r3
 80005fc:	fa04 f402 	lsl.w	r4, r4, r2
 8000600:	d908      	bls.n	8000614 <__udivmoddi4+0x260>
 8000602:	eb1c 0303 	adds.w	r3, ip, r3
 8000606:	f100 38ff 	add.w	r8, r0, #4294967295
 800060a:	d22f      	bcs.n	800066c <__udivmoddi4+0x2b8>
 800060c:	429e      	cmp	r6, r3
 800060e:	d92d      	bls.n	800066c <__udivmoddi4+0x2b8>
 8000610:	3802      	subs	r0, #2
 8000612:	4463      	add	r3, ip
 8000614:	1b9b      	subs	r3, r3, r6
 8000616:	b289      	uxth	r1, r1
 8000618:	fbb3 f6f7 	udiv	r6, r3, r7
 800061c:	fb07 3316 	mls	r3, r7, r6, r3
 8000620:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000624:	fb06 f30e 	mul.w	r3, r6, lr
 8000628:	428b      	cmp	r3, r1
 800062a:	d908      	bls.n	800063e <__udivmoddi4+0x28a>
 800062c:	eb1c 0101 	adds.w	r1, ip, r1
 8000630:	f106 38ff 	add.w	r8, r6, #4294967295
 8000634:	d216      	bcs.n	8000664 <__udivmoddi4+0x2b0>
 8000636:	428b      	cmp	r3, r1
 8000638:	d914      	bls.n	8000664 <__udivmoddi4+0x2b0>
 800063a:	3e02      	subs	r6, #2
 800063c:	4461      	add	r1, ip
 800063e:	1ac9      	subs	r1, r1, r3
 8000640:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000644:	e738      	b.n	80004b8 <__udivmoddi4+0x104>
 8000646:	462e      	mov	r6, r5
 8000648:	4628      	mov	r0, r5
 800064a:	e705      	b.n	8000458 <__udivmoddi4+0xa4>
 800064c:	4606      	mov	r6, r0
 800064e:	e6e3      	b.n	8000418 <__udivmoddi4+0x64>
 8000650:	4618      	mov	r0, r3
 8000652:	e6f8      	b.n	8000446 <__udivmoddi4+0x92>
 8000654:	454b      	cmp	r3, r9
 8000656:	d2a9      	bcs.n	80005ac <__udivmoddi4+0x1f8>
 8000658:	ebb9 0802 	subs.w	r8, r9, r2
 800065c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000660:	3801      	subs	r0, #1
 8000662:	e7a3      	b.n	80005ac <__udivmoddi4+0x1f8>
 8000664:	4646      	mov	r6, r8
 8000666:	e7ea      	b.n	800063e <__udivmoddi4+0x28a>
 8000668:	4620      	mov	r0, r4
 800066a:	e794      	b.n	8000596 <__udivmoddi4+0x1e2>
 800066c:	4640      	mov	r0, r8
 800066e:	e7d1      	b.n	8000614 <__udivmoddi4+0x260>
 8000670:	46d0      	mov	r8, sl
 8000672:	e77b      	b.n	800056c <__udivmoddi4+0x1b8>
 8000674:	3b02      	subs	r3, #2
 8000676:	4461      	add	r1, ip
 8000678:	e732      	b.n	80004e0 <__udivmoddi4+0x12c>
 800067a:	4630      	mov	r0, r6
 800067c:	e709      	b.n	8000492 <__udivmoddi4+0xde>
 800067e:	4464      	add	r4, ip
 8000680:	3802      	subs	r0, #2
 8000682:	e742      	b.n	800050a <__udivmoddi4+0x156>

08000684 <__aeabi_idiv0>:
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop

08000688 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000688:	b480      	push	{r7}
 800068a:	b083      	sub	sp, #12
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	f103 0208 	add.w	r2, r3, #8
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	f04f 32ff 	mov.w	r2, #4294967295
 80006a0:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	f103 0208 	add.w	r2, r3, #8
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	f103 0208 	add.w	r2, r3, #8
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	2200      	movs	r2, #0
 80006ba:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80006bc:	bf00      	nop
 80006be:	370c      	adds	r7, #12
 80006c0:	46bd      	mov	sp, r7
 80006c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c6:	4770      	bx	lr

080006c8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80006c8:	b480      	push	{r7}
 80006ca:	b083      	sub	sp, #12
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	2200      	movs	r2, #0
 80006d4:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80006d6:	bf00      	nop
 80006d8:	370c      	adds	r7, #12
 80006da:	46bd      	mov	sp, r7
 80006dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e0:	4770      	bx	lr

080006e2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 80006e2:	b480      	push	{r7}
 80006e4:	b085      	sub	sp, #20
 80006e6:	af00      	add	r7, sp, #0
 80006e8:	6078      	str	r0, [r7, #4]
 80006ea:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	685b      	ldr	r3, [r3, #4]
 80006f0:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 80006f2:	683b      	ldr	r3, [r7, #0]
 80006f4:	68fa      	ldr	r2, [r7, #12]
 80006f6:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80006f8:	68fb      	ldr	r3, [r7, #12]
 80006fa:	689a      	ldr	r2, [r3, #8]
 80006fc:	683b      	ldr	r3, [r7, #0]
 80006fe:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	689b      	ldr	r3, [r3, #8]
 8000704:	683a      	ldr	r2, [r7, #0]
 8000706:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8000708:	68fb      	ldr	r3, [r7, #12]
 800070a:	683a      	ldr	r2, [r7, #0]
 800070c:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800070e:	683b      	ldr	r3, [r7, #0]
 8000710:	687a      	ldr	r2, [r7, #4]
 8000712:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	1c5a      	adds	r2, r3, #1
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	601a      	str	r2, [r3, #0]
}
 800071e:	bf00      	nop
 8000720:	3714      	adds	r7, #20
 8000722:	46bd      	mov	sp, r7
 8000724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000728:	4770      	bx	lr

0800072a <uxListRemove>:
    ( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800072a:	b480      	push	{r7}
 800072c:	b085      	sub	sp, #20
 800072e:	af00      	add	r7, sp, #0
 8000730:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	691b      	ldr	r3, [r3, #16]
 8000736:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	685b      	ldr	r3, [r3, #4]
 800073c:	687a      	ldr	r2, [r7, #4]
 800073e:	6892      	ldr	r2, [r2, #8]
 8000740:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	689b      	ldr	r3, [r3, #8]
 8000746:	687a      	ldr	r2, [r7, #4]
 8000748:	6852      	ldr	r2, [r2, #4]
 800074a:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	685b      	ldr	r3, [r3, #4]
 8000750:	687a      	ldr	r2, [r7, #4]
 8000752:	429a      	cmp	r2, r3
 8000754:	d103      	bne.n	800075e <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	689a      	ldr	r2, [r3, #8]
 800075a:	68fb      	ldr	r3, [r7, #12]
 800075c:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	2200      	movs	r2, #0
 8000762:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	1e5a      	subs	r2, r3, #1
 800076a:	68fb      	ldr	r3, [r7, #12]
 800076c:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	681b      	ldr	r3, [r3, #0]
}
 8000772:	4618      	mov	r0, r3
 8000774:	3714      	adds	r7, #20
 8000776:	46bd      	mov	sp, r7
 8000778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077c:	4770      	bx	lr

0800077e <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800077e:	b580      	push	{r7, lr}
 8000780:	b08c      	sub	sp, #48	; 0x30
 8000782:	af04      	add	r7, sp, #16
 8000784:	60f8      	str	r0, [r7, #12]
 8000786:	60b9      	str	r1, [r7, #8]
 8000788:	603b      	str	r3, [r7, #0]
 800078a:	4613      	mov	r3, r2
 800078c:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800078e:	88fb      	ldrh	r3, [r7, #6]
 8000790:	009b      	lsls	r3, r3, #2
 8000792:	4618      	mov	r0, r3
 8000794:	f000 fe50 	bl	8001438 <pvPortMalloc>
 8000798:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 800079a:	697b      	ldr	r3, [r7, #20]
 800079c:	2b00      	cmp	r3, #0
 800079e:	d00e      	beq.n	80007be <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80007a0:	205c      	movs	r0, #92	; 0x5c
 80007a2:	f000 fe49 	bl	8001438 <pvPortMalloc>
 80007a6:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 80007a8:	69fb      	ldr	r3, [r7, #28]
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d003      	beq.n	80007b6 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 80007ae:	69fb      	ldr	r3, [r7, #28]
 80007b0:	697a      	ldr	r2, [r7, #20]
 80007b2:	631a      	str	r2, [r3, #48]	; 0x30
 80007b4:	e005      	b.n	80007c2 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 80007b6:	6978      	ldr	r0, [r7, #20]
 80007b8:	f000 ff24 	bl	8001604 <vPortFree>
 80007bc:	e001      	b.n	80007c2 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 80007be:	2300      	movs	r3, #0
 80007c0:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80007c2:	69fb      	ldr	r3, [r7, #28]
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d013      	beq.n	80007f0 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80007c8:	88fa      	ldrh	r2, [r7, #6]
 80007ca:	2300      	movs	r3, #0
 80007cc:	9303      	str	r3, [sp, #12]
 80007ce:	69fb      	ldr	r3, [r7, #28]
 80007d0:	9302      	str	r3, [sp, #8]
 80007d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007d4:	9301      	str	r3, [sp, #4]
 80007d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007d8:	9300      	str	r3, [sp, #0]
 80007da:	683b      	ldr	r3, [r7, #0]
 80007dc:	68b9      	ldr	r1, [r7, #8]
 80007de:	68f8      	ldr	r0, [r7, #12]
 80007e0:	f000 f80e 	bl	8000800 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80007e4:	69f8      	ldr	r0, [r7, #28]
 80007e6:	f000 f8a3 	bl	8000930 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80007ea:	2301      	movs	r3, #1
 80007ec:	61bb      	str	r3, [r7, #24]
 80007ee:	e002      	b.n	80007f6 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80007f0:	f04f 33ff 	mov.w	r3, #4294967295
 80007f4:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80007f6:	69bb      	ldr	r3, [r7, #24]
    }
 80007f8:	4618      	mov	r0, r3
 80007fa:	3720      	adds	r7, #32
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}

08000800 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b088      	sub	sp, #32
 8000804:	af00      	add	r7, sp, #0
 8000806:	60f8      	str	r0, [r7, #12]
 8000808:	60b9      	str	r1, [r7, #8]
 800080a:	607a      	str	r2, [r7, #4]
 800080c:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800080e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000810:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	009b      	lsls	r3, r3, #2
 8000816:	461a      	mov	r2, r3
 8000818:	21a5      	movs	r1, #165	; 0xa5
 800081a:	f007 fad5 	bl	8007dc8 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800081e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000820:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000822:	6879      	ldr	r1, [r7, #4]
 8000824:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8000828:	440b      	add	r3, r1
 800082a:	009b      	lsls	r3, r3, #2
 800082c:	4413      	add	r3, r2
 800082e:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8000830:	69bb      	ldr	r3, [r7, #24]
 8000832:	f023 0307 	bic.w	r3, r3, #7
 8000836:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8000838:	69bb      	ldr	r3, [r7, #24]
 800083a:	f003 0307 	and.w	r3, r3, #7
 800083e:	2b00      	cmp	r3, #0
 8000840:	d00c      	beq.n	800085c <prvInitialiseNewTask+0x5c>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000842:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000846:	b672      	cpsid	i
 8000848:	f383 8811 	msr	BASEPRI, r3
 800084c:	f3bf 8f6f 	isb	sy
 8000850:	f3bf 8f4f 	dsb	sy
 8000854:	b662      	cpsie	i
 8000856:	617b      	str	r3, [r7, #20]
            "	isb														\n"\
            "	dsb														\n"\
            "	cpsie i													\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8000858:	bf00      	nop
 800085a:	e7fe      	b.n	800085a <prvInitialiseNewTask+0x5a>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800085c:	68bb      	ldr	r3, [r7, #8]
 800085e:	2b00      	cmp	r3, #0
 8000860:	d01f      	beq.n	80008a2 <prvInitialiseNewTask+0xa2>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8000862:	2300      	movs	r3, #0
 8000864:	61fb      	str	r3, [r7, #28]
 8000866:	e012      	b.n	800088e <prvInitialiseNewTask+0x8e>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8000868:	68ba      	ldr	r2, [r7, #8]
 800086a:	69fb      	ldr	r3, [r7, #28]
 800086c:	4413      	add	r3, r2
 800086e:	7819      	ldrb	r1, [r3, #0]
 8000870:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000872:	69fb      	ldr	r3, [r7, #28]
 8000874:	4413      	add	r3, r2
 8000876:	3334      	adds	r3, #52	; 0x34
 8000878:	460a      	mov	r2, r1
 800087a:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800087c:	68ba      	ldr	r2, [r7, #8]
 800087e:	69fb      	ldr	r3, [r7, #28]
 8000880:	4413      	add	r3, r2
 8000882:	781b      	ldrb	r3, [r3, #0]
 8000884:	2b00      	cmp	r3, #0
 8000886:	d006      	beq.n	8000896 <prvInitialiseNewTask+0x96>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8000888:	69fb      	ldr	r3, [r7, #28]
 800088a:	3301      	adds	r3, #1
 800088c:	61fb      	str	r3, [r7, #28]
 800088e:	69fb      	ldr	r3, [r7, #28]
 8000890:	2b0f      	cmp	r3, #15
 8000892:	d9e9      	bls.n	8000868 <prvInitialiseNewTask+0x68>
 8000894:	e000      	b.n	8000898 <prvInitialiseNewTask+0x98>
            {
                break;
 8000896:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8000898:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800089a:	2200      	movs	r2, #0
 800089c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80008a0:	e003      	b.n	80008aa <prvInitialiseNewTask+0xaa>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80008a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80008a4:	2200      	movs	r2, #0
 80008a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80008aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80008ac:	2b06      	cmp	r3, #6
 80008ae:	d901      	bls.n	80008b4 <prvInitialiseNewTask+0xb4>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80008b0:	2306      	movs	r3, #6
 80008b2:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80008b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80008b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80008b8:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 80008ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80008bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80008be:	64da      	str	r2, [r3, #76]	; 0x4c
            pxNewTCB->uxMutexesHeld = 0;
 80008c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80008c2:	2200      	movs	r2, #0
 80008c4:	651a      	str	r2, [r3, #80]	; 0x50
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80008c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80008c8:	3304      	adds	r3, #4
 80008ca:	4618      	mov	r0, r3
 80008cc:	f7ff fefc 	bl	80006c8 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80008d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80008d2:	3318      	adds	r3, #24
 80008d4:	4618      	mov	r0, r3
 80008d6:	f7ff fef7 	bl	80006c8 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80008da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80008dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80008de:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80008e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80008e2:	f1c3 0207 	rsb	r2, r3, #7
 80008e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80008e8:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80008ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80008ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80008ee:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 80008f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80008f2:	3354      	adds	r3, #84	; 0x54
 80008f4:	2204      	movs	r2, #4
 80008f6:	2100      	movs	r1, #0
 80008f8:	4618      	mov	r0, r3
 80008fa:	f007 fa65 	bl	8007dc8 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 80008fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000900:	3358      	adds	r3, #88	; 0x58
 8000902:	2201      	movs	r2, #1
 8000904:	2100      	movs	r1, #0
 8000906:	4618      	mov	r0, r3
 8000908:	f007 fa5e 	bl	8007dc8 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800090c:	683a      	ldr	r2, [r7, #0]
 800090e:	68f9      	ldr	r1, [r7, #12]
 8000910:	69b8      	ldr	r0, [r7, #24]
 8000912:	f000 fb53 	bl	8000fbc <pxPortInitialiseStack>
 8000916:	4602      	mov	r2, r0
 8000918:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800091a:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 800091c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800091e:	2b00      	cmp	r3, #0
 8000920:	d002      	beq.n	8000928 <prvInitialiseNewTask+0x128>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8000922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000924:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000926:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8000928:	bf00      	nop
 800092a:	3720      	adds	r7, #32
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}

08000930 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8000930:	b5b0      	push	{r4, r5, r7, lr}
 8000932:	b084      	sub	sp, #16
 8000934:	af02      	add	r7, sp, #8
 8000936:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8000938:	f000 fc52 	bl	80011e0 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 800093c:	4b35      	ldr	r3, [pc, #212]	; (8000a14 <prvAddNewTaskToReadyList+0xe4>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	3301      	adds	r3, #1
 8000942:	4a34      	ldr	r2, [pc, #208]	; (8000a14 <prvAddNewTaskToReadyList+0xe4>)
 8000944:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8000946:	4b34      	ldr	r3, [pc, #208]	; (8000a18 <prvAddNewTaskToReadyList+0xe8>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d109      	bne.n	8000962 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800094e:	4a32      	ldr	r2, [pc, #200]	; (8000a18 <prvAddNewTaskToReadyList+0xe8>)
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8000954:	4b2f      	ldr	r3, [pc, #188]	; (8000a14 <prvAddNewTaskToReadyList+0xe4>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	2b01      	cmp	r3, #1
 800095a:	d110      	bne.n	800097e <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 800095c:	f000 fa94 	bl	8000e88 <prvInitialiseTaskLists>
 8000960:	e00d      	b.n	800097e <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8000962:	4b2e      	ldr	r3, [pc, #184]	; (8000a1c <prvAddNewTaskToReadyList+0xec>)
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	2b00      	cmp	r3, #0
 8000968:	d109      	bne.n	800097e <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800096a:	4b2b      	ldr	r3, [pc, #172]	; (8000a18 <prvAddNewTaskToReadyList+0xe8>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000974:	429a      	cmp	r2, r3
 8000976:	d802      	bhi.n	800097e <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8000978:	4a27      	ldr	r2, [pc, #156]	; (8000a18 <prvAddNewTaskToReadyList+0xe8>)
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 800097e:	4b28      	ldr	r3, [pc, #160]	; (8000a20 <prvAddNewTaskToReadyList+0xf0>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	3301      	adds	r3, #1
 8000984:	4a26      	ldr	r2, [pc, #152]	; (8000a20 <prvAddNewTaskToReadyList+0xf0>)
 8000986:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8000988:	4b25      	ldr	r3, [pc, #148]	; (8000a20 <prvAddNewTaskToReadyList+0xf0>)
 800098a:	681a      	ldr	r2, [r3, #0]
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	645a      	str	r2, [r3, #68]	; 0x44
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	2b00      	cmp	r3, #0
 8000994:	d016      	beq.n	80009c4 <prvAddNewTaskToReadyList+0x94>
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	4618      	mov	r0, r3
 800099a:	f002 f9ed 	bl	8002d78 <SEGGER_SYSVIEW_OnTaskCreate>
 800099e:	6878      	ldr	r0, [r7, #4]
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ae:	461d      	mov	r5, r3
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	461c      	mov	r4, r3
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ba:	1ae3      	subs	r3, r4, r3
 80009bc:	9300      	str	r3, [sp, #0]
 80009be:	462b      	mov	r3, r5
 80009c0:	f000 fff2 	bl	80019a8 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	4618      	mov	r0, r3
 80009c8:	f002 fa5a 	bl	8002e80 <SEGGER_SYSVIEW_OnTaskStartReady>
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009d0:	2201      	movs	r2, #1
 80009d2:	409a      	lsls	r2, r3
 80009d4:	4b13      	ldr	r3, [pc, #76]	; (8000a24 <prvAddNewTaskToReadyList+0xf4>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4313      	orrs	r3, r2
 80009da:	4a12      	ldr	r2, [pc, #72]	; (8000a24 <prvAddNewTaskToReadyList+0xf4>)
 80009dc:	6013      	str	r3, [r2, #0]
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80009e2:	4613      	mov	r3, r2
 80009e4:	009b      	lsls	r3, r3, #2
 80009e6:	4413      	add	r3, r2
 80009e8:	009b      	lsls	r3, r3, #2
 80009ea:	4a0f      	ldr	r2, [pc, #60]	; (8000a28 <prvAddNewTaskToReadyList+0xf8>)
 80009ec:	441a      	add	r2, r3
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	3304      	adds	r3, #4
 80009f2:	4619      	mov	r1, r3
 80009f4:	4610      	mov	r0, r2
 80009f6:	f7ff fe74 	bl	80006e2 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80009fa:	f000 fc25 	bl	8001248 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80009fe:	4b07      	ldr	r3, [pc, #28]	; (8000a1c <prvAddNewTaskToReadyList+0xec>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d001      	beq.n	8000a0a <prvAddNewTaskToReadyList+0xda>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8000a06:	4b04      	ldr	r3, [pc, #16]	; (8000a18 <prvAddNewTaskToReadyList+0xe8>)
 8000a08:	681b      	ldr	r3, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8000a0a:	bf00      	nop
 8000a0c:	3708      	adds	r7, #8
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bdb0      	pop	{r4, r5, r7, pc}
 8000a12:	bf00      	nop
 8000a14:	240001a0 	.word	0x240001a0
 8000a18:	240000a0 	.word	0x240000a0
 8000a1c:	240001ac 	.word	0x240001ac
 8000a20:	240001bc 	.word	0x240001bc
 8000a24:	240001a8 	.word	0x240001a8
 8000a28:	240000a4 	.word	0x240000a4

08000a2c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b086      	sub	sp, #24
 8000a30:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8000a32:	4b26      	ldr	r3, [pc, #152]	; (8000acc <vTaskStartScheduler+0xa0>)
 8000a34:	9301      	str	r3, [sp, #4]
 8000a36:	2300      	movs	r3, #0
 8000a38:	9300      	str	r3, [sp, #0]
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	2280      	movs	r2, #128	; 0x80
 8000a3e:	4924      	ldr	r1, [pc, #144]	; (8000ad0 <vTaskStartScheduler+0xa4>)
 8000a40:	4824      	ldr	r0, [pc, #144]	; (8000ad4 <vTaskStartScheduler+0xa8>)
 8000a42:	f7ff fe9c 	bl	800077e <xTaskCreate>
 8000a46:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	2b01      	cmp	r3, #1
 8000a4c:	d126      	bne.n	8000a9c <vTaskStartScheduler+0x70>
        __asm volatile
 8000a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a52:	b672      	cpsid	i
 8000a54:	f383 8811 	msr	BASEPRI, r3
 8000a58:	f3bf 8f6f 	isb	sy
 8000a5c:	f3bf 8f4f 	dsb	sy
 8000a60:	b662      	cpsie	i
 8000a62:	60bb      	str	r3, [r7, #8]
    }
 8000a64:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8000a66:	4b1c      	ldr	r3, [pc, #112]	; (8000ad8 <vTaskStartScheduler+0xac>)
 8000a68:	f04f 32ff 	mov.w	r2, #4294967295
 8000a6c:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8000a6e:	4b1b      	ldr	r3, [pc, #108]	; (8000adc <vTaskStartScheduler+0xb0>)
 8000a70:	2201      	movs	r2, #1
 8000a72:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8000a74:	4b1a      	ldr	r3, [pc, #104]	; (8000ae0 <vTaskStartScheduler+0xb4>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8000a7a:	4b1a      	ldr	r3, [pc, #104]	; (8000ae4 <vTaskStartScheduler+0xb8>)
 8000a7c:	681a      	ldr	r2, [r3, #0]
 8000a7e:	4b13      	ldr	r3, [pc, #76]	; (8000acc <vTaskStartScheduler+0xa0>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	429a      	cmp	r2, r3
 8000a84:	d102      	bne.n	8000a8c <vTaskStartScheduler+0x60>
 8000a86:	f002 f95b 	bl	8002d40 <SEGGER_SYSVIEW_OnIdle>
 8000a8a:	e004      	b.n	8000a96 <vTaskStartScheduler+0x6a>
 8000a8c:	4b15      	ldr	r3, [pc, #84]	; (8000ae4 <vTaskStartScheduler+0xb8>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	4618      	mov	r0, r3
 8000a92:	f002 f9b3 	bl	8002dfc <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8000a96:	f000 fb25 	bl	80010e4 <xPortStartScheduler>
 8000a9a:	e010      	b.n	8000abe <vTaskStartScheduler+0x92>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000aa2:	d10c      	bne.n	8000abe <vTaskStartScheduler+0x92>
        __asm volatile
 8000aa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000aa8:	b672      	cpsid	i
 8000aaa:	f383 8811 	msr	BASEPRI, r3
 8000aae:	f3bf 8f6f 	isb	sy
 8000ab2:	f3bf 8f4f 	dsb	sy
 8000ab6:	b662      	cpsie	i
 8000ab8:	607b      	str	r3, [r7, #4]
    }
 8000aba:	bf00      	nop
 8000abc:	e7fe      	b.n	8000abc <vTaskStartScheduler+0x90>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8000abe:	4b0a      	ldr	r3, [pc, #40]	; (8000ae8 <vTaskStartScheduler+0xbc>)
 8000ac0:	681b      	ldr	r3, [r3, #0]
}
 8000ac2:	bf00      	nop
 8000ac4:	3710      	adds	r7, #16
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	240001c4 	.word	0x240001c4
 8000ad0:	08008a48 	.word	0x08008a48
 8000ad4:	08000e65 	.word	0x08000e65
 8000ad8:	240001c0 	.word	0x240001c0
 8000adc:	240001ac 	.word	0x240001ac
 8000ae0:	240001a4 	.word	0x240001a4
 8000ae4:	240000a0 	.word	0x240000a0
 8000ae8:	24000000 	.word	0x24000000

08000aec <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8000af0:	4b04      	ldr	r3, [pc, #16]	; (8000b04 <vTaskSuspendAll+0x18>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	3301      	adds	r3, #1
 8000af6:	4a03      	ldr	r2, [pc, #12]	; (8000b04 <vTaskSuspendAll+0x18>)
 8000af8:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8000afa:	bf00      	nop
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr
 8000b04:	240001c8 	.word	0x240001c8

08000b08 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b084      	sub	sp, #16
 8000b0c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8000b12:	2300      	movs	r3, #0
 8000b14:	607b      	str	r3, [r7, #4]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8000b16:	4b3e      	ldr	r3, [pc, #248]	; (8000c10 <xTaskResumeAll+0x108>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d10c      	bne.n	8000b38 <xTaskResumeAll+0x30>
        __asm volatile
 8000b1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b22:	b672      	cpsid	i
 8000b24:	f383 8811 	msr	BASEPRI, r3
 8000b28:	f3bf 8f6f 	isb	sy
 8000b2c:	f3bf 8f4f 	dsb	sy
 8000b30:	b662      	cpsie	i
 8000b32:	603b      	str	r3, [r7, #0]
    }
 8000b34:	bf00      	nop
 8000b36:	e7fe      	b.n	8000b36 <xTaskResumeAll+0x2e>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8000b38:	f000 fb52 	bl	80011e0 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8000b3c:	4b34      	ldr	r3, [pc, #208]	; (8000c10 <xTaskResumeAll+0x108>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	3b01      	subs	r3, #1
 8000b42:	4a33      	ldr	r2, [pc, #204]	; (8000c10 <xTaskResumeAll+0x108>)
 8000b44:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8000b46:	4b32      	ldr	r3, [pc, #200]	; (8000c10 <xTaskResumeAll+0x108>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d159      	bne.n	8000c02 <xTaskResumeAll+0xfa>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8000b4e:	4b31      	ldr	r3, [pc, #196]	; (8000c14 <xTaskResumeAll+0x10c>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d055      	beq.n	8000c02 <xTaskResumeAll+0xfa>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8000b56:	e032      	b.n	8000bbe <xTaskResumeAll+0xb6>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8000b58:	4b2f      	ldr	r3, [pc, #188]	; (8000c18 <xTaskResumeAll+0x110>)
 8000b5a:	68db      	ldr	r3, [r3, #12]
 8000b5c:	68db      	ldr	r3, [r3, #12]
 8000b5e:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	3318      	adds	r3, #24
 8000b64:	4618      	mov	r0, r3
 8000b66:	f7ff fde0 	bl	800072a <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8000b6a:	68fb      	ldr	r3, [r7, #12]
 8000b6c:	3304      	adds	r3, #4
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f7ff fddb 	bl	800072a <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	4618      	mov	r0, r3
 8000b78:	f002 f982 	bl	8002e80 <SEGGER_SYSVIEW_OnTaskStartReady>
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b80:	2201      	movs	r2, #1
 8000b82:	409a      	lsls	r2, r3
 8000b84:	4b25      	ldr	r3, [pc, #148]	; (8000c1c <xTaskResumeAll+0x114>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	4313      	orrs	r3, r2
 8000b8a:	4a24      	ldr	r2, [pc, #144]	; (8000c1c <xTaskResumeAll+0x114>)
 8000b8c:	6013      	str	r3, [r2, #0]
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000b92:	4613      	mov	r3, r2
 8000b94:	009b      	lsls	r3, r3, #2
 8000b96:	4413      	add	r3, r2
 8000b98:	009b      	lsls	r3, r3, #2
 8000b9a:	4a21      	ldr	r2, [pc, #132]	; (8000c20 <xTaskResumeAll+0x118>)
 8000b9c:	441a      	add	r2, r3
 8000b9e:	68fb      	ldr	r3, [r7, #12]
 8000ba0:	3304      	adds	r3, #4
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	4610      	mov	r0, r2
 8000ba6:	f7ff fd9c 	bl	80006e2 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8000baa:	68fb      	ldr	r3, [r7, #12]
 8000bac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000bae:	4b1d      	ldr	r3, [pc, #116]	; (8000c24 <xTaskResumeAll+0x11c>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bb4:	429a      	cmp	r2, r3
 8000bb6:	d302      	bcc.n	8000bbe <xTaskResumeAll+0xb6>
                    {
                        xYieldPending = pdTRUE;
 8000bb8:	4b1b      	ldr	r3, [pc, #108]	; (8000c28 <xTaskResumeAll+0x120>)
 8000bba:	2201      	movs	r2, #1
 8000bbc:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8000bbe:	4b16      	ldr	r3, [pc, #88]	; (8000c18 <xTaskResumeAll+0x110>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d1c8      	bne.n	8000b58 <xTaskResumeAll+0x50>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <xTaskResumeAll+0xc8>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8000bcc:	f000 f9da 	bl	8000f84 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8000bd0:	4b16      	ldr	r3, [pc, #88]	; (8000c2c <xTaskResumeAll+0x124>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	60bb      	str	r3, [r7, #8]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8000bd6:	68bb      	ldr	r3, [r7, #8]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d010      	beq.n	8000bfe <xTaskResumeAll+0xf6>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8000bdc:	f000 f83a 	bl	8000c54 <xTaskIncrementTick>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d002      	beq.n	8000bec <xTaskResumeAll+0xe4>
                            {
                                xYieldPending = pdTRUE;
 8000be6:	4b10      	ldr	r3, [pc, #64]	; (8000c28 <xTaskResumeAll+0x120>)
 8000be8:	2201      	movs	r2, #1
 8000bea:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8000bec:	68bb      	ldr	r3, [r7, #8]
 8000bee:	3b01      	subs	r3, #1
 8000bf0:	60bb      	str	r3, [r7, #8]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8000bf2:	68bb      	ldr	r3, [r7, #8]
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d1f1      	bne.n	8000bdc <xTaskResumeAll+0xd4>

                        xPendedTicks = 0;
 8000bf8:	4b0c      	ldr	r3, [pc, #48]	; (8000c2c <xTaskResumeAll+0x124>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8000bfe:	4b0a      	ldr	r3, [pc, #40]	; (8000c28 <xTaskResumeAll+0x120>)
 8000c00:	681b      	ldr	r3, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8000c02:	f000 fb21 	bl	8001248 <vPortExitCritical>

    return xAlreadyYielded;
 8000c06:	687b      	ldr	r3, [r7, #4]
}
 8000c08:	4618      	mov	r0, r3
 8000c0a:	3710      	adds	r7, #16
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	240001c8 	.word	0x240001c8
 8000c14:	240001a0 	.word	0x240001a0
 8000c18:	24000160 	.word	0x24000160
 8000c1c:	240001a8 	.word	0x240001a8
 8000c20:	240000a4 	.word	0x240000a4
 8000c24:	240000a0 	.word	0x240000a0
 8000c28:	240001b4 	.word	0x240001b4
 8000c2c:	240001b0 	.word	0x240001b0

08000c30 <xTaskGetTickCountFromISR>:
    return xTicks;
}
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8000c36:	f000 fbbb 	bl	80013b0 <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8000c3e:	4b04      	ldr	r3, [pc, #16]	; (8000c50 <xTaskGetTickCountFromISR+0x20>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8000c44:	683b      	ldr	r3, [r7, #0]
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	3708      	adds	r7, #8
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	240001a4 	.word	0x240001a4

08000c54 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b086      	sub	sp, #24
 8000c58:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8000c5e:	4b42      	ldr	r3, [pc, #264]	; (8000d68 <xTaskIncrementTick+0x114>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d175      	bne.n	8000d52 <xTaskIncrementTick+0xfe>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8000c66:	4b41      	ldr	r3, [pc, #260]	; (8000d6c <xTaskIncrementTick+0x118>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	3301      	adds	r3, #1
 8000c6c:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8000c6e:	4a3f      	ldr	r2, [pc, #252]	; (8000d6c <xTaskIncrementTick+0x118>)
 8000c70:	693b      	ldr	r3, [r7, #16]
 8000c72:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8000c74:	693b      	ldr	r3, [r7, #16]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d122      	bne.n	8000cc0 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8000c7a:	4b3d      	ldr	r3, [pc, #244]	; (8000d70 <xTaskIncrementTick+0x11c>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d00c      	beq.n	8000c9e <xTaskIncrementTick+0x4a>
        __asm volatile
 8000c84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c88:	b672      	cpsid	i
 8000c8a:	f383 8811 	msr	BASEPRI, r3
 8000c8e:	f3bf 8f6f 	isb	sy
 8000c92:	f3bf 8f4f 	dsb	sy
 8000c96:	b662      	cpsie	i
 8000c98:	603b      	str	r3, [r7, #0]
    }
 8000c9a:	bf00      	nop
 8000c9c:	e7fe      	b.n	8000c9c <xTaskIncrementTick+0x48>
 8000c9e:	4b34      	ldr	r3, [pc, #208]	; (8000d70 <xTaskIncrementTick+0x11c>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	60fb      	str	r3, [r7, #12]
 8000ca4:	4b33      	ldr	r3, [pc, #204]	; (8000d74 <xTaskIncrementTick+0x120>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a31      	ldr	r2, [pc, #196]	; (8000d70 <xTaskIncrementTick+0x11c>)
 8000caa:	6013      	str	r3, [r2, #0]
 8000cac:	4a31      	ldr	r2, [pc, #196]	; (8000d74 <xTaskIncrementTick+0x120>)
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	6013      	str	r3, [r2, #0]
 8000cb2:	4b31      	ldr	r3, [pc, #196]	; (8000d78 <xTaskIncrementTick+0x124>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	3301      	adds	r3, #1
 8000cb8:	4a2f      	ldr	r2, [pc, #188]	; (8000d78 <xTaskIncrementTick+0x124>)
 8000cba:	6013      	str	r3, [r2, #0]
 8000cbc:	f000 f962 	bl	8000f84 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8000cc0:	4b2e      	ldr	r3, [pc, #184]	; (8000d7c <xTaskIncrementTick+0x128>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	693a      	ldr	r2, [r7, #16]
 8000cc6:	429a      	cmp	r2, r3
 8000cc8:	d348      	bcc.n	8000d5c <xTaskIncrementTick+0x108>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8000cca:	4b29      	ldr	r3, [pc, #164]	; (8000d70 <xTaskIncrementTick+0x11c>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d104      	bne.n	8000cde <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000cd4:	4b29      	ldr	r3, [pc, #164]	; (8000d7c <xTaskIncrementTick+0x128>)
 8000cd6:	f04f 32ff 	mov.w	r2, #4294967295
 8000cda:	601a      	str	r2, [r3, #0]
                    break;
 8000cdc:	e03e      	b.n	8000d5c <xTaskIncrementTick+0x108>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8000cde:	4b24      	ldr	r3, [pc, #144]	; (8000d70 <xTaskIncrementTick+0x11c>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	68db      	ldr	r3, [r3, #12]
 8000ce4:	68db      	ldr	r3, [r3, #12]
 8000ce6:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8000ce8:	68bb      	ldr	r3, [r7, #8]
 8000cea:	685b      	ldr	r3, [r3, #4]
 8000cec:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8000cee:	693a      	ldr	r2, [r7, #16]
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d203      	bcs.n	8000cfe <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8000cf6:	4a21      	ldr	r2, [pc, #132]	; (8000d7c <xTaskIncrementTick+0x128>)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8000cfc:	e02e      	b.n	8000d5c <xTaskIncrementTick+0x108>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8000cfe:	68bb      	ldr	r3, [r7, #8]
 8000d00:	3304      	adds	r3, #4
 8000d02:	4618      	mov	r0, r3
 8000d04:	f7ff fd11 	bl	800072a <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8000d08:	68bb      	ldr	r3, [r7, #8]
 8000d0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d004      	beq.n	8000d1a <xTaskIncrementTick+0xc6>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8000d10:	68bb      	ldr	r3, [r7, #8]
 8000d12:	3318      	adds	r3, #24
 8000d14:	4618      	mov	r0, r3
 8000d16:	f7ff fd08 	bl	800072a <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8000d1a:	68bb      	ldr	r3, [r7, #8]
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f002 f8af 	bl	8002e80 <SEGGER_SYSVIEW_OnTaskStartReady>
 8000d22:	68bb      	ldr	r3, [r7, #8]
 8000d24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d26:	2201      	movs	r2, #1
 8000d28:	409a      	lsls	r2, r3
 8000d2a:	4b15      	ldr	r3, [pc, #84]	; (8000d80 <xTaskIncrementTick+0x12c>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	4a13      	ldr	r2, [pc, #76]	; (8000d80 <xTaskIncrementTick+0x12c>)
 8000d32:	6013      	str	r3, [r2, #0]
 8000d34:	68bb      	ldr	r3, [r7, #8]
 8000d36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d38:	4613      	mov	r3, r2
 8000d3a:	009b      	lsls	r3, r3, #2
 8000d3c:	4413      	add	r3, r2
 8000d3e:	009b      	lsls	r3, r3, #2
 8000d40:	4a10      	ldr	r2, [pc, #64]	; (8000d84 <xTaskIncrementTick+0x130>)
 8000d42:	441a      	add	r2, r3
 8000d44:	68bb      	ldr	r3, [r7, #8]
 8000d46:	3304      	adds	r3, #4
 8000d48:	4619      	mov	r1, r3
 8000d4a:	4610      	mov	r0, r2
 8000d4c:	f7ff fcc9 	bl	80006e2 <vListInsertEnd>
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8000d50:	e7bb      	b.n	8000cca <xTaskIncrementTick+0x76>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8000d52:	4b0d      	ldr	r3, [pc, #52]	; (8000d88 <xTaskIncrementTick+0x134>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	3301      	adds	r3, #1
 8000d58:	4a0b      	ldr	r2, [pc, #44]	; (8000d88 <xTaskIncrementTick+0x134>)
 8000d5a:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8000d5c:	697b      	ldr	r3, [r7, #20]
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	3718      	adds	r7, #24
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	240001c8 	.word	0x240001c8
 8000d6c:	240001a4 	.word	0x240001a4
 8000d70:	24000158 	.word	0x24000158
 8000d74:	2400015c 	.word	0x2400015c
 8000d78:	240001b8 	.word	0x240001b8
 8000d7c:	240001c0 	.word	0x240001c0
 8000d80:	240001a8 	.word	0x240001a8
 8000d84:	240000a4 	.word	0x240000a4
 8000d88:	240001b0 	.word	0x240001b0

08000d8c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b086      	sub	sp, #24
 8000d90:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8000d92:	4b2e      	ldr	r3, [pc, #184]	; (8000e4c <vTaskSwitchContext+0xc0>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d003      	beq.n	8000da2 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8000d9a:	4b2d      	ldr	r3, [pc, #180]	; (8000e50 <vTaskSwitchContext+0xc4>)
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8000da0:	e04f      	b.n	8000e42 <vTaskSwitchContext+0xb6>
        xYieldPending = pdFALSE;
 8000da2:	4b2b      	ldr	r3, [pc, #172]	; (8000e50 <vTaskSwitchContext+0xc4>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8000da8:	4b2a      	ldr	r3, [pc, #168]	; (8000e54 <vTaskSwitchContext+0xc8>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	fab3 f383 	clz	r3, r3
 8000db4:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8000db6:	7afb      	ldrb	r3, [r7, #11]
 8000db8:	f1c3 031f 	rsb	r3, r3, #31
 8000dbc:	617b      	str	r3, [r7, #20]
 8000dbe:	4926      	ldr	r1, [pc, #152]	; (8000e58 <vTaskSwitchContext+0xcc>)
 8000dc0:	697a      	ldr	r2, [r7, #20]
 8000dc2:	4613      	mov	r3, r2
 8000dc4:	009b      	lsls	r3, r3, #2
 8000dc6:	4413      	add	r3, r2
 8000dc8:	009b      	lsls	r3, r3, #2
 8000dca:	440b      	add	r3, r1
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d10c      	bne.n	8000dec <vTaskSwitchContext+0x60>
        __asm volatile
 8000dd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000dd6:	b672      	cpsid	i
 8000dd8:	f383 8811 	msr	BASEPRI, r3
 8000ddc:	f3bf 8f6f 	isb	sy
 8000de0:	f3bf 8f4f 	dsb	sy
 8000de4:	b662      	cpsie	i
 8000de6:	607b      	str	r3, [r7, #4]
    }
 8000de8:	bf00      	nop
 8000dea:	e7fe      	b.n	8000dea <vTaskSwitchContext+0x5e>
 8000dec:	697a      	ldr	r2, [r7, #20]
 8000dee:	4613      	mov	r3, r2
 8000df0:	009b      	lsls	r3, r3, #2
 8000df2:	4413      	add	r3, r2
 8000df4:	009b      	lsls	r3, r3, #2
 8000df6:	4a18      	ldr	r2, [pc, #96]	; (8000e58 <vTaskSwitchContext+0xcc>)
 8000df8:	4413      	add	r3, r2
 8000dfa:	613b      	str	r3, [r7, #16]
 8000dfc:	693b      	ldr	r3, [r7, #16]
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	685a      	ldr	r2, [r3, #4]
 8000e02:	693b      	ldr	r3, [r7, #16]
 8000e04:	605a      	str	r2, [r3, #4]
 8000e06:	693b      	ldr	r3, [r7, #16]
 8000e08:	685a      	ldr	r2, [r3, #4]
 8000e0a:	693b      	ldr	r3, [r7, #16]
 8000e0c:	3308      	adds	r3, #8
 8000e0e:	429a      	cmp	r2, r3
 8000e10:	d104      	bne.n	8000e1c <vTaskSwitchContext+0x90>
 8000e12:	693b      	ldr	r3, [r7, #16]
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	685a      	ldr	r2, [r3, #4]
 8000e18:	693b      	ldr	r3, [r7, #16]
 8000e1a:	605a      	str	r2, [r3, #4]
 8000e1c:	693b      	ldr	r3, [r7, #16]
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	68db      	ldr	r3, [r3, #12]
 8000e22:	4a0e      	ldr	r2, [pc, #56]	; (8000e5c <vTaskSwitchContext+0xd0>)
 8000e24:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8000e26:	4b0d      	ldr	r3, [pc, #52]	; (8000e5c <vTaskSwitchContext+0xd0>)
 8000e28:	681a      	ldr	r2, [r3, #0]
 8000e2a:	4b0d      	ldr	r3, [pc, #52]	; (8000e60 <vTaskSwitchContext+0xd4>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d102      	bne.n	8000e38 <vTaskSwitchContext+0xac>
 8000e32:	f001 ff85 	bl	8002d40 <SEGGER_SYSVIEW_OnIdle>
}
 8000e36:	e004      	b.n	8000e42 <vTaskSwitchContext+0xb6>
        traceTASK_SWITCHED_IN();
 8000e38:	4b08      	ldr	r3, [pc, #32]	; (8000e5c <vTaskSwitchContext+0xd0>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f001 ffdd 	bl	8002dfc <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8000e42:	bf00      	nop
 8000e44:	3718      	adds	r7, #24
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	240001c8 	.word	0x240001c8
 8000e50:	240001b4 	.word	0x240001b4
 8000e54:	240001a8 	.word	0x240001a8
 8000e58:	240000a4 	.word	0x240000a4
 8000e5c:	240000a0 	.word	0x240000a0
 8000e60:	240001c4 	.word	0x240001c4

08000e64 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8000e6c:	f000 f84c 	bl	8000f08 <prvCheckTasksWaitingTermination>
            {
                /* If we are not using preemption we keep forcing a task switch to
                 * see if any other task has become available.  If we are using
                 * preemption we don't need to do this as any task becoming available
                 * will automatically get the processor anyway. */
                taskYIELD();
 8000e70:	4b04      	ldr	r3, [pc, #16]	; (8000e84 <prvIdleTask+0x20>)
 8000e72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000e76:	601a      	str	r2, [r3, #0]
 8000e78:	f3bf 8f4f 	dsb	sy
 8000e7c:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8000e80:	e7f4      	b.n	8000e6c <prvIdleTask+0x8>
 8000e82:	bf00      	nop
 8000e84:	e000ed04 	.word	0xe000ed04

08000e88 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8000e8e:	2300      	movs	r3, #0
 8000e90:	607b      	str	r3, [r7, #4]
 8000e92:	e00c      	b.n	8000eae <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8000e94:	687a      	ldr	r2, [r7, #4]
 8000e96:	4613      	mov	r3, r2
 8000e98:	009b      	lsls	r3, r3, #2
 8000e9a:	4413      	add	r3, r2
 8000e9c:	009b      	lsls	r3, r3, #2
 8000e9e:	4a12      	ldr	r2, [pc, #72]	; (8000ee8 <prvInitialiseTaskLists+0x60>)
 8000ea0:	4413      	add	r3, r2
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f7ff fbf0 	bl	8000688 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	3301      	adds	r3, #1
 8000eac:	607b      	str	r3, [r7, #4]
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	2b06      	cmp	r3, #6
 8000eb2:	d9ef      	bls.n	8000e94 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8000eb4:	480d      	ldr	r0, [pc, #52]	; (8000eec <prvInitialiseTaskLists+0x64>)
 8000eb6:	f7ff fbe7 	bl	8000688 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8000eba:	480d      	ldr	r0, [pc, #52]	; (8000ef0 <prvInitialiseTaskLists+0x68>)
 8000ebc:	f7ff fbe4 	bl	8000688 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8000ec0:	480c      	ldr	r0, [pc, #48]	; (8000ef4 <prvInitialiseTaskLists+0x6c>)
 8000ec2:	f7ff fbe1 	bl	8000688 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8000ec6:	480c      	ldr	r0, [pc, #48]	; (8000ef8 <prvInitialiseTaskLists+0x70>)
 8000ec8:	f7ff fbde 	bl	8000688 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8000ecc:	480b      	ldr	r0, [pc, #44]	; (8000efc <prvInitialiseTaskLists+0x74>)
 8000ece:	f7ff fbdb 	bl	8000688 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8000ed2:	4b0b      	ldr	r3, [pc, #44]	; (8000f00 <prvInitialiseTaskLists+0x78>)
 8000ed4:	4a05      	ldr	r2, [pc, #20]	; (8000eec <prvInitialiseTaskLists+0x64>)
 8000ed6:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8000ed8:	4b0a      	ldr	r3, [pc, #40]	; (8000f04 <prvInitialiseTaskLists+0x7c>)
 8000eda:	4a05      	ldr	r2, [pc, #20]	; (8000ef0 <prvInitialiseTaskLists+0x68>)
 8000edc:	601a      	str	r2, [r3, #0]
}
 8000ede:	bf00      	nop
 8000ee0:	3708      	adds	r7, #8
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	240000a4 	.word	0x240000a4
 8000eec:	24000130 	.word	0x24000130
 8000ef0:	24000144 	.word	0x24000144
 8000ef4:	24000160 	.word	0x24000160
 8000ef8:	24000174 	.word	0x24000174
 8000efc:	2400018c 	.word	0x2400018c
 8000f00:	24000158 	.word	0x24000158
 8000f04:	2400015c 	.word	0x2400015c

08000f08 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8000f0e:	e019      	b.n	8000f44 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8000f10:	f000 f966 	bl	80011e0 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8000f14:	4b10      	ldr	r3, [pc, #64]	; (8000f58 <prvCheckTasksWaitingTermination+0x50>)
 8000f16:	68db      	ldr	r3, [r3, #12]
 8000f18:	68db      	ldr	r3, [r3, #12]
 8000f1a:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	3304      	adds	r3, #4
 8000f20:	4618      	mov	r0, r3
 8000f22:	f7ff fc02 	bl	800072a <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8000f26:	4b0d      	ldr	r3, [pc, #52]	; (8000f5c <prvCheckTasksWaitingTermination+0x54>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	3b01      	subs	r3, #1
 8000f2c:	4a0b      	ldr	r2, [pc, #44]	; (8000f5c <prvCheckTasksWaitingTermination+0x54>)
 8000f2e:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8000f30:	4b0b      	ldr	r3, [pc, #44]	; (8000f60 <prvCheckTasksWaitingTermination+0x58>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	3b01      	subs	r3, #1
 8000f36:	4a0a      	ldr	r2, [pc, #40]	; (8000f60 <prvCheckTasksWaitingTermination+0x58>)
 8000f38:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8000f3a:	f000 f985 	bl	8001248 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8000f3e:	6878      	ldr	r0, [r7, #4]
 8000f40:	f000 f810 	bl	8000f64 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8000f44:	4b06      	ldr	r3, [pc, #24]	; (8000f60 <prvCheckTasksWaitingTermination+0x58>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d1e1      	bne.n	8000f10 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8000f4c:	bf00      	nop
 8000f4e:	bf00      	nop
 8000f50:	3708      	adds	r7, #8
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	24000174 	.word	0x24000174
 8000f5c:	240001a0 	.word	0x240001a0
 8000f60:	24000188 	.word	0x24000188

08000f64 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f70:	4618      	mov	r0, r3
 8000f72:	f000 fb47 	bl	8001604 <vPortFree>
                vPortFree( pxTCB );
 8000f76:	6878      	ldr	r0, [r7, #4]
 8000f78:	f000 fb44 	bl	8001604 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8000f7c:	bf00      	nop
 8000f7e:	3708      	adds	r7, #8
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}

08000f84 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8000f88:	4b0a      	ldr	r3, [pc, #40]	; (8000fb4 <prvResetNextTaskUnblockTime+0x30>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d104      	bne.n	8000f9c <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8000f92:	4b09      	ldr	r3, [pc, #36]	; (8000fb8 <prvResetNextTaskUnblockTime+0x34>)
 8000f94:	f04f 32ff 	mov.w	r2, #4294967295
 8000f98:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8000f9a:	e005      	b.n	8000fa8 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8000f9c:	4b05      	ldr	r3, [pc, #20]	; (8000fb4 <prvResetNextTaskUnblockTime+0x30>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	68db      	ldr	r3, [r3, #12]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a04      	ldr	r2, [pc, #16]	; (8000fb8 <prvResetNextTaskUnblockTime+0x34>)
 8000fa6:	6013      	str	r3, [r2, #0]
}
 8000fa8:	bf00      	nop
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	24000158 	.word	0x24000158
 8000fb8:	240001c0 	.word	0x240001c0

08000fbc <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b085      	sub	sp, #20
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	60f8      	str	r0, [r7, #12]
 8000fc4:	60b9      	str	r1, [r7, #8]
 8000fc6:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	3b04      	subs	r3, #4
 8000fcc:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000fd4:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	3b04      	subs	r3, #4
 8000fda:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8000fdc:	68bb      	ldr	r3, [r7, #8]
 8000fde:	f023 0201 	bic.w	r2, r3, #1
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	3b04      	subs	r3, #4
 8000fea:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8000fec:	4a0c      	ldr	r2, [pc, #48]	; (8001020 <pxPortInitialiseStack+0x64>)
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	3b14      	subs	r3, #20
 8000ff6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8000ff8:	687a      	ldr	r2, [r7, #4]
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	3b04      	subs	r3, #4
 8001002:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	f06f 0202 	mvn.w	r2, #2
 800100a:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	3b20      	subs	r3, #32
 8001010:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8001012:	68fb      	ldr	r3, [r7, #12]
}
 8001014:	4618      	mov	r0, r3
 8001016:	3714      	adds	r7, #20
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr
 8001020:	08001025 	.word	0x08001025

08001024 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8001024:	b480      	push	{r7}
 8001026:	b085      	sub	sp, #20
 8001028:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 800102a:	2300      	movs	r3, #0
 800102c:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800102e:	4b14      	ldr	r3, [pc, #80]	; (8001080 <prvTaskExitError+0x5c>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001036:	d00c      	beq.n	8001052 <prvTaskExitError+0x2e>
        __asm volatile
 8001038:	f04f 0350 	mov.w	r3, #80	; 0x50
 800103c:	b672      	cpsid	i
 800103e:	f383 8811 	msr	BASEPRI, r3
 8001042:	f3bf 8f6f 	isb	sy
 8001046:	f3bf 8f4f 	dsb	sy
 800104a:	b662      	cpsie	i
 800104c:	60fb      	str	r3, [r7, #12]
    }
 800104e:	bf00      	nop
 8001050:	e7fe      	b.n	8001050 <prvTaskExitError+0x2c>
        __asm volatile
 8001052:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001056:	b672      	cpsid	i
 8001058:	f383 8811 	msr	BASEPRI, r3
 800105c:	f3bf 8f6f 	isb	sy
 8001060:	f3bf 8f4f 	dsb	sy
 8001064:	b662      	cpsie	i
 8001066:	60bb      	str	r3, [r7, #8]
    }
 8001068:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800106a:	bf00      	nop
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d0fc      	beq.n	800106c <prvTaskExitError+0x48>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8001072:	bf00      	nop
 8001074:	bf00      	nop
 8001076:	3714      	adds	r7, #20
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr
 8001080:	24000004 	.word	0x24000004
	...

08001090 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8001090:	4b07      	ldr	r3, [pc, #28]	; (80010b0 <pxCurrentTCBConst2>)
 8001092:	6819      	ldr	r1, [r3, #0]
 8001094:	6808      	ldr	r0, [r1, #0]
 8001096:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800109a:	f380 8809 	msr	PSP, r0
 800109e:	f3bf 8f6f 	isb	sy
 80010a2:	f04f 0000 	mov.w	r0, #0
 80010a6:	f380 8811 	msr	BASEPRI, r0
 80010aa:	4770      	bx	lr
 80010ac:	f3af 8000 	nop.w

080010b0 <pxCurrentTCBConst2>:
 80010b0:	240000a0 	.word	0x240000a0
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80010b4:	bf00      	nop
 80010b6:	bf00      	nop

080010b8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 80010b8:	4808      	ldr	r0, [pc, #32]	; (80010dc <prvPortStartFirstTask+0x24>)
 80010ba:	6800      	ldr	r0, [r0, #0]
 80010bc:	6800      	ldr	r0, [r0, #0]
 80010be:	f380 8808 	msr	MSP, r0
 80010c2:	f04f 0000 	mov.w	r0, #0
 80010c6:	f380 8814 	msr	CONTROL, r0
 80010ca:	b662      	cpsie	i
 80010cc:	b661      	cpsie	f
 80010ce:	f3bf 8f4f 	dsb	sy
 80010d2:	f3bf 8f6f 	isb	sy
 80010d6:	df00      	svc	0
 80010d8:	bf00      	nop
 80010da:	0000      	.short	0x0000
 80010dc:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 80010e0:	bf00      	nop
 80010e2:	bf00      	nop

080010e4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80010ea:	4b37      	ldr	r3, [pc, #220]	; (80011c8 <xPortStartScheduler+0xe4>)
 80010ec:	60fb      	str	r3, [r7, #12]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	b2db      	uxtb	r3, r3
 80010f4:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	22ff      	movs	r2, #255	; 0xff
 80010fa:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	b2db      	uxtb	r3, r3
 8001102:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8001104:	78fb      	ldrb	r3, [r7, #3]
 8001106:	b2db      	uxtb	r3, r3
 8001108:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800110c:	b2da      	uxtb	r2, r3
 800110e:	4b2f      	ldr	r3, [pc, #188]	; (80011cc <xPortStartScheduler+0xe8>)
 8001110:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8001112:	4b2f      	ldr	r3, [pc, #188]	; (80011d0 <xPortStartScheduler+0xec>)
 8001114:	2207      	movs	r2, #7
 8001116:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001118:	e009      	b.n	800112e <xPortStartScheduler+0x4a>
            {
                ulMaxPRIGROUPValue--;
 800111a:	4b2d      	ldr	r3, [pc, #180]	; (80011d0 <xPortStartScheduler+0xec>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	3b01      	subs	r3, #1
 8001120:	4a2b      	ldr	r2, [pc, #172]	; (80011d0 <xPortStartScheduler+0xec>)
 8001122:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8001124:	78fb      	ldrb	r3, [r7, #3]
 8001126:	b2db      	uxtb	r3, r3
 8001128:	005b      	lsls	r3, r3, #1
 800112a:	b2db      	uxtb	r3, r3
 800112c:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800112e:	78fb      	ldrb	r3, [r7, #3]
 8001130:	b2db      	uxtb	r3, r3
 8001132:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001136:	2b80      	cmp	r3, #128	; 0x80
 8001138:	d0ef      	beq.n	800111a <xPortStartScheduler+0x36>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800113a:	4b25      	ldr	r3, [pc, #148]	; (80011d0 <xPortStartScheduler+0xec>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f1c3 0307 	rsb	r3, r3, #7
 8001142:	2b04      	cmp	r3, #4
 8001144:	d00c      	beq.n	8001160 <xPortStartScheduler+0x7c>
        __asm volatile
 8001146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800114a:	b672      	cpsid	i
 800114c:	f383 8811 	msr	BASEPRI, r3
 8001150:	f3bf 8f6f 	isb	sy
 8001154:	f3bf 8f4f 	dsb	sy
 8001158:	b662      	cpsie	i
 800115a:	60bb      	str	r3, [r7, #8]
    }
 800115c:	bf00      	nop
 800115e:	e7fe      	b.n	800115e <xPortStartScheduler+0x7a>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8001160:	4b1b      	ldr	r3, [pc, #108]	; (80011d0 <xPortStartScheduler+0xec>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	021b      	lsls	r3, r3, #8
 8001166:	4a1a      	ldr	r2, [pc, #104]	; (80011d0 <xPortStartScheduler+0xec>)
 8001168:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800116a:	4b19      	ldr	r3, [pc, #100]	; (80011d0 <xPortStartScheduler+0xec>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001172:	4a17      	ldr	r2, [pc, #92]	; (80011d0 <xPortStartScheduler+0xec>)
 8001174:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	b2da      	uxtb	r2, r3
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800117e:	4b15      	ldr	r3, [pc, #84]	; (80011d4 <xPortStartScheduler+0xf0>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	4a14      	ldr	r2, [pc, #80]	; (80011d4 <xPortStartScheduler+0xf0>)
 8001184:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001188:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800118a:	4b12      	ldr	r3, [pc, #72]	; (80011d4 <xPortStartScheduler+0xf0>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	4a11      	ldr	r2, [pc, #68]	; (80011d4 <xPortStartScheduler+0xf0>)
 8001190:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8001194:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8001196:	f000 f8db 	bl	8001350 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800119a:	4b0f      	ldr	r3, [pc, #60]	; (80011d8 <xPortStartScheduler+0xf4>)
 800119c:	2200      	movs	r2, #0
 800119e:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 80011a0:	f000 f8fa 	bl	8001398 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80011a4:	4b0d      	ldr	r3, [pc, #52]	; (80011dc <xPortStartScheduler+0xf8>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4a0c      	ldr	r2, [pc, #48]	; (80011dc <xPortStartScheduler+0xf8>)
 80011aa:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80011ae:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 80011b0:	f7ff ff82 	bl	80010b8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 80011b4:	f7ff fdea 	bl	8000d8c <vTaskSwitchContext>
    prvTaskExitError();
 80011b8:	f7ff ff34 	bl	8001024 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 80011bc:	2300      	movs	r3, #0
}
 80011be:	4618      	mov	r0, r3
 80011c0:	3710      	adds	r7, #16
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	e000e400 	.word	0xe000e400
 80011cc:	240001cc 	.word	0x240001cc
 80011d0:	240001d0 	.word	0x240001d0
 80011d4:	e000ed20 	.word	0xe000ed20
 80011d8:	24000004 	.word	0x24000004
 80011dc:	e000ef34 	.word	0xe000ef34

080011e0 <vPortEnterCritical>:




void vPortEnterCritical( void )
{
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
        __asm volatile
 80011e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011ea:	b672      	cpsid	i
 80011ec:	f383 8811 	msr	BASEPRI, r3
 80011f0:	f3bf 8f6f 	isb	sy
 80011f4:	f3bf 8f4f 	dsb	sy
 80011f8:	b662      	cpsie	i
 80011fa:	607b      	str	r3, [r7, #4]
    }
 80011fc:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80011fe:	4b10      	ldr	r3, [pc, #64]	; (8001240 <vPortEnterCritical+0x60>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	3301      	adds	r3, #1
 8001204:	4a0e      	ldr	r2, [pc, #56]	; (8001240 <vPortEnterCritical+0x60>)
 8001206:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8001208:	4b0d      	ldr	r3, [pc, #52]	; (8001240 <vPortEnterCritical+0x60>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	2b01      	cmp	r3, #1
 800120e:	d111      	bne.n	8001234 <vPortEnterCritical+0x54>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8001210:	4b0c      	ldr	r3, [pc, #48]	; (8001244 <vPortEnterCritical+0x64>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	b2db      	uxtb	r3, r3
 8001216:	2b00      	cmp	r3, #0
 8001218:	d00c      	beq.n	8001234 <vPortEnterCritical+0x54>
        __asm volatile
 800121a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800121e:	b672      	cpsid	i
 8001220:	f383 8811 	msr	BASEPRI, r3
 8001224:	f3bf 8f6f 	isb	sy
 8001228:	f3bf 8f4f 	dsb	sy
 800122c:	b662      	cpsie	i
 800122e:	603b      	str	r3, [r7, #0]
    }
 8001230:	bf00      	nop
 8001232:	e7fe      	b.n	8001232 <vPortEnterCritical+0x52>
    }
}
 8001234:	bf00      	nop
 8001236:	370c      	adds	r7, #12
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr
 8001240:	24000004 	.word	0x24000004
 8001244:	e000ed04 	.word	0xe000ed04

08001248 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800124e:	4b13      	ldr	r3, [pc, #76]	; (800129c <vPortExitCritical+0x54>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d10c      	bne.n	8001270 <vPortExitCritical+0x28>
        __asm volatile
 8001256:	f04f 0350 	mov.w	r3, #80	; 0x50
 800125a:	b672      	cpsid	i
 800125c:	f383 8811 	msr	BASEPRI, r3
 8001260:	f3bf 8f6f 	isb	sy
 8001264:	f3bf 8f4f 	dsb	sy
 8001268:	b662      	cpsie	i
 800126a:	607b      	str	r3, [r7, #4]
    }
 800126c:	bf00      	nop
 800126e:	e7fe      	b.n	800126e <vPortExitCritical+0x26>
    uxCriticalNesting--;
 8001270:	4b0a      	ldr	r3, [pc, #40]	; (800129c <vPortExitCritical+0x54>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	3b01      	subs	r3, #1
 8001276:	4a09      	ldr	r2, [pc, #36]	; (800129c <vPortExitCritical+0x54>)
 8001278:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 800127a:	4b08      	ldr	r3, [pc, #32]	; (800129c <vPortExitCritical+0x54>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d105      	bne.n	800128e <vPortExitCritical+0x46>
 8001282:	2300      	movs	r3, #0
 8001284:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 800128c:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800128e:	bf00      	nop
 8001290:	370c      	adds	r7, #12
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr
 800129a:	bf00      	nop
 800129c:	24000004 	.word	0x24000004

080012a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80012a0:	f3ef 8009 	mrs	r0, PSP
 80012a4:	f3bf 8f6f 	isb	sy
 80012a8:	4b15      	ldr	r3, [pc, #84]	; (8001300 <pxCurrentTCBConst>)
 80012aa:	681a      	ldr	r2, [r3, #0]
 80012ac:	f01e 0f10 	tst.w	lr, #16
 80012b0:	bf08      	it	eq
 80012b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80012b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80012ba:	6010      	str	r0, [r2, #0]
 80012bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80012c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80012c4:	b672      	cpsid	i
 80012c6:	f380 8811 	msr	BASEPRI, r0
 80012ca:	f3bf 8f4f 	dsb	sy
 80012ce:	f3bf 8f6f 	isb	sy
 80012d2:	b662      	cpsie	i
 80012d4:	f7ff fd5a 	bl	8000d8c <vTaskSwitchContext>
 80012d8:	f04f 0000 	mov.w	r0, #0
 80012dc:	f380 8811 	msr	BASEPRI, r0
 80012e0:	bc09      	pop	{r0, r3}
 80012e2:	6819      	ldr	r1, [r3, #0]
 80012e4:	6808      	ldr	r0, [r1, #0]
 80012e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80012ea:	f01e 0f10 	tst.w	lr, #16
 80012ee:	bf08      	it	eq
 80012f0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80012f4:	f380 8809 	msr	PSP, r0
 80012f8:	f3bf 8f6f 	isb	sy
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop

08001300 <pxCurrentTCBConst>:
 8001300:	240000a0 	.word	0x240000a0
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8001304:	bf00      	nop
 8001306:	bf00      	nop

08001308 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
        __asm volatile
 800130e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001312:	b672      	cpsid	i
 8001314:	f383 8811 	msr	BASEPRI, r3
 8001318:	f3bf 8f6f 	isb	sy
 800131c:	f3bf 8f4f 	dsb	sy
 8001320:	b662      	cpsie	i
 8001322:	607b      	str	r3, [r7, #4]
    }
 8001324:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8001326:	f7ff fc95 	bl	8000c54 <xTaskIncrementTick>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d003      	beq.n	8001338 <SysTick_Handler+0x30>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8001330:	4b06      	ldr	r3, [pc, #24]	; (800134c <SysTick_Handler+0x44>)
 8001332:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	2300      	movs	r3, #0
 800133a:	603b      	str	r3, [r7, #0]
        __asm volatile
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	f383 8811 	msr	BASEPRI, r3
    }
 8001342:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8001344:	bf00      	nop
 8001346:	3708      	adds	r7, #8
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	e000ed04 	.word	0xe000ed04

08001350 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8001354:	4b0b      	ldr	r3, [pc, #44]	; (8001384 <vPortSetupTimerInterrupt+0x34>)
 8001356:	2200      	movs	r2, #0
 8001358:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800135a:	4b0b      	ldr	r3, [pc, #44]	; (8001388 <vPortSetupTimerInterrupt+0x38>)
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001360:	4b0a      	ldr	r3, [pc, #40]	; (800138c <vPortSetupTimerInterrupt+0x3c>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a0a      	ldr	r2, [pc, #40]	; (8001390 <vPortSetupTimerInterrupt+0x40>)
 8001366:	fba2 2303 	umull	r2, r3, r2, r3
 800136a:	099b      	lsrs	r3, r3, #6
 800136c:	4a09      	ldr	r2, [pc, #36]	; (8001394 <vPortSetupTimerInterrupt+0x44>)
 800136e:	3b01      	subs	r3, #1
 8001370:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8001372:	4b04      	ldr	r3, [pc, #16]	; (8001384 <vPortSetupTimerInterrupt+0x34>)
 8001374:	2207      	movs	r2, #7
 8001376:	601a      	str	r2, [r3, #0]
}
 8001378:	bf00      	nop
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	e000e010 	.word	0xe000e010
 8001388:	e000e018 	.word	0xe000e018
 800138c:	2400000c 	.word	0x2400000c
 8001390:	10624dd3 	.word	0x10624dd3
 8001394:	e000e014 	.word	0xe000e014

08001398 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8001398:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80013a8 <vPortEnableVFP+0x10>
 800139c:	6801      	ldr	r1, [r0, #0]
 800139e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80013a2:	6001      	str	r1, [r0, #0]
 80013a4:	4770      	bx	lr
 80013a6:	0000      	.short	0x0000
 80013a8:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 80013ac:	bf00      	nop
 80013ae:	bf00      	nop

080013b0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 80013b0:	b480      	push	{r7}
 80013b2:	b085      	sub	sp, #20
 80013b4:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80013b6:	f3ef 8305 	mrs	r3, IPSR
 80013ba:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	2b0f      	cmp	r3, #15
 80013c0:	d916      	bls.n	80013f0 <vPortValidateInterruptPriority+0x40>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80013c2:	4a19      	ldr	r2, [pc, #100]	; (8001428 <vPortValidateInterruptPriority+0x78>)
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	4413      	add	r3, r2
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80013cc:	4b17      	ldr	r3, [pc, #92]	; (800142c <vPortValidateInterruptPriority+0x7c>)
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	7afa      	ldrb	r2, [r7, #11]
 80013d2:	429a      	cmp	r2, r3
 80013d4:	d20c      	bcs.n	80013f0 <vPortValidateInterruptPriority+0x40>
        __asm volatile
 80013d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80013da:	b672      	cpsid	i
 80013dc:	f383 8811 	msr	BASEPRI, r3
 80013e0:	f3bf 8f6f 	isb	sy
 80013e4:	f3bf 8f4f 	dsb	sy
 80013e8:	b662      	cpsie	i
 80013ea:	607b      	str	r3, [r7, #4]
    }
 80013ec:	bf00      	nop
 80013ee:	e7fe      	b.n	80013ee <vPortValidateInterruptPriority+0x3e>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80013f0:	4b0f      	ldr	r3, [pc, #60]	; (8001430 <vPortValidateInterruptPriority+0x80>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80013f8:	4b0e      	ldr	r3, [pc, #56]	; (8001434 <vPortValidateInterruptPriority+0x84>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	429a      	cmp	r2, r3
 80013fe:	d90c      	bls.n	800141a <vPortValidateInterruptPriority+0x6a>
        __asm volatile
 8001400:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001404:	b672      	cpsid	i
 8001406:	f383 8811 	msr	BASEPRI, r3
 800140a:	f3bf 8f6f 	isb	sy
 800140e:	f3bf 8f4f 	dsb	sy
 8001412:	b662      	cpsie	i
 8001414:	603b      	str	r3, [r7, #0]
    }
 8001416:	bf00      	nop
 8001418:	e7fe      	b.n	8001418 <vPortValidateInterruptPriority+0x68>
    }
 800141a:	bf00      	nop
 800141c:	3714      	adds	r7, #20
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	e000e3f0 	.word	0xe000e3f0
 800142c:	240001cc 	.word	0x240001cc
 8001430:	e000ed0c 	.word	0xe000ed0c
 8001434:	240001d0 	.word	0x240001d0

08001438 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b08a      	sub	sp, #40	; 0x28
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8001440:	2300      	movs	r3, #0
 8001442:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8001444:	f7ff fb52 	bl	8000aec <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8001448:	4b68      	ldr	r3, [pc, #416]	; (80015ec <pvPortMalloc+0x1b4>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d101      	bne.n	8001454 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8001450:	f000 f93e 	bl	80016d0 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8001454:	4b66      	ldr	r3, [pc, #408]	; (80015f0 <pvPortMalloc+0x1b8>)
 8001456:	681a      	ldr	r2, [r3, #0]
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	4013      	ands	r3, r2
 800145c:	2b00      	cmp	r3, #0
 800145e:	f040 80ab 	bne.w	80015b8 <pvPortMalloc+0x180>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d02f      	beq.n	80014c8 <pvPortMalloc+0x90>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8001468:	2208      	movs	r2, #8
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 800146e:	687a      	ldr	r2, [r7, #4]
 8001470:	429a      	cmp	r2, r3
 8001472:	d229      	bcs.n	80014c8 <pvPortMalloc+0x90>
            {
                xWantedSize += xHeapStructSize;
 8001474:	2208      	movs	r2, #8
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	4413      	add	r3, r2
 800147a:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	f003 0307 	and.w	r3, r3, #7
 8001482:	2b00      	cmp	r3, #0
 8001484:	d023      	beq.n	80014ce <pvPortMalloc+0x96>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	f023 0307 	bic.w	r3, r3, #7
 800148c:	3308      	adds	r3, #8
 800148e:	687a      	ldr	r2, [r7, #4]
 8001490:	429a      	cmp	r2, r3
 8001492:	d216      	bcs.n	80014c2 <pvPortMalloc+0x8a>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	f023 0307 	bic.w	r3, r3, #7
 800149a:	3308      	adds	r3, #8
 800149c:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	f003 0307 	and.w	r3, r3, #7
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d012      	beq.n	80014ce <pvPortMalloc+0x96>
        __asm volatile
 80014a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80014ac:	b672      	cpsid	i
 80014ae:	f383 8811 	msr	BASEPRI, r3
 80014b2:	f3bf 8f6f 	isb	sy
 80014b6:	f3bf 8f4f 	dsb	sy
 80014ba:	b662      	cpsie	i
 80014bc:	617b      	str	r3, [r7, #20]
    }
 80014be:	bf00      	nop
 80014c0:	e7fe      	b.n	80014c0 <pvPortMalloc+0x88>
                    }
                    else
                    {
                        xWantedSize = 0;
 80014c2:	2300      	movs	r3, #0
 80014c4:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80014c6:	e002      	b.n	80014ce <pvPortMalloc+0x96>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 80014c8:	2300      	movs	r3, #0
 80014ca:	607b      	str	r3, [r7, #4]
 80014cc:	e000      	b.n	80014d0 <pvPortMalloc+0x98>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80014ce:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d070      	beq.n	80015b8 <pvPortMalloc+0x180>
 80014d6:	4b47      	ldr	r3, [pc, #284]	; (80015f4 <pvPortMalloc+0x1bc>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	687a      	ldr	r2, [r7, #4]
 80014dc:	429a      	cmp	r2, r3
 80014de:	d86b      	bhi.n	80015b8 <pvPortMalloc+0x180>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80014e0:	4b45      	ldr	r3, [pc, #276]	; (80015f8 <pvPortMalloc+0x1c0>)
 80014e2:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 80014e4:	4b44      	ldr	r3, [pc, #272]	; (80015f8 <pvPortMalloc+0x1c0>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80014ea:	e004      	b.n	80014f6 <pvPortMalloc+0xbe>
                {
                    pxPreviousBlock = pxBlock;
 80014ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ee:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80014f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80014f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	687a      	ldr	r2, [r7, #4]
 80014fc:	429a      	cmp	r2, r3
 80014fe:	d903      	bls.n	8001508 <pvPortMalloc+0xd0>
 8001500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d1f1      	bne.n	80014ec <pvPortMalloc+0xb4>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8001508:	4b38      	ldr	r3, [pc, #224]	; (80015ec <pvPortMalloc+0x1b4>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800150e:	429a      	cmp	r2, r3
 8001510:	d052      	beq.n	80015b8 <pvPortMalloc+0x180>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001512:	6a3b      	ldr	r3, [r7, #32]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	2208      	movs	r2, #8
 8001518:	4413      	add	r3, r2
 800151a:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800151c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800151e:	681a      	ldr	r2, [r3, #0]
 8001520:	6a3b      	ldr	r3, [r7, #32]
 8001522:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001526:	685a      	ldr	r2, [r3, #4]
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	1ad2      	subs	r2, r2, r3
 800152c:	2308      	movs	r3, #8
 800152e:	005b      	lsls	r3, r3, #1
 8001530:	429a      	cmp	r2, r3
 8001532:	d921      	bls.n	8001578 <pvPortMalloc+0x140>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001534:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	4413      	add	r3, r2
 800153a:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800153c:	69bb      	ldr	r3, [r7, #24]
 800153e:	f003 0307 	and.w	r3, r3, #7
 8001542:	2b00      	cmp	r3, #0
 8001544:	d00c      	beq.n	8001560 <pvPortMalloc+0x128>
        __asm volatile
 8001546:	f04f 0350 	mov.w	r3, #80	; 0x50
 800154a:	b672      	cpsid	i
 800154c:	f383 8811 	msr	BASEPRI, r3
 8001550:	f3bf 8f6f 	isb	sy
 8001554:	f3bf 8f4f 	dsb	sy
 8001558:	b662      	cpsie	i
 800155a:	613b      	str	r3, [r7, #16]
    }
 800155c:	bf00      	nop
 800155e:	e7fe      	b.n	800155e <pvPortMalloc+0x126>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001562:	685a      	ldr	r2, [r3, #4]
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	1ad2      	subs	r2, r2, r3
 8001568:	69bb      	ldr	r3, [r7, #24]
 800156a:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 800156c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800156e:	687a      	ldr	r2, [r7, #4]
 8001570:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001572:	69b8      	ldr	r0, [r7, #24]
 8001574:	f000 f90e 	bl	8001794 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001578:	4b1e      	ldr	r3, [pc, #120]	; (80015f4 <pvPortMalloc+0x1bc>)
 800157a:	681a      	ldr	r2, [r3, #0]
 800157c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	1ad3      	subs	r3, r2, r3
 8001582:	4a1c      	ldr	r2, [pc, #112]	; (80015f4 <pvPortMalloc+0x1bc>)
 8001584:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001586:	4b1b      	ldr	r3, [pc, #108]	; (80015f4 <pvPortMalloc+0x1bc>)
 8001588:	681a      	ldr	r2, [r3, #0]
 800158a:	4b1c      	ldr	r3, [pc, #112]	; (80015fc <pvPortMalloc+0x1c4>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	429a      	cmp	r2, r3
 8001590:	d203      	bcs.n	800159a <pvPortMalloc+0x162>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001592:	4b18      	ldr	r3, [pc, #96]	; (80015f4 <pvPortMalloc+0x1bc>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4a19      	ldr	r2, [pc, #100]	; (80015fc <pvPortMalloc+0x1c4>)
 8001598:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 800159a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800159c:	685a      	ldr	r2, [r3, #4]
 800159e:	4b14      	ldr	r3, [pc, #80]	; (80015f0 <pvPortMalloc+0x1b8>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	431a      	orrs	r2, r3
 80015a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015a6:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80015a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015aa:	2200      	movs	r2, #0
 80015ac:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80015ae:	4b14      	ldr	r3, [pc, #80]	; (8001600 <pvPortMalloc+0x1c8>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	3301      	adds	r3, #1
 80015b4:	4a12      	ldr	r2, [pc, #72]	; (8001600 <pvPortMalloc+0x1c8>)
 80015b6:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80015b8:	f7ff faa6 	bl	8000b08 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80015bc:	69fb      	ldr	r3, [r7, #28]
 80015be:	f003 0307 	and.w	r3, r3, #7
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d00c      	beq.n	80015e0 <pvPortMalloc+0x1a8>
        __asm volatile
 80015c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80015ca:	b672      	cpsid	i
 80015cc:	f383 8811 	msr	BASEPRI, r3
 80015d0:	f3bf 8f6f 	isb	sy
 80015d4:	f3bf 8f4f 	dsb	sy
 80015d8:	b662      	cpsie	i
 80015da:	60fb      	str	r3, [r7, #12]
    }
 80015dc:	bf00      	nop
 80015de:	e7fe      	b.n	80015de <pvPortMalloc+0x1a6>
    return pvReturn;
 80015e0:	69fb      	ldr	r3, [r7, #28]
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3728      	adds	r7, #40	; 0x28
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	240051dc 	.word	0x240051dc
 80015f0:	240051f0 	.word	0x240051f0
 80015f4:	240051e0 	.word	0x240051e0
 80015f8:	240051d4 	.word	0x240051d4
 80015fc:	240051e4 	.word	0x240051e4
 8001600:	240051e8 	.word	0x240051e8

08001604 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b086      	sub	sp, #24
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d051      	beq.n	80016ba <vPortFree+0xb6>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8001616:	2308      	movs	r3, #8
 8001618:	425b      	negs	r3, r3
 800161a:	697a      	ldr	r2, [r7, #20]
 800161c:	4413      	add	r3, r2
 800161e:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	685a      	ldr	r2, [r3, #4]
 8001628:	4b26      	ldr	r3, [pc, #152]	; (80016c4 <vPortFree+0xc0>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4013      	ands	r3, r2
 800162e:	2b00      	cmp	r3, #0
 8001630:	d10c      	bne.n	800164c <vPortFree+0x48>
        __asm volatile
 8001632:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001636:	b672      	cpsid	i
 8001638:	f383 8811 	msr	BASEPRI, r3
 800163c:	f3bf 8f6f 	isb	sy
 8001640:	f3bf 8f4f 	dsb	sy
 8001644:	b662      	cpsie	i
 8001646:	60fb      	str	r3, [r7, #12]
    }
 8001648:	bf00      	nop
 800164a:	e7fe      	b.n	800164a <vPortFree+0x46>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800164c:	693b      	ldr	r3, [r7, #16]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d00c      	beq.n	800166e <vPortFree+0x6a>
        __asm volatile
 8001654:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001658:	b672      	cpsid	i
 800165a:	f383 8811 	msr	BASEPRI, r3
 800165e:	f3bf 8f6f 	isb	sy
 8001662:	f3bf 8f4f 	dsb	sy
 8001666:	b662      	cpsie	i
 8001668:	60bb      	str	r3, [r7, #8]
    }
 800166a:	bf00      	nop
 800166c:	e7fe      	b.n	800166c <vPortFree+0x68>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800166e:	693b      	ldr	r3, [r7, #16]
 8001670:	685a      	ldr	r2, [r3, #4]
 8001672:	4b14      	ldr	r3, [pc, #80]	; (80016c4 <vPortFree+0xc0>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4013      	ands	r3, r2
 8001678:	2b00      	cmp	r3, #0
 800167a:	d01e      	beq.n	80016ba <vPortFree+0xb6>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800167c:	693b      	ldr	r3, [r7, #16]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d11a      	bne.n	80016ba <vPortFree+0xb6>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001684:	693b      	ldr	r3, [r7, #16]
 8001686:	685a      	ldr	r2, [r3, #4]
 8001688:	4b0e      	ldr	r3, [pc, #56]	; (80016c4 <vPortFree+0xc0>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	43db      	mvns	r3, r3
 800168e:	401a      	ands	r2, r3
 8001690:	693b      	ldr	r3, [r7, #16]
 8001692:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8001694:	f7ff fa2a 	bl	8000aec <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	685a      	ldr	r2, [r3, #4]
 800169c:	4b0a      	ldr	r3, [pc, #40]	; (80016c8 <vPortFree+0xc4>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4413      	add	r3, r2
 80016a2:	4a09      	ldr	r2, [pc, #36]	; (80016c8 <vPortFree+0xc4>)
 80016a4:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80016a6:	6938      	ldr	r0, [r7, #16]
 80016a8:	f000 f874 	bl	8001794 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80016ac:	4b07      	ldr	r3, [pc, #28]	; (80016cc <vPortFree+0xc8>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	3301      	adds	r3, #1
 80016b2:	4a06      	ldr	r2, [pc, #24]	; (80016cc <vPortFree+0xc8>)
 80016b4:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80016b6:	f7ff fa27 	bl	8000b08 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80016ba:	bf00      	nop
 80016bc:	3718      	adds	r7, #24
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	240051f0 	.word	0x240051f0
 80016c8:	240051e0 	.word	0x240051e0
 80016cc:	240051ec 	.word	0x240051ec

080016d0 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80016d0:	b480      	push	{r7}
 80016d2:	b085      	sub	sp, #20
 80016d4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80016d6:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 80016da:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 80016dc:	4b27      	ldr	r3, [pc, #156]	; (800177c <prvHeapInit+0xac>)
 80016de:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	f003 0307 	and.w	r3, r3, #7
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d00c      	beq.n	8001704 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	3307      	adds	r3, #7
 80016ee:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	f023 0307 	bic.w	r3, r3, #7
 80016f6:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80016f8:	68ba      	ldr	r2, [r7, #8]
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	1ad3      	subs	r3, r2, r3
 80016fe:	4a1f      	ldr	r2, [pc, #124]	; (800177c <prvHeapInit+0xac>)
 8001700:	4413      	add	r3, r2
 8001702:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001708:	4a1d      	ldr	r2, [pc, #116]	; (8001780 <prvHeapInit+0xb0>)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800170e:	4b1c      	ldr	r3, [pc, #112]	; (8001780 <prvHeapInit+0xb0>)
 8001710:	2200      	movs	r2, #0
 8001712:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	68ba      	ldr	r2, [r7, #8]
 8001718:	4413      	add	r3, r2
 800171a:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 800171c:	2208      	movs	r2, #8
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	1a9b      	subs	r3, r3, r2
 8001722:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	f023 0307 	bic.w	r3, r3, #7
 800172a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	4a15      	ldr	r2, [pc, #84]	; (8001784 <prvHeapInit+0xb4>)
 8001730:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8001732:	4b14      	ldr	r3, [pc, #80]	; (8001784 <prvHeapInit+0xb4>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	2200      	movs	r2, #0
 8001738:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800173a:	4b12      	ldr	r3, [pc, #72]	; (8001784 <prvHeapInit+0xb4>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	2200      	movs	r2, #0
 8001740:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	68fa      	ldr	r2, [r7, #12]
 800174a:	1ad2      	subs	r2, r2, r3
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001750:	4b0c      	ldr	r3, [pc, #48]	; (8001784 <prvHeapInit+0xb4>)
 8001752:	681a      	ldr	r2, [r3, #0]
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	4a0a      	ldr	r2, [pc, #40]	; (8001788 <prvHeapInit+0xb8>)
 800175e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	4a09      	ldr	r2, [pc, #36]	; (800178c <prvHeapInit+0xbc>)
 8001766:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001768:	4b09      	ldr	r3, [pc, #36]	; (8001790 <prvHeapInit+0xc0>)
 800176a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800176e:	601a      	str	r2, [r3, #0]
}
 8001770:	bf00      	nop
 8001772:	3714      	adds	r7, #20
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr
 800177c:	240001d4 	.word	0x240001d4
 8001780:	240051d4 	.word	0x240051d4
 8001784:	240051dc 	.word	0x240051dc
 8001788:	240051e4 	.word	0x240051e4
 800178c:	240051e0 	.word	0x240051e0
 8001790:	240051f0 	.word	0x240051f0

08001794 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8001794:	b480      	push	{r7}
 8001796:	b085      	sub	sp, #20
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800179c:	4b28      	ldr	r3, [pc, #160]	; (8001840 <prvInsertBlockIntoFreeList+0xac>)
 800179e:	60fb      	str	r3, [r7, #12]
 80017a0:	e002      	b.n	80017a8 <prvInsertBlockIntoFreeList+0x14>
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	60fb      	str	r3, [r7, #12]
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	687a      	ldr	r2, [r7, #4]
 80017ae:	429a      	cmp	r2, r3
 80017b0:	d8f7      	bhi.n	80017a2 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	68ba      	ldr	r2, [r7, #8]
 80017bc:	4413      	add	r3, r2
 80017be:	687a      	ldr	r2, [r7, #4]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d108      	bne.n	80017d6 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	685a      	ldr	r2, [r3, #4]
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	441a      	add	r2, r3
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	68ba      	ldr	r2, [r7, #8]
 80017e0:	441a      	add	r2, r3
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	429a      	cmp	r2, r3
 80017e8:	d118      	bne.n	800181c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	4b15      	ldr	r3, [pc, #84]	; (8001844 <prvInsertBlockIntoFreeList+0xb0>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	429a      	cmp	r2, r3
 80017f4:	d00d      	beq.n	8001812 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	685a      	ldr	r2, [r3, #4]
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	441a      	add	r2, r3
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	681a      	ldr	r2, [r3, #0]
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	601a      	str	r2, [r3, #0]
 8001810:	e008      	b.n	8001824 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8001812:	4b0c      	ldr	r3, [pc, #48]	; (8001844 <prvInsertBlockIntoFreeList+0xb0>)
 8001814:	681a      	ldr	r2, [r3, #0]
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	601a      	str	r2, [r3, #0]
 800181a:	e003      	b.n	8001824 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8001824:	68fa      	ldr	r2, [r7, #12]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	429a      	cmp	r2, r3
 800182a:	d002      	beq.n	8001832 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	687a      	ldr	r2, [r7, #4]
 8001830:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001832:	bf00      	nop
 8001834:	3714      	adds	r7, #20
 8001836:	46bd      	mov	sp, r7
 8001838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183c:	4770      	bx	lr
 800183e:	bf00      	nop
 8001840:	240051d4 	.word	0x240051d4
 8001844:	240051dc 	.word	0x240051dc

08001848 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 800184c:	4803      	ldr	r0, [pc, #12]	; (800185c <_cbSendSystemDesc+0x14>)
 800184e:	f001 fa21 	bl	8002c94 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8001852:	4803      	ldr	r0, [pc, #12]	; (8001860 <_cbSendSystemDesc+0x18>)
 8001854:	f001 fa1e 	bl	8002c94 <SEGGER_SYSVIEW_SendSysDesc>
}
 8001858:	bf00      	nop
 800185a:	bd80      	pop	{r7, pc}
 800185c:	08008a50 	.word	0x08008a50
 8001860:	08008a84 	.word	0x08008a84

08001864 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8001868:	4b06      	ldr	r3, [pc, #24]	; (8001884 <SEGGER_SYSVIEW_Conf+0x20>)
 800186a:	6818      	ldr	r0, [r3, #0]
 800186c:	4b05      	ldr	r3, [pc, #20]	; (8001884 <SEGGER_SYSVIEW_Conf+0x20>)
 800186e:	6819      	ldr	r1, [r3, #0]
 8001870:	4b05      	ldr	r3, [pc, #20]	; (8001888 <SEGGER_SYSVIEW_Conf+0x24>)
 8001872:	4a06      	ldr	r2, [pc, #24]	; (800188c <SEGGER_SYSVIEW_Conf+0x28>)
 8001874:	f000 fe92 	bl	800259c <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8001878:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800187c:	f000 fed2 	bl	8002624 <SEGGER_SYSVIEW_SetRAMBase>
}
 8001880:	bf00      	nop
 8001882:	bd80      	pop	{r7, pc}
 8001884:	2400000c 	.word	0x2400000c
 8001888:	08001849 	.word	0x08001849
 800188c:	08008b70 	.word	0x08008b70

08001890 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8001890:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001892:	b085      	sub	sp, #20
 8001894:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8001896:	2300      	movs	r3, #0
 8001898:	607b      	str	r3, [r7, #4]
 800189a:	e033      	b.n	8001904 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 800189c:	491e      	ldr	r1, [pc, #120]	; (8001918 <_cbSendTaskList+0x88>)
 800189e:	687a      	ldr	r2, [r7, #4]
 80018a0:	4613      	mov	r3, r2
 80018a2:	009b      	lsls	r3, r3, #2
 80018a4:	4413      	add	r3, r2
 80018a6:	009b      	lsls	r3, r3, #2
 80018a8:	440b      	add	r3, r1
 80018aa:	6818      	ldr	r0, [r3, #0]
 80018ac:	491a      	ldr	r1, [pc, #104]	; (8001918 <_cbSendTaskList+0x88>)
 80018ae:	687a      	ldr	r2, [r7, #4]
 80018b0:	4613      	mov	r3, r2
 80018b2:	009b      	lsls	r3, r3, #2
 80018b4:	4413      	add	r3, r2
 80018b6:	009b      	lsls	r3, r3, #2
 80018b8:	440b      	add	r3, r1
 80018ba:	3304      	adds	r3, #4
 80018bc:	6819      	ldr	r1, [r3, #0]
 80018be:	4c16      	ldr	r4, [pc, #88]	; (8001918 <_cbSendTaskList+0x88>)
 80018c0:	687a      	ldr	r2, [r7, #4]
 80018c2:	4613      	mov	r3, r2
 80018c4:	009b      	lsls	r3, r3, #2
 80018c6:	4413      	add	r3, r2
 80018c8:	009b      	lsls	r3, r3, #2
 80018ca:	4423      	add	r3, r4
 80018cc:	3308      	adds	r3, #8
 80018ce:	681c      	ldr	r4, [r3, #0]
 80018d0:	4d11      	ldr	r5, [pc, #68]	; (8001918 <_cbSendTaskList+0x88>)
 80018d2:	687a      	ldr	r2, [r7, #4]
 80018d4:	4613      	mov	r3, r2
 80018d6:	009b      	lsls	r3, r3, #2
 80018d8:	4413      	add	r3, r2
 80018da:	009b      	lsls	r3, r3, #2
 80018dc:	442b      	add	r3, r5
 80018de:	330c      	adds	r3, #12
 80018e0:	681d      	ldr	r5, [r3, #0]
 80018e2:	4e0d      	ldr	r6, [pc, #52]	; (8001918 <_cbSendTaskList+0x88>)
 80018e4:	687a      	ldr	r2, [r7, #4]
 80018e6:	4613      	mov	r3, r2
 80018e8:	009b      	lsls	r3, r3, #2
 80018ea:	4413      	add	r3, r2
 80018ec:	009b      	lsls	r3, r3, #2
 80018ee:	4433      	add	r3, r6
 80018f0:	3310      	adds	r3, #16
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	9300      	str	r3, [sp, #0]
 80018f6:	462b      	mov	r3, r5
 80018f8:	4622      	mov	r2, r4
 80018fa:	f000 f8bd 	bl	8001a78 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	3301      	adds	r3, #1
 8001902:	607b      	str	r3, [r7, #4]
 8001904:	4b05      	ldr	r3, [pc, #20]	; (800191c <_cbSendTaskList+0x8c>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	687a      	ldr	r2, [r7, #4]
 800190a:	429a      	cmp	r2, r3
 800190c:	d3c6      	bcc.n	800189c <_cbSendTaskList+0xc>
  }
}
 800190e:	bf00      	nop
 8001910:	bf00      	nop
 8001912:	370c      	adds	r7, #12
 8001914:	46bd      	mov	sp, r7
 8001916:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001918:	240051f4 	.word	0x240051f4
 800191c:	24005294 	.word	0x24005294

08001920 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8001920:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001924:	b082      	sub	sp, #8
 8001926:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8001928:	f7ff f982 	bl	8000c30 <xTaskGetTickCountFromISR>
 800192c:	4603      	mov	r3, r0
 800192e:	2200      	movs	r2, #0
 8001930:	469a      	mov	sl, r3
 8001932:	4693      	mov	fp, r2
 8001934:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8001938:	e9d7 0100 	ldrd	r0, r1, [r7]
 800193c:	4602      	mov	r2, r0
 800193e:	460b      	mov	r3, r1
 8001940:	f04f 0a00 	mov.w	sl, #0
 8001944:	f04f 0b00 	mov.w	fp, #0
 8001948:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 800194c:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8001950:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8001954:	4652      	mov	r2, sl
 8001956:	465b      	mov	r3, fp
 8001958:	1a14      	subs	r4, r2, r0
 800195a:	eb63 0501 	sbc.w	r5, r3, r1
 800195e:	f04f 0200 	mov.w	r2, #0
 8001962:	f04f 0300 	mov.w	r3, #0
 8001966:	00ab      	lsls	r3, r5, #2
 8001968:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800196c:	00a2      	lsls	r2, r4, #2
 800196e:	4614      	mov	r4, r2
 8001970:	461d      	mov	r5, r3
 8001972:	eb14 0800 	adds.w	r8, r4, r0
 8001976:	eb45 0901 	adc.w	r9, r5, r1
 800197a:	f04f 0200 	mov.w	r2, #0
 800197e:	f04f 0300 	mov.w	r3, #0
 8001982:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001986:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800198a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800198e:	4690      	mov	r8, r2
 8001990:	4699      	mov	r9, r3
 8001992:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8001996:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800199a:	4610      	mov	r0, r2
 800199c:	4619      	mov	r1, r3
 800199e:	3708      	adds	r7, #8
 80019a0:	46bd      	mov	sp, r7
 80019a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

080019a8 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b086      	sub	sp, #24
 80019ac:	af02      	add	r7, sp, #8
 80019ae:	60f8      	str	r0, [r7, #12]
 80019b0:	60b9      	str	r1, [r7, #8]
 80019b2:	607a      	str	r2, [r7, #4]
 80019b4:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 80019b6:	2205      	movs	r2, #5
 80019b8:	492b      	ldr	r1, [pc, #172]	; (8001a68 <SYSVIEW_AddTask+0xc0>)
 80019ba:	68b8      	ldr	r0, [r7, #8]
 80019bc:	f006 f9e6 	bl	8007d8c <memcmp>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d04b      	beq.n	8001a5e <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 80019c6:	4b29      	ldr	r3, [pc, #164]	; (8001a6c <SYSVIEW_AddTask+0xc4>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	2b07      	cmp	r3, #7
 80019cc:	d903      	bls.n	80019d6 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 80019ce:	4828      	ldr	r0, [pc, #160]	; (8001a70 <SYSVIEW_AddTask+0xc8>)
 80019d0:	f001 fb74 	bl	80030bc <SEGGER_SYSVIEW_Warn>
    return;
 80019d4:	e044      	b.n	8001a60 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 80019d6:	4b25      	ldr	r3, [pc, #148]	; (8001a6c <SYSVIEW_AddTask+0xc4>)
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	4926      	ldr	r1, [pc, #152]	; (8001a74 <SYSVIEW_AddTask+0xcc>)
 80019dc:	4613      	mov	r3, r2
 80019de:	009b      	lsls	r3, r3, #2
 80019e0:	4413      	add	r3, r2
 80019e2:	009b      	lsls	r3, r3, #2
 80019e4:	440b      	add	r3, r1
 80019e6:	68fa      	ldr	r2, [r7, #12]
 80019e8:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 80019ea:	4b20      	ldr	r3, [pc, #128]	; (8001a6c <SYSVIEW_AddTask+0xc4>)
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	4921      	ldr	r1, [pc, #132]	; (8001a74 <SYSVIEW_AddTask+0xcc>)
 80019f0:	4613      	mov	r3, r2
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	4413      	add	r3, r2
 80019f6:	009b      	lsls	r3, r3, #2
 80019f8:	440b      	add	r3, r1
 80019fa:	3304      	adds	r3, #4
 80019fc:	68ba      	ldr	r2, [r7, #8]
 80019fe:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8001a00:	4b1a      	ldr	r3, [pc, #104]	; (8001a6c <SYSVIEW_AddTask+0xc4>)
 8001a02:	681a      	ldr	r2, [r3, #0]
 8001a04:	491b      	ldr	r1, [pc, #108]	; (8001a74 <SYSVIEW_AddTask+0xcc>)
 8001a06:	4613      	mov	r3, r2
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	4413      	add	r3, r2
 8001a0c:	009b      	lsls	r3, r3, #2
 8001a0e:	440b      	add	r3, r1
 8001a10:	3308      	adds	r3, #8
 8001a12:	687a      	ldr	r2, [r7, #4]
 8001a14:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8001a16:	4b15      	ldr	r3, [pc, #84]	; (8001a6c <SYSVIEW_AddTask+0xc4>)
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	4916      	ldr	r1, [pc, #88]	; (8001a74 <SYSVIEW_AddTask+0xcc>)
 8001a1c:	4613      	mov	r3, r2
 8001a1e:	009b      	lsls	r3, r3, #2
 8001a20:	4413      	add	r3, r2
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	440b      	add	r3, r1
 8001a26:	330c      	adds	r3, #12
 8001a28:	683a      	ldr	r2, [r7, #0]
 8001a2a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8001a2c:	4b0f      	ldr	r3, [pc, #60]	; (8001a6c <SYSVIEW_AddTask+0xc4>)
 8001a2e:	681a      	ldr	r2, [r3, #0]
 8001a30:	4910      	ldr	r1, [pc, #64]	; (8001a74 <SYSVIEW_AddTask+0xcc>)
 8001a32:	4613      	mov	r3, r2
 8001a34:	009b      	lsls	r3, r3, #2
 8001a36:	4413      	add	r3, r2
 8001a38:	009b      	lsls	r3, r3, #2
 8001a3a:	440b      	add	r3, r1
 8001a3c:	3310      	adds	r3, #16
 8001a3e:	69ba      	ldr	r2, [r7, #24]
 8001a40:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8001a42:	4b0a      	ldr	r3, [pc, #40]	; (8001a6c <SYSVIEW_AddTask+0xc4>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	3301      	adds	r3, #1
 8001a48:	4a08      	ldr	r2, [pc, #32]	; (8001a6c <SYSVIEW_AddTask+0xc4>)
 8001a4a:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8001a4c:	69bb      	ldr	r3, [r7, #24]
 8001a4e:	9300      	str	r3, [sp, #0]
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	687a      	ldr	r2, [r7, #4]
 8001a54:	68b9      	ldr	r1, [r7, #8]
 8001a56:	68f8      	ldr	r0, [r7, #12]
 8001a58:	f000 f80e 	bl	8001a78 <SYSVIEW_SendTaskInfo>
 8001a5c:	e000      	b.n	8001a60 <SYSVIEW_AddTask+0xb8>
    return;
 8001a5e:	bf00      	nop

}
 8001a60:	3710      	adds	r7, #16
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	08008a94 	.word	0x08008a94
 8001a6c:	24005294 	.word	0x24005294
 8001a70:	08008a9c 	.word	0x08008a9c
 8001a74:	240051f4 	.word	0x240051f4

08001a78 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b08a      	sub	sp, #40	; 0x28
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	60f8      	str	r0, [r7, #12]
 8001a80:	60b9      	str	r1, [r7, #8]
 8001a82:	607a      	str	r2, [r7, #4]
 8001a84:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8001a86:	f107 0314 	add.w	r3, r7, #20
 8001a8a:	2214      	movs	r2, #20
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f006 f99a 	bl	8007dc8 <memset>
  TaskInfo.TaskID     = TaskID;
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8001aa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001aa6:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8001aa8:	f107 0314 	add.w	r3, r7, #20
 8001aac:	4618      	mov	r0, r3
 8001aae:	f000 fff9 	bl	8002aa4 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8001ab2:	bf00      	nop
 8001ab4:	3728      	adds	r7, #40	; 0x28
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
	...

08001abc <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b084      	sub	sp, #16
 8001ac0:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 8001ac2:	4b1e      	ldr	r3, [pc, #120]	; (8001b3c <USART2_IRQHandler+0x80>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	f003 0320 	and.w	r3, r3, #32
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d011      	beq.n	8001af6 <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 8001ad2:	4b1b      	ldr	r3, [pc, #108]	; (8001b40 <USART2_IRQHandler+0x84>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	f003 030b 	and.w	r3, r3, #11
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d108      	bne.n	8001af6 <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 8001ae4:	4b17      	ldr	r3, [pc, #92]	; (8001b44 <USART2_IRQHandler+0x88>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d004      	beq.n	8001af6 <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 8001aec:	4b15      	ldr	r3, [pc, #84]	; (8001b44 <USART2_IRQHandler+0x88>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	79fa      	ldrb	r2, [r7, #7]
 8001af2:	4610      	mov	r0, r2
 8001af4:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d01a      	beq.n	8001b36 <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 8001b00:	4b11      	ldr	r3, [pc, #68]	; (8001b48 <USART2_IRQHandler+0x8c>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d015      	beq.n	8001b34 <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 8001b08:	4b0f      	ldr	r3, [pc, #60]	; (8001b48 <USART2_IRQHandler+0x8c>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	1dfa      	adds	r2, r7, #7
 8001b0e:	4610      	mov	r0, r2
 8001b10:	4798      	blx	r3
 8001b12:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 8001b14:	68bb      	ldr	r3, [r7, #8]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d106      	bne.n	8001b28 <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 8001b1a:	4b0c      	ldr	r3, [pc, #48]	; (8001b4c <USART2_IRQHandler+0x90>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4a0b      	ldr	r2, [pc, #44]	; (8001b4c <USART2_IRQHandler+0x90>)
 8001b20:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001b24:	6013      	str	r3, [r2, #0]
 8001b26:	e006      	b.n	8001b36 <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 8001b28:	4b04      	ldr	r3, [pc, #16]	; (8001b3c <USART2_IRQHandler+0x80>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 8001b2c:	79fa      	ldrb	r2, [r7, #7]
 8001b2e:	4b04      	ldr	r3, [pc, #16]	; (8001b40 <USART2_IRQHandler+0x84>)
 8001b30:	601a      	str	r2, [r3, #0]
 8001b32:	e000      	b.n	8001b36 <USART2_IRQHandler+0x7a>
      return;
 8001b34:	bf00      	nop
    }
  }
}
 8001b36:	3710      	adds	r7, #16
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	40004400 	.word	0x40004400
 8001b40:	40004404 	.word	0x40004404
 8001b44:	24005298 	.word	0x24005298
 8001b48:	2400529c 	.word	0x2400529c
 8001b4c:	4000440c 	.word	0x4000440c

08001b50 <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 8001b54:	4b05      	ldr	r3, [pc, #20]	; (8001b6c <HIF_UART_EnableTXEInterrupt+0x1c>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a04      	ldr	r2, [pc, #16]	; (8001b6c <HIF_UART_EnableTXEInterrupt+0x1c>)
 8001b5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b5e:	6013      	str	r3, [r2, #0]
}
 8001b60:	bf00      	nop
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop
 8001b6c:	4000440c 	.word	0x4000440c

08001b70 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8001b76:	4b24      	ldr	r3, [pc, #144]	; (8001c08 <_DoInit+0x98>)
 8001b78:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2203      	movs	r2, #3
 8001b7e:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2203      	movs	r2, #3
 8001b84:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4a20      	ldr	r2, [pc, #128]	; (8001c0c <_DoInit+0x9c>)
 8001b8a:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	4a20      	ldr	r2, [pc, #128]	; (8001c10 <_DoInit+0xa0>)
 8001b90:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b98:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2200      	movs	r2, #0
 8001baa:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	4a17      	ldr	r2, [pc, #92]	; (8001c0c <_DoInit+0x9c>)
 8001bb0:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	4a17      	ldr	r2, [pc, #92]	; (8001c14 <_DoInit+0xa4>)
 8001bb6:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2210      	movs	r2, #16
 8001bbc:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2200      	movs	r2, #0
 8001bce:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	3307      	adds	r3, #7
 8001bd4:	4a10      	ldr	r2, [pc, #64]	; (8001c18 <_DoInit+0xa8>)
 8001bd6:	6810      	ldr	r0, [r2, #0]
 8001bd8:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8001bda:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	4a0e      	ldr	r2, [pc, #56]	; (8001c1c <_DoInit+0xac>)
 8001be2:	6810      	ldr	r0, [r2, #0]
 8001be4:	6018      	str	r0, [r3, #0]
 8001be6:	8891      	ldrh	r1, [r2, #4]
 8001be8:	7992      	ldrb	r2, [r2, #6]
 8001bea:	8099      	strh	r1, [r3, #4]
 8001bec:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8001bee:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2220      	movs	r2, #32
 8001bf6:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8001bf8:	f3bf 8f5f 	dmb	sy
}
 8001bfc:	bf00      	nop
 8001bfe:	370c      	adds	r7, #12
 8001c00:	46bd      	mov	sp, r7
 8001c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c06:	4770      	bx	lr
 8001c08:	240052a0 	.word	0x240052a0
 8001c0c:	08008aec 	.word	0x08008aec
 8001c10:	24005348 	.word	0x24005348
 8001c14:	24005748 	.word	0x24005748
 8001c18:	08008af8 	.word	0x08008af8
 8001c1c:	08008afc 	.word	0x08008afc

08001c20 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b08a      	sub	sp, #40	; 0x28
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	60f8      	str	r0, [r7, #12]
 8001c28:	60b9      	str	r1, [r7, #8]
 8001c2a:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	68db      	ldr	r3, [r3, #12]
 8001c34:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	691b      	ldr	r3, [r3, #16]
 8001c3a:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8001c3c:	69ba      	ldr	r2, [r7, #24]
 8001c3e:	69fb      	ldr	r3, [r7, #28]
 8001c40:	429a      	cmp	r2, r3
 8001c42:	d905      	bls.n	8001c50 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8001c44:	69ba      	ldr	r2, [r7, #24]
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	3b01      	subs	r3, #1
 8001c4c:	627b      	str	r3, [r7, #36]	; 0x24
 8001c4e:	e007      	b.n	8001c60 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	689a      	ldr	r2, [r3, #8]
 8001c54:	69b9      	ldr	r1, [r7, #24]
 8001c56:	69fb      	ldr	r3, [r7, #28]
 8001c58:	1acb      	subs	r3, r1, r3
 8001c5a:	4413      	add	r3, r2
 8001c5c:	3b01      	subs	r3, #1
 8001c5e:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	689a      	ldr	r2, [r3, #8]
 8001c64:	69fb      	ldr	r3, [r7, #28]
 8001c66:	1ad3      	subs	r3, r2, r3
 8001c68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	bf28      	it	cs
 8001c6e:	4613      	movcs	r3, r2
 8001c70:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8001c72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	4293      	cmp	r3, r2
 8001c78:	bf28      	it	cs
 8001c7a:	4613      	movcs	r3, r2
 8001c7c:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	685a      	ldr	r2, [r3, #4]
 8001c82:	69fb      	ldr	r3, [r7, #28]
 8001c84:	4413      	add	r3, r2
 8001c86:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8001c88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c8a:	68b9      	ldr	r1, [r7, #8]
 8001c8c:	6978      	ldr	r0, [r7, #20]
 8001c8e:	f006 f88d 	bl	8007dac <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8001c92:	6a3a      	ldr	r2, [r7, #32]
 8001c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c96:	4413      	add	r3, r2
 8001c98:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8001c9a:	68ba      	ldr	r2, [r7, #8]
 8001c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c9e:	4413      	add	r3, r2
 8001ca0:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8001ca2:	687a      	ldr	r2, [r7, #4]
 8001ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca6:	1ad3      	subs	r3, r2, r3
 8001ca8:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8001caa:	69fa      	ldr	r2, [r7, #28]
 8001cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cae:	4413      	add	r3, r2
 8001cb0:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	689b      	ldr	r3, [r3, #8]
 8001cb6:	69fa      	ldr	r2, [r7, #28]
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d101      	bne.n	8001cc0 <_WriteBlocking+0xa0>
      WrOff = 0u;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8001cc0:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	69fa      	ldr	r2, [r7, #28]
 8001cc8:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d1b2      	bne.n	8001c36 <_WriteBlocking+0x16>
  return NumBytesWritten;
 8001cd0:	6a3b      	ldr	r3, [r7, #32]
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	3728      	adds	r7, #40	; 0x28
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}

08001cda <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8001cda:	b580      	push	{r7, lr}
 8001cdc:	b088      	sub	sp, #32
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	60f8      	str	r0, [r7, #12]
 8001ce2:	60b9      	str	r1, [r7, #8]
 8001ce4:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	68db      	ldr	r3, [r3, #12]
 8001cea:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	689a      	ldr	r2, [r3, #8]
 8001cf0:	69fb      	ldr	r3, [r7, #28]
 8001cf2:	1ad3      	subs	r3, r2, r3
 8001cf4:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8001cf6:	69ba      	ldr	r2, [r7, #24]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	d911      	bls.n	8001d22 <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	685a      	ldr	r2, [r3, #4]
 8001d02:	69fb      	ldr	r3, [r7, #28]
 8001d04:	4413      	add	r3, r2
 8001d06:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8001d08:	687a      	ldr	r2, [r7, #4]
 8001d0a:	68b9      	ldr	r1, [r7, #8]
 8001d0c:	6938      	ldr	r0, [r7, #16]
 8001d0e:	f006 f84d 	bl	8007dac <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8001d12:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8001d16:	69fa      	ldr	r2, [r7, #28]
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	441a      	add	r2, r3
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8001d20:	e01f      	b.n	8001d62 <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 8001d22:	69bb      	ldr	r3, [r7, #24]
 8001d24:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	685a      	ldr	r2, [r3, #4]
 8001d2a:	69fb      	ldr	r3, [r7, #28]
 8001d2c:	4413      	add	r3, r2
 8001d2e:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8001d30:	697a      	ldr	r2, [r7, #20]
 8001d32:	68b9      	ldr	r1, [r7, #8]
 8001d34:	6938      	ldr	r0, [r7, #16]
 8001d36:	f006 f839 	bl	8007dac <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8001d3a:	687a      	ldr	r2, [r7, #4]
 8001d3c:	69bb      	ldr	r3, [r7, #24]
 8001d3e:	1ad3      	subs	r3, r2, r3
 8001d40:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8001d48:	68ba      	ldr	r2, [r7, #8]
 8001d4a:	69bb      	ldr	r3, [r7, #24]
 8001d4c:	4413      	add	r3, r2
 8001d4e:	697a      	ldr	r2, [r7, #20]
 8001d50:	4619      	mov	r1, r3
 8001d52:	6938      	ldr	r0, [r7, #16]
 8001d54:	f006 f82a 	bl	8007dac <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8001d58:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	697a      	ldr	r2, [r7, #20]
 8001d60:	60da      	str	r2, [r3, #12]
}
 8001d62:	bf00      	nop
 8001d64:	3720      	adds	r7, #32
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}

08001d6a <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8001d6a:	b480      	push	{r7}
 8001d6c:	b087      	sub	sp, #28
 8001d6e:	af00      	add	r7, sp, #0
 8001d70:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	691b      	ldr	r3, [r3, #16]
 8001d76:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8001d7e:	693a      	ldr	r2, [r7, #16]
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	429a      	cmp	r2, r3
 8001d84:	d808      	bhi.n	8001d98 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	689a      	ldr	r2, [r3, #8]
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	1ad2      	subs	r2, r2, r3
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	4413      	add	r3, r2
 8001d92:	3b01      	subs	r3, #1
 8001d94:	617b      	str	r3, [r7, #20]
 8001d96:	e004      	b.n	8001da2 <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8001d98:	693a      	ldr	r2, [r7, #16]
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	3b01      	subs	r3, #1
 8001da0:	617b      	str	r3, [r7, #20]
  }
  return r;
 8001da2:	697b      	ldr	r3, [r7, #20]
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	371c      	adds	r7, #28
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr

08001db0 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b08c      	sub	sp, #48	; 0x30
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	60f8      	str	r0, [r7, #12]
 8001db8:	60b9      	str	r1, [r7, #8]
 8001dba:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8001dbc:	4b3e      	ldr	r3, [pc, #248]	; (8001eb8 <SEGGER_RTT_ReadNoLock+0x108>)
 8001dbe:	623b      	str	r3, [r7, #32]
 8001dc0:	6a3b      	ldr	r3, [r7, #32]
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	b2db      	uxtb	r3, r3
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d101      	bne.n	8001dce <SEGGER_RTT_ReadNoLock+0x1e>
 8001dca:	f7ff fed1 	bl	8001b70 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8001dce:	68fa      	ldr	r2, [r7, #12]
 8001dd0:	4613      	mov	r3, r2
 8001dd2:	005b      	lsls	r3, r3, #1
 8001dd4:	4413      	add	r3, r2
 8001dd6:	00db      	lsls	r3, r3, #3
 8001dd8:	3360      	adds	r3, #96	; 0x60
 8001dda:	4a37      	ldr	r2, [pc, #220]	; (8001eb8 <SEGGER_RTT_ReadNoLock+0x108>)
 8001ddc:	4413      	add	r3, r2
 8001dde:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8001de4:	69fb      	ldr	r3, [r7, #28]
 8001de6:	691b      	ldr	r3, [r3, #16]
 8001de8:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8001dea:	69fb      	ldr	r3, [r7, #28]
 8001dec:	68db      	ldr	r3, [r3, #12]
 8001dee:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8001df0:	2300      	movs	r3, #0
 8001df2:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8001df4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001df6:	69bb      	ldr	r3, [r7, #24]
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d92b      	bls.n	8001e54 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8001dfc:	69fb      	ldr	r3, [r7, #28]
 8001dfe:	689a      	ldr	r2, [r3, #8]
 8001e00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e02:	1ad3      	subs	r3, r2, r3
 8001e04:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8001e06:	697a      	ldr	r2, [r7, #20]
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	bf28      	it	cs
 8001e0e:	4613      	movcs	r3, r2
 8001e10:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	685a      	ldr	r2, [r3, #4]
 8001e16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e18:	4413      	add	r3, r2
 8001e1a:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8001e1c:	697a      	ldr	r2, [r7, #20]
 8001e1e:	6939      	ldr	r1, [r7, #16]
 8001e20:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001e22:	f005 ffc3 	bl	8007dac <memcpy>
    NumBytesRead += NumBytesRem;
 8001e26:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	4413      	add	r3, r2
 8001e2c:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8001e2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	4413      	add	r3, r2
 8001e34:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8001e36:	687a      	ldr	r2, [r7, #4]
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	1ad3      	subs	r3, r2, r3
 8001e3c:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8001e3e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	4413      	add	r3, r2
 8001e44:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8001e46:	69fb      	ldr	r3, [r7, #28]
 8001e48:	689b      	ldr	r3, [r3, #8]
 8001e4a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d101      	bne.n	8001e54 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8001e50:	2300      	movs	r3, #0
 8001e52:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8001e54:	69ba      	ldr	r2, [r7, #24]
 8001e56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8001e5c:	697a      	ldr	r2, [r7, #20]
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	4293      	cmp	r3, r2
 8001e62:	bf28      	it	cs
 8001e64:	4613      	movcs	r3, r2
 8001e66:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d019      	beq.n	8001ea2 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	685a      	ldr	r2, [r3, #4]
 8001e72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e74:	4413      	add	r3, r2
 8001e76:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8001e78:	697a      	ldr	r2, [r7, #20]
 8001e7a:	6939      	ldr	r1, [r7, #16]
 8001e7c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001e7e:	f005 ff95 	bl	8007dac <memcpy>
    NumBytesRead += NumBytesRem;
 8001e82:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	4413      	add	r3, r2
 8001e88:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8001e8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	4413      	add	r3, r2
 8001e90:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8001e92:	687a      	ldr	r2, [r7, #4]
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	1ad3      	subs	r3, r2, r3
 8001e98:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8001e9a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	4413      	add	r3, r2
 8001ea0:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 8001ea2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d002      	beq.n	8001eae <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8001ea8:	69fb      	ldr	r3, [r7, #28]
 8001eaa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001eac:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8001eae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	3730      	adds	r7, #48	; 0x30
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	240052a0 	.word	0x240052a0

08001ebc <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b088      	sub	sp, #32
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	60f8      	str	r0, [r7, #12]
 8001ec4:	60b9      	str	r1, [r7, #8]
 8001ec6:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	1c5a      	adds	r2, r3, #1
 8001ed0:	4613      	mov	r3, r2
 8001ed2:	005b      	lsls	r3, r3, #1
 8001ed4:	4413      	add	r3, r2
 8001ed6:	00db      	lsls	r3, r3, #3
 8001ed8:	4a1f      	ldr	r2, [pc, #124]	; (8001f58 <SEGGER_RTT_WriteNoLock+0x9c>)
 8001eda:	4413      	add	r3, r2
 8001edc:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8001ede:	697b      	ldr	r3, [r7, #20]
 8001ee0:	695b      	ldr	r3, [r3, #20]
 8001ee2:	2b02      	cmp	r3, #2
 8001ee4:	d029      	beq.n	8001f3a <SEGGER_RTT_WriteNoLock+0x7e>
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d82e      	bhi.n	8001f48 <SEGGER_RTT_WriteNoLock+0x8c>
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d002      	beq.n	8001ef4 <SEGGER_RTT_WriteNoLock+0x38>
 8001eee:	2b01      	cmp	r3, #1
 8001ef0:	d013      	beq.n	8001f1a <SEGGER_RTT_WriteNoLock+0x5e>
 8001ef2:	e029      	b.n	8001f48 <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8001ef4:	6978      	ldr	r0, [r7, #20]
 8001ef6:	f7ff ff38 	bl	8001d6a <_GetAvailWriteSpace>
 8001efa:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8001efc:	693a      	ldr	r2, [r7, #16]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	429a      	cmp	r2, r3
 8001f02:	d202      	bcs.n	8001f0a <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 8001f04:	2300      	movs	r3, #0
 8001f06:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8001f08:	e021      	b.n	8001f4e <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8001f0e:	687a      	ldr	r2, [r7, #4]
 8001f10:	69b9      	ldr	r1, [r7, #24]
 8001f12:	6978      	ldr	r0, [r7, #20]
 8001f14:	f7ff fee1 	bl	8001cda <_WriteNoCheck>
    break;
 8001f18:	e019      	b.n	8001f4e <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8001f1a:	6978      	ldr	r0, [r7, #20]
 8001f1c:	f7ff ff25 	bl	8001d6a <_GetAvailWriteSpace>
 8001f20:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8001f22:	687a      	ldr	r2, [r7, #4]
 8001f24:	693b      	ldr	r3, [r7, #16]
 8001f26:	4293      	cmp	r3, r2
 8001f28:	bf28      	it	cs
 8001f2a:	4613      	movcs	r3, r2
 8001f2c:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8001f2e:	69fa      	ldr	r2, [r7, #28]
 8001f30:	69b9      	ldr	r1, [r7, #24]
 8001f32:	6978      	ldr	r0, [r7, #20]
 8001f34:	f7ff fed1 	bl	8001cda <_WriteNoCheck>
    break;
 8001f38:	e009      	b.n	8001f4e <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8001f3a:	687a      	ldr	r2, [r7, #4]
 8001f3c:	69b9      	ldr	r1, [r7, #24]
 8001f3e:	6978      	ldr	r0, [r7, #20]
 8001f40:	f7ff fe6e 	bl	8001c20 <_WriteBlocking>
 8001f44:	61f8      	str	r0, [r7, #28]
    break;
 8001f46:	e002      	b.n	8001f4e <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	61fb      	str	r3, [r7, #28]
    break;
 8001f4c:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8001f4e:	69fb      	ldr	r3, [r7, #28]
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	3720      	adds	r7, #32
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	240052a0 	.word	0x240052a0

08001f5c <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b088      	sub	sp, #32
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	60f8      	str	r0, [r7, #12]
 8001f64:	60b9      	str	r1, [r7, #8]
 8001f66:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8001f68:	4b0e      	ldr	r3, [pc, #56]	; (8001fa4 <SEGGER_RTT_Write+0x48>)
 8001f6a:	61fb      	str	r3, [r7, #28]
 8001f6c:	69fb      	ldr	r3, [r7, #28]
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	b2db      	uxtb	r3, r3
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d101      	bne.n	8001f7a <SEGGER_RTT_Write+0x1e>
 8001f76:	f7ff fdfb 	bl	8001b70 <_DoInit>
  SEGGER_RTT_LOCK();
 8001f7a:	f3ef 8311 	mrs	r3, BASEPRI
 8001f7e:	f04f 0120 	mov.w	r1, #32
 8001f82:	f381 8811 	msr	BASEPRI, r1
 8001f86:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8001f88:	687a      	ldr	r2, [r7, #4]
 8001f8a:	68b9      	ldr	r1, [r7, #8]
 8001f8c:	68f8      	ldr	r0, [r7, #12]
 8001f8e:	f7ff ff95 	bl	8001ebc <SEGGER_RTT_WriteNoLock>
 8001f92:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8001f94:	69bb      	ldr	r3, [r7, #24]
 8001f96:	f383 8811 	msr	BASEPRI, r3
  return Status;
 8001f9a:	697b      	ldr	r3, [r7, #20]
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	3720      	adds	r7, #32
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	240052a0 	.word	0x240052a0

08001fa8 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b088      	sub	sp, #32
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	60f8      	str	r0, [r7, #12]
 8001fb0:	60b9      	str	r1, [r7, #8]
 8001fb2:	607a      	str	r2, [r7, #4]
 8001fb4:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8001fb6:	4b3d      	ldr	r3, [pc, #244]	; (80020ac <SEGGER_RTT_AllocUpBuffer+0x104>)
 8001fb8:	61bb      	str	r3, [r7, #24]
 8001fba:	69bb      	ldr	r3, [r7, #24]
 8001fbc:	781b      	ldrb	r3, [r3, #0]
 8001fbe:	b2db      	uxtb	r3, r3
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d101      	bne.n	8001fc8 <SEGGER_RTT_AllocUpBuffer+0x20>
 8001fc4:	f7ff fdd4 	bl	8001b70 <_DoInit>
  SEGGER_RTT_LOCK();
 8001fc8:	f3ef 8311 	mrs	r3, BASEPRI
 8001fcc:	f04f 0120 	mov.w	r1, #32
 8001fd0:	f381 8811 	msr	BASEPRI, r1
 8001fd4:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8001fd6:	4b35      	ldr	r3, [pc, #212]	; (80020ac <SEGGER_RTT_AllocUpBuffer+0x104>)
 8001fd8:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8001fde:	6939      	ldr	r1, [r7, #16]
 8001fe0:	69fb      	ldr	r3, [r7, #28]
 8001fe2:	1c5a      	adds	r2, r3, #1
 8001fe4:	4613      	mov	r3, r2
 8001fe6:	005b      	lsls	r3, r3, #1
 8001fe8:	4413      	add	r3, r2
 8001fea:	00db      	lsls	r3, r3, #3
 8001fec:	440b      	add	r3, r1
 8001fee:	3304      	adds	r3, #4
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d008      	beq.n	8002008 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8001ff6:	69fb      	ldr	r3, [r7, #28]
 8001ff8:	3301      	adds	r3, #1
 8001ffa:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	691b      	ldr	r3, [r3, #16]
 8002000:	69fa      	ldr	r2, [r7, #28]
 8002002:	429a      	cmp	r2, r3
 8002004:	dbeb      	blt.n	8001fde <SEGGER_RTT_AllocUpBuffer+0x36>
 8002006:	e000      	b.n	800200a <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8002008:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	691b      	ldr	r3, [r3, #16]
 800200e:	69fa      	ldr	r2, [r7, #28]
 8002010:	429a      	cmp	r2, r3
 8002012:	da3f      	bge.n	8002094 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8002014:	6939      	ldr	r1, [r7, #16]
 8002016:	69fb      	ldr	r3, [r7, #28]
 8002018:	1c5a      	adds	r2, r3, #1
 800201a:	4613      	mov	r3, r2
 800201c:	005b      	lsls	r3, r3, #1
 800201e:	4413      	add	r3, r2
 8002020:	00db      	lsls	r3, r3, #3
 8002022:	440b      	add	r3, r1
 8002024:	68fa      	ldr	r2, [r7, #12]
 8002026:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8002028:	6939      	ldr	r1, [r7, #16]
 800202a:	69fb      	ldr	r3, [r7, #28]
 800202c:	1c5a      	adds	r2, r3, #1
 800202e:	4613      	mov	r3, r2
 8002030:	005b      	lsls	r3, r3, #1
 8002032:	4413      	add	r3, r2
 8002034:	00db      	lsls	r3, r3, #3
 8002036:	440b      	add	r3, r1
 8002038:	3304      	adds	r3, #4
 800203a:	68ba      	ldr	r2, [r7, #8]
 800203c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 800203e:	6939      	ldr	r1, [r7, #16]
 8002040:	69fa      	ldr	r2, [r7, #28]
 8002042:	4613      	mov	r3, r2
 8002044:	005b      	lsls	r3, r3, #1
 8002046:	4413      	add	r3, r2
 8002048:	00db      	lsls	r3, r3, #3
 800204a:	440b      	add	r3, r1
 800204c:	3320      	adds	r3, #32
 800204e:	687a      	ldr	r2, [r7, #4]
 8002050:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8002052:	6939      	ldr	r1, [r7, #16]
 8002054:	69fa      	ldr	r2, [r7, #28]
 8002056:	4613      	mov	r3, r2
 8002058:	005b      	lsls	r3, r3, #1
 800205a:	4413      	add	r3, r2
 800205c:	00db      	lsls	r3, r3, #3
 800205e:	440b      	add	r3, r1
 8002060:	3328      	adds	r3, #40	; 0x28
 8002062:	2200      	movs	r2, #0
 8002064:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8002066:	6939      	ldr	r1, [r7, #16]
 8002068:	69fa      	ldr	r2, [r7, #28]
 800206a:	4613      	mov	r3, r2
 800206c:	005b      	lsls	r3, r3, #1
 800206e:	4413      	add	r3, r2
 8002070:	00db      	lsls	r3, r3, #3
 8002072:	440b      	add	r3, r1
 8002074:	3324      	adds	r3, #36	; 0x24
 8002076:	2200      	movs	r2, #0
 8002078:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 800207a:	6939      	ldr	r1, [r7, #16]
 800207c:	69fa      	ldr	r2, [r7, #28]
 800207e:	4613      	mov	r3, r2
 8002080:	005b      	lsls	r3, r3, #1
 8002082:	4413      	add	r3, r2
 8002084:	00db      	lsls	r3, r3, #3
 8002086:	440b      	add	r3, r1
 8002088:	332c      	adds	r3, #44	; 0x2c
 800208a:	683a      	ldr	r2, [r7, #0]
 800208c:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800208e:	f3bf 8f5f 	dmb	sy
 8002092:	e002      	b.n	800209a <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8002094:	f04f 33ff 	mov.w	r3, #4294967295
 8002098:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 800209a:	697b      	ldr	r3, [r7, #20]
 800209c:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 80020a0:	69fb      	ldr	r3, [r7, #28]
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3720      	adds	r7, #32
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	240052a0 	.word	0x240052a0

080020b0 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b08a      	sub	sp, #40	; 0x28
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	60f8      	str	r0, [r7, #12]
 80020b8:	60b9      	str	r1, [r7, #8]
 80020ba:	607a      	str	r2, [r7, #4]
 80020bc:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 80020be:	4b21      	ldr	r3, [pc, #132]	; (8002144 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 80020c0:	623b      	str	r3, [r7, #32]
 80020c2:	6a3b      	ldr	r3, [r7, #32]
 80020c4:	781b      	ldrb	r3, [r3, #0]
 80020c6:	b2db      	uxtb	r3, r3
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d101      	bne.n	80020d0 <SEGGER_RTT_ConfigDownBuffer+0x20>
 80020cc:	f7ff fd50 	bl	8001b70 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80020d0:	4b1c      	ldr	r3, [pc, #112]	; (8002144 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 80020d2:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	2b02      	cmp	r3, #2
 80020d8:	d82c      	bhi.n	8002134 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 80020da:	f3ef 8311 	mrs	r3, BASEPRI
 80020de:	f04f 0120 	mov.w	r1, #32
 80020e2:	f381 8811 	msr	BASEPRI, r1
 80020e6:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 80020e8:	68fa      	ldr	r2, [r7, #12]
 80020ea:	4613      	mov	r3, r2
 80020ec:	005b      	lsls	r3, r3, #1
 80020ee:	4413      	add	r3, r2
 80020f0:	00db      	lsls	r3, r3, #3
 80020f2:	3360      	adds	r3, #96	; 0x60
 80020f4:	69fa      	ldr	r2, [r7, #28]
 80020f6:	4413      	add	r3, r2
 80020f8:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d00e      	beq.n	800211e <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	68ba      	ldr	r2, [r7, #8]
 8002104:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 8002106:	697b      	ldr	r3, [r7, #20]
 8002108:	687a      	ldr	r2, [r7, #4]
 800210a:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	683a      	ldr	r2, [r7, #0]
 8002110:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 8002112:	697b      	ldr	r3, [r7, #20]
 8002114:	2200      	movs	r2, #0
 8002116:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	2200      	movs	r2, #0
 800211c:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002122:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8002124:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8002128:	69bb      	ldr	r3, [r7, #24]
 800212a:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800212e:	2300      	movs	r3, #0
 8002130:	627b      	str	r3, [r7, #36]	; 0x24
 8002132:	e002      	b.n	800213a <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 8002134:	f04f 33ff 	mov.w	r3, #4294967295
 8002138:	627b      	str	r3, [r7, #36]	; 0x24
  }
  return r;
 800213a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800213c:	4618      	mov	r0, r3
 800213e:	3728      	adds	r7, #40	; 0x28
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}
 8002144:	240052a0 	.word	0x240052a0

08002148 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8002148:	b480      	push	{r7}
 800214a:	b087      	sub	sp, #28
 800214c:	af00      	add	r7, sp, #0
 800214e:	60f8      	str	r0, [r7, #12]
 8002150:	60b9      	str	r1, [r7, #8]
 8002152:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8002154:	2300      	movs	r3, #0
 8002156:	613b      	str	r3, [r7, #16]
  if (pText != NULL) {
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d00f      	beq.n	800217e <_EncodeStr+0x36>
    while(*(pText + Len) != 0) {
 800215e:	e002      	b.n	8002166 <_EncodeStr+0x1e>
      Len++;
 8002160:	693b      	ldr	r3, [r7, #16]
 8002162:	3301      	adds	r3, #1
 8002164:	613b      	str	r3, [r7, #16]
    while(*(pText + Len) != 0) {
 8002166:	68ba      	ldr	r2, [r7, #8]
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	4413      	add	r3, r2
 800216c:	781b      	ldrb	r3, [r3, #0]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d1f6      	bne.n	8002160 <_EncodeStr+0x18>
    }
    if (Len > Limit) {
 8002172:	693a      	ldr	r2, [r7, #16]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	429a      	cmp	r2, r3
 8002178:	d901      	bls.n	800217e <_EncodeStr+0x36>
      Len = Limit;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	613b      	str	r3, [r7, #16]
    }
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 800217e:	693b      	ldr	r3, [r7, #16]
 8002180:	2bfe      	cmp	r3, #254	; 0xfe
 8002182:	d806      	bhi.n	8002192 <_EncodeStr+0x4a>
    *pPayload++ = Len; 
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	1c5a      	adds	r2, r3, #1
 8002188:	60fa      	str	r2, [r7, #12]
 800218a:	693a      	ldr	r2, [r7, #16]
 800218c:	b2d2      	uxtb	r2, r2
 800218e:	701a      	strb	r2, [r3, #0]
 8002190:	e011      	b.n	80021b6 <_EncodeStr+0x6e>
  } else {
    *pPayload++ = 255;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	1c5a      	adds	r2, r3, #1
 8002196:	60fa      	str	r2, [r7, #12]
 8002198:	22ff      	movs	r2, #255	; 0xff
 800219a:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	1c5a      	adds	r2, r3, #1
 80021a0:	60fa      	str	r2, [r7, #12]
 80021a2:	693a      	ldr	r2, [r7, #16]
 80021a4:	b2d2      	uxtb	r2, r2
 80021a6:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	0a19      	lsrs	r1, r3, #8
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	1c5a      	adds	r2, r3, #1
 80021b0:	60fa      	str	r2, [r7, #12]
 80021b2:	b2ca      	uxtb	r2, r1
 80021b4:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 80021b6:	2300      	movs	r3, #0
 80021b8:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80021ba:	e00a      	b.n	80021d2 <_EncodeStr+0x8a>
    *pPayload++ = *pText++;
 80021bc:	68ba      	ldr	r2, [r7, #8]
 80021be:	1c53      	adds	r3, r2, #1
 80021c0:	60bb      	str	r3, [r7, #8]
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	1c59      	adds	r1, r3, #1
 80021c6:	60f9      	str	r1, [r7, #12]
 80021c8:	7812      	ldrb	r2, [r2, #0]
 80021ca:	701a      	strb	r2, [r3, #0]
    n++;
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	3301      	adds	r3, #1
 80021d0:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80021d2:	697a      	ldr	r2, [r7, #20]
 80021d4:	693b      	ldr	r3, [r7, #16]
 80021d6:	429a      	cmp	r2, r3
 80021d8:	d3f0      	bcc.n	80021bc <_EncodeStr+0x74>
  }
  return pPayload;
 80021da:	68fb      	ldr	r3, [r7, #12]
}
 80021dc:	4618      	mov	r0, r3
 80021de:	371c      	adds	r7, #28
 80021e0:	46bd      	mov	sp, r7
 80021e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e6:	4770      	bx	lr

080021e8 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 80021e8:	b480      	push	{r7}
 80021ea:	b083      	sub	sp, #12
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	3304      	adds	r3, #4
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	370c      	adds	r7, #12
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr

08002200 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8002200:	b580      	push	{r7, lr}
 8002202:	b082      	sub	sp, #8
 8002204:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8002206:	4b36      	ldr	r3, [pc, #216]	; (80022e0 <_HandleIncomingPacket+0xe0>)
 8002208:	7e1b      	ldrb	r3, [r3, #24]
 800220a:	4618      	mov	r0, r3
 800220c:	1cfb      	adds	r3, r7, #3
 800220e:	2201      	movs	r2, #1
 8002210:	4619      	mov	r1, r3
 8002212:	f7ff fdcd 	bl	8001db0 <SEGGER_RTT_ReadNoLock>
 8002216:	4603      	mov	r3, r0
 8002218:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2b00      	cmp	r3, #0
 800221e:	dd54      	ble.n	80022ca <_HandleIncomingPacket+0xca>
    switch (Cmd) {
 8002220:	78fb      	ldrb	r3, [r7, #3]
 8002222:	2b80      	cmp	r3, #128	; 0x80
 8002224:	d032      	beq.n	800228c <_HandleIncomingPacket+0x8c>
 8002226:	2b80      	cmp	r3, #128	; 0x80
 8002228:	dc42      	bgt.n	80022b0 <_HandleIncomingPacket+0xb0>
 800222a:	2b07      	cmp	r3, #7
 800222c:	dc16      	bgt.n	800225c <_HandleIncomingPacket+0x5c>
 800222e:	2b00      	cmp	r3, #0
 8002230:	dd3e      	ble.n	80022b0 <_HandleIncomingPacket+0xb0>
 8002232:	3b01      	subs	r3, #1
 8002234:	2b06      	cmp	r3, #6
 8002236:	d83b      	bhi.n	80022b0 <_HandleIncomingPacket+0xb0>
 8002238:	a201      	add	r2, pc, #4	; (adr r2, 8002240 <_HandleIncomingPacket+0x40>)
 800223a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800223e:	bf00      	nop
 8002240:	08002263 	.word	0x08002263
 8002244:	08002269 	.word	0x08002269
 8002248:	0800226f 	.word	0x0800226f
 800224c:	08002275 	.word	0x08002275
 8002250:	0800227b 	.word	0x0800227b
 8002254:	08002281 	.word	0x08002281
 8002258:	08002287 	.word	0x08002287
 800225c:	2b7f      	cmp	r3, #127	; 0x7f
 800225e:	d036      	beq.n	80022ce <_HandleIncomingPacket+0xce>
 8002260:	e026      	b.n	80022b0 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8002262:	f000 faa3 	bl	80027ac <SEGGER_SYSVIEW_Start>
      break;
 8002266:	e037      	b.n	80022d8 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8002268:	f000 fb5c 	bl	8002924 <SEGGER_SYSVIEW_Stop>
      break;
 800226c:	e034      	b.n	80022d8 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800226e:	f000 fd35 	bl	8002cdc <SEGGER_SYSVIEW_RecordSystime>
      break;
 8002272:	e031      	b.n	80022d8 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8002274:	f000 fcfa 	bl	8002c6c <SEGGER_SYSVIEW_SendTaskList>
      break;
 8002278:	e02e      	b.n	80022d8 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 800227a:	f000 fb79 	bl	8002970 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 800227e:	e02b      	b.n	80022d8 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8002280:	f000 fede 	bl	8003040 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8002284:	e028      	b.n	80022d8 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8002286:	f000 febd 	bl	8003004 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 800228a:	e025      	b.n	80022d8 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800228c:	4b14      	ldr	r3, [pc, #80]	; (80022e0 <_HandleIncomingPacket+0xe0>)
 800228e:	7e1b      	ldrb	r3, [r3, #24]
 8002290:	4618      	mov	r0, r3
 8002292:	1cfb      	adds	r3, r7, #3
 8002294:	2201      	movs	r2, #1
 8002296:	4619      	mov	r1, r3
 8002298:	f7ff fd8a 	bl	8001db0 <SEGGER_RTT_ReadNoLock>
 800229c:	4603      	mov	r3, r0
 800229e:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	dd15      	ble.n	80022d2 <_HandleIncomingPacket+0xd2>
        SEGGER_SYSVIEW_SendModule(Cmd);
 80022a6:	78fb      	ldrb	r3, [r7, #3]
 80022a8:	4618      	mov	r0, r3
 80022aa:	f000 fe2b 	bl	8002f04 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 80022ae:	e010      	b.n	80022d2 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 80022b0:	78fb      	ldrb	r3, [r7, #3]
 80022b2:	b25b      	sxtb	r3, r3
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	da0e      	bge.n	80022d6 <_HandleIncomingPacket+0xd6>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80022b8:	4b09      	ldr	r3, [pc, #36]	; (80022e0 <_HandleIncomingPacket+0xe0>)
 80022ba:	7e1b      	ldrb	r3, [r3, #24]
 80022bc:	4618      	mov	r0, r3
 80022be:	1cfb      	adds	r3, r7, #3
 80022c0:	2201      	movs	r2, #1
 80022c2:	4619      	mov	r1, r3
 80022c4:	f7ff fd74 	bl	8001db0 <SEGGER_RTT_ReadNoLock>
      }
      break;
 80022c8:	e005      	b.n	80022d6 <_HandleIncomingPacket+0xd6>
    }
  }
 80022ca:	bf00      	nop
 80022cc:	e004      	b.n	80022d8 <_HandleIncomingPacket+0xd8>
      break;
 80022ce:	bf00      	nop
 80022d0:	e002      	b.n	80022d8 <_HandleIncomingPacket+0xd8>
      break;
 80022d2:	bf00      	nop
 80022d4:	e000      	b.n	80022d8 <_HandleIncomingPacket+0xd8>
      break;
 80022d6:	bf00      	nop
}
 80022d8:	bf00      	nop
 80022da:	3708      	adds	r7, #8
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	24005b60 	.word	0x24005b60

080022e4 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b08c      	sub	sp, #48	; 0x30
 80022e8:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 80022ea:	2301      	movs	r3, #1
 80022ec:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 80022ee:	1d3b      	adds	r3, r7, #4
 80022f0:	3301      	adds	r3, #1
 80022f2:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80022f8:	4b32      	ldr	r3, [pc, #200]	; (80023c4 <_TrySendOverflowPacket+0xe0>)
 80022fa:	695b      	ldr	r3, [r3, #20]
 80022fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80022fe:	e00b      	b.n	8002318 <_TrySendOverflowPacket+0x34>
 8002300:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002302:	b2da      	uxtb	r2, r3
 8002304:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002306:	1c59      	adds	r1, r3, #1
 8002308:	62f9      	str	r1, [r7, #44]	; 0x2c
 800230a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800230e:	b2d2      	uxtb	r2, r2
 8002310:	701a      	strb	r2, [r3, #0]
 8002312:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002314:	09db      	lsrs	r3, r3, #7
 8002316:	62bb      	str	r3, [r7, #40]	; 0x28
 8002318:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800231a:	2b7f      	cmp	r3, #127	; 0x7f
 800231c:	d8f0      	bhi.n	8002300 <_TrySendOverflowPacket+0x1c>
 800231e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002320:	1c5a      	adds	r2, r3, #1
 8002322:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002324:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002326:	b2d2      	uxtb	r2, r2
 8002328:	701a      	strb	r2, [r3, #0]
 800232a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800232c:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800232e:	4b26      	ldr	r3, [pc, #152]	; (80023c8 <_TrySendOverflowPacket+0xe4>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8002334:	4b23      	ldr	r3, [pc, #140]	; (80023c4 <_TrySendOverflowPacket+0xe0>)
 8002336:	68db      	ldr	r3, [r3, #12]
 8002338:	69ba      	ldr	r2, [r7, #24]
 800233a:	1ad3      	subs	r3, r2, r3
 800233c:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	627b      	str	r3, [r7, #36]	; 0x24
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	623b      	str	r3, [r7, #32]
 8002346:	e00b      	b.n	8002360 <_TrySendOverflowPacket+0x7c>
 8002348:	6a3b      	ldr	r3, [r7, #32]
 800234a:	b2da      	uxtb	r2, r3
 800234c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800234e:	1c59      	adds	r1, r3, #1
 8002350:	6279      	str	r1, [r7, #36]	; 0x24
 8002352:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002356:	b2d2      	uxtb	r2, r2
 8002358:	701a      	strb	r2, [r3, #0]
 800235a:	6a3b      	ldr	r3, [r7, #32]
 800235c:	09db      	lsrs	r3, r3, #7
 800235e:	623b      	str	r3, [r7, #32]
 8002360:	6a3b      	ldr	r3, [r7, #32]
 8002362:	2b7f      	cmp	r3, #127	; 0x7f
 8002364:	d8f0      	bhi.n	8002348 <_TrySendOverflowPacket+0x64>
 8002366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002368:	1c5a      	adds	r2, r3, #1
 800236a:	627a      	str	r2, [r7, #36]	; 0x24
 800236c:	6a3a      	ldr	r2, [r7, #32]
 800236e:	b2d2      	uxtb	r2, r2
 8002370:	701a      	strb	r2, [r3, #0]
 8002372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002374:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8002376:	4b13      	ldr	r3, [pc, #76]	; (80023c4 <_TrySendOverflowPacket+0xe0>)
 8002378:	785b      	ldrb	r3, [r3, #1]
 800237a:	4618      	mov	r0, r3
 800237c:	1d3b      	adds	r3, r7, #4
 800237e:	69fa      	ldr	r2, [r7, #28]
 8002380:	1ad3      	subs	r3, r2, r3
 8002382:	461a      	mov	r2, r3
 8002384:	1d3b      	adds	r3, r7, #4
 8002386:	4619      	mov	r1, r3
 8002388:	f7fd ffaa 	bl	80002e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800238c:	4603      	mov	r3, r0
 800238e:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 8002390:	f7ff fbde 	bl	8001b50 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d009      	beq.n	80023ae <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800239a:	4a0a      	ldr	r2, [pc, #40]	; (80023c4 <_TrySendOverflowPacket+0xe0>)
 800239c:	69bb      	ldr	r3, [r7, #24]
 800239e:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 80023a0:	4b08      	ldr	r3, [pc, #32]	; (80023c4 <_TrySendOverflowPacket+0xe0>)
 80023a2:	781b      	ldrb	r3, [r3, #0]
 80023a4:	3b01      	subs	r3, #1
 80023a6:	b2da      	uxtb	r2, r3
 80023a8:	4b06      	ldr	r3, [pc, #24]	; (80023c4 <_TrySendOverflowPacket+0xe0>)
 80023aa:	701a      	strb	r2, [r3, #0]
 80023ac:	e004      	b.n	80023b8 <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 80023ae:	4b05      	ldr	r3, [pc, #20]	; (80023c4 <_TrySendOverflowPacket+0xe0>)
 80023b0:	695b      	ldr	r3, [r3, #20]
 80023b2:	3301      	adds	r3, #1
 80023b4:	4a03      	ldr	r2, [pc, #12]	; (80023c4 <_TrySendOverflowPacket+0xe0>)
 80023b6:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 80023b8:	693b      	ldr	r3, [r7, #16]
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3730      	adds	r7, #48	; 0x30
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	24005b60 	.word	0x24005b60
 80023c8:	e0001004 	.word	0xe0001004

080023cc <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b08a      	sub	sp, #40	; 0x28
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	60f8      	str	r0, [r7, #12]
 80023d4:	60b9      	str	r1, [r7, #8]
 80023d6:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 80023d8:	4b6d      	ldr	r3, [pc, #436]	; (8002590 <_SendPacket+0x1c4>)
 80023da:	781b      	ldrb	r3, [r3, #0]
 80023dc:	2b01      	cmp	r3, #1
 80023de:	d010      	beq.n	8002402 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 80023e0:	4b6b      	ldr	r3, [pc, #428]	; (8002590 <_SendPacket+0x1c4>)
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	f000 80a5 	beq.w	8002534 <_SendPacket+0x168>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 80023ea:	4b69      	ldr	r3, [pc, #420]	; (8002590 <_SendPacket+0x1c4>)
 80023ec:	781b      	ldrb	r3, [r3, #0]
 80023ee:	2b02      	cmp	r3, #2
 80023f0:	d109      	bne.n	8002406 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 80023f2:	f7ff ff77 	bl	80022e4 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 80023f6:	4b66      	ldr	r3, [pc, #408]	; (8002590 <_SendPacket+0x1c4>)
 80023f8:	781b      	ldrb	r3, [r3, #0]
 80023fa:	2b01      	cmp	r3, #1
 80023fc:	f040 809c 	bne.w	8002538 <_SendPacket+0x16c>
      goto SendDone;
    }
  }
Send:
 8002400:	e001      	b.n	8002406 <_SendPacket+0x3a>
    goto Send;
 8002402:	bf00      	nop
 8002404:	e000      	b.n	8002408 <_SendPacket+0x3c>
Send:
 8002406:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2b1f      	cmp	r3, #31
 800240c:	d809      	bhi.n	8002422 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800240e:	4b60      	ldr	r3, [pc, #384]	; (8002590 <_SendPacket+0x1c4>)
 8002410:	69da      	ldr	r2, [r3, #28]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	fa22 f303 	lsr.w	r3, r2, r3
 8002418:	f003 0301 	and.w	r3, r3, #1
 800241c:	2b00      	cmp	r3, #0
 800241e:	f040 808d 	bne.w	800253c <_SendPacket+0x170>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2b17      	cmp	r3, #23
 8002426:	d807      	bhi.n	8002438 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	3b01      	subs	r3, #1
 800242c:	60fb      	str	r3, [r7, #12]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	b2da      	uxtb	r2, r3
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	701a      	strb	r2, [r3, #0]
 8002436:	e03d      	b.n	80024b4 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8002438:	68ba      	ldr	r2, [r7, #8]
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8002440:	69fb      	ldr	r3, [r7, #28]
 8002442:	2b7f      	cmp	r3, #127	; 0x7f
 8002444:	d912      	bls.n	800246c <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 8002446:	69fb      	ldr	r3, [r7, #28]
 8002448:	09da      	lsrs	r2, r3, #7
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	3b01      	subs	r3, #1
 800244e:	60fb      	str	r3, [r7, #12]
 8002450:	b2d2      	uxtb	r2, r2
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8002456:	69fb      	ldr	r3, [r7, #28]
 8002458:	b2db      	uxtb	r3, r3
 800245a:	68fa      	ldr	r2, [r7, #12]
 800245c:	3a01      	subs	r2, #1
 800245e:	60fa      	str	r2, [r7, #12]
 8002460:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002464:	b2da      	uxtb	r2, r3
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	701a      	strb	r2, [r3, #0]
 800246a:	e006      	b.n	800247a <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	3b01      	subs	r3, #1
 8002470:	60fb      	str	r3, [r7, #12]
 8002472:	69fb      	ldr	r3, [r7, #28]
 8002474:	b2da      	uxtb	r2, r3
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2b7f      	cmp	r3, #127	; 0x7f
 800247e:	d912      	bls.n	80024a6 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	09da      	lsrs	r2, r3, #7
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	3b01      	subs	r3, #1
 8002488:	60fb      	str	r3, [r7, #12]
 800248a:	b2d2      	uxtb	r2, r2
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	b2db      	uxtb	r3, r3
 8002494:	68fa      	ldr	r2, [r7, #12]
 8002496:	3a01      	subs	r2, #1
 8002498:	60fa      	str	r2, [r7, #12]
 800249a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800249e:	b2da      	uxtb	r2, r3
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	701a      	strb	r2, [r3, #0]
 80024a4:	e006      	b.n	80024b4 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	3b01      	subs	r3, #1
 80024aa:	60fb      	str	r3, [r7, #12]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	b2da      	uxtb	r2, r3
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80024b4:	4b37      	ldr	r3, [pc, #220]	; (8002594 <_SendPacket+0x1c8>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80024ba:	4b35      	ldr	r3, [pc, #212]	; (8002590 <_SendPacket+0x1c4>)
 80024bc:	68db      	ldr	r3, [r3, #12]
 80024be:	69ba      	ldr	r2, [r7, #24]
 80024c0:	1ad3      	subs	r3, r2, r3
 80024c2:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	627b      	str	r3, [r7, #36]	; 0x24
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	623b      	str	r3, [r7, #32]
 80024cc:	e00b      	b.n	80024e6 <_SendPacket+0x11a>
 80024ce:	6a3b      	ldr	r3, [r7, #32]
 80024d0:	b2da      	uxtb	r2, r3
 80024d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024d4:	1c59      	adds	r1, r3, #1
 80024d6:	6279      	str	r1, [r7, #36]	; 0x24
 80024d8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80024dc:	b2d2      	uxtb	r2, r2
 80024de:	701a      	strb	r2, [r3, #0]
 80024e0:	6a3b      	ldr	r3, [r7, #32]
 80024e2:	09db      	lsrs	r3, r3, #7
 80024e4:	623b      	str	r3, [r7, #32]
 80024e6:	6a3b      	ldr	r3, [r7, #32]
 80024e8:	2b7f      	cmp	r3, #127	; 0x7f
 80024ea:	d8f0      	bhi.n	80024ce <_SendPacket+0x102>
 80024ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ee:	1c5a      	adds	r2, r3, #1
 80024f0:	627a      	str	r2, [r7, #36]	; 0x24
 80024f2:	6a3a      	ldr	r2, [r7, #32]
 80024f4:	b2d2      	uxtb	r2, r2
 80024f6:	701a      	strb	r2, [r3, #0]
 80024f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024fa:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 80024fc:	4b24      	ldr	r3, [pc, #144]	; (8002590 <_SendPacket+0x1c4>)
 80024fe:	785b      	ldrb	r3, [r3, #1]
 8002500:	4618      	mov	r0, r3
 8002502:	68ba      	ldr	r2, [r7, #8]
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	1ad3      	subs	r3, r2, r3
 8002508:	461a      	mov	r2, r3
 800250a:	68f9      	ldr	r1, [r7, #12]
 800250c:	f7fd fee8 	bl	80002e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8002510:	4603      	mov	r3, r0
 8002512:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 8002514:	f7ff fb1c 	bl	8001b50 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d003      	beq.n	8002526 <_SendPacket+0x15a>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800251e:	4a1c      	ldr	r2, [pc, #112]	; (8002590 <_SendPacket+0x1c4>)
 8002520:	69bb      	ldr	r3, [r7, #24]
 8002522:	60d3      	str	r3, [r2, #12]
 8002524:	e00b      	b.n	800253e <_SendPacket+0x172>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8002526:	4b1a      	ldr	r3, [pc, #104]	; (8002590 <_SendPacket+0x1c4>)
 8002528:	781b      	ldrb	r3, [r3, #0]
 800252a:	3301      	adds	r3, #1
 800252c:	b2da      	uxtb	r2, r3
 800252e:	4b18      	ldr	r3, [pc, #96]	; (8002590 <_SendPacket+0x1c4>)
 8002530:	701a      	strb	r2, [r3, #0]
 8002532:	e004      	b.n	800253e <_SendPacket+0x172>
    goto SendDone;
 8002534:	bf00      	nop
 8002536:	e002      	b.n	800253e <_SendPacket+0x172>
      goto SendDone;
 8002538:	bf00      	nop
 800253a:	e000      	b.n	800253e <_SendPacket+0x172>
      goto SendDone;
 800253c:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800253e:	4b14      	ldr	r3, [pc, #80]	; (8002590 <_SendPacket+0x1c4>)
 8002540:	7e1b      	ldrb	r3, [r3, #24]
 8002542:	4619      	mov	r1, r3
 8002544:	4a14      	ldr	r2, [pc, #80]	; (8002598 <_SendPacket+0x1cc>)
 8002546:	460b      	mov	r3, r1
 8002548:	005b      	lsls	r3, r3, #1
 800254a:	440b      	add	r3, r1
 800254c:	00db      	lsls	r3, r3, #3
 800254e:	4413      	add	r3, r2
 8002550:	336c      	adds	r3, #108	; 0x6c
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	4b0e      	ldr	r3, [pc, #56]	; (8002590 <_SendPacket+0x1c4>)
 8002556:	7e1b      	ldrb	r3, [r3, #24]
 8002558:	4618      	mov	r0, r3
 800255a:	490f      	ldr	r1, [pc, #60]	; (8002598 <_SendPacket+0x1cc>)
 800255c:	4603      	mov	r3, r0
 800255e:	005b      	lsls	r3, r3, #1
 8002560:	4403      	add	r3, r0
 8002562:	00db      	lsls	r3, r3, #3
 8002564:	440b      	add	r3, r1
 8002566:	3370      	adds	r3, #112	; 0x70
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	429a      	cmp	r2, r3
 800256c:	d00b      	beq.n	8002586 <_SendPacket+0x1ba>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800256e:	4b08      	ldr	r3, [pc, #32]	; (8002590 <_SendPacket+0x1c4>)
 8002570:	789b      	ldrb	r3, [r3, #2]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d107      	bne.n	8002586 <_SendPacket+0x1ba>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8002576:	4b06      	ldr	r3, [pc, #24]	; (8002590 <_SendPacket+0x1c4>)
 8002578:	2201      	movs	r2, #1
 800257a:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800257c:	f7ff fe40 	bl	8002200 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8002580:	4b03      	ldr	r3, [pc, #12]	; (8002590 <_SendPacket+0x1c4>)
 8002582:	2200      	movs	r2, #0
 8002584:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8002586:	bf00      	nop
 8002588:	3728      	adds	r7, #40	; 0x28
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	24005b60 	.word	0x24005b60
 8002594:	e0001004 	.word	0xe0001004
 8002598:	240052a0 	.word	0x240052a0

0800259c <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 800259c:	b580      	push	{r7, lr}
 800259e:	b086      	sub	sp, #24
 80025a0:	af02      	add	r7, sp, #8
 80025a2:	60f8      	str	r0, [r7, #12]
 80025a4:	60b9      	str	r1, [r7, #8]
 80025a6:	607a      	str	r2, [r7, #4]
 80025a8:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 80025aa:	2300      	movs	r3, #0
 80025ac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80025b0:	4917      	ldr	r1, [pc, #92]	; (8002610 <SEGGER_SYSVIEW_Init+0x74>)
 80025b2:	4818      	ldr	r0, [pc, #96]	; (8002614 <SEGGER_SYSVIEW_Init+0x78>)
 80025b4:	f7ff fcf8 	bl	8001fa8 <SEGGER_RTT_AllocUpBuffer>
 80025b8:	4603      	mov	r3, r0
 80025ba:	b2da      	uxtb	r2, r3
 80025bc:	4b16      	ldr	r3, [pc, #88]	; (8002618 <SEGGER_SYSVIEW_Init+0x7c>)
 80025be:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 80025c0:	4b15      	ldr	r3, [pc, #84]	; (8002618 <SEGGER_SYSVIEW_Init+0x7c>)
 80025c2:	785a      	ldrb	r2, [r3, #1]
 80025c4:	4b14      	ldr	r3, [pc, #80]	; (8002618 <SEGGER_SYSVIEW_Init+0x7c>)
 80025c6:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 80025c8:	4b13      	ldr	r3, [pc, #76]	; (8002618 <SEGGER_SYSVIEW_Init+0x7c>)
 80025ca:	7e1b      	ldrb	r3, [r3, #24]
 80025cc:	4618      	mov	r0, r3
 80025ce:	2300      	movs	r3, #0
 80025d0:	9300      	str	r3, [sp, #0]
 80025d2:	2308      	movs	r3, #8
 80025d4:	4a11      	ldr	r2, [pc, #68]	; (800261c <SEGGER_SYSVIEW_Init+0x80>)
 80025d6:	490f      	ldr	r1, [pc, #60]	; (8002614 <SEGGER_SYSVIEW_Init+0x78>)
 80025d8:	f7ff fd6a 	bl	80020b0 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 80025dc:	4b0e      	ldr	r3, [pc, #56]	; (8002618 <SEGGER_SYSVIEW_Init+0x7c>)
 80025de:	2200      	movs	r2, #0
 80025e0:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80025e2:	4b0f      	ldr	r3, [pc, #60]	; (8002620 <SEGGER_SYSVIEW_Init+0x84>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4a0c      	ldr	r2, [pc, #48]	; (8002618 <SEGGER_SYSVIEW_Init+0x7c>)
 80025e8:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 80025ea:	4a0b      	ldr	r2, [pc, #44]	; (8002618 <SEGGER_SYSVIEW_Init+0x7c>)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 80025f0:	4a09      	ldr	r2, [pc, #36]	; (8002618 <SEGGER_SYSVIEW_Init+0x7c>)
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 80025f6:	4a08      	ldr	r2, [pc, #32]	; (8002618 <SEGGER_SYSVIEW_Init+0x7c>)
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 80025fc:	4a06      	ldr	r2, [pc, #24]	; (8002618 <SEGGER_SYSVIEW_Init+0x7c>)
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8002602:	4b05      	ldr	r3, [pc, #20]	; (8002618 <SEGGER_SYSVIEW_Init+0x7c>)
 8002604:	2200      	movs	r2, #0
 8002606:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8002608:	bf00      	nop
 800260a:	3710      	adds	r7, #16
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}
 8002610:	24005758 	.word	0x24005758
 8002614:	08008b04 	.word	0x08008b04
 8002618:	24005b60 	.word	0x24005b60
 800261c:	24005b58 	.word	0x24005b58
 8002620:	e0001004 	.word	0xe0001004

08002624 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 800262c:	4a04      	ldr	r2, [pc, #16]	; (8002640 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6113      	str	r3, [r2, #16]
}
 8002632:	bf00      	nop
 8002634:	370c      	adds	r7, #12
 8002636:	46bd      	mov	sp, r7
 8002638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263c:	4770      	bx	lr
 800263e:	bf00      	nop
 8002640:	24005b60 	.word	0x24005b60

08002644 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8002644:	b580      	push	{r7, lr}
 8002646:	b084      	sub	sp, #16
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800264c:	f3ef 8311 	mrs	r3, BASEPRI
 8002650:	f04f 0120 	mov.w	r1, #32
 8002654:	f381 8811 	msr	BASEPRI, r1
 8002658:	60fb      	str	r3, [r7, #12]
 800265a:	4808      	ldr	r0, [pc, #32]	; (800267c <SEGGER_SYSVIEW_RecordVoid+0x38>)
 800265c:	f7ff fdc4 	bl	80021e8 <_PreparePacket>
 8002660:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8002662:	687a      	ldr	r2, [r7, #4]
 8002664:	68b9      	ldr	r1, [r7, #8]
 8002666:	68b8      	ldr	r0, [r7, #8]
 8002668:	f7ff feb0 	bl	80023cc <_SendPacket>
  RECORD_END();
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	f383 8811 	msr	BASEPRI, r3
}
 8002672:	bf00      	nop
 8002674:	3710      	adds	r7, #16
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	24005b90 	.word	0x24005b90

08002680 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8002680:	b580      	push	{r7, lr}
 8002682:	b088      	sub	sp, #32
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
 8002688:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800268a:	f3ef 8311 	mrs	r3, BASEPRI
 800268e:	f04f 0120 	mov.w	r1, #32
 8002692:	f381 8811 	msr	BASEPRI, r1
 8002696:	617b      	str	r3, [r7, #20]
 8002698:	4816      	ldr	r0, [pc, #88]	; (80026f4 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800269a:	f7ff fda5 	bl	80021e8 <_PreparePacket>
 800269e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80026a0:	693b      	ldr	r3, [r7, #16]
 80026a2:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	61fb      	str	r3, [r7, #28]
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	61bb      	str	r3, [r7, #24]
 80026ac:	e00b      	b.n	80026c6 <SEGGER_SYSVIEW_RecordU32+0x46>
 80026ae:	69bb      	ldr	r3, [r7, #24]
 80026b0:	b2da      	uxtb	r2, r3
 80026b2:	69fb      	ldr	r3, [r7, #28]
 80026b4:	1c59      	adds	r1, r3, #1
 80026b6:	61f9      	str	r1, [r7, #28]
 80026b8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80026bc:	b2d2      	uxtb	r2, r2
 80026be:	701a      	strb	r2, [r3, #0]
 80026c0:	69bb      	ldr	r3, [r7, #24]
 80026c2:	09db      	lsrs	r3, r3, #7
 80026c4:	61bb      	str	r3, [r7, #24]
 80026c6:	69bb      	ldr	r3, [r7, #24]
 80026c8:	2b7f      	cmp	r3, #127	; 0x7f
 80026ca:	d8f0      	bhi.n	80026ae <SEGGER_SYSVIEW_RecordU32+0x2e>
 80026cc:	69fb      	ldr	r3, [r7, #28]
 80026ce:	1c5a      	adds	r2, r3, #1
 80026d0:	61fa      	str	r2, [r7, #28]
 80026d2:	69ba      	ldr	r2, [r7, #24]
 80026d4:	b2d2      	uxtb	r2, r2
 80026d6:	701a      	strb	r2, [r3, #0]
 80026d8:	69fb      	ldr	r3, [r7, #28]
 80026da:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80026dc:	687a      	ldr	r2, [r7, #4]
 80026de:	68f9      	ldr	r1, [r7, #12]
 80026e0:	6938      	ldr	r0, [r7, #16]
 80026e2:	f7ff fe73 	bl	80023cc <_SendPacket>
  RECORD_END();
 80026e6:	697b      	ldr	r3, [r7, #20]
 80026e8:	f383 8811 	msr	BASEPRI, r3
}
 80026ec:	bf00      	nop
 80026ee:	3720      	adds	r7, #32
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	24005b90 	.word	0x24005b90

080026f8 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b08c      	sub	sp, #48	; 0x30
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	60f8      	str	r0, [r7, #12]
 8002700:	60b9      	str	r1, [r7, #8]
 8002702:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8002704:	f3ef 8311 	mrs	r3, BASEPRI
 8002708:	f04f 0120 	mov.w	r1, #32
 800270c:	f381 8811 	msr	BASEPRI, r1
 8002710:	61fb      	str	r3, [r7, #28]
 8002712:	4825      	ldr	r0, [pc, #148]	; (80027a8 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8002714:	f7ff fd68 	bl	80021e8 <_PreparePacket>
 8002718:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800271a:	69bb      	ldr	r3, [r7, #24]
 800271c:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002722:	68bb      	ldr	r3, [r7, #8]
 8002724:	62bb      	str	r3, [r7, #40]	; 0x28
 8002726:	e00b      	b.n	8002740 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8002728:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800272a:	b2da      	uxtb	r2, r3
 800272c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800272e:	1c59      	adds	r1, r3, #1
 8002730:	62f9      	str	r1, [r7, #44]	; 0x2c
 8002732:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002736:	b2d2      	uxtb	r2, r2
 8002738:	701a      	strb	r2, [r3, #0]
 800273a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800273c:	09db      	lsrs	r3, r3, #7
 800273e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002742:	2b7f      	cmp	r3, #127	; 0x7f
 8002744:	d8f0      	bhi.n	8002728 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8002746:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002748:	1c5a      	adds	r2, r3, #1
 800274a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800274c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800274e:	b2d2      	uxtb	r2, r2
 8002750:	701a      	strb	r2, [r3, #0]
 8002752:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002754:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	627b      	str	r3, [r7, #36]	; 0x24
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	623b      	str	r3, [r7, #32]
 800275e:	e00b      	b.n	8002778 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8002760:	6a3b      	ldr	r3, [r7, #32]
 8002762:	b2da      	uxtb	r2, r3
 8002764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002766:	1c59      	adds	r1, r3, #1
 8002768:	6279      	str	r1, [r7, #36]	; 0x24
 800276a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800276e:	b2d2      	uxtb	r2, r2
 8002770:	701a      	strb	r2, [r3, #0]
 8002772:	6a3b      	ldr	r3, [r7, #32]
 8002774:	09db      	lsrs	r3, r3, #7
 8002776:	623b      	str	r3, [r7, #32]
 8002778:	6a3b      	ldr	r3, [r7, #32]
 800277a:	2b7f      	cmp	r3, #127	; 0x7f
 800277c:	d8f0      	bhi.n	8002760 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800277e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002780:	1c5a      	adds	r2, r3, #1
 8002782:	627a      	str	r2, [r7, #36]	; 0x24
 8002784:	6a3a      	ldr	r2, [r7, #32]
 8002786:	b2d2      	uxtb	r2, r2
 8002788:	701a      	strb	r2, [r3, #0]
 800278a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800278c:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800278e:	68fa      	ldr	r2, [r7, #12]
 8002790:	6979      	ldr	r1, [r7, #20]
 8002792:	69b8      	ldr	r0, [r7, #24]
 8002794:	f7ff fe1a 	bl	80023cc <_SendPacket>
  RECORD_END();
 8002798:	69fb      	ldr	r3, [r7, #28]
 800279a:	f383 8811 	msr	BASEPRI, r3
}
 800279e:	bf00      	nop
 80027a0:	3730      	adds	r7, #48	; 0x30
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	24005b90 	.word	0x24005b90

080027ac <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b08c      	sub	sp, #48	; 0x30
 80027b0:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 80027b2:	4b59      	ldr	r3, [pc, #356]	; (8002918 <SEGGER_SYSVIEW_Start+0x16c>)
 80027b4:	2201      	movs	r2, #1
 80027b6:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 80027b8:	f3ef 8311 	mrs	r3, BASEPRI
 80027bc:	f04f 0120 	mov.w	r1, #32
 80027c0:	f381 8811 	msr	BASEPRI, r1
 80027c4:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 80027c6:	4b54      	ldr	r3, [pc, #336]	; (8002918 <SEGGER_SYSVIEW_Start+0x16c>)
 80027c8:	785b      	ldrb	r3, [r3, #1]
 80027ca:	220a      	movs	r2, #10
 80027cc:	4953      	ldr	r1, [pc, #332]	; (800291c <SEGGER_SYSVIEW_Start+0x170>)
 80027ce:	4618      	mov	r0, r3
 80027d0:	f7fd fd86 	bl	80002e0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 80027da:	f7ff f9b9 	bl	8001b50 <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 80027de:	200a      	movs	r0, #10
 80027e0:	f7ff ff30 	bl	8002644 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80027e4:	f3ef 8311 	mrs	r3, BASEPRI
 80027e8:	f04f 0120 	mov.w	r1, #32
 80027ec:	f381 8811 	msr	BASEPRI, r1
 80027f0:	60bb      	str	r3, [r7, #8]
 80027f2:	484b      	ldr	r0, [pc, #300]	; (8002920 <SEGGER_SYSVIEW_Start+0x174>)
 80027f4:	f7ff fcf8 	bl	80021e8 <_PreparePacket>
 80027f8:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002802:	4b45      	ldr	r3, [pc, #276]	; (8002918 <SEGGER_SYSVIEW_Start+0x16c>)
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	62bb      	str	r3, [r7, #40]	; 0x28
 8002808:	e00b      	b.n	8002822 <SEGGER_SYSVIEW_Start+0x76>
 800280a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800280c:	b2da      	uxtb	r2, r3
 800280e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002810:	1c59      	adds	r1, r3, #1
 8002812:	62f9      	str	r1, [r7, #44]	; 0x2c
 8002814:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002818:	b2d2      	uxtb	r2, r2
 800281a:	701a      	strb	r2, [r3, #0]
 800281c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800281e:	09db      	lsrs	r3, r3, #7
 8002820:	62bb      	str	r3, [r7, #40]	; 0x28
 8002822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002824:	2b7f      	cmp	r3, #127	; 0x7f
 8002826:	d8f0      	bhi.n	800280a <SEGGER_SYSVIEW_Start+0x5e>
 8002828:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800282a:	1c5a      	adds	r2, r3, #1
 800282c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800282e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002830:	b2d2      	uxtb	r2, r2
 8002832:	701a      	strb	r2, [r3, #0]
 8002834:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002836:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	627b      	str	r3, [r7, #36]	; 0x24
 800283c:	4b36      	ldr	r3, [pc, #216]	; (8002918 <SEGGER_SYSVIEW_Start+0x16c>)
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	623b      	str	r3, [r7, #32]
 8002842:	e00b      	b.n	800285c <SEGGER_SYSVIEW_Start+0xb0>
 8002844:	6a3b      	ldr	r3, [r7, #32]
 8002846:	b2da      	uxtb	r2, r3
 8002848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800284a:	1c59      	adds	r1, r3, #1
 800284c:	6279      	str	r1, [r7, #36]	; 0x24
 800284e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002852:	b2d2      	uxtb	r2, r2
 8002854:	701a      	strb	r2, [r3, #0]
 8002856:	6a3b      	ldr	r3, [r7, #32]
 8002858:	09db      	lsrs	r3, r3, #7
 800285a:	623b      	str	r3, [r7, #32]
 800285c:	6a3b      	ldr	r3, [r7, #32]
 800285e:	2b7f      	cmp	r3, #127	; 0x7f
 8002860:	d8f0      	bhi.n	8002844 <SEGGER_SYSVIEW_Start+0x98>
 8002862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002864:	1c5a      	adds	r2, r3, #1
 8002866:	627a      	str	r2, [r7, #36]	; 0x24
 8002868:	6a3a      	ldr	r2, [r7, #32]
 800286a:	b2d2      	uxtb	r2, r2
 800286c:	701a      	strb	r2, [r3, #0]
 800286e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002870:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	61fb      	str	r3, [r7, #28]
 8002876:	4b28      	ldr	r3, [pc, #160]	; (8002918 <SEGGER_SYSVIEW_Start+0x16c>)
 8002878:	691b      	ldr	r3, [r3, #16]
 800287a:	61bb      	str	r3, [r7, #24]
 800287c:	e00b      	b.n	8002896 <SEGGER_SYSVIEW_Start+0xea>
 800287e:	69bb      	ldr	r3, [r7, #24]
 8002880:	b2da      	uxtb	r2, r3
 8002882:	69fb      	ldr	r3, [r7, #28]
 8002884:	1c59      	adds	r1, r3, #1
 8002886:	61f9      	str	r1, [r7, #28]
 8002888:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800288c:	b2d2      	uxtb	r2, r2
 800288e:	701a      	strb	r2, [r3, #0]
 8002890:	69bb      	ldr	r3, [r7, #24]
 8002892:	09db      	lsrs	r3, r3, #7
 8002894:	61bb      	str	r3, [r7, #24]
 8002896:	69bb      	ldr	r3, [r7, #24]
 8002898:	2b7f      	cmp	r3, #127	; 0x7f
 800289a:	d8f0      	bhi.n	800287e <SEGGER_SYSVIEW_Start+0xd2>
 800289c:	69fb      	ldr	r3, [r7, #28]
 800289e:	1c5a      	adds	r2, r3, #1
 80028a0:	61fa      	str	r2, [r7, #28]
 80028a2:	69ba      	ldr	r2, [r7, #24]
 80028a4:	b2d2      	uxtb	r2, r2
 80028a6:	701a      	strb	r2, [r3, #0]
 80028a8:	69fb      	ldr	r3, [r7, #28]
 80028aa:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	617b      	str	r3, [r7, #20]
 80028b0:	2300      	movs	r3, #0
 80028b2:	613b      	str	r3, [r7, #16]
 80028b4:	e00b      	b.n	80028ce <SEGGER_SYSVIEW_Start+0x122>
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	b2da      	uxtb	r2, r3
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	1c59      	adds	r1, r3, #1
 80028be:	6179      	str	r1, [r7, #20]
 80028c0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80028c4:	b2d2      	uxtb	r2, r2
 80028c6:	701a      	strb	r2, [r3, #0]
 80028c8:	693b      	ldr	r3, [r7, #16]
 80028ca:	09db      	lsrs	r3, r3, #7
 80028cc:	613b      	str	r3, [r7, #16]
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	2b7f      	cmp	r3, #127	; 0x7f
 80028d2:	d8f0      	bhi.n	80028b6 <SEGGER_SYSVIEW_Start+0x10a>
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	1c5a      	adds	r2, r3, #1
 80028d8:	617a      	str	r2, [r7, #20]
 80028da:	693a      	ldr	r2, [r7, #16]
 80028dc:	b2d2      	uxtb	r2, r2
 80028de:	701a      	strb	r2, [r3, #0]
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80028e4:	2218      	movs	r2, #24
 80028e6:	6839      	ldr	r1, [r7, #0]
 80028e8:	6878      	ldr	r0, [r7, #4]
 80028ea:	f7ff fd6f 	bl	80023cc <_SendPacket>
      RECORD_END();
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 80028f4:	4b08      	ldr	r3, [pc, #32]	; (8002918 <SEGGER_SYSVIEW_Start+0x16c>)
 80028f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d002      	beq.n	8002902 <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 80028fc:	4b06      	ldr	r3, [pc, #24]	; (8002918 <SEGGER_SYSVIEW_Start+0x16c>)
 80028fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002900:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8002902:	f000 f9eb 	bl	8002cdc <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8002906:	f000 f9b1 	bl	8002c6c <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800290a:	f000 fb99 	bl	8003040 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800290e:	bf00      	nop
 8002910:	3730      	adds	r7, #48	; 0x30
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	24005b60 	.word	0x24005b60
 800291c:	08008b78 	.word	0x08008b78
 8002920:	24005b90 	.word	0x24005b90

08002924 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8002924:	b580      	push	{r7, lr}
 8002926:	b082      	sub	sp, #8
 8002928:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800292a:	f3ef 8311 	mrs	r3, BASEPRI
 800292e:	f04f 0120 	mov.w	r1, #32
 8002932:	f381 8811 	msr	BASEPRI, r1
 8002936:	607b      	str	r3, [r7, #4]
 8002938:	480b      	ldr	r0, [pc, #44]	; (8002968 <SEGGER_SYSVIEW_Stop+0x44>)
 800293a:	f7ff fc55 	bl	80021e8 <_PreparePacket>
 800293e:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8002940:	4b0a      	ldr	r3, [pc, #40]	; (800296c <SEGGER_SYSVIEW_Stop+0x48>)
 8002942:	781b      	ldrb	r3, [r3, #0]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d007      	beq.n	8002958 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8002948:	220b      	movs	r2, #11
 800294a:	6839      	ldr	r1, [r7, #0]
 800294c:	6838      	ldr	r0, [r7, #0]
 800294e:	f7ff fd3d 	bl	80023cc <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8002952:	4b06      	ldr	r3, [pc, #24]	; (800296c <SEGGER_SYSVIEW_Stop+0x48>)
 8002954:	2200      	movs	r2, #0
 8002956:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	f383 8811 	msr	BASEPRI, r3
}
 800295e:	bf00      	nop
 8002960:	3708      	adds	r7, #8
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	24005b90 	.word	0x24005b90
 800296c:	24005b60 	.word	0x24005b60

08002970 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8002970:	b580      	push	{r7, lr}
 8002972:	b08c      	sub	sp, #48	; 0x30
 8002974:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8002976:	f3ef 8311 	mrs	r3, BASEPRI
 800297a:	f04f 0120 	mov.w	r1, #32
 800297e:	f381 8811 	msr	BASEPRI, r1
 8002982:	60fb      	str	r3, [r7, #12]
 8002984:	4845      	ldr	r0, [pc, #276]	; (8002a9c <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8002986:	f7ff fc2f 	bl	80021e8 <_PreparePacket>
 800298a:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002994:	4b42      	ldr	r3, [pc, #264]	; (8002aa0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	62bb      	str	r3, [r7, #40]	; 0x28
 800299a:	e00b      	b.n	80029b4 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 800299c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800299e:	b2da      	uxtb	r2, r3
 80029a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029a2:	1c59      	adds	r1, r3, #1
 80029a4:	62f9      	str	r1, [r7, #44]	; 0x2c
 80029a6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80029aa:	b2d2      	uxtb	r2, r2
 80029ac:	701a      	strb	r2, [r3, #0]
 80029ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029b0:	09db      	lsrs	r3, r3, #7
 80029b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80029b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029b6:	2b7f      	cmp	r3, #127	; 0x7f
 80029b8:	d8f0      	bhi.n	800299c <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 80029ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029bc:	1c5a      	adds	r2, r3, #1
 80029be:	62fa      	str	r2, [r7, #44]	; 0x2c
 80029c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80029c2:	b2d2      	uxtb	r2, r2
 80029c4:	701a      	strb	r2, [r3, #0]
 80029c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029c8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	627b      	str	r3, [r7, #36]	; 0x24
 80029ce:	4b34      	ldr	r3, [pc, #208]	; (8002aa0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	623b      	str	r3, [r7, #32]
 80029d4:	e00b      	b.n	80029ee <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 80029d6:	6a3b      	ldr	r3, [r7, #32]
 80029d8:	b2da      	uxtb	r2, r3
 80029da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029dc:	1c59      	adds	r1, r3, #1
 80029de:	6279      	str	r1, [r7, #36]	; 0x24
 80029e0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80029e4:	b2d2      	uxtb	r2, r2
 80029e6:	701a      	strb	r2, [r3, #0]
 80029e8:	6a3b      	ldr	r3, [r7, #32]
 80029ea:	09db      	lsrs	r3, r3, #7
 80029ec:	623b      	str	r3, [r7, #32]
 80029ee:	6a3b      	ldr	r3, [r7, #32]
 80029f0:	2b7f      	cmp	r3, #127	; 0x7f
 80029f2:	d8f0      	bhi.n	80029d6 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 80029f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029f6:	1c5a      	adds	r2, r3, #1
 80029f8:	627a      	str	r2, [r7, #36]	; 0x24
 80029fa:	6a3a      	ldr	r2, [r7, #32]
 80029fc:	b2d2      	uxtb	r2, r2
 80029fe:	701a      	strb	r2, [r3, #0]
 8002a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a02:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	61fb      	str	r3, [r7, #28]
 8002a08:	4b25      	ldr	r3, [pc, #148]	; (8002aa0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8002a0a:	691b      	ldr	r3, [r3, #16]
 8002a0c:	61bb      	str	r3, [r7, #24]
 8002a0e:	e00b      	b.n	8002a28 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8002a10:	69bb      	ldr	r3, [r7, #24]
 8002a12:	b2da      	uxtb	r2, r3
 8002a14:	69fb      	ldr	r3, [r7, #28]
 8002a16:	1c59      	adds	r1, r3, #1
 8002a18:	61f9      	str	r1, [r7, #28]
 8002a1a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002a1e:	b2d2      	uxtb	r2, r2
 8002a20:	701a      	strb	r2, [r3, #0]
 8002a22:	69bb      	ldr	r3, [r7, #24]
 8002a24:	09db      	lsrs	r3, r3, #7
 8002a26:	61bb      	str	r3, [r7, #24]
 8002a28:	69bb      	ldr	r3, [r7, #24]
 8002a2a:	2b7f      	cmp	r3, #127	; 0x7f
 8002a2c:	d8f0      	bhi.n	8002a10 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8002a2e:	69fb      	ldr	r3, [r7, #28]
 8002a30:	1c5a      	adds	r2, r3, #1
 8002a32:	61fa      	str	r2, [r7, #28]
 8002a34:	69ba      	ldr	r2, [r7, #24]
 8002a36:	b2d2      	uxtb	r2, r2
 8002a38:	701a      	strb	r2, [r3, #0]
 8002a3a:	69fb      	ldr	r3, [r7, #28]
 8002a3c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	617b      	str	r3, [r7, #20]
 8002a42:	2300      	movs	r3, #0
 8002a44:	613b      	str	r3, [r7, #16]
 8002a46:	e00b      	b.n	8002a60 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	b2da      	uxtb	r2, r3
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	1c59      	adds	r1, r3, #1
 8002a50:	6179      	str	r1, [r7, #20]
 8002a52:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002a56:	b2d2      	uxtb	r2, r2
 8002a58:	701a      	strb	r2, [r3, #0]
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	09db      	lsrs	r3, r3, #7
 8002a5e:	613b      	str	r3, [r7, #16]
 8002a60:	693b      	ldr	r3, [r7, #16]
 8002a62:	2b7f      	cmp	r3, #127	; 0x7f
 8002a64:	d8f0      	bhi.n	8002a48 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	1c5a      	adds	r2, r3, #1
 8002a6a:	617a      	str	r2, [r7, #20]
 8002a6c:	693a      	ldr	r2, [r7, #16]
 8002a6e:	b2d2      	uxtb	r2, r2
 8002a70:	701a      	strb	r2, [r3, #0]
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8002a76:	2218      	movs	r2, #24
 8002a78:	6879      	ldr	r1, [r7, #4]
 8002a7a:	68b8      	ldr	r0, [r7, #8]
 8002a7c:	f7ff fca6 	bl	80023cc <_SendPacket>
  RECORD_END();
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8002a86:	4b06      	ldr	r3, [pc, #24]	; (8002aa0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8002a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d002      	beq.n	8002a94 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8002a8e:	4b04      	ldr	r3, [pc, #16]	; (8002aa0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8002a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a92:	4798      	blx	r3
  }
}
 8002a94:	bf00      	nop
 8002a96:	3730      	adds	r7, #48	; 0x30
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}
 8002a9c:	24005b90 	.word	0x24005b90
 8002aa0:	24005b60 	.word	0x24005b60

08002aa4 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b092      	sub	sp, #72	; 0x48
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8002aac:	f3ef 8311 	mrs	r3, BASEPRI
 8002ab0:	f04f 0120 	mov.w	r1, #32
 8002ab4:	f381 8811 	msr	BASEPRI, r1
 8002ab8:	617b      	str	r3, [r7, #20]
 8002aba:	486a      	ldr	r0, [pc, #424]	; (8002c64 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8002abc:	f7ff fb94 	bl	80021e8 <_PreparePacket>
 8002ac0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	647b      	str	r3, [r7, #68]	; 0x44
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	4b66      	ldr	r3, [pc, #408]	; (8002c68 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8002ad0:	691b      	ldr	r3, [r3, #16]
 8002ad2:	1ad3      	subs	r3, r2, r3
 8002ad4:	643b      	str	r3, [r7, #64]	; 0x40
 8002ad6:	e00b      	b.n	8002af0 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8002ad8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ada:	b2da      	uxtb	r2, r3
 8002adc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ade:	1c59      	adds	r1, r3, #1
 8002ae0:	6479      	str	r1, [r7, #68]	; 0x44
 8002ae2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002ae6:	b2d2      	uxtb	r2, r2
 8002ae8:	701a      	strb	r2, [r3, #0]
 8002aea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002aec:	09db      	lsrs	r3, r3, #7
 8002aee:	643b      	str	r3, [r7, #64]	; 0x40
 8002af0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002af2:	2b7f      	cmp	r3, #127	; 0x7f
 8002af4:	d8f0      	bhi.n	8002ad8 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8002af6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002af8:	1c5a      	adds	r2, r3, #1
 8002afa:	647a      	str	r2, [r7, #68]	; 0x44
 8002afc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002afe:	b2d2      	uxtb	r2, r2
 8002b00:	701a      	strb	r2, [r3, #0]
 8002b02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b04:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002b10:	e00b      	b.n	8002b2a <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8002b12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b14:	b2da      	uxtb	r2, r3
 8002b16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b18:	1c59      	adds	r1, r3, #1
 8002b1a:	63f9      	str	r1, [r7, #60]	; 0x3c
 8002b1c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002b20:	b2d2      	uxtb	r2, r2
 8002b22:	701a      	strb	r2, [r3, #0]
 8002b24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b26:	09db      	lsrs	r3, r3, #7
 8002b28:	63bb      	str	r3, [r7, #56]	; 0x38
 8002b2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b2c:	2b7f      	cmp	r3, #127	; 0x7f
 8002b2e:	d8f0      	bhi.n	8002b12 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8002b30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b32:	1c5a      	adds	r2, r3, #1
 8002b34:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002b36:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002b38:	b2d2      	uxtb	r2, r2
 8002b3a:	701a      	strb	r2, [r3, #0]
 8002b3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b3e:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	2220      	movs	r2, #32
 8002b46:	4619      	mov	r1, r3
 8002b48:	68f8      	ldr	r0, [r7, #12]
 8002b4a:	f7ff fafd 	bl	8002148 <_EncodeStr>
 8002b4e:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8002b50:	2209      	movs	r2, #9
 8002b52:	68f9      	ldr	r1, [r7, #12]
 8002b54:	6938      	ldr	r0, [r7, #16]
 8002b56:	f7ff fc39 	bl	80023cc <_SendPacket>
  //
  pPayload = pPayloadStart;
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	637b      	str	r3, [r7, #52]	; 0x34
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	4b40      	ldr	r3, [pc, #256]	; (8002c68 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8002b68:	691b      	ldr	r3, [r3, #16]
 8002b6a:	1ad3      	subs	r3, r2, r3
 8002b6c:	633b      	str	r3, [r7, #48]	; 0x30
 8002b6e:	e00b      	b.n	8002b88 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8002b70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b72:	b2da      	uxtb	r2, r3
 8002b74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b76:	1c59      	adds	r1, r3, #1
 8002b78:	6379      	str	r1, [r7, #52]	; 0x34
 8002b7a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002b7e:	b2d2      	uxtb	r2, r2
 8002b80:	701a      	strb	r2, [r3, #0]
 8002b82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b84:	09db      	lsrs	r3, r3, #7
 8002b86:	633b      	str	r3, [r7, #48]	; 0x30
 8002b88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b8a:	2b7f      	cmp	r3, #127	; 0x7f
 8002b8c:	d8f0      	bhi.n	8002b70 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8002b8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b90:	1c5a      	adds	r2, r3, #1
 8002b92:	637a      	str	r2, [r7, #52]	; 0x34
 8002b94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b96:	b2d2      	uxtb	r2, r2
 8002b98:	701a      	strb	r2, [r3, #0]
 8002b9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b9c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	68db      	ldr	r3, [r3, #12]
 8002ba6:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ba8:	e00b      	b.n	8002bc2 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8002baa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bac:	b2da      	uxtb	r2, r3
 8002bae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bb0:	1c59      	adds	r1, r3, #1
 8002bb2:	62f9      	str	r1, [r7, #44]	; 0x2c
 8002bb4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002bb8:	b2d2      	uxtb	r2, r2
 8002bba:	701a      	strb	r2, [r3, #0]
 8002bbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bbe:	09db      	lsrs	r3, r3, #7
 8002bc0:	62bb      	str	r3, [r7, #40]	; 0x28
 8002bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bc4:	2b7f      	cmp	r3, #127	; 0x7f
 8002bc6:	d8f0      	bhi.n	8002baa <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8002bc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bca:	1c5a      	adds	r2, r3, #1
 8002bcc:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002bce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002bd0:	b2d2      	uxtb	r2, r2
 8002bd2:	701a      	strb	r2, [r3, #0]
 8002bd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bd6:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	627b      	str	r3, [r7, #36]	; 0x24
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	691b      	ldr	r3, [r3, #16]
 8002be0:	623b      	str	r3, [r7, #32]
 8002be2:	e00b      	b.n	8002bfc <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8002be4:	6a3b      	ldr	r3, [r7, #32]
 8002be6:	b2da      	uxtb	r2, r3
 8002be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bea:	1c59      	adds	r1, r3, #1
 8002bec:	6279      	str	r1, [r7, #36]	; 0x24
 8002bee:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002bf2:	b2d2      	uxtb	r2, r2
 8002bf4:	701a      	strb	r2, [r3, #0]
 8002bf6:	6a3b      	ldr	r3, [r7, #32]
 8002bf8:	09db      	lsrs	r3, r3, #7
 8002bfa:	623b      	str	r3, [r7, #32]
 8002bfc:	6a3b      	ldr	r3, [r7, #32]
 8002bfe:	2b7f      	cmp	r3, #127	; 0x7f
 8002c00:	d8f0      	bhi.n	8002be4 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8002c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c04:	1c5a      	adds	r2, r3, #1
 8002c06:	627a      	str	r2, [r7, #36]	; 0x24
 8002c08:	6a3a      	ldr	r2, [r7, #32]
 8002c0a:	b2d2      	uxtb	r2, r2
 8002c0c:	701a      	strb	r2, [r3, #0]
 8002c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c10:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	61fb      	str	r3, [r7, #28]
 8002c16:	2300      	movs	r3, #0
 8002c18:	61bb      	str	r3, [r7, #24]
 8002c1a:	e00b      	b.n	8002c34 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8002c1c:	69bb      	ldr	r3, [r7, #24]
 8002c1e:	b2da      	uxtb	r2, r3
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	1c59      	adds	r1, r3, #1
 8002c24:	61f9      	str	r1, [r7, #28]
 8002c26:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002c2a:	b2d2      	uxtb	r2, r2
 8002c2c:	701a      	strb	r2, [r3, #0]
 8002c2e:	69bb      	ldr	r3, [r7, #24]
 8002c30:	09db      	lsrs	r3, r3, #7
 8002c32:	61bb      	str	r3, [r7, #24]
 8002c34:	69bb      	ldr	r3, [r7, #24]
 8002c36:	2b7f      	cmp	r3, #127	; 0x7f
 8002c38:	d8f0      	bhi.n	8002c1c <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 8002c3a:	69fb      	ldr	r3, [r7, #28]
 8002c3c:	1c5a      	adds	r2, r3, #1
 8002c3e:	61fa      	str	r2, [r7, #28]
 8002c40:	69ba      	ldr	r2, [r7, #24]
 8002c42:	b2d2      	uxtb	r2, r2
 8002c44:	701a      	strb	r2, [r3, #0]
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8002c4a:	2215      	movs	r2, #21
 8002c4c:	68f9      	ldr	r1, [r7, #12]
 8002c4e:	6938      	ldr	r0, [r7, #16]
 8002c50:	f7ff fbbc 	bl	80023cc <_SendPacket>
  RECORD_END();
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	f383 8811 	msr	BASEPRI, r3
}
 8002c5a:	bf00      	nop
 8002c5c:	3748      	adds	r7, #72	; 0x48
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	24005b90 	.word	0x24005b90
 8002c68:	24005b60 	.word	0x24005b60

08002c6c <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8002c70:	4b07      	ldr	r3, [pc, #28]	; (8002c90 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8002c72:	6a1b      	ldr	r3, [r3, #32]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d008      	beq.n	8002c8a <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8002c78:	4b05      	ldr	r3, [pc, #20]	; (8002c90 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8002c7a:	6a1b      	ldr	r3, [r3, #32]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d003      	beq.n	8002c8a <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8002c82:	4b03      	ldr	r3, [pc, #12]	; (8002c90 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8002c84:	6a1b      	ldr	r3, [r3, #32]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	4798      	blx	r3
  }
}
 8002c8a:	bf00      	nop
 8002c8c:	bd80      	pop	{r7, pc}
 8002c8e:	bf00      	nop
 8002c90:	24005b60 	.word	0x24005b60

08002c94 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b086      	sub	sp, #24
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8002c9c:	f3ef 8311 	mrs	r3, BASEPRI
 8002ca0:	f04f 0120 	mov.w	r1, #32
 8002ca4:	f381 8811 	msr	BASEPRI, r1
 8002ca8:	617b      	str	r3, [r7, #20]
 8002caa:	480b      	ldr	r0, [pc, #44]	; (8002cd8 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8002cac:	f7ff fa9c 	bl	80021e8 <_PreparePacket>
 8002cb0:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8002cb2:	2280      	movs	r2, #128	; 0x80
 8002cb4:	6879      	ldr	r1, [r7, #4]
 8002cb6:	6938      	ldr	r0, [r7, #16]
 8002cb8:	f7ff fa46 	bl	8002148 <_EncodeStr>
 8002cbc:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 8002cbe:	220e      	movs	r2, #14
 8002cc0:	68f9      	ldr	r1, [r7, #12]
 8002cc2:	6938      	ldr	r0, [r7, #16]
 8002cc4:	f7ff fb82 	bl	80023cc <_SendPacket>
  RECORD_END();
 8002cc8:	697b      	ldr	r3, [r7, #20]
 8002cca:	f383 8811 	msr	BASEPRI, r3
}
 8002cce:	bf00      	nop
 8002cd0:	3718      	adds	r7, #24
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	24005b90 	.word	0x24005b90

08002cdc <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8002cdc:	b590      	push	{r4, r7, lr}
 8002cde:	b083      	sub	sp, #12
 8002ce0:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8002ce2:	4b15      	ldr	r3, [pc, #84]	; (8002d38 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8002ce4:	6a1b      	ldr	r3, [r3, #32]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d01a      	beq.n	8002d20 <SEGGER_SYSVIEW_RecordSystime+0x44>
 8002cea:	4b13      	ldr	r3, [pc, #76]	; (8002d38 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8002cec:	6a1b      	ldr	r3, [r3, #32]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d015      	beq.n	8002d20 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8002cf4:	4b10      	ldr	r3, [pc, #64]	; (8002d38 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8002cf6:	6a1b      	ldr	r3, [r3, #32]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4798      	blx	r3
 8002cfc:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8002d00:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8002d02:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002d06:	f04f 0200 	mov.w	r2, #0
 8002d0a:	f04f 0300 	mov.w	r3, #0
 8002d0e:	000a      	movs	r2, r1
 8002d10:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8002d12:	4613      	mov	r3, r2
 8002d14:	461a      	mov	r2, r3
 8002d16:	4621      	mov	r1, r4
 8002d18:	200d      	movs	r0, #13
 8002d1a:	f7ff fced 	bl	80026f8 <SEGGER_SYSVIEW_RecordU32x2>
 8002d1e:	e006      	b.n	8002d2e <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8002d20:	4b06      	ldr	r3, [pc, #24]	; (8002d3c <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4619      	mov	r1, r3
 8002d26:	200c      	movs	r0, #12
 8002d28:	f7ff fcaa 	bl	8002680 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8002d2c:	bf00      	nop
 8002d2e:	bf00      	nop
 8002d30:	370c      	adds	r7, #12
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd90      	pop	{r4, r7, pc}
 8002d36:	bf00      	nop
 8002d38:	24005b60 	.word	0x24005b60
 8002d3c:	e0001004 	.word	0xe0001004

08002d40 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b082      	sub	sp, #8
 8002d44:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8002d46:	f3ef 8311 	mrs	r3, BASEPRI
 8002d4a:	f04f 0120 	mov.w	r1, #32
 8002d4e:	f381 8811 	msr	BASEPRI, r1
 8002d52:	607b      	str	r3, [r7, #4]
 8002d54:	4807      	ldr	r0, [pc, #28]	; (8002d74 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8002d56:	f7ff fa47 	bl	80021e8 <_PreparePacket>
 8002d5a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8002d5c:	2211      	movs	r2, #17
 8002d5e:	6839      	ldr	r1, [r7, #0]
 8002d60:	6838      	ldr	r0, [r7, #0]
 8002d62:	f7ff fb33 	bl	80023cc <_SendPacket>
  RECORD_END();
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	f383 8811 	msr	BASEPRI, r3
}
 8002d6c:	bf00      	nop
 8002d6e:	3708      	adds	r7, #8
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	24005b90 	.word	0x24005b90

08002d78 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b088      	sub	sp, #32
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8002d80:	f3ef 8311 	mrs	r3, BASEPRI
 8002d84:	f04f 0120 	mov.w	r1, #32
 8002d88:	f381 8811 	msr	BASEPRI, r1
 8002d8c:	617b      	str	r3, [r7, #20]
 8002d8e:	4819      	ldr	r0, [pc, #100]	; (8002df4 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8002d90:	f7ff fa2a 	bl	80021e8 <_PreparePacket>
 8002d94:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8002d9a:	4b17      	ldr	r3, [pc, #92]	; (8002df8 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8002d9c:	691b      	ldr	r3, [r3, #16]
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	1ad3      	subs	r3, r2, r3
 8002da2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	61fb      	str	r3, [r7, #28]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	61bb      	str	r3, [r7, #24]
 8002dac:	e00b      	b.n	8002dc6 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8002dae:	69bb      	ldr	r3, [r7, #24]
 8002db0:	b2da      	uxtb	r2, r3
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	1c59      	adds	r1, r3, #1
 8002db6:	61f9      	str	r1, [r7, #28]
 8002db8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002dbc:	b2d2      	uxtb	r2, r2
 8002dbe:	701a      	strb	r2, [r3, #0]
 8002dc0:	69bb      	ldr	r3, [r7, #24]
 8002dc2:	09db      	lsrs	r3, r3, #7
 8002dc4:	61bb      	str	r3, [r7, #24]
 8002dc6:	69bb      	ldr	r3, [r7, #24]
 8002dc8:	2b7f      	cmp	r3, #127	; 0x7f
 8002dca:	d8f0      	bhi.n	8002dae <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8002dcc:	69fb      	ldr	r3, [r7, #28]
 8002dce:	1c5a      	adds	r2, r3, #1
 8002dd0:	61fa      	str	r2, [r7, #28]
 8002dd2:	69ba      	ldr	r2, [r7, #24]
 8002dd4:	b2d2      	uxtb	r2, r2
 8002dd6:	701a      	strb	r2, [r3, #0]
 8002dd8:	69fb      	ldr	r3, [r7, #28]
 8002dda:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8002ddc:	2208      	movs	r2, #8
 8002dde:	68f9      	ldr	r1, [r7, #12]
 8002de0:	6938      	ldr	r0, [r7, #16]
 8002de2:	f7ff faf3 	bl	80023cc <_SendPacket>
  RECORD_END();
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	f383 8811 	msr	BASEPRI, r3
}
 8002dec:	bf00      	nop
 8002dee:	3720      	adds	r7, #32
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	24005b90 	.word	0x24005b90
 8002df8:	24005b60 	.word	0x24005b60

08002dfc <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b088      	sub	sp, #32
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8002e04:	f3ef 8311 	mrs	r3, BASEPRI
 8002e08:	f04f 0120 	mov.w	r1, #32
 8002e0c:	f381 8811 	msr	BASEPRI, r1
 8002e10:	617b      	str	r3, [r7, #20]
 8002e12:	4819      	ldr	r0, [pc, #100]	; (8002e78 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8002e14:	f7ff f9e8 	bl	80021e8 <_PreparePacket>
 8002e18:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8002e1e:	4b17      	ldr	r3, [pc, #92]	; (8002e7c <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8002e20:	691b      	ldr	r3, [r3, #16]
 8002e22:	687a      	ldr	r2, [r7, #4]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	61fb      	str	r3, [r7, #28]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	61bb      	str	r3, [r7, #24]
 8002e30:	e00b      	b.n	8002e4a <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8002e32:	69bb      	ldr	r3, [r7, #24]
 8002e34:	b2da      	uxtb	r2, r3
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	1c59      	adds	r1, r3, #1
 8002e3a:	61f9      	str	r1, [r7, #28]
 8002e3c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002e40:	b2d2      	uxtb	r2, r2
 8002e42:	701a      	strb	r2, [r3, #0]
 8002e44:	69bb      	ldr	r3, [r7, #24]
 8002e46:	09db      	lsrs	r3, r3, #7
 8002e48:	61bb      	str	r3, [r7, #24]
 8002e4a:	69bb      	ldr	r3, [r7, #24]
 8002e4c:	2b7f      	cmp	r3, #127	; 0x7f
 8002e4e:	d8f0      	bhi.n	8002e32 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8002e50:	69fb      	ldr	r3, [r7, #28]
 8002e52:	1c5a      	adds	r2, r3, #1
 8002e54:	61fa      	str	r2, [r7, #28]
 8002e56:	69ba      	ldr	r2, [r7, #24]
 8002e58:	b2d2      	uxtb	r2, r2
 8002e5a:	701a      	strb	r2, [r3, #0]
 8002e5c:	69fb      	ldr	r3, [r7, #28]
 8002e5e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8002e60:	2204      	movs	r2, #4
 8002e62:	68f9      	ldr	r1, [r7, #12]
 8002e64:	6938      	ldr	r0, [r7, #16]
 8002e66:	f7ff fab1 	bl	80023cc <_SendPacket>
  RECORD_END();
 8002e6a:	697b      	ldr	r3, [r7, #20]
 8002e6c:	f383 8811 	msr	BASEPRI, r3
}
 8002e70:	bf00      	nop
 8002e72:	3720      	adds	r7, #32
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}
 8002e78:	24005b90 	.word	0x24005b90
 8002e7c:	24005b60 	.word	0x24005b60

08002e80 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b088      	sub	sp, #32
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8002e88:	f3ef 8311 	mrs	r3, BASEPRI
 8002e8c:	f04f 0120 	mov.w	r1, #32
 8002e90:	f381 8811 	msr	BASEPRI, r1
 8002e94:	617b      	str	r3, [r7, #20]
 8002e96:	4819      	ldr	r0, [pc, #100]	; (8002efc <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8002e98:	f7ff f9a6 	bl	80021e8 <_PreparePacket>
 8002e9c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8002ea2:	4b17      	ldr	r3, [pc, #92]	; (8002f00 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8002ea4:	691b      	ldr	r3, [r3, #16]
 8002ea6:	687a      	ldr	r2, [r7, #4]
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	61fb      	str	r3, [r7, #28]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	61bb      	str	r3, [r7, #24]
 8002eb4:	e00b      	b.n	8002ece <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8002eb6:	69bb      	ldr	r3, [r7, #24]
 8002eb8:	b2da      	uxtb	r2, r3
 8002eba:	69fb      	ldr	r3, [r7, #28]
 8002ebc:	1c59      	adds	r1, r3, #1
 8002ebe:	61f9      	str	r1, [r7, #28]
 8002ec0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002ec4:	b2d2      	uxtb	r2, r2
 8002ec6:	701a      	strb	r2, [r3, #0]
 8002ec8:	69bb      	ldr	r3, [r7, #24]
 8002eca:	09db      	lsrs	r3, r3, #7
 8002ecc:	61bb      	str	r3, [r7, #24]
 8002ece:	69bb      	ldr	r3, [r7, #24]
 8002ed0:	2b7f      	cmp	r3, #127	; 0x7f
 8002ed2:	d8f0      	bhi.n	8002eb6 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8002ed4:	69fb      	ldr	r3, [r7, #28]
 8002ed6:	1c5a      	adds	r2, r3, #1
 8002ed8:	61fa      	str	r2, [r7, #28]
 8002eda:	69ba      	ldr	r2, [r7, #24]
 8002edc:	b2d2      	uxtb	r2, r2
 8002ede:	701a      	strb	r2, [r3, #0]
 8002ee0:	69fb      	ldr	r3, [r7, #28]
 8002ee2:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8002ee4:	2206      	movs	r2, #6
 8002ee6:	68f9      	ldr	r1, [r7, #12]
 8002ee8:	6938      	ldr	r0, [r7, #16]
 8002eea:	f7ff fa6f 	bl	80023cc <_SendPacket>
  RECORD_END();
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	f383 8811 	msr	BASEPRI, r3
}
 8002ef4:	bf00      	nop
 8002ef6:	3720      	adds	r7, #32
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	24005b90 	.word	0x24005b90
 8002f00:	24005b60 	.word	0x24005b60

08002f04 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b08c      	sub	sp, #48	; 0x30
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8002f0e:	4b3b      	ldr	r3, [pc, #236]	; (8002ffc <SEGGER_SYSVIEW_SendModule+0xf8>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d06d      	beq.n	8002ff2 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 8002f16:	4b39      	ldr	r3, [pc, #228]	; (8002ffc <SEGGER_SYSVIEW_SendModule+0xf8>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002f20:	e008      	b.n	8002f34 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8002f22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f24:	691b      	ldr	r3, [r3, #16]
 8002f26:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8002f28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d007      	beq.n	8002f3e <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8002f2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f30:	3301      	adds	r3, #1
 8002f32:	62bb      	str	r3, [r7, #40]	; 0x28
 8002f34:	79fb      	ldrb	r3, [r7, #7]
 8002f36:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002f38:	429a      	cmp	r2, r3
 8002f3a:	d3f2      	bcc.n	8002f22 <SEGGER_SYSVIEW_SendModule+0x1e>
 8002f3c:	e000      	b.n	8002f40 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8002f3e:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8002f40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d055      	beq.n	8002ff2 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8002f46:	f3ef 8311 	mrs	r3, BASEPRI
 8002f4a:	f04f 0120 	mov.w	r1, #32
 8002f4e:	f381 8811 	msr	BASEPRI, r1
 8002f52:	617b      	str	r3, [r7, #20]
 8002f54:	482a      	ldr	r0, [pc, #168]	; (8003000 <SEGGER_SYSVIEW_SendModule+0xfc>)
 8002f56:	f7ff f947 	bl	80021e8 <_PreparePacket>
 8002f5a:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	627b      	str	r3, [r7, #36]	; 0x24
 8002f64:	79fb      	ldrb	r3, [r7, #7]
 8002f66:	623b      	str	r3, [r7, #32]
 8002f68:	e00b      	b.n	8002f82 <SEGGER_SYSVIEW_SendModule+0x7e>
 8002f6a:	6a3b      	ldr	r3, [r7, #32]
 8002f6c:	b2da      	uxtb	r2, r3
 8002f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f70:	1c59      	adds	r1, r3, #1
 8002f72:	6279      	str	r1, [r7, #36]	; 0x24
 8002f74:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002f78:	b2d2      	uxtb	r2, r2
 8002f7a:	701a      	strb	r2, [r3, #0]
 8002f7c:	6a3b      	ldr	r3, [r7, #32]
 8002f7e:	09db      	lsrs	r3, r3, #7
 8002f80:	623b      	str	r3, [r7, #32]
 8002f82:	6a3b      	ldr	r3, [r7, #32]
 8002f84:	2b7f      	cmp	r3, #127	; 0x7f
 8002f86:	d8f0      	bhi.n	8002f6a <SEGGER_SYSVIEW_SendModule+0x66>
 8002f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f8a:	1c5a      	adds	r2, r3, #1
 8002f8c:	627a      	str	r2, [r7, #36]	; 0x24
 8002f8e:	6a3a      	ldr	r2, [r7, #32]
 8002f90:	b2d2      	uxtb	r2, r2
 8002f92:	701a      	strb	r2, [r3, #0]
 8002f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f96:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	61fb      	str	r3, [r7, #28]
 8002f9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	61bb      	str	r3, [r7, #24]
 8002fa2:	e00b      	b.n	8002fbc <SEGGER_SYSVIEW_SendModule+0xb8>
 8002fa4:	69bb      	ldr	r3, [r7, #24]
 8002fa6:	b2da      	uxtb	r2, r3
 8002fa8:	69fb      	ldr	r3, [r7, #28]
 8002faa:	1c59      	adds	r1, r3, #1
 8002fac:	61f9      	str	r1, [r7, #28]
 8002fae:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002fb2:	b2d2      	uxtb	r2, r2
 8002fb4:	701a      	strb	r2, [r3, #0]
 8002fb6:	69bb      	ldr	r3, [r7, #24]
 8002fb8:	09db      	lsrs	r3, r3, #7
 8002fba:	61bb      	str	r3, [r7, #24]
 8002fbc:	69bb      	ldr	r3, [r7, #24]
 8002fbe:	2b7f      	cmp	r3, #127	; 0x7f
 8002fc0:	d8f0      	bhi.n	8002fa4 <SEGGER_SYSVIEW_SendModule+0xa0>
 8002fc2:	69fb      	ldr	r3, [r7, #28]
 8002fc4:	1c5a      	adds	r2, r3, #1
 8002fc6:	61fa      	str	r2, [r7, #28]
 8002fc8:	69ba      	ldr	r2, [r7, #24]
 8002fca:	b2d2      	uxtb	r2, r2
 8002fcc:	701a      	strb	r2, [r3, #0]
 8002fce:	69fb      	ldr	r3, [r7, #28]
 8002fd0:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8002fd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	2280      	movs	r2, #128	; 0x80
 8002fd8:	4619      	mov	r1, r3
 8002fda:	68f8      	ldr	r0, [r7, #12]
 8002fdc:	f7ff f8b4 	bl	8002148 <_EncodeStr>
 8002fe0:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8002fe2:	2216      	movs	r2, #22
 8002fe4:	68f9      	ldr	r1, [r7, #12]
 8002fe6:	6938      	ldr	r0, [r7, #16]
 8002fe8:	f7ff f9f0 	bl	80023cc <_SendPacket>
      RECORD_END();
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 8002ff2:	bf00      	nop
 8002ff4:	3730      	adds	r7, #48	; 0x30
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	24005b88 	.word	0x24005b88
 8003000:	24005b90 	.word	0x24005b90

08003004 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8003004:	b580      	push	{r7, lr}
 8003006:	b082      	sub	sp, #8
 8003008:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800300a:	4b0c      	ldr	r3, [pc, #48]	; (800303c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d00f      	beq.n	8003032 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8003012:	4b0a      	ldr	r3, [pc, #40]	; (800303c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	68db      	ldr	r3, [r3, #12]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d002      	beq.n	8003026 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	68db      	ldr	r3, [r3, #12]
 8003024:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	691b      	ldr	r3, [r3, #16]
 800302a:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d1f2      	bne.n	8003018 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8003032:	bf00      	nop
 8003034:	3708      	adds	r7, #8
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	24005b88 	.word	0x24005b88

08003040 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8003040:	b580      	push	{r7, lr}
 8003042:	b086      	sub	sp, #24
 8003044:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8003046:	f3ef 8311 	mrs	r3, BASEPRI
 800304a:	f04f 0120 	mov.w	r1, #32
 800304e:	f381 8811 	msr	BASEPRI, r1
 8003052:	60fb      	str	r3, [r7, #12]
 8003054:	4817      	ldr	r0, [pc, #92]	; (80030b4 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8003056:	f7ff f8c7 	bl	80021e8 <_PreparePacket>
 800305a:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800305c:	68bb      	ldr	r3, [r7, #8]
 800305e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	617b      	str	r3, [r7, #20]
 8003064:	4b14      	ldr	r3, [pc, #80]	; (80030b8 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8003066:	781b      	ldrb	r3, [r3, #0]
 8003068:	613b      	str	r3, [r7, #16]
 800306a:	e00b      	b.n	8003084 <SEGGER_SYSVIEW_SendNumModules+0x44>
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	b2da      	uxtb	r2, r3
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	1c59      	adds	r1, r3, #1
 8003074:	6179      	str	r1, [r7, #20]
 8003076:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800307a:	b2d2      	uxtb	r2, r2
 800307c:	701a      	strb	r2, [r3, #0]
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	09db      	lsrs	r3, r3, #7
 8003082:	613b      	str	r3, [r7, #16]
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	2b7f      	cmp	r3, #127	; 0x7f
 8003088:	d8f0      	bhi.n	800306c <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	1c5a      	adds	r2, r3, #1
 800308e:	617a      	str	r2, [r7, #20]
 8003090:	693a      	ldr	r2, [r7, #16]
 8003092:	b2d2      	uxtb	r2, r2
 8003094:	701a      	strb	r2, [r3, #0]
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800309a:	221b      	movs	r2, #27
 800309c:	6879      	ldr	r1, [r7, #4]
 800309e:	68b8      	ldr	r0, [r7, #8]
 80030a0:	f7ff f994 	bl	80023cc <_SendPacket>
  RECORD_END();
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	f383 8811 	msr	BASEPRI, r3
}
 80030aa:	bf00      	nop
 80030ac:	3718      	adds	r7, #24
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}
 80030b2:	bf00      	nop
 80030b4:	24005b90 	.word	0x24005b90
 80030b8:	24005b8c 	.word	0x24005b8c

080030bc <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 80030bc:	b580      	push	{r7, lr}
 80030be:	b08a      	sub	sp, #40	; 0x28
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80030c4:	f3ef 8311 	mrs	r3, BASEPRI
 80030c8:	f04f 0120 	mov.w	r1, #32
 80030cc:	f381 8811 	msr	BASEPRI, r1
 80030d0:	617b      	str	r3, [r7, #20]
 80030d2:	4827      	ldr	r0, [pc, #156]	; (8003170 <SEGGER_SYSVIEW_Warn+0xb4>)
 80030d4:	f7ff f888 	bl	80021e8 <_PreparePacket>
 80030d8:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80030da:	2280      	movs	r2, #128	; 0x80
 80030dc:	6879      	ldr	r1, [r7, #4]
 80030de:	6938      	ldr	r0, [r7, #16]
 80030e0:	f7ff f832 	bl	8002148 <_EncodeStr>
 80030e4:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	627b      	str	r3, [r7, #36]	; 0x24
 80030ea:	2301      	movs	r3, #1
 80030ec:	623b      	str	r3, [r7, #32]
 80030ee:	e00b      	b.n	8003108 <SEGGER_SYSVIEW_Warn+0x4c>
 80030f0:	6a3b      	ldr	r3, [r7, #32]
 80030f2:	b2da      	uxtb	r2, r3
 80030f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f6:	1c59      	adds	r1, r3, #1
 80030f8:	6279      	str	r1, [r7, #36]	; 0x24
 80030fa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80030fe:	b2d2      	uxtb	r2, r2
 8003100:	701a      	strb	r2, [r3, #0]
 8003102:	6a3b      	ldr	r3, [r7, #32]
 8003104:	09db      	lsrs	r3, r3, #7
 8003106:	623b      	str	r3, [r7, #32]
 8003108:	6a3b      	ldr	r3, [r7, #32]
 800310a:	2b7f      	cmp	r3, #127	; 0x7f
 800310c:	d8f0      	bhi.n	80030f0 <SEGGER_SYSVIEW_Warn+0x34>
 800310e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003110:	1c5a      	adds	r2, r3, #1
 8003112:	627a      	str	r2, [r7, #36]	; 0x24
 8003114:	6a3a      	ldr	r2, [r7, #32]
 8003116:	b2d2      	uxtb	r2, r2
 8003118:	701a      	strb	r2, [r3, #0]
 800311a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800311c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	61fb      	str	r3, [r7, #28]
 8003122:	2300      	movs	r3, #0
 8003124:	61bb      	str	r3, [r7, #24]
 8003126:	e00b      	b.n	8003140 <SEGGER_SYSVIEW_Warn+0x84>
 8003128:	69bb      	ldr	r3, [r7, #24]
 800312a:	b2da      	uxtb	r2, r3
 800312c:	69fb      	ldr	r3, [r7, #28]
 800312e:	1c59      	adds	r1, r3, #1
 8003130:	61f9      	str	r1, [r7, #28]
 8003132:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003136:	b2d2      	uxtb	r2, r2
 8003138:	701a      	strb	r2, [r3, #0]
 800313a:	69bb      	ldr	r3, [r7, #24]
 800313c:	09db      	lsrs	r3, r3, #7
 800313e:	61bb      	str	r3, [r7, #24]
 8003140:	69bb      	ldr	r3, [r7, #24]
 8003142:	2b7f      	cmp	r3, #127	; 0x7f
 8003144:	d8f0      	bhi.n	8003128 <SEGGER_SYSVIEW_Warn+0x6c>
 8003146:	69fb      	ldr	r3, [r7, #28]
 8003148:	1c5a      	adds	r2, r3, #1
 800314a:	61fa      	str	r2, [r7, #28]
 800314c:	69ba      	ldr	r2, [r7, #24]
 800314e:	b2d2      	uxtb	r2, r2
 8003150:	701a      	strb	r2, [r3, #0]
 8003152:	69fb      	ldr	r3, [r7, #28]
 8003154:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8003156:	221a      	movs	r2, #26
 8003158:	68f9      	ldr	r1, [r7, #12]
 800315a:	6938      	ldr	r0, [r7, #16]
 800315c:	f7ff f936 	bl	80023cc <_SendPacket>
  RECORD_END();
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	f383 8811 	msr	BASEPRI, r3
}
 8003166:	bf00      	nop
 8003168:	3728      	adds	r7, #40	; 0x28
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop
 8003170:	24005b90 	.word	0x24005b90

08003174 <_write_r>:
*   Low-level reentrant write function.
*   libc subroutines will use this system routine for output to all files,
*   including stdout.
*   Write data via RTT.
*/
_ssize_t _write_r(struct _reent *r, int file, const void *ptr, size_t len) {
 8003174:	b580      	push	{r7, lr}
 8003176:	b084      	sub	sp, #16
 8003178:	af00      	add	r7, sp, #0
 800317a:	60f8      	str	r0, [r7, #12]
 800317c:	60b9      	str	r1, [r7, #8]
 800317e:	607a      	str	r2, [r7, #4]
 8003180:	603b      	str	r3, [r7, #0]
  (void) file;  /* Not used, avoid warning */
  (void) r;     /* Not used, avoid warning */
  SEGGER_RTT_Write(0, ptr, len);
 8003182:	683a      	ldr	r2, [r7, #0]
 8003184:	6879      	ldr	r1, [r7, #4]
 8003186:	2000      	movs	r0, #0
 8003188:	f7fe fee8 	bl	8001f5c <SEGGER_RTT_Write>
  return len;
 800318c:	683b      	ldr	r3, [r7, #0]
}
 800318e:	4618      	mov	r0, r3
 8003190:	3710      	adds	r7, #16
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}
	...

08003198 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003198:	b590      	push	{r4, r7, lr}
 800319a:	b089      	sub	sp, #36	; 0x24
 800319c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800319e:	f000 fbaf 	bl	8003900 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80031a2:	f000 f86f 	bl	8003284 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80031a6:	f000 f923 	bl	80033f0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80031aa:	f000 f8d5 	bl	8003358 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	user_data = "Start of program\r\n";
 80031ae:	4b2b      	ldr	r3, [pc, #172]	; (800325c <main+0xc4>)
 80031b0:	4a2b      	ldr	r2, [pc, #172]	; (8003260 <main+0xc8>)
 80031b2:	601a      	str	r2, [r3, #0]
	HAL_UART_Transmit(&huart2,(uint8_t*)user_data,strlen(user_data), HAL_MAX_DELAY);
 80031b4:	4b29      	ldr	r3, [pc, #164]	; (800325c <main+0xc4>)
 80031b6:	681c      	ldr	r4, [r3, #0]
 80031b8:	4b28      	ldr	r3, [pc, #160]	; (800325c <main+0xc4>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4618      	mov	r0, r3
 80031be:	f7fd f8d9 	bl	8000374 <strlen>
 80031c2:	4603      	mov	r3, r0
 80031c4:	b29a      	uxth	r2, r3
 80031c6:	f04f 33ff 	mov.w	r3, #4294967295
 80031ca:	4621      	mov	r1, r4
 80031cc:	4825      	ldr	r0, [pc, #148]	; (8003264 <main+0xcc>)
 80031ce:	f003 fd49 	bl	8006c64 <HAL_UART_Transmit>

	// Enable CCYCCNT Counter
	DWT->CTRL |= (1 << 0);
 80031d2:	4b25      	ldr	r3, [pc, #148]	; (8003268 <main+0xd0>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a24      	ldr	r2, [pc, #144]	; (8003268 <main+0xd0>)
 80031d8:	f043 0301 	orr.w	r3, r3, #1
 80031dc:	6013      	str	r3, [r2, #0]


	//Starting SEGGER SYSVIEW
	  SEGGER_SYSVIEW_Conf();
 80031de:	f7fe fb41 	bl	8001864 <SEGGER_SYSVIEW_Conf>
	  SEGGER_SYSVIEW_Start();
 80031e2:	f7ff fae3 	bl	80027ac <SEGGER_SYSVIEW_Start>


  TaskStatus = xTaskCreate(Task_Hello_Handler, "Hello", 100, "Hello TASK", 1, &Task_Hello_Handle);
 80031e6:	f107 0308 	add.w	r3, r7, #8
 80031ea:	9301      	str	r3, [sp, #4]
 80031ec:	2301      	movs	r3, #1
 80031ee:	9300      	str	r3, [sp, #0]
 80031f0:	4b1e      	ldr	r3, [pc, #120]	; (800326c <main+0xd4>)
 80031f2:	2264      	movs	r2, #100	; 0x64
 80031f4:	491e      	ldr	r1, [pc, #120]	; (8003270 <main+0xd8>)
 80031f6:	481f      	ldr	r0, [pc, #124]	; (8003274 <main+0xdc>)
 80031f8:	f7fd fac1 	bl	800077e <xTaskCreate>
 80031fc:	6178      	str	r0, [r7, #20]
  configASSERT(TaskStatus == pdPASS);
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	2b01      	cmp	r3, #1
 8003202:	d00c      	beq.n	800321e <main+0x86>
        __asm volatile
 8003204:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003208:	b672      	cpsid	i
 800320a:	f383 8811 	msr	BASEPRI, r3
 800320e:	f3bf 8f6f 	isb	sy
 8003212:	f3bf 8f4f 	dsb	sy
 8003216:	b662      	cpsie	i
 8003218:	613b      	str	r3, [r7, #16]
    }
 800321a:	bf00      	nop
 800321c:	e7fe      	b.n	800321c <main+0x84>

  TaskStatus = xTaskCreate(Task_World_Handler, "World", 100, "World TASK", 1, &Task_World_Handle);
 800321e:	1d3b      	adds	r3, r7, #4
 8003220:	9301      	str	r3, [sp, #4]
 8003222:	2301      	movs	r3, #1
 8003224:	9300      	str	r3, [sp, #0]
 8003226:	4b14      	ldr	r3, [pc, #80]	; (8003278 <main+0xe0>)
 8003228:	2264      	movs	r2, #100	; 0x64
 800322a:	4914      	ldr	r1, [pc, #80]	; (800327c <main+0xe4>)
 800322c:	4814      	ldr	r0, [pc, #80]	; (8003280 <main+0xe8>)
 800322e:	f7fd faa6 	bl	800077e <xTaskCreate>
 8003232:	6178      	str	r0, [r7, #20]
  configASSERT(TaskStatus == pdPASS);
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	2b01      	cmp	r3, #1
 8003238:	d00c      	beq.n	8003254 <main+0xbc>
        __asm volatile
 800323a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800323e:	b672      	cpsid	i
 8003240:	f383 8811 	msr	BASEPRI, r3
 8003244:	f3bf 8f6f 	isb	sy
 8003248:	f3bf 8f4f 	dsb	sy
 800324c:	b662      	cpsie	i
 800324e:	60fb      	str	r3, [r7, #12]
    }
 8003250:	bf00      	nop
 8003252:	e7fe      	b.n	8003252 <main+0xba>

  // Start FreeRTOS scheduler
  vTaskStartScheduler();
 8003254:	f7fd fbea 	bl	8000a2c <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003258:	e7fe      	b.n	8003258 <main+0xc0>
 800325a:	bf00      	nop
 800325c:	24000008 	.word	0x24000008
 8003260:	08008b1c 	.word	0x08008b1c
 8003264:	24005c74 	.word	0x24005c74
 8003268:	e0001000 	.word	0xe0001000
 800326c:	08008b30 	.word	0x08008b30
 8003270:	08008b3c 	.word	0x08008b3c
 8003274:	080034d1 	.word	0x080034d1
 8003278:	08008b44 	.word	0x08008b44
 800327c:	08008b50 	.word	0x08008b50
 8003280:	08003511 	.word	0x08003511

08003284 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b09c      	sub	sp, #112	; 0x70
 8003288:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800328a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800328e:	224c      	movs	r2, #76	; 0x4c
 8003290:	2100      	movs	r1, #0
 8003292:	4618      	mov	r0, r3
 8003294:	f004 fd98 	bl	8007dc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003298:	1d3b      	adds	r3, r7, #4
 800329a:	2220      	movs	r2, #32
 800329c:	2100      	movs	r1, #0
 800329e:	4618      	mov	r0, r3
 80032a0:	f004 fd92 	bl	8007dc8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80032a4:	2002      	movs	r0, #2
 80032a6:	f000 fe3d 	bl	8003f24 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80032aa:	2300      	movs	r3, #0
 80032ac:	603b      	str	r3, [r7, #0]
 80032ae:	4b28      	ldr	r3, [pc, #160]	; (8003350 <SystemClock_Config+0xcc>)
 80032b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032b2:	4a27      	ldr	r2, [pc, #156]	; (8003350 <SystemClock_Config+0xcc>)
 80032b4:	f023 0301 	bic.w	r3, r3, #1
 80032b8:	62d3      	str	r3, [r2, #44]	; 0x2c
 80032ba:	4b25      	ldr	r3, [pc, #148]	; (8003350 <SystemClock_Config+0xcc>)
 80032bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032be:	f003 0301 	and.w	r3, r3, #1
 80032c2:	603b      	str	r3, [r7, #0]
 80032c4:	4b23      	ldr	r3, [pc, #140]	; (8003354 <SystemClock_Config+0xd0>)
 80032c6:	699b      	ldr	r3, [r3, #24]
 80032c8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80032cc:	4a21      	ldr	r2, [pc, #132]	; (8003354 <SystemClock_Config+0xd0>)
 80032ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80032d2:	6193      	str	r3, [r2, #24]
 80032d4:	4b1f      	ldr	r3, [pc, #124]	; (8003354 <SystemClock_Config+0xd0>)
 80032d6:	699b      	ldr	r3, [r3, #24]
 80032d8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80032dc:	603b      	str	r3, [r7, #0]
 80032de:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80032e0:	bf00      	nop
 80032e2:	4b1c      	ldr	r3, [pc, #112]	; (8003354 <SystemClock_Config+0xd0>)
 80032e4:	699b      	ldr	r3, [r3, #24]
 80032e6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80032ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80032ee:	d1f8      	bne.n	80032e2 <SystemClock_Config+0x5e>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80032f0:	2301      	movs	r3, #1
 80032f2:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80032f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80032f8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80032fa:	2300      	movs	r3, #0
 80032fc:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80032fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003302:	4618      	mov	r0, r3
 8003304:	f000 fe48 	bl	8003f98 <HAL_RCC_OscConfig>
 8003308:	4603      	mov	r3, r0
 800330a:	2b00      	cmp	r3, #0
 800330c:	d001      	beq.n	8003312 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800330e:	f000 f931 	bl	8003574 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003312:	233f      	movs	r3, #63	; 0x3f
 8003314:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8003316:	2302      	movs	r3, #2
 8003318:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800331a:	2300      	movs	r3, #0
 800331c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800331e:	2300      	movs	r3, #0
 8003320:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8003322:	2300      	movs	r3, #0
 8003324:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8003326:	2340      	movs	r3, #64	; 0x40
 8003328:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 800332a:	2300      	movs	r3, #0
 800332c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800332e:	2300      	movs	r3, #0
 8003330:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003332:	1d3b      	adds	r3, r7, #4
 8003334:	2100      	movs	r1, #0
 8003336:	4618      	mov	r0, r3
 8003338:	f001 fa3c 	bl	80047b4 <HAL_RCC_ClockConfig>
 800333c:	4603      	mov	r3, r0
 800333e:	2b00      	cmp	r3, #0
 8003340:	d001      	beq.n	8003346 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8003342:	f000 f917 	bl	8003574 <Error_Handler>
  }
}
 8003346:	bf00      	nop
 8003348:	3770      	adds	r7, #112	; 0x70
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}
 800334e:	bf00      	nop
 8003350:	58000400 	.word	0x58000400
 8003354:	58024800 	.word	0x58024800

08003358 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800335c:	4b22      	ldr	r3, [pc, #136]	; (80033e8 <MX_USART2_UART_Init+0x90>)
 800335e:	4a23      	ldr	r2, [pc, #140]	; (80033ec <MX_USART2_UART_Init+0x94>)
 8003360:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003362:	4b21      	ldr	r3, [pc, #132]	; (80033e8 <MX_USART2_UART_Init+0x90>)
 8003364:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003368:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800336a:	4b1f      	ldr	r3, [pc, #124]	; (80033e8 <MX_USART2_UART_Init+0x90>)
 800336c:	2200      	movs	r2, #0
 800336e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003370:	4b1d      	ldr	r3, [pc, #116]	; (80033e8 <MX_USART2_UART_Init+0x90>)
 8003372:	2200      	movs	r2, #0
 8003374:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003376:	4b1c      	ldr	r3, [pc, #112]	; (80033e8 <MX_USART2_UART_Init+0x90>)
 8003378:	2200      	movs	r2, #0
 800337a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800337c:	4b1a      	ldr	r3, [pc, #104]	; (80033e8 <MX_USART2_UART_Init+0x90>)
 800337e:	220c      	movs	r2, #12
 8003380:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003382:	4b19      	ldr	r3, [pc, #100]	; (80033e8 <MX_USART2_UART_Init+0x90>)
 8003384:	2200      	movs	r2, #0
 8003386:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003388:	4b17      	ldr	r3, [pc, #92]	; (80033e8 <MX_USART2_UART_Init+0x90>)
 800338a:	2200      	movs	r2, #0
 800338c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800338e:	4b16      	ldr	r3, [pc, #88]	; (80033e8 <MX_USART2_UART_Init+0x90>)
 8003390:	2200      	movs	r2, #0
 8003392:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003394:	4b14      	ldr	r3, [pc, #80]	; (80033e8 <MX_USART2_UART_Init+0x90>)
 8003396:	2200      	movs	r2, #0
 8003398:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800339a:	4b13      	ldr	r3, [pc, #76]	; (80033e8 <MX_USART2_UART_Init+0x90>)
 800339c:	2200      	movs	r2, #0
 800339e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80033a0:	4811      	ldr	r0, [pc, #68]	; (80033e8 <MX_USART2_UART_Init+0x90>)
 80033a2:	f003 fc0f 	bl	8006bc4 <HAL_UART_Init>
 80033a6:	4603      	mov	r3, r0
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d001      	beq.n	80033b0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80033ac:	f000 f8e2 	bl	8003574 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80033b0:	2100      	movs	r1, #0
 80033b2:	480d      	ldr	r0, [pc, #52]	; (80033e8 <MX_USART2_UART_Init+0x90>)
 80033b4:	f004 fbfc 	bl	8007bb0 <HAL_UARTEx_SetTxFifoThreshold>
 80033b8:	4603      	mov	r3, r0
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d001      	beq.n	80033c2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80033be:	f000 f8d9 	bl	8003574 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80033c2:	2100      	movs	r1, #0
 80033c4:	4808      	ldr	r0, [pc, #32]	; (80033e8 <MX_USART2_UART_Init+0x90>)
 80033c6:	f004 fc31 	bl	8007c2c <HAL_UARTEx_SetRxFifoThreshold>
 80033ca:	4603      	mov	r3, r0
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d001      	beq.n	80033d4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80033d0:	f000 f8d0 	bl	8003574 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80033d4:	4804      	ldr	r0, [pc, #16]	; (80033e8 <MX_USART2_UART_Init+0x90>)
 80033d6:	f004 fbb2 	bl	8007b3e <HAL_UARTEx_DisableFifoMode>
 80033da:	4603      	mov	r3, r0
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d001      	beq.n	80033e4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80033e0:	f000 f8c8 	bl	8003574 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80033e4:	bf00      	nop
 80033e6:	bd80      	pop	{r7, pc}
 80033e8:	24005c74 	.word	0x24005c74
 80033ec:	40004400 	.word	0x40004400

080033f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b08a      	sub	sp, #40	; 0x28
 80033f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033f6:	f107 0314 	add.w	r3, r7, #20
 80033fa:	2200      	movs	r2, #0
 80033fc:	601a      	str	r2, [r3, #0]
 80033fe:	605a      	str	r2, [r3, #4]
 8003400:	609a      	str	r2, [r3, #8]
 8003402:	60da      	str	r2, [r3, #12]
 8003404:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003406:	4b30      	ldr	r3, [pc, #192]	; (80034c8 <MX_GPIO_Init+0xd8>)
 8003408:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800340c:	4a2e      	ldr	r2, [pc, #184]	; (80034c8 <MX_GPIO_Init+0xd8>)
 800340e:	f043 0304 	orr.w	r3, r3, #4
 8003412:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003416:	4b2c      	ldr	r3, [pc, #176]	; (80034c8 <MX_GPIO_Init+0xd8>)
 8003418:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800341c:	f003 0304 	and.w	r3, r3, #4
 8003420:	613b      	str	r3, [r7, #16]
 8003422:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003424:	4b28      	ldr	r3, [pc, #160]	; (80034c8 <MX_GPIO_Init+0xd8>)
 8003426:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800342a:	4a27      	ldr	r2, [pc, #156]	; (80034c8 <MX_GPIO_Init+0xd8>)
 800342c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003430:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003434:	4b24      	ldr	r3, [pc, #144]	; (80034c8 <MX_GPIO_Init+0xd8>)
 8003436:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800343a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800343e:	60fb      	str	r3, [r7, #12]
 8003440:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003442:	4b21      	ldr	r3, [pc, #132]	; (80034c8 <MX_GPIO_Init+0xd8>)
 8003444:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003448:	4a1f      	ldr	r2, [pc, #124]	; (80034c8 <MX_GPIO_Init+0xd8>)
 800344a:	f043 0301 	orr.w	r3, r3, #1
 800344e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003452:	4b1d      	ldr	r3, [pc, #116]	; (80034c8 <MX_GPIO_Init+0xd8>)
 8003454:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003458:	f003 0301 	and.w	r3, r3, #1
 800345c:	60bb      	str	r3, [r7, #8]
 800345e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003460:	4b19      	ldr	r3, [pc, #100]	; (80034c8 <MX_GPIO_Init+0xd8>)
 8003462:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003466:	4a18      	ldr	r2, [pc, #96]	; (80034c8 <MX_GPIO_Init+0xd8>)
 8003468:	f043 0302 	orr.w	r3, r3, #2
 800346c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003470:	4b15      	ldr	r3, [pc, #84]	; (80034c8 <MX_GPIO_Init+0xd8>)
 8003472:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003476:	f003 0302 	and.w	r3, r3, #2
 800347a:	607b      	str	r3, [r7, #4]
 800347c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 800347e:	2200      	movs	r2, #0
 8003480:	2101      	movs	r1, #1
 8003482:	4812      	ldr	r0, [pc, #72]	; (80034cc <MX_GPIO_Init+0xdc>)
 8003484:	f000 fd34 	bl	8003ef0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003488:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800348c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800348e:	2300      	movs	r3, #0
 8003490:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003492:	2300      	movs	r3, #0
 8003494:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003496:	f107 0314 	add.w	r3, r7, #20
 800349a:	4619      	mov	r1, r3
 800349c:	480b      	ldr	r0, [pc, #44]	; (80034cc <MX_GPIO_Init+0xdc>)
 800349e:	f000 fb77 	bl	8003b90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80034a2:	2301      	movs	r3, #1
 80034a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034a6:	2301      	movs	r3, #1
 80034a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034aa:	2300      	movs	r3, #0
 80034ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034ae:	2300      	movs	r3, #0
 80034b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80034b2:	f107 0314 	add.w	r3, r7, #20
 80034b6:	4619      	mov	r1, r3
 80034b8:	4804      	ldr	r0, [pc, #16]	; (80034cc <MX_GPIO_Init+0xdc>)
 80034ba:	f000 fb69 	bl	8003b90 <HAL_GPIO_Init>

}
 80034be:	bf00      	nop
 80034c0:	3728      	adds	r7, #40	; 0x28
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	bf00      	nop
 80034c8:	58024400 	.word	0x58024400
 80034cc:	58020800 	.word	0x58020800

080034d0 <Task_Hello_Handler>:

/* USER CODE BEGIN 4 */
static void Task_Hello_Handler(void* parameters)
{
 80034d0:	b590      	push	{r4, r7, lr}
 80034d2:	b083      	sub	sp, #12
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
	while(1)
	{
		user_data = "Hello -\r\n";
 80034d8:	4b0a      	ldr	r3, [pc, #40]	; (8003504 <Task_Hello_Handler+0x34>)
 80034da:	4a0b      	ldr	r2, [pc, #44]	; (8003508 <Task_Hello_Handler+0x38>)
 80034dc:	601a      	str	r2, [r3, #0]
		HAL_UART_Transmit(&huart2,(uint8_t*)user_data,strlen(user_data), HAL_MAX_DELAY);
 80034de:	4b09      	ldr	r3, [pc, #36]	; (8003504 <Task_Hello_Handler+0x34>)
 80034e0:	681c      	ldr	r4, [r3, #0]
 80034e2:	4b08      	ldr	r3, [pc, #32]	; (8003504 <Task_Hello_Handler+0x34>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4618      	mov	r0, r3
 80034e8:	f7fc ff44 	bl	8000374 <strlen>
 80034ec:	4603      	mov	r3, r0
 80034ee:	b29a      	uxth	r2, r3
 80034f0:	f04f 33ff 	mov.w	r3, #4294967295
 80034f4:	4621      	mov	r1, r4
 80034f6:	4805      	ldr	r0, [pc, #20]	; (800350c <Task_Hello_Handler+0x3c>)
 80034f8:	f003 fbb4 	bl	8006c64 <HAL_UART_Transmit>
		printf("%s\n", (char*)parameters);
 80034fc:	6878      	ldr	r0, [r7, #4]
 80034fe:	f004 fcd9 	bl	8007eb4 <puts>
		user_data = "Hello -\r\n";
 8003502:	e7e9      	b.n	80034d8 <Task_Hello_Handler+0x8>
 8003504:	24000008 	.word	0x24000008
 8003508:	08008b58 	.word	0x08008b58
 800350c:	24005c74 	.word	0x24005c74

08003510 <Task_World_Handler>:
		//taskYIELD();
	}
}

static void Task_World_Handler(void* parameters)
{
 8003510:	b590      	push	{r4, r7, lr}
 8003512:	b083      	sub	sp, #12
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
	while(1)
	{
		user_data = "World **\r\n";
 8003518:	4b0a      	ldr	r3, [pc, #40]	; (8003544 <Task_World_Handler+0x34>)
 800351a:	4a0b      	ldr	r2, [pc, #44]	; (8003548 <Task_World_Handler+0x38>)
 800351c:	601a      	str	r2, [r3, #0]
		HAL_UART_Transmit(&huart2,(uint8_t*)user_data,strlen(user_data), HAL_MAX_DELAY);
 800351e:	4b09      	ldr	r3, [pc, #36]	; (8003544 <Task_World_Handler+0x34>)
 8003520:	681c      	ldr	r4, [r3, #0]
 8003522:	4b08      	ldr	r3, [pc, #32]	; (8003544 <Task_World_Handler+0x34>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4618      	mov	r0, r3
 8003528:	f7fc ff24 	bl	8000374 <strlen>
 800352c:	4603      	mov	r3, r0
 800352e:	b29a      	uxth	r2, r3
 8003530:	f04f 33ff 	mov.w	r3, #4294967295
 8003534:	4621      	mov	r1, r4
 8003536:	4805      	ldr	r0, [pc, #20]	; (800354c <Task_World_Handler+0x3c>)
 8003538:	f003 fb94 	bl	8006c64 <HAL_UART_Transmit>
		printf("%s\n", (char*)parameters);
 800353c:	6878      	ldr	r0, [r7, #4]
 800353e:	f004 fcb9 	bl	8007eb4 <puts>
		user_data = "World **\r\n";
 8003542:	e7e9      	b.n	8003518 <Task_World_Handler+0x8>
 8003544:	24000008 	.word	0x24000008
 8003548:	08008b64 	.word	0x08008b64
 800354c:	24005c74 	.word	0x24005c74

08003550 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b082      	sub	sp, #8
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a04      	ldr	r2, [pc, #16]	; (8003570 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d101      	bne.n	8003566 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003562:	f000 fa09 	bl	8003978 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003566:	bf00      	nop
 8003568:	3708      	adds	r7, #8
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}
 800356e:	bf00      	nop
 8003570:	40001000 	.word	0x40001000

08003574 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003574:	b480      	push	{r7}
 8003576:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003578:	b672      	cpsid	i
}
 800357a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800357c:	e7fe      	b.n	800357c <Error_Handler+0x8>
	...

08003580 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003580:	b480      	push	{r7}
 8003582:	b083      	sub	sp, #12
 8003584:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003586:	4b0a      	ldr	r3, [pc, #40]	; (80035b0 <HAL_MspInit+0x30>)
 8003588:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800358c:	4a08      	ldr	r2, [pc, #32]	; (80035b0 <HAL_MspInit+0x30>)
 800358e:	f043 0302 	orr.w	r3, r3, #2
 8003592:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8003596:	4b06      	ldr	r3, [pc, #24]	; (80035b0 <HAL_MspInit+0x30>)
 8003598:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800359c:	f003 0302 	and.w	r3, r3, #2
 80035a0:	607b      	str	r3, [r7, #4]
 80035a2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80035a4:	bf00      	nop
 80035a6:	370c      	adds	r7, #12
 80035a8:	46bd      	mov	sp, r7
 80035aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ae:	4770      	bx	lr
 80035b0:	58024400 	.word	0x58024400

080035b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b0b8      	sub	sp, #224	; 0xe0
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035bc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80035c0:	2200      	movs	r2, #0
 80035c2:	601a      	str	r2, [r3, #0]
 80035c4:	605a      	str	r2, [r3, #4]
 80035c6:	609a      	str	r2, [r3, #8]
 80035c8:	60da      	str	r2, [r3, #12]
 80035ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80035cc:	f107 0310 	add.w	r3, r7, #16
 80035d0:	22bc      	movs	r2, #188	; 0xbc
 80035d2:	2100      	movs	r1, #0
 80035d4:	4618      	mov	r0, r3
 80035d6:	f004 fbf7 	bl	8007dc8 <memset>
  if(huart->Instance==USART2)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a24      	ldr	r2, [pc, #144]	; (8003670 <HAL_UART_MspInit+0xbc>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d141      	bne.n	8003668 <HAL_UART_MspInit+0xb4>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80035e4:	2302      	movs	r3, #2
 80035e6:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80035e8:	2300      	movs	r3, #0
 80035ea:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80035ee:	f107 0310 	add.w	r3, r7, #16
 80035f2:	4618      	mov	r0, r3
 80035f4:	f001 fcac 	bl	8004f50 <HAL_RCCEx_PeriphCLKConfig>
 80035f8:	4603      	mov	r3, r0
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d001      	beq.n	8003602 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80035fe:	f7ff ffb9 	bl	8003574 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003602:	4b1c      	ldr	r3, [pc, #112]	; (8003674 <HAL_UART_MspInit+0xc0>)
 8003604:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003608:	4a1a      	ldr	r2, [pc, #104]	; (8003674 <HAL_UART_MspInit+0xc0>)
 800360a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800360e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003612:	4b18      	ldr	r3, [pc, #96]	; (8003674 <HAL_UART_MspInit+0xc0>)
 8003614:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003618:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800361c:	60fb      	str	r3, [r7, #12]
 800361e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003620:	4b14      	ldr	r3, [pc, #80]	; (8003674 <HAL_UART_MspInit+0xc0>)
 8003622:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003626:	4a13      	ldr	r2, [pc, #76]	; (8003674 <HAL_UART_MspInit+0xc0>)
 8003628:	f043 0301 	orr.w	r3, r3, #1
 800362c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003630:	4b10      	ldr	r3, [pc, #64]	; (8003674 <HAL_UART_MspInit+0xc0>)
 8003632:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003636:	f003 0301 	and.w	r3, r3, #1
 800363a:	60bb      	str	r3, [r7, #8]
 800363c:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800363e:	230c      	movs	r3, #12
 8003640:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003644:	2302      	movs	r3, #2
 8003646:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800364a:	2300      	movs	r3, #0
 800364c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003650:	2300      	movs	r3, #0
 8003652:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003656:	2307      	movs	r3, #7
 8003658:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800365c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8003660:	4619      	mov	r1, r3
 8003662:	4805      	ldr	r0, [pc, #20]	; (8003678 <HAL_UART_MspInit+0xc4>)
 8003664:	f000 fa94 	bl	8003b90 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003668:	bf00      	nop
 800366a:	37e0      	adds	r7, #224	; 0xe0
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}
 8003670:	40004400 	.word	0x40004400
 8003674:	58024400 	.word	0x58024400
 8003678:	58020000 	.word	0x58020000

0800367c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b090      	sub	sp, #64	; 0x40
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2b0f      	cmp	r3, #15
 8003688:	d827      	bhi.n	80036da <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0U);
 800368a:	2200      	movs	r2, #0
 800368c:	6879      	ldr	r1, [r7, #4]
 800368e:	2036      	movs	r0, #54	; 0x36
 8003690:	f000 fa56 	bl	8003b40 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003694:	2036      	movs	r0, #54	; 0x36
 8003696:	f000 fa6d 	bl	8003b74 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 800369a:	4a29      	ldr	r2, [pc, #164]	; (8003740 <HAL_InitTick+0xc4>)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80036a0:	4b28      	ldr	r3, [pc, #160]	; (8003744 <HAL_InitTick+0xc8>)
 80036a2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80036a6:	4a27      	ldr	r2, [pc, #156]	; (8003744 <HAL_InitTick+0xc8>)
 80036a8:	f043 0310 	orr.w	r3, r3, #16
 80036ac:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80036b0:	4b24      	ldr	r3, [pc, #144]	; (8003744 <HAL_InitTick+0xc8>)
 80036b2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80036b6:	f003 0310 	and.w	r3, r3, #16
 80036ba:	60fb      	str	r3, [r7, #12]
 80036bc:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80036be:	f107 0210 	add.w	r2, r7, #16
 80036c2:	f107 0314 	add.w	r3, r7, #20
 80036c6:	4611      	mov	r1, r2
 80036c8:	4618      	mov	r0, r3
 80036ca:	f001 fbff 	bl	8004ecc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80036ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036d0:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80036d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d106      	bne.n	80036e6 <HAL_InitTick+0x6a>
 80036d8:	e001      	b.n	80036de <HAL_InitTick+0x62>
    return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e02b      	b.n	8003736 <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80036de:	f001 fbc9 	bl	8004e74 <HAL_RCC_GetPCLK1Freq>
 80036e2:	63f8      	str	r0, [r7, #60]	; 0x3c
 80036e4:	e004      	b.n	80036f0 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80036e6:	f001 fbc5 	bl	8004e74 <HAL_RCC_GetPCLK1Freq>
 80036ea:	4603      	mov	r3, r0
 80036ec:	005b      	lsls	r3, r3, #1
 80036ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80036f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036f2:	4a15      	ldr	r2, [pc, #84]	; (8003748 <HAL_InitTick+0xcc>)
 80036f4:	fba2 2303 	umull	r2, r3, r2, r3
 80036f8:	0c9b      	lsrs	r3, r3, #18
 80036fa:	3b01      	subs	r3, #1
 80036fc:	637b      	str	r3, [r7, #52]	; 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80036fe:	4b13      	ldr	r3, [pc, #76]	; (800374c <HAL_InitTick+0xd0>)
 8003700:	4a13      	ldr	r2, [pc, #76]	; (8003750 <HAL_InitTick+0xd4>)
 8003702:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003704:	4b11      	ldr	r3, [pc, #68]	; (800374c <HAL_InitTick+0xd0>)
 8003706:	f240 32e7 	movw	r2, #999	; 0x3e7
 800370a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800370c:	4a0f      	ldr	r2, [pc, #60]	; (800374c <HAL_InitTick+0xd0>)
 800370e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003710:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003712:	4b0e      	ldr	r3, [pc, #56]	; (800374c <HAL_InitTick+0xd0>)
 8003714:	2200      	movs	r2, #0
 8003716:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003718:	4b0c      	ldr	r3, [pc, #48]	; (800374c <HAL_InitTick+0xd0>)
 800371a:	2200      	movs	r2, #0
 800371c:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800371e:	480b      	ldr	r0, [pc, #44]	; (800374c <HAL_InitTick+0xd0>)
 8003720:	f002 ff7e 	bl	8006620 <HAL_TIM_Base_Init>
 8003724:	4603      	mov	r3, r0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d104      	bne.n	8003734 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800372a:	4808      	ldr	r0, [pc, #32]	; (800374c <HAL_InitTick+0xd0>)
 800372c:	f002 ffda 	bl	80066e4 <HAL_TIM_Base_Start_IT>
 8003730:	4603      	mov	r3, r0
 8003732:	e000      	b.n	8003736 <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8003734:	2301      	movs	r3, #1
}
 8003736:	4618      	mov	r0, r3
 8003738:	3740      	adds	r7, #64	; 0x40
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}
 800373e:	bf00      	nop
 8003740:	24000014 	.word	0x24000014
 8003744:	58024400 	.word	0x58024400
 8003748:	431bde83 	.word	0x431bde83
 800374c:	24005d04 	.word	0x24005d04
 8003750:	40001000 	.word	0x40001000

08003754 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003754:	b480      	push	{r7}
 8003756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003758:	e7fe      	b.n	8003758 <NMI_Handler+0x4>

0800375a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800375a:	b480      	push	{r7}
 800375c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800375e:	e7fe      	b.n	800375e <HardFault_Handler+0x4>

08003760 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003760:	b480      	push	{r7}
 8003762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003764:	e7fe      	b.n	8003764 <MemManage_Handler+0x4>

08003766 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003766:	b480      	push	{r7}
 8003768:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800376a:	e7fe      	b.n	800376a <BusFault_Handler+0x4>

0800376c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800376c:	b480      	push	{r7}
 800376e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003770:	e7fe      	b.n	8003770 <UsageFault_Handler+0x4>

08003772 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003772:	b480      	push	{r7}
 8003774:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003776:	bf00      	nop
 8003778:	46bd      	mov	sp, r7
 800377a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377e:	4770      	bx	lr

08003780 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003784:	4802      	ldr	r0, [pc, #8]	; (8003790 <TIM6_DAC_IRQHandler+0x10>)
 8003786:	f003 f81d 	bl	80067c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800378a:	bf00      	nop
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	24005d04 	.word	0x24005d04

08003794 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003794:	b480      	push	{r7}
 8003796:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003798:	4b39      	ldr	r3, [pc, #228]	; (8003880 <SystemInit+0xec>)
 800379a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800379e:	4a38      	ldr	r2, [pc, #224]	; (8003880 <SystemInit+0xec>)
 80037a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80037a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80037a8:	4b36      	ldr	r3, [pc, #216]	; (8003884 <SystemInit+0xf0>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f003 030f 	and.w	r3, r3, #15
 80037b0:	2b06      	cmp	r3, #6
 80037b2:	d807      	bhi.n	80037c4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80037b4:	4b33      	ldr	r3, [pc, #204]	; (8003884 <SystemInit+0xf0>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f023 030f 	bic.w	r3, r3, #15
 80037bc:	4a31      	ldr	r2, [pc, #196]	; (8003884 <SystemInit+0xf0>)
 80037be:	f043 0307 	orr.w	r3, r3, #7
 80037c2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80037c4:	4b30      	ldr	r3, [pc, #192]	; (8003888 <SystemInit+0xf4>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a2f      	ldr	r2, [pc, #188]	; (8003888 <SystemInit+0xf4>)
 80037ca:	f043 0301 	orr.w	r3, r3, #1
 80037ce:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80037d0:	4b2d      	ldr	r3, [pc, #180]	; (8003888 <SystemInit+0xf4>)
 80037d2:	2200      	movs	r2, #0
 80037d4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80037d6:	4b2c      	ldr	r3, [pc, #176]	; (8003888 <SystemInit+0xf4>)
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	492b      	ldr	r1, [pc, #172]	; (8003888 <SystemInit+0xf4>)
 80037dc:	4b2b      	ldr	r3, [pc, #172]	; (800388c <SystemInit+0xf8>)
 80037de:	4013      	ands	r3, r2
 80037e0:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80037e2:	4b28      	ldr	r3, [pc, #160]	; (8003884 <SystemInit+0xf0>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 0308 	and.w	r3, r3, #8
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d007      	beq.n	80037fe <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80037ee:	4b25      	ldr	r3, [pc, #148]	; (8003884 <SystemInit+0xf0>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f023 030f 	bic.w	r3, r3, #15
 80037f6:	4a23      	ldr	r2, [pc, #140]	; (8003884 <SystemInit+0xf0>)
 80037f8:	f043 0307 	orr.w	r3, r3, #7
 80037fc:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80037fe:	4b22      	ldr	r3, [pc, #136]	; (8003888 <SystemInit+0xf4>)
 8003800:	2200      	movs	r2, #0
 8003802:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8003804:	4b20      	ldr	r3, [pc, #128]	; (8003888 <SystemInit+0xf4>)
 8003806:	2200      	movs	r2, #0
 8003808:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800380a:	4b1f      	ldr	r3, [pc, #124]	; (8003888 <SystemInit+0xf4>)
 800380c:	2200      	movs	r2, #0
 800380e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8003810:	4b1d      	ldr	r3, [pc, #116]	; (8003888 <SystemInit+0xf4>)
 8003812:	4a1f      	ldr	r2, [pc, #124]	; (8003890 <SystemInit+0xfc>)
 8003814:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8003816:	4b1c      	ldr	r3, [pc, #112]	; (8003888 <SystemInit+0xf4>)
 8003818:	4a1e      	ldr	r2, [pc, #120]	; (8003894 <SystemInit+0x100>)
 800381a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800381c:	4b1a      	ldr	r3, [pc, #104]	; (8003888 <SystemInit+0xf4>)
 800381e:	4a1e      	ldr	r2, [pc, #120]	; (8003898 <SystemInit+0x104>)
 8003820:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8003822:	4b19      	ldr	r3, [pc, #100]	; (8003888 <SystemInit+0xf4>)
 8003824:	2200      	movs	r2, #0
 8003826:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8003828:	4b17      	ldr	r3, [pc, #92]	; (8003888 <SystemInit+0xf4>)
 800382a:	4a1b      	ldr	r2, [pc, #108]	; (8003898 <SystemInit+0x104>)
 800382c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800382e:	4b16      	ldr	r3, [pc, #88]	; (8003888 <SystemInit+0xf4>)
 8003830:	2200      	movs	r2, #0
 8003832:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8003834:	4b14      	ldr	r3, [pc, #80]	; (8003888 <SystemInit+0xf4>)
 8003836:	4a18      	ldr	r2, [pc, #96]	; (8003898 <SystemInit+0x104>)
 8003838:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800383a:	4b13      	ldr	r3, [pc, #76]	; (8003888 <SystemInit+0xf4>)
 800383c:	2200      	movs	r2, #0
 800383e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003840:	4b11      	ldr	r3, [pc, #68]	; (8003888 <SystemInit+0xf4>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a10      	ldr	r2, [pc, #64]	; (8003888 <SystemInit+0xf4>)
 8003846:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800384a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800384c:	4b0e      	ldr	r3, [pc, #56]	; (8003888 <SystemInit+0xf4>)
 800384e:	2200      	movs	r2, #0
 8003850:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8003852:	4b12      	ldr	r3, [pc, #72]	; (800389c <SystemInit+0x108>)
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	4b12      	ldr	r3, [pc, #72]	; (80038a0 <SystemInit+0x10c>)
 8003858:	4013      	ands	r3, r2
 800385a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800385e:	d202      	bcs.n	8003866 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8003860:	4b10      	ldr	r3, [pc, #64]	; (80038a4 <SystemInit+0x110>)
 8003862:	2201      	movs	r2, #1
 8003864:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8003866:	4b10      	ldr	r3, [pc, #64]	; (80038a8 <SystemInit+0x114>)
 8003868:	f243 02d2 	movw	r2, #12498	; 0x30d2
 800386c:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800386e:	4b04      	ldr	r3, [pc, #16]	; (8003880 <SystemInit+0xec>)
 8003870:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003874:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8003876:	bf00      	nop
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr
 8003880:	e000ed00 	.word	0xe000ed00
 8003884:	52002000 	.word	0x52002000
 8003888:	58024400 	.word	0x58024400
 800388c:	eaf6ed7f 	.word	0xeaf6ed7f
 8003890:	02020200 	.word	0x02020200
 8003894:	01ff0000 	.word	0x01ff0000
 8003898:	01010280 	.word	0x01010280
 800389c:	5c001000 	.word	0x5c001000
 80038a0:	ffff0000 	.word	0xffff0000
 80038a4:	51008108 	.word	0x51008108
 80038a8:	52004000 	.word	0x52004000

080038ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80038ac:	f8df d034 	ldr.w	sp, [pc, #52]	; 80038e4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80038b0:	f7ff ff70 	bl	8003794 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80038b4:	480c      	ldr	r0, [pc, #48]	; (80038e8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80038b6:	490d      	ldr	r1, [pc, #52]	; (80038ec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80038b8:	4a0d      	ldr	r2, [pc, #52]	; (80038f0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80038ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80038bc:	e002      	b.n	80038c4 <LoopCopyDataInit>

080038be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80038be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80038c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80038c2:	3304      	adds	r3, #4

080038c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80038c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80038c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80038c8:	d3f9      	bcc.n	80038be <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80038ca:	4a0a      	ldr	r2, [pc, #40]	; (80038f4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80038cc:	4c0a      	ldr	r4, [pc, #40]	; (80038f8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80038ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80038d0:	e001      	b.n	80038d6 <LoopFillZerobss>

080038d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80038d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80038d4:	3204      	adds	r2, #4

080038d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80038d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80038d8:	d3fb      	bcc.n	80038d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80038da:	f004 fa33 	bl	8007d44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80038de:	f7ff fc5b 	bl	8003198 <main>
  bx  lr
 80038e2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80038e4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80038e8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80038ec:	24000084 	.word	0x24000084
  ldr r2, =_sidata
 80038f0:	08008c30 	.word	0x08008c30
  ldr r2, =_sbss
 80038f4:	24000084 	.word	0x24000084
  ldr r4, =_ebss
 80038f8:	24005e08 	.word	0x24005e08

080038fc <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80038fc:	e7fe      	b.n	80038fc <ADC3_IRQHandler>
	...

08003900 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b082      	sub	sp, #8
 8003904:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003906:	2003      	movs	r0, #3
 8003908:	f000 f90f 	bl	8003b2a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800390c:	f001 f908 	bl	8004b20 <HAL_RCC_GetSysClockFreq>
 8003910:	4602      	mov	r2, r0
 8003912:	4b15      	ldr	r3, [pc, #84]	; (8003968 <HAL_Init+0x68>)
 8003914:	699b      	ldr	r3, [r3, #24]
 8003916:	0a1b      	lsrs	r3, r3, #8
 8003918:	f003 030f 	and.w	r3, r3, #15
 800391c:	4913      	ldr	r1, [pc, #76]	; (800396c <HAL_Init+0x6c>)
 800391e:	5ccb      	ldrb	r3, [r1, r3]
 8003920:	f003 031f 	and.w	r3, r3, #31
 8003924:	fa22 f303 	lsr.w	r3, r2, r3
 8003928:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800392a:	4b0f      	ldr	r3, [pc, #60]	; (8003968 <HAL_Init+0x68>)
 800392c:	699b      	ldr	r3, [r3, #24]
 800392e:	f003 030f 	and.w	r3, r3, #15
 8003932:	4a0e      	ldr	r2, [pc, #56]	; (800396c <HAL_Init+0x6c>)
 8003934:	5cd3      	ldrb	r3, [r2, r3]
 8003936:	f003 031f 	and.w	r3, r3, #31
 800393a:	687a      	ldr	r2, [r7, #4]
 800393c:	fa22 f303 	lsr.w	r3, r2, r3
 8003940:	4a0b      	ldr	r2, [pc, #44]	; (8003970 <HAL_Init+0x70>)
 8003942:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003944:	4a0b      	ldr	r2, [pc, #44]	; (8003974 <HAL_Init+0x74>)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800394a:	200f      	movs	r0, #15
 800394c:	f7ff fe96 	bl	800367c <HAL_InitTick>
 8003950:	4603      	mov	r3, r0
 8003952:	2b00      	cmp	r3, #0
 8003954:	d001      	beq.n	800395a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e002      	b.n	8003960 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800395a:	f7ff fe11 	bl	8003580 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800395e:	2300      	movs	r3, #0
}
 8003960:	4618      	mov	r0, r3
 8003962:	3708      	adds	r7, #8
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}
 8003968:	58024400 	.word	0x58024400
 800396c:	08008b84 	.word	0x08008b84
 8003970:	24000010 	.word	0x24000010
 8003974:	2400000c 	.word	0x2400000c

08003978 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003978:	b480      	push	{r7}
 800397a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800397c:	4b06      	ldr	r3, [pc, #24]	; (8003998 <HAL_IncTick+0x20>)
 800397e:	781b      	ldrb	r3, [r3, #0]
 8003980:	461a      	mov	r2, r3
 8003982:	4b06      	ldr	r3, [pc, #24]	; (800399c <HAL_IncTick+0x24>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4413      	add	r3, r2
 8003988:	4a04      	ldr	r2, [pc, #16]	; (800399c <HAL_IncTick+0x24>)
 800398a:	6013      	str	r3, [r2, #0]
}
 800398c:	bf00      	nop
 800398e:	46bd      	mov	sp, r7
 8003990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003994:	4770      	bx	lr
 8003996:	bf00      	nop
 8003998:	24000018 	.word	0x24000018
 800399c:	24005d50 	.word	0x24005d50

080039a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80039a0:	b480      	push	{r7}
 80039a2:	af00      	add	r7, sp, #0
  return uwTick;
 80039a4:	4b03      	ldr	r3, [pc, #12]	; (80039b4 <HAL_GetTick+0x14>)
 80039a6:	681b      	ldr	r3, [r3, #0]
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	46bd      	mov	sp, r7
 80039ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b0:	4770      	bx	lr
 80039b2:	bf00      	nop
 80039b4:	24005d50 	.word	0x24005d50

080039b8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80039b8:	b480      	push	{r7}
 80039ba:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80039bc:	4b03      	ldr	r3, [pc, #12]	; (80039cc <HAL_GetREVID+0x14>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	0c1b      	lsrs	r3, r3, #16
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	46bd      	mov	sp, r7
 80039c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ca:	4770      	bx	lr
 80039cc:	5c001000 	.word	0x5c001000

080039d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b085      	sub	sp, #20
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	f003 0307 	and.w	r3, r3, #7
 80039de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039e0:	4b0b      	ldr	r3, [pc, #44]	; (8003a10 <__NVIC_SetPriorityGrouping+0x40>)
 80039e2:	68db      	ldr	r3, [r3, #12]
 80039e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039e6:	68ba      	ldr	r2, [r7, #8]
 80039e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80039ec:	4013      	ands	r3, r2
 80039ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80039f8:	4b06      	ldr	r3, [pc, #24]	; (8003a14 <__NVIC_SetPriorityGrouping+0x44>)
 80039fa:	4313      	orrs	r3, r2
 80039fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80039fe:	4a04      	ldr	r2, [pc, #16]	; (8003a10 <__NVIC_SetPriorityGrouping+0x40>)
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	60d3      	str	r3, [r2, #12]
}
 8003a04:	bf00      	nop
 8003a06:	3714      	adds	r7, #20
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0e:	4770      	bx	lr
 8003a10:	e000ed00 	.word	0xe000ed00
 8003a14:	05fa0000 	.word	0x05fa0000

08003a18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a1c:	4b04      	ldr	r3, [pc, #16]	; (8003a30 <__NVIC_GetPriorityGrouping+0x18>)
 8003a1e:	68db      	ldr	r3, [r3, #12]
 8003a20:	0a1b      	lsrs	r3, r3, #8
 8003a22:	f003 0307 	and.w	r3, r3, #7
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2e:	4770      	bx	lr
 8003a30:	e000ed00 	.word	0xe000ed00

08003a34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b083      	sub	sp, #12
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003a3e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	db0b      	blt.n	8003a5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a46:	88fb      	ldrh	r3, [r7, #6]
 8003a48:	f003 021f 	and.w	r2, r3, #31
 8003a4c:	4907      	ldr	r1, [pc, #28]	; (8003a6c <__NVIC_EnableIRQ+0x38>)
 8003a4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003a52:	095b      	lsrs	r3, r3, #5
 8003a54:	2001      	movs	r0, #1
 8003a56:	fa00 f202 	lsl.w	r2, r0, r2
 8003a5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003a5e:	bf00      	nop
 8003a60:	370c      	adds	r7, #12
 8003a62:	46bd      	mov	sp, r7
 8003a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a68:	4770      	bx	lr
 8003a6a:	bf00      	nop
 8003a6c:	e000e100 	.word	0xe000e100

08003a70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b083      	sub	sp, #12
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	4603      	mov	r3, r0
 8003a78:	6039      	str	r1, [r7, #0]
 8003a7a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003a7c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	db0a      	blt.n	8003a9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	b2da      	uxtb	r2, r3
 8003a88:	490c      	ldr	r1, [pc, #48]	; (8003abc <__NVIC_SetPriority+0x4c>)
 8003a8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003a8e:	0112      	lsls	r2, r2, #4
 8003a90:	b2d2      	uxtb	r2, r2
 8003a92:	440b      	add	r3, r1
 8003a94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a98:	e00a      	b.n	8003ab0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	b2da      	uxtb	r2, r3
 8003a9e:	4908      	ldr	r1, [pc, #32]	; (8003ac0 <__NVIC_SetPriority+0x50>)
 8003aa0:	88fb      	ldrh	r3, [r7, #6]
 8003aa2:	f003 030f 	and.w	r3, r3, #15
 8003aa6:	3b04      	subs	r3, #4
 8003aa8:	0112      	lsls	r2, r2, #4
 8003aaa:	b2d2      	uxtb	r2, r2
 8003aac:	440b      	add	r3, r1
 8003aae:	761a      	strb	r2, [r3, #24]
}
 8003ab0:	bf00      	nop
 8003ab2:	370c      	adds	r7, #12
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aba:	4770      	bx	lr
 8003abc:	e000e100 	.word	0xe000e100
 8003ac0:	e000ed00 	.word	0xe000ed00

08003ac4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b089      	sub	sp, #36	; 0x24
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	60f8      	str	r0, [r7, #12]
 8003acc:	60b9      	str	r1, [r7, #8]
 8003ace:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	f003 0307 	and.w	r3, r3, #7
 8003ad6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ad8:	69fb      	ldr	r3, [r7, #28]
 8003ada:	f1c3 0307 	rsb	r3, r3, #7
 8003ade:	2b04      	cmp	r3, #4
 8003ae0:	bf28      	it	cs
 8003ae2:	2304      	movcs	r3, #4
 8003ae4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ae6:	69fb      	ldr	r3, [r7, #28]
 8003ae8:	3304      	adds	r3, #4
 8003aea:	2b06      	cmp	r3, #6
 8003aec:	d902      	bls.n	8003af4 <NVIC_EncodePriority+0x30>
 8003aee:	69fb      	ldr	r3, [r7, #28]
 8003af0:	3b03      	subs	r3, #3
 8003af2:	e000      	b.n	8003af6 <NVIC_EncodePriority+0x32>
 8003af4:	2300      	movs	r3, #0
 8003af6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003af8:	f04f 32ff 	mov.w	r2, #4294967295
 8003afc:	69bb      	ldr	r3, [r7, #24]
 8003afe:	fa02 f303 	lsl.w	r3, r2, r3
 8003b02:	43da      	mvns	r2, r3
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	401a      	ands	r2, r3
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b0c:	f04f 31ff 	mov.w	r1, #4294967295
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	fa01 f303 	lsl.w	r3, r1, r3
 8003b16:	43d9      	mvns	r1, r3
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b1c:	4313      	orrs	r3, r2
         );
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3724      	adds	r7, #36	; 0x24
 8003b22:	46bd      	mov	sp, r7
 8003b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b28:	4770      	bx	lr

08003b2a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b2a:	b580      	push	{r7, lr}
 8003b2c:	b082      	sub	sp, #8
 8003b2e:	af00      	add	r7, sp, #0
 8003b30:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f7ff ff4c 	bl	80039d0 <__NVIC_SetPriorityGrouping>
}
 8003b38:	bf00      	nop
 8003b3a:	3708      	adds	r7, #8
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}

08003b40 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b086      	sub	sp, #24
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	4603      	mov	r3, r0
 8003b48:	60b9      	str	r1, [r7, #8]
 8003b4a:	607a      	str	r2, [r7, #4]
 8003b4c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003b4e:	f7ff ff63 	bl	8003a18 <__NVIC_GetPriorityGrouping>
 8003b52:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b54:	687a      	ldr	r2, [r7, #4]
 8003b56:	68b9      	ldr	r1, [r7, #8]
 8003b58:	6978      	ldr	r0, [r7, #20]
 8003b5a:	f7ff ffb3 	bl	8003ac4 <NVIC_EncodePriority>
 8003b5e:	4602      	mov	r2, r0
 8003b60:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003b64:	4611      	mov	r1, r2
 8003b66:	4618      	mov	r0, r3
 8003b68:	f7ff ff82 	bl	8003a70 <__NVIC_SetPriority>
}
 8003b6c:	bf00      	nop
 8003b6e:	3718      	adds	r7, #24
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}

08003b74 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b082      	sub	sp, #8
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b7e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003b82:	4618      	mov	r0, r3
 8003b84:	f7ff ff56 	bl	8003a34 <__NVIC_EnableIRQ>
}
 8003b88:	bf00      	nop
 8003b8a:	3708      	adds	r7, #8
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}

08003b90 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b089      	sub	sp, #36	; 0x24
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
 8003b98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003b9e:	4b89      	ldr	r3, [pc, #548]	; (8003dc4 <HAL_GPIO_Init+0x234>)
 8003ba0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003ba2:	e194      	b.n	8003ece <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	681a      	ldr	r2, [r3, #0]
 8003ba8:	2101      	movs	r1, #1
 8003baa:	69fb      	ldr	r3, [r7, #28]
 8003bac:	fa01 f303 	lsl.w	r3, r1, r3
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	f000 8186 	beq.w	8003ec8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d00b      	beq.n	8003bdc <HAL_GPIO_Init+0x4c>
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	2b02      	cmp	r3, #2
 8003bca:	d007      	beq.n	8003bdc <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003bd0:	2b11      	cmp	r3, #17
 8003bd2:	d003      	beq.n	8003bdc <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	2b12      	cmp	r3, #18
 8003bda:	d130      	bne.n	8003c3e <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003be2:	69fb      	ldr	r3, [r7, #28]
 8003be4:	005b      	lsls	r3, r3, #1
 8003be6:	2203      	movs	r2, #3
 8003be8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bec:	43db      	mvns	r3, r3
 8003bee:	69ba      	ldr	r2, [r7, #24]
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	68da      	ldr	r2, [r3, #12]
 8003bf8:	69fb      	ldr	r3, [r7, #28]
 8003bfa:	005b      	lsls	r3, r3, #1
 8003bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8003c00:	69ba      	ldr	r2, [r7, #24]
 8003c02:	4313      	orrs	r3, r2
 8003c04:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	69ba      	ldr	r2, [r7, #24]
 8003c0a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003c12:	2201      	movs	r2, #1
 8003c14:	69fb      	ldr	r3, [r7, #28]
 8003c16:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1a:	43db      	mvns	r3, r3
 8003c1c:	69ba      	ldr	r2, [r7, #24]
 8003c1e:	4013      	ands	r3, r2
 8003c20:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	091b      	lsrs	r3, r3, #4
 8003c28:	f003 0201 	and.w	r2, r3, #1
 8003c2c:	69fb      	ldr	r3, [r7, #28]
 8003c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c32:	69ba      	ldr	r2, [r7, #24]
 8003c34:	4313      	orrs	r3, r2
 8003c36:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	69ba      	ldr	r2, [r7, #24]
 8003c3c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	68db      	ldr	r3, [r3, #12]
 8003c42:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	005b      	lsls	r3, r3, #1
 8003c48:	2203      	movs	r2, #3
 8003c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4e:	43db      	mvns	r3, r3
 8003c50:	69ba      	ldr	r2, [r7, #24]
 8003c52:	4013      	ands	r3, r2
 8003c54:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	689a      	ldr	r2, [r3, #8]
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	005b      	lsls	r3, r3, #1
 8003c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c62:	69ba      	ldr	r2, [r7, #24]
 8003c64:	4313      	orrs	r3, r2
 8003c66:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	69ba      	ldr	r2, [r7, #24]
 8003c6c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	2b02      	cmp	r3, #2
 8003c74:	d003      	beq.n	8003c7e <HAL_GPIO_Init+0xee>
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	2b12      	cmp	r3, #18
 8003c7c:	d123      	bne.n	8003cc6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003c7e:	69fb      	ldr	r3, [r7, #28]
 8003c80:	08da      	lsrs	r2, r3, #3
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	3208      	adds	r2, #8
 8003c86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003c8c:	69fb      	ldr	r3, [r7, #28]
 8003c8e:	f003 0307 	and.w	r3, r3, #7
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	220f      	movs	r2, #15
 8003c96:	fa02 f303 	lsl.w	r3, r2, r3
 8003c9a:	43db      	mvns	r3, r3
 8003c9c:	69ba      	ldr	r2, [r7, #24]
 8003c9e:	4013      	ands	r3, r2
 8003ca0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	691a      	ldr	r2, [r3, #16]
 8003ca6:	69fb      	ldr	r3, [r7, #28]
 8003ca8:	f003 0307 	and.w	r3, r3, #7
 8003cac:	009b      	lsls	r3, r3, #2
 8003cae:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb2:	69ba      	ldr	r2, [r7, #24]
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003cb8:	69fb      	ldr	r3, [r7, #28]
 8003cba:	08da      	lsrs	r2, r3, #3
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	3208      	adds	r2, #8
 8003cc0:	69b9      	ldr	r1, [r7, #24]
 8003cc2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003ccc:	69fb      	ldr	r3, [r7, #28]
 8003cce:	005b      	lsls	r3, r3, #1
 8003cd0:	2203      	movs	r2, #3
 8003cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd6:	43db      	mvns	r3, r3
 8003cd8:	69ba      	ldr	r2, [r7, #24]
 8003cda:	4013      	ands	r3, r2
 8003cdc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	f003 0203 	and.w	r2, r3, #3
 8003ce6:	69fb      	ldr	r3, [r7, #28]
 8003ce8:	005b      	lsls	r3, r3, #1
 8003cea:	fa02 f303 	lsl.w	r3, r2, r3
 8003cee:	69ba      	ldr	r2, [r7, #24]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	69ba      	ldr	r2, [r7, #24]
 8003cf8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	f000 80e0 	beq.w	8003ec8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d08:	4b2f      	ldr	r3, [pc, #188]	; (8003dc8 <HAL_GPIO_Init+0x238>)
 8003d0a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003d0e:	4a2e      	ldr	r2, [pc, #184]	; (8003dc8 <HAL_GPIO_Init+0x238>)
 8003d10:	f043 0302 	orr.w	r3, r3, #2
 8003d14:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8003d18:	4b2b      	ldr	r3, [pc, #172]	; (8003dc8 <HAL_GPIO_Init+0x238>)
 8003d1a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003d1e:	f003 0302 	and.w	r3, r3, #2
 8003d22:	60fb      	str	r3, [r7, #12]
 8003d24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003d26:	4a29      	ldr	r2, [pc, #164]	; (8003dcc <HAL_GPIO_Init+0x23c>)
 8003d28:	69fb      	ldr	r3, [r7, #28]
 8003d2a:	089b      	lsrs	r3, r3, #2
 8003d2c:	3302      	adds	r3, #2
 8003d2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003d34:	69fb      	ldr	r3, [r7, #28]
 8003d36:	f003 0303 	and.w	r3, r3, #3
 8003d3a:	009b      	lsls	r3, r3, #2
 8003d3c:	220f      	movs	r2, #15
 8003d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d42:	43db      	mvns	r3, r3
 8003d44:	69ba      	ldr	r2, [r7, #24]
 8003d46:	4013      	ands	r3, r2
 8003d48:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	4a20      	ldr	r2, [pc, #128]	; (8003dd0 <HAL_GPIO_Init+0x240>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d052      	beq.n	8003df8 <HAL_GPIO_Init+0x268>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	4a1f      	ldr	r2, [pc, #124]	; (8003dd4 <HAL_GPIO_Init+0x244>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d031      	beq.n	8003dbe <HAL_GPIO_Init+0x22e>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	4a1e      	ldr	r2, [pc, #120]	; (8003dd8 <HAL_GPIO_Init+0x248>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d02b      	beq.n	8003dba <HAL_GPIO_Init+0x22a>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	4a1d      	ldr	r2, [pc, #116]	; (8003ddc <HAL_GPIO_Init+0x24c>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d025      	beq.n	8003db6 <HAL_GPIO_Init+0x226>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	4a1c      	ldr	r2, [pc, #112]	; (8003de0 <HAL_GPIO_Init+0x250>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d01f      	beq.n	8003db2 <HAL_GPIO_Init+0x222>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	4a1b      	ldr	r2, [pc, #108]	; (8003de4 <HAL_GPIO_Init+0x254>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d019      	beq.n	8003dae <HAL_GPIO_Init+0x21e>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	4a1a      	ldr	r2, [pc, #104]	; (8003de8 <HAL_GPIO_Init+0x258>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d013      	beq.n	8003daa <HAL_GPIO_Init+0x21a>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	4a19      	ldr	r2, [pc, #100]	; (8003dec <HAL_GPIO_Init+0x25c>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d00d      	beq.n	8003da6 <HAL_GPIO_Init+0x216>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	4a18      	ldr	r2, [pc, #96]	; (8003df0 <HAL_GPIO_Init+0x260>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d007      	beq.n	8003da2 <HAL_GPIO_Init+0x212>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	4a17      	ldr	r2, [pc, #92]	; (8003df4 <HAL_GPIO_Init+0x264>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d101      	bne.n	8003d9e <HAL_GPIO_Init+0x20e>
 8003d9a:	2309      	movs	r3, #9
 8003d9c:	e02d      	b.n	8003dfa <HAL_GPIO_Init+0x26a>
 8003d9e:	230a      	movs	r3, #10
 8003da0:	e02b      	b.n	8003dfa <HAL_GPIO_Init+0x26a>
 8003da2:	2308      	movs	r3, #8
 8003da4:	e029      	b.n	8003dfa <HAL_GPIO_Init+0x26a>
 8003da6:	2307      	movs	r3, #7
 8003da8:	e027      	b.n	8003dfa <HAL_GPIO_Init+0x26a>
 8003daa:	2306      	movs	r3, #6
 8003dac:	e025      	b.n	8003dfa <HAL_GPIO_Init+0x26a>
 8003dae:	2305      	movs	r3, #5
 8003db0:	e023      	b.n	8003dfa <HAL_GPIO_Init+0x26a>
 8003db2:	2304      	movs	r3, #4
 8003db4:	e021      	b.n	8003dfa <HAL_GPIO_Init+0x26a>
 8003db6:	2303      	movs	r3, #3
 8003db8:	e01f      	b.n	8003dfa <HAL_GPIO_Init+0x26a>
 8003dba:	2302      	movs	r3, #2
 8003dbc:	e01d      	b.n	8003dfa <HAL_GPIO_Init+0x26a>
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e01b      	b.n	8003dfa <HAL_GPIO_Init+0x26a>
 8003dc2:	bf00      	nop
 8003dc4:	58000080 	.word	0x58000080
 8003dc8:	58024400 	.word	0x58024400
 8003dcc:	58000400 	.word	0x58000400
 8003dd0:	58020000 	.word	0x58020000
 8003dd4:	58020400 	.word	0x58020400
 8003dd8:	58020800 	.word	0x58020800
 8003ddc:	58020c00 	.word	0x58020c00
 8003de0:	58021000 	.word	0x58021000
 8003de4:	58021400 	.word	0x58021400
 8003de8:	58021800 	.word	0x58021800
 8003dec:	58021c00 	.word	0x58021c00
 8003df0:	58022000 	.word	0x58022000
 8003df4:	58022400 	.word	0x58022400
 8003df8:	2300      	movs	r3, #0
 8003dfa:	69fa      	ldr	r2, [r7, #28]
 8003dfc:	f002 0203 	and.w	r2, r2, #3
 8003e00:	0092      	lsls	r2, r2, #2
 8003e02:	4093      	lsls	r3, r2
 8003e04:	69ba      	ldr	r2, [r7, #24]
 8003e06:	4313      	orrs	r3, r2
 8003e08:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e0a:	4938      	ldr	r1, [pc, #224]	; (8003eec <HAL_GPIO_Init+0x35c>)
 8003e0c:	69fb      	ldr	r3, [r7, #28]
 8003e0e:	089b      	lsrs	r3, r3, #2
 8003e10:	3302      	adds	r3, #2
 8003e12:	69ba      	ldr	r2, [r7, #24]
 8003e14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	43db      	mvns	r3, r3
 8003e22:	69ba      	ldr	r2, [r7, #24]
 8003e24:	4013      	ands	r3, r2
 8003e26:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d003      	beq.n	8003e3c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003e34:	69ba      	ldr	r2, [r7, #24]
 8003e36:	693b      	ldr	r3, [r7, #16]
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003e3c:	697b      	ldr	r3, [r7, #20]
 8003e3e:	69ba      	ldr	r2, [r7, #24]
 8003e40:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003e48:	693b      	ldr	r3, [r7, #16]
 8003e4a:	43db      	mvns	r3, r3
 8003e4c:	69ba      	ldr	r2, [r7, #24]
 8003e4e:	4013      	ands	r3, r2
 8003e50:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d003      	beq.n	8003e66 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003e5e:	69ba      	ldr	r2, [r7, #24]
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	4313      	orrs	r3, r2
 8003e64:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	69ba      	ldr	r2, [r7, #24]
 8003e6a:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003e6c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	43db      	mvns	r3, r3
 8003e78:	69ba      	ldr	r2, [r7, #24]
 8003e7a:	4013      	ands	r3, r2
 8003e7c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d003      	beq.n	8003e92 <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8003e8a:	69ba      	ldr	r2, [r7, #24]
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003e92:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003e96:	69bb      	ldr	r3, [r7, #24]
 8003e98:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003e9a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	43db      	mvns	r3, r3
 8003ea6:	69ba      	ldr	r2, [r7, #24]
 8003ea8:	4013      	ands	r3, r2
 8003eaa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d003      	beq.n	8003ec0 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8003eb8:	69ba      	ldr	r2, [r7, #24]
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003ec0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003ec4:	69bb      	ldr	r3, [r7, #24]
 8003ec6:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8003ec8:	69fb      	ldr	r3, [r7, #28]
 8003eca:	3301      	adds	r3, #1
 8003ecc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	681a      	ldr	r2, [r3, #0]
 8003ed2:	69fb      	ldr	r3, [r7, #28]
 8003ed4:	fa22 f303 	lsr.w	r3, r2, r3
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	f47f ae63 	bne.w	8003ba4 <HAL_GPIO_Init+0x14>
  }
}
 8003ede:	bf00      	nop
 8003ee0:	bf00      	nop
 8003ee2:	3724      	adds	r7, #36	; 0x24
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eea:	4770      	bx	lr
 8003eec:	58000400 	.word	0x58000400

08003ef0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b083      	sub	sp, #12
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
 8003ef8:	460b      	mov	r3, r1
 8003efa:	807b      	strh	r3, [r7, #2]
 8003efc:	4613      	mov	r3, r2
 8003efe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003f00:	787b      	ldrb	r3, [r7, #1]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d003      	beq.n	8003f0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f06:	887a      	ldrh	r2, [r7, #2]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003f0c:	e003      	b.n	8003f16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003f0e:	887b      	ldrh	r3, [r7, #2]
 8003f10:	041a      	lsls	r2, r3, #16
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	619a      	str	r2, [r3, #24]
}
 8003f16:	bf00      	nop
 8003f18:	370c      	adds	r7, #12
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f20:	4770      	bx	lr
	...

08003f24 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b084      	sub	sp, #16
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003f2c:	4b19      	ldr	r3, [pc, #100]	; (8003f94 <HAL_PWREx_ConfigSupply+0x70>)
 8003f2e:	68db      	ldr	r3, [r3, #12]
 8003f30:	f003 0304 	and.w	r3, r3, #4
 8003f34:	2b04      	cmp	r3, #4
 8003f36:	d00a      	beq.n	8003f4e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003f38:	4b16      	ldr	r3, [pc, #88]	; (8003f94 <HAL_PWREx_ConfigSupply+0x70>)
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	f003 0307 	and.w	r3, r3, #7
 8003f40:	687a      	ldr	r2, [r7, #4]
 8003f42:	429a      	cmp	r2, r3
 8003f44:	d001      	beq.n	8003f4a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003f46:	2301      	movs	r3, #1
 8003f48:	e01f      	b.n	8003f8a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	e01d      	b.n	8003f8a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003f4e:	4b11      	ldr	r3, [pc, #68]	; (8003f94 <HAL_PWREx_ConfigSupply+0x70>)
 8003f50:	68db      	ldr	r3, [r3, #12]
 8003f52:	f023 0207 	bic.w	r2, r3, #7
 8003f56:	490f      	ldr	r1, [pc, #60]	; (8003f94 <HAL_PWREx_ConfigSupply+0x70>)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003f5e:	f7ff fd1f 	bl	80039a0 <HAL_GetTick>
 8003f62:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003f64:	e009      	b.n	8003f7a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003f66:	f7ff fd1b 	bl	80039a0 <HAL_GetTick>
 8003f6a:	4602      	mov	r2, r0
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	1ad3      	subs	r3, r2, r3
 8003f70:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003f74:	d901      	bls.n	8003f7a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003f76:	2301      	movs	r3, #1
 8003f78:	e007      	b.n	8003f8a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003f7a:	4b06      	ldr	r3, [pc, #24]	; (8003f94 <HAL_PWREx_ConfigSupply+0x70>)
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003f82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f86:	d1ee      	bne.n	8003f66 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003f88:	2300      	movs	r3, #0
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3710      	adds	r7, #16
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop
 8003f94:	58024800 	.word	0x58024800

08003f98 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b08c      	sub	sp, #48	; 0x30
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d101      	bne.n	8003faa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e3fd      	b.n	80047a6 <HAL_RCC_OscConfig+0x80e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f003 0301 	and.w	r3, r3, #1
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	f000 8087 	beq.w	80040c6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003fb8:	4b99      	ldr	r3, [pc, #612]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 8003fba:	691b      	ldr	r3, [r3, #16]
 8003fbc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003fc0:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003fc2:	4b97      	ldr	r3, [pc, #604]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 8003fc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fc6:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003fc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fca:	2b10      	cmp	r3, #16
 8003fcc:	d007      	beq.n	8003fde <HAL_RCC_OscConfig+0x46>
 8003fce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fd0:	2b18      	cmp	r3, #24
 8003fd2:	d110      	bne.n	8003ff6 <HAL_RCC_OscConfig+0x5e>
 8003fd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fd6:	f003 0303 	and.w	r3, r3, #3
 8003fda:	2b02      	cmp	r3, #2
 8003fdc:	d10b      	bne.n	8003ff6 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fde:	4b90      	ldr	r3, [pc, #576]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d06c      	beq.n	80040c4 <HAL_RCC_OscConfig+0x12c>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d168      	bne.n	80040c4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e3d7      	b.n	80047a6 <HAL_RCC_OscConfig+0x80e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ffe:	d106      	bne.n	800400e <HAL_RCC_OscConfig+0x76>
 8004000:	4b87      	ldr	r3, [pc, #540]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4a86      	ldr	r2, [pc, #536]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 8004006:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800400a:	6013      	str	r3, [r2, #0]
 800400c:	e02e      	b.n	800406c <HAL_RCC_OscConfig+0xd4>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d10c      	bne.n	8004030 <HAL_RCC_OscConfig+0x98>
 8004016:	4b82      	ldr	r3, [pc, #520]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a81      	ldr	r2, [pc, #516]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 800401c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004020:	6013      	str	r3, [r2, #0]
 8004022:	4b7f      	ldr	r3, [pc, #508]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a7e      	ldr	r2, [pc, #504]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 8004028:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800402c:	6013      	str	r3, [r2, #0]
 800402e:	e01d      	b.n	800406c <HAL_RCC_OscConfig+0xd4>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004038:	d10c      	bne.n	8004054 <HAL_RCC_OscConfig+0xbc>
 800403a:	4b79      	ldr	r3, [pc, #484]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4a78      	ldr	r2, [pc, #480]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 8004040:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004044:	6013      	str	r3, [r2, #0]
 8004046:	4b76      	ldr	r3, [pc, #472]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a75      	ldr	r2, [pc, #468]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 800404c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004050:	6013      	str	r3, [r2, #0]
 8004052:	e00b      	b.n	800406c <HAL_RCC_OscConfig+0xd4>
 8004054:	4b72      	ldr	r3, [pc, #456]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a71      	ldr	r2, [pc, #452]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 800405a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800405e:	6013      	str	r3, [r2, #0]
 8004060:	4b6f      	ldr	r3, [pc, #444]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a6e      	ldr	r2, [pc, #440]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 8004066:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800406a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d013      	beq.n	800409c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004074:	f7ff fc94 	bl	80039a0 <HAL_GetTick>
 8004078:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800407a:	e008      	b.n	800408e <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800407c:	f7ff fc90 	bl	80039a0 <HAL_GetTick>
 8004080:	4602      	mov	r2, r0
 8004082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004084:	1ad3      	subs	r3, r2, r3
 8004086:	2b64      	cmp	r3, #100	; 0x64
 8004088:	d901      	bls.n	800408e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800408a:	2303      	movs	r3, #3
 800408c:	e38b      	b.n	80047a6 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800408e:	4b64      	ldr	r3, [pc, #400]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004096:	2b00      	cmp	r3, #0
 8004098:	d0f0      	beq.n	800407c <HAL_RCC_OscConfig+0xe4>
 800409a:	e014      	b.n	80040c6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800409c:	f7ff fc80 	bl	80039a0 <HAL_GetTick>
 80040a0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80040a2:	e008      	b.n	80040b6 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80040a4:	f7ff fc7c 	bl	80039a0 <HAL_GetTick>
 80040a8:	4602      	mov	r2, r0
 80040aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	2b64      	cmp	r3, #100	; 0x64
 80040b0:	d901      	bls.n	80040b6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80040b2:	2303      	movs	r3, #3
 80040b4:	e377      	b.n	80047a6 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80040b6:	4b5a      	ldr	r3, [pc, #360]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d1f0      	bne.n	80040a4 <HAL_RCC_OscConfig+0x10c>
 80040c2:	e000      	b.n	80040c6 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f003 0302 	and.w	r3, r3, #2
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	f000 80ae 	beq.w	8004230 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80040d4:	4b52      	ldr	r3, [pc, #328]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 80040d6:	691b      	ldr	r3, [r3, #16]
 80040d8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80040dc:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80040de:	4b50      	ldr	r3, [pc, #320]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 80040e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040e2:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80040e4:	6a3b      	ldr	r3, [r7, #32]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d007      	beq.n	80040fa <HAL_RCC_OscConfig+0x162>
 80040ea:	6a3b      	ldr	r3, [r7, #32]
 80040ec:	2b18      	cmp	r3, #24
 80040ee:	d13a      	bne.n	8004166 <HAL_RCC_OscConfig+0x1ce>
 80040f0:	69fb      	ldr	r3, [r7, #28]
 80040f2:	f003 0303 	and.w	r3, r3, #3
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d135      	bne.n	8004166 <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80040fa:	4b49      	ldr	r3, [pc, #292]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 0304 	and.w	r3, r3, #4
 8004102:	2b00      	cmp	r3, #0
 8004104:	d005      	beq.n	8004112 <HAL_RCC_OscConfig+0x17a>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	68db      	ldr	r3, [r3, #12]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d101      	bne.n	8004112 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	e349      	b.n	80047a6 <HAL_RCC_OscConfig+0x80e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004112:	f7ff fc51 	bl	80039b8 <HAL_GetREVID>
 8004116:	4603      	mov	r3, r0
 8004118:	f241 0203 	movw	r2, #4099	; 0x1003
 800411c:	4293      	cmp	r3, r2
 800411e:	d817      	bhi.n	8004150 <HAL_RCC_OscConfig+0x1b8>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	691b      	ldr	r3, [r3, #16]
 8004124:	2b40      	cmp	r3, #64	; 0x40
 8004126:	d108      	bne.n	800413a <HAL_RCC_OscConfig+0x1a2>
 8004128:	4b3d      	ldr	r3, [pc, #244]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8004130:	4a3b      	ldr	r2, [pc, #236]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 8004132:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004136:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004138:	e07a      	b.n	8004230 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800413a:	4b39      	ldr	r3, [pc, #228]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	691b      	ldr	r3, [r3, #16]
 8004146:	031b      	lsls	r3, r3, #12
 8004148:	4935      	ldr	r1, [pc, #212]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 800414a:	4313      	orrs	r3, r2
 800414c:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800414e:	e06f      	b.n	8004230 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004150:	4b33      	ldr	r3, [pc, #204]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	691b      	ldr	r3, [r3, #16]
 800415c:	061b      	lsls	r3, r3, #24
 800415e:	4930      	ldr	r1, [pc, #192]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 8004160:	4313      	orrs	r3, r2
 8004162:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004164:	e064      	b.n	8004230 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	68db      	ldr	r3, [r3, #12]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d045      	beq.n	80041fa <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800416e:	4b2c      	ldr	r3, [pc, #176]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f023 0219 	bic.w	r2, r3, #25
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	68db      	ldr	r3, [r3, #12]
 800417a:	4929      	ldr	r1, [pc, #164]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 800417c:	4313      	orrs	r3, r2
 800417e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004180:	f7ff fc0e 	bl	80039a0 <HAL_GetTick>
 8004184:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004186:	e008      	b.n	800419a <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004188:	f7ff fc0a 	bl	80039a0 <HAL_GetTick>
 800418c:	4602      	mov	r2, r0
 800418e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004190:	1ad3      	subs	r3, r2, r3
 8004192:	2b02      	cmp	r3, #2
 8004194:	d901      	bls.n	800419a <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 8004196:	2303      	movs	r3, #3
 8004198:	e305      	b.n	80047a6 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800419a:	4b21      	ldr	r3, [pc, #132]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f003 0304 	and.w	r3, r3, #4
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d0f0      	beq.n	8004188 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041a6:	f7ff fc07 	bl	80039b8 <HAL_GetREVID>
 80041aa:	4603      	mov	r3, r0
 80041ac:	f241 0203 	movw	r2, #4099	; 0x1003
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d817      	bhi.n	80041e4 <HAL_RCC_OscConfig+0x24c>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	691b      	ldr	r3, [r3, #16]
 80041b8:	2b40      	cmp	r3, #64	; 0x40
 80041ba:	d108      	bne.n	80041ce <HAL_RCC_OscConfig+0x236>
 80041bc:	4b18      	ldr	r3, [pc, #96]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80041c4:	4a16      	ldr	r2, [pc, #88]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 80041c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80041ca:	6053      	str	r3, [r2, #4]
 80041cc:	e030      	b.n	8004230 <HAL_RCC_OscConfig+0x298>
 80041ce:	4b14      	ldr	r3, [pc, #80]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	691b      	ldr	r3, [r3, #16]
 80041da:	031b      	lsls	r3, r3, #12
 80041dc:	4910      	ldr	r1, [pc, #64]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 80041de:	4313      	orrs	r3, r2
 80041e0:	604b      	str	r3, [r1, #4]
 80041e2:	e025      	b.n	8004230 <HAL_RCC_OscConfig+0x298>
 80041e4:	4b0e      	ldr	r3, [pc, #56]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	691b      	ldr	r3, [r3, #16]
 80041f0:	061b      	lsls	r3, r3, #24
 80041f2:	490b      	ldr	r1, [pc, #44]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 80041f4:	4313      	orrs	r3, r2
 80041f6:	604b      	str	r3, [r1, #4]
 80041f8:	e01a      	b.n	8004230 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041fa:	4b09      	ldr	r3, [pc, #36]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a08      	ldr	r2, [pc, #32]	; (8004220 <HAL_RCC_OscConfig+0x288>)
 8004200:	f023 0301 	bic.w	r3, r3, #1
 8004204:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004206:	f7ff fbcb 	bl	80039a0 <HAL_GetTick>
 800420a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800420c:	e00a      	b.n	8004224 <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800420e:	f7ff fbc7 	bl	80039a0 <HAL_GetTick>
 8004212:	4602      	mov	r2, r0
 8004214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004216:	1ad3      	subs	r3, r2, r3
 8004218:	2b02      	cmp	r3, #2
 800421a:	d903      	bls.n	8004224 <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 800421c:	2303      	movs	r3, #3
 800421e:	e2c2      	b.n	80047a6 <HAL_RCC_OscConfig+0x80e>
 8004220:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004224:	4b94      	ldr	r3, [pc, #592]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f003 0304 	and.w	r3, r3, #4
 800422c:	2b00      	cmp	r3, #0
 800422e:	d1ee      	bne.n	800420e <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f003 0310 	and.w	r3, r3, #16
 8004238:	2b00      	cmp	r3, #0
 800423a:	f000 80a9 	beq.w	8004390 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800423e:	4b8e      	ldr	r3, [pc, #568]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 8004240:	691b      	ldr	r3, [r3, #16]
 8004242:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004246:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004248:	4b8b      	ldr	r3, [pc, #556]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 800424a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800424c:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800424e:	69bb      	ldr	r3, [r7, #24]
 8004250:	2b08      	cmp	r3, #8
 8004252:	d007      	beq.n	8004264 <HAL_RCC_OscConfig+0x2cc>
 8004254:	69bb      	ldr	r3, [r7, #24]
 8004256:	2b18      	cmp	r3, #24
 8004258:	d13a      	bne.n	80042d0 <HAL_RCC_OscConfig+0x338>
 800425a:	697b      	ldr	r3, [r7, #20]
 800425c:	f003 0303 	and.w	r3, r3, #3
 8004260:	2b01      	cmp	r3, #1
 8004262:	d135      	bne.n	80042d0 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004264:	4b84      	ldr	r3, [pc, #528]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800426c:	2b00      	cmp	r3, #0
 800426e:	d005      	beq.n	800427c <HAL_RCC_OscConfig+0x2e4>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	69db      	ldr	r3, [r3, #28]
 8004274:	2b80      	cmp	r3, #128	; 0x80
 8004276:	d001      	beq.n	800427c <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	e294      	b.n	80047a6 <HAL_RCC_OscConfig+0x80e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800427c:	f7ff fb9c 	bl	80039b8 <HAL_GetREVID>
 8004280:	4603      	mov	r3, r0
 8004282:	f241 0203 	movw	r2, #4099	; 0x1003
 8004286:	4293      	cmp	r3, r2
 8004288:	d817      	bhi.n	80042ba <HAL_RCC_OscConfig+0x322>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6a1b      	ldr	r3, [r3, #32]
 800428e:	2b20      	cmp	r3, #32
 8004290:	d108      	bne.n	80042a4 <HAL_RCC_OscConfig+0x30c>
 8004292:	4b79      	ldr	r3, [pc, #484]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800429a:	4a77      	ldr	r2, [pc, #476]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 800429c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80042a0:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80042a2:	e075      	b.n	8004390 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80042a4:	4b74      	ldr	r3, [pc, #464]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6a1b      	ldr	r3, [r3, #32]
 80042b0:	069b      	lsls	r3, r3, #26
 80042b2:	4971      	ldr	r1, [pc, #452]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 80042b4:	4313      	orrs	r3, r2
 80042b6:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80042b8:	e06a      	b.n	8004390 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80042ba:	4b6f      	ldr	r3, [pc, #444]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 80042bc:	68db      	ldr	r3, [r3, #12]
 80042be:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6a1b      	ldr	r3, [r3, #32]
 80042c6:	061b      	lsls	r3, r3, #24
 80042c8:	496b      	ldr	r1, [pc, #428]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 80042ca:	4313      	orrs	r3, r2
 80042cc:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80042ce:	e05f      	b.n	8004390 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	69db      	ldr	r3, [r3, #28]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d042      	beq.n	800435e <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80042d8:	4b67      	ldr	r3, [pc, #412]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a66      	ldr	r2, [pc, #408]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 80042de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80042e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042e4:	f7ff fb5c 	bl	80039a0 <HAL_GetTick>
 80042e8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80042ea:	e008      	b.n	80042fe <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80042ec:	f7ff fb58 	bl	80039a0 <HAL_GetTick>
 80042f0:	4602      	mov	r2, r0
 80042f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042f4:	1ad3      	subs	r3, r2, r3
 80042f6:	2b02      	cmp	r3, #2
 80042f8:	d901      	bls.n	80042fe <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 80042fa:	2303      	movs	r3, #3
 80042fc:	e253      	b.n	80047a6 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80042fe:	4b5e      	ldr	r3, [pc, #376]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004306:	2b00      	cmp	r3, #0
 8004308:	d0f0      	beq.n	80042ec <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800430a:	f7ff fb55 	bl	80039b8 <HAL_GetREVID>
 800430e:	4603      	mov	r3, r0
 8004310:	f241 0203 	movw	r2, #4099	; 0x1003
 8004314:	4293      	cmp	r3, r2
 8004316:	d817      	bhi.n	8004348 <HAL_RCC_OscConfig+0x3b0>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6a1b      	ldr	r3, [r3, #32]
 800431c:	2b20      	cmp	r3, #32
 800431e:	d108      	bne.n	8004332 <HAL_RCC_OscConfig+0x39a>
 8004320:	4b55      	ldr	r3, [pc, #340]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8004328:	4a53      	ldr	r2, [pc, #332]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 800432a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800432e:	6053      	str	r3, [r2, #4]
 8004330:	e02e      	b.n	8004390 <HAL_RCC_OscConfig+0x3f8>
 8004332:	4b51      	ldr	r3, [pc, #324]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6a1b      	ldr	r3, [r3, #32]
 800433e:	069b      	lsls	r3, r3, #26
 8004340:	494d      	ldr	r1, [pc, #308]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 8004342:	4313      	orrs	r3, r2
 8004344:	604b      	str	r3, [r1, #4]
 8004346:	e023      	b.n	8004390 <HAL_RCC_OscConfig+0x3f8>
 8004348:	4b4b      	ldr	r3, [pc, #300]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 800434a:	68db      	ldr	r3, [r3, #12]
 800434c:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6a1b      	ldr	r3, [r3, #32]
 8004354:	061b      	lsls	r3, r3, #24
 8004356:	4948      	ldr	r1, [pc, #288]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 8004358:	4313      	orrs	r3, r2
 800435a:	60cb      	str	r3, [r1, #12]
 800435c:	e018      	b.n	8004390 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800435e:	4b46      	ldr	r3, [pc, #280]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a45      	ldr	r2, [pc, #276]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 8004364:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004368:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800436a:	f7ff fb19 	bl	80039a0 <HAL_GetTick>
 800436e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004370:	e008      	b.n	8004384 <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8004372:	f7ff fb15 	bl	80039a0 <HAL_GetTick>
 8004376:	4602      	mov	r2, r0
 8004378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800437a:	1ad3      	subs	r3, r2, r3
 800437c:	2b02      	cmp	r3, #2
 800437e:	d901      	bls.n	8004384 <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 8004380:	2303      	movs	r3, #3
 8004382:	e210      	b.n	80047a6 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004384:	4b3c      	ldr	r3, [pc, #240]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800438c:	2b00      	cmp	r3, #0
 800438e:	d1f0      	bne.n	8004372 <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f003 0308 	and.w	r3, r3, #8
 8004398:	2b00      	cmp	r3, #0
 800439a:	d036      	beq.n	800440a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	695b      	ldr	r3, [r3, #20]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d019      	beq.n	80043d8 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80043a4:	4b34      	ldr	r3, [pc, #208]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 80043a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043a8:	4a33      	ldr	r2, [pc, #204]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 80043aa:	f043 0301 	orr.w	r3, r3, #1
 80043ae:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043b0:	f7ff faf6 	bl	80039a0 <HAL_GetTick>
 80043b4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80043b6:	e008      	b.n	80043ca <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80043b8:	f7ff faf2 	bl	80039a0 <HAL_GetTick>
 80043bc:	4602      	mov	r2, r0
 80043be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c0:	1ad3      	subs	r3, r2, r3
 80043c2:	2b02      	cmp	r3, #2
 80043c4:	d901      	bls.n	80043ca <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 80043c6:	2303      	movs	r3, #3
 80043c8:	e1ed      	b.n	80047a6 <HAL_RCC_OscConfig+0x80e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80043ca:	4b2b      	ldr	r3, [pc, #172]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 80043cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043ce:	f003 0302 	and.w	r3, r3, #2
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d0f0      	beq.n	80043b8 <HAL_RCC_OscConfig+0x420>
 80043d6:	e018      	b.n	800440a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80043d8:	4b27      	ldr	r3, [pc, #156]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 80043da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043dc:	4a26      	ldr	r2, [pc, #152]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 80043de:	f023 0301 	bic.w	r3, r3, #1
 80043e2:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043e4:	f7ff fadc 	bl	80039a0 <HAL_GetTick>
 80043e8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80043ea:	e008      	b.n	80043fe <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80043ec:	f7ff fad8 	bl	80039a0 <HAL_GetTick>
 80043f0:	4602      	mov	r2, r0
 80043f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043f4:	1ad3      	subs	r3, r2, r3
 80043f6:	2b02      	cmp	r3, #2
 80043f8:	d901      	bls.n	80043fe <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 80043fa:	2303      	movs	r3, #3
 80043fc:	e1d3      	b.n	80047a6 <HAL_RCC_OscConfig+0x80e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80043fe:	4b1e      	ldr	r3, [pc, #120]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 8004400:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004402:	f003 0302 	and.w	r3, r3, #2
 8004406:	2b00      	cmp	r3, #0
 8004408:	d1f0      	bne.n	80043ec <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 0320 	and.w	r3, r3, #32
 8004412:	2b00      	cmp	r3, #0
 8004414:	d038      	beq.n	8004488 <HAL_RCC_OscConfig+0x4f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	699b      	ldr	r3, [r3, #24]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d019      	beq.n	8004452 <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800441e:	4b16      	ldr	r3, [pc, #88]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a15      	ldr	r2, [pc, #84]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 8004424:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004428:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800442a:	f7ff fab9 	bl	80039a0 <HAL_GetTick>
 800442e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004430:	e008      	b.n	8004444 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8004432:	f7ff fab5 	bl	80039a0 <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	2b02      	cmp	r3, #2
 800443e:	d901      	bls.n	8004444 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	e1b0      	b.n	80047a6 <HAL_RCC_OscConfig+0x80e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004444:	4b0c      	ldr	r3, [pc, #48]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800444c:	2b00      	cmp	r3, #0
 800444e:	d0f0      	beq.n	8004432 <HAL_RCC_OscConfig+0x49a>
 8004450:	e01a      	b.n	8004488 <HAL_RCC_OscConfig+0x4f0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004452:	4b09      	ldr	r3, [pc, #36]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a08      	ldr	r2, [pc, #32]	; (8004478 <HAL_RCC_OscConfig+0x4e0>)
 8004458:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800445c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800445e:	f7ff fa9f 	bl	80039a0 <HAL_GetTick>
 8004462:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004464:	e00a      	b.n	800447c <HAL_RCC_OscConfig+0x4e4>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8004466:	f7ff fa9b 	bl	80039a0 <HAL_GetTick>
 800446a:	4602      	mov	r2, r0
 800446c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800446e:	1ad3      	subs	r3, r2, r3
 8004470:	2b02      	cmp	r3, #2
 8004472:	d903      	bls.n	800447c <HAL_RCC_OscConfig+0x4e4>
        {
          return HAL_TIMEOUT;
 8004474:	2303      	movs	r3, #3
 8004476:	e196      	b.n	80047a6 <HAL_RCC_OscConfig+0x80e>
 8004478:	58024400 	.word	0x58024400
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800447c:	4b99      	ldr	r3, [pc, #612]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004484:	2b00      	cmp	r3, #0
 8004486:	d1ee      	bne.n	8004466 <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 0304 	and.w	r3, r3, #4
 8004490:	2b00      	cmp	r3, #0
 8004492:	f000 8081 	beq.w	8004598 <HAL_RCC_OscConfig+0x600>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004496:	4b94      	ldr	r3, [pc, #592]	; (80046e8 <HAL_RCC_OscConfig+0x750>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4a93      	ldr	r2, [pc, #588]	; (80046e8 <HAL_RCC_OscConfig+0x750>)
 800449c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044a0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80044a2:	f7ff fa7d 	bl	80039a0 <HAL_GetTick>
 80044a6:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80044a8:	e008      	b.n	80044bc <HAL_RCC_OscConfig+0x524>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80044aa:	f7ff fa79 	bl	80039a0 <HAL_GetTick>
 80044ae:	4602      	mov	r2, r0
 80044b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044b2:	1ad3      	subs	r3, r2, r3
 80044b4:	2b64      	cmp	r3, #100	; 0x64
 80044b6:	d901      	bls.n	80044bc <HAL_RCC_OscConfig+0x524>
      {
        return HAL_TIMEOUT;
 80044b8:	2303      	movs	r3, #3
 80044ba:	e174      	b.n	80047a6 <HAL_RCC_OscConfig+0x80e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80044bc:	4b8a      	ldr	r3, [pc, #552]	; (80046e8 <HAL_RCC_OscConfig+0x750>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d0f0      	beq.n	80044aa <HAL_RCC_OscConfig+0x512>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	689b      	ldr	r3, [r3, #8]
 80044cc:	2b01      	cmp	r3, #1
 80044ce:	d106      	bne.n	80044de <HAL_RCC_OscConfig+0x546>
 80044d0:	4b84      	ldr	r3, [pc, #528]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 80044d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044d4:	4a83      	ldr	r2, [pc, #524]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 80044d6:	f043 0301 	orr.w	r3, r3, #1
 80044da:	6713      	str	r3, [r2, #112]	; 0x70
 80044dc:	e02d      	b.n	800453a <HAL_RCC_OscConfig+0x5a2>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	689b      	ldr	r3, [r3, #8]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d10c      	bne.n	8004500 <HAL_RCC_OscConfig+0x568>
 80044e6:	4b7f      	ldr	r3, [pc, #508]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 80044e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044ea:	4a7e      	ldr	r2, [pc, #504]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 80044ec:	f023 0301 	bic.w	r3, r3, #1
 80044f0:	6713      	str	r3, [r2, #112]	; 0x70
 80044f2:	4b7c      	ldr	r3, [pc, #496]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 80044f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044f6:	4a7b      	ldr	r2, [pc, #492]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 80044f8:	f023 0304 	bic.w	r3, r3, #4
 80044fc:	6713      	str	r3, [r2, #112]	; 0x70
 80044fe:	e01c      	b.n	800453a <HAL_RCC_OscConfig+0x5a2>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	689b      	ldr	r3, [r3, #8]
 8004504:	2b05      	cmp	r3, #5
 8004506:	d10c      	bne.n	8004522 <HAL_RCC_OscConfig+0x58a>
 8004508:	4b76      	ldr	r3, [pc, #472]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 800450a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800450c:	4a75      	ldr	r2, [pc, #468]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 800450e:	f043 0304 	orr.w	r3, r3, #4
 8004512:	6713      	str	r3, [r2, #112]	; 0x70
 8004514:	4b73      	ldr	r3, [pc, #460]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 8004516:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004518:	4a72      	ldr	r2, [pc, #456]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 800451a:	f043 0301 	orr.w	r3, r3, #1
 800451e:	6713      	str	r3, [r2, #112]	; 0x70
 8004520:	e00b      	b.n	800453a <HAL_RCC_OscConfig+0x5a2>
 8004522:	4b70      	ldr	r3, [pc, #448]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 8004524:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004526:	4a6f      	ldr	r2, [pc, #444]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 8004528:	f023 0301 	bic.w	r3, r3, #1
 800452c:	6713      	str	r3, [r2, #112]	; 0x70
 800452e:	4b6d      	ldr	r3, [pc, #436]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 8004530:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004532:	4a6c      	ldr	r2, [pc, #432]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 8004534:	f023 0304 	bic.w	r3, r3, #4
 8004538:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d015      	beq.n	800456e <HAL_RCC_OscConfig+0x5d6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004542:	f7ff fa2d 	bl	80039a0 <HAL_GetTick>
 8004546:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004548:	e00a      	b.n	8004560 <HAL_RCC_OscConfig+0x5c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800454a:	f7ff fa29 	bl	80039a0 <HAL_GetTick>
 800454e:	4602      	mov	r2, r0
 8004550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004552:	1ad3      	subs	r3, r2, r3
 8004554:	f241 3288 	movw	r2, #5000	; 0x1388
 8004558:	4293      	cmp	r3, r2
 800455a:	d901      	bls.n	8004560 <HAL_RCC_OscConfig+0x5c8>
        {
          return HAL_TIMEOUT;
 800455c:	2303      	movs	r3, #3
 800455e:	e122      	b.n	80047a6 <HAL_RCC_OscConfig+0x80e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004560:	4b60      	ldr	r3, [pc, #384]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 8004562:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004564:	f003 0302 	and.w	r3, r3, #2
 8004568:	2b00      	cmp	r3, #0
 800456a:	d0ee      	beq.n	800454a <HAL_RCC_OscConfig+0x5b2>
 800456c:	e014      	b.n	8004598 <HAL_RCC_OscConfig+0x600>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800456e:	f7ff fa17 	bl	80039a0 <HAL_GetTick>
 8004572:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004574:	e00a      	b.n	800458c <HAL_RCC_OscConfig+0x5f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004576:	f7ff fa13 	bl	80039a0 <HAL_GetTick>
 800457a:	4602      	mov	r2, r0
 800457c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800457e:	1ad3      	subs	r3, r2, r3
 8004580:	f241 3288 	movw	r2, #5000	; 0x1388
 8004584:	4293      	cmp	r3, r2
 8004586:	d901      	bls.n	800458c <HAL_RCC_OscConfig+0x5f4>
        {
          return HAL_TIMEOUT;
 8004588:	2303      	movs	r3, #3
 800458a:	e10c      	b.n	80047a6 <HAL_RCC_OscConfig+0x80e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800458c:	4b55      	ldr	r3, [pc, #340]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 800458e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004590:	f003 0302 	and.w	r3, r3, #2
 8004594:	2b00      	cmp	r3, #0
 8004596:	d1ee      	bne.n	8004576 <HAL_RCC_OscConfig+0x5de>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800459c:	2b00      	cmp	r3, #0
 800459e:	f000 8101 	beq.w	80047a4 <HAL_RCC_OscConfig+0x80c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80045a2:	4b50      	ldr	r3, [pc, #320]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 80045a4:	691b      	ldr	r3, [r3, #16]
 80045a6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80045aa:	2b18      	cmp	r3, #24
 80045ac:	f000 80bc 	beq.w	8004728 <HAL_RCC_OscConfig+0x790>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045b4:	2b02      	cmp	r3, #2
 80045b6:	f040 809d 	bne.w	80046f4 <HAL_RCC_OscConfig+0x75c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045ba:	4b4a      	ldr	r3, [pc, #296]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a49      	ldr	r2, [pc, #292]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 80045c0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80045c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045c6:	f7ff f9eb 	bl	80039a0 <HAL_GetTick>
 80045ca:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80045cc:	e008      	b.n	80045e0 <HAL_RCC_OscConfig+0x648>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045ce:	f7ff f9e7 	bl	80039a0 <HAL_GetTick>
 80045d2:	4602      	mov	r2, r0
 80045d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045d6:	1ad3      	subs	r3, r2, r3
 80045d8:	2b02      	cmp	r3, #2
 80045da:	d901      	bls.n	80045e0 <HAL_RCC_OscConfig+0x648>
          {
            return HAL_TIMEOUT;
 80045dc:	2303      	movs	r3, #3
 80045de:	e0e2      	b.n	80047a6 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80045e0:	4b40      	ldr	r3, [pc, #256]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d1f0      	bne.n	80045ce <HAL_RCC_OscConfig+0x636>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80045ec:	4b3d      	ldr	r3, [pc, #244]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 80045ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80045f0:	4b3e      	ldr	r3, [pc, #248]	; (80046ec <HAL_RCC_OscConfig+0x754>)
 80045f2:	4013      	ands	r3, r2
 80045f4:	687a      	ldr	r2, [r7, #4]
 80045f6:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80045f8:	687a      	ldr	r2, [r7, #4]
 80045fa:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80045fc:	0112      	lsls	r2, r2, #4
 80045fe:	430a      	orrs	r2, r1
 8004600:	4938      	ldr	r1, [pc, #224]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 8004602:	4313      	orrs	r3, r2
 8004604:	628b      	str	r3, [r1, #40]	; 0x28
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800460a:	3b01      	subs	r3, #1
 800460c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004614:	3b01      	subs	r3, #1
 8004616:	025b      	lsls	r3, r3, #9
 8004618:	b29b      	uxth	r3, r3
 800461a:	431a      	orrs	r2, r3
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004620:	3b01      	subs	r3, #1
 8004622:	041b      	lsls	r3, r3, #16
 8004624:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004628:	431a      	orrs	r2, r3
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800462e:	3b01      	subs	r3, #1
 8004630:	061b      	lsls	r3, r3, #24
 8004632:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004636:	492b      	ldr	r1, [pc, #172]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 8004638:	4313      	orrs	r3, r2
 800463a:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 800463c:	4b29      	ldr	r3, [pc, #164]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 800463e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004640:	4a28      	ldr	r2, [pc, #160]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 8004642:	f023 0301 	bic.w	r3, r3, #1
 8004646:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004648:	4b26      	ldr	r3, [pc, #152]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 800464a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800464c:	4b28      	ldr	r3, [pc, #160]	; (80046f0 <HAL_RCC_OscConfig+0x758>)
 800464e:	4013      	ands	r3, r2
 8004650:	687a      	ldr	r2, [r7, #4]
 8004652:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004654:	00d2      	lsls	r2, r2, #3
 8004656:	4923      	ldr	r1, [pc, #140]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 8004658:	4313      	orrs	r3, r2
 800465a:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800465c:	4b21      	ldr	r3, [pc, #132]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 800465e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004660:	f023 020c 	bic.w	r2, r3, #12
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004668:	491e      	ldr	r1, [pc, #120]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 800466a:	4313      	orrs	r3, r2
 800466c:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800466e:	4b1d      	ldr	r3, [pc, #116]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 8004670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004672:	f023 0202 	bic.w	r2, r3, #2
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800467a:	491a      	ldr	r1, [pc, #104]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 800467c:	4313      	orrs	r3, r2
 800467e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004680:	4b18      	ldr	r3, [pc, #96]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 8004682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004684:	4a17      	ldr	r2, [pc, #92]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 8004686:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800468a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800468c:	4b15      	ldr	r3, [pc, #84]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 800468e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004690:	4a14      	ldr	r2, [pc, #80]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 8004692:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004696:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004698:	4b12      	ldr	r3, [pc, #72]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 800469a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800469c:	4a11      	ldr	r2, [pc, #68]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 800469e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80046a2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80046a4:	4b0f      	ldr	r3, [pc, #60]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 80046a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046a8:	4a0e      	ldr	r2, [pc, #56]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 80046aa:	f043 0301 	orr.w	r3, r3, #1
 80046ae:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046b0:	4b0c      	ldr	r3, [pc, #48]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4a0b      	ldr	r2, [pc, #44]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 80046b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80046ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046bc:	f7ff f970 	bl	80039a0 <HAL_GetTick>
 80046c0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80046c2:	e008      	b.n	80046d6 <HAL_RCC_OscConfig+0x73e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046c4:	f7ff f96c 	bl	80039a0 <HAL_GetTick>
 80046c8:	4602      	mov	r2, r0
 80046ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046cc:	1ad3      	subs	r3, r2, r3
 80046ce:	2b02      	cmp	r3, #2
 80046d0:	d901      	bls.n	80046d6 <HAL_RCC_OscConfig+0x73e>
          {
            return HAL_TIMEOUT;
 80046d2:	2303      	movs	r3, #3
 80046d4:	e067      	b.n	80047a6 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80046d6:	4b03      	ldr	r3, [pc, #12]	; (80046e4 <HAL_RCC_OscConfig+0x74c>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d0f0      	beq.n	80046c4 <HAL_RCC_OscConfig+0x72c>
 80046e2:	e05f      	b.n	80047a4 <HAL_RCC_OscConfig+0x80c>
 80046e4:	58024400 	.word	0x58024400
 80046e8:	58024800 	.word	0x58024800
 80046ec:	fffffc0c 	.word	0xfffffc0c
 80046f0:	ffff0007 	.word	0xffff0007
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046f4:	4b2e      	ldr	r3, [pc, #184]	; (80047b0 <HAL_RCC_OscConfig+0x818>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a2d      	ldr	r2, [pc, #180]	; (80047b0 <HAL_RCC_OscConfig+0x818>)
 80046fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80046fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004700:	f7ff f94e 	bl	80039a0 <HAL_GetTick>
 8004704:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004706:	e008      	b.n	800471a <HAL_RCC_OscConfig+0x782>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004708:	f7ff f94a 	bl	80039a0 <HAL_GetTick>
 800470c:	4602      	mov	r2, r0
 800470e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004710:	1ad3      	subs	r3, r2, r3
 8004712:	2b02      	cmp	r3, #2
 8004714:	d901      	bls.n	800471a <HAL_RCC_OscConfig+0x782>
          {
            return HAL_TIMEOUT;
 8004716:	2303      	movs	r3, #3
 8004718:	e045      	b.n	80047a6 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800471a:	4b25      	ldr	r3, [pc, #148]	; (80047b0 <HAL_RCC_OscConfig+0x818>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004722:	2b00      	cmp	r3, #0
 8004724:	d1f0      	bne.n	8004708 <HAL_RCC_OscConfig+0x770>
 8004726:	e03d      	b.n	80047a4 <HAL_RCC_OscConfig+0x80c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004728:	4b21      	ldr	r3, [pc, #132]	; (80047b0 <HAL_RCC_OscConfig+0x818>)
 800472a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800472c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800472e:	4b20      	ldr	r3, [pc, #128]	; (80047b0 <HAL_RCC_OscConfig+0x818>)
 8004730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004732:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004738:	2b01      	cmp	r3, #1
 800473a:	d031      	beq.n	80047a0 <HAL_RCC_OscConfig+0x808>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	f003 0203 	and.w	r2, r3, #3
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004746:	429a      	cmp	r2, r3
 8004748:	d12a      	bne.n	80047a0 <HAL_RCC_OscConfig+0x808>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	091b      	lsrs	r3, r3, #4
 800474e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004756:	429a      	cmp	r2, r3
 8004758:	d122      	bne.n	80047a0 <HAL_RCC_OscConfig+0x808>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004764:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004766:	429a      	cmp	r2, r3
 8004768:	d11a      	bne.n	80047a0 <HAL_RCC_OscConfig+0x808>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	0a5b      	lsrs	r3, r3, #9
 800476e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004776:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004778:	429a      	cmp	r2, r3
 800477a:	d111      	bne.n	80047a0 <HAL_RCC_OscConfig+0x808>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	0c1b      	lsrs	r3, r3, #16
 8004780:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004788:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800478a:	429a      	cmp	r2, r3
 800478c:	d108      	bne.n	80047a0 <HAL_RCC_OscConfig+0x808>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	0e1b      	lsrs	r3, r3, #24
 8004792:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800479a:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800479c:	429a      	cmp	r2, r3
 800479e:	d001      	beq.n	80047a4 <HAL_RCC_OscConfig+0x80c>
      {
        return HAL_ERROR;
 80047a0:	2301      	movs	r3, #1
 80047a2:	e000      	b.n	80047a6 <HAL_RCC_OscConfig+0x80e>
      }
    }
  }
  return HAL_OK;
 80047a4:	2300      	movs	r3, #0
}
 80047a6:	4618      	mov	r0, r3
 80047a8:	3730      	adds	r7, #48	; 0x30
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bd80      	pop	{r7, pc}
 80047ae:	bf00      	nop
 80047b0:	58024400 	.word	0x58024400

080047b4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b086      	sub	sp, #24
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
 80047bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d101      	bne.n	80047c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	e19c      	b.n	8004b02 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80047c8:	4b8a      	ldr	r3, [pc, #552]	; (80049f4 <HAL_RCC_ClockConfig+0x240>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f003 030f 	and.w	r3, r3, #15
 80047d0:	683a      	ldr	r2, [r7, #0]
 80047d2:	429a      	cmp	r2, r3
 80047d4:	d910      	bls.n	80047f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047d6:	4b87      	ldr	r3, [pc, #540]	; (80049f4 <HAL_RCC_ClockConfig+0x240>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f023 020f 	bic.w	r2, r3, #15
 80047de:	4985      	ldr	r1, [pc, #532]	; (80049f4 <HAL_RCC_ClockConfig+0x240>)
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	4313      	orrs	r3, r2
 80047e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047e6:	4b83      	ldr	r3, [pc, #524]	; (80049f4 <HAL_RCC_ClockConfig+0x240>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f003 030f 	and.w	r3, r3, #15
 80047ee:	683a      	ldr	r2, [r7, #0]
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d001      	beq.n	80047f8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80047f4:	2301      	movs	r3, #1
 80047f6:	e184      	b.n	8004b02 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f003 0304 	and.w	r3, r3, #4
 8004800:	2b00      	cmp	r3, #0
 8004802:	d010      	beq.n	8004826 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	691a      	ldr	r2, [r3, #16]
 8004808:	4b7b      	ldr	r3, [pc, #492]	; (80049f8 <HAL_RCC_ClockConfig+0x244>)
 800480a:	699b      	ldr	r3, [r3, #24]
 800480c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004810:	429a      	cmp	r2, r3
 8004812:	d908      	bls.n	8004826 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004814:	4b78      	ldr	r3, [pc, #480]	; (80049f8 <HAL_RCC_ClockConfig+0x244>)
 8004816:	699b      	ldr	r3, [r3, #24]
 8004818:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	691b      	ldr	r3, [r3, #16]
 8004820:	4975      	ldr	r1, [pc, #468]	; (80049f8 <HAL_RCC_ClockConfig+0x244>)
 8004822:	4313      	orrs	r3, r2
 8004824:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f003 0308 	and.w	r3, r3, #8
 800482e:	2b00      	cmp	r3, #0
 8004830:	d010      	beq.n	8004854 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	695a      	ldr	r2, [r3, #20]
 8004836:	4b70      	ldr	r3, [pc, #448]	; (80049f8 <HAL_RCC_ClockConfig+0x244>)
 8004838:	69db      	ldr	r3, [r3, #28]
 800483a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800483e:	429a      	cmp	r2, r3
 8004840:	d908      	bls.n	8004854 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004842:	4b6d      	ldr	r3, [pc, #436]	; (80049f8 <HAL_RCC_ClockConfig+0x244>)
 8004844:	69db      	ldr	r3, [r3, #28]
 8004846:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	695b      	ldr	r3, [r3, #20]
 800484e:	496a      	ldr	r1, [pc, #424]	; (80049f8 <HAL_RCC_ClockConfig+0x244>)
 8004850:	4313      	orrs	r3, r2
 8004852:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 0310 	and.w	r3, r3, #16
 800485c:	2b00      	cmp	r3, #0
 800485e:	d010      	beq.n	8004882 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	699a      	ldr	r2, [r3, #24]
 8004864:	4b64      	ldr	r3, [pc, #400]	; (80049f8 <HAL_RCC_ClockConfig+0x244>)
 8004866:	69db      	ldr	r3, [r3, #28]
 8004868:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800486c:	429a      	cmp	r2, r3
 800486e:	d908      	bls.n	8004882 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004870:	4b61      	ldr	r3, [pc, #388]	; (80049f8 <HAL_RCC_ClockConfig+0x244>)
 8004872:	69db      	ldr	r3, [r3, #28]
 8004874:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	699b      	ldr	r3, [r3, #24]
 800487c:	495e      	ldr	r1, [pc, #376]	; (80049f8 <HAL_RCC_ClockConfig+0x244>)
 800487e:	4313      	orrs	r3, r2
 8004880:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f003 0320 	and.w	r3, r3, #32
 800488a:	2b00      	cmp	r3, #0
 800488c:	d010      	beq.n	80048b0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	69da      	ldr	r2, [r3, #28]
 8004892:	4b59      	ldr	r3, [pc, #356]	; (80049f8 <HAL_RCC_ClockConfig+0x244>)
 8004894:	6a1b      	ldr	r3, [r3, #32]
 8004896:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800489a:	429a      	cmp	r2, r3
 800489c:	d908      	bls.n	80048b0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800489e:	4b56      	ldr	r3, [pc, #344]	; (80049f8 <HAL_RCC_ClockConfig+0x244>)
 80048a0:	6a1b      	ldr	r3, [r3, #32]
 80048a2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	69db      	ldr	r3, [r3, #28]
 80048aa:	4953      	ldr	r1, [pc, #332]	; (80049f8 <HAL_RCC_ClockConfig+0x244>)
 80048ac:	4313      	orrs	r3, r2
 80048ae:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f003 0302 	and.w	r3, r3, #2
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d010      	beq.n	80048de <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	68da      	ldr	r2, [r3, #12]
 80048c0:	4b4d      	ldr	r3, [pc, #308]	; (80049f8 <HAL_RCC_ClockConfig+0x244>)
 80048c2:	699b      	ldr	r3, [r3, #24]
 80048c4:	f003 030f 	and.w	r3, r3, #15
 80048c8:	429a      	cmp	r2, r3
 80048ca:	d908      	bls.n	80048de <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048cc:	4b4a      	ldr	r3, [pc, #296]	; (80049f8 <HAL_RCC_ClockConfig+0x244>)
 80048ce:	699b      	ldr	r3, [r3, #24]
 80048d0:	f023 020f 	bic.w	r2, r3, #15
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	4947      	ldr	r1, [pc, #284]	; (80049f8 <HAL_RCC_ClockConfig+0x244>)
 80048da:	4313      	orrs	r3, r2
 80048dc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f003 0301 	and.w	r3, r3, #1
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d055      	beq.n	8004996 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80048ea:	4b43      	ldr	r3, [pc, #268]	; (80049f8 <HAL_RCC_ClockConfig+0x244>)
 80048ec:	699b      	ldr	r3, [r3, #24]
 80048ee:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	4940      	ldr	r1, [pc, #256]	; (80049f8 <HAL_RCC_ClockConfig+0x244>)
 80048f8:	4313      	orrs	r3, r2
 80048fa:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	2b02      	cmp	r3, #2
 8004902:	d107      	bne.n	8004914 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004904:	4b3c      	ldr	r3, [pc, #240]	; (80049f8 <HAL_RCC_ClockConfig+0x244>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800490c:	2b00      	cmp	r3, #0
 800490e:	d121      	bne.n	8004954 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004910:	2301      	movs	r3, #1
 8004912:	e0f6      	b.n	8004b02 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	2b03      	cmp	r3, #3
 800491a:	d107      	bne.n	800492c <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800491c:	4b36      	ldr	r3, [pc, #216]	; (80049f8 <HAL_RCC_ClockConfig+0x244>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004924:	2b00      	cmp	r3, #0
 8004926:	d115      	bne.n	8004954 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004928:	2301      	movs	r3, #1
 800492a:	e0ea      	b.n	8004b02 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	2b01      	cmp	r3, #1
 8004932:	d107      	bne.n	8004944 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004934:	4b30      	ldr	r3, [pc, #192]	; (80049f8 <HAL_RCC_ClockConfig+0x244>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800493c:	2b00      	cmp	r3, #0
 800493e:	d109      	bne.n	8004954 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	e0de      	b.n	8004b02 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004944:	4b2c      	ldr	r3, [pc, #176]	; (80049f8 <HAL_RCC_ClockConfig+0x244>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f003 0304 	and.w	r3, r3, #4
 800494c:	2b00      	cmp	r3, #0
 800494e:	d101      	bne.n	8004954 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004950:	2301      	movs	r3, #1
 8004952:	e0d6      	b.n	8004b02 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004954:	4b28      	ldr	r3, [pc, #160]	; (80049f8 <HAL_RCC_ClockConfig+0x244>)
 8004956:	691b      	ldr	r3, [r3, #16]
 8004958:	f023 0207 	bic.w	r2, r3, #7
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	4925      	ldr	r1, [pc, #148]	; (80049f8 <HAL_RCC_ClockConfig+0x244>)
 8004962:	4313      	orrs	r3, r2
 8004964:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004966:	f7ff f81b 	bl	80039a0 <HAL_GetTick>
 800496a:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800496c:	e00a      	b.n	8004984 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800496e:	f7ff f817 	bl	80039a0 <HAL_GetTick>
 8004972:	4602      	mov	r2, r0
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	1ad3      	subs	r3, r2, r3
 8004978:	f241 3288 	movw	r2, #5000	; 0x1388
 800497c:	4293      	cmp	r3, r2
 800497e:	d901      	bls.n	8004984 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8004980:	2303      	movs	r3, #3
 8004982:	e0be      	b.n	8004b02 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004984:	4b1c      	ldr	r3, [pc, #112]	; (80049f8 <HAL_RCC_ClockConfig+0x244>)
 8004986:	691b      	ldr	r3, [r3, #16]
 8004988:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	00db      	lsls	r3, r3, #3
 8004992:	429a      	cmp	r2, r3
 8004994:	d1eb      	bne.n	800496e <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 0302 	and.w	r3, r3, #2
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d010      	beq.n	80049c4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	68da      	ldr	r2, [r3, #12]
 80049a6:	4b14      	ldr	r3, [pc, #80]	; (80049f8 <HAL_RCC_ClockConfig+0x244>)
 80049a8:	699b      	ldr	r3, [r3, #24]
 80049aa:	f003 030f 	and.w	r3, r3, #15
 80049ae:	429a      	cmp	r2, r3
 80049b0:	d208      	bcs.n	80049c4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049b2:	4b11      	ldr	r3, [pc, #68]	; (80049f8 <HAL_RCC_ClockConfig+0x244>)
 80049b4:	699b      	ldr	r3, [r3, #24]
 80049b6:	f023 020f 	bic.w	r2, r3, #15
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	68db      	ldr	r3, [r3, #12]
 80049be:	490e      	ldr	r1, [pc, #56]	; (80049f8 <HAL_RCC_ClockConfig+0x244>)
 80049c0:	4313      	orrs	r3, r2
 80049c2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80049c4:	4b0b      	ldr	r3, [pc, #44]	; (80049f4 <HAL_RCC_ClockConfig+0x240>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f003 030f 	and.w	r3, r3, #15
 80049cc:	683a      	ldr	r2, [r7, #0]
 80049ce:	429a      	cmp	r2, r3
 80049d0:	d214      	bcs.n	80049fc <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049d2:	4b08      	ldr	r3, [pc, #32]	; (80049f4 <HAL_RCC_ClockConfig+0x240>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f023 020f 	bic.w	r2, r3, #15
 80049da:	4906      	ldr	r1, [pc, #24]	; (80049f4 <HAL_RCC_ClockConfig+0x240>)
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	4313      	orrs	r3, r2
 80049e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049e2:	4b04      	ldr	r3, [pc, #16]	; (80049f4 <HAL_RCC_ClockConfig+0x240>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f003 030f 	and.w	r3, r3, #15
 80049ea:	683a      	ldr	r2, [r7, #0]
 80049ec:	429a      	cmp	r2, r3
 80049ee:	d005      	beq.n	80049fc <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80049f0:	2301      	movs	r3, #1
 80049f2:	e086      	b.n	8004b02 <HAL_RCC_ClockConfig+0x34e>
 80049f4:	52002000 	.word	0x52002000
 80049f8:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f003 0304 	and.w	r3, r3, #4
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d010      	beq.n	8004a2a <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	691a      	ldr	r2, [r3, #16]
 8004a0c:	4b3f      	ldr	r3, [pc, #252]	; (8004b0c <HAL_RCC_ClockConfig+0x358>)
 8004a0e:	699b      	ldr	r3, [r3, #24]
 8004a10:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004a14:	429a      	cmp	r2, r3
 8004a16:	d208      	bcs.n	8004a2a <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004a18:	4b3c      	ldr	r3, [pc, #240]	; (8004b0c <HAL_RCC_ClockConfig+0x358>)
 8004a1a:	699b      	ldr	r3, [r3, #24]
 8004a1c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	691b      	ldr	r3, [r3, #16]
 8004a24:	4939      	ldr	r1, [pc, #228]	; (8004b0c <HAL_RCC_ClockConfig+0x358>)
 8004a26:	4313      	orrs	r3, r2
 8004a28:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f003 0308 	and.w	r3, r3, #8
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d010      	beq.n	8004a58 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	695a      	ldr	r2, [r3, #20]
 8004a3a:	4b34      	ldr	r3, [pc, #208]	; (8004b0c <HAL_RCC_ClockConfig+0x358>)
 8004a3c:	69db      	ldr	r3, [r3, #28]
 8004a3e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004a42:	429a      	cmp	r2, r3
 8004a44:	d208      	bcs.n	8004a58 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004a46:	4b31      	ldr	r3, [pc, #196]	; (8004b0c <HAL_RCC_ClockConfig+0x358>)
 8004a48:	69db      	ldr	r3, [r3, #28]
 8004a4a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	695b      	ldr	r3, [r3, #20]
 8004a52:	492e      	ldr	r1, [pc, #184]	; (8004b0c <HAL_RCC_ClockConfig+0x358>)
 8004a54:	4313      	orrs	r3, r2
 8004a56:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f003 0310 	and.w	r3, r3, #16
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d010      	beq.n	8004a86 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	699a      	ldr	r2, [r3, #24]
 8004a68:	4b28      	ldr	r3, [pc, #160]	; (8004b0c <HAL_RCC_ClockConfig+0x358>)
 8004a6a:	69db      	ldr	r3, [r3, #28]
 8004a6c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004a70:	429a      	cmp	r2, r3
 8004a72:	d208      	bcs.n	8004a86 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004a74:	4b25      	ldr	r3, [pc, #148]	; (8004b0c <HAL_RCC_ClockConfig+0x358>)
 8004a76:	69db      	ldr	r3, [r3, #28]
 8004a78:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	699b      	ldr	r3, [r3, #24]
 8004a80:	4922      	ldr	r1, [pc, #136]	; (8004b0c <HAL_RCC_ClockConfig+0x358>)
 8004a82:	4313      	orrs	r3, r2
 8004a84:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f003 0320 	and.w	r3, r3, #32
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d010      	beq.n	8004ab4 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	69da      	ldr	r2, [r3, #28]
 8004a96:	4b1d      	ldr	r3, [pc, #116]	; (8004b0c <HAL_RCC_ClockConfig+0x358>)
 8004a98:	6a1b      	ldr	r3, [r3, #32]
 8004a9a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004a9e:	429a      	cmp	r2, r3
 8004aa0:	d208      	bcs.n	8004ab4 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8004aa2:	4b1a      	ldr	r3, [pc, #104]	; (8004b0c <HAL_RCC_ClockConfig+0x358>)
 8004aa4:	6a1b      	ldr	r3, [r3, #32]
 8004aa6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	69db      	ldr	r3, [r3, #28]
 8004aae:	4917      	ldr	r1, [pc, #92]	; (8004b0c <HAL_RCC_ClockConfig+0x358>)
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004ab4:	f000 f834 	bl	8004b20 <HAL_RCC_GetSysClockFreq>
 8004ab8:	4602      	mov	r2, r0
 8004aba:	4b14      	ldr	r3, [pc, #80]	; (8004b0c <HAL_RCC_ClockConfig+0x358>)
 8004abc:	699b      	ldr	r3, [r3, #24]
 8004abe:	0a1b      	lsrs	r3, r3, #8
 8004ac0:	f003 030f 	and.w	r3, r3, #15
 8004ac4:	4912      	ldr	r1, [pc, #72]	; (8004b10 <HAL_RCC_ClockConfig+0x35c>)
 8004ac6:	5ccb      	ldrb	r3, [r1, r3]
 8004ac8:	f003 031f 	and.w	r3, r3, #31
 8004acc:	fa22 f303 	lsr.w	r3, r2, r3
 8004ad0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004ad2:	4b0e      	ldr	r3, [pc, #56]	; (8004b0c <HAL_RCC_ClockConfig+0x358>)
 8004ad4:	699b      	ldr	r3, [r3, #24]
 8004ad6:	f003 030f 	and.w	r3, r3, #15
 8004ada:	4a0d      	ldr	r2, [pc, #52]	; (8004b10 <HAL_RCC_ClockConfig+0x35c>)
 8004adc:	5cd3      	ldrb	r3, [r2, r3]
 8004ade:	f003 031f 	and.w	r3, r3, #31
 8004ae2:	693a      	ldr	r2, [r7, #16]
 8004ae4:	fa22 f303 	lsr.w	r3, r2, r3
 8004ae8:	4a0a      	ldr	r2, [pc, #40]	; (8004b14 <HAL_RCC_ClockConfig+0x360>)
 8004aea:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004aec:	4a0a      	ldr	r2, [pc, #40]	; (8004b18 <HAL_RCC_ClockConfig+0x364>)
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8004af2:	4b0a      	ldr	r3, [pc, #40]	; (8004b1c <HAL_RCC_ClockConfig+0x368>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4618      	mov	r0, r3
 8004af8:	f7fe fdc0 	bl	800367c <HAL_InitTick>
 8004afc:	4603      	mov	r3, r0
 8004afe:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004b00:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3718      	adds	r7, #24
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}
 8004b0a:	bf00      	nop
 8004b0c:	58024400 	.word	0x58024400
 8004b10:	08008b84 	.word	0x08008b84
 8004b14:	24000010 	.word	0x24000010
 8004b18:	2400000c 	.word	0x2400000c
 8004b1c:	24000014 	.word	0x24000014

08004b20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b089      	sub	sp, #36	; 0x24
 8004b24:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b26:	4bb3      	ldr	r3, [pc, #716]	; (8004df4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b28:	691b      	ldr	r3, [r3, #16]
 8004b2a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004b2e:	2b18      	cmp	r3, #24
 8004b30:	f200 8155 	bhi.w	8004dde <HAL_RCC_GetSysClockFreq+0x2be>
 8004b34:	a201      	add	r2, pc, #4	; (adr r2, 8004b3c <HAL_RCC_GetSysClockFreq+0x1c>)
 8004b36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b3a:	bf00      	nop
 8004b3c:	08004ba1 	.word	0x08004ba1
 8004b40:	08004ddf 	.word	0x08004ddf
 8004b44:	08004ddf 	.word	0x08004ddf
 8004b48:	08004ddf 	.word	0x08004ddf
 8004b4c:	08004ddf 	.word	0x08004ddf
 8004b50:	08004ddf 	.word	0x08004ddf
 8004b54:	08004ddf 	.word	0x08004ddf
 8004b58:	08004ddf 	.word	0x08004ddf
 8004b5c:	08004bc7 	.word	0x08004bc7
 8004b60:	08004ddf 	.word	0x08004ddf
 8004b64:	08004ddf 	.word	0x08004ddf
 8004b68:	08004ddf 	.word	0x08004ddf
 8004b6c:	08004ddf 	.word	0x08004ddf
 8004b70:	08004ddf 	.word	0x08004ddf
 8004b74:	08004ddf 	.word	0x08004ddf
 8004b78:	08004ddf 	.word	0x08004ddf
 8004b7c:	08004bcd 	.word	0x08004bcd
 8004b80:	08004ddf 	.word	0x08004ddf
 8004b84:	08004ddf 	.word	0x08004ddf
 8004b88:	08004ddf 	.word	0x08004ddf
 8004b8c:	08004ddf 	.word	0x08004ddf
 8004b90:	08004ddf 	.word	0x08004ddf
 8004b94:	08004ddf 	.word	0x08004ddf
 8004b98:	08004ddf 	.word	0x08004ddf
 8004b9c:	08004bd3 	.word	0x08004bd3
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004ba0:	4b94      	ldr	r3, [pc, #592]	; (8004df4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f003 0320 	and.w	r3, r3, #32
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d009      	beq.n	8004bc0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004bac:	4b91      	ldr	r3, [pc, #580]	; (8004df4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	08db      	lsrs	r3, r3, #3
 8004bb2:	f003 0303 	and.w	r3, r3, #3
 8004bb6:	4a90      	ldr	r2, [pc, #576]	; (8004df8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004bb8:	fa22 f303 	lsr.w	r3, r2, r3
 8004bbc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8004bbe:	e111      	b.n	8004de4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004bc0:	4b8d      	ldr	r3, [pc, #564]	; (8004df8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004bc2:	61bb      	str	r3, [r7, #24]
    break;
 8004bc4:	e10e      	b.n	8004de4 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8004bc6:	4b8d      	ldr	r3, [pc, #564]	; (8004dfc <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004bc8:	61bb      	str	r3, [r7, #24]
    break;
 8004bca:	e10b      	b.n	8004de4 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8004bcc:	4b8c      	ldr	r3, [pc, #560]	; (8004e00 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004bce:	61bb      	str	r3, [r7, #24]
    break;
 8004bd0:	e108      	b.n	8004de4 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004bd2:	4b88      	ldr	r3, [pc, #544]	; (8004df4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004bd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bd6:	f003 0303 	and.w	r3, r3, #3
 8004bda:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8004bdc:	4b85      	ldr	r3, [pc, #532]	; (8004df4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004bde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004be0:	091b      	lsrs	r3, r3, #4
 8004be2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004be6:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004be8:	4b82      	ldr	r3, [pc, #520]	; (8004df4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bec:	f003 0301 	and.w	r3, r3, #1
 8004bf0:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8004bf2:	4b80      	ldr	r3, [pc, #512]	; (8004df4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004bf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bf6:	08db      	lsrs	r3, r3, #3
 8004bf8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004bfc:	68fa      	ldr	r2, [r7, #12]
 8004bfe:	fb02 f303 	mul.w	r3, r2, r3
 8004c02:	ee07 3a90 	vmov	s15, r3
 8004c06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c0a:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8004c0e:	693b      	ldr	r3, [r7, #16]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	f000 80e1 	beq.w	8004dd8 <HAL_RCC_GetSysClockFreq+0x2b8>
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	2b02      	cmp	r3, #2
 8004c1a:	f000 8083 	beq.w	8004d24 <HAL_RCC_GetSysClockFreq+0x204>
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	2b02      	cmp	r3, #2
 8004c22:	f200 80a1 	bhi.w	8004d68 <HAL_RCC_GetSysClockFreq+0x248>
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d003      	beq.n	8004c34 <HAL_RCC_GetSysClockFreq+0x114>
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	2b01      	cmp	r3, #1
 8004c30:	d056      	beq.n	8004ce0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004c32:	e099      	b.n	8004d68 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004c34:	4b6f      	ldr	r3, [pc, #444]	; (8004df4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f003 0320 	and.w	r3, r3, #32
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d02d      	beq.n	8004c9c <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004c40:	4b6c      	ldr	r3, [pc, #432]	; (8004df4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	08db      	lsrs	r3, r3, #3
 8004c46:	f003 0303 	and.w	r3, r3, #3
 8004c4a:	4a6b      	ldr	r2, [pc, #428]	; (8004df8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004c4c:	fa22 f303 	lsr.w	r3, r2, r3
 8004c50:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	ee07 3a90 	vmov	s15, r3
 8004c58:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	ee07 3a90 	vmov	s15, r3
 8004c62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c6a:	4b62      	ldr	r3, [pc, #392]	; (8004df4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c72:	ee07 3a90 	vmov	s15, r3
 8004c76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c7a:	ed97 6a02 	vldr	s12, [r7, #8]
 8004c7e:	eddf 5a61 	vldr	s11, [pc, #388]	; 8004e04 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004c82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c8a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004c8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c96:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8004c9a:	e087      	b.n	8004dac <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	ee07 3a90 	vmov	s15, r3
 8004ca2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ca6:	eddf 6a58 	vldr	s13, [pc, #352]	; 8004e08 <HAL_RCC_GetSysClockFreq+0x2e8>
 8004caa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004cae:	4b51      	ldr	r3, [pc, #324]	; (8004df4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cb6:	ee07 3a90 	vmov	s15, r3
 8004cba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004cbe:	ed97 6a02 	vldr	s12, [r7, #8]
 8004cc2:	eddf 5a50 	vldr	s11, [pc, #320]	; 8004e04 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004cc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004cca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004cce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004cd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004cd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cda:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004cde:	e065      	b.n	8004dac <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004ce0:	693b      	ldr	r3, [r7, #16]
 8004ce2:	ee07 3a90 	vmov	s15, r3
 8004ce6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cea:	eddf 6a48 	vldr	s13, [pc, #288]	; 8004e0c <HAL_RCC_GetSysClockFreq+0x2ec>
 8004cee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004cf2:	4b40      	ldr	r3, [pc, #256]	; (8004df4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cf6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cfa:	ee07 3a90 	vmov	s15, r3
 8004cfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d02:	ed97 6a02 	vldr	s12, [r7, #8]
 8004d06:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8004e04 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004d0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d12:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004d16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d1e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004d22:	e043      	b.n	8004dac <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	ee07 3a90 	vmov	s15, r3
 8004d2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d2e:	eddf 6a38 	vldr	s13, [pc, #224]	; 8004e10 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004d32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d36:	4b2f      	ldr	r3, [pc, #188]	; (8004df4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d3e:	ee07 3a90 	vmov	s15, r3
 8004d42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d46:	ed97 6a02 	vldr	s12, [r7, #8]
 8004d4a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8004e04 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004d4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d56:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004d5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d62:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004d66:	e021      	b.n	8004dac <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004d68:	693b      	ldr	r3, [r7, #16]
 8004d6a:	ee07 3a90 	vmov	s15, r3
 8004d6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d72:	eddf 6a26 	vldr	s13, [pc, #152]	; 8004e0c <HAL_RCC_GetSysClockFreq+0x2ec>
 8004d76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d7a:	4b1e      	ldr	r3, [pc, #120]	; (8004df4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d82:	ee07 3a90 	vmov	s15, r3
 8004d86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d8a:	ed97 6a02 	vldr	s12, [r7, #8]
 8004d8e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8004e04 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004d92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d9a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004d9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004da2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004da6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004daa:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8004dac:	4b11      	ldr	r3, [pc, #68]	; (8004df4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004db0:	0a5b      	lsrs	r3, r3, #9
 8004db2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004db6:	3301      	adds	r3, #1
 8004db8:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	ee07 3a90 	vmov	s15, r3
 8004dc0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004dc4:	edd7 6a07 	vldr	s13, [r7, #28]
 8004dc8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004dcc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004dd0:	ee17 3a90 	vmov	r3, s15
 8004dd4:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8004dd6:	e005      	b.n	8004de4 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8004dd8:	2300      	movs	r3, #0
 8004dda:	61bb      	str	r3, [r7, #24]
    break;
 8004ddc:	e002      	b.n	8004de4 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8004dde:	4b07      	ldr	r3, [pc, #28]	; (8004dfc <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004de0:	61bb      	str	r3, [r7, #24]
    break;
 8004de2:	bf00      	nop
  }

  return sysclockfreq;
 8004de4:	69bb      	ldr	r3, [r7, #24]
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	3724      	adds	r7, #36	; 0x24
 8004dea:	46bd      	mov	sp, r7
 8004dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df0:	4770      	bx	lr
 8004df2:	bf00      	nop
 8004df4:	58024400 	.word	0x58024400
 8004df8:	03d09000 	.word	0x03d09000
 8004dfc:	003d0900 	.word	0x003d0900
 8004e00:	007a1200 	.word	0x007a1200
 8004e04:	46000000 	.word	0x46000000
 8004e08:	4c742400 	.word	0x4c742400
 8004e0c:	4a742400 	.word	0x4a742400
 8004e10:	4af42400 	.word	0x4af42400

08004e14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b082      	sub	sp, #8
 8004e18:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004e1a:	f7ff fe81 	bl	8004b20 <HAL_RCC_GetSysClockFreq>
 8004e1e:	4602      	mov	r2, r0
 8004e20:	4b10      	ldr	r3, [pc, #64]	; (8004e64 <HAL_RCC_GetHCLKFreq+0x50>)
 8004e22:	699b      	ldr	r3, [r3, #24]
 8004e24:	0a1b      	lsrs	r3, r3, #8
 8004e26:	f003 030f 	and.w	r3, r3, #15
 8004e2a:	490f      	ldr	r1, [pc, #60]	; (8004e68 <HAL_RCC_GetHCLKFreq+0x54>)
 8004e2c:	5ccb      	ldrb	r3, [r1, r3]
 8004e2e:	f003 031f 	and.w	r3, r3, #31
 8004e32:	fa22 f303 	lsr.w	r3, r2, r3
 8004e36:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004e38:	4b0a      	ldr	r3, [pc, #40]	; (8004e64 <HAL_RCC_GetHCLKFreq+0x50>)
 8004e3a:	699b      	ldr	r3, [r3, #24]
 8004e3c:	f003 030f 	and.w	r3, r3, #15
 8004e40:	4a09      	ldr	r2, [pc, #36]	; (8004e68 <HAL_RCC_GetHCLKFreq+0x54>)
 8004e42:	5cd3      	ldrb	r3, [r2, r3]
 8004e44:	f003 031f 	and.w	r3, r3, #31
 8004e48:	687a      	ldr	r2, [r7, #4]
 8004e4a:	fa22 f303 	lsr.w	r3, r2, r3
 8004e4e:	4a07      	ldr	r2, [pc, #28]	; (8004e6c <HAL_RCC_GetHCLKFreq+0x58>)
 8004e50:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004e52:	4a07      	ldr	r2, [pc, #28]	; (8004e70 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004e58:	4b04      	ldr	r3, [pc, #16]	; (8004e6c <HAL_RCC_GetHCLKFreq+0x58>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
}
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	3708      	adds	r7, #8
 8004e60:	46bd      	mov	sp, r7
 8004e62:	bd80      	pop	{r7, pc}
 8004e64:	58024400 	.word	0x58024400
 8004e68:	08008b84 	.word	0x08008b84
 8004e6c:	24000010 	.word	0x24000010
 8004e70:	2400000c 	.word	0x2400000c

08004e74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004e78:	f7ff ffcc 	bl	8004e14 <HAL_RCC_GetHCLKFreq>
 8004e7c:	4602      	mov	r2, r0
 8004e7e:	4b06      	ldr	r3, [pc, #24]	; (8004e98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e80:	69db      	ldr	r3, [r3, #28]
 8004e82:	091b      	lsrs	r3, r3, #4
 8004e84:	f003 0307 	and.w	r3, r3, #7
 8004e88:	4904      	ldr	r1, [pc, #16]	; (8004e9c <HAL_RCC_GetPCLK1Freq+0x28>)
 8004e8a:	5ccb      	ldrb	r3, [r1, r3]
 8004e8c:	f003 031f 	and.w	r3, r3, #31
 8004e90:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004e94:	4618      	mov	r0, r3
 8004e96:	bd80      	pop	{r7, pc}
 8004e98:	58024400 	.word	0x58024400
 8004e9c:	08008b84 	.word	0x08008b84

08004ea0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004ea4:	f7ff ffb6 	bl	8004e14 <HAL_RCC_GetHCLKFreq>
 8004ea8:	4602      	mov	r2, r0
 8004eaa:	4b06      	ldr	r3, [pc, #24]	; (8004ec4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004eac:	69db      	ldr	r3, [r3, #28]
 8004eae:	0a1b      	lsrs	r3, r3, #8
 8004eb0:	f003 0307 	and.w	r3, r3, #7
 8004eb4:	4904      	ldr	r1, [pc, #16]	; (8004ec8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004eb6:	5ccb      	ldrb	r3, [r1, r3]
 8004eb8:	f003 031f 	and.w	r3, r3, #31
 8004ebc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	bd80      	pop	{r7, pc}
 8004ec4:	58024400 	.word	0x58024400
 8004ec8:	08008b84 	.word	0x08008b84

08004ecc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b083      	sub	sp, #12
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
 8004ed4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	223f      	movs	r2, #63	; 0x3f
 8004eda:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004edc:	4b1a      	ldr	r3, [pc, #104]	; (8004f48 <HAL_RCC_GetClockConfig+0x7c>)
 8004ede:	691b      	ldr	r3, [r3, #16]
 8004ee0:	f003 0207 	and.w	r2, r3, #7
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8004ee8:	4b17      	ldr	r3, [pc, #92]	; (8004f48 <HAL_RCC_GetClockConfig+0x7c>)
 8004eea:	699b      	ldr	r3, [r3, #24]
 8004eec:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8004ef4:	4b14      	ldr	r3, [pc, #80]	; (8004f48 <HAL_RCC_GetClockConfig+0x7c>)
 8004ef6:	699b      	ldr	r3, [r3, #24]
 8004ef8:	f003 020f 	and.w	r2, r3, #15
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8004f00:	4b11      	ldr	r3, [pc, #68]	; (8004f48 <HAL_RCC_GetClockConfig+0x7c>)
 8004f02:	699b      	ldr	r3, [r3, #24]
 8004f04:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8004f0c:	4b0e      	ldr	r3, [pc, #56]	; (8004f48 <HAL_RCC_GetClockConfig+0x7c>)
 8004f0e:	69db      	ldr	r3, [r3, #28]
 8004f10:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8004f18:	4b0b      	ldr	r3, [pc, #44]	; (8004f48 <HAL_RCC_GetClockConfig+0x7c>)
 8004f1a:	69db      	ldr	r3, [r3, #28]
 8004f1c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8004f24:	4b08      	ldr	r3, [pc, #32]	; (8004f48 <HAL_RCC_GetClockConfig+0x7c>)
 8004f26:	6a1b      	ldr	r3, [r3, #32]
 8004f28:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004f30:	4b06      	ldr	r3, [pc, #24]	; (8004f4c <HAL_RCC_GetClockConfig+0x80>)
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f003 020f 	and.w	r2, r3, #15
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	601a      	str	r2, [r3, #0]
}
 8004f3c:	bf00      	nop
 8004f3e:	370c      	adds	r7, #12
 8004f40:	46bd      	mov	sp, r7
 8004f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f46:	4770      	bx	lr
 8004f48:	58024400 	.word	0x58024400
 8004f4c:	52002000 	.word	0x52002000

08004f50 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b086      	sub	sp, #24
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004f58:	2300      	movs	r3, #0
 8004f5a:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d03f      	beq.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f70:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004f74:	d02a      	beq.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004f76:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004f7a:	d824      	bhi.n	8004fc6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004f7c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004f80:	d018      	beq.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004f82:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004f86:	d81e      	bhi.n	8004fc6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d003      	beq.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004f8c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f90:	d007      	beq.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004f92:	e018      	b.n	8004fc6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f94:	4ba3      	ldr	r3, [pc, #652]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004f96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f98:	4aa2      	ldr	r2, [pc, #648]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004f9a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004f9e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8004fa0:	e015      	b.n	8004fce <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	3304      	adds	r3, #4
 8004fa6:	2102      	movs	r1, #2
 8004fa8:	4618      	mov	r0, r3
 8004faa:	f001 f9d5 	bl	8006358 <RCCEx_PLL2_Config>
 8004fae:	4603      	mov	r3, r0
 8004fb0:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8004fb2:	e00c      	b.n	8004fce <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	3324      	adds	r3, #36	; 0x24
 8004fb8:	2102      	movs	r1, #2
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f001 fa7e 	bl	80064bc <RCCEx_PLL3_Config>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8004fc4:	e003      	b.n	8004fce <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	75fb      	strb	r3, [r7, #23]
      break;
 8004fca:	e000      	b.n	8004fce <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004fcc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004fce:	7dfb      	ldrb	r3, [r7, #23]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d109      	bne.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004fd4:	4b93      	ldr	r3, [pc, #588]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004fd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fd8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004fe0:	4990      	ldr	r1, [pc, #576]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	650b      	str	r3, [r1, #80]	; 0x50
 8004fe6:	e001      	b.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fe8:	7dfb      	ldrb	r3, [r7, #23]
 8004fea:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d03d      	beq.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ffc:	2b04      	cmp	r3, #4
 8004ffe:	d826      	bhi.n	800504e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005000:	a201      	add	r2, pc, #4	; (adr r2, 8005008 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8005002:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005006:	bf00      	nop
 8005008:	0800501d 	.word	0x0800501d
 800500c:	0800502b 	.word	0x0800502b
 8005010:	0800503d 	.word	0x0800503d
 8005014:	08005055 	.word	0x08005055
 8005018:	08005055 	.word	0x08005055
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800501c:	4b81      	ldr	r3, [pc, #516]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800501e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005020:	4a80      	ldr	r2, [pc, #512]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005022:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005026:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005028:	e015      	b.n	8005056 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	3304      	adds	r3, #4
 800502e:	2100      	movs	r1, #0
 8005030:	4618      	mov	r0, r3
 8005032:	f001 f991 	bl	8006358 <RCCEx_PLL2_Config>
 8005036:	4603      	mov	r3, r0
 8005038:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800503a:	e00c      	b.n	8005056 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	3324      	adds	r3, #36	; 0x24
 8005040:	2100      	movs	r1, #0
 8005042:	4618      	mov	r0, r3
 8005044:	f001 fa3a 	bl	80064bc <RCCEx_PLL3_Config>
 8005048:	4603      	mov	r3, r0
 800504a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800504c:	e003      	b.n	8005056 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	75fb      	strb	r3, [r7, #23]
      break;
 8005052:	e000      	b.n	8005056 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8005054:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005056:	7dfb      	ldrb	r3, [r7, #23]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d109      	bne.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800505c:	4b71      	ldr	r3, [pc, #452]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800505e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005060:	f023 0207 	bic.w	r2, r3, #7
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005068:	496e      	ldr	r1, [pc, #440]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800506a:	4313      	orrs	r3, r2
 800506c:	650b      	str	r3, [r1, #80]	; 0x50
 800506e:	e001      	b.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005070:	7dfb      	ldrb	r3, [r7, #23]
 8005072:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800507c:	2b00      	cmp	r3, #0
 800507e:	d042      	beq.n	8005106 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005084:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005088:	d02b      	beq.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0x192>
 800508a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800508e:	d825      	bhi.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8005090:	2bc0      	cmp	r3, #192	; 0xc0
 8005092:	d028      	beq.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005094:	2bc0      	cmp	r3, #192	; 0xc0
 8005096:	d821      	bhi.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8005098:	2b80      	cmp	r3, #128	; 0x80
 800509a:	d016      	beq.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0x17a>
 800509c:	2b80      	cmp	r3, #128	; 0x80
 800509e:	d81d      	bhi.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d002      	beq.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80050a4:	2b40      	cmp	r3, #64	; 0x40
 80050a6:	d007      	beq.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x168>
 80050a8:	e018      	b.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80050aa:	4b5e      	ldr	r3, [pc, #376]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80050ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050ae:	4a5d      	ldr	r2, [pc, #372]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80050b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80050b4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80050b6:	e017      	b.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	3304      	adds	r3, #4
 80050bc:	2100      	movs	r1, #0
 80050be:	4618      	mov	r0, r3
 80050c0:	f001 f94a 	bl	8006358 <RCCEx_PLL2_Config>
 80050c4:	4603      	mov	r3, r0
 80050c6:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80050c8:	e00e      	b.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	3324      	adds	r3, #36	; 0x24
 80050ce:	2100      	movs	r1, #0
 80050d0:	4618      	mov	r0, r3
 80050d2:	f001 f9f3 	bl	80064bc <RCCEx_PLL3_Config>
 80050d6:	4603      	mov	r3, r0
 80050d8:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80050da:	e005      	b.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80050dc:	2301      	movs	r3, #1
 80050de:	75fb      	strb	r3, [r7, #23]
      break;
 80050e0:	e002      	b.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80050e2:	bf00      	nop
 80050e4:	e000      	b.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80050e6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80050e8:	7dfb      	ldrb	r3, [r7, #23]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d109      	bne.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80050ee:	4b4d      	ldr	r3, [pc, #308]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80050f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050f2:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050fa:	494a      	ldr	r1, [pc, #296]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80050fc:	4313      	orrs	r3, r2
 80050fe:	650b      	str	r3, [r1, #80]	; 0x50
 8005100:	e001      	b.n	8005106 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005102:	7dfb      	ldrb	r3, [r7, #23]
 8005104:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800510e:	2b00      	cmp	r3, #0
 8005110:	d049      	beq.n	80051a6 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005118:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800511c:	d030      	beq.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0x230>
 800511e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005122:	d82a      	bhi.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8005124:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8005128:	d02c      	beq.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0x234>
 800512a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800512e:	d824      	bhi.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8005130:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005134:	d018      	beq.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8005136:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800513a:	d81e      	bhi.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800513c:	2b00      	cmp	r3, #0
 800513e:	d003      	beq.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8005140:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005144:	d007      	beq.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8005146:	e018      	b.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005148:	4b36      	ldr	r3, [pc, #216]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800514a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800514c:	4a35      	ldr	r2, [pc, #212]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800514e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005152:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005154:	e017      	b.n	8005186 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	3304      	adds	r3, #4
 800515a:	2100      	movs	r1, #0
 800515c:	4618      	mov	r0, r3
 800515e:	f001 f8fb 	bl	8006358 <RCCEx_PLL2_Config>
 8005162:	4603      	mov	r3, r0
 8005164:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8005166:	e00e      	b.n	8005186 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	3324      	adds	r3, #36	; 0x24
 800516c:	2100      	movs	r1, #0
 800516e:	4618      	mov	r0, r3
 8005170:	f001 f9a4 	bl	80064bc <RCCEx_PLL3_Config>
 8005174:	4603      	mov	r3, r0
 8005176:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005178:	e005      	b.n	8005186 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800517a:	2301      	movs	r3, #1
 800517c:	75fb      	strb	r3, [r7, #23]
      break;
 800517e:	e002      	b.n	8005186 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8005180:	bf00      	nop
 8005182:	e000      	b.n	8005186 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8005184:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005186:	7dfb      	ldrb	r3, [r7, #23]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d10a      	bne.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800518c:	4b25      	ldr	r3, [pc, #148]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800518e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005190:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800519a:	4922      	ldr	r1, [pc, #136]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800519c:	4313      	orrs	r3, r2
 800519e:	658b      	str	r3, [r1, #88]	; 0x58
 80051a0:	e001      	b.n	80051a6 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051a2:	7dfb      	ldrb	r3, [r7, #23]
 80051a4:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d04b      	beq.n	800524a <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80051b8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80051bc:	d030      	beq.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 80051be:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80051c2:	d82a      	bhi.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80051c4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80051c8:	d02e      	beq.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 80051ca:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80051ce:	d824      	bhi.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80051d0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80051d4:	d018      	beq.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 80051d6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80051da:	d81e      	bhi.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d003      	beq.n	80051e8 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80051e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80051e4:	d007      	beq.n	80051f6 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80051e6:	e018      	b.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80051e8:	4b0e      	ldr	r3, [pc, #56]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80051ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051ec:	4a0d      	ldr	r2, [pc, #52]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80051ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80051f2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80051f4:	e019      	b.n	800522a <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	3304      	adds	r3, #4
 80051fa:	2100      	movs	r1, #0
 80051fc:	4618      	mov	r0, r3
 80051fe:	f001 f8ab 	bl	8006358 <RCCEx_PLL2_Config>
 8005202:	4603      	mov	r3, r0
 8005204:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8005206:	e010      	b.n	800522a <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	3324      	adds	r3, #36	; 0x24
 800520c:	2100      	movs	r1, #0
 800520e:	4618      	mov	r0, r3
 8005210:	f001 f954 	bl	80064bc <RCCEx_PLL3_Config>
 8005214:	4603      	mov	r3, r0
 8005216:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005218:	e007      	b.n	800522a <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800521a:	2301      	movs	r3, #1
 800521c:	75fb      	strb	r3, [r7, #23]
      break;
 800521e:	e004      	b.n	800522a <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 8005220:	bf00      	nop
 8005222:	e002      	b.n	800522a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8005224:	58024400 	.word	0x58024400
      break;
 8005228:	bf00      	nop
    }

    if(ret == HAL_OK)
 800522a:	7dfb      	ldrb	r3, [r7, #23]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d10a      	bne.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005230:	4b99      	ldr	r3, [pc, #612]	; (8005498 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8005232:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005234:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800523e:	4996      	ldr	r1, [pc, #600]	; (8005498 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8005240:	4313      	orrs	r3, r2
 8005242:	658b      	str	r3, [r1, #88]	; 0x58
 8005244:	e001      	b.n	800524a <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005246:	7dfb      	ldrb	r3, [r7, #23]
 8005248:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005252:	2b00      	cmp	r3, #0
 8005254:	d032      	beq.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800525a:	2b30      	cmp	r3, #48	; 0x30
 800525c:	d01c      	beq.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x348>
 800525e:	2b30      	cmp	r3, #48	; 0x30
 8005260:	d817      	bhi.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x342>
 8005262:	2b20      	cmp	r3, #32
 8005264:	d00c      	beq.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0x330>
 8005266:	2b20      	cmp	r3, #32
 8005268:	d813      	bhi.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x342>
 800526a:	2b00      	cmp	r3, #0
 800526c:	d016      	beq.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x34c>
 800526e:	2b10      	cmp	r3, #16
 8005270:	d10f      	bne.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005272:	4b89      	ldr	r3, [pc, #548]	; (8005498 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8005274:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005276:	4a88      	ldr	r2, [pc, #544]	; (8005498 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8005278:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800527c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800527e:	e00e      	b.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	3304      	adds	r3, #4
 8005284:	2102      	movs	r1, #2
 8005286:	4618      	mov	r0, r3
 8005288:	f001 f866 	bl	8006358 <RCCEx_PLL2_Config>
 800528c:	4603      	mov	r3, r0
 800528e:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8005290:	e005      	b.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	75fb      	strb	r3, [r7, #23]
      break;
 8005296:	e002      	b.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8005298:	bf00      	nop
 800529a:	e000      	b.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 800529c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800529e:	7dfb      	ldrb	r3, [r7, #23]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d109      	bne.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80052a4:	4b7c      	ldr	r3, [pc, #496]	; (8005498 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80052a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052a8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052b0:	4979      	ldr	r1, [pc, #484]	; (8005498 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80052b2:	4313      	orrs	r3, r2
 80052b4:	64cb      	str	r3, [r1, #76]	; 0x4c
 80052b6:	e001      	b.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052b8:	7dfb      	ldrb	r3, [r7, #23]
 80052ba:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d047      	beq.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80052d0:	d030      	beq.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80052d2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80052d6:	d82a      	bhi.n	800532e <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80052d8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80052dc:	d02c      	beq.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 80052de:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80052e2:	d824      	bhi.n	800532e <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80052e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80052e8:	d018      	beq.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80052ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80052ee:	d81e      	bhi.n	800532e <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d003      	beq.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 80052f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052f8:	d007      	beq.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 80052fa:	e018      	b.n	800532e <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80052fc:	4b66      	ldr	r3, [pc, #408]	; (8005498 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80052fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005300:	4a65      	ldr	r2, [pc, #404]	; (8005498 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8005302:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005306:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8005308:	e017      	b.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	3304      	adds	r3, #4
 800530e:	2100      	movs	r1, #0
 8005310:	4618      	mov	r0, r3
 8005312:	f001 f821 	bl	8006358 <RCCEx_PLL2_Config>
 8005316:	4603      	mov	r3, r0
 8005318:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800531a:	e00e      	b.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	3324      	adds	r3, #36	; 0x24
 8005320:	2100      	movs	r1, #0
 8005322:	4618      	mov	r0, r3
 8005324:	f001 f8ca 	bl	80064bc <RCCEx_PLL3_Config>
 8005328:	4603      	mov	r3, r0
 800532a:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800532c:	e005      	b.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800532e:	2301      	movs	r3, #1
 8005330:	75fb      	strb	r3, [r7, #23]
      break;
 8005332:	e002      	b.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8005334:	bf00      	nop
 8005336:	e000      	b.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8005338:	bf00      	nop
    }

    if(ret == HAL_OK)
 800533a:	7dfb      	ldrb	r3, [r7, #23]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d109      	bne.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005340:	4b55      	ldr	r3, [pc, #340]	; (8005498 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8005342:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005344:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800534c:	4952      	ldr	r1, [pc, #328]	; (8005498 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800534e:	4313      	orrs	r3, r2
 8005350:	650b      	str	r3, [r1, #80]	; 0x50
 8005352:	e001      	b.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005354:	7dfb      	ldrb	r3, [r7, #23]
 8005356:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005360:	2b00      	cmp	r3, #0
 8005362:	d049      	beq.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005368:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800536c:	d02e      	beq.n	80053cc <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800536e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005372:	d828      	bhi.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8005374:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005378:	d02a      	beq.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x480>
 800537a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800537e:	d822      	bhi.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8005380:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005384:	d026      	beq.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0x484>
 8005386:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800538a:	d81c      	bhi.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x476>
 800538c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005390:	d010      	beq.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x464>
 8005392:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005396:	d816      	bhi.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8005398:	2b00      	cmp	r3, #0
 800539a:	d01d      	beq.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0x488>
 800539c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053a0:	d111      	bne.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	3304      	adds	r3, #4
 80053a6:	2101      	movs	r1, #1
 80053a8:	4618      	mov	r0, r3
 80053aa:	f000 ffd5 	bl	8006358 <RCCEx_PLL2_Config>
 80053ae:	4603      	mov	r3, r0
 80053b0:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80053b2:	e012      	b.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	3324      	adds	r3, #36	; 0x24
 80053b8:	2101      	movs	r1, #1
 80053ba:	4618      	mov	r0, r3
 80053bc:	f001 f87e 	bl	80064bc <RCCEx_PLL3_Config>
 80053c0:	4603      	mov	r3, r0
 80053c2:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80053c4:	e009      	b.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	75fb      	strb	r3, [r7, #23]
      break;
 80053ca:	e006      	b.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80053cc:	bf00      	nop
 80053ce:	e004      	b.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80053d0:	bf00      	nop
 80053d2:	e002      	b.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80053d4:	bf00      	nop
 80053d6:	e000      	b.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80053d8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80053da:	7dfb      	ldrb	r3, [r7, #23]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d109      	bne.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80053e0:	4b2d      	ldr	r3, [pc, #180]	; (8005498 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80053e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053e4:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053ec:	492a      	ldr	r1, [pc, #168]	; (8005498 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80053ee:	4313      	orrs	r3, r2
 80053f0:	650b      	str	r3, [r1, #80]	; 0x50
 80053f2:	e001      	b.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053f4:	7dfb      	ldrb	r3, [r7, #23]
 80053f6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005400:	2b00      	cmp	r3, #0
 8005402:	d04d      	beq.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800540a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800540e:	d02e      	beq.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8005410:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005414:	d828      	bhi.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8005416:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800541a:	d02a      	beq.n	8005472 <HAL_RCCEx_PeriphCLKConfig+0x522>
 800541c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005420:	d822      	bhi.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8005422:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005426:	d026      	beq.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0x526>
 8005428:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800542c:	d81c      	bhi.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x518>
 800542e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005432:	d010      	beq.n	8005456 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8005434:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005438:	d816      	bhi.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x518>
 800543a:	2b00      	cmp	r3, #0
 800543c:	d01d      	beq.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x52a>
 800543e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005442:	d111      	bne.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	3304      	adds	r3, #4
 8005448:	2101      	movs	r1, #1
 800544a:	4618      	mov	r0, r3
 800544c:	f000 ff84 	bl	8006358 <RCCEx_PLL2_Config>
 8005450:	4603      	mov	r3, r0
 8005452:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8005454:	e012      	b.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	3324      	adds	r3, #36	; 0x24
 800545a:	2101      	movs	r1, #1
 800545c:	4618      	mov	r0, r3
 800545e:	f001 f82d 	bl	80064bc <RCCEx_PLL3_Config>
 8005462:	4603      	mov	r3, r0
 8005464:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8005466:	e009      	b.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8005468:	2301      	movs	r3, #1
 800546a:	75fb      	strb	r3, [r7, #23]
      break;
 800546c:	e006      	b.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800546e:	bf00      	nop
 8005470:	e004      	b.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8005472:	bf00      	nop
 8005474:	e002      	b.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8005476:	bf00      	nop
 8005478:	e000      	b.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800547a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800547c:	7dfb      	ldrb	r3, [r7, #23]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d10c      	bne.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005482:	4b05      	ldr	r3, [pc, #20]	; (8005498 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8005484:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005486:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005490:	4901      	ldr	r1, [pc, #4]	; (8005498 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8005492:	4313      	orrs	r3, r2
 8005494:	658b      	str	r3, [r1, #88]	; 0x58
 8005496:	e003      	b.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x550>
 8005498:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800549c:	7dfb      	ldrb	r3, [r7, #23]
 800549e:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d02f      	beq.n	800550c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80054b0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80054b4:	d00e      	beq.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x584>
 80054b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80054ba:	d814      	bhi.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x596>
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d015      	beq.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0x59c>
 80054c0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80054c4:	d10f      	bne.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80054c6:	4baf      	ldr	r3, [pc, #700]	; (8005784 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80054c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054ca:	4aae      	ldr	r2, [pc, #696]	; (8005784 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80054cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80054d0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80054d2:	e00c      	b.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	3304      	adds	r3, #4
 80054d8:	2101      	movs	r1, #1
 80054da:	4618      	mov	r0, r3
 80054dc:	f000 ff3c 	bl	8006358 <RCCEx_PLL2_Config>
 80054e0:	4603      	mov	r3, r0
 80054e2:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80054e4:	e003      	b.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80054e6:	2301      	movs	r3, #1
 80054e8:	75fb      	strb	r3, [r7, #23]
      break;
 80054ea:	e000      	b.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 80054ec:	bf00      	nop
    }

    if(ret == HAL_OK)
 80054ee:	7dfb      	ldrb	r3, [r7, #23]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d109      	bne.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80054f4:	4ba3      	ldr	r3, [pc, #652]	; (8005784 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80054f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054f8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005500:	49a0      	ldr	r1, [pc, #640]	; (8005784 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8005502:	4313      	orrs	r3, r2
 8005504:	650b      	str	r3, [r1, #80]	; 0x50
 8005506:	e001      	b.n	800550c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005508:	7dfb      	ldrb	r3, [r7, #23]
 800550a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005514:	2b00      	cmp	r3, #0
 8005516:	d032      	beq.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800551c:	2b03      	cmp	r3, #3
 800551e:	d81b      	bhi.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8005520:	a201      	add	r2, pc, #4	; (adr r2, 8005528 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 8005522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005526:	bf00      	nop
 8005528:	0800555f 	.word	0x0800555f
 800552c:	08005539 	.word	0x08005539
 8005530:	08005547 	.word	0x08005547
 8005534:	0800555f 	.word	0x0800555f
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005538:	4b92      	ldr	r3, [pc, #584]	; (8005784 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800553a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800553c:	4a91      	ldr	r2, [pc, #580]	; (8005784 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800553e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005542:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8005544:	e00c      	b.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	3304      	adds	r3, #4
 800554a:	2102      	movs	r1, #2
 800554c:	4618      	mov	r0, r3
 800554e:	f000 ff03 	bl	8006358 <RCCEx_PLL2_Config>
 8005552:	4603      	mov	r3, r0
 8005554:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8005556:	e003      	b.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8005558:	2301      	movs	r3, #1
 800555a:	75fb      	strb	r3, [r7, #23]
      break;
 800555c:	e000      	b.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 800555e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005560:	7dfb      	ldrb	r3, [r7, #23]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d109      	bne.n	800557a <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005566:	4b87      	ldr	r3, [pc, #540]	; (8005784 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8005568:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800556a:	f023 0203 	bic.w	r2, r3, #3
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005572:	4984      	ldr	r1, [pc, #528]	; (8005784 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8005574:	4313      	orrs	r3, r2
 8005576:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005578:	e001      	b.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800557a:	7dfb      	ldrb	r3, [r7, #23]
 800557c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005586:	2b00      	cmp	r3, #0
 8005588:	f000 8086 	beq.w	8005698 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800558c:	4b7e      	ldr	r3, [pc, #504]	; (8005788 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	4a7d      	ldr	r2, [pc, #500]	; (8005788 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8005592:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005596:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005598:	f7fe fa02 	bl	80039a0 <HAL_GetTick>
 800559c:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800559e:	e009      	b.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055a0:	f7fe f9fe 	bl	80039a0 <HAL_GetTick>
 80055a4:	4602      	mov	r2, r0
 80055a6:	693b      	ldr	r3, [r7, #16]
 80055a8:	1ad3      	subs	r3, r2, r3
 80055aa:	2b64      	cmp	r3, #100	; 0x64
 80055ac:	d902      	bls.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 80055ae:	2303      	movs	r3, #3
 80055b0:	75fb      	strb	r3, [r7, #23]
        break;
 80055b2:	e005      	b.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80055b4:	4b74      	ldr	r3, [pc, #464]	; (8005788 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d0ef      	beq.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 80055c0:	7dfb      	ldrb	r3, [r7, #23]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d166      	bne.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80055c6:	4b6f      	ldr	r3, [pc, #444]	; (8005784 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80055c8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80055d0:	4053      	eors	r3, r2
 80055d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d013      	beq.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80055da:	4b6a      	ldr	r3, [pc, #424]	; (8005784 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80055dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055e2:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80055e4:	4b67      	ldr	r3, [pc, #412]	; (8005784 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80055e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055e8:	4a66      	ldr	r2, [pc, #408]	; (8005784 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80055ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055ee:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80055f0:	4b64      	ldr	r3, [pc, #400]	; (8005784 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80055f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055f4:	4a63      	ldr	r2, [pc, #396]	; (8005784 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80055f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80055fa:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80055fc:	4a61      	ldr	r2, [pc, #388]	; (8005784 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005608:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800560c:	d115      	bne.n	800563a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800560e:	f7fe f9c7 	bl	80039a0 <HAL_GetTick>
 8005612:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005614:	e00b      	b.n	800562e <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005616:	f7fe f9c3 	bl	80039a0 <HAL_GetTick>
 800561a:	4602      	mov	r2, r0
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	1ad3      	subs	r3, r2, r3
 8005620:	f241 3288 	movw	r2, #5000	; 0x1388
 8005624:	4293      	cmp	r3, r2
 8005626:	d902      	bls.n	800562e <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8005628:	2303      	movs	r3, #3
 800562a:	75fb      	strb	r3, [r7, #23]
            break;
 800562c:	e005      	b.n	800563a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800562e:	4b55      	ldr	r3, [pc, #340]	; (8005784 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8005630:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005632:	f003 0302 	and.w	r3, r3, #2
 8005636:	2b00      	cmp	r3, #0
 8005638:	d0ed      	beq.n	8005616 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 800563a:	7dfb      	ldrb	r3, [r7, #23]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d126      	bne.n	800568e <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005646:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800564a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800564e:	d10d      	bne.n	800566c <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8005650:	4b4c      	ldr	r3, [pc, #304]	; (8005784 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8005652:	691b      	ldr	r3, [r3, #16]
 8005654:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800565e:	0919      	lsrs	r1, r3, #4
 8005660:	4b4a      	ldr	r3, [pc, #296]	; (800578c <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8005662:	400b      	ands	r3, r1
 8005664:	4947      	ldr	r1, [pc, #284]	; (8005784 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8005666:	4313      	orrs	r3, r2
 8005668:	610b      	str	r3, [r1, #16]
 800566a:	e005      	b.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x728>
 800566c:	4b45      	ldr	r3, [pc, #276]	; (8005784 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800566e:	691b      	ldr	r3, [r3, #16]
 8005670:	4a44      	ldr	r2, [pc, #272]	; (8005784 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8005672:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005676:	6113      	str	r3, [r2, #16]
 8005678:	4b42      	ldr	r3, [pc, #264]	; (8005784 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800567a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005682:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005686:	493f      	ldr	r1, [pc, #252]	; (8005784 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8005688:	4313      	orrs	r3, r2
 800568a:	670b      	str	r3, [r1, #112]	; 0x70
 800568c:	e004      	b.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800568e:	7dfb      	ldrb	r3, [r7, #23]
 8005690:	75bb      	strb	r3, [r7, #22]
 8005692:	e001      	b.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005694:	7dfb      	ldrb	r3, [r7, #23]
 8005696:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f003 0301 	and.w	r3, r3, #1
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	f000 8085 	beq.w	80057b0 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80056aa:	2b28      	cmp	r3, #40	; 0x28
 80056ac:	d866      	bhi.n	800577c <HAL_RCCEx_PeriphCLKConfig+0x82c>
 80056ae:	a201      	add	r2, pc, #4	; (adr r2, 80056b4 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 80056b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056b4:	08005791 	.word	0x08005791
 80056b8:	0800577d 	.word	0x0800577d
 80056bc:	0800577d 	.word	0x0800577d
 80056c0:	0800577d 	.word	0x0800577d
 80056c4:	0800577d 	.word	0x0800577d
 80056c8:	0800577d 	.word	0x0800577d
 80056cc:	0800577d 	.word	0x0800577d
 80056d0:	0800577d 	.word	0x0800577d
 80056d4:	08005759 	.word	0x08005759
 80056d8:	0800577d 	.word	0x0800577d
 80056dc:	0800577d 	.word	0x0800577d
 80056e0:	0800577d 	.word	0x0800577d
 80056e4:	0800577d 	.word	0x0800577d
 80056e8:	0800577d 	.word	0x0800577d
 80056ec:	0800577d 	.word	0x0800577d
 80056f0:	0800577d 	.word	0x0800577d
 80056f4:	0800576b 	.word	0x0800576b
 80056f8:	0800577d 	.word	0x0800577d
 80056fc:	0800577d 	.word	0x0800577d
 8005700:	0800577d 	.word	0x0800577d
 8005704:	0800577d 	.word	0x0800577d
 8005708:	0800577d 	.word	0x0800577d
 800570c:	0800577d 	.word	0x0800577d
 8005710:	0800577d 	.word	0x0800577d
 8005714:	08005791 	.word	0x08005791
 8005718:	0800577d 	.word	0x0800577d
 800571c:	0800577d 	.word	0x0800577d
 8005720:	0800577d 	.word	0x0800577d
 8005724:	0800577d 	.word	0x0800577d
 8005728:	0800577d 	.word	0x0800577d
 800572c:	0800577d 	.word	0x0800577d
 8005730:	0800577d 	.word	0x0800577d
 8005734:	08005791 	.word	0x08005791
 8005738:	0800577d 	.word	0x0800577d
 800573c:	0800577d 	.word	0x0800577d
 8005740:	0800577d 	.word	0x0800577d
 8005744:	0800577d 	.word	0x0800577d
 8005748:	0800577d 	.word	0x0800577d
 800574c:	0800577d 	.word	0x0800577d
 8005750:	0800577d 	.word	0x0800577d
 8005754:	08005791 	.word	0x08005791
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	3304      	adds	r3, #4
 800575c:	2101      	movs	r1, #1
 800575e:	4618      	mov	r0, r3
 8005760:	f000 fdfa 	bl	8006358 <RCCEx_PLL2_Config>
 8005764:	4603      	mov	r3, r0
 8005766:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8005768:	e013      	b.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	3324      	adds	r3, #36	; 0x24
 800576e:	2101      	movs	r1, #1
 8005770:	4618      	mov	r0, r3
 8005772:	f000 fea3 	bl	80064bc <RCCEx_PLL3_Config>
 8005776:	4603      	mov	r3, r0
 8005778:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800577a:	e00a      	b.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800577c:	2301      	movs	r3, #1
 800577e:	75fb      	strb	r3, [r7, #23]
      break;
 8005780:	e007      	b.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005782:	bf00      	nop
 8005784:	58024400 	.word	0x58024400
 8005788:	58024800 	.word	0x58024800
 800578c:	00ffffcf 	.word	0x00ffffcf
      break;
 8005790:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005792:	7dfb      	ldrb	r3, [r7, #23]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d109      	bne.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005798:	4b96      	ldr	r3, [pc, #600]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800579a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800579c:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80057a4:	4993      	ldr	r1, [pc, #588]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80057a6:	4313      	orrs	r3, r2
 80057a8:	654b      	str	r3, [r1, #84]	; 0x54
 80057aa:	e001      	b.n	80057b0 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057ac:	7dfb      	ldrb	r3, [r7, #23]
 80057ae:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f003 0302 	and.w	r3, r3, #2
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d038      	beq.n	800582e <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80057c0:	2b05      	cmp	r3, #5
 80057c2:	d821      	bhi.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 80057c4:	a201      	add	r2, pc, #4	; (adr r2, 80057cc <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 80057c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057ca:	bf00      	nop
 80057cc:	0800580f 	.word	0x0800580f
 80057d0:	080057e5 	.word	0x080057e5
 80057d4:	080057f7 	.word	0x080057f7
 80057d8:	0800580f 	.word	0x0800580f
 80057dc:	0800580f 	.word	0x0800580f
 80057e0:	0800580f 	.word	0x0800580f
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	3304      	adds	r3, #4
 80057e8:	2101      	movs	r1, #1
 80057ea:	4618      	mov	r0, r3
 80057ec:	f000 fdb4 	bl	8006358 <RCCEx_PLL2_Config>
 80057f0:	4603      	mov	r3, r0
 80057f2:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80057f4:	e00c      	b.n	8005810 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	3324      	adds	r3, #36	; 0x24
 80057fa:	2101      	movs	r1, #1
 80057fc:	4618      	mov	r0, r3
 80057fe:	f000 fe5d 	bl	80064bc <RCCEx_PLL3_Config>
 8005802:	4603      	mov	r3, r0
 8005804:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8005806:	e003      	b.n	8005810 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005808:	2301      	movs	r3, #1
 800580a:	75fb      	strb	r3, [r7, #23]
      break;
 800580c:	e000      	b.n	8005810 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 800580e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005810:	7dfb      	ldrb	r3, [r7, #23]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d109      	bne.n	800582a <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005816:	4b77      	ldr	r3, [pc, #476]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8005818:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800581a:	f023 0207 	bic.w	r2, r3, #7
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005822:	4974      	ldr	r1, [pc, #464]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8005824:	4313      	orrs	r3, r2
 8005826:	654b      	str	r3, [r1, #84]	; 0x54
 8005828:	e001      	b.n	800582e <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800582a:	7dfb      	ldrb	r3, [r7, #23]
 800582c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f003 0304 	and.w	r3, r3, #4
 8005836:	2b00      	cmp	r3, #0
 8005838:	d03a      	beq.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005840:	2b05      	cmp	r3, #5
 8005842:	d821      	bhi.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0x938>
 8005844:	a201      	add	r2, pc, #4	; (adr r2, 800584c <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 8005846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800584a:	bf00      	nop
 800584c:	0800588f 	.word	0x0800588f
 8005850:	08005865 	.word	0x08005865
 8005854:	08005877 	.word	0x08005877
 8005858:	0800588f 	.word	0x0800588f
 800585c:	0800588f 	.word	0x0800588f
 8005860:	0800588f 	.word	0x0800588f
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	3304      	adds	r3, #4
 8005868:	2101      	movs	r1, #1
 800586a:	4618      	mov	r0, r3
 800586c:	f000 fd74 	bl	8006358 <RCCEx_PLL2_Config>
 8005870:	4603      	mov	r3, r0
 8005872:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8005874:	e00c      	b.n	8005890 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	3324      	adds	r3, #36	; 0x24
 800587a:	2101      	movs	r1, #1
 800587c:	4618      	mov	r0, r3
 800587e:	f000 fe1d 	bl	80064bc <RCCEx_PLL3_Config>
 8005882:	4603      	mov	r3, r0
 8005884:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8005886:	e003      	b.n	8005890 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005888:	2301      	movs	r3, #1
 800588a:	75fb      	strb	r3, [r7, #23]
      break;
 800588c:	e000      	b.n	8005890 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 800588e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005890:	7dfb      	ldrb	r3, [r7, #23]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d10a      	bne.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005896:	4b57      	ldr	r3, [pc, #348]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8005898:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800589a:	f023 0207 	bic.w	r2, r3, #7
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058a4:	4953      	ldr	r1, [pc, #332]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80058a6:	4313      	orrs	r3, r2
 80058a8:	658b      	str	r3, [r1, #88]	; 0x58
 80058aa:	e001      	b.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058ac:	7dfb      	ldrb	r3, [r7, #23]
 80058ae:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f003 0320 	and.w	r3, r3, #32
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d04b      	beq.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80058c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80058c6:	d02e      	beq.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 80058c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80058cc:	d828      	bhi.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 80058ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058d2:	d02a      	beq.n	800592a <HAL_RCCEx_PeriphCLKConfig+0x9da>
 80058d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058d8:	d822      	bhi.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 80058da:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80058de:	d026      	beq.n	800592e <HAL_RCCEx_PeriphCLKConfig+0x9de>
 80058e0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80058e4:	d81c      	bhi.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 80058e6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80058ea:	d010      	beq.n	800590e <HAL_RCCEx_PeriphCLKConfig+0x9be>
 80058ec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80058f0:	d816      	bhi.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d01d      	beq.n	8005932 <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 80058f6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80058fa:	d111      	bne.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	3304      	adds	r3, #4
 8005900:	2100      	movs	r1, #0
 8005902:	4618      	mov	r0, r3
 8005904:	f000 fd28 	bl	8006358 <RCCEx_PLL2_Config>
 8005908:	4603      	mov	r3, r0
 800590a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800590c:	e012      	b.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	3324      	adds	r3, #36	; 0x24
 8005912:	2102      	movs	r1, #2
 8005914:	4618      	mov	r0, r3
 8005916:	f000 fdd1 	bl	80064bc <RCCEx_PLL3_Config>
 800591a:	4603      	mov	r3, r0
 800591c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800591e:	e009      	b.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005920:	2301      	movs	r3, #1
 8005922:	75fb      	strb	r3, [r7, #23]
      break;
 8005924:	e006      	b.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8005926:	bf00      	nop
 8005928:	e004      	b.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800592a:	bf00      	nop
 800592c:	e002      	b.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800592e:	bf00      	nop
 8005930:	e000      	b.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8005932:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005934:	7dfb      	ldrb	r3, [r7, #23]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d10a      	bne.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800593a:	4b2e      	ldr	r3, [pc, #184]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800593c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800593e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005948:	492a      	ldr	r1, [pc, #168]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800594a:	4313      	orrs	r3, r2
 800594c:	654b      	str	r3, [r1, #84]	; 0x54
 800594e:	e001      	b.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005950:	7dfb      	ldrb	r3, [r7, #23]
 8005952:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800595c:	2b00      	cmp	r3, #0
 800595e:	d04d      	beq.n	80059fc <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005966:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800596a:	d02e      	beq.n	80059ca <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 800596c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8005970:	d828      	bhi.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8005972:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005976:	d02a      	beq.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8005978:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800597c:	d822      	bhi.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800597e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005982:	d026      	beq.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8005984:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005988:	d81c      	bhi.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800598a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800598e:	d010      	beq.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8005990:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005994:	d816      	bhi.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8005996:	2b00      	cmp	r3, #0
 8005998:	d01d      	beq.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0xa86>
 800599a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800599e:	d111      	bne.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	3304      	adds	r3, #4
 80059a4:	2100      	movs	r1, #0
 80059a6:	4618      	mov	r0, r3
 80059a8:	f000 fcd6 	bl	8006358 <RCCEx_PLL2_Config>
 80059ac:	4603      	mov	r3, r0
 80059ae:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80059b0:	e012      	b.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	3324      	adds	r3, #36	; 0x24
 80059b6:	2102      	movs	r1, #2
 80059b8:	4618      	mov	r0, r3
 80059ba:	f000 fd7f 	bl	80064bc <RCCEx_PLL3_Config>
 80059be:	4603      	mov	r3, r0
 80059c0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80059c2:	e009      	b.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80059c4:	2301      	movs	r3, #1
 80059c6:	75fb      	strb	r3, [r7, #23]
      break;
 80059c8:	e006      	b.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 80059ca:	bf00      	nop
 80059cc:	e004      	b.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 80059ce:	bf00      	nop
 80059d0:	e002      	b.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 80059d2:	bf00      	nop
 80059d4:	e000      	b.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 80059d6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80059d8:	7dfb      	ldrb	r3, [r7, #23]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d10c      	bne.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80059de:	4b05      	ldr	r3, [pc, #20]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80059e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059e2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80059ec:	4901      	ldr	r1, [pc, #4]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80059ee:	4313      	orrs	r3, r2
 80059f0:	658b      	str	r3, [r1, #88]	; 0x58
 80059f2:	e003      	b.n	80059fc <HAL_RCCEx_PeriphCLKConfig+0xaac>
 80059f4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059f8:	7dfb      	ldrb	r3, [r7, #23]
 80059fa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d04b      	beq.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005a0e:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8005a12:	d02e      	beq.n	8005a72 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8005a14:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8005a18:	d828      	bhi.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8005a1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a1e:	d02a      	beq.n	8005a76 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8005a20:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a24:	d822      	bhi.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8005a26:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8005a2a:	d026      	beq.n	8005a7a <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8005a2c:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8005a30:	d81c      	bhi.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8005a32:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005a36:	d010      	beq.n	8005a5a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8005a38:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005a3c:	d816      	bhi.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d01d      	beq.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 8005a42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a46:	d111      	bne.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	3304      	adds	r3, #4
 8005a4c:	2100      	movs	r1, #0
 8005a4e:	4618      	mov	r0, r3
 8005a50:	f000 fc82 	bl	8006358 <RCCEx_PLL2_Config>
 8005a54:	4603      	mov	r3, r0
 8005a56:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8005a58:	e012      	b.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	3324      	adds	r3, #36	; 0x24
 8005a5e:	2102      	movs	r1, #2
 8005a60:	4618      	mov	r0, r3
 8005a62:	f000 fd2b 	bl	80064bc <RCCEx_PLL3_Config>
 8005a66:	4603      	mov	r3, r0
 8005a68:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8005a6a:	e009      	b.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	75fb      	strb	r3, [r7, #23]
      break;
 8005a70:	e006      	b.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8005a72:	bf00      	nop
 8005a74:	e004      	b.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8005a76:	bf00      	nop
 8005a78:	e002      	b.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8005a7a:	bf00      	nop
 8005a7c:	e000      	b.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8005a7e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005a80:	7dfb      	ldrb	r3, [r7, #23]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d10a      	bne.n	8005a9c <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005a86:	4b9d      	ldr	r3, [pc, #628]	; (8005cfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005a88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a8a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005a94:	4999      	ldr	r1, [pc, #612]	; (8005cfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005a96:	4313      	orrs	r3, r2
 8005a98:	658b      	str	r3, [r1, #88]	; 0x58
 8005a9a:	e001      	b.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a9c:	7dfb      	ldrb	r3, [r7, #23]
 8005a9e:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f003 0308 	and.w	r3, r3, #8
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d01a      	beq.n	8005ae2 <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005ab2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ab6:	d10a      	bne.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	3324      	adds	r3, #36	; 0x24
 8005abc:	2102      	movs	r1, #2
 8005abe:	4618      	mov	r0, r3
 8005ac0:	f000 fcfc 	bl	80064bc <RCCEx_PLL3_Config>
 8005ac4:	4603      	mov	r3, r0
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d001      	beq.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 8005aca:	2301      	movs	r3, #1
 8005acc:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005ace:	4b8b      	ldr	r3, [pc, #556]	; (8005cfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005ad0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ad2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005adc:	4987      	ldr	r1, [pc, #540]	; (8005cfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f003 0310 	and.w	r3, r3, #16
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d01a      	beq.n	8005b24 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005af4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005af8:	d10a      	bne.n	8005b10 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	3324      	adds	r3, #36	; 0x24
 8005afe:	2102      	movs	r1, #2
 8005b00:	4618      	mov	r0, r3
 8005b02:	f000 fcdb 	bl	80064bc <RCCEx_PLL3_Config>
 8005b06:	4603      	mov	r3, r0
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d001      	beq.n	8005b10 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005b10:	4b7a      	ldr	r3, [pc, #488]	; (8005cfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005b12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b14:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b1e:	4977      	ldr	r1, [pc, #476]	; (8005cfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005b20:	4313      	orrs	r3, r2
 8005b22:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d034      	beq.n	8005b9a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005b36:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005b3a:	d01d      	beq.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8005b3c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005b40:	d817      	bhi.n	8005b72 <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d003      	beq.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8005b46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b4a:	d009      	beq.n	8005b60 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8005b4c:	e011      	b.n	8005b72 <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	3304      	adds	r3, #4
 8005b52:	2100      	movs	r1, #0
 8005b54:	4618      	mov	r0, r3
 8005b56:	f000 fbff 	bl	8006358 <RCCEx_PLL2_Config>
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8005b5e:	e00c      	b.n	8005b7a <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	3324      	adds	r3, #36	; 0x24
 8005b64:	2102      	movs	r1, #2
 8005b66:	4618      	mov	r0, r3
 8005b68:	f000 fca8 	bl	80064bc <RCCEx_PLL3_Config>
 8005b6c:	4603      	mov	r3, r0
 8005b6e:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8005b70:	e003      	b.n	8005b7a <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	75fb      	strb	r3, [r7, #23]
      break;
 8005b76:	e000      	b.n	8005b7a <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8005b78:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005b7a:	7dfb      	ldrb	r3, [r7, #23]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d10a      	bne.n	8005b96 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005b80:	4b5e      	ldr	r3, [pc, #376]	; (8005cfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005b82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b84:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005b8e:	495b      	ldr	r1, [pc, #364]	; (8005cfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005b90:	4313      	orrs	r3, r2
 8005b92:	658b      	str	r3, [r1, #88]	; 0x58
 8005b94:	e001      	b.n	8005b9a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b96:	7dfb      	ldrb	r3, [r7, #23]
 8005b98:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d033      	beq.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005bac:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005bb0:	d01c      	beq.n	8005bec <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 8005bb2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005bb6:	d816      	bhi.n	8005be6 <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8005bb8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005bbc:	d003      	beq.n	8005bc6 <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8005bbe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005bc2:	d007      	beq.n	8005bd4 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8005bc4:	e00f      	b.n	8005be6 <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005bc6:	4b4d      	ldr	r3, [pc, #308]	; (8005cfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005bc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bca:	4a4c      	ldr	r2, [pc, #304]	; (8005cfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005bcc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005bd0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8005bd2:	e00c      	b.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	3324      	adds	r3, #36	; 0x24
 8005bd8:	2101      	movs	r1, #1
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f000 fc6e 	bl	80064bc <RCCEx_PLL3_Config>
 8005be0:	4603      	mov	r3, r0
 8005be2:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8005be4:	e003      	b.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005be6:	2301      	movs	r3, #1
 8005be8:	75fb      	strb	r3, [r7, #23]
      break;
 8005bea:	e000      	b.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 8005bec:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005bee:	7dfb      	ldrb	r3, [r7, #23]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d10a      	bne.n	8005c0a <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005bf4:	4b41      	ldr	r3, [pc, #260]	; (8005cfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005bf6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bf8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c02:	493e      	ldr	r1, [pc, #248]	; (8005cfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005c04:	4313      	orrs	r3, r2
 8005c06:	654b      	str	r3, [r1, #84]	; 0x54
 8005c08:	e001      	b.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c0a:	7dfb      	ldrb	r3, [r7, #23]
 8005c0c:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d029      	beq.n	8005c6e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d003      	beq.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0xcda>
 8005c22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c26:	d007      	beq.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8005c28:	e00f      	b.n	8005c4a <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c2a:	4b34      	ldr	r3, [pc, #208]	; (8005cfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005c2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c2e:	4a33      	ldr	r2, [pc, #204]	; (8005cfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005c30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005c34:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8005c36:	e00b      	b.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	3304      	adds	r3, #4
 8005c3c:	2102      	movs	r1, #2
 8005c3e:	4618      	mov	r0, r3
 8005c40:	f000 fb8a 	bl	8006358 <RCCEx_PLL2_Config>
 8005c44:	4603      	mov	r3, r0
 8005c46:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8005c48:	e002      	b.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	75fb      	strb	r3, [r7, #23]
      break;
 8005c4e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005c50:	7dfb      	ldrb	r3, [r7, #23]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d109      	bne.n	8005c6a <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005c56:	4b29      	ldr	r3, [pc, #164]	; (8005cfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005c58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c5a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c62:	4926      	ldr	r1, [pc, #152]	; (8005cfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005c64:	4313      	orrs	r3, r2
 8005c66:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005c68:	e001      	b.n	8005c6e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c6a:	7dfb      	ldrb	r3, [r7, #23]
 8005c6c:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d00a      	beq.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	3324      	adds	r3, #36	; 0x24
 8005c7e:	2102      	movs	r1, #2
 8005c80:	4618      	mov	r0, r3
 8005c82:	f000 fc1b 	bl	80064bc <RCCEx_PLL3_Config>
 8005c86:	4603      	mov	r3, r0
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d001      	beq.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d033      	beq.n	8005d04 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005ca0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005ca4:	d017      	beq.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8005ca6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005caa:	d811      	bhi.n	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8005cac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005cb0:	d013      	beq.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8005cb2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005cb6:	d80b      	bhi.n	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d010      	beq.n	8005cde <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8005cbc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005cc0:	d106      	bne.n	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005cc2:	4b0e      	ldr	r3, [pc, #56]	; (8005cfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cc6:	4a0d      	ldr	r2, [pc, #52]	; (8005cfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005cc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005ccc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8005cce:	e007      	b.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	75fb      	strb	r3, [r7, #23]
      break;
 8005cd4:	e004      	b.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8005cd6:	bf00      	nop
 8005cd8:	e002      	b.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8005cda:	bf00      	nop
 8005cdc:	e000      	b.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8005cde:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005ce0:	7dfb      	ldrb	r3, [r7, #23]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d10c      	bne.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005ce6:	4b05      	ldr	r3, [pc, #20]	; (8005cfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005ce8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cea:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005cf2:	4902      	ldr	r1, [pc, #8]	; (8005cfc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	654b      	str	r3, [r1, #84]	; 0x54
 8005cf8:	e004      	b.n	8005d04 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 8005cfa:	bf00      	nop
 8005cfc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d00:	7dfb      	ldrb	r3, [r7, #23]
 8005d02:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d008      	beq.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005d10:	4b31      	ldr	r3, [pc, #196]	; (8005dd8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005d12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d14:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d1c:	492e      	ldr	r1, [pc, #184]	; (8005dd8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d009      	beq.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005d2e:	4b2a      	ldr	r3, [pc, #168]	; (8005dd8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005d30:	691b      	ldr	r3, [r3, #16]
 8005d32:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8005d3c:	4926      	ldr	r1, [pc, #152]	; (8005dd8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d008      	beq.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005d4e:	4b22      	ldr	r3, [pc, #136]	; (8005dd8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005d50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d52:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005d5a:	491f      	ldr	r1, [pc, #124]	; (8005dd8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d00d      	beq.n	8005d88 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005d6c:	4b1a      	ldr	r3, [pc, #104]	; (8005dd8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005d6e:	691b      	ldr	r3, [r3, #16]
 8005d70:	4a19      	ldr	r2, [pc, #100]	; (8005dd8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005d72:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005d76:	6113      	str	r3, [r2, #16]
 8005d78:	4b17      	ldr	r3, [pc, #92]	; (8005dd8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005d7a:	691a      	ldr	r2, [r3, #16]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8005d82:	4915      	ldr	r1, [pc, #84]	; (8005dd8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005d84:	4313      	orrs	r3, r2
 8005d86:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	da08      	bge.n	8005da2 <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005d90:	4b11      	ldr	r3, [pc, #68]	; (8005dd8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005d92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d94:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d9c:	490e      	ldr	r1, [pc, #56]	; (8005dd8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d009      	beq.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005dae:	4b0a      	ldr	r3, [pc, #40]	; (8005dd8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005db0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005db2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dbc:	4906      	ldr	r1, [pc, #24]	; (8005dd8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8005dc2:	7dbb      	ldrb	r3, [r7, #22]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d101      	bne.n	8005dcc <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 8005dc8:	2300      	movs	r3, #0
 8005dca:	e000      	b.n	8005dce <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 8005dcc:	2301      	movs	r3, #1
}
 8005dce:	4618      	mov	r0, r3
 8005dd0:	3718      	adds	r7, #24
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	bd80      	pop	{r7, pc}
 8005dd6:	bf00      	nop
 8005dd8:	58024400 	.word	0x58024400

08005ddc <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005de0:	f7ff f818 	bl	8004e14 <HAL_RCC_GetHCLKFreq>
 8005de4:	4602      	mov	r2, r0
 8005de6:	4b06      	ldr	r3, [pc, #24]	; (8005e00 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005de8:	6a1b      	ldr	r3, [r3, #32]
 8005dea:	091b      	lsrs	r3, r3, #4
 8005dec:	f003 0307 	and.w	r3, r3, #7
 8005df0:	4904      	ldr	r1, [pc, #16]	; (8005e04 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005df2:	5ccb      	ldrb	r3, [r1, r3]
 8005df4:	f003 031f 	and.w	r3, r3, #31
 8005df8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	bd80      	pop	{r7, pc}
 8005e00:	58024400 	.word	0x58024400
 8005e04:	08008b84 	.word	0x08008b84

08005e08 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b089      	sub	sp, #36	; 0x24
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005e10:	4ba1      	ldr	r3, [pc, #644]	; (8006098 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005e12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e14:	f003 0303 	and.w	r3, r3, #3
 8005e18:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8005e1a:	4b9f      	ldr	r3, [pc, #636]	; (8006098 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005e1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e1e:	0b1b      	lsrs	r3, r3, #12
 8005e20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005e24:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005e26:	4b9c      	ldr	r3, [pc, #624]	; (8006098 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005e28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e2a:	091b      	lsrs	r3, r3, #4
 8005e2c:	f003 0301 	and.w	r3, r3, #1
 8005e30:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8005e32:	4b99      	ldr	r3, [pc, #612]	; (8006098 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005e34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e36:	08db      	lsrs	r3, r3, #3
 8005e38:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005e3c:	693a      	ldr	r2, [r7, #16]
 8005e3e:	fb02 f303 	mul.w	r3, r2, r3
 8005e42:	ee07 3a90 	vmov	s15, r3
 8005e46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e4a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005e4e:	697b      	ldr	r3, [r7, #20]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	f000 8111 	beq.w	8006078 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8005e56:	69bb      	ldr	r3, [r7, #24]
 8005e58:	2b02      	cmp	r3, #2
 8005e5a:	f000 8083 	beq.w	8005f64 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8005e5e:	69bb      	ldr	r3, [r7, #24]
 8005e60:	2b02      	cmp	r3, #2
 8005e62:	f200 80a1 	bhi.w	8005fa8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8005e66:	69bb      	ldr	r3, [r7, #24]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d003      	beq.n	8005e74 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005e6c:	69bb      	ldr	r3, [r7, #24]
 8005e6e:	2b01      	cmp	r3, #1
 8005e70:	d056      	beq.n	8005f20 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8005e72:	e099      	b.n	8005fa8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005e74:	4b88      	ldr	r3, [pc, #544]	; (8006098 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f003 0320 	and.w	r3, r3, #32
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d02d      	beq.n	8005edc <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005e80:	4b85      	ldr	r3, [pc, #532]	; (8006098 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	08db      	lsrs	r3, r3, #3
 8005e86:	f003 0303 	and.w	r3, r3, #3
 8005e8a:	4a84      	ldr	r2, [pc, #528]	; (800609c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8005e8c:	fa22 f303 	lsr.w	r3, r2, r3
 8005e90:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	ee07 3a90 	vmov	s15, r3
 8005e98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e9c:	697b      	ldr	r3, [r7, #20]
 8005e9e:	ee07 3a90 	vmov	s15, r3
 8005ea2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ea6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005eaa:	4b7b      	ldr	r3, [pc, #492]	; (8006098 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005eac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005eb2:	ee07 3a90 	vmov	s15, r3
 8005eb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005eba:	ed97 6a03 	vldr	s12, [r7, #12]
 8005ebe:	eddf 5a78 	vldr	s11, [pc, #480]	; 80060a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005ec2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ec6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005eca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005ece:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ed2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ed6:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8005eda:	e087      	b.n	8005fec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	ee07 3a90 	vmov	s15, r3
 8005ee2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ee6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80060a4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8005eea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005eee:	4b6a      	ldr	r3, [pc, #424]	; (8006098 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005ef0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ef2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ef6:	ee07 3a90 	vmov	s15, r3
 8005efa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005efe:	ed97 6a03 	vldr	s12, [r7, #12]
 8005f02:	eddf 5a67 	vldr	s11, [pc, #412]	; 80060a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005f06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f0e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005f12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f1a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005f1e:	e065      	b.n	8005fec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005f20:	697b      	ldr	r3, [r7, #20]
 8005f22:	ee07 3a90 	vmov	s15, r3
 8005f26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f2a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80060a8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005f2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f32:	4b59      	ldr	r3, [pc, #356]	; (8006098 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005f34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f3a:	ee07 3a90 	vmov	s15, r3
 8005f3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f42:	ed97 6a03 	vldr	s12, [r7, #12]
 8005f46:	eddf 5a56 	vldr	s11, [pc, #344]	; 80060a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005f4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f52:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005f56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f5e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005f62:	e043      	b.n	8005fec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005f64:	697b      	ldr	r3, [r7, #20]
 8005f66:	ee07 3a90 	vmov	s15, r3
 8005f6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f6e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80060ac <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8005f72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f76:	4b48      	ldr	r3, [pc, #288]	; (8006098 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005f78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f7e:	ee07 3a90 	vmov	s15, r3
 8005f82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f86:	ed97 6a03 	vldr	s12, [r7, #12]
 8005f8a:	eddf 5a45 	vldr	s11, [pc, #276]	; 80060a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005f8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f96:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005f9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fa2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005fa6:	e021      	b.n	8005fec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005fa8:	697b      	ldr	r3, [r7, #20]
 8005faa:	ee07 3a90 	vmov	s15, r3
 8005fae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fb2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80060a8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005fb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005fba:	4b37      	ldr	r3, [pc, #220]	; (8006098 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005fbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fc2:	ee07 3a90 	vmov	s15, r3
 8005fc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005fca:	ed97 6a03 	vldr	s12, [r7, #12]
 8005fce:	eddf 5a34 	vldr	s11, [pc, #208]	; 80060a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005fd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005fd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005fda:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005fde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005fe2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fe6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005fea:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8005fec:	4b2a      	ldr	r3, [pc, #168]	; (8006098 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005fee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ff0:	0a5b      	lsrs	r3, r3, #9
 8005ff2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005ff6:	ee07 3a90 	vmov	s15, r3
 8005ffa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ffe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006002:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006006:	edd7 6a07 	vldr	s13, [r7, #28]
 800600a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800600e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006012:	ee17 2a90 	vmov	r2, s15
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800601a:	4b1f      	ldr	r3, [pc, #124]	; (8006098 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800601c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800601e:	0c1b      	lsrs	r3, r3, #16
 8006020:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006024:	ee07 3a90 	vmov	s15, r3
 8006028:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800602c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006030:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006034:	edd7 6a07 	vldr	s13, [r7, #28]
 8006038:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800603c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006040:	ee17 2a90 	vmov	r2, s15
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8006048:	4b13      	ldr	r3, [pc, #76]	; (8006098 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800604a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800604c:	0e1b      	lsrs	r3, r3, #24
 800604e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006052:	ee07 3a90 	vmov	s15, r3
 8006056:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800605a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800605e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006062:	edd7 6a07 	vldr	s13, [r7, #28]
 8006066:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800606a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800606e:	ee17 2a90 	vmov	r2, s15
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006076:	e008      	b.n	800608a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2200      	movs	r2, #0
 800607c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2200      	movs	r2, #0
 8006082:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2200      	movs	r2, #0
 8006088:	609a      	str	r2, [r3, #8]
}
 800608a:	bf00      	nop
 800608c:	3724      	adds	r7, #36	; 0x24
 800608e:	46bd      	mov	sp, r7
 8006090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006094:	4770      	bx	lr
 8006096:	bf00      	nop
 8006098:	58024400 	.word	0x58024400
 800609c:	03d09000 	.word	0x03d09000
 80060a0:	46000000 	.word	0x46000000
 80060a4:	4c742400 	.word	0x4c742400
 80060a8:	4a742400 	.word	0x4a742400
 80060ac:	4af42400 	.word	0x4af42400

080060b0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 80060b0:	b480      	push	{r7}
 80060b2:	b089      	sub	sp, #36	; 0x24
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80060b8:	4ba1      	ldr	r3, [pc, #644]	; (8006340 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80060ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060bc:	f003 0303 	and.w	r3, r3, #3
 80060c0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80060c2:	4b9f      	ldr	r3, [pc, #636]	; (8006340 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80060c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060c6:	0d1b      	lsrs	r3, r3, #20
 80060c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80060cc:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80060ce:	4b9c      	ldr	r3, [pc, #624]	; (8006340 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80060d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060d2:	0a1b      	lsrs	r3, r3, #8
 80060d4:	f003 0301 	and.w	r3, r3, #1
 80060d8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80060da:	4b99      	ldr	r3, [pc, #612]	; (8006340 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80060dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060de:	08db      	lsrs	r3, r3, #3
 80060e0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80060e4:	693a      	ldr	r2, [r7, #16]
 80060e6:	fb02 f303 	mul.w	r3, r2, r3
 80060ea:	ee07 3a90 	vmov	s15, r3
 80060ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060f2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	f000 8111 	beq.w	8006320 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80060fe:	69bb      	ldr	r3, [r7, #24]
 8006100:	2b02      	cmp	r3, #2
 8006102:	f000 8083 	beq.w	800620c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006106:	69bb      	ldr	r3, [r7, #24]
 8006108:	2b02      	cmp	r3, #2
 800610a:	f200 80a1 	bhi.w	8006250 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800610e:	69bb      	ldr	r3, [r7, #24]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d003      	beq.n	800611c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006114:	69bb      	ldr	r3, [r7, #24]
 8006116:	2b01      	cmp	r3, #1
 8006118:	d056      	beq.n	80061c8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800611a:	e099      	b.n	8006250 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800611c:	4b88      	ldr	r3, [pc, #544]	; (8006340 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f003 0320 	and.w	r3, r3, #32
 8006124:	2b00      	cmp	r3, #0
 8006126:	d02d      	beq.n	8006184 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006128:	4b85      	ldr	r3, [pc, #532]	; (8006340 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	08db      	lsrs	r3, r3, #3
 800612e:	f003 0303 	and.w	r3, r3, #3
 8006132:	4a84      	ldr	r2, [pc, #528]	; (8006344 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006134:	fa22 f303 	lsr.w	r3, r2, r3
 8006138:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	ee07 3a90 	vmov	s15, r3
 8006140:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	ee07 3a90 	vmov	s15, r3
 800614a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800614e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006152:	4b7b      	ldr	r3, [pc, #492]	; (8006340 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006156:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800615a:	ee07 3a90 	vmov	s15, r3
 800615e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006162:	ed97 6a03 	vldr	s12, [r7, #12]
 8006166:	eddf 5a78 	vldr	s11, [pc, #480]	; 8006348 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800616a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800616e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006172:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006176:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800617a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800617e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8006182:	e087      	b.n	8006294 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	ee07 3a90 	vmov	s15, r3
 800618a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800618e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800634c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8006192:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006196:	4b6a      	ldr	r3, [pc, #424]	; (8006340 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800619a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800619e:	ee07 3a90 	vmov	s15, r3
 80061a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80061aa:	eddf 5a67 	vldr	s11, [pc, #412]	; 8006348 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80061ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80061b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80061b6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80061ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80061be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061c2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80061c6:	e065      	b.n	8006294 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	ee07 3a90 	vmov	s15, r3
 80061ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061d2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8006350 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80061d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061da:	4b59      	ldr	r3, [pc, #356]	; (8006340 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80061dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061e2:	ee07 3a90 	vmov	s15, r3
 80061e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80061ee:	eddf 5a56 	vldr	s11, [pc, #344]	; 8006348 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80061f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80061f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80061fa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80061fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006202:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006206:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800620a:	e043      	b.n	8006294 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800620c:	697b      	ldr	r3, [r7, #20]
 800620e:	ee07 3a90 	vmov	s15, r3
 8006212:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006216:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8006354 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800621a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800621e:	4b48      	ldr	r3, [pc, #288]	; (8006340 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006222:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006226:	ee07 3a90 	vmov	s15, r3
 800622a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800622e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006232:	eddf 5a45 	vldr	s11, [pc, #276]	; 8006348 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006236:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800623a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800623e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006242:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006246:	ee67 7a27 	vmul.f32	s15, s14, s15
 800624a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800624e:	e021      	b.n	8006294 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	ee07 3a90 	vmov	s15, r3
 8006256:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800625a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8006350 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800625e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006262:	4b37      	ldr	r3, [pc, #220]	; (8006340 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006266:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800626a:	ee07 3a90 	vmov	s15, r3
 800626e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006272:	ed97 6a03 	vldr	s12, [r7, #12]
 8006276:	eddf 5a34 	vldr	s11, [pc, #208]	; 8006348 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800627a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800627e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006282:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006286:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800628a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800628e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006292:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8006294:	4b2a      	ldr	r3, [pc, #168]	; (8006340 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006298:	0a5b      	lsrs	r3, r3, #9
 800629a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800629e:	ee07 3a90 	vmov	s15, r3
 80062a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062a6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80062aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80062ae:	edd7 6a07 	vldr	s13, [r7, #28]
 80062b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80062b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80062ba:	ee17 2a90 	vmov	r2, s15
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 80062c2:	4b1f      	ldr	r3, [pc, #124]	; (8006340 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062c6:	0c1b      	lsrs	r3, r3, #16
 80062c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80062cc:	ee07 3a90 	vmov	s15, r3
 80062d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062d4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80062d8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80062dc:	edd7 6a07 	vldr	s13, [r7, #28]
 80062e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80062e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80062e8:	ee17 2a90 	vmov	r2, s15
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80062f0:	4b13      	ldr	r3, [pc, #76]	; (8006340 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062f4:	0e1b      	lsrs	r3, r3, #24
 80062f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80062fa:	ee07 3a90 	vmov	s15, r3
 80062fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006302:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006306:	ee37 7a87 	vadd.f32	s14, s15, s14
 800630a:	edd7 6a07 	vldr	s13, [r7, #28]
 800630e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006312:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006316:	ee17 2a90 	vmov	r2, s15
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800631e:	e008      	b.n	8006332 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2200      	movs	r2, #0
 8006324:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2200      	movs	r2, #0
 800632a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2200      	movs	r2, #0
 8006330:	609a      	str	r2, [r3, #8]
}
 8006332:	bf00      	nop
 8006334:	3724      	adds	r7, #36	; 0x24
 8006336:	46bd      	mov	sp, r7
 8006338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633c:	4770      	bx	lr
 800633e:	bf00      	nop
 8006340:	58024400 	.word	0x58024400
 8006344:	03d09000 	.word	0x03d09000
 8006348:	46000000 	.word	0x46000000
 800634c:	4c742400 	.word	0x4c742400
 8006350:	4a742400 	.word	0x4a742400
 8006354:	4af42400 	.word	0x4af42400

08006358 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b084      	sub	sp, #16
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
 8006360:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006362:	2300      	movs	r3, #0
 8006364:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006366:	4b53      	ldr	r3, [pc, #332]	; (80064b4 <RCCEx_PLL2_Config+0x15c>)
 8006368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800636a:	f003 0303 	and.w	r3, r3, #3
 800636e:	2b03      	cmp	r3, #3
 8006370:	d101      	bne.n	8006376 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8006372:	2301      	movs	r3, #1
 8006374:	e099      	b.n	80064aa <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006376:	4b4f      	ldr	r3, [pc, #316]	; (80064b4 <RCCEx_PLL2_Config+0x15c>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	4a4e      	ldr	r2, [pc, #312]	; (80064b4 <RCCEx_PLL2_Config+0x15c>)
 800637c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006380:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006382:	f7fd fb0d 	bl	80039a0 <HAL_GetTick>
 8006386:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006388:	e008      	b.n	800639c <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800638a:	f7fd fb09 	bl	80039a0 <HAL_GetTick>
 800638e:	4602      	mov	r2, r0
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	1ad3      	subs	r3, r2, r3
 8006394:	2b02      	cmp	r3, #2
 8006396:	d901      	bls.n	800639c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006398:	2303      	movs	r3, #3
 800639a:	e086      	b.n	80064aa <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800639c:	4b45      	ldr	r3, [pc, #276]	; (80064b4 <RCCEx_PLL2_Config+0x15c>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d1f0      	bne.n	800638a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80063a8:	4b42      	ldr	r3, [pc, #264]	; (80064b4 <RCCEx_PLL2_Config+0x15c>)
 80063aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063ac:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	031b      	lsls	r3, r3, #12
 80063b6:	493f      	ldr	r1, [pc, #252]	; (80064b4 <RCCEx_PLL2_Config+0x15c>)
 80063b8:	4313      	orrs	r3, r2
 80063ba:	628b      	str	r3, [r1, #40]	; 0x28
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	685b      	ldr	r3, [r3, #4]
 80063c0:	3b01      	subs	r3, #1
 80063c2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	689b      	ldr	r3, [r3, #8]
 80063ca:	3b01      	subs	r3, #1
 80063cc:	025b      	lsls	r3, r3, #9
 80063ce:	b29b      	uxth	r3, r3
 80063d0:	431a      	orrs	r2, r3
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	68db      	ldr	r3, [r3, #12]
 80063d6:	3b01      	subs	r3, #1
 80063d8:	041b      	lsls	r3, r3, #16
 80063da:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80063de:	431a      	orrs	r2, r3
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	691b      	ldr	r3, [r3, #16]
 80063e4:	3b01      	subs	r3, #1
 80063e6:	061b      	lsls	r3, r3, #24
 80063e8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80063ec:	4931      	ldr	r1, [pc, #196]	; (80064b4 <RCCEx_PLL2_Config+0x15c>)
 80063ee:	4313      	orrs	r3, r2
 80063f0:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80063f2:	4b30      	ldr	r3, [pc, #192]	; (80064b4 <RCCEx_PLL2_Config+0x15c>)
 80063f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063f6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	695b      	ldr	r3, [r3, #20]
 80063fe:	492d      	ldr	r1, [pc, #180]	; (80064b4 <RCCEx_PLL2_Config+0x15c>)
 8006400:	4313      	orrs	r3, r2
 8006402:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006404:	4b2b      	ldr	r3, [pc, #172]	; (80064b4 <RCCEx_PLL2_Config+0x15c>)
 8006406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006408:	f023 0220 	bic.w	r2, r3, #32
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	699b      	ldr	r3, [r3, #24]
 8006410:	4928      	ldr	r1, [pc, #160]	; (80064b4 <RCCEx_PLL2_Config+0x15c>)
 8006412:	4313      	orrs	r3, r2
 8006414:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006416:	4b27      	ldr	r3, [pc, #156]	; (80064b4 <RCCEx_PLL2_Config+0x15c>)
 8006418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800641a:	4a26      	ldr	r2, [pc, #152]	; (80064b4 <RCCEx_PLL2_Config+0x15c>)
 800641c:	f023 0310 	bic.w	r3, r3, #16
 8006420:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006422:	4b24      	ldr	r3, [pc, #144]	; (80064b4 <RCCEx_PLL2_Config+0x15c>)
 8006424:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006426:	4b24      	ldr	r3, [pc, #144]	; (80064b8 <RCCEx_PLL2_Config+0x160>)
 8006428:	4013      	ands	r3, r2
 800642a:	687a      	ldr	r2, [r7, #4]
 800642c:	69d2      	ldr	r2, [r2, #28]
 800642e:	00d2      	lsls	r2, r2, #3
 8006430:	4920      	ldr	r1, [pc, #128]	; (80064b4 <RCCEx_PLL2_Config+0x15c>)
 8006432:	4313      	orrs	r3, r2
 8006434:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006436:	4b1f      	ldr	r3, [pc, #124]	; (80064b4 <RCCEx_PLL2_Config+0x15c>)
 8006438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800643a:	4a1e      	ldr	r2, [pc, #120]	; (80064b4 <RCCEx_PLL2_Config+0x15c>)
 800643c:	f043 0310 	orr.w	r3, r3, #16
 8006440:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d106      	bne.n	8006456 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006448:	4b1a      	ldr	r3, [pc, #104]	; (80064b4 <RCCEx_PLL2_Config+0x15c>)
 800644a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800644c:	4a19      	ldr	r2, [pc, #100]	; (80064b4 <RCCEx_PLL2_Config+0x15c>)
 800644e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006452:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006454:	e00f      	b.n	8006476 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	2b01      	cmp	r3, #1
 800645a:	d106      	bne.n	800646a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800645c:	4b15      	ldr	r3, [pc, #84]	; (80064b4 <RCCEx_PLL2_Config+0x15c>)
 800645e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006460:	4a14      	ldr	r2, [pc, #80]	; (80064b4 <RCCEx_PLL2_Config+0x15c>)
 8006462:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006466:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006468:	e005      	b.n	8006476 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800646a:	4b12      	ldr	r3, [pc, #72]	; (80064b4 <RCCEx_PLL2_Config+0x15c>)
 800646c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800646e:	4a11      	ldr	r2, [pc, #68]	; (80064b4 <RCCEx_PLL2_Config+0x15c>)
 8006470:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006474:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006476:	4b0f      	ldr	r3, [pc, #60]	; (80064b4 <RCCEx_PLL2_Config+0x15c>)
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	4a0e      	ldr	r2, [pc, #56]	; (80064b4 <RCCEx_PLL2_Config+0x15c>)
 800647c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006480:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006482:	f7fd fa8d 	bl	80039a0 <HAL_GetTick>
 8006486:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006488:	e008      	b.n	800649c <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800648a:	f7fd fa89 	bl	80039a0 <HAL_GetTick>
 800648e:	4602      	mov	r2, r0
 8006490:	68bb      	ldr	r3, [r7, #8]
 8006492:	1ad3      	subs	r3, r2, r3
 8006494:	2b02      	cmp	r3, #2
 8006496:	d901      	bls.n	800649c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006498:	2303      	movs	r3, #3
 800649a:	e006      	b.n	80064aa <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800649c:	4b05      	ldr	r3, [pc, #20]	; (80064b4 <RCCEx_PLL2_Config+0x15c>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d0f0      	beq.n	800648a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80064a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3710      	adds	r7, #16
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}
 80064b2:	bf00      	nop
 80064b4:	58024400 	.word	0x58024400
 80064b8:	ffff0007 	.word	0xffff0007

080064bc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b084      	sub	sp, #16
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
 80064c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80064c6:	2300      	movs	r3, #0
 80064c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80064ca:	4b53      	ldr	r3, [pc, #332]	; (8006618 <RCCEx_PLL3_Config+0x15c>)
 80064cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064ce:	f003 0303 	and.w	r3, r3, #3
 80064d2:	2b03      	cmp	r3, #3
 80064d4:	d101      	bne.n	80064da <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80064d6:	2301      	movs	r3, #1
 80064d8:	e099      	b.n	800660e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80064da:	4b4f      	ldr	r3, [pc, #316]	; (8006618 <RCCEx_PLL3_Config+0x15c>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	4a4e      	ldr	r2, [pc, #312]	; (8006618 <RCCEx_PLL3_Config+0x15c>)
 80064e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80064e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80064e6:	f7fd fa5b 	bl	80039a0 <HAL_GetTick>
 80064ea:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80064ec:	e008      	b.n	8006500 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80064ee:	f7fd fa57 	bl	80039a0 <HAL_GetTick>
 80064f2:	4602      	mov	r2, r0
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	1ad3      	subs	r3, r2, r3
 80064f8:	2b02      	cmp	r3, #2
 80064fa:	d901      	bls.n	8006500 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80064fc:	2303      	movs	r3, #3
 80064fe:	e086      	b.n	800660e <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006500:	4b45      	ldr	r3, [pc, #276]	; (8006618 <RCCEx_PLL3_Config+0x15c>)
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006508:	2b00      	cmp	r3, #0
 800650a:	d1f0      	bne.n	80064ee <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800650c:	4b42      	ldr	r3, [pc, #264]	; (8006618 <RCCEx_PLL3_Config+0x15c>)
 800650e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006510:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	051b      	lsls	r3, r3, #20
 800651a:	493f      	ldr	r1, [pc, #252]	; (8006618 <RCCEx_PLL3_Config+0x15c>)
 800651c:	4313      	orrs	r3, r2
 800651e:	628b      	str	r3, [r1, #40]	; 0x28
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	685b      	ldr	r3, [r3, #4]
 8006524:	3b01      	subs	r3, #1
 8006526:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	689b      	ldr	r3, [r3, #8]
 800652e:	3b01      	subs	r3, #1
 8006530:	025b      	lsls	r3, r3, #9
 8006532:	b29b      	uxth	r3, r3
 8006534:	431a      	orrs	r2, r3
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	68db      	ldr	r3, [r3, #12]
 800653a:	3b01      	subs	r3, #1
 800653c:	041b      	lsls	r3, r3, #16
 800653e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8006542:	431a      	orrs	r2, r3
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	691b      	ldr	r3, [r3, #16]
 8006548:	3b01      	subs	r3, #1
 800654a:	061b      	lsls	r3, r3, #24
 800654c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8006550:	4931      	ldr	r1, [pc, #196]	; (8006618 <RCCEx_PLL3_Config+0x15c>)
 8006552:	4313      	orrs	r3, r2
 8006554:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006556:	4b30      	ldr	r3, [pc, #192]	; (8006618 <RCCEx_PLL3_Config+0x15c>)
 8006558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800655a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	695b      	ldr	r3, [r3, #20]
 8006562:	492d      	ldr	r1, [pc, #180]	; (8006618 <RCCEx_PLL3_Config+0x15c>)
 8006564:	4313      	orrs	r3, r2
 8006566:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006568:	4b2b      	ldr	r3, [pc, #172]	; (8006618 <RCCEx_PLL3_Config+0x15c>)
 800656a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800656c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	699b      	ldr	r3, [r3, #24]
 8006574:	4928      	ldr	r1, [pc, #160]	; (8006618 <RCCEx_PLL3_Config+0x15c>)
 8006576:	4313      	orrs	r3, r2
 8006578:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800657a:	4b27      	ldr	r3, [pc, #156]	; (8006618 <RCCEx_PLL3_Config+0x15c>)
 800657c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800657e:	4a26      	ldr	r2, [pc, #152]	; (8006618 <RCCEx_PLL3_Config+0x15c>)
 8006580:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006584:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006586:	4b24      	ldr	r3, [pc, #144]	; (8006618 <RCCEx_PLL3_Config+0x15c>)
 8006588:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800658a:	4b24      	ldr	r3, [pc, #144]	; (800661c <RCCEx_PLL3_Config+0x160>)
 800658c:	4013      	ands	r3, r2
 800658e:	687a      	ldr	r2, [r7, #4]
 8006590:	69d2      	ldr	r2, [r2, #28]
 8006592:	00d2      	lsls	r2, r2, #3
 8006594:	4920      	ldr	r1, [pc, #128]	; (8006618 <RCCEx_PLL3_Config+0x15c>)
 8006596:	4313      	orrs	r3, r2
 8006598:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800659a:	4b1f      	ldr	r3, [pc, #124]	; (8006618 <RCCEx_PLL3_Config+0x15c>)
 800659c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800659e:	4a1e      	ldr	r2, [pc, #120]	; (8006618 <RCCEx_PLL3_Config+0x15c>)
 80065a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80065a4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d106      	bne.n	80065ba <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80065ac:	4b1a      	ldr	r3, [pc, #104]	; (8006618 <RCCEx_PLL3_Config+0x15c>)
 80065ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065b0:	4a19      	ldr	r2, [pc, #100]	; (8006618 <RCCEx_PLL3_Config+0x15c>)
 80065b2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80065b6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80065b8:	e00f      	b.n	80065da <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	2b01      	cmp	r3, #1
 80065be:	d106      	bne.n	80065ce <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80065c0:	4b15      	ldr	r3, [pc, #84]	; (8006618 <RCCEx_PLL3_Config+0x15c>)
 80065c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065c4:	4a14      	ldr	r2, [pc, #80]	; (8006618 <RCCEx_PLL3_Config+0x15c>)
 80065c6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80065ca:	62d3      	str	r3, [r2, #44]	; 0x2c
 80065cc:	e005      	b.n	80065da <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80065ce:	4b12      	ldr	r3, [pc, #72]	; (8006618 <RCCEx_PLL3_Config+0x15c>)
 80065d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065d2:	4a11      	ldr	r2, [pc, #68]	; (8006618 <RCCEx_PLL3_Config+0x15c>)
 80065d4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80065d8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80065da:	4b0f      	ldr	r3, [pc, #60]	; (8006618 <RCCEx_PLL3_Config+0x15c>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	4a0e      	ldr	r2, [pc, #56]	; (8006618 <RCCEx_PLL3_Config+0x15c>)
 80065e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80065e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80065e6:	f7fd f9db 	bl	80039a0 <HAL_GetTick>
 80065ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80065ec:	e008      	b.n	8006600 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80065ee:	f7fd f9d7 	bl	80039a0 <HAL_GetTick>
 80065f2:	4602      	mov	r2, r0
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	1ad3      	subs	r3, r2, r3
 80065f8:	2b02      	cmp	r3, #2
 80065fa:	d901      	bls.n	8006600 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80065fc:	2303      	movs	r3, #3
 80065fe:	e006      	b.n	800660e <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006600:	4b05      	ldr	r3, [pc, #20]	; (8006618 <RCCEx_PLL3_Config+0x15c>)
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006608:	2b00      	cmp	r3, #0
 800660a:	d0f0      	beq.n	80065ee <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800660c:	7bfb      	ldrb	r3, [r7, #15]
}
 800660e:	4618      	mov	r0, r3
 8006610:	3710      	adds	r7, #16
 8006612:	46bd      	mov	sp, r7
 8006614:	bd80      	pop	{r7, pc}
 8006616:	bf00      	nop
 8006618:	58024400 	.word	0x58024400
 800661c:	ffff0007 	.word	0xffff0007

08006620 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b082      	sub	sp, #8
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d101      	bne.n	8006632 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800662e:	2301      	movs	r3, #1
 8006630:	e049      	b.n	80066c6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006638:	b2db      	uxtb	r3, r3
 800663a:	2b00      	cmp	r3, #0
 800663c:	d106      	bne.n	800664c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2200      	movs	r2, #0
 8006642:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006646:	6878      	ldr	r0, [r7, #4]
 8006648:	f000 f841 	bl	80066ce <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2202      	movs	r2, #2
 8006650:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681a      	ldr	r2, [r3, #0]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	3304      	adds	r3, #4
 800665c:	4619      	mov	r1, r3
 800665e:	4610      	mov	r0, r2
 8006660:	f000 f9f8 	bl	8006a54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2201      	movs	r2, #1
 8006668:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2201      	movs	r2, #1
 8006670:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2201      	movs	r2, #1
 8006678:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2201      	movs	r2, #1
 8006680:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2201      	movs	r2, #1
 8006688:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2201      	movs	r2, #1
 8006690:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2201      	movs	r2, #1
 8006698:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2201      	movs	r2, #1
 80066a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2201      	movs	r2, #1
 80066a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2201      	movs	r2, #1
 80066b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2201      	movs	r2, #1
 80066b8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2201      	movs	r2, #1
 80066c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80066c4:	2300      	movs	r3, #0
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	3708      	adds	r7, #8
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}

080066ce <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80066ce:	b480      	push	{r7}
 80066d0:	b083      	sub	sp, #12
 80066d2:	af00      	add	r7, sp, #0
 80066d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80066d6:	bf00      	nop
 80066d8:	370c      	adds	r7, #12
 80066da:	46bd      	mov	sp, r7
 80066dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e0:	4770      	bx	lr
	...

080066e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80066e4:	b480      	push	{r7}
 80066e6:	b085      	sub	sp, #20
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066f2:	b2db      	uxtb	r3, r3
 80066f4:	2b01      	cmp	r3, #1
 80066f6:	d001      	beq.n	80066fc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80066f8:	2301      	movs	r3, #1
 80066fa:	e04f      	b.n	800679c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2202      	movs	r2, #2
 8006700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	68da      	ldr	r2, [r3, #12]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f042 0201 	orr.w	r2, r2, #1
 8006712:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4a23      	ldr	r2, [pc, #140]	; (80067a8 <HAL_TIM_Base_Start_IT+0xc4>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d01d      	beq.n	800675a <HAL_TIM_Base_Start_IT+0x76>
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006726:	d018      	beq.n	800675a <HAL_TIM_Base_Start_IT+0x76>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	4a1f      	ldr	r2, [pc, #124]	; (80067ac <HAL_TIM_Base_Start_IT+0xc8>)
 800672e:	4293      	cmp	r3, r2
 8006730:	d013      	beq.n	800675a <HAL_TIM_Base_Start_IT+0x76>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4a1e      	ldr	r2, [pc, #120]	; (80067b0 <HAL_TIM_Base_Start_IT+0xcc>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d00e      	beq.n	800675a <HAL_TIM_Base_Start_IT+0x76>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4a1c      	ldr	r2, [pc, #112]	; (80067b4 <HAL_TIM_Base_Start_IT+0xd0>)
 8006742:	4293      	cmp	r3, r2
 8006744:	d009      	beq.n	800675a <HAL_TIM_Base_Start_IT+0x76>
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4a1b      	ldr	r2, [pc, #108]	; (80067b8 <HAL_TIM_Base_Start_IT+0xd4>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d004      	beq.n	800675a <HAL_TIM_Base_Start_IT+0x76>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4a19      	ldr	r2, [pc, #100]	; (80067bc <HAL_TIM_Base_Start_IT+0xd8>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d115      	bne.n	8006786 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	689a      	ldr	r2, [r3, #8]
 8006760:	4b17      	ldr	r3, [pc, #92]	; (80067c0 <HAL_TIM_Base_Start_IT+0xdc>)
 8006762:	4013      	ands	r3, r2
 8006764:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	2b06      	cmp	r3, #6
 800676a:	d015      	beq.n	8006798 <HAL_TIM_Base_Start_IT+0xb4>
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006772:	d011      	beq.n	8006798 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	681a      	ldr	r2, [r3, #0]
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f042 0201 	orr.w	r2, r2, #1
 8006782:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006784:	e008      	b.n	8006798 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	681a      	ldr	r2, [r3, #0]
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f042 0201 	orr.w	r2, r2, #1
 8006794:	601a      	str	r2, [r3, #0]
 8006796:	e000      	b.n	800679a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006798:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800679a:	2300      	movs	r3, #0
}
 800679c:	4618      	mov	r0, r3
 800679e:	3714      	adds	r7, #20
 80067a0:	46bd      	mov	sp, r7
 80067a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a6:	4770      	bx	lr
 80067a8:	40010000 	.word	0x40010000
 80067ac:	40000400 	.word	0x40000400
 80067b0:	40000800 	.word	0x40000800
 80067b4:	40000c00 	.word	0x40000c00
 80067b8:	40010400 	.word	0x40010400
 80067bc:	40001800 	.word	0x40001800
 80067c0:	00010007 	.word	0x00010007

080067c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b082      	sub	sp, #8
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	691b      	ldr	r3, [r3, #16]
 80067d2:	f003 0302 	and.w	r3, r3, #2
 80067d6:	2b02      	cmp	r3, #2
 80067d8:	d122      	bne.n	8006820 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	68db      	ldr	r3, [r3, #12]
 80067e0:	f003 0302 	and.w	r3, r3, #2
 80067e4:	2b02      	cmp	r3, #2
 80067e6:	d11b      	bne.n	8006820 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f06f 0202 	mvn.w	r2, #2
 80067f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2201      	movs	r2, #1
 80067f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	699b      	ldr	r3, [r3, #24]
 80067fe:	f003 0303 	and.w	r3, r3, #3
 8006802:	2b00      	cmp	r3, #0
 8006804:	d003      	beq.n	800680e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006806:	6878      	ldr	r0, [r7, #4]
 8006808:	f000 f905 	bl	8006a16 <HAL_TIM_IC_CaptureCallback>
 800680c:	e005      	b.n	800681a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800680e:	6878      	ldr	r0, [r7, #4]
 8006810:	f000 f8f7 	bl	8006a02 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006814:	6878      	ldr	r0, [r7, #4]
 8006816:	f000 f908 	bl	8006a2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2200      	movs	r2, #0
 800681e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	691b      	ldr	r3, [r3, #16]
 8006826:	f003 0304 	and.w	r3, r3, #4
 800682a:	2b04      	cmp	r3, #4
 800682c:	d122      	bne.n	8006874 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	68db      	ldr	r3, [r3, #12]
 8006834:	f003 0304 	and.w	r3, r3, #4
 8006838:	2b04      	cmp	r3, #4
 800683a:	d11b      	bne.n	8006874 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f06f 0204 	mvn.w	r2, #4
 8006844:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2202      	movs	r2, #2
 800684a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	699b      	ldr	r3, [r3, #24]
 8006852:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006856:	2b00      	cmp	r3, #0
 8006858:	d003      	beq.n	8006862 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800685a:	6878      	ldr	r0, [r7, #4]
 800685c:	f000 f8db 	bl	8006a16 <HAL_TIM_IC_CaptureCallback>
 8006860:	e005      	b.n	800686e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006862:	6878      	ldr	r0, [r7, #4]
 8006864:	f000 f8cd 	bl	8006a02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006868:	6878      	ldr	r0, [r7, #4]
 800686a:	f000 f8de 	bl	8006a2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2200      	movs	r2, #0
 8006872:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	691b      	ldr	r3, [r3, #16]
 800687a:	f003 0308 	and.w	r3, r3, #8
 800687e:	2b08      	cmp	r3, #8
 8006880:	d122      	bne.n	80068c8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	68db      	ldr	r3, [r3, #12]
 8006888:	f003 0308 	and.w	r3, r3, #8
 800688c:	2b08      	cmp	r3, #8
 800688e:	d11b      	bne.n	80068c8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f06f 0208 	mvn.w	r2, #8
 8006898:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2204      	movs	r2, #4
 800689e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	69db      	ldr	r3, [r3, #28]
 80068a6:	f003 0303 	and.w	r3, r3, #3
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d003      	beq.n	80068b6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068ae:	6878      	ldr	r0, [r7, #4]
 80068b0:	f000 f8b1 	bl	8006a16 <HAL_TIM_IC_CaptureCallback>
 80068b4:	e005      	b.n	80068c2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	f000 f8a3 	bl	8006a02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068bc:	6878      	ldr	r0, [r7, #4]
 80068be:	f000 f8b4 	bl	8006a2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2200      	movs	r2, #0
 80068c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	691b      	ldr	r3, [r3, #16]
 80068ce:	f003 0310 	and.w	r3, r3, #16
 80068d2:	2b10      	cmp	r3, #16
 80068d4:	d122      	bne.n	800691c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	68db      	ldr	r3, [r3, #12]
 80068dc:	f003 0310 	and.w	r3, r3, #16
 80068e0:	2b10      	cmp	r3, #16
 80068e2:	d11b      	bne.n	800691c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f06f 0210 	mvn.w	r2, #16
 80068ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2208      	movs	r2, #8
 80068f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	69db      	ldr	r3, [r3, #28]
 80068fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d003      	beq.n	800690a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006902:	6878      	ldr	r0, [r7, #4]
 8006904:	f000 f887 	bl	8006a16 <HAL_TIM_IC_CaptureCallback>
 8006908:	e005      	b.n	8006916 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800690a:	6878      	ldr	r0, [r7, #4]
 800690c:	f000 f879 	bl	8006a02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006910:	6878      	ldr	r0, [r7, #4]
 8006912:	f000 f88a 	bl	8006a2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2200      	movs	r2, #0
 800691a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	691b      	ldr	r3, [r3, #16]
 8006922:	f003 0301 	and.w	r3, r3, #1
 8006926:	2b01      	cmp	r3, #1
 8006928:	d10e      	bne.n	8006948 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	68db      	ldr	r3, [r3, #12]
 8006930:	f003 0301 	and.w	r3, r3, #1
 8006934:	2b01      	cmp	r3, #1
 8006936:	d107      	bne.n	8006948 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f06f 0201 	mvn.w	r2, #1
 8006940:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	f7fc fe04 	bl	8003550 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	691b      	ldr	r3, [r3, #16]
 800694e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006952:	2b80      	cmp	r3, #128	; 0x80
 8006954:	d10e      	bne.n	8006974 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	68db      	ldr	r3, [r3, #12]
 800695c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006960:	2b80      	cmp	r3, #128	; 0x80
 8006962:	d107      	bne.n	8006974 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800696c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f000 f914 	bl	8006b9c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	691b      	ldr	r3, [r3, #16]
 800697a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800697e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006982:	d10e      	bne.n	80069a2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	68db      	ldr	r3, [r3, #12]
 800698a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800698e:	2b80      	cmp	r3, #128	; 0x80
 8006990:	d107      	bne.n	80069a2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800699a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800699c:	6878      	ldr	r0, [r7, #4]
 800699e:	f000 f907 	bl	8006bb0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	691b      	ldr	r3, [r3, #16]
 80069a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069ac:	2b40      	cmp	r3, #64	; 0x40
 80069ae:	d10e      	bne.n	80069ce <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	68db      	ldr	r3, [r3, #12]
 80069b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069ba:	2b40      	cmp	r3, #64	; 0x40
 80069bc:	d107      	bne.n	80069ce <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80069c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80069c8:	6878      	ldr	r0, [r7, #4]
 80069ca:	f000 f838 	bl	8006a3e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	691b      	ldr	r3, [r3, #16]
 80069d4:	f003 0320 	and.w	r3, r3, #32
 80069d8:	2b20      	cmp	r3, #32
 80069da:	d10e      	bne.n	80069fa <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	68db      	ldr	r3, [r3, #12]
 80069e2:	f003 0320 	and.w	r3, r3, #32
 80069e6:	2b20      	cmp	r3, #32
 80069e8:	d107      	bne.n	80069fa <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f06f 0220 	mvn.w	r2, #32
 80069f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80069f4:	6878      	ldr	r0, [r7, #4]
 80069f6:	f000 f8c7 	bl	8006b88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80069fa:	bf00      	nop
 80069fc:	3708      	adds	r7, #8
 80069fe:	46bd      	mov	sp, r7
 8006a00:	bd80      	pop	{r7, pc}

08006a02 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a02:	b480      	push	{r7}
 8006a04:	b083      	sub	sp, #12
 8006a06:	af00      	add	r7, sp, #0
 8006a08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006a0a:	bf00      	nop
 8006a0c:	370c      	adds	r7, #12
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a14:	4770      	bx	lr

08006a16 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006a16:	b480      	push	{r7}
 8006a18:	b083      	sub	sp, #12
 8006a1a:	af00      	add	r7, sp, #0
 8006a1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006a1e:	bf00      	nop
 8006a20:	370c      	adds	r7, #12
 8006a22:	46bd      	mov	sp, r7
 8006a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a28:	4770      	bx	lr

08006a2a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a2a:	b480      	push	{r7}
 8006a2c:	b083      	sub	sp, #12
 8006a2e:	af00      	add	r7, sp, #0
 8006a30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a32:	bf00      	nop
 8006a34:	370c      	adds	r7, #12
 8006a36:	46bd      	mov	sp, r7
 8006a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3c:	4770      	bx	lr

08006a3e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a3e:	b480      	push	{r7}
 8006a40:	b083      	sub	sp, #12
 8006a42:	af00      	add	r7, sp, #0
 8006a44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006a46:	bf00      	nop
 8006a48:	370c      	adds	r7, #12
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a50:	4770      	bx	lr
	...

08006a54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006a54:	b480      	push	{r7}
 8006a56:	b085      	sub	sp, #20
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
 8006a5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	4a40      	ldr	r2, [pc, #256]	; (8006b68 <TIM_Base_SetConfig+0x114>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d013      	beq.n	8006a94 <TIM_Base_SetConfig+0x40>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a72:	d00f      	beq.n	8006a94 <TIM_Base_SetConfig+0x40>
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	4a3d      	ldr	r2, [pc, #244]	; (8006b6c <TIM_Base_SetConfig+0x118>)
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d00b      	beq.n	8006a94 <TIM_Base_SetConfig+0x40>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	4a3c      	ldr	r2, [pc, #240]	; (8006b70 <TIM_Base_SetConfig+0x11c>)
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d007      	beq.n	8006a94 <TIM_Base_SetConfig+0x40>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	4a3b      	ldr	r2, [pc, #236]	; (8006b74 <TIM_Base_SetConfig+0x120>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d003      	beq.n	8006a94 <TIM_Base_SetConfig+0x40>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	4a3a      	ldr	r2, [pc, #232]	; (8006b78 <TIM_Base_SetConfig+0x124>)
 8006a90:	4293      	cmp	r3, r2
 8006a92:	d108      	bne.n	8006aa6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	685b      	ldr	r3, [r3, #4]
 8006aa0:	68fa      	ldr	r2, [r7, #12]
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	4a2f      	ldr	r2, [pc, #188]	; (8006b68 <TIM_Base_SetConfig+0x114>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d01f      	beq.n	8006aee <TIM_Base_SetConfig+0x9a>
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ab4:	d01b      	beq.n	8006aee <TIM_Base_SetConfig+0x9a>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	4a2c      	ldr	r2, [pc, #176]	; (8006b6c <TIM_Base_SetConfig+0x118>)
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d017      	beq.n	8006aee <TIM_Base_SetConfig+0x9a>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	4a2b      	ldr	r2, [pc, #172]	; (8006b70 <TIM_Base_SetConfig+0x11c>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d013      	beq.n	8006aee <TIM_Base_SetConfig+0x9a>
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	4a2a      	ldr	r2, [pc, #168]	; (8006b74 <TIM_Base_SetConfig+0x120>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d00f      	beq.n	8006aee <TIM_Base_SetConfig+0x9a>
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	4a29      	ldr	r2, [pc, #164]	; (8006b78 <TIM_Base_SetConfig+0x124>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d00b      	beq.n	8006aee <TIM_Base_SetConfig+0x9a>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	4a28      	ldr	r2, [pc, #160]	; (8006b7c <TIM_Base_SetConfig+0x128>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d007      	beq.n	8006aee <TIM_Base_SetConfig+0x9a>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	4a27      	ldr	r2, [pc, #156]	; (8006b80 <TIM_Base_SetConfig+0x12c>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d003      	beq.n	8006aee <TIM_Base_SetConfig+0x9a>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	4a26      	ldr	r2, [pc, #152]	; (8006b84 <TIM_Base_SetConfig+0x130>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d108      	bne.n	8006b00 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006af4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	68db      	ldr	r3, [r3, #12]
 8006afa:	68fa      	ldr	r2, [r7, #12]
 8006afc:	4313      	orrs	r3, r2
 8006afe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	695b      	ldr	r3, [r3, #20]
 8006b0a:	4313      	orrs	r3, r2
 8006b0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	68fa      	ldr	r2, [r7, #12]
 8006b12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	689a      	ldr	r2, [r3, #8]
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	681a      	ldr	r2, [r3, #0]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	4a10      	ldr	r2, [pc, #64]	; (8006b68 <TIM_Base_SetConfig+0x114>)
 8006b28:	4293      	cmp	r3, r2
 8006b2a:	d00f      	beq.n	8006b4c <TIM_Base_SetConfig+0xf8>
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	4a12      	ldr	r2, [pc, #72]	; (8006b78 <TIM_Base_SetConfig+0x124>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d00b      	beq.n	8006b4c <TIM_Base_SetConfig+0xf8>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	4a11      	ldr	r2, [pc, #68]	; (8006b7c <TIM_Base_SetConfig+0x128>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d007      	beq.n	8006b4c <TIM_Base_SetConfig+0xf8>
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	4a10      	ldr	r2, [pc, #64]	; (8006b80 <TIM_Base_SetConfig+0x12c>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d003      	beq.n	8006b4c <TIM_Base_SetConfig+0xf8>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	4a0f      	ldr	r2, [pc, #60]	; (8006b84 <TIM_Base_SetConfig+0x130>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d103      	bne.n	8006b54 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	691a      	ldr	r2, [r3, #16]
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2201      	movs	r2, #1
 8006b58:	615a      	str	r2, [r3, #20]
}
 8006b5a:	bf00      	nop
 8006b5c:	3714      	adds	r7, #20
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b64:	4770      	bx	lr
 8006b66:	bf00      	nop
 8006b68:	40010000 	.word	0x40010000
 8006b6c:	40000400 	.word	0x40000400
 8006b70:	40000800 	.word	0x40000800
 8006b74:	40000c00 	.word	0x40000c00
 8006b78:	40010400 	.word	0x40010400
 8006b7c:	40014000 	.word	0x40014000
 8006b80:	40014400 	.word	0x40014400
 8006b84:	40014800 	.word	0x40014800

08006b88 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b083      	sub	sp, #12
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b90:	bf00      	nop
 8006b92:	370c      	adds	r7, #12
 8006b94:	46bd      	mov	sp, r7
 8006b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9a:	4770      	bx	lr

08006b9c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b083      	sub	sp, #12
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006ba4:	bf00      	nop
 8006ba6:	370c      	adds	r7, #12
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bae:	4770      	bx	lr

08006bb0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b083      	sub	sp, #12
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006bb8:	bf00      	nop
 8006bba:	370c      	adds	r7, #12
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc2:	4770      	bx	lr

08006bc4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b082      	sub	sp, #8
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d101      	bne.n	8006bd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	e042      	b.n	8006c5c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d106      	bne.n	8006bee <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2200      	movs	r2, #0
 8006be4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006be8:	6878      	ldr	r0, [r7, #4]
 8006bea:	f7fc fce3 	bl	80035b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	2224      	movs	r2, #36	; 0x24
 8006bf2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	681a      	ldr	r2, [r3, #0]
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f022 0201 	bic.w	r2, r2, #1
 8006c04:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f000 f8c2 	bl	8006d90 <UART_SetConfig>
 8006c0c:	4603      	mov	r3, r0
 8006c0e:	2b01      	cmp	r3, #1
 8006c10:	d101      	bne.n	8006c16 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006c12:	2301      	movs	r3, #1
 8006c14:	e022      	b.n	8006c5c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d002      	beq.n	8006c24 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8006c1e:	6878      	ldr	r0, [r7, #4]
 8006c20:	f000 fe20 	bl	8007864 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	685a      	ldr	r2, [r3, #4]
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006c32:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	689a      	ldr	r2, [r3, #8]
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006c42:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	681a      	ldr	r2, [r3, #0]
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f042 0201 	orr.w	r2, r2, #1
 8006c52:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006c54:	6878      	ldr	r0, [r7, #4]
 8006c56:	f000 fea7 	bl	80079a8 <UART_CheckIdleState>
 8006c5a:	4603      	mov	r3, r0
}
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	3708      	adds	r7, #8
 8006c60:	46bd      	mov	sp, r7
 8006c62:	bd80      	pop	{r7, pc}

08006c64 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c64:	b580      	push	{r7, lr}
 8006c66:	b08a      	sub	sp, #40	; 0x28
 8006c68:	af02      	add	r7, sp, #8
 8006c6a:	60f8      	str	r0, [r7, #12]
 8006c6c:	60b9      	str	r1, [r7, #8]
 8006c6e:	603b      	str	r3, [r7, #0]
 8006c70:	4613      	mov	r3, r2
 8006c72:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006c7a:	2b20      	cmp	r3, #32
 8006c7c:	f040 8083 	bne.w	8006d86 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d002      	beq.n	8006c8c <HAL_UART_Transmit+0x28>
 8006c86:	88fb      	ldrh	r3, [r7, #6]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d101      	bne.n	8006c90 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	e07b      	b.n	8006d88 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006c96:	2b01      	cmp	r3, #1
 8006c98:	d101      	bne.n	8006c9e <HAL_UART_Transmit+0x3a>
 8006c9a:	2302      	movs	r3, #2
 8006c9c:	e074      	b.n	8006d88 <HAL_UART_Transmit+0x124>
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	2201      	movs	r2, #1
 8006ca2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	2200      	movs	r2, #0
 8006caa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	2221      	movs	r2, #33	; 0x21
 8006cb2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006cb6:	f7fc fe73 	bl	80039a0 <HAL_GetTick>
 8006cba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	88fa      	ldrh	r2, [r7, #6]
 8006cc0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	88fa      	ldrh	r2, [r7, #6]
 8006cc8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	689b      	ldr	r3, [r3, #8]
 8006cd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006cd4:	d108      	bne.n	8006ce8 <HAL_UART_Transmit+0x84>
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	691b      	ldr	r3, [r3, #16]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d104      	bne.n	8006ce8 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8006cde:	2300      	movs	r3, #0
 8006ce0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006ce2:	68bb      	ldr	r3, [r7, #8]
 8006ce4:	61bb      	str	r3, [r7, #24]
 8006ce6:	e003      	b.n	8006cf0 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006cec:	2300      	movs	r3, #0
 8006cee:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8006cf8:	e02c      	b.n	8006d54 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	9300      	str	r3, [sp, #0]
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	2200      	movs	r2, #0
 8006d02:	2180      	movs	r1, #128	; 0x80
 8006d04:	68f8      	ldr	r0, [r7, #12]
 8006d06:	f000 fe9a 	bl	8007a3e <UART_WaitOnFlagUntilTimeout>
 8006d0a:	4603      	mov	r3, r0
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d001      	beq.n	8006d14 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8006d10:	2303      	movs	r3, #3
 8006d12:	e039      	b.n	8006d88 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8006d14:	69fb      	ldr	r3, [r7, #28]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d10b      	bne.n	8006d32 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006d1a:	69bb      	ldr	r3, [r7, #24]
 8006d1c:	881b      	ldrh	r3, [r3, #0]
 8006d1e:	461a      	mov	r2, r3
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d28:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006d2a:	69bb      	ldr	r3, [r7, #24]
 8006d2c:	3302      	adds	r3, #2
 8006d2e:	61bb      	str	r3, [r7, #24]
 8006d30:	e007      	b.n	8006d42 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006d32:	69fb      	ldr	r3, [r7, #28]
 8006d34:	781a      	ldrb	r2, [r3, #0]
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006d3c:	69fb      	ldr	r3, [r7, #28]
 8006d3e:	3301      	adds	r3, #1
 8006d40:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006d48:	b29b      	uxth	r3, r3
 8006d4a:	3b01      	subs	r3, #1
 8006d4c:	b29a      	uxth	r2, r3
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006d5a:	b29b      	uxth	r3, r3
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d1cc      	bne.n	8006cfa <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	9300      	str	r3, [sp, #0]
 8006d64:	697b      	ldr	r3, [r7, #20]
 8006d66:	2200      	movs	r2, #0
 8006d68:	2140      	movs	r1, #64	; 0x40
 8006d6a:	68f8      	ldr	r0, [r7, #12]
 8006d6c:	f000 fe67 	bl	8007a3e <UART_WaitOnFlagUntilTimeout>
 8006d70:	4603      	mov	r3, r0
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d001      	beq.n	8006d7a <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8006d76:	2303      	movs	r3, #3
 8006d78:	e006      	b.n	8006d88 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	2220      	movs	r2, #32
 8006d7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8006d82:	2300      	movs	r3, #0
 8006d84:	e000      	b.n	8006d88 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8006d86:	2302      	movs	r3, #2
  }
}
 8006d88:	4618      	mov	r0, r3
 8006d8a:	3720      	adds	r7, #32
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bd80      	pop	{r7, pc}

08006d90 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006d90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006d94:	b092      	sub	sp, #72	; 0x48
 8006d96:	af00      	add	r7, sp, #0
 8006d98:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	689a      	ldr	r2, [r3, #8]
 8006da4:	697b      	ldr	r3, [r7, #20]
 8006da6:	691b      	ldr	r3, [r3, #16]
 8006da8:	431a      	orrs	r2, r3
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	695b      	ldr	r3, [r3, #20]
 8006dae:	431a      	orrs	r2, r3
 8006db0:	697b      	ldr	r3, [r7, #20]
 8006db2:	69db      	ldr	r3, [r3, #28]
 8006db4:	4313      	orrs	r3, r2
 8006db6:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006db8:	697b      	ldr	r3, [r7, #20]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	681a      	ldr	r2, [r3, #0]
 8006dbe:	4bbe      	ldr	r3, [pc, #760]	; (80070b8 <UART_SetConfig+0x328>)
 8006dc0:	4013      	ands	r3, r2
 8006dc2:	697a      	ldr	r2, [r7, #20]
 8006dc4:	6812      	ldr	r2, [r2, #0]
 8006dc6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006dc8:	430b      	orrs	r3, r1
 8006dca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	685b      	ldr	r3, [r3, #4]
 8006dd2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006dd6:	697b      	ldr	r3, [r7, #20]
 8006dd8:	68da      	ldr	r2, [r3, #12]
 8006dda:	697b      	ldr	r3, [r7, #20]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	430a      	orrs	r2, r1
 8006de0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006de2:	697b      	ldr	r3, [r7, #20]
 8006de4:	699b      	ldr	r3, [r3, #24]
 8006de6:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006de8:	697b      	ldr	r3, [r7, #20]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	4ab3      	ldr	r2, [pc, #716]	; (80070bc <UART_SetConfig+0x32c>)
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d004      	beq.n	8006dfc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006df2:	697b      	ldr	r3, [r7, #20]
 8006df4:	6a1b      	ldr	r3, [r3, #32]
 8006df6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006df8:	4313      	orrs	r3, r2
 8006dfa:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006dfc:	697b      	ldr	r3, [r7, #20]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	689a      	ldr	r2, [r3, #8]
 8006e02:	4baf      	ldr	r3, [pc, #700]	; (80070c0 <UART_SetConfig+0x330>)
 8006e04:	4013      	ands	r3, r2
 8006e06:	697a      	ldr	r2, [r7, #20]
 8006e08:	6812      	ldr	r2, [r2, #0]
 8006e0a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006e0c:	430b      	orrs	r3, r1
 8006e0e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006e10:	697b      	ldr	r3, [r7, #20]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e16:	f023 010f 	bic.w	r1, r3, #15
 8006e1a:	697b      	ldr	r3, [r7, #20]
 8006e1c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006e1e:	697b      	ldr	r3, [r7, #20]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	430a      	orrs	r2, r1
 8006e24:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006e26:	697b      	ldr	r3, [r7, #20]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	4aa6      	ldr	r2, [pc, #664]	; (80070c4 <UART_SetConfig+0x334>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d177      	bne.n	8006f20 <UART_SetConfig+0x190>
 8006e30:	4ba5      	ldr	r3, [pc, #660]	; (80070c8 <UART_SetConfig+0x338>)
 8006e32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e34:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006e38:	2b28      	cmp	r3, #40	; 0x28
 8006e3a:	d86d      	bhi.n	8006f18 <UART_SetConfig+0x188>
 8006e3c:	a201      	add	r2, pc, #4	; (adr r2, 8006e44 <UART_SetConfig+0xb4>)
 8006e3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e42:	bf00      	nop
 8006e44:	08006ee9 	.word	0x08006ee9
 8006e48:	08006f19 	.word	0x08006f19
 8006e4c:	08006f19 	.word	0x08006f19
 8006e50:	08006f19 	.word	0x08006f19
 8006e54:	08006f19 	.word	0x08006f19
 8006e58:	08006f19 	.word	0x08006f19
 8006e5c:	08006f19 	.word	0x08006f19
 8006e60:	08006f19 	.word	0x08006f19
 8006e64:	08006ef1 	.word	0x08006ef1
 8006e68:	08006f19 	.word	0x08006f19
 8006e6c:	08006f19 	.word	0x08006f19
 8006e70:	08006f19 	.word	0x08006f19
 8006e74:	08006f19 	.word	0x08006f19
 8006e78:	08006f19 	.word	0x08006f19
 8006e7c:	08006f19 	.word	0x08006f19
 8006e80:	08006f19 	.word	0x08006f19
 8006e84:	08006ef9 	.word	0x08006ef9
 8006e88:	08006f19 	.word	0x08006f19
 8006e8c:	08006f19 	.word	0x08006f19
 8006e90:	08006f19 	.word	0x08006f19
 8006e94:	08006f19 	.word	0x08006f19
 8006e98:	08006f19 	.word	0x08006f19
 8006e9c:	08006f19 	.word	0x08006f19
 8006ea0:	08006f19 	.word	0x08006f19
 8006ea4:	08006f01 	.word	0x08006f01
 8006ea8:	08006f19 	.word	0x08006f19
 8006eac:	08006f19 	.word	0x08006f19
 8006eb0:	08006f19 	.word	0x08006f19
 8006eb4:	08006f19 	.word	0x08006f19
 8006eb8:	08006f19 	.word	0x08006f19
 8006ebc:	08006f19 	.word	0x08006f19
 8006ec0:	08006f19 	.word	0x08006f19
 8006ec4:	08006f09 	.word	0x08006f09
 8006ec8:	08006f19 	.word	0x08006f19
 8006ecc:	08006f19 	.word	0x08006f19
 8006ed0:	08006f19 	.word	0x08006f19
 8006ed4:	08006f19 	.word	0x08006f19
 8006ed8:	08006f19 	.word	0x08006f19
 8006edc:	08006f19 	.word	0x08006f19
 8006ee0:	08006f19 	.word	0x08006f19
 8006ee4:	08006f11 	.word	0x08006f11
 8006ee8:	2301      	movs	r3, #1
 8006eea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006eee:	e222      	b.n	8007336 <UART_SetConfig+0x5a6>
 8006ef0:	2304      	movs	r3, #4
 8006ef2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006ef6:	e21e      	b.n	8007336 <UART_SetConfig+0x5a6>
 8006ef8:	2308      	movs	r3, #8
 8006efa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006efe:	e21a      	b.n	8007336 <UART_SetConfig+0x5a6>
 8006f00:	2310      	movs	r3, #16
 8006f02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f06:	e216      	b.n	8007336 <UART_SetConfig+0x5a6>
 8006f08:	2320      	movs	r3, #32
 8006f0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f0e:	e212      	b.n	8007336 <UART_SetConfig+0x5a6>
 8006f10:	2340      	movs	r3, #64	; 0x40
 8006f12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f16:	e20e      	b.n	8007336 <UART_SetConfig+0x5a6>
 8006f18:	2380      	movs	r3, #128	; 0x80
 8006f1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f1e:	e20a      	b.n	8007336 <UART_SetConfig+0x5a6>
 8006f20:	697b      	ldr	r3, [r7, #20]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	4a69      	ldr	r2, [pc, #420]	; (80070cc <UART_SetConfig+0x33c>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d130      	bne.n	8006f8c <UART_SetConfig+0x1fc>
 8006f2a:	4b67      	ldr	r3, [pc, #412]	; (80070c8 <UART_SetConfig+0x338>)
 8006f2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f2e:	f003 0307 	and.w	r3, r3, #7
 8006f32:	2b05      	cmp	r3, #5
 8006f34:	d826      	bhi.n	8006f84 <UART_SetConfig+0x1f4>
 8006f36:	a201      	add	r2, pc, #4	; (adr r2, 8006f3c <UART_SetConfig+0x1ac>)
 8006f38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f3c:	08006f55 	.word	0x08006f55
 8006f40:	08006f5d 	.word	0x08006f5d
 8006f44:	08006f65 	.word	0x08006f65
 8006f48:	08006f6d 	.word	0x08006f6d
 8006f4c:	08006f75 	.word	0x08006f75
 8006f50:	08006f7d 	.word	0x08006f7d
 8006f54:	2300      	movs	r3, #0
 8006f56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f5a:	e1ec      	b.n	8007336 <UART_SetConfig+0x5a6>
 8006f5c:	2304      	movs	r3, #4
 8006f5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f62:	e1e8      	b.n	8007336 <UART_SetConfig+0x5a6>
 8006f64:	2308      	movs	r3, #8
 8006f66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f6a:	e1e4      	b.n	8007336 <UART_SetConfig+0x5a6>
 8006f6c:	2310      	movs	r3, #16
 8006f6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f72:	e1e0      	b.n	8007336 <UART_SetConfig+0x5a6>
 8006f74:	2320      	movs	r3, #32
 8006f76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f7a:	e1dc      	b.n	8007336 <UART_SetConfig+0x5a6>
 8006f7c:	2340      	movs	r3, #64	; 0x40
 8006f7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f82:	e1d8      	b.n	8007336 <UART_SetConfig+0x5a6>
 8006f84:	2380      	movs	r3, #128	; 0x80
 8006f86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f8a:	e1d4      	b.n	8007336 <UART_SetConfig+0x5a6>
 8006f8c:	697b      	ldr	r3, [r7, #20]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	4a4f      	ldr	r2, [pc, #316]	; (80070d0 <UART_SetConfig+0x340>)
 8006f92:	4293      	cmp	r3, r2
 8006f94:	d130      	bne.n	8006ff8 <UART_SetConfig+0x268>
 8006f96:	4b4c      	ldr	r3, [pc, #304]	; (80070c8 <UART_SetConfig+0x338>)
 8006f98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f9a:	f003 0307 	and.w	r3, r3, #7
 8006f9e:	2b05      	cmp	r3, #5
 8006fa0:	d826      	bhi.n	8006ff0 <UART_SetConfig+0x260>
 8006fa2:	a201      	add	r2, pc, #4	; (adr r2, 8006fa8 <UART_SetConfig+0x218>)
 8006fa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fa8:	08006fc1 	.word	0x08006fc1
 8006fac:	08006fc9 	.word	0x08006fc9
 8006fb0:	08006fd1 	.word	0x08006fd1
 8006fb4:	08006fd9 	.word	0x08006fd9
 8006fb8:	08006fe1 	.word	0x08006fe1
 8006fbc:	08006fe9 	.word	0x08006fe9
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006fc6:	e1b6      	b.n	8007336 <UART_SetConfig+0x5a6>
 8006fc8:	2304      	movs	r3, #4
 8006fca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006fce:	e1b2      	b.n	8007336 <UART_SetConfig+0x5a6>
 8006fd0:	2308      	movs	r3, #8
 8006fd2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006fd6:	e1ae      	b.n	8007336 <UART_SetConfig+0x5a6>
 8006fd8:	2310      	movs	r3, #16
 8006fda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006fde:	e1aa      	b.n	8007336 <UART_SetConfig+0x5a6>
 8006fe0:	2320      	movs	r3, #32
 8006fe2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006fe6:	e1a6      	b.n	8007336 <UART_SetConfig+0x5a6>
 8006fe8:	2340      	movs	r3, #64	; 0x40
 8006fea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006fee:	e1a2      	b.n	8007336 <UART_SetConfig+0x5a6>
 8006ff0:	2380      	movs	r3, #128	; 0x80
 8006ff2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006ff6:	e19e      	b.n	8007336 <UART_SetConfig+0x5a6>
 8006ff8:	697b      	ldr	r3, [r7, #20]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	4a35      	ldr	r2, [pc, #212]	; (80070d4 <UART_SetConfig+0x344>)
 8006ffe:	4293      	cmp	r3, r2
 8007000:	d130      	bne.n	8007064 <UART_SetConfig+0x2d4>
 8007002:	4b31      	ldr	r3, [pc, #196]	; (80070c8 <UART_SetConfig+0x338>)
 8007004:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007006:	f003 0307 	and.w	r3, r3, #7
 800700a:	2b05      	cmp	r3, #5
 800700c:	d826      	bhi.n	800705c <UART_SetConfig+0x2cc>
 800700e:	a201      	add	r2, pc, #4	; (adr r2, 8007014 <UART_SetConfig+0x284>)
 8007010:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007014:	0800702d 	.word	0x0800702d
 8007018:	08007035 	.word	0x08007035
 800701c:	0800703d 	.word	0x0800703d
 8007020:	08007045 	.word	0x08007045
 8007024:	0800704d 	.word	0x0800704d
 8007028:	08007055 	.word	0x08007055
 800702c:	2300      	movs	r3, #0
 800702e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007032:	e180      	b.n	8007336 <UART_SetConfig+0x5a6>
 8007034:	2304      	movs	r3, #4
 8007036:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800703a:	e17c      	b.n	8007336 <UART_SetConfig+0x5a6>
 800703c:	2308      	movs	r3, #8
 800703e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007042:	e178      	b.n	8007336 <UART_SetConfig+0x5a6>
 8007044:	2310      	movs	r3, #16
 8007046:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800704a:	e174      	b.n	8007336 <UART_SetConfig+0x5a6>
 800704c:	2320      	movs	r3, #32
 800704e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007052:	e170      	b.n	8007336 <UART_SetConfig+0x5a6>
 8007054:	2340      	movs	r3, #64	; 0x40
 8007056:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800705a:	e16c      	b.n	8007336 <UART_SetConfig+0x5a6>
 800705c:	2380      	movs	r3, #128	; 0x80
 800705e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007062:	e168      	b.n	8007336 <UART_SetConfig+0x5a6>
 8007064:	697b      	ldr	r3, [r7, #20]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	4a1b      	ldr	r2, [pc, #108]	; (80070d8 <UART_SetConfig+0x348>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d142      	bne.n	80070f4 <UART_SetConfig+0x364>
 800706e:	4b16      	ldr	r3, [pc, #88]	; (80070c8 <UART_SetConfig+0x338>)
 8007070:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007072:	f003 0307 	and.w	r3, r3, #7
 8007076:	2b05      	cmp	r3, #5
 8007078:	d838      	bhi.n	80070ec <UART_SetConfig+0x35c>
 800707a:	a201      	add	r2, pc, #4	; (adr r2, 8007080 <UART_SetConfig+0x2f0>)
 800707c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007080:	08007099 	.word	0x08007099
 8007084:	080070a1 	.word	0x080070a1
 8007088:	080070a9 	.word	0x080070a9
 800708c:	080070b1 	.word	0x080070b1
 8007090:	080070dd 	.word	0x080070dd
 8007094:	080070e5 	.word	0x080070e5
 8007098:	2300      	movs	r3, #0
 800709a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800709e:	e14a      	b.n	8007336 <UART_SetConfig+0x5a6>
 80070a0:	2304      	movs	r3, #4
 80070a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80070a6:	e146      	b.n	8007336 <UART_SetConfig+0x5a6>
 80070a8:	2308      	movs	r3, #8
 80070aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80070ae:	e142      	b.n	8007336 <UART_SetConfig+0x5a6>
 80070b0:	2310      	movs	r3, #16
 80070b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80070b6:	e13e      	b.n	8007336 <UART_SetConfig+0x5a6>
 80070b8:	cfff69f3 	.word	0xcfff69f3
 80070bc:	58000c00 	.word	0x58000c00
 80070c0:	11fff4ff 	.word	0x11fff4ff
 80070c4:	40011000 	.word	0x40011000
 80070c8:	58024400 	.word	0x58024400
 80070cc:	40004400 	.word	0x40004400
 80070d0:	40004800 	.word	0x40004800
 80070d4:	40004c00 	.word	0x40004c00
 80070d8:	40005000 	.word	0x40005000
 80070dc:	2320      	movs	r3, #32
 80070de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80070e2:	e128      	b.n	8007336 <UART_SetConfig+0x5a6>
 80070e4:	2340      	movs	r3, #64	; 0x40
 80070e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80070ea:	e124      	b.n	8007336 <UART_SetConfig+0x5a6>
 80070ec:	2380      	movs	r3, #128	; 0x80
 80070ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80070f2:	e120      	b.n	8007336 <UART_SetConfig+0x5a6>
 80070f4:	697b      	ldr	r3, [r7, #20]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	4acb      	ldr	r2, [pc, #812]	; (8007428 <UART_SetConfig+0x698>)
 80070fa:	4293      	cmp	r3, r2
 80070fc:	d176      	bne.n	80071ec <UART_SetConfig+0x45c>
 80070fe:	4bcb      	ldr	r3, [pc, #812]	; (800742c <UART_SetConfig+0x69c>)
 8007100:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007102:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007106:	2b28      	cmp	r3, #40	; 0x28
 8007108:	d86c      	bhi.n	80071e4 <UART_SetConfig+0x454>
 800710a:	a201      	add	r2, pc, #4	; (adr r2, 8007110 <UART_SetConfig+0x380>)
 800710c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007110:	080071b5 	.word	0x080071b5
 8007114:	080071e5 	.word	0x080071e5
 8007118:	080071e5 	.word	0x080071e5
 800711c:	080071e5 	.word	0x080071e5
 8007120:	080071e5 	.word	0x080071e5
 8007124:	080071e5 	.word	0x080071e5
 8007128:	080071e5 	.word	0x080071e5
 800712c:	080071e5 	.word	0x080071e5
 8007130:	080071bd 	.word	0x080071bd
 8007134:	080071e5 	.word	0x080071e5
 8007138:	080071e5 	.word	0x080071e5
 800713c:	080071e5 	.word	0x080071e5
 8007140:	080071e5 	.word	0x080071e5
 8007144:	080071e5 	.word	0x080071e5
 8007148:	080071e5 	.word	0x080071e5
 800714c:	080071e5 	.word	0x080071e5
 8007150:	080071c5 	.word	0x080071c5
 8007154:	080071e5 	.word	0x080071e5
 8007158:	080071e5 	.word	0x080071e5
 800715c:	080071e5 	.word	0x080071e5
 8007160:	080071e5 	.word	0x080071e5
 8007164:	080071e5 	.word	0x080071e5
 8007168:	080071e5 	.word	0x080071e5
 800716c:	080071e5 	.word	0x080071e5
 8007170:	080071cd 	.word	0x080071cd
 8007174:	080071e5 	.word	0x080071e5
 8007178:	080071e5 	.word	0x080071e5
 800717c:	080071e5 	.word	0x080071e5
 8007180:	080071e5 	.word	0x080071e5
 8007184:	080071e5 	.word	0x080071e5
 8007188:	080071e5 	.word	0x080071e5
 800718c:	080071e5 	.word	0x080071e5
 8007190:	080071d5 	.word	0x080071d5
 8007194:	080071e5 	.word	0x080071e5
 8007198:	080071e5 	.word	0x080071e5
 800719c:	080071e5 	.word	0x080071e5
 80071a0:	080071e5 	.word	0x080071e5
 80071a4:	080071e5 	.word	0x080071e5
 80071a8:	080071e5 	.word	0x080071e5
 80071ac:	080071e5 	.word	0x080071e5
 80071b0:	080071dd 	.word	0x080071dd
 80071b4:	2301      	movs	r3, #1
 80071b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80071ba:	e0bc      	b.n	8007336 <UART_SetConfig+0x5a6>
 80071bc:	2304      	movs	r3, #4
 80071be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80071c2:	e0b8      	b.n	8007336 <UART_SetConfig+0x5a6>
 80071c4:	2308      	movs	r3, #8
 80071c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80071ca:	e0b4      	b.n	8007336 <UART_SetConfig+0x5a6>
 80071cc:	2310      	movs	r3, #16
 80071ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80071d2:	e0b0      	b.n	8007336 <UART_SetConfig+0x5a6>
 80071d4:	2320      	movs	r3, #32
 80071d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80071da:	e0ac      	b.n	8007336 <UART_SetConfig+0x5a6>
 80071dc:	2340      	movs	r3, #64	; 0x40
 80071de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80071e2:	e0a8      	b.n	8007336 <UART_SetConfig+0x5a6>
 80071e4:	2380      	movs	r3, #128	; 0x80
 80071e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80071ea:	e0a4      	b.n	8007336 <UART_SetConfig+0x5a6>
 80071ec:	697b      	ldr	r3, [r7, #20]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4a8f      	ldr	r2, [pc, #572]	; (8007430 <UART_SetConfig+0x6a0>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d130      	bne.n	8007258 <UART_SetConfig+0x4c8>
 80071f6:	4b8d      	ldr	r3, [pc, #564]	; (800742c <UART_SetConfig+0x69c>)
 80071f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071fa:	f003 0307 	and.w	r3, r3, #7
 80071fe:	2b05      	cmp	r3, #5
 8007200:	d826      	bhi.n	8007250 <UART_SetConfig+0x4c0>
 8007202:	a201      	add	r2, pc, #4	; (adr r2, 8007208 <UART_SetConfig+0x478>)
 8007204:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007208:	08007221 	.word	0x08007221
 800720c:	08007229 	.word	0x08007229
 8007210:	08007231 	.word	0x08007231
 8007214:	08007239 	.word	0x08007239
 8007218:	08007241 	.word	0x08007241
 800721c:	08007249 	.word	0x08007249
 8007220:	2300      	movs	r3, #0
 8007222:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007226:	e086      	b.n	8007336 <UART_SetConfig+0x5a6>
 8007228:	2304      	movs	r3, #4
 800722a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800722e:	e082      	b.n	8007336 <UART_SetConfig+0x5a6>
 8007230:	2308      	movs	r3, #8
 8007232:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007236:	e07e      	b.n	8007336 <UART_SetConfig+0x5a6>
 8007238:	2310      	movs	r3, #16
 800723a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800723e:	e07a      	b.n	8007336 <UART_SetConfig+0x5a6>
 8007240:	2320      	movs	r3, #32
 8007242:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007246:	e076      	b.n	8007336 <UART_SetConfig+0x5a6>
 8007248:	2340      	movs	r3, #64	; 0x40
 800724a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800724e:	e072      	b.n	8007336 <UART_SetConfig+0x5a6>
 8007250:	2380      	movs	r3, #128	; 0x80
 8007252:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007256:	e06e      	b.n	8007336 <UART_SetConfig+0x5a6>
 8007258:	697b      	ldr	r3, [r7, #20]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	4a75      	ldr	r2, [pc, #468]	; (8007434 <UART_SetConfig+0x6a4>)
 800725e:	4293      	cmp	r3, r2
 8007260:	d130      	bne.n	80072c4 <UART_SetConfig+0x534>
 8007262:	4b72      	ldr	r3, [pc, #456]	; (800742c <UART_SetConfig+0x69c>)
 8007264:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007266:	f003 0307 	and.w	r3, r3, #7
 800726a:	2b05      	cmp	r3, #5
 800726c:	d826      	bhi.n	80072bc <UART_SetConfig+0x52c>
 800726e:	a201      	add	r2, pc, #4	; (adr r2, 8007274 <UART_SetConfig+0x4e4>)
 8007270:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007274:	0800728d 	.word	0x0800728d
 8007278:	08007295 	.word	0x08007295
 800727c:	0800729d 	.word	0x0800729d
 8007280:	080072a5 	.word	0x080072a5
 8007284:	080072ad 	.word	0x080072ad
 8007288:	080072b5 	.word	0x080072b5
 800728c:	2300      	movs	r3, #0
 800728e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007292:	e050      	b.n	8007336 <UART_SetConfig+0x5a6>
 8007294:	2304      	movs	r3, #4
 8007296:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800729a:	e04c      	b.n	8007336 <UART_SetConfig+0x5a6>
 800729c:	2308      	movs	r3, #8
 800729e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80072a2:	e048      	b.n	8007336 <UART_SetConfig+0x5a6>
 80072a4:	2310      	movs	r3, #16
 80072a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80072aa:	e044      	b.n	8007336 <UART_SetConfig+0x5a6>
 80072ac:	2320      	movs	r3, #32
 80072ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80072b2:	e040      	b.n	8007336 <UART_SetConfig+0x5a6>
 80072b4:	2340      	movs	r3, #64	; 0x40
 80072b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80072ba:	e03c      	b.n	8007336 <UART_SetConfig+0x5a6>
 80072bc:	2380      	movs	r3, #128	; 0x80
 80072be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80072c2:	e038      	b.n	8007336 <UART_SetConfig+0x5a6>
 80072c4:	697b      	ldr	r3, [r7, #20]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a5b      	ldr	r2, [pc, #364]	; (8007438 <UART_SetConfig+0x6a8>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d130      	bne.n	8007330 <UART_SetConfig+0x5a0>
 80072ce:	4b57      	ldr	r3, [pc, #348]	; (800742c <UART_SetConfig+0x69c>)
 80072d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072d2:	f003 0307 	and.w	r3, r3, #7
 80072d6:	2b05      	cmp	r3, #5
 80072d8:	d826      	bhi.n	8007328 <UART_SetConfig+0x598>
 80072da:	a201      	add	r2, pc, #4	; (adr r2, 80072e0 <UART_SetConfig+0x550>)
 80072dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072e0:	080072f9 	.word	0x080072f9
 80072e4:	08007301 	.word	0x08007301
 80072e8:	08007309 	.word	0x08007309
 80072ec:	08007311 	.word	0x08007311
 80072f0:	08007319 	.word	0x08007319
 80072f4:	08007321 	.word	0x08007321
 80072f8:	2302      	movs	r3, #2
 80072fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80072fe:	e01a      	b.n	8007336 <UART_SetConfig+0x5a6>
 8007300:	2304      	movs	r3, #4
 8007302:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007306:	e016      	b.n	8007336 <UART_SetConfig+0x5a6>
 8007308:	2308      	movs	r3, #8
 800730a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800730e:	e012      	b.n	8007336 <UART_SetConfig+0x5a6>
 8007310:	2310      	movs	r3, #16
 8007312:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007316:	e00e      	b.n	8007336 <UART_SetConfig+0x5a6>
 8007318:	2320      	movs	r3, #32
 800731a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800731e:	e00a      	b.n	8007336 <UART_SetConfig+0x5a6>
 8007320:	2340      	movs	r3, #64	; 0x40
 8007322:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007326:	e006      	b.n	8007336 <UART_SetConfig+0x5a6>
 8007328:	2380      	movs	r3, #128	; 0x80
 800732a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800732e:	e002      	b.n	8007336 <UART_SetConfig+0x5a6>
 8007330:	2380      	movs	r3, #128	; 0x80
 8007332:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007336:	697b      	ldr	r3, [r7, #20]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a3f      	ldr	r2, [pc, #252]	; (8007438 <UART_SetConfig+0x6a8>)
 800733c:	4293      	cmp	r3, r2
 800733e:	f040 80f8 	bne.w	8007532 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007342:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8007346:	2b20      	cmp	r3, #32
 8007348:	dc46      	bgt.n	80073d8 <UART_SetConfig+0x648>
 800734a:	2b02      	cmp	r3, #2
 800734c:	f2c0 8082 	blt.w	8007454 <UART_SetConfig+0x6c4>
 8007350:	3b02      	subs	r3, #2
 8007352:	2b1e      	cmp	r3, #30
 8007354:	d87e      	bhi.n	8007454 <UART_SetConfig+0x6c4>
 8007356:	a201      	add	r2, pc, #4	; (adr r2, 800735c <UART_SetConfig+0x5cc>)
 8007358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800735c:	080073df 	.word	0x080073df
 8007360:	08007455 	.word	0x08007455
 8007364:	080073e7 	.word	0x080073e7
 8007368:	08007455 	.word	0x08007455
 800736c:	08007455 	.word	0x08007455
 8007370:	08007455 	.word	0x08007455
 8007374:	080073f7 	.word	0x080073f7
 8007378:	08007455 	.word	0x08007455
 800737c:	08007455 	.word	0x08007455
 8007380:	08007455 	.word	0x08007455
 8007384:	08007455 	.word	0x08007455
 8007388:	08007455 	.word	0x08007455
 800738c:	08007455 	.word	0x08007455
 8007390:	08007455 	.word	0x08007455
 8007394:	08007407 	.word	0x08007407
 8007398:	08007455 	.word	0x08007455
 800739c:	08007455 	.word	0x08007455
 80073a0:	08007455 	.word	0x08007455
 80073a4:	08007455 	.word	0x08007455
 80073a8:	08007455 	.word	0x08007455
 80073ac:	08007455 	.word	0x08007455
 80073b0:	08007455 	.word	0x08007455
 80073b4:	08007455 	.word	0x08007455
 80073b8:	08007455 	.word	0x08007455
 80073bc:	08007455 	.word	0x08007455
 80073c0:	08007455 	.word	0x08007455
 80073c4:	08007455 	.word	0x08007455
 80073c8:	08007455 	.word	0x08007455
 80073cc:	08007455 	.word	0x08007455
 80073d0:	08007455 	.word	0x08007455
 80073d4:	08007447 	.word	0x08007447
 80073d8:	2b40      	cmp	r3, #64	; 0x40
 80073da:	d037      	beq.n	800744c <UART_SetConfig+0x6bc>
 80073dc:	e03a      	b.n	8007454 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80073de:	f7fe fcfd 	bl	8005ddc <HAL_RCCEx_GetD3PCLK1Freq>
 80073e2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80073e4:	e03c      	b.n	8007460 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80073e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80073ea:	4618      	mov	r0, r3
 80073ec:	f7fe fd0c 	bl	8005e08 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80073f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80073f4:	e034      	b.n	8007460 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80073f6:	f107 0318 	add.w	r3, r7, #24
 80073fa:	4618      	mov	r0, r3
 80073fc:	f7fe fe58 	bl	80060b0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007400:	69fb      	ldr	r3, [r7, #28]
 8007402:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007404:	e02c      	b.n	8007460 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007406:	4b09      	ldr	r3, [pc, #36]	; (800742c <UART_SetConfig+0x69c>)
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	f003 0320 	and.w	r3, r3, #32
 800740e:	2b00      	cmp	r3, #0
 8007410:	d016      	beq.n	8007440 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007412:	4b06      	ldr	r3, [pc, #24]	; (800742c <UART_SetConfig+0x69c>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	08db      	lsrs	r3, r3, #3
 8007418:	f003 0303 	and.w	r3, r3, #3
 800741c:	4a07      	ldr	r2, [pc, #28]	; (800743c <UART_SetConfig+0x6ac>)
 800741e:	fa22 f303 	lsr.w	r3, r2, r3
 8007422:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007424:	e01c      	b.n	8007460 <UART_SetConfig+0x6d0>
 8007426:	bf00      	nop
 8007428:	40011400 	.word	0x40011400
 800742c:	58024400 	.word	0x58024400
 8007430:	40007800 	.word	0x40007800
 8007434:	40007c00 	.word	0x40007c00
 8007438:	58000c00 	.word	0x58000c00
 800743c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8007440:	4b9e      	ldr	r3, [pc, #632]	; (80076bc <UART_SetConfig+0x92c>)
 8007442:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007444:	e00c      	b.n	8007460 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007446:	4b9e      	ldr	r3, [pc, #632]	; (80076c0 <UART_SetConfig+0x930>)
 8007448:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800744a:	e009      	b.n	8007460 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800744c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007450:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007452:	e005      	b.n	8007460 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8007454:	2300      	movs	r3, #0
 8007456:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8007458:	2301      	movs	r3, #1
 800745a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800745e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007460:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007462:	2b00      	cmp	r3, #0
 8007464:	f000 81e0 	beq.w	8007828 <UART_SetConfig+0xa98>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007468:	697b      	ldr	r3, [r7, #20]
 800746a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800746c:	4a95      	ldr	r2, [pc, #596]	; (80076c4 <UART_SetConfig+0x934>)
 800746e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007472:	461a      	mov	r2, r3
 8007474:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007476:	fbb3 f3f2 	udiv	r3, r3, r2
 800747a:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800747c:	697b      	ldr	r3, [r7, #20]
 800747e:	685a      	ldr	r2, [r3, #4]
 8007480:	4613      	mov	r3, r2
 8007482:	005b      	lsls	r3, r3, #1
 8007484:	4413      	add	r3, r2
 8007486:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007488:	429a      	cmp	r2, r3
 800748a:	d305      	bcc.n	8007498 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	685b      	ldr	r3, [r3, #4]
 8007490:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007492:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007494:	429a      	cmp	r2, r3
 8007496:	d903      	bls.n	80074a0 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8007498:	2301      	movs	r3, #1
 800749a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800749e:	e1c3      	b.n	8007828 <UART_SetConfig+0xa98>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80074a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074a2:	2200      	movs	r2, #0
 80074a4:	60bb      	str	r3, [r7, #8]
 80074a6:	60fa      	str	r2, [r7, #12]
 80074a8:	697b      	ldr	r3, [r7, #20]
 80074aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ac:	4a85      	ldr	r2, [pc, #532]	; (80076c4 <UART_SetConfig+0x934>)
 80074ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80074b2:	b29b      	uxth	r3, r3
 80074b4:	2200      	movs	r2, #0
 80074b6:	603b      	str	r3, [r7, #0]
 80074b8:	607a      	str	r2, [r7, #4]
 80074ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074be:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80074c2:	f7f8 ff5f 	bl	8000384 <__aeabi_uldivmod>
 80074c6:	4602      	mov	r2, r0
 80074c8:	460b      	mov	r3, r1
 80074ca:	4610      	mov	r0, r2
 80074cc:	4619      	mov	r1, r3
 80074ce:	f04f 0200 	mov.w	r2, #0
 80074d2:	f04f 0300 	mov.w	r3, #0
 80074d6:	020b      	lsls	r3, r1, #8
 80074d8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80074dc:	0202      	lsls	r2, r0, #8
 80074de:	6979      	ldr	r1, [r7, #20]
 80074e0:	6849      	ldr	r1, [r1, #4]
 80074e2:	0849      	lsrs	r1, r1, #1
 80074e4:	2000      	movs	r0, #0
 80074e6:	460c      	mov	r4, r1
 80074e8:	4605      	mov	r5, r0
 80074ea:	eb12 0804 	adds.w	r8, r2, r4
 80074ee:	eb43 0905 	adc.w	r9, r3, r5
 80074f2:	697b      	ldr	r3, [r7, #20]
 80074f4:	685b      	ldr	r3, [r3, #4]
 80074f6:	2200      	movs	r2, #0
 80074f8:	469a      	mov	sl, r3
 80074fa:	4693      	mov	fp, r2
 80074fc:	4652      	mov	r2, sl
 80074fe:	465b      	mov	r3, fp
 8007500:	4640      	mov	r0, r8
 8007502:	4649      	mov	r1, r9
 8007504:	f7f8 ff3e 	bl	8000384 <__aeabi_uldivmod>
 8007508:	4602      	mov	r2, r0
 800750a:	460b      	mov	r3, r1
 800750c:	4613      	mov	r3, r2
 800750e:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007510:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007512:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007516:	d308      	bcc.n	800752a <UART_SetConfig+0x79a>
 8007518:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800751a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800751e:	d204      	bcs.n	800752a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8007520:	697b      	ldr	r3, [r7, #20]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007526:	60da      	str	r2, [r3, #12]
 8007528:	e17e      	b.n	8007828 <UART_SetConfig+0xa98>
        }
        else
        {
          ret = HAL_ERROR;
 800752a:	2301      	movs	r3, #1
 800752c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8007530:	e17a      	b.n	8007828 <UART_SetConfig+0xa98>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007532:	697b      	ldr	r3, [r7, #20]
 8007534:	69db      	ldr	r3, [r3, #28]
 8007536:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800753a:	f040 80c7 	bne.w	80076cc <UART_SetConfig+0x93c>
  {
    switch (clocksource)
 800753e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8007542:	2b20      	cmp	r3, #32
 8007544:	dc48      	bgt.n	80075d8 <UART_SetConfig+0x848>
 8007546:	2b00      	cmp	r3, #0
 8007548:	db7b      	blt.n	8007642 <UART_SetConfig+0x8b2>
 800754a:	2b20      	cmp	r3, #32
 800754c:	d879      	bhi.n	8007642 <UART_SetConfig+0x8b2>
 800754e:	a201      	add	r2, pc, #4	; (adr r2, 8007554 <UART_SetConfig+0x7c4>)
 8007550:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007554:	080075df 	.word	0x080075df
 8007558:	080075e7 	.word	0x080075e7
 800755c:	08007643 	.word	0x08007643
 8007560:	08007643 	.word	0x08007643
 8007564:	080075ef 	.word	0x080075ef
 8007568:	08007643 	.word	0x08007643
 800756c:	08007643 	.word	0x08007643
 8007570:	08007643 	.word	0x08007643
 8007574:	080075ff 	.word	0x080075ff
 8007578:	08007643 	.word	0x08007643
 800757c:	08007643 	.word	0x08007643
 8007580:	08007643 	.word	0x08007643
 8007584:	08007643 	.word	0x08007643
 8007588:	08007643 	.word	0x08007643
 800758c:	08007643 	.word	0x08007643
 8007590:	08007643 	.word	0x08007643
 8007594:	0800760f 	.word	0x0800760f
 8007598:	08007643 	.word	0x08007643
 800759c:	08007643 	.word	0x08007643
 80075a0:	08007643 	.word	0x08007643
 80075a4:	08007643 	.word	0x08007643
 80075a8:	08007643 	.word	0x08007643
 80075ac:	08007643 	.word	0x08007643
 80075b0:	08007643 	.word	0x08007643
 80075b4:	08007643 	.word	0x08007643
 80075b8:	08007643 	.word	0x08007643
 80075bc:	08007643 	.word	0x08007643
 80075c0:	08007643 	.word	0x08007643
 80075c4:	08007643 	.word	0x08007643
 80075c8:	08007643 	.word	0x08007643
 80075cc:	08007643 	.word	0x08007643
 80075d0:	08007643 	.word	0x08007643
 80075d4:	08007635 	.word	0x08007635
 80075d8:	2b40      	cmp	r3, #64	; 0x40
 80075da:	d02e      	beq.n	800763a <UART_SetConfig+0x8aa>
 80075dc:	e031      	b.n	8007642 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075de:	f7fd fc49 	bl	8004e74 <HAL_RCC_GetPCLK1Freq>
 80075e2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80075e4:	e033      	b.n	800764e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80075e6:	f7fd fc5b 	bl	8004ea0 <HAL_RCC_GetPCLK2Freq>
 80075ea:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80075ec:	e02f      	b.n	800764e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80075ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80075f2:	4618      	mov	r0, r3
 80075f4:	f7fe fc08 	bl	8005e08 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80075f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80075fc:	e027      	b.n	800764e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80075fe:	f107 0318 	add.w	r3, r7, #24
 8007602:	4618      	mov	r0, r3
 8007604:	f7fe fd54 	bl	80060b0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007608:	69fb      	ldr	r3, [r7, #28]
 800760a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800760c:	e01f      	b.n	800764e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800760e:	4b2e      	ldr	r3, [pc, #184]	; (80076c8 <UART_SetConfig+0x938>)
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f003 0320 	and.w	r3, r3, #32
 8007616:	2b00      	cmp	r3, #0
 8007618:	d009      	beq.n	800762e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800761a:	4b2b      	ldr	r3, [pc, #172]	; (80076c8 <UART_SetConfig+0x938>)
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	08db      	lsrs	r3, r3, #3
 8007620:	f003 0303 	and.w	r3, r3, #3
 8007624:	4a25      	ldr	r2, [pc, #148]	; (80076bc <UART_SetConfig+0x92c>)
 8007626:	fa22 f303 	lsr.w	r3, r2, r3
 800762a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800762c:	e00f      	b.n	800764e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800762e:	4b23      	ldr	r3, [pc, #140]	; (80076bc <UART_SetConfig+0x92c>)
 8007630:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007632:	e00c      	b.n	800764e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007634:	4b22      	ldr	r3, [pc, #136]	; (80076c0 <UART_SetConfig+0x930>)
 8007636:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007638:	e009      	b.n	800764e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800763a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800763e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007640:	e005      	b.n	800764e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8007642:	2300      	movs	r3, #0
 8007644:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8007646:	2301      	movs	r3, #1
 8007648:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800764c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800764e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007650:	2b00      	cmp	r3, #0
 8007652:	f000 80e9 	beq.w	8007828 <UART_SetConfig+0xa98>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007656:	697b      	ldr	r3, [r7, #20]
 8007658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800765a:	4a1a      	ldr	r2, [pc, #104]	; (80076c4 <UART_SetConfig+0x934>)
 800765c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007660:	461a      	mov	r2, r3
 8007662:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007664:	fbb3 f3f2 	udiv	r3, r3, r2
 8007668:	005a      	lsls	r2, r3, #1
 800766a:	697b      	ldr	r3, [r7, #20]
 800766c:	685b      	ldr	r3, [r3, #4]
 800766e:	085b      	lsrs	r3, r3, #1
 8007670:	441a      	add	r2, r3
 8007672:	697b      	ldr	r3, [r7, #20]
 8007674:	685b      	ldr	r3, [r3, #4]
 8007676:	fbb2 f3f3 	udiv	r3, r2, r3
 800767a:	b29b      	uxth	r3, r3
 800767c:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800767e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007680:	2b0f      	cmp	r3, #15
 8007682:	d916      	bls.n	80076b2 <UART_SetConfig+0x922>
 8007684:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007686:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800768a:	d212      	bcs.n	80076b2 <UART_SetConfig+0x922>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800768c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800768e:	b29b      	uxth	r3, r3
 8007690:	f023 030f 	bic.w	r3, r3, #15
 8007694:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007696:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007698:	085b      	lsrs	r3, r3, #1
 800769a:	b29b      	uxth	r3, r3
 800769c:	f003 0307 	and.w	r3, r3, #7
 80076a0:	b29a      	uxth	r2, r3
 80076a2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80076a4:	4313      	orrs	r3, r2
 80076a6:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 80076a8:	697b      	ldr	r3, [r7, #20]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80076ae:	60da      	str	r2, [r3, #12]
 80076b0:	e0ba      	b.n	8007828 <UART_SetConfig+0xa98>
      }
      else
      {
        ret = HAL_ERROR;
 80076b2:	2301      	movs	r3, #1
 80076b4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80076b8:	e0b6      	b.n	8007828 <UART_SetConfig+0xa98>
 80076ba:	bf00      	nop
 80076bc:	03d09000 	.word	0x03d09000
 80076c0:	003d0900 	.word	0x003d0900
 80076c4:	08008b94 	.word	0x08008b94
 80076c8:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80076cc:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80076d0:	2b20      	cmp	r3, #32
 80076d2:	dc49      	bgt.n	8007768 <UART_SetConfig+0x9d8>
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	db7c      	blt.n	80077d2 <UART_SetConfig+0xa42>
 80076d8:	2b20      	cmp	r3, #32
 80076da:	d87a      	bhi.n	80077d2 <UART_SetConfig+0xa42>
 80076dc:	a201      	add	r2, pc, #4	; (adr r2, 80076e4 <UART_SetConfig+0x954>)
 80076de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076e2:	bf00      	nop
 80076e4:	0800776f 	.word	0x0800776f
 80076e8:	08007777 	.word	0x08007777
 80076ec:	080077d3 	.word	0x080077d3
 80076f0:	080077d3 	.word	0x080077d3
 80076f4:	0800777f 	.word	0x0800777f
 80076f8:	080077d3 	.word	0x080077d3
 80076fc:	080077d3 	.word	0x080077d3
 8007700:	080077d3 	.word	0x080077d3
 8007704:	0800778f 	.word	0x0800778f
 8007708:	080077d3 	.word	0x080077d3
 800770c:	080077d3 	.word	0x080077d3
 8007710:	080077d3 	.word	0x080077d3
 8007714:	080077d3 	.word	0x080077d3
 8007718:	080077d3 	.word	0x080077d3
 800771c:	080077d3 	.word	0x080077d3
 8007720:	080077d3 	.word	0x080077d3
 8007724:	0800779f 	.word	0x0800779f
 8007728:	080077d3 	.word	0x080077d3
 800772c:	080077d3 	.word	0x080077d3
 8007730:	080077d3 	.word	0x080077d3
 8007734:	080077d3 	.word	0x080077d3
 8007738:	080077d3 	.word	0x080077d3
 800773c:	080077d3 	.word	0x080077d3
 8007740:	080077d3 	.word	0x080077d3
 8007744:	080077d3 	.word	0x080077d3
 8007748:	080077d3 	.word	0x080077d3
 800774c:	080077d3 	.word	0x080077d3
 8007750:	080077d3 	.word	0x080077d3
 8007754:	080077d3 	.word	0x080077d3
 8007758:	080077d3 	.word	0x080077d3
 800775c:	080077d3 	.word	0x080077d3
 8007760:	080077d3 	.word	0x080077d3
 8007764:	080077c5 	.word	0x080077c5
 8007768:	2b40      	cmp	r3, #64	; 0x40
 800776a:	d02e      	beq.n	80077ca <UART_SetConfig+0xa3a>
 800776c:	e031      	b.n	80077d2 <UART_SetConfig+0xa42>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800776e:	f7fd fb81 	bl	8004e74 <HAL_RCC_GetPCLK1Freq>
 8007772:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8007774:	e033      	b.n	80077de <UART_SetConfig+0xa4e>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007776:	f7fd fb93 	bl	8004ea0 <HAL_RCC_GetPCLK2Freq>
 800777a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800777c:	e02f      	b.n	80077de <UART_SetConfig+0xa4e>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800777e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007782:	4618      	mov	r0, r3
 8007784:	f7fe fb40 	bl	8005e08 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007788:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800778a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800778c:	e027      	b.n	80077de <UART_SetConfig+0xa4e>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800778e:	f107 0318 	add.w	r3, r7, #24
 8007792:	4618      	mov	r0, r3
 8007794:	f7fe fc8c 	bl	80060b0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007798:	69fb      	ldr	r3, [r7, #28]
 800779a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800779c:	e01f      	b.n	80077de <UART_SetConfig+0xa4e>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800779e:	4b2d      	ldr	r3, [pc, #180]	; (8007854 <UART_SetConfig+0xac4>)
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	f003 0320 	and.w	r3, r3, #32
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d009      	beq.n	80077be <UART_SetConfig+0xa2e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80077aa:	4b2a      	ldr	r3, [pc, #168]	; (8007854 <UART_SetConfig+0xac4>)
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	08db      	lsrs	r3, r3, #3
 80077b0:	f003 0303 	and.w	r3, r3, #3
 80077b4:	4a28      	ldr	r2, [pc, #160]	; (8007858 <UART_SetConfig+0xac8>)
 80077b6:	fa22 f303 	lsr.w	r3, r2, r3
 80077ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80077bc:	e00f      	b.n	80077de <UART_SetConfig+0xa4e>
          pclk = (uint32_t) HSI_VALUE;
 80077be:	4b26      	ldr	r3, [pc, #152]	; (8007858 <UART_SetConfig+0xac8>)
 80077c0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80077c2:	e00c      	b.n	80077de <UART_SetConfig+0xa4e>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80077c4:	4b25      	ldr	r3, [pc, #148]	; (800785c <UART_SetConfig+0xacc>)
 80077c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80077c8:	e009      	b.n	80077de <UART_SetConfig+0xa4e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80077ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80077ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80077d0:	e005      	b.n	80077de <UART_SetConfig+0xa4e>
      default:
        pclk = 0U;
 80077d2:	2300      	movs	r3, #0
 80077d4:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80077d6:	2301      	movs	r3, #1
 80077d8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80077dc:	bf00      	nop
    }

    if (pclk != 0U)
 80077de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d021      	beq.n	8007828 <UART_SetConfig+0xa98>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80077e4:	697b      	ldr	r3, [r7, #20]
 80077e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077e8:	4a1d      	ldr	r2, [pc, #116]	; (8007860 <UART_SetConfig+0xad0>)
 80077ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80077ee:	461a      	mov	r2, r3
 80077f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80077f2:	fbb3 f2f2 	udiv	r2, r3, r2
 80077f6:	697b      	ldr	r3, [r7, #20]
 80077f8:	685b      	ldr	r3, [r3, #4]
 80077fa:	085b      	lsrs	r3, r3, #1
 80077fc:	441a      	add	r2, r3
 80077fe:	697b      	ldr	r3, [r7, #20]
 8007800:	685b      	ldr	r3, [r3, #4]
 8007802:	fbb2 f3f3 	udiv	r3, r2, r3
 8007806:	b29b      	uxth	r3, r3
 8007808:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800780a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800780c:	2b0f      	cmp	r3, #15
 800780e:	d908      	bls.n	8007822 <UART_SetConfig+0xa92>
 8007810:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007812:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007816:	d204      	bcs.n	8007822 <UART_SetConfig+0xa92>
      {
        huart->Instance->BRR = usartdiv;
 8007818:	697b      	ldr	r3, [r7, #20]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800781e:	60da      	str	r2, [r3, #12]
 8007820:	e002      	b.n	8007828 <UART_SetConfig+0xa98>
      }
      else
      {
        ret = HAL_ERROR;
 8007822:	2301      	movs	r3, #1
 8007824:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007828:	697b      	ldr	r3, [r7, #20]
 800782a:	2201      	movs	r2, #1
 800782c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007830:	697b      	ldr	r3, [r7, #20]
 8007832:	2201      	movs	r2, #1
 8007834:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007838:	697b      	ldr	r3, [r7, #20]
 800783a:	2200      	movs	r2, #0
 800783c:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	2200      	movs	r2, #0
 8007842:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8007844:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8007848:	4618      	mov	r0, r3
 800784a:	3748      	adds	r7, #72	; 0x48
 800784c:	46bd      	mov	sp, r7
 800784e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007852:	bf00      	nop
 8007854:	58024400 	.word	0x58024400
 8007858:	03d09000 	.word	0x03d09000
 800785c:	003d0900 	.word	0x003d0900
 8007860:	08008b94 	.word	0x08008b94

08007864 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007864:	b480      	push	{r7}
 8007866:	b083      	sub	sp, #12
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007870:	f003 0301 	and.w	r3, r3, #1
 8007874:	2b00      	cmp	r3, #0
 8007876:	d00a      	beq.n	800788e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	685b      	ldr	r3, [r3, #4]
 800787e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	430a      	orrs	r2, r1
 800788c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007892:	f003 0302 	and.w	r3, r3, #2
 8007896:	2b00      	cmp	r3, #0
 8007898:	d00a      	beq.n	80078b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	685b      	ldr	r3, [r3, #4]
 80078a0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	430a      	orrs	r2, r1
 80078ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078b4:	f003 0304 	and.w	r3, r3, #4
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d00a      	beq.n	80078d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	685b      	ldr	r3, [r3, #4]
 80078c2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	430a      	orrs	r2, r1
 80078d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078d6:	f003 0308 	and.w	r3, r3, #8
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d00a      	beq.n	80078f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	685b      	ldr	r3, [r3, #4]
 80078e4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	430a      	orrs	r2, r1
 80078f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078f8:	f003 0310 	and.w	r3, r3, #16
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d00a      	beq.n	8007916 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	689b      	ldr	r3, [r3, #8]
 8007906:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	430a      	orrs	r2, r1
 8007914:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800791a:	f003 0320 	and.w	r3, r3, #32
 800791e:	2b00      	cmp	r3, #0
 8007920:	d00a      	beq.n	8007938 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	689b      	ldr	r3, [r3, #8]
 8007928:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	430a      	orrs	r2, r1
 8007936:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800793c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007940:	2b00      	cmp	r3, #0
 8007942:	d01a      	beq.n	800797a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	685b      	ldr	r3, [r3, #4]
 800794a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	430a      	orrs	r2, r1
 8007958:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800795e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007962:	d10a      	bne.n	800797a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	685b      	ldr	r3, [r3, #4]
 800796a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	430a      	orrs	r2, r1
 8007978:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800797e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007982:	2b00      	cmp	r3, #0
 8007984:	d00a      	beq.n	800799c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	685b      	ldr	r3, [r3, #4]
 800798c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	430a      	orrs	r2, r1
 800799a:	605a      	str	r2, [r3, #4]
  }
}
 800799c:	bf00      	nop
 800799e:	370c      	adds	r7, #12
 80079a0:	46bd      	mov	sp, r7
 80079a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a6:	4770      	bx	lr

080079a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b086      	sub	sp, #24
 80079ac:	af02      	add	r7, sp, #8
 80079ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2200      	movs	r2, #0
 80079b4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80079b8:	f7fb fff2 	bl	80039a0 <HAL_GetTick>
 80079bc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f003 0308 	and.w	r3, r3, #8
 80079c8:	2b08      	cmp	r3, #8
 80079ca:	d10e      	bne.n	80079ea <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80079cc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80079d0:	9300      	str	r3, [sp, #0]
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	2200      	movs	r2, #0
 80079d6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80079da:	6878      	ldr	r0, [r7, #4]
 80079dc:	f000 f82f 	bl	8007a3e <UART_WaitOnFlagUntilTimeout>
 80079e0:	4603      	mov	r3, r0
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d001      	beq.n	80079ea <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80079e6:	2303      	movs	r3, #3
 80079e8:	e025      	b.n	8007a36 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f003 0304 	and.w	r3, r3, #4
 80079f4:	2b04      	cmp	r3, #4
 80079f6:	d10e      	bne.n	8007a16 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80079f8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80079fc:	9300      	str	r3, [sp, #0]
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	2200      	movs	r2, #0
 8007a02:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007a06:	6878      	ldr	r0, [r7, #4]
 8007a08:	f000 f819 	bl	8007a3e <UART_WaitOnFlagUntilTimeout>
 8007a0c:	4603      	mov	r3, r0
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d001      	beq.n	8007a16 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a12:	2303      	movs	r3, #3
 8007a14:	e00f      	b.n	8007a36 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2220      	movs	r2, #32
 8007a1a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2220      	movs	r2, #32
 8007a22:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	2200      	movs	r2, #0
 8007a2a:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007a34:	2300      	movs	r3, #0
}
 8007a36:	4618      	mov	r0, r3
 8007a38:	3710      	adds	r7, #16
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	bd80      	pop	{r7, pc}

08007a3e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007a3e:	b580      	push	{r7, lr}
 8007a40:	b084      	sub	sp, #16
 8007a42:	af00      	add	r7, sp, #0
 8007a44:	60f8      	str	r0, [r7, #12]
 8007a46:	60b9      	str	r1, [r7, #8]
 8007a48:	603b      	str	r3, [r7, #0]
 8007a4a:	4613      	mov	r3, r2
 8007a4c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a4e:	e062      	b.n	8007b16 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a50:	69bb      	ldr	r3, [r7, #24]
 8007a52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a56:	d05e      	beq.n	8007b16 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a58:	f7fb ffa2 	bl	80039a0 <HAL_GetTick>
 8007a5c:	4602      	mov	r2, r0
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	1ad3      	subs	r3, r2, r3
 8007a62:	69ba      	ldr	r2, [r7, #24]
 8007a64:	429a      	cmp	r2, r3
 8007a66:	d302      	bcc.n	8007a6e <UART_WaitOnFlagUntilTimeout+0x30>
 8007a68:	69bb      	ldr	r3, [r7, #24]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d11d      	bne.n	8007aaa <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	681a      	ldr	r2, [r3, #0]
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007a7c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	689a      	ldr	r2, [r3, #8]
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f022 0201 	bic.w	r2, r2, #1
 8007a8c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	2220      	movs	r2, #32
 8007a92:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	2220      	movs	r2, #32
 8007a9a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8007aa6:	2303      	movs	r3, #3
 8007aa8:	e045      	b.n	8007b36 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f003 0304 	and.w	r3, r3, #4
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d02e      	beq.n	8007b16 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	69db      	ldr	r3, [r3, #28]
 8007abe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007ac2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ac6:	d126      	bne.n	8007b16 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007ad0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	681a      	ldr	r2, [r3, #0]
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007ae0:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	689a      	ldr	r2, [r3, #8]
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	f022 0201 	bic.w	r2, r2, #1
 8007af0:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	2220      	movs	r2, #32
 8007af6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	2220      	movs	r2, #32
 8007afe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	2220      	movs	r2, #32
 8007b06:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8007b12:	2303      	movs	r3, #3
 8007b14:	e00f      	b.n	8007b36 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	69da      	ldr	r2, [r3, #28]
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	4013      	ands	r3, r2
 8007b20:	68ba      	ldr	r2, [r7, #8]
 8007b22:	429a      	cmp	r2, r3
 8007b24:	bf0c      	ite	eq
 8007b26:	2301      	moveq	r3, #1
 8007b28:	2300      	movne	r3, #0
 8007b2a:	b2db      	uxtb	r3, r3
 8007b2c:	461a      	mov	r2, r3
 8007b2e:	79fb      	ldrb	r3, [r7, #7]
 8007b30:	429a      	cmp	r2, r3
 8007b32:	d08d      	beq.n	8007a50 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007b34:	2300      	movs	r3, #0
}
 8007b36:	4618      	mov	r0, r3
 8007b38:	3710      	adds	r7, #16
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	bd80      	pop	{r7, pc}

08007b3e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007b3e:	b480      	push	{r7}
 8007b40:	b085      	sub	sp, #20
 8007b42:	af00      	add	r7, sp, #0
 8007b44:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007b4c:	2b01      	cmp	r3, #1
 8007b4e:	d101      	bne.n	8007b54 <HAL_UARTEx_DisableFifoMode+0x16>
 8007b50:	2302      	movs	r3, #2
 8007b52:	e027      	b.n	8007ba4 <HAL_UARTEx_DisableFifoMode+0x66>
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2201      	movs	r2, #1
 8007b58:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2224      	movs	r2, #36	; 0x24
 8007b60:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	681a      	ldr	r2, [r3, #0]
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f022 0201 	bic.w	r2, r2, #1
 8007b7a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007b82:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2200      	movs	r2, #0
 8007b88:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	68fa      	ldr	r2, [r7, #12]
 8007b90:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2220      	movs	r2, #32
 8007b96:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007ba2:	2300      	movs	r3, #0
}
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	3714      	adds	r7, #20
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bae:	4770      	bx	lr

08007bb0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b084      	sub	sp, #16
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
 8007bb8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007bc0:	2b01      	cmp	r3, #1
 8007bc2:	d101      	bne.n	8007bc8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007bc4:	2302      	movs	r3, #2
 8007bc6:	e02d      	b.n	8007c24 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2201      	movs	r2, #1
 8007bcc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2224      	movs	r2, #36	; 0x24
 8007bd4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	681a      	ldr	r2, [r3, #0]
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	f022 0201 	bic.w	r2, r2, #1
 8007bee:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	689b      	ldr	r3, [r3, #8]
 8007bf6:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	683a      	ldr	r2, [r7, #0]
 8007c00:	430a      	orrs	r2, r1
 8007c02:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007c04:	6878      	ldr	r0, [r7, #4]
 8007c06:	f000 f84f 	bl	8007ca8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	68fa      	ldr	r2, [r7, #12]
 8007c10:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2220      	movs	r2, #32
 8007c16:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007c22:	2300      	movs	r3, #0
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	3710      	adds	r7, #16
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	bd80      	pop	{r7, pc}

08007c2c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b084      	sub	sp, #16
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
 8007c34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007c3c:	2b01      	cmp	r3, #1
 8007c3e:	d101      	bne.n	8007c44 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007c40:	2302      	movs	r3, #2
 8007c42:	e02d      	b.n	8007ca0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2201      	movs	r2, #1
 8007c48:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2224      	movs	r2, #36	; 0x24
 8007c50:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	681a      	ldr	r2, [r3, #0]
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f022 0201 	bic.w	r2, r2, #1
 8007c6a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	689b      	ldr	r3, [r3, #8]
 8007c72:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	683a      	ldr	r2, [r7, #0]
 8007c7c:	430a      	orrs	r2, r1
 8007c7e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007c80:	6878      	ldr	r0, [r7, #4]
 8007c82:	f000 f811 	bl	8007ca8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	68fa      	ldr	r2, [r7, #12]
 8007c8c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2220      	movs	r2, #32
 8007c92:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007c9e:	2300      	movs	r3, #0
}
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	3710      	adds	r7, #16
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	bd80      	pop	{r7, pc}

08007ca8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007ca8:	b480      	push	{r7}
 8007caa:	b085      	sub	sp, #20
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d108      	bne.n	8007cca <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2201      	movs	r2, #1
 8007cbc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2201      	movs	r2, #1
 8007cc4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007cc8:	e031      	b.n	8007d2e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007cca:	2310      	movs	r3, #16
 8007ccc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007cce:	2310      	movs	r3, #16
 8007cd0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	689b      	ldr	r3, [r3, #8]
 8007cd8:	0e5b      	lsrs	r3, r3, #25
 8007cda:	b2db      	uxtb	r3, r3
 8007cdc:	f003 0307 	and.w	r3, r3, #7
 8007ce0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	689b      	ldr	r3, [r3, #8]
 8007ce8:	0f5b      	lsrs	r3, r3, #29
 8007cea:	b2db      	uxtb	r3, r3
 8007cec:	f003 0307 	and.w	r3, r3, #7
 8007cf0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007cf2:	7bbb      	ldrb	r3, [r7, #14]
 8007cf4:	7b3a      	ldrb	r2, [r7, #12]
 8007cf6:	4911      	ldr	r1, [pc, #68]	; (8007d3c <UARTEx_SetNbDataToProcess+0x94>)
 8007cf8:	5c8a      	ldrb	r2, [r1, r2]
 8007cfa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007cfe:	7b3a      	ldrb	r2, [r7, #12]
 8007d00:	490f      	ldr	r1, [pc, #60]	; (8007d40 <UARTEx_SetNbDataToProcess+0x98>)
 8007d02:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007d04:	fb93 f3f2 	sdiv	r3, r3, r2
 8007d08:	b29a      	uxth	r2, r3
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007d10:	7bfb      	ldrb	r3, [r7, #15]
 8007d12:	7b7a      	ldrb	r2, [r7, #13]
 8007d14:	4909      	ldr	r1, [pc, #36]	; (8007d3c <UARTEx_SetNbDataToProcess+0x94>)
 8007d16:	5c8a      	ldrb	r2, [r1, r2]
 8007d18:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007d1c:	7b7a      	ldrb	r2, [r7, #13]
 8007d1e:	4908      	ldr	r1, [pc, #32]	; (8007d40 <UARTEx_SetNbDataToProcess+0x98>)
 8007d20:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007d22:	fb93 f3f2 	sdiv	r3, r3, r2
 8007d26:	b29a      	uxth	r2, r3
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8007d2e:	bf00      	nop
 8007d30:	3714      	adds	r7, #20
 8007d32:	46bd      	mov	sp, r7
 8007d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d38:	4770      	bx	lr
 8007d3a:	bf00      	nop
 8007d3c:	08008bac 	.word	0x08008bac
 8007d40:	08008bb4 	.word	0x08008bb4

08007d44 <__libc_init_array>:
 8007d44:	b570      	push	{r4, r5, r6, lr}
 8007d46:	4d0d      	ldr	r5, [pc, #52]	; (8007d7c <__libc_init_array+0x38>)
 8007d48:	4c0d      	ldr	r4, [pc, #52]	; (8007d80 <__libc_init_array+0x3c>)
 8007d4a:	1b64      	subs	r4, r4, r5
 8007d4c:	10a4      	asrs	r4, r4, #2
 8007d4e:	2600      	movs	r6, #0
 8007d50:	42a6      	cmp	r6, r4
 8007d52:	d109      	bne.n	8007d68 <__libc_init_array+0x24>
 8007d54:	4d0b      	ldr	r5, [pc, #44]	; (8007d84 <__libc_init_array+0x40>)
 8007d56:	4c0c      	ldr	r4, [pc, #48]	; (8007d88 <__libc_init_array+0x44>)
 8007d58:	f000 fe6a 	bl	8008a30 <_init>
 8007d5c:	1b64      	subs	r4, r4, r5
 8007d5e:	10a4      	asrs	r4, r4, #2
 8007d60:	2600      	movs	r6, #0
 8007d62:	42a6      	cmp	r6, r4
 8007d64:	d105      	bne.n	8007d72 <__libc_init_array+0x2e>
 8007d66:	bd70      	pop	{r4, r5, r6, pc}
 8007d68:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d6c:	4798      	blx	r3
 8007d6e:	3601      	adds	r6, #1
 8007d70:	e7ee      	b.n	8007d50 <__libc_init_array+0xc>
 8007d72:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d76:	4798      	blx	r3
 8007d78:	3601      	adds	r6, #1
 8007d7a:	e7f2      	b.n	8007d62 <__libc_init_array+0x1e>
 8007d7c:	08008c28 	.word	0x08008c28
 8007d80:	08008c28 	.word	0x08008c28
 8007d84:	08008c28 	.word	0x08008c28
 8007d88:	08008c2c 	.word	0x08008c2c

08007d8c <memcmp>:
 8007d8c:	b510      	push	{r4, lr}
 8007d8e:	3901      	subs	r1, #1
 8007d90:	4402      	add	r2, r0
 8007d92:	4290      	cmp	r0, r2
 8007d94:	d101      	bne.n	8007d9a <memcmp+0xe>
 8007d96:	2000      	movs	r0, #0
 8007d98:	e005      	b.n	8007da6 <memcmp+0x1a>
 8007d9a:	7803      	ldrb	r3, [r0, #0]
 8007d9c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007da0:	42a3      	cmp	r3, r4
 8007da2:	d001      	beq.n	8007da8 <memcmp+0x1c>
 8007da4:	1b18      	subs	r0, r3, r4
 8007da6:	bd10      	pop	{r4, pc}
 8007da8:	3001      	adds	r0, #1
 8007daa:	e7f2      	b.n	8007d92 <memcmp+0x6>

08007dac <memcpy>:
 8007dac:	440a      	add	r2, r1
 8007dae:	4291      	cmp	r1, r2
 8007db0:	f100 33ff 	add.w	r3, r0, #4294967295
 8007db4:	d100      	bne.n	8007db8 <memcpy+0xc>
 8007db6:	4770      	bx	lr
 8007db8:	b510      	push	{r4, lr}
 8007dba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007dbe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007dc2:	4291      	cmp	r1, r2
 8007dc4:	d1f9      	bne.n	8007dba <memcpy+0xe>
 8007dc6:	bd10      	pop	{r4, pc}

08007dc8 <memset>:
 8007dc8:	4402      	add	r2, r0
 8007dca:	4603      	mov	r3, r0
 8007dcc:	4293      	cmp	r3, r2
 8007dce:	d100      	bne.n	8007dd2 <memset+0xa>
 8007dd0:	4770      	bx	lr
 8007dd2:	f803 1b01 	strb.w	r1, [r3], #1
 8007dd6:	e7f9      	b.n	8007dcc <memset+0x4>

08007dd8 <_puts_r>:
 8007dd8:	b570      	push	{r4, r5, r6, lr}
 8007dda:	460e      	mov	r6, r1
 8007ddc:	4605      	mov	r5, r0
 8007dde:	b118      	cbz	r0, 8007de8 <_puts_r+0x10>
 8007de0:	6983      	ldr	r3, [r0, #24]
 8007de2:	b90b      	cbnz	r3, 8007de8 <_puts_r+0x10>
 8007de4:	f000 fa48 	bl	8008278 <__sinit>
 8007de8:	69ab      	ldr	r3, [r5, #24]
 8007dea:	68ac      	ldr	r4, [r5, #8]
 8007dec:	b913      	cbnz	r3, 8007df4 <_puts_r+0x1c>
 8007dee:	4628      	mov	r0, r5
 8007df0:	f000 fa42 	bl	8008278 <__sinit>
 8007df4:	4b2c      	ldr	r3, [pc, #176]	; (8007ea8 <_puts_r+0xd0>)
 8007df6:	429c      	cmp	r4, r3
 8007df8:	d120      	bne.n	8007e3c <_puts_r+0x64>
 8007dfa:	686c      	ldr	r4, [r5, #4]
 8007dfc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007dfe:	07db      	lsls	r3, r3, #31
 8007e00:	d405      	bmi.n	8007e0e <_puts_r+0x36>
 8007e02:	89a3      	ldrh	r3, [r4, #12]
 8007e04:	0598      	lsls	r0, r3, #22
 8007e06:	d402      	bmi.n	8007e0e <_puts_r+0x36>
 8007e08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e0a:	f000 fad3 	bl	80083b4 <__retarget_lock_acquire_recursive>
 8007e0e:	89a3      	ldrh	r3, [r4, #12]
 8007e10:	0719      	lsls	r1, r3, #28
 8007e12:	d51d      	bpl.n	8007e50 <_puts_r+0x78>
 8007e14:	6923      	ldr	r3, [r4, #16]
 8007e16:	b1db      	cbz	r3, 8007e50 <_puts_r+0x78>
 8007e18:	3e01      	subs	r6, #1
 8007e1a:	68a3      	ldr	r3, [r4, #8]
 8007e1c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007e20:	3b01      	subs	r3, #1
 8007e22:	60a3      	str	r3, [r4, #8]
 8007e24:	bb39      	cbnz	r1, 8007e76 <_puts_r+0x9e>
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	da38      	bge.n	8007e9c <_puts_r+0xc4>
 8007e2a:	4622      	mov	r2, r4
 8007e2c:	210a      	movs	r1, #10
 8007e2e:	4628      	mov	r0, r5
 8007e30:	f000 f848 	bl	8007ec4 <__swbuf_r>
 8007e34:	3001      	adds	r0, #1
 8007e36:	d011      	beq.n	8007e5c <_puts_r+0x84>
 8007e38:	250a      	movs	r5, #10
 8007e3a:	e011      	b.n	8007e60 <_puts_r+0x88>
 8007e3c:	4b1b      	ldr	r3, [pc, #108]	; (8007eac <_puts_r+0xd4>)
 8007e3e:	429c      	cmp	r4, r3
 8007e40:	d101      	bne.n	8007e46 <_puts_r+0x6e>
 8007e42:	68ac      	ldr	r4, [r5, #8]
 8007e44:	e7da      	b.n	8007dfc <_puts_r+0x24>
 8007e46:	4b1a      	ldr	r3, [pc, #104]	; (8007eb0 <_puts_r+0xd8>)
 8007e48:	429c      	cmp	r4, r3
 8007e4a:	bf08      	it	eq
 8007e4c:	68ec      	ldreq	r4, [r5, #12]
 8007e4e:	e7d5      	b.n	8007dfc <_puts_r+0x24>
 8007e50:	4621      	mov	r1, r4
 8007e52:	4628      	mov	r0, r5
 8007e54:	f000 f888 	bl	8007f68 <__swsetup_r>
 8007e58:	2800      	cmp	r0, #0
 8007e5a:	d0dd      	beq.n	8007e18 <_puts_r+0x40>
 8007e5c:	f04f 35ff 	mov.w	r5, #4294967295
 8007e60:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007e62:	07da      	lsls	r2, r3, #31
 8007e64:	d405      	bmi.n	8007e72 <_puts_r+0x9a>
 8007e66:	89a3      	ldrh	r3, [r4, #12]
 8007e68:	059b      	lsls	r3, r3, #22
 8007e6a:	d402      	bmi.n	8007e72 <_puts_r+0x9a>
 8007e6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e6e:	f000 faa2 	bl	80083b6 <__retarget_lock_release_recursive>
 8007e72:	4628      	mov	r0, r5
 8007e74:	bd70      	pop	{r4, r5, r6, pc}
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	da04      	bge.n	8007e84 <_puts_r+0xac>
 8007e7a:	69a2      	ldr	r2, [r4, #24]
 8007e7c:	429a      	cmp	r2, r3
 8007e7e:	dc06      	bgt.n	8007e8e <_puts_r+0xb6>
 8007e80:	290a      	cmp	r1, #10
 8007e82:	d004      	beq.n	8007e8e <_puts_r+0xb6>
 8007e84:	6823      	ldr	r3, [r4, #0]
 8007e86:	1c5a      	adds	r2, r3, #1
 8007e88:	6022      	str	r2, [r4, #0]
 8007e8a:	7019      	strb	r1, [r3, #0]
 8007e8c:	e7c5      	b.n	8007e1a <_puts_r+0x42>
 8007e8e:	4622      	mov	r2, r4
 8007e90:	4628      	mov	r0, r5
 8007e92:	f000 f817 	bl	8007ec4 <__swbuf_r>
 8007e96:	3001      	adds	r0, #1
 8007e98:	d1bf      	bne.n	8007e1a <_puts_r+0x42>
 8007e9a:	e7df      	b.n	8007e5c <_puts_r+0x84>
 8007e9c:	6823      	ldr	r3, [r4, #0]
 8007e9e:	250a      	movs	r5, #10
 8007ea0:	1c5a      	adds	r2, r3, #1
 8007ea2:	6022      	str	r2, [r4, #0]
 8007ea4:	701d      	strb	r5, [r3, #0]
 8007ea6:	e7db      	b.n	8007e60 <_puts_r+0x88>
 8007ea8:	08008be0 	.word	0x08008be0
 8007eac:	08008c00 	.word	0x08008c00
 8007eb0:	08008bc0 	.word	0x08008bc0

08007eb4 <puts>:
 8007eb4:	4b02      	ldr	r3, [pc, #8]	; (8007ec0 <puts+0xc>)
 8007eb6:	4601      	mov	r1, r0
 8007eb8:	6818      	ldr	r0, [r3, #0]
 8007eba:	f7ff bf8d 	b.w	8007dd8 <_puts_r>
 8007ebe:	bf00      	nop
 8007ec0:	2400001c 	.word	0x2400001c

08007ec4 <__swbuf_r>:
 8007ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ec6:	460e      	mov	r6, r1
 8007ec8:	4614      	mov	r4, r2
 8007eca:	4605      	mov	r5, r0
 8007ecc:	b118      	cbz	r0, 8007ed6 <__swbuf_r+0x12>
 8007ece:	6983      	ldr	r3, [r0, #24]
 8007ed0:	b90b      	cbnz	r3, 8007ed6 <__swbuf_r+0x12>
 8007ed2:	f000 f9d1 	bl	8008278 <__sinit>
 8007ed6:	4b21      	ldr	r3, [pc, #132]	; (8007f5c <__swbuf_r+0x98>)
 8007ed8:	429c      	cmp	r4, r3
 8007eda:	d12b      	bne.n	8007f34 <__swbuf_r+0x70>
 8007edc:	686c      	ldr	r4, [r5, #4]
 8007ede:	69a3      	ldr	r3, [r4, #24]
 8007ee0:	60a3      	str	r3, [r4, #8]
 8007ee2:	89a3      	ldrh	r3, [r4, #12]
 8007ee4:	071a      	lsls	r2, r3, #28
 8007ee6:	d52f      	bpl.n	8007f48 <__swbuf_r+0x84>
 8007ee8:	6923      	ldr	r3, [r4, #16]
 8007eea:	b36b      	cbz	r3, 8007f48 <__swbuf_r+0x84>
 8007eec:	6923      	ldr	r3, [r4, #16]
 8007eee:	6820      	ldr	r0, [r4, #0]
 8007ef0:	1ac0      	subs	r0, r0, r3
 8007ef2:	6963      	ldr	r3, [r4, #20]
 8007ef4:	b2f6      	uxtb	r6, r6
 8007ef6:	4283      	cmp	r3, r0
 8007ef8:	4637      	mov	r7, r6
 8007efa:	dc04      	bgt.n	8007f06 <__swbuf_r+0x42>
 8007efc:	4621      	mov	r1, r4
 8007efe:	4628      	mov	r0, r5
 8007f00:	f000 f926 	bl	8008150 <_fflush_r>
 8007f04:	bb30      	cbnz	r0, 8007f54 <__swbuf_r+0x90>
 8007f06:	68a3      	ldr	r3, [r4, #8]
 8007f08:	3b01      	subs	r3, #1
 8007f0a:	60a3      	str	r3, [r4, #8]
 8007f0c:	6823      	ldr	r3, [r4, #0]
 8007f0e:	1c5a      	adds	r2, r3, #1
 8007f10:	6022      	str	r2, [r4, #0]
 8007f12:	701e      	strb	r6, [r3, #0]
 8007f14:	6963      	ldr	r3, [r4, #20]
 8007f16:	3001      	adds	r0, #1
 8007f18:	4283      	cmp	r3, r0
 8007f1a:	d004      	beq.n	8007f26 <__swbuf_r+0x62>
 8007f1c:	89a3      	ldrh	r3, [r4, #12]
 8007f1e:	07db      	lsls	r3, r3, #31
 8007f20:	d506      	bpl.n	8007f30 <__swbuf_r+0x6c>
 8007f22:	2e0a      	cmp	r6, #10
 8007f24:	d104      	bne.n	8007f30 <__swbuf_r+0x6c>
 8007f26:	4621      	mov	r1, r4
 8007f28:	4628      	mov	r0, r5
 8007f2a:	f000 f911 	bl	8008150 <_fflush_r>
 8007f2e:	b988      	cbnz	r0, 8007f54 <__swbuf_r+0x90>
 8007f30:	4638      	mov	r0, r7
 8007f32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f34:	4b0a      	ldr	r3, [pc, #40]	; (8007f60 <__swbuf_r+0x9c>)
 8007f36:	429c      	cmp	r4, r3
 8007f38:	d101      	bne.n	8007f3e <__swbuf_r+0x7a>
 8007f3a:	68ac      	ldr	r4, [r5, #8]
 8007f3c:	e7cf      	b.n	8007ede <__swbuf_r+0x1a>
 8007f3e:	4b09      	ldr	r3, [pc, #36]	; (8007f64 <__swbuf_r+0xa0>)
 8007f40:	429c      	cmp	r4, r3
 8007f42:	bf08      	it	eq
 8007f44:	68ec      	ldreq	r4, [r5, #12]
 8007f46:	e7ca      	b.n	8007ede <__swbuf_r+0x1a>
 8007f48:	4621      	mov	r1, r4
 8007f4a:	4628      	mov	r0, r5
 8007f4c:	f000 f80c 	bl	8007f68 <__swsetup_r>
 8007f50:	2800      	cmp	r0, #0
 8007f52:	d0cb      	beq.n	8007eec <__swbuf_r+0x28>
 8007f54:	f04f 37ff 	mov.w	r7, #4294967295
 8007f58:	e7ea      	b.n	8007f30 <__swbuf_r+0x6c>
 8007f5a:	bf00      	nop
 8007f5c:	08008be0 	.word	0x08008be0
 8007f60:	08008c00 	.word	0x08008c00
 8007f64:	08008bc0 	.word	0x08008bc0

08007f68 <__swsetup_r>:
 8007f68:	4b32      	ldr	r3, [pc, #200]	; (8008034 <__swsetup_r+0xcc>)
 8007f6a:	b570      	push	{r4, r5, r6, lr}
 8007f6c:	681d      	ldr	r5, [r3, #0]
 8007f6e:	4606      	mov	r6, r0
 8007f70:	460c      	mov	r4, r1
 8007f72:	b125      	cbz	r5, 8007f7e <__swsetup_r+0x16>
 8007f74:	69ab      	ldr	r3, [r5, #24]
 8007f76:	b913      	cbnz	r3, 8007f7e <__swsetup_r+0x16>
 8007f78:	4628      	mov	r0, r5
 8007f7a:	f000 f97d 	bl	8008278 <__sinit>
 8007f7e:	4b2e      	ldr	r3, [pc, #184]	; (8008038 <__swsetup_r+0xd0>)
 8007f80:	429c      	cmp	r4, r3
 8007f82:	d10f      	bne.n	8007fa4 <__swsetup_r+0x3c>
 8007f84:	686c      	ldr	r4, [r5, #4]
 8007f86:	89a3      	ldrh	r3, [r4, #12]
 8007f88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007f8c:	0719      	lsls	r1, r3, #28
 8007f8e:	d42c      	bmi.n	8007fea <__swsetup_r+0x82>
 8007f90:	06dd      	lsls	r5, r3, #27
 8007f92:	d411      	bmi.n	8007fb8 <__swsetup_r+0x50>
 8007f94:	2309      	movs	r3, #9
 8007f96:	6033      	str	r3, [r6, #0]
 8007f98:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007f9c:	81a3      	strh	r3, [r4, #12]
 8007f9e:	f04f 30ff 	mov.w	r0, #4294967295
 8007fa2:	e03e      	b.n	8008022 <__swsetup_r+0xba>
 8007fa4:	4b25      	ldr	r3, [pc, #148]	; (800803c <__swsetup_r+0xd4>)
 8007fa6:	429c      	cmp	r4, r3
 8007fa8:	d101      	bne.n	8007fae <__swsetup_r+0x46>
 8007faa:	68ac      	ldr	r4, [r5, #8]
 8007fac:	e7eb      	b.n	8007f86 <__swsetup_r+0x1e>
 8007fae:	4b24      	ldr	r3, [pc, #144]	; (8008040 <__swsetup_r+0xd8>)
 8007fb0:	429c      	cmp	r4, r3
 8007fb2:	bf08      	it	eq
 8007fb4:	68ec      	ldreq	r4, [r5, #12]
 8007fb6:	e7e6      	b.n	8007f86 <__swsetup_r+0x1e>
 8007fb8:	0758      	lsls	r0, r3, #29
 8007fba:	d512      	bpl.n	8007fe2 <__swsetup_r+0x7a>
 8007fbc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007fbe:	b141      	cbz	r1, 8007fd2 <__swsetup_r+0x6a>
 8007fc0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007fc4:	4299      	cmp	r1, r3
 8007fc6:	d002      	beq.n	8007fce <__swsetup_r+0x66>
 8007fc8:	4630      	mov	r0, r6
 8007fca:	f000 fa5b 	bl	8008484 <_free_r>
 8007fce:	2300      	movs	r3, #0
 8007fd0:	6363      	str	r3, [r4, #52]	; 0x34
 8007fd2:	89a3      	ldrh	r3, [r4, #12]
 8007fd4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007fd8:	81a3      	strh	r3, [r4, #12]
 8007fda:	2300      	movs	r3, #0
 8007fdc:	6063      	str	r3, [r4, #4]
 8007fde:	6923      	ldr	r3, [r4, #16]
 8007fe0:	6023      	str	r3, [r4, #0]
 8007fe2:	89a3      	ldrh	r3, [r4, #12]
 8007fe4:	f043 0308 	orr.w	r3, r3, #8
 8007fe8:	81a3      	strh	r3, [r4, #12]
 8007fea:	6923      	ldr	r3, [r4, #16]
 8007fec:	b94b      	cbnz	r3, 8008002 <__swsetup_r+0x9a>
 8007fee:	89a3      	ldrh	r3, [r4, #12]
 8007ff0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007ff4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007ff8:	d003      	beq.n	8008002 <__swsetup_r+0x9a>
 8007ffa:	4621      	mov	r1, r4
 8007ffc:	4630      	mov	r0, r6
 8007ffe:	f000 fa01 	bl	8008404 <__smakebuf_r>
 8008002:	89a0      	ldrh	r0, [r4, #12]
 8008004:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008008:	f010 0301 	ands.w	r3, r0, #1
 800800c:	d00a      	beq.n	8008024 <__swsetup_r+0xbc>
 800800e:	2300      	movs	r3, #0
 8008010:	60a3      	str	r3, [r4, #8]
 8008012:	6963      	ldr	r3, [r4, #20]
 8008014:	425b      	negs	r3, r3
 8008016:	61a3      	str	r3, [r4, #24]
 8008018:	6923      	ldr	r3, [r4, #16]
 800801a:	b943      	cbnz	r3, 800802e <__swsetup_r+0xc6>
 800801c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008020:	d1ba      	bne.n	8007f98 <__swsetup_r+0x30>
 8008022:	bd70      	pop	{r4, r5, r6, pc}
 8008024:	0781      	lsls	r1, r0, #30
 8008026:	bf58      	it	pl
 8008028:	6963      	ldrpl	r3, [r4, #20]
 800802a:	60a3      	str	r3, [r4, #8]
 800802c:	e7f4      	b.n	8008018 <__swsetup_r+0xb0>
 800802e:	2000      	movs	r0, #0
 8008030:	e7f7      	b.n	8008022 <__swsetup_r+0xba>
 8008032:	bf00      	nop
 8008034:	2400001c 	.word	0x2400001c
 8008038:	08008be0 	.word	0x08008be0
 800803c:	08008c00 	.word	0x08008c00
 8008040:	08008bc0 	.word	0x08008bc0

08008044 <__sflush_r>:
 8008044:	898a      	ldrh	r2, [r1, #12]
 8008046:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800804a:	4605      	mov	r5, r0
 800804c:	0710      	lsls	r0, r2, #28
 800804e:	460c      	mov	r4, r1
 8008050:	d458      	bmi.n	8008104 <__sflush_r+0xc0>
 8008052:	684b      	ldr	r3, [r1, #4]
 8008054:	2b00      	cmp	r3, #0
 8008056:	dc05      	bgt.n	8008064 <__sflush_r+0x20>
 8008058:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800805a:	2b00      	cmp	r3, #0
 800805c:	dc02      	bgt.n	8008064 <__sflush_r+0x20>
 800805e:	2000      	movs	r0, #0
 8008060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008064:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008066:	2e00      	cmp	r6, #0
 8008068:	d0f9      	beq.n	800805e <__sflush_r+0x1a>
 800806a:	2300      	movs	r3, #0
 800806c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008070:	682f      	ldr	r7, [r5, #0]
 8008072:	602b      	str	r3, [r5, #0]
 8008074:	d032      	beq.n	80080dc <__sflush_r+0x98>
 8008076:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008078:	89a3      	ldrh	r3, [r4, #12]
 800807a:	075a      	lsls	r2, r3, #29
 800807c:	d505      	bpl.n	800808a <__sflush_r+0x46>
 800807e:	6863      	ldr	r3, [r4, #4]
 8008080:	1ac0      	subs	r0, r0, r3
 8008082:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008084:	b10b      	cbz	r3, 800808a <__sflush_r+0x46>
 8008086:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008088:	1ac0      	subs	r0, r0, r3
 800808a:	2300      	movs	r3, #0
 800808c:	4602      	mov	r2, r0
 800808e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008090:	6a21      	ldr	r1, [r4, #32]
 8008092:	4628      	mov	r0, r5
 8008094:	47b0      	blx	r6
 8008096:	1c43      	adds	r3, r0, #1
 8008098:	89a3      	ldrh	r3, [r4, #12]
 800809a:	d106      	bne.n	80080aa <__sflush_r+0x66>
 800809c:	6829      	ldr	r1, [r5, #0]
 800809e:	291d      	cmp	r1, #29
 80080a0:	d82c      	bhi.n	80080fc <__sflush_r+0xb8>
 80080a2:	4a2a      	ldr	r2, [pc, #168]	; (800814c <__sflush_r+0x108>)
 80080a4:	40ca      	lsrs	r2, r1
 80080a6:	07d6      	lsls	r6, r2, #31
 80080a8:	d528      	bpl.n	80080fc <__sflush_r+0xb8>
 80080aa:	2200      	movs	r2, #0
 80080ac:	6062      	str	r2, [r4, #4]
 80080ae:	04d9      	lsls	r1, r3, #19
 80080b0:	6922      	ldr	r2, [r4, #16]
 80080b2:	6022      	str	r2, [r4, #0]
 80080b4:	d504      	bpl.n	80080c0 <__sflush_r+0x7c>
 80080b6:	1c42      	adds	r2, r0, #1
 80080b8:	d101      	bne.n	80080be <__sflush_r+0x7a>
 80080ba:	682b      	ldr	r3, [r5, #0]
 80080bc:	b903      	cbnz	r3, 80080c0 <__sflush_r+0x7c>
 80080be:	6560      	str	r0, [r4, #84]	; 0x54
 80080c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80080c2:	602f      	str	r7, [r5, #0]
 80080c4:	2900      	cmp	r1, #0
 80080c6:	d0ca      	beq.n	800805e <__sflush_r+0x1a>
 80080c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80080cc:	4299      	cmp	r1, r3
 80080ce:	d002      	beq.n	80080d6 <__sflush_r+0x92>
 80080d0:	4628      	mov	r0, r5
 80080d2:	f000 f9d7 	bl	8008484 <_free_r>
 80080d6:	2000      	movs	r0, #0
 80080d8:	6360      	str	r0, [r4, #52]	; 0x34
 80080da:	e7c1      	b.n	8008060 <__sflush_r+0x1c>
 80080dc:	6a21      	ldr	r1, [r4, #32]
 80080de:	2301      	movs	r3, #1
 80080e0:	4628      	mov	r0, r5
 80080e2:	47b0      	blx	r6
 80080e4:	1c41      	adds	r1, r0, #1
 80080e6:	d1c7      	bne.n	8008078 <__sflush_r+0x34>
 80080e8:	682b      	ldr	r3, [r5, #0]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d0c4      	beq.n	8008078 <__sflush_r+0x34>
 80080ee:	2b1d      	cmp	r3, #29
 80080f0:	d001      	beq.n	80080f6 <__sflush_r+0xb2>
 80080f2:	2b16      	cmp	r3, #22
 80080f4:	d101      	bne.n	80080fa <__sflush_r+0xb6>
 80080f6:	602f      	str	r7, [r5, #0]
 80080f8:	e7b1      	b.n	800805e <__sflush_r+0x1a>
 80080fa:	89a3      	ldrh	r3, [r4, #12]
 80080fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008100:	81a3      	strh	r3, [r4, #12]
 8008102:	e7ad      	b.n	8008060 <__sflush_r+0x1c>
 8008104:	690f      	ldr	r7, [r1, #16]
 8008106:	2f00      	cmp	r7, #0
 8008108:	d0a9      	beq.n	800805e <__sflush_r+0x1a>
 800810a:	0793      	lsls	r3, r2, #30
 800810c:	680e      	ldr	r6, [r1, #0]
 800810e:	bf08      	it	eq
 8008110:	694b      	ldreq	r3, [r1, #20]
 8008112:	600f      	str	r7, [r1, #0]
 8008114:	bf18      	it	ne
 8008116:	2300      	movne	r3, #0
 8008118:	eba6 0807 	sub.w	r8, r6, r7
 800811c:	608b      	str	r3, [r1, #8]
 800811e:	f1b8 0f00 	cmp.w	r8, #0
 8008122:	dd9c      	ble.n	800805e <__sflush_r+0x1a>
 8008124:	6a21      	ldr	r1, [r4, #32]
 8008126:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008128:	4643      	mov	r3, r8
 800812a:	463a      	mov	r2, r7
 800812c:	4628      	mov	r0, r5
 800812e:	47b0      	blx	r6
 8008130:	2800      	cmp	r0, #0
 8008132:	dc06      	bgt.n	8008142 <__sflush_r+0xfe>
 8008134:	89a3      	ldrh	r3, [r4, #12]
 8008136:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800813a:	81a3      	strh	r3, [r4, #12]
 800813c:	f04f 30ff 	mov.w	r0, #4294967295
 8008140:	e78e      	b.n	8008060 <__sflush_r+0x1c>
 8008142:	4407      	add	r7, r0
 8008144:	eba8 0800 	sub.w	r8, r8, r0
 8008148:	e7e9      	b.n	800811e <__sflush_r+0xda>
 800814a:	bf00      	nop
 800814c:	20400001 	.word	0x20400001

08008150 <_fflush_r>:
 8008150:	b538      	push	{r3, r4, r5, lr}
 8008152:	690b      	ldr	r3, [r1, #16]
 8008154:	4605      	mov	r5, r0
 8008156:	460c      	mov	r4, r1
 8008158:	b913      	cbnz	r3, 8008160 <_fflush_r+0x10>
 800815a:	2500      	movs	r5, #0
 800815c:	4628      	mov	r0, r5
 800815e:	bd38      	pop	{r3, r4, r5, pc}
 8008160:	b118      	cbz	r0, 800816a <_fflush_r+0x1a>
 8008162:	6983      	ldr	r3, [r0, #24]
 8008164:	b90b      	cbnz	r3, 800816a <_fflush_r+0x1a>
 8008166:	f000 f887 	bl	8008278 <__sinit>
 800816a:	4b14      	ldr	r3, [pc, #80]	; (80081bc <_fflush_r+0x6c>)
 800816c:	429c      	cmp	r4, r3
 800816e:	d11b      	bne.n	80081a8 <_fflush_r+0x58>
 8008170:	686c      	ldr	r4, [r5, #4]
 8008172:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d0ef      	beq.n	800815a <_fflush_r+0xa>
 800817a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800817c:	07d0      	lsls	r0, r2, #31
 800817e:	d404      	bmi.n	800818a <_fflush_r+0x3a>
 8008180:	0599      	lsls	r1, r3, #22
 8008182:	d402      	bmi.n	800818a <_fflush_r+0x3a>
 8008184:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008186:	f000 f915 	bl	80083b4 <__retarget_lock_acquire_recursive>
 800818a:	4628      	mov	r0, r5
 800818c:	4621      	mov	r1, r4
 800818e:	f7ff ff59 	bl	8008044 <__sflush_r>
 8008192:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008194:	07da      	lsls	r2, r3, #31
 8008196:	4605      	mov	r5, r0
 8008198:	d4e0      	bmi.n	800815c <_fflush_r+0xc>
 800819a:	89a3      	ldrh	r3, [r4, #12]
 800819c:	059b      	lsls	r3, r3, #22
 800819e:	d4dd      	bmi.n	800815c <_fflush_r+0xc>
 80081a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80081a2:	f000 f908 	bl	80083b6 <__retarget_lock_release_recursive>
 80081a6:	e7d9      	b.n	800815c <_fflush_r+0xc>
 80081a8:	4b05      	ldr	r3, [pc, #20]	; (80081c0 <_fflush_r+0x70>)
 80081aa:	429c      	cmp	r4, r3
 80081ac:	d101      	bne.n	80081b2 <_fflush_r+0x62>
 80081ae:	68ac      	ldr	r4, [r5, #8]
 80081b0:	e7df      	b.n	8008172 <_fflush_r+0x22>
 80081b2:	4b04      	ldr	r3, [pc, #16]	; (80081c4 <_fflush_r+0x74>)
 80081b4:	429c      	cmp	r4, r3
 80081b6:	bf08      	it	eq
 80081b8:	68ec      	ldreq	r4, [r5, #12]
 80081ba:	e7da      	b.n	8008172 <_fflush_r+0x22>
 80081bc:	08008be0 	.word	0x08008be0
 80081c0:	08008c00 	.word	0x08008c00
 80081c4:	08008bc0 	.word	0x08008bc0

080081c8 <std>:
 80081c8:	2300      	movs	r3, #0
 80081ca:	b510      	push	{r4, lr}
 80081cc:	4604      	mov	r4, r0
 80081ce:	e9c0 3300 	strd	r3, r3, [r0]
 80081d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80081d6:	6083      	str	r3, [r0, #8]
 80081d8:	8181      	strh	r1, [r0, #12]
 80081da:	6643      	str	r3, [r0, #100]	; 0x64
 80081dc:	81c2      	strh	r2, [r0, #14]
 80081de:	6183      	str	r3, [r0, #24]
 80081e0:	4619      	mov	r1, r3
 80081e2:	2208      	movs	r2, #8
 80081e4:	305c      	adds	r0, #92	; 0x5c
 80081e6:	f7ff fdef 	bl	8007dc8 <memset>
 80081ea:	4b05      	ldr	r3, [pc, #20]	; (8008200 <std+0x38>)
 80081ec:	6263      	str	r3, [r4, #36]	; 0x24
 80081ee:	4b05      	ldr	r3, [pc, #20]	; (8008204 <std+0x3c>)
 80081f0:	62a3      	str	r3, [r4, #40]	; 0x28
 80081f2:	4b05      	ldr	r3, [pc, #20]	; (8008208 <std+0x40>)
 80081f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80081f6:	4b05      	ldr	r3, [pc, #20]	; (800820c <std+0x44>)
 80081f8:	6224      	str	r4, [r4, #32]
 80081fa:	6323      	str	r3, [r4, #48]	; 0x30
 80081fc:	bd10      	pop	{r4, pc}
 80081fe:	bf00      	nop
 8008200:	08008665 	.word	0x08008665
 8008204:	08008687 	.word	0x08008687
 8008208:	080086bf 	.word	0x080086bf
 800820c:	080086e3 	.word	0x080086e3

08008210 <_cleanup_r>:
 8008210:	4901      	ldr	r1, [pc, #4]	; (8008218 <_cleanup_r+0x8>)
 8008212:	f000 b8af 	b.w	8008374 <_fwalk_reent>
 8008216:	bf00      	nop
 8008218:	08008151 	.word	0x08008151

0800821c <__sfmoreglue>:
 800821c:	b570      	push	{r4, r5, r6, lr}
 800821e:	2268      	movs	r2, #104	; 0x68
 8008220:	1e4d      	subs	r5, r1, #1
 8008222:	4355      	muls	r5, r2
 8008224:	460e      	mov	r6, r1
 8008226:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800822a:	f000 f997 	bl	800855c <_malloc_r>
 800822e:	4604      	mov	r4, r0
 8008230:	b140      	cbz	r0, 8008244 <__sfmoreglue+0x28>
 8008232:	2100      	movs	r1, #0
 8008234:	e9c0 1600 	strd	r1, r6, [r0]
 8008238:	300c      	adds	r0, #12
 800823a:	60a0      	str	r0, [r4, #8]
 800823c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008240:	f7ff fdc2 	bl	8007dc8 <memset>
 8008244:	4620      	mov	r0, r4
 8008246:	bd70      	pop	{r4, r5, r6, pc}

08008248 <__sfp_lock_acquire>:
 8008248:	4801      	ldr	r0, [pc, #4]	; (8008250 <__sfp_lock_acquire+0x8>)
 800824a:	f000 b8b3 	b.w	80083b4 <__retarget_lock_acquire_recursive>
 800824e:	bf00      	nop
 8008250:	24005d55 	.word	0x24005d55

08008254 <__sfp_lock_release>:
 8008254:	4801      	ldr	r0, [pc, #4]	; (800825c <__sfp_lock_release+0x8>)
 8008256:	f000 b8ae 	b.w	80083b6 <__retarget_lock_release_recursive>
 800825a:	bf00      	nop
 800825c:	24005d55 	.word	0x24005d55

08008260 <__sinit_lock_acquire>:
 8008260:	4801      	ldr	r0, [pc, #4]	; (8008268 <__sinit_lock_acquire+0x8>)
 8008262:	f000 b8a7 	b.w	80083b4 <__retarget_lock_acquire_recursive>
 8008266:	bf00      	nop
 8008268:	24005d56 	.word	0x24005d56

0800826c <__sinit_lock_release>:
 800826c:	4801      	ldr	r0, [pc, #4]	; (8008274 <__sinit_lock_release+0x8>)
 800826e:	f000 b8a2 	b.w	80083b6 <__retarget_lock_release_recursive>
 8008272:	bf00      	nop
 8008274:	24005d56 	.word	0x24005d56

08008278 <__sinit>:
 8008278:	b510      	push	{r4, lr}
 800827a:	4604      	mov	r4, r0
 800827c:	f7ff fff0 	bl	8008260 <__sinit_lock_acquire>
 8008280:	69a3      	ldr	r3, [r4, #24]
 8008282:	b11b      	cbz	r3, 800828c <__sinit+0x14>
 8008284:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008288:	f7ff bff0 	b.w	800826c <__sinit_lock_release>
 800828c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008290:	6523      	str	r3, [r4, #80]	; 0x50
 8008292:	4b13      	ldr	r3, [pc, #76]	; (80082e0 <__sinit+0x68>)
 8008294:	4a13      	ldr	r2, [pc, #76]	; (80082e4 <__sinit+0x6c>)
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	62a2      	str	r2, [r4, #40]	; 0x28
 800829a:	42a3      	cmp	r3, r4
 800829c:	bf04      	itt	eq
 800829e:	2301      	moveq	r3, #1
 80082a0:	61a3      	streq	r3, [r4, #24]
 80082a2:	4620      	mov	r0, r4
 80082a4:	f000 f820 	bl	80082e8 <__sfp>
 80082a8:	6060      	str	r0, [r4, #4]
 80082aa:	4620      	mov	r0, r4
 80082ac:	f000 f81c 	bl	80082e8 <__sfp>
 80082b0:	60a0      	str	r0, [r4, #8]
 80082b2:	4620      	mov	r0, r4
 80082b4:	f000 f818 	bl	80082e8 <__sfp>
 80082b8:	2200      	movs	r2, #0
 80082ba:	60e0      	str	r0, [r4, #12]
 80082bc:	2104      	movs	r1, #4
 80082be:	6860      	ldr	r0, [r4, #4]
 80082c0:	f7ff ff82 	bl	80081c8 <std>
 80082c4:	68a0      	ldr	r0, [r4, #8]
 80082c6:	2201      	movs	r2, #1
 80082c8:	2109      	movs	r1, #9
 80082ca:	f7ff ff7d 	bl	80081c8 <std>
 80082ce:	68e0      	ldr	r0, [r4, #12]
 80082d0:	2202      	movs	r2, #2
 80082d2:	2112      	movs	r1, #18
 80082d4:	f7ff ff78 	bl	80081c8 <std>
 80082d8:	2301      	movs	r3, #1
 80082da:	61a3      	str	r3, [r4, #24]
 80082dc:	e7d2      	b.n	8008284 <__sinit+0xc>
 80082de:	bf00      	nop
 80082e0:	08008bbc 	.word	0x08008bbc
 80082e4:	08008211 	.word	0x08008211

080082e8 <__sfp>:
 80082e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082ea:	4607      	mov	r7, r0
 80082ec:	f7ff ffac 	bl	8008248 <__sfp_lock_acquire>
 80082f0:	4b1e      	ldr	r3, [pc, #120]	; (800836c <__sfp+0x84>)
 80082f2:	681e      	ldr	r6, [r3, #0]
 80082f4:	69b3      	ldr	r3, [r6, #24]
 80082f6:	b913      	cbnz	r3, 80082fe <__sfp+0x16>
 80082f8:	4630      	mov	r0, r6
 80082fa:	f7ff ffbd 	bl	8008278 <__sinit>
 80082fe:	3648      	adds	r6, #72	; 0x48
 8008300:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008304:	3b01      	subs	r3, #1
 8008306:	d503      	bpl.n	8008310 <__sfp+0x28>
 8008308:	6833      	ldr	r3, [r6, #0]
 800830a:	b30b      	cbz	r3, 8008350 <__sfp+0x68>
 800830c:	6836      	ldr	r6, [r6, #0]
 800830e:	e7f7      	b.n	8008300 <__sfp+0x18>
 8008310:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008314:	b9d5      	cbnz	r5, 800834c <__sfp+0x64>
 8008316:	4b16      	ldr	r3, [pc, #88]	; (8008370 <__sfp+0x88>)
 8008318:	60e3      	str	r3, [r4, #12]
 800831a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800831e:	6665      	str	r5, [r4, #100]	; 0x64
 8008320:	f000 f847 	bl	80083b2 <__retarget_lock_init_recursive>
 8008324:	f7ff ff96 	bl	8008254 <__sfp_lock_release>
 8008328:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800832c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008330:	6025      	str	r5, [r4, #0]
 8008332:	61a5      	str	r5, [r4, #24]
 8008334:	2208      	movs	r2, #8
 8008336:	4629      	mov	r1, r5
 8008338:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800833c:	f7ff fd44 	bl	8007dc8 <memset>
 8008340:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008344:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008348:	4620      	mov	r0, r4
 800834a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800834c:	3468      	adds	r4, #104	; 0x68
 800834e:	e7d9      	b.n	8008304 <__sfp+0x1c>
 8008350:	2104      	movs	r1, #4
 8008352:	4638      	mov	r0, r7
 8008354:	f7ff ff62 	bl	800821c <__sfmoreglue>
 8008358:	4604      	mov	r4, r0
 800835a:	6030      	str	r0, [r6, #0]
 800835c:	2800      	cmp	r0, #0
 800835e:	d1d5      	bne.n	800830c <__sfp+0x24>
 8008360:	f7ff ff78 	bl	8008254 <__sfp_lock_release>
 8008364:	230c      	movs	r3, #12
 8008366:	603b      	str	r3, [r7, #0]
 8008368:	e7ee      	b.n	8008348 <__sfp+0x60>
 800836a:	bf00      	nop
 800836c:	08008bbc 	.word	0x08008bbc
 8008370:	ffff0001 	.word	0xffff0001

08008374 <_fwalk_reent>:
 8008374:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008378:	4606      	mov	r6, r0
 800837a:	4688      	mov	r8, r1
 800837c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008380:	2700      	movs	r7, #0
 8008382:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008386:	f1b9 0901 	subs.w	r9, r9, #1
 800838a:	d505      	bpl.n	8008398 <_fwalk_reent+0x24>
 800838c:	6824      	ldr	r4, [r4, #0]
 800838e:	2c00      	cmp	r4, #0
 8008390:	d1f7      	bne.n	8008382 <_fwalk_reent+0xe>
 8008392:	4638      	mov	r0, r7
 8008394:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008398:	89ab      	ldrh	r3, [r5, #12]
 800839a:	2b01      	cmp	r3, #1
 800839c:	d907      	bls.n	80083ae <_fwalk_reent+0x3a>
 800839e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80083a2:	3301      	adds	r3, #1
 80083a4:	d003      	beq.n	80083ae <_fwalk_reent+0x3a>
 80083a6:	4629      	mov	r1, r5
 80083a8:	4630      	mov	r0, r6
 80083aa:	47c0      	blx	r8
 80083ac:	4307      	orrs	r7, r0
 80083ae:	3568      	adds	r5, #104	; 0x68
 80083b0:	e7e9      	b.n	8008386 <_fwalk_reent+0x12>

080083b2 <__retarget_lock_init_recursive>:
 80083b2:	4770      	bx	lr

080083b4 <__retarget_lock_acquire_recursive>:
 80083b4:	4770      	bx	lr

080083b6 <__retarget_lock_release_recursive>:
 80083b6:	4770      	bx	lr

080083b8 <__swhatbuf_r>:
 80083b8:	b570      	push	{r4, r5, r6, lr}
 80083ba:	460e      	mov	r6, r1
 80083bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083c0:	2900      	cmp	r1, #0
 80083c2:	b096      	sub	sp, #88	; 0x58
 80083c4:	4614      	mov	r4, r2
 80083c6:	461d      	mov	r5, r3
 80083c8:	da08      	bge.n	80083dc <__swhatbuf_r+0x24>
 80083ca:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80083ce:	2200      	movs	r2, #0
 80083d0:	602a      	str	r2, [r5, #0]
 80083d2:	061a      	lsls	r2, r3, #24
 80083d4:	d410      	bmi.n	80083f8 <__swhatbuf_r+0x40>
 80083d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80083da:	e00e      	b.n	80083fa <__swhatbuf_r+0x42>
 80083dc:	466a      	mov	r2, sp
 80083de:	f000 f995 	bl	800870c <_fstat_r>
 80083e2:	2800      	cmp	r0, #0
 80083e4:	dbf1      	blt.n	80083ca <__swhatbuf_r+0x12>
 80083e6:	9a01      	ldr	r2, [sp, #4]
 80083e8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80083ec:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80083f0:	425a      	negs	r2, r3
 80083f2:	415a      	adcs	r2, r3
 80083f4:	602a      	str	r2, [r5, #0]
 80083f6:	e7ee      	b.n	80083d6 <__swhatbuf_r+0x1e>
 80083f8:	2340      	movs	r3, #64	; 0x40
 80083fa:	2000      	movs	r0, #0
 80083fc:	6023      	str	r3, [r4, #0]
 80083fe:	b016      	add	sp, #88	; 0x58
 8008400:	bd70      	pop	{r4, r5, r6, pc}
	...

08008404 <__smakebuf_r>:
 8008404:	898b      	ldrh	r3, [r1, #12]
 8008406:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008408:	079d      	lsls	r5, r3, #30
 800840a:	4606      	mov	r6, r0
 800840c:	460c      	mov	r4, r1
 800840e:	d507      	bpl.n	8008420 <__smakebuf_r+0x1c>
 8008410:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008414:	6023      	str	r3, [r4, #0]
 8008416:	6123      	str	r3, [r4, #16]
 8008418:	2301      	movs	r3, #1
 800841a:	6163      	str	r3, [r4, #20]
 800841c:	b002      	add	sp, #8
 800841e:	bd70      	pop	{r4, r5, r6, pc}
 8008420:	ab01      	add	r3, sp, #4
 8008422:	466a      	mov	r2, sp
 8008424:	f7ff ffc8 	bl	80083b8 <__swhatbuf_r>
 8008428:	9900      	ldr	r1, [sp, #0]
 800842a:	4605      	mov	r5, r0
 800842c:	4630      	mov	r0, r6
 800842e:	f000 f895 	bl	800855c <_malloc_r>
 8008432:	b948      	cbnz	r0, 8008448 <__smakebuf_r+0x44>
 8008434:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008438:	059a      	lsls	r2, r3, #22
 800843a:	d4ef      	bmi.n	800841c <__smakebuf_r+0x18>
 800843c:	f023 0303 	bic.w	r3, r3, #3
 8008440:	f043 0302 	orr.w	r3, r3, #2
 8008444:	81a3      	strh	r3, [r4, #12]
 8008446:	e7e3      	b.n	8008410 <__smakebuf_r+0xc>
 8008448:	4b0d      	ldr	r3, [pc, #52]	; (8008480 <__smakebuf_r+0x7c>)
 800844a:	62b3      	str	r3, [r6, #40]	; 0x28
 800844c:	89a3      	ldrh	r3, [r4, #12]
 800844e:	6020      	str	r0, [r4, #0]
 8008450:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008454:	81a3      	strh	r3, [r4, #12]
 8008456:	9b00      	ldr	r3, [sp, #0]
 8008458:	6163      	str	r3, [r4, #20]
 800845a:	9b01      	ldr	r3, [sp, #4]
 800845c:	6120      	str	r0, [r4, #16]
 800845e:	b15b      	cbz	r3, 8008478 <__smakebuf_r+0x74>
 8008460:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008464:	4630      	mov	r0, r6
 8008466:	f000 f963 	bl	8008730 <_isatty_r>
 800846a:	b128      	cbz	r0, 8008478 <__smakebuf_r+0x74>
 800846c:	89a3      	ldrh	r3, [r4, #12]
 800846e:	f023 0303 	bic.w	r3, r3, #3
 8008472:	f043 0301 	orr.w	r3, r3, #1
 8008476:	81a3      	strh	r3, [r4, #12]
 8008478:	89a0      	ldrh	r0, [r4, #12]
 800847a:	4305      	orrs	r5, r0
 800847c:	81a5      	strh	r5, [r4, #12]
 800847e:	e7cd      	b.n	800841c <__smakebuf_r+0x18>
 8008480:	08008211 	.word	0x08008211

08008484 <_free_r>:
 8008484:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008486:	2900      	cmp	r1, #0
 8008488:	d044      	beq.n	8008514 <_free_r+0x90>
 800848a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800848e:	9001      	str	r0, [sp, #4]
 8008490:	2b00      	cmp	r3, #0
 8008492:	f1a1 0404 	sub.w	r4, r1, #4
 8008496:	bfb8      	it	lt
 8008498:	18e4      	addlt	r4, r4, r3
 800849a:	f000 f96b 	bl	8008774 <__malloc_lock>
 800849e:	4a1e      	ldr	r2, [pc, #120]	; (8008518 <_free_r+0x94>)
 80084a0:	9801      	ldr	r0, [sp, #4]
 80084a2:	6813      	ldr	r3, [r2, #0]
 80084a4:	b933      	cbnz	r3, 80084b4 <_free_r+0x30>
 80084a6:	6063      	str	r3, [r4, #4]
 80084a8:	6014      	str	r4, [r2, #0]
 80084aa:	b003      	add	sp, #12
 80084ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80084b0:	f000 b966 	b.w	8008780 <__malloc_unlock>
 80084b4:	42a3      	cmp	r3, r4
 80084b6:	d908      	bls.n	80084ca <_free_r+0x46>
 80084b8:	6825      	ldr	r5, [r4, #0]
 80084ba:	1961      	adds	r1, r4, r5
 80084bc:	428b      	cmp	r3, r1
 80084be:	bf01      	itttt	eq
 80084c0:	6819      	ldreq	r1, [r3, #0]
 80084c2:	685b      	ldreq	r3, [r3, #4]
 80084c4:	1949      	addeq	r1, r1, r5
 80084c6:	6021      	streq	r1, [r4, #0]
 80084c8:	e7ed      	b.n	80084a6 <_free_r+0x22>
 80084ca:	461a      	mov	r2, r3
 80084cc:	685b      	ldr	r3, [r3, #4]
 80084ce:	b10b      	cbz	r3, 80084d4 <_free_r+0x50>
 80084d0:	42a3      	cmp	r3, r4
 80084d2:	d9fa      	bls.n	80084ca <_free_r+0x46>
 80084d4:	6811      	ldr	r1, [r2, #0]
 80084d6:	1855      	adds	r5, r2, r1
 80084d8:	42a5      	cmp	r5, r4
 80084da:	d10b      	bne.n	80084f4 <_free_r+0x70>
 80084dc:	6824      	ldr	r4, [r4, #0]
 80084de:	4421      	add	r1, r4
 80084e0:	1854      	adds	r4, r2, r1
 80084e2:	42a3      	cmp	r3, r4
 80084e4:	6011      	str	r1, [r2, #0]
 80084e6:	d1e0      	bne.n	80084aa <_free_r+0x26>
 80084e8:	681c      	ldr	r4, [r3, #0]
 80084ea:	685b      	ldr	r3, [r3, #4]
 80084ec:	6053      	str	r3, [r2, #4]
 80084ee:	4421      	add	r1, r4
 80084f0:	6011      	str	r1, [r2, #0]
 80084f2:	e7da      	b.n	80084aa <_free_r+0x26>
 80084f4:	d902      	bls.n	80084fc <_free_r+0x78>
 80084f6:	230c      	movs	r3, #12
 80084f8:	6003      	str	r3, [r0, #0]
 80084fa:	e7d6      	b.n	80084aa <_free_r+0x26>
 80084fc:	6825      	ldr	r5, [r4, #0]
 80084fe:	1961      	adds	r1, r4, r5
 8008500:	428b      	cmp	r3, r1
 8008502:	bf04      	itt	eq
 8008504:	6819      	ldreq	r1, [r3, #0]
 8008506:	685b      	ldreq	r3, [r3, #4]
 8008508:	6063      	str	r3, [r4, #4]
 800850a:	bf04      	itt	eq
 800850c:	1949      	addeq	r1, r1, r5
 800850e:	6021      	streq	r1, [r4, #0]
 8008510:	6054      	str	r4, [r2, #4]
 8008512:	e7ca      	b.n	80084aa <_free_r+0x26>
 8008514:	b003      	add	sp, #12
 8008516:	bd30      	pop	{r4, r5, pc}
 8008518:	24005d58 	.word	0x24005d58

0800851c <sbrk_aligned>:
 800851c:	b570      	push	{r4, r5, r6, lr}
 800851e:	4e0e      	ldr	r6, [pc, #56]	; (8008558 <sbrk_aligned+0x3c>)
 8008520:	460c      	mov	r4, r1
 8008522:	6831      	ldr	r1, [r6, #0]
 8008524:	4605      	mov	r5, r0
 8008526:	b911      	cbnz	r1, 800852e <sbrk_aligned+0x12>
 8008528:	f000 f88c 	bl	8008644 <_sbrk_r>
 800852c:	6030      	str	r0, [r6, #0]
 800852e:	4621      	mov	r1, r4
 8008530:	4628      	mov	r0, r5
 8008532:	f000 f887 	bl	8008644 <_sbrk_r>
 8008536:	1c43      	adds	r3, r0, #1
 8008538:	d00a      	beq.n	8008550 <sbrk_aligned+0x34>
 800853a:	1cc4      	adds	r4, r0, #3
 800853c:	f024 0403 	bic.w	r4, r4, #3
 8008540:	42a0      	cmp	r0, r4
 8008542:	d007      	beq.n	8008554 <sbrk_aligned+0x38>
 8008544:	1a21      	subs	r1, r4, r0
 8008546:	4628      	mov	r0, r5
 8008548:	f000 f87c 	bl	8008644 <_sbrk_r>
 800854c:	3001      	adds	r0, #1
 800854e:	d101      	bne.n	8008554 <sbrk_aligned+0x38>
 8008550:	f04f 34ff 	mov.w	r4, #4294967295
 8008554:	4620      	mov	r0, r4
 8008556:	bd70      	pop	{r4, r5, r6, pc}
 8008558:	24005d5c 	.word	0x24005d5c

0800855c <_malloc_r>:
 800855c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008560:	1ccd      	adds	r5, r1, #3
 8008562:	f025 0503 	bic.w	r5, r5, #3
 8008566:	3508      	adds	r5, #8
 8008568:	2d0c      	cmp	r5, #12
 800856a:	bf38      	it	cc
 800856c:	250c      	movcc	r5, #12
 800856e:	2d00      	cmp	r5, #0
 8008570:	4607      	mov	r7, r0
 8008572:	db01      	blt.n	8008578 <_malloc_r+0x1c>
 8008574:	42a9      	cmp	r1, r5
 8008576:	d905      	bls.n	8008584 <_malloc_r+0x28>
 8008578:	230c      	movs	r3, #12
 800857a:	603b      	str	r3, [r7, #0]
 800857c:	2600      	movs	r6, #0
 800857e:	4630      	mov	r0, r6
 8008580:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008584:	4e2e      	ldr	r6, [pc, #184]	; (8008640 <_malloc_r+0xe4>)
 8008586:	f000 f8f5 	bl	8008774 <__malloc_lock>
 800858a:	6833      	ldr	r3, [r6, #0]
 800858c:	461c      	mov	r4, r3
 800858e:	bb34      	cbnz	r4, 80085de <_malloc_r+0x82>
 8008590:	4629      	mov	r1, r5
 8008592:	4638      	mov	r0, r7
 8008594:	f7ff ffc2 	bl	800851c <sbrk_aligned>
 8008598:	1c43      	adds	r3, r0, #1
 800859a:	4604      	mov	r4, r0
 800859c:	d14d      	bne.n	800863a <_malloc_r+0xde>
 800859e:	6834      	ldr	r4, [r6, #0]
 80085a0:	4626      	mov	r6, r4
 80085a2:	2e00      	cmp	r6, #0
 80085a4:	d140      	bne.n	8008628 <_malloc_r+0xcc>
 80085a6:	6823      	ldr	r3, [r4, #0]
 80085a8:	4631      	mov	r1, r6
 80085aa:	4638      	mov	r0, r7
 80085ac:	eb04 0803 	add.w	r8, r4, r3
 80085b0:	f000 f848 	bl	8008644 <_sbrk_r>
 80085b4:	4580      	cmp	r8, r0
 80085b6:	d13a      	bne.n	800862e <_malloc_r+0xd2>
 80085b8:	6821      	ldr	r1, [r4, #0]
 80085ba:	3503      	adds	r5, #3
 80085bc:	1a6d      	subs	r5, r5, r1
 80085be:	f025 0503 	bic.w	r5, r5, #3
 80085c2:	3508      	adds	r5, #8
 80085c4:	2d0c      	cmp	r5, #12
 80085c6:	bf38      	it	cc
 80085c8:	250c      	movcc	r5, #12
 80085ca:	4629      	mov	r1, r5
 80085cc:	4638      	mov	r0, r7
 80085ce:	f7ff ffa5 	bl	800851c <sbrk_aligned>
 80085d2:	3001      	adds	r0, #1
 80085d4:	d02b      	beq.n	800862e <_malloc_r+0xd2>
 80085d6:	6823      	ldr	r3, [r4, #0]
 80085d8:	442b      	add	r3, r5
 80085da:	6023      	str	r3, [r4, #0]
 80085dc:	e00e      	b.n	80085fc <_malloc_r+0xa0>
 80085de:	6822      	ldr	r2, [r4, #0]
 80085e0:	1b52      	subs	r2, r2, r5
 80085e2:	d41e      	bmi.n	8008622 <_malloc_r+0xc6>
 80085e4:	2a0b      	cmp	r2, #11
 80085e6:	d916      	bls.n	8008616 <_malloc_r+0xba>
 80085e8:	1961      	adds	r1, r4, r5
 80085ea:	42a3      	cmp	r3, r4
 80085ec:	6025      	str	r5, [r4, #0]
 80085ee:	bf18      	it	ne
 80085f0:	6059      	strne	r1, [r3, #4]
 80085f2:	6863      	ldr	r3, [r4, #4]
 80085f4:	bf08      	it	eq
 80085f6:	6031      	streq	r1, [r6, #0]
 80085f8:	5162      	str	r2, [r4, r5]
 80085fa:	604b      	str	r3, [r1, #4]
 80085fc:	4638      	mov	r0, r7
 80085fe:	f104 060b 	add.w	r6, r4, #11
 8008602:	f000 f8bd 	bl	8008780 <__malloc_unlock>
 8008606:	f026 0607 	bic.w	r6, r6, #7
 800860a:	1d23      	adds	r3, r4, #4
 800860c:	1af2      	subs	r2, r6, r3
 800860e:	d0b6      	beq.n	800857e <_malloc_r+0x22>
 8008610:	1b9b      	subs	r3, r3, r6
 8008612:	50a3      	str	r3, [r4, r2]
 8008614:	e7b3      	b.n	800857e <_malloc_r+0x22>
 8008616:	6862      	ldr	r2, [r4, #4]
 8008618:	42a3      	cmp	r3, r4
 800861a:	bf0c      	ite	eq
 800861c:	6032      	streq	r2, [r6, #0]
 800861e:	605a      	strne	r2, [r3, #4]
 8008620:	e7ec      	b.n	80085fc <_malloc_r+0xa0>
 8008622:	4623      	mov	r3, r4
 8008624:	6864      	ldr	r4, [r4, #4]
 8008626:	e7b2      	b.n	800858e <_malloc_r+0x32>
 8008628:	4634      	mov	r4, r6
 800862a:	6876      	ldr	r6, [r6, #4]
 800862c:	e7b9      	b.n	80085a2 <_malloc_r+0x46>
 800862e:	230c      	movs	r3, #12
 8008630:	603b      	str	r3, [r7, #0]
 8008632:	4638      	mov	r0, r7
 8008634:	f000 f8a4 	bl	8008780 <__malloc_unlock>
 8008638:	e7a1      	b.n	800857e <_malloc_r+0x22>
 800863a:	6025      	str	r5, [r4, #0]
 800863c:	e7de      	b.n	80085fc <_malloc_r+0xa0>
 800863e:	bf00      	nop
 8008640:	24005d58 	.word	0x24005d58

08008644 <_sbrk_r>:
 8008644:	b538      	push	{r3, r4, r5, lr}
 8008646:	4d06      	ldr	r5, [pc, #24]	; (8008660 <_sbrk_r+0x1c>)
 8008648:	2300      	movs	r3, #0
 800864a:	4604      	mov	r4, r0
 800864c:	4608      	mov	r0, r1
 800864e:	602b      	str	r3, [r5, #0]
 8008650:	f000 f978 	bl	8008944 <_sbrk>
 8008654:	1c43      	adds	r3, r0, #1
 8008656:	d102      	bne.n	800865e <_sbrk_r+0x1a>
 8008658:	682b      	ldr	r3, [r5, #0]
 800865a:	b103      	cbz	r3, 800865e <_sbrk_r+0x1a>
 800865c:	6023      	str	r3, [r4, #0]
 800865e:	bd38      	pop	{r3, r4, r5, pc}
 8008660:	24005d60 	.word	0x24005d60

08008664 <__sread>:
 8008664:	b510      	push	{r4, lr}
 8008666:	460c      	mov	r4, r1
 8008668:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800866c:	f000 f88e 	bl	800878c <_read_r>
 8008670:	2800      	cmp	r0, #0
 8008672:	bfab      	itete	ge
 8008674:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008676:	89a3      	ldrhlt	r3, [r4, #12]
 8008678:	181b      	addge	r3, r3, r0
 800867a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800867e:	bfac      	ite	ge
 8008680:	6563      	strge	r3, [r4, #84]	; 0x54
 8008682:	81a3      	strhlt	r3, [r4, #12]
 8008684:	bd10      	pop	{r4, pc}

08008686 <__swrite>:
 8008686:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800868a:	461f      	mov	r7, r3
 800868c:	898b      	ldrh	r3, [r1, #12]
 800868e:	05db      	lsls	r3, r3, #23
 8008690:	4605      	mov	r5, r0
 8008692:	460c      	mov	r4, r1
 8008694:	4616      	mov	r6, r2
 8008696:	d505      	bpl.n	80086a4 <__swrite+0x1e>
 8008698:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800869c:	2302      	movs	r3, #2
 800869e:	2200      	movs	r2, #0
 80086a0:	f000 f856 	bl	8008750 <_lseek_r>
 80086a4:	89a3      	ldrh	r3, [r4, #12]
 80086a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80086aa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80086ae:	81a3      	strh	r3, [r4, #12]
 80086b0:	4632      	mov	r2, r6
 80086b2:	463b      	mov	r3, r7
 80086b4:	4628      	mov	r0, r5
 80086b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80086ba:	f7fa bd5b 	b.w	8003174 <_write_r>

080086be <__sseek>:
 80086be:	b510      	push	{r4, lr}
 80086c0:	460c      	mov	r4, r1
 80086c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086c6:	f000 f843 	bl	8008750 <_lseek_r>
 80086ca:	1c43      	adds	r3, r0, #1
 80086cc:	89a3      	ldrh	r3, [r4, #12]
 80086ce:	bf15      	itete	ne
 80086d0:	6560      	strne	r0, [r4, #84]	; 0x54
 80086d2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80086d6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80086da:	81a3      	strheq	r3, [r4, #12]
 80086dc:	bf18      	it	ne
 80086de:	81a3      	strhne	r3, [r4, #12]
 80086e0:	bd10      	pop	{r4, pc}

080086e2 <__sclose>:
 80086e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086e6:	f000 b801 	b.w	80086ec <_close_r>
	...

080086ec <_close_r>:
 80086ec:	b538      	push	{r3, r4, r5, lr}
 80086ee:	4d06      	ldr	r5, [pc, #24]	; (8008708 <_close_r+0x1c>)
 80086f0:	2300      	movs	r3, #0
 80086f2:	4604      	mov	r4, r0
 80086f4:	4608      	mov	r0, r1
 80086f6:	602b      	str	r3, [r5, #0]
 80086f8:	f000 f8fe 	bl	80088f8 <_close>
 80086fc:	1c43      	adds	r3, r0, #1
 80086fe:	d102      	bne.n	8008706 <_close_r+0x1a>
 8008700:	682b      	ldr	r3, [r5, #0]
 8008702:	b103      	cbz	r3, 8008706 <_close_r+0x1a>
 8008704:	6023      	str	r3, [r4, #0]
 8008706:	bd38      	pop	{r3, r4, r5, pc}
 8008708:	24005d60 	.word	0x24005d60

0800870c <_fstat_r>:
 800870c:	b538      	push	{r3, r4, r5, lr}
 800870e:	4d07      	ldr	r5, [pc, #28]	; (800872c <_fstat_r+0x20>)
 8008710:	2300      	movs	r3, #0
 8008712:	4604      	mov	r4, r0
 8008714:	4608      	mov	r0, r1
 8008716:	4611      	mov	r1, r2
 8008718:	602b      	str	r3, [r5, #0]
 800871a:	f000 f958 	bl	80089ce <_fstat>
 800871e:	1c43      	adds	r3, r0, #1
 8008720:	d102      	bne.n	8008728 <_fstat_r+0x1c>
 8008722:	682b      	ldr	r3, [r5, #0]
 8008724:	b103      	cbz	r3, 8008728 <_fstat_r+0x1c>
 8008726:	6023      	str	r3, [r4, #0]
 8008728:	bd38      	pop	{r3, r4, r5, pc}
 800872a:	bf00      	nop
 800872c:	24005d60 	.word	0x24005d60

08008730 <_isatty_r>:
 8008730:	b538      	push	{r3, r4, r5, lr}
 8008732:	4d06      	ldr	r5, [pc, #24]	; (800874c <_isatty_r+0x1c>)
 8008734:	2300      	movs	r3, #0
 8008736:	4604      	mov	r4, r0
 8008738:	4608      	mov	r0, r1
 800873a:	602b      	str	r3, [r5, #0]
 800873c:	f000 f955 	bl	80089ea <_isatty>
 8008740:	1c43      	adds	r3, r0, #1
 8008742:	d102      	bne.n	800874a <_isatty_r+0x1a>
 8008744:	682b      	ldr	r3, [r5, #0]
 8008746:	b103      	cbz	r3, 800874a <_isatty_r+0x1a>
 8008748:	6023      	str	r3, [r4, #0]
 800874a:	bd38      	pop	{r3, r4, r5, pc}
 800874c:	24005d60 	.word	0x24005d60

08008750 <_lseek_r>:
 8008750:	b538      	push	{r3, r4, r5, lr}
 8008752:	4d07      	ldr	r5, [pc, #28]	; (8008770 <_lseek_r+0x20>)
 8008754:	4604      	mov	r4, r0
 8008756:	4608      	mov	r0, r1
 8008758:	4611      	mov	r1, r2
 800875a:	2200      	movs	r2, #0
 800875c:	602a      	str	r2, [r5, #0]
 800875e:	461a      	mov	r2, r3
 8008760:	f000 f8bb 	bl	80088da <_lseek>
 8008764:	1c43      	adds	r3, r0, #1
 8008766:	d102      	bne.n	800876e <_lseek_r+0x1e>
 8008768:	682b      	ldr	r3, [r5, #0]
 800876a:	b103      	cbz	r3, 800876e <_lseek_r+0x1e>
 800876c:	6023      	str	r3, [r4, #0]
 800876e:	bd38      	pop	{r3, r4, r5, pc}
 8008770:	24005d60 	.word	0x24005d60

08008774 <__malloc_lock>:
 8008774:	4801      	ldr	r0, [pc, #4]	; (800877c <__malloc_lock+0x8>)
 8008776:	f7ff be1d 	b.w	80083b4 <__retarget_lock_acquire_recursive>
 800877a:	bf00      	nop
 800877c:	24005d54 	.word	0x24005d54

08008780 <__malloc_unlock>:
 8008780:	4801      	ldr	r0, [pc, #4]	; (8008788 <__malloc_unlock+0x8>)
 8008782:	f7ff be18 	b.w	80083b6 <__retarget_lock_release_recursive>
 8008786:	bf00      	nop
 8008788:	24005d54 	.word	0x24005d54

0800878c <_read_r>:
 800878c:	b538      	push	{r3, r4, r5, lr}
 800878e:	4d07      	ldr	r5, [pc, #28]	; (80087ac <_read_r+0x20>)
 8008790:	4604      	mov	r4, r0
 8008792:	4608      	mov	r0, r1
 8008794:	4611      	mov	r1, r2
 8008796:	2200      	movs	r2, #0
 8008798:	602a      	str	r2, [r5, #0]
 800879a:	461a      	mov	r2, r3
 800879c:	f000 f845 	bl	800882a <_read>
 80087a0:	1c43      	adds	r3, r0, #1
 80087a2:	d102      	bne.n	80087aa <_read_r+0x1e>
 80087a4:	682b      	ldr	r3, [r5, #0]
 80087a6:	b103      	cbz	r3, 80087aa <_read_r+0x1e>
 80087a8:	6023      	str	r3, [r4, #0]
 80087aa:	bd38      	pop	{r3, r4, r5, pc}
 80087ac:	24005d60 	.word	0x24005d60

080087b0 <findslot>:
 80087b0:	4b0a      	ldr	r3, [pc, #40]	; (80087dc <findslot+0x2c>)
 80087b2:	b510      	push	{r4, lr}
 80087b4:	4604      	mov	r4, r0
 80087b6:	6818      	ldr	r0, [r3, #0]
 80087b8:	b118      	cbz	r0, 80087c2 <findslot+0x12>
 80087ba:	6983      	ldr	r3, [r0, #24]
 80087bc:	b90b      	cbnz	r3, 80087c2 <findslot+0x12>
 80087be:	f7ff fd5b 	bl	8008278 <__sinit>
 80087c2:	2c13      	cmp	r4, #19
 80087c4:	d807      	bhi.n	80087d6 <findslot+0x26>
 80087c6:	4806      	ldr	r0, [pc, #24]	; (80087e0 <findslot+0x30>)
 80087c8:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 80087cc:	3201      	adds	r2, #1
 80087ce:	d002      	beq.n	80087d6 <findslot+0x26>
 80087d0:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 80087d4:	bd10      	pop	{r4, pc}
 80087d6:	2000      	movs	r0, #0
 80087d8:	e7fc      	b.n	80087d4 <findslot+0x24>
 80087da:	bf00      	nop
 80087dc:	2400001c 	.word	0x2400001c
 80087e0:	24005d68 	.word	0x24005d68

080087e4 <error>:
 80087e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087e6:	4604      	mov	r4, r0
 80087e8:	f000 f91c 	bl	8008a24 <__errno>
 80087ec:	2613      	movs	r6, #19
 80087ee:	4605      	mov	r5, r0
 80087f0:	2700      	movs	r7, #0
 80087f2:	4630      	mov	r0, r6
 80087f4:	4639      	mov	r1, r7
 80087f6:	beab      	bkpt	0x00ab
 80087f8:	4606      	mov	r6, r0
 80087fa:	602e      	str	r6, [r5, #0]
 80087fc:	4620      	mov	r0, r4
 80087fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008800 <checkerror>:
 8008800:	1c43      	adds	r3, r0, #1
 8008802:	d101      	bne.n	8008808 <checkerror+0x8>
 8008804:	f7ff bfee 	b.w	80087e4 <error>
 8008808:	4770      	bx	lr

0800880a <_swiread>:
 800880a:	b530      	push	{r4, r5, lr}
 800880c:	b085      	sub	sp, #20
 800880e:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8008812:	9203      	str	r2, [sp, #12]
 8008814:	2406      	movs	r4, #6
 8008816:	ad01      	add	r5, sp, #4
 8008818:	4620      	mov	r0, r4
 800881a:	4629      	mov	r1, r5
 800881c:	beab      	bkpt	0x00ab
 800881e:	4604      	mov	r4, r0
 8008820:	4620      	mov	r0, r4
 8008822:	f7ff ffed 	bl	8008800 <checkerror>
 8008826:	b005      	add	sp, #20
 8008828:	bd30      	pop	{r4, r5, pc}

0800882a <_read>:
 800882a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800882c:	4615      	mov	r5, r2
 800882e:	9101      	str	r1, [sp, #4]
 8008830:	f7ff ffbe 	bl	80087b0 <findslot>
 8008834:	9901      	ldr	r1, [sp, #4]
 8008836:	4604      	mov	r4, r0
 8008838:	b938      	cbnz	r0, 800884a <_read+0x20>
 800883a:	f000 f8f3 	bl	8008a24 <__errno>
 800883e:	2309      	movs	r3, #9
 8008840:	6003      	str	r3, [r0, #0]
 8008842:	f04f 30ff 	mov.w	r0, #4294967295
 8008846:	b003      	add	sp, #12
 8008848:	bd30      	pop	{r4, r5, pc}
 800884a:	6800      	ldr	r0, [r0, #0]
 800884c:	462a      	mov	r2, r5
 800884e:	f7ff ffdc 	bl	800880a <_swiread>
 8008852:	1c43      	adds	r3, r0, #1
 8008854:	d0f7      	beq.n	8008846 <_read+0x1c>
 8008856:	6863      	ldr	r3, [r4, #4]
 8008858:	1a2a      	subs	r2, r5, r0
 800885a:	4413      	add	r3, r2
 800885c:	6063      	str	r3, [r4, #4]
 800885e:	4610      	mov	r0, r2
 8008860:	e7f1      	b.n	8008846 <_read+0x1c>

08008862 <_swilseek>:
 8008862:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008864:	460c      	mov	r4, r1
 8008866:	4616      	mov	r6, r2
 8008868:	f7ff ffa2 	bl	80087b0 <findslot>
 800886c:	4605      	mov	r5, r0
 800886e:	b940      	cbnz	r0, 8008882 <_swilseek+0x20>
 8008870:	f000 f8d8 	bl	8008a24 <__errno>
 8008874:	2309      	movs	r3, #9
 8008876:	6003      	str	r3, [r0, #0]
 8008878:	f04f 34ff 	mov.w	r4, #4294967295
 800887c:	4620      	mov	r0, r4
 800887e:	b003      	add	sp, #12
 8008880:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008882:	2e02      	cmp	r6, #2
 8008884:	d903      	bls.n	800888e <_swilseek+0x2c>
 8008886:	f000 f8cd 	bl	8008a24 <__errno>
 800888a:	2316      	movs	r3, #22
 800888c:	e7f3      	b.n	8008876 <_swilseek+0x14>
 800888e:	2e01      	cmp	r6, #1
 8008890:	d112      	bne.n	80088b8 <_swilseek+0x56>
 8008892:	6843      	ldr	r3, [r0, #4]
 8008894:	18e4      	adds	r4, r4, r3
 8008896:	d4f6      	bmi.n	8008886 <_swilseek+0x24>
 8008898:	682b      	ldr	r3, [r5, #0]
 800889a:	260a      	movs	r6, #10
 800889c:	e9cd 3400 	strd	r3, r4, [sp]
 80088a0:	466f      	mov	r7, sp
 80088a2:	4630      	mov	r0, r6
 80088a4:	4639      	mov	r1, r7
 80088a6:	beab      	bkpt	0x00ab
 80088a8:	4606      	mov	r6, r0
 80088aa:	4630      	mov	r0, r6
 80088ac:	f7ff ffa8 	bl	8008800 <checkerror>
 80088b0:	2800      	cmp	r0, #0
 80088b2:	dbe1      	blt.n	8008878 <_swilseek+0x16>
 80088b4:	606c      	str	r4, [r5, #4]
 80088b6:	e7e1      	b.n	800887c <_swilseek+0x1a>
 80088b8:	2e02      	cmp	r6, #2
 80088ba:	d1ed      	bne.n	8008898 <_swilseek+0x36>
 80088bc:	6803      	ldr	r3, [r0, #0]
 80088be:	9300      	str	r3, [sp, #0]
 80088c0:	260c      	movs	r6, #12
 80088c2:	466f      	mov	r7, sp
 80088c4:	4630      	mov	r0, r6
 80088c6:	4639      	mov	r1, r7
 80088c8:	beab      	bkpt	0x00ab
 80088ca:	4606      	mov	r6, r0
 80088cc:	4630      	mov	r0, r6
 80088ce:	f7ff ff97 	bl	8008800 <checkerror>
 80088d2:	1c43      	adds	r3, r0, #1
 80088d4:	d0d0      	beq.n	8008878 <_swilseek+0x16>
 80088d6:	4404      	add	r4, r0
 80088d8:	e7de      	b.n	8008898 <_swilseek+0x36>

080088da <_lseek>:
 80088da:	f7ff bfc2 	b.w	8008862 <_swilseek>

080088de <_swiclose>:
 80088de:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80088e0:	2402      	movs	r4, #2
 80088e2:	9001      	str	r0, [sp, #4]
 80088e4:	ad01      	add	r5, sp, #4
 80088e6:	4620      	mov	r0, r4
 80088e8:	4629      	mov	r1, r5
 80088ea:	beab      	bkpt	0x00ab
 80088ec:	4604      	mov	r4, r0
 80088ee:	4620      	mov	r0, r4
 80088f0:	f7ff ff86 	bl	8008800 <checkerror>
 80088f4:	b003      	add	sp, #12
 80088f6:	bd30      	pop	{r4, r5, pc}

080088f8 <_close>:
 80088f8:	b538      	push	{r3, r4, r5, lr}
 80088fa:	4605      	mov	r5, r0
 80088fc:	f7ff ff58 	bl	80087b0 <findslot>
 8008900:	4604      	mov	r4, r0
 8008902:	b930      	cbnz	r0, 8008912 <_close+0x1a>
 8008904:	f000 f88e 	bl	8008a24 <__errno>
 8008908:	2309      	movs	r3, #9
 800890a:	6003      	str	r3, [r0, #0]
 800890c:	f04f 30ff 	mov.w	r0, #4294967295
 8008910:	bd38      	pop	{r3, r4, r5, pc}
 8008912:	3d01      	subs	r5, #1
 8008914:	2d01      	cmp	r5, #1
 8008916:	d809      	bhi.n	800892c <_close+0x34>
 8008918:	4b09      	ldr	r3, [pc, #36]	; (8008940 <_close+0x48>)
 800891a:	689a      	ldr	r2, [r3, #8]
 800891c:	691b      	ldr	r3, [r3, #16]
 800891e:	429a      	cmp	r2, r3
 8008920:	d104      	bne.n	800892c <_close+0x34>
 8008922:	f04f 33ff 	mov.w	r3, #4294967295
 8008926:	6003      	str	r3, [r0, #0]
 8008928:	2000      	movs	r0, #0
 800892a:	e7f1      	b.n	8008910 <_close+0x18>
 800892c:	6820      	ldr	r0, [r4, #0]
 800892e:	f7ff ffd6 	bl	80088de <_swiclose>
 8008932:	2800      	cmp	r0, #0
 8008934:	d1ec      	bne.n	8008910 <_close+0x18>
 8008936:	f04f 33ff 	mov.w	r3, #4294967295
 800893a:	6023      	str	r3, [r4, #0]
 800893c:	e7e8      	b.n	8008910 <_close+0x18>
 800893e:	bf00      	nop
 8008940:	24005d68 	.word	0x24005d68

08008944 <_sbrk>:
 8008944:	4a0d      	ldr	r2, [pc, #52]	; (800897c <_sbrk+0x38>)
 8008946:	6811      	ldr	r1, [r2, #0]
 8008948:	b510      	push	{r4, lr}
 800894a:	4603      	mov	r3, r0
 800894c:	b909      	cbnz	r1, 8008952 <_sbrk+0xe>
 800894e:	490c      	ldr	r1, [pc, #48]	; (8008980 <_sbrk+0x3c>)
 8008950:	6011      	str	r1, [r2, #0]
 8008952:	6810      	ldr	r0, [r2, #0]
 8008954:	4669      	mov	r1, sp
 8008956:	4403      	add	r3, r0
 8008958:	428b      	cmp	r3, r1
 800895a:	d806      	bhi.n	800896a <_sbrk+0x26>
 800895c:	4909      	ldr	r1, [pc, #36]	; (8008984 <_sbrk+0x40>)
 800895e:	4c0a      	ldr	r4, [pc, #40]	; (8008988 <_sbrk+0x44>)
 8008960:	6809      	ldr	r1, [r1, #0]
 8008962:	42a1      	cmp	r1, r4
 8008964:	d008      	beq.n	8008978 <_sbrk+0x34>
 8008966:	428b      	cmp	r3, r1
 8008968:	d906      	bls.n	8008978 <_sbrk+0x34>
 800896a:	f000 f85b 	bl	8008a24 <__errno>
 800896e:	230c      	movs	r3, #12
 8008970:	6003      	str	r3, [r0, #0]
 8008972:	f04f 30ff 	mov.w	r0, #4294967295
 8008976:	bd10      	pop	{r4, pc}
 8008978:	6013      	str	r3, [r2, #0]
 800897a:	e7fc      	b.n	8008976 <_sbrk+0x32>
 800897c:	24005d64 	.word	0x24005d64
 8008980:	24005e08 	.word	0x24005e08
 8008984:	24000080 	.word	0x24000080
 8008988:	cafedead 	.word	0xcafedead

0800898c <_swistat>:
 800898c:	b570      	push	{r4, r5, r6, lr}
 800898e:	460c      	mov	r4, r1
 8008990:	f7ff ff0e 	bl	80087b0 <findslot>
 8008994:	4605      	mov	r5, r0
 8008996:	b930      	cbnz	r0, 80089a6 <_swistat+0x1a>
 8008998:	f000 f844 	bl	8008a24 <__errno>
 800899c:	2309      	movs	r3, #9
 800899e:	6003      	str	r3, [r0, #0]
 80089a0:	f04f 30ff 	mov.w	r0, #4294967295
 80089a4:	bd70      	pop	{r4, r5, r6, pc}
 80089a6:	6863      	ldr	r3, [r4, #4]
 80089a8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80089ac:	6063      	str	r3, [r4, #4]
 80089ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80089b2:	64a3      	str	r3, [r4, #72]	; 0x48
 80089b4:	260c      	movs	r6, #12
 80089b6:	4630      	mov	r0, r6
 80089b8:	4629      	mov	r1, r5
 80089ba:	beab      	bkpt	0x00ab
 80089bc:	4605      	mov	r5, r0
 80089be:	4628      	mov	r0, r5
 80089c0:	f7ff ff1e 	bl	8008800 <checkerror>
 80089c4:	1c43      	adds	r3, r0, #1
 80089c6:	bf1c      	itt	ne
 80089c8:	6120      	strne	r0, [r4, #16]
 80089ca:	2000      	movne	r0, #0
 80089cc:	e7ea      	b.n	80089a4 <_swistat+0x18>

080089ce <_fstat>:
 80089ce:	460b      	mov	r3, r1
 80089d0:	b510      	push	{r4, lr}
 80089d2:	2100      	movs	r1, #0
 80089d4:	4604      	mov	r4, r0
 80089d6:	2258      	movs	r2, #88	; 0x58
 80089d8:	4618      	mov	r0, r3
 80089da:	f7ff f9f5 	bl	8007dc8 <memset>
 80089de:	4601      	mov	r1, r0
 80089e0:	4620      	mov	r0, r4
 80089e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089e6:	f7ff bfd1 	b.w	800898c <_swistat>

080089ea <_isatty>:
 80089ea:	b570      	push	{r4, r5, r6, lr}
 80089ec:	f7ff fee0 	bl	80087b0 <findslot>
 80089f0:	2509      	movs	r5, #9
 80089f2:	4604      	mov	r4, r0
 80089f4:	b920      	cbnz	r0, 8008a00 <_isatty+0x16>
 80089f6:	f000 f815 	bl	8008a24 <__errno>
 80089fa:	6005      	str	r5, [r0, #0]
 80089fc:	4620      	mov	r0, r4
 80089fe:	bd70      	pop	{r4, r5, r6, pc}
 8008a00:	4628      	mov	r0, r5
 8008a02:	4621      	mov	r1, r4
 8008a04:	beab      	bkpt	0x00ab
 8008a06:	4604      	mov	r4, r0
 8008a08:	2c01      	cmp	r4, #1
 8008a0a:	d0f7      	beq.n	80089fc <_isatty+0x12>
 8008a0c:	f000 f80a 	bl	8008a24 <__errno>
 8008a10:	2400      	movs	r4, #0
 8008a12:	4605      	mov	r5, r0
 8008a14:	2613      	movs	r6, #19
 8008a16:	4630      	mov	r0, r6
 8008a18:	4621      	mov	r1, r4
 8008a1a:	beab      	bkpt	0x00ab
 8008a1c:	4606      	mov	r6, r0
 8008a1e:	602e      	str	r6, [r5, #0]
 8008a20:	e7ec      	b.n	80089fc <_isatty+0x12>
	...

08008a24 <__errno>:
 8008a24:	4b01      	ldr	r3, [pc, #4]	; (8008a2c <__errno+0x8>)
 8008a26:	6818      	ldr	r0, [r3, #0]
 8008a28:	4770      	bx	lr
 8008a2a:	bf00      	nop
 8008a2c:	2400001c 	.word	0x2400001c

08008a30 <_init>:
 8008a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a32:	bf00      	nop
 8008a34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a36:	bc08      	pop	{r3}
 8008a38:	469e      	mov	lr, r3
 8008a3a:	4770      	bx	lr

08008a3c <_fini>:
 8008a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a3e:	bf00      	nop
 8008a40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a42:	bc08      	pop	{r3}
 8008a44:	469e      	mov	lr, r3
 8008a46:	4770      	bx	lr
