Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Thu Jul 12 22:43:51 2018
| Host         : SATANASSO running 64-bit unknown
| Command      : report_control_sets -verbose -file edge_detector_filter_control_sets_placed.rpt
| Design       : edge_detector_filter
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    43 |
| Unused register locations in slices containing registers |   139 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            4 |
|      3 |            1 |
|      4 |            5 |
|      5 |           10 |
|      7 |            3 |
|      8 |            2 |
|      9 |            1 |
|     11 |            3 |
|     12 |            2 |
|     13 |            1 |
|     14 |            1 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             229 |           75 |
| No           | No                    | Yes                    |              34 |           17 |
| No           | Yes                   | No                     |              69 |           25 |
| Yes          | No                    | No                     |              41 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             160 |           42 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal               |                                         Enable Signal                                         |                              Set/Reset Signal                              | Slice Load Count | Bel Load Count |
+-------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+
|  cw_ref/inst/RefClk200                    |                                                                                               | hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]               |                1 |              1 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                               | hdmiin/TMDS_ClockingX/in0                                                  |                1 |              2 |
|  cw_ref/inst/RefClk200                    |                                                                                               | hdmiin/TMDS_ClockingX/RdyLostReset/aRst_int                                |                1 |              2 |
|  hdmiin/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                               | hdmiout/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |
|  cw_ref/inst/RefClk200                    |                                                                                               | hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]              |                1 |              2 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                               | hdmiin/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                         |                1 |              3 |
|  hdmiin/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                               | hdmiout/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              4 |
|  cw_ref/inst/RefClk200                    | hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_1 | hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]            |                1 |              4 |
|  cw_ref/inst/RefClk200                    | hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_1    | hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]            |                1 |              4 |
|  cw_ref/inst/RefClk200                    | hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState_reg[0]                    |                                                                            |                1 |              4 |
|  hdmiin/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                               | hdmiout/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1_n_1                 |                1 |              4 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1] | hdmiin/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                        | hdmiin/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                    |                2 |              5 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1] | hdmiin/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                            | hdmiin/DataDecoders[1].DecoderX/PhaseAlignX/pRdEn_reg                      |                2 |              5 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1] | hdmiin/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                        | hdmiin/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                    |                2 |              5 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1] | hdmiin/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_1                          |                                                                            |                2 |              5 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1] | hdmiin/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                            | hdmiin/DataDecoders[1].DecoderX/PhaseAlignX/pRdEn_reg                      |                1 |              5 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1] | hdmiin/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_1                             |                                                                            |                2 |              5 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1] | hdmiin/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_1                          |                                                                            |                2 |              5 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1] | hdmiin/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                            | hdmiin/DataDecoders[1].DecoderX/PhaseAlignX/pRdEn_reg                      |                2 |              5 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1] | hdmiin/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                        | hdmiin/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                    |                2 |              5 |
|  cw_ref/inst/RefClk200                    | hdmiin/TMDS_ClockingX/rDlyRstCnt[4]_i_1_n_1                                                   | hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]              |                1 |              5 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                               | hdmiin/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                     |                3 |              7 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                               | hdmiin/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                     |                3 |              7 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                               | hdmiin/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                     |                3 |              7 |
|  cw_ref/inst/RefClk200                    | hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1                         |                                                                            |                2 |              8 |
|  cw_ref/inst/RefClk200_clk_wiz_0_en_clk   |                                                                                               |                                                                            |                1 |              8 |
|  cw_ref/inst/RefClk200                    |                                                                                               | hdmiin/LockLostReset/SyncAsyncx/oSyncStages[1]                             |                5 |              9 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1] | hdmiin/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0_n_1                             | hdmiin/DataDecoders[1].DecoderX/pAlignRst_reg_n_1                          |                2 |             11 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1] | hdmiin/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_1                                | hdmiin/DataDecoders[2].DecoderX/pAlignRst_reg_n_1                          |                2 |             11 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1] | hdmiin/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1_n_1                             | hdmiin/DataDecoders[0].DecoderX/pAlignRst_reg_n_1                          |                2 |             11 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                               | hdmiin/LockLostReset/SyncAsyncx/oSyncStages[1]                             |                6 |             12 |
|  hdmiin/GenerateBUFG.ResyncToBUFG_X/CLK   | hdmiin/GenerateBUFG.ResyncToBUFG_X/E[0]                                                       | hdmiin/GenerateBUFG.ResyncToBUFG_X/SR[0]                                   |                4 |             12 |
| ~hdmiin/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                               |                                                                            |                5 |             13 |
|  cw_ref/inst/RefClk200                    | hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                        |                                                                            |                3 |             14 |
|  hdmiin/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                               | hdmiout/DataEncoders[0].DataEncoder/SR[0]                                  |                8 |             20 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                               | hdmiin/DataDecoders[1].DecoderX/PhaseAlignX/pRdEn_reg                      |                6 |             21 |
|  cw_ref/inst/RefClk200                    | hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1                                        | hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]      |                6 |             24 |
|  cw_ref/inst/RefClk200                    | hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_1                                     | hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]      |                6 |             24 |
|  cw_ref/inst/RefClk200                    | hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_1                                     | hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]      |                6 |             24 |
|  hdmiin/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                               |                                                                            |               12 |             26 |
|  cw_ref/inst/RefClk200                    |                                                                                               |                                                                            |               16 |             38 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1] | hdmiin/DataDecoders[2].DecoderX/PhaseAlignX/pAllVld                                           |                                                                            |                6 |             48 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                               |                                                                            |               41 |            144 |
+-------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+


