/*
 * Copyright (c) 2006-2015 Triductor Technology, Inc.
 *           All Rights Reserved Worldwide
 *
 * Filename: lightelf_gei_reg.h
 * Author  : $Author: Zhaojx $
 * Date    : Jun/01/2015
 * Version : $Revision: 2632 $
 * Purpose : Describe all the available registers for GEI of LIGHTELF.
             This file is automatically generated by Register Parser.
 */

#ifndef __LIGHTELF_GEI_REG_H__
#define __LIGHTELF_GEI_REG_H__

#ifndef REG32
    #define REG32(x)                    (*(volatile unsigned int *)(x))
#endif

#ifndef _REG_FLD_OP_
    #define _REG_FLD_OP_

    // Register Field Mask
    #define FLD_MASK(s,e)              ((0xffffffff >> (31-(e)+(s))) << (s))

    // Register Field Mask Write-Data
    // s -- Start of Bit  e -- End   of Bit
    // v -- Value
    #define FLD_MWD(s,e,v)              (((v) << (s)) & FLD_MASK((s),(e)))

    // Register Field Mask Read-Data
    // s -- Start of Bit  e -- End   of Bit
    // v -- Value
    #define FLD_MRD(s,e,v)              (((v) & FLD_MASK((s),(e))) >> (s))

    // Register Field Write operation
    // a -- Address   s -- Start of Bit
    // v -- Value     e -- End   of Bit
    #define OP_FLD_WR(a,s,e,v)          (REG32((a)) = (((v) << (s)) & FLD_MASK((s),(e))) | (REG32((a)) & ~FLD_MASK((s),(e))))
    #define OP_FLD_WR_EXC(a,s,e,v)      (REG32((a)) = (((v) << (s)) & FLD_MASK((s),(e))))

    // Register Field Read operation
    #define OP_FLD_RD(a,s,e)            ((REG32((a)) & FLD_MASK((s),(e))) >> (s))

#endif

//Address Offset for multi-instance mode only
#ifndef  REG_OFFSET_GEI
    #define  REG_OFFSET_GEI  (0x0)
#endif

// Base address
#ifndef REG_BASE_GEI
    #define  REG_BASE_GEI    (0xd0000800)
#endif



//------------------------------------
// Basic Registers
//------------------------------------
#define  REG_GEI_BASIC_CFG                                        (REG_BASE_GEI + 0x00)
    //Read/Write-Register Using Address
    #define  RD_GEI_BASIC_CFG()                                   (REG32(REG_GEI_BASIC_CFG))
    #define  WR_GEI_BASIC_CFG(v)                                  (REG32(REG_GEI_BASIC_CFG) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_BASIC_CFG()                            (0xFF0103FF)  
    #define  REG_WMASK_GEI_BASIC_CFG()                            (0xFF0103FF)

    //Field: GEI_RX_EN
    #define  FLD_LSB_GEI_RX_EN()                                  (0)
    #define  FLD_MSB_GEI_RX_EN()                                  (0)
    #define  FLD_MASK_GEI_RX_EN()                                 (FLD_MASK(0, 0))
    #define  FLD_MWD_GEI_RX_EN(v)                                 (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GEI_RX_EN(v)                                 (FLD_MRD(0, 0, v))
    #define  SET_GEI_RX_EN(v)                                     OP_FLD_WR(REG_GEI_BASIC_CFG, 0, 0, v)
    #define  GET_GEI_RX_EN()                                      OP_FLD_RD(REG_GEI_BASIC_CFG, 0, 0)
    #define  RST_GEI_RX_EN()                                      OP_FLD_WR(REG_GEI_BASIC_CFG, 0, 0, 0x0)

    //Field: GEI_TX_EN
    #define  FLD_LSB_GEI_TX_EN()                                  (1)
    #define  FLD_MSB_GEI_TX_EN()                                  (1)
    #define  FLD_MASK_GEI_TX_EN()                                 (FLD_MASK(1, 1))
    #define  FLD_MWD_GEI_TX_EN(v)                                 (FLD_MWD(1, 1, v))
    #define  FLD_MRD_GEI_TX_EN(v)                                 (FLD_MRD(1, 1, v))
    #define  SET_GEI_TX_EN(v)                                     OP_FLD_WR(REG_GEI_BASIC_CFG, 1, 1, v)
    #define  GET_GEI_TX_EN()                                      OP_FLD_RD(REG_GEI_BASIC_CFG, 1, 1)
    #define  RST_GEI_TX_EN()                                      OP_FLD_WR(REG_GEI_BASIC_CFG, 1, 1, 0x0)

    //Field: GEI_PKT_MODE
    #define  FLD_LSB_GEI_PKT_MODE()                               (2)
    #define  FLD_MSB_GEI_PKT_MODE()                               (2)
    #define  FLD_MASK_GEI_PKT_MODE()                              (FLD_MASK(2, 2))
    #define  FLD_MWD_GEI_PKT_MODE(v)                              (FLD_MWD(2, 2, v))
    #define  FLD_MRD_GEI_PKT_MODE(v)                              (FLD_MRD(2, 2, v))
    #define  SET_GEI_PKT_MODE(v)                                  OP_FLD_WR(REG_GEI_BASIC_CFG, 2, 2, v)
    #define  GET_GEI_PKT_MODE()                                   OP_FLD_RD(REG_GEI_BASIC_CFG, 2, 2)
    #define  RST_GEI_PKT_MODE()                                   OP_FLD_WR(REG_GEI_BASIC_CFG, 2, 2, 0x0)

    //Field: GEI_RX_CRC_CHK
    #define  FLD_LSB_GEI_RX_CRC_CHK()                             (3)
    #define  FLD_MSB_GEI_RX_CRC_CHK()                             (3)
    #define  FLD_MASK_GEI_RX_CRC_CHK()                            (FLD_MASK(3, 3))
    #define  FLD_MWD_GEI_RX_CRC_CHK(v)                            (FLD_MWD(3, 3, v))
    #define  FLD_MRD_GEI_RX_CRC_CHK(v)                            (FLD_MRD(3, 3, v))
    #define  SET_GEI_RX_CRC_CHK(v)                                OP_FLD_WR(REG_GEI_BASIC_CFG, 3, 3, v)
    #define  GET_GEI_RX_CRC_CHK()                                 OP_FLD_RD(REG_GEI_BASIC_CFG, 3, 3)
    #define  RST_GEI_RX_CRC_CHK()                                 OP_FLD_WR(REG_GEI_BASIC_CFG, 3, 3, 0x0)

    //Field: GEI_RX_CRC_RM
    #define  FLD_LSB_GEI_RX_CRC_RM()                              (4)
    #define  FLD_MSB_GEI_RX_CRC_RM()                              (4)
    #define  FLD_MASK_GEI_RX_CRC_RM()                             (FLD_MASK(4, 4))
    #define  FLD_MWD_GEI_RX_CRC_RM(v)                             (FLD_MWD(4, 4, v))
    #define  FLD_MRD_GEI_RX_CRC_RM(v)                             (FLD_MRD(4, 4, v))
    #define  SET_GEI_RX_CRC_RM(v)                                 OP_FLD_WR(REG_GEI_BASIC_CFG, 4, 4, v)
    #define  GET_GEI_RX_CRC_RM()                                  OP_FLD_RD(REG_GEI_BASIC_CFG, 4, 4)
    #define  RST_GEI_RX_CRC_RM()                                  OP_FLD_WR(REG_GEI_BASIC_CFG, 4, 4, 0x0)

    //Field: GEI_RX_ERR_DROP
    #define  FLD_LSB_GEI_RX_ERR_DROP()                            (5)
    #define  FLD_MSB_GEI_RX_ERR_DROP()                            (5)
    #define  FLD_MASK_GEI_RX_ERR_DROP()                           (FLD_MASK(5, 5))
    #define  FLD_MWD_GEI_RX_ERR_DROP(v)                           (FLD_MWD(5, 5, v))
    #define  FLD_MRD_GEI_RX_ERR_DROP(v)                           (FLD_MRD(5, 5, v))
    #define  SET_GEI_RX_ERR_DROP(v)                               OP_FLD_WR(REG_GEI_BASIC_CFG, 5, 5, v)
    #define  GET_GEI_RX_ERR_DROP()                                OP_FLD_RD(REG_GEI_BASIC_CFG, 5, 5)
    #define  RST_GEI_RX_ERR_DROP()                                OP_FLD_WR(REG_GEI_BASIC_CFG, 5, 5, 0x1)

    //Field: GEI_TX_PAD_EN
    #define  FLD_LSB_GEI_TX_PAD_EN()                              (6)
    #define  FLD_MSB_GEI_TX_PAD_EN()                              (6)
    #define  FLD_MASK_GEI_TX_PAD_EN()                             (FLD_MASK(6, 6))
    #define  FLD_MWD_GEI_TX_PAD_EN(v)                             (FLD_MWD(6, 6, v))
    #define  FLD_MRD_GEI_TX_PAD_EN(v)                             (FLD_MRD(6, 6, v))
    #define  SET_GEI_TX_PAD_EN(v)                                 OP_FLD_WR(REG_GEI_BASIC_CFG, 6, 6, v)
    #define  GET_GEI_TX_PAD_EN()                                  OP_FLD_RD(REG_GEI_BASIC_CFG, 6, 6)
    #define  RST_GEI_TX_PAD_EN()                                  OP_FLD_WR(REG_GEI_BASIC_CFG, 6, 6, 0x0)

    //Field: GEI_TX_CRC_EN
    #define  FLD_LSB_GEI_TX_CRC_EN()                              (7)
    #define  FLD_MSB_GEI_TX_CRC_EN()                              (7)
    #define  FLD_MASK_GEI_TX_CRC_EN()                             (FLD_MASK(7, 7))
    #define  FLD_MWD_GEI_TX_CRC_EN(v)                             (FLD_MWD(7, 7, v))
    #define  FLD_MRD_GEI_TX_CRC_EN(v)                             (FLD_MRD(7, 7, v))
    #define  SET_GEI_TX_CRC_EN(v)                                 OP_FLD_WR(REG_GEI_BASIC_CFG, 7, 7, v)
    #define  GET_GEI_TX_CRC_EN()                                  OP_FLD_RD(REG_GEI_BASIC_CFG, 7, 7)
    #define  RST_GEI_TX_CRC_EN()                                  OP_FLD_WR(REG_GEI_BASIC_CFG, 7, 7, 0x0)

    //Field: GEI_TX_ARB
    #define  FLD_LSB_GEI_TX_ARB()                                 (8)
    #define  FLD_MSB_GEI_TX_ARB()                                 (9)
    #define  FLD_MASK_GEI_TX_ARB()                                (FLD_MASK(8, 9))
    #define  FLD_MWD_GEI_TX_ARB(v)                                (FLD_MWD(8, 9, v))
    #define  FLD_MRD_GEI_TX_ARB(v)                                (FLD_MRD(8, 9, v))
    #define  SET_GEI_TX_ARB(v)                                    OP_FLD_WR(REG_GEI_BASIC_CFG, 8, 9, v)
    #define  GET_GEI_TX_ARB()                                     OP_FLD_RD(REG_GEI_BASIC_CFG, 8, 9)
    #define  RST_GEI_TX_ARB()                                     OP_FLD_WR(REG_GEI_BASIC_CFG, 8, 9, 0x0)

    //Field: GEI_LPBK_EN
    #define  FLD_LSB_GEI_LPBK_EN()                                (16)
    #define  FLD_MSB_GEI_LPBK_EN()                                (16)
    #define  FLD_MASK_GEI_LPBK_EN()                               (FLD_MASK(16, 16))
    #define  FLD_MWD_GEI_LPBK_EN(v)                               (FLD_MWD(16, 16, v))
    #define  FLD_MRD_GEI_LPBK_EN(v)                               (FLD_MRD(16, 16, v))
    #define  SET_GEI_LPBK_EN(v)                                   OP_FLD_WR(REG_GEI_BASIC_CFG, 16, 16, v)
    #define  GET_GEI_LPBK_EN()                                    OP_FLD_RD(REG_GEI_BASIC_CFG, 16, 16)
    #define  RST_GEI_LPBK_EN()                                    OP_FLD_WR(REG_GEI_BASIC_CFG, 16, 16, 0x0)

    //Field: GEI_RX_PDMA_PKT_WRSV
    #define  FLD_LSB_GEI_RX_PDMA_PKT_WRSV()                       (24)
    #define  FLD_MSB_GEI_RX_PDMA_PKT_WRSV()                       (31)
    #define  FLD_MASK_GEI_RX_PDMA_PKT_WRSV()                      (FLD_MASK(24, 31))
    #define  FLD_MWD_GEI_RX_PDMA_PKT_WRSV(v)                      (FLD_MWD(24, 31, v))
    #define  FLD_MRD_GEI_RX_PDMA_PKT_WRSV(v)                      (FLD_MRD(24, 31, v))
    #define  SET_GEI_RX_PDMA_PKT_WRSV(v)                          OP_FLD_WR(REG_GEI_BASIC_CFG, 24, 31, v)
    #define  GET_GEI_RX_PDMA_PKT_WRSV()                           OP_FLD_RD(REG_GEI_BASIC_CFG, 24, 31)
    #define  RST_GEI_RX_PDMA_PKT_WRSV()                           OP_FLD_WR(REG_GEI_BASIC_CFG, 24, 31, 0x4)

    //Write-Register Using Field-Name
    #define  WRF_GEI_BASIC_CFG(RX_EN,TX_EN,PKT_MODE,RX_CRC_CHK,RX_CRC_RM,RX_ERR_DROP,TX_PAD_EN,TX_CRC_EN,TX_ARB,LPBK_EN,RX_PDMA_PKT_WRSV) \
                (WR_GEI_BASIC_CFG( \
                  (FLD_MWD_GEI_RX_EN(RX_EN))                                           | \
                  (FLD_MWD_GEI_TX_EN(TX_EN))                                           | \
                  (FLD_MWD_GEI_PKT_MODE(PKT_MODE))                                     | \
                  (FLD_MWD_GEI_RX_CRC_CHK(RX_CRC_CHK))                                 | \
                  (FLD_MWD_GEI_RX_CRC_RM(RX_CRC_RM))                                   | \
                  (FLD_MWD_GEI_RX_ERR_DROP(RX_ERR_DROP))                               | \
                  (FLD_MWD_GEI_TX_PAD_EN(TX_PAD_EN))                                   | \
                  (FLD_MWD_GEI_TX_CRC_EN(TX_CRC_EN))                                   | \
                  (FLD_MWD_GEI_TX_ARB(TX_ARB))                                         | \
                  (FLD_MWD_GEI_LPBK_EN(LPBK_EN))                                       | \
                  (FLD_MWD_GEI_RX_PDMA_PKT_WRSV(RX_PDMA_PKT_WRSV))                       \
                ))


#define  REG_GEI_RX_BUF_THD                                       (REG_BASE_GEI + 0x04)
    //Read/Write-Register Using Address
    #define  RD_GEI_RX_BUF_THD()                                  (REG32(REG_GEI_RX_BUF_THD))
    #define  WR_GEI_RX_BUF_THD(v)                                 (REG32(REG_GEI_RX_BUF_THD) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_RX_BUF_THD()                           (0xFFF0FFF)  
    #define  REG_WMASK_GEI_RX_BUF_THD()                           (0xFFF0FFF)

    //Field: GEI_RBUF_MAX_THD
    #define  FLD_LSB_GEI_RBUF_MAX_THD()                           (0)
    #define  FLD_MSB_GEI_RBUF_MAX_THD()                           (11)
    #define  FLD_MASK_GEI_RBUF_MAX_THD()                          (FLD_MASK(0, 11))
    #define  FLD_MWD_GEI_RBUF_MAX_THD(v)                          (FLD_MWD(0, 11, v))
    #define  FLD_MRD_GEI_RBUF_MAX_THD(v)                          (FLD_MRD(0, 11, v))
    #define  SET_GEI_RBUF_MAX_THD(v)                              OP_FLD_WR(REG_GEI_RX_BUF_THD, 0, 11, v)
    #define  GET_GEI_RBUF_MAX_THD()                               OP_FLD_RD(REG_GEI_RX_BUF_THD, 0, 11)
    #define  RST_GEI_RBUF_MAX_THD()                               OP_FLD_WR(REG_GEI_RX_BUF_THD, 0, 11, 0x800)

    //Field: GEI_PAUSE_THD
    #define  FLD_LSB_GEI_PAUSE_THD()                              (16)
    #define  FLD_MSB_GEI_PAUSE_THD()                              (27)
    #define  FLD_MASK_GEI_PAUSE_THD()                             (FLD_MASK(16, 27))
    #define  FLD_MWD_GEI_PAUSE_THD(v)                             (FLD_MWD(16, 27, v))
    #define  FLD_MRD_GEI_PAUSE_THD(v)                             (FLD_MRD(16, 27, v))
    #define  SET_GEI_PAUSE_THD(v)                                 OP_FLD_WR(REG_GEI_RX_BUF_THD, 16, 27, v)
    #define  GET_GEI_PAUSE_THD()                                  OP_FLD_RD(REG_GEI_RX_BUF_THD, 16, 27)
    #define  RST_GEI_PAUSE_THD()                                  OP_FLD_WR(REG_GEI_RX_BUF_THD, 16, 27, 0x800)

    //Write-Register Using Field-Name
    #define  WRF_GEI_RX_BUF_THD(RBUF_MAX_THD,PAUSE_THD) \
                (WR_GEI_RX_BUF_THD( \
                  (FLD_MWD_GEI_RBUF_MAX_THD(RBUF_MAX_THD))                             | \
                  (FLD_MWD_GEI_PAUSE_THD(PAUSE_THD))                                     \
                ))


#define  REG_GEI_BRDY_THD                                         (REG_BASE_GEI + 0x08)
    //Read/Write-Register Using Address
    #define  RD_GEI_BRDY_THD()                                    (REG32(REG_GEI_BRDY_THD))
    #define  WR_GEI_BRDY_THD(v)                                   (REG32(REG_GEI_BRDY_THD) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_BRDY_THD()                             (0x7F7F)  
    #define  REG_WMASK_GEI_BRDY_THD()                             (0x7F7F)

    //Field: GEI_RX_BRDY_THD
    #define  FLD_LSB_GEI_RX_BRDY_THD()                            (0)
    #define  FLD_MSB_GEI_RX_BRDY_THD()                            (6)
    #define  FLD_MASK_GEI_RX_BRDY_THD()                           (FLD_MASK(0, 6))
    #define  FLD_MWD_GEI_RX_BRDY_THD(v)                           (FLD_MWD(0, 6, v))
    #define  FLD_MRD_GEI_RX_BRDY_THD(v)                           (FLD_MRD(0, 6, v))
    #define  SET_GEI_RX_BRDY_THD(v)                               OP_FLD_WR(REG_GEI_BRDY_THD, 0, 6, v)
    #define  GET_GEI_RX_BRDY_THD()                                OP_FLD_RD(REG_GEI_BRDY_THD, 0, 6)
    #define  RST_GEI_RX_BRDY_THD()                                OP_FLD_WR(REG_GEI_BRDY_THD, 0, 6, 0x20)

    //Field: GEI_TX_BRDY_THD
    #define  FLD_LSB_GEI_TX_BRDY_THD()                            (8)
    #define  FLD_MSB_GEI_TX_BRDY_THD()                            (14)
    #define  FLD_MASK_GEI_TX_BRDY_THD()                           (FLD_MASK(8, 14))
    #define  FLD_MWD_GEI_TX_BRDY_THD(v)                           (FLD_MWD(8, 14, v))
    #define  FLD_MRD_GEI_TX_BRDY_THD(v)                           (FLD_MRD(8, 14, v))
    #define  SET_GEI_TX_BRDY_THD(v)                               OP_FLD_WR(REG_GEI_BRDY_THD, 8, 14, v)
    #define  GET_GEI_TX_BRDY_THD()                                OP_FLD_RD(REG_GEI_BRDY_THD, 8, 14)
    #define  RST_GEI_TX_BRDY_THD()                                OP_FLD_WR(REG_GEI_BRDY_THD, 8, 14, 0x20)

    //Write-Register Using Field-Name
    #define  WRF_GEI_BRDY_THD(RX_BRDY_THD,TX_BRDY_THD) \
                (WR_GEI_BRDY_THD( \
                  (FLD_MWD_GEI_RX_BRDY_THD(RX_BRDY_THD))                               | \
                  (FLD_MWD_GEI_TX_BRDY_THD(TX_BRDY_THD))                                 \
                ))


#define  REG_GEI_RX_PDMA_SADDR                                    (REG_BASE_GEI + 0x0c)
    //Read/Write-Register Using Address
    #define  RD_GEI_RX_PDMA_SADDR()                               (REG32(REG_GEI_RX_PDMA_SADDR))
    #define  WR_GEI_RX_PDMA_SADDR(v)                              (REG32(REG_GEI_RX_PDMA_SADDR) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_RX_PDMA_SADDR()                        (0xFFFFFFFF)  
    #define  REG_WMASK_GEI_RX_PDMA_SADDR()                        (0xFFFFFFFF)

    //Field: GEI_RX_PDMA_SADDR
    #define  FLD_LSB_GEI_RX_PDMA_SADDR()                          (0)
    #define  FLD_MSB_GEI_RX_PDMA_SADDR()                          (31)
    #define  FLD_MASK_GEI_RX_PDMA_SADDR()                         (FLD_MASK(0, 31))
    #define  FLD_MWD_GEI_RX_PDMA_SADDR(v)                         (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GEI_RX_PDMA_SADDR(v)                         (FLD_MRD(0, 31, v))
    #define  SET_GEI_RX_PDMA_SADDR(v)                             OP_FLD_WR_EXC(REG_GEI_RX_PDMA_SADDR, 0, 31, v)
    #define  GET_GEI_RX_PDMA_SADDR()                              OP_FLD_RD(REG_GEI_RX_PDMA_SADDR, 0, 31)
    #define  RST_GEI_RX_PDMA_SADDR()                              OP_FLD_WR_EXC(REG_GEI_RX_PDMA_SADDR, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GEI_RX_PDMA_SADDR(RX_PDMA_SADDR) \
                (WR_GEI_RX_PDMA_SADDR( \
                  (FLD_MWD_GEI_RX_PDMA_SADDR(RX_PDMA_SADDR))                             \
                ))


#define  REG_GEI_RX_PDMA_LEN                                      (REG_BASE_GEI + 0x10)
    //Read/Write-Register Using Address
    #define  RD_GEI_RX_PDMA_LEN()                                 (REG32(REG_GEI_RX_PDMA_LEN))
    #define  WR_GEI_RX_PDMA_LEN(v)                                (REG32(REG_GEI_RX_PDMA_LEN) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_RX_PDMA_LEN()                          (0xFFFFF)  
    #define  REG_WMASK_GEI_RX_PDMA_LEN()                          (0xFFFFF)

    //Field: GEI_RX_PDMA_LEN
    #define  FLD_LSB_GEI_RX_PDMA_LEN()                            (0)
    #define  FLD_MSB_GEI_RX_PDMA_LEN()                            (19)
    #define  FLD_MASK_GEI_RX_PDMA_LEN()                           (FLD_MASK(0, 19))
    #define  FLD_MWD_GEI_RX_PDMA_LEN(v)                           (FLD_MWD(0, 19, v))
    #define  FLD_MRD_GEI_RX_PDMA_LEN(v)                           (FLD_MRD(0, 19, v))
    #define  SET_GEI_RX_PDMA_LEN(v)                               OP_FLD_WR_EXC(REG_GEI_RX_PDMA_LEN, 0, 19, v)
    #define  GET_GEI_RX_PDMA_LEN()                                OP_FLD_RD(REG_GEI_RX_PDMA_LEN, 0, 19)
    #define  RST_GEI_RX_PDMA_LEN()                                OP_FLD_WR_EXC(REG_GEI_RX_PDMA_LEN, 0, 19, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GEI_RX_PDMA_LEN(RX_PDMA_LEN) \
                (WR_GEI_RX_PDMA_LEN( \
                  (FLD_MWD_GEI_RX_PDMA_LEN(RX_PDMA_LEN))                                 \
                ))


#define  REG_GEI_RX_PDMA_RD_CNT                                   (REG_BASE_GEI + 0x14)
    //Read/Write-Register Using Address
    #define  RD_GEI_RX_PDMA_RD_CNT()                              (REG32(REG_GEI_RX_PDMA_RD_CNT))
    #define  WR_GEI_RX_PDMA_RD_CNT(v)                             (REG32(REG_GEI_RX_PDMA_RD_CNT) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_RX_PDMA_RD_CNT()                       (0xFFFFF)  
    #define  REG_WMASK_GEI_RX_PDMA_RD_CNT()                       (0xFFFFF)

    //Field: GEI_RX_PDMA_RD_CNT
    #define  FLD_LSB_GEI_RX_PDMA_RD_CNT()                         (0)
    #define  FLD_MSB_GEI_RX_PDMA_RD_CNT()                         (19)
    #define  FLD_MASK_GEI_RX_PDMA_RD_CNT()                        (FLD_MASK(0, 19))
    #define  FLD_MWD_GEI_RX_PDMA_RD_CNT(v)                        (FLD_MWD(0, 19, v))
    #define  FLD_MRD_GEI_RX_PDMA_RD_CNT(v)                        (FLD_MRD(0, 19, v))
    #define  SET_GEI_RX_PDMA_RD_CNT(v)                            OP_FLD_WR_EXC(REG_GEI_RX_PDMA_RD_CNT, 0, 19, v)
    #define  GET_GEI_RX_PDMA_RD_CNT()                             OP_FLD_RD(REG_GEI_RX_PDMA_RD_CNT, 0, 19)
    #define  RST_GEI_RX_PDMA_RD_CNT()                             OP_FLD_WR_EXC(REG_GEI_RX_PDMA_RD_CNT, 0, 19, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GEI_RX_PDMA_RD_CNT(RX_PDMA_RD_CNT) \
                (WR_GEI_RX_PDMA_RD_CNT( \
                  (FLD_MWD_GEI_RX_PDMA_RD_CNT(RX_PDMA_RD_CNT))                           \
                ))


#define  REG_GEI_TX_PDMA_SADDR                                    (REG_BASE_GEI + 0x18)
    //Read/Write-Register Using Address
    #define  RD_GEI_TX_PDMA_SADDR()                               (REG32(REG_GEI_TX_PDMA_SADDR))
    #define  WR_GEI_TX_PDMA_SADDR(v)                              (REG32(REG_GEI_TX_PDMA_SADDR) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_TX_PDMA_SADDR()                        (0xFFFFFFFF)  
    #define  REG_WMASK_GEI_TX_PDMA_SADDR()                        (0xFFFFFFFF)

    //Field: GEI_TX_PDMA_SADDR
    #define  FLD_LSB_GEI_TX_PDMA_SADDR()                          (0)
    #define  FLD_MSB_GEI_TX_PDMA_SADDR()                          (31)
    #define  FLD_MASK_GEI_TX_PDMA_SADDR()                         (FLD_MASK(0, 31))
    #define  FLD_MWD_GEI_TX_PDMA_SADDR(v)                         (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GEI_TX_PDMA_SADDR(v)                         (FLD_MRD(0, 31, v))
    #define  SET_GEI_TX_PDMA_SADDR(v)                             OP_FLD_WR_EXC(REG_GEI_TX_PDMA_SADDR, 0, 31, v)
    #define  GET_GEI_TX_PDMA_SADDR()                              OP_FLD_RD(REG_GEI_TX_PDMA_SADDR, 0, 31)
    #define  RST_GEI_TX_PDMA_SADDR()                              OP_FLD_WR_EXC(REG_GEI_TX_PDMA_SADDR, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GEI_TX_PDMA_SADDR(TX_PDMA_SADDR) \
                (WR_GEI_TX_PDMA_SADDR( \
                  (FLD_MWD_GEI_TX_PDMA_SADDR(TX_PDMA_SADDR))                             \
                ))


#define  REG_GEI_TX_AHB_BUF                                       (REG_BASE_GEI + 0x1c)
    //Read/Write-Register Using Address
    #define  RD_GEI_TX_AHB_BUF()                                  (REG32(REG_GEI_TX_AHB_BUF))
    #define  WR_GEI_TX_AHB_BUF(v)                                 (REG32(REG_GEI_TX_AHB_BUF) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_TX_AHB_BUF()                           (0x7FF03FF)  
    #define  REG_WMASK_GEI_TX_AHB_BUF()                           (0x7FF03FF)

    //Field: GEI_AHB_TX_BUF_SADDR
    #define  FLD_LSB_GEI_AHB_TX_BUF_SADDR()                       (0)
    #define  FLD_MSB_GEI_AHB_TX_BUF_SADDR()                       (9)
    #define  FLD_MASK_GEI_AHB_TX_BUF_SADDR()                      (FLD_MASK(0, 9))
    #define  FLD_MWD_GEI_AHB_TX_BUF_SADDR(v)                      (FLD_MWD(0, 9, v))
    #define  FLD_MRD_GEI_AHB_TX_BUF_SADDR(v)                      (FLD_MRD(0, 9, v))
    #define  SET_GEI_AHB_TX_BUF_SADDR(v)                          OP_FLD_WR(REG_GEI_TX_AHB_BUF, 0, 9, v)
    #define  GET_GEI_AHB_TX_BUF_SADDR()                           OP_FLD_RD(REG_GEI_TX_AHB_BUF, 0, 9)
    #define  RST_GEI_AHB_TX_BUF_SADDR()                           OP_FLD_WR(REG_GEI_TX_AHB_BUF, 0, 9, 0x0)

    //Field: GEI_AHB_TX_BUF_LEN
    #define  FLD_LSB_GEI_AHB_TX_BUF_LEN()                         (16)
    #define  FLD_MSB_GEI_AHB_TX_BUF_LEN()                         (26)
    #define  FLD_MASK_GEI_AHB_TX_BUF_LEN()                        (FLD_MASK(16, 26))
    #define  FLD_MWD_GEI_AHB_TX_BUF_LEN(v)                        (FLD_MWD(16, 26, v))
    #define  FLD_MRD_GEI_AHB_TX_BUF_LEN(v)                        (FLD_MRD(16, 26, v))
    #define  SET_GEI_AHB_TX_BUF_LEN(v)                            OP_FLD_WR(REG_GEI_TX_AHB_BUF, 16, 26, v)
    #define  GET_GEI_AHB_TX_BUF_LEN()                             OP_FLD_RD(REG_GEI_TX_AHB_BUF, 16, 26)
    #define  RST_GEI_AHB_TX_BUF_LEN()                             OP_FLD_WR(REG_GEI_TX_AHB_BUF, 16, 26, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GEI_TX_AHB_BUF(AHB_TX_BUF_SADDR,AHB_TX_BUF_LEN) \
                (WR_GEI_TX_AHB_BUF( \
                  (FLD_MWD_GEI_AHB_TX_BUF_SADDR(AHB_TX_BUF_SADDR))                     | \
                  (FLD_MWD_GEI_AHB_TX_BUF_LEN(AHB_TX_BUF_LEN))                           \
                ))


#define  REG_GEI_TX_PDMA_BUF                                      (REG_BASE_GEI + 0x20)
    //Read/Write-Register Using Address
    #define  RD_GEI_TX_PDMA_BUF()                                 (REG32(REG_GEI_TX_PDMA_BUF))
    #define  WR_GEI_TX_PDMA_BUF(v)                                (REG32(REG_GEI_TX_PDMA_BUF) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_TX_PDMA_BUF()                          (0x7FF03FF)  
    #define  REG_WMASK_GEI_TX_PDMA_BUF()                          (0x7FF03FF)

    //Field: GEI_PDMA_TX_BUF_SADDR
    #define  FLD_LSB_GEI_PDMA_TX_BUF_SADDR()                      (0)
    #define  FLD_MSB_GEI_PDMA_TX_BUF_SADDR()                      (9)
    #define  FLD_MASK_GEI_PDMA_TX_BUF_SADDR()                     (FLD_MASK(0, 9))
    #define  FLD_MWD_GEI_PDMA_TX_BUF_SADDR(v)                     (FLD_MWD(0, 9, v))
    #define  FLD_MRD_GEI_PDMA_TX_BUF_SADDR(v)                     (FLD_MRD(0, 9, v))
    #define  SET_GEI_PDMA_TX_BUF_SADDR(v)                         OP_FLD_WR(REG_GEI_TX_PDMA_BUF, 0, 9, v)
    #define  GET_GEI_PDMA_TX_BUF_SADDR()                          OP_FLD_RD(REG_GEI_TX_PDMA_BUF, 0, 9)
    #define  RST_GEI_PDMA_TX_BUF_SADDR()                          OP_FLD_WR(REG_GEI_TX_PDMA_BUF, 0, 9, 0x0)

    //Field: GEI_PDMA_TX_BUF_LEN
    #define  FLD_LSB_GEI_PDMA_TX_BUF_LEN()                        (16)
    #define  FLD_MSB_GEI_PDMA_TX_BUF_LEN()                        (26)
    #define  FLD_MASK_GEI_PDMA_TX_BUF_LEN()                       (FLD_MASK(16, 26))
    #define  FLD_MWD_GEI_PDMA_TX_BUF_LEN(v)                       (FLD_MWD(16, 26, v))
    #define  FLD_MRD_GEI_PDMA_TX_BUF_LEN(v)                       (FLD_MRD(16, 26, v))
    #define  SET_GEI_PDMA_TX_BUF_LEN(v)                           OP_FLD_WR(REG_GEI_TX_PDMA_BUF, 16, 26, v)
    #define  GET_GEI_PDMA_TX_BUF_LEN()                            OP_FLD_RD(REG_GEI_TX_PDMA_BUF, 16, 26)
    #define  RST_GEI_PDMA_TX_BUF_LEN()                            OP_FLD_WR(REG_GEI_TX_PDMA_BUF, 16, 26, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GEI_TX_PDMA_BUF(PDMA_TX_BUF_SADDR,PDMA_TX_BUF_LEN) \
                (WR_GEI_TX_PDMA_BUF( \
                  (FLD_MWD_GEI_PDMA_TX_BUF_SADDR(PDMA_TX_BUF_SADDR))                   | \
                  (FLD_MWD_GEI_PDMA_TX_BUF_LEN(PDMA_TX_BUF_LEN))                         \
                ))


#define  REG_GEI_TX_PDMA_INFO_HLEN                                (REG_BASE_GEI + 0x24)
    //Read/Write-Register Using Address
    #define  RD_GEI_TX_PDMA_INFO_HLEN()                           (REG32(REG_GEI_TX_PDMA_INFO_HLEN))
    #define  WR_GEI_TX_PDMA_INFO_HLEN(v)                          (REG32(REG_GEI_TX_PDMA_INFO_HLEN) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_TX_PDMA_INFO_HLEN()                    (0x7F)  
    #define  REG_WMASK_GEI_TX_PDMA_INFO_HLEN()                    (0x7F)

    //Field: GEI_TX_PDMA_INFO_HLEN
    #define  FLD_LSB_GEI_TX_PDMA_INFO_HLEN()                      (0)
    #define  FLD_MSB_GEI_TX_PDMA_INFO_HLEN()                      (6)
    #define  FLD_MASK_GEI_TX_PDMA_INFO_HLEN()                     (FLD_MASK(0, 6))
    #define  FLD_MWD_GEI_TX_PDMA_INFO_HLEN(v)                     (FLD_MWD(0, 6, v))
    #define  FLD_MRD_GEI_TX_PDMA_INFO_HLEN(v)                     (FLD_MRD(0, 6, v))
    #define  SET_GEI_TX_PDMA_INFO_HLEN(v)                         OP_FLD_WR_EXC(REG_GEI_TX_PDMA_INFO_HLEN, 0, 6, v)
    #define  GET_GEI_TX_PDMA_INFO_HLEN()                          OP_FLD_RD(REG_GEI_TX_PDMA_INFO_HLEN, 0, 6)
    #define  RST_GEI_TX_PDMA_INFO_HLEN()                          OP_FLD_WR_EXC(REG_GEI_TX_PDMA_INFO_HLEN, 0, 6, 0x20)

    //Write-Register Using Field-Name
    #define  WRF_GEI_TX_PDMA_INFO_HLEN(TX_PDMA_INFO_HLEN) \
                (WR_GEI_TX_PDMA_INFO_HLEN( \
                  (FLD_MWD_GEI_TX_PDMA_INFO_HLEN(TX_PDMA_INFO_HLEN))                     \
                ))


#define  REG_GEI_PDMA_INTR_NUM                                    (REG_BASE_GEI + 0x28)
    //Read/Write-Register Using Address
    #define  RD_GEI_PDMA_INTR_NUM()                               (REG32(REG_GEI_PDMA_INTR_NUM))
    #define  WR_GEI_PDMA_INTR_NUM(v)                              (REG32(REG_GEI_PDMA_INTR_NUM) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_PDMA_INTR_NUM()                        (0x7F7F00FF)  
    #define  REG_WMASK_GEI_PDMA_INTR_NUM()                        (0x7F7F00FF)

    //Field: GEI_RX_PDMA_INTR_NUM
    #define  FLD_LSB_GEI_RX_PDMA_INTR_NUM()                       (0)
    #define  FLD_MSB_GEI_RX_PDMA_INTR_NUM()                       (7)
    #define  FLD_MASK_GEI_RX_PDMA_INTR_NUM()                      (FLD_MASK(0, 7))
    #define  FLD_MWD_GEI_RX_PDMA_INTR_NUM(v)                      (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GEI_RX_PDMA_INTR_NUM(v)                      (FLD_MRD(0, 7, v))
    #define  SET_GEI_RX_PDMA_INTR_NUM(v)                          OP_FLD_WR(REG_GEI_PDMA_INTR_NUM, 0, 7, v)
    #define  GET_GEI_RX_PDMA_INTR_NUM()                           OP_FLD_RD(REG_GEI_PDMA_INTR_NUM, 0, 7)
    #define  RST_GEI_RX_PDMA_INTR_NUM()                           OP_FLD_WR(REG_GEI_PDMA_INTR_NUM, 0, 7, 0x5)

    //Field: GEI_TX_PDMA_INTR_HNUM
    #define  FLD_LSB_GEI_TX_PDMA_INTR_HNUM()                      (16)
    #define  FLD_MSB_GEI_TX_PDMA_INTR_HNUM()                      (22)
    #define  FLD_MASK_GEI_TX_PDMA_INTR_HNUM()                     (FLD_MASK(16, 22))
    #define  FLD_MWD_GEI_TX_PDMA_INTR_HNUM(v)                     (FLD_MWD(16, 22, v))
    #define  FLD_MRD_GEI_TX_PDMA_INTR_HNUM(v)                     (FLD_MRD(16, 22, v))
    #define  SET_GEI_TX_PDMA_INTR_HNUM(v)                         OP_FLD_WR(REG_GEI_PDMA_INTR_NUM, 16, 22, v)
    #define  GET_GEI_TX_PDMA_INTR_HNUM()                          OP_FLD_RD(REG_GEI_PDMA_INTR_NUM, 16, 22)
    #define  RST_GEI_TX_PDMA_INTR_HNUM()                          OP_FLD_WR(REG_GEI_PDMA_INTR_NUM, 16, 22, 0x1)

    //Field: GEI_TX_PDMA_INTR_LNUM
    #define  FLD_LSB_GEI_TX_PDMA_INTR_LNUM()                      (24)
    #define  FLD_MSB_GEI_TX_PDMA_INTR_LNUM()                      (30)
    #define  FLD_MASK_GEI_TX_PDMA_INTR_LNUM()                     (FLD_MASK(24, 30))
    #define  FLD_MWD_GEI_TX_PDMA_INTR_LNUM(v)                     (FLD_MWD(24, 30, v))
    #define  FLD_MRD_GEI_TX_PDMA_INTR_LNUM(v)                     (FLD_MRD(24, 30, v))
    #define  SET_GEI_TX_PDMA_INTR_LNUM(v)                         OP_FLD_WR(REG_GEI_PDMA_INTR_NUM, 24, 30, v)
    #define  GET_GEI_TX_PDMA_INTR_LNUM()                          OP_FLD_RD(REG_GEI_PDMA_INTR_NUM, 24, 30)
    #define  RST_GEI_TX_PDMA_INTR_LNUM()                          OP_FLD_WR(REG_GEI_PDMA_INTR_NUM, 24, 30, 0x1)

    //Write-Register Using Field-Name
    #define  WRF_GEI_PDMA_INTR_NUM(RX_PDMA_INTR_NUM,TX_PDMA_INTR_HNUM,TX_PDMA_INTR_LNUM) \
                (WR_GEI_PDMA_INTR_NUM( \
                  (FLD_MWD_GEI_RX_PDMA_INTR_NUM(RX_PDMA_INTR_NUM))                     | \
                  (FLD_MWD_GEI_TX_PDMA_INTR_HNUM(TX_PDMA_INTR_HNUM))                   | \
                  (FLD_MWD_GEI_TX_PDMA_INTR_LNUM(TX_PDMA_INTR_LNUM))                     \
                ))


#define  REG_GEI_RX_PDMA_INTR_TIMER                               (REG_BASE_GEI + 0x2c)
    //Read/Write-Register Using Address
    #define  RD_GEI_RX_PDMA_INTR_TIMER()                          (REG32(REG_GEI_RX_PDMA_INTR_TIMER))
    #define  WR_GEI_RX_PDMA_INTR_TIMER(v)                         (REG32(REG_GEI_RX_PDMA_INTR_TIMER) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_RX_PDMA_INTR_TIMER()                   (0xFFFFFFFF)  
    #define  REG_WMASK_GEI_RX_PDMA_INTR_TIMER()                   (0xFFFFFFFF)

    //Field: GEI_RX_PDMA_INTR_TIMER
    #define  FLD_LSB_GEI_RX_PDMA_INTR_TIMER()                     (0)
    #define  FLD_MSB_GEI_RX_PDMA_INTR_TIMER()                     (31)
    #define  FLD_MASK_GEI_RX_PDMA_INTR_TIMER()                    (FLD_MASK(0, 31))
    #define  FLD_MWD_GEI_RX_PDMA_INTR_TIMER(v)                    (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GEI_RX_PDMA_INTR_TIMER(v)                    (FLD_MRD(0, 31, v))
    #define  SET_GEI_RX_PDMA_INTR_TIMER(v)                        OP_FLD_WR_EXC(REG_GEI_RX_PDMA_INTR_TIMER, 0, 31, v)
    #define  GET_GEI_RX_PDMA_INTR_TIMER()                         OP_FLD_RD(REG_GEI_RX_PDMA_INTR_TIMER, 0, 31)
    #define  RST_GEI_RX_PDMA_INTR_TIMER()                         OP_FLD_WR_EXC(REG_GEI_RX_PDMA_INTR_TIMER, 0, 31, 0x10000)

    //Write-Register Using Field-Name
    #define  WRF_GEI_RX_PDMA_INTR_TIMER(RX_PDMA_INTR_TIMER) \
                (WR_GEI_RX_PDMA_INTR_TIMER( \
                  (FLD_MWD_GEI_RX_PDMA_INTR_TIMER(RX_PDMA_INTR_TIMER))                   \
                ))


#define  REG_GEI_TX_PKT_INFO_CHK                                  (REG_BASE_GEI + 0x30)
    //Read/Write-Register Using Address
    #define  RD_GEI_TX_PKT_INFO_CHK()                             (REG32(REG_GEI_TX_PKT_INFO_CHK))
    #define  WR_GEI_TX_PKT_INFO_CHK(v)                            (REG32(REG_GEI_TX_PKT_INFO_CHK) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_TX_PKT_INFO_CHK()                      (0x8FFF8FFF)  
    #define  REG_WMASK_GEI_TX_PKT_INFO_CHK()                      (0x8FFF8FFF)

    //Field: GEI_TX_PKT_MIN_BNUM
    #define  FLD_LSB_GEI_TX_PKT_MIN_BNUM()                        (0)
    #define  FLD_MSB_GEI_TX_PKT_MIN_BNUM()                        (11)
    #define  FLD_MASK_GEI_TX_PKT_MIN_BNUM()                       (FLD_MASK(0, 11))
    #define  FLD_MWD_GEI_TX_PKT_MIN_BNUM(v)                       (FLD_MWD(0, 11, v))
    #define  FLD_MRD_GEI_TX_PKT_MIN_BNUM(v)                       (FLD_MRD(0, 11, v))
    #define  SET_GEI_TX_PKT_MIN_BNUM(v)                           OP_FLD_WR(REG_GEI_TX_PKT_INFO_CHK, 0, 11, v)
    #define  GET_GEI_TX_PKT_MIN_BNUM()                            OP_FLD_RD(REG_GEI_TX_PKT_INFO_CHK, 0, 11)
    #define  RST_GEI_TX_PKT_MIN_BNUM()                            OP_FLD_WR(REG_GEI_TX_PKT_INFO_CHK, 0, 11, 0x30)

    //Field: GEI_TX_PKT_MIN_DROP
    #define  FLD_LSB_GEI_TX_PKT_MIN_DROP()                        (15)
    #define  FLD_MSB_GEI_TX_PKT_MIN_DROP()                        (15)
    #define  FLD_MASK_GEI_TX_PKT_MIN_DROP()                       (FLD_MASK(15, 15))
    #define  FLD_MWD_GEI_TX_PKT_MIN_DROP(v)                       (FLD_MWD(15, 15, v))
    #define  FLD_MRD_GEI_TX_PKT_MIN_DROP(v)                       (FLD_MRD(15, 15, v))
    #define  SET_GEI_TX_PKT_MIN_DROP(v)                           OP_FLD_WR(REG_GEI_TX_PKT_INFO_CHK, 15, 15, v)
    #define  GET_GEI_TX_PKT_MIN_DROP()                            OP_FLD_RD(REG_GEI_TX_PKT_INFO_CHK, 15, 15)
    #define  RST_GEI_TX_PKT_MIN_DROP()                            OP_FLD_WR(REG_GEI_TX_PKT_INFO_CHK, 15, 15, 0x0)

    //Field: GEI_TX_PKT_MAX_BNUM
    #define  FLD_LSB_GEI_TX_PKT_MAX_BNUM()                        (16)
    #define  FLD_MSB_GEI_TX_PKT_MAX_BNUM()                        (27)
    #define  FLD_MASK_GEI_TX_PKT_MAX_BNUM()                       (FLD_MASK(16, 27))
    #define  FLD_MWD_GEI_TX_PKT_MAX_BNUM(v)                       (FLD_MWD(16, 27, v))
    #define  FLD_MRD_GEI_TX_PKT_MAX_BNUM(v)                       (FLD_MRD(16, 27, v))
    #define  SET_GEI_TX_PKT_MAX_BNUM(v)                           OP_FLD_WR(REG_GEI_TX_PKT_INFO_CHK, 16, 27, v)
    #define  GET_GEI_TX_PKT_MAX_BNUM()                            OP_FLD_RD(REG_GEI_TX_PKT_INFO_CHK, 16, 27)
    #define  RST_GEI_TX_PKT_MAX_BNUM()                            OP_FLD_WR(REG_GEI_TX_PKT_INFO_CHK, 16, 27, 0x600)

    //Field: GEI_TX_PKT_MAX_DROP
    #define  FLD_LSB_GEI_TX_PKT_MAX_DROP()                        (31)
    #define  FLD_MSB_GEI_TX_PKT_MAX_DROP()                        (31)
    #define  FLD_MASK_GEI_TX_PKT_MAX_DROP()                       (FLD_MASK(31, 31))
    #define  FLD_MWD_GEI_TX_PKT_MAX_DROP(v)                       (FLD_MWD(31, 31, v))
    #define  FLD_MRD_GEI_TX_PKT_MAX_DROP(v)                       (FLD_MRD(31, 31, v))
    #define  SET_GEI_TX_PKT_MAX_DROP(v)                           OP_FLD_WR(REG_GEI_TX_PKT_INFO_CHK, 31, 31, v)
    #define  GET_GEI_TX_PKT_MAX_DROP()                            OP_FLD_RD(REG_GEI_TX_PKT_INFO_CHK, 31, 31)
    #define  RST_GEI_TX_PKT_MAX_DROP()                            OP_FLD_WR(REG_GEI_TX_PKT_INFO_CHK, 31, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GEI_TX_PKT_INFO_CHK(TX_PKT_MIN_BNUM,TX_PKT_MIN_DROP,TX_PKT_MAX_BNUM,TX_PKT_MAX_DROP) \
                (WR_GEI_TX_PKT_INFO_CHK( \
                  (FLD_MWD_GEI_TX_PKT_MIN_BNUM(TX_PKT_MIN_BNUM))                       | \
                  (FLD_MWD_GEI_TX_PKT_MIN_DROP(TX_PKT_MIN_DROP))                       | \
                  (FLD_MWD_GEI_TX_PKT_MAX_BNUM(TX_PKT_MAX_BNUM))                       | \
                  (FLD_MWD_GEI_TX_PKT_MAX_DROP(TX_PKT_MAX_DROP))                         \
                ))


#define  REG_GEI_INTR_EN                                          (REG_BASE_GEI + 0x34)
    //Read/Write-Register Using Address
    #define  RD_GEI_INTR_EN()                                     (REG32(REG_GEI_INTR_EN))
    #define  WR_GEI_INTR_EN(v)                                    (REG32(REG_GEI_INTR_EN) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_INTR_EN()                              (0x77F)  
    #define  REG_WMASK_GEI_INTR_EN()                              (0x77F)

    //Field: GEI_AHB_RX_PKT_RDY_INTR_EN
    #define  FLD_LSB_GEI_AHB_RX_PKT_RDY_INTR_EN()                 (0)
    #define  FLD_MSB_GEI_AHB_RX_PKT_RDY_INTR_EN()                 (0)
    #define  FLD_MASK_GEI_AHB_RX_PKT_RDY_INTR_EN()                (FLD_MASK(0, 0))
    #define  FLD_MWD_GEI_AHB_RX_PKT_RDY_INTR_EN(v)                (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GEI_AHB_RX_PKT_RDY_INTR_EN(v)                (FLD_MRD(0, 0, v))
    #define  SET_GEI_AHB_RX_PKT_RDY_INTR_EN(v)                    OP_FLD_WR(REG_GEI_INTR_EN, 0, 0, v)
    #define  GET_GEI_AHB_RX_PKT_RDY_INTR_EN()                     OP_FLD_RD(REG_GEI_INTR_EN, 0, 0)
    #define  RST_GEI_AHB_RX_PKT_RDY_INTR_EN()                     OP_FLD_WR(REG_GEI_INTR_EN, 0, 0, 0x0)

    //Field: GEI_PDMA_RX_PKT_DONE_INTR_EN
    #define  FLD_LSB_GEI_PDMA_RX_PKT_DONE_INTR_EN()               (1)
    #define  FLD_MSB_GEI_PDMA_RX_PKT_DONE_INTR_EN()               (1)
    #define  FLD_MASK_GEI_PDMA_RX_PKT_DONE_INTR_EN()              (FLD_MASK(1, 1))
    #define  FLD_MWD_GEI_PDMA_RX_PKT_DONE_INTR_EN(v)              (FLD_MWD(1, 1, v))
    #define  FLD_MRD_GEI_PDMA_RX_PKT_DONE_INTR_EN(v)              (FLD_MRD(1, 1, v))
    #define  SET_GEI_PDMA_RX_PKT_DONE_INTR_EN(v)                  OP_FLD_WR(REG_GEI_INTR_EN, 1, 1, v)
    #define  GET_GEI_PDMA_RX_PKT_DONE_INTR_EN()                   OP_FLD_RD(REG_GEI_INTR_EN, 1, 1)
    #define  RST_GEI_PDMA_RX_PKT_DONE_INTR_EN()                   OP_FLD_WR(REG_GEI_INTR_EN, 1, 1, 0x0)

    //Field: GEI_PDMA_RX_PKT_TO_INTR_EN
    #define  FLD_LSB_GEI_PDMA_RX_PKT_TO_INTR_EN()                 (2)
    #define  FLD_MSB_GEI_PDMA_RX_PKT_TO_INTR_EN()                 (2)
    #define  FLD_MASK_GEI_PDMA_RX_PKT_TO_INTR_EN()                (FLD_MASK(2, 2))
    #define  FLD_MWD_GEI_PDMA_RX_PKT_TO_INTR_EN(v)                (FLD_MWD(2, 2, v))
    #define  FLD_MRD_GEI_PDMA_RX_PKT_TO_INTR_EN(v)                (FLD_MRD(2, 2, v))
    #define  SET_GEI_PDMA_RX_PKT_TO_INTR_EN(v)                    OP_FLD_WR(REG_GEI_INTR_EN, 2, 2, v)
    #define  GET_GEI_PDMA_RX_PKT_TO_INTR_EN()                     OP_FLD_RD(REG_GEI_INTR_EN, 2, 2)
    #define  RST_GEI_PDMA_RX_PKT_TO_INTR_EN()                     OP_FLD_WR(REG_GEI_INTR_EN, 2, 2, 0x0)

    //Field: GEI_PDMA_TX_PKT_DONE_INTR_EN
    #define  FLD_LSB_GEI_PDMA_TX_PKT_DONE_INTR_EN()               (3)
    #define  FLD_MSB_GEI_PDMA_TX_PKT_DONE_INTR_EN()               (3)
    #define  FLD_MASK_GEI_PDMA_TX_PKT_DONE_INTR_EN()              (FLD_MASK(3, 3))
    #define  FLD_MWD_GEI_PDMA_TX_PKT_DONE_INTR_EN(v)              (FLD_MWD(3, 3, v))
    #define  FLD_MRD_GEI_PDMA_TX_PKT_DONE_INTR_EN(v)              (FLD_MRD(3, 3, v))
    #define  SET_GEI_PDMA_TX_PKT_DONE_INTR_EN(v)                  OP_FLD_WR(REG_GEI_INTR_EN, 3, 3, v)
    #define  GET_GEI_PDMA_TX_PKT_DONE_INTR_EN()                   OP_FLD_RD(REG_GEI_INTR_EN, 3, 3)
    #define  RST_GEI_PDMA_TX_PKT_DONE_INTR_EN()                   OP_FLD_WR(REG_GEI_INTR_EN, 3, 3, 0x0)

    //Field: GEI_AHB_TX_PKT_DONE_INTR_EN
    #define  FLD_LSB_GEI_AHB_TX_PKT_DONE_INTR_EN()                (4)
    #define  FLD_MSB_GEI_AHB_TX_PKT_DONE_INTR_EN()                (4)
    #define  FLD_MASK_GEI_AHB_TX_PKT_DONE_INTR_EN()               (FLD_MASK(4, 4))
    #define  FLD_MWD_GEI_AHB_TX_PKT_DONE_INTR_EN(v)               (FLD_MWD(4, 4, v))
    #define  FLD_MRD_GEI_AHB_TX_PKT_DONE_INTR_EN(v)               (FLD_MRD(4, 4, v))
    #define  SET_GEI_AHB_TX_PKT_DONE_INTR_EN(v)                   OP_FLD_WR(REG_GEI_INTR_EN, 4, 4, v)
    #define  GET_GEI_AHB_TX_PKT_DONE_INTR_EN()                    OP_FLD_RD(REG_GEI_INTR_EN, 4, 4)
    #define  RST_GEI_AHB_TX_PKT_DONE_INTR_EN()                    OP_FLD_WR(REG_GEI_INTR_EN, 4, 4, 0x0)

    //Field: GEI_AHB_TX_EOP_INTR_EN
    #define  FLD_LSB_GEI_AHB_TX_EOP_INTR_EN()                     (5)
    #define  FLD_MSB_GEI_AHB_TX_EOP_INTR_EN()                     (5)
    #define  FLD_MASK_GEI_AHB_TX_EOP_INTR_EN()                    (FLD_MASK(5, 5))
    #define  FLD_MWD_GEI_AHB_TX_EOP_INTR_EN(v)                    (FLD_MWD(5, 5, v))
    #define  FLD_MRD_GEI_AHB_TX_EOP_INTR_EN(v)                    (FLD_MRD(5, 5, v))
    #define  SET_GEI_AHB_TX_EOP_INTR_EN(v)                        OP_FLD_WR(REG_GEI_INTR_EN, 5, 5, v)
    #define  GET_GEI_AHB_TX_EOP_INTR_EN()                         OP_FLD_RD(REG_GEI_INTR_EN, 5, 5)
    #define  RST_GEI_AHB_TX_EOP_INTR_EN()                         OP_FLD_WR(REG_GEI_INTR_EN, 5, 5, 0x0)

    //Field: GEI_PDMA_TX_EOP_INTR_EN
    #define  FLD_LSB_GEI_PDMA_TX_EOP_INTR_EN()                    (6)
    #define  FLD_MSB_GEI_PDMA_TX_EOP_INTR_EN()                    (6)
    #define  FLD_MASK_GEI_PDMA_TX_EOP_INTR_EN()                   (FLD_MASK(6, 6))
    #define  FLD_MWD_GEI_PDMA_TX_EOP_INTR_EN(v)                   (FLD_MWD(6, 6, v))
    #define  FLD_MRD_GEI_PDMA_TX_EOP_INTR_EN(v)                   (FLD_MRD(6, 6, v))
    #define  SET_GEI_PDMA_TX_EOP_INTR_EN(v)                       OP_FLD_WR(REG_GEI_INTR_EN, 6, 6, v)
    #define  GET_GEI_PDMA_TX_EOP_INTR_EN()                        OP_FLD_RD(REG_GEI_INTR_EN, 6, 6)
    #define  RST_GEI_PDMA_TX_EOP_INTR_EN()                        OP_FLD_WR(REG_GEI_INTR_EN, 6, 6, 0x0)

    //Field: GEI_PDMA_ERR_INTR_EN
    #define  FLD_LSB_GEI_PDMA_ERR_INTR_EN()                       (8)
    #define  FLD_MSB_GEI_PDMA_ERR_INTR_EN()                       (8)
    #define  FLD_MASK_GEI_PDMA_ERR_INTR_EN()                      (FLD_MASK(8, 8))
    #define  FLD_MWD_GEI_PDMA_ERR_INTR_EN(v)                      (FLD_MWD(8, 8, v))
    #define  FLD_MRD_GEI_PDMA_ERR_INTR_EN(v)                      (FLD_MRD(8, 8, v))
    #define  SET_GEI_PDMA_ERR_INTR_EN(v)                          OP_FLD_WR(REG_GEI_INTR_EN, 8, 8, v)
    #define  GET_GEI_PDMA_ERR_INTR_EN()                           OP_FLD_RD(REG_GEI_INTR_EN, 8, 8)
    #define  RST_GEI_PDMA_ERR_INTR_EN()                           OP_FLD_WR(REG_GEI_INTR_EN, 8, 8, 0x0)

    //Field: GEI_PDMA_BBUF_WERR_INTR_EN
    #define  FLD_LSB_GEI_PDMA_BBUF_WERR_INTR_EN()                 (9)
    #define  FLD_MSB_GEI_PDMA_BBUF_WERR_INTR_EN()                 (9)
    #define  FLD_MASK_GEI_PDMA_BBUF_WERR_INTR_EN()                (FLD_MASK(9, 9))
    #define  FLD_MWD_GEI_PDMA_BBUF_WERR_INTR_EN(v)                (FLD_MWD(9, 9, v))
    #define  FLD_MRD_GEI_PDMA_BBUF_WERR_INTR_EN(v)                (FLD_MRD(9, 9, v))
    #define  SET_GEI_PDMA_BBUF_WERR_INTR_EN(v)                    OP_FLD_WR(REG_GEI_INTR_EN, 9, 9, v)
    #define  GET_GEI_PDMA_BBUF_WERR_INTR_EN()                     OP_FLD_RD(REG_GEI_INTR_EN, 9, 9)
    #define  RST_GEI_PDMA_BBUF_WERR_INTR_EN()                     OP_FLD_WR(REG_GEI_INTR_EN, 9, 9, 0x0)

    //Field: GEI_PDMA_BBUF_RERR_INTR_EN
    #define  FLD_LSB_GEI_PDMA_BBUF_RERR_INTR_EN()                 (10)
    #define  FLD_MSB_GEI_PDMA_BBUF_RERR_INTR_EN()                 (10)
    #define  FLD_MASK_GEI_PDMA_BBUF_RERR_INTR_EN()                (FLD_MASK(10, 10))
    #define  FLD_MWD_GEI_PDMA_BBUF_RERR_INTR_EN(v)                (FLD_MWD(10, 10, v))
    #define  FLD_MRD_GEI_PDMA_BBUF_RERR_INTR_EN(v)                (FLD_MRD(10, 10, v))
    #define  SET_GEI_PDMA_BBUF_RERR_INTR_EN(v)                    OP_FLD_WR(REG_GEI_INTR_EN, 10, 10, v)
    #define  GET_GEI_PDMA_BBUF_RERR_INTR_EN()                     OP_FLD_RD(REG_GEI_INTR_EN, 10, 10)
    #define  RST_GEI_PDMA_BBUF_RERR_INTR_EN()                     OP_FLD_WR(REG_GEI_INTR_EN, 10, 10, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GEI_INTR_EN(AHB_RX_PKT_RDY_INTR_EN,PDMA_RX_PKT_DONE_INTR_EN,PDMA_RX_PKT_TO_INTR_EN,PDMA_TX_PKT_DONE_INTR_EN,AHB_TX_PKT_DONE_INTR_EN,AHB_TX_EOP_INTR_EN,PDMA_TX_EOP_INTR_EN,PDMA_ERR_INTR_EN,PDMA_BBUF_WERR_INTR_EN,PDMA_BBUF_RERR_INTR_EN) \
                (WR_GEI_INTR_EN( \
                  (FLD_MWD_GEI_AHB_RX_PKT_RDY_INTR_EN(AHB_RX_PKT_RDY_INTR_EN))         | \
                  (FLD_MWD_GEI_PDMA_RX_PKT_DONE_INTR_EN(PDMA_RX_PKT_DONE_INTR_EN))     | \
                  (FLD_MWD_GEI_PDMA_RX_PKT_TO_INTR_EN(PDMA_RX_PKT_TO_INTR_EN))         | \
                  (FLD_MWD_GEI_PDMA_TX_PKT_DONE_INTR_EN(PDMA_TX_PKT_DONE_INTR_EN))     | \
                  (FLD_MWD_GEI_AHB_TX_PKT_DONE_INTR_EN(AHB_TX_PKT_DONE_INTR_EN))       | \
                  (FLD_MWD_GEI_AHB_TX_EOP_INTR_EN(AHB_TX_EOP_INTR_EN))                 | \
                  (FLD_MWD_GEI_PDMA_TX_EOP_INTR_EN(PDMA_TX_EOP_INTR_EN))               | \
                  (FLD_MWD_GEI_PDMA_ERR_INTR_EN(PDMA_ERR_INTR_EN))                     | \
                  (FLD_MWD_GEI_PDMA_BBUF_WERR_INTR_EN(PDMA_BBUF_WERR_INTR_EN))         | \
                  (FLD_MWD_GEI_PDMA_BBUF_RERR_INTR_EN(PDMA_BBUF_RERR_INTR_EN))           \
                ))


#define  REG_GEI_PDMA                                             (REG_BASE_GEI + 0x38)
    //Read/Write-Register Using Address
    #define  RD_GEI_PDMA()                                        (REG32(REG_GEI_PDMA))
    #define  WR_GEI_PDMA(v)                                       (REG32(REG_GEI_PDMA) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_PDMA()                                 (0x7F7F007F)  
    #define  REG_WMASK_GEI_PDMA()                                 (0x7F7F007F)

    //Field: GEI_PDMA_BL
    #define  FLD_LSB_GEI_PDMA_BL()                                (0)
    #define  FLD_MSB_GEI_PDMA_BL()                                (6)
    #define  FLD_MASK_GEI_PDMA_BL()                               (FLD_MASK(0, 6))
    #define  FLD_MWD_GEI_PDMA_BL(v)                               (FLD_MWD(0, 6, v))
    #define  FLD_MRD_GEI_PDMA_BL(v)                               (FLD_MRD(0, 6, v))
    #define  SET_GEI_PDMA_BL(v)                                   OP_FLD_WR(REG_GEI_PDMA, 0, 6, v)
    #define  GET_GEI_PDMA_BL()                                    OP_FLD_RD(REG_GEI_PDMA, 0, 6)
    #define  RST_GEI_PDMA_BL()                                    OP_FLD_WR(REG_GEI_PDMA, 0, 6, 0x20)

    //Field: GEI_PDMA_WBURST_THD
    #define  FLD_LSB_GEI_PDMA_WBURST_THD()                        (16)
    #define  FLD_MSB_GEI_PDMA_WBURST_THD()                        (22)
    #define  FLD_MASK_GEI_PDMA_WBURST_THD()                       (FLD_MASK(16, 22))
    #define  FLD_MWD_GEI_PDMA_WBURST_THD(v)                       (FLD_MWD(16, 22, v))
    #define  FLD_MRD_GEI_PDMA_WBURST_THD(v)                       (FLD_MRD(16, 22, v))
    #define  SET_GEI_PDMA_WBURST_THD(v)                           OP_FLD_WR(REG_GEI_PDMA, 16, 22, v)
    #define  GET_GEI_PDMA_WBURST_THD()                            OP_FLD_RD(REG_GEI_PDMA, 16, 22)
    #define  RST_GEI_PDMA_WBURST_THD()                            OP_FLD_WR(REG_GEI_PDMA, 16, 22, 0x20)

    //Field: GEI_PDMA_RBURST_THD
    #define  FLD_LSB_GEI_PDMA_RBURST_THD()                        (24)
    #define  FLD_MSB_GEI_PDMA_RBURST_THD()                        (30)
    #define  FLD_MASK_GEI_PDMA_RBURST_THD()                       (FLD_MASK(24, 30))
    #define  FLD_MWD_GEI_PDMA_RBURST_THD(v)                       (FLD_MWD(24, 30, v))
    #define  FLD_MRD_GEI_PDMA_RBURST_THD(v)                       (FLD_MRD(24, 30, v))
    #define  SET_GEI_PDMA_RBURST_THD(v)                           OP_FLD_WR(REG_GEI_PDMA, 24, 30, v)
    #define  GET_GEI_PDMA_RBURST_THD()                            OP_FLD_RD(REG_GEI_PDMA, 24, 30)
    #define  RST_GEI_PDMA_RBURST_THD()                            OP_FLD_WR(REG_GEI_PDMA, 24, 30, 0x2)

    //Write-Register Using Field-Name
    #define  WRF_GEI_PDMA(PDMA_BL,PDMA_WBURST_THD,PDMA_RBURST_THD) \
                (WR_GEI_PDMA( \
                  (FLD_MWD_GEI_PDMA_BL(PDMA_BL))                                       | \
                  (FLD_MWD_GEI_PDMA_WBURST_THD(PDMA_WBURST_THD))                       | \
                  (FLD_MWD_GEI_PDMA_RBURST_THD(PDMA_RBURST_THD))                         \
                ))


#define  REG_GEI_REG_BUS_CLK_CFG                                  (REG_BASE_GEI + 0x3c)
    //Read/Write-Register Using Address
    #define  RD_GEI_REG_BUS_CLK_CFG()                             (REG32(REG_GEI_REG_BUS_CLK_CFG))
    #define  WR_GEI_REG_BUS_CLK_CFG(v)                            (REG32(REG_GEI_REG_BUS_CLK_CFG) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_REG_BUS_CLK_CFG()                      (0x1)  
    #define  REG_WMASK_GEI_REG_BUS_CLK_CFG()                      (0x1)

    //Field: GEI_REG_BUS_CLK_GATE_MODE
    #define  FLD_LSB_GEI_REG_BUS_CLK_GATE_MODE()                  (0)
    #define  FLD_MSB_GEI_REG_BUS_CLK_GATE_MODE()                  (0)
    #define  FLD_MASK_GEI_REG_BUS_CLK_GATE_MODE()                 (FLD_MASK(0, 0))
    #define  FLD_MWD_GEI_REG_BUS_CLK_GATE_MODE(v)                 (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GEI_REG_BUS_CLK_GATE_MODE(v)                 (FLD_MRD(0, 0, v))
    #define  SET_GEI_REG_BUS_CLK_GATE_MODE(v)                     OP_FLD_WR_EXC(REG_GEI_REG_BUS_CLK_CFG, 0, 0, v)
    #define  GET_GEI_REG_BUS_CLK_GATE_MODE()                      OP_FLD_RD(REG_GEI_REG_BUS_CLK_CFG, 0, 0)
    #define  RST_GEI_REG_BUS_CLK_GATE_MODE()                      OP_FLD_WR_EXC(REG_GEI_REG_BUS_CLK_CFG, 0, 0, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GEI_REG_BUS_CLK_CFG(REG_BUS_CLK_GATE_MODE) \
                (WR_GEI_REG_BUS_CLK_CFG( \
                  (FLD_MWD_GEI_REG_BUS_CLK_GATE_MODE(REG_BUS_CLK_GATE_MODE))             \
                ))


//------------------------------------
// GE Registers
//------------------------------------
#define  REG_GEI_GE_CFG                                           (REG_BASE_GEI + 0x40)
    //Read/Write-Register Using Address
    #define  RD_GEI_GE_CFG()                                      (REG32(REG_GEI_GE_CFG))
    #define  WR_GEI_GE_CFG(v)                                     (REG32(REG_GEI_GE_CFG) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_GE_CFG()                               (0x8F01FF0F)  
    #define  REG_WMASK_GEI_GE_CFG()                               (0x8F01FF0F)

    //Field: GEI_GE_SPEED_SEL
    #define  FLD_LSB_GEI_GE_SPEED_SEL()                           (0)
    #define  FLD_MSB_GEI_GE_SPEED_SEL()                           (1)
    #define  FLD_MASK_GEI_GE_SPEED_SEL()                          (FLD_MASK(0, 1))
    #define  FLD_MWD_GEI_GE_SPEED_SEL(v)                          (FLD_MWD(0, 1, v))
    #define  FLD_MRD_GEI_GE_SPEED_SEL(v)                          (FLD_MRD(0, 1, v))
    #define  SET_GEI_GE_SPEED_SEL(v)                              OP_FLD_WR(REG_GEI_GE_CFG, 0, 1, v)
    #define  GET_GEI_GE_SPEED_SEL()                               OP_FLD_RD(REG_GEI_GE_CFG, 0, 1)
    #define  RST_GEI_GE_SPEED_SEL()                               OP_FLD_WR(REG_GEI_GE_CFG, 0, 1, 0x1)

    //Field: GEI_GE_RGMII_MODE
    #define  FLD_LSB_GEI_GE_RGMII_MODE()                          (2)
    #define  FLD_MSB_GEI_GE_RGMII_MODE()                          (2)
    #define  FLD_MASK_GEI_GE_RGMII_MODE()                         (FLD_MASK(2, 2))
    #define  FLD_MWD_GEI_GE_RGMII_MODE(v)                         (FLD_MWD(2, 2, v))
    #define  FLD_MRD_GEI_GE_RGMII_MODE(v)                         (FLD_MRD(2, 2, v))
    #define  SET_GEI_GE_RGMII_MODE(v)                             OP_FLD_WR(REG_GEI_GE_CFG, 2, 2, v)
    #define  GET_GEI_GE_RGMII_MODE()                              OP_FLD_RD(REG_GEI_GE_CFG, 2, 2)
    #define  RST_GEI_GE_RGMII_MODE()                              OP_FLD_WR(REG_GEI_GE_CFG, 2, 2, 0x0)

    //Field: GEI_GE_RMII_MODE
    #define  FLD_LSB_GEI_GE_RMII_MODE()                           (3)
    #define  FLD_MSB_GEI_GE_RMII_MODE()                           (3)
    #define  FLD_MASK_GEI_GE_RMII_MODE()                          (FLD_MASK(3, 3))
    #define  FLD_MWD_GEI_GE_RMII_MODE(v)                          (FLD_MWD(3, 3, v))
    #define  FLD_MRD_GEI_GE_RMII_MODE(v)                          (FLD_MRD(3, 3, v))
    #define  SET_GEI_GE_RMII_MODE(v)                              OP_FLD_WR(REG_GEI_GE_CFG, 3, 3, v)
    #define  GET_GEI_GE_RMII_MODE()                               OP_FLD_RD(REG_GEI_GE_CFG, 3, 3)
    #define  RST_GEI_GE_RMII_MODE()                               OP_FLD_WR(REG_GEI_GE_CFG, 3, 3, 0x1)

    //Field: GEI_GE_TXC_PHASE
    #define  FLD_LSB_GEI_GE_TXC_PHASE()                           (8)
    #define  FLD_MSB_GEI_GE_TXC_PHASE()                           (11)
    #define  FLD_MASK_GEI_GE_TXC_PHASE()                          (FLD_MASK(8, 11))
    #define  FLD_MWD_GEI_GE_TXC_PHASE(v)                          (FLD_MWD(8, 11, v))
    #define  FLD_MRD_GEI_GE_TXC_PHASE(v)                          (FLD_MRD(8, 11, v))
    #define  SET_GEI_GE_TXC_PHASE(v)                              OP_FLD_WR(REG_GEI_GE_CFG, 8, 11, v)
    #define  GET_GEI_GE_TXC_PHASE()                               OP_FLD_RD(REG_GEI_GE_CFG, 8, 11)
    #define  RST_GEI_GE_TXC_PHASE()                               OP_FLD_WR(REG_GEI_GE_CFG, 8, 11, 0x5)

    //Field: GEI_GE_RXC_PHASE
    #define  FLD_LSB_GEI_GE_RXC_PHASE()                           (12)
    #define  FLD_MSB_GEI_GE_RXC_PHASE()                           (15)
    #define  FLD_MASK_GEI_GE_RXC_PHASE()                          (FLD_MASK(12, 15))
    #define  FLD_MWD_GEI_GE_RXC_PHASE(v)                          (FLD_MWD(12, 15, v))
    #define  FLD_MRD_GEI_GE_RXC_PHASE(v)                          (FLD_MRD(12, 15, v))
    #define  SET_GEI_GE_RXC_PHASE(v)                              OP_FLD_WR(REG_GEI_GE_CFG, 12, 15, v)
    #define  GET_GEI_GE_RXC_PHASE()                               OP_FLD_RD(REG_GEI_GE_CFG, 12, 15)
    #define  RST_GEI_GE_RXC_PHASE()                               OP_FLD_WR(REG_GEI_GE_CFG, 12, 15, 0x4)

    //Field: GEI_GE_TXC_EN
    #define  FLD_LSB_GEI_GE_TXC_EN()                              (16)
    #define  FLD_MSB_GEI_GE_TXC_EN()                              (16)
    #define  FLD_MASK_GEI_GE_TXC_EN()                             (FLD_MASK(16, 16))
    #define  FLD_MWD_GEI_GE_TXC_EN(v)                             (FLD_MWD(16, 16, v))
    #define  FLD_MRD_GEI_GE_TXC_EN(v)                             (FLD_MRD(16, 16, v))
    #define  SET_GEI_GE_TXC_EN(v)                                 OP_FLD_WR(REG_GEI_GE_CFG, 16, 16, v)
    #define  GET_GEI_GE_TXC_EN()                                  OP_FLD_RD(REG_GEI_GE_CFG, 16, 16)
    #define  RST_GEI_GE_TXC_EN()                                  OP_FLD_WR(REG_GEI_GE_CFG, 16, 16, 0x1)

    //Field: GEI_GE_RX_DATA_SMP
    #define  FLD_LSB_GEI_GE_RX_DATA_SMP()                         (24)
    #define  FLD_MSB_GEI_GE_RX_DATA_SMP()                         (27)
    #define  FLD_MASK_GEI_GE_RX_DATA_SMP()                        (FLD_MASK(24, 27))
    #define  FLD_MWD_GEI_GE_RX_DATA_SMP(v)                        (FLD_MWD(24, 27, v))
    #define  FLD_MRD_GEI_GE_RX_DATA_SMP(v)                        (FLD_MRD(24, 27, v))
    #define  SET_GEI_GE_RX_DATA_SMP(v)                            OP_FLD_WR(REG_GEI_GE_CFG, 24, 27, v)
    #define  GET_GEI_GE_RX_DATA_SMP()                             OP_FLD_RD(REG_GEI_GE_CFG, 24, 27)
    #define  RST_GEI_GE_RX_DATA_SMP()                             OP_FLD_WR(REG_GEI_GE_CFG, 24, 27, 0x4)

    //Field: GEI_GE_CNT_CLR
    #define  FLD_LSB_GEI_GE_CNT_CLR()                             (31)
    #define  FLD_MSB_GEI_GE_CNT_CLR()                             (31)
    #define  FLD_MASK_GEI_GE_CNT_CLR()                            (FLD_MASK(31, 31))
    #define  FLD_MWD_GEI_GE_CNT_CLR(v)                            (FLD_MWD(31, 31, v))
    #define  FLD_MRD_GEI_GE_CNT_CLR(v)                            (FLD_MRD(31, 31, v))
    #define  SET_GEI_GE_CNT_CLR(v)                                OP_FLD_WR(REG_GEI_GE_CFG, 31, 31, v)
    #define  GET_GEI_GE_CNT_CLR()                                 OP_FLD_RD(REG_GEI_GE_CFG, 31, 31)
    #define  RST_GEI_GE_CNT_CLR()                                 OP_FLD_WR(REG_GEI_GE_CFG, 31, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GEI_GE_CFG(GE_SPEED_SEL,GE_RGMII_MODE,GE_RMII_MODE,GE_TXC_PHASE,GE_RXC_PHASE,GE_TXC_EN,GE_RX_DATA_SMP,GE_CNT_CLR) \
                (WR_GEI_GE_CFG( \
                  (FLD_MWD_GEI_GE_SPEED_SEL(GE_SPEED_SEL))                             | \
                  (FLD_MWD_GEI_GE_RGMII_MODE(GE_RGMII_MODE))                           | \
                  (FLD_MWD_GEI_GE_RMII_MODE(GE_RMII_MODE))                             | \
                  (FLD_MWD_GEI_GE_TXC_PHASE(GE_TXC_PHASE))                             | \
                  (FLD_MWD_GEI_GE_RXC_PHASE(GE_RXC_PHASE))                             | \
                  (FLD_MWD_GEI_GE_TXC_EN(GE_TXC_EN))                                   | \
                  (FLD_MWD_GEI_GE_RX_DATA_SMP(GE_RX_DATA_SMP))                         | \
                  (FLD_MWD_GEI_GE_CNT_CLR(GE_CNT_CLR))                                   \
                ))


#define  REG_GEI_GE_ORDER                                         (REG_BASE_GEI + 0x44)
    //Read/Write-Register Using Address
    #define  RD_GEI_GE_ORDER()                                    (REG32(REG_GEI_GE_ORDER))
    #define  WR_GEI_GE_ORDER(v)                                   (REG32(REG_GEI_GE_ORDER) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_GE_ORDER()                             (0x3F00)  
    #define  REG_WMASK_GEI_GE_ORDER()                             (0x3F00)

    //Field: GEI_GE_PIN_RX_ORDER
    #define  FLD_LSB_GEI_GE_PIN_RX_ORDER()                        (8)
    #define  FLD_MSB_GEI_GE_PIN_RX_ORDER()                        (8)
    #define  FLD_MASK_GEI_GE_PIN_RX_ORDER()                       (FLD_MASK(8, 8))
    #define  FLD_MWD_GEI_GE_PIN_RX_ORDER(v)                       (FLD_MWD(8, 8, v))
    #define  FLD_MRD_GEI_GE_PIN_RX_ORDER(v)                       (FLD_MRD(8, 8, v))
    #define  SET_GEI_GE_PIN_RX_ORDER(v)                           OP_FLD_WR(REG_GEI_GE_ORDER, 8, 8, v)
    #define  GET_GEI_GE_PIN_RX_ORDER()                            OP_FLD_RD(REG_GEI_GE_ORDER, 8, 8)
    #define  RST_GEI_GE_PIN_RX_ORDER()                            OP_FLD_WR(REG_GEI_GE_ORDER, 8, 8, 0x0)

    //Field: GEI_GE_PIN_RXD_SWAP
    #define  FLD_LSB_GEI_GE_PIN_RXD_SWAP()                        (9)
    #define  FLD_MSB_GEI_GE_PIN_RXD_SWAP()                        (9)
    #define  FLD_MASK_GEI_GE_PIN_RXD_SWAP()                       (FLD_MASK(9, 9))
    #define  FLD_MWD_GEI_GE_PIN_RXD_SWAP(v)                       (FLD_MWD(9, 9, v))
    #define  FLD_MRD_GEI_GE_PIN_RXD_SWAP(v)                       (FLD_MRD(9, 9, v))
    #define  SET_GEI_GE_PIN_RXD_SWAP(v)                           OP_FLD_WR(REG_GEI_GE_ORDER, 9, 9, v)
    #define  GET_GEI_GE_PIN_RXD_SWAP()                            OP_FLD_RD(REG_GEI_GE_ORDER, 9, 9)
    #define  RST_GEI_GE_PIN_RXD_SWAP()                            OP_FLD_WR(REG_GEI_GE_ORDER, 9, 9, 0x0)

    //Field: GEI_GE_PIN_TX_ORDER
    #define  FLD_LSB_GEI_GE_PIN_TX_ORDER()                        (10)
    #define  FLD_MSB_GEI_GE_PIN_TX_ORDER()                        (11)
    #define  FLD_MASK_GEI_GE_PIN_TX_ORDER()                       (FLD_MASK(10, 11))
    #define  FLD_MWD_GEI_GE_PIN_TX_ORDER(v)                       (FLD_MWD(10, 11, v))
    #define  FLD_MRD_GEI_GE_PIN_TX_ORDER(v)                       (FLD_MRD(10, 11, v))
    #define  SET_GEI_GE_PIN_TX_ORDER(v)                           OP_FLD_WR(REG_GEI_GE_ORDER, 10, 11, v)
    #define  GET_GEI_GE_PIN_TX_ORDER()                            OP_FLD_RD(REG_GEI_GE_ORDER, 10, 11)
    #define  RST_GEI_GE_PIN_TX_ORDER()                            OP_FLD_WR(REG_GEI_GE_ORDER, 10, 11, 0x0)

    //Field: GEI_GE_PIN_TXD_SWAP
    #define  FLD_LSB_GEI_GE_PIN_TXD_SWAP()                        (12)
    #define  FLD_MSB_GEI_GE_PIN_TXD_SWAP()                        (12)
    #define  FLD_MASK_GEI_GE_PIN_TXD_SWAP()                       (FLD_MASK(12, 12))
    #define  FLD_MWD_GEI_GE_PIN_TXD_SWAP(v)                       (FLD_MWD(12, 12, v))
    #define  FLD_MRD_GEI_GE_PIN_TXD_SWAP(v)                       (FLD_MRD(12, 12, v))
    #define  SET_GEI_GE_PIN_TXD_SWAP(v)                           OP_FLD_WR(REG_GEI_GE_ORDER, 12, 12, v)
    #define  GET_GEI_GE_PIN_TXD_SWAP()                            OP_FLD_RD(REG_GEI_GE_ORDER, 12, 12)
    #define  RST_GEI_GE_PIN_TXD_SWAP()                            OP_FLD_WR(REG_GEI_GE_ORDER, 12, 12, 0x0)

    //Field: GEI_GE_PIN_TXE_SWAP
    #define  FLD_LSB_GEI_GE_PIN_TXE_SWAP()                        (13)
    #define  FLD_MSB_GEI_GE_PIN_TXE_SWAP()                        (13)
    #define  FLD_MASK_GEI_GE_PIN_TXE_SWAP()                       (FLD_MASK(13, 13))
    #define  FLD_MWD_GEI_GE_PIN_TXE_SWAP(v)                       (FLD_MWD(13, 13, v))
    #define  FLD_MRD_GEI_GE_PIN_TXE_SWAP(v)                       (FLD_MRD(13, 13, v))
    #define  SET_GEI_GE_PIN_TXE_SWAP(v)                           OP_FLD_WR(REG_GEI_GE_ORDER, 13, 13, v)
    #define  GET_GEI_GE_PIN_TXE_SWAP()                            OP_FLD_RD(REG_GEI_GE_ORDER, 13, 13)
    #define  RST_GEI_GE_PIN_TXE_SWAP()                            OP_FLD_WR(REG_GEI_GE_ORDER, 13, 13, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GEI_GE_ORDER(GE_PIN_RX_ORDER,GE_PIN_RXD_SWAP,GE_PIN_TX_ORDER,GE_PIN_TXD_SWAP,GE_PIN_TXE_SWAP) \
                (WR_GEI_GE_ORDER( \
                  (FLD_MWD_GEI_GE_PIN_RX_ORDER(GE_PIN_RX_ORDER))                       | \
                  (FLD_MWD_GEI_GE_PIN_RXD_SWAP(GE_PIN_RXD_SWAP))                       | \
                  (FLD_MWD_GEI_GE_PIN_TX_ORDER(GE_PIN_TX_ORDER))                       | \
                  (FLD_MWD_GEI_GE_PIN_TXD_SWAP(GE_PIN_TXD_SWAP))                       | \
                  (FLD_MWD_GEI_GE_PIN_TXE_SWAP(GE_PIN_TXE_SWAP))                         \
                ))


//------------------------------------
// GEI paket info Registers
//------------------------------------
#define  REG_GEI_RX_PKT_INFO_VLD                                  (REG_BASE_GEI + 0x50)
    //Read/Write-Register Using Address
    #define  RD_GEI_RX_PKT_INFO_VLD()                             (REG32(REG_GEI_RX_PKT_INFO_VLD))
    #define  WR_GEI_RX_PKT_INFO_VLD(v)                            (REG32(REG_GEI_RX_PKT_INFO_VLD) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_RX_PKT_INFO_VLD()                      (0xFF0001)  
    #define  REG_WMASK_GEI_RX_PKT_INFO_VLD()                      (0x0)

    //Field: GEI_RX_AHB_PKT_INFO_VLD
    #define  FLD_LSB_GEI_RX_AHB_PKT_INFO_VLD()                    (0)
    #define  FLD_MSB_GEI_RX_AHB_PKT_INFO_VLD()                    (0)
    #define  FLD_MASK_GEI_RX_AHB_PKT_INFO_VLD()                   (FLD_MASK(0, 0))
    #define  FLD_MWD_GEI_RX_AHB_PKT_INFO_VLD(v)                   (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GEI_RX_AHB_PKT_INFO_VLD(v)                   (FLD_MRD(0, 0, v))
    #define  GET_GEI_RX_AHB_PKT_INFO_VLD()                        OP_FLD_RD(REG_GEI_RX_PKT_INFO_VLD, 0, 0)

    //Field: GEI_RX_PDMA_PKT_INFO_CNT
    #define  FLD_LSB_GEI_RX_PDMA_PKT_INFO_CNT()                   (16)
    #define  FLD_MSB_GEI_RX_PDMA_PKT_INFO_CNT()                   (23)
    #define  FLD_MASK_GEI_RX_PDMA_PKT_INFO_CNT()                  (FLD_MASK(16, 23))
    #define  FLD_MWD_GEI_RX_PDMA_PKT_INFO_CNT(v)                  (FLD_MWD(16, 23, v))
    #define  FLD_MRD_GEI_RX_PDMA_PKT_INFO_CNT(v)                  (FLD_MRD(16, 23, v))
    #define  GET_GEI_RX_PDMA_PKT_INFO_CNT()                       OP_FLD_RD(REG_GEI_RX_PKT_INFO_VLD, 16, 23)

    //Write-Register Using Field-Name
    #define  WRF_GEI_RX_PKT_INFO_VLD(RX_AHB_PKT_INFO_VLD,RX_PDMA_PKT_INFO_CNT) \
                (WR_GEI_RX_PKT_INFO_VLD( \
   \
                ))


#define  REG_GEI_RX_AHB_PKT_INFO                                  (REG_BASE_GEI + 0x54)
    //Read/Write-Register Using Address
    #define  RD_GEI_RX_AHB_PKT_INFO()                             (REG32(REG_GEI_RX_AHB_PKT_INFO))
    #define  WR_GEI_RX_AHB_PKT_INFO(v)                            (REG32(REG_GEI_RX_AHB_PKT_INFO) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_RX_AHB_PKT_INFO()                      (0xFFFFFFFF)  
    #define  REG_WMASK_GEI_RX_AHB_PKT_INFO()                      (0x0)

    //Field: GEI_RX_AHB_PKT_INFO
    #define  FLD_LSB_GEI_RX_AHB_PKT_INFO()                        (0)
    #define  FLD_MSB_GEI_RX_AHB_PKT_INFO()                        (31)
    #define  FLD_MASK_GEI_RX_AHB_PKT_INFO()                       (FLD_MASK(0, 31))
    #define  FLD_MWD_GEI_RX_AHB_PKT_INFO(v)                       (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GEI_RX_AHB_PKT_INFO(v)                       (FLD_MRD(0, 31, v))
    #define  GET_GEI_RX_AHB_PKT_INFO()                            OP_FLD_RD(REG_GEI_RX_AHB_PKT_INFO, 0, 31)

    //Write-Register Using Field-Name
    #define  WRF_GEI_RX_AHB_PKT_INFO(RX_AHB_PKT_INFO) \
                (WR_GEI_RX_AHB_PKT_INFO( \
   \
                ))


#define  REG_GEI_TX_PKT_INFO_FULL                                 (REG_BASE_GEI + 0x58)
    //Read/Write-Register Using Address
    #define  RD_GEI_TX_PKT_INFO_FULL()                            (REG32(REG_GEI_TX_PKT_INFO_FULL))
    #define  WR_GEI_TX_PKT_INFO_FULL(v)                           (REG32(REG_GEI_TX_PKT_INFO_FULL) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_TX_PKT_INFO_FULL()                     (0xE01F7F7F)  
    #define  REG_WMASK_GEI_TX_PKT_INFO_FULL()                     (0x0)

    //Field: GEI_TX_PDMA_HPKT_INFO_CNT
    #define  FLD_LSB_GEI_TX_PDMA_HPKT_INFO_CNT()                  (0)
    #define  FLD_MSB_GEI_TX_PDMA_HPKT_INFO_CNT()                  (6)
    #define  FLD_MASK_GEI_TX_PDMA_HPKT_INFO_CNT()                 (FLD_MASK(0, 6))
    #define  FLD_MWD_GEI_TX_PDMA_HPKT_INFO_CNT(v)                 (FLD_MWD(0, 6, v))
    #define  FLD_MRD_GEI_TX_PDMA_HPKT_INFO_CNT(v)                 (FLD_MRD(0, 6, v))
    #define  GET_GEI_TX_PDMA_HPKT_INFO_CNT()                      OP_FLD_RD(REG_GEI_TX_PKT_INFO_FULL, 0, 6)

    //Field: GEI_TX_PDMA_LPKT_INFO_CNT
    #define  FLD_LSB_GEI_TX_PDMA_LPKT_INFO_CNT()                  (8)
    #define  FLD_MSB_GEI_TX_PDMA_LPKT_INFO_CNT()                  (14)
    #define  FLD_MASK_GEI_TX_PDMA_LPKT_INFO_CNT()                 (FLD_MASK(8, 14))
    #define  FLD_MWD_GEI_TX_PDMA_LPKT_INFO_CNT(v)                 (FLD_MWD(8, 14, v))
    #define  FLD_MRD_GEI_TX_PDMA_LPKT_INFO_CNT(v)                 (FLD_MRD(8, 14, v))
    #define  GET_GEI_TX_PDMA_LPKT_INFO_CNT()                      OP_FLD_RD(REG_GEI_TX_PKT_INFO_FULL, 8, 14)

    //Field: GEI_TX_AHB_PKT_INFO_CNT
    #define  FLD_LSB_GEI_TX_AHB_PKT_INFO_CNT()                    (16)
    #define  FLD_MSB_GEI_TX_AHB_PKT_INFO_CNT()                    (20)
    #define  FLD_MASK_GEI_TX_AHB_PKT_INFO_CNT()                   (FLD_MASK(16, 20))
    #define  FLD_MWD_GEI_TX_AHB_PKT_INFO_CNT(v)                   (FLD_MWD(16, 20, v))
    #define  FLD_MRD_GEI_TX_AHB_PKT_INFO_CNT(v)                   (FLD_MRD(16, 20, v))
    #define  GET_GEI_TX_AHB_PKT_INFO_CNT()                        OP_FLD_RD(REG_GEI_TX_PKT_INFO_FULL, 16, 20)

    //Field: GEI_TX_PDMA_HPKT_INFO_FULL
    #define  FLD_LSB_GEI_TX_PDMA_HPKT_INFO_FULL()                 (29)
    #define  FLD_MSB_GEI_TX_PDMA_HPKT_INFO_FULL()                 (29)
    #define  FLD_MASK_GEI_TX_PDMA_HPKT_INFO_FULL()                (FLD_MASK(29, 29))
    #define  FLD_MWD_GEI_TX_PDMA_HPKT_INFO_FULL(v)                (FLD_MWD(29, 29, v))
    #define  FLD_MRD_GEI_TX_PDMA_HPKT_INFO_FULL(v)                (FLD_MRD(29, 29, v))
    #define  GET_GEI_TX_PDMA_HPKT_INFO_FULL()                     OP_FLD_RD(REG_GEI_TX_PKT_INFO_FULL, 29, 29)

    //Field: GEI_TX_PDMA_LPKT_INFO_FULL
    #define  FLD_LSB_GEI_TX_PDMA_LPKT_INFO_FULL()                 (30)
    #define  FLD_MSB_GEI_TX_PDMA_LPKT_INFO_FULL()                 (30)
    #define  FLD_MASK_GEI_TX_PDMA_LPKT_INFO_FULL()                (FLD_MASK(30, 30))
    #define  FLD_MWD_GEI_TX_PDMA_LPKT_INFO_FULL(v)                (FLD_MWD(30, 30, v))
    #define  FLD_MRD_GEI_TX_PDMA_LPKT_INFO_FULL(v)                (FLD_MRD(30, 30, v))
    #define  GET_GEI_TX_PDMA_LPKT_INFO_FULL()                     OP_FLD_RD(REG_GEI_TX_PKT_INFO_FULL, 30, 30)

    //Field: GEI_TX_AHB_PKT_INFO_FULL
    #define  FLD_LSB_GEI_TX_AHB_PKT_INFO_FULL()                   (31)
    #define  FLD_MSB_GEI_TX_AHB_PKT_INFO_FULL()                   (31)
    #define  FLD_MASK_GEI_TX_AHB_PKT_INFO_FULL()                  (FLD_MASK(31, 31))
    #define  FLD_MWD_GEI_TX_AHB_PKT_INFO_FULL(v)                  (FLD_MWD(31, 31, v))
    #define  FLD_MRD_GEI_TX_AHB_PKT_INFO_FULL(v)                  (FLD_MRD(31, 31, v))
    #define  GET_GEI_TX_AHB_PKT_INFO_FULL()                       OP_FLD_RD(REG_GEI_TX_PKT_INFO_FULL, 31, 31)

    //Write-Register Using Field-Name
    #define  WRF_GEI_TX_PKT_INFO_FULL(TX_PDMA_HPKT_INFO_CNT,TX_PDMA_LPKT_INFO_CNT,TX_AHB_PKT_INFO_CNT,TX_PDMA_HPKT_INFO_FULL,TX_PDMA_LPKT_INFO_FULL,TX_AHB_PKT_INFO_FULL) \
                (WR_GEI_TX_PKT_INFO_FULL( \
   \
                ))


#define  REG_GEI_TX_AHB_PKT_INFO                                  (REG_BASE_GEI + 0x5c)
    //Read/Write-Register Using Address
    #define  RD_GEI_TX_AHB_PKT_INFO()                             (REG32(REG_GEI_TX_AHB_PKT_INFO))
    #define  WR_GEI_TX_AHB_PKT_INFO(v)                            (REG32(REG_GEI_TX_AHB_PKT_INFO) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_TX_AHB_PKT_INFO()                      (0xFFFFFFFF)  
    #define  REG_WMASK_GEI_TX_AHB_PKT_INFO()                      (0xFFFFFFFF)

    //Field: GEI_TX_AHB_PKT_INFO
    #define  FLD_LSB_GEI_TX_AHB_PKT_INFO()                        (0)
    #define  FLD_MSB_GEI_TX_AHB_PKT_INFO()                        (31)
    #define  FLD_MASK_GEI_TX_AHB_PKT_INFO()                       (FLD_MASK(0, 31))
    #define  FLD_MWD_GEI_TX_AHB_PKT_INFO(v)                       (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GEI_TX_AHB_PKT_INFO(v)                       (FLD_MRD(0, 31, v))
    #define  SET_GEI_TX_AHB_PKT_INFO(v)                           OP_FLD_WR_EXC(REG_GEI_TX_AHB_PKT_INFO, 0, 31, v)
    #define  GET_GEI_TX_AHB_PKT_INFO()                            OP_FLD_RD(REG_GEI_TX_AHB_PKT_INFO, 0, 31)
    #define  RST_GEI_TX_AHB_PKT_INFO()                            OP_FLD_WR_EXC(REG_GEI_TX_AHB_PKT_INFO, 0, 31, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GEI_TX_AHB_PKT_INFO(TX_AHB_PKT_INFO) \
                (WR_GEI_TX_AHB_PKT_INFO( \
                  (FLD_MWD_GEI_TX_AHB_PKT_INFO(TX_AHB_PKT_INFO))                         \
                ))


//------------------------------------
// State Registers
//------------------------------------
#define  REG_GEI_INTR_STATE                                       (REG_BASE_GEI + 0x70)
    //Read/Write-Register Using Address
    #define  RD_GEI_INTR_STATE()                                  (REG32(REG_GEI_INTR_STATE))
    #define  WR_GEI_INTR_STATE(v)                                 (REG32(REG_GEI_INTR_STATE) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_INTR_STATE()                           (0x77F)  
    #define  REG_WMASK_GEI_INTR_STATE()                           (0x0)

    //Field: GEI_IS_AHB_RX_PKT_RDY
    #define  FLD_LSB_GEI_IS_AHB_RX_PKT_RDY()                      (0)
    #define  FLD_MSB_GEI_IS_AHB_RX_PKT_RDY()                      (0)
    #define  FLD_MASK_GEI_IS_AHB_RX_PKT_RDY()                     (FLD_MASK(0, 0))
    #define  FLD_MWD_GEI_IS_AHB_RX_PKT_RDY(v)                     (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GEI_IS_AHB_RX_PKT_RDY(v)                     (FLD_MRD(0, 0, v))
    #define  GET_GEI_IS_AHB_RX_PKT_RDY()                          OP_FLD_RD(REG_GEI_INTR_STATE, 0, 0)
    #define  RST_GEI_IS_AHB_RX_PKT_RDY()                          OP_FLD_RD(REG_GEI_INTR_STATE, 0, 0)

    //Field: GEI_IS_PDMA_RX_PKT_DONE
    #define  FLD_LSB_GEI_IS_PDMA_RX_PKT_DONE()                    (1)
    #define  FLD_MSB_GEI_IS_PDMA_RX_PKT_DONE()                    (1)
    #define  FLD_MASK_GEI_IS_PDMA_RX_PKT_DONE()                   (FLD_MASK(1, 1))
    #define  FLD_MWD_GEI_IS_PDMA_RX_PKT_DONE(v)                   (FLD_MWD(1, 1, v))
    #define  FLD_MRD_GEI_IS_PDMA_RX_PKT_DONE(v)                   (FLD_MRD(1, 1, v))
    #define  GET_GEI_IS_PDMA_RX_PKT_DONE()                        OP_FLD_RD(REG_GEI_INTR_STATE, 1, 1)

    //Field: GEI_IS_PDMA_RX_PKT_TO
    #define  FLD_LSB_GEI_IS_PDMA_RX_PKT_TO()                      (2)
    #define  FLD_MSB_GEI_IS_PDMA_RX_PKT_TO()                      (2)
    #define  FLD_MASK_GEI_IS_PDMA_RX_PKT_TO()                     (FLD_MASK(2, 2))
    #define  FLD_MWD_GEI_IS_PDMA_RX_PKT_TO(v)                     (FLD_MWD(2, 2, v))
    #define  FLD_MRD_GEI_IS_PDMA_RX_PKT_TO(v)                     (FLD_MRD(2, 2, v))
    #define  GET_GEI_IS_PDMA_RX_PKT_TO()                          OP_FLD_RD(REG_GEI_INTR_STATE, 2, 2)
    #define  RST_GEI_IS_PDMA_RX_PKT_TO()                          OP_FLD_RD(REG_GEI_INTR_STATE, 2, 2)

    //Field: GEI_IS_PDMA_TX_PKT_DONE
    #define  FLD_LSB_GEI_IS_PDMA_TX_PKT_DONE()                    (3)
    #define  FLD_MSB_GEI_IS_PDMA_TX_PKT_DONE()                    (3)
    #define  FLD_MASK_GEI_IS_PDMA_TX_PKT_DONE()                   (FLD_MASK(3, 3))
    #define  FLD_MWD_GEI_IS_PDMA_TX_PKT_DONE(v)                   (FLD_MWD(3, 3, v))
    #define  FLD_MRD_GEI_IS_PDMA_TX_PKT_DONE(v)                   (FLD_MRD(3, 3, v))
    #define  GET_GEI_IS_PDMA_TX_PKT_DONE()                        OP_FLD_RD(REG_GEI_INTR_STATE, 3, 3)
    #define  RST_GEI_IS_PDMA_TX_PKT_DONE()                        OP_FLD_RD(REG_GEI_INTR_STATE, 3, 3)

    //Field: GEI_IS_AHB_TX_PKT_DONE
    #define  FLD_LSB_GEI_IS_AHB_TX_PKT_DONE()                     (4)
    #define  FLD_MSB_GEI_IS_AHB_TX_PKT_DONE()                     (4)
    #define  FLD_MASK_GEI_IS_AHB_TX_PKT_DONE()                    (FLD_MASK(4, 4))
    #define  FLD_MWD_GEI_IS_AHB_TX_PKT_DONE(v)                    (FLD_MWD(4, 4, v))
    #define  FLD_MRD_GEI_IS_AHB_TX_PKT_DONE(v)                    (FLD_MRD(4, 4, v))
    #define  GET_GEI_IS_AHB_TX_PKT_DONE()                         OP_FLD_RD(REG_GEI_INTR_STATE, 4, 4)
    #define  RST_GEI_IS_AHB_TX_PKT_DONE()                         OP_FLD_RD(REG_GEI_INTR_STATE, 4, 4)

    //Field: GEI_IS_AHB_TX_EOP
    #define  FLD_LSB_GEI_IS_AHB_TX_EOP()                          (5)
    #define  FLD_MSB_GEI_IS_AHB_TX_EOP()                          (5)
    #define  FLD_MASK_GEI_IS_AHB_TX_EOP()                         (FLD_MASK(5, 5))
    #define  FLD_MWD_GEI_IS_AHB_TX_EOP(v)                         (FLD_MWD(5, 5, v))
    #define  FLD_MRD_GEI_IS_AHB_TX_EOP(v)                         (FLD_MRD(5, 5, v))
    #define  GET_GEI_IS_AHB_TX_EOP()                              OP_FLD_RD(REG_GEI_INTR_STATE, 5, 5)
    #define  RST_GEI_IS_AHB_TX_EOP()                              OP_FLD_RD(REG_GEI_INTR_STATE, 5, 5)

    //Field: GEI_IS_PDMA_TX_EOP
    #define  FLD_LSB_GEI_IS_PDMA_TX_EOP()                         (6)
    #define  FLD_MSB_GEI_IS_PDMA_TX_EOP()                         (6)
    #define  FLD_MASK_GEI_IS_PDMA_TX_EOP()                        (FLD_MASK(6, 6))
    #define  FLD_MWD_GEI_IS_PDMA_TX_EOP(v)                        (FLD_MWD(6, 6, v))
    #define  FLD_MRD_GEI_IS_PDMA_TX_EOP(v)                        (FLD_MRD(6, 6, v))
    #define  GET_GEI_IS_PDMA_TX_EOP()                             OP_FLD_RD(REG_GEI_INTR_STATE, 6, 6)
    #define  RST_GEI_IS_PDMA_TX_EOP()                             OP_FLD_RD(REG_GEI_INTR_STATE, 6, 6)

    //Field: GEI_IS_PDMA_ERR
    #define  FLD_LSB_GEI_IS_PDMA_ERR()                            (8)
    #define  FLD_MSB_GEI_IS_PDMA_ERR()                            (8)
    #define  FLD_MASK_GEI_IS_PDMA_ERR()                           (FLD_MASK(8, 8))
    #define  FLD_MWD_GEI_IS_PDMA_ERR(v)                           (FLD_MWD(8, 8, v))
    #define  FLD_MRD_GEI_IS_PDMA_ERR(v)                           (FLD_MRD(8, 8, v))
    #define  GET_GEI_IS_PDMA_ERR()                                OP_FLD_RD(REG_GEI_INTR_STATE, 8, 8)
    #define  RST_GEI_IS_PDMA_ERR()                                OP_FLD_RD(REG_GEI_INTR_STATE, 8, 8)

    //Field: GEI_IS_PDMA_BBUF_WERR
    #define  FLD_LSB_GEI_IS_PDMA_BBUF_WERR()                      (9)
    #define  FLD_MSB_GEI_IS_PDMA_BBUF_WERR()                      (9)
    #define  FLD_MASK_GEI_IS_PDMA_BBUF_WERR()                     (FLD_MASK(9, 9))
    #define  FLD_MWD_GEI_IS_PDMA_BBUF_WERR(v)                     (FLD_MWD(9, 9, v))
    #define  FLD_MRD_GEI_IS_PDMA_BBUF_WERR(v)                     (FLD_MRD(9, 9, v))
    #define  GET_GEI_IS_PDMA_BBUF_WERR()                          OP_FLD_RD(REG_GEI_INTR_STATE, 9, 9)
    #define  RST_GEI_IS_PDMA_BBUF_WERR()                          OP_FLD_RD(REG_GEI_INTR_STATE, 9, 9)

    //Field: GEI_IS_PDMA_BBUF_RERR
    #define  FLD_LSB_GEI_IS_PDMA_BBUF_RERR()                      (10)
    #define  FLD_MSB_GEI_IS_PDMA_BBUF_RERR()                      (10)
    #define  FLD_MASK_GEI_IS_PDMA_BBUF_RERR()                     (FLD_MASK(10, 10))
    #define  FLD_MWD_GEI_IS_PDMA_BBUF_RERR(v)                     (FLD_MWD(10, 10, v))
    #define  FLD_MRD_GEI_IS_PDMA_BBUF_RERR(v)                     (FLD_MRD(10, 10, v))
    #define  GET_GEI_IS_PDMA_BBUF_RERR()                          OP_FLD_RD(REG_GEI_INTR_STATE, 10, 10)
    #define  RST_GEI_IS_PDMA_BBUF_RERR()                          OP_FLD_RD(REG_GEI_INTR_STATE, 10, 10)

    //Write-Register Using Field-Name
    #define  WRF_GEI_INTR_STATE(IS_AHB_RX_PKT_RDY,IS_PDMA_RX_PKT_DONE,IS_PDMA_RX_PKT_TO,IS_PDMA_TX_PKT_DONE,IS_AHB_TX_PKT_DONE,IS_AHB_TX_EOP,IS_PDMA_TX_EOP,IS_PDMA_ERR,IS_PDMA_BBUF_WERR,IS_PDMA_BBUF_RERR) \
                (WR_GEI_INTR_STATE( \
   \
                ))


#define  REG_GEI_RX_FCS_CERR_CNT                                  (REG_BASE_GEI + 0x74)
    //Read/Write-Register Using Address
    #define  RD_GEI_RX_FCS_CERR_CNT()                             (REG32(REG_GEI_RX_FCS_CERR_CNT))
    #define  WR_GEI_RX_FCS_CERR_CNT(v)                            (REG32(REG_GEI_RX_FCS_CERR_CNT) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_RX_FCS_CERR_CNT()                      (0xFFFFFFFF)  
    #define  REG_WMASK_GEI_RX_FCS_CERR_CNT()                      (0x0)

    //Field: GEI_RX_CERR_CNT
    #define  FLD_LSB_GEI_RX_CERR_CNT()                            (0)
    #define  FLD_MSB_GEI_RX_CERR_CNT()                            (15)
    #define  FLD_MASK_GEI_RX_CERR_CNT()                           (FLD_MASK(0, 15))
    #define  FLD_MWD_GEI_RX_CERR_CNT(v)                           (FLD_MWD(0, 15, v))
    #define  FLD_MRD_GEI_RX_CERR_CNT(v)                           (FLD_MRD(0, 15, v))
    #define  GET_GEI_RX_CERR_CNT()                                OP_FLD_RD(REG_GEI_RX_FCS_CERR_CNT, 0, 15)
    #define  RST_GEI_RX_CERR_CNT()                                OP_FLD_RD(REG_GEI_RX_FCS_CERR_CNT, 0, 15)

    //Field: GEI_RX_IERR_CNT
    #define  FLD_LSB_GEI_RX_IERR_CNT()                            (16)
    #define  FLD_MSB_GEI_RX_IERR_CNT()                            (31)
    #define  FLD_MASK_GEI_RX_IERR_CNT()                           (FLD_MASK(16, 31))
    #define  FLD_MWD_GEI_RX_IERR_CNT(v)                           (FLD_MWD(16, 31, v))
    #define  FLD_MRD_GEI_RX_IERR_CNT(v)                           (FLD_MRD(16, 31, v))
    #define  GET_GEI_RX_IERR_CNT()                                OP_FLD_RD(REG_GEI_RX_FCS_CERR_CNT, 16, 31)
    #define  RST_GEI_RX_IERR_CNT()                                OP_FLD_RD(REG_GEI_RX_FCS_CERR_CNT, 16, 31)

    //Write-Register Using Field-Name
    #define  WRF_GEI_RX_FCS_CERR_CNT(RX_CERR_CNT,RX_IERR_CNT) \
                (WR_GEI_RX_FCS_CERR_CNT( \
   \
                ))


#define  REG_GEI_RX_FCS_AHB_CNT                                   (REG_BASE_GEI + 0x78)
    //Read/Write-Register Using Address
    #define  RD_GEI_RX_FCS_AHB_CNT()                              (REG32(REG_GEI_RX_FCS_AHB_CNT))
    #define  WR_GEI_RX_FCS_AHB_CNT(v)                             (REG32(REG_GEI_RX_FCS_AHB_CNT) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_RX_FCS_AHB_CNT()                       (0xFFFFFFFF)  
    #define  REG_WMASK_GEI_RX_FCS_AHB_CNT()                       (0x0)

    //Field: GEI_RX_AHB_CNT
    #define  FLD_LSB_GEI_RX_AHB_CNT()                             (0)
    #define  FLD_MSB_GEI_RX_AHB_CNT()                             (15)
    #define  FLD_MASK_GEI_RX_AHB_CNT()                            (FLD_MASK(0, 15))
    #define  FLD_MWD_GEI_RX_AHB_CNT(v)                            (FLD_MWD(0, 15, v))
    #define  FLD_MRD_GEI_RX_AHB_CNT(v)                            (FLD_MRD(0, 15, v))
    #define  GET_GEI_RX_AHB_CNT()                                 OP_FLD_RD(REG_GEI_RX_FCS_AHB_CNT, 0, 15)
    #define  RST_GEI_RX_AHB_CNT()                                 OP_FLD_RD(REG_GEI_RX_FCS_AHB_CNT, 0, 15)

    //Field: GEI_RX_PDMA_CNT
    #define  FLD_LSB_GEI_RX_PDMA_CNT()                            (16)
    #define  FLD_MSB_GEI_RX_PDMA_CNT()                            (31)
    #define  FLD_MASK_GEI_RX_PDMA_CNT()                           (FLD_MASK(16, 31))
    #define  FLD_MWD_GEI_RX_PDMA_CNT(v)                           (FLD_MWD(16, 31, v))
    #define  FLD_MRD_GEI_RX_PDMA_CNT(v)                           (FLD_MRD(16, 31, v))
    #define  GET_GEI_RX_PDMA_CNT()                                OP_FLD_RD(REG_GEI_RX_FCS_AHB_CNT, 16, 31)
    #define  RST_GEI_RX_PDMA_CNT()                                OP_FLD_RD(REG_GEI_RX_FCS_AHB_CNT, 16, 31)

    //Write-Register Using Field-Name
    #define  WRF_GEI_RX_FCS_AHB_CNT(RX_AHB_CNT,RX_PDMA_CNT) \
                (WR_GEI_RX_FCS_AHB_CNT( \
   \
                ))


#define  REG_GEI_RX_RBUF_DROP_CNT                                 (REG_BASE_GEI + 0x7c)
    //Read/Write-Register Using Address
    #define  RD_GEI_RX_RBUF_DROP_CNT()                            (REG32(REG_GEI_RX_RBUF_DROP_CNT))
    #define  WR_GEI_RX_RBUF_DROP_CNT(v)                           (REG32(REG_GEI_RX_RBUF_DROP_CNT) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_RX_RBUF_DROP_CNT()                     (0xFFFFFFFF)  
    #define  REG_WMASK_GEI_RX_RBUF_DROP_CNT()                     (0x0)

    //Field: GEI_RBUF_DROP_CNT
    #define  FLD_LSB_GEI_RBUF_DROP_CNT()                          (0)
    #define  FLD_MSB_GEI_RBUF_DROP_CNT()                          (31)
    #define  FLD_MASK_GEI_RBUF_DROP_CNT()                         (FLD_MASK(0, 31))
    #define  FLD_MWD_GEI_RBUF_DROP_CNT(v)                         (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GEI_RBUF_DROP_CNT(v)                         (FLD_MRD(0, 31, v))
    #define  GET_GEI_RBUF_DROP_CNT()                              OP_FLD_RD(REG_GEI_RX_RBUF_DROP_CNT, 0, 31)
    #define  RST_GEI_RBUF_DROP_CNT()                              OP_FLD_RD(REG_GEI_RX_RBUF_DROP_CNT, 0, 31)

    //Write-Register Using Field-Name
    #define  WRF_GEI_RX_RBUF_DROP_CNT(RBUF_DROP_CNT) \
                (WR_GEI_RX_RBUF_DROP_CNT( \
   \
                ))


#define  REG_GEI_RX_PKT_OUT_CNT                                   (REG_BASE_GEI + 0x80)
    //Read/Write-Register Using Address
    #define  RD_GEI_RX_PKT_OUT_CNT()                              (REG32(REG_GEI_RX_PKT_OUT_CNT))
    #define  WR_GEI_RX_PKT_OUT_CNT(v)                             (REG32(REG_GEI_RX_PKT_OUT_CNT) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_RX_PKT_OUT_CNT()                       (0xFFFFFFFF)  
    #define  REG_WMASK_GEI_RX_PKT_OUT_CNT()                       (0x0)

    //Field: GEI_RX_AHB_OUT_CNT
    #define  FLD_LSB_GEI_RX_AHB_OUT_CNT()                         (0)
    #define  FLD_MSB_GEI_RX_AHB_OUT_CNT()                         (15)
    #define  FLD_MASK_GEI_RX_AHB_OUT_CNT()                        (FLD_MASK(0, 15))
    #define  FLD_MWD_GEI_RX_AHB_OUT_CNT(v)                        (FLD_MWD(0, 15, v))
    #define  FLD_MRD_GEI_RX_AHB_OUT_CNT(v)                        (FLD_MRD(0, 15, v))
    #define  GET_GEI_RX_AHB_OUT_CNT()                             OP_FLD_RD(REG_GEI_RX_PKT_OUT_CNT, 0, 15)
    #define  RST_GEI_RX_AHB_OUT_CNT()                             OP_FLD_RD(REG_GEI_RX_PKT_OUT_CNT, 0, 15)

    //Field: GEI_RX_PDMA_OUT_CNT
    #define  FLD_LSB_GEI_RX_PDMA_OUT_CNT()                        (16)
    #define  FLD_MSB_GEI_RX_PDMA_OUT_CNT()                        (31)
    #define  FLD_MASK_GEI_RX_PDMA_OUT_CNT()                       (FLD_MASK(16, 31))
    #define  FLD_MWD_GEI_RX_PDMA_OUT_CNT(v)                       (FLD_MWD(16, 31, v))
    #define  FLD_MRD_GEI_RX_PDMA_OUT_CNT(v)                       (FLD_MRD(16, 31, v))
    #define  GET_GEI_RX_PDMA_OUT_CNT()                            OP_FLD_RD(REG_GEI_RX_PKT_OUT_CNT, 16, 31)
    #define  RST_GEI_RX_PDMA_OUT_CNT()                            OP_FLD_RD(REG_GEI_RX_PKT_OUT_CNT, 16, 31)

    //Write-Register Using Field-Name
    #define  WRF_GEI_RX_PKT_OUT_CNT(RX_AHB_OUT_CNT,RX_PDMA_OUT_CNT) \
                (WR_GEI_RX_PKT_OUT_CNT( \
   \
                ))


#define  REG_GEI_RX_BUF_DATA_CNT                                  (REG_BASE_GEI + 0x84)
    //Read/Write-Register Using Address
    #define  RD_GEI_RX_BUF_DATA_CNT()                             (REG32(REG_GEI_RX_BUF_DATA_CNT))
    #define  WR_GEI_RX_BUF_DATA_CNT(v)                            (REG32(REG_GEI_RX_BUF_DATA_CNT) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_RX_BUF_DATA_CNT()                      (0x3FFF0FFF)  
    #define  REG_WMASK_GEI_RX_BUF_DATA_CNT()                      (0xFFF)

    //Field: GEI_RBUF_MAX_CNT
    #define  FLD_LSB_GEI_RBUF_MAX_CNT()                           (0)
    #define  FLD_MSB_GEI_RBUF_MAX_CNT()                           (11)
    #define  FLD_MASK_GEI_RBUF_MAX_CNT()                          (FLD_MASK(0, 11))
    #define  FLD_MWD_GEI_RBUF_MAX_CNT(v)                          (FLD_MWD(0, 11, v))
    #define  FLD_MRD_GEI_RBUF_MAX_CNT(v)                          (FLD_MRD(0, 11, v))
    #define  SET_GEI_RBUF_MAX_CNT(v)                              OP_FLD_WR_EXC(REG_GEI_RX_BUF_DATA_CNT, 0, 11, v)
    #define  GET_GEI_RBUF_MAX_CNT()                               OP_FLD_RD(REG_GEI_RX_BUF_DATA_CNT, 0, 11)
    #define  RST_GEI_RBUF_MAX_CNT()                               OP_FLD_WR_EXC(REG_GEI_RX_BUF_DATA_CNT, 0, 11, 0x0)

    //Field: GEI_RBUF_DATA_CNT
    #define  FLD_LSB_GEI_RBUF_DATA_CNT()                          (16)
    #define  FLD_MSB_GEI_RBUF_DATA_CNT()                          (27)
    #define  FLD_MASK_GEI_RBUF_DATA_CNT()                         (FLD_MASK(16, 27))
    #define  FLD_MWD_GEI_RBUF_DATA_CNT(v)                         (FLD_MWD(16, 27, v))
    #define  FLD_MRD_GEI_RBUF_DATA_CNT(v)                         (FLD_MRD(16, 27, v))
    #define  GET_GEI_RBUF_DATA_CNT()                              OP_FLD_RD(REG_GEI_RX_BUF_DATA_CNT, 16, 27)

    //Field: GEI_RBUF_WR_FSM
    #define  FLD_LSB_GEI_RBUF_WR_FSM()                            (28)
    #define  FLD_MSB_GEI_RBUF_WR_FSM()                            (29)
    #define  FLD_MASK_GEI_RBUF_WR_FSM()                           (FLD_MASK(28, 29))
    #define  FLD_MWD_GEI_RBUF_WR_FSM(v)                           (FLD_MWD(28, 29, v))
    #define  FLD_MRD_GEI_RBUF_WR_FSM(v)                           (FLD_MRD(28, 29, v))
    #define  GET_GEI_RBUF_WR_FSM()                                OP_FLD_RD(REG_GEI_RX_BUF_DATA_CNT, 28, 29)

    //Write-Register Using Field-Name
    #define  WRF_GEI_RX_BUF_DATA_CNT(RBUF_MAX_CNT,RBUF_DATA_CNT,RBUF_WR_FSM) \
                (WR_GEI_RX_BUF_DATA_CNT( \
                  (FLD_MWD_GEI_RBUF_MAX_CNT(RBUF_MAX_CNT))                               \
                ))


#define  REG_GEI_RX_BUF_STATE                                     (REG_BASE_GEI + 0x88)
    //Read/Write-Register Using Address
    #define  RD_GEI_RX_BUF_STATE()                                (REG32(REG_GEI_RX_BUF_STATE))
    #define  WR_GEI_RX_BUF_STATE(v)                               (REG32(REG_GEI_RX_BUF_STATE) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_RX_BUF_STATE()                         (0xFFF0FFF)  
    #define  REG_WMASK_GEI_RX_BUF_STATE()                         (0x0)

    //Field: GEI_RBUF_WPTR
    #define  FLD_LSB_GEI_RBUF_WPTR()                              (0)
    #define  FLD_MSB_GEI_RBUF_WPTR()                              (11)
    #define  FLD_MASK_GEI_RBUF_WPTR()                             (FLD_MASK(0, 11))
    #define  FLD_MWD_GEI_RBUF_WPTR(v)                             (FLD_MWD(0, 11, v))
    #define  FLD_MRD_GEI_RBUF_WPTR(v)                             (FLD_MRD(0, 11, v))
    #define  GET_GEI_RBUF_WPTR()                                  OP_FLD_RD(REG_GEI_RX_BUF_STATE, 0, 11)

    //Field: GEI_RBUF_RPTR
    #define  FLD_LSB_GEI_RBUF_RPTR()                              (16)
    #define  FLD_MSB_GEI_RBUF_RPTR()                              (27)
    #define  FLD_MASK_GEI_RBUF_RPTR()                             (FLD_MASK(16, 27))
    #define  FLD_MWD_GEI_RBUF_RPTR(v)                             (FLD_MWD(16, 27, v))
    #define  FLD_MRD_GEI_RBUF_RPTR(v)                             (FLD_MRD(16, 27, v))
    #define  GET_GEI_RBUF_RPTR()                                  OP_FLD_RD(REG_GEI_RX_BUF_STATE, 16, 27)

    //Write-Register Using Field-Name
    #define  WRF_GEI_RX_BUF_STATE(RBUF_WPTR,RBUF_RPTR) \
                (WR_GEI_RX_BUF_STATE( \
   \
                ))


#define  REG_GEI_RX_PKT_LEN_STATE                                 (REG_BASE_GEI + 0x8c)
    //Read/Write-Register Using Address
    #define  RD_GEI_RX_PKT_LEN_STATE()                            (REG32(REG_GEI_RX_PKT_LEN_STATE))
    #define  WR_GEI_RX_PKT_LEN_STATE(v)                           (REG32(REG_GEI_RX_PKT_LEN_STATE) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_RX_PKT_LEN_STATE()                     (0xFFF0FFF)  
    #define  REG_WMASK_GEI_RX_PKT_LEN_STATE()                     (0x0)

    //Field: GEI_RX_CUR_PKT_BNUM
    #define  FLD_LSB_GEI_RX_CUR_PKT_BNUM()                        (0)
    #define  FLD_MSB_GEI_RX_CUR_PKT_BNUM()                        (11)
    #define  FLD_MASK_GEI_RX_CUR_PKT_BNUM()                       (FLD_MASK(0, 11))
    #define  FLD_MWD_GEI_RX_CUR_PKT_BNUM(v)                       (FLD_MWD(0, 11, v))
    #define  FLD_MRD_GEI_RX_CUR_PKT_BNUM(v)                       (FLD_MRD(0, 11, v))
    #define  GET_GEI_RX_CUR_PKT_BNUM()                            OP_FLD_RD(REG_GEI_RX_PKT_LEN_STATE, 0, 11)

    //Field: GEI_RX_CUR_RES_PKT_BNUM
    #define  FLD_LSB_GEI_RX_CUR_RES_PKT_BNUM()                    (16)
    #define  FLD_MSB_GEI_RX_CUR_RES_PKT_BNUM()                    (27)
    #define  FLD_MASK_GEI_RX_CUR_RES_PKT_BNUM()                   (FLD_MASK(16, 27))
    #define  FLD_MWD_GEI_RX_CUR_RES_PKT_BNUM(v)                   (FLD_MWD(16, 27, v))
    #define  FLD_MRD_GEI_RX_CUR_RES_PKT_BNUM(v)                   (FLD_MRD(16, 27, v))
    #define  GET_GEI_RX_CUR_RES_PKT_BNUM()                        OP_FLD_RD(REG_GEI_RX_PKT_LEN_STATE, 16, 27)

    //Write-Register Using Field-Name
    #define  WRF_GEI_RX_PKT_LEN_STATE(RX_CUR_PKT_BNUM,RX_CUR_RES_PKT_BNUM) \
                (WR_GEI_RX_PKT_LEN_STATE( \
   \
                ))


#define  REG_GEI_RX_PKT_OUT_STATE                                 (REG_BASE_GEI + 0x90)
    //Read/Write-Register Using Address
    #define  RD_GEI_RX_PKT_OUT_STATE()                            (REG32(REG_GEI_RX_PKT_OUT_STATE))
    #define  WR_GEI_RX_PKT_OUT_STATE(v)                           (REG32(REG_GEI_RX_PKT_OUT_STATE) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_RX_PKT_OUT_STATE()                     (0x1F7)  
    #define  REG_WMASK_GEI_RX_PKT_OUT_STATE()                     (0x0)

    //Field: GEI_RX_CUR_FSM
    #define  FLD_LSB_GEI_RX_CUR_FSM()                             (0)
    #define  FLD_MSB_GEI_RX_CUR_FSM()                             (2)
    #define  FLD_MASK_GEI_RX_CUR_FSM()                            (FLD_MASK(0, 2))
    #define  FLD_MWD_GEI_RX_CUR_FSM(v)                            (FLD_MWD(0, 2, v))
    #define  FLD_MRD_GEI_RX_CUR_FSM(v)                            (FLD_MRD(0, 2, v))
    #define  GET_GEI_RX_CUR_FSM()                                 OP_FLD_RD(REG_GEI_RX_PKT_OUT_STATE, 0, 2)

    //Field: GEI_CUR_PKT_MODE
    #define  FLD_LSB_GEI_CUR_PKT_MODE()                           (4)
    #define  FLD_MSB_GEI_CUR_PKT_MODE()                           (4)
    #define  FLD_MASK_GEI_CUR_PKT_MODE()                          (FLD_MASK(4, 4))
    #define  FLD_MWD_GEI_CUR_PKT_MODE(v)                          (FLD_MWD(4, 4, v))
    #define  FLD_MRD_GEI_CUR_PKT_MODE(v)                          (FLD_MRD(4, 4, v))
    #define  GET_GEI_CUR_PKT_MODE()                               OP_FLD_RD(REG_GEI_RX_PKT_OUT_STATE, 4, 4)

    //Field: GEI_RBUF_PKT_EMPTY
    #define  FLD_LSB_GEI_RBUF_PKT_EMPTY()                         (5)
    #define  FLD_MSB_GEI_RBUF_PKT_EMPTY()                         (5)
    #define  FLD_MASK_GEI_RBUF_PKT_EMPTY()                        (FLD_MASK(5, 5))
    #define  FLD_MWD_GEI_RBUF_PKT_EMPTY(v)                        (FLD_MWD(5, 5, v))
    #define  FLD_MRD_GEI_RBUF_PKT_EMPTY(v)                        (FLD_MRD(5, 5, v))
    #define  GET_GEI_RBUF_PKT_EMPTY()                             OP_FLD_RD(REG_GEI_RX_PKT_OUT_STATE, 5, 5)

    //Field: GEI_RX_AHB_MEM_RD
    #define  FLD_LSB_GEI_RX_AHB_MEM_RD()                          (6)
    #define  FLD_MSB_GEI_RX_AHB_MEM_RD()                          (6)
    #define  FLD_MASK_GEI_RX_AHB_MEM_RD()                         (FLD_MASK(6, 6))
    #define  FLD_MWD_GEI_RX_AHB_MEM_RD(v)                         (FLD_MWD(6, 6, v))
    #define  FLD_MRD_GEI_RX_AHB_MEM_RD(v)                         (FLD_MRD(6, 6, v))
    #define  GET_GEI_RX_AHB_MEM_RD()                              OP_FLD_RD(REG_GEI_RX_PKT_OUT_STATE, 6, 6)

    //Field: GEI_RX_PDMA_REQ
    #define  FLD_LSB_GEI_RX_PDMA_REQ()                            (7)
    #define  FLD_MSB_GEI_RX_PDMA_REQ()                            (7)
    #define  FLD_MASK_GEI_RX_PDMA_REQ()                           (FLD_MASK(7, 7))
    #define  FLD_MWD_GEI_RX_PDMA_REQ(v)                           (FLD_MWD(7, 7, v))
    #define  FLD_MRD_GEI_RX_PDMA_REQ(v)                           (FLD_MRD(7, 7, v))
    #define  GET_GEI_RX_PDMA_REQ()                                OP_FLD_RD(REG_GEI_RX_PKT_OUT_STATE, 7, 7)

    //Field: GEI_RX_PDMA_RDY
    #define  FLD_LSB_GEI_RX_PDMA_RDY()                            (8)
    #define  FLD_MSB_GEI_RX_PDMA_RDY()                            (8)
    #define  FLD_MASK_GEI_RX_PDMA_RDY()                           (FLD_MASK(8, 8))
    #define  FLD_MWD_GEI_RX_PDMA_RDY(v)                           (FLD_MWD(8, 8, v))
    #define  FLD_MRD_GEI_RX_PDMA_RDY(v)                           (FLD_MRD(8, 8, v))
    #define  GET_GEI_RX_PDMA_RDY()                                OP_FLD_RD(REG_GEI_RX_PKT_OUT_STATE, 8, 8)

    //Write-Register Using Field-Name
    #define  WRF_GEI_RX_PKT_OUT_STATE(RX_CUR_FSM,CUR_PKT_MODE,RBUF_PKT_EMPTY,RX_AHB_MEM_RD,RX_PDMA_REQ,RX_PDMA_RDY) \
                (WR_GEI_RX_PKT_OUT_STATE( \
   \
                ))


#define  REG_GEI_RX_PBUF_WCNT                                     (REG_BASE_GEI + 0x94)
    //Read/Write-Register Using Address
    #define  RD_GEI_RX_PBUF_WCNT()                                (REG32(REG_GEI_RX_PBUF_WCNT))
    #define  WR_GEI_RX_PBUF_WCNT(v)                               (REG32(REG_GEI_RX_PBUF_WCNT) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_RX_PBUF_WCNT()                         (0x1FFFFF)  
    #define  REG_WMASK_GEI_RX_PBUF_WCNT()                         (0x0)

    //Field: GEI_PBUF_DATA_WCNT
    #define  FLD_LSB_GEI_PBUF_DATA_WCNT()                         (0)
    #define  FLD_MSB_GEI_PBUF_DATA_WCNT()                         (20)
    #define  FLD_MASK_GEI_PBUF_DATA_WCNT()                        (FLD_MASK(0, 20))
    #define  FLD_MWD_GEI_PBUF_DATA_WCNT(v)                        (FLD_MWD(0, 20, v))
    #define  FLD_MRD_GEI_PBUF_DATA_WCNT(v)                        (FLD_MRD(0, 20, v))
    #define  GET_GEI_PBUF_DATA_WCNT()                             OP_FLD_RD(REG_GEI_RX_PBUF_WCNT, 0, 20)

    //Write-Register Using Field-Name
    #define  WRF_GEI_RX_PBUF_WCNT(PBUF_DATA_WCNT) \
                (WR_GEI_RX_PBUF_WCNT( \
   \
                ))


#define  REG_GEI_TX_AHB_TBUF_SPACE                                (REG_BASE_GEI + 0x98)
    //Read/Write-Register Using Address
    #define  RD_GEI_TX_AHB_TBUF_SPACE()                           (REG32(REG_GEI_TX_AHB_TBUF_SPACE))
    #define  WR_GEI_TX_AHB_TBUF_SPACE(v)                          (REG32(REG_GEI_TX_AHB_TBUF_SPACE) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_TX_AHB_TBUF_SPACE()                    (0x7FF07FF)  
    #define  REG_WMASK_GEI_TX_AHB_TBUF_SPACE()                    (0x0)

    //Field: GEI_TX_AHB_TBUF_SPACE_CNT
    #define  FLD_LSB_GEI_TX_AHB_TBUF_SPACE_CNT()                  (0)
    #define  FLD_MSB_GEI_TX_AHB_TBUF_SPACE_CNT()                  (10)
    #define  FLD_MASK_GEI_TX_AHB_TBUF_SPACE_CNT()                 (FLD_MASK(0, 10))
    #define  FLD_MWD_GEI_TX_AHB_TBUF_SPACE_CNT(v)                 (FLD_MWD(0, 10, v))
    #define  FLD_MRD_GEI_TX_AHB_TBUF_SPACE_CNT(v)                 (FLD_MRD(0, 10, v))
    #define  GET_GEI_TX_AHB_TBUF_SPACE_CNT()                      OP_FLD_RD(REG_GEI_TX_AHB_TBUF_SPACE, 0, 10)

    //Field: GEI_TX_PDMA_TBUF_SPACE_CNT
    #define  FLD_LSB_GEI_TX_PDMA_TBUF_SPACE_CNT()                 (16)
    #define  FLD_MSB_GEI_TX_PDMA_TBUF_SPACE_CNT()                 (26)
    #define  FLD_MASK_GEI_TX_PDMA_TBUF_SPACE_CNT()                (FLD_MASK(16, 26))
    #define  FLD_MWD_GEI_TX_PDMA_TBUF_SPACE_CNT(v)                (FLD_MWD(16, 26, v))
    #define  FLD_MRD_GEI_TX_PDMA_TBUF_SPACE_CNT(v)                (FLD_MRD(16, 26, v))
    #define  GET_GEI_TX_PDMA_TBUF_SPACE_CNT()                     OP_FLD_RD(REG_GEI_TX_AHB_TBUF_SPACE, 16, 26)

    //Write-Register Using Field-Name
    #define  WRF_GEI_TX_AHB_TBUF_SPACE(TX_AHB_TBUF_SPACE_CNT,TX_PDMA_TBUF_SPACE_CNT) \
                (WR_GEI_TX_AHB_TBUF_SPACE( \
   \
                ))


#define  REG_GEI_TX_AHB_IN_STATE                                  (REG_BASE_GEI + 0x9c)
    //Read/Write-Register Using Address
    #define  RD_GEI_TX_AHB_IN_STATE()                             (REG32(REG_GEI_TX_AHB_IN_STATE))
    #define  WR_GEI_TX_AHB_IN_STATE(v)                            (REG32(REG_GEI_TX_AHB_IN_STATE) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_TX_AHB_IN_STATE()                      (0x7FFFFFF)  
    #define  REG_WMASK_GEI_TX_AHB_IN_STATE()                      (0x0)

    //Field: GEI_TX_AHB_IN_RES_BNUM
    #define  FLD_LSB_GEI_TX_AHB_IN_RES_BNUM()                     (0)
    #define  FLD_MSB_GEI_TX_AHB_IN_RES_BNUM()                     (10)
    #define  FLD_MASK_GEI_TX_AHB_IN_RES_BNUM()                    (FLD_MASK(0, 10))
    #define  FLD_MWD_GEI_TX_AHB_IN_RES_BNUM(v)                    (FLD_MWD(0, 10, v))
    #define  FLD_MRD_GEI_TX_AHB_IN_RES_BNUM(v)                    (FLD_MRD(0, 10, v))
    #define  GET_GEI_TX_AHB_IN_RES_BNUM()                         OP_FLD_RD(REG_GEI_TX_AHB_IN_STATE, 0, 10)

    //Field: GEI_TX_AHB_IN_FSM
    #define  FLD_LSB_GEI_TX_AHB_IN_FSM()                          (11)
    #define  FLD_MSB_GEI_TX_AHB_IN_FSM()                          (13)
    #define  FLD_MASK_GEI_TX_AHB_IN_FSM()                         (FLD_MASK(11, 13))
    #define  FLD_MWD_GEI_TX_AHB_IN_FSM(v)                         (FLD_MWD(11, 13, v))
    #define  FLD_MRD_GEI_TX_AHB_IN_FSM(v)                         (FLD_MRD(11, 13, v))
    #define  GET_GEI_TX_AHB_IN_FSM()                              OP_FLD_RD(REG_GEI_TX_AHB_IN_STATE, 11, 13)

    //Field: GEI_TX_AHB_IN_SOP
    #define  FLD_LSB_GEI_TX_AHB_IN_SOP()                          (14)
    #define  FLD_MSB_GEI_TX_AHB_IN_SOP()                          (14)
    #define  FLD_MASK_GEI_TX_AHB_IN_SOP()                         (FLD_MASK(14, 14))
    #define  FLD_MWD_GEI_TX_AHB_IN_SOP(v)                         (FLD_MWD(14, 14, v))
    #define  FLD_MRD_GEI_TX_AHB_IN_SOP(v)                         (FLD_MRD(14, 14, v))
    #define  GET_GEI_TX_AHB_IN_SOP()                              OP_FLD_RD(REG_GEI_TX_AHB_IN_STATE, 14, 14)

    //Field: GEI_TX_AHB_IN_EOP
    #define  FLD_LSB_GEI_TX_AHB_IN_EOP()                          (15)
    #define  FLD_MSB_GEI_TX_AHB_IN_EOP()                          (15)
    #define  FLD_MASK_GEI_TX_AHB_IN_EOP()                         (FLD_MASK(15, 15))
    #define  FLD_MWD_GEI_TX_AHB_IN_EOP(v)                         (FLD_MWD(15, 15, v))
    #define  FLD_MRD_GEI_TX_AHB_IN_EOP(v)                         (FLD_MRD(15, 15, v))
    #define  GET_GEI_TX_AHB_IN_EOP()                              OP_FLD_RD(REG_GEI_TX_AHB_IN_STATE, 15, 15)

    //Field: GEI_TX_AHB_IN_PKT_BNUM
    #define  FLD_LSB_GEI_TX_AHB_IN_PKT_BNUM()                     (16)
    #define  FLD_MSB_GEI_TX_AHB_IN_PKT_BNUM()                     (26)
    #define  FLD_MASK_GEI_TX_AHB_IN_PKT_BNUM()                    (FLD_MASK(16, 26))
    #define  FLD_MWD_GEI_TX_AHB_IN_PKT_BNUM(v)                    (FLD_MWD(16, 26, v))
    #define  FLD_MRD_GEI_TX_AHB_IN_PKT_BNUM(v)                    (FLD_MRD(16, 26, v))
    #define  GET_GEI_TX_AHB_IN_PKT_BNUM()                         OP_FLD_RD(REG_GEI_TX_AHB_IN_STATE, 16, 26)

    //Write-Register Using Field-Name
    #define  WRF_GEI_TX_AHB_IN_STATE(TX_AHB_IN_RES_BNUM,TX_AHB_IN_FSM,TX_AHB_IN_SOP,TX_AHB_IN_EOP,TX_AHB_IN_PKT_BNUM) \
                (WR_GEI_TX_AHB_IN_STATE( \
   \
                ))


#define  REG_GEI_TX_PDMA_IN_STATE                                 (REG_BASE_GEI + 0xa0)
    //Read/Write-Register Using Address
    #define  RD_GEI_TX_PDMA_IN_STATE()                            (REG32(REG_GEI_TX_PDMA_IN_STATE))
    #define  WR_GEI_TX_PDMA_IN_STATE(v)                           (REG32(REG_GEI_TX_PDMA_IN_STATE) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_TX_PDMA_IN_STATE()                     (0xC7FFF7FF)  
    #define  REG_WMASK_GEI_TX_PDMA_IN_STATE()                     (0x0)

    //Field: GEI_TX_PDMA_IN_RES_BNUM
    #define  FLD_LSB_GEI_TX_PDMA_IN_RES_BNUM()                    (0)
    #define  FLD_MSB_GEI_TX_PDMA_IN_RES_BNUM()                    (10)
    #define  FLD_MASK_GEI_TX_PDMA_IN_RES_BNUM()                   (FLD_MASK(0, 10))
    #define  FLD_MWD_GEI_TX_PDMA_IN_RES_BNUM(v)                   (FLD_MWD(0, 10, v))
    #define  FLD_MRD_GEI_TX_PDMA_IN_RES_BNUM(v)                   (FLD_MRD(0, 10, v))
    #define  GET_GEI_TX_PDMA_IN_RES_BNUM()                        OP_FLD_RD(REG_GEI_TX_PDMA_IN_STATE, 0, 10)

    //Field: GEI_TX_PDMA_IN_FSM
    #define  FLD_LSB_GEI_TX_PDMA_IN_FSM()                         (12)
    #define  FLD_MSB_GEI_TX_PDMA_IN_FSM()                         (15)
    #define  FLD_MASK_GEI_TX_PDMA_IN_FSM()                        (FLD_MASK(12, 15))
    #define  FLD_MWD_GEI_TX_PDMA_IN_FSM(v)                        (FLD_MWD(12, 15, v))
    #define  FLD_MRD_GEI_TX_PDMA_IN_FSM(v)                        (FLD_MRD(12, 15, v))
    #define  GET_GEI_TX_PDMA_IN_FSM()                             OP_FLD_RD(REG_GEI_TX_PDMA_IN_STATE, 12, 15)

    //Field: GEI_TX_PDMA_IN_PKT_BNUM
    #define  FLD_LSB_GEI_TX_PDMA_IN_PKT_BNUM()                    (16)
    #define  FLD_MSB_GEI_TX_PDMA_IN_PKT_BNUM()                    (26)
    #define  FLD_MASK_GEI_TX_PDMA_IN_PKT_BNUM()                   (FLD_MASK(16, 26))
    #define  FLD_MWD_GEI_TX_PDMA_IN_PKT_BNUM(v)                   (FLD_MWD(16, 26, v))
    #define  FLD_MRD_GEI_TX_PDMA_IN_PKT_BNUM(v)                   (FLD_MRD(16, 26, v))
    #define  GET_GEI_TX_PDMA_IN_PKT_BNUM()                        OP_FLD_RD(REG_GEI_TX_PDMA_IN_STATE, 16, 26)

    //Field: GEI_TX_PDMA_IN_SOP
    #define  FLD_LSB_GEI_TX_PDMA_IN_SOP()                         (30)
    #define  FLD_MSB_GEI_TX_PDMA_IN_SOP()                         (30)
    #define  FLD_MASK_GEI_TX_PDMA_IN_SOP()                        (FLD_MASK(30, 30))
    #define  FLD_MWD_GEI_TX_PDMA_IN_SOP(v)                        (FLD_MWD(30, 30, v))
    #define  FLD_MRD_GEI_TX_PDMA_IN_SOP(v)                        (FLD_MRD(30, 30, v))
    #define  GET_GEI_TX_PDMA_IN_SOP()                             OP_FLD_RD(REG_GEI_TX_PDMA_IN_STATE, 30, 30)

    //Field: GEI_TX_PDMA_IN_EOP
    #define  FLD_LSB_GEI_TX_PDMA_IN_EOP()                         (31)
    #define  FLD_MSB_GEI_TX_PDMA_IN_EOP()                         (31)
    #define  FLD_MASK_GEI_TX_PDMA_IN_EOP()                        (FLD_MASK(31, 31))
    #define  FLD_MWD_GEI_TX_PDMA_IN_EOP(v)                        (FLD_MWD(31, 31, v))
    #define  FLD_MRD_GEI_TX_PDMA_IN_EOP(v)                        (FLD_MRD(31, 31, v))
    #define  GET_GEI_TX_PDMA_IN_EOP()                             OP_FLD_RD(REG_GEI_TX_PDMA_IN_STATE, 31, 31)

    //Write-Register Using Field-Name
    #define  WRF_GEI_TX_PDMA_IN_STATE(TX_PDMA_IN_RES_BNUM,TX_PDMA_IN_FSM,TX_PDMA_IN_PKT_BNUM,TX_PDMA_IN_SOP,TX_PDMA_IN_EOP) \
                (WR_GEI_TX_PDMA_IN_STATE( \
   \
                ))


#define  REG_GEI_TX_PDMA_ADDR                                     (REG_BASE_GEI + 0xa4)
    //Read/Write-Register Using Address
    #define  RD_GEI_TX_PDMA_ADDR()                                (REG32(REG_GEI_TX_PDMA_ADDR))
    #define  WR_GEI_TX_PDMA_ADDR(v)                               (REG32(REG_GEI_TX_PDMA_ADDR) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_TX_PDMA_ADDR()                         (0x7FFFF)  
    #define  REG_WMASK_GEI_TX_PDMA_ADDR()                         (0x0)

    //Field: GEI_TX_PDMA_IN_PKT_ADDR
    #define  FLD_LSB_GEI_TX_PDMA_IN_PKT_ADDR()                    (0)
    #define  FLD_MSB_GEI_TX_PDMA_IN_PKT_ADDR()                    (18)
    #define  FLD_MASK_GEI_TX_PDMA_IN_PKT_ADDR()                   (FLD_MASK(0, 18))
    #define  FLD_MWD_GEI_TX_PDMA_IN_PKT_ADDR(v)                   (FLD_MWD(0, 18, v))
    #define  FLD_MRD_GEI_TX_PDMA_IN_PKT_ADDR(v)                   (FLD_MRD(0, 18, v))
    #define  GET_GEI_TX_PDMA_IN_PKT_ADDR()                        OP_FLD_RD(REG_GEI_TX_PDMA_ADDR, 0, 18)

    //Write-Register Using Field-Name
    #define  WRF_GEI_TX_PDMA_ADDR(TX_PDMA_IN_PKT_ADDR) \
                (WR_GEI_TX_PDMA_ADDR( \
   \
                ))


#define  REG_GEI_TX_RECV_PKT_CNT                                  (REG_BASE_GEI + 0xa8)
    //Read/Write-Register Using Address
    #define  RD_GEI_TX_RECV_PKT_CNT()                             (REG32(REG_GEI_TX_RECV_PKT_CNT))
    #define  WR_GEI_TX_RECV_PKT_CNT(v)                            (REG32(REG_GEI_TX_RECV_PKT_CNT) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_TX_RECV_PKT_CNT()                      (0xFFFFFFFF)  
    #define  REG_WMASK_GEI_TX_RECV_PKT_CNT()                      (0x0)

    //Field: GEI_TX_AHB_IN_PKT_CNT
    #define  FLD_LSB_GEI_TX_AHB_IN_PKT_CNT()                      (0)
    #define  FLD_MSB_GEI_TX_AHB_IN_PKT_CNT()                      (15)
    #define  FLD_MASK_GEI_TX_AHB_IN_PKT_CNT()                     (FLD_MASK(0, 15))
    #define  FLD_MWD_GEI_TX_AHB_IN_PKT_CNT(v)                     (FLD_MWD(0, 15, v))
    #define  FLD_MRD_GEI_TX_AHB_IN_PKT_CNT(v)                     (FLD_MRD(0, 15, v))
    #define  GET_GEI_TX_AHB_IN_PKT_CNT()                          OP_FLD_RD(REG_GEI_TX_RECV_PKT_CNT, 0, 15)
    #define  RST_GEI_TX_AHB_IN_PKT_CNT()                          OP_FLD_RD(REG_GEI_TX_RECV_PKT_CNT, 0, 15)

    //Field: GEI_TX_PDMA_IN_PKT_CNT
    #define  FLD_LSB_GEI_TX_PDMA_IN_PKT_CNT()                     (16)
    #define  FLD_MSB_GEI_TX_PDMA_IN_PKT_CNT()                     (31)
    #define  FLD_MASK_GEI_TX_PDMA_IN_PKT_CNT()                    (FLD_MASK(16, 31))
    #define  FLD_MWD_GEI_TX_PDMA_IN_PKT_CNT(v)                    (FLD_MWD(16, 31, v))
    #define  FLD_MRD_GEI_TX_PDMA_IN_PKT_CNT(v)                    (FLD_MRD(16, 31, v))
    #define  GET_GEI_TX_PDMA_IN_PKT_CNT()                         OP_FLD_RD(REG_GEI_TX_RECV_PKT_CNT, 16, 31)
    #define  RST_GEI_TX_PDMA_IN_PKT_CNT()                         OP_FLD_RD(REG_GEI_TX_RECV_PKT_CNT, 16, 31)

    //Write-Register Using Field-Name
    #define  WRF_GEI_TX_RECV_PKT_CNT(TX_AHB_IN_PKT_CNT,TX_PDMA_IN_PKT_CNT) \
                (WR_GEI_TX_RECV_PKT_CNT( \
   \
                ))


#define  REG_GEI_TX_FCS_STATE                                     (REG_BASE_GEI + 0xac)
    //Read/Write-Register Using Address
    #define  RD_GEI_TX_FCS_STATE()                                (REG32(REG_GEI_TX_FCS_STATE))
    #define  WR_GEI_TX_FCS_STATE(v)                               (REG32(REG_GEI_TX_FCS_STATE) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_TX_FCS_STATE()                         (0xFF7F7F)  
    #define  REG_WMASK_GEI_TX_FCS_STATE()                         (0x0)

    //Field: GEI_TXFCS_FSM
    #define  FLD_LSB_GEI_TXFCS_FSM()                              (0)
    #define  FLD_MSB_GEI_TXFCS_FSM()                              (2)
    #define  FLD_MASK_GEI_TXFCS_FSM()                             (FLD_MASK(0, 2))
    #define  FLD_MWD_GEI_TXFCS_FSM(v)                             (FLD_MWD(0, 2, v))
    #define  FLD_MRD_GEI_TXFCS_FSM(v)                             (FLD_MRD(0, 2, v))
    #define  GET_GEI_TXFCS_FSM()                                  OP_FLD_RD(REG_GEI_TX_FCS_STATE, 0, 2)

    //Field: GEI_TXFCS_NEED_PAD
    #define  FLD_LSB_GEI_TXFCS_NEED_PAD()                         (3)
    #define  FLD_MSB_GEI_TXFCS_NEED_PAD()                         (3)
    #define  FLD_MASK_GEI_TXFCS_NEED_PAD()                        (FLD_MASK(3, 3))
    #define  FLD_MWD_GEI_TXFCS_NEED_PAD(v)                        (FLD_MWD(3, 3, v))
    #define  FLD_MRD_GEI_TXFCS_NEED_PAD(v)                        (FLD_MRD(3, 3, v))
    #define  GET_GEI_TXFCS_NEED_PAD()                             OP_FLD_RD(REG_GEI_TX_FCS_STATE, 3, 3)

    //Field: GEI_TXFCS_NEED_CRC
    #define  FLD_LSB_GEI_TXFCS_NEED_CRC()                         (4)
    #define  FLD_MSB_GEI_TXFCS_NEED_CRC()                         (4)
    #define  FLD_MASK_GEI_TXFCS_NEED_CRC()                        (FLD_MASK(4, 4))
    #define  FLD_MWD_GEI_TXFCS_NEED_CRC(v)                        (FLD_MWD(4, 4, v))
    #define  FLD_MRD_GEI_TXFCS_NEED_CRC(v)                        (FLD_MRD(4, 4, v))
    #define  GET_GEI_TXFCS_NEED_CRC()                             OP_FLD_RD(REG_GEI_TX_FCS_STATE, 4, 4)

    //Field: GEI_TXFCS_AHB_GRT
    #define  FLD_LSB_GEI_TXFCS_AHB_GRT()                          (5)
    #define  FLD_MSB_GEI_TXFCS_AHB_GRT()                          (5)
    #define  FLD_MASK_GEI_TXFCS_AHB_GRT()                         (FLD_MASK(5, 5))
    #define  FLD_MWD_GEI_TXFCS_AHB_GRT(v)                         (FLD_MWD(5, 5, v))
    #define  FLD_MRD_GEI_TXFCS_AHB_GRT(v)                         (FLD_MRD(5, 5, v))
    #define  GET_GEI_TXFCS_AHB_GRT()                              OP_FLD_RD(REG_GEI_TX_FCS_STATE, 5, 5)

    //Field: GEI_TXFCS_PDMA_GRT
    #define  FLD_LSB_GEI_TXFCS_PDMA_GRT()                         (6)
    #define  FLD_MSB_GEI_TXFCS_PDMA_GRT()                         (6)
    #define  FLD_MASK_GEI_TXFCS_PDMA_GRT()                        (FLD_MASK(6, 6))
    #define  FLD_MWD_GEI_TXFCS_PDMA_GRT(v)                        (FLD_MWD(6, 6, v))
    #define  FLD_MRD_GEI_TXFCS_PDMA_GRT(v)                        (FLD_MRD(6, 6, v))
    #define  GET_GEI_TXFCS_PDMA_GRT()                             OP_FLD_RD(REG_GEI_TX_FCS_STATE, 6, 6)

    //Field: GEI_TXFCS_PAD_BNUM
    #define  FLD_LSB_GEI_TXFCS_PAD_BNUM()                         (8)
    #define  FLD_MSB_GEI_TXFCS_PAD_BNUM()                         (14)
    #define  FLD_MASK_GEI_TXFCS_PAD_BNUM()                        (FLD_MASK(8, 14))
    #define  FLD_MWD_GEI_TXFCS_PAD_BNUM(v)                        (FLD_MWD(8, 14, v))
    #define  FLD_MRD_GEI_TXFCS_PAD_BNUM(v)                        (FLD_MRD(8, 14, v))
    #define  GET_GEI_TXFCS_PAD_BNUM()                             OP_FLD_RD(REG_GEI_TX_FCS_STATE, 8, 14)

    //Field: GEI_TXFCS_DFIFO_CNT
    #define  FLD_LSB_GEI_TXFCS_DFIFO_CNT()                        (16)
    #define  FLD_MSB_GEI_TXFCS_DFIFO_CNT()                        (19)
    #define  FLD_MASK_GEI_TXFCS_DFIFO_CNT()                       (FLD_MASK(16, 19))
    #define  FLD_MWD_GEI_TXFCS_DFIFO_CNT(v)                       (FLD_MWD(16, 19, v))
    #define  FLD_MRD_GEI_TXFCS_DFIFO_CNT(v)                       (FLD_MRD(16, 19, v))
    #define  GET_GEI_TXFCS_DFIFO_CNT()                            OP_FLD_RD(REG_GEI_TX_FCS_STATE, 16, 19)

    //Field: GEI_TXFCS_CFIFO_CNT
    #define  FLD_LSB_GEI_TXFCS_CFIFO_CNT()                        (20)
    #define  FLD_MSB_GEI_TXFCS_CFIFO_CNT()                        (23)
    #define  FLD_MASK_GEI_TXFCS_CFIFO_CNT()                       (FLD_MASK(20, 23))
    #define  FLD_MWD_GEI_TXFCS_CFIFO_CNT(v)                       (FLD_MWD(20, 23, v))
    #define  FLD_MRD_GEI_TXFCS_CFIFO_CNT(v)                       (FLD_MRD(20, 23, v))
    #define  GET_GEI_TXFCS_CFIFO_CNT()                            OP_FLD_RD(REG_GEI_TX_FCS_STATE, 20, 23)

    //Write-Register Using Field-Name
    #define  WRF_GEI_TX_FCS_STATE(TXFCS_FSM,TXFCS_NEED_PAD,TXFCS_NEED_CRC,TXFCS_AHB_GRT,TXFCS_PDMA_GRT,TXFCS_PAD_BNUM,TXFCS_DFIFO_CNT,TXFCS_CFIFO_CNT) \
                (WR_GEI_TX_FCS_STATE( \
   \
                ))


#define  REG_GEI_TX_FCS_PKT_STATE                                 (REG_BASE_GEI + 0xb0)
    //Read/Write-Register Using Address
    #define  RD_GEI_TX_FCS_PKT_STATE()                            (REG32(REG_GEI_TX_FCS_PKT_STATE))
    #define  WR_GEI_TX_FCS_PKT_STATE(v)                           (REG32(REG_GEI_TX_FCS_PKT_STATE) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_TX_FCS_PKT_STATE()                     (0xFFF0FFF)  
    #define  REG_WMASK_GEI_TX_FCS_PKT_STATE()                     (0x0)

    //Field: GEI_TXFCS_PKT_BNUM
    #define  FLD_LSB_GEI_TXFCS_PKT_BNUM()                         (0)
    #define  FLD_MSB_GEI_TXFCS_PKT_BNUM()                         (11)
    #define  FLD_MASK_GEI_TXFCS_PKT_BNUM()                        (FLD_MASK(0, 11))
    #define  FLD_MWD_GEI_TXFCS_PKT_BNUM(v)                        (FLD_MWD(0, 11, v))
    #define  FLD_MRD_GEI_TXFCS_PKT_BNUM(v)                        (FLD_MRD(0, 11, v))
    #define  GET_GEI_TXFCS_PKT_BNUM()                             OP_FLD_RD(REG_GEI_TX_FCS_PKT_STATE, 0, 11)

    //Field: GEI_TXFCS_RES_BNUM
    #define  FLD_LSB_GEI_TXFCS_RES_BNUM()                         (16)
    #define  FLD_MSB_GEI_TXFCS_RES_BNUM()                         (27)
    #define  FLD_MASK_GEI_TXFCS_RES_BNUM()                        (FLD_MASK(16, 27))
    #define  FLD_MWD_GEI_TXFCS_RES_BNUM(v)                        (FLD_MWD(16, 27, v))
    #define  FLD_MRD_GEI_TXFCS_RES_BNUM(v)                        (FLD_MRD(16, 27, v))
    #define  GET_GEI_TXFCS_RES_BNUM()                             OP_FLD_RD(REG_GEI_TX_FCS_PKT_STATE, 16, 27)

    //Write-Register Using Field-Name
    #define  WRF_GEI_TX_FCS_PKT_STATE(TXFCS_PKT_BNUM,TXFCS_RES_BNUM) \
                (WR_GEI_TX_FCS_PKT_STATE( \
   \
                ))


#define  REG_GEI_TX_FCS_PKT_CNT                                   (REG_BASE_GEI + 0xb4)
    //Read/Write-Register Using Address
    #define  RD_GEI_TX_FCS_PKT_CNT()                              (REG32(REG_GEI_TX_FCS_PKT_CNT))
    #define  WR_GEI_TX_FCS_PKT_CNT(v)                             (REG32(REG_GEI_TX_FCS_PKT_CNT) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_TX_FCS_PKT_CNT()                       (0xFFFFFFFF)  
    #define  REG_WMASK_GEI_TX_FCS_PKT_CNT()                       (0x0)

    //Field: GEI_TXFCS_AHB_CNT
    #define  FLD_LSB_GEI_TXFCS_AHB_CNT()                          (0)
    #define  FLD_MSB_GEI_TXFCS_AHB_CNT()                          (15)
    #define  FLD_MASK_GEI_TXFCS_AHB_CNT()                         (FLD_MASK(0, 15))
    #define  FLD_MWD_GEI_TXFCS_AHB_CNT(v)                         (FLD_MWD(0, 15, v))
    #define  FLD_MRD_GEI_TXFCS_AHB_CNT(v)                         (FLD_MRD(0, 15, v))
    #define  GET_GEI_TXFCS_AHB_CNT()                              OP_FLD_RD(REG_GEI_TX_FCS_PKT_CNT, 0, 15)
    #define  RST_GEI_TXFCS_AHB_CNT()                              OP_FLD_RD(REG_GEI_TX_FCS_PKT_CNT, 0, 15)

    //Field: GEI_TXFCS_PDMA_CNT
    #define  FLD_LSB_GEI_TXFCS_PDMA_CNT()                         (16)
    #define  FLD_MSB_GEI_TXFCS_PDMA_CNT()                         (31)
    #define  FLD_MASK_GEI_TXFCS_PDMA_CNT()                        (FLD_MASK(16, 31))
    #define  FLD_MWD_GEI_TXFCS_PDMA_CNT(v)                        (FLD_MWD(16, 31, v))
    #define  FLD_MRD_GEI_TXFCS_PDMA_CNT(v)                        (FLD_MRD(16, 31, v))
    #define  GET_GEI_TXFCS_PDMA_CNT()                             OP_FLD_RD(REG_GEI_TX_FCS_PKT_CNT, 16, 31)
    #define  RST_GEI_TXFCS_PDMA_CNT()                             OP_FLD_RD(REG_GEI_TX_FCS_PKT_CNT, 16, 31)

    //Write-Register Using Field-Name
    #define  WRF_GEI_TX_FCS_PKT_CNT(TXFCS_AHB_CNT,TXFCS_PDMA_CNT) \
                (WR_GEI_TX_FCS_PKT_CNT( \
   \
                ))


#define  REG_GEI_PDMA_INFO_MCNT                                   (REG_BASE_GEI + 0xb8)
    //Read/Write-Register Using Address
    #define  RD_GEI_PDMA_INFO_MCNT()                              (REG32(REG_GEI_PDMA_INFO_MCNT))
    #define  WR_GEI_PDMA_INFO_MCNT(v)                             (REG32(REG_GEI_PDMA_INFO_MCNT) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_PDMA_INFO_MCNT()                       (0x7F7F00FF)  
    #define  REG_WMASK_GEI_PDMA_INFO_MCNT()                       (0x7F7F00FF)

    //Field: GEI_RX_PDMA_PKT_INFO_MCNT
    #define  FLD_LSB_GEI_RX_PDMA_PKT_INFO_MCNT()                  (0)
    #define  FLD_MSB_GEI_RX_PDMA_PKT_INFO_MCNT()                  (7)
    #define  FLD_MASK_GEI_RX_PDMA_PKT_INFO_MCNT()                 (FLD_MASK(0, 7))
    #define  FLD_MWD_GEI_RX_PDMA_PKT_INFO_MCNT(v)                 (FLD_MWD(0, 7, v))
    #define  FLD_MRD_GEI_RX_PDMA_PKT_INFO_MCNT(v)                 (FLD_MRD(0, 7, v))
    #define  SET_GEI_RX_PDMA_PKT_INFO_MCNT(v)                     OP_FLD_WR(REG_GEI_PDMA_INFO_MCNT, 0, 7, v)
    #define  GET_GEI_RX_PDMA_PKT_INFO_MCNT()                      OP_FLD_RD(REG_GEI_PDMA_INFO_MCNT, 0, 7)
    #define  RST_GEI_RX_PDMA_PKT_INFO_MCNT()                      OP_FLD_WR(REG_GEI_PDMA_INFO_MCNT, 0, 7, 0x0)

    //Field: GEI_TX_PDMA_HPKT_INFO_MCNT
    #define  FLD_LSB_GEI_TX_PDMA_HPKT_INFO_MCNT()                 (16)
    #define  FLD_MSB_GEI_TX_PDMA_HPKT_INFO_MCNT()                 (22)
    #define  FLD_MASK_GEI_TX_PDMA_HPKT_INFO_MCNT()                (FLD_MASK(16, 22))
    #define  FLD_MWD_GEI_TX_PDMA_HPKT_INFO_MCNT(v)                (FLD_MWD(16, 22, v))
    #define  FLD_MRD_GEI_TX_PDMA_HPKT_INFO_MCNT(v)                (FLD_MRD(16, 22, v))
    #define  SET_GEI_TX_PDMA_HPKT_INFO_MCNT(v)                    OP_FLD_WR(REG_GEI_PDMA_INFO_MCNT, 16, 22, v)
    #define  GET_GEI_TX_PDMA_HPKT_INFO_MCNT()                     OP_FLD_RD(REG_GEI_PDMA_INFO_MCNT, 16, 22)
    #define  RST_GEI_TX_PDMA_HPKT_INFO_MCNT()                     OP_FLD_WR(REG_GEI_PDMA_INFO_MCNT, 16, 22, 0x0)

    //Field: GEI_TX_PDMA_LPKT_INFO_MCNT
    #define  FLD_LSB_GEI_TX_PDMA_LPKT_INFO_MCNT()                 (24)
    #define  FLD_MSB_GEI_TX_PDMA_LPKT_INFO_MCNT()                 (30)
    #define  FLD_MASK_GEI_TX_PDMA_LPKT_INFO_MCNT()                (FLD_MASK(24, 30))
    #define  FLD_MWD_GEI_TX_PDMA_LPKT_INFO_MCNT(v)                (FLD_MWD(24, 30, v))
    #define  FLD_MRD_GEI_TX_PDMA_LPKT_INFO_MCNT(v)                (FLD_MRD(24, 30, v))
    #define  SET_GEI_TX_PDMA_LPKT_INFO_MCNT(v)                    OP_FLD_WR(REG_GEI_PDMA_INFO_MCNT, 24, 30, v)
    #define  GET_GEI_TX_PDMA_LPKT_INFO_MCNT()                     OP_FLD_RD(REG_GEI_PDMA_INFO_MCNT, 24, 30)
    #define  RST_GEI_TX_PDMA_LPKT_INFO_MCNT()                     OP_FLD_WR(REG_GEI_PDMA_INFO_MCNT, 24, 30, 0x0)

    //Write-Register Using Field-Name
    #define  WRF_GEI_PDMA_INFO_MCNT(RX_PDMA_PKT_INFO_MCNT,TX_PDMA_HPKT_INFO_MCNT,TX_PDMA_LPKT_INFO_MCNT) \
                (WR_GEI_PDMA_INFO_MCNT( \
                  (FLD_MWD_GEI_RX_PDMA_PKT_INFO_MCNT(RX_PDMA_PKT_INFO_MCNT))           | \
                  (FLD_MWD_GEI_TX_PDMA_HPKT_INFO_MCNT(TX_PDMA_HPKT_INFO_MCNT))         | \
                  (FLD_MWD_GEI_TX_PDMA_LPKT_INFO_MCNT(TX_PDMA_LPKT_INFO_MCNT))           \
                ))


#define  REG_GEI_TX_PKT_INFO_ERR_STA                              (REG_BASE_GEI + 0xbc)
    //Read/Write-Register Using Address
    #define  RD_GEI_TX_PKT_INFO_ERR_STA()                         (REG32(REG_GEI_TX_PKT_INFO_ERR_STA))
    #define  WR_GEI_TX_PKT_INFO_ERR_STA(v)                        (REG32(REG_GEI_TX_PKT_INFO_ERR_STA) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_TX_PKT_INFO_ERR_STA()                  (0x777F7F)  
    #define  REG_WMASK_GEI_TX_PKT_INFO_ERR_STA()                  (0x777F7F)

    //Field: GEI_TX_PINFO_SOP_ERR
    #define  FLD_LSB_GEI_TX_PINFO_SOP_ERR()                       (0)
    #define  FLD_MSB_GEI_TX_PINFO_SOP_ERR()                       (0)
    #define  FLD_MASK_GEI_TX_PINFO_SOP_ERR()                      (FLD_MASK(0, 0))
    #define  FLD_MWD_GEI_TX_PINFO_SOP_ERR(v)                      (FLD_MWD(0, 0, v))
    #define  FLD_MRD_GEI_TX_PINFO_SOP_ERR(v)                      (FLD_MRD(0, 0, v))
    #define  SET_GEI_TX_PINFO_SOP_ERR(v)                          OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 0, 0, v)
    #define  GET_GEI_TX_PINFO_SOP_ERR()                           OP_FLD_RD(REG_GEI_TX_PKT_INFO_ERR_STA, 0, 0)
    #define  CLR_GEI_TX_PINFO_SOP_ERR()                           OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 0, 0, 1)
    #define  RST_GEI_TX_PINFO_SOP_ERR()                           OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 0, 0, 0x1)

    //Field: GEI_TX_PINFO_EOP_ERR
    #define  FLD_LSB_GEI_TX_PINFO_EOP_ERR()                       (1)
    #define  FLD_MSB_GEI_TX_PINFO_EOP_ERR()                       (1)
    #define  FLD_MASK_GEI_TX_PINFO_EOP_ERR()                      (FLD_MASK(1, 1))
    #define  FLD_MWD_GEI_TX_PINFO_EOP_ERR(v)                      (FLD_MWD(1, 1, v))
    #define  FLD_MRD_GEI_TX_PINFO_EOP_ERR(v)                      (FLD_MRD(1, 1, v))
    #define  SET_GEI_TX_PINFO_EOP_ERR(v)                          OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 1, 1, v)
    #define  GET_GEI_TX_PINFO_EOP_ERR()                           OP_FLD_RD(REG_GEI_TX_PKT_INFO_ERR_STA, 1, 1)
    #define  CLR_GEI_TX_PINFO_EOP_ERR()                           OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 1, 1, 1)
    #define  RST_GEI_TX_PINFO_EOP_ERR()                           OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 1, 1, 0x1)

    //Field: GEI_TX_PINFO_MID_ERR
    #define  FLD_LSB_GEI_TX_PINFO_MID_ERR()                       (2)
    #define  FLD_MSB_GEI_TX_PINFO_MID_ERR()                       (2)
    #define  FLD_MASK_GEI_TX_PINFO_MID_ERR()                      (FLD_MASK(2, 2))
    #define  FLD_MWD_GEI_TX_PINFO_MID_ERR(v)                      (FLD_MWD(2, 2, v))
    #define  FLD_MRD_GEI_TX_PINFO_MID_ERR(v)                      (FLD_MRD(2, 2, v))
    #define  SET_GEI_TX_PINFO_MID_ERR(v)                          OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 2, 2, v)
    #define  GET_GEI_TX_PINFO_MID_ERR()                           OP_FLD_RD(REG_GEI_TX_PKT_INFO_ERR_STA, 2, 2)
    #define  CLR_GEI_TX_PINFO_MID_ERR()                           OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 2, 2, 1)
    #define  RST_GEI_TX_PINFO_MID_ERR()                           OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 2, 2, 0x1)

    //Field: GEI_TX_PLEN_MIN_FAIL
    #define  FLD_LSB_GEI_TX_PLEN_MIN_FAIL()                       (3)
    #define  FLD_MSB_GEI_TX_PLEN_MIN_FAIL()                       (3)
    #define  FLD_MASK_GEI_TX_PLEN_MIN_FAIL()                      (FLD_MASK(3, 3))
    #define  FLD_MWD_GEI_TX_PLEN_MIN_FAIL(v)                      (FLD_MWD(3, 3, v))
    #define  FLD_MRD_GEI_TX_PLEN_MIN_FAIL(v)                      (FLD_MRD(3, 3, v))
    #define  SET_GEI_TX_PLEN_MIN_FAIL(v)                          OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 3, 3, v)
    #define  GET_GEI_TX_PLEN_MIN_FAIL()                           OP_FLD_RD(REG_GEI_TX_PKT_INFO_ERR_STA, 3, 3)
    #define  CLR_GEI_TX_PLEN_MIN_FAIL()                           OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 3, 3, 1)
    #define  RST_GEI_TX_PLEN_MIN_FAIL()                           OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 3, 3, 0x1)

    //Field: GEI_TX_PLEN_MAX_FAIL
    #define  FLD_LSB_GEI_TX_PLEN_MAX_FAIL()                       (4)
    #define  FLD_MSB_GEI_TX_PLEN_MAX_FAIL()                       (4)
    #define  FLD_MASK_GEI_TX_PLEN_MAX_FAIL()                      (FLD_MASK(4, 4))
    #define  FLD_MWD_GEI_TX_PLEN_MAX_FAIL(v)                      (FLD_MWD(4, 4, v))
    #define  FLD_MRD_GEI_TX_PLEN_MAX_FAIL(v)                      (FLD_MRD(4, 4, v))
    #define  SET_GEI_TX_PLEN_MAX_FAIL(v)                          OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 4, 4, v)
    #define  GET_GEI_TX_PLEN_MAX_FAIL()                           OP_FLD_RD(REG_GEI_TX_PKT_INFO_ERR_STA, 4, 4)
    #define  CLR_GEI_TX_PLEN_MAX_FAIL()                           OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 4, 4, 1)
    #define  RST_GEI_TX_PLEN_MAX_FAIL()                           OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 4, 4, 0x1)

    //Field: GEI_TX_PLEN_MAX_2047
    #define  FLD_LSB_GEI_TX_PLEN_MAX_2047()                       (5)
    #define  FLD_MSB_GEI_TX_PLEN_MAX_2047()                       (5)
    #define  FLD_MASK_GEI_TX_PLEN_MAX_2047()                      (FLD_MASK(5, 5))
    #define  FLD_MWD_GEI_TX_PLEN_MAX_2047(v)                      (FLD_MWD(5, 5, v))
    #define  FLD_MRD_GEI_TX_PLEN_MAX_2047(v)                      (FLD_MRD(5, 5, v))
    #define  SET_GEI_TX_PLEN_MAX_2047(v)                          OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 5, 5, v)
    #define  GET_GEI_TX_PLEN_MAX_2047()                           OP_FLD_RD(REG_GEI_TX_PKT_INFO_ERR_STA, 5, 5)
    #define  CLR_GEI_TX_PLEN_MAX_2047()                           OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 5, 5, 1)
    #define  RST_GEI_TX_PLEN_MAX_2047()                           OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 5, 5, 0x1)

    //Field: GEI_TX_PLEN_ZERO
    #define  FLD_LSB_GEI_TX_PLEN_ZERO()                           (6)
    #define  FLD_MSB_GEI_TX_PLEN_ZERO()                           (6)
    #define  FLD_MASK_GEI_TX_PLEN_ZERO()                          (FLD_MASK(6, 6))
    #define  FLD_MWD_GEI_TX_PLEN_ZERO(v)                          (FLD_MWD(6, 6, v))
    #define  FLD_MRD_GEI_TX_PLEN_ZERO(v)                          (FLD_MRD(6, 6, v))
    #define  SET_GEI_TX_PLEN_ZERO(v)                              OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 6, 6, v)
    #define  GET_GEI_TX_PLEN_ZERO()                               OP_FLD_RD(REG_GEI_TX_PKT_INFO_ERR_STA, 6, 6)
    #define  CLR_GEI_TX_PLEN_ZERO()                               OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 6, 6, 1)
    #define  RST_GEI_TX_PLEN_ZERO()                               OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 6, 6, 0x1)

    //Field: GEI_TX_AINFO_SOP_ERR
    #define  FLD_LSB_GEI_TX_AINFO_SOP_ERR()                       (8)
    #define  FLD_MSB_GEI_TX_AINFO_SOP_ERR()                       (8)
    #define  FLD_MASK_GEI_TX_AINFO_SOP_ERR()                      (FLD_MASK(8, 8))
    #define  FLD_MWD_GEI_TX_AINFO_SOP_ERR(v)                      (FLD_MWD(8, 8, v))
    #define  FLD_MRD_GEI_TX_AINFO_SOP_ERR(v)                      (FLD_MRD(8, 8, v))
    #define  SET_GEI_TX_AINFO_SOP_ERR(v)                          OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 8, 8, v)
    #define  GET_GEI_TX_AINFO_SOP_ERR()                           OP_FLD_RD(REG_GEI_TX_PKT_INFO_ERR_STA, 8, 8)
    #define  CLR_GEI_TX_AINFO_SOP_ERR()                           OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 8, 8, 1)
    #define  RST_GEI_TX_AINFO_SOP_ERR()                           OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 8, 8, 0x1)

    //Field: GEI_TX_AINFO_EOP_ERR
    #define  FLD_LSB_GEI_TX_AINFO_EOP_ERR()                       (9)
    #define  FLD_MSB_GEI_TX_AINFO_EOP_ERR()                       (9)
    #define  FLD_MASK_GEI_TX_AINFO_EOP_ERR()                      (FLD_MASK(9, 9))
    #define  FLD_MWD_GEI_TX_AINFO_EOP_ERR(v)                      (FLD_MWD(9, 9, v))
    #define  FLD_MRD_GEI_TX_AINFO_EOP_ERR(v)                      (FLD_MRD(9, 9, v))
    #define  SET_GEI_TX_AINFO_EOP_ERR(v)                          OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 9, 9, v)
    #define  GET_GEI_TX_AINFO_EOP_ERR()                           OP_FLD_RD(REG_GEI_TX_PKT_INFO_ERR_STA, 9, 9)
    #define  CLR_GEI_TX_AINFO_EOP_ERR()                           OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 9, 9, 1)
    #define  RST_GEI_TX_AINFO_EOP_ERR()                           OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 9, 9, 0x1)

    //Field: GEI_TX_AINFO_MID_ERR
    #define  FLD_LSB_GEI_TX_AINFO_MID_ERR()                       (10)
    #define  FLD_MSB_GEI_TX_AINFO_MID_ERR()                       (10)
    #define  FLD_MASK_GEI_TX_AINFO_MID_ERR()                      (FLD_MASK(10, 10))
    #define  FLD_MWD_GEI_TX_AINFO_MID_ERR(v)                      (FLD_MWD(10, 10, v))
    #define  FLD_MRD_GEI_TX_AINFO_MID_ERR(v)                      (FLD_MRD(10, 10, v))
    #define  SET_GEI_TX_AINFO_MID_ERR(v)                          OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 10, 10, v)
    #define  GET_GEI_TX_AINFO_MID_ERR()                           OP_FLD_RD(REG_GEI_TX_PKT_INFO_ERR_STA, 10, 10)
    #define  CLR_GEI_TX_AINFO_MID_ERR()                           OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 10, 10, 1)
    #define  RST_GEI_TX_AINFO_MID_ERR()                           OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 10, 10, 0x1)

    //Field: GEI_TX_ALEN_MIN_FAIL
    #define  FLD_LSB_GEI_TX_ALEN_MIN_FAIL()                       (11)
    #define  FLD_MSB_GEI_TX_ALEN_MIN_FAIL()                       (11)
    #define  FLD_MASK_GEI_TX_ALEN_MIN_FAIL()                      (FLD_MASK(11, 11))
    #define  FLD_MWD_GEI_TX_ALEN_MIN_FAIL(v)                      (FLD_MWD(11, 11, v))
    #define  FLD_MRD_GEI_TX_ALEN_MIN_FAIL(v)                      (FLD_MRD(11, 11, v))
    #define  SET_GEI_TX_ALEN_MIN_FAIL(v)                          OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 11, 11, v)
    #define  GET_GEI_TX_ALEN_MIN_FAIL()                           OP_FLD_RD(REG_GEI_TX_PKT_INFO_ERR_STA, 11, 11)
    #define  CLR_GEI_TX_ALEN_MIN_FAIL()                           OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 11, 11, 1)
    #define  RST_GEI_TX_ALEN_MIN_FAIL()                           OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 11, 11, 0x1)

    //Field: GEI_TX_ALEN_MAX_FAIL
    #define  FLD_LSB_GEI_TX_ALEN_MAX_FAIL()                       (12)
    #define  FLD_MSB_GEI_TX_ALEN_MAX_FAIL()                       (12)
    #define  FLD_MASK_GEI_TX_ALEN_MAX_FAIL()                      (FLD_MASK(12, 12))
    #define  FLD_MWD_GEI_TX_ALEN_MAX_FAIL(v)                      (FLD_MWD(12, 12, v))
    #define  FLD_MRD_GEI_TX_ALEN_MAX_FAIL(v)                      (FLD_MRD(12, 12, v))
    #define  SET_GEI_TX_ALEN_MAX_FAIL(v)                          OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 12, 12, v)
    #define  GET_GEI_TX_ALEN_MAX_FAIL()                           OP_FLD_RD(REG_GEI_TX_PKT_INFO_ERR_STA, 12, 12)
    #define  CLR_GEI_TX_ALEN_MAX_FAIL()                           OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 12, 12, 1)
    #define  RST_GEI_TX_ALEN_MAX_FAIL()                           OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 12, 12, 0x1)

    //Field: GEI_TX_ALEN_MAX_2047
    #define  FLD_LSB_GEI_TX_ALEN_MAX_2047()                       (13)
    #define  FLD_MSB_GEI_TX_ALEN_MAX_2047()                       (13)
    #define  FLD_MASK_GEI_TX_ALEN_MAX_2047()                      (FLD_MASK(13, 13))
    #define  FLD_MWD_GEI_TX_ALEN_MAX_2047(v)                      (FLD_MWD(13, 13, v))
    #define  FLD_MRD_GEI_TX_ALEN_MAX_2047(v)                      (FLD_MRD(13, 13, v))
    #define  SET_GEI_TX_ALEN_MAX_2047(v)                          OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 13, 13, v)
    #define  GET_GEI_TX_ALEN_MAX_2047()                           OP_FLD_RD(REG_GEI_TX_PKT_INFO_ERR_STA, 13, 13)
    #define  CLR_GEI_TX_ALEN_MAX_2047()                           OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 13, 13, 1)
    #define  RST_GEI_TX_ALEN_MAX_2047()                           OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 13, 13, 0x1)

    //Field: GEI_TX_ALEN_ZERO
    #define  FLD_LSB_GEI_TX_ALEN_ZERO()                           (14)
    #define  FLD_MSB_GEI_TX_ALEN_ZERO()                           (14)
    #define  FLD_MASK_GEI_TX_ALEN_ZERO()                          (FLD_MASK(14, 14))
    #define  FLD_MWD_GEI_TX_ALEN_ZERO(v)                          (FLD_MWD(14, 14, v))
    #define  FLD_MRD_GEI_TX_ALEN_ZERO(v)                          (FLD_MRD(14, 14, v))
    #define  SET_GEI_TX_ALEN_ZERO(v)                              OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 14, 14, v)
    #define  GET_GEI_TX_ALEN_ZERO()                               OP_FLD_RD(REG_GEI_TX_PKT_INFO_ERR_STA, 14, 14)
    #define  CLR_GEI_TX_ALEN_ZERO()                               OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 14, 14, 1)
    #define  RST_GEI_TX_ALEN_ZERO()                               OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 14, 14, 0x1)

    //Field: GEI_TX_PDMA_HINFO_WERR
    #define  FLD_LSB_GEI_TX_PDMA_HINFO_WERR()                     (16)
    #define  FLD_MSB_GEI_TX_PDMA_HINFO_WERR()                     (16)
    #define  FLD_MASK_GEI_TX_PDMA_HINFO_WERR()                    (FLD_MASK(16, 16))
    #define  FLD_MWD_GEI_TX_PDMA_HINFO_WERR(v)                    (FLD_MWD(16, 16, v))
    #define  FLD_MRD_GEI_TX_PDMA_HINFO_WERR(v)                    (FLD_MRD(16, 16, v))
    #define  SET_GEI_TX_PDMA_HINFO_WERR(v)                        OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 16, 16, v)
    #define  GET_GEI_TX_PDMA_HINFO_WERR()                         OP_FLD_RD(REG_GEI_TX_PKT_INFO_ERR_STA, 16, 16)
    #define  CLR_GEI_TX_PDMA_HINFO_WERR()                         OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 16, 16, 1)
    #define  RST_GEI_TX_PDMA_HINFO_WERR()                         OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 16, 16, 0x1)

    //Field: GEI_TX_PDMA_LINFO_WERR
    #define  FLD_LSB_GEI_TX_PDMA_LINFO_WERR()                     (17)
    #define  FLD_MSB_GEI_TX_PDMA_LINFO_WERR()                     (17)
    #define  FLD_MASK_GEI_TX_PDMA_LINFO_WERR()                    (FLD_MASK(17, 17))
    #define  FLD_MWD_GEI_TX_PDMA_LINFO_WERR(v)                    (FLD_MWD(17, 17, v))
    #define  FLD_MRD_GEI_TX_PDMA_LINFO_WERR(v)                    (FLD_MRD(17, 17, v))
    #define  SET_GEI_TX_PDMA_LINFO_WERR(v)                        OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 17, 17, v)
    #define  GET_GEI_TX_PDMA_LINFO_WERR()                         OP_FLD_RD(REG_GEI_TX_PKT_INFO_ERR_STA, 17, 17)
    #define  CLR_GEI_TX_PDMA_LINFO_WERR()                         OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 17, 17, 1)
    #define  RST_GEI_TX_PDMA_LINFO_WERR()                         OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 17, 17, 0x1)

    //Field: GEI_RX_PDMA_INFO_RERR
    #define  FLD_LSB_GEI_RX_PDMA_INFO_RERR()                      (18)
    #define  FLD_MSB_GEI_RX_PDMA_INFO_RERR()                      (18)
    #define  FLD_MASK_GEI_RX_PDMA_INFO_RERR()                     (FLD_MASK(18, 18))
    #define  FLD_MWD_GEI_RX_PDMA_INFO_RERR(v)                     (FLD_MWD(18, 18, v))
    #define  FLD_MRD_GEI_RX_PDMA_INFO_RERR(v)                     (FLD_MRD(18, 18, v))
    #define  SET_GEI_RX_PDMA_INFO_RERR(v)                         OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 18, 18, v)
    #define  GET_GEI_RX_PDMA_INFO_RERR()                          OP_FLD_RD(REG_GEI_TX_PKT_INFO_ERR_STA, 18, 18)
    #define  CLR_GEI_RX_PDMA_INFO_RERR()                          OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 18, 18, 1)
    #define  RST_GEI_RX_PDMA_INFO_RERR()                          OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 18, 18, 0x1)

    //Field: GEI_INFO_ACS_WERR
    #define  FLD_LSB_GEI_INFO_ACS_WERR()                          (20)
    #define  FLD_MSB_GEI_INFO_ACS_WERR()                          (20)
    #define  FLD_MASK_GEI_INFO_ACS_WERR()                         (FLD_MASK(20, 20))
    #define  FLD_MWD_GEI_INFO_ACS_WERR(v)                         (FLD_MWD(20, 20, v))
    #define  FLD_MRD_GEI_INFO_ACS_WERR(v)                         (FLD_MRD(20, 20, v))
    #define  SET_GEI_INFO_ACS_WERR(v)                             OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 20, 20, v)
    #define  GET_GEI_INFO_ACS_WERR()                              OP_FLD_RD(REG_GEI_TX_PKT_INFO_ERR_STA, 20, 20)
    #define  CLR_GEI_INFO_ACS_WERR()                              OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 20, 20, 1)
    #define  RST_GEI_INFO_ACS_WERR()                              OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 20, 20, 0x1)

    //Field: GEI_INFO_ACS_RERR
    #define  FLD_LSB_GEI_INFO_ACS_RERR()                          (21)
    #define  FLD_MSB_GEI_INFO_ACS_RERR()                          (21)
    #define  FLD_MASK_GEI_INFO_ACS_RERR()                         (FLD_MASK(21, 21))
    #define  FLD_MWD_GEI_INFO_ACS_RERR(v)                         (FLD_MWD(21, 21, v))
    #define  FLD_MRD_GEI_INFO_ACS_RERR(v)                         (FLD_MRD(21, 21, v))
    #define  SET_GEI_INFO_ACS_RERR(v)                             OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 21, 21, v)
    #define  GET_GEI_INFO_ACS_RERR()                              OP_FLD_RD(REG_GEI_TX_PKT_INFO_ERR_STA, 21, 21)
    #define  CLR_GEI_INFO_ACS_RERR()                              OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 21, 21, 1)
    #define  RST_GEI_INFO_ACS_RERR()                              OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 21, 21, 0x1)

    //Field: GEI_AHB_ACS_ERR
    #define  FLD_LSB_GEI_AHB_ACS_ERR()                            (22)
    #define  FLD_MSB_GEI_AHB_ACS_ERR()                            (22)
    #define  FLD_MASK_GEI_AHB_ACS_ERR()                           (FLD_MASK(22, 22))
    #define  FLD_MWD_GEI_AHB_ACS_ERR(v)                           (FLD_MWD(22, 22, v))
    #define  FLD_MRD_GEI_AHB_ACS_ERR(v)                           (FLD_MRD(22, 22, v))
    #define  SET_GEI_AHB_ACS_ERR(v)                               OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 22, 22, v)
    #define  GET_GEI_AHB_ACS_ERR()                                OP_FLD_RD(REG_GEI_TX_PKT_INFO_ERR_STA, 22, 22)
    #define  CLR_GEI_AHB_ACS_ERR()                                OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 22, 22, 1)
    #define  RST_GEI_AHB_ACS_ERR()                                OP_FLD_WR(REG_GEI_TX_PKT_INFO_ERR_STA, 22, 22, 0x1)

    //Write-Register Using Field-Name
    #define  WRF_GEI_TX_PKT_INFO_ERR_STA(TX_PINFO_SOP_ERR,TX_PINFO_EOP_ERR,TX_PINFO_MID_ERR,TX_PLEN_MIN_FAIL,TX_PLEN_MAX_FAIL,TX_PLEN_MAX_2047,TX_PLEN_ZERO,TX_AINFO_SOP_ERR,TX_AINFO_EOP_ERR,TX_AINFO_MID_ERR,TX_ALEN_MIN_FAIL,TX_ALEN_MAX_FAIL,TX_ALEN_MAX_2047,TX_ALEN_ZERO,TX_PDMA_HINFO_WERR,TX_PDMA_LINFO_WERR,RX_PDMA_INFO_RERR,INFO_ACS_WERR,INFO_ACS_RERR,AHB_ACS_ERR) \
                (WR_GEI_TX_PKT_INFO_ERR_STA( \
                  (FLD_MWD_GEI_TX_PINFO_SOP_ERR(TX_PINFO_SOP_ERR))                     | \
                  (FLD_MWD_GEI_TX_PINFO_EOP_ERR(TX_PINFO_EOP_ERR))                     | \
                  (FLD_MWD_GEI_TX_PINFO_MID_ERR(TX_PINFO_MID_ERR))                     | \
                  (FLD_MWD_GEI_TX_PLEN_MIN_FAIL(TX_PLEN_MIN_FAIL))                     | \
                  (FLD_MWD_GEI_TX_PLEN_MAX_FAIL(TX_PLEN_MAX_FAIL))                     | \
                  (FLD_MWD_GEI_TX_PLEN_MAX_2047(TX_PLEN_MAX_2047))                     | \
                  (FLD_MWD_GEI_TX_PLEN_ZERO(TX_PLEN_ZERO))                             | \
                  (FLD_MWD_GEI_TX_AINFO_SOP_ERR(TX_AINFO_SOP_ERR))                     | \
                  (FLD_MWD_GEI_TX_AINFO_EOP_ERR(TX_AINFO_EOP_ERR))                     | \
                  (FLD_MWD_GEI_TX_AINFO_MID_ERR(TX_AINFO_MID_ERR))                     | \
                  (FLD_MWD_GEI_TX_ALEN_MIN_FAIL(TX_ALEN_MIN_FAIL))                     | \
                  (FLD_MWD_GEI_TX_ALEN_MAX_FAIL(TX_ALEN_MAX_FAIL))                     | \
                  (FLD_MWD_GEI_TX_ALEN_MAX_2047(TX_ALEN_MAX_2047))                     | \
                  (FLD_MWD_GEI_TX_ALEN_ZERO(TX_ALEN_ZERO))                             | \
                  (FLD_MWD_GEI_TX_PDMA_HINFO_WERR(TX_PDMA_HINFO_WERR))                 | \
                  (FLD_MWD_GEI_TX_PDMA_LINFO_WERR(TX_PDMA_LINFO_WERR))                 | \
                  (FLD_MWD_GEI_RX_PDMA_INFO_RERR(RX_PDMA_INFO_RERR))                   | \
                  (FLD_MWD_GEI_INFO_ACS_WERR(INFO_ACS_WERR))                           | \
                  (FLD_MWD_GEI_INFO_ACS_RERR(INFO_ACS_RERR))                           | \
                  (FLD_MWD_GEI_AHB_ACS_ERR(AHB_ACS_ERR))                                 \
                ))


#define  REG_GEI_TX_PKT_INFO_DROP_CNT                             (REG_BASE_GEI + 0xc0)
    //Read/Write-Register Using Address
    #define  RD_GEI_TX_PKT_INFO_DROP_CNT()                        (REG32(REG_GEI_TX_PKT_INFO_DROP_CNT))
    #define  WR_GEI_TX_PKT_INFO_DROP_CNT(v)                       (REG32(REG_GEI_TX_PKT_INFO_DROP_CNT) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_TX_PKT_INFO_DROP_CNT()                 (0xFFFFFFFF)  
    #define  REG_WMASK_GEI_TX_PKT_INFO_DROP_CNT()                 (0x0)

    //Field: GEI_TX_PPKT_INFO_DROP_CNT
    #define  FLD_LSB_GEI_TX_PPKT_INFO_DROP_CNT()                  (0)
    #define  FLD_MSB_GEI_TX_PPKT_INFO_DROP_CNT()                  (15)
    #define  FLD_MASK_GEI_TX_PPKT_INFO_DROP_CNT()                 (FLD_MASK(0, 15))
    #define  FLD_MWD_GEI_TX_PPKT_INFO_DROP_CNT(v)                 (FLD_MWD(0, 15, v))
    #define  FLD_MRD_GEI_TX_PPKT_INFO_DROP_CNT(v)                 (FLD_MRD(0, 15, v))
    #define  GET_GEI_TX_PPKT_INFO_DROP_CNT()                      OP_FLD_RD(REG_GEI_TX_PKT_INFO_DROP_CNT, 0, 15)
    #define  RST_GEI_TX_PPKT_INFO_DROP_CNT()                      OP_FLD_RD(REG_GEI_TX_PKT_INFO_DROP_CNT, 0, 15)

    //Field: GEI_TX_APKT_INFO_DROP_CNT
    #define  FLD_LSB_GEI_TX_APKT_INFO_DROP_CNT()                  (16)
    #define  FLD_MSB_GEI_TX_APKT_INFO_DROP_CNT()                  (31)
    #define  FLD_MASK_GEI_TX_APKT_INFO_DROP_CNT()                 (FLD_MASK(16, 31))
    #define  FLD_MWD_GEI_TX_APKT_INFO_DROP_CNT(v)                 (FLD_MWD(16, 31, v))
    #define  FLD_MRD_GEI_TX_APKT_INFO_DROP_CNT(v)                 (FLD_MRD(16, 31, v))
    #define  GET_GEI_TX_APKT_INFO_DROP_CNT()                      OP_FLD_RD(REG_GEI_TX_PKT_INFO_DROP_CNT, 16, 31)
    #define  RST_GEI_TX_APKT_INFO_DROP_CNT()                      OP_FLD_RD(REG_GEI_TX_PKT_INFO_DROP_CNT, 16, 31)

    //Write-Register Using Field-Name
    #define  WRF_GEI_TX_PKT_INFO_DROP_CNT(TX_PPKT_INFO_DROP_CNT,TX_APKT_INFO_DROP_CNT) \
                (WR_GEI_TX_PKT_INFO_DROP_CNT( \
   \
                ))


#define  REG_GEI_TX_DROP_PKT_CNT                                  (REG_BASE_GEI + 0xc4)
    //Read/Write-Register Using Address
    #define  RD_GEI_TX_DROP_PKT_CNT()                             (REG32(REG_GEI_TX_DROP_PKT_CNT))
    #define  WR_GEI_TX_DROP_PKT_CNT(v)                            (REG32(REG_GEI_TX_DROP_PKT_CNT) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_TX_DROP_PKT_CNT()                      (0xFFFFFFFF)  
    #define  REG_WMASK_GEI_TX_DROP_PKT_CNT()                      (0x0)

    //Field: GEI_TX_AHB_IN_DPKT_CNT
    #define  FLD_LSB_GEI_TX_AHB_IN_DPKT_CNT()                     (0)
    #define  FLD_MSB_GEI_TX_AHB_IN_DPKT_CNT()                     (15)
    #define  FLD_MASK_GEI_TX_AHB_IN_DPKT_CNT()                    (FLD_MASK(0, 15))
    #define  FLD_MWD_GEI_TX_AHB_IN_DPKT_CNT(v)                    (FLD_MWD(0, 15, v))
    #define  FLD_MRD_GEI_TX_AHB_IN_DPKT_CNT(v)                    (FLD_MRD(0, 15, v))
    #define  GET_GEI_TX_AHB_IN_DPKT_CNT()                         OP_FLD_RD(REG_GEI_TX_DROP_PKT_CNT, 0, 15)
    #define  RST_GEI_TX_AHB_IN_DPKT_CNT()                         OP_FLD_RD(REG_GEI_TX_DROP_PKT_CNT, 0, 15)

    //Field: GEI_TX_PDMA_IN_DPKT_CNT
    #define  FLD_LSB_GEI_TX_PDMA_IN_DPKT_CNT()                    (16)
    #define  FLD_MSB_GEI_TX_PDMA_IN_DPKT_CNT()                    (31)
    #define  FLD_MASK_GEI_TX_PDMA_IN_DPKT_CNT()                   (FLD_MASK(16, 31))
    #define  FLD_MWD_GEI_TX_PDMA_IN_DPKT_CNT(v)                   (FLD_MWD(16, 31, v))
    #define  FLD_MRD_GEI_TX_PDMA_IN_DPKT_CNT(v)                   (FLD_MRD(16, 31, v))
    #define  GET_GEI_TX_PDMA_IN_DPKT_CNT()                        OP_FLD_RD(REG_GEI_TX_DROP_PKT_CNT, 16, 31)
    #define  RST_GEI_TX_PDMA_IN_DPKT_CNT()                        OP_FLD_RD(REG_GEI_TX_DROP_PKT_CNT, 16, 31)

    //Write-Register Using Field-Name
    #define  WRF_GEI_TX_DROP_PKT_CNT(TX_AHB_IN_DPKT_CNT,TX_PDMA_IN_DPKT_CNT) \
                (WR_GEI_TX_DROP_PKT_CNT( \
   \
                ))


#define  REG_GEI_PDMA_SPEED_DBG0                                  (REG_BASE_GEI + 0xc8)
    //Read/Write-Register Using Address
    #define  RD_GEI_PDMA_SPEED_DBG0()                             (REG32(REG_GEI_PDMA_SPEED_DBG0))
    #define  WR_GEI_PDMA_SPEED_DBG0(v)                            (REG32(REG_GEI_PDMA_SPEED_DBG0) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_PDMA_SPEED_DBG0()                      (0xFFFFFFFF)  
    #define  REG_WMASK_GEI_PDMA_SPEED_DBG0()                      (0x0)

    //Field: GEI_RX_PDMA_SPEED_DBG0_CNT
    #define  FLD_LSB_GEI_RX_PDMA_SPEED_DBG0_CNT()                 (0)
    #define  FLD_MSB_GEI_RX_PDMA_SPEED_DBG0_CNT()                 (31)
    #define  FLD_MASK_GEI_RX_PDMA_SPEED_DBG0_CNT()                (FLD_MASK(0, 31))
    #define  FLD_MWD_GEI_RX_PDMA_SPEED_DBG0_CNT(v)                (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GEI_RX_PDMA_SPEED_DBG0_CNT(v)                (FLD_MRD(0, 31, v))
    #define  GET_GEI_RX_PDMA_SPEED_DBG0_CNT()                     OP_FLD_RD(REG_GEI_PDMA_SPEED_DBG0, 0, 31)
    #define  RST_GEI_RX_PDMA_SPEED_DBG0_CNT()                     OP_FLD_RD(REG_GEI_PDMA_SPEED_DBG0, 0, 31)

    //Write-Register Using Field-Name
    #define  WRF_GEI_PDMA_SPEED_DBG0(RX_PDMA_SPEED_DBG0_CNT) \
                (WR_GEI_PDMA_SPEED_DBG0( \
   \
                ))


#define  REG_GEI_PDMA_SPEED_DBG1                                  (REG_BASE_GEI + 0xcc)
    //Read/Write-Register Using Address
    #define  RD_GEI_PDMA_SPEED_DBG1()                             (REG32(REG_GEI_PDMA_SPEED_DBG1))
    #define  WR_GEI_PDMA_SPEED_DBG1(v)                            (REG32(REG_GEI_PDMA_SPEED_DBG1) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_PDMA_SPEED_DBG1()                      (0xFFFFFFFF)  
    #define  REG_WMASK_GEI_PDMA_SPEED_DBG1()                      (0x0)

    //Field: GEI_RX_PDMA_SPEED_DBG1_CNT
    #define  FLD_LSB_GEI_RX_PDMA_SPEED_DBG1_CNT()                 (0)
    #define  FLD_MSB_GEI_RX_PDMA_SPEED_DBG1_CNT()                 (31)
    #define  FLD_MASK_GEI_RX_PDMA_SPEED_DBG1_CNT()                (FLD_MASK(0, 31))
    #define  FLD_MWD_GEI_RX_PDMA_SPEED_DBG1_CNT(v)                (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GEI_RX_PDMA_SPEED_DBG1_CNT(v)                (FLD_MRD(0, 31, v))
    #define  GET_GEI_RX_PDMA_SPEED_DBG1_CNT()                     OP_FLD_RD(REG_GEI_PDMA_SPEED_DBG1, 0, 31)
    #define  RST_GEI_RX_PDMA_SPEED_DBG1_CNT()                     OP_FLD_RD(REG_GEI_PDMA_SPEED_DBG1, 0, 31)

    //Write-Register Using Field-Name
    #define  WRF_GEI_PDMA_SPEED_DBG1(RX_PDMA_SPEED_DBG1_CNT) \
                (WR_GEI_PDMA_SPEED_DBG1( \
   \
                ))


#define  REG_GEI_PDMA_DBG_STA                                     (REG_BASE_GEI + 0xd0)
    //Read/Write-Register Using Address
    #define  RD_GEI_PDMA_DBG_STA()                                (REG32(REG_GEI_PDMA_DBG_STA))
    #define  WR_GEI_PDMA_DBG_STA(v)                               (REG32(REG_GEI_PDMA_DBG_STA) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_PDMA_DBG_STA()                         (0x10003F)  
    #define  REG_WMASK_GEI_PDMA_DBG_STA()                         (0x0)

    //Field: GEI_PDMA_DBG_STA
    #define  FLD_LSB_GEI_PDMA_DBG_STA()                           (0)
    #define  FLD_MSB_GEI_PDMA_DBG_STA()                           (5)
    #define  FLD_MASK_GEI_PDMA_DBG_STA()                          (FLD_MASK(0, 5))
    #define  FLD_MWD_GEI_PDMA_DBG_STA(v)                          (FLD_MWD(0, 5, v))
    #define  FLD_MRD_GEI_PDMA_DBG_STA(v)                          (FLD_MRD(0, 5, v))
    #define  GET_GEI_PDMA_DBG_STA()                               OP_FLD_RD(REG_GEI_PDMA_DBG_STA, 0, 5)

    //Field: GEI_PDMA_DBG_HFLUSH
    #define  FLD_LSB_GEI_PDMA_DBG_HFLUSH()                        (20)
    #define  FLD_MSB_GEI_PDMA_DBG_HFLUSH()                        (20)
    #define  FLD_MASK_GEI_PDMA_DBG_HFLUSH()                       (FLD_MASK(20, 20))
    #define  FLD_MWD_GEI_PDMA_DBG_HFLUSH(v)                       (FLD_MWD(20, 20, v))
    #define  FLD_MRD_GEI_PDMA_DBG_HFLUSH(v)                       (FLD_MRD(20, 20, v))
    #define  GET_GEI_PDMA_DBG_HFLUSH()                            OP_FLD_RD(REG_GEI_PDMA_DBG_STA, 20, 20)

    //Write-Register Using Field-Name
    #define  WRF_GEI_PDMA_DBG_STA(PDMA_DBG_STA,PDMA_DBG_HFLUSH) \
                (WR_GEI_PDMA_DBG_STA( \
   \
                ))


#define  REG_GEI_PDMA_DBG_MAX_SKEW                                (REG_BASE_GEI + 0xd4)
    //Read/Write-Register Using Address
    #define  RD_GEI_PDMA_DBG_MAX_SKEW()                           (REG32(REG_GEI_PDMA_DBG_MAX_SKEW))
    #define  WR_GEI_PDMA_DBG_MAX_SKEW(v)                          (REG32(REG_GEI_PDMA_DBG_MAX_SKEW) = v)

    //Register Read/Write-Mask
    #define  REG_RMASK_GEI_PDMA_DBG_MAX_SKEW()                    (0xFFFFFFFF)  
    #define  REG_WMASK_GEI_PDMA_DBG_MAX_SKEW()                    (0x0)

    //Field: GEI_PDMA_DBG_MAX_SKEW
    #define  FLD_LSB_GEI_PDMA_DBG_MAX_SKEW()                      (0)
    #define  FLD_MSB_GEI_PDMA_DBG_MAX_SKEW()                      (31)
    #define  FLD_MASK_GEI_PDMA_DBG_MAX_SKEW()                     (FLD_MASK(0, 31))
    #define  FLD_MWD_GEI_PDMA_DBG_MAX_SKEW(v)                     (FLD_MWD(0, 31, v))
    #define  FLD_MRD_GEI_PDMA_DBG_MAX_SKEW(v)                     (FLD_MRD(0, 31, v))
    #define  GET_GEI_PDMA_DBG_MAX_SKEW()                          OP_FLD_RD(REG_GEI_PDMA_DBG_MAX_SKEW, 0, 31)

    //Write-Register Using Field-Name
    #define  WRF_GEI_PDMA_DBG_MAX_SKEW(PDMA_DBG_MAX_SKEW) \
                (WR_GEI_PDMA_DBG_MAX_SKEW( \
   \
                ))



#endif /*__LIGHTELF_GEI_REG_H__*/
// vim:ft=c:nowrap:noma
