# Digital filter for sigma delta modulators (DFSDM)
This directory contains an independent implementation of the DFSDM
peripheral based on the official reference manuals (RMs). There is
currently one IP version with several variations in channel count,
filter count, and available features between RMs. The following
devices have one or more DFSDM peripherals:
- RM0402: F412
- RM0430: F413, F423
- RM0410: F765, F767, F769, F777, F778, F779
- RM0468: H723, H725, H730, H733, H735
- RM0433: H742, H743, H750, H753
- RM0399: H745, H747, H755, H757
- RM0455: H7A3, H7B0, H7B3
- RM0394: L451, L452, L462
- RM0351: L471, L475, L476, L486, L496, L4A6
- RM0432: L4P5, L4Q5, L4R5, L4R7, L4R9, L4S5, L4S7, L4S9
- RM0438: L552, L562
- RM0441: MP151
- RM0442: MP153
- RM0436: MP157

## DFSDM registers
The table below summarizes the DFSDM registers described in each RM:
| RM/device | CHyCFGR1 (*) | CHyCFGR2 | CHyAWSCDR | CHyWDATR | CHyDATINR | CHyDLYR | FLTxCR1 (*) | FLTxCR2 (*) | FLTxISR (*) | FLTxICR (*) | FLTxJCHGR (*) | FLTxFCR | FLTxJDATAR (*) | FLTxRDATAR (*) | FLTxAWHTR | FLTxAWLTR | FLTxAWSR (*) | FLTxAWCFR (*) | FLTxEXMAX (*) | FLTxEXMIN (*) | FLTxCNVTIMR | HWCFGR | VERR | IPIDR | SIDR |
|-----------|--------------|----------|-----------|----------|-----------|---------|-------------|-------------|-------------|-------------|---------------|---------|----------------|----------------|-----------|-----------|--------------|---------------|---------------|---------------|-------------|--------|------|-------|------|
| RM0351    |         0..7 |     0..7 |      0..7 |     0..7 |      0..7 | -       |        0..3 |        0..3 |        0..3 |        0..3 |          0..3 |    0..3 |           0..3 |           0..3 |      0..3 |      0..3 |         0..3 |          0..3 |          0..3 |          0..3 |        0..3 | -      | -    | -     | -    |
| RM0394    |         0..3 |     0..3 |      0..3 |     0..3 |      0..3 | -       |        0..1 |        0..1 |        0..1 |        0..1 |          0..1 |    0..1 |           0..1 |           0..1 |      0..1 |      0..1 |         0..1 |          0..1 |          0..1 |          0..1 |        0..1 | -      | -    | -     | -    |
| RM0399    |         0..7 |     0..7 |      0..7 |     0..7 |      0..7 | -       |        0..3 |        0..3 |        0..3 |        0..3 |          0..3 |    0..3 |           0..3 |           0..3 |      0..3 |      0..3 |         0..3 |          0..3 |          0..3 |          0..3 |        0..3 | -      | -    | -     | -    |
| RM0402    |         0..3 |     0..3 |      0..3 |     0..3 |      0..3 | -       |        0..1 |        0..1 |        0..1 |        0..1 |          0..1 |    0..1 |           0..1 |           0..1 |      0..1 |      0..1 |         0..1 |          0..1 |          0..1 |          0..1 |        0..1 | -      | -    | -     | -    |
| RM0410    |         0..7 |     0..7 |      0..7 |     0..7 |      0..7 | -       |        0..3 |        0..3 |        0..3 |        0..3 |          0..3 |    0..3 |           0..3 |           0..3 |      0..3 |      0..3 |         0..3 |          0..3 |          0..3 |          0..3 |        0..3 | -      | -    | -     | -    |
| RM0430    |         0..7 |     0..7 |      0..7 |     0..7 |      0..7 | - (**)  |        0..3 |        0..3 |        0..3 |        0..3 |          0..3 |    0..3 |           0..3 |           0..3 |      0..3 |      0..3 |         0..3 |          0..3 |          0..3 |          0..3 |        0..3 | -      | -    | -     | -    |
| RM0432    |         0..7 |     0..7 |      0..7 |     0..7 |      0..7 | 0..7    |        0..3 |        0..3 |        0..3 |        0..3 |          0..3 |    0..3 |           0..3 |           0..3 |      0..3 |      0..3 |         0..3 |          0..3 |          0..3 |          0..3 |        0..3 | -      | -    | -     | -    |
| RM0433    |         0..7 |     0..7 |      0..7 |     0..7 |      0..7 | -       |        0..3 |        0..3 |        0..3 |        0..3 |          0..3 |    0..3 |           0..3 |           0..3 |      0..3 |      0..3 |         0..3 |          0..3 |          0..3 |          0..3 |        0..3 | -      | -    | -     | -    |
| RM0436    |         0..7 |     0..7 |      0..7 |     0..7 |      0..7 | 0..7    |        0..5 |        0..5 |        0..5 |        0..5 |          0..5 |    0..5 |           0..5 |           0..5 |      0..5 |      0..5 |         0..5 |          0..5 |          0..5 |          0..5 |        0..5 | X      | X    | X     | X    |
| RM0438    |         0..3 |     0..3 |      0..3 |     0..3 |      0..3 | 0..3    |        0..3 |        0..3 |        0..3 |        0..3 |          0..3 |    0..3 |           0..3 |           0..3 |      0..3 |      0..3 |         0..3 |          0..3 |          0..3 |          0..3 |        0..3 | -      | -    | -     | -    |
| RM0441    |         0..7 |     0..7 |      0..7 |     0..7 |      0..7 | 0..7    |        0..5 |        0..5 |        0..5 |        0..5 |          0..5 |    0..5 |           0..5 |           0..5 |      0..5 |      0..5 |         0..5 |          0..5 |          0..5 |          0..5 |        0..5 | X      | X    | X     | X    |
| RM0442    |         0..7 |     0..7 |      0..7 |     0..7 |      0..7 | 0..7    |        0..5 |        0..5 |        0..5 |        0..5 |          0..5 |    0..5 |           0..5 |           0..5 |      0..5 |      0..5 |         0..5 |          0..5 |          0..5 |          0..5 |        0..5 | X      | X    | X     | X    |
| RM0455    |         0..7 |     0..7 |      0..7 |     0..7 |      0..7 | 0..7    |        0..7 |        0..7 |        0..7 |        0..7 |          0..7 |    0..7 |           0..7 |           0..7 |      0..7 |      0..7 |         0..7 |          0..7 |          0..7 |          0..7 |        0..7 | -      | -    | -     | -    |
| RM0468    |         0..7 |     0..7 |      0..7 |     0..7 |      0..7 | 0..7    |        0..3 |        0..3 |        0..3 |        0..3 |          0..3 |    0..3 |           0..3 |           0..3 |      0..3 |      0..3 |         0..3 |          0..3 |          0..3 |          0..3 |        0..3 | -      | -    | -     | -    |

- (*) One or more fields within this register differ between RMs
- (**) Pulse skipper is set in SYSCFG_MCHDLYCR register for RM0430 (F413/F423)

# Other stuff...
It would be useful to have more information about the IP variations
and file structure should anyone need to make additions/edits in the
future...
