Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Dec 18 20:22:46 2021
| Host         : DESKTOP-5AR01AB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file calculator_top_control_sets_placed.rpt
| Design       : calculator_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|     14 |            2 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              64 |           16 |
| Yes          | No                    | Yes                    |             124 |           28 |
| Yes          | Yes                   | No                     |              28 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+------------------------------------------------+------------------------------------------------+------------------+----------------+
|       Clock Signal       |                  Enable Signal                 |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+--------------------------+------------------------------------------------+------------------------------------------------+------------------+----------------+
|  u_clk_div/inst/clk_out1 |                                                |                                                |                1 |              2 |
|  u_clk_div/inst/clk_out1 |                                                | rst_IBUF                                       |                1 |              2 |
|  u_clk_div/inst/clk_out1 | u_calculator_display/status_i_1_n_0            | rst_IBUF                                       |                1 |              2 |
|  u_clk_div/inst/clk_out1 | u_calculator_display/led_ca_i_2_n_0            | u_calculator_display/led_ca_i_1_n_0            |                3 |             14 |
|  u_clk_div/inst/clk_out1 | u_calculator_display/tube_en_status[7]_i_2_n_0 | u_calculator_display/tube_en_status[7]_i_1_n_0 |                1 |             14 |
|  u_clk_div/inst/clk_out1 | u_calculator_display/led_en[7]_i_1_n_0         | rst_IBUF                                       |                1 |             16 |
|  u_clk_div/inst/clk_out1 | u_calculator_display/slice_cnt[0]_i_1_n_0      | rst_IBUF                                       |                6 |             42 |
|  u_clk_div/inst/clk_out1 | u_calculator_hex/FSM_sequential_status_reg__1  | rst_IBUF                                       |               20 |             64 |
|  u_clk_div/inst/clk_out1 | u_calculator_hex/cal_result[31]_i_1_n_0        |                                                |               16 |             64 |
+--------------------------+------------------------------------------------+------------------------------------------------+------------------+----------------+


