

================================================================
== Vivado HLS Report for 'add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_s'
================================================================
* Date:           Mon Aug 12 13:54:40 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 2.303 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      195|      195| 0.542 us | 0.542 us |  195|  195|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- AddLoop  |      193|      193|         3|          1|          1|   192|    yes   |
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      245|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      174|     -|
|Register             |        -|      -|       50|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       50|      419|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln1192_1397_fu_415_p2         |     +    |      0|  0|   9|           9|           9|
    |add_ln1192_1398_fu_505_p2         |     +    |      0|  0|   9|           9|           9|
    |add_ln1192_1399_fu_595_p2         |     +    |      0|  0|   9|           9|           9|
    |add_ln1192_fu_325_p2              |     +    |      0|  0|   9|           9|           9|
    |add_ln703_1303_fu_429_p2          |     +    |      0|  0|   8|           8|           8|
    |add_ln703_1304_fu_519_p2          |     +    |      0|  0|   8|           8|           8|
    |add_ln703_1305_fu_609_p2          |     +    |      0|  0|   8|           8|           8|
    |add_ln703_fu_339_p2               |     +    |      0|  0|   8|           8|           8|
    |i_fu_279_p2                       |     +    |      0|  0|   8|           8|           1|
    |and_ln786_1325_fu_449_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln786_1326_fu_539_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln786_1327_fu_629_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_359_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op24          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op29          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op93          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln15_fu_273_p2               |   icmp   |      0|  0|  11|           8|           8|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1344_fu_467_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1345_fu_557_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1346_fu_647_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_377_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln340_1_fu_473_p3          |  select  |      0|  0|   8|           1|           7|
    |select_ln340_2_fu_563_p3          |  select  |      0|  0|   8|           1|           7|
    |select_ln340_3_fu_653_p3          |  select  |      0|  0|   8|           1|           7|
    |select_ln340_fu_383_p3            |  select  |      0|  0|   8|           1|           7|
    |select_ln388_1_fu_481_p3          |  select  |      0|  0|   9|           1|           9|
    |select_ln388_2_fu_571_p3          |  select  |      0|  0|   9|           1|           9|
    |select_ln388_3_fu_661_p3          |  select  |      0|  0|   9|           1|           9|
    |select_ln388_fu_391_p3            |  select  |      0|  0|   9|           1|           9|
    |tmp_data_0_V_47_fu_399_p3         |  select  |      0|  0|   8|           1|           8|
    |tmp_data_1_V_43_fu_489_p3         |  select  |      0|  0|   8|           1|           8|
    |tmp_data_2_V_43_fu_579_p3         |  select  |      0|  0|   8|           1|           8|
    |tmp_data_3_V_43_fu_669_p3         |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln340_1848_fu_365_p2          |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_1849_fu_455_p2          |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_1850_fu_545_p2          |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_1851_fu_635_p2          |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_1_fu_461_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_551_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_641_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_371_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_443_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_533_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_623_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_353_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 245|         126|         211|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |data1_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |data1_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |data1_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |data1_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |data2_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |data2_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |data2_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |data2_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |i_0_reg_262              |   9|          2|    8|         16|
    |real_start               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 174|         38|   25|         52|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+---+----+-----+-----------+
    |               Name              | FF| LUT| Bits| Const Bits|
    +---------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                        |  3|   0|    3|          0|
    |ap_done_reg                      |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |  1|   0|    1|          0|
    |i_0_reg_262                      |  8|   0|    8|          0|
    |icmp_ln15_reg_677                |  1|   0|    1|          0|
    |icmp_ln15_reg_677_pp0_iter1_reg  |  1|   0|    1|          0|
    |start_once_reg                   |  1|   0|    1|          0|
    |tmp_data_0_V_47_reg_686          |  8|   0|    8|          0|
    |tmp_data_1_V_43_reg_691          |  8|   0|    8|          0|
    |tmp_data_2_V_43_reg_696          |  8|   0|    8|          0|
    |tmp_data_3_V_43_reg_701          |  8|   0|    8|          0|
    +---------------------------------+---+----+-----+-----------+
    |Total                            | 50|   0|   50|          0|
    +---------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+--------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | add<array,array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config21> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | add<array,array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config21> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | add<array,array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config21> | return value |
|start_full_n              |  in |    1| ap_ctrl_hs | add<array,array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config21> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | add<array,array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config21> | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | add<array,array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config21> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | add<array,array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config21> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | add<array,array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config21> | return value |
|start_out                 | out |    1| ap_ctrl_hs | add<array,array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config21> | return value |
|start_write               | out |    1| ap_ctrl_hs | add<array,array<ap_fixed,4u>,array<ap_fixed<8,2,0,0,0>,4u>,config21> | return value |
|data1_V_data_0_V_dout     |  in |    8|   ap_fifo  |                           data1_V_data_0_V                           |    pointer   |
|data1_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                           data1_V_data_0_V                           |    pointer   |
|data1_V_data_0_V_read     | out |    1|   ap_fifo  |                           data1_V_data_0_V                           |    pointer   |
|data1_V_data_1_V_dout     |  in |    8|   ap_fifo  |                           data1_V_data_1_V                           |    pointer   |
|data1_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                           data1_V_data_1_V                           |    pointer   |
|data1_V_data_1_V_read     | out |    1|   ap_fifo  |                           data1_V_data_1_V                           |    pointer   |
|data1_V_data_2_V_dout     |  in |    8|   ap_fifo  |                           data1_V_data_2_V                           |    pointer   |
|data1_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                           data1_V_data_2_V                           |    pointer   |
|data1_V_data_2_V_read     | out |    1|   ap_fifo  |                           data1_V_data_2_V                           |    pointer   |
|data1_V_data_3_V_dout     |  in |    8|   ap_fifo  |                           data1_V_data_3_V                           |    pointer   |
|data1_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                           data1_V_data_3_V                           |    pointer   |
|data1_V_data_3_V_read     | out |    1|   ap_fifo  |                           data1_V_data_3_V                           |    pointer   |
|data2_V_data_0_V_dout     |  in |    8|   ap_fifo  |                           data2_V_data_0_V                           |    pointer   |
|data2_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                           data2_V_data_0_V                           |    pointer   |
|data2_V_data_0_V_read     | out |    1|   ap_fifo  |                           data2_V_data_0_V                           |    pointer   |
|data2_V_data_1_V_dout     |  in |    8|   ap_fifo  |                           data2_V_data_1_V                           |    pointer   |
|data2_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                           data2_V_data_1_V                           |    pointer   |
|data2_V_data_1_V_read     | out |    1|   ap_fifo  |                           data2_V_data_1_V                           |    pointer   |
|data2_V_data_2_V_dout     |  in |    8|   ap_fifo  |                           data2_V_data_2_V                           |    pointer   |
|data2_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                           data2_V_data_2_V                           |    pointer   |
|data2_V_data_2_V_read     | out |    1|   ap_fifo  |                           data2_V_data_2_V                           |    pointer   |
|data2_V_data_3_V_dout     |  in |    8|   ap_fifo  |                           data2_V_data_3_V                           |    pointer   |
|data2_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                           data2_V_data_3_V                           |    pointer   |
|data2_V_data_3_V_read     | out |    1|   ap_fifo  |                           data2_V_data_3_V                           |    pointer   |
|res_V_data_0_V_din        | out |    8|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write      | out |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din        | out |    8|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write      | out |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din        | out |    8|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write      | out |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din        | out |    8|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n     |  in |    1|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write      | out |    1|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
+--------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

