Real time: Nov/25/2014 01:39:43

Profiler Stats
--------------
Elapsed_time_in_seconds: 500
Elapsed_time_in_minutes: 8.33333
Elapsed_time_in_hours: 0.138889
Elapsed_time_in_days: 0.00578704

Virtual_time_in_seconds: 499.05
Virtual_time_in_minutes: 8.3175
Virtual_time_in_hours:   0.138625
Virtual_time_in_days:    0.138625

Ruby_current_time: 3857323
Ruby_start_time: 1
Ruby_cycles: 3857322

mbytes_resident: 2915.98
mbytes_total: 2964.9
resident_ratio: 0.983501

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 3.85732e+06 [ 3.85732e+06 3.85732e+06 3.85732e+06 3.85732e+06 3.85732e+06 3.85732e+06 3.85732e+06 3.85732e+06 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 152539
  L1D_cache_total_misses: 77397	(50.7392%)
  L1D_cache_total_demand_misses: 77397
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 77397
  L1D_cache_misses_per_instruction: 77397
  L1D_cache_instructions_per_misses: 1.29204e-05

  L1D_cache_request_type_LD:   52986	(34.736)%
  L1D_cache_request_type_ST:   99553	(65.264)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 152539 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 152539 ]

  L1D_cache_miss_type_LD:   43774	(56.5577)%
  L1D_cache_miss_type_ST:   33623	(43.4423)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 191814
  L1T_cache_total_misses: 48032	(25.0409%)
  L1T_cache_total_demand_misses: 48032
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 48032
  L1T_cache_misses_per_instruction: 48032
  L1T_cache_instructions_per_misses: 2.08195e-05

  L1T_cache_request_type_LD:   144262	(75.2093)%
  L1T_cache_request_type_ST:   47552	(24.7907)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 191814 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 191814 ]

  L1T_cache_miss_type_LD:   22714	(47.2893)%
  L1T_cache_miss_type_ST:   25318	(52.7107)%

L2_cache cache stats: 
  L2_cache_total_requests: 85095
  L2_cache_total_misses: 5216	(6.12962%)
  L2_cache_total_demand_misses: 5216
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 5216
  L2_cache_misses_per_instruction: 5216
  L2_cache_instructions_per_misses: 0.000191718

  L2_cache_request_type_LD:   43774	(51.4413)%
  L2_cache_request_type_ST:   41321	(48.5587)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 85095 average:     8 | standard deviation: 0 | 0 0 0 0 85095 ]

  L2_cache_miss_type_LD:   990	(18.9801)%
  L2_cache_miss_type_ST:   4226	(81.0199)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 70266
  L2T_cache_total_misses: 7698	(10.9555%)
  L2T_cache_total_demand_misses: 7698
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 7698
  L2T_cache_misses_per_instruction: 7698
  L2T_cache_instructions_per_misses: 0.000129904

  L2T_cache_request_type_LD:   22714	(32.3257)%
  L2T_cache_request_type_ST:   47552	(67.6743)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 70266 average: 24.2418 | standard deviation: 11.2254 | 0 0 0 0 22714 0 47552 ]

  L2T_cache_miss_type_LD:   5337	(69.3297)%
  L2T_cache_miss_type_ST:   2361	(30.6703)%


TBE Queries: 305578
Busy TBE Counts: 66604
Busy Controller Counts:
L1TCache-0:9  L1TCache-1:14  L1TCache-2:20  L1TCache-3:1  L1TCache-4:15  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:175  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 4 max: 127 count: 238974 average: 38.8451 | standard deviation: 44.8446 | 107508 9669 3112 3160 3363 3619 2903 2899 2911 3074 2863 2917 3228 3732 4707 8239 4319 3875 3288 3731 3677 4366 4102 3294 3023 3422 3743 3477 2965 2762 5711 15315 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 4 max: 128 count: 344353 average: 10.903 | standard deviation: 20.0573 | 197313 85440 6537 2658 2531 2420 2437 2482 2425 2490 2481 2384 2586 2162 2448 12471 6379 611 577 575 559 556 552 544 524 488 367 330 300 272 272 175 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 16 max: 1655 count: 344353 average: 82.7804 | standard deviation: 160.263 | 196690 46913 15671 8795 7854 1429 1179 3628 3260 1360 1391 1469 1534 1410 1540 1562 1618 1745 2855 4658 2312 2033 2676 2531 2334 2392 2090 2099 1899 2060 2498 1175 1010 1144 1052 885 896 840 723 605 488 400 402 362 323 298 258 267 247 189 179 165 141 140 116 84 46 30 35 23 19 19 22 20 13 25 21 20 28 23 15 13 13 13 9 8 4 5 12 9 8 4 7 5 3 2 1 0 0 1 0 2 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 256 max: 1655 count: 197248 average: 79.0871 | standard deviation: 166.141 | 171639 17325 6775 1256 219 33 1 0 0 0 ]
miss_latency_ST: [binsize: 128 max: 1149 count: 147105 average: 87.7327 | standard deviation: 151.885 | 117480 6566 10667 8983 2474 704 187 32 12 0 ]
miss_latency_L1Cache: [binsize: 8 max: 1164 count: 42792 average: 286.752 | standard deviation: 214.248 | 24 0 0 0 0 39 61 8547 3653 446 524 302 315 329 279 364 489 390 301 333 317 361 369 428 427 393 366 388 407 411 424 455 454 423 505 538 492 443 461 507 481 515 564 517 559 540 525 528 431 449 510 447 419 434 428 373 401 407 390 432 488 479 342 329 278 309 276 287 266 249 247 195 235 229 231 211 202 204 210 185 175 143 143 119 141 143 126 127 115 114 88 113 96 93 94 100 101 79 77 65 74 63 59 66 47 60 49 49 46 43 28 26 12 22 10 6 15 7 9 6 4 4 3 4 6 4 2 6 2 1 4 3 3 2 3 6 1 4 4 1 1 4 0 2 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_NULL: [binsize: 16 max: 1655 count: 301561 average: 53.8366 | standard deviation: 126.783 | 196666 46913 15632 187 3755 603 535 2985 2381 726 713 672 714 656 722 683 741 702 1920 3690 1316 952 1577 1478 1454 1435 1237 1298 1091 1238 1531 504 423 581 537 443 432 398 317 210 170 138 118 109 94 97 69 73 67 47 42 40 34 42 27 30 12 14 13 8 11 12 12 12 10 18 16 11 23 18 10 11 11 13 9 8 4 5 12 9 8 4 7 5 3 2 1 0 0 1 0 2 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 4 max: 128 count: 344353 average: 10.903 | standard deviation: 20.0573 | 197313 85440 6537 2658 2531 2420 2437 2482 2425 2490 2481 2384 2586 2162 2448 12471 6379 611 577 575 559 556 552 544 524 488 367 330 300 272 272 175 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 5 count: 83762 average: 2.15303 | standard deviation: 0.585611 | 0 7192 58077 17201 1067 225 ]
Sequencer_1: [binsize: 4 max: 128 count: 68777 average: 39.4969 | standard deviation: 29.5316 | 13814 2131 2030 2280 2278 2178 2176 2195 2157 2210 2236 2145 2308 1941 2152 11753 6084 611 577 575 559 556 552 544 524 488 367 330 300 272 272 175 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 2 max: 64 count: 9789 average: 8.17693 | standard deviation: 11.8289 | 24 102 6676 2230 17 12 13 12 15 15 16 15 17 12 21 18 17 17 20 27 16 25 22 21 37 30 23 14 23 27 48 110 97 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_1: [binsize: 2 max: 64 count: 24786 average: 3.50153 | standard deviation: 6.32674 | 1742 19334 2988 203 17 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 12 12 12 12 21 62 77 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_2: [binsize: 2 max: 64 count: 28379 average: 4.91941 | standard deviation: 8.34347 | 3225 10094 11143 2820 80 30 19 24 22 29 25 26 28 33 33 31 30 29 32 22 20 24 21 23 26 36 34 37 46 40 79 148 70 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_3: [binsize: 2 max: 52 count: 57248 average: 6.0055 | standard deviation: 3.21548 | 604 3234 18554 29765 4146 111 123 102 55 36 35 36 37 36 35 44 39 35 35 39 33 25 18 21 17 25 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_4: [binsize: 2 max: 64 count: 71612 average: 2.89612 | standard deviation: 5.9502 | 21354 41316 6417 1221 55 25 27 30 30 23 27 34 28 42 37 40 31 42 36 41 41 33 40 45 44 35 38 43 65 71 72 178 51 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 16 max: 703 count: 409875 average: 102.394 | standard deviation: 102.317 | 4493 184059 26432 11562 9619 9930 10928 13157 14023 13048 11217 11568 13583 15177 10354 7462 8207 8462 7342 5736 3807 2102 1380 1151 1131 795 545 474 469 384 339 239 176 126 90 63 46 35 65 53 18 16 10 2 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 16 max: 624 count: 165213 average: 103.393 | standard deviation: 93.3509 | 1185 66730 10215 6469 5284 5076 4788 4713 4893 5377 6130 7105 9026 10411 5580 2244 1860 1535 1250 1140 1045 778 687 557 393 231 108 104 110 75 36 27 20 16 11 3 0 0 0 1 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 16 max: 703 count: 244662 average: 101.72 | standard deviation: 107.946 | 3308 117329 16217 5093 4335 4854 6140 8444 9130 7671 5087 4463 4557 4766 4774 5218 6347 6927 6092 4596 2762 1324 693 594 738 564 437 370 359 309 303 212 156 110 79 60 46 35 65 52 18 16 10 2 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 2 max: 71 count: 7227 average: 22.754 | standard deviation: 6.05884 | 0 0 0 0 5 4 0 0 0 54 5807 447 212 104 76 65 64 57 49 49 42 39 14 18 18 12 2 11 17 8 8 21 11 3 6 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_3_delay_cycles: [binsize: 16 max: 624 count: 157986 average: 107.081 | standard deviation: 93.8098 | 1176 59965 9883 6372 5260 5076 4788 4713 4893 5377 6130 7105 9026 10411 5580 2244 1860 1535 1250 1140 1045 778 687 557 393 231 108 104 110 75 36 27 20 16 11 3 0 0 0 1 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 486
system_time: 12
page_reclaims: 746774
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 600

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 26080
L2_TO_L2T_MSG = 7698
L2_DATA_GX = 120955
L2T_TO_L1T_DATA = 90856
L1_DATA_GX = 19285
L2_TO_L2T_ACK = 9146
L2T_TO_L1T_MSG = 47552
L2_DATA_S = 242990
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 815
L1_MSG = 0
L2_COHMSG_FWD = 5766
L1_DATA_F = 3690
L1_DATA_PX = 372725
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 190208
L2_MSG = 0
L2_COHMSG_INV = 1461
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 70712
L2_ATOMIC = 0
L2_TO_L2T_DATA = 38490
L1_DATA = 0
L1_COHMSG = 173963
L1_COHMSG_INVACK = 13
L1T_TO_L2T_MSG = 22714
----------------------
total_flits_messages = 1445119
----------------------

DMA = 213960
DATA_GX_OW = 134440
DATA_PX_C = 298180
DATA_PX_D = 74545
DATA_GX_C = 33610
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:83762 full:0 size:[binsize: 1 max: 4 count: 83762 average: 1.43876 | standard deviation: 0.663056 | 0 54517 22332 6320 593 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:68777 full:0 size:[binsize: 2 max: 88 count: 68777 average: 17.1414 | standard deviation: 19.1419 | 18769 11717 3349 1644 1441 1391 1367 1357 1359 1361 1320 1248 1270 1263 1251 1245 1335 1329 1374 1267 1184 1202 1147 1120 1157 1034 941 889 857 791 751 690 251 19 17 14 11 10 10 9 6 4 3 2 1 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=18977 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=42024 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=39172 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=26704 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=86045 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=8845 [L2TCache]=0 [L2Cache]=3021 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=60955 [L2TCache]=0 [L2Cache]=11408 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=68608 [L2TCache]=0 [L2Cache]=24357 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=5 [Directory]=1 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=3045 [L2Cache]=0 [L1Cache]=35668 [Directory]=1400 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=15466 [L2Cache]=0 [L1Cache]=116730 [Directory]=2060 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=29520 [L2Cache]=0 [L1Cache]=289481 [Directory]=1755 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=6579 [L2Cache]=31138 [L1Cache]=22980 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=724 [L2Cache]=477581 [L1Cache]=8 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6525 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6525 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6515 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6515 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.0195 flits/cycle
total_flits_on_link = 4964369
-------------
Total VC Load [0] = 462520 flits
Total VC Load [1] = 441334 flits
Total VC Load [2] = 416482 flits
Total VC Load [3] = 381320 flits
Total VC Load [4] = 15306 flits
Total VC Load [5] = 15024 flits
Total VC Load [6] = 14802 flits
Total VC Load [7] = 14550 flits
Total VC Load [8] = 4551 flits
Total VC Load [9] = 4578 flits
Total VC Load [10] = 4573 flits
Total VC Load [11] = 4556 flits
Total VC Load [12] = 564532 flits
Total VC Load [13] = 561090 flits
Total VC Load [14] = 525406 flits
Total VC Load [15] = 499852 flits
Total VC Load [16] = 83576 flits
Total VC Load [17] = 83164 flits
Total VC Load [18] = 82548 flits
Total VC Load [19] = 81945 flits
Total VC Load [20] = 106986 flits
Total VC Load [21] = 105613 flits
Total VC Load [22] = 107178 flits
Total VC Load [23] = 106067 flits
Total VC Load [24] = 69464 flits
Total VC Load [25] = 69181 flits
Total VC Load [26] = 69319 flits
Total VC Load [27] = 68852 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.119907 flits/cycle 
Average VC Load [1] = 0.114415 flits/cycle 
Average VC Load [2] = 0.107972 flits/cycle 
Average VC Load [3] = 0.0988561 flits/cycle 
Average VC Load [4] = 0.00396804 flits/cycle 
Average VC Load [5] = 0.00389493 flits/cycle 
Average VC Load [6] = 0.00383738 flits/cycle 
Average VC Load [7] = 0.00377205 flits/cycle 
Average VC Load [8] = 0.00117983 flits/cycle 
Average VC Load [9] = 0.00118683 flits/cycle 
Average VC Load [10] = 0.00118554 flits/cycle 
Average VC Load [11] = 0.00118113 flits/cycle 
Average VC Load [12] = 0.146353 flits/cycle 
Average VC Load [13] = 0.145461 flits/cycle 
Average VC Load [14] = 0.13621 flits/cycle 
Average VC Load [15] = 0.129585 flits/cycle 
Average VC Load [16] = 0.0216668 flits/cycle 
Average VC Load [17] = 0.02156 flits/cycle 
Average VC Load [18] = 0.0214003 flits/cycle 
Average VC Load [19] = 0.021244 flits/cycle 
Average VC Load [20] = 0.0277358 flits/cycle 
Average VC Load [21] = 0.0273799 flits/cycle 
Average VC Load [22] = 0.0277856 flits/cycle 
Average VC Load [23] = 0.0274976 flits/cycle 
Average VC Load [24] = 0.0180083 flits/cycle 
Average VC Load [25] = 0.017935 flits/cycle 
Average VC Load [26] = 0.0179708 flits/cycle 
Average VC Load [27] = 0.0178497 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 22.4243
-------------
Dynamic_Link_Power = 0.142611
Static_Link_Power = 0.733365
Total_Link_Power = 0.875976
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00844751, Crossbar: 0.00876648, VC allocator: 0.000920586, SW allocator: 0.00381683, Clock: 0.153216, Total: 0.175167
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.71408
Dynamic_Router_Power = 0.175167
Static_Router_Power = 1.53891
Total_Router_Power = 1.71408
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.317778
Total_Static_Power = 2.27227
Total_Power = 2.59005
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  144262
L1_WThru  47552
L1_Atomic  0
L1_Replacement  3668
Data  0
Data_Done  22714
Ack  0
Ack_Done  47552
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  22714
I  L1_WThru  25318
I  L1_Atomic  0 <-- 
I  L1_Replacement  3660

S  Load  121548
S  L1_WThru  22234
S  L1_Atomic  0 <-- 
S  L1_Replacement  8

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  22714

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  26706
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  20846

 --- L2TCache ---
 - Event Counts -
L1_GETS  22714
L1_Write  25318
L1_Upgrade_T  22043
L1_Upgrade_NT  191
L2_Atomic  0
L2_Expire  0
L2_Replacement  0
L2_Replacement_clean  0
Data  412
Data_all_Acks  7286
Ack  1036
Ack_all  412
WB_Ack  7698
Fwd_GETX  5562
Fwd_GETS  2136
Inv  0

 - Transitions -
NP  L1_GETS  5337
NP  L1_Write  2361
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  17376
E  L1_Write  22957
E  L1_Upgrade_NT  191
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  5562
E  Fwd_GETS  2136
E  Inv  0 <-- 

S  L1_GETS  1
S  L1_Upgrade_T  22043
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  0 <-- 
S  Fwd_GETS  0 <-- 
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  412
IS  Data_all_Acks  4925
IS  Ack  1036
IS  Ack_all  412

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  2361
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  0 <-- 
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  7698
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  43774
L1_GETX  41308
L1_UPGRADE  13
L1_PUTX  70699
L1_PUTX_old  791
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  5216
WB_Data  738
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  738
Unblock_Cancel  0
Exclusive_Unblock  84355
PUTX_ACC  3775
DATA_ACC  3923

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  990
NP  L1_GETX  4226
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  724
SS  L1_UPGRADE  13
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  39910
M  L1_GETX  25768
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  2874
MT  L1_GETX  10590
MT  L1_PUTX  70699
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  990

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  4226

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  737

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  791
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  83618
MT_MB  PUTX_ACC  1640
MT_MB  DATA_ACC  3922

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  700
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  38
MT_IIB  PUTX_ACC  2135
MT_IIB  DATA_ACC  1

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  38
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  700

 --- L1Cache ---
 - Event Counts -
Load  58387
Ifetch  0
Store  99595
Inv  1461
L1_Replacement  2694
Force_L1_Replacement  136030
Fwd_GETX  5028
Fwd_GETS  738
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  48598
DataS_fromL1  738
Data_all_Acks  28048
Ack  13
Ack_all  13
WB_Ack  70699

 - Transitions -
NP  Load  43541
NP  Ifetch  0 <-- 
NP  Store  29218
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 
NP  Force_L1_Replacement  0 <-- 

I  Load  233
I  Ifetch  0 <-- 
I  Store  4392
I  Inv  0 <-- 
I  L1_Replacement  10
I  Force_L1_Replacement  0 <-- 

S  Load  26
S  Ifetch  0 <-- 
S  Store  13
S  Inv  1461
S  L1_Replacement  0 <-- 
S  Force_L1_Replacement  0 <-- 

E  Load  7048
E  Ifetch  0 <-- 
E  Store  18
E  Inv  0 <-- 
E  L1_Replacement  815
E  Force_L1_Replacement  42030
E  Fwd_GETX  1
E  Fwd_GETS  1
E  Fwd_GET_INSTR  0 <-- 

M  Load  2138
M  Ifetch  0 <-- 
M  Store  65912
M  Inv  0 <-- 
M  L1_Replacement  1869
M  Force_L1_Replacement  25985
M  Fwd_GETX  5027
M  Fwd_GETS  737
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Force_L1_Replacement  0 <-- 
IS  Data_Exclusive  43036
IS  DataS_fromL1  738
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Force_L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  5562
IM  Data_all_Acks  28048
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Force_L1_Replacement  0 <-- 
SM  Ack  13
SM  Ack_all  13

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Force_L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  5401
M_I  Ifetch  0 <-- 
M_I  Store  42
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Force_L1_Replacement  68015
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  70699

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 
E_I  Force_L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  Force_L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  5216
Data  0

 - Transitions -
I  Fetch  5216
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:5753 full:0 size:[binsize: 2 max: 59 count: 5753 average: 2.67026 | standard deviation: 7.35001 | 4697 714 41 21 16 13 13 12 12 12 11 10 10 10 12 12 10 10 10 10 9 8 16 16 8 8 8 8 8 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:12795 full:0 size:[binsize: 2 max: 60 count: 12795 average: 2.09004 | standard deviation: 6.12021 | 11179 1185 27 20 16 14 14 14 14 14 14 14 14 14 16 16 14 14 14 14 14 14 23 26 15 12 12 12 12 12 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:12730 full:0 size:[binsize: 2 max: 60 count: 12730 average: 2.22867 | standard deviation: 6.3326 | 11006 1185 47 31 27 21 18 19 21 18 17 16 16 16 19 28 21 16 19 18 16 17 18 17 16 18 14 14 15 5 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:12247 full:0 size:[binsize: 1 max: 48 count: 12247 average: 2.12852 | standard deviation: 5.17871 | 0 10202 1337 134 21 17 16 18 15 14 13 14 16 19 23 21 18 14 14 13 13 13 13 13 13 13 13 14 14 14 13 13 13 13 12 12 12 12 10 10 7 8 7 7 7 6 6 6 1 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:26741 full:0 size:[binsize: 2 max: 60 count: 26741 average: 1.89709 | standard deviation: 4.31698 | 17962 8133 80 56 49 36 29 26 30 24 22 20 19 19 23 20 15 12 12 12 12 12 16 20 16 12 12 12 12 12 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:5753 full:0 size:[binsize: 1 max: 2 count: 5753 average: 1.03442 | standard deviation: 0.182701 | 0 5555 198 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:12795 full:0 size:[binsize: 1 max: 2 count: 12795 average: 1.01665 | standard deviation: 0.128117 | 0 12582 213 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:12730 full:0 size:[binsize: 1 max: 2 count: 12730 average: 1.0172 | standard deviation: 0.130266 | 0 12511 219 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:12247 full:0 size:[binsize: 1 max: 2 count: 12247 average: 1.01404 | standard deviation: 0.117822 | 0 12075 172 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:26741 full:0 size:[binsize: 1 max: 2 count: 26741 average: 1.00598 | standard deviation: 0.0773534 | 0 26581 160 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:4699 full:0 size:[binsize: 1 max: 4 count: 4699 average: 1.04873 | standard deviation: 0.223178 | 0 4477 216 5 1 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:34690 full:0 size:[binsize: 1 max: 4 count: 34690 average: 1.21237 | standard deviation: 0.440236 | 0 27772 6480 427 11 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:30877 full:0 size:[binsize: 1 max: 12 count: 30877 average: 1.34498 | standard deviation: 0.591865 | 0 21534 8261 994 42 17 7 4 7 4 3 2 2 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:4699 full:0 size:[binsize: 1 max: 2 count: 4699 average: 1.03171 | standard deviation: 0.175682 | 0 4550 149 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:34690 full:0 size:[binsize: 1 max: 2 count: 34690 average: 1.03946 | standard deviation: 0.1947 | 0 33321 1369 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:30877 full:0 size:[binsize: 1 max: 2 count: 30877 average: 1.04826 | standard deviation: 0.214378 | 0 29387 1490 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:441 full:0 size:[binsize: 1 max: 36 count: 441 average: 17.3855 | standard deviation: 10.3832 | 0 32 29 12 5 5 5 6 17 12 10 11 10 8 13 14 12 10 10 12 10 19 21 12 13 14 16 14 9 13 16 11 12 13 9 5 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:4045 full:0 size:[binsize: 1 max: 38 count: 4045 average: 6.39011 | standard deviation: 8.94752 | 0 1839 509 320 120 73 80 91 99 59 51 39 29 40 35 36 23 18 26 26 53 56 31 25 27 32 40 33 33 35 28 26 26 28 22 24 10 2 1 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:6987 full:0 size:[binsize: 1 max: 35 count: 6987 average: 3.97095 | standard deviation: 6.31282 | 0 4338 877 269 117 92 89 92 140 59 57 57 49 55 72 67 37 36 26 28 80 66 46 38 28 28 28 29 20 17 17 14 10 7 1 1 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:429 full:0 size:[binsize: 1 max: 36 count: 429 average: 17.9604 | standard deviation: 10.12 | 0 12 13 17 18 13 5 13 11 10 9 11 16 10 10 12 12 10 13 14 12 10 14 13 10 12 12 11 21 18 12 14 17 12 6 5 1 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:971 full:0 size:[binsize: 1 max: 40 count: 971 average: 13.3944 | standard deviation: 10.3873 | 0 67 49 44 53 56 48 46 47 49 47 40 33 23 24 22 15 14 15 16 13 12 10 23 16 15 13 16 15 15 19 14 15 21 12 11 12 4 2 4 1 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:2523 full:0 size:[binsize: 1 max: 40 count: 2523 average: 16.809 | standard deviation: 11.274 | 0 165 151 110 113 70 45 53 73 67 56 62 75 70 66 52 52 45 57 61 63 49 78 75 63 54 65 62 57 53 54 69 66 71 59 57 37 26 13 8 1 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:435 full:0 size:[binsize: 1 max: 3 count: 435 average: 1.05747 | standard deviation: 0.244761 | 0 411 23 1 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:2508 full:0 size:[binsize: 1 max: 2 count: 2508 average: 1.02432 | standard deviation: 0.154703 | 0 2447 61 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:4755 full:0 size:[binsize: 1 max: 3 count: 4755 average: 1.04732 | standard deviation: 0.216582 | 0 4534 217 4 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:435 full:0 size:[binsize: 1 max: 2 count: 435 average: 1.33333 | standard deviation: 0.47276 | 0 290 145 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:2508 full:0 size:[binsize: 1 max: 2 count: 2508 average: 1.18182 | standard deviation: 0.386241 | 0 2052 456 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:4755 full:0 size:[binsize: 1 max: 2 count: 4755 average: 1.15647 | standard deviation: 0.363455 | 0 4011 744 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:874 full:0 size:[binsize: 1 max: 2 count: 874 average: 1.03547 | standard deviation: 0.185376 | 0 843 31 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:5446 full:0 size:[binsize: 1 max: 2 count: 5446 average: 1.04737 | standard deviation: 0.212554 | 0 5188 258 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:10524 full:0 size:[binsize: 1 max: 2 count: 10524 average: 1.0438 | standard deviation: 0.204715 | 0 10063 461 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:1400 full:0 size:[binsize: 1 max: 1 count: 1400 average:     1 | standard deviation: 0 | 0 1400 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:2060 full:0 size:[binsize: 1 max: 2 count: 2060 average: 1.00049 | standard deviation: 0.022038 | 0 2059 1 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:1755 full:0 size:[binsize: 1 max: 1 count: 1755 average:     1 | standard deviation: 0 | 0 1755 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:453 full:0 size:[binsize: 1 max: 26 count: 453 average: 9.38852 | standard deviation: 7.90122 | 0 106 45 31 8 10 15 11 5 12 18 13 17 10 9 19 16 11 12 14 14 11 16 15 10 4 1 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:3356 full:0 size:[binsize: 1 max: 26 count: 3356 average: 4.84118 | standard deviation: 5.49057 | 0 1503 474 175 70 104 93 59 42 107 132 111 99 75 58 48 34 36 31 20 18 21 14 14 11 6 1 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:10392 full:0 size:[binsize: 1 max: 27 count: 10392 average: 3.19005 | standard deviation: 4.67152 | 0 5987 2072 546 131 127 145 81 55 99 158 145 134 85 84 84 54 55 52 62 47 53 43 39 35 13 5 1 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:12646 full:0 size:[binsize: 2 max: 71 count: 12646 average: 17.4443 | standard deviation: 16.8904 | 3716 774 500 476 648 449 275 214 272 254 242 270 254 244 246 313 337 439 445 340 321 379 394 339 284 118 28 12 11 12 12 9 6 6 3 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:42721 full:0 size:[binsize: 4 max: 121 count: 42721 average: 19.495 | standard deviation: 22.8699 | 18311 2771 2128 1667 1352 1382 1489 1591 2224 1652 1150 967 846 834 1205 1158 735 345 172 109 73 44 45 61 52 44 48 92 93 69 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:102358 full:0 size:[binsize: 2 max: 86 count: 102358 average: 18.4435 | standard deviation: 18.7183 | 23421 18391 4608 2360 2319 2041 1947 1898 1666 1832 1665 1763 1706 2030 2113 2544 2585 2051 2080 2132 2117 2277 2795 3351 3694 3202 1731 857 440 214 143 93 68 56 47 37 25 16 14 7 8 7 5 2 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:6419 full:0 size:[binsize: 1 max: 2 count: 6419 average: 1.14301 | standard deviation: 0.350177 | 0 5501 918 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:22107 full:0 size:[binsize: 1 max: 2 count: 22107 average: 1.131 | standard deviation: 0.337432 | 0 19211 2896 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:56566 full:0 size:[binsize: 1 max: 2 count: 56566 average: 1.12942 | standard deviation: 0.335685 | 0 49245 7321 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:12226 full:0 size:[binsize: 1 max: 2 count: 12226 average: 1.13627 | standard deviation: 0.343088 | 0 10560 1666 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:42383 full:0 size:[binsize: 1 max: 4 count: 42383 average: 1.178 | standard deviation: 0.384262 | 0 34864 7497 19 3 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:104959 full:0 size:[binsize: 1 max: 3 count: 104959 average: 1.16989 | standard deviation: 0.376474 | 0 87165 17757 37 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:1838 full:0 size:[binsize: 1 max: 2 count: 1838 average: 1.01795 | standard deviation: 0.13403 | 0 1805 33 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:3246 full:0 size:[binsize: 1 max: 2 count: 3246 average: 1.02372 | standard deviation: 0.153038 | 0 3169 77 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:4792 full:0 size:[binsize: 1 max: 2 count: 4792 average: 1.0384 | standard deviation: 0.192209 | 0 4608 184 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:11328 full:0 size:[binsize: 1 max: 4 count: 11328 average: 1.23773 | standard deviation: 0.426768 | 0 8639 2686 2 1 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:136768 full:0 size:[binsize: 4 max: 124 count: 136768 average: 33.6205 | standard deviation: 24.7892 | 28574 3157 3027 4539 6754 5276 5108 6989 8779 7797 7421 7785 6653 6137 6052 5459 4845 3565 2242 2096 1511 777 517 559 570 245 135 86 73 33 6 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:7233 full:0 size:[binsize: 2 max: 94 count: 7233 average: 18.5234 | standard deviation: 17.0506 | 1877 514 146 211 155 182 169 158 179 167 168 174 241 336 487 591 552 386 142 33 22 16 17 14 14 16 17 15 11 12 13 12 14 14 11 13 13 14 13 12 13 13 12 9 16 12 6 1 0 0 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:732 full:0 size:[binsize: 1 max: 45 count: 732 average: 10.7978 | standard deviation: 12.177 | 0 311 36 10 12 11 12 11 13 11 18 12 14 12 14 18 14 15 11 11 8 10 7 7 7 7 7 8 6 8 8 8 9 9 8 7 8 7 6 7 4 3 3 2 1 1 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:8644 full:0 size:[binsize: 1 max: 1 count: 8644 average:     1 | standard deviation: 0 | 0 8644 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:68753 full:0 size:[binsize: 1 max: 6 count: 68753 average: 1.23099 | standard deviation: 0.463639 | 0 54086 13509 1113 36 7 2 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:6495 full:0 size:[binsize: 1 max: 2 count: 6495 average: 1.17213 | standard deviation: 0.377615 | 0 5377 1118 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:732 full:0 size:[binsize: 1 max: 2 count: 732 average: 1.0082 | standard deviation: 0.0905977 | 0 726 6 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:11336 full:0 size:[binsize: 1 max: 1 count: 11336 average:     1 | standard deviation: 0 | 0 11336 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:136773 full:0 size:[binsize: 1 max: 2 count: 136773 average: 1.15661 | standard deviation: 0.36344 | 0 115353 21420 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 1 count: 1305 average:     1 | standard deviation: 0 | 0 1305 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 1 count: 1305 average:     1 | standard deviation: 0 | 0 1305 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 1 count: 1303 average:     1 | standard deviation: 0 | 0 1303 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 1 count: 1303 average:     1 | standard deviation: 0 | 0 1303 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 2 count: 1305 average: 1.00383 | standard deviation: 0.0619222 | 0 1300 5 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 2 count: 1305 average: 1.00383 | standard deviation: 0.0619222 | 0 1300 5 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 2 count: 1303 average: 1.0046 | standard deviation: 0.0678844 | 0 1297 6 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 2 count: 1303 average: 1.00307 | standard deviation: 0.0554274 | 0 1299 4 ]
