# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do SPI_TO_UART_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Temp/Veriog_kelvin/SPI_TO_UART {C:/Temp/Veriog_kelvin/SPI_TO_UART/div_freq.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:57 on Sep 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/Veriog_kelvin/SPI_TO_UART" C:/Temp/Veriog_kelvin/SPI_TO_UART/div_freq.v 
# -- Compiling module div_freq
# 
# Top level modules:
# 	div_freq
# End time: 13:53:57 on Sep 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Temp/Veriog_kelvin/SPI_TO_UART {C:/Temp/Veriog_kelvin/SPI_TO_UART/uart_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:57 on Sep 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/Veriog_kelvin/SPI_TO_UART" C:/Temp/Veriog_kelvin/SPI_TO_UART/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 13:53:58 on Sep 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Temp/Veriog_kelvin/SPI_TO_UART {C:/Temp/Veriog_kelvin/SPI_TO_UART/spi_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:58 on Sep 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/Veriog_kelvin/SPI_TO_UART" C:/Temp/Veriog_kelvin/SPI_TO_UART/spi_controller.v 
# -- Compiling module spi_controller
# 
# Top level modules:
# 	spi_controller
# End time: 13:53:58 on Sep 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Temp/Veriog_kelvin/SPI_TO_UART {C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:58 on Sep 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/Veriog_kelvin/SPI_TO_UART" C:/Temp/Veriog_kelvin/SPI_TO_UART/config_circuit.v 
# -- Compiling module config_circuit
# 
# Top level modules:
# 	config_circuit
# End time: 13:53:58 on Sep 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Temp/Veriog_kelvin/SPI_TO_UART {C:/Temp/Veriog_kelvin/SPI_TO_UART/fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:58 on Sep 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/Veriog_kelvin/SPI_TO_UART" C:/Temp/Veriog_kelvin/SPI_TO_UART/fsm.v 
# -- Compiling module fsm
# ** Warning: C:/Temp/Veriog_kelvin/SPI_TO_UART/fsm.v(270): (vlog-2182) 'bit_count' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	fsm
# End time: 13:53:58 on Sep 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Temp/Veriog_kelvin/SPI_TO_UART {C:/Temp/Veriog_kelvin/SPI_TO_UART/SPI_TO_UART.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:58 on Sep 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/Veriog_kelvin/SPI_TO_UART" C:/Temp/Veriog_kelvin/SPI_TO_UART/SPI_TO_UART.v 
# -- Compiling module SPI_TO_UART
# 
# Top level modules:
# 	SPI_TO_UART
# End time: 13:53:58 on Sep 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# do "C:/Temp/Veriog_kelvin/SPI_TO_UART/start.do"
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Temp/Veriog_kelvin/SPI_TO_UART {../../div_freq.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:59 on Sep 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/Veriog_kelvin/SPI_TO_UART" ../../div_freq.v 
# -- Compiling module div_freq
# 
# Top level modules:
# 	div_freq
# End time: 13:53:59 on Sep 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Temp/Veriog_kelvin/SPI_TO_UART {../../uart_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:59 on Sep 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/Veriog_kelvin/SPI_TO_UART" ../../uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 13:53:59 on Sep 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Temp/Veriog_kelvin/SPI_TO_UART {../../spi_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:59 on Sep 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/Veriog_kelvin/SPI_TO_UART" ../../spi_controller.v 
# -- Compiling module spi_controller
# 
# Top level modules:
# 	spi_controller
# End time: 13:53:59 on Sep 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Temp/Veriog_kelvin/SPI_TO_UART {../../fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:59 on Sep 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/Veriog_kelvin/SPI_TO_UART" ../../fsm.v 
# -- Compiling module fsm
# ** Warning: ../../fsm.v(270): (vlog-2182) 'bit_count' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	fsm
# End time: 13:53:59 on Sep 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Temp/Veriog_kelvin/SPI_TO_UART {../../SPI_TO_UART.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:59 on Sep 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/Veriog_kelvin/SPI_TO_UART" ../../SPI_TO_UART.v 
# -- Compiling module SPI_TO_UART
# 
# Top level modules:
# 	SPI_TO_UART
# End time: 13:53:59 on Sep 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Temp/Veriog_kelvin/SPI_TO_UART {../../config_circuit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:59 on Sep 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/Veriog_kelvin/SPI_TO_UART" ../../config_circuit.v 
# -- Compiling module config_circuit
# 
# Top level modules:
# 	config_circuit
# End time: 13:53:59 on Sep 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Temp/Veriog_kelvin/SPI_TO_UART/simulation/modelsim {SPI_TO_UART_tst.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:00 on Sep 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/Veriog_kelvin/SPI_TO_UART/simulation/modelsim" SPI_TO_UART_tst.v 
# -- Compiling module SPI_TO_UART_vlg_tst
# 
# Top level modules:
# 	SPI_TO_UART_vlg_tst
# End time: 13:54:00 on Sep 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  SPI_TO_UART_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" SPI_TO_UART_vlg_tst 
# Start time: 13:54:00 on Sep 21,2024
# Loading work.SPI_TO_UART_vlg_tst
# Loading work.SPI_TO_UART
# Loading work.spi_controller
# Loading work.div_freq
# Loading work.uart_tx
# Loading work.fsm
# Loading work.config_circuit
# 
#add wave *
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /SPI_TO_UART_vlg_tst/clk
# add wave -noupdate /SPI_TO_UART_vlg_tst/rst_n
# add wave -noupdate /SPI_TO_UART_vlg_tst/miso
# add wave -noupdate /SPI_TO_UART_vlg_tst/mosi
# add wave -noupdate /SPI_TO_UART_vlg_tst/sclk
# add wave -noupdate /SPI_TO_UART_vlg_tst/ss
# add wave -noupdate /SPI_TO_UART_vlg_tst/tx_uart
# add wave -noupdate -divider FSM
# add wave -noupdate /SPI_TO_UART_vlg_tst/i1/fsm_inst/state_next
# add wave -noupdate /SPI_TO_UART_vlg_tst/i1/fsm_inst/state_reg
# add wave -noupdate /SPI_TO_UART_vlg_tst/i1/fsm_inst/rx_byte_spi
# add wave -noupdate /SPI_TO_UART_vlg_tst/i1/fsm_inst/complete_spi
# add wave -noupdate /SPI_TO_UART_vlg_tst/i1/fsm_inst/busy_uart
# add wave -noupdate /SPI_TO_UART_vlg_tst/i1/fsm_inst/complete_uart
# add wave -noupdate /SPI_TO_UART_vlg_tst/i1/fsm_inst/enable_uart
# add wave -noupdate /SPI_TO_UART_vlg_tst/i1/fsm_inst/tx_byte_uart
# add wave -noupdate /SPI_TO_UART_vlg_tst/i1/fsm_inst/tx_byte_spi
# add wave -noupdate /SPI_TO_UART_vlg_tst/i1/fsm_inst/config_inst_temp_tx_packed
# add wave -noupdate /SPI_TO_UART_vlg_tst/i1/fsm_inst/config_inst_temp_rx_packed
# add wave -noupdate /SPI_TO_UART_vlg_tst/i1/fsm_inst/enable_spi
# add wave -noupdate /SPI_TO_UART_vlg_tst/i1/fsm_inst/temp_msb
# add wave -noupdate /SPI_TO_UART_vlg_tst/i1/fsm_inst/temp_lsb
# add wave -noupdate /SPI_TO_UART_vlg_tst/i1/fsm_inst/temp_xlsb
# add wave -noupdate /SPI_TO_UART_vlg_tst/TEMP_1_MSB_COEF_ADDR
# add wave -noupdate /SPI_TO_UART_vlg_tst/TEMP_1_LSB_COEF_ADDR
# add wave -noupdate /SPI_TO_UART_vlg_tst/TEMP_2_MSB_COEF_ADDR
# add wave -noupdate /SPI_TO_UART_vlg_tst/TEMP_2_LSB_COEF_ADDR
# add wave -noupdate /SPI_TO_UART_vlg_tst/TEMP_3_MSB_COEF_ADDR
# add wave -noupdate /SPI_TO_UART_vlg_tst/TEMP_3_LSB_COEF_ADDR
# add wave -noupdate /SPI_TO_UART_vlg_tst/i1/fsm_inst/temp_cut
# add wave -noupdate /SPI_TO_UART_vlg_tst/i1/fsm_inst/start
# add wave -noupdate /SPI_TO_UART_vlg_tst/i1/fsm_inst/end_transfer_uart
# add wave -noupdate /SPI_TO_UART_vlg_tst/i1/fsm_inst/end_config
# add wave -noupdate /SPI_TO_UART_vlg_tst/i1/fsm_inst/tx_spi_config_flag
# add wave -noupdate /SPI_TO_UART_vlg_tst/i1/fsm_inst/rx_spi_read_flag
# add wave -noupdate /SPI_TO_UART_vlg_tst/i1/fsm_inst/send_to_uart
# add wave -noupdate /SPI_TO_UART_vlg_tst/i1/fsm_inst/bit_count
# add wave -noupdate /SPI_TO_UART_vlg_tst/i1/fsm_inst/bit_count_config_tx
# add wave -noupdate /SPI_TO_UART_vlg_tst/i1/fsm_inst/config_inst_temp_tx
# add wave -noupdate /SPI_TO_UART_vlg_tst/i1/fsm_inst/config_inst_temp_rx
# add wave -noupdate /SPI_TO_UART_vlg_tst/i1/spi_controller_inst/num_bits_tx
# add wave -noupdate /SPI_TO_UART_vlg_tst/i1/spi_controller_inst/num_bits_rx
# add wave -noupdate /SPI_TO_UART_vlg_tst/i1/spi_controller_inst/complete
# add wave -noupdate /SPI_TO_UART_vlg_tst/i1/spi_controller_inst/complete_rx
# add wave -noupdate /SPI_TO_UART_vlg_tst/i1/spi_controller_inst/complete_tx
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {1147674419 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 184
# configure wave -valuecolwidth 142
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {4200 us}
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# view variables
# .main_pane.locals.interior.cs.body
# run 4000000 ns
add wave -position insertpoint  \
sim:/SPI_TO_UART_vlg_tst/i1/fsm_inst/dgT1 \
sim:/SPI_TO_UART_vlg_tst/i1/fsm_inst/dgT2 \
sim:/SPI_TO_UART_vlg_tst/i1/fsm_inst/dgT3
restart
run -all
# ** Note: $finish    : SPI_TO_UART_tst.v(291)
#    Time: 4039270 ns  Iteration: 0  Instance: /SPI_TO_UART_vlg_tst
# 1
# Break in Module SPI_TO_UART_vlg_tst at SPI_TO_UART_tst.v line 291
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Temp/Veriog_kelvin/SPI_TO_UART/simulation/modelsim/wave.do
add wave -position insertpoint  \
sim:/SPI_TO_UART_vlg_tst/i1/fsm_inst/dgT1_msb \
sim:/SPI_TO_UART_vlg_tst/i1/fsm_inst/dgT1_lsb \
sim:/SPI_TO_UART_vlg_tst/i1/fsm_inst/dgT2_msb \
sim:/SPI_TO_UART_vlg_tst/i1/fsm_inst/dgT2_lsb \
sim:/SPI_TO_UART_vlg_tst/i1/fsm_inst/dgT3_msb \
sim:/SPI_TO_UART_vlg_tst/i1/fsm_inst/dgT3_lsb
restart
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# ** Note: $finish    : SPI_TO_UART_tst.v(291)
#    Time: 4039270 ns  Iteration: 0  Instance: /SPI_TO_UART_vlg_tst
# 1
# Break in Module SPI_TO_UART_vlg_tst at SPI_TO_UART_tst.v line 291
add wave -position insertpoint  \
sim:/SPI_TO_UART_vlg_tst/i1/fsm_inst/config_circuit_inst/dgT1
add wave -position insertpoint  \
sim:/SPI_TO_UART_vlg_tst/i1/fsm_inst/config_circuit_inst/dgT2
add wave -position insertpoint  \
sim:/SPI_TO_UART_vlg_tst/i1/fsm_inst/config_circuit_inst/dgT3
restart
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# ** Note: $finish    : SPI_TO_UART_tst.v(291)
#    Time: 4039270 ns  Iteration: 0  Instance: /SPI_TO_UART_vlg_tst
# 1
# Break in Module SPI_TO_UART_vlg_tst at SPI_TO_UART_tst.v line 291
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Temp/Veriog_kelvin/SPI_TO_UART/simulation/modelsim/wave.do
# WARNING: No extended dataflow license exists
# End time: 02:16:06 on Sep 22,2024, Elapsed time: 12:22:06
# Errors: 0, Warnings: 1
