/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [34:0] _02_;
  wire [11:0] _03_;
  reg [3:0] _04_;
  reg [9:0] _05_;
  wire celloutsig_0_1z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_13z;
  wire [10:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(in_data[112] | in_data[107]);
  assign celloutsig_1_11z = ~((in_data[157] | celloutsig_1_8z[7]) & celloutsig_1_4z[1]);
  assign celloutsig_1_3z = celloutsig_1_0z | ~(celloutsig_1_2z[0]);
  assign celloutsig_1_18z = celloutsig_1_17z | ~(_00_);
  assign celloutsig_0_5z = _01_ ^ celloutsig_0_2z[3];
  assign celloutsig_1_0z = in_data[153] ^ in_data[137];
  reg [11:0] _12_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _12_ <= 12'h000;
    else _12_ <= in_data[55:44];
  assign { _03_[11:8], _01_, _03_[6:0] } = _12_;
  reg [34:0] _13_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _13_ <= 35'h000000000;
    else _13_ <= { celloutsig_1_2z[4:0], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z };
  assign { _02_[34:17], _00_, _02_[15:0] } = _13_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 4'h0;
    else _04_ <= { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z };
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _05_ <= 10'h000;
    else _05_ <= { celloutsig_1_8z[8:6], celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_4z };
  assign celloutsig_1_13z = celloutsig_1_8z[4:2] / { 1'h1, _04_[1:0] };
  assign celloutsig_1_6z = { _02_[20:17], _00_, _02_[15:1], celloutsig_1_4z } <= { in_data[157:143], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_9z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_2z } <= { _02_[20:17], _00_, _02_[15:11] };
  assign celloutsig_0_6z = ! { _03_[11:8], _01_, _03_[6:3] };
  assign celloutsig_1_2z = { in_data[107:103], celloutsig_1_1z } % { 1'h1, in_data[122:119], in_data[96] };
  assign celloutsig_1_8z = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, celloutsig_1_4z[3:0], celloutsig_1_4z };
  assign celloutsig_1_17z = { _02_[31:22], celloutsig_1_13z } !== { _05_[6:0], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_4z = { celloutsig_1_2z[3:0], celloutsig_1_3z } | { in_data[137:134], celloutsig_1_1z };
  assign celloutsig_0_2z = { in_data[91:81], celloutsig_0_1z } - { _03_[11:8], _01_, _03_[6:0] };
  assign celloutsig_0_1z = ~((in_data[0] & in_data[22]) | _01_);
  assign celloutsig_1_19z = ~((celloutsig_1_1z & celloutsig_1_18z) | celloutsig_1_15z[5]);
  assign { celloutsig_1_15z[1], celloutsig_1_15z[7:5], celloutsig_1_15z[10:8] } = ~ { celloutsig_1_9z, celloutsig_1_2z };
  assign _02_[16] = _00_;
  assign _03_[7] = _01_;
  assign { celloutsig_1_15z[4:2], celloutsig_1_15z[0] } = { celloutsig_1_15z[10:8], celloutsig_1_15z[1] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z, celloutsig_0_6z };
endmodule
