
L476_LoPoSo_LEDBlink_2024.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000025bc  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08002744  08002744  00003744  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800278c  0800278c  00004004  2**0
                  CONTENTS
  4 .ARM          00000000  0800278c  0800278c  00004004  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800278c  0800278c  00004004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800278c  0800278c  0000378c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002790  08002790  00003790  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08002794  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000002c  20000004  08002798  00004004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000030  08002798  00004030  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007a5c  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001944  00000000  00000000  0000ba90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000920  00000000  00000000  0000d3d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006b4  00000000  00000000  0000dcf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000203af  00000000  00000000  0000e3ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007c2b  00000000  00000000  0002e75b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b059c  00000000  00000000  00036386  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e6922  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000245c  00000000  00000000  000e6968  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000e8dc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800272c 	.word	0x0800272c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	0800272c 	.word	0x0800272c

080001c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4603      	mov	r3, r0
 80001d0:	6039      	str	r1, [r7, #0]
 80001d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001d8:	2b00      	cmp	r3, #0
 80001da:	db0a      	blt.n	80001f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80001dc:	683b      	ldr	r3, [r7, #0]
 80001de:	b2da      	uxtb	r2, r3
 80001e0:	490c      	ldr	r1, [pc, #48]	@ (8000214 <__NVIC_SetPriority+0x4c>)
 80001e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e6:	0112      	lsls	r2, r2, #4
 80001e8:	b2d2      	uxtb	r2, r2
 80001ea:	440b      	add	r3, r1
 80001ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80001f0:	e00a      	b.n	8000208 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80001f2:	683b      	ldr	r3, [r7, #0]
 80001f4:	b2da      	uxtb	r2, r3
 80001f6:	4908      	ldr	r1, [pc, #32]	@ (8000218 <__NVIC_SetPriority+0x50>)
 80001f8:	79fb      	ldrb	r3, [r7, #7]
 80001fa:	f003 030f 	and.w	r3, r3, #15
 80001fe:	3b04      	subs	r3, #4
 8000200:	0112      	lsls	r2, r2, #4
 8000202:	b2d2      	uxtb	r2, r2
 8000204:	440b      	add	r3, r1
 8000206:	761a      	strb	r2, [r3, #24]
}
 8000208:	bf00      	nop
 800020a:	370c      	adds	r7, #12
 800020c:	46bd      	mov	sp, r7
 800020e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000212:	4770      	bx	lr
 8000214:	e000e100 	.word	0xe000e100
 8000218:	e000ed00 	.word	0xe000ed00

0800021c <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 800021c:	b480      	push	{r7}
 800021e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8000220:	4b05      	ldr	r3, [pc, #20]	@ (8000238 <LL_RCC_MSI_Enable+0x1c>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	4a04      	ldr	r2, [pc, #16]	@ (8000238 <LL_RCC_MSI_Enable+0x1c>)
 8000226:	f043 0301 	orr.w	r3, r3, #1
 800022a:	6013      	str	r3, [r2, #0]
}
 800022c:	bf00      	nop
 800022e:	46bd      	mov	sp, r7
 8000230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000234:	4770      	bx	lr
 8000236:	bf00      	nop
 8000238:	40021000 	.word	0x40021000

0800023c <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 800023c:	b480      	push	{r7}
 800023e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RCC_CR_MSIRDY) ? 1UL : 0UL);
 8000240:	4b06      	ldr	r3, [pc, #24]	@ (800025c <LL_RCC_MSI_IsReady+0x20>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	f003 0302 	and.w	r3, r3, #2
 8000248:	2b02      	cmp	r3, #2
 800024a:	d101      	bne.n	8000250 <LL_RCC_MSI_IsReady+0x14>
 800024c:	2301      	movs	r3, #1
 800024e:	e000      	b.n	8000252 <LL_RCC_MSI_IsReady+0x16>
 8000250:	2300      	movs	r3, #0
}
 8000252:	4618      	mov	r0, r3
 8000254:	46bd      	mov	sp, r7
 8000256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800025a:	4770      	bx	lr
 800025c:	40021000 	.word	0x40021000

08000260 <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 8000260:	b480      	push	{r7}
 8000262:	b083      	sub	sp, #12
 8000264:	af00      	add	r7, sp, #0
 8000266:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8000268:	4b06      	ldr	r3, [pc, #24]	@ (8000284 <LL_RCC_MSI_SetRange+0x24>)
 800026a:	681b      	ldr	r3, [r3, #0]
 800026c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000270:	4904      	ldr	r1, [pc, #16]	@ (8000284 <LL_RCC_MSI_SetRange+0x24>)
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	4313      	orrs	r3, r2
 8000276:	600b      	str	r3, [r1, #0]
}
 8000278:	bf00      	nop
 800027a:	370c      	adds	r7, #12
 800027c:	46bd      	mov	sp, r7
 800027e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000282:	4770      	bx	lr
 8000284:	40021000 	.word	0x40021000

08000288 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000288:	b480      	push	{r7}
 800028a:	b083      	sub	sp, #12
 800028c:	af00      	add	r7, sp, #0
 800028e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000290:	4b06      	ldr	r3, [pc, #24]	@ (80002ac <LL_RCC_SetSysClkSource+0x24>)
 8000292:	689b      	ldr	r3, [r3, #8]
 8000294:	f023 0203 	bic.w	r2, r3, #3
 8000298:	4904      	ldr	r1, [pc, #16]	@ (80002ac <LL_RCC_SetSysClkSource+0x24>)
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	4313      	orrs	r3, r2
 800029e:	608b      	str	r3, [r1, #8]
}
 80002a0:	bf00      	nop
 80002a2:	370c      	adds	r7, #12
 80002a4:	46bd      	mov	sp, r7
 80002a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002aa:	4770      	bx	lr
 80002ac:	40021000 	.word	0x40021000

080002b0 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80002b0:	b480      	push	{r7}
 80002b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80002b4:	4b04      	ldr	r3, [pc, #16]	@ (80002c8 <LL_RCC_GetSysClkSource+0x18>)
 80002b6:	689b      	ldr	r3, [r3, #8]
 80002b8:	f003 030c 	and.w	r3, r3, #12
}
 80002bc:	4618      	mov	r0, r3
 80002be:	46bd      	mov	sp, r7
 80002c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c4:	4770      	bx	lr
 80002c6:	bf00      	nop
 80002c8:	40021000 	.word	0x40021000

080002cc <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80002cc:	b480      	push	{r7}
 80002ce:	b083      	sub	sp, #12
 80002d0:	af00      	add	r7, sp, #0
 80002d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80002d4:	4b06      	ldr	r3, [pc, #24]	@ (80002f0 <LL_RCC_SetAHBPrescaler+0x24>)
 80002d6:	689b      	ldr	r3, [r3, #8]
 80002d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80002dc:	4904      	ldr	r1, [pc, #16]	@ (80002f0 <LL_RCC_SetAHBPrescaler+0x24>)
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	4313      	orrs	r3, r2
 80002e2:	608b      	str	r3, [r1, #8]
}
 80002e4:	bf00      	nop
 80002e6:	370c      	adds	r7, #12
 80002e8:	46bd      	mov	sp, r7
 80002ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ee:	4770      	bx	lr
 80002f0:	40021000 	.word	0x40021000

080002f4 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80002f4:	b480      	push	{r7}
 80002f6:	b083      	sub	sp, #12
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80002fc:	4b06      	ldr	r3, [pc, #24]	@ (8000318 <LL_RCC_SetAPB1Prescaler+0x24>)
 80002fe:	689b      	ldr	r3, [r3, #8]
 8000300:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8000304:	4904      	ldr	r1, [pc, #16]	@ (8000318 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	4313      	orrs	r3, r2
 800030a:	608b      	str	r3, [r1, #8]
}
 800030c:	bf00      	nop
 800030e:	370c      	adds	r7, #12
 8000310:	46bd      	mov	sp, r7
 8000312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000316:	4770      	bx	lr
 8000318:	40021000 	.word	0x40021000

0800031c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 800031c:	b480      	push	{r7}
 800031e:	b083      	sub	sp, #12
 8000320:	af00      	add	r7, sp, #0
 8000322:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000324:	4b06      	ldr	r3, [pc, #24]	@ (8000340 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000326:	689b      	ldr	r3, [r3, #8]
 8000328:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800032c:	4904      	ldr	r1, [pc, #16]	@ (8000340 <LL_RCC_SetAPB2Prescaler+0x24>)
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	4313      	orrs	r3, r2
 8000332:	608b      	str	r3, [r1, #8]
}
 8000334:	bf00      	nop
 8000336:	370c      	adds	r7, #12
 8000338:	46bd      	mov	sp, r7
 800033a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800033e:	4770      	bx	lr
 8000340:	40021000 	.word	0x40021000

08000344 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000344:	b480      	push	{r7}
 8000346:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000348:	4b05      	ldr	r3, [pc, #20]	@ (8000360 <LL_RCC_PLL_Enable+0x1c>)
 800034a:	681b      	ldr	r3, [r3, #0]
 800034c:	4a04      	ldr	r2, [pc, #16]	@ (8000360 <LL_RCC_PLL_Enable+0x1c>)
 800034e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000352:	6013      	str	r3, [r2, #0]
}
 8000354:	bf00      	nop
 8000356:	46bd      	mov	sp, r7
 8000358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800035c:	4770      	bx	lr
 800035e:	bf00      	nop
 8000360:	40021000 	.word	0x40021000

08000364 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8000364:	b480      	push	{r7}
 8000366:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8000368:	4b05      	ldr	r3, [pc, #20]	@ (8000380 <LL_RCC_PLL_Disable+0x1c>)
 800036a:	681b      	ldr	r3, [r3, #0]
 800036c:	4a04      	ldr	r2, [pc, #16]	@ (8000380 <LL_RCC_PLL_Disable+0x1c>)
 800036e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000372:	6013      	str	r3, [r2, #0]
}
 8000374:	bf00      	nop
 8000376:	46bd      	mov	sp, r7
 8000378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop
 8000380:	40021000 	.word	0x40021000

08000384 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000384:	b480      	push	{r7}
 8000386:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 8000388:	4b07      	ldr	r3, [pc, #28]	@ (80003a8 <LL_RCC_PLL_IsReady+0x24>)
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000390:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8000394:	d101      	bne.n	800039a <LL_RCC_PLL_IsReady+0x16>
 8000396:	2301      	movs	r3, #1
 8000398:	e000      	b.n	800039c <LL_RCC_PLL_IsReady+0x18>
 800039a:	2300      	movs	r3, #0
}
 800039c:	4618      	mov	r0, r3
 800039e:	46bd      	mov	sp, r7
 80003a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a4:	4770      	bx	lr
 80003a6:	bf00      	nop
 80003a8:	40021000 	.word	0x40021000

080003ac <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 80003ac:	b480      	push	{r7}
 80003ae:	b085      	sub	sp, #20
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	60f8      	str	r0, [r7, #12]
 80003b4:	60b9      	str	r1, [r7, #8]
 80003b6:	607a      	str	r2, [r7, #4]
 80003b8:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 80003ba:	4b0a      	ldr	r3, [pc, #40]	@ (80003e4 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 80003bc:	68da      	ldr	r2, [r3, #12]
 80003be:	4b0a      	ldr	r3, [pc, #40]	@ (80003e8 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 80003c0:	4013      	ands	r3, r2
 80003c2:	68f9      	ldr	r1, [r7, #12]
 80003c4:	68ba      	ldr	r2, [r7, #8]
 80003c6:	4311      	orrs	r1, r2
 80003c8:	687a      	ldr	r2, [r7, #4]
 80003ca:	0212      	lsls	r2, r2, #8
 80003cc:	4311      	orrs	r1, r2
 80003ce:	683a      	ldr	r2, [r7, #0]
 80003d0:	430a      	orrs	r2, r1
 80003d2:	4904      	ldr	r1, [pc, #16]	@ (80003e4 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 80003d4:	4313      	orrs	r3, r2
 80003d6:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 80003d8:	bf00      	nop
 80003da:	3714      	adds	r7, #20
 80003dc:	46bd      	mov	sp, r7
 80003de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e2:	4770      	bx	lr
 80003e4:	40021000 	.word	0x40021000
 80003e8:	f9ff808c 	.word	0xf9ff808c

080003ec <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 80003ec:	b480      	push	{r7}
 80003ee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 80003f0:	4b05      	ldr	r3, [pc, #20]	@ (8000408 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 80003f2:	68db      	ldr	r3, [r3, #12]
 80003f4:	4a04      	ldr	r2, [pc, #16]	@ (8000408 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 80003f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80003fa:	60d3      	str	r3, [r2, #12]
}
 80003fc:	bf00      	nop
 80003fe:	46bd      	mov	sp, r7
 8000400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000404:	4770      	bx	lr
 8000406:	bf00      	nop
 8000408:	40021000 	.word	0x40021000

0800040c <LL_RCC_PLL_DisableDomain_SYS>:
  *       not used, Main PLL  should be 0
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_DisableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_DisableDomain_SYS(void)
{
 800040c:	b480      	push	{r7}
 800040e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8000410:	4b05      	ldr	r3, [pc, #20]	@ (8000428 <LL_RCC_PLL_DisableDomain_SYS+0x1c>)
 8000412:	68db      	ldr	r3, [r3, #12]
 8000414:	4a04      	ldr	r2, [pc, #16]	@ (8000428 <LL_RCC_PLL_DisableDomain_SYS+0x1c>)
 8000416:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800041a:	60d3      	str	r3, [r2, #12]
}
 800041c:	bf00      	nop
 800041e:	46bd      	mov	sp, r7
 8000420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000424:	4770      	bx	lr
 8000426:	bf00      	nop
 8000428:	40021000 	.word	0x40021000

0800042c <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 800042c:	b480      	push	{r7}
 800042e:	b083      	sub	sp, #12
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000434:	4b06      	ldr	r3, [pc, #24]	@ (8000450 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800043c:	4904      	ldr	r1, [pc, #16]	@ (8000450 <LL_PWR_SetRegulVoltageScaling+0x24>)
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	4313      	orrs	r3, r2
 8000442:	600b      	str	r3, [r1, #0]
}
 8000444:	bf00      	nop
 8000446:	370c      	adds	r7, #12
 8000448:	46bd      	mov	sp, r7
 800044a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800044e:	4770      	bx	lr
 8000450:	40007000 	.word	0x40007000

08000454 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000454:	b480      	push	{r7}
 8000456:	b083      	sub	sp, #12
 8000458:	af00      	add	r7, sp, #0
 800045a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 800045c:	4b06      	ldr	r3, [pc, #24]	@ (8000478 <LL_FLASH_SetLatency+0x24>)
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	f023 0207 	bic.w	r2, r3, #7
 8000464:	4904      	ldr	r1, [pc, #16]	@ (8000478 <LL_FLASH_SetLatency+0x24>)
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	4313      	orrs	r3, r2
 800046a:	600b      	str	r3, [r1, #0]
}
 800046c:	bf00      	nop
 800046e:	370c      	adds	r7, #12
 8000470:	46bd      	mov	sp, r7
 8000472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000476:	4770      	bx	lr
 8000478:	40022000 	.word	0x40022000

0800047c <SystemClock_Config_80M>:
  *            MSI Frequency(Hz)              = 4000000
  *            Flash Latency(WS)              = 4
  */

void SystemClock_Config_80M()   // TEACHER
{
 800047c:	b580      	push	{r7, lr}
 800047e:	af00      	add	r7, sp, #0
	/* MSI configuration and activation */
	LL_RCC_MSI_Enable();			// normalement il est deja enabled
 8000480:	f7ff fecc 	bl	800021c <LL_RCC_MSI_Enable>
	while	(LL_RCC_MSI_IsReady() != 1)	// c'est pour le cas ou on l'aurait change
 8000484:	bf00      	nop
 8000486:	f7ff fed9 	bl	800023c <LL_RCC_MSI_IsReady>
 800048a:	4603      	mov	r3, r0
 800048c:	2b01      	cmp	r3, #1
 800048e:	d1fa      	bne.n	8000486 <SystemClock_Config_80M+0xa>
		{ }

	LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);	// 4 pour 80MHz
 8000490:	2004      	movs	r0, #4
 8000492:	f7ff ffdf 	bl	8000454 <LL_FLASH_SetLatency>
	LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); //réglage tension régulateur interne
 8000496:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800049a:	f7ff ffc7 	bl	800042c <LL_PWR_SetRegulVoltageScaling>

	// demarrer la PLL principale 4MHz --> 80 MHz
	LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2);
 800049e:	2300      	movs	r3, #0
 80004a0:	2228      	movs	r2, #40	@ 0x28
 80004a2:	2100      	movs	r1, #0
 80004a4:	2001      	movs	r0, #1
 80004a6:	f7ff ff81 	bl	80003ac <LL_RCC_PLL_ConfigDomain_SYS>
	LL_RCC_PLL_Enable();
 80004aa:	f7ff ff4b 	bl	8000344 <LL_RCC_PLL_Enable>
	LL_RCC_PLL_EnableDomain_SYS();
 80004ae:	f7ff ff9d 	bl	80003ec <LL_RCC_PLL_EnableDomain_SYS>
	while	( LL_RCC_PLL_IsReady() != 1 )
 80004b2:	bf00      	nop
 80004b4:	f7ff ff66 	bl	8000384 <LL_RCC_PLL_IsReady>
 80004b8:	4603      	mov	r3, r0
 80004ba:	2b01      	cmp	r3, #1
 80004bc:	d1fa      	bne.n	80004b4 <SystemClock_Config_80M+0x38>
		{ }

	// connecter Sysclk sur cette PLL
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80004be:	2000      	movs	r0, #0
 80004c0:	f7ff ff04 	bl	80002cc <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80004c4:	2003      	movs	r0, #3
 80004c6:	f7ff fedf 	bl	8000288 <LL_RCC_SetSysClkSource>
	while	( LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL )
 80004ca:	bf00      	nop
 80004cc:	f7ff fef0 	bl	80002b0 <LL_RCC_GetSysClkSource>
 80004d0:	4603      	mov	r3, r0
 80004d2:	2b0c      	cmp	r3, #12
 80004d4:	d1fa      	bne.n	80004cc <SystemClock_Config_80M+0x50>
		{ }

	/* Set APB1 & APB2 prescaler*/
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 80004d6:	2000      	movs	r0, #0
 80004d8:	f7ff ff0c 	bl	80002f4 <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 80004dc:	2000      	movs	r0, #0
 80004de:	f7ff ff1d 	bl	800031c <LL_RCC_SetAPB2Prescaler>

	//update global variable SystemCoreClock --> give access to CPU clock frequency.
	LL_SetSystemCoreClock(80000000);
 80004e2:	4802      	ldr	r0, [pc, #8]	@ (80004ec <SystemClock_Config_80M+0x70>)
 80004e4:	f002 f8e6 	bl	80026b4 <LL_SetSystemCoreClock>
}
 80004e8:	bf00      	nop
 80004ea:	bd80      	pop	{r7, pc}
 80004ec:	04c4b400 	.word	0x04c4b400

080004f0 <SystemClock_Config_MSI_4M>:

/* Configure system clock to MSI = 4 MHz and switch SYSCLK to MSI */
void SystemClock_Config_MSI_4M(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	af00      	add	r7, sp, #0
	/* Enable MSI */
	LL_RCC_MSI_Enable();
 80004f4:	f7ff fe92 	bl	800021c <LL_RCC_MSI_Enable>
	while (LL_RCC_MSI_IsReady() != 1) { }
 80004f8:	bf00      	nop
 80004fa:	f7ff fe9f 	bl	800023c <LL_RCC_MSI_IsReady>
 80004fe:	4603      	mov	r3, r0
 8000500:	2b01      	cmp	r3, #1
 8000502:	d1fa      	bne.n	80004fa <SystemClock_Config_MSI_4M+0xa>

	/* Set MSI range to 4 MHz */
	LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); /* 4 MHz */
 8000504:	2060      	movs	r0, #96	@ 0x60
 8000506:	f7ff feab 	bl	8000260 <LL_RCC_MSI_SetRange>

	/* Flash latency for low frequency -> lowest latency */
	LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 800050a:	2000      	movs	r0, #0
 800050c:	f7ff ffa2 	bl	8000454 <LL_FLASH_SetLatency>

	/* Switch system clock to MSI */
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000510:	2000      	movs	r0, #0
 8000512:	f7ff fedb 	bl	80002cc <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_MSI);
 8000516:	2000      	movs	r0, #0
 8000518:	f7ff feb6 	bl	8000288 <LL_RCC_SetSysClkSource>
	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_MSI) { }
 800051c:	bf00      	nop
 800051e:	f7ff fec7 	bl	80002b0 <LL_RCC_GetSysClkSource>
 8000522:	4603      	mov	r3, r0
 8000524:	2b00      	cmp	r3, #0
 8000526:	d1fa      	bne.n	800051e <SystemClock_Config_MSI_4M+0x2e>

	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000528:	2000      	movs	r0, #0
 800052a:	f7ff fee3 	bl	80002f4 <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 800052e:	2000      	movs	r0, #0
 8000530:	f7ff fef4 	bl	800031c <LL_RCC_SetAPB2Prescaler>

	LL_SetSystemCoreClock(4000000);
 8000534:	4802      	ldr	r0, [pc, #8]	@ (8000540 <SystemClock_Config_MSI_4M+0x50>)
 8000536:	f002 f8bd 	bl	80026b4 <LL_SetSystemCoreClock>
}
 800053a:	bf00      	nop
 800053c:	bd80      	pop	{r7, pc}
 800053e:	bf00      	nop
 8000540:	003d0900 	.word	0x003d0900

08000544 <SystemClock_Config_MSI_24M>:


/* Configure system clock to MSI = 24 MHz and switch SYSCLK to MSI */
void SystemClock_Config_MSI_24M(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	af00      	add	r7, sp, #0
	/* Enable MSI */
	LL_RCC_MSI_Enable();
 8000548:	f7ff fe68 	bl	800021c <LL_RCC_MSI_Enable>
	while (LL_RCC_MSI_IsReady() != 1) { }
 800054c:	bf00      	nop
 800054e:	f7ff fe75 	bl	800023c <LL_RCC_MSI_IsReady>
 8000552:	4603      	mov	r3, r0
 8000554:	2b01      	cmp	r3, #1
 8000556:	d1fa      	bne.n	800054e <SystemClock_Config_MSI_24M+0xa>

	/* Set MSI range to 24 MHz */
	LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_9); /* 24 MHz */
 8000558:	2090      	movs	r0, #144	@ 0x90
 800055a:	f7ff fe81 	bl	8000260 <LL_RCC_MSI_SetRange>

	/* Flash latency: use 1 wait-state for 24 MHz (safe default) */
	LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);
 800055e:	2001      	movs	r0, #1
 8000560:	f7ff ff78 	bl	8000454 <LL_FLASH_SetLatency>

	/* Switch system clock to MSI */
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000564:	2000      	movs	r0, #0
 8000566:	f7ff feb1 	bl	80002cc <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_MSI);
 800056a:	2000      	movs	r0, #0
 800056c:	f7ff fe8c 	bl	8000288 <LL_RCC_SetSysClkSource>
	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_MSI) { }
 8000570:	bf00      	nop
 8000572:	f7ff fe9d 	bl	80002b0 <LL_RCC_GetSysClkSource>
 8000576:	4603      	mov	r3, r0
 8000578:	2b00      	cmp	r3, #0
 800057a:	d1fa      	bne.n	8000572 <SystemClock_Config_MSI_24M+0x2e>

	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 800057c:	2000      	movs	r0, #0
 800057e:	f7ff feb9 	bl	80002f4 <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000582:	2000      	movs	r0, #0
 8000584:	f7ff feca 	bl	800031c <LL_RCC_SetAPB2Prescaler>

	LL_SetSystemCoreClock(24000000);
 8000588:	4802      	ldr	r0, [pc, #8]	@ (8000594 <SystemClock_Config_MSI_24M+0x50>)
 800058a:	f002 f893 	bl	80026b4 <LL_SetSystemCoreClock>
}
 800058e:	bf00      	nop
 8000590:	bd80      	pop	{r7, pc}
 8000592:	bf00      	nop
 8000594:	016e3600 	.word	0x016e3600

08000598 <SystemClock_Enable_PLL_80M>:

/* Enable/configure PLL to produce 80 MHz and switch SYSCLK to PLL output.
 * This function configures PLL with MSI as source (MSI must be enabled and set to 4 MHz).
 */
void SystemClock_Enable_PLL_80M(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	af00      	add	r7, sp, #0
	/* Ensure MSI is enabled and set to 4 MHz (PLLVCO input must be in valid range) */
	LL_RCC_MSI_Enable();
 800059c:	f7ff fe3e 	bl	800021c <LL_RCC_MSI_Enable>
	while (LL_RCC_MSI_IsReady() != 1) { }
 80005a0:	bf00      	nop
 80005a2:	f7ff fe4b 	bl	800023c <LL_RCC_MSI_IsReady>
 80005a6:	4603      	mov	r3, r0
 80005a8:	2b01      	cmp	r3, #1
 80005aa:	d1fa      	bne.n	80005a2 <SystemClock_Enable_PLL_80M+0xa>
	LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); /* 4 MHz */
 80005ac:	2060      	movs	r0, #96	@ 0x60
 80005ae:	f7ff fe57 	bl	8000260 <LL_RCC_MSI_SetRange>

	/* Flash latency and regulator for 80 MHz */
	LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);
 80005b2:	2004      	movs	r0, #4
 80005b4:	f7ff ff4e 	bl	8000454 <LL_FLASH_SetLatency>
	LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 80005b8:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80005bc:	f7ff ff36 	bl	800042c <LL_PWR_SetRegulVoltageScaling>

	/* Configure PLL: (MSI / PLLM) * PLLN / PLLR = 80MHz
	 * With MSI=4MHz, PLLM=1, PLLN=40, PLLR=2 -> 4/1*40/2 = 80MHz
	 */
	LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2);
 80005c0:	2300      	movs	r3, #0
 80005c2:	2228      	movs	r2, #40	@ 0x28
 80005c4:	2100      	movs	r1, #0
 80005c6:	2001      	movs	r0, #1
 80005c8:	f7ff fef0 	bl	80003ac <LL_RCC_PLL_ConfigDomain_SYS>
	LL_RCC_PLL_Enable();
 80005cc:	f7ff feba 	bl	8000344 <LL_RCC_PLL_Enable>
	LL_RCC_PLL_EnableDomain_SYS();
 80005d0:	f7ff ff0c 	bl	80003ec <LL_RCC_PLL_EnableDomain_SYS>
	while (LL_RCC_PLL_IsReady() != 1) { }
 80005d4:	bf00      	nop
 80005d6:	f7ff fed5 	bl	8000384 <LL_RCC_PLL_IsReady>
 80005da:	4603      	mov	r3, r0
 80005dc:	2b01      	cmp	r3, #1
 80005de:	d1fa      	bne.n	80005d6 <SystemClock_Enable_PLL_80M+0x3e>

	/* Switch system clock to PLL */
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80005e0:	2000      	movs	r0, #0
 80005e2:	f7ff fe73 	bl	80002cc <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80005e6:	2003      	movs	r0, #3
 80005e8:	f7ff fe4e 	bl	8000288 <LL_RCC_SetSysClkSource>
	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) { }
 80005ec:	bf00      	nop
 80005ee:	f7ff fe5f 	bl	80002b0 <LL_RCC_GetSysClkSource>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b0c      	cmp	r3, #12
 80005f6:	d1fa      	bne.n	80005ee <SystemClock_Enable_PLL_80M+0x56>

	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 80005f8:	2000      	movs	r0, #0
 80005fa:	f7ff fe7b 	bl	80002f4 <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 80005fe:	2000      	movs	r0, #0
 8000600:	f7ff fe8c 	bl	800031c <LL_RCC_SetAPB2Prescaler>

	LL_SetSystemCoreClock(80000000);
 8000604:	4802      	ldr	r0, [pc, #8]	@ (8000610 <SystemClock_Enable_PLL_80M+0x78>)
 8000606:	f002 f855 	bl	80026b4 <LL_SetSystemCoreClock>
}
 800060a:	bf00      	nop
 800060c:	bd80      	pop	{r7, pc}
 800060e:	bf00      	nop
 8000610:	04c4b400 	.word	0x04c4b400

08000614 <SystemClock_Disable_PLL>:


/* Switch system clock to MSI (4 MHz) and disable PLL to save power. */
void SystemClock_Disable_PLL(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0
	/* Ensure MSI is enabled and set to 4 MHz */
	LL_RCC_MSI_Enable();
 8000618:	f7ff fe00 	bl	800021c <LL_RCC_MSI_Enable>
	while (LL_RCC_MSI_IsReady() != 1) { }
 800061c:	bf00      	nop
 800061e:	f7ff fe0d 	bl	800023c <LL_RCC_MSI_IsReady>
 8000622:	4603      	mov	r3, r0
 8000624:	2b01      	cmp	r3, #1
 8000626:	d1fa      	bne.n	800061e <SystemClock_Disable_PLL+0xa>
	LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); /* 4 MHz */
 8000628:	2060      	movs	r0, #96	@ 0x60
 800062a:	f7ff fe19 	bl	8000260 <LL_RCC_MSI_SetRange>

	/* Switch system clock to MSI before disabling PLL */
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_MSI);
 800062e:	2000      	movs	r0, #0
 8000630:	f7ff fe2a 	bl	8000288 <LL_RCC_SetSysClkSource>
	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_MSI) { }
 8000634:	bf00      	nop
 8000636:	f7ff fe3b 	bl	80002b0 <LL_RCC_GetSysClkSource>
 800063a:	4603      	mov	r3, r0
 800063c:	2b00      	cmp	r3, #0
 800063e:	d1fa      	bne.n	8000636 <SystemClock_Disable_PLL+0x22>

	/* Disable PLL domain and PLL itself */
	LL_RCC_PLL_DisableDomain_SYS();
 8000640:	f7ff fee4 	bl	800040c <LL_RCC_PLL_DisableDomain_SYS>
	LL_RCC_PLL_Disable();
 8000644:	f7ff fe8e 	bl	8000364 <LL_RCC_PLL_Disable>
	while (LL_RCC_PLL_IsReady() == 1) { }
 8000648:	bf00      	nop
 800064a:	f7ff fe9b 	bl	8000384 <LL_RCC_PLL_IsReady>
 800064e:	4603      	mov	r3, r0
 8000650:	2b01      	cmp	r3, #1
 8000652:	d0fa      	beq.n	800064a <SystemClock_Disable_PLL+0x36>

	/* Restore low flash latency for MSI 4MHz */
	LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 8000654:	2000      	movs	r0, #0
 8000656:	f7ff fefd 	bl	8000454 <LL_FLASH_SetLatency>

	LL_SetSystemCoreClock(4000000);
 800065a:	4802      	ldr	r0, [pc, #8]	@ (8000664 <SystemClock_Disable_PLL+0x50>)
 800065c:	f002 f82a 	bl	80026b4 <LL_SetSystemCoreClock>
}
 8000660:	bf00      	nop
 8000662:	bd80      	pop	{r7, pc}
 8000664:	003d0900 	.word	0x003d0900

08000668 <mySystick>:


// config systick avec interrupt. L'argument periode_en_ticks indique la période de débordement
//du Systick, donnée en nombre de périodes du buc clock.
void mySystick( unsigned int periode_en_ticks )
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b082      	sub	sp, #8
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
	// periode
	SysTick->LOAD  = periode_en_ticks - 1;
 8000670:	4a0c      	ldr	r2, [pc, #48]	@ (80006a4 <mySystick+0x3c>)
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	3b01      	subs	r3, #1
 8000676:	6053      	str	r3, [r2, #4]

	// priorite
	NVIC_SetPriority( SysTick_IRQn, 7 );
 8000678:	2107      	movs	r1, #7
 800067a:	f04f 30ff 	mov.w	r0, #4294967295
 800067e:	f7ff fda3 	bl	80001c8 <__NVIC_SetPriority>
	// init counter
	SysTick->VAL = 0;
 8000682:	4b08      	ldr	r3, [pc, #32]	@ (80006a4 <mySystick+0x3c>)
 8000684:	2200      	movs	r2, #0
 8000686:	609a      	str	r2, [r3, #8]
	// prescale (0 ===> %8)
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk;
 8000688:	4b06      	ldr	r3, [pc, #24]	@ (80006a4 <mySystick+0x3c>)
 800068a:	2204      	movs	r2, #4
 800068c:	601a      	str	r2, [r3, #0]
	// enable timer, enable interrupt
	SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk;
 800068e:	4b05      	ldr	r3, [pc, #20]	@ (80006a4 <mySystick+0x3c>)
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	4a04      	ldr	r2, [pc, #16]	@ (80006a4 <mySystick+0x3c>)
 8000694:	f043 0303 	orr.w	r3, r3, #3
 8000698:	6013      	str	r3, [r2, #0]
}
 800069a:	bf00      	nop
 800069c:	3708      	adds	r7, #8
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	e000e010 	.word	0xe000e010

080006a8 <__NVIC_GetPriorityGrouping>:
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006ac:	4b04      	ldr	r3, [pc, #16]	@ (80006c0 <__NVIC_GetPriorityGrouping+0x18>)
 80006ae:	68db      	ldr	r3, [r3, #12]
 80006b0:	0a1b      	lsrs	r3, r3, #8
 80006b2:	f003 0307 	and.w	r3, r3, #7
}
 80006b6:	4618      	mov	r0, r3
 80006b8:	46bd      	mov	sp, r7
 80006ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006be:	4770      	bx	lr
 80006c0:	e000ed00 	.word	0xe000ed00

080006c4 <__NVIC_EnableIRQ>:
{
 80006c4:	b480      	push	{r7}
 80006c6:	b083      	sub	sp, #12
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	4603      	mov	r3, r0
 80006cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	db0b      	blt.n	80006ee <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006d6:	79fb      	ldrb	r3, [r7, #7]
 80006d8:	f003 021f 	and.w	r2, r3, #31
 80006dc:	4907      	ldr	r1, [pc, #28]	@ (80006fc <__NVIC_EnableIRQ+0x38>)
 80006de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006e2:	095b      	lsrs	r3, r3, #5
 80006e4:	2001      	movs	r0, #1
 80006e6:	fa00 f202 	lsl.w	r2, r0, r2
 80006ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80006ee:	bf00      	nop
 80006f0:	370c      	adds	r7, #12
 80006f2:	46bd      	mov	sp, r7
 80006f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f8:	4770      	bx	lr
 80006fa:	bf00      	nop
 80006fc:	e000e100 	.word	0xe000e100

08000700 <__NVIC_SetPriority>:
{
 8000700:	b480      	push	{r7}
 8000702:	b083      	sub	sp, #12
 8000704:	af00      	add	r7, sp, #0
 8000706:	4603      	mov	r3, r0
 8000708:	6039      	str	r1, [r7, #0]
 800070a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800070c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000710:	2b00      	cmp	r3, #0
 8000712:	db0a      	blt.n	800072a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000714:	683b      	ldr	r3, [r7, #0]
 8000716:	b2da      	uxtb	r2, r3
 8000718:	490c      	ldr	r1, [pc, #48]	@ (800074c <__NVIC_SetPriority+0x4c>)
 800071a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800071e:	0112      	lsls	r2, r2, #4
 8000720:	b2d2      	uxtb	r2, r2
 8000722:	440b      	add	r3, r1
 8000724:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000728:	e00a      	b.n	8000740 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800072a:	683b      	ldr	r3, [r7, #0]
 800072c:	b2da      	uxtb	r2, r3
 800072e:	4908      	ldr	r1, [pc, #32]	@ (8000750 <__NVIC_SetPriority+0x50>)
 8000730:	79fb      	ldrb	r3, [r7, #7]
 8000732:	f003 030f 	and.w	r3, r3, #15
 8000736:	3b04      	subs	r3, #4
 8000738:	0112      	lsls	r2, r2, #4
 800073a:	b2d2      	uxtb	r2, r2
 800073c:	440b      	add	r3, r1
 800073e:	761a      	strb	r2, [r3, #24]
}
 8000740:	bf00      	nop
 8000742:	370c      	adds	r7, #12
 8000744:	46bd      	mov	sp, r7
 8000746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074a:	4770      	bx	lr
 800074c:	e000e100 	.word	0xe000e100
 8000750:	e000ed00 	.word	0xe000ed00

08000754 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000754:	b480      	push	{r7}
 8000756:	b089      	sub	sp, #36	@ 0x24
 8000758:	af00      	add	r7, sp, #0
 800075a:	60f8      	str	r0, [r7, #12]
 800075c:	60b9      	str	r1, [r7, #8]
 800075e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000760:	68fb      	ldr	r3, [r7, #12]
 8000762:	f003 0307 	and.w	r3, r3, #7
 8000766:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000768:	69fb      	ldr	r3, [r7, #28]
 800076a:	f1c3 0307 	rsb	r3, r3, #7
 800076e:	2b04      	cmp	r3, #4
 8000770:	bf28      	it	cs
 8000772:	2304      	movcs	r3, #4
 8000774:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000776:	69fb      	ldr	r3, [r7, #28]
 8000778:	3304      	adds	r3, #4
 800077a:	2b06      	cmp	r3, #6
 800077c:	d902      	bls.n	8000784 <NVIC_EncodePriority+0x30>
 800077e:	69fb      	ldr	r3, [r7, #28]
 8000780:	3b03      	subs	r3, #3
 8000782:	e000      	b.n	8000786 <NVIC_EncodePriority+0x32>
 8000784:	2300      	movs	r3, #0
 8000786:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000788:	f04f 32ff 	mov.w	r2, #4294967295
 800078c:	69bb      	ldr	r3, [r7, #24]
 800078e:	fa02 f303 	lsl.w	r3, r2, r3
 8000792:	43da      	mvns	r2, r3
 8000794:	68bb      	ldr	r3, [r7, #8]
 8000796:	401a      	ands	r2, r3
 8000798:	697b      	ldr	r3, [r7, #20]
 800079a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800079c:	f04f 31ff 	mov.w	r1, #4294967295
 80007a0:	697b      	ldr	r3, [r7, #20]
 80007a2:	fa01 f303 	lsl.w	r3, r1, r3
 80007a6:	43d9      	mvns	r1, r3
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007ac:	4313      	orrs	r3, r2
         );
}
 80007ae:	4618      	mov	r0, r3
 80007b0:	3724      	adds	r7, #36	@ 0x24
 80007b2:	46bd      	mov	sp, r7
 80007b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b8:	4770      	bx	lr
	...

080007bc <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80007bc:	b480      	push	{r7}
 80007be:	b085      	sub	sp, #20
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80007c4:	4b08      	ldr	r3, [pc, #32]	@ (80007e8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80007c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80007c8:	4907      	ldr	r1, [pc, #28]	@ (80007e8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	4313      	orrs	r3, r2
 80007ce:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80007d0:	4b05      	ldr	r3, [pc, #20]	@ (80007e8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80007d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	4013      	ands	r3, r2
 80007d8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80007da:	68fb      	ldr	r3, [r7, #12]
}
 80007dc:	bf00      	nop
 80007de:	3714      	adds	r7, #20
 80007e0:	46bd      	mov	sp, r7
 80007e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e6:	4770      	bx	lr
 80007e8:	40021000 	.word	0x40021000

080007ec <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80007ec:	b480      	push	{r7}
 80007ee:	b08b      	sub	sp, #44	@ 0x2c
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	60f8      	str	r0, [r7, #12]
 80007f4:	60b9      	str	r1, [r7, #8]
 80007f6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80007f8:	68fb      	ldr	r3, [r7, #12]
 80007fa:	681a      	ldr	r2, [r3, #0]
 80007fc:	68bb      	ldr	r3, [r7, #8]
 80007fe:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000800:	697b      	ldr	r3, [r7, #20]
 8000802:	fa93 f3a3 	rbit	r3, r3
 8000806:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000808:	693b      	ldr	r3, [r7, #16]
 800080a:	61bb      	str	r3, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800080c:	69bb      	ldr	r3, [r7, #24]
 800080e:	2b00      	cmp	r3, #0
 8000810:	d101      	bne.n	8000816 <LL_GPIO_SetPinMode+0x2a>
  {
    return 32U;
 8000812:	2320      	movs	r3, #32
 8000814:	e003      	b.n	800081e <LL_GPIO_SetPinMode+0x32>
  }
  return __builtin_clz(value);
 8000816:	69bb      	ldr	r3, [r7, #24]
 8000818:	fab3 f383 	clz	r3, r3
 800081c:	b2db      	uxtb	r3, r3
 800081e:	005b      	lsls	r3, r3, #1
 8000820:	2103      	movs	r1, #3
 8000822:	fa01 f303 	lsl.w	r3, r1, r3
 8000826:	43db      	mvns	r3, r3
 8000828:	401a      	ands	r2, r3
 800082a:	68bb      	ldr	r3, [r7, #8]
 800082c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800082e:	6a3b      	ldr	r3, [r7, #32]
 8000830:	fa93 f3a3 	rbit	r3, r3
 8000834:	61fb      	str	r3, [r7, #28]
  return result;
 8000836:	69fb      	ldr	r3, [r7, #28]
 8000838:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800083a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800083c:	2b00      	cmp	r3, #0
 800083e:	d101      	bne.n	8000844 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8000840:	2320      	movs	r3, #32
 8000842:	e003      	b.n	800084c <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8000844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000846:	fab3 f383 	clz	r3, r3
 800084a:	b2db      	uxtb	r3, r3
 800084c:	005b      	lsls	r3, r3, #1
 800084e:	6879      	ldr	r1, [r7, #4]
 8000850:	fa01 f303 	lsl.w	r3, r1, r3
 8000854:	431a      	orrs	r2, r3
 8000856:	68fb      	ldr	r3, [r7, #12]
 8000858:	601a      	str	r2, [r3, #0]
}
 800085a:	bf00      	nop
 800085c:	372c      	adds	r7, #44	@ 0x2c
 800085e:	46bd      	mov	sp, r7
 8000860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000864:	4770      	bx	lr

08000866 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000866:	b480      	push	{r7}
 8000868:	b08b      	sub	sp, #44	@ 0x2c
 800086a:	af00      	add	r7, sp, #0
 800086c:	60f8      	str	r0, [r7, #12]
 800086e:	60b9      	str	r1, [r7, #8]
 8000870:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000872:	68fb      	ldr	r3, [r7, #12]
 8000874:	68da      	ldr	r2, [r3, #12]
 8000876:	68bb      	ldr	r3, [r7, #8]
 8000878:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800087a:	697b      	ldr	r3, [r7, #20]
 800087c:	fa93 f3a3 	rbit	r3, r3
 8000880:	613b      	str	r3, [r7, #16]
  return result;
 8000882:	693b      	ldr	r3, [r7, #16]
 8000884:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000886:	69bb      	ldr	r3, [r7, #24]
 8000888:	2b00      	cmp	r3, #0
 800088a:	d101      	bne.n	8000890 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800088c:	2320      	movs	r3, #32
 800088e:	e003      	b.n	8000898 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8000890:	69bb      	ldr	r3, [r7, #24]
 8000892:	fab3 f383 	clz	r3, r3
 8000896:	b2db      	uxtb	r3, r3
 8000898:	005b      	lsls	r3, r3, #1
 800089a:	2103      	movs	r1, #3
 800089c:	fa01 f303 	lsl.w	r3, r1, r3
 80008a0:	43db      	mvns	r3, r3
 80008a2:	401a      	ands	r2, r3
 80008a4:	68bb      	ldr	r3, [r7, #8]
 80008a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80008a8:	6a3b      	ldr	r3, [r7, #32]
 80008aa:	fa93 f3a3 	rbit	r3, r3
 80008ae:	61fb      	str	r3, [r7, #28]
  return result;
 80008b0:	69fb      	ldr	r3, [r7, #28]
 80008b2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80008b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d101      	bne.n	80008be <LL_GPIO_SetPinPull+0x58>
    return 32U;
 80008ba:	2320      	movs	r3, #32
 80008bc:	e003      	b.n	80008c6 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 80008be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008c0:	fab3 f383 	clz	r3, r3
 80008c4:	b2db      	uxtb	r3, r3
 80008c6:	005b      	lsls	r3, r3, #1
 80008c8:	6879      	ldr	r1, [r7, #4]
 80008ca:	fa01 f303 	lsl.w	r3, r1, r3
 80008ce:	431a      	orrs	r2, r3
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	60da      	str	r2, [r3, #12]
}
 80008d4:	bf00      	nop
 80008d6:	372c      	adds	r7, #44	@ 0x2c
 80008d8:	46bd      	mov	sp, r7
 80008da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008de:	4770      	bx	lr

080008e0 <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
 80008e8:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	691a      	ldr	r2, [r3, #16]
 80008ee:	683b      	ldr	r3, [r7, #0]
 80008f0:	4013      	ands	r3, r2
 80008f2:	683a      	ldr	r2, [r7, #0]
 80008f4:	429a      	cmp	r2, r3
 80008f6:	d101      	bne.n	80008fc <LL_GPIO_IsInputPinSet+0x1c>
 80008f8:	2301      	movs	r3, #1
 80008fa:	e000      	b.n	80008fe <LL_GPIO_IsInputPinSet+0x1e>
 80008fc:	2300      	movs	r3, #0
}
 80008fe:	4618      	mov	r0, r3
 8000900:	370c      	adds	r7, #12
 8000902:	46bd      	mov	sp, r7
 8000904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000908:	4770      	bx	lr

0800090a <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800090a:	b480      	push	{r7}
 800090c:	b083      	sub	sp, #12
 800090e:	af00      	add	r7, sp, #0
 8000910:	6078      	str	r0, [r7, #4]
 8000912:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	683a      	ldr	r2, [r7, #0]
 8000918:	619a      	str	r2, [r3, #24]
}
 800091a:	bf00      	nop
 800091c:	370c      	adds	r7, #12
 800091e:	46bd      	mov	sp, r7
 8000920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000924:	4770      	bx	lr

08000926 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000926:	b480      	push	{r7}
 8000928:	b083      	sub	sp, #12
 800092a:	af00      	add	r7, sp, #0
 800092c:	6078      	str	r0, [r7, #4]
 800092e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	683a      	ldr	r2, [r7, #0]
 8000934:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000936:	bf00      	nop
 8000938:	370c      	adds	r7, #12
 800093a:	46bd      	mov	sp, r7
 800093c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000940:	4770      	bx	lr
	...

08000944 <LL_SYSCFG_SetEXTISource>:
{
 8000944:	b480      	push	{r7}
 8000946:	b087      	sub	sp, #28
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
 800094c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 800094e:	4a17      	ldr	r2, [pc, #92]	@ (80009ac <LL_SYSCFG_SetEXTISource+0x68>)
 8000950:	683b      	ldr	r3, [r7, #0]
 8000952:	b2db      	uxtb	r3, r3
 8000954:	3302      	adds	r3, #2
 8000956:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800095a:	683b      	ldr	r3, [r7, #0]
 800095c:	0c1b      	lsrs	r3, r3, #16
 800095e:	43db      	mvns	r3, r3
 8000960:	ea02 0103 	and.w	r1, r2, r3
 8000964:	683b      	ldr	r3, [r7, #0]
 8000966:	0c1b      	lsrs	r3, r3, #16
 8000968:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800096a:	693b      	ldr	r3, [r7, #16]
 800096c:	fa93 f3a3 	rbit	r3, r3
 8000970:	60fb      	str	r3, [r7, #12]
  return result;
 8000972:	68fb      	ldr	r3, [r7, #12]
 8000974:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8000976:	697b      	ldr	r3, [r7, #20]
 8000978:	2b00      	cmp	r3, #0
 800097a:	d101      	bne.n	8000980 <LL_SYSCFG_SetEXTISource+0x3c>
    return 32U;
 800097c:	2320      	movs	r3, #32
 800097e:	e003      	b.n	8000988 <LL_SYSCFG_SetEXTISource+0x44>
  return __builtin_clz(value);
 8000980:	697b      	ldr	r3, [r7, #20]
 8000982:	fab3 f383 	clz	r3, r3
 8000986:	b2db      	uxtb	r3, r3
 8000988:	461a      	mov	r2, r3
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	fa03 f202 	lsl.w	r2, r3, r2
 8000990:	4806      	ldr	r0, [pc, #24]	@ (80009ac <LL_SYSCFG_SetEXTISource+0x68>)
 8000992:	683b      	ldr	r3, [r7, #0]
 8000994:	b2db      	uxtb	r3, r3
 8000996:	430a      	orrs	r2, r1
 8000998:	3302      	adds	r3, #2
 800099a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800099e:	bf00      	nop
 80009a0:	371c      	adds	r7, #28
 80009a2:	46bd      	mov	sp, r7
 80009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a8:	4770      	bx	lr
 80009aa:	bf00      	nop
 80009ac:	40010000 	.word	0x40010000

080009b0 <GPIO_init>:
//#include "options.h"
#include "gpio.h"


void GPIO_init(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b08a      	sub	sp, #40	@ 0x28
 80009b4:	af00      	add	r7, sp, #0
	  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 80009b6:	f107 031c 	add.w	r3, r7, #28
 80009ba:	2200      	movs	r2, #0
 80009bc:	601a      	str	r2, [r3, #0]
 80009be:	605a      	str	r2, [r3, #4]
 80009c0:	609a      	str	r2, [r3, #8]
	  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009c2:	1d3b      	adds	r3, r7, #4
 80009c4:	2200      	movs	r2, #0
 80009c6:	601a      	str	r2, [r3, #0]
 80009c8:	605a      	str	r2, [r3, #4]
 80009ca:	609a      	str	r2, [r3, #8]
 80009cc:	60da      	str	r2, [r3, #12]
 80009ce:	611a      	str	r2, [r3, #16]
 80009d0:	615a      	str	r2, [r3, #20]

	  /* GPIO Ports Clock Enable */
	  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 80009d2:	2004      	movs	r0, #4
 80009d4:	f7ff fef2 	bl	80007bc <LL_AHB2_GRP1_EnableClock>
	  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80009d8:	2001      	movs	r0, #1
 80009da:	f7ff feef 	bl	80007bc <LL_AHB2_GRP1_EnableClock>
	  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80009de:	2002      	movs	r0, #2
 80009e0:	f7ff feec 	bl	80007bc <LL_AHB2_GRP1_EnableClock>

	  /**/
	  LL_GPIO_ResetOutputPin(GPIOA, nRF_CSN_Pin|nRF_CE_Pin);
 80009e4:	f44f 7188 	mov.w	r1, #272	@ 0x110
 80009e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009ec:	f7ff ff9b 	bl	8000926 <LL_GPIO_ResetOutputPin>

	  /**/
	  LL_GPIO_ResetOutputPin(User_LED_GPIO_Port, User_LED_Pin);
 80009f0:	2120      	movs	r1, #32
 80009f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009f6:	f7ff ff96 	bl	8000926 <LL_GPIO_ResetOutputPin>

	  /**/
	  LL_GPIO_ResetOutputPin(Clock_Monitor_GPIO_Port, Clock_Monitor_Pin);
 80009fa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80009fe:	483a      	ldr	r0, [pc, #232]	@ (8000ae8 <GPIO_init+0x138>)
 8000a00:	f7ff ff91 	bl	8000926 <LL_GPIO_ResetOutputPin>

	  /**/
	  GPIO_InitStruct.Pin = User_Button_Pin;
 8000a04:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a08:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(User_Button_GPIO_Port, &GPIO_InitStruct);
 8000a12:	1d3b      	adds	r3, r7, #4
 8000a14:	4619      	mov	r1, r3
 8000a16:	4834      	ldr	r0, [pc, #208]	@ (8000ae8 <GPIO_init+0x138>)
 8000a18:	f001 f8b9 	bl	8001b8e <LL_GPIO_Init>

	  /**/
	  GPIO_InitStruct.Pin = nRF_CSN_Pin|nRF_CE_Pin;
 8000a1c:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000a20:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000a22:	2301      	movs	r3, #1
 8000a24:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000a26:	2300      	movs	r3, #0
 8000a28:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a32:	1d3b      	adds	r3, r7, #4
 8000a34:	4619      	mov	r1, r3
 8000a36:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a3a:	f001 f8a8 	bl	8001b8e <LL_GPIO_Init>

	  /**/
	  GPIO_InitStruct.Pin = User_LED_Pin;
 8000a3e:	2320      	movs	r3, #32
 8000a40:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000a42:	2301      	movs	r3, #1
 8000a44:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000a46:	2300      	movs	r3, #0
 8000a48:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(User_LED_GPIO_Port, &GPIO_InitStruct);
 8000a52:	1d3b      	adds	r3, r7, #4
 8000a54:	4619      	mov	r1, r3
 8000a56:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a5a:	f001 f898 	bl	8001b8e <LL_GPIO_Init>

	  /**/
	  GPIO_InitStruct.Pin = Clock_Monitor_Pin;
 8000a5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a62:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000a64:	2301      	movs	r3, #1
 8000a66:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000a70:	2300      	movs	r3, #0
 8000a72:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(Clock_Monitor_GPIO_Port, &GPIO_InitStruct);
 8000a74:	1d3b      	adds	r3, r7, #4
 8000a76:	4619      	mov	r1, r3
 8000a78:	481b      	ldr	r0, [pc, #108]	@ (8000ae8 <GPIO_init+0x138>)
 8000a7a:	f001 f888 	bl	8001b8e <LL_GPIO_Init>

	  /**/
	  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE0);
 8000a7e:	f44f 2170 	mov.w	r1, #983040	@ 0xf0000
 8000a82:	2001      	movs	r0, #1
 8000a84:	f7ff ff5e 	bl	8000944 <LL_SYSCFG_SetEXTISource>

	  /**/
	  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 8000a88:	2301      	movs	r3, #1
 8000a8a:	61fb      	str	r3, [r7, #28]
	  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	623b      	str	r3, [r7, #32]
	  EXTI_InitStruct.LineCommand = ENABLE;
 8000a90:	2301      	movs	r3, #1
 8000a92:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000a96:	2300      	movs	r3, #0
 8000a98:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8000a9c:	2302      	movs	r3, #2
 8000a9e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	  LL_EXTI_Init(&EXTI_InitStruct);
 8000aa2:	f107 031c 	add.w	r3, r7, #28
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f000 fe32 	bl	8001710 <LL_EXTI_Init>

	  /**/
	  LL_GPIO_SetPinPull(nRF_IRQ_GPIO_Port, nRF_IRQ_Pin, LL_GPIO_PULL_UP);
 8000aac:	2201      	movs	r2, #1
 8000aae:	2101      	movs	r1, #1
 8000ab0:	480e      	ldr	r0, [pc, #56]	@ (8000aec <GPIO_init+0x13c>)
 8000ab2:	f7ff fed8 	bl	8000866 <LL_GPIO_SetPinPull>

	  /**/
	  LL_GPIO_SetPinMode(nRF_IRQ_GPIO_Port, nRF_IRQ_Pin, LL_GPIO_MODE_INPUT);
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	2101      	movs	r1, #1
 8000aba:	480c      	ldr	r0, [pc, #48]	@ (8000aec <GPIO_init+0x13c>)
 8000abc:	f7ff fe96 	bl	80007ec <LL_GPIO_SetPinMode>

	  /* EXTI interrupt init*/
	  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000ac0:	f7ff fdf2 	bl	80006a8 <__NVIC_GetPriorityGrouping>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	2100      	movs	r1, #0
 8000aca:	4618      	mov	r0, r3
 8000acc:	f7ff fe42 	bl	8000754 <NVIC_EncodePriority>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	4619      	mov	r1, r3
 8000ad4:	2006      	movs	r0, #6
 8000ad6:	f7ff fe13 	bl	8000700 <__NVIC_SetPriority>
	  NVIC_EnableIRQ(EXTI0_IRQn);
 8000ada:	2006      	movs	r0, #6
 8000adc:	f7ff fdf2 	bl	80006c4 <__NVIC_EnableIRQ>
}
 8000ae0:	bf00      	nop
 8000ae2:	3728      	adds	r7, #40	@ 0x28
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	48000800 	.word	0x48000800
 8000aec:	48000400 	.word	0x48000400

08000af0 <LED_GREEN>:
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
	  LL_GPIO_Init(User_LED_GPIO_Port, &GPIO_InitStruct);
}

void LED_GREEN( int val )
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
	if	( val )
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d005      	beq.n	8000b0a <LED_GREEN+0x1a>
		LL_GPIO_SetOutputPin(User_LED_GPIO_Port, User_LED_Pin);
 8000afe:	2120      	movs	r1, #32
 8000b00:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b04:	f7ff ff01 	bl	800090a <LL_GPIO_SetOutputPin>
	else	LL_GPIO_ResetOutputPin(User_LED_GPIO_Port, User_LED_Pin);
}
 8000b08:	e004      	b.n	8000b14 <LED_GREEN+0x24>
	else	LL_GPIO_ResetOutputPin(User_LED_GPIO_Port, User_LED_Pin);
 8000b0a:	2120      	movs	r1, #32
 8000b0c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b10:	f7ff ff09 	bl	8000926 <LL_GPIO_ResetOutputPin>
}
 8000b14:	bf00      	nop
 8000b16:	3708      	adds	r7, #8
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}

08000b1c <PWM_STATE>:

void PWM_STATE( int val )
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
	if	( val )
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d005      	beq.n	8000b36 <PWM_STATE+0x1a>
		LL_GPIO_SetOutputPin(Clock_Monitor_GPIO_Port, Clock_Monitor_Pin);
 8000b2a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000b2e:	4806      	ldr	r0, [pc, #24]	@ (8000b48 <PWM_STATE+0x2c>)
 8000b30:	f7ff feeb 	bl	800090a <LL_GPIO_SetOutputPin>
	else	LL_GPIO_ResetOutputPin(Clock_Monitor_GPIO_Port, Clock_Monitor_Pin);
}
 8000b34:	e004      	b.n	8000b40 <PWM_STATE+0x24>
	else	LL_GPIO_ResetOutputPin(Clock_Monitor_GPIO_Port, Clock_Monitor_Pin);
 8000b36:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000b3a:	4803      	ldr	r0, [pc, #12]	@ (8000b48 <PWM_STATE+0x2c>)
 8000b3c:	f7ff fef3 	bl	8000926 <LL_GPIO_ResetOutputPin>
}
 8000b40:	bf00      	nop
 8000b42:	3708      	adds	r7, #8
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	48000800 	.word	0x48000800

08000b4c <BLUE_BUTTON>:

int BLUE_BUTTON()
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
	return ( !LL_GPIO_IsInputPinSet(User_Button_GPIO_Port, User_Button_Pin) );
 8000b50:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b54:	4805      	ldr	r0, [pc, #20]	@ (8000b6c <BLUE_BUTTON+0x20>)
 8000b56:	f7ff fec3 	bl	80008e0 <LL_GPIO_IsInputPinSet>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	bf0c      	ite	eq
 8000b60:	2301      	moveq	r3, #1
 8000b62:	2300      	movne	r3, #0
 8000b64:	b2db      	uxtb	r3, r3
}
 8000b66:	4618      	mov	r0, r3
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	48000800 	.word	0x48000800

08000b70 <__NVIC_SetPriorityGrouping>:
{
 8000b70:	b480      	push	{r7}
 8000b72:	b085      	sub	sp, #20
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	f003 0307 	and.w	r3, r3, #7
 8000b7e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b80:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb4 <__NVIC_SetPriorityGrouping+0x44>)
 8000b82:	68db      	ldr	r3, [r3, #12]
 8000b84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b86:	68ba      	ldr	r2, [r7, #8]
 8000b88:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b8c:	4013      	ands	r3, r2
 8000b8e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b94:	68bb      	ldr	r3, [r7, #8]
 8000b96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b98:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ba0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ba2:	4a04      	ldr	r2, [pc, #16]	@ (8000bb4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ba4:	68bb      	ldr	r3, [r7, #8]
 8000ba6:	60d3      	str	r3, [r2, #12]
}
 8000ba8:	bf00      	nop
 8000baa:	3714      	adds	r7, #20
 8000bac:	46bd      	mov	sp, r7
 8000bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb2:	4770      	bx	lr
 8000bb4:	e000ed00 	.word	0xe000ed00

08000bb8 <__NVIC_EnableIRQ>:
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b083      	sub	sp, #12
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	db0b      	blt.n	8000be2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bca:	79fb      	ldrb	r3, [r7, #7]
 8000bcc:	f003 021f 	and.w	r2, r3, #31
 8000bd0:	4907      	ldr	r1, [pc, #28]	@ (8000bf0 <__NVIC_EnableIRQ+0x38>)
 8000bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bd6:	095b      	lsrs	r3, r3, #5
 8000bd8:	2001      	movs	r0, #1
 8000bda:	fa00 f202 	lsl.w	r2, r0, r2
 8000bde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000be2:	bf00      	nop
 8000be4:	370c      	adds	r7, #12
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	e000e100 	.word	0xe000e100

08000bf4 <__NVIC_SetPriority>:
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	b083      	sub	sp, #12
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	6039      	str	r1, [r7, #0]
 8000bfe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	db0a      	blt.n	8000c1e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c08:	683b      	ldr	r3, [r7, #0]
 8000c0a:	b2da      	uxtb	r2, r3
 8000c0c:	490c      	ldr	r1, [pc, #48]	@ (8000c40 <__NVIC_SetPriority+0x4c>)
 8000c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c12:	0112      	lsls	r2, r2, #4
 8000c14:	b2d2      	uxtb	r2, r2
 8000c16:	440b      	add	r3, r1
 8000c18:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000c1c:	e00a      	b.n	8000c34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c1e:	683b      	ldr	r3, [r7, #0]
 8000c20:	b2da      	uxtb	r2, r3
 8000c22:	4908      	ldr	r1, [pc, #32]	@ (8000c44 <__NVIC_SetPriority+0x50>)
 8000c24:	79fb      	ldrb	r3, [r7, #7]
 8000c26:	f003 030f 	and.w	r3, r3, #15
 8000c2a:	3b04      	subs	r3, #4
 8000c2c:	0112      	lsls	r2, r2, #4
 8000c2e:	b2d2      	uxtb	r2, r2
 8000c30:	440b      	add	r3, r1
 8000c32:	761a      	strb	r2, [r3, #24]
}
 8000c34:	bf00      	nop
 8000c36:	370c      	adds	r7, #12
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3e:	4770      	bx	lr
 8000c40:	e000e100 	.word	0xe000e100
 8000c44:	e000ed00 	.word	0xe000ed00

08000c48 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b085      	sub	sp, #20
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000c50:	4b08      	ldr	r3, [pc, #32]	@ (8000c74 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000c52:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000c54:	4907      	ldr	r1, [pc, #28]	@ (8000c74 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	4313      	orrs	r3, r2
 8000c5a:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000c5c:	4b05      	ldr	r3, [pc, #20]	@ (8000c74 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000c5e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	4013      	ands	r3, r2
 8000c64:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c66:	68fb      	ldr	r3, [r7, #12]
}
 8000c68:	bf00      	nop
 8000c6a:	3714      	adds	r7, #20
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c72:	4770      	bx	lr
 8000c74:	40021000 	.word	0x40021000

08000c78 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	b085      	sub	sp, #20
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000c80:	4b08      	ldr	r3, [pc, #32]	@ (8000ca4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000c82:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000c84:	4907      	ldr	r1, [pc, #28]	@ (8000ca4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	4313      	orrs	r3, r2
 8000c8a:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000c8c:	4b05      	ldr	r3, [pc, #20]	@ (8000ca4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000c8e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	4013      	ands	r3, r2
 8000c94:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c96:	68fb      	ldr	r3, [r7, #12]
}
 8000c98:	bf00      	nop
 8000c9a:	3714      	adds	r7, #20
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr
 8000ca4:	40021000 	.word	0x40021000

08000ca8 <LL_SYSCFG_SetEXTISource>:
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b087      	sub	sp, #28
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
 8000cb0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 8000cb2:	4a17      	ldr	r2, [pc, #92]	@ (8000d10 <LL_SYSCFG_SetEXTISource+0x68>)
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	b2db      	uxtb	r3, r3
 8000cb8:	3302      	adds	r3, #2
 8000cba:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	0c1b      	lsrs	r3, r3, #16
 8000cc2:	43db      	mvns	r3, r3
 8000cc4:	ea02 0103 	and.w	r1, r2, r3
 8000cc8:	683b      	ldr	r3, [r7, #0]
 8000cca:	0c1b      	lsrs	r3, r3, #16
 8000ccc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cce:	693b      	ldr	r3, [r7, #16]
 8000cd0:	fa93 f3a3 	rbit	r3, r3
 8000cd4:	60fb      	str	r3, [r7, #12]
  return result;
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8000cda:	697b      	ldr	r3, [r7, #20]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d101      	bne.n	8000ce4 <LL_SYSCFG_SetEXTISource+0x3c>
    return 32U;
 8000ce0:	2320      	movs	r3, #32
 8000ce2:	e003      	b.n	8000cec <LL_SYSCFG_SetEXTISource+0x44>
  return __builtin_clz(value);
 8000ce4:	697b      	ldr	r3, [r7, #20]
 8000ce6:	fab3 f383 	clz	r3, r3
 8000cea:	b2db      	uxtb	r3, r3
 8000cec:	461a      	mov	r2, r3
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	fa03 f202 	lsl.w	r2, r3, r2
 8000cf4:	4806      	ldr	r0, [pc, #24]	@ (8000d10 <LL_SYSCFG_SetEXTISource+0x68>)
 8000cf6:	683b      	ldr	r3, [r7, #0]
 8000cf8:	b2db      	uxtb	r3, r3
 8000cfa:	430a      	orrs	r2, r1
 8000cfc:	3302      	adds	r3, #2
 8000cfe:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000d02:	bf00      	nop
 8000d04:	371c      	adds	r7, #28
 8000d06:	46bd      	mov	sp, r7
 8000d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0c:	4770      	bx	lr
 8000d0e:	bf00      	nop
 8000d10:	40010000 	.word	0x40010000

08000d14 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8000d14:	b480      	push	{r7}
 8000d16:	b083      	sub	sp, #12
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8000d1c:	4b05      	ldr	r3, [pc, #20]	@ (8000d34 <LL_EXTI_EnableIT_0_31+0x20>)
 8000d1e:	681a      	ldr	r2, [r3, #0]
 8000d20:	4904      	ldr	r1, [pc, #16]	@ (8000d34 <LL_EXTI_EnableIT_0_31+0x20>)
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	4313      	orrs	r3, r2
 8000d26:	600b      	str	r3, [r1, #0]
}
 8000d28:	bf00      	nop
 8000d2a:	370c      	adds	r7, #12
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d32:	4770      	bx	lr
 8000d34:	40010400 	.word	0x40010400

08000d38 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b083      	sub	sp, #12
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8000d40:	4b06      	ldr	r3, [pc, #24]	@ (8000d5c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8000d42:	689a      	ldr	r2, [r3, #8]
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	43db      	mvns	r3, r3
 8000d48:	4904      	ldr	r1, [pc, #16]	@ (8000d5c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8000d4a:	4013      	ands	r3, r2
 8000d4c:	608b      	str	r3, [r1, #8]

}
 8000d4e:	bf00      	nop
 8000d50:	370c      	adds	r7, #12
 8000d52:	46bd      	mov	sp, r7
 8000d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop
 8000d5c:	40010400 	.word	0x40010400

08000d60 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8000d60:	b480      	push	{r7}
 8000d62:	b083      	sub	sp, #12
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8000d68:	4b05      	ldr	r3, [pc, #20]	@ (8000d80 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8000d6a:	68da      	ldr	r2, [r3, #12]
 8000d6c:	4904      	ldr	r1, [pc, #16]	@ (8000d80 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	4313      	orrs	r3, r2
 8000d72:	60cb      	str	r3, [r1, #12]
}
 8000d74:	bf00      	nop
 8000d76:	370c      	adds	r7, #12
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7e:	4770      	bx	lr
 8000d80:	40010400 	.word	0x40010400

08000d84 <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b083      	sub	sp, #12
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8000d8c:	4b07      	ldr	r3, [pc, #28]	@ (8000dac <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8000d8e:	695a      	ldr	r2, [r3, #20]
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	4013      	ands	r3, r2
 8000d94:	687a      	ldr	r2, [r7, #4]
 8000d96:	429a      	cmp	r2, r3
 8000d98:	d101      	bne.n	8000d9e <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	e000      	b.n	8000da0 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8000d9e:	2300      	movs	r3, #0
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	370c      	adds	r7, #12
 8000da4:	46bd      	mov	sp, r7
 8000da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000daa:	4770      	bx	lr
 8000dac:	40010400 	.word	0x40010400

08000db0 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b083      	sub	sp, #12
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8000db8:	4a04      	ldr	r2, [pc, #16]	@ (8000dcc <LL_EXTI_ClearFlag_0_31+0x1c>)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	6153      	str	r3, [r2, #20]
}
 8000dbe:	bf00      	nop
 8000dc0:	370c      	adds	r7, #12
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc8:	4770      	bx	lr
 8000dca:	bf00      	nop
 8000dcc:	40010400 	.word	0x40010400

08000dd0 <LL_PWR_EnableBkUpAccess>:
  * @brief  Enable access to the backup domain
  * @rmtoll CR1          DBP           LL_PWR_EnableBkUpAccess
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBkUpAccess(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000dd4:	4b05      	ldr	r3, [pc, #20]	@ (8000dec <LL_PWR_EnableBkUpAccess+0x1c>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4a04      	ldr	r2, [pc, #16]	@ (8000dec <LL_PWR_EnableBkUpAccess+0x1c>)
 8000dda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000dde:	6013      	str	r3, [r2, #0]
}
 8000de0:	bf00      	nop
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	40007000 	.word	0x40007000

08000df0 <LL_RTC_BAK_SetRegister>:
  *         @arg @ref LL_RTC_BKP_DR31
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_RTC_BAK_SetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister, uint32_t Data)
{
 8000df0:	b480      	push	{r7}
 8000df2:	b087      	sub	sp, #28
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	60f8      	str	r0, [r7, #12]
 8000df8:	60b9      	str	r1, [r7, #8]
 8000dfa:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	617b      	str	r3, [r7, #20]

  tmp = (uint32_t)(&(RTCx->BKP0R));
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	3350      	adds	r3, #80	@ 0x50
 8000e04:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8000e06:	68bb      	ldr	r3, [r7, #8]
 8000e08:	009b      	lsls	r3, r3, #2
 8000e0a:	697a      	ldr	r2, [r7, #20]
 8000e0c:	4413      	add	r3, r2
 8000e0e:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8000e10:	697b      	ldr	r3, [r7, #20]
 8000e12:	687a      	ldr	r2, [r7, #4]
 8000e14:	601a      	str	r2, [r3, #0]
}
 8000e16:	bf00      	nop
 8000e18:	371c      	adds	r7, #28
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr

08000e22 <LL_RTC_BAK_GetRegister>:
  *         @arg @ref LL_RTC_BKP_DR30
  *         @arg @ref LL_RTC_BKP_DR31
  * @retval Value between Min_Data=0x00 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_BAK_GetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister)
{
 8000e22:	b480      	push	{r7}
 8000e24:	b085      	sub	sp, #20
 8000e26:	af00      	add	r7, sp, #0
 8000e28:	6078      	str	r0, [r7, #4]
 8000e2a:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	60fb      	str	r3, [r7, #12]

  tmp = (uint32_t)(&(RTCx->BKP0R));
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	3350      	adds	r3, #80	@ 0x50
 8000e34:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	009b      	lsls	r3, r3, #2
 8000e3a:	68fa      	ldr	r2, [r7, #12]
 8000e3c:	4413      	add	r3, r2
 8000e3e:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	681b      	ldr	r3, [r3, #0]
}
 8000e44:	4618      	mov	r0, r3
 8000e46:	3714      	adds	r7, #20
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr

08000e50 <main>:
volatile int old_blue = 0;
uint32_t expe = 0; //pour la sauvegarde du numéro de l'expérience


int main(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0

  RCC->CR |= RCC_CR_MSION;		// Activation du MSI
 8000e54:	4b42      	ldr	r3, [pc, #264]	@ (8000f60 <main+0x110>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	4a41      	ldr	r2, [pc, #260]	@ (8000f60 <main+0x110>)
 8000e5a:	f043 0301 	orr.w	r3, r3, #1
 8000e5e:	6013      	str	r3, [r2, #0]

  /*clock domains activation*/
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000e60:	2001      	movs	r0, #1
 8000e62:	f7ff ff09 	bl	8000c78 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000e66:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8000e6a:	f7ff feed 	bl	8000c48 <LL_APB1_GRP1_EnableClock>

  LL_PWR_EnableBkUpAccess();
 8000e6e:	f7ff ffaf 	bl	8000dd0 <LL_PWR_EnableBkUpAccess>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e72:	2003      	movs	r0, #3
 8000e74:	f7ff fe7c 	bl	8000b70 <__NVIC_SetPriorityGrouping>

  // config GPIO
  GPIO_init();
 8000e78:	f7ff fd9a 	bl	80009b0 <GPIO_init>
  //config clock
  SystemClock_Config_80M();
 8000e7c:	f7ff fafe 	bl	800047c <SystemClock_Config_80M>
  //config bus SPI1 (pour la communication avec le transceiver nRF24L01)
  SPI1_Init();
 8000e80:	f000 f95a 	bl	8001138 <SPI1_Init>
  //config USART2
  USART2_Init();
 8000e84:	f000 fa9a 	bl	80013bc <USART2_Init>

  // config systick avec interrupt
  mySystick( SystemCoreClock / 100 );	// 100 Hz --> 10 ms
 8000e88:	4b36      	ldr	r3, [pc, #216]	@ (8000f64 <main+0x114>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4a36      	ldr	r2, [pc, #216]	@ (8000f68 <main+0x118>)
 8000e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8000e92:	095b      	lsrs	r3, r3, #5
 8000e94:	4618      	mov	r0, r3
 8000e96:	f7ff fbe7 	bl	8000668 <mySystick>

  Button_EXTI_Config();
 8000e9a:	f000 f86b 	bl	8000f74 <Button_EXTI_Config>

  expe = LL_RTC_BAK_GetRegister(RTC, LL_RTC_BKP_DR0);
 8000e9e:	2100      	movs	r1, #0
 8000ea0:	4832      	ldr	r0, [pc, #200]	@ (8000f6c <main+0x11c>)
 8000ea2:	f7ff ffbe 	bl	8000e22 <LL_RTC_BAK_GetRegister>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	4a31      	ldr	r2, [pc, #196]	@ (8000f70 <main+0x120>)
 8000eaa:	6013      	str	r3, [r2, #0]
  if (expe == 0){
 8000eac:	4b30      	ldr	r3, [pc, #192]	@ (8000f70 <main+0x120>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d109      	bne.n	8000ec8 <main+0x78>
	  expe = 1;
 8000eb4:	4b2e      	ldr	r3, [pc, #184]	@ (8000f70 <main+0x120>)
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	601a      	str	r2, [r3, #0]
	  LL_RTC_BAK_SetRegister(RTC, LL_RTC_BKP_DR0, expe);
 8000eba:	4b2d      	ldr	r3, [pc, #180]	@ (8000f70 <main+0x120>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	461a      	mov	r2, r3
 8000ec0:	2100      	movs	r1, #0
 8000ec2:	482a      	ldr	r0, [pc, #168]	@ (8000f6c <main+0x11c>)
 8000ec4:	f7ff ff94 	bl	8000df0 <LL_RTC_BAK_SetRegister>
  }


  if (BLUE_BUTTON()){
 8000ec8:	f7ff fe40 	bl	8000b4c <BLUE_BUTTON>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d012      	beq.n	8000ef8 <main+0xa8>
	  expe += 1;
 8000ed2:	4b27      	ldr	r3, [pc, #156]	@ (8000f70 <main+0x120>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	3301      	adds	r3, #1
 8000ed8:	4a25      	ldr	r2, [pc, #148]	@ (8000f70 <main+0x120>)
 8000eda:	6013      	str	r3, [r2, #0]
	  if (expe > 8){
 8000edc:	4b24      	ldr	r3, [pc, #144]	@ (8000f70 <main+0x120>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	2b08      	cmp	r3, #8
 8000ee2:	d902      	bls.n	8000eea <main+0x9a>
		  expe = 1;
 8000ee4:	4b22      	ldr	r3, [pc, #136]	@ (8000f70 <main+0x120>)
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	601a      	str	r2, [r3, #0]
	  }
	  LL_RTC_BAK_SetRegister(RTC, LL_RTC_BKP_DR0, expe);
 8000eea:	4b21      	ldr	r3, [pc, #132]	@ (8000f70 <main+0x120>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	461a      	mov	r2, r3
 8000ef0:	2100      	movs	r1, #0
 8000ef2:	481e      	ldr	r0, [pc, #120]	@ (8000f6c <main+0x11c>)
 8000ef4:	f7ff ff7c 	bl	8000df0 <LL_RTC_BAK_SetRegister>
  }

  LED_GREEN(1);
 8000ef8:	2001      	movs	r0, #1
 8000efa:	f7ff fdf9 	bl	8000af0 <LED_GREEN>
  LED_GREEN(0);
 8000efe:	2000      	movs	r0, #0
 8000f00:	f7ff fdf6 	bl	8000af0 <LED_GREEN>
  LED_GREEN(1);
 8000f04:	2001      	movs	r0, #1
 8000f06:	f7ff fdf3 	bl	8000af0 <LED_GREEN>

  switch (expe) {	//TEST
 8000f0a:	4b19      	ldr	r3, [pc, #100]	@ (8000f70 <main+0x120>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	3b01      	subs	r3, #1
 8000f10:	2b07      	cmp	r3, #7
 8000f12:	d822      	bhi.n	8000f5a <main+0x10a>
 8000f14:	a201      	add	r2, pc, #4	@ (adr r2, 8000f1c <main+0xcc>)
 8000f16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f1a:	bf00      	nop
 8000f1c:	08000f3d 	.word	0x08000f3d
 8000f20:	08000f47 	.word	0x08000f47
 8000f24:	08000f51 	.word	0x08000f51
 8000f28:	08000f5b 	.word	0x08000f5b
 8000f2c:	08000f5b 	.word	0x08000f5b
 8000f30:	08000f5b 	.word	0x08000f5b
 8000f34:	08000f5b 	.word	0x08000f5b
 8000f38:	08000f5b 	.word	0x08000f5b
	  case 1:
		  // Code pour expe == 1
		  SystemClock_Config_MSI_4M();		// MSI à 4 Mhz
 8000f3c:	f7ff fad8 	bl	80004f0 <SystemClock_Config_MSI_4M>
		  SystemClock_Enable_PLL_80M();		// PLL à 80 Mhz
 8000f40:	f7ff fb2a 	bl	8000598 <SystemClock_Enable_PLL_80M>
		  break;
 8000f44:	e00a      	b.n	8000f5c <main+0x10c>
	  case 2:
		  SystemClock_Config_MSI_24M();		// MSI à 24 MHz
 8000f46:	f7ff fafd 	bl	8000544 <SystemClock_Config_MSI_24M>
		  SystemClock_Disable_PLL();		// PLL désactivée
 8000f4a:	f7ff fb63 	bl	8000614 <SystemClock_Disable_PLL>
		  break;
 8000f4e:	e005      	b.n	8000f5c <main+0x10c>
	  case 3:
		  // Code pour expe == 3
		  SystemClock_Config_MSI_24M();		// MSI à 24 MHz
 8000f50:	f7ff faf8 	bl	8000544 <SystemClock_Config_MSI_24M>
		  SystemClock_Disable_PLL();		// PLL désactivée
 8000f54:	f7ff fb5e 	bl	8000614 <SystemClock_Disable_PLL>
		  break;
 8000f58:	e000      	b.n	8000f5c <main+0x10c>
	  case 8:
		  // Code pour expe == 8
		  break;
	  default:
		  // Code si expe n’est pas entre 1 et 8
		  break;
 8000f5a:	bf00      	nop



  }

  while (1)
 8000f5c:	bf00      	nop
 8000f5e:	e7fd      	b.n	8000f5c <main+0x10c>
 8000f60:	40021000 	.word	0x40021000
 8000f64:	20000000 	.word	0x20000000
 8000f68:	51eb851f 	.word	0x51eb851f
 8000f6c:	40002800 	.word	0x40002800
 8000f70:	2000002c 	.word	0x2000002c

08000f74 <Button_EXTI_Config>:

  }
}

void Button_EXTI_Config(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0

    // 3. Configurer EXTI ligne 13 pour PC13
    //LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);

    // Mapper EXTI13 à PC13
    LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 8000f78:	490c      	ldr	r1, [pc, #48]	@ (8000fac <Button_EXTI_Config+0x38>)
 8000f7a:	2002      	movs	r0, #2
 8000f7c:	f7ff fe94 	bl	8000ca8 <LL_SYSCFG_SetEXTISource>

    // Configurer EXTI13 interruption front descendant
    LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_13);
 8000f80:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000f84:	f7ff fec6 	bl	8000d14 <LL_EXTI_EnableIT_0_31>
    LL_EXTI_EnableFallingTrig_0_31(LL_EXTI_LINE_13);
 8000f88:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000f8c:	f7ff fee8 	bl	8000d60 <LL_EXTI_EnableFallingTrig_0_31>
    LL_EXTI_DisableRisingTrig_0_31(LL_EXTI_LINE_13);
 8000f90:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000f94:	f7ff fed0 	bl	8000d38 <LL_EXTI_DisableRisingTrig_0_31>

    // 4. Configurer NVIC (EXTI15_10 gère les lignes 10 à 15)
    NVIC_SetPriority(EXTI15_10_IRQn, 2);
 8000f98:	2102      	movs	r1, #2
 8000f9a:	2028      	movs	r0, #40	@ 0x28
 8000f9c:	f7ff fe2a 	bl	8000bf4 <__NVIC_SetPriority>
    NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000fa0:	2028      	movs	r0, #40	@ 0x28
 8000fa2:	f7ff fe09 	bl	8000bb8 <__NVIC_EnableIRQ>
}
 8000fa6:	bf00      	nop
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	00f00003 	.word	0x00f00003

08000fb0 <EXTI15_10_IRQHandler>:

// 5. ISR pour EXTI lignes 10 à 15
void EXTI15_10_IRQHandler(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
    if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_13))
 8000fb4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000fb8:	f7ff fee4 	bl	8000d84 <LL_EXTI_IsActiveFlag_0_31>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d00e      	beq.n	8000fe0 <EXTI15_10_IRQHandler+0x30>
    {
        LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_13);
 8000fc2:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000fc6:	f7ff fef3 	bl	8000db0 <LL_EXTI_ClearFlag_0_31>

        // Ici traitement interruption bouton PC13
        if (blue_mode == 0){
 8000fca:	4b06      	ldr	r3, [pc, #24]	@ (8000fe4 <EXTI15_10_IRQHandler+0x34>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d103      	bne.n	8000fda <EXTI15_10_IRQHandler+0x2a>
        	blue_mode = 1;
 8000fd2:	4b04      	ldr	r3, [pc, #16]	@ (8000fe4 <EXTI15_10_IRQHandler+0x34>)
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	601a      	str	r2, [r3, #0]
        }else{
        	blue_mode = 0;
        }
    }
}
 8000fd8:	e002      	b.n	8000fe0 <EXTI15_10_IRQHandler+0x30>
        	blue_mode = 0;
 8000fda:	4b02      	ldr	r3, [pc, #8]	@ (8000fe4 <EXTI15_10_IRQHandler+0x34>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	601a      	str	r2, [r3, #0]
}
 8000fe0:	bf00      	nop
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	20000024 	.word	0x20000024

08000fe8 <SysTick_Handler>:

// systick interrupt handler --> allumage LED toutes les 2 s pendant 50 ms.
//Scrutation de l'état du bouton bleu  (pas d'action à ce stade).
void SysTick_Handler()
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
	unsigned int subticks;

	//scrutation bouton bleu
	ticks += 1;
 8000fee:	4b23      	ldr	r3, [pc, #140]	@ (800107c <SysTick_Handler+0x94>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	3301      	adds	r3, #1
 8000ff4:	4a21      	ldr	r2, [pc, #132]	@ (800107c <SysTick_Handler+0x94>)
 8000ff6:	6013      	str	r3, [r2, #0]

	if (ticks % 2){
 8000ff8:	4b20      	ldr	r3, [pc, #128]	@ (800107c <SysTick_Handler+0x94>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f003 0301 	and.w	r3, r3, #1
 8001000:	2b00      	cmp	r3, #0
 8001002:	d003      	beq.n	800100c <SysTick_Handler+0x24>
		// etat bas
		PWM_STATE(0);
 8001004:	2000      	movs	r0, #0
 8001006:	f7ff fd89 	bl	8000b1c <PWM_STATE>
 800100a:	e002      	b.n	8001012 <SysTick_Handler+0x2a>
	}else{
		// etat haut
		PWM_STATE(1);
 800100c:	2001      	movs	r0, #1
 800100e:	f7ff fd85 	bl	8000b1c <PWM_STATE>
	}

	if	( BLUE_BUTTON() )
 8001012:	f7ff fd9b 	bl	8000b4c <BLUE_BUTTON>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d00a      	beq.n	8001032 <SysTick_Handler+0x4a>
		{
		if	( old_blue == 0 )
 800101c:	4b18      	ldr	r3, [pc, #96]	@ (8001080 <SysTick_Handler+0x98>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d102      	bne.n	800102a <SysTick_Handler+0x42>
			blue_mode = 1;
 8001024:	4b17      	ldr	r3, [pc, #92]	@ (8001084 <SysTick_Handler+0x9c>)
 8001026:	2201      	movs	r2, #1
 8001028:	601a      	str	r2, [r3, #0]
		old_blue = 1;
 800102a:	4b15      	ldr	r3, [pc, #84]	@ (8001080 <SysTick_Handler+0x98>)
 800102c:	2201      	movs	r2, #1
 800102e:	601a      	str	r2, [r3, #0]
 8001030:	e002      	b.n	8001038 <SysTick_Handler+0x50>
		}
	else 	old_blue = 0;
 8001032:	4b13      	ldr	r3, [pc, #76]	@ (8001080 <SysTick_Handler+0x98>)
 8001034:	2200      	movs	r2, #0
 8001036:	601a      	str	r2, [r3, #0]

	//gestion de l'allumage de la LED
	subticks = ticks % 200;
 8001038:	4b10      	ldr	r3, [pc, #64]	@ (800107c <SysTick_Handler+0x94>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a12      	ldr	r2, [pc, #72]	@ (8001088 <SysTick_Handler+0xa0>)
 800103e:	fba2 1203 	umull	r1, r2, r2, r3
 8001042:	0992      	lsrs	r2, r2, #6
 8001044:	21c8      	movs	r1, #200	@ 0xc8
 8001046:	fb01 f202 	mul.w	r2, r1, r2
 800104a:	1a9b      	subs	r3, r3, r2
 800104c:	607b      	str	r3, [r7, #4]
	if	( subticks == 0 )
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d103      	bne.n	800105c <SysTick_Handler+0x74>
		LED_GREEN(1);
 8001054:	2001      	movs	r0, #1
 8001056:	f7ff fd4b 	bl	8000af0 <LED_GREEN>
	else if	( subticks == 5*expe )
		LED_GREEN(0);
}
 800105a:	e00a      	b.n	8001072 <SysTick_Handler+0x8a>
	else if	( subticks == 5*expe )
 800105c:	4b0b      	ldr	r3, [pc, #44]	@ (800108c <SysTick_Handler+0xa4>)
 800105e:	681a      	ldr	r2, [r3, #0]
 8001060:	4613      	mov	r3, r2
 8001062:	009b      	lsls	r3, r3, #2
 8001064:	4413      	add	r3, r2
 8001066:	687a      	ldr	r2, [r7, #4]
 8001068:	429a      	cmp	r2, r3
 800106a:	d102      	bne.n	8001072 <SysTick_Handler+0x8a>
		LED_GREEN(0);
 800106c:	2000      	movs	r0, #0
 800106e:	f7ff fd3f 	bl	8000af0 <LED_GREEN>
}
 8001072:	bf00      	nop
 8001074:	3708      	adds	r7, #8
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	20000020 	.word	0x20000020
 8001080:	20000028 	.word	0x20000028
 8001084:	20000024 	.word	0x20000024
 8001088:	51eb851f 	.word	0x51eb851f
 800108c:	2000002c 	.word	0x2000002c

08001090 <LL_AHB2_GRP1_EnableClock>:
{
 8001090:	b480      	push	{r7}
 8001092:	b085      	sub	sp, #20
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001098:	4b08      	ldr	r3, [pc, #32]	@ (80010bc <LL_AHB2_GRP1_EnableClock+0x2c>)
 800109a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800109c:	4907      	ldr	r1, [pc, #28]	@ (80010bc <LL_AHB2_GRP1_EnableClock+0x2c>)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	4313      	orrs	r3, r2
 80010a2:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80010a4:	4b05      	ldr	r3, [pc, #20]	@ (80010bc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80010a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	4013      	ands	r3, r2
 80010ac:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80010ae:	68fb      	ldr	r3, [r7, #12]
}
 80010b0:	bf00      	nop
 80010b2:	3714      	adds	r7, #20
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr
 80010bc:	40021000 	.word	0x40021000

080010c0 <LL_APB2_GRP1_EnableClock>:
{
 80010c0:	b480      	push	{r7}
 80010c2:	b085      	sub	sp, #20
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80010c8:	4b08      	ldr	r3, [pc, #32]	@ (80010ec <LL_APB2_GRP1_EnableClock+0x2c>)
 80010ca:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80010cc:	4907      	ldr	r1, [pc, #28]	@ (80010ec <LL_APB2_GRP1_EnableClock+0x2c>)
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4313      	orrs	r3, r2
 80010d2:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80010d4:	4b05      	ldr	r3, [pc, #20]	@ (80010ec <LL_APB2_GRP1_EnableClock+0x2c>)
 80010d6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	4013      	ands	r3, r2
 80010dc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80010de:	68fb      	ldr	r3, [r7, #12]
}
 80010e0:	bf00      	nop
 80010e2:	3714      	adds	r7, #20
 80010e4:	46bd      	mov	sp, r7
 80010e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ea:	4770      	bx	lr
 80010ec:	40021000 	.word	0x40021000

080010f0 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 80010f0:	b480      	push	{r7}
 80010f2:	b083      	sub	sp, #12
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	685b      	ldr	r3, [r3, #4]
 80010fe:	f023 0210 	bic.w	r2, r3, #16
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	431a      	orrs	r2, r3
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	605a      	str	r2, [r3, #4]
}
 800110a:	bf00      	nop
 800110c:	370c      	adds	r7, #12
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr

08001116 <LL_SPI_DisableNSSPulseMgt>:
  * @rmtoll CR2          NSSP          LL_SPI_DisableNSSPulseMgt
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_DisableNSSPulseMgt(SPI_TypeDef *SPIx)
{
 8001116:	b480      	push	{r7}
 8001118:	b083      	sub	sp, #12
 800111a:	af00      	add	r7, sp, #0
 800111c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	f023 0208 	bic.w	r2, r3, #8
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	605a      	str	r2, [r3, #4]
}
 800112a:	bf00      	nop
 800112c:	370c      	adds	r7, #12
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr
	...

08001138 <SPI1_Init>:
// > mode master, full duplex
// > 8 bits
// > pin NSS généré logiciellement
// > bit rate = 5 Mbps --> avec un bus clock à 80 MHz le prescaler est réglé à 16.
void SPI1_Init(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b090      	sub	sp, #64	@ 0x40
 800113c:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800113e:	f107 0318 	add.w	r3, r7, #24
 8001142:	2228      	movs	r2, #40	@ 0x28
 8001144:	2100      	movs	r1, #0
 8001146:	4618      	mov	r0, r3
 8001148:	f001 fac4 	bl	80026d4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800114c:	463b      	mov	r3, r7
 800114e:	2200      	movs	r2, #0
 8001150:	601a      	str	r2, [r3, #0]
 8001152:	605a      	str	r2, [r3, #4]
 8001154:	609a      	str	r2, [r3, #8]
 8001156:	60da      	str	r2, [r3, #12]
 8001158:	611a      	str	r2, [r3, #16]
 800115a:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 800115c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001160:	f7ff ffae 	bl	80010c0 <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001164:	2001      	movs	r0, #1
 8001166:	f7ff ff93 	bl	8001090 <LL_AHB2_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800116a:	23c8      	movs	r3, #200	@ 0xc8
 800116c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800116e:	2302      	movs	r3, #2
 8001170:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001172:	2303      	movs	r3, #3
 8001174:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001176:	2300      	movs	r3, #0
 8001178:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800117a:	2300      	movs	r3, #0
 800117c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 800117e:	2305      	movs	r3, #5
 8001180:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001182:	463b      	mov	r3, r7
 8001184:	4619      	mov	r1, r3
 8001186:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800118a:	f000 fd00 	bl	8001b8e <LL_GPIO_Init>

  /* SPI1 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800118e:	2300      	movs	r3, #0
 8001190:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001192:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8001196:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001198:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800119c:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 800119e:	2300      	movs	r3, #0
 80011a0:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 80011a2:	2300      	movs	r3, #0
 80011a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80011a6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80011aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 80011ac:	2318      	movs	r3, #24
 80011ae:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80011b0:	2300      	movs	r3, #0
 80011b2:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80011b4:	2300      	movs	r3, #0
 80011b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 7;
 80011b8:	2307      	movs	r3, #7
 80011ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 80011bc:	f107 0318 	add.w	r3, r7, #24
 80011c0:	4619      	mov	r1, r3
 80011c2:	4807      	ldr	r0, [pc, #28]	@ (80011e0 <SPI1_Init+0xa8>)
 80011c4:	f001 f93b 	bl	800243e <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 80011c8:	2100      	movs	r1, #0
 80011ca:	4805      	ldr	r0, [pc, #20]	@ (80011e0 <SPI1_Init+0xa8>)
 80011cc:	f7ff ff90 	bl	80010f0 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI1);
 80011d0:	4803      	ldr	r0, [pc, #12]	@ (80011e0 <SPI1_Init+0xa8>)
 80011d2:	f7ff ffa0 	bl	8001116 <LL_SPI_DisableNSSPulseMgt>
}
 80011d6:	bf00      	nop
 80011d8:	3740      	adds	r7, #64	@ 0x40
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	40013000 	.word	0x40013000

080011e4 <LL_EXTI_IsActiveFlag_0_31>:
{
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 80011ec:	4b07      	ldr	r3, [pc, #28]	@ (800120c <LL_EXTI_IsActiveFlag_0_31+0x28>)
 80011ee:	695a      	ldr	r2, [r3, #20]
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	4013      	ands	r3, r2
 80011f4:	687a      	ldr	r2, [r7, #4]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d101      	bne.n	80011fe <LL_EXTI_IsActiveFlag_0_31+0x1a>
 80011fa:	2301      	movs	r3, #1
 80011fc:	e000      	b.n	8001200 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 80011fe:	2300      	movs	r3, #0
}
 8001200:	4618      	mov	r0, r3
 8001202:	370c      	adds	r7, #12
 8001204:	46bd      	mov	sp, r7
 8001206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120a:	4770      	bx	lr
 800120c:	40010400 	.word	0x40010400

08001210 <LL_EXTI_ClearFlag_0_31>:
{
 8001210:	b480      	push	{r7}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8001218:	4a04      	ldr	r2, [pc, #16]	@ (800122c <LL_EXTI_ClearFlag_0_31+0x1c>)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6153      	str	r3, [r2, #20]
}
 800121e:	bf00      	nop
 8001220:	370c      	adds	r7, #12
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	40010400 	.word	0x40010400

08001230 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001234:	bf00      	nop
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr

0800123e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800123e:	b480      	push	{r7}
 8001240:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001242:	bf00      	nop
 8001244:	e7fd      	b.n	8001242 <HardFault_Handler+0x4>

08001246 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001246:	b480      	push	{r7}
 8001248:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800124a:	bf00      	nop
 800124c:	e7fd      	b.n	800124a <MemManage_Handler+0x4>

0800124e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800124e:	b480      	push	{r7}
 8001250:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001252:	bf00      	nop
 8001254:	e7fd      	b.n	8001252 <BusFault_Handler+0x4>

08001256 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001256:	b480      	push	{r7}
 8001258:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800125a:	bf00      	nop
 800125c:	e7fd      	b.n	800125a <UsageFault_Handler+0x4>

0800125e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800125e:	b480      	push	{r7}
 8001260:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001262:	bf00      	nop
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr

0800126c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001270:	bf00      	nop
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr

0800127a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800127a:	b480      	push	{r7}
 800127c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800127e:	bf00      	nop
 8001280:	46bd      	mov	sp, r7
 8001282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001286:	4770      	bx	lr

08001288 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 800128c:	2001      	movs	r0, #1
 800128e:	f7ff ffa9 	bl	80011e4 <LL_EXTI_IsActiveFlag_0_31>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d002      	beq.n	800129e <EXTI0_IRQHandler+0x16>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 8001298:	2001      	movs	r0, #1
 800129a:	f7ff ffb9 	bl	8001210 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800129e:	bf00      	nop
 80012a0:	bd80      	pop	{r7, pc}
	...

080012a4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012a8:	4b17      	ldr	r3, [pc, #92]	@ (8001308 <SystemInit+0x64>)
 80012aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012ae:	4a16      	ldr	r2, [pc, #88]	@ (8001308 <SystemInit+0x64>)
 80012b0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012b4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80012b8:	4b14      	ldr	r3, [pc, #80]	@ (800130c <SystemInit+0x68>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4a13      	ldr	r2, [pc, #76]	@ (800130c <SystemInit+0x68>)
 80012be:	f043 0301 	orr.w	r3, r3, #1
 80012c2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80012c4:	4b11      	ldr	r3, [pc, #68]	@ (800130c <SystemInit+0x68>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80012ca:	4b10      	ldr	r3, [pc, #64]	@ (800130c <SystemInit+0x68>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4a0f      	ldr	r2, [pc, #60]	@ (800130c <SystemInit+0x68>)
 80012d0:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80012d4:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80012d8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80012da:	4b0c      	ldr	r3, [pc, #48]	@ (800130c <SystemInit+0x68>)
 80012dc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80012e0:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80012e2:	4b0a      	ldr	r3, [pc, #40]	@ (800130c <SystemInit+0x68>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4a09      	ldr	r2, [pc, #36]	@ (800130c <SystemInit+0x68>)
 80012e8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80012ec:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80012ee:	4b07      	ldr	r3, [pc, #28]	@ (800130c <SystemInit+0x68>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80012f4:	4b04      	ldr	r3, [pc, #16]	@ (8001308 <SystemInit+0x64>)
 80012f6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80012fa:	609a      	str	r2, [r3, #8]
#endif
}
 80012fc:	bf00      	nop
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop
 8001308:	e000ed00 	.word	0xe000ed00
 800130c:	40021000 	.word	0x40021000

08001310 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8001310:	b480      	push	{r7}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f043 0201 	orr.w	r2, r3, #1
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	601a      	str	r2, [r3, #0]
}
 8001324:	bf00      	nop
 8001326:	370c      	adds	r7, #12
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr

08001330 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	689b      	ldr	r3, [r3, #8]
 8001348:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	609a      	str	r2, [r3, #8]
}
 8001350:	bf00      	nop
 8001352:	370c      	adds	r7, #12
 8001354:	46bd      	mov	sp, r7
 8001356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135a:	4770      	bx	lr

0800135c <LL_AHB2_GRP1_EnableClock>:
{
 800135c:	b480      	push	{r7}
 800135e:	b085      	sub	sp, #20
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001364:	4b08      	ldr	r3, [pc, #32]	@ (8001388 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001366:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001368:	4907      	ldr	r1, [pc, #28]	@ (8001388 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	4313      	orrs	r3, r2
 800136e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001370:	4b05      	ldr	r3, [pc, #20]	@ (8001388 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001372:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	4013      	ands	r3, r2
 8001378:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800137a:	68fb      	ldr	r3, [r7, #12]
}
 800137c:	bf00      	nop
 800137e:	3714      	adds	r7, #20
 8001380:	46bd      	mov	sp, r7
 8001382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001386:	4770      	bx	lr
 8001388:	40021000 	.word	0x40021000

0800138c <LL_APB1_GRP1_EnableClock>:
{
 800138c:	b480      	push	{r7}
 800138e:	b085      	sub	sp, #20
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001394:	4b08      	ldr	r3, [pc, #32]	@ (80013b8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001396:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001398:	4907      	ldr	r1, [pc, #28]	@ (80013b8 <LL_APB1_GRP1_EnableClock+0x2c>)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	4313      	orrs	r3, r2
 800139e:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80013a0:	4b05      	ldr	r3, [pc, #20]	@ (80013b8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80013a2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	4013      	ands	r3, r2
 80013a8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80013aa:	68fb      	ldr	r3, [r7, #12]
}
 80013ac:	bf00      	nop
 80013ae:	3714      	adds	r7, #20
 80013b0:	46bd      	mov	sp, r7
 80013b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b6:	4770      	bx	lr
 80013b8:	40021000 	.word	0x40021000

080013bc <USART2_Init>:
#include "stm32l4xx_ll_gpio.h"


//Initialisation de l'USART2.
void USART2_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b08e      	sub	sp, #56	@ 0x38
 80013c0:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 80013c2:	f107 031c 	add.w	r3, r7, #28
 80013c6:	2200      	movs	r2, #0
 80013c8:	601a      	str	r2, [r3, #0]
 80013ca:	605a      	str	r2, [r3, #4]
 80013cc:	609a      	str	r2, [r3, #8]
 80013ce:	60da      	str	r2, [r3, #12]
 80013d0:	611a      	str	r2, [r3, #16]
 80013d2:	615a      	str	r2, [r3, #20]
 80013d4:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d6:	1d3b      	adds	r3, r7, #4
 80013d8:	2200      	movs	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
 80013dc:	605a      	str	r2, [r3, #4]
 80013de:	609a      	str	r2, [r3, #8]
 80013e0:	60da      	str	r2, [r3, #12]
 80013e2:	611a      	str	r2, [r3, #16]
 80013e4:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 80013e6:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 80013ea:	f7ff ffcf 	bl	800138c <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80013ee:	2001      	movs	r0, #1
 80013f0:	f7ff ffb4 	bl	800135c <LL_AHB2_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 80013f4:	230c      	movs	r3, #12
 80013f6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80013f8:	2302      	movs	r3, #2
 80013fa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80013fc:	2303      	movs	r3, #3
 80013fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001400:	2300      	movs	r3, #0
 8001402:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001404:	2300      	movs	r3, #0
 8001406:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001408:	2307      	movs	r3, #7
 800140a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800140c:	1d3b      	adds	r3, r7, #4
 800140e:	4619      	mov	r1, r3
 8001410:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001414:	f000 fbbb 	bl	8001b8e <LL_GPIO_Init>

  USART_InitStruct.BaudRate = 115200;
 8001418:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800141c:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800141e:	2300      	movs	r3, #0
 8001420:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001422:	2300      	movs	r3, #0
 8001424:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001426:	2300      	movs	r3, #0
 8001428:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800142a:	230c      	movs	r3, #12
 800142c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800142e:	2300      	movs	r3, #0
 8001430:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001432:	2300      	movs	r3, #0
 8001434:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8001436:	f107 031c 	add.w	r3, r7, #28
 800143a:	4619      	mov	r1, r3
 800143c:	4806      	ldr	r0, [pc, #24]	@ (8001458 <USART2_Init+0x9c>)
 800143e:	f001 f8bd 	bl	80025bc <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8001442:	4805      	ldr	r0, [pc, #20]	@ (8001458 <USART2_Init+0x9c>)
 8001444:	f7ff ff74 	bl	8001330 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8001448:	4803      	ldr	r0, [pc, #12]	@ (8001458 <USART2_Init+0x9c>)
 800144a:	f7ff ff61 	bl	8001310 <LL_USART_Enable>
}
 800144e:	bf00      	nop
 8001450:	3738      	adds	r7, #56	@ 0x38
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	40004400 	.word	0x40004400

0800145c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800145c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001494 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001460:	f7ff ff20 	bl	80012a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001464:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001466:	e003      	b.n	8001470 <LoopCopyDataInit>

08001468 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001468:	4b0b      	ldr	r3, [pc, #44]	@ (8001498 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800146a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800146c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800146e:	3104      	adds	r1, #4

08001470 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001470:	480a      	ldr	r0, [pc, #40]	@ (800149c <LoopForever+0xa>)
	ldr	r3, =_edata
 8001472:	4b0b      	ldr	r3, [pc, #44]	@ (80014a0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001474:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001476:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001478:	d3f6      	bcc.n	8001468 <CopyDataInit>
	ldr	r2, =_sbss
 800147a:	4a0a      	ldr	r2, [pc, #40]	@ (80014a4 <LoopForever+0x12>)
	b	LoopFillZerobss
 800147c:	e002      	b.n	8001484 <LoopFillZerobss>

0800147e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800147e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001480:	f842 3b04 	str.w	r3, [r2], #4

08001484 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001484:	4b08      	ldr	r3, [pc, #32]	@ (80014a8 <LoopForever+0x16>)
	cmp	r2, r3
 8001486:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001488:	d3f9      	bcc.n	800147e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800148a:	f001 f92b 	bl	80026e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800148e:	f7ff fcdf 	bl	8000e50 <main>

08001492 <LoopForever>:

LoopForever:
    b LoopForever
 8001492:	e7fe      	b.n	8001492 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001494:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001498:	08002794 	.word	0x08002794
	ldr	r0, =_sdata
 800149c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80014a0:	20000004 	.word	0x20000004
	ldr	r2, =_sbss
 80014a4:	20000004 	.word	0x20000004
	ldr	r3, = _ebss
 80014a8:	20000030 	.word	0x20000030

080014ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80014ac:	e7fe      	b.n	80014ac <ADC1_2_IRQHandler>
	...

080014b0 <LL_EXTI_EnableIT_0_31>:
{
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80014b8:	4b05      	ldr	r3, [pc, #20]	@ (80014d0 <LL_EXTI_EnableIT_0_31+0x20>)
 80014ba:	681a      	ldr	r2, [r3, #0]
 80014bc:	4904      	ldr	r1, [pc, #16]	@ (80014d0 <LL_EXTI_EnableIT_0_31+0x20>)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	4313      	orrs	r3, r2
 80014c2:	600b      	str	r3, [r1, #0]
}
 80014c4:	bf00      	nop
 80014c6:	370c      	adds	r7, #12
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr
 80014d0:	40010400 	.word	0x40010400

080014d4 <LL_EXTI_EnableIT_32_63>:
{
 80014d4:	b480      	push	{r7}
 80014d6:	b083      	sub	sp, #12
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80014dc:	4b05      	ldr	r3, [pc, #20]	@ (80014f4 <LL_EXTI_EnableIT_32_63+0x20>)
 80014de:	6a1a      	ldr	r2, [r3, #32]
 80014e0:	4904      	ldr	r1, [pc, #16]	@ (80014f4 <LL_EXTI_EnableIT_32_63+0x20>)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	4313      	orrs	r3, r2
 80014e6:	620b      	str	r3, [r1, #32]
}
 80014e8:	bf00      	nop
 80014ea:	370c      	adds	r7, #12
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr
 80014f4:	40010400 	.word	0x40010400

080014f8 <LL_EXTI_DisableIT_0_31>:
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8001500:	4b06      	ldr	r3, [pc, #24]	@ (800151c <LL_EXTI_DisableIT_0_31+0x24>)
 8001502:	681a      	ldr	r2, [r3, #0]
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	43db      	mvns	r3, r3
 8001508:	4904      	ldr	r1, [pc, #16]	@ (800151c <LL_EXTI_DisableIT_0_31+0x24>)
 800150a:	4013      	ands	r3, r2
 800150c:	600b      	str	r3, [r1, #0]
}
 800150e:	bf00      	nop
 8001510:	370c      	adds	r7, #12
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	40010400 	.word	0x40010400

08001520 <LL_EXTI_DisableIT_32_63>:
{
 8001520:	b480      	push	{r7}
 8001522:	b083      	sub	sp, #12
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8001528:	4b06      	ldr	r3, [pc, #24]	@ (8001544 <LL_EXTI_DisableIT_32_63+0x24>)
 800152a:	6a1a      	ldr	r2, [r3, #32]
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	43db      	mvns	r3, r3
 8001530:	4904      	ldr	r1, [pc, #16]	@ (8001544 <LL_EXTI_DisableIT_32_63+0x24>)
 8001532:	4013      	ands	r3, r2
 8001534:	620b      	str	r3, [r1, #32]
}
 8001536:	bf00      	nop
 8001538:	370c      	adds	r7, #12
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr
 8001542:	bf00      	nop
 8001544:	40010400 	.word	0x40010400

08001548 <LL_EXTI_EnableEvent_0_31>:
{
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8001550:	4b05      	ldr	r3, [pc, #20]	@ (8001568 <LL_EXTI_EnableEvent_0_31+0x20>)
 8001552:	685a      	ldr	r2, [r3, #4]
 8001554:	4904      	ldr	r1, [pc, #16]	@ (8001568 <LL_EXTI_EnableEvent_0_31+0x20>)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	4313      	orrs	r3, r2
 800155a:	604b      	str	r3, [r1, #4]
}
 800155c:	bf00      	nop
 800155e:	370c      	adds	r7, #12
 8001560:	46bd      	mov	sp, r7
 8001562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001566:	4770      	bx	lr
 8001568:	40010400 	.word	0x40010400

0800156c <LL_EXTI_EnableEvent_32_63>:
{
 800156c:	b480      	push	{r7}
 800156e:	b083      	sub	sp, #12
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8001574:	4b05      	ldr	r3, [pc, #20]	@ (800158c <LL_EXTI_EnableEvent_32_63+0x20>)
 8001576:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001578:	4904      	ldr	r1, [pc, #16]	@ (800158c <LL_EXTI_EnableEvent_32_63+0x20>)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	4313      	orrs	r3, r2
 800157e:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8001580:	bf00      	nop
 8001582:	370c      	adds	r7, #12
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr
 800158c:	40010400 	.word	0x40010400

08001590 <LL_EXTI_DisableEvent_0_31>:
{
 8001590:	b480      	push	{r7}
 8001592:	b083      	sub	sp, #12
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8001598:	4b06      	ldr	r3, [pc, #24]	@ (80015b4 <LL_EXTI_DisableEvent_0_31+0x24>)
 800159a:	685a      	ldr	r2, [r3, #4]
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	43db      	mvns	r3, r3
 80015a0:	4904      	ldr	r1, [pc, #16]	@ (80015b4 <LL_EXTI_DisableEvent_0_31+0x24>)
 80015a2:	4013      	ands	r3, r2
 80015a4:	604b      	str	r3, [r1, #4]
}
 80015a6:	bf00      	nop
 80015a8:	370c      	adds	r7, #12
 80015aa:	46bd      	mov	sp, r7
 80015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop
 80015b4:	40010400 	.word	0x40010400

080015b8 <LL_EXTI_DisableEvent_32_63>:
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 80015c0:	4b06      	ldr	r3, [pc, #24]	@ (80015dc <LL_EXTI_DisableEvent_32_63+0x24>)
 80015c2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	43db      	mvns	r3, r3
 80015c8:	4904      	ldr	r1, [pc, #16]	@ (80015dc <LL_EXTI_DisableEvent_32_63+0x24>)
 80015ca:	4013      	ands	r3, r2
 80015cc:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80015ce:	bf00      	nop
 80015d0:	370c      	adds	r7, #12
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr
 80015da:	bf00      	nop
 80015dc:	40010400 	.word	0x40010400

080015e0 <LL_EXTI_EnableRisingTrig_0_31>:
{
 80015e0:	b480      	push	{r7}
 80015e2:	b083      	sub	sp, #12
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80015e8:	4b05      	ldr	r3, [pc, #20]	@ (8001600 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80015ea:	689a      	ldr	r2, [r3, #8]
 80015ec:	4904      	ldr	r1, [pc, #16]	@ (8001600 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	4313      	orrs	r3, r2
 80015f2:	608b      	str	r3, [r1, #8]
}
 80015f4:	bf00      	nop
 80015f6:	370c      	adds	r7, #12
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr
 8001600:	40010400 	.word	0x40010400

08001604 <LL_EXTI_EnableRisingTrig_32_63>:
{
 8001604:	b480      	push	{r7}
 8001606:	b083      	sub	sp, #12
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800160c:	4b05      	ldr	r3, [pc, #20]	@ (8001624 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800160e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001610:	4904      	ldr	r1, [pc, #16]	@ (8001624 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	4313      	orrs	r3, r2
 8001616:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8001618:	bf00      	nop
 800161a:	370c      	adds	r7, #12
 800161c:	46bd      	mov	sp, r7
 800161e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001622:	4770      	bx	lr
 8001624:	40010400 	.word	0x40010400

08001628 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8001628:	b480      	push	{r7}
 800162a:	b083      	sub	sp, #12
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8001630:	4b06      	ldr	r3, [pc, #24]	@ (800164c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8001632:	689a      	ldr	r2, [r3, #8]
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	43db      	mvns	r3, r3
 8001638:	4904      	ldr	r1, [pc, #16]	@ (800164c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800163a:	4013      	ands	r3, r2
 800163c:	608b      	str	r3, [r1, #8]
}
 800163e:	bf00      	nop
 8001640:	370c      	adds	r7, #12
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr
 800164a:	bf00      	nop
 800164c:	40010400 	.word	0x40010400

08001650 <LL_EXTI_DisableRisingTrig_32_63>:
{
 8001650:	b480      	push	{r7}
 8001652:	b083      	sub	sp, #12
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8001658:	4b06      	ldr	r3, [pc, #24]	@ (8001674 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800165a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	43db      	mvns	r3, r3
 8001660:	4904      	ldr	r1, [pc, #16]	@ (8001674 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8001662:	4013      	ands	r3, r2
 8001664:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8001666:	bf00      	nop
 8001668:	370c      	adds	r7, #12
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr
 8001672:	bf00      	nop
 8001674:	40010400 	.word	0x40010400

08001678 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8001678:	b480      	push	{r7}
 800167a:	b083      	sub	sp, #12
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8001680:	4b05      	ldr	r3, [pc, #20]	@ (8001698 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8001682:	68da      	ldr	r2, [r3, #12]
 8001684:	4904      	ldr	r1, [pc, #16]	@ (8001698 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	4313      	orrs	r3, r2
 800168a:	60cb      	str	r3, [r1, #12]
}
 800168c:	bf00      	nop
 800168e:	370c      	adds	r7, #12
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr
 8001698:	40010400 	.word	0x40010400

0800169c <LL_EXTI_EnableFallingTrig_32_63>:
{
 800169c:	b480      	push	{r7}
 800169e:	b083      	sub	sp, #12
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 80016a4:	4b05      	ldr	r3, [pc, #20]	@ (80016bc <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 80016a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80016a8:	4904      	ldr	r1, [pc, #16]	@ (80016bc <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	4313      	orrs	r3, r2
 80016ae:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 80016b0:	bf00      	nop
 80016b2:	370c      	adds	r7, #12
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr
 80016bc:	40010400 	.word	0x40010400

080016c0 <LL_EXTI_DisableFallingTrig_0_31>:
{
 80016c0:	b480      	push	{r7}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 80016c8:	4b06      	ldr	r3, [pc, #24]	@ (80016e4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80016ca:	68da      	ldr	r2, [r3, #12]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	43db      	mvns	r3, r3
 80016d0:	4904      	ldr	r1, [pc, #16]	@ (80016e4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80016d2:	4013      	ands	r3, r2
 80016d4:	60cb      	str	r3, [r1, #12]
}
 80016d6:	bf00      	nop
 80016d8:	370c      	adds	r7, #12
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop
 80016e4:	40010400 	.word	0x40010400

080016e8 <LL_EXTI_DisableFallingTrig_32_63>:
{
 80016e8:	b480      	push	{r7}
 80016ea:	b083      	sub	sp, #12
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 80016f0:	4b06      	ldr	r3, [pc, #24]	@ (800170c <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 80016f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	43db      	mvns	r3, r3
 80016f8:	4904      	ldr	r1, [pc, #16]	@ (800170c <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 80016fa:	4013      	ands	r3, r2
 80016fc:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 80016fe:	bf00      	nop
 8001700:	370c      	adds	r7, #12
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop
 800170c:	40010400 	.word	0x40010400

08001710 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b084      	sub	sp, #16
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 8001718:	2300      	movs	r3, #0
 800171a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	7a1b      	ldrb	r3, [r3, #8]
 8001720:	2b00      	cmp	r3, #0
 8001722:	f000 80d0 	beq.w	80018c6 <LL_EXTI_Init+0x1b6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d063      	beq.n	80017f6 <LL_EXTI_Init+0xe6>
    {
      switch (EXTI_InitStruct->Mode)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	7a5b      	ldrb	r3, [r3, #9]
 8001732:	2b02      	cmp	r3, #2
 8001734:	d01c      	beq.n	8001770 <LL_EXTI_Init+0x60>
 8001736:	2b02      	cmp	r3, #2
 8001738:	dc25      	bgt.n	8001786 <LL_EXTI_Init+0x76>
 800173a:	2b00      	cmp	r3, #0
 800173c:	d002      	beq.n	8001744 <LL_EXTI_Init+0x34>
 800173e:	2b01      	cmp	r3, #1
 8001740:	d00b      	beq.n	800175a <LL_EXTI_Init+0x4a>
 8001742:	e020      	b.n	8001786 <LL_EXTI_Init+0x76>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4618      	mov	r0, r3
 800174a:	f7ff ff21 	bl	8001590 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4618      	mov	r0, r3
 8001754:	f7ff feac 	bl	80014b0 <LL_EXTI_EnableIT_0_31>
          break;
 8001758:	e018      	b.n	800178c <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4618      	mov	r0, r3
 8001760:	f7ff feca 	bl	80014f8 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff feed 	bl	8001548 <LL_EXTI_EnableEvent_0_31>
          break;
 800176e:	e00d      	b.n	800178c <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4618      	mov	r0, r3
 8001776:	f7ff fe9b 	bl	80014b0 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	4618      	mov	r0, r3
 8001780:	f7ff fee2 	bl	8001548 <LL_EXTI_EnableEvent_0_31>
          break;
 8001784:	e002      	b.n	800178c <LL_EXTI_Init+0x7c>
        default:
          status = 0x01u;
 8001786:	2301      	movs	r3, #1
 8001788:	60fb      	str	r3, [r7, #12]
          break;
 800178a:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	7a9b      	ldrb	r3, [r3, #10]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d030      	beq.n	80017f6 <LL_EXTI_Init+0xe6>
      {
        switch (EXTI_InitStruct->Trigger)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	7a9b      	ldrb	r3, [r3, #10]
 8001798:	2b03      	cmp	r3, #3
 800179a:	d01c      	beq.n	80017d6 <LL_EXTI_Init+0xc6>
 800179c:	2b03      	cmp	r3, #3
 800179e:	dc25      	bgt.n	80017ec <LL_EXTI_Init+0xdc>
 80017a0:	2b01      	cmp	r3, #1
 80017a2:	d002      	beq.n	80017aa <LL_EXTI_Init+0x9a>
 80017a4:	2b02      	cmp	r3, #2
 80017a6:	d00b      	beq.n	80017c0 <LL_EXTI_Init+0xb0>
 80017a8:	e020      	b.n	80017ec <LL_EXTI_Init+0xdc>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4618      	mov	r0, r3
 80017b0:	f7ff ff86 	bl	80016c0 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4618      	mov	r0, r3
 80017ba:	f7ff ff11 	bl	80015e0 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 80017be:	e01a      	b.n	80017f6 <LL_EXTI_Init+0xe6>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7ff ff2f 	bl	8001628 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4618      	mov	r0, r3
 80017d0:	f7ff ff52 	bl	8001678 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80017d4:	e00f      	b.n	80017f6 <LL_EXTI_Init+0xe6>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	4618      	mov	r0, r3
 80017dc:	f7ff ff00 	bl	80015e0 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4618      	mov	r0, r3
 80017e6:	f7ff ff47 	bl	8001678 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80017ea:	e004      	b.n	80017f6 <LL_EXTI_Init+0xe6>
          default:
            status |= 0x02u;
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	f043 0302 	orr.w	r3, r3, #2
 80017f2:	60fb      	str	r3, [r7, #12]
            break;
 80017f4:	bf00      	nop
        }
      }
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d077      	beq.n	80018ee <LL_EXTI_Init+0x1de>
    {
      switch (EXTI_InitStruct->Mode)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	7a5b      	ldrb	r3, [r3, #9]
 8001802:	2b02      	cmp	r3, #2
 8001804:	d01c      	beq.n	8001840 <LL_EXTI_Init+0x130>
 8001806:	2b02      	cmp	r3, #2
 8001808:	dc25      	bgt.n	8001856 <LL_EXTI_Init+0x146>
 800180a:	2b00      	cmp	r3, #0
 800180c:	d002      	beq.n	8001814 <LL_EXTI_Init+0x104>
 800180e:	2b01      	cmp	r3, #1
 8001810:	d00b      	beq.n	800182a <LL_EXTI_Init+0x11a>
 8001812:	e020      	b.n	8001856 <LL_EXTI_Init+0x146>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	4618      	mov	r0, r3
 800181a:	f7ff fecd 	bl	80015b8 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	4618      	mov	r0, r3
 8001824:	f7ff fe56 	bl	80014d4 <LL_EXTI_EnableIT_32_63>
          break;
 8001828:	e01a      	b.n	8001860 <LL_EXTI_Init+0x150>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	4618      	mov	r0, r3
 8001830:	f7ff fe76 	bl	8001520 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	4618      	mov	r0, r3
 800183a:	f7ff fe97 	bl	800156c <LL_EXTI_EnableEvent_32_63>
          break;
 800183e:	e00f      	b.n	8001860 <LL_EXTI_Init+0x150>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	4618      	mov	r0, r3
 8001846:	f7ff fe45 	bl	80014d4 <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	4618      	mov	r0, r3
 8001850:	f7ff fe8c 	bl	800156c <LL_EXTI_EnableEvent_32_63>
          break;
 8001854:	e004      	b.n	8001860 <LL_EXTI_Init+0x150>
        default:
          status |= 0x04u;
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	f043 0304 	orr.w	r3, r3, #4
 800185c:	60fb      	str	r3, [r7, #12]
          break;
 800185e:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	7a9b      	ldrb	r3, [r3, #10]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d042      	beq.n	80018ee <LL_EXTI_Init+0x1de>
      {
        switch (EXTI_InitStruct->Trigger)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	7a9b      	ldrb	r3, [r3, #10]
 800186c:	2b03      	cmp	r3, #3
 800186e:	d01c      	beq.n	80018aa <LL_EXTI_Init+0x19a>
 8001870:	2b03      	cmp	r3, #3
 8001872:	dc25      	bgt.n	80018c0 <LL_EXTI_Init+0x1b0>
 8001874:	2b01      	cmp	r3, #1
 8001876:	d002      	beq.n	800187e <LL_EXTI_Init+0x16e>
 8001878:	2b02      	cmp	r3, #2
 800187a:	d00b      	beq.n	8001894 <LL_EXTI_Init+0x184>
 800187c:	e020      	b.n	80018c0 <LL_EXTI_Init+0x1b0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	4618      	mov	r0, r3
 8001884:	f7ff ff30 	bl	80016e8 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	4618      	mov	r0, r3
 800188e:	f7ff feb9 	bl	8001604 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 8001892:	e02c      	b.n	80018ee <LL_EXTI_Init+0x1de>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	4618      	mov	r0, r3
 800189a:	f7ff fed9 	bl	8001650 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	4618      	mov	r0, r3
 80018a4:	f7ff fefa 	bl	800169c <LL_EXTI_EnableFallingTrig_32_63>
            break;
 80018a8:	e021      	b.n	80018ee <LL_EXTI_Init+0x1de>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7ff fea8 	bl	8001604 <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	4618      	mov	r0, r3
 80018ba:	f7ff feef 	bl	800169c <LL_EXTI_EnableFallingTrig_32_63>
            break;
 80018be:	e016      	b.n	80018ee <LL_EXTI_Init+0x1de>
          default:
            status = ERROR;
 80018c0:	2301      	movs	r3, #1
 80018c2:	60fb      	str	r3, [r7, #12]
            break;
 80018c4:	e013      	b.n	80018ee <LL_EXTI_Init+0x1de>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4618      	mov	r0, r3
 80018cc:	f7ff fe14 	bl	80014f8 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4618      	mov	r0, r3
 80018d6:	f7ff fe5b 	bl	8001590 <LL_EXTI_DisableEvent_0_31>
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	4618      	mov	r0, r3
 80018e0:	f7ff fe1e 	bl	8001520 <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff fe65 	bl	80015b8 <LL_EXTI_DisableEvent_32_63>
  }

  return status;
 80018ee:	68fb      	ldr	r3, [r7, #12]
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	3710      	adds	r7, #16
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <LL_GPIO_SetPinMode>:
{
 80018f8:	b480      	push	{r7}
 80018fa:	b08b      	sub	sp, #44	@ 0x2c
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	60f8      	str	r0, [r7, #12]
 8001900:	60b9      	str	r1, [r7, #8]
 8001902:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	681a      	ldr	r2, [r3, #0]
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	fa93 f3a3 	rbit	r3, r3
 8001912:	613b      	str	r3, [r7, #16]
  return result;
 8001914:	693b      	ldr	r3, [r7, #16]
 8001916:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001918:	69bb      	ldr	r3, [r7, #24]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d101      	bne.n	8001922 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 800191e:	2320      	movs	r3, #32
 8001920:	e003      	b.n	800192a <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8001922:	69bb      	ldr	r3, [r7, #24]
 8001924:	fab3 f383 	clz	r3, r3
 8001928:	b2db      	uxtb	r3, r3
 800192a:	005b      	lsls	r3, r3, #1
 800192c:	2103      	movs	r1, #3
 800192e:	fa01 f303 	lsl.w	r3, r1, r3
 8001932:	43db      	mvns	r3, r3
 8001934:	401a      	ands	r2, r3
 8001936:	68bb      	ldr	r3, [r7, #8]
 8001938:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800193a:	6a3b      	ldr	r3, [r7, #32]
 800193c:	fa93 f3a3 	rbit	r3, r3
 8001940:	61fb      	str	r3, [r7, #28]
  return result;
 8001942:	69fb      	ldr	r3, [r7, #28]
 8001944:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001948:	2b00      	cmp	r3, #0
 800194a:	d101      	bne.n	8001950 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 800194c:	2320      	movs	r3, #32
 800194e:	e003      	b.n	8001958 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8001950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001952:	fab3 f383 	clz	r3, r3
 8001956:	b2db      	uxtb	r3, r3
 8001958:	005b      	lsls	r3, r3, #1
 800195a:	6879      	ldr	r1, [r7, #4]
 800195c:	fa01 f303 	lsl.w	r3, r1, r3
 8001960:	431a      	orrs	r2, r3
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	601a      	str	r2, [r3, #0]
}
 8001966:	bf00      	nop
 8001968:	372c      	adds	r7, #44	@ 0x2c
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr

08001972 <LL_GPIO_SetPinOutputType>:
{
 8001972:	b480      	push	{r7}
 8001974:	b085      	sub	sp, #20
 8001976:	af00      	add	r7, sp, #0
 8001978:	60f8      	str	r0, [r7, #12]
 800197a:	60b9      	str	r1, [r7, #8]
 800197c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	685a      	ldr	r2, [r3, #4]
 8001982:	68bb      	ldr	r3, [r7, #8]
 8001984:	43db      	mvns	r3, r3
 8001986:	401a      	ands	r2, r3
 8001988:	68bb      	ldr	r3, [r7, #8]
 800198a:	6879      	ldr	r1, [r7, #4]
 800198c:	fb01 f303 	mul.w	r3, r1, r3
 8001990:	431a      	orrs	r2, r3
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	605a      	str	r2, [r3, #4]
}
 8001996:	bf00      	nop
 8001998:	3714      	adds	r7, #20
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr

080019a2 <LL_GPIO_SetPinSpeed>:
{
 80019a2:	b480      	push	{r7}
 80019a4:	b08b      	sub	sp, #44	@ 0x2c
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	60f8      	str	r0, [r7, #12]
 80019aa:	60b9      	str	r1, [r7, #8]
 80019ac:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	689a      	ldr	r2, [r3, #8]
 80019b2:	68bb      	ldr	r3, [r7, #8]
 80019b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	fa93 f3a3 	rbit	r3, r3
 80019bc:	613b      	str	r3, [r7, #16]
  return result;
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80019c2:	69bb      	ldr	r3, [r7, #24]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d101      	bne.n	80019cc <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 80019c8:	2320      	movs	r3, #32
 80019ca:	e003      	b.n	80019d4 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 80019cc:	69bb      	ldr	r3, [r7, #24]
 80019ce:	fab3 f383 	clz	r3, r3
 80019d2:	b2db      	uxtb	r3, r3
 80019d4:	005b      	lsls	r3, r3, #1
 80019d6:	2103      	movs	r1, #3
 80019d8:	fa01 f303 	lsl.w	r3, r1, r3
 80019dc:	43db      	mvns	r3, r3
 80019de:	401a      	ands	r2, r3
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019e4:	6a3b      	ldr	r3, [r7, #32]
 80019e6:	fa93 f3a3 	rbit	r3, r3
 80019ea:	61fb      	str	r3, [r7, #28]
  return result;
 80019ec:	69fb      	ldr	r3, [r7, #28]
 80019ee:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80019f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d101      	bne.n	80019fa <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 80019f6:	2320      	movs	r3, #32
 80019f8:	e003      	b.n	8001a02 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 80019fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019fc:	fab3 f383 	clz	r3, r3
 8001a00:	b2db      	uxtb	r3, r3
 8001a02:	005b      	lsls	r3, r3, #1
 8001a04:	6879      	ldr	r1, [r7, #4]
 8001a06:	fa01 f303 	lsl.w	r3, r1, r3
 8001a0a:	431a      	orrs	r2, r3
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	609a      	str	r2, [r3, #8]
}
 8001a10:	bf00      	nop
 8001a12:	372c      	adds	r7, #44	@ 0x2c
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr

08001a1c <LL_GPIO_SetPinPull>:
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b08b      	sub	sp, #44	@ 0x2c
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	60f8      	str	r0, [r7, #12]
 8001a24:	60b9      	str	r1, [r7, #8]
 8001a26:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	68da      	ldr	r2, [r3, #12]
 8001a2c:	68bb      	ldr	r3, [r7, #8]
 8001a2e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	fa93 f3a3 	rbit	r3, r3
 8001a36:	613b      	str	r3, [r7, #16]
  return result;
 8001a38:	693b      	ldr	r3, [r7, #16]
 8001a3a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001a3c:	69bb      	ldr	r3, [r7, #24]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d101      	bne.n	8001a46 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8001a42:	2320      	movs	r3, #32
 8001a44:	e003      	b.n	8001a4e <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8001a46:	69bb      	ldr	r3, [r7, #24]
 8001a48:	fab3 f383 	clz	r3, r3
 8001a4c:	b2db      	uxtb	r3, r3
 8001a4e:	005b      	lsls	r3, r3, #1
 8001a50:	2103      	movs	r1, #3
 8001a52:	fa01 f303 	lsl.w	r3, r1, r3
 8001a56:	43db      	mvns	r3, r3
 8001a58:	401a      	ands	r2, r3
 8001a5a:	68bb      	ldr	r3, [r7, #8]
 8001a5c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a5e:	6a3b      	ldr	r3, [r7, #32]
 8001a60:	fa93 f3a3 	rbit	r3, r3
 8001a64:	61fb      	str	r3, [r7, #28]
  return result;
 8001a66:	69fb      	ldr	r3, [r7, #28]
 8001a68:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d101      	bne.n	8001a74 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8001a70:	2320      	movs	r3, #32
 8001a72:	e003      	b.n	8001a7c <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8001a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a76:	fab3 f383 	clz	r3, r3
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	005b      	lsls	r3, r3, #1
 8001a7e:	6879      	ldr	r1, [r7, #4]
 8001a80:	fa01 f303 	lsl.w	r3, r1, r3
 8001a84:	431a      	orrs	r2, r3
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	60da      	str	r2, [r3, #12]
}
 8001a8a:	bf00      	nop
 8001a8c:	372c      	adds	r7, #44	@ 0x2c
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr

08001a96 <LL_GPIO_SetAFPin_0_7>:
{
 8001a96:	b480      	push	{r7}
 8001a98:	b08b      	sub	sp, #44	@ 0x2c
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	60f8      	str	r0, [r7, #12]
 8001a9e:	60b9      	str	r1, [r7, #8]
 8001aa0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	6a1a      	ldr	r2, [r3, #32]
 8001aa6:	68bb      	ldr	r3, [r7, #8]
 8001aa8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	fa93 f3a3 	rbit	r3, r3
 8001ab0:	613b      	str	r3, [r7, #16]
  return result;
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001ab6:	69bb      	ldr	r3, [r7, #24]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d101      	bne.n	8001ac0 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8001abc:	2320      	movs	r3, #32
 8001abe:	e003      	b.n	8001ac8 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8001ac0:	69bb      	ldr	r3, [r7, #24]
 8001ac2:	fab3 f383 	clz	r3, r3
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	009b      	lsls	r3, r3, #2
 8001aca:	210f      	movs	r1, #15
 8001acc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ad0:	43db      	mvns	r3, r3
 8001ad2:	401a      	ands	r2, r3
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ad8:	6a3b      	ldr	r3, [r7, #32]
 8001ada:	fa93 f3a3 	rbit	r3, r3
 8001ade:	61fb      	str	r3, [r7, #28]
  return result;
 8001ae0:	69fb      	ldr	r3, [r7, #28]
 8001ae2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d101      	bne.n	8001aee <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8001aea:	2320      	movs	r3, #32
 8001aec:	e003      	b.n	8001af6 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8001aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001af0:	fab3 f383 	clz	r3, r3
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	009b      	lsls	r3, r3, #2
 8001af8:	6879      	ldr	r1, [r7, #4]
 8001afa:	fa01 f303 	lsl.w	r3, r1, r3
 8001afe:	431a      	orrs	r2, r3
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	621a      	str	r2, [r3, #32]
}
 8001b04:	bf00      	nop
 8001b06:	372c      	adds	r7, #44	@ 0x2c
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr

08001b10 <LL_GPIO_SetAFPin_8_15>:
{
 8001b10:	b480      	push	{r7}
 8001b12:	b08b      	sub	sp, #44	@ 0x2c
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	60f8      	str	r0, [r7, #12]
 8001b18:	60b9      	str	r1, [r7, #8]
 8001b1a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001b20:	68bb      	ldr	r3, [r7, #8]
 8001b22:	0a1b      	lsrs	r3, r3, #8
 8001b24:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	fa93 f3a3 	rbit	r3, r3
 8001b2c:	613b      	str	r3, [r7, #16]
  return result;
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001b32:	69bb      	ldr	r3, [r7, #24]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d101      	bne.n	8001b3c <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8001b38:	2320      	movs	r3, #32
 8001b3a:	e003      	b.n	8001b44 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8001b3c:	69bb      	ldr	r3, [r7, #24]
 8001b3e:	fab3 f383 	clz	r3, r3
 8001b42:	b2db      	uxtb	r3, r3
 8001b44:	009b      	lsls	r3, r3, #2
 8001b46:	210f      	movs	r1, #15
 8001b48:	fa01 f303 	lsl.w	r3, r1, r3
 8001b4c:	43db      	mvns	r3, r3
 8001b4e:	401a      	ands	r2, r3
 8001b50:	68bb      	ldr	r3, [r7, #8]
 8001b52:	0a1b      	lsrs	r3, r3, #8
 8001b54:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b56:	6a3b      	ldr	r3, [r7, #32]
 8001b58:	fa93 f3a3 	rbit	r3, r3
 8001b5c:	61fb      	str	r3, [r7, #28]
  return result;
 8001b5e:	69fb      	ldr	r3, [r7, #28]
 8001b60:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d101      	bne.n	8001b6c <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8001b68:	2320      	movs	r3, #32
 8001b6a:	e003      	b.n	8001b74 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8001b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b6e:	fab3 f383 	clz	r3, r3
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	009b      	lsls	r3, r3, #2
 8001b76:	6879      	ldr	r1, [r7, #4]
 8001b78:	fa01 f303 	lsl.w	r3, r1, r3
 8001b7c:	431a      	orrs	r2, r3
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001b82:	bf00      	nop
 8001b84:	372c      	adds	r7, #44	@ 0x2c
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr

08001b8e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001b8e:	b580      	push	{r7, lr}
 8001b90:	b088      	sub	sp, #32
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	6078      	str	r0, [r7, #4]
 8001b96:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	fa93 f3a3 	rbit	r3, r3
 8001ba4:	60fb      	str	r3, [r7, #12]
  return result;
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d101      	bne.n	8001bb4 <LL_GPIO_Init+0x26>
    return 32U;
 8001bb0:	2320      	movs	r3, #32
 8001bb2:	e003      	b.n	8001bbc <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	fab3 f383 	clz	r3, r3
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8001bbe:	e040      	b.n	8001c42 <LL_GPIO_Init+0xb4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	2101      	movs	r1, #1
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	fa01 f303 	lsl.w	r3, r1, r3
 8001bcc:	4013      	ands	r3, r2
 8001bce:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8001bd0:	69bb      	ldr	r3, [r7, #24]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d032      	beq.n	8001c3c <LL_GPIO_Init+0xae>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	461a      	mov	r2, r3
 8001bdc:	69b9      	ldr	r1, [r7, #24]
 8001bde:	6878      	ldr	r0, [r7, #4]
 8001be0:	f7ff fe8a 	bl	80018f8 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	2b01      	cmp	r3, #1
 8001bea:	d003      	beq.n	8001bf4 <LL_GPIO_Init+0x66>
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	d106      	bne.n	8001c02 <LL_GPIO_Init+0x74>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	69b9      	ldr	r1, [r7, #24]
 8001bfc:	6878      	ldr	r0, [r7, #4]
 8001bfe:	f7ff fed0 	bl	80019a2 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	691b      	ldr	r3, [r3, #16]
 8001c06:	461a      	mov	r2, r3
 8001c08:	69b9      	ldr	r1, [r7, #24]
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	f7ff ff06 	bl	8001a1c <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	2b02      	cmp	r3, #2
 8001c16:	d111      	bne.n	8001c3c <LL_GPIO_Init+0xae>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8001c18:	69bb      	ldr	r3, [r7, #24]
 8001c1a:	2bff      	cmp	r3, #255	@ 0xff
 8001c1c:	d807      	bhi.n	8001c2e <LL_GPIO_Init+0xa0>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	695b      	ldr	r3, [r3, #20]
 8001c22:	461a      	mov	r2, r3
 8001c24:	69b9      	ldr	r1, [r7, #24]
 8001c26:	6878      	ldr	r0, [r7, #4]
 8001c28:	f7ff ff35 	bl	8001a96 <LL_GPIO_SetAFPin_0_7>
 8001c2c:	e006      	b.n	8001c3c <LL_GPIO_Init+0xae>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	695b      	ldr	r3, [r3, #20]
 8001c32:	461a      	mov	r2, r3
 8001c34:	69b9      	ldr	r1, [r7, #24]
 8001c36:	6878      	ldr	r0, [r7, #4]
 8001c38:	f7ff ff6a 	bl	8001b10 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8001c3c:	69fb      	ldr	r3, [r7, #28]
 8001c3e:	3301      	adds	r3, #1
 8001c40:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	fa22 f303 	lsr.w	r3, r2, r3
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d1b7      	bne.n	8001bc0 <LL_GPIO_Init+0x32>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	2b01      	cmp	r3, #1
 8001c56:	d003      	beq.n	8001c60 <LL_GPIO_Init+0xd2>
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	2b02      	cmp	r3, #2
 8001c5e:	d107      	bne.n	8001c70 <LL_GPIO_Init+0xe2>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	6819      	ldr	r1, [r3, #0]
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	68db      	ldr	r3, [r3, #12]
 8001c68:	461a      	mov	r2, r3
 8001c6a:	6878      	ldr	r0, [r7, #4]
 8001c6c:	f7ff fe81 	bl	8001972 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8001c70:	2300      	movs	r3, #0
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	3720      	adds	r7, #32
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
	...

08001c7c <LL_RCC_HSI_IsReady>:
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8001c80:	4b07      	ldr	r3, [pc, #28]	@ (8001ca0 <LL_RCC_HSI_IsReady+0x24>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c8c:	d101      	bne.n	8001c92 <LL_RCC_HSI_IsReady+0x16>
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e000      	b.n	8001c94 <LL_RCC_HSI_IsReady+0x18>
 8001c92:	2300      	movs	r3, #0
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr
 8001c9e:	bf00      	nop
 8001ca0:	40021000 	.word	0x40021000

08001ca4 <LL_RCC_LSE_IsReady>:
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 8001ca8:	4b07      	ldr	r3, [pc, #28]	@ (8001cc8 <LL_RCC_LSE_IsReady+0x24>)
 8001caa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cae:	f003 0302 	and.w	r3, r3, #2
 8001cb2:	2b02      	cmp	r3, #2
 8001cb4:	d101      	bne.n	8001cba <LL_RCC_LSE_IsReady+0x16>
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e000      	b.n	8001cbc <LL_RCC_LSE_IsReady+0x18>
 8001cba:	2300      	movs	r3, #0
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop
 8001cc8:	40021000 	.word	0x40021000

08001ccc <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RCC_CR_MSIRGSEL) ? 1UL : 0UL);
 8001cd0:	4b06      	ldr	r3, [pc, #24]	@ (8001cec <LL_RCC_MSI_IsEnabledRangeSelect+0x20>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f003 0308 	and.w	r3, r3, #8
 8001cd8:	2b08      	cmp	r3, #8
 8001cda:	d101      	bne.n	8001ce0 <LL_RCC_MSI_IsEnabledRangeSelect+0x14>
 8001cdc:	2301      	movs	r3, #1
 8001cde:	e000      	b.n	8001ce2 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8001ce0:	2300      	movs	r3, #0
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr
 8001cec:	40021000 	.word	0x40021000

08001cf0 <LL_RCC_MSI_GetRange>:
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8001cf4:	4b04      	ldr	r3, [pc, #16]	@ (8001d08 <LL_RCC_MSI_GetRange+0x18>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr
 8001d06:	bf00      	nop
 8001d08:	40021000 	.word	0x40021000

08001d0c <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8001d10:	4b04      	ldr	r3, [pc, #16]	@ (8001d24 <LL_RCC_MSI_GetRangeAfterStandby+0x18>)
 8001d12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d16:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d22:	4770      	bx	lr
 8001d24:	40021000 	.word	0x40021000

08001d28 <LL_RCC_GetSysClkSource>:
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001d2c:	4b04      	ldr	r3, [pc, #16]	@ (8001d40 <LL_RCC_GetSysClkSource+0x18>)
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	f003 030c 	and.w	r3, r3, #12
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	40021000 	.word	0x40021000

08001d44 <LL_RCC_GetAHBPrescaler>:
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001d48:	4b04      	ldr	r3, [pc, #16]	@ (8001d5c <LL_RCC_GetAHBPrescaler+0x18>)
 8001d4a:	689b      	ldr	r3, [r3, #8]
 8001d4c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	40021000 	.word	0x40021000

08001d60 <LL_RCC_GetAPB1Prescaler>:
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001d64:	4b04      	ldr	r3, [pc, #16]	@ (8001d78 <LL_RCC_GetAPB1Prescaler+0x18>)
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
 8001d76:	bf00      	nop
 8001d78:	40021000 	.word	0x40021000

08001d7c <LL_RCC_GetAPB2Prescaler>:
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001d80:	4b04      	ldr	r3, [pc, #16]	@ (8001d94 <LL_RCC_GetAPB2Prescaler+0x18>)
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	40021000 	.word	0x40021000

08001d98 <LL_RCC_GetUSARTClockSource>:
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8001da0:	4b06      	ldr	r3, [pc, #24]	@ (8001dbc <LL_RCC_GetUSARTClockSource+0x24>)
 8001da2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	401a      	ands	r2, r3
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	041b      	lsls	r3, r3, #16
 8001dae:	4313      	orrs	r3, r2
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	370c      	adds	r7, #12
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr
 8001dbc:	40021000 	.word	0x40021000

08001dc0 <LL_RCC_GetUARTClockSource>:
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b083      	sub	sp, #12
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 8001dc8:	4b06      	ldr	r3, [pc, #24]	@ (8001de4 <LL_RCC_GetUARTClockSource+0x24>)
 8001dca:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	401a      	ands	r2, r3
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	041b      	lsls	r3, r3, #16
 8001dd6:	4313      	orrs	r3, r2
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	370c      	adds	r7, #12
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr
 8001de4:	40021000 	.word	0x40021000

08001de8 <LL_RCC_PLL_GetMainSource>:
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001dec:	4b04      	ldr	r3, [pc, #16]	@ (8001e00 <LL_RCC_PLL_GetMainSource+0x18>)
 8001dee:	68db      	ldr	r3, [r3, #12]
 8001df0:	f003 0303 	and.w	r3, r3, #3
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr
 8001dfe:	bf00      	nop
 8001e00:	40021000 	.word	0x40021000

08001e04 <LL_RCC_PLL_GetN>:
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001e08:	4b04      	ldr	r3, [pc, #16]	@ (8001e1c <LL_RCC_PLL_GetN+0x18>)
 8001e0a:	68db      	ldr	r3, [r3, #12]
 8001e0c:	0a1b      	lsrs	r3, r3, #8
 8001e0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr
 8001e1c:	40021000 	.word	0x40021000

08001e20 <LL_RCC_PLL_GetR>:
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001e24:	4b04      	ldr	r3, [pc, #16]	@ (8001e38 <LL_RCC_PLL_GetR+0x18>)
 8001e26:	68db      	ldr	r3, [r3, #12]
 8001e28:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr
 8001e36:	bf00      	nop
 8001e38:	40021000 	.word	0x40021000

08001e3c <LL_RCC_PLL_GetDivider>:
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001e40:	4b04      	ldr	r3, [pc, #16]	@ (8001e54 <LL_RCC_PLL_GetDivider+0x18>)
 8001e42:	68db      	ldr	r3, [r3, #12]
 8001e44:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr
 8001e52:	bf00      	nop
 8001e54:	40021000 	.word	0x40021000

08001e58 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b084      	sub	sp, #16
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8001e60:	2300      	movs	r3, #0
 8001e62:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2b03      	cmp	r3, #3
 8001e68:	d137      	bne.n	8001eda <LL_RCC_GetUSARTClockFreq+0x82>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8001e6a:	6878      	ldr	r0, [r7, #4]
 8001e6c:	f7ff ff94 	bl	8001d98 <LL_RCC_GetUSARTClockSource>
 8001e70:	4603      	mov	r3, r0
 8001e72:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 8001e76:	2b03      	cmp	r3, #3
 8001e78:	f200 80b3 	bhi.w	8001fe2 <LL_RCC_GetUSARTClockFreq+0x18a>
 8001e7c:	a201      	add	r2, pc, #4	@ (adr r2, 8001e84 <LL_RCC_GetUSARTClockFreq+0x2c>)
 8001e7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e82:	bf00      	nop
 8001e84:	08001ec3 	.word	0x08001ec3
 8001e88:	08001e95 	.word	0x08001e95
 8001e8c:	08001e9d 	.word	0x08001e9d
 8001e90:	08001eaf 	.word	0x08001eaf
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8001e94:	f000 f956 	bl	8002144 <RCC_GetSystemClockFreq>
 8001e98:	60f8      	str	r0, [r7, #12]
        break;
 8001e9a:	e0b3      	b.n	8002004 <LL_RCC_GetUSARTClockFreq+0x1ac>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8001e9c:	f7ff feee 	bl	8001c7c <LL_RCC_HSI_IsReady>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	f000 809f 	beq.w	8001fe6 <LL_RCC_GetUSARTClockFreq+0x18e>
        {
          usart_frequency = HSI_VALUE;
 8001ea8:	4b59      	ldr	r3, [pc, #356]	@ (8002010 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8001eaa:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001eac:	e09b      	b.n	8001fe6 <LL_RCC_GetUSARTClockFreq+0x18e>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8001eae:	f7ff fef9 	bl	8001ca4 <LL_RCC_LSE_IsReady>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	f000 8098 	beq.w	8001fea <LL_RCC_GetUSARTClockFreq+0x192>
        {
          usart_frequency = LSE_VALUE;
 8001eba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001ebe:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001ec0:	e093      	b.n	8001fea <LL_RCC_GetUSARTClockFreq+0x192>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8001ec2:	f000 f93f 	bl	8002144 <RCC_GetSystemClockFreq>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f000 f9cb 	bl	8002264 <RCC_GetHCLKClockFreq>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f000 f9f1 	bl	80022b8 <RCC_GetPCLK2ClockFreq>
 8001ed6:	60f8      	str	r0, [r7, #12]
        break;
 8001ed8:	e094      	b.n	8002004 <LL_RCC_GetUSARTClockFreq+0x1ac>

      default:
        break;
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2b0c      	cmp	r3, #12
 8001ede:	d146      	bne.n	8001f6e <LL_RCC_GetUSARTClockFreq+0x116>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8001ee0:	6878      	ldr	r0, [r7, #4]
 8001ee2:	f7ff ff59 	bl	8001d98 <LL_RCC_GetUSARTClockSource>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 8001eec:	2b0c      	cmp	r3, #12
 8001eee:	d87e      	bhi.n	8001fee <LL_RCC_GetUSARTClockFreq+0x196>
 8001ef0:	a201      	add	r2, pc, #4	@ (adr r2, 8001ef8 <LL_RCC_GetUSARTClockFreq+0xa0>)
 8001ef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ef6:	bf00      	nop
 8001ef8:	08001f57 	.word	0x08001f57
 8001efc:	08001fef 	.word	0x08001fef
 8001f00:	08001fef 	.word	0x08001fef
 8001f04:	08001fef 	.word	0x08001fef
 8001f08:	08001f2d 	.word	0x08001f2d
 8001f0c:	08001fef 	.word	0x08001fef
 8001f10:	08001fef 	.word	0x08001fef
 8001f14:	08001fef 	.word	0x08001fef
 8001f18:	08001f35 	.word	0x08001f35
 8001f1c:	08001fef 	.word	0x08001fef
 8001f20:	08001fef 	.word	0x08001fef
 8001f24:	08001fef 	.word	0x08001fef
 8001f28:	08001f45 	.word	0x08001f45
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8001f2c:	f000 f90a 	bl	8002144 <RCC_GetSystemClockFreq>
 8001f30:	60f8      	str	r0, [r7, #12]
        break;
 8001f32:	e067      	b.n	8002004 <LL_RCC_GetUSARTClockFreq+0x1ac>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8001f34:	f7ff fea2 	bl	8001c7c <LL_RCC_HSI_IsReady>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d059      	beq.n	8001ff2 <LL_RCC_GetUSARTClockFreq+0x19a>
        {
          usart_frequency = HSI_VALUE;
 8001f3e:	4b34      	ldr	r3, [pc, #208]	@ (8002010 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8001f40:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001f42:	e056      	b.n	8001ff2 <LL_RCC_GetUSARTClockFreq+0x19a>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8001f44:	f7ff feae 	bl	8001ca4 <LL_RCC_LSE_IsReady>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d053      	beq.n	8001ff6 <LL_RCC_GetUSARTClockFreq+0x19e>
        {
          usart_frequency = LSE_VALUE;
 8001f4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001f52:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001f54:	e04f      	b.n	8001ff6 <LL_RCC_GetUSARTClockFreq+0x19e>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8001f56:	f000 f8f5 	bl	8002144 <RCC_GetSystemClockFreq>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f000 f981 	bl	8002264 <RCC_GetHCLKClockFreq>
 8001f62:	4603      	mov	r3, r0
 8001f64:	4618      	mov	r0, r3
 8001f66:	f000 f993 	bl	8002290 <RCC_GetPCLK1ClockFreq>
 8001f6a:	60f8      	str	r0, [r7, #12]
        break;
 8001f6c:	e04a      	b.n	8002004 <LL_RCC_GetUSARTClockFreq+0x1ac>
    }
  }
  else
  {
#if defined(RCC_CCIPR_USART3SEL)
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2b30      	cmp	r3, #48	@ 0x30
 8001f72:	d147      	bne.n	8002004 <LL_RCC_GetUSARTClockFreq+0x1ac>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8001f74:	6878      	ldr	r0, [r7, #4]
 8001f76:	f7ff ff0f 	bl	8001d98 <LL_RCC_GetUSARTClockSource>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 8001f80:	d01a      	beq.n	8001fb8 <LL_RCC_GetUSARTClockFreq+0x160>
 8001f82:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 8001f86:	d838      	bhi.n	8001ffa <LL_RCC_GetUSARTClockFreq+0x1a2>
 8001f88:	4a22      	ldr	r2, [pc, #136]	@ (8002014 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d00c      	beq.n	8001fa8 <LL_RCC_GetUSARTClockFreq+0x150>
 8001f8e:	4a21      	ldr	r2, [pc, #132]	@ (8002014 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d832      	bhi.n	8001ffa <LL_RCC_GetUSARTClockFreq+0x1a2>
 8001f94:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8001f98:	d017      	beq.n	8001fca <LL_RCC_GetUSARTClockFreq+0x172>
 8001f9a:	4a1f      	ldr	r2, [pc, #124]	@ (8002018 <LL_RCC_GetUSARTClockFreq+0x1c0>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d12c      	bne.n	8001ffa <LL_RCC_GetUSARTClockFreq+0x1a2>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 8001fa0:	f000 f8d0 	bl	8002144 <RCC_GetSystemClockFreq>
 8001fa4:	60f8      	str	r0, [r7, #12]
          break;
 8001fa6:	e02d      	b.n	8002004 <LL_RCC_GetUSARTClockFreq+0x1ac>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 8001fa8:	f7ff fe68 	bl	8001c7c <LL_RCC_HSI_IsReady>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d025      	beq.n	8001ffe <LL_RCC_GetUSARTClockFreq+0x1a6>
          {
            usart_frequency = HSI_VALUE;
 8001fb2:	4b17      	ldr	r3, [pc, #92]	@ (8002010 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8001fb4:	60fb      	str	r3, [r7, #12]
          }
          break;
 8001fb6:	e022      	b.n	8001ffe <LL_RCC_GetUSARTClockFreq+0x1a6>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 8001fb8:	f7ff fe74 	bl	8001ca4 <LL_RCC_LSE_IsReady>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d01f      	beq.n	8002002 <LL_RCC_GetUSARTClockFreq+0x1aa>
          {
            usart_frequency = LSE_VALUE;
 8001fc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001fc6:	60fb      	str	r3, [r7, #12]
          }
          break;
 8001fc8:	e01b      	b.n	8002002 <LL_RCC_GetUSARTClockFreq+0x1aa>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8001fca:	f000 f8bb 	bl	8002144 <RCC_GetSystemClockFreq>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f000 f947 	bl	8002264 <RCC_GetHCLKClockFreq>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f000 f959 	bl	8002290 <RCC_GetPCLK1ClockFreq>
 8001fde:	60f8      	str	r0, [r7, #12]
          break;
 8001fe0:	e010      	b.n	8002004 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 8001fe2:	bf00      	nop
 8001fe4:	e00e      	b.n	8002004 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 8001fe6:	bf00      	nop
 8001fe8:	e00c      	b.n	8002004 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 8001fea:	bf00      	nop
 8001fec:	e00a      	b.n	8002004 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 8001fee:	bf00      	nop
 8001ff0:	e008      	b.n	8002004 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 8001ff2:	bf00      	nop
 8001ff4:	e006      	b.n	8002004 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 8001ff6:	bf00      	nop
 8001ff8:	e004      	b.n	8002004 <LL_RCC_GetUSARTClockFreq+0x1ac>

        default:
          break;
 8001ffa:	bf00      	nop
 8001ffc:	e002      	b.n	8002004 <LL_RCC_GetUSARTClockFreq+0x1ac>
          break;
 8001ffe:	bf00      	nop
 8002000:	e000      	b.n	8002004 <LL_RCC_GetUSARTClockFreq+0x1ac>
          break;
 8002002:	bf00      	nop
      }
    }
#endif /* RCC_CCIPR_USART3SEL */
  }
  return usart_frequency;
 8002004:	68fb      	ldr	r3, [r7, #12]
}
 8002006:	4618      	mov	r0, r3
 8002008:	3710      	adds	r7, #16
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	00f42400 	.word	0x00f42400
 8002014:	00300020 	.word	0x00300020
 8002018:	00300010 	.word	0x00300010

0800201c <LL_RCC_GetUARTClockFreq>:
  *         @arg @ref LL_RCC_UART5_CLKSOURCE
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b084      	sub	sp, #16
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8002024:	2300      	movs	r3, #0
 8002026:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

#if defined(RCC_CCIPR_UART4SEL)
  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2bc0      	cmp	r3, #192	@ 0xc0
 800202c:	d13b      	bne.n	80020a6 <LL_RCC_GetUARTClockFreq+0x8a>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800202e:	6878      	ldr	r0, [r7, #4]
 8002030:	f7ff fec6 	bl	8001dc0 <LL_RCC_GetUARTClockSource>
 8002034:	4603      	mov	r3, r0
 8002036:	f1b3 1fc0 	cmp.w	r3, #12583104	@ 0xc000c0
 800203a:	d01a      	beq.n	8002072 <LL_RCC_GetUARTClockFreq+0x56>
 800203c:	f1b3 1fc0 	cmp.w	r3, #12583104	@ 0xc000c0
 8002040:	d82c      	bhi.n	800209c <LL_RCC_GetUARTClockFreq+0x80>
 8002042:	4a3b      	ldr	r2, [pc, #236]	@ (8002130 <LL_RCC_GetUARTClockFreq+0x114>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d00c      	beq.n	8002062 <LL_RCC_GetUARTClockFreq+0x46>
 8002048:	4a39      	ldr	r2, [pc, #228]	@ (8002130 <LL_RCC_GetUARTClockFreq+0x114>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d826      	bhi.n	800209c <LL_RCC_GetUARTClockFreq+0x80>
 800204e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002052:	d017      	beq.n	8002084 <LL_RCC_GetUARTClockFreq+0x68>
 8002054:	4a37      	ldr	r2, [pc, #220]	@ (8002134 <LL_RCC_GetUARTClockFreq+0x118>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d120      	bne.n	800209c <LL_RCC_GetUARTClockFreq+0x80>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 800205a:	f000 f873 	bl	8002144 <RCC_GetSystemClockFreq>
 800205e:	60f8      	str	r0, [r7, #12]
        break;
 8002060:	e021      	b.n	80020a6 <LL_RCC_GetUARTClockFreq+0x8a>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8002062:	f7ff fe0b 	bl	8001c7c <LL_RCC_HSI_IsReady>
 8002066:	4603      	mov	r3, r0
 8002068:	2b00      	cmp	r3, #0
 800206a:	d019      	beq.n	80020a0 <LL_RCC_GetUARTClockFreq+0x84>
        {
          uart_frequency = HSI_VALUE;
 800206c:	4b32      	ldr	r3, [pc, #200]	@ (8002138 <LL_RCC_GetUARTClockFreq+0x11c>)
 800206e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002070:	e016      	b.n	80020a0 <LL_RCC_GetUARTClockFreq+0x84>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8002072:	f7ff fe17 	bl	8001ca4 <LL_RCC_LSE_IsReady>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d013      	beq.n	80020a4 <LL_RCC_GetUARTClockFreq+0x88>
        {
          uart_frequency = LSE_VALUE;
 800207c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002080:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002082:	e00f      	b.n	80020a4 <LL_RCC_GetUARTClockFreq+0x88>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8002084:	f000 f85e 	bl	8002144 <RCC_GetSystemClockFreq>
 8002088:	4603      	mov	r3, r0
 800208a:	4618      	mov	r0, r3
 800208c:	f000 f8ea 	bl	8002264 <RCC_GetHCLKClockFreq>
 8002090:	4603      	mov	r3, r0
 8002092:	4618      	mov	r0, r3
 8002094:	f000 f8fc 	bl	8002290 <RCC_GetPCLK1ClockFreq>
 8002098:	60f8      	str	r0, [r7, #12]
        break;
 800209a:	e004      	b.n	80020a6 <LL_RCC_GetUARTClockFreq+0x8a>

      default:
        break;
 800209c:	bf00      	nop
 800209e:	e002      	b.n	80020a6 <LL_RCC_GetUARTClockFreq+0x8a>
        break;
 80020a0:	bf00      	nop
 80020a2:	e000      	b.n	80020a6 <LL_RCC_GetUARTClockFreq+0x8a>
        break;
 80020a4:	bf00      	nop
    }
  }
#endif /* RCC_CCIPR_UART4SEL */

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80020ac:	d13b      	bne.n	8002126 <LL_RCC_GetUARTClockFreq+0x10a>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f7ff fe86 	bl	8001dc0 <LL_RCC_GetUARTClockSource>
 80020b4:	4603      	mov	r3, r0
 80020b6:	f1b3 2f03 	cmp.w	r3, #50332416	@ 0x3000300
 80020ba:	d01a      	beq.n	80020f2 <LL_RCC_GetUARTClockFreq+0xd6>
 80020bc:	f1b3 2f03 	cmp.w	r3, #50332416	@ 0x3000300
 80020c0:	d82c      	bhi.n	800211c <LL_RCC_GetUARTClockFreq+0x100>
 80020c2:	4a1e      	ldr	r2, [pc, #120]	@ (800213c <LL_RCC_GetUARTClockFreq+0x120>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d00c      	beq.n	80020e2 <LL_RCC_GetUARTClockFreq+0xc6>
 80020c8:	4a1c      	ldr	r2, [pc, #112]	@ (800213c <LL_RCC_GetUARTClockFreq+0x120>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d826      	bhi.n	800211c <LL_RCC_GetUARTClockFreq+0x100>
 80020ce:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80020d2:	d017      	beq.n	8002104 <LL_RCC_GetUARTClockFreq+0xe8>
 80020d4:	4a1a      	ldr	r2, [pc, #104]	@ (8002140 <LL_RCC_GetUARTClockFreq+0x124>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d120      	bne.n	800211c <LL_RCC_GetUARTClockFreq+0x100>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 80020da:	f000 f833 	bl	8002144 <RCC_GetSystemClockFreq>
 80020de:	60f8      	str	r0, [r7, #12]
        break;
 80020e0:	e021      	b.n	8002126 <LL_RCC_GetUARTClockFreq+0x10a>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 80020e2:	f7ff fdcb 	bl	8001c7c <LL_RCC_HSI_IsReady>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d019      	beq.n	8002120 <LL_RCC_GetUARTClockFreq+0x104>
        {
          uart_frequency = HSI_VALUE;
 80020ec:	4b12      	ldr	r3, [pc, #72]	@ (8002138 <LL_RCC_GetUARTClockFreq+0x11c>)
 80020ee:	60fb      	str	r3, [r7, #12]
        }
        break;
 80020f0:	e016      	b.n	8002120 <LL_RCC_GetUARTClockFreq+0x104>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 80020f2:	f7ff fdd7 	bl	8001ca4 <LL_RCC_LSE_IsReady>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d013      	beq.n	8002124 <LL_RCC_GetUARTClockFreq+0x108>
        {
          uart_frequency = LSE_VALUE;
 80020fc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002100:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002102:	e00f      	b.n	8002124 <LL_RCC_GetUARTClockFreq+0x108>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8002104:	f000 f81e 	bl	8002144 <RCC_GetSystemClockFreq>
 8002108:	4603      	mov	r3, r0
 800210a:	4618      	mov	r0, r3
 800210c:	f000 f8aa 	bl	8002264 <RCC_GetHCLKClockFreq>
 8002110:	4603      	mov	r3, r0
 8002112:	4618      	mov	r0, r3
 8002114:	f000 f8bc 	bl	8002290 <RCC_GetPCLK1ClockFreq>
 8002118:	60f8      	str	r0, [r7, #12]
        break;
 800211a:	e004      	b.n	8002126 <LL_RCC_GetUARTClockFreq+0x10a>

      default:
        break;
 800211c:	bf00      	nop
 800211e:	e002      	b.n	8002126 <LL_RCC_GetUARTClockFreq+0x10a>
        break;
 8002120:	bf00      	nop
 8002122:	e000      	b.n	8002126 <LL_RCC_GetUARTClockFreq+0x10a>
        break;
 8002124:	bf00      	nop
    }
  }
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 8002126:	68fb      	ldr	r3, [r7, #12]
}
 8002128:	4618      	mov	r0, r3
 800212a:	3710      	adds	r7, #16
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	00c00080 	.word	0x00c00080
 8002134:	00c00040 	.word	0x00c00040
 8002138:	00f42400 	.word	0x00f42400
 800213c:	03000200 	.word	0x03000200
 8002140:	03000100 	.word	0x03000100

08002144 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b082      	sub	sp, #8
 8002148:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800214a:	f7ff fded 	bl	8001d28 <LL_RCC_GetSysClkSource>
 800214e:	4603      	mov	r3, r0
 8002150:	2b0c      	cmp	r3, #12
 8002152:	d851      	bhi.n	80021f8 <RCC_GetSystemClockFreq+0xb4>
 8002154:	a201      	add	r2, pc, #4	@ (adr r2, 800215c <RCC_GetSystemClockFreq+0x18>)
 8002156:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800215a:	bf00      	nop
 800215c:	08002191 	.word	0x08002191
 8002160:	080021f9 	.word	0x080021f9
 8002164:	080021f9 	.word	0x080021f9
 8002168:	080021f9 	.word	0x080021f9
 800216c:	080021e5 	.word	0x080021e5
 8002170:	080021f9 	.word	0x080021f9
 8002174:	080021f9 	.word	0x080021f9
 8002178:	080021f9 	.word	0x080021f9
 800217c:	080021eb 	.word	0x080021eb
 8002180:	080021f9 	.word	0x080021f9
 8002184:	080021f9 	.word	0x080021f9
 8002188:	080021f9 	.word	0x080021f9
 800218c:	080021f1 	.word	0x080021f1
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8002190:	f7ff fd9c 	bl	8001ccc <LL_RCC_MSI_IsEnabledRangeSelect>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d111      	bne.n	80021be <RCC_GetSystemClockFreq+0x7a>
 800219a:	f7ff fd97 	bl	8001ccc <LL_RCC_MSI_IsEnabledRangeSelect>
 800219e:	4603      	mov	r3, r0
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d004      	beq.n	80021ae <RCC_GetSystemClockFreq+0x6a>
 80021a4:	f7ff fda4 	bl	8001cf0 <LL_RCC_MSI_GetRange>
 80021a8:	4603      	mov	r3, r0
 80021aa:	0a1b      	lsrs	r3, r3, #8
 80021ac:	e003      	b.n	80021b6 <RCC_GetSystemClockFreq+0x72>
 80021ae:	f7ff fdad 	bl	8001d0c <LL_RCC_MSI_GetRangeAfterStandby>
 80021b2:	4603      	mov	r3, r0
 80021b4:	0a1b      	lsrs	r3, r3, #8
 80021b6:	4a28      	ldr	r2, [pc, #160]	@ (8002258 <RCC_GetSystemClockFreq+0x114>)
 80021b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021bc:	e010      	b.n	80021e0 <RCC_GetSystemClockFreq+0x9c>
 80021be:	f7ff fd85 	bl	8001ccc <LL_RCC_MSI_IsEnabledRangeSelect>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d004      	beq.n	80021d2 <RCC_GetSystemClockFreq+0x8e>
 80021c8:	f7ff fd92 	bl	8001cf0 <LL_RCC_MSI_GetRange>
 80021cc:	4603      	mov	r3, r0
 80021ce:	091b      	lsrs	r3, r3, #4
 80021d0:	e003      	b.n	80021da <RCC_GetSystemClockFreq+0x96>
 80021d2:	f7ff fd9b 	bl	8001d0c <LL_RCC_MSI_GetRangeAfterStandby>
 80021d6:	4603      	mov	r3, r0
 80021d8:	091b      	lsrs	r3, r3, #4
 80021da:	4a1f      	ldr	r2, [pc, #124]	@ (8002258 <RCC_GetSystemClockFreq+0x114>)
 80021dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021e0:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 80021e2:	e033      	b.n	800224c <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80021e4:	4b1d      	ldr	r3, [pc, #116]	@ (800225c <RCC_GetSystemClockFreq+0x118>)
 80021e6:	607b      	str	r3, [r7, #4]
      break;
 80021e8:	e030      	b.n	800224c <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80021ea:	4b1d      	ldr	r3, [pc, #116]	@ (8002260 <RCC_GetSystemClockFreq+0x11c>)
 80021ec:	607b      	str	r3, [r7, #4]
      break;
 80021ee:	e02d      	b.n	800224c <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 80021f0:	f000 f876 	bl	80022e0 <RCC_PLL_GetFreqDomain_SYS>
 80021f4:	6078      	str	r0, [r7, #4]
      break;
 80021f6:	e029      	b.n	800224c <RCC_GetSystemClockFreq+0x108>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80021f8:	f7ff fd68 	bl	8001ccc <LL_RCC_MSI_IsEnabledRangeSelect>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d111      	bne.n	8002226 <RCC_GetSystemClockFreq+0xe2>
 8002202:	f7ff fd63 	bl	8001ccc <LL_RCC_MSI_IsEnabledRangeSelect>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d004      	beq.n	8002216 <RCC_GetSystemClockFreq+0xd2>
 800220c:	f7ff fd70 	bl	8001cf0 <LL_RCC_MSI_GetRange>
 8002210:	4603      	mov	r3, r0
 8002212:	0a1b      	lsrs	r3, r3, #8
 8002214:	e003      	b.n	800221e <RCC_GetSystemClockFreq+0xda>
 8002216:	f7ff fd79 	bl	8001d0c <LL_RCC_MSI_GetRangeAfterStandby>
 800221a:	4603      	mov	r3, r0
 800221c:	0a1b      	lsrs	r3, r3, #8
 800221e:	4a0e      	ldr	r2, [pc, #56]	@ (8002258 <RCC_GetSystemClockFreq+0x114>)
 8002220:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002224:	e010      	b.n	8002248 <RCC_GetSystemClockFreq+0x104>
 8002226:	f7ff fd51 	bl	8001ccc <LL_RCC_MSI_IsEnabledRangeSelect>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d004      	beq.n	800223a <RCC_GetSystemClockFreq+0xf6>
 8002230:	f7ff fd5e 	bl	8001cf0 <LL_RCC_MSI_GetRange>
 8002234:	4603      	mov	r3, r0
 8002236:	091b      	lsrs	r3, r3, #4
 8002238:	e003      	b.n	8002242 <RCC_GetSystemClockFreq+0xfe>
 800223a:	f7ff fd67 	bl	8001d0c <LL_RCC_MSI_GetRangeAfterStandby>
 800223e:	4603      	mov	r3, r0
 8002240:	091b      	lsrs	r3, r3, #4
 8002242:	4a05      	ldr	r2, [pc, #20]	@ (8002258 <RCC_GetSystemClockFreq+0x114>)
 8002244:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002248:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 800224a:	bf00      	nop
  }

  return frequency;
 800224c:	687b      	ldr	r3, [r7, #4]
}
 800224e:	4618      	mov	r0, r3
 8002250:	3708      	adds	r7, #8
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	0800275c 	.word	0x0800275c
 800225c:	00f42400 	.word	0x00f42400
 8002260:	007a1200 	.word	0x007a1200

08002264 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b082      	sub	sp, #8
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800226c:	f7ff fd6a 	bl	8001d44 <LL_RCC_GetAHBPrescaler>
 8002270:	4603      	mov	r3, r0
 8002272:	091b      	lsrs	r3, r3, #4
 8002274:	f003 030f 	and.w	r3, r3, #15
 8002278:	4a04      	ldr	r2, [pc, #16]	@ (800228c <RCC_GetHCLKClockFreq+0x28>)
 800227a:	5cd3      	ldrb	r3, [r2, r3]
 800227c:	461a      	mov	r2, r3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	40d3      	lsrs	r3, r2
}
 8002282:	4618      	mov	r0, r3
 8002284:	3708      	adds	r7, #8
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	08002744 	.word	0x08002744

08002290 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b082      	sub	sp, #8
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8002298:	f7ff fd62 	bl	8001d60 <LL_RCC_GetAPB1Prescaler>
 800229c:	4603      	mov	r3, r0
 800229e:	0a1b      	lsrs	r3, r3, #8
 80022a0:	4a04      	ldr	r2, [pc, #16]	@ (80022b4 <RCC_GetPCLK1ClockFreq+0x24>)
 80022a2:	5cd3      	ldrb	r3, [r2, r3]
 80022a4:	461a      	mov	r2, r3
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	40d3      	lsrs	r3, r2
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	3708      	adds	r7, #8
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	08002754 	.word	0x08002754

080022b8 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b082      	sub	sp, #8
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80022c0:	f7ff fd5c 	bl	8001d7c <LL_RCC_GetAPB2Prescaler>
 80022c4:	4603      	mov	r3, r0
 80022c6:	0adb      	lsrs	r3, r3, #11
 80022c8:	4a04      	ldr	r2, [pc, #16]	@ (80022dc <RCC_GetPCLK2ClockFreq+0x24>)
 80022ca:	5cd3      	ldrb	r3, [r2, r3]
 80022cc:	461a      	mov	r2, r3
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	40d3      	lsrs	r3, r2
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3708      	adds	r7, #8
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	08002754 	.word	0x08002754

080022e0 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 80022e0:	b590      	push	{r4, r7, lr}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80022e6:	f7ff fd7f 	bl	8001de8 <LL_RCC_PLL_GetMainSource>
 80022ea:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	2b03      	cmp	r3, #3
 80022f0:	d036      	beq.n	8002360 <RCC_PLL_GetFreqDomain_SYS+0x80>
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	2b03      	cmp	r3, #3
 80022f6:	d836      	bhi.n	8002366 <RCC_PLL_GetFreqDomain_SYS+0x86>
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	2b01      	cmp	r3, #1
 80022fc:	d003      	beq.n	8002306 <RCC_PLL_GetFreqDomain_SYS+0x26>
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	2b02      	cmp	r3, #2
 8002302:	d02a      	beq.n	800235a <RCC_PLL_GetFreqDomain_SYS+0x7a>
 8002304:	e02f      	b.n	8002366 <RCC_PLL_GetFreqDomain_SYS+0x86>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8002306:	f7ff fce1 	bl	8001ccc <LL_RCC_MSI_IsEnabledRangeSelect>
 800230a:	4603      	mov	r3, r0
 800230c:	2b00      	cmp	r3, #0
 800230e:	d111      	bne.n	8002334 <RCC_PLL_GetFreqDomain_SYS+0x54>
 8002310:	f7ff fcdc 	bl	8001ccc <LL_RCC_MSI_IsEnabledRangeSelect>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	d004      	beq.n	8002324 <RCC_PLL_GetFreqDomain_SYS+0x44>
 800231a:	f7ff fce9 	bl	8001cf0 <LL_RCC_MSI_GetRange>
 800231e:	4603      	mov	r3, r0
 8002320:	0a1b      	lsrs	r3, r3, #8
 8002322:	e003      	b.n	800232c <RCC_PLL_GetFreqDomain_SYS+0x4c>
 8002324:	f7ff fcf2 	bl	8001d0c <LL_RCC_MSI_GetRangeAfterStandby>
 8002328:	4603      	mov	r3, r0
 800232a:	0a1b      	lsrs	r3, r3, #8
 800232c:	4a2f      	ldr	r2, [pc, #188]	@ (80023ec <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 800232e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002332:	e010      	b.n	8002356 <RCC_PLL_GetFreqDomain_SYS+0x76>
 8002334:	f7ff fcca 	bl	8001ccc <LL_RCC_MSI_IsEnabledRangeSelect>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d004      	beq.n	8002348 <RCC_PLL_GetFreqDomain_SYS+0x68>
 800233e:	f7ff fcd7 	bl	8001cf0 <LL_RCC_MSI_GetRange>
 8002342:	4603      	mov	r3, r0
 8002344:	091b      	lsrs	r3, r3, #4
 8002346:	e003      	b.n	8002350 <RCC_PLL_GetFreqDomain_SYS+0x70>
 8002348:	f7ff fce0 	bl	8001d0c <LL_RCC_MSI_GetRangeAfterStandby>
 800234c:	4603      	mov	r3, r0
 800234e:	091b      	lsrs	r3, r3, #4
 8002350:	4a26      	ldr	r2, [pc, #152]	@ (80023ec <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8002352:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002356:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8002358:	e02f      	b.n	80023ba <RCC_PLL_GetFreqDomain_SYS+0xda>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800235a:	4b25      	ldr	r3, [pc, #148]	@ (80023f0 <RCC_PLL_GetFreqDomain_SYS+0x110>)
 800235c:	607b      	str	r3, [r7, #4]
      break;
 800235e:	e02c      	b.n	80023ba <RCC_PLL_GetFreqDomain_SYS+0xda>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8002360:	4b24      	ldr	r3, [pc, #144]	@ (80023f4 <RCC_PLL_GetFreqDomain_SYS+0x114>)
 8002362:	607b      	str	r3, [r7, #4]
      break;
 8002364:	e029      	b.n	80023ba <RCC_PLL_GetFreqDomain_SYS+0xda>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8002366:	f7ff fcb1 	bl	8001ccc <LL_RCC_MSI_IsEnabledRangeSelect>
 800236a:	4603      	mov	r3, r0
 800236c:	2b00      	cmp	r3, #0
 800236e:	d111      	bne.n	8002394 <RCC_PLL_GetFreqDomain_SYS+0xb4>
 8002370:	f7ff fcac 	bl	8001ccc <LL_RCC_MSI_IsEnabledRangeSelect>
 8002374:	4603      	mov	r3, r0
 8002376:	2b00      	cmp	r3, #0
 8002378:	d004      	beq.n	8002384 <RCC_PLL_GetFreqDomain_SYS+0xa4>
 800237a:	f7ff fcb9 	bl	8001cf0 <LL_RCC_MSI_GetRange>
 800237e:	4603      	mov	r3, r0
 8002380:	0a1b      	lsrs	r3, r3, #8
 8002382:	e003      	b.n	800238c <RCC_PLL_GetFreqDomain_SYS+0xac>
 8002384:	f7ff fcc2 	bl	8001d0c <LL_RCC_MSI_GetRangeAfterStandby>
 8002388:	4603      	mov	r3, r0
 800238a:	0a1b      	lsrs	r3, r3, #8
 800238c:	4a17      	ldr	r2, [pc, #92]	@ (80023ec <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 800238e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002392:	e010      	b.n	80023b6 <RCC_PLL_GetFreqDomain_SYS+0xd6>
 8002394:	f7ff fc9a 	bl	8001ccc <LL_RCC_MSI_IsEnabledRangeSelect>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d004      	beq.n	80023a8 <RCC_PLL_GetFreqDomain_SYS+0xc8>
 800239e:	f7ff fca7 	bl	8001cf0 <LL_RCC_MSI_GetRange>
 80023a2:	4603      	mov	r3, r0
 80023a4:	091b      	lsrs	r3, r3, #4
 80023a6:	e003      	b.n	80023b0 <RCC_PLL_GetFreqDomain_SYS+0xd0>
 80023a8:	f7ff fcb0 	bl	8001d0c <LL_RCC_MSI_GetRangeAfterStandby>
 80023ac:	4603      	mov	r3, r0
 80023ae:	091b      	lsrs	r3, r3, #4
 80023b0:	4a0e      	ldr	r2, [pc, #56]	@ (80023ec <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 80023b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023b6:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 80023b8:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80023ba:	f7ff fd3f 	bl	8001e3c <LL_RCC_PLL_GetDivider>
 80023be:	4603      	mov	r3, r0
 80023c0:	091b      	lsrs	r3, r3, #4
 80023c2:	3301      	adds	r3, #1
 80023c4:	687a      	ldr	r2, [r7, #4]
 80023c6:	fbb2 f4f3 	udiv	r4, r2, r3
 80023ca:	f7ff fd1b 	bl	8001e04 <LL_RCC_PLL_GetN>
 80023ce:	4603      	mov	r3, r0
 80023d0:	fb03 f404 	mul.w	r4, r3, r4
 80023d4:	f7ff fd24 	bl	8001e20 <LL_RCC_PLL_GetR>
 80023d8:	4603      	mov	r3, r0
 80023da:	0e5b      	lsrs	r3, r3, #25
 80023dc:	3301      	adds	r3, #1
 80023de:	005b      	lsls	r3, r3, #1
 80023e0:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	370c      	adds	r7, #12
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd90      	pop	{r4, r7, pc}
 80023ec:	0800275c 	.word	0x0800275c
 80023f0:	00f42400 	.word	0x00f42400
 80023f4:	007a1200 	.word	0x007a1200

080023f8 <LL_SPI_IsEnabled>:
{
 80023f8:	b480      	push	{r7}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002408:	2b40      	cmp	r3, #64	@ 0x40
 800240a:	d101      	bne.n	8002410 <LL_SPI_IsEnabled+0x18>
 800240c:	2301      	movs	r3, #1
 800240e:	e000      	b.n	8002412 <LL_SPI_IsEnabled+0x1a>
 8002410:	2300      	movs	r3, #0
}
 8002412:	4618      	mov	r0, r3
 8002414:	370c      	adds	r7, #12
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr

0800241e <LL_SPI_SetCRCPolynomial>:
{
 800241e:	b480      	push	{r7}
 8002420:	b083      	sub	sp, #12
 8002422:	af00      	add	r7, sp, #0
 8002424:	6078      	str	r0, [r7, #4]
 8002426:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	b29b      	uxth	r3, r3
 800242c:	461a      	mov	r2, r3
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	611a      	str	r2, [r3, #16]
}
 8002432:	bf00      	nop
 8002434:	370c      	adds	r7, #12
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr

0800243e <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 800243e:	b580      	push	{r7, lr}
 8002440:	b084      	sub	sp, #16
 8002442:	af00      	add	r7, sp, #0
 8002444:	6078      	str	r0, [r7, #4]
 8002446:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 800244c:	6878      	ldr	r0, [r7, #4]
 800244e:	f7ff ffd3 	bl	80023f8 <LL_SPI_IsEnabled>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d13b      	bne.n	80024d0 <LL_SPI_Init+0x92>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002460:	f023 03bf 	bic.w	r3, r3, #191	@ 0xbf
 8002464:	683a      	ldr	r2, [r7, #0]
 8002466:	6811      	ldr	r1, [r2, #0]
 8002468:	683a      	ldr	r2, [r7, #0]
 800246a:	6852      	ldr	r2, [r2, #4]
 800246c:	4311      	orrs	r1, r2
 800246e:	683a      	ldr	r2, [r7, #0]
 8002470:	68d2      	ldr	r2, [r2, #12]
 8002472:	4311      	orrs	r1, r2
 8002474:	683a      	ldr	r2, [r7, #0]
 8002476:	6912      	ldr	r2, [r2, #16]
 8002478:	4311      	orrs	r1, r2
 800247a:	683a      	ldr	r2, [r7, #0]
 800247c:	6952      	ldr	r2, [r2, #20]
 800247e:	4311      	orrs	r1, r2
 8002480:	683a      	ldr	r2, [r7, #0]
 8002482:	6992      	ldr	r2, [r2, #24]
 8002484:	4311      	orrs	r1, r2
 8002486:	683a      	ldr	r2, [r7, #0]
 8002488:	69d2      	ldr	r2, [r2, #28]
 800248a:	4311      	orrs	r1, r2
 800248c:	683a      	ldr	r2, [r7, #0]
 800248e:	6a12      	ldr	r2, [r2, #32]
 8002490:	430a      	orrs	r2, r1
 8002492:	431a      	orrs	r2, r3
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80024a0:	f023 0304 	bic.w	r3, r3, #4
 80024a4:	683a      	ldr	r2, [r7, #0]
 80024a6:	6891      	ldr	r1, [r2, #8]
 80024a8:	683a      	ldr	r2, [r7, #0]
 80024aa:	6952      	ldr	r2, [r2, #20]
 80024ac:	0c12      	lsrs	r2, r2, #16
 80024ae:	430a      	orrs	r2, r1
 80024b0:	431a      	orrs	r2, r3
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	6a1b      	ldr	r3, [r3, #32]
 80024ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80024be:	d105      	bne.n	80024cc <LL_SPI_Init+0x8e>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024c4:	4619      	mov	r1, r3
 80024c6:	6878      	ldr	r0, [r7, #4]
 80024c8:	f7ff ffa9 	bl	800241e <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 80024cc:	2300      	movs	r3, #0
 80024ce:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80024d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3710      	adds	r7, #16
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}

080024da <LL_USART_IsEnabled>:
{
 80024da:	b480      	push	{r7}
 80024dc:	b083      	sub	sp, #12
 80024de:	af00      	add	r7, sp, #0
 80024e0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 0301 	and.w	r3, r3, #1
 80024ea:	2b01      	cmp	r3, #1
 80024ec:	d101      	bne.n	80024f2 <LL_USART_IsEnabled+0x18>
 80024ee:	2301      	movs	r3, #1
 80024f0:	e000      	b.n	80024f4 <LL_USART_IsEnabled+0x1a>
 80024f2:	2300      	movs	r3, #0
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	370c      	adds	r7, #12
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr

08002500 <LL_USART_SetStopBitsLength>:
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	431a      	orrs	r2, r3
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	605a      	str	r2, [r3, #4]
}
 800251a:	bf00      	nop
 800251c:	370c      	adds	r7, #12
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr

08002526 <LL_USART_SetHWFlowCtrl>:
{
 8002526:	b480      	push	{r7}
 8002528:	b083      	sub	sp, #12
 800252a:	af00      	add	r7, sp, #0
 800252c:	6078      	str	r0, [r7, #4]
 800252e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	431a      	orrs	r2, r3
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	609a      	str	r2, [r3, #8]
}
 8002540:	bf00      	nop
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr

0800254c <LL_USART_SetBaudRate>:
{
 800254c:	b480      	push	{r7}
 800254e:	b087      	sub	sp, #28
 8002550:	af00      	add	r7, sp, #0
 8002552:	60f8      	str	r0, [r7, #12]
 8002554:	60b9      	str	r1, [r7, #8]
 8002556:	607a      	str	r2, [r7, #4]
 8002558:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002560:	d11a      	bne.n	8002598 <LL_USART_SetBaudRate+0x4c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	005a      	lsls	r2, r3, #1
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	085b      	lsrs	r3, r3, #1
 800256a:	441a      	add	r2, r3
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002572:	b29b      	uxth	r3, r3
 8002574:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8002576:	697a      	ldr	r2, [r7, #20]
 8002578:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 800257c:	4013      	ands	r3, r2
 800257e:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	085b      	lsrs	r3, r3, #1
 8002584:	b29b      	uxth	r3, r3
 8002586:	f003 0307 	and.w	r3, r3, #7
 800258a:	693a      	ldr	r2, [r7, #16]
 800258c:	4313      	orrs	r3, r2
 800258e:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	693a      	ldr	r2, [r7, #16]
 8002594:	60da      	str	r2, [r3, #12]
}
 8002596:	e00a      	b.n	80025ae <LL_USART_SetBaudRate+0x62>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	085a      	lsrs	r2, r3, #1
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	441a      	add	r2, r3
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80025a6:	b29b      	uxth	r3, r3
 80025a8:	461a      	mov	r2, r3
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	60da      	str	r2, [r3, #12]
}
 80025ae:	bf00      	nop
 80025b0:	371c      	adds	r7, #28
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr
	...

080025bc <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b084      	sub	sp, #16
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80025ca:	2300      	movs	r3, #0
 80025cc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80025ce:	6878      	ldr	r0, [r7, #4]
 80025d0:	f7ff ff83 	bl	80024da <LL_USART_IsEnabled>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d15b      	bne.n	8002692 <LL_USART_Init+0xd6>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	4b2f      	ldr	r3, [pc, #188]	@ (800269c <LL_USART_Init+0xe0>)
 80025e0:	4013      	ands	r3, r2
 80025e2:	683a      	ldr	r2, [r7, #0]
 80025e4:	6851      	ldr	r1, [r2, #4]
 80025e6:	683a      	ldr	r2, [r7, #0]
 80025e8:	68d2      	ldr	r2, [r2, #12]
 80025ea:	4311      	orrs	r1, r2
 80025ec:	683a      	ldr	r2, [r7, #0]
 80025ee:	6912      	ldr	r2, [r2, #16]
 80025f0:	4311      	orrs	r1, r2
 80025f2:	683a      	ldr	r2, [r7, #0]
 80025f4:	6992      	ldr	r2, [r2, #24]
 80025f6:	430a      	orrs	r2, r1
 80025f8:	431a      	orrs	r2, r3
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	689b      	ldr	r3, [r3, #8]
 8002602:	4619      	mov	r1, r3
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f7ff ff7b 	bl	8002500 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	695b      	ldr	r3, [r3, #20]
 800260e:	4619      	mov	r1, r3
 8002610:	6878      	ldr	r0, [r7, #4]
 8002612:	f7ff ff88 	bl	8002526 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	4a21      	ldr	r2, [pc, #132]	@ (80026a0 <LL_USART_Init+0xe4>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d104      	bne.n	8002628 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800261e:	2003      	movs	r0, #3
 8002620:	f7ff fc1a 	bl	8001e58 <LL_RCC_GetUSARTClockFreq>
 8002624:	60b8      	str	r0, [r7, #8]
 8002626:	e023      	b.n	8002670 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	4a1e      	ldr	r2, [pc, #120]	@ (80026a4 <LL_USART_Init+0xe8>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d104      	bne.n	800263a <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8002630:	200c      	movs	r0, #12
 8002632:	f7ff fc11 	bl	8001e58 <LL_RCC_GetUSARTClockFreq>
 8002636:	60b8      	str	r0, [r7, #8]
 8002638:	e01a      	b.n	8002670 <LL_USART_Init+0xb4>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a1a      	ldr	r2, [pc, #104]	@ (80026a8 <LL_USART_Init+0xec>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d104      	bne.n	800264c <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8002642:	2030      	movs	r0, #48	@ 0x30
 8002644:	f7ff fc08 	bl	8001e58 <LL_RCC_GetUSARTClockFreq>
 8002648:	60b8      	str	r0, [r7, #8]
 800264a:	e011      	b.n	8002670 <LL_USART_Init+0xb4>
    }
#endif /* USART3 */
#if defined(UART4)
    else if (USARTx == UART4)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	4a17      	ldr	r2, [pc, #92]	@ (80026ac <LL_USART_Init+0xf0>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d104      	bne.n	800265e <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 8002654:	20c0      	movs	r0, #192	@ 0xc0
 8002656:	f7ff fce1 	bl	800201c <LL_RCC_GetUARTClockFreq>
 800265a:	60b8      	str	r0, [r7, #8]
 800265c:	e008      	b.n	8002670 <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	4a13      	ldr	r2, [pc, #76]	@ (80026b0 <LL_USART_Init+0xf4>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d104      	bne.n	8002670 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 8002666:	f44f 7040 	mov.w	r0, #768	@ 0x300
 800266a:	f7ff fcd7 	bl	800201c <LL_RCC_GetUARTClockFreq>
 800266e:	60b8      	str	r0, [r7, #8]
       - prescaler value is required
    #endif
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d00d      	beq.n	8002692 <LL_USART_Init+0xd6>
        && (USART_InitStruct->BaudRate != 0U))
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d009      	beq.n	8002692 <LL_USART_Init+0xd6>
    {
      status = SUCCESS;
 800267e:	2300      	movs	r3, #0
 8002680:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	699a      	ldr	r2, [r3, #24]
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	68b9      	ldr	r1, [r7, #8]
 800268c:	6878      	ldr	r0, [r7, #4]
 800268e:	f7ff ff5d 	bl	800254c <LL_USART_SetBaudRate>
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
#endif /* USART_PRESC_PRESCALER */
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8002692:	7bfb      	ldrb	r3, [r7, #15]
}
 8002694:	4618      	mov	r0, r3
 8002696:	3710      	adds	r7, #16
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}
 800269c:	efff69f3 	.word	0xefff69f3
 80026a0:	40013800 	.word	0x40013800
 80026a4:	40004400 	.word	0x40004400
 80026a8:	40004800 	.word	0x40004800
 80026ac:	40004c00 	.word	0x40004c00
 80026b0:	40005000 	.word	0x40005000

080026b4 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80026bc:	4a04      	ldr	r2, [pc, #16]	@ (80026d0 <LL_SetSystemCoreClock+0x1c>)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6013      	str	r3, [r2, #0]
}
 80026c2:	bf00      	nop
 80026c4:	370c      	adds	r7, #12
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr
 80026ce:	bf00      	nop
 80026d0:	20000000 	.word	0x20000000

080026d4 <memset>:
 80026d4:	4402      	add	r2, r0
 80026d6:	4603      	mov	r3, r0
 80026d8:	4293      	cmp	r3, r2
 80026da:	d100      	bne.n	80026de <memset+0xa>
 80026dc:	4770      	bx	lr
 80026de:	f803 1b01 	strb.w	r1, [r3], #1
 80026e2:	e7f9      	b.n	80026d8 <memset+0x4>

080026e4 <__libc_init_array>:
 80026e4:	b570      	push	{r4, r5, r6, lr}
 80026e6:	4d0d      	ldr	r5, [pc, #52]	@ (800271c <__libc_init_array+0x38>)
 80026e8:	4c0d      	ldr	r4, [pc, #52]	@ (8002720 <__libc_init_array+0x3c>)
 80026ea:	1b64      	subs	r4, r4, r5
 80026ec:	10a4      	asrs	r4, r4, #2
 80026ee:	2600      	movs	r6, #0
 80026f0:	42a6      	cmp	r6, r4
 80026f2:	d109      	bne.n	8002708 <__libc_init_array+0x24>
 80026f4:	4d0b      	ldr	r5, [pc, #44]	@ (8002724 <__libc_init_array+0x40>)
 80026f6:	4c0c      	ldr	r4, [pc, #48]	@ (8002728 <__libc_init_array+0x44>)
 80026f8:	f000 f818 	bl	800272c <_init>
 80026fc:	1b64      	subs	r4, r4, r5
 80026fe:	10a4      	asrs	r4, r4, #2
 8002700:	2600      	movs	r6, #0
 8002702:	42a6      	cmp	r6, r4
 8002704:	d105      	bne.n	8002712 <__libc_init_array+0x2e>
 8002706:	bd70      	pop	{r4, r5, r6, pc}
 8002708:	f855 3b04 	ldr.w	r3, [r5], #4
 800270c:	4798      	blx	r3
 800270e:	3601      	adds	r6, #1
 8002710:	e7ee      	b.n	80026f0 <__libc_init_array+0xc>
 8002712:	f855 3b04 	ldr.w	r3, [r5], #4
 8002716:	4798      	blx	r3
 8002718:	3601      	adds	r6, #1
 800271a:	e7f2      	b.n	8002702 <__libc_init_array+0x1e>
 800271c:	0800278c 	.word	0x0800278c
 8002720:	0800278c 	.word	0x0800278c
 8002724:	0800278c 	.word	0x0800278c
 8002728:	08002790 	.word	0x08002790

0800272c <_init>:
 800272c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800272e:	bf00      	nop
 8002730:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002732:	bc08      	pop	{r3}
 8002734:	469e      	mov	lr, r3
 8002736:	4770      	bx	lr

08002738 <_fini>:
 8002738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800273a:	bf00      	nop
 800273c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800273e:	bc08      	pop	{r3}
 8002740:	469e      	mov	lr, r3
 8002742:	4770      	bx	lr
