

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Wed Aug  7 15:51:54 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp_1_fp2_ap_d2_r4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    12.331|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  551|  551|  551|  551|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                        |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop  |  549|  549|        11|          7|          1|    78|    yes   |
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 7, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 13 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 11.2>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln10, %Row_Loop ]" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 15 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %select_ln29_53, %Row_Loop ]" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 16 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop ]"   --->   Operation 17 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.48ns)   --->   "%icmp_ln10 = icmp eq i7 %indvar_flatten, -50" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 18 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.87ns)   --->   "%add_ln10 = add i7 %indvar_flatten, 1" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 19 'add' 'add_ln10' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Row_Loop" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.65ns)   --->   "%f = add i3 1, %f_0" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 21 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0, -3" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 22 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.02ns)   --->   "%select_ln29_52 = select i1 %icmp_ln13, i4 0, i4 %r_0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 23 'select' 'select_ln29_52' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.98ns)   --->   "%select_ln29_53 = select i1 %icmp_ln13, i3 %f, i3 %f_0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 24 'select' 'select_ln29_53' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i3 %select_ln29_53 to i12" [cnn_ap_lp/max_pool_1.cpp:14]   --->   Operation 25 'zext' 'zext_ln14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i3 %select_ln29_53 to i11" [cnn_ap_lp/max_pool_1.cpp:14]   --->   Operation 26 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln29_52, i1 false)" [cnn_ap_lp/max_pool_1.cpp:26]   --->   Operation 27 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i5 %shl_ln to i11" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 28 'zext' 'zext_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1494_3 = zext i5 %shl_ln to i9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 29 'zext' 'zext_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %select_ln29_52, i4 0)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 30 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1494_4 = zext i8 %tmp to i9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 31 'zext' 'zext_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.91ns)   --->   "%sub_ln1494 = sub i9 %zext_ln1494_4, %zext_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 32 'sub' 'sub_ln1494' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1494 = sext i9 %sub_ln1494 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 33 'sext' 'sext_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (3.74ns)   --->   "%mul_ln1494 = mul i11 42, %zext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 34 'mul' 'mul_ln1494' <Predicate = (!icmp_ln10)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.63ns)   --->   "%add_ln1494 = add i11 %mul_ln1494, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 35 'add' 'add_ln1494' <Predicate = (!icmp_ln10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1494_5 = zext i11 %add_ln1494 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 36 'zext' 'zext_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr = getelementptr [1092 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 37 'getelementptr' 'conv_out_0_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln1494 = or i64 %sext_ln1494, 1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 38 'or' 'or_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i64 %or_ln1494 to i9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 39 'trunc' 'trunc_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl16_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %trunc_ln1494, i3 0)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 40 'bitconcatenate' 'p_shl16_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln1494_1 = trunc i64 %or_ln1494 to i11" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 41 'trunc' 'trunc_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl17_cast = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %trunc_ln1494_1, i1 false)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 42 'bitconcatenate' 'p_shl17_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494_1 = sub i12 %p_shl16_cast, %p_shl17_cast" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 43 'sub' 'sub_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1494_2 = add i12 %sub_ln1494_1, %zext_ln14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 44 'add' 'add_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1494_6 = zext i12 %add_ln1494_2 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 45 'zext' 'zext_ln1494_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr_2 = getelementptr [1092 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln1494_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 46 'getelementptr' 'conv_out_0_V_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr = getelementptr [1092 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 47 'getelementptr' 'conv_out_1_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr_2 = getelementptr [1092 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 48 'getelementptr' 'conv_out_1_V_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %select_ln29_52, i2 0)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 49 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln1494_12 = zext i6 %tmp_s to i9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 50 'zext' 'zext_ln1494_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.91ns)   --->   "%sub_ln1494_2 = sub i9 %zext_ln1494_4, %zext_ln1494_12" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 51 'sub' 'sub_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1494_1 = sext i9 %sub_ln1494_2 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 52 'sext' 'sext_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_1 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %select_ln29_52, i6 0)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 53 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1494_13 = zext i10 %tmp_1 to i11" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 54 'zext' 'zext_ln1494_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln29_52, i3 0)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 55 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1494_14 = zext i7 %tmp_2 to i11" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 56 'zext' 'zext_ln1494_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.73ns)   --->   "%add_ln1494_13 = add i11 %zext_ln1494_14, %zext_ln1494_13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 57 'add' 'add_ln1494_13' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln1494_2 = trunc i11 %add_ln1494_13 to i3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 58 'trunc' 'trunc_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.96ns)   --->   "%or_ln1494_1 = or i3 %trunc_ln1494_2, %select_ln29_53" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 59 'or' 'or_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1494_13, i32 3, i32 10)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 60 'partselect' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_5 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_3, i3 %or_ln1494_1)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 61 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1494_15 = zext i11 %tmp_5 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 62 'zext' 'zext_ln1494_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%conv_out_2_V_addr = getelementptr [936 x i14]* %conv_out_2_V, i64 0, i64 %zext_ln1494_15" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 63 'getelementptr' 'conv_out_2_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%or_ln1494_2 = or i64 %sext_ln1494_1, 1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 64 'or' 'or_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln1494_3 = trunc i64 %or_ln1494_2 to i8" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 65 'trunc' 'trunc_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_shl10_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %trunc_ln1494_3, i3 0)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 66 'bitconcatenate' 'p_shl10_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln1494_4 = trunc i64 %or_ln1494_2 to i10" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 67 'trunc' 'trunc_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl11_cast = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %trunc_ln1494_4, i1 false)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 68 'bitconcatenate' 'p_shl11_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494_3 = sub i11 %p_shl10_cast, %p_shl11_cast" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 69 'sub' 'sub_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1494_14 = add i11 %sub_ln1494_3, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 70 'add' 'add_ln1494_14' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1494_16 = zext i11 %add_ln1494_14 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 71 'zext' 'zext_ln1494_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%conv_out_2_V_addr_2 = getelementptr [936 x i14]* %conv_out_2_V, i64 0, i64 %zext_ln1494_16" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 72 'getelementptr' 'conv_out_2_V_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%conv_out_3_V_addr = getelementptr [936 x i14]* %conv_out_3_V, i64 0, i64 %zext_ln1494_15" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 73 'getelementptr' 'conv_out_3_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%conv_out_0_V_load = load i14* %conv_out_0_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 74 'load' 'conv_out_0_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_2 : Operation 75 [2/2] (3.25ns)   --->   "%conv_out_1_V_load = load i14* %conv_out_1_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 75 'load' 'conv_out_1_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%or_ln26 = or i5 %shl_ln, 1" [cnn_ap_lp/max_pool_1.cpp:26]   --->   Operation 76 'or' 'or_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_12 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %or_ln26, i5 0)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 77 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1494_30 = zext i10 %tmp_12 to i11" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 78 'zext' 'zext_ln1494_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_13 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %or_ln26, i2 0)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 79 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1494_31 = zext i7 %tmp_13 to i11" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 80 'zext' 'zext_ln1494_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.73ns)   --->   "%add_ln1494_33 = add i11 %zext_ln1494_31, %zext_ln1494_30" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 81 'add' 'add_ln1494_33' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.63ns)   --->   "%add_ln1494_34 = add i11 %add_ln1494_33, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 82 'add' 'add_ln1494_34' <Predicate = (!icmp_ln10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1494_32 = zext i11 %add_ln1494_34 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 83 'zext' 'zext_ln1494_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%conv_out_3_V_addr_1 = getelementptr [936 x i14]* %conv_out_3_V, i64 0, i64 %zext_ln1494_32" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 84 'getelementptr' 'conv_out_3_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 85 [2/2] (3.25ns)   --->   "%conv_out_2_V_load = load i14* %conv_out_2_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 85 'load' 'conv_out_2_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_2 : Operation 86 [2/2] (3.25ns)   --->   "%conv_out_3_V_load = load i14* %conv_out_3_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 86 'load' 'conv_out_3_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_2 : Operation 87 [2/2] (3.25ns)   --->   "%conv_out_3_V_load_1 = load i14* %conv_out_3_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 87 'load' 'conv_out_3_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_2 : Operation 88 [2/2] (3.25ns)   --->   "%conv_out_0_V_load_2 = load i14* %conv_out_0_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 88 'load' 'conv_out_0_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_2 : Operation 89 [2/2] (3.25ns)   --->   "%conv_out_1_V_load_2 = load i14* %conv_out_1_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 89 'load' 'conv_out_1_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_2 : Operation 90 [2/2] (3.25ns)   --->   "%conv_out_2_V_load_2 = load i14* %conv_out_2_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 90 'load' 'conv_out_2_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 3 <SV = 2> <Delay = 10.7>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_3 = add i11 12, %mul_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 91 'add' 'add_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1494_4 = add i11 %add_ln1494_3, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 92 'add' 'add_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1494_7 = zext i11 %add_ln1494_4 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 93 'zext' 'zext_ln1494_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr_4 = getelementptr [1092 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln1494_7" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 94 'getelementptr' 'conv_out_0_V_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_5 = add i11 18, %mul_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 95 'add' 'add_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 96 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1494_6 = add i11 %add_ln1494_5, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 96 'add' 'add_ln1494_6' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1494_8 = zext i11 %add_ln1494_6 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 97 'zext' 'zext_ln1494_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr_6 = getelementptr [1092 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln1494_8" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 98 'getelementptr' 'conv_out_0_V_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln1494_3 = or i9 %sub_ln1494_2, 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 99 'or' 'or_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln1494_5 = trunc i9 %or_ln1494_3 to i8" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 100 'trunc' 'trunc_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%p_shl8_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %trunc_ln1494_5, i3 0)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 101 'bitconcatenate' 'p_shl8_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_6 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %or_ln1494_3, i1 false)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 102 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1494_2 = sext i10 %tmp_6 to i11" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 103 'sext' 'sext_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494_4 = sub i11 %p_shl8_cast, %sext_ln1494_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 104 'sub' 'sub_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 105 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1494_15 = add i11 %sub_ln1494_4, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 105 'add' 'add_ln1494_15' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1494_17 = zext i11 %add_ln1494_15 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 106 'zext' 'zext_ln1494_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%conv_out_2_V_addr_4 = getelementptr [936 x i14]* %conv_out_2_V, i64 0, i64 %zext_ln1494_17" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 107 'getelementptr' 'conv_out_2_V_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%or_ln1494_4 = or i9 %sub_ln1494_2, 3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 108 'or' 'or_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln1494_6 = trunc i9 %or_ln1494_4 to i8" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 109 'trunc' 'trunc_ln1494_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %trunc_ln1494_6, i3 0)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 110 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_7 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %or_ln1494_4, i1 false)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 111 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1494_3 = sext i10 %tmp_7 to i11" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 112 'sext' 'sext_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494_5 = sub i11 %p_shl6_cast, %sext_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 113 'sub' 'sub_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 114 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1494_16 = add i11 %sub_ln1494_5, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 114 'add' 'add_ln1494_16' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln1494_18 = zext i11 %add_ln1494_16 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 115 'zext' 'zext_ln1494_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%conv_out_2_V_addr_6 = getelementptr [936 x i14]* %conv_out_2_V, i64 0, i64 %zext_ln1494_18" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 116 'getelementptr' 'conv_out_2_V_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%conv_out_3_V_addr_2 = getelementptr [936 x i14]* %conv_out_3_V, i64 0, i64 %zext_ln1494_16" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 117 'getelementptr' 'conv_out_3_V_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 118 [1/2] (3.25ns)   --->   "%conv_out_0_V_load = load i14* %conv_out_0_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 118 'load' 'conv_out_0_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln1494_8 = trunc i14 %conv_out_0_V_load to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 119 'trunc' 'trunc_ln1494_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (2.20ns)   --->   "%icmp_ln1494 = icmp sgt i14 %conv_out_0_V_load, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 120 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.69ns)   --->   "%select_ln29 = select i1 %icmp_ln1494, i13 %trunc_ln1494_8, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 121 'select' 'select_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i13 %select_ln29 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 122 'zext' 'zext_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 123 [1/2] (3.25ns)   --->   "%conv_out_1_V_load = load i14* %conv_out_1_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 123 'load' 'conv_out_1_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_3 : Operation 124 [1/1] (2.20ns)   --->   "%icmp_ln1494_1 = icmp sgt i14 %conv_out_1_V_load, %zext_ln29" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 124 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.70ns)   --->   "%select_ln29_1 = select i1 %icmp_ln1494_1, i14 %conv_out_1_V_load, i14 %zext_ln29" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 125 'select' 'select_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1494_20 = zext i5 %or_ln26 to i11" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 126 'zext' 'zext_ln1494_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (3.74ns)   --->   "%mul_ln1494_1 = mul i11 42, %zext_ln1494_20" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 127 'mul' 'mul_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (1.63ns)   --->   "%add_ln1494_20 = add i11 %mul_ln1494_1, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 128 'add' 'add_ln1494_20' <Predicate = (!icmp_ln10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln1494_21 = zext i11 %add_ln1494_20 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 129 'zext' 'zext_ln1494_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_21 = add i11 6, %mul_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 130 'add' 'add_ln1494_21' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 131 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1494_22 = add i11 %add_ln1494_21, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 131 'add' 'add_ln1494_22' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1494_22 = zext i11 %add_ln1494_22 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 132 'zext' 'zext_ln1494_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr_1 = getelementptr [1092 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_21" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 133 'getelementptr' 'conv_out_1_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr_3 = getelementptr [1092 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_22" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 134 'getelementptr' 'conv_out_1_V_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln26, i3 0)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 135 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1494_28 = zext i8 %tmp_10 to i9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 136 'zext' 'zext_ln1494_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_11 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %or_ln26, i1 false)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 137 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1494_29 = zext i6 %tmp_11 to i9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 138 'zext' 'zext_ln1494_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (1.91ns)   --->   "%sub_ln1494_6 = sub i9 %zext_ln1494_28, %zext_ln1494_29" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 139 'sub' 'sub_ln1494_6' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1494_5 = sext i9 %sub_ln1494_6 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 140 'sext' 'sext_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%or_ln1494_6 = or i64 %sext_ln1494_5, 1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 141 'or' 'or_ln1494_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln1494_9 = trunc i64 %or_ln1494_6 to i8" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 142 'trunc' 'trunc_ln1494_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%p_shl_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %trunc_ln1494_9, i3 0)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 143 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln1494_10 = trunc i64 %or_ln1494_6 to i10" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 144 'trunc' 'trunc_ln1494_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %trunc_ln1494_10, i1 false)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 145 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494_7 = sub i11 %p_shl_cast, %p_shl1_cast" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 146 'sub' 'sub_ln1494_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 147 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1494_35 = add i11 %sub_ln1494_7, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 147 'add' 'add_ln1494_35' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1494_33 = zext i11 %add_ln1494_35 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 148 'zext' 'zext_ln1494_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%conv_out_3_V_addr_3 = getelementptr [936 x i14]* %conv_out_3_V, i64 0, i64 %zext_ln1494_33" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 149 'getelementptr' 'conv_out_3_V_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 150 [2/2] (3.25ns)   --->   "%conv_out_1_V_load_1 = load i14* %conv_out_1_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 150 'load' 'conv_out_1_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_3 : Operation 151 [1/2] (3.25ns)   --->   "%conv_out_2_V_load = load i14* %conv_out_2_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 151 'load' 'conv_out_2_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln1494_11 = trunc i14 %conv_out_2_V_load to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 152 'trunc' 'trunc_ln1494_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (2.20ns)   --->   "%icmp_ln1494_4 = icmp sgt i14 %conv_out_2_V_load, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 153 'icmp' 'icmp_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.69ns)   --->   "%select_ln29_4 = select i1 %icmp_ln1494_4, i13 %trunc_ln1494_11, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 154 'select' 'select_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i13 %select_ln29_4 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 155 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 156 [1/2] (3.25ns)   --->   "%conv_out_3_V_load = load i14* %conv_out_3_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 156 'load' 'conv_out_3_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_3 : Operation 157 [1/1] (2.20ns)   --->   "%icmp_ln1494_5 = icmp sgt i14 %conv_out_3_V_load, %zext_ln29_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 157 'icmp' 'icmp_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.70ns)   --->   "%select_ln29_5 = select i1 %icmp_ln1494_5, i14 %conv_out_3_V_load, i14 %zext_ln29_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 158 'select' 'select_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 159 [1/2] (3.25ns)   --->   "%conv_out_3_V_load_1 = load i14* %conv_out_3_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 159 'load' 'conv_out_3_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_3 : Operation 160 [1/2] (3.25ns)   --->   "%conv_out_0_V_load_2 = load i14* %conv_out_0_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 160 'load' 'conv_out_0_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln1494_12 = trunc i14 %conv_out_0_V_load_2 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 161 'trunc' 'trunc_ln1494_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (2.20ns)   --->   "%icmp_ln1494_8 = icmp sgt i14 %conv_out_0_V_load_2, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 162 'icmp' 'icmp_ln1494_8' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.69ns)   --->   "%select_ln29_8 = select i1 %icmp_ln1494_8, i13 %trunc_ln1494_12, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 163 'select' 'select_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i13 %select_ln29_8 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 164 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 165 [1/2] (3.25ns)   --->   "%conv_out_1_V_load_2 = load i14* %conv_out_1_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 165 'load' 'conv_out_1_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_3 : Operation 166 [1/1] (2.20ns)   --->   "%icmp_ln1494_9 = icmp sgt i14 %conv_out_1_V_load_2, %zext_ln29_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 166 'icmp' 'icmp_ln1494_9' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.70ns)   --->   "%select_ln29_9 = select i1 %icmp_ln1494_9, i14 %conv_out_1_V_load_2, i14 %zext_ln29_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 167 'select' 'select_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 168 [2/2] (3.25ns)   --->   "%conv_out_1_V_load_3 = load i14* %conv_out_1_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 168 'load' 'conv_out_1_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_3 : Operation 169 [1/2] (3.25ns)   --->   "%conv_out_2_V_load_2 = load i14* %conv_out_2_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 169 'load' 'conv_out_2_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln1494_13 = trunc i14 %conv_out_2_V_load_2 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 170 'trunc' 'trunc_ln1494_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (2.20ns)   --->   "%icmp_ln1494_12 = icmp sgt i14 %conv_out_2_V_load_2, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 171 'icmp' 'icmp_ln1494_12' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.69ns)   --->   "%select_ln29_12 = select i1 %icmp_ln1494_12, i13 %trunc_ln1494_13, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 172 'select' 'select_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 173 [2/2] (3.25ns)   --->   "%conv_out_3_V_load_2 = load i14* %conv_out_3_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 173 'load' 'conv_out_3_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_3 : Operation 174 [2/2] (3.25ns)   --->   "%conv_out_3_V_load_3 = load i14* %conv_out_3_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 174 'load' 'conv_out_3_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_3 : Operation 175 [2/2] (3.25ns)   --->   "%conv_out_0_V_load_4 = load i14* %conv_out_0_V_addr_4, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 175 'load' 'conv_out_0_V_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_3 : Operation 176 [2/2] (3.25ns)   --->   "%conv_out_2_V_load_4 = load i14* %conv_out_2_V_addr_4, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 176 'load' 'conv_out_2_V_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_3 : Operation 177 [2/2] (3.25ns)   --->   "%conv_out_0_V_load_6 = load i14* %conv_out_0_V_addr_6, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 177 'load' 'conv_out_0_V_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_3 : Operation 178 [2/2] (3.25ns)   --->   "%conv_out_2_V_load_6 = load i14* %conv_out_2_V_addr_6, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 178 'load' 'conv_out_2_V_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %select_ln29_52 to i11" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 179 'zext' 'zext_ln203' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (4.17ns)   --->   "%mul_ln203 = mul i11 78, %zext_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 180 'mul' 'mul_ln203' <Predicate = (!icmp_ln10)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_7 = add i11 24, %mul_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 181 'add' 'add_ln1494_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 182 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1494_8 = add i11 %add_ln1494_7, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 182 'add' 'add_ln1494_8' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln1494_9 = zext i11 %add_ln1494_8 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 183 'zext' 'zext_ln1494_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr_8 = getelementptr [1092 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln1494_9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 184 'getelementptr' 'conv_out_0_V_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_9 = add i11 30, %mul_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 185 'add' 'add_ln1494_9' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 186 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1494_10 = add i11 %add_ln1494_9, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 186 'add' 'add_ln1494_10' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln1494_10 = zext i11 %add_ln1494_10 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 187 'zext' 'zext_ln1494_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr_10 = getelementptr [1092 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln1494_10" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 188 'getelementptr' 'conv_out_0_V_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr_4 = getelementptr [1092 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_7" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 189 'getelementptr' 'conv_out_1_V_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (1.63ns)   --->   "%add_ln1494_17 = add i11 24, %add_ln1494_13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 190 'add' 'add_ln1494_17' <Predicate = (!icmp_ln10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln1494_7 = trunc i11 %add_ln1494_17 to i3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 191 'trunc' 'trunc_ln1494_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.96ns)   --->   "%or_ln1494_5 = or i3 %trunc_ln1494_7, %select_ln29_53" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 192 'or' 'or_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1494_17, i32 3, i32 10)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 193 'partselect' 'tmp_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_9 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_8, i3 %or_ln1494_5)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 194 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln1494_19 = zext i11 %tmp_9 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 195 'zext' 'zext_ln1494_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%conv_out_2_V_addr_8 = getelementptr [936 x i14]* %conv_out_2_V, i64 0, i64 %zext_ln1494_19" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 196 'getelementptr' 'conv_out_2_V_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_18 = add i11 30, %add_ln1494_13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 197 'add' 'add_ln1494_18' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 198 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1494_19 = add i11 %add_ln1494_18, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 198 'add' 'add_ln1494_19' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln1494_4 = sext i11 %add_ln1494_19 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 199 'sext' 'sext_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%conv_out_2_V_addr_10 = getelementptr [936 x i14]* %conv_out_2_V, i64 0, i64 %sext_ln1494_4" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 200 'getelementptr' 'conv_out_2_V_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%conv_out_3_V_addr_4 = getelementptr [936 x i14]* %conv_out_3_V, i64 0, i64 %zext_ln1494_17" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 201 'getelementptr' 'conv_out_3_V_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_23 = add i11 12, %mul_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 202 'add' 'add_ln1494_23' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 203 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1494_24 = add i11 %add_ln1494_23, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 203 'add' 'add_ln1494_24' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln1494_23 = zext i11 %add_ln1494_24 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 204 'zext' 'zext_ln1494_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr_5 = getelementptr [1092 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_23" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 205 'getelementptr' 'conv_out_1_V_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_36 = add i11 12, %add_ln1494_33" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 206 'add' 'add_ln1494_36' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 207 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1494_37 = add i11 %add_ln1494_36, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 207 'add' 'add_ln1494_37' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln1494_6 = sext i11 %add_ln1494_37 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 208 'sext' 'sext_ln1494_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%conv_out_3_V_addr_5 = getelementptr [936 x i14]* %conv_out_3_V, i64 0, i64 %sext_ln1494_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 209 'getelementptr' 'conv_out_3_V_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 210 [1/2] (3.25ns)   --->   "%conv_out_1_V_load_1 = load i14* %conv_out_1_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 210 'load' 'conv_out_1_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_4 : Operation 211 [1/2] (3.25ns)   --->   "%conv_out_1_V_load_3 = load i14* %conv_out_1_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 211 'load' 'conv_out_1_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i13 %select_ln29_12 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 212 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 213 [1/2] (3.25ns)   --->   "%conv_out_3_V_load_2 = load i14* %conv_out_3_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 213 'load' 'conv_out_3_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_4 : Operation 214 [1/1] (2.20ns)   --->   "%icmp_ln1494_13 = icmp sgt i14 %conv_out_3_V_load_2, %zext_ln29_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 214 'icmp' 'icmp_ln1494_13' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (0.70ns)   --->   "%select_ln29_13 = select i1 %icmp_ln1494_13, i14 %conv_out_3_V_load_2, i14 %zext_ln29_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 215 'select' 'select_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 216 [1/2] (3.25ns)   --->   "%conv_out_3_V_load_3 = load i14* %conv_out_3_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 216 'load' 'conv_out_3_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_4 : Operation 217 [1/2] (3.25ns)   --->   "%conv_out_0_V_load_4 = load i14* %conv_out_0_V_addr_4, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 217 'load' 'conv_out_0_V_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln1494_14 = trunc i14 %conv_out_0_V_load_4 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 218 'trunc' 'trunc_ln1494_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (2.20ns)   --->   "%icmp_ln1494_16 = icmp sgt i14 %conv_out_0_V_load_4, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 219 'icmp' 'icmp_ln1494_16' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (0.69ns)   --->   "%select_ln29_16 = select i1 %icmp_ln1494_16, i13 %trunc_ln1494_14, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 220 'select' 'select_ln29_16' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 221 [2/2] (3.25ns)   --->   "%conv_out_1_V_load_4 = load i14* %conv_out_1_V_addr_4, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 221 'load' 'conv_out_1_V_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_4 : Operation 222 [2/2] (3.25ns)   --->   "%conv_out_1_V_load_5 = load i14* %conv_out_1_V_addr_5, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 222 'load' 'conv_out_1_V_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_4 : Operation 223 [1/2] (3.25ns)   --->   "%conv_out_2_V_load_4 = load i14* %conv_out_2_V_addr_4, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 223 'load' 'conv_out_2_V_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln1494_15 = trunc i14 %conv_out_2_V_load_4 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 224 'trunc' 'trunc_ln1494_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (2.20ns)   --->   "%icmp_ln1494_20 = icmp sgt i14 %conv_out_2_V_load_4, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 225 'icmp' 'icmp_ln1494_20' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.69ns)   --->   "%select_ln29_20 = select i1 %icmp_ln1494_20, i13 %trunc_ln1494_15, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 226 'select' 'select_ln29_20' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 227 [2/2] (3.25ns)   --->   "%conv_out_3_V_load_4 = load i14* %conv_out_3_V_addr_4, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 227 'load' 'conv_out_3_V_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_4 : Operation 228 [2/2] (3.25ns)   --->   "%conv_out_3_V_load_5 = load i14* %conv_out_3_V_addr_5, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 228 'load' 'conv_out_3_V_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_4 : Operation 229 [1/2] (3.25ns)   --->   "%conv_out_0_V_load_6 = load i14* %conv_out_0_V_addr_6, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 229 'load' 'conv_out_0_V_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln1494_16 = trunc i14 %conv_out_0_V_load_6 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 230 'trunc' 'trunc_ln1494_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (2.20ns)   --->   "%icmp_ln1494_24 = icmp sgt i14 %conv_out_0_V_load_6, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 231 'icmp' 'icmp_ln1494_24' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (0.69ns)   --->   "%select_ln29_24 = select i1 %icmp_ln1494_24, i13 %trunc_ln1494_16, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 232 'select' 'select_ln29_24' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 233 [1/2] (3.25ns)   --->   "%conv_out_2_V_load_6 = load i14* %conv_out_2_V_addr_6, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 233 'load' 'conv_out_2_V_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln1494_17 = trunc i14 %conv_out_2_V_load_6 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 234 'trunc' 'trunc_ln1494_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (2.20ns)   --->   "%icmp_ln1494_28 = icmp sgt i14 %conv_out_2_V_load_6, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 235 'icmp' 'icmp_ln1494_28' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (0.69ns)   --->   "%select_ln29_28 = select i1 %icmp_ln1494_28, i13 %trunc_ln1494_17, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 236 'select' 'select_ln29_28' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 237 [2/2] (3.25ns)   --->   "%conv_out_0_V_load_8 = load i14* %conv_out_0_V_addr_8, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 237 'load' 'conv_out_0_V_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_4 : Operation 238 [2/2] (3.25ns)   --->   "%conv_out_2_V_load_8 = load i14* %conv_out_2_V_addr_8, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 238 'load' 'conv_out_2_V_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_4 : Operation 239 [2/2] (3.25ns)   --->   "%conv_out_0_V_load_10 = load i14* %conv_out_0_V_addr_10, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 239 'load' 'conv_out_0_V_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_4 : Operation 240 [2/2] (3.25ns)   --->   "%conv_out_2_V_load_10 = load i14* %conv_out_2_V_addr_10, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 240 'load' 'conv_out_2_V_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_11 = add i11 36, %mul_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 241 'add' 'add_ln1494_11' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 242 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1494_12 = add i11 %add_ln1494_11, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 242 'add' 'add_ln1494_12' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln1494_11 = zext i11 %add_ln1494_12 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 243 'zext' 'zext_ln1494_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr_12 = getelementptr [1092 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln1494_11" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 244 'getelementptr' 'conv_out_0_V_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr_6 = getelementptr [1092 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_8" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 245 'getelementptr' 'conv_out_1_V_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%conv_out_3_V_addr_6 = getelementptr [936 x i14]* %conv_out_3_V, i64 0, i64 %zext_ln1494_18" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 246 'getelementptr' 'conv_out_3_V_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr_1 = getelementptr [1092 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln1494_21" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 247 'getelementptr' 'conv_out_0_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_25 = add i11 18, %mul_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 248 'add' 'add_ln1494_25' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 249 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1494_26 = add i11 %add_ln1494_25, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 249 'add' 'add_ln1494_26' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln1494_24 = zext i11 %add_ln1494_26 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 250 'zext' 'zext_ln1494_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr_7 = getelementptr [1092 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_24" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 251 'getelementptr' 'conv_out_1_V_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%conv_out_2_V_addr_1 = getelementptr [936 x i14]* %conv_out_2_V, i64 0, i64 %zext_ln1494_32" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 252 'getelementptr' 'conv_out_2_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%conv_out_2_V_addr_3 = getelementptr [936 x i14]* %conv_out_2_V, i64 0, i64 %zext_ln1494_33" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 253 'getelementptr' 'conv_out_2_V_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_38 = add i11 18, %add_ln1494_33" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 254 'add' 'add_ln1494_38' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 255 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1494_39 = add i11 %add_ln1494_38, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 255 'add' 'add_ln1494_39' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1494_7 = sext i11 %add_ln1494_39 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 256 'sext' 'sext_ln1494_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%conv_out_3_V_addr_7 = getelementptr [936 x i14]* %conv_out_3_V, i64 0, i64 %sext_ln1494_7" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 257 'getelementptr' 'conv_out_3_V_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 258 [2/2] (3.25ns)   --->   "%conv_out_0_V_load_1 = load i14* %conv_out_0_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 258 'load' 'conv_out_0_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_5 : Operation 259 [2/2] (3.25ns)   --->   "%conv_out_2_V_load_1 = load i14* %conv_out_2_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 259 'load' 'conv_out_2_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_5 : Operation 260 [2/2] (3.25ns)   --->   "%conv_out_2_V_load_3 = load i14* %conv_out_2_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 260 'load' 'conv_out_2_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i13 %select_ln29_16 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 261 'zext' 'zext_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 262 [1/2] (3.25ns)   --->   "%conv_out_1_V_load_4 = load i14* %conv_out_1_V_addr_4, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 262 'load' 'conv_out_1_V_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_5 : Operation 263 [1/1] (2.20ns)   --->   "%icmp_ln1494_17 = icmp sgt i14 %conv_out_1_V_load_4, %zext_ln29_4" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 263 'icmp' 'icmp_ln1494_17' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 264 [1/1] (0.70ns)   --->   "%select_ln29_17 = select i1 %icmp_ln1494_17, i14 %conv_out_1_V_load_4, i14 %zext_ln29_4" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 264 'select' 'select_ln29_17' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 265 [1/2] (3.25ns)   --->   "%conv_out_1_V_load_5 = load i14* %conv_out_1_V_addr_5, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 265 'load' 'conv_out_1_V_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln29_5 = zext i13 %select_ln29_20 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 266 'zext' 'zext_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 267 [1/2] (3.25ns)   --->   "%conv_out_3_V_load_4 = load i14* %conv_out_3_V_addr_4, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 267 'load' 'conv_out_3_V_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_5 : Operation 268 [1/1] (2.20ns)   --->   "%icmp_ln1494_21 = icmp sgt i14 %conv_out_3_V_load_4, %zext_ln29_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 268 'icmp' 'icmp_ln1494_21' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 269 [1/1] (0.70ns)   --->   "%select_ln29_21 = select i1 %icmp_ln1494_21, i14 %conv_out_3_V_load_4, i14 %zext_ln29_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 269 'select' 'select_ln29_21' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 270 [1/2] (3.25ns)   --->   "%conv_out_3_V_load_5 = load i14* %conv_out_3_V_addr_5, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 270 'load' 'conv_out_3_V_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_5 : Operation 271 [2/2] (3.25ns)   --->   "%conv_out_1_V_load_6 = load i14* %conv_out_1_V_addr_6, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 271 'load' 'conv_out_1_V_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_5 : Operation 272 [2/2] (3.25ns)   --->   "%conv_out_1_V_load_7 = load i14* %conv_out_1_V_addr_7, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 272 'load' 'conv_out_1_V_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_5 : Operation 273 [2/2] (3.25ns)   --->   "%conv_out_3_V_load_6 = load i14* %conv_out_3_V_addr_6, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 273 'load' 'conv_out_3_V_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_5 : Operation 274 [2/2] (3.25ns)   --->   "%conv_out_3_V_load_7 = load i14* %conv_out_3_V_addr_7, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 274 'load' 'conv_out_3_V_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_5 : Operation 275 [1/2] (3.25ns)   --->   "%conv_out_0_V_load_8 = load i14* %conv_out_0_V_addr_8, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 275 'load' 'conv_out_0_V_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln1494_18 = trunc i14 %conv_out_0_V_load_8 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 276 'trunc' 'trunc_ln1494_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (2.20ns)   --->   "%icmp_ln1494_32 = icmp sgt i14 %conv_out_0_V_load_8, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 277 'icmp' 'icmp_ln1494_32' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 278 [1/1] (0.69ns)   --->   "%select_ln29_32 = select i1 %icmp_ln1494_32, i13 %trunc_ln1494_18, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 278 'select' 'select_ln29_32' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 279 [1/2] (3.25ns)   --->   "%conv_out_2_V_load_8 = load i14* %conv_out_2_V_addr_8, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 279 'load' 'conv_out_2_V_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln1494_19 = trunc i14 %conv_out_2_V_load_8 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 280 'trunc' 'trunc_ln1494_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (2.20ns)   --->   "%icmp_ln1494_36 = icmp sgt i14 %conv_out_2_V_load_8, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 281 'icmp' 'icmp_ln1494_36' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 282 [1/1] (0.69ns)   --->   "%select_ln29_36 = select i1 %icmp_ln1494_36, i13 %trunc_ln1494_19, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 282 'select' 'select_ln29_36' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 283 [1/2] (3.25ns)   --->   "%conv_out_0_V_load_10 = load i14* %conv_out_0_V_addr_10, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 283 'load' 'conv_out_0_V_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_5 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln1494_20 = trunc i14 %conv_out_0_V_load_10 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 284 'trunc' 'trunc_ln1494_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 285 [1/1] (2.20ns)   --->   "%icmp_ln1494_40 = icmp sgt i14 %conv_out_0_V_load_10, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 285 'icmp' 'icmp_ln1494_40' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 286 [1/1] (0.69ns)   --->   "%select_ln29_40 = select i1 %icmp_ln1494_40, i13 %trunc_ln1494_20, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 286 'select' 'select_ln29_40' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 287 [1/2] (3.25ns)   --->   "%conv_out_2_V_load_10 = load i14* %conv_out_2_V_addr_10, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 287 'load' 'conv_out_2_V_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln1494_21 = trunc i14 %conv_out_2_V_load_10 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 288 'trunc' 'trunc_ln1494_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (2.20ns)   --->   "%icmp_ln1494_44 = icmp sgt i14 %conv_out_2_V_load_10, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 289 'icmp' 'icmp_ln1494_44' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 290 [1/1] (0.69ns)   --->   "%select_ln29_44 = select i1 %icmp_ln1494_44, i13 %trunc_ln1494_21, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 290 'select' 'select_ln29_44' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 291 [2/2] (3.25ns)   --->   "%conv_out_0_V_load_12 = load i14* %conv_out_0_V_addr_12, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 291 'load' 'conv_out_0_V_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 6 <SV = 5> <Delay = 12.3>
ST_6 : Operation 292 [1/1] (1.63ns)   --->   "%add_ln203 = add i11 %mul_ln203, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 292 'add' 'add_ln203' <Predicate = (!icmp_ln10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i11 %add_ln203 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 293 'sext' 'sext_ln203' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %sext_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 294 'getelementptr' 'max_pool_out_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_3 = add i11 6, %mul_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 295 'add' 'add_ln203_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 296 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_4 = add i11 %add_ln203_3, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 296 'add' 'add_ln203_4' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln203_1 = sext i11 %add_ln203_4 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 297 'sext' 'sext_ln203_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr_1 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %sext_ln203_1" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 298 'getelementptr' 'max_pool_out_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 299 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr_8 = getelementptr [1092 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 299 'getelementptr' 'conv_out_1_V_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 300 [1/1] (0.00ns)   --->   "%conv_out_3_V_addr_8 = getelementptr [936 x i14]* %conv_out_3_V, i64 0, i64 %zext_ln1494_19" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 300 'getelementptr' 'conv_out_3_V_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 301 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr_3 = getelementptr [1092 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln1494_22" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 301 'getelementptr' 'conv_out_0_V_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 302 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr_5 = getelementptr [1092 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln1494_23" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 302 'getelementptr' 'conv_out_0_V_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_27 = add i11 24, %mul_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 303 'add' 'add_ln1494_27' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 304 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1494_28 = add i11 %add_ln1494_27, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 304 'add' 'add_ln1494_28' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln1494_25 = zext i11 %add_ln1494_28 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 305 'zext' 'zext_ln1494_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 306 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr_9 = getelementptr [1092 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_25" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 306 'getelementptr' 'conv_out_1_V_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 307 [1/1] (0.00ns)   --->   "%conv_out_2_V_addr_5 = getelementptr [936 x i14]* %conv_out_2_V, i64 0, i64 %sext_ln1494_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 307 'getelementptr' 'conv_out_2_V_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 308 [1/1] (0.00ns)   --->   "%conv_out_2_V_addr_7 = getelementptr [936 x i14]* %conv_out_2_V, i64 0, i64 %sext_ln1494_7" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 308 'getelementptr' 'conv_out_2_V_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 309 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_40 = add i11 24, %add_ln1494_33" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 309 'add' 'add_ln1494_40' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 310 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1494_41 = add i11 %add_ln1494_40, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 310 'add' 'add_ln1494_41' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln1494_8 = sext i11 %add_ln1494_41 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 311 'sext' 'sext_ln1494_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "%conv_out_3_V_addr_9 = getelementptr [936 x i14]* %conv_out_3_V, i64 0, i64 %sext_ln1494_8" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 312 'getelementptr' 'conv_out_3_V_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 313 [1/2] (3.25ns)   --->   "%conv_out_0_V_load_1 = load i14* %conv_out_0_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 313 'load' 'conv_out_0_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_6 : Operation 314 [1/1] (2.20ns)   --->   "%icmp_ln1494_2 = icmp sgt i14 %conv_out_0_V_load_1, %select_ln29_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 314 'icmp' 'icmp_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 315 [1/1] (0.70ns)   --->   "%select_ln29_2 = select i1 %icmp_ln1494_2, i14 %conv_out_0_V_load_1, i14 %select_ln29_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 315 'select' 'select_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 316 [1/1] (2.20ns)   --->   "%icmp_ln1494_3 = icmp sgt i14 %conv_out_1_V_load_1, %select_ln29_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 316 'icmp' 'icmp_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 317 [1/1] (0.70ns)   --->   "%select_ln29_3 = select i1 %icmp_ln1494_3, i14 %conv_out_1_V_load_1, i14 %select_ln29_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 317 'select' 'select_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 318 [1/1] (3.25ns)   --->   "store i14 %select_ln29_3, i14* %max_pool_out_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 318 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_6 : Operation 319 [1/2] (3.25ns)   --->   "%conv_out_2_V_load_1 = load i14* %conv_out_2_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 319 'load' 'conv_out_2_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_6 : Operation 320 [1/1] (2.20ns)   --->   "%icmp_ln1494_6 = icmp sgt i14 %conv_out_2_V_load_1, %select_ln29_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 320 'icmp' 'icmp_ln1494_6' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 321 [1/1] (0.70ns)   --->   "%select_ln29_6 = select i1 %icmp_ln1494_6, i14 %conv_out_2_V_load_1, i14 %select_ln29_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 321 'select' 'select_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 322 [1/1] (2.20ns)   --->   "%icmp_ln1494_7 = icmp sgt i14 %conv_out_3_V_load_1, %select_ln29_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 322 'icmp' 'icmp_ln1494_7' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 323 [1/1] (0.70ns)   --->   "%select_ln29_7 = select i1 %icmp_ln1494_7, i14 %conv_out_3_V_load_1, i14 %select_ln29_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 323 'select' 'select_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 324 [1/1] (3.25ns)   --->   "store i14 %select_ln29_7, i14* %max_pool_out_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 324 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_6 : Operation 325 [2/2] (3.25ns)   --->   "%conv_out_0_V_load_3 = load i14* %conv_out_0_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 325 'load' 'conv_out_0_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_6 : Operation 326 [1/2] (3.25ns)   --->   "%conv_out_2_V_load_3 = load i14* %conv_out_2_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 326 'load' 'conv_out_2_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_6 : Operation 327 [1/1] (2.20ns)   --->   "%icmp_ln1494_14 = icmp sgt i14 %conv_out_2_V_load_3, %select_ln29_13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 327 'icmp' 'icmp_ln1494_14' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 328 [1/1] (0.70ns)   --->   "%select_ln29_14 = select i1 %icmp_ln1494_14, i14 %conv_out_2_V_load_3, i14 %select_ln29_13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 328 'select' 'select_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 329 [1/1] (2.20ns)   --->   "%icmp_ln1494_15 = icmp sgt i14 %conv_out_3_V_load_3, %select_ln29_14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 329 'icmp' 'icmp_ln1494_15' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 330 [1/1] (0.70ns)   --->   "%select_ln29_15 = select i1 %icmp_ln1494_15, i14 %conv_out_3_V_load_3, i14 %select_ln29_14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 330 'select' 'select_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 331 [2/2] (3.25ns)   --->   "%conv_out_0_V_load_5 = load i14* %conv_out_0_V_addr_5, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 331 'load' 'conv_out_0_V_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_6 : Operation 332 [2/2] (3.25ns)   --->   "%conv_out_2_V_load_5 = load i14* %conv_out_2_V_addr_5, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 332 'load' 'conv_out_2_V_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_6 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln29_6 = zext i13 %select_ln29_24 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 333 'zext' 'zext_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 334 [1/2] (3.25ns)   --->   "%conv_out_1_V_load_6 = load i14* %conv_out_1_V_addr_6, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 334 'load' 'conv_out_1_V_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_6 : Operation 335 [1/1] (2.20ns)   --->   "%icmp_ln1494_25 = icmp sgt i14 %conv_out_1_V_load_6, %zext_ln29_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 335 'icmp' 'icmp_ln1494_25' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 336 [1/1] (0.70ns)   --->   "%select_ln29_25 = select i1 %icmp_ln1494_25, i14 %conv_out_1_V_load_6, i14 %zext_ln29_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 336 'select' 'select_ln29_25' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 337 [1/2] (3.25ns)   --->   "%conv_out_1_V_load_7 = load i14* %conv_out_1_V_addr_7, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 337 'load' 'conv_out_1_V_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_6 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln29_7 = zext i13 %select_ln29_28 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 338 'zext' 'zext_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 339 [1/2] (3.25ns)   --->   "%conv_out_3_V_load_6 = load i14* %conv_out_3_V_addr_6, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 339 'load' 'conv_out_3_V_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_6 : Operation 340 [1/1] (2.20ns)   --->   "%icmp_ln1494_29 = icmp sgt i14 %conv_out_3_V_load_6, %zext_ln29_7" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 340 'icmp' 'icmp_ln1494_29' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 341 [1/1] (0.70ns)   --->   "%select_ln29_29 = select i1 %icmp_ln1494_29, i14 %conv_out_3_V_load_6, i14 %zext_ln29_7" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 341 'select' 'select_ln29_29' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 342 [2/2] (3.25ns)   --->   "%conv_out_2_V_load_7 = load i14* %conv_out_2_V_addr_7, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 342 'load' 'conv_out_2_V_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_6 : Operation 343 [1/2] (3.25ns)   --->   "%conv_out_3_V_load_7 = load i14* %conv_out_3_V_addr_7, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 343 'load' 'conv_out_3_V_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_6 : Operation 344 [2/2] (3.25ns)   --->   "%conv_out_1_V_load_8 = load i14* %conv_out_1_V_addr_8, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 344 'load' 'conv_out_1_V_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_6 : Operation 345 [2/2] (3.25ns)   --->   "%conv_out_1_V_load_9 = load i14* %conv_out_1_V_addr_9, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 345 'load' 'conv_out_1_V_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_6 : Operation 346 [2/2] (3.25ns)   --->   "%conv_out_3_V_load_8 = load i14* %conv_out_3_V_addr_8, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 346 'load' 'conv_out_3_V_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_6 : Operation 347 [2/2] (3.25ns)   --->   "%conv_out_3_V_load_9 = load i14* %conv_out_3_V_addr_9, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 347 'load' 'conv_out_3_V_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_6 : Operation 348 [1/2] (3.25ns)   --->   "%conv_out_0_V_load_12 = load i14* %conv_out_0_V_addr_12, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 348 'load' 'conv_out_0_V_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_6 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln1494_22 = trunc i14 %conv_out_0_V_load_12 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 349 'trunc' 'trunc_ln1494_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 350 [1/1] (2.20ns)   --->   "%icmp_ln1494_48 = icmp sgt i14 %conv_out_0_V_load_12, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 350 'icmp' 'icmp_ln1494_48' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 351 [1/1] (0.69ns)   --->   "%select_ln29_48 = select i1 %icmp_ln1494_48, i13 %trunc_ln1494_22, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 351 'select' 'select_ln29_48' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 12.3>
ST_7 : Operation 352 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_5 = add i11 12, %mul_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 352 'add' 'add_ln203_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 353 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_6 = add i11 %add_ln203_5, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 353 'add' 'add_ln203_6' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln203_2 = sext i11 %add_ln203_6 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 354 'sext' 'sext_ln203_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 355 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr_2 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %sext_ln203_2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 355 'getelementptr' 'max_pool_out_V_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 356 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_7 = add i11 18, %mul_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 356 'add' 'add_ln203_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 357 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_8 = add i11 %add_ln203_7, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 357 'add' 'add_ln203_8' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln203_3 = sext i11 %add_ln203_8 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 358 'sext' 'sext_ln203_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 359 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr_3 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %sext_ln203_3" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 359 'getelementptr' 'max_pool_out_V_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 360 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr_10 = getelementptr [1092 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_10" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 360 'getelementptr' 'conv_out_1_V_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 361 [1/1] (0.00ns)   --->   "%conv_out_3_V_addr_10 = getelementptr [936 x i14]* %conv_out_3_V, i64 0, i64 %sext_ln1494_4" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 361 'getelementptr' 'conv_out_3_V_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 362 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr_7 = getelementptr [1092 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln1494_24" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 362 'getelementptr' 'conv_out_0_V_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 363 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr_9 = getelementptr [1092 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln1494_25" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 363 'getelementptr' 'conv_out_0_V_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 364 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_29 = add i11 30, %mul_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 364 'add' 'add_ln1494_29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 365 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1494_30 = add i11 %add_ln1494_29, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 365 'add' 'add_ln1494_30' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln1494_26 = zext i11 %add_ln1494_30 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 366 'zext' 'zext_ln1494_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 367 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr_11 = getelementptr [1092 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_26" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 367 'getelementptr' 'conv_out_1_V_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 368 [1/1] (0.00ns)   --->   "%conv_out_2_V_addr_9 = getelementptr [936 x i14]* %conv_out_2_V, i64 0, i64 %sext_ln1494_8" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 368 'getelementptr' 'conv_out_2_V_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 369 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_42 = add i11 30, %add_ln1494_33" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 369 'add' 'add_ln1494_42' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 370 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1494_43 = add i11 %add_ln1494_42, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 370 'add' 'add_ln1494_43' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln1494_9 = sext i11 %add_ln1494_43 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 371 'sext' 'sext_ln1494_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 372 [1/1] (0.00ns)   --->   "%conv_out_2_V_addr_11 = getelementptr [936 x i14]* %conv_out_2_V, i64 0, i64 %sext_ln1494_9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 372 'getelementptr' 'conv_out_2_V_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 373 [1/1] (0.00ns)   --->   "%conv_out_3_V_addr_11 = getelementptr [936 x i14]* %conv_out_3_V, i64 0, i64 %sext_ln1494_9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 373 'getelementptr' 'conv_out_3_V_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 374 [1/2] (3.25ns)   --->   "%conv_out_0_V_load_3 = load i14* %conv_out_0_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 374 'load' 'conv_out_0_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_7 : Operation 375 [1/1] (2.20ns)   --->   "%icmp_ln1494_10 = icmp sgt i14 %conv_out_0_V_load_3, %select_ln29_9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 375 'icmp' 'icmp_ln1494_10' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 376 [1/1] (0.70ns)   --->   "%select_ln29_10 = select i1 %icmp_ln1494_10, i14 %conv_out_0_V_load_3, i14 %select_ln29_9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 376 'select' 'select_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 377 [1/1] (2.20ns)   --->   "%icmp_ln1494_11 = icmp sgt i14 %conv_out_1_V_load_3, %select_ln29_10" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 377 'icmp' 'icmp_ln1494_11' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 378 [1/1] (0.70ns)   --->   "%select_ln29_11 = select i1 %icmp_ln1494_11, i14 %conv_out_1_V_load_3, i14 %select_ln29_10" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 378 'select' 'select_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 379 [1/1] (3.25ns)   --->   "store i14 %select_ln29_11, i14* %max_pool_out_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 379 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_7 : Operation 380 [1/1] (3.25ns)   --->   "store i14 %select_ln29_15, i14* %max_pool_out_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 380 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_7 : Operation 381 [1/2] (3.25ns)   --->   "%conv_out_0_V_load_5 = load i14* %conv_out_0_V_addr_5, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 381 'load' 'conv_out_0_V_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_7 : Operation 382 [1/1] (2.20ns)   --->   "%icmp_ln1494_18 = icmp sgt i14 %conv_out_0_V_load_5, %select_ln29_17" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 382 'icmp' 'icmp_ln1494_18' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 383 [1/1] (0.70ns)   --->   "%select_ln29_18 = select i1 %icmp_ln1494_18, i14 %conv_out_0_V_load_5, i14 %select_ln29_17" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 383 'select' 'select_ln29_18' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 384 [1/1] (2.20ns)   --->   "%icmp_ln1494_19 = icmp sgt i14 %conv_out_1_V_load_5, %select_ln29_18" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 384 'icmp' 'icmp_ln1494_19' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 385 [1/1] (0.70ns)   --->   "%select_ln29_19 = select i1 %icmp_ln1494_19, i14 %conv_out_1_V_load_5, i14 %select_ln29_18" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 385 'select' 'select_ln29_19' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 386 [1/2] (3.25ns)   --->   "%conv_out_2_V_load_5 = load i14* %conv_out_2_V_addr_5, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 386 'load' 'conv_out_2_V_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_7 : Operation 387 [1/1] (2.20ns)   --->   "%icmp_ln1494_22 = icmp sgt i14 %conv_out_2_V_load_5, %select_ln29_21" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 387 'icmp' 'icmp_ln1494_22' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 388 [1/1] (0.70ns)   --->   "%select_ln29_22 = select i1 %icmp_ln1494_22, i14 %conv_out_2_V_load_5, i14 %select_ln29_21" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 388 'select' 'select_ln29_22' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 389 [1/1] (2.20ns)   --->   "%icmp_ln1494_23 = icmp sgt i14 %conv_out_3_V_load_5, %select_ln29_22" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 389 'icmp' 'icmp_ln1494_23' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 390 [1/1] (0.70ns)   --->   "%select_ln29_23 = select i1 %icmp_ln1494_23, i14 %conv_out_3_V_load_5, i14 %select_ln29_22" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 390 'select' 'select_ln29_23' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 391 [2/2] (3.25ns)   --->   "%conv_out_0_V_load_7 = load i14* %conv_out_0_V_addr_7, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 391 'load' 'conv_out_0_V_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_7 : Operation 392 [1/2] (3.25ns)   --->   "%conv_out_2_V_load_7 = load i14* %conv_out_2_V_addr_7, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 392 'load' 'conv_out_2_V_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_7 : Operation 393 [1/1] (2.20ns)   --->   "%icmp_ln1494_30 = icmp sgt i14 %conv_out_2_V_load_7, %select_ln29_29" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 393 'icmp' 'icmp_ln1494_30' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 394 [1/1] (0.70ns)   --->   "%select_ln29_30 = select i1 %icmp_ln1494_30, i14 %conv_out_2_V_load_7, i14 %select_ln29_29" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 394 'select' 'select_ln29_30' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 395 [1/1] (2.20ns)   --->   "%icmp_ln1494_31 = icmp sgt i14 %conv_out_3_V_load_7, %select_ln29_30" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 395 'icmp' 'icmp_ln1494_31' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 396 [1/1] (0.70ns)   --->   "%select_ln29_31 = select i1 %icmp_ln1494_31, i14 %conv_out_3_V_load_7, i14 %select_ln29_30" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 396 'select' 'select_ln29_31' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln29_8 = zext i13 %select_ln29_32 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 397 'zext' 'zext_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 398 [1/2] (3.25ns)   --->   "%conv_out_1_V_load_8 = load i14* %conv_out_1_V_addr_8, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 398 'load' 'conv_out_1_V_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_7 : Operation 399 [1/1] (2.20ns)   --->   "%icmp_ln1494_33 = icmp sgt i14 %conv_out_1_V_load_8, %zext_ln29_8" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 399 'icmp' 'icmp_ln1494_33' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 400 [1/1] (0.70ns)   --->   "%select_ln29_33 = select i1 %icmp_ln1494_33, i14 %conv_out_1_V_load_8, i14 %zext_ln29_8" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 400 'select' 'select_ln29_33' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 401 [2/2] (3.25ns)   --->   "%conv_out_0_V_load_9 = load i14* %conv_out_0_V_addr_9, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 401 'load' 'conv_out_0_V_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_7 : Operation 402 [1/2] (3.25ns)   --->   "%conv_out_1_V_load_9 = load i14* %conv_out_1_V_addr_9, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 402 'load' 'conv_out_1_V_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_7 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln29_9 = zext i13 %select_ln29_36 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 403 'zext' 'zext_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 404 [1/2] (3.25ns)   --->   "%conv_out_3_V_load_8 = load i14* %conv_out_3_V_addr_8, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 404 'load' 'conv_out_3_V_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_7 : Operation 405 [1/1] (2.20ns)   --->   "%icmp_ln1494_37 = icmp sgt i14 %conv_out_3_V_load_8, %zext_ln29_9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 405 'icmp' 'icmp_ln1494_37' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 406 [1/1] (0.70ns)   --->   "%select_ln29_37 = select i1 %icmp_ln1494_37, i14 %conv_out_3_V_load_8, i14 %zext_ln29_9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 406 'select' 'select_ln29_37' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 407 [2/2] (3.25ns)   --->   "%conv_out_2_V_load_9 = load i14* %conv_out_2_V_addr_9, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 407 'load' 'conv_out_2_V_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_7 : Operation 408 [1/2] (3.25ns)   --->   "%conv_out_3_V_load_9 = load i14* %conv_out_3_V_addr_9, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 408 'load' 'conv_out_3_V_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_7 : Operation 409 [2/2] (3.25ns)   --->   "%conv_out_1_V_load_10 = load i14* %conv_out_1_V_addr_10, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 409 'load' 'conv_out_1_V_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_7 : Operation 410 [2/2] (3.25ns)   --->   "%conv_out_1_V_load_11 = load i14* %conv_out_1_V_addr_11, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 410 'load' 'conv_out_1_V_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_7 : Operation 411 [2/2] (3.25ns)   --->   "%conv_out_3_V_load_10 = load i14* %conv_out_3_V_addr_10, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 411 'load' 'conv_out_3_V_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_7 : Operation 412 [2/2] (3.25ns)   --->   "%conv_out_2_V_load_11 = load i14* %conv_out_2_V_addr_11, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 412 'load' 'conv_out_2_V_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_7 : Operation 413 [2/2] (3.25ns)   --->   "%conv_out_3_V_load_11 = load i14* %conv_out_3_V_addr_11, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 413 'load' 'conv_out_3_V_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 8 <SV = 7> <Delay = 11.9>
ST_8 : Operation 414 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_9 = add i11 24, %mul_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 414 'add' 'add_ln203_9' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 415 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_10 = add i11 %add_ln203_9, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 415 'add' 'add_ln203_10' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln203_4 = sext i11 %add_ln203_10 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 416 'sext' 'sext_ln203_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 417 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr_4 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %sext_ln203_4" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 417 'getelementptr' 'max_pool_out_V_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 418 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_11 = add i11 30, %mul_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 418 'add' 'add_ln203_11' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 419 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_12 = add i11 %add_ln203_11, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 419 'add' 'add_ln203_12' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln203_5 = sext i11 %add_ln203_12 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 420 'sext' 'sext_ln203_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 421 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr_5 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %sext_ln203_5" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 421 'getelementptr' 'max_pool_out_V_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 422 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr_12 = getelementptr [1092 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_11" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 422 'getelementptr' 'conv_out_1_V_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 423 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr_11 = getelementptr [1092 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln1494_26" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 423 'getelementptr' 'conv_out_0_V_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 424 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_31 = add i11 36, %mul_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 424 'add' 'add_ln1494_31' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 425 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1494_32 = add i11 %add_ln1494_31, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 425 'add' 'add_ln1494_32' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln1494_27 = zext i11 %add_ln1494_32 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 426 'zext' 'zext_ln1494_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 427 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr_13 = getelementptr [1092 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln1494_27" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 427 'getelementptr' 'conv_out_0_V_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 428 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr_13 = getelementptr [1092 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_27" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 428 'getelementptr' 'conv_out_1_V_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 429 [1/1] (3.25ns)   --->   "store i14 %select_ln29_19, i14* %max_pool_out_V_addr_4, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 429 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_8 : Operation 430 [1/1] (3.25ns)   --->   "store i14 %select_ln29_23, i14* %max_pool_out_V_addr_5, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 430 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_8 : Operation 431 [1/2] (3.25ns)   --->   "%conv_out_0_V_load_7 = load i14* %conv_out_0_V_addr_7, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 431 'load' 'conv_out_0_V_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_8 : Operation 432 [1/1] (2.20ns)   --->   "%icmp_ln1494_26 = icmp sgt i14 %conv_out_0_V_load_7, %select_ln29_25" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 432 'icmp' 'icmp_ln1494_26' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 433 [1/1] (0.70ns)   --->   "%select_ln29_26 = select i1 %icmp_ln1494_26, i14 %conv_out_0_V_load_7, i14 %select_ln29_25" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 433 'select' 'select_ln29_26' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 434 [1/1] (2.20ns)   --->   "%icmp_ln1494_27 = icmp sgt i14 %conv_out_1_V_load_7, %select_ln29_26" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 434 'icmp' 'icmp_ln1494_27' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 435 [1/1] (0.70ns)   --->   "%select_ln29_27 = select i1 %icmp_ln1494_27, i14 %conv_out_1_V_load_7, i14 %select_ln29_26" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 435 'select' 'select_ln29_27' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 436 [1/2] (3.25ns)   --->   "%conv_out_0_V_load_9 = load i14* %conv_out_0_V_addr_9, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 436 'load' 'conv_out_0_V_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_8 : Operation 437 [1/1] (2.20ns)   --->   "%icmp_ln1494_34 = icmp sgt i14 %conv_out_0_V_load_9, %select_ln29_33" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 437 'icmp' 'icmp_ln1494_34' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 438 [1/1] (0.70ns)   --->   "%select_ln29_34 = select i1 %icmp_ln1494_34, i14 %conv_out_0_V_load_9, i14 %select_ln29_33" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 438 'select' 'select_ln29_34' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 439 [1/1] (2.20ns)   --->   "%icmp_ln1494_35 = icmp sgt i14 %conv_out_1_V_load_9, %select_ln29_34" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 439 'icmp' 'icmp_ln1494_35' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 440 [1/1] (0.70ns)   --->   "%select_ln29_35 = select i1 %icmp_ln1494_35, i14 %conv_out_1_V_load_9, i14 %select_ln29_34" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 440 'select' 'select_ln29_35' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 441 [1/2] (3.25ns)   --->   "%conv_out_2_V_load_9 = load i14* %conv_out_2_V_addr_9, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 441 'load' 'conv_out_2_V_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_8 : Operation 442 [1/1] (2.20ns)   --->   "%icmp_ln1494_38 = icmp sgt i14 %conv_out_2_V_load_9, %select_ln29_37" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 442 'icmp' 'icmp_ln1494_38' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 443 [1/1] (0.70ns)   --->   "%select_ln29_38 = select i1 %icmp_ln1494_38, i14 %conv_out_2_V_load_9, i14 %select_ln29_37" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 443 'select' 'select_ln29_38' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 444 [1/1] (2.20ns)   --->   "%icmp_ln1494_39 = icmp sgt i14 %conv_out_3_V_load_9, %select_ln29_38" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 444 'icmp' 'icmp_ln1494_39' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 445 [1/1] (0.70ns)   --->   "%select_ln29_39 = select i1 %icmp_ln1494_39, i14 %conv_out_3_V_load_9, i14 %select_ln29_38" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 445 'select' 'select_ln29_39' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln29_10 = zext i13 %select_ln29_40 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 446 'zext' 'zext_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 447 [1/2] (3.25ns)   --->   "%conv_out_1_V_load_10 = load i14* %conv_out_1_V_addr_10, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 447 'load' 'conv_out_1_V_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_8 : Operation 448 [1/1] (2.20ns)   --->   "%icmp_ln1494_41 = icmp sgt i14 %conv_out_1_V_load_10, %zext_ln29_10" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 448 'icmp' 'icmp_ln1494_41' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 449 [1/1] (0.70ns)   --->   "%select_ln29_41 = select i1 %icmp_ln1494_41, i14 %conv_out_1_V_load_10, i14 %zext_ln29_10" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 449 'select' 'select_ln29_41' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 450 [2/2] (3.25ns)   --->   "%conv_out_0_V_load_11 = load i14* %conv_out_0_V_addr_11, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 450 'load' 'conv_out_0_V_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_8 : Operation 451 [1/2] (3.25ns)   --->   "%conv_out_1_V_load_11 = load i14* %conv_out_1_V_addr_11, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 451 'load' 'conv_out_1_V_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_8 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln29_11 = zext i13 %select_ln29_44 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 452 'zext' 'zext_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 453 [1/2] (3.25ns)   --->   "%conv_out_3_V_load_10 = load i14* %conv_out_3_V_addr_10, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 453 'load' 'conv_out_3_V_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_8 : Operation 454 [1/1] (2.20ns)   --->   "%icmp_ln1494_45 = icmp sgt i14 %conv_out_3_V_load_10, %zext_ln29_11" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 454 'icmp' 'icmp_ln1494_45' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 455 [1/1] (0.70ns)   --->   "%select_ln29_45 = select i1 %icmp_ln1494_45, i14 %conv_out_3_V_load_10, i14 %zext_ln29_11" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 455 'select' 'select_ln29_45' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 456 [1/2] (3.25ns)   --->   "%conv_out_2_V_load_11 = load i14* %conv_out_2_V_addr_11, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 456 'load' 'conv_out_2_V_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_8 : Operation 457 [1/1] (2.20ns)   --->   "%icmp_ln1494_46 = icmp sgt i14 %conv_out_2_V_load_11, %select_ln29_45" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 457 'icmp' 'icmp_ln1494_46' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 458 [1/1] (0.70ns)   --->   "%select_ln29_46 = select i1 %icmp_ln1494_46, i14 %conv_out_2_V_load_11, i14 %select_ln29_45" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 458 'select' 'select_ln29_46' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 459 [1/2] (3.25ns)   --->   "%conv_out_3_V_load_11 = load i14* %conv_out_3_V_addr_11, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 459 'load' 'conv_out_3_V_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_8 : Operation 460 [1/1] (2.20ns)   --->   "%icmp_ln1494_47 = icmp sgt i14 %conv_out_3_V_load_11, %select_ln29_46" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 460 'icmp' 'icmp_ln1494_47' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 461 [1/1] (0.70ns)   --->   "%select_ln29_47 = select i1 %icmp_ln1494_47, i14 %conv_out_3_V_load_11, i14 %select_ln29_46" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 461 'select' 'select_ln29_47' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 462 [2/2] (3.25ns)   --->   "%conv_out_1_V_load_12 = load i14* %conv_out_1_V_addr_12, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 462 'load' 'conv_out_1_V_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_8 : Operation 463 [2/2] (3.25ns)   --->   "%conv_out_0_V_load_13 = load i14* %conv_out_0_V_addr_13, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 463 'load' 'conv_out_0_V_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_8 : Operation 464 [2/2] (3.25ns)   --->   "%conv_out_1_V_load_13 = load i14* %conv_out_1_V_addr_13, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 464 'load' 'conv_out_1_V_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_8 : Operation 465 [1/1] (1.73ns)   --->   "%r = add i4 1, %select_ln29_52" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 465 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 11.9>
ST_9 : Operation 466 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_13 = add i11 36, %mul_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 466 'add' 'add_ln203_13' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 467 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_14 = add i11 %add_ln203_13, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 467 'add' 'add_ln203_14' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln203_6 = sext i11 %add_ln203_14 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 468 'sext' 'sext_ln203_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 469 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr_6 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %sext_ln203_6" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 469 'getelementptr' 'max_pool_out_V_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 470 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_15 = add i11 42, %mul_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 470 'add' 'add_ln203_15' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 471 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_16 = add i11 %add_ln203_15, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 471 'add' 'add_ln203_16' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln203_7 = sext i11 %add_ln203_16 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 472 'sext' 'sext_ln203_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 473 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr_7 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %sext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 473 'getelementptr' 'max_pool_out_V_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 474 [1/1] (3.25ns)   --->   "store i14 %select_ln29_27, i14* %max_pool_out_V_addr_6, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 474 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_9 : Operation 475 [1/1] (3.25ns)   --->   "store i14 %select_ln29_31, i14* %max_pool_out_V_addr_7, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 475 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_9 : Operation 476 [1/2] (3.25ns)   --->   "%conv_out_0_V_load_11 = load i14* %conv_out_0_V_addr_11, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 476 'load' 'conv_out_0_V_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_9 : Operation 477 [1/1] (2.20ns)   --->   "%icmp_ln1494_42 = icmp sgt i14 %conv_out_0_V_load_11, %select_ln29_41" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 477 'icmp' 'icmp_ln1494_42' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 478 [1/1] (0.70ns)   --->   "%select_ln29_42 = select i1 %icmp_ln1494_42, i14 %conv_out_0_V_load_11, i14 %select_ln29_41" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 478 'select' 'select_ln29_42' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 479 [1/1] (2.20ns)   --->   "%icmp_ln1494_43 = icmp sgt i14 %conv_out_1_V_load_11, %select_ln29_42" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 479 'icmp' 'icmp_ln1494_43' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 480 [1/1] (0.70ns)   --->   "%select_ln29_43 = select i1 %icmp_ln1494_43, i14 %conv_out_1_V_load_11, i14 %select_ln29_42" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 480 'select' 'select_ln29_43' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln29_12 = zext i13 %select_ln29_48 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 481 'zext' 'zext_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 482 [1/2] (3.25ns)   --->   "%conv_out_1_V_load_12 = load i14* %conv_out_1_V_addr_12, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 482 'load' 'conv_out_1_V_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_9 : Operation 483 [1/1] (2.20ns)   --->   "%icmp_ln1494_49 = icmp sgt i14 %conv_out_1_V_load_12, %zext_ln29_12" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 483 'icmp' 'icmp_ln1494_49' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 484 [1/1] (0.70ns)   --->   "%select_ln29_49 = select i1 %icmp_ln1494_49, i14 %conv_out_1_V_load_12, i14 %zext_ln29_12" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 484 'select' 'select_ln29_49' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 485 [1/2] (3.25ns)   --->   "%conv_out_0_V_load_13 = load i14* %conv_out_0_V_addr_13, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 485 'load' 'conv_out_0_V_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_9 : Operation 486 [1/1] (2.20ns)   --->   "%icmp_ln1494_50 = icmp sgt i14 %conv_out_0_V_load_13, %select_ln29_49" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 486 'icmp' 'icmp_ln1494_50' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 487 [1/1] (0.70ns)   --->   "%select_ln29_50 = select i1 %icmp_ln1494_50, i14 %conv_out_0_V_load_13, i14 %select_ln29_49" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 487 'select' 'select_ln29_50' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 488 [1/2] (3.25ns)   --->   "%conv_out_1_V_load_13 = load i14* %conv_out_1_V_addr_13, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 488 'load' 'conv_out_1_V_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_9 : Operation 489 [1/1] (2.20ns)   --->   "%icmp_ln1494_51 = icmp sgt i14 %conv_out_1_V_load_13, %select_ln29_50" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 489 'icmp' 'icmp_ln1494_51' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 490 [1/1] (0.70ns)   --->   "%select_ln29_51 = select i1 %icmp_ln1494_51, i14 %conv_out_1_V_load_13, i14 %select_ln29_50" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 490 'select' 'select_ln29_51' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_17 = add i11 48, %mul_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 491 'add' 'add_ln203_17' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 492 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_18 = add i11 %add_ln203_17, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 492 'add' 'add_ln203_18' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln203_8 = sext i11 %add_ln203_18 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 493 'sext' 'sext_ln203_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 494 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr_8 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %sext_ln203_8" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 494 'getelementptr' 'max_pool_out_V_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 495 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_19 = add i11 54, %mul_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 495 'add' 'add_ln203_19' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 496 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_20 = add i11 %add_ln203_19, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 496 'add' 'add_ln203_20' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln203_9 = sext i11 %add_ln203_20 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 497 'sext' 'sext_ln203_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 498 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr_9 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %sext_ln203_9" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 498 'getelementptr' 'max_pool_out_V_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 499 [1/1] (3.25ns)   --->   "store i14 %select_ln29_35, i14* %max_pool_out_V_addr_8, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 499 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_10 : Operation 500 [1/1] (3.25ns)   --->   "store i14 %select_ln29_39, i14* %max_pool_out_V_addr_9, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 500 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 501 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_21 = add i11 60, %mul_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 501 'add' 'add_ln203_21' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 502 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_22 = add i11 %add_ln203_21, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 502 'add' 'add_ln203_22' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln203_10 = sext i11 %add_ln203_22 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 503 'sext' 'sext_ln203_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 504 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr_10 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %sext_ln203_10" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 504 'getelementptr' 'max_pool_out_V_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 505 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_23 = add i11 66, %mul_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 505 'add' 'add_ln203_23' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 506 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_24 = add i11 %add_ln203_23, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 506 'add' 'add_ln203_24' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln203_11 = sext i11 %add_ln203_24 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 507 'sext' 'sext_ln203_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 508 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr_11 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %sext_ln203_11" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 508 'getelementptr' 'max_pool_out_V_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 509 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_25 = add i11 72, %mul_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 509 'add' 'add_ln203_25' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 510 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_26 = add i11 %add_ln203_25, %zext_ln14_1" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 510 'add' 'add_ln203_26' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 511 [1/1] (3.25ns)   --->   "store i14 %select_ln29_43, i14* %max_pool_out_V_addr_10, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 511 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_11 : Operation 512 [1/1] (3.25ns)   --->   "store i14 %select_ln29_47, i14* %max_pool_out_V_addr_11, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 512 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 513 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 513 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 514 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 78, i64 78, i64 78)"   --->   Operation 514 'speclooptripcount' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 515 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str16) nounwind" [cnn_ap_lp/max_pool_1.cpp:14]   --->   Operation 515 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str16)" [cnn_ap_lp/max_pool_1.cpp:14]   --->   Operation 516 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 517 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str27) nounwind" [cnn_ap_lp/max_pool_1.cpp:15]   --->   Operation 517 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln203_12 = sext i11 %add_ln203_26 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 518 'sext' 'sext_ln203_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 519 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr_12 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %sext_ln203_12" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 519 'getelementptr' 'max_pool_out_V_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 520 [1/1] (3.25ns)   --->   "store i14 %select_ln29_51, i14* %max_pool_out_V_addr_12, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 520 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_12 : Operation 521 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str16, i32 %tmp_4)" [cnn_ap_lp/max_pool_1.cpp:38]   --->   Operation 521 'specregionend' 'empty_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 522 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 522 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 13 <SV = 2> <Delay = 0.00>
ST_13 : Operation 523 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/max_pool_1.cpp:40]   --->   Operation 523 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', cnn_ap_lp/max_pool_1.cpp:10) with incoming values : ('add_ln10', cnn_ap_lp/max_pool_1.cpp:10) [8]  (1.77 ns)

 <State 2>: 11.3ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', cnn_ap_lp/max_pool_1.cpp:13) [10]  (0 ns)
	'icmp' operation ('icmp_ln13', cnn_ap_lp/max_pool_1.cpp:13) [18]  (1.3 ns)
	'select' operation ('select_ln29_52', cnn_ap_lp/max_pool_1.cpp:29) [19]  (1.02 ns)
	'sub' operation ('sub_ln1494', cnn_ap_lp/max_pool_1.cpp:29) [84]  (1.92 ns)
	'or' operation ('or_ln1494', cnn_ap_lp/max_pool_1.cpp:29) [90]  (0 ns)
	'sub' operation ('sub_ln1494_1', cnn_ap_lp/max_pool_1.cpp:29) [95]  (0 ns)
	'add' operation ('add_ln1494_2', cnn_ap_lp/max_pool_1.cpp:29) [96]  (3.79 ns)
	'getelementptr' operation ('conv_out_0_V_addr_2', cnn_ap_lp/max_pool_1.cpp:29) [98]  (0 ns)
	'load' operation ('conv_out_0_V_load_2', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_0_V' [297]  (3.25 ns)

 <State 3>: 10.8ns
The critical path consists of the following:
	'mul' operation ('mul_ln1494_1', cnn_ap_lp/max_pool_1.cpp:29) [195]  (3.74 ns)
	'add' operation ('add_ln1494_21', cnn_ap_lp/max_pool_1.cpp:29) [199]  (0 ns)
	'add' operation ('add_ln1494_22', cnn_ap_lp/max_pool_1.cpp:29) [200]  (3.76 ns)
	'getelementptr' operation ('conv_out_1_V_addr_3', cnn_ap_lp/max_pool_1.cpp:29) [224]  (0 ns)
	'load' operation ('conv_out_1_V_load_3', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_1_V' [308]  (3.25 ns)

 <State 4>: 7.01ns
The critical path consists of the following:
	'add' operation ('add_ln1494_7', cnn_ap_lp/max_pool_1.cpp:29) [107]  (0 ns)
	'add' operation ('add_ln1494_8', cnn_ap_lp/max_pool_1.cpp:29) [108]  (3.76 ns)
	'getelementptr' operation ('conv_out_0_V_addr_8', cnn_ap_lp/max_pool_1.cpp:29) [110]  (0 ns)
	'load' operation ('conv_out_0_V_load_8', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_0_V' [387]  (3.25 ns)

 <State 5>: 7.01ns
The critical path consists of the following:
	'add' operation ('add_ln1494_11', cnn_ap_lp/max_pool_1.cpp:29) [115]  (0 ns)
	'add' operation ('add_ln1494_12', cnn_ap_lp/max_pool_1.cpp:29) [116]  (3.76 ns)
	'getelementptr' operation ('conv_out_0_V_addr_12', cnn_ap_lp/max_pool_1.cpp:29) [118]  (0 ns)
	'load' operation ('conv_out_0_V_load_12', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_0_V' [447]  (3.25 ns)

 <State 6>: 12.3ns
The critical path consists of the following:
	'load' operation ('conv_out_0_V_load_1', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_0_V' [275]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_2', cnn_ap_lp/max_pool_1.cpp:29) [276]  (2.21 ns)
	'select' operation ('select_ln29_2', cnn_ap_lp/max_pool_1.cpp:29) [277]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_3', cnn_ap_lp/max_pool_1.cpp:29) [279]  (2.21 ns)
	'select' operation ('select_ln29_3', cnn_ap_lp/max_pool_1.cpp:29) [280]  (0.702 ns)
	'store' operation ('store_ln36', cnn_ap_lp/max_pool_1.cpp:36) of variable 'select_ln29_3', cnn_ap_lp/max_pool_1.cpp:29 on array 'max_pool_out_V' [281]  (3.25 ns)

 <State 7>: 12.3ns
The critical path consists of the following:
	'load' operation ('conv_out_0_V_load_3', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_0_V' [305]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_10', cnn_ap_lp/max_pool_1.cpp:29) [306]  (2.21 ns)
	'select' operation ('select_ln29_10', cnn_ap_lp/max_pool_1.cpp:29) [307]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_11', cnn_ap_lp/max_pool_1.cpp:29) [309]  (2.21 ns)
	'select' operation ('select_ln29_11', cnn_ap_lp/max_pool_1.cpp:29) [310]  (0.702 ns)
	'store' operation ('store_ln36', cnn_ap_lp/max_pool_1.cpp:36) of variable 'select_ln29_11', cnn_ap_lp/max_pool_1.cpp:29 on array 'max_pool_out_V' [311]  (3.25 ns)

 <State 8>: 12ns
The critical path consists of the following:
	'load' operation ('conv_out_3_V_load_10', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_3_V' [437]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_45', cnn_ap_lp/max_pool_1.cpp:29) [438]  (2.21 ns)
	'select' operation ('select_ln29_45', cnn_ap_lp/max_pool_1.cpp:29) [439]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_46', cnn_ap_lp/max_pool_1.cpp:29) [441]  (2.21 ns)
	'select' operation ('select_ln29_46', cnn_ap_lp/max_pool_1.cpp:29) [442]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_47', cnn_ap_lp/max_pool_1.cpp:29) [444]  (2.21 ns)
	'select' operation ('select_ln29_47', cnn_ap_lp/max_pool_1.cpp:29) [445]  (0.702 ns)

 <State 9>: 12ns
The critical path consists of the following:
	'load' operation ('conv_out_1_V_load_12', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_1_V' [452]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_49', cnn_ap_lp/max_pool_1.cpp:29) [453]  (2.21 ns)
	'select' operation ('select_ln29_49', cnn_ap_lp/max_pool_1.cpp:29) [454]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_50', cnn_ap_lp/max_pool_1.cpp:29) [456]  (2.21 ns)
	'select' operation ('select_ln29_50', cnn_ap_lp/max_pool_1.cpp:29) [457]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_51', cnn_ap_lp/max_pool_1.cpp:29) [459]  (2.21 ns)
	'select' operation ('select_ln29_51', cnn_ap_lp/max_pool_1.cpp:29) [460]  (0.702 ns)

 <State 10>: 7.01ns
The critical path consists of the following:
	'add' operation ('add_ln203_17', cnn_ap_lp/max_pool_1.cpp:36) [60]  (0 ns)
	'add' operation ('add_ln203_18', cnn_ap_lp/max_pool_1.cpp:36) [61]  (3.76 ns)
	'getelementptr' operation ('max_pool_out_V_addr_8', cnn_ap_lp/max_pool_1.cpp:36) [63]  (0 ns)
	'store' operation ('store_ln36', cnn_ap_lp/max_pool_1.cpp:36) of variable 'select_ln29_35', cnn_ap_lp/max_pool_1.cpp:29 on array 'max_pool_out_V' [401]  (3.25 ns)

 <State 11>: 7.01ns
The critical path consists of the following:
	'add' operation ('add_ln203_21', cnn_ap_lp/max_pool_1.cpp:36) [68]  (0 ns)
	'add' operation ('add_ln203_22', cnn_ap_lp/max_pool_1.cpp:36) [69]  (3.76 ns)
	'getelementptr' operation ('max_pool_out_V_addr_10', cnn_ap_lp/max_pool_1.cpp:36) [71]  (0 ns)
	'store' operation ('store_ln36', cnn_ap_lp/max_pool_1.cpp:36) of variable 'select_ln29_43', cnn_ap_lp/max_pool_1.cpp:29 on array 'max_pool_out_V' [431]  (3.25 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('max_pool_out_V_addr_12', cnn_ap_lp/max_pool_1.cpp:36) [79]  (0 ns)
	'store' operation ('store_ln36', cnn_ap_lp/max_pool_1.cpp:36) of variable 'select_ln29_51', cnn_ap_lp/max_pool_1.cpp:29 on array 'max_pool_out_V' [461]  (3.25 ns)

 <State 13>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
