12:04:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\FPGA\Software\Arty_A7-100T\UART_DDR\temp_xsdb_launch_script.tcl
12:05:01 INFO  : XSCT server has started successfully.
12:05:01 INFO  : Successfully done setting XSCT server connection channel  
12:05:01 INFO  : plnx-install-location is set to ''
12:05:01 INFO  : Successfully done setting workspace for the tool. 
12:05:18 INFO  : Registering command handlers for Vitis TCF services
12:05:18 INFO  : Platform repository initialization has completed.
12:05:26 INFO  : Successfully done query RDI_DATADIR 
12:54:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\FPGA\Software\Arty_A7-100T\UART_DDR\temp_xsdb_launch_script.tcl
12:54:18 INFO  : XSCT server has started successfully.
12:54:18 INFO  : plnx-install-location is set to ''
12:54:18 INFO  : Successfully done setting XSCT server connection channel  
12:54:18 INFO  : Successfully done setting workspace for the tool. 
12:54:37 INFO  : Registering command handlers for Vitis TCF services
12:54:37 INFO  : Platform repository initialization has completed.
12:54:38 INFO  : Successfully done query RDI_DATADIR 
12:55:22 INFO  : Result from executing command 'getProjects': UART_DDR_wrapper
12:55:22 INFO  : Result from executing command 'getPlatforms': 
12:55:22 WARN  : An unexpected exception occurred in the module 'platform project logging'
12:55:22 INFO  : Platform 'UART_DDR_wrapper' is added to custom repositories.
12:55:25 INFO  : Platform 'UART_DDR_wrapper' is added to custom repositories.
12:55:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:08 INFO  : Bit file 'C:/Users/luisr/Desktop/FPGA/Software/Arty_A7-100T/UART_DDR/UART_DDR/_ide/bitstream/download.bit' is generated.
12:56:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
12:56:10 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/FPGA/Software/Arty_A7-100T/UART_DDR/UART_DDR/_ide/bitstream/download.bit"
12:56:30 INFO  : Result from executing command 'getProjects': UART_DDR_wrapper
12:56:30 INFO  : Result from executing command 'getPlatforms': UART_DDR_wrapper|C:/Users/luisr/Desktop/FPGA/Software/Arty_A7-100T/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/UART_DDR_wrapper.xpfm
12:56:30 INFO  : Checking for BSP changes to sync application flags for project 'UART_DDR'...
12:56:41 INFO  : Checking for BSP changes to sync application flags for project 'UART_DDR'...
12:56:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:54 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
12:56:54 INFO  : 'jtag frequency' command is executed.
12:56:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
12:56:57 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/FPGA/Software/Arty_A7-100T/UART_DDR/UART_DDR/_ide/bitstream/download.bit"
12:56:57 INFO  : Context for processor 'microblaze_0' is selected.
12:56:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/FPGA/Software/Arty_A7-100T/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa'.
12:56:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:56:57 INFO  : Context for processor 'microblaze_0' is selected.
12:56:57 INFO  : System reset is completed.
12:57:00 INFO  : 'after 3000' command is executed.
12:57:00 INFO  : Context for processor 'microblaze_0' is selected.
12:57:00 INFO  : The application 'C:/Users/luisr/Desktop/FPGA/Software/Arty_A7-100T/UART_DDR/UART_DDR/Debug/UART_DDR.elf' is downloaded to processor 'microblaze_0'.
12:57:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}
fpga -file C:/Users/luisr/Desktop/FPGA/Software/Arty_A7-100T/UART_DDR/UART_DDR/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/luisr/Desktop/FPGA/Software/Arty_A7-100T/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/luisr/Desktop/FPGA/Software/Arty_A7-100T/UART_DDR/UART_DDR/Debug/UART_DDR.elf
----------------End of Script----------------

12:57:00 INFO  : Context for processor 'microblaze_0' is selected.
12:57:01 INFO  : 'con' command is executed.
12:57:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:57:01 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\FPGA\Software\Arty_A7-100T\UART_DDR\UART_DDR_system\_ide\scripts\debugger_uart_ddr-default.tcl'
12:57:12 INFO  : Disconnected from the channel tcfchan#1.
12:57:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:57:22 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:57:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:31 INFO  : Jtag cable 'Digilent Arty A7-100T 210319B7C8A8A' is selected.
12:57:31 INFO  : 'jtag frequency' command is executed.
12:57:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}' command is executed.
12:57:34 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/FPGA/Software/Arty_A7-100T/UART_DDR/UART_DDR/_ide/bitstream/download.bit"
12:57:34 INFO  : Context for processor 'microblaze_0' is selected.
12:57:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/FPGA/Software/Arty_A7-100T/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa'.
12:57:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:57:34 INFO  : Context for processor 'microblaze_0' is selected.
12:57:34 INFO  : System reset is completed.
12:57:37 INFO  : 'after 3000' command is executed.
12:57:37 INFO  : Context for processor 'microblaze_0' is selected.
12:57:38 INFO  : The application 'C:/Users/luisr/Desktop/FPGA/Software/Arty_A7-100T/UART_DDR/UART_DDR/Debug/UART_DDR.elf' is downloaded to processor 'microblaze_0'.
12:57:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B7C8A8A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B7C8A8A-13631093-0"}
fpga -file C:/Users/luisr/Desktop/FPGA/Software/Arty_A7-100T/UART_DDR/UART_DDR/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/luisr/Desktop/FPGA/Software/Arty_A7-100T/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/luisr/Desktop/FPGA/Software/Arty_A7-100T/UART_DDR/UART_DDR/Debug/UART_DDR.elf
----------------End of Script----------------

12:57:38 INFO  : Context for processor 'microblaze_0' is selected.
12:57:38 INFO  : 'con' command is executed.
12:57:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:57:38 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\FPGA\Software\Arty_A7-100T\UART_DDR\UART_DDR_system\_ide\scripts\debugger_uart_ddr-default.tcl'
