Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Nov  3 09:27:15 2024
| Host         : Winferior running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hdmi_text_controller_v1_0_control_sets_placed.rpt
| Design       : hdmi_text_controller_v1_0
| Device       : xc7s50
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    44 |
|    Minimum number of control sets                        |    44 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    44 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    32 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              59 |           20 |
| No           | No                    | Yes                    |              54 |           29 |
| No           | Yes                   | No                     |              11 |            5 |
| Yes          | No                    | No                     |              43 |           13 |
| Yes          | No                    | Yes                    |              15 |            7 |
| Yes          | Yes                   | No                     |             314 |          108 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+--------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+
|      Clock Signal      |                            Enable Signal                           |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+--------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+
|  axi_aclk_IBUF_BUFG    |                                                                    |                                                          |                1 |              1 |         1.00 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/axi_rdata                       | hdmi_text_controller_v1_0_AXI_inst/axi_rresp[0]_i_1_n_0  |                1 |              1 |         1.00 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[6][7]_i_1_n_0  | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                1 |              8 |         8.00 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/p_1_in[12]                      | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                5 |              8 |         1.60 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/p_1_in[24]                      | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                1 |              8 |         8.00 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[2][15]_i_1_n_0 | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                3 |              8 |         2.67 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/p_1_in[7]                       | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                3 |              8 |         2.67 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/p_1_in[23]                      | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                3 |              8 |         2.67 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[2][31]_i_1_n_0 | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                3 |              8 |         2.67 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[2][7]_i_1_n_0  | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                3 |              8 |         2.67 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[3][31]_i_1_n_0 | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                2 |              8 |         4.00 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[4][23]_i_1_n_0 | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                3 |              8 |         2.67 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[3][23]_i_1_n_0 | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                3 |              8 |         2.67 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[4][31]_i_1_n_0 | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                4 |              8 |         2.00 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[3][15]_i_1_n_0 | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                5 |              8 |         1.60 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[5][23]_i_1_n_0 | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                2 |              8 |         4.00 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[5][15]_i_1_n_0 | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                3 |              8 |         2.67 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[5][31]_i_1_n_0 | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                1 |              8 |         8.00 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[6][23]_i_1_n_0 | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                3 |              8 |         2.67 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[5][7]_i_1_n_0  | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                2 |              8 |         4.00 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[1][31]_i_1_n_0 | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                2 |              8 |         4.00 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_1_n_0 | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                2 |              8 |         4.00 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[1][23]_i_1_n_0 | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                2 |              8 |         4.00 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][7]_i_1_n_0  | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                3 |              8 |         2.67 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[3][7]_i_1_n_0  | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                3 |              8 |         2.67 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[4][7]_i_1_n_0  | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                3 |              8 |         2.67 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[1][7]_i_1_n_0  | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                3 |              8 |         2.67 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[1][15]_i_1_n_0 | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                2 |              8 |         4.00 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][15]_i_1_n_0 | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                2 |              8 |         4.00 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[6][15]_i_1_n_0 | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                4 |              8 |         2.00 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][23]_i_1_n_0 | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                2 |              8 |         4.00 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[2][23]_i_1_n_0 | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                3 |              8 |         2.67 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[6][31]_i_1_n_0 | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                2 |              8 |         4.00 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[4][15]_i_1_n_0 | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                3 |              8 |         2.67 |
|  axi_aclk_IBUF_BUFG    |                                                                    | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                5 |             11 |         2.20 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/bram_addra[10]_i_1_n_0          |                                                          |                3 |             11 |         3.67 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/axi_awready0                    | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                3 |             12 |         4.00 |
|  clk_wiz/inst/clk_out1 |                                                                    | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                6 |             12 |         2.00 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/read_addr_handshake_done0       | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                3 |             13 |         4.33 |
|  clk_wiz/inst/clk_out1 | vga/vc                                                             | hdmi_text_controller_v1_0_AXI_inst/reset_ah              |                7 |             15 |         2.14 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/axi_rdata[31]_i_2_n_0           | hdmi_text_controller_v1_0_AXI_inst/axi_rdata[31]_i_1_n_0 |               15 |             32 |         2.13 |
|  axi_aclk_IBUF_BUFG    | hdmi_text_controller_v1_0_AXI_inst/bram_dina[31]_i_1_n_0           |                                                          |               10 |             32 |         3.20 |
|  clk_wiz/inst/clk_out1 |                                                                    | vga_to_hdmi/inst/encr/AR[0]                              |               23 |             42 |         1.83 |
|  clk_wiz/inst/clk_out1 |                                                                    |                                                          |               22 |             74 |         3.36 |
+------------------------+--------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+


