#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Dec 31 12:20:39 2019
# Process ID: 10952
# Current directory: C:/ERTS_repo/Project/Xilinx/ML_MNIST
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3168 C:\ERTS_repo\Project\Xilinx\ML_MNIST\ML_MNIST.xpr
# Log file: C:/ERTS_repo/Project/Xilinx/ML_MNIST/vivado.log
# Journal file: C:/ERTS_repo/Project/Xilinx/ML_MNIST\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ERTS_repo/Project/Xilinx_hls/neural/neural.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ERTS_repo/Assignment_2/led_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_auto_pc_0' generated file not found 'c:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/ip/system_auto_pc_0/stats.txt'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 771.441 ; gain = 60.656
update_compile_order -fileset sources_1
launch_sdk -workspace C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.sdk -hwspec C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.sdk -hwspec C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/ERTS_repo/Project/Xilinx_hls/neural/neural.prj/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ERTS_repo/Project/Xilinx_hls/neural/neural.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ERTS_repo/Assignment_2/led_ip_1.0'.
report_ip_status -name ip_status
open_bd_design {C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:hls:classify:1.0 - classify_0
Adding cell -- xilinx.com:user:led_ip:1.0 - led_ip
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 862.289 ; gain = 16.422
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells classify_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:classify:1.0 classify_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins classify_0/s_axi_NNIO]
</classify_0/s_axi_NNIO/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 906.301 ; gain = 0.000
remove_files  C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
open_bd_design {C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/system.bd}
make_wrapper -files [get_files C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/system.bd] -top
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
add_files -norecurse C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_ip .
INFO: [BD 41-1029] Generation completed for the IP Integrator block classify_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/hdl/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 0d01a83af7bf1b76; cache size = 4.436 MB.
[Tue Dec 31 13:21:52 2019] Launched system_classify_0_0_synth_1, synth_1...
Run output will be captured here:
system_classify_0_0_synth_1: C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.runs/system_classify_0_0_synth_1/runme.log
synth_1: C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.runs/synth_1/runme.log
[Tue Dec 31 13:21:52 2019] Launched impl_1...
Run output will be captured here: C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1016.504 ; gain = 12.664
file copy -force C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.runs/impl_1/system_wrapper.sysdef C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.sdk/system_wrapper.hdf

file copy -force C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.runs/impl_1/system_wrapper.sysdef C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.sdk/system_wrapper.hdf

launch_sdk -workspace C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.sdk -hwspec C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.sdk -hwspec C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/ERTS_repo/Project/Xilinx_hls/neural/neural.prj/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ERTS_repo/Project/Xilinx_hls/neural/neural.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ERTS_repo/Assignment_2/led_ip_1.0'.
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells classify_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:classify:1.0 classify_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins classify_0/s_axi_NNIO]
</classify_0/s_axi_NNIO/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1063.152 ; gain = 0.000
report_ip_status -name ip_status 
remove_files  C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
make_wrapper -files [get_files C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/system.bd] -top
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
add_files -norecurse C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
save_bd_design
Wrote  : <C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_ip .
INFO: [BD 41-1029] Generation completed for the IP Integrator block classify_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.srcs/sources_1/bd/system/hdl/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 0d01a83af7bf1b76; cache size = 8.944 MB.
[Tue Dec 31 14:52:35 2019] Launched system_classify_0_1_synth_1, synth_1...
Run output will be captured here:
system_classify_0_1_synth_1: C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.runs/system_classify_0_1_synth_1/runme.log
synth_1: C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.runs/synth_1/runme.log
[Tue Dec 31 14:52:35 2019] Launched impl_1...
Run output will be captured here: C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1085.797 ; gain = 22.645
file copy -force C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.runs/impl_1/system_wrapper.sysdef C:/ERTS_repo/Project/Xilinx/ML_MNIST/ML_MNIST.sdk/system_wrapper.hdf

exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 31 16:01:05 2019...
