library verilog;
use verilog.vl_types.all;
entity FSMTest4 is
end FSMTest4;
