// Seed: 1164714284
module module_0 ();
  assign module_2.id_7 = 0;
  logic [1 : 1] module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd78,
    parameter id_1 = 32'd88
) (
    input  tri1  _id_0,
    output tri0  _id_1,
    output uwire id_2,
    output tri   id_3,
    input  wor   id_4,
    input  wor   id_5
);
  integer [id_1  ==  id_0 : id_0] id_7 = -1;
  module_0 modCall_1 ();
endmodule
module module_0 (
    input tri0 id_0,
    output logic id_1,
    input tri1 id_2,
    output logic id_3,
    output tri0 id_4,
    output tri id_5,
    input tri id_6,
    input tri0 id_7,
    output supply1 module_2,
    input supply0 id_9
    , id_13,
    output supply1 id_10,
    input tri0 id_11
);
  always @(negedge id_6 >= id_2) $signed(88);
  ;
  module_0 modCall_1 ();
  always @(posedge -1) begin : LABEL_0
    id_1 <= #1 1'h0;
    id_13 = id_2;
    id_3  = #id_14{1, id_7, 1} ? -1 : -1;
  end
  wire id_15 = {id_7, -1}, id_16;
endmodule
