$date
	Sat Dec 05 23:38:54 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ProgramCounter_tb $end
$var wire 8 ! cont [7:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module pc $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 8 $ cont [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
0#
0"
bx !
$end
#10
1"
#20
0"
#30
1"
#40
0"
#50
1"
#60
0"
#70
b0 !
b0 $
1"
1#
#80
0"
#90
1"
#100
0"
#110
1"
#120
0"
#130
1"
#140
0"
0#
#150
b1 !
b1 $
1"
#160
0"
#170
b10 !
b10 $
1"
#180
0"
#190
b11 !
b11 $
1"
#200
0"
#210
b0 !
b0 $
1"
1#
