Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: GasDetectorSensor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "GasDetectorSensor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "GasDetectorSensor"
Output Format                      : NGC
Target Device                      : xc7z010-1-clg400

---- Source Options
Top Module Name                    : GasDetectorSensor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\venus\Desktop\uni2\3rd_SEMESTER\madar mantegh\FinalProject\Module2\GasDetectorSensor.v" into library work
Parsing module <GasDetectorSensor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <GasDetectorSensor>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <GasDetectorSensor>.
    Related source file is "C:\Users\venus\Desktop\uni2\3rd_SEMESTER\madar mantegh\FinalProject\Module2\GasDetectorSensor.v".
        s1 = 4'b0000
        s2 = 4'b0001
        s3 = 4'b0010
        s4 = 4'b0011
        s5 = 4'b0100
        s6 = 4'b0101
        s7 = 4'b0110
        s8 = 4'b0111
        s9 = 4'b1000
        s10 = 4'b1001
        c1 = 4'b0000
        c2 = 4'b0001
        c3 = 4'b0010
        c4 = 4'b0011
        c5 = 4'b0100
        c6 = 4'b0101
        c7 = 4'b0110
        c8 = 4'b0111
        c9 = 4'b1000
        c10 = 4'b1001
        c11 = 4'b1010
        c12 = 4'b1011
        c_1 = 4'b0000
        c_2 = 4'b0001
        c_3 = 4'b0010
        c_4 = 4'b0011
        c_5 = 4'b0100
        c_6 = 4'b0101
        c_7 = 4'b0110
        c_8 = 4'b0111
        c_9 = 4'b1000
    Found 1-bit register for signal <dout<1>>.
    Found 1-bit register for signal <dout<2>>.
    Found 1-bit register for signal <dout<0>>.
    Found 4-bit register for signal <currentState>.
    Found 4-bit register for signal <currentMonoxideState>.
    Found 4-bit register for signal <currentDioxideState>.
    Found finite state machine <FSM_0> for signal <currentState>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 20                                             |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | arst (positive)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <currentMonoxideState>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 24                                             |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | arst (positive)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <currentDioxideState>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 18                                             |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | arst (positive)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <GasDetectorSensor> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 3
 1-bit register                                        : 3
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 3
 Flip-Flops                                            : 3
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <currentDioxideState[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <currentState[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <currentMonoxideState[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
-------------------

Optimizing unit <GasDetectorSensor> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block GasDetectorSensor, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 15
 Flip-Flops                                            : 15

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : GasDetectorSensor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 16
#      LUT2                        : 1
#      LUT4                        : 2
#      LUT5                        : 11
#      LUT6                        : 2
# FlipFlops/Latches                : 15
#      FDC                         : 14
#      FDCE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 2
#      OBUF                        : 3

Device utilization summary:
---------------------------

Selected Device : 7z010clg400-1 


Slice Logic Utilization: 
 Number of Slice Registers:              15  out of  35200     0%  
 Number of Slice LUTs:                   16  out of  17600     0%  
    Number used as Logic:                16  out of  17600     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     16
   Number with an unused Flip Flop:       1  out of     16     6%  
   Number with an unused LUT:             0  out of     16     0%  
   Number of fully used LUT-FF pairs:    15  out of     16    93%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    100     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 15    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 1.452ns (Maximum Frequency: 688.705MHz)
   Minimum input arrival time before clock: 0.881ns
   Maximum output required time after clock: 0.687ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.452ns (frequency: 688.705MHz)
  Total number of paths / destination ports: 62 / 16
-------------------------------------------------------------------------
Delay:               1.452ns (Levels of Logic = 1)
  Source:            currentMonoxideState_FSM_FFd1 (FF)
  Destination:       dout_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: currentMonoxideState_FSM_FFd1 to dout_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.282   0.518  currentMonoxideState_FSM_FFd1 (currentMonoxideState_FSM_FFd1)
     LUT2:I0->O            1   0.053   0.399  _n0079_inv1 (_n0079_inv)
     FDCE:CE                   0.200          dout_1
    ----------------------------------------
    Total                      1.452ns (0.535ns logic, 0.917ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              0.881ns (Levels of Logic = 2)
  Source:            din (PAD)
  Destination:       currentDioxideState_FSM_FFd4 (FF)
  Destination Clock: clk rising

  Data Path: din to currentDioxideState_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   0.000   0.817  din_IBUF (din_IBUF)
     LUT5:I0->O            1   0.053   0.000  currentState_FSM_FFd1-In1 (currentState_FSM_FFd1-In)
     FDC:D                     0.011          currentState_FSM_FFd1
    ----------------------------------------
    Total                      0.881ns (0.064ns logic, 0.817ns route)
                                       (7.3% logic, 92.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.687ns (Levels of Logic = 1)
  Source:            dout_2 (FF)
  Destination:       dout<2> (PAD)
  Source Clock:      clk rising

  Data Path: dout_2 to dout<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.282   0.405  dout_2 (dout_2)
     OBUF:I->O                 0.000          dout_2_OBUF (dout<2>)
    ----------------------------------------
    Total                      0.687ns (0.282ns logic, 0.405ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.452|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.44 secs
 
--> 

Total memory usage is 4708708 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

