# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FSM design VHDL 2 process.srcs/sources_1/new/2 process.vhd" \
"../../../../FSM design VHDL 2 process.srcs/sources_1/new/tb.vhd" \

# Do not sort compile order
nosort
