m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/simulation/modelsim
vtb_top
Z1 !s110 1625464715
!i10b 1
!s100 ?T;7GPnTfZ:^M>lK?>e7=0
IUg[7UEWfA2zT1Eb=dcjae2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1624995156
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/tb_top.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/tb_top.v
L0 2
Z3 OV;L;10.5b;63
r1
!s85 0
31
!s108 1625464715.000000
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/tb_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/tb_top.v|
!i113 1
Z4 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier
Z5 tCvgOpt 0
vtop
R1
!i10b 1
!s100 W026VM:h1aX[[W_`W1Z3D2
I?VOi]5UQI85:0Jd=TSi2L3
R2
R0
w1625464144
8Matrix_multiplier_7_1200mv_85c_slow.vo
FMatrix_multiplier_7_1200mv_85c_slow.vo
L0 31
R3
r1
!s85 0
31
!s108 1625464713.000000
!s107 Matrix_multiplier_7_1200mv_85c_slow.vo|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+.|Matrix_multiplier_7_1200mv_85c_slow.vo|
!i113 1
R4
!s92 -vlog01compat -work work +incdir+.
R5
