#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f982f906db0 .scope module, "test" "test" 2 7;
 .timescale -9 -12;
P_0x600001059a00 .param/l "w" 1 2 9, +C4<00000000000000000000000000000111>;
v0x60000375c750_0 .var "add", 3 0;
v0x60000375c7e0_0 .var "clk", 0 0;
v0x60000375c870_0 .var "enable", 0 0;
v0x60000375c900_0 .net "out", 7 0, L_0x600002e5cb60;  1 drivers
v0x60000375c990_0 .var "reset", 0 0;
v0x60000375ca20_0 .var "write", 7 0;
S_0x7f982f906f20 .scope module, "mem0" "memory" 2 25, 3 3 0, S_0x7f982f906db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "write";
    .port_info 3 /INPUT 4 "add";
    .port_info 4 /INPUT 1 "enable";
    .port_info 5 /OUTPUT 8 "out";
P_0x600002b58600 .param/l "l" 0 3 5, +C4<00000000000000000000000000001010>;
P_0x600002b58640 .param/l "w" 0 3 4, +C4<00000000000000000000000000000111>;
L_0x600002e5cb60 .functor BUFZ 8, v0x60000375c5a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x60000375c240_0 .net "add", 3 0, v0x60000375c750_0;  1 drivers
v0x60000375c2d0_0 .net "clk", 0 0, v0x60000375c7e0_0;  1 drivers
v0x60000375c360_0 .net "enable", 0 0, v0x60000375c870_0;  1 drivers
v0x60000375c3f0_0 .var/i "i", 31 0;
v0x60000375c480 .array "mem", 0 10, 7 0;
v0x60000375c510_0 .net "out", 7 0, L_0x600002e5cb60;  alias, 1 drivers
v0x60000375c5a0_0 .var "out_reg", 7 0;
v0x60000375c630_0 .net "reset", 0 0, v0x60000375c990_0;  1 drivers
v0x60000375c6c0_0 .net "write", 7 0, v0x60000375ca20_0;  1 drivers
E_0x600001059b00 .event posedge, v0x60000375c630_0, v0x60000375c2d0_0;
    .scope S_0x7f982f906f20;
T_0 ;
    %wait E_0x600001059b00;
    %load/vec4 v0x60000375c630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 3 27 "$display", "resetting memory" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000375c3f0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x60000375c3f0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000375c3f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000375c480, 0, 4;
    %load/vec4 v0x60000375c3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000375c3f0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x60000375c6c0_0;
    %cmpi/ne 0, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0x60000375c360_0;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x60000375c6c0_0;
    %load/vec4 v0x60000375c240_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000375c480, 0, 4;
    %vpi_call 3 36 "$display", "assign. mem[%d]: %d", v0x60000375c240_0, v0x60000375c6c0_0 {0 0 0};
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x60000375c240_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x60000375c480, 4;
    %assign/vec4 v0x60000375c5a0_0, 0;
    %vpi_call 3 39 "$display", "read. mem[%d]", v0x60000375c240_0 {0 0 0};
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f982f906db0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000375c7e0_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v0x60000375c7e0_0;
    %nor/r;
    %store/vec4 v0x60000375c7e0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x7f982f906db0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000375c990_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000375ca20_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60000375c750_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000375c870_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000375c990_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x60000375ca20_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60000375c750_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000375c870_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000375c990_0, 0, 1;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x60000375ca20_0, 0, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x60000375c750_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000375c870_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test.v";
    "memory.v";
