<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::RCC::CIR Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c.html">RCC</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html">CIR</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::RCC::CIR Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Clock interrupt register (RCC_CIR)  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a4b2332e98377f9bbb8352c3a1001bab1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a4b2332e98377f9bbb8352c3a1001bab1">LSIRDYF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40021008, 0, 1 &gt;</td></tr>
<tr class="memdesc:a4b2332e98377f9bbb8352c3a1001bab1"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSI Ready Interrupt flag.  <a href="#a4b2332e98377f9bbb8352c3a1001bab1">More...</a><br /></td></tr>
<tr class="separator:a4b2332e98377f9bbb8352c3a1001bab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e834bb8abcfe63d5787e1828450f229"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a2e834bb8abcfe63d5787e1828450f229">LSERDYF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40021008, 1, 1 &gt;</td></tr>
<tr class="memdesc:a2e834bb8abcfe63d5787e1828450f229"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSE Ready Interrupt flag.  <a href="#a2e834bb8abcfe63d5787e1828450f229">More...</a><br /></td></tr>
<tr class="separator:a2e834bb8abcfe63d5787e1828450f229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a576f13e9b7ebc6bd128a0f5cd59b4c4e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a576f13e9b7ebc6bd128a0f5cd59b4c4e">HSIRDYF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40021008, 2, 1 &gt;</td></tr>
<tr class="memdesc:a576f13e9b7ebc6bd128a0f5cd59b4c4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI Ready Interrupt flag.  <a href="#a576f13e9b7ebc6bd128a0f5cd59b4c4e">More...</a><br /></td></tr>
<tr class="separator:a576f13e9b7ebc6bd128a0f5cd59b4c4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4371346ac0e2efed4096c8d446ff156"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#ad4371346ac0e2efed4096c8d446ff156">HSERDYF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40021008, 3, 1 &gt;</td></tr>
<tr class="memdesc:ad4371346ac0e2efed4096c8d446ff156"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSE Ready Interrupt flag.  <a href="#ad4371346ac0e2efed4096c8d446ff156">More...</a><br /></td></tr>
<tr class="separator:ad4371346ac0e2efed4096c8d446ff156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6beee604d1ad34fc6da3849f5726e46"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#aa6beee604d1ad34fc6da3849f5726e46">PLLRDYF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40021008, 4, 1 &gt;</td></tr>
<tr class="memdesc:aa6beee604d1ad34fc6da3849f5726e46"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Ready Interrupt flag.  <a href="#aa6beee604d1ad34fc6da3849f5726e46">More...</a><br /></td></tr>
<tr class="separator:aa6beee604d1ad34fc6da3849f5726e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c15a415feb8d79982e43559dd2d8fef"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a4c15a415feb8d79982e43559dd2d8fef">HSI14RDYF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40021008, 5, 1 &gt;</td></tr>
<tr class="memdesc:a4c15a415feb8d79982e43559dd2d8fef"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI14 ready interrupt flag.  <a href="#a4c15a415feb8d79982e43559dd2d8fef">More...</a><br /></td></tr>
<tr class="separator:a4c15a415feb8d79982e43559dd2d8fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a842889e4c608e407e5ca7b58c6522f49"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a842889e4c608e407e5ca7b58c6522f49">HSI48RDYF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40021008, 6, 1 &gt;</td></tr>
<tr class="memdesc:a842889e4c608e407e5ca7b58c6522f49"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI48 ready interrupt flag.  <a href="#a842889e4c608e407e5ca7b58c6522f49">More...</a><br /></td></tr>
<tr class="separator:a842889e4c608e407e5ca7b58c6522f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66deb269cba9df8cb2346c22ef7b30af"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a66deb269cba9df8cb2346c22ef7b30af">CSSF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40021008, 7, 1 &gt;</td></tr>
<tr class="memdesc:a66deb269cba9df8cb2346c22ef7b30af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Security System Interrupt flag.  <a href="#a66deb269cba9df8cb2346c22ef7b30af">More...</a><br /></td></tr>
<tr class="separator:a66deb269cba9df8cb2346c22ef7b30af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b3f452f44bef58a178b0f3f3410d470"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a6b3f452f44bef58a178b0f3f3410d470">LSIRDYIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021008, 8, 1 &gt;</td></tr>
<tr class="memdesc:a6b3f452f44bef58a178b0f3f3410d470"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSI Ready Interrupt Enable.  <a href="#a6b3f452f44bef58a178b0f3f3410d470">More...</a><br /></td></tr>
<tr class="separator:a6b3f452f44bef58a178b0f3f3410d470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d8ec91bf85bf2231475e789ec25ce1a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a9d8ec91bf85bf2231475e789ec25ce1a">LSERDYIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021008, 9, 1 &gt;</td></tr>
<tr class="memdesc:a9d8ec91bf85bf2231475e789ec25ce1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSE Ready Interrupt Enable.  <a href="#a9d8ec91bf85bf2231475e789ec25ce1a">More...</a><br /></td></tr>
<tr class="separator:a9d8ec91bf85bf2231475e789ec25ce1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a75a7f035223d66caafac5587eb8aed"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a0a75a7f035223d66caafac5587eb8aed">HSIRDYIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021008, 10, 1 &gt;</td></tr>
<tr class="memdesc:a0a75a7f035223d66caafac5587eb8aed"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI Ready Interrupt Enable.  <a href="#a0a75a7f035223d66caafac5587eb8aed">More...</a><br /></td></tr>
<tr class="separator:a0a75a7f035223d66caafac5587eb8aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31e84c39941a412fc318e6d91ded4a47"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a31e84c39941a412fc318e6d91ded4a47">HSERDYIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021008, 11, 1 &gt;</td></tr>
<tr class="memdesc:a31e84c39941a412fc318e6d91ded4a47"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSE Ready Interrupt Enable.  <a href="#a31e84c39941a412fc318e6d91ded4a47">More...</a><br /></td></tr>
<tr class="separator:a31e84c39941a412fc318e6d91ded4a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7cdc9cf2bebd061fff00784eadc5888"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#aa7cdc9cf2bebd061fff00784eadc5888">PLLRDYIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021008, 12, 1 &gt;</td></tr>
<tr class="memdesc:aa7cdc9cf2bebd061fff00784eadc5888"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Ready Interrupt Enable.  <a href="#aa7cdc9cf2bebd061fff00784eadc5888">More...</a><br /></td></tr>
<tr class="separator:aa7cdc9cf2bebd061fff00784eadc5888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f17bf46d3997774001ec02b89c35e10"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a6f17bf46d3997774001ec02b89c35e10">HSI14RDYE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021008, 13, 1 &gt;</td></tr>
<tr class="memdesc:a6f17bf46d3997774001ec02b89c35e10"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI14 ready interrupt enable.  <a href="#a6f17bf46d3997774001ec02b89c35e10">More...</a><br /></td></tr>
<tr class="separator:a6f17bf46d3997774001ec02b89c35e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82d152c8c990023f2bf0dfc6abc8a362"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a82d152c8c990023f2bf0dfc6abc8a362">HSI48RDYIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40021008, 14, 1 &gt;</td></tr>
<tr class="memdesc:a82d152c8c990023f2bf0dfc6abc8a362"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI48 ready interrupt enable.  <a href="#a82d152c8c990023f2bf0dfc6abc8a362">More...</a><br /></td></tr>
<tr class="separator:a82d152c8c990023f2bf0dfc6abc8a362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a930e3d8018d5df9b19a52359ca6a8900"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a930e3d8018d5df9b19a52359ca6a8900">LSIRDYC</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40021008, 16, 1 &gt;</td></tr>
<tr class="memdesc:a930e3d8018d5df9b19a52359ca6a8900"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSI Ready Interrupt Clear.  <a href="#a930e3d8018d5df9b19a52359ca6a8900">More...</a><br /></td></tr>
<tr class="separator:a930e3d8018d5df9b19a52359ca6a8900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09e26df4e7063f32839c093ee336b147"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a09e26df4e7063f32839c093ee336b147">LSERDYC</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40021008, 17, 1 &gt;</td></tr>
<tr class="memdesc:a09e26df4e7063f32839c093ee336b147"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSE Ready Interrupt Clear.  <a href="#a09e26df4e7063f32839c093ee336b147">More...</a><br /></td></tr>
<tr class="separator:a09e26df4e7063f32839c093ee336b147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54484c5f4362cfc5254e4b5d56e57461"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a54484c5f4362cfc5254e4b5d56e57461">HSIRDYC</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40021008, 18, 1 &gt;</td></tr>
<tr class="memdesc:a54484c5f4362cfc5254e4b5d56e57461"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI Ready Interrupt Clear.  <a href="#a54484c5f4362cfc5254e4b5d56e57461">More...</a><br /></td></tr>
<tr class="separator:a54484c5f4362cfc5254e4b5d56e57461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d19b0a9dbc0ad0d3efc68f1e3ea2f73"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a9d19b0a9dbc0ad0d3efc68f1e3ea2f73">HSERDYC</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40021008, 19, 1 &gt;</td></tr>
<tr class="memdesc:a9d19b0a9dbc0ad0d3efc68f1e3ea2f73"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSE Ready Interrupt Clear.  <a href="#a9d19b0a9dbc0ad0d3efc68f1e3ea2f73">More...</a><br /></td></tr>
<tr class="separator:a9d19b0a9dbc0ad0d3efc68f1e3ea2f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26373ade855949ff5fcc75cd9813dbb2"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a26373ade855949ff5fcc75cd9813dbb2">PLLRDYC</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40021008, 20, 1 &gt;</td></tr>
<tr class="memdesc:a26373ade855949ff5fcc75cd9813dbb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Ready Interrupt Clear.  <a href="#a26373ade855949ff5fcc75cd9813dbb2">More...</a><br /></td></tr>
<tr class="separator:a26373ade855949ff5fcc75cd9813dbb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b52cfc8bc335a78710ca03a71fc458d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a5b52cfc8bc335a78710ca03a71fc458d">HSI14RDYC</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40021008, 21, 1 &gt;</td></tr>
<tr class="memdesc:a5b52cfc8bc335a78710ca03a71fc458d"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI 14 MHz Ready Interrupt Clear.  <a href="#a5b52cfc8bc335a78710ca03a71fc458d">More...</a><br /></td></tr>
<tr class="separator:a5b52cfc8bc335a78710ca03a71fc458d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a438817ad3b853488c40ca02b58ec16de"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a438817ad3b853488c40ca02b58ec16de">HSI48RDYC</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40021008, 22, 1 &gt;</td></tr>
<tr class="memdesc:a438817ad3b853488c40ca02b58ec16de"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI48 Ready Interrupt Clear.  <a href="#a438817ad3b853488c40ca02b58ec16de">More...</a><br /></td></tr>
<tr class="separator:a438817ad3b853488c40ca02b58ec16de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7e8413951815254dcd6bd0d49fd1d08"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#aa7e8413951815254dcd6bd0d49fd1d08">CSSC</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X40021008, 23, 1 &gt;</td></tr>
<tr class="memdesc:aa7e8413951815254dcd6bd0d49fd1d08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system interrupt clear.  <a href="#aa7e8413951815254dcd6bd0d49fd1d08">More...</a><br /></td></tr>
<tr class="separator:aa7e8413951815254dcd6bd0d49fd1d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Clock interrupt register (RCC_CIR) </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="a4b2332e98377f9bbb8352c3a1001bab1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a4b2332e98377f9bbb8352c3a1001bab1">STM32LIB::reg::RCC::CIR::LSIRDYF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40021008, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LSI Ready Interrupt flag. </p>

</div>
</div>
<a class="anchor" id="a2e834bb8abcfe63d5787e1828450f229"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a2e834bb8abcfe63d5787e1828450f229">STM32LIB::reg::RCC::CIR::LSERDYF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40021008, 1, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LSE Ready Interrupt flag. </p>

</div>
</div>
<a class="anchor" id="a576f13e9b7ebc6bd128a0f5cd59b4c4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a576f13e9b7ebc6bd128a0f5cd59b4c4e">STM32LIB::reg::RCC::CIR::HSIRDYF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40021008, 2, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HSI Ready Interrupt flag. </p>

</div>
</div>
<a class="anchor" id="ad4371346ac0e2efed4096c8d446ff156"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#ad4371346ac0e2efed4096c8d446ff156">STM32LIB::reg::RCC::CIR::HSERDYF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40021008, 3, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HSE Ready Interrupt flag. </p>

</div>
</div>
<a class="anchor" id="aa6beee604d1ad34fc6da3849f5726e46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#aa6beee604d1ad34fc6da3849f5726e46">STM32LIB::reg::RCC::CIR::PLLRDYF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40021008, 4, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL Ready Interrupt flag. </p>

</div>
</div>
<a class="anchor" id="a4c15a415feb8d79982e43559dd2d8fef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a4c15a415feb8d79982e43559dd2d8fef">STM32LIB::reg::RCC::CIR::HSI14RDYF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40021008, 5, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HSI14 ready interrupt flag. </p>

</div>
</div>
<a class="anchor" id="a842889e4c608e407e5ca7b58c6522f49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a842889e4c608e407e5ca7b58c6522f49">STM32LIB::reg::RCC::CIR::HSI48RDYF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40021008, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HSI48 ready interrupt flag. </p>

</div>
</div>
<a class="anchor" id="a66deb269cba9df8cb2346c22ef7b30af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a66deb269cba9df8cb2346c22ef7b30af">STM32LIB::reg::RCC::CIR::CSSF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40021008, 7, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock Security System Interrupt flag. </p>

</div>
</div>
<a class="anchor" id="a6b3f452f44bef58a178b0f3f3410d470"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a6b3f452f44bef58a178b0f3f3410d470">STM32LIB::reg::RCC::CIR::LSIRDYIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021008, 8, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LSI Ready Interrupt Enable. </p>

</div>
</div>
<a class="anchor" id="a9d8ec91bf85bf2231475e789ec25ce1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a9d8ec91bf85bf2231475e789ec25ce1a">STM32LIB::reg::RCC::CIR::LSERDYIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021008, 9, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LSE Ready Interrupt Enable. </p>

</div>
</div>
<a class="anchor" id="a0a75a7f035223d66caafac5587eb8aed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a0a75a7f035223d66caafac5587eb8aed">STM32LIB::reg::RCC::CIR::HSIRDYIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021008, 10, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HSI Ready Interrupt Enable. </p>

</div>
</div>
<a class="anchor" id="a31e84c39941a412fc318e6d91ded4a47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a31e84c39941a412fc318e6d91ded4a47">STM32LIB::reg::RCC::CIR::HSERDYIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021008, 11, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HSE Ready Interrupt Enable. </p>

</div>
</div>
<a class="anchor" id="aa7cdc9cf2bebd061fff00784eadc5888"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#aa7cdc9cf2bebd061fff00784eadc5888">STM32LIB::reg::RCC::CIR::PLLRDYIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021008, 12, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL Ready Interrupt Enable. </p>

</div>
</div>
<a class="anchor" id="a6f17bf46d3997774001ec02b89c35e10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a6f17bf46d3997774001ec02b89c35e10">STM32LIB::reg::RCC::CIR::HSI14RDYE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021008, 13, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HSI14 ready interrupt enable. </p>

</div>
</div>
<a class="anchor" id="a82d152c8c990023f2bf0dfc6abc8a362"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a82d152c8c990023f2bf0dfc6abc8a362">STM32LIB::reg::RCC::CIR::HSI48RDYIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40021008, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HSI48 ready interrupt enable. </p>

</div>
</div>
<a class="anchor" id="a930e3d8018d5df9b19a52359ca6a8900"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a930e3d8018d5df9b19a52359ca6a8900">STM32LIB::reg::RCC::CIR::LSIRDYC</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40021008, 16, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LSI Ready Interrupt Clear. </p>

</div>
</div>
<a class="anchor" id="a09e26df4e7063f32839c093ee336b147"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a09e26df4e7063f32839c093ee336b147">STM32LIB::reg::RCC::CIR::LSERDYC</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40021008, 17, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LSE Ready Interrupt Clear. </p>

</div>
</div>
<a class="anchor" id="a54484c5f4362cfc5254e4b5d56e57461"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a54484c5f4362cfc5254e4b5d56e57461">STM32LIB::reg::RCC::CIR::HSIRDYC</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40021008, 18, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HSI Ready Interrupt Clear. </p>

</div>
</div>
<a class="anchor" id="a9d19b0a9dbc0ad0d3efc68f1e3ea2f73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a9d19b0a9dbc0ad0d3efc68f1e3ea2f73">STM32LIB::reg::RCC::CIR::HSERDYC</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40021008, 19, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HSE Ready Interrupt Clear. </p>

</div>
</div>
<a class="anchor" id="a26373ade855949ff5fcc75cd9813dbb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a26373ade855949ff5fcc75cd9813dbb2">STM32LIB::reg::RCC::CIR::PLLRDYC</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40021008, 20, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL Ready Interrupt Clear. </p>

</div>
</div>
<a class="anchor" id="a5b52cfc8bc335a78710ca03a71fc458d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a5b52cfc8bc335a78710ca03a71fc458d">STM32LIB::reg::RCC::CIR::HSI14RDYC</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40021008, 21, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HSI 14 MHz Ready Interrupt Clear. </p>

</div>
</div>
<a class="anchor" id="a438817ad3b853488c40ca02b58ec16de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#a438817ad3b853488c40ca02b58ec16de">STM32LIB::reg::RCC::CIR::HSI48RDYC</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40021008, 22, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HSI48 Ready Interrupt Clear. </p>

</div>
</div>
<a class="anchor" id="aa7e8413951815254dcd6bd0d49fd1d08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html#aa7e8413951815254dcd6bd0d49fd1d08">STM32LIB::reg::RCC::CIR::CSSC</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X40021008, 23, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock security system interrupt clear. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:15 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
