// Seed: 1600622812
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
program module_1 (
    id_1
);
  inout wire id_1;
  id_2 :
  assert property (@(negedge -1'b0) id_1 & "") id_1 = id_1;
  assign id_1 = -1'b0;
  assign id_1.id_2 = -1;
  wor id_3 = id_1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3
  );
endmodule
module module_2 (
    input supply1 id_0,
    output tri1 id_1,
    input uwire id_2,
    input supply0 id_3,
    input wand id_4,
    input tri id_5
);
  wire id_7;
  localparam id_8 = id_8;
  wire id_9;
  assign module_3.id_1 = 0;
  wire id_10, id_11;
  uwire id_12, id_13;
  assign id_12 = -1;
endmodule
module module_3 (
    output uwire id_0,
    output wor   id_1,
    input  tri0  id_2
);
  parameter id_4 = id_4;
  module_2 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2
  );
  always id_1 = -1'b0;
endmodule
