Running: C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/hlocal/toc/Practica3/Pr3/test1_isim_beh.exe -prj C:/hlocal/toc/Practica3/Pr3/test1_beh.prj work.test1 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/hlocal/toc/Practica3/Pr3/multiplicador.vhd" into library work
Parsing VHDL file "C:/hlocal/toc/Practica3/Pr3/test1.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity multiplicador [\multiplicador(5)\]
Compiling architecture behavior of entity test1
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/hlocal/toc/Practica3/Pr3/test1_isim_beh.exe
Fuse Memory Usage: 29420 KB
Fuse CPU Usage: 327 ms
