m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/simulation/modelsim
vservant_spi_master_if
Z1 !s110 1746076846
!i10b 1
!s100 ^Nk4X8TFHdA?onWH^`]4M1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I9f6jF4VQzH7=o]S7G^JV=0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1746043694
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v
!i122 2
L0 2 331
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1746076846.000000
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi
Z8 tCvgOpt 0
vservant_spi_slave_if
Z9 !s110 1746076847
!i10b 1
!s100 1<Sz>6U8S<aT^2>2VB]P<3
R2
I?GLWONkc[COA<FE_f]8l[0
R3
R0
w1746076425
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_slave_if.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_slave_if.v
!i122 4
L0 2 180
R4
r1
!s85 0
31
!s108 1746076847.000000
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_slave_if.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_slave_if.v|
!i113 1
R6
R7
R8
vservive_clock_gen
R1
!i10b 1
!s100 ]o30ISIJoi5e<0f>8l_YT0
R2
IF1Ll<V0Wb_bL:h8^coEjN3
R3
R0
w1746051349
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant/servive_clock_gen.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant/servive_clock_gen.v
!i122 0
L0 2 51
R4
r1
!s85 0
31
R5
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant/servive_clock_gen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant/servive_clock_gen.v|
!i113 1
R6
!s92 -vlog01compat -work work +incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant
R8
vspi_mem
R1
!i10b 1
!s100 WVnSSnRoGcILbXSPa1Gdi3
R2
I9k0GP3=elL[XbVXX>odU:1
R3
R0
w1746076809
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/spi_mem.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/spi_mem.v
!i122 1
L0 2 367
R4
r1
!s85 0
31
R5
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/spi_mem.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/spi_mem.v|
!i113 1
R6
Z10 !s92 -vlog01compat -work work +incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test
R8
vspi_mem_tb
R9
!i10b 1
!s100 >mnL2M=F>Xn;>mBI9[?:D0
R2
I[0Gi9MT3R4mh_jL>D;J691
R3
R0
w1746075095
8D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/spi_mem_tb.v
FD:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/spi_mem_tb.v
!i122 3
L0 3 111
R4
r1
!s85 0
31
R5
!s107 D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/spi_mem_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test|D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/spi_mem_tb.v|
!i113 1
R6
R10
R8
