# 32bRISC-V
Hello! I created this repo to document my journey learning RISC-V Computer Architecture, and developing a soft processor in Verilog using everything I've learned! This is mainly to enhance my own learning, but I do hope this will be helpful to anybody who comes across it!




