// Seed: 677069910
module module_0 (
    output tri1 id_0,
    input  tri1 id_1,
    output tri  id_2
);
  wire id_4;
  id_5(
      .id_0(id_4), .id_1(id_1), .id_2(1), .id_3(id_1 - 1), .id_4(1 - id_2)
  );
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    input supply0 id_2,
    input tri id_3,
    input wor id_4,
    input wand id_5,
    input supply0 id_6,
    input wor id_7,
    output supply1 id_8,
    output supply0 id_9,
    input tri1 id_10,
    output supply1 id_11
);
  assign id_0 = 1 && id_4 && 1 && 1 && id_7 >= id_5;
  module_0(
      id_8, id_4, id_8
  );
endmodule
