# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.0 Build 156 04/24/2013 SJ Full Version
# Date created = 16:28:45  October 22, 2018
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Test1_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CGXFC5C6F27C7
set_global_assignment -name TOP_LEVEL_ENTITY Test1
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "16:28:45  OCTOBER 22, 2018"
set_global_assignment -name LAST_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "<None>"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT NONE -section_id eda_simulation
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_AC9 -to Switch
set_location_assignment PIN_H12 -to CLOCK_50
set_location_assignment PIN_F7 -to Pause
set_location_assignment PIN_Y16 -to Buttons[3]
set_location_assignment PIN_Y15 -to Buttons[2]
set_location_assignment PIN_P12 -to Buttons[1]
set_location_assignment PIN_P11 -to Buttons[0]
set_global_assignment -name VHDL_FILE nios/synthesis/nios_buttons_s1_translator.vhd
set_global_assignment -name QSYS_FILE nios.qsys
set_global_assignment -name SOURCE_FILE nios.cmp
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/nios_sysid_qsys_0.v
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/nios_switch.v
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/nios_rsp_xbar_mux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/nios_rsp_xbar_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/nios_rsp_xbar_demux_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/nios_rsp_xbar_demux.sv
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/nios_position.v
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/nios_onchip_memory2_0.v
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/nios_nios2_qsys_0_test_bench.v
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/nios_nios2_qsys_0_oci_test_bench.v
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/nios_nios2_qsys_0_mult_cell.v
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/nios_nios2_qsys_0.v
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/nios_irq_mapper.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/nios_id_router_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/nios_id_router.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/nios_cmd_xbar_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/nios_cmd_xbar_demux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/nios_cmd_xbar_demux.sv
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/nios_buttons.v
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/nios_addr_router_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/nios_addr_router.sv
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/nios_action.v
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/altera_reset_synchronizer.v
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/altera_reset_controller.v
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/altera_merlin_traffic_limiter.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/altera_merlin_slave_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/altera_merlin_slave_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/altera_merlin_master_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/altera_merlin_master_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
set_global_assignment -name SYSTEMVERILOG_FILE nios/synthesis/submodules/altera_merlin_arbitrator.sv
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/altera_avalon_st_pipeline_base.v
set_global_assignment -name VERILOG_FILE nios/synthesis/submodules/altera_avalon_sc_fifo.v
set_global_assignment -name VHDL_FILE nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd
set_global_assignment -name VHDL_FILE nios/synthesis/nios_switch_s1_translator.vhd
set_global_assignment -name VHDL_FILE nios/synthesis/nios_rst_controller_001.vhd
set_global_assignment -name VHDL_FILE nios/synthesis/nios_rst_controller.vhd
set_global_assignment -name VHDL_FILE nios/synthesis/nios_pause_s1_translator.vhd
set_global_assignment -name VHDL_FILE nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd
set_global_assignment -name VHDL_FILE nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd
set_global_assignment -name VHDL_FILE nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd
set_global_assignment -name VHDL_FILE nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd
set_global_assignment -name VHDL_FILE nios/synthesis/nios.vhd
set_global_assignment -name BDF_FILE Test1.bdf
set_global_assignment -name VHDL_FILE essai.vhd
set_location_assignment PIN_J10 -to LEDS[3]
set_location_assignment PIN_H7 -to LEDS[2]
set_location_assignment PIN_K8 -to LEDS[1]
set_location_assignment PIN_K10 -to LEDS[0]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top