INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/10_b_switch_multistadio/10_b_switch_multistadio.srcs/sources_1/new/smart_switch_2_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'smart_switch_2_2'
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [D:/Xilinx/Progetti_Xilinx/10_b_switch_multistadio/10_b_switch_multistadio.srcs/sources_1/new/smart_switch_2_2.vhd:108]
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/10_b_switch_multistadio/10_b_switch_multistadio.srcs/sources_1/new/smart_omega_network.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'smart_omega_network'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx/Progetti_Xilinx/10_b_switch_multistadio/10_b_switch_multistadio.srcs/sim_1/new/smart_omega_network_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'smart_omega_network_TB'
