SIM             = icarus
WAVE            = False
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/pipelined_skid_buffer.sv 
TOPLEVEL        = pipelined_skid_buffer
MODULE          = test_pipelined_skid_buffer
PYTHONPATH      = /src
HASH            = f44e0dc9c12f770e3eceefdcedb27da436def759
