{
 "Files" : [
  {
   "Path" : "/home/ubantu/Code/GCore/FPGA/GCore_test/src/clk_gen.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/ubantu/Code/GCore/FPGA/GCore_test/src/clk_test.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/ubantu/Code/GCore/FPGA/GCore_test/src/top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/ubantu/Code/GCore/FPGA/GCore_test/src/accum.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/ubantu/Code/GCore/FPGA/GCore_test/src/alu.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "/home/ubantu/Code/GCore/FPGA/GCore_test/impl/temp/rtl_parser.result",
 "Top" : "top",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}