// Seed: 1794249870
module module_0 (
    output wire id_0,
    input wand id_1,
    output uwire id_2,
    input wor id_3,
    input supply0 id_4,
    output tri0 id_5,
    input uwire id_6,
    input wor id_7,
    output tri1 id_8,
    input supply1 id_9
);
  wire id_11;
  ;
  assign module_1.id_15 = 0;
  logic id_12;
  ;
  parameter id_13 = 1;
  parameter id_14 = 1;
  parameter time id_15 = -1, id_16 = id_16, id_17 = id_12 & 1;
  wire id_18;
endmodule
module module_1 #(
    parameter id_3 = 32'd51
) (
    output tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input supply0 _id_3,
    input supply0 id_4,
    output tri id_5,
    input supply0 id_6,
    output tri id_7#(.id_24(-1)),
    output tri0 id_8,
    input wire id_9,
    output supply1 id_10,
    input tri0 id_11,
    input tri id_12,
    input wand id_13,
    output supply0 id_14,
    output wire id_15,
    input supply0 id_16,
    input tri id_17,
    output wire id_18,
    output wor id_19,
    output tri0 id_20,
    input tri1 id_21,
    input wire id_22
);
  assign id_15 = -1;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_19,
      id_6,
      id_11,
      id_0,
      id_13,
      id_17,
      id_19,
      id_9
  );
  parameter id_25 = 1;
  wire [id_3 : -1 'b0] id_26;
endmodule
