$date
	Mon Jan 06 02:40:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module reg_file_tb $end
$var wire 32 ! RD2 [31:0] $end
$var wire 32 " RD1 [31:0] $end
$var reg 1 # clk $end
$var reg 32 $ data [31:0] $end
$var reg 5 % readA1 [4:0] $end
$var reg 5 & readA2 [4:0] $end
$var reg 1 ' we $end
$var reg 5 ( writeA3 [4:0] $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 32 ) data [31:0] $end
$var wire 5 * readA1 [4:0] $end
$var wire 5 + readA2 [4:0] $end
$var wire 1 ' we $end
$var wire 5 , writeA3 [4:0] $end
$var wire 32 - RD2 [31:0] $end
$var wire 32 . RD1 [31:0] $end
$var integer 32 / i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
0'
b0 &
b0 %
b0 $
0#
b0 "
b0 !
$end
#5
1#
#10
0#
b11101110101011011011000000001100 $
b11101110101011011011000000001100 )
b1 (
b1 ,
1'
#15
1#
#20
b11101110101011011011000000001100 "
b11101110101011011011000000001100 .
0#
b1 %
b1 *
0'
#25
1#
#30
0#
b1010110101010111001100100000000 $
b1010110101010111001100100000000 )
b10 (
b10 ,
1'
#35
1#
#40
b1010110101010111001100100000000 !
b1010110101010111001100100000000 -
0#
b10 &
b10 +
0'
#45
1#
#50
0#
b11111111111111111111111111111111 $
b11111111111111111111111111111111 )
b0 (
b0 ,
1'
#55
1#
#60
b0 "
b0 .
0#
b0 %
b0 *
0'
#65
1#
#70
0#
