
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2023.2-SP1 <build 147282>)
| Date         : Fri Jun 14 17:45:12 2024
| Design       : Main
| Device       : PG2T390H
| Speed Grade  : -6
| Package      : FFBG900
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                      
*********************************************************************************************************************************************************************************************************************
                                                                                     Clock   Non-clock                                                                                                               
 Clock                    Period       Waveform            Type                      Loads       Loads  Sources                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 i_clk_50                 20.0000      {0.0000 10.0000}    Declared                      0           1  {i_clk_50}                                                                                                   
   clk_50                 20.0000      {0.0000 10.0000}    Generated (i_clk_50)        981           1  {Pll_50mhz/u_gpll/gpll_inst/CLKOUT0}                                                                         
 o_p_clk2core_tx_0        6.4000       {0.0000 3.2000}     Declared                    153           0  {LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC}     
 o_p_clk2core_rx_0        6.4000       {0.0000 3.2000}     Declared                    631           0  {LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC}     
 Main|QR1_ref_clk_156_p   6.4000       {0.0000 3.2000}     Declared                      0           1  {QR1_ref_clk_156_p}                                                                                          
 Main|QR1_ref_clk_156_n   6.4000       {0.0000 3.2000}     Declared                      0           1  {QR1_ref_clk_156_n}                                                                                          
 usclk                    6.4000       {0.0000 3.2000}     Declared                    359           0  {LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC} 
 i_clk_100_p              10.0000      {0.0000 5.0000}     Declared                      0           0  {i_clk_100_p}                                                                                                
   clk_312_5              3.2000       {0.0000 1.6000}     Generated (i_clk_100_p)       0           0  {}                                                                                                           
 i_clk_100_n              10.0000      {0.0000 5.0000}     Declared                      0           0  {i_clk_100_n}                                                                                                
=====================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 clk_50                        asynchronous               clk_50                                    
 p_clk2core_tx                 asynchronous               o_p_clk2core_tx_0                         
 p_clk2core_rx                 asynchronous               o_p_clk2core_rx_0                         
 usclk                         asynchronous               usclk                                     
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 o_p_clk2core_tx_0         156.2500 MHz    343.6426 MHz         6.4000         2.9100          3.490
 o_p_clk2core_rx_0         156.2500 MHz    242.4830 MHz         6.4000         4.1240          2.276
 usclk                     156.2500 MHz    283.3664 MHz         6.4000         3.5290          2.871
 clk_50                     50.0000 MHz    198.8862 MHz        20.0000         5.0280         14.972
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 o_p_clk2core_tx_0      o_p_clk2core_tx_0            3.490       0.000              0            352
 o_p_clk2core_rx_0      o_p_clk2core_rx_0            2.276       0.000              0           1670
 usclk                  usclk                        2.871       0.000              0            939
 clk_50                 clk_50                      14.972       0.000              0           3099
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 o_p_clk2core_tx_0      o_p_clk2core_tx_0            0.192       0.000              0            352
 o_p_clk2core_rx_0      o_p_clk2core_rx_0            0.139       0.000              0           1670
 usclk                  usclk                        0.089       0.000              0            939
 clk_50                 clk_50                       0.066       0.000              0           3099
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 o_p_clk2core_tx_0      o_p_clk2core_tx_0            4.340       0.000              0            131
 o_p_clk2core_rx_0      o_p_clk2core_rx_0            3.974       0.000              0            597
 usclk                  usclk                        4.875       0.000              0             76
 clk_50                 clk_50                      17.572       0.000              0            831
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 o_p_clk2core_tx_0      o_p_clk2core_tx_0            0.414       0.000              0            131
 o_p_clk2core_rx_0      o_p_clk2core_rx_0            0.513       0.000              0            597
 usclk                  usclk                        0.346       0.000              0             76
 clk_50                 clk_50                       0.369       0.000              0            831
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 o_p_clk2core_tx_0                                   2.428       0.000              0            139
 o_p_clk2core_rx_0                                   2.428       0.000              0            608
 usclk                                               2.428       0.000              0            335
 clk_50                                              9.800       0.000              0            868
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 o_p_clk2core_tx_0      o_p_clk2core_tx_0            4.772       0.000              0            352
 o_p_clk2core_rx_0      o_p_clk2core_rx_0            4.150       0.000              0           1670
 usclk                  usclk                        4.610       0.000              0            939
 clk_50                 clk_50                      17.163       0.000              0           3099
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 o_p_clk2core_tx_0      o_p_clk2core_tx_0            0.055       0.000              0            352
 o_p_clk2core_rx_0      o_p_clk2core_rx_0            0.074       0.000              0           1670
 usclk                  usclk                        0.052       0.000              0            939
 clk_50                 clk_50                       0.022       0.000              0           3099
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 o_p_clk2core_tx_0      o_p_clk2core_tx_0            5.247       0.000              0            131
 o_p_clk2core_rx_0      o_p_clk2core_rx_0            4.858       0.000              0            597
 usclk                  usclk                        5.539       0.000              0             76
 clk_50                 clk_50                      18.523       0.000              0            831
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 o_p_clk2core_tx_0      o_p_clk2core_tx_0            0.247       0.000              0            131
 o_p_clk2core_rx_0      o_p_clk2core_rx_0            0.310       0.000              0            597
 usclk                  usclk                        0.216       0.000              0             76
 clk_50                 clk_50                       0.221       0.000              0            831
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 o_p_clk2core_tx_0                                   2.662       0.000              0            139
 o_p_clk2core_rx_0                                   2.662       0.000              0            608
 usclk                                               2.662       0.000              0            335
 clk_50                                              9.800       0.000              0            868
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CIN
Path Group  : o_p_clk2core_tx_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.147
  Launch Clock Delay      :  1.329
  Clock Pessimism Removal :  0.159

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.495       0.495         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.548       1.329         LinkMain/txclk   
 CLMS_603_1903/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/CLK

 CLMS_603_1903/Q1                  tco                   0.191       1.520 r       LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.401       1.921         LinkMain/PCS_10G/u2_tx_gearbox/rd_en
 CLMA_591_1890/CR0                 td                    0.200       2.121 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84_1/gateop_1_perm/L5
                                   net (fanout=1)        0.363       2.484         L5GND14          
 CLMA_591_1890/COUT                td                    0.192       2.676 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ/COUT
                                   net (fanout=1)        0.000       2.676         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2667
 CLMA_591_1896/Y3                  td                    0.202       2.878 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ/Y
                                   net (fanout=4)        0.368       3.246         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [7]
 CLMA_597_1902/CR1                 td                    0.270       3.516 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[9]/gateop_LUT6DL5_perm/L5
                                   net (fanout=1)        0.354       3.870         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [7]
 CLMA_597_1896/COUT                td                    0.212       4.082 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N170.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.082         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N170.co [6]
 CLMA_597_1902/CIN                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CIN

 Data arrival time                                                   4.082         Logic Levels: 5  
                                                                                   Logic: 1.267ns(46.023%), Route: 1.486ns(53.977%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.422       6.822         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.243       7.065 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.482       7.547         LinkMain/txclk   
 CLMA_597_1902/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
 clock pessimism                                         0.159       7.706                          
 clock uncertainty                                      -0.050       7.656                          

 Setup time                                             -0.084       7.572                          

 Data required time                                                  7.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.572                          
 Data arrival time                                                   4.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.490                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv/D
Path Group  : o_p_clk2core_tx_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.147
  Launch Clock Delay      :  1.329
  Clock Pessimism Removal :  0.159

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.495       0.495         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.548       1.329         LinkMain/txclk   
 CLMS_603_1903/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/CLK

 CLMS_603_1903/Q1                  tco                   0.191       1.520 r       LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.401       1.921         LinkMain/PCS_10G/u2_tx_gearbox/rd_en
 CLMA_591_1890/CR0                 td                    0.200       2.121 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84_1/gateop_1_perm/L5
                                   net (fanout=1)        0.363       2.484         L5GND14          
 CLMA_591_1890/COUT                td                    0.192       2.676 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ/COUT
                                   net (fanout=1)        0.000       2.676         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2667
 CLMA_591_1896/Y3                  td                    0.202       2.878 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ/Y
                                   net (fanout=4)        0.240       3.118         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [7]
 CLMS_591_1903/CR0                 td                    0.311       3.429 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[6]/gateop_LUT6DL5_perm/L5
                                   net (fanout=1)        0.499       3.928         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [6]
 CLMA_597_1902/M0                                                          r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv/D

 Data arrival time                                                   3.928         Logic Levels: 4  
                                                                                   Logic: 1.096ns(42.170%), Route: 1.503ns(57.830%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.422       6.822         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.243       7.065 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.482       7.547         LinkMain/txclk   
 CLMA_597_1902/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv/CLK
 clock pessimism                                         0.159       7.706                          
 clock uncertainty                                      -0.050       7.656                          

 Setup time                                             -0.129       7.527                          

 Data required time                                                  7.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.527                          
 Data arrival time                                                   3.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.599                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[2]/opit_0_inv/D
Path Group  : o_p_clk2core_tx_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.165
  Launch Clock Delay      :  1.314
  Clock Pessimism Removal :  0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.495       0.495         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.533       1.314         LinkMain/txclk   
 DRM_586_1926/CLKB[0]                                                      r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]

 DRM_586_1926/QA0[4]               tco                   1.421       2.735 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/QA0[4]
                                   net (fanout=1)        1.051       3.786         LinkMain/PCS_10G/u2_tx_gearbox/rd_data [4]
 CLMS_639_1927/M0                                                          r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[2]/opit_0_inv/D

 Data arrival time                                                   3.786         Logic Levels: 0  
                                                                                   Logic: 1.421ns(57.484%), Route: 1.051ns(42.516%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.422       6.822         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.243       7.065 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.500       7.565         LinkMain/txclk   
 CLMS_639_1927/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[2]/opit_0_inv/CLK
 clock pessimism                                         0.116       7.681                          
 clock uncertainty                                      -0.050       7.631                          

 Setup time                                             -0.129       7.502                          

 Data required time                                                  7.502                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.502                          
 Data arrival time                                                   3.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.716                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[4]/opit_0_inv/CLK
Endpoint    : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TDATA[4]
Path Group  : o_p_clk2core_tx_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.081  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.362
  Launch Clock Delay      :  1.165
  Clock Pessimism Removal :  -0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.422       0.422         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.243       0.665 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.500       1.165         LinkMain/txclk   
 CLMS_639_1927/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[4]/opit_0_inv/CLK

 CLMS_639_1927/Q2                  tco                   0.160       1.325 f       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[4]/opit_0_inv/Q
                                   net (fanout=2)        0.255       1.580         LinkMain/tx_data_group_0 [4]
 HSSTHP_664_1836/TDATA_0[4]                                                f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TDATA[4]

 Data arrival time                                                   1.580         Logic Levels: 0  
                                                                                   Logic: 0.160ns(38.554%), Route: 0.255ns(61.446%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.495       0.495         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.581       1.362         LinkMain/txclk   
 HSSTHP_664_1836/TX0_CLK_FR_CORE                                           r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TX_CLK_FR_CORE
 clock pessimism                                        -0.116       1.246                          
 clock uncertainty                                       0.000       1.246                          

 Hold time                                               0.142       1.388                          

 Data required time                                                  1.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.388                          
 Data arrival time                                                   1.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.192                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I4
Path Group  : o_p_clk2core_tx_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.334
  Launch Clock Delay      :  1.154
  Clock Pessimism Removal :  -0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.422       0.422         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.243       0.665 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.489       1.154         LinkMain/txclk   
 CLMA_609_1896/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_609_1896/Q1                  tco                   0.160       1.314 f       LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=4)        0.062       1.376         LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt [0]
 CLMA_609_1896/A4                                                          f       LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I4

 Data arrival time                                                   1.376         Logic Levels: 0  
                                                                                   Logic: 0.160ns(72.072%), Route: 0.062ns(27.928%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.495       0.495         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.553       1.334         LinkMain/txclk   
 CLMA_609_1896/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                        -0.179       1.155                          
 clock uncertainty                                       0.000       1.155                          

 Hold time                                              -0.030       1.125                          

 Data required time                                                  1.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.125                          
 Data arrival time                                                   1.376                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt[4]/opit_0_inv_L6Q_perm/I4
Path Group  : o_p_clk2core_tx_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.334
  Launch Clock Delay      :  1.154
  Clock Pessimism Removal :  -0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.422       0.422         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.243       0.665 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.489       1.154         LinkMain/txclk   
 CLMA_609_1896/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_609_1896/Q0                  tco                   0.160       1.314 f       LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=4)        0.062       1.376         LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt [1]
 CLMA_609_1896/D4                                                          f       LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt[4]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   1.376         Logic Levels: 0  
                                                                                   Logic: 0.160ns(72.072%), Route: 0.062ns(27.928%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.495       0.495         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.553       1.334         LinkMain/txclk   
 CLMA_609_1896/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.179       1.155                          
 clock uncertainty                                       0.000       1.155                          

 Hold time                                              -0.035       1.120                          

 Data required time                                                  1.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.120                          
 Data arrival time                                                   1.376                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u5_rx_decode/rxd_i[4]/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u5_rx_decode/rxd_o[3]/opit_0_inv_L6Q_perm/I2
Path Group  : o_p_clk2core_rx_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.077  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.138
  Launch Clock Delay      :  1.331
  Clock Pessimism Removal :  0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.495       0.495         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.550       1.331         LinkMain/rxclk   
 CLMA_615_1927/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[4]/opit_0_inv/CLK

 CLMA_615_1927/Q2                  tco                   0.191       1.522 r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[4]/opit_0_inv/Q
                                   net (fanout=13)       0.529       2.051         LinkMain/PCS_10G/u5_rx_decode/rxd_i [4]
 CLMA_609_1938/Y1                  td                    0.216       2.267 r       LinkMain/PCS_10G/u5_rx_decode/N138_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.236       2.503         LinkMain/PCS_10G/u5_rx_decode/_N15988
 CLMA_609_1944/Y1                  td                    0.090       2.593 r       LinkMain/PCS_10G/u5_rx_decode/N138_4/gateop_perm/L6
                                   net (fanout=14)       0.669       3.262         LinkMain/PCS_10G/u5_rx_decode/N138
 CLMA_597_1974/Y1                  td                    0.212       3.474 r       LinkMain/PCS_10G/u5_rx_decode/N547/gateop_perm/L6
                                   net (fanout=6)        0.392       3.866         LinkMain/PCS_10G/u5_rx_decode/N547
 CLMA_603_1956/CR1                 td                    0.199       4.065 r       LinkMain/PCS_10G/u5_rx_decode/N564/gateop_LUT6DL5_perm/L5
                                   net (fanout=6)        0.512       4.577         LinkMain/PCS_10G/u5_rx_decode/N580
 CLMA_597_1944/CR0                 td                    0.308       4.885 r       LinkMain/PCS_10G/u5_rx_decode/N232_7:0_4[4]/gateop_LUT6DL5_perm/L5
                                   net (fanout=1)        0.238       5.123         LinkMain/PCS_10G/u5_rx_decode/_N5184
 CLMA_597_1951/D2                                                          r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[3]/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                   5.123         Logic Levels: 5  
                                                                                   Logic: 1.216ns(32.068%), Route: 2.576ns(67.932%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.422       6.822         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.243       7.065 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.473       7.538         LinkMain/rxclk   
 CLMA_597_1951/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.116       7.654                          
 clock uncertainty                                      -0.050       7.604                          

 Setup time                                             -0.205       7.399                          

 Data required time                                                  7.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.399                          
 Data arrival time                                                   5.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.276                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u5_rx_decode/rxd_i[4]/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u5_rx_decode/rxd_o[4]/opit_0_inv_L6Q_perm/I5
Path Group  : o_p_clk2core_rx_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.139
  Launch Clock Delay      :  1.331
  Clock Pessimism Removal :  0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.495       0.495         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.550       1.331         LinkMain/rxclk   
 CLMA_615_1927/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[4]/opit_0_inv/CLK

 CLMA_615_1927/Q2                  tco                   0.191       1.522 r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[4]/opit_0_inv/Q
                                   net (fanout=13)       0.529       2.051         LinkMain/PCS_10G/u5_rx_decode/rxd_i [4]
 CLMA_609_1938/Y1                  td                    0.216       2.267 r       LinkMain/PCS_10G/u5_rx_decode/N138_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.236       2.503         LinkMain/PCS_10G/u5_rx_decode/_N15988
 CLMA_609_1944/Y1                  td                    0.090       2.593 r       LinkMain/PCS_10G/u5_rx_decode/N138_4/gateop_perm/L6
                                   net (fanout=14)       0.669       3.262         LinkMain/PCS_10G/u5_rx_decode/N138
 CLMA_597_1974/Y1                  td                    0.212       3.474 r       LinkMain/PCS_10G/u5_rx_decode/N547/gateop_perm/L6
                                   net (fanout=6)        0.392       3.866         LinkMain/PCS_10G/u5_rx_decode/N547
 CLMA_603_1956/CR1                 td                    0.199       4.065 r       LinkMain/PCS_10G/u5_rx_decode/N564/gateop_LUT6DL5_perm/L5
                                   net (fanout=6)        0.512       4.577         LinkMain/PCS_10G/u5_rx_decode/N580
 CLMA_597_1944/Y0                  td                    0.212       4.789 r       LinkMain/PCS_10G/u5_rx_decode/N232_7:0_4[4]/gateop_LUT6DL5_perm/L6
                                   net (fanout=1)        0.216       5.005         LinkMain/PCS_10G/u5_rx_decode/_N5185
 CLMA_597_1945/C5                                                          r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[4]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   5.005         Logic Levels: 5  
                                                                                   Logic: 1.120ns(30.484%), Route: 2.554ns(69.516%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.422       6.822         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.243       7.065 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.474       7.539         LinkMain/rxclk   
 CLMA_597_1945/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.116       7.655                          
 clock uncertainty                                      -0.050       7.605                          

 Setup time                                             -0.112       7.493                          

 Data required time                                                  7.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.493                          
 Data arrival time                                                   5.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.488                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u5_rx_decode/rxd_i[4]/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u5_rx_decode/rxd_o[2]/opit_0_inv_L6Q_perm/I5
Path Group  : o_p_clk2core_rx_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.139
  Launch Clock Delay      :  1.331
  Clock Pessimism Removal :  0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.495       0.495         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.550       1.331         LinkMain/rxclk   
 CLMA_615_1927/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[4]/opit_0_inv/CLK

 CLMA_615_1927/Q2                  tco                   0.191       1.522 r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[4]/opit_0_inv/Q
                                   net (fanout=13)       0.529       2.051         LinkMain/PCS_10G/u5_rx_decode/rxd_i [4]
 CLMA_609_1938/Y1                  td                    0.216       2.267 r       LinkMain/PCS_10G/u5_rx_decode/N138_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.236       2.503         LinkMain/PCS_10G/u5_rx_decode/_N15988
 CLMA_609_1944/Y1                  td                    0.090       2.593 r       LinkMain/PCS_10G/u5_rx_decode/N138_4/gateop_perm/L6
                                   net (fanout=14)       0.669       3.262         LinkMain/PCS_10G/u5_rx_decode/N138
 CLMA_597_1974/Y1                  td                    0.212       3.474 r       LinkMain/PCS_10G/u5_rx_decode/N547/gateop_perm/L6
                                   net (fanout=6)        0.392       3.866         LinkMain/PCS_10G/u5_rx_decode/N547
 CLMA_603_1956/CR1                 td                    0.199       4.065 r       LinkMain/PCS_10G/u5_rx_decode/N564/gateop_LUT6DL5_perm/L5
                                   net (fanout=6)        0.512       4.577         LinkMain/PCS_10G/u5_rx_decode/N580
 CLMA_597_1944/Y1                  td                    0.090       4.667 r       LinkMain/PCS_10G/u5_rx_decode/N232_7:0_4[2]/gateop_LUT6DL5_perm/L6
                                   net (fanout=1)        0.215       4.882         LinkMain/PCS_10G/u5_rx_decode/_N5183
 CLMA_597_1945/B5                                                          r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[2]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   4.882         Logic Levels: 5  
                                                                                   Logic: 0.998ns(28.105%), Route: 2.553ns(71.895%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.422       6.822         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.243       7.065 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.474       7.539         LinkMain/rxclk   
 CLMA_597_1945/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.116       7.655                          
 clock uncertainty                                      -0.050       7.605                          

 Setup time                                             -0.107       7.498                          

 Data required time                                                  7.498                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.498                          
 Data arrival time                                                   4.882                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.616                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_AQ_perm/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADA0[13]
Path Group  : o_p_clk2core_rx_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.309
  Launch Clock Delay      :  1.126
  Clock Pessimism Removal :  -0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.422       0.422         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.243       0.665 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.461       1.126         LinkMain/rxclk   
 CLMS_573_1945/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_AQ_perm/CLK

 CLMS_573_1945/Q0                  tco                   0.160       1.286 f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.244       1.530         LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [8]
 DRM_586_1956/ADA0[13]                                                     f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADA0[13]

 Data arrival time                                                   1.530         Logic Levels: 0  
                                                                                   Logic: 0.160ns(39.604%), Route: 0.244ns(60.396%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.495       0.495         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.528       1.309         LinkMain/rxclk   
 DRM_586_1956/CLKA[0]                                                      r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                        -0.116       1.193                          
 clock uncertainty                                       0.000       1.193                          

 Hold time                                               0.198       1.391                          

 Data required time                                                  1.391                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.391                          
 Data arrival time                                                   1.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.139                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u5_rx_decode/rxd_o[44]/opit_0_inv_L6Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u5_rx_decode/rxd_dec[44]/opit_0_inv_srl/D
Path Group  : o_p_clk2core_rx_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.315
  Launch Clock Delay      :  1.136
  Clock Pessimism Removal :  -0.159

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.422       0.422         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.243       0.665 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.471       1.136         LinkMain/rxclk   
 CLMS_603_1981/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[44]/opit_0_inv_L6Q_perm/CLK

 CLMS_603_1981/Q1                  tco                   0.160       1.296 f       LinkMain/PCS_10G/u5_rx_decode/rxd_o[44]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1)        0.071       1.367         LinkMain/PCS_10G/u5_rx_decode/rxd_o [44]
 CLMA_603_1980/M3                                                          f       LinkMain/PCS_10G/u5_rx_decode/rxd_dec[44]/opit_0_inv_srl/D

 Data arrival time                                                   1.367         Logic Levels: 0  
                                                                                   Logic: 0.160ns(69.264%), Route: 0.071ns(30.736%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.495       0.495         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.534       1.315         LinkMain/rxclk   
 CLMA_603_1980/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_dec[44]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.159       1.156                          
 clock uncertainty                                       0.000       1.156                          

 Hold time                                               0.044       1.200                          

 Data required time                                                  1.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.200                          
 Data arrival time                                                   1.367                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.167                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[19]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u5_rx_decode/rxd_i[19]/opit_0_inv/D
Path Group  : o_p_clk2core_rx_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.327
  Launch Clock Delay      :  1.148
  Clock Pessimism Removal :  -0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.422       0.422         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.243       0.665 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.483       1.148         LinkMain/rxclk   
 CLMA_615_1951/CLK                                                         r       LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[19]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_615_1951/Q0                  tco                   0.160       1.308 f       LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[19]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=1)        0.071       1.379         LinkMain/PCS_10G/rx_descr_data [19]
 CLMA_615_1951/M3                                                          f       LinkMain/PCS_10G/u5_rx_decode/rxd_i[19]/opit_0_inv/D

 Data arrival time                                                   1.379         Logic Levels: 0  
                                                                                   Logic: 0.160ns(69.264%), Route: 0.071ns(30.736%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.495       0.495         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.546       1.327         LinkMain/rxclk   
 CLMA_615_1951/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[19]/opit_0_inv/CLK
 clock pessimism                                        -0.179       1.148                          
 clock uncertainty                                       0.000       1.148                          

 Hold time                                               0.044       1.192                          

 Data required time                                                  1.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.192                          
 Data arrival time                                                   1.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.187                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/rd_en/opit_0_inv_L6Q_perm/I5
Path Group  : usclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.109
  Launch Clock Delay      :  3.638
  Clock Pessimism Removal :  0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.778       1.778         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.208       1.986 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       2.825         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.286       3.111 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.527       3.638         _N23             
 DRM_586_1956/CLKB[0]                                                      r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]

 DRM_586_1956/QA1[11]              tco                   1.387       5.025 r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/QA1[11]
                                   net (fanout=2)        0.865       5.890         LinkMain/PCS_10G/u6_rx_ctc/rd_data [47]
 CLMA_579_1980/Y1                  td                    0.212       6.102 r       LinkMain/PCS_10G/u6_rx_ctc/N42_11/LUT6_inst_perm/L6
                                   net (fanout=1)        0.237       6.339         LinkMain/PCS_10G/u6_rx_ctc/_N15711
 CLMA_579_1974/Y2                  td                    0.216       6.555 r       LinkMain/PCS_10G/u6_rx_ctc/N42_66/LUT6_inst_perm/L6
                                   net (fanout=1)        0.382       6.937         LinkMain/PCS_10G/u6_rx_ctc/_N15766
 CLMS_573_1957/C5                                                          r       LinkMain/PCS_10G/u6_rx_ctc/rd_en/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   6.937         Logic Levels: 2  
                                                                                   Logic: 1.815ns(55.017%), Route: 1.484ns(44.983%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               6.400       6.400 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.512       7.912         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.154       8.066 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       8.807         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.243       9.050 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.459       9.509         _N23             
 CLMS_573_1957/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rd_en/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.461       9.970                          
 clock uncertainty                                      -0.050       9.920                          

 Setup time                                             -0.112       9.808                          

 Data required time                                                  9.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.808                          
 Data arrival time                                                   6.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.871                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/rd_en/opit_0_inv_L6Q_perm/I4
Path Group  : usclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.109
  Launch Clock Delay      :  3.638
  Clock Pessimism Removal :  0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.778       1.778         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.208       1.986 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       2.825         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.286       3.111 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.527       3.638         _N23             
 DRM_586_1956/CLKB[0]                                                      r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]

 DRM_586_1956/QB0[10]              tco                   1.370       5.008 r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/QB0[10]
                                   net (fanout=2)        0.790       5.798         LinkMain/PCS_10G/u6_rx_ctc/rd_data [28]
 CLMA_579_1963/Y2                  td                    0.212       6.010 r       LinkMain/PCS_10G/u6_rx_ctc/N42_46/LUT6_inst_perm/L6
                                   net (fanout=1)        0.239       6.249         LinkMain/PCS_10G/u6_rx_ctc/_N15746
 CLMA_579_1957/Y1                  td                    0.216       6.465 r       LinkMain/PCS_10G/u6_rx_ctc/N42_71/LUT6_inst_perm/L6
                                   net (fanout=1)        0.236       6.701         LinkMain/PCS_10G/u6_rx_ctc/_N15771
 CLMS_573_1957/C4                                                          r       LinkMain/PCS_10G/u6_rx_ctc/rd_en/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   6.701         Logic Levels: 2  
                                                                                   Logic: 1.798ns(58.701%), Route: 1.265ns(41.299%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               6.400       6.400 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.512       7.912         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.154       8.066 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       8.807         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.243       9.050 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.459       9.509         _N23             
 CLMS_573_1957/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rd_en/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.461       9.970                          
 clock uncertainty                                      -0.050       9.920                          

 Setup time                                             -0.132       9.788                          

 Data required time                                                  9.788                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.788                          
 Data arrival time                                                   6.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.087                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/rd_en/opit_0_inv_L6Q_perm/I3
Path Group  : usclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.109
  Launch Clock Delay      :  3.638
  Clock Pessimism Removal :  0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.778       1.778         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.208       1.986 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       2.825         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.286       3.111 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.527       3.638         _N23             
 DRM_586_1956/CLKB[0]                                                      r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]

 DRM_586_1956/QB0[8]               tco                   1.370       5.008 r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/QB0[8]
                                   net (fanout=2)        0.695       5.703         LinkMain/PCS_10G/u6_rx_ctc/rd_data [26]
 CLMA_579_1969/Y0                  td                    0.212       5.915 r       LinkMain/PCS_10G/u6_rx_ctc/N42_61/LUT6_inst_perm/L6
                                   net (fanout=1)        0.376       6.291         LinkMain/PCS_10G/u6_rx_ctc/_N15761
 CLMS_573_1957/C3                                                          r       LinkMain/PCS_10G/u6_rx_ctc/rd_en/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   6.291         Logic Levels: 1  
                                                                                   Logic: 1.582ns(59.631%), Route: 1.071ns(40.369%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               6.400       6.400 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.512       7.912         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.154       8.066 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       8.807         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.243       9.050 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.459       9.509         _N23             
 CLMS_573_1957/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rd_en/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.461       9.970                          
 clock uncertainty                                      -0.050       9.920                          

 Setup time                                             -0.143       9.777                          

 Data required time                                                  9.777                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.777                          
 Data arrival time                                                   6.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.486                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_AQ_perm/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADA0[13]
Path Group  : usclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.645
  Launch Clock Delay      :  3.127
  Clock Pessimism Removal :  -0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.512       1.512         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.154       1.666 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       2.407         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.243       2.650 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.477       3.127         _N23             
 CLMA_597_1926/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_AQ_perm/CLK

 CLMA_597_1926/Q0                  tco                   0.160       3.287 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ/Q
                                   net (fanout=4)        0.184       3.471         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/wr_addr [8]
 DRM_586_1926/ADA0[13]                                                     f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADA0[13]

 Data arrival time                                                   3.471         Logic Levels: 0  
                                                                                   Logic: 0.160ns(46.512%), Route: 0.184ns(53.488%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.778       1.778         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.208       1.986 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       2.825         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.286       3.111 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.534       3.645         _N23             
 DRM_586_1926/CLKA[0]                                                      r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                        -0.461       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Hold time                                               0.198       3.382                          

 Data required time                                                  3.382                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.382                          
 Data arrival time                                                   3.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.089                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u1_tx_scramble/tx_scr[49]/opit_0_inv_srl/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/DA1[13]
Path Group  : usclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.645
  Launch Clock Delay      :  3.113
  Clock Pessimism Removal :  -0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.512       1.512         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.154       1.666 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       2.407         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.243       2.650 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.463       3.113         _N23             
 CLMA_579_1951/CLK                                                         r       LinkMain/PCS_10G/u1_tx_scramble/tx_scr[49]/opit_0_inv_srl/CLK

 CLMA_579_1951/CR3                 tco                   0.175       3.288 f       LinkMain/PCS_10G/u1_tx_scramble/tx_scr[49]/opit_0_inv_srl/CR0
                                   net (fanout=1)        0.142       3.430         LinkMain/PCS_10G/u2_tx_gearbox/wr_data [49]
 DRM_586_1926/DA1[13]                                                      f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/DA1[13]

 Data arrival time                                                   3.430         Logic Levels: 0  
                                                                                   Logic: 0.175ns(55.205%), Route: 0.142ns(44.795%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.778       1.778         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.208       1.986 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       2.825         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.286       3.111 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.534       3.645         _N23             
 DRM_586_1926/CLKA[0]                                                      r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                        -0.461       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Hold time                                               0.106       3.290                          

 Data required time                                                  3.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.290                          
 Data arrival time                                                   3.430                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.140                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u1_tx_scramble/tx_scr[23]/opit_0_inv_srl/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/DB0[5]
Path Group  : usclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.645
  Launch Clock Delay      :  3.116
  Clock Pessimism Removal :  -0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.512       1.512         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.154       1.666 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       2.407         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.243       2.650 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.466       3.116         _N23             
 CLMA_579_1933/CLK                                                         r       LinkMain/PCS_10G/u1_tx_scramble/tx_scr[23]/opit_0_inv_srl/CLK

 CLMA_579_1933/CR2                 tco                   0.176       3.292 f       LinkMain/PCS_10G/u1_tx_scramble/tx_scr[23]/opit_0_inv_srl/CR0
                                   net (fanout=1)        0.143       3.435         LinkMain/PCS_10G/u2_tx_gearbox/wr_data [23]
 DRM_586_1926/DB0[5]                                                       f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/DB0[5]

 Data arrival time                                                   3.435         Logic Levels: 0  
                                                                                   Logic: 0.176ns(55.172%), Route: 0.143ns(44.828%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.778       1.778         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.208       1.986 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       2.825         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.286       3.111 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.534       3.645         _N23             
 DRM_586_1926/CLKA[0]                                                      r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                        -0.461       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Hold time                                               0.106       3.290                          

 Data required time                                                  3.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.290                          
 Data arrival time                                                   3.435                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.145                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_CFG_CLK
Endpoint    : uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[26]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CE
Path Group  : clk_50
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.106  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.882
  Launch Clock Delay      :  4.593
  Clock Pessimism Removal :  0.605

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.914       1.003 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.003         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.112       1.115 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.532       1.647         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.069       1.716 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.962       2.678         clk_50           
 USCM_359_882/CLKOUT               td                    0.208       2.886 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       3.725         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.286       4.011 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.582       4.593         _N24             
 HSSTHP_664_1836/CFG_CLK_0                                                 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_CFG_CLK

 HSSTHP_664_1836/CFG_READY_0       tco                   0.662       5.255 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_CFG_READY
                                   net (fanout=1)        0.974       6.229         LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_READY_0
 CLMA_651_2004/Y2                  td                    0.212       6.441 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/U_APB_BRIDGE/N17_6/gateop_perm/L6
                                   net (fanout=1)        0.564       7.005         LinkMain/hsst_pready
 CLMA_609_2010/Y0                  td                    0.216       7.221 r       LinkMain/Reg_bridge/N27/gateop_perm/L6
                                   net (fanout=3)        0.372       7.593         apb_pready       
 CLMA_603_2016/Y1                  td                    0.216       7.809 r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata_valid/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6
                                   net (fanout=27)       0.432       8.241         uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N41
 CLMA_573_2016/Y2                  td                    0.090       8.331 r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N210_1/LUT6_inst_perm/L6
                                   net (fanout=16)       0.920       9.251         uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N210
 CLMA_591_2046/CE                                                          r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[26]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CE

 Data arrival time                                                   9.251         Logic Levels: 4  
                                                                                   Logic: 1.396ns(29.970%), Route: 3.262ns(70.030%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                             20.000      20.000 r                        
 T26                                                     0.000      20.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089      20.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.781      20.870 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.870         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.097      20.967 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.452      21.419         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.033      21.452 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.816      22.268         clk_50           
 USCM_359_882/CLKOUT               td                    0.154      22.422 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741      23.163         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.243      23.406 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.476      23.882         _N24             
 CLMA_591_2046/CLK                                                         r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[26]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.605      24.487                          
 clock uncertainty                                      -0.050      24.437                          

 Setup time                                             -0.214      24.223                          

 Data required time                                                 24.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.223                          
 Data arrival time                                                   9.251                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.972                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_CFG_CLK
Endpoint    : uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[28]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CE
Path Group  : clk_50
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.106  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.882
  Launch Clock Delay      :  4.593
  Clock Pessimism Removal :  0.605

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.914       1.003 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.003         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.112       1.115 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.532       1.647         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.069       1.716 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.962       2.678         clk_50           
 USCM_359_882/CLKOUT               td                    0.208       2.886 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       3.725         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.286       4.011 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.582       4.593         _N24             
 HSSTHP_664_1836/CFG_CLK_0                                                 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_CFG_CLK

 HSSTHP_664_1836/CFG_READY_0       tco                   0.662       5.255 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_CFG_READY
                                   net (fanout=1)        0.974       6.229         LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_READY_0
 CLMA_651_2004/Y2                  td                    0.212       6.441 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/U_APB_BRIDGE/N17_6/gateop_perm/L6
                                   net (fanout=1)        0.564       7.005         LinkMain/hsst_pready
 CLMA_609_2010/Y0                  td                    0.216       7.221 r       LinkMain/Reg_bridge/N27/gateop_perm/L6
                                   net (fanout=3)        0.372       7.593         apb_pready       
 CLMA_603_2016/Y1                  td                    0.216       7.809 r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata_valid/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6
                                   net (fanout=27)       0.432       8.241         uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N41
 CLMA_573_2016/Y2                  td                    0.090       8.331 r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N210_1/LUT6_inst_perm/L6
                                   net (fanout=16)       0.920       9.251         uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N210
 CLMA_591_2046/CE                                                          r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[28]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CE

 Data arrival time                                                   9.251         Logic Levels: 4  
                                                                                   Logic: 1.396ns(29.970%), Route: 3.262ns(70.030%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                             20.000      20.000 r                        
 T26                                                     0.000      20.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089      20.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.781      20.870 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.870         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.097      20.967 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.452      21.419         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.033      21.452 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.816      22.268         clk_50           
 USCM_359_882/CLKOUT               td                    0.154      22.422 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741      23.163         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.243      23.406 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.476      23.882         _N24             
 CLMA_591_2046/CLK                                                         r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[28]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.605      24.487                          
 clock uncertainty                                      -0.050      24.437                          

 Setup time                                             -0.214      24.223                          

 Data required time                                                 24.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.223                          
 Data arrival time                                                   9.251                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.972                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_CFG_CLK
Endpoint    : uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[29]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CE
Path Group  : clk_50
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.106  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.882
  Launch Clock Delay      :  4.593
  Clock Pessimism Removal :  0.605

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.914       1.003 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.003         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.112       1.115 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.532       1.647         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.069       1.716 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.962       2.678         clk_50           
 USCM_359_882/CLKOUT               td                    0.208       2.886 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       3.725         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.286       4.011 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.582       4.593         _N24             
 HSSTHP_664_1836/CFG_CLK_0                                                 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_CFG_CLK

 HSSTHP_664_1836/CFG_READY_0       tco                   0.662       5.255 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_CFG_READY
                                   net (fanout=1)        0.974       6.229         LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_READY_0
 CLMA_651_2004/Y2                  td                    0.212       6.441 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/U_APB_BRIDGE/N17_6/gateop_perm/L6
                                   net (fanout=1)        0.564       7.005         LinkMain/hsst_pready
 CLMA_609_2010/Y0                  td                    0.216       7.221 r       LinkMain/Reg_bridge/N27/gateop_perm/L6
                                   net (fanout=3)        0.372       7.593         apb_pready       
 CLMA_603_2016/Y1                  td                    0.216       7.809 r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata_valid/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6
                                   net (fanout=27)       0.432       8.241         uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N41
 CLMA_573_2016/Y2                  td                    0.090       8.331 r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N210_1/LUT6_inst_perm/L6
                                   net (fanout=16)       0.920       9.251         uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N210
 CLMA_591_2046/CE                                                          r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[29]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CE

 Data arrival time                                                   9.251         Logic Levels: 4  
                                                                                   Logic: 1.396ns(29.970%), Route: 3.262ns(70.030%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                             20.000      20.000 r                        
 T26                                                     0.000      20.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089      20.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.781      20.870 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.870         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.097      20.967 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.452      21.419         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.033      21.452 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.816      22.268         clk_50           
 USCM_359_882/CLKOUT               td                    0.154      22.422 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741      23.163         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.243      23.406 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.476      23.882         _N24             
 CLMA_591_2046/CLK                                                         r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[29]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.605      24.487                          
 clock uncertainty                                      -0.050      24.437                          

 Setup time                                             -0.214      24.223                          

 Data required time                                                 24.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.223                          
 Data arrival time                                                   9.251                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.972                          
====================================================================================================

====================================================================================================

Startpoint  : uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/ipm_distributed_sdpram_pgr_prefetch_fifo/mem_0_x2x4/ram32x2D/RADDR[1]
Path Group  : clk_50
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.534
  Launch Clock Delay      :  3.865
  Clock Pessimism Removal :  -0.648

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.781       0.870 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.870         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.097       0.967 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.452       1.419         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.033       1.452 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.816       2.268         clk_50           
 USCM_359_882/CLKOUT               td                    0.154       2.422 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       3.163         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.243       3.406 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.459       3.865         _N24             
 CLMA_573_2004/CLK                                                         r       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_573_2004/CR0                 tco                   0.176       4.041 f       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=9)        0.143       4.184         uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [1]
 CLMS_573_2011/D1                                                          f       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/ipm_distributed_sdpram_pgr_prefetch_fifo/mem_0_x2x4/ram32x2D/RADDR[1]

 Data arrival time                                                   4.184         Logic Levels: 0  
                                                                                   Logic: 0.176ns(55.172%), Route: 0.143ns(44.828%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.914       1.003 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.003         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.112       1.115 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.532       1.647         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.069       1.716 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.962       2.678         clk_50           
 USCM_359_882/CLKOUT               td                    0.208       2.886 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       3.725         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.286       4.011 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.523       4.534         _N24             
 CLMS_573_2011/CLK                                                         r       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/ipm_distributed_sdpram_pgr_prefetch_fifo/mem_0_x2x4/ram32x2D/CLK
 clock pessimism                                        -0.648       3.886                          
 clock uncertainty                                       0.000       3.886                          

 Hold time                                               0.232       4.118                          

 Data required time                                                  4.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.118                          
 Data arrival time                                                   4.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.066                          
====================================================================================================

====================================================================================================

Startpoint  : uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[1]/opit_0_inv_32X2SL6QL5Q/WADDR[1]
Path Group  : clk_50
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.534
  Launch Clock Delay      :  3.865
  Clock Pessimism Removal :  -0.648

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.781       0.870 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.870         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.097       0.967 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.452       1.419         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.033       1.452 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.816       2.268         clk_50           
 USCM_359_882/CLKOUT               td                    0.154       2.422 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       3.163         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.243       3.406 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.459       3.865         _N24             
 CLMA_573_2004/CLK                                                         r       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_573_2004/CR0                 tco                   0.176       4.041 f       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=9)        0.143       4.184         uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [1]
 CLMS_573_2011/D1                                                          f       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[1]/opit_0_inv_32X2SL6QL5Q/WADDR[1]

 Data arrival time                                                   4.184         Logic Levels: 0  
                                                                                   Logic: 0.176ns(55.172%), Route: 0.143ns(44.828%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.914       1.003 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.003         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.112       1.115 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.532       1.647         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.069       1.716 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.962       2.678         clk_50           
 USCM_359_882/CLKOUT               td                    0.208       2.886 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       3.725         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.286       4.011 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.523       4.534         _N24             
 CLMS_573_2011/CLK                                                         r       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[1]/opit_0_inv_32X2SL6QL5Q/CLK
 clock pessimism                                        -0.648       3.886                          
 clock uncertainty                                       0.000       3.886                          

 Hold time                                               0.232       4.118                          

 Data required time                                                  4.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.118                          
 Data arrival time                                                   4.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.066                          
====================================================================================================

====================================================================================================

Startpoint  : uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[3]/opit_0_inv_32X2SL6QL5Q/WADDR[1]
Path Group  : clk_50
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.534
  Launch Clock Delay      :  3.865
  Clock Pessimism Removal :  -0.648

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.781       0.870 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.870         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.097       0.967 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.452       1.419         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.033       1.452 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.816       2.268         clk_50           
 USCM_359_882/CLKOUT               td                    0.154       2.422 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       3.163         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.243       3.406 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.459       3.865         _N24             
 CLMA_573_2004/CLK                                                         r       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_573_2004/CR0                 tco                   0.176       4.041 f       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=9)        0.143       4.184         uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [1]
 CLMS_573_2011/D1                                                          f       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[3]/opit_0_inv_32X2SL6QL5Q/WADDR[1]

 Data arrival time                                                   4.184         Logic Levels: 0  
                                                                                   Logic: 0.176ns(55.172%), Route: 0.143ns(44.828%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.914       1.003 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.003         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.112       1.115 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.532       1.647         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.069       1.716 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.962       2.678         clk_50           
 USCM_359_882/CLKOUT               td                    0.208       2.886 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       3.725         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.286       4.011 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.523       4.534         _N24             
 CLMS_573_2011/CLK                                                         r       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[3]/opit_0_inv_32X2SL6QL5Q/CLK
 clock pessimism                                        -0.648       3.886                          
 clock uncertainty                                       0.000       3.886                          

 Hold time                                               0.232       4.118                          

 Data required time                                                  4.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.118                          
 Data arrival time                                                   4.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.066                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[36]/opit_0_inv/RS
Path Group  : o_p_clk2core_tx_0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.154
  Launch Clock Delay      :  1.319
  Clock Pessimism Removal :  0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.495       0.495         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.538       1.319         LinkMain/txclk   
 CLMA_579_1885/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK

 CLMA_579_1885/Q0                  tco                   0.191       1.510 r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/Q
                                   net (fanout=101)      1.556       3.066         LinkMain/PCS_10G/u2_tx_gearbox/rd_rst
 CLMS_627_1951/RS                                                          r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[36]/opit_0_inv/RS

 Data arrival time                                                   3.066         Logic Levels: 0  
                                                                                   Logic: 0.191ns(10.933%), Route: 1.556ns(89.067%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.422       6.822         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.243       7.065 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.489       7.554         LinkMain/txclk   
 CLMS_627_1951/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[36]/opit_0_inv/CLK
 clock pessimism                                         0.116       7.670                          
 clock uncertainty                                      -0.050       7.620                          

 Recovery time                                          -0.214       7.406                          

 Data required time                                                  7.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.406                          
 Data arrival time                                                   3.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.340                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[37]/opit_0_inv/RS
Path Group  : o_p_clk2core_tx_0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.154
  Launch Clock Delay      :  1.319
  Clock Pessimism Removal :  0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.495       0.495         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.538       1.319         LinkMain/txclk   
 CLMA_579_1885/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK

 CLMA_579_1885/Q0                  tco                   0.191       1.510 r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/Q
                                   net (fanout=101)      1.556       3.066         LinkMain/PCS_10G/u2_tx_gearbox/rd_rst
 CLMS_627_1951/RS                                                          r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[37]/opit_0_inv/RS

 Data arrival time                                                   3.066         Logic Levels: 0  
                                                                                   Logic: 0.191ns(10.933%), Route: 1.556ns(89.067%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.422       6.822         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.243       7.065 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.489       7.554         LinkMain/txclk   
 CLMS_627_1951/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[37]/opit_0_inv/CLK
 clock pessimism                                         0.116       7.670                          
 clock uncertainty                                      -0.050       7.620                          

 Recovery time                                          -0.214       7.406                          

 Data required time                                                  7.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.406                          
 Data arrival time                                                   3.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.340                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[44]/opit_0_inv/RS
Path Group  : o_p_clk2core_tx_0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.154
  Launch Clock Delay      :  1.319
  Clock Pessimism Removal :  0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.495       0.495         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.538       1.319         LinkMain/txclk   
 CLMA_579_1885/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK

 CLMA_579_1885/Q0                  tco                   0.191       1.510 r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/Q
                                   net (fanout=101)      1.556       3.066         LinkMain/PCS_10G/u2_tx_gearbox/rd_rst
 CLMS_627_1951/RS                                                          r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[44]/opit_0_inv/RS

 Data arrival time                                                   3.066         Logic Levels: 0  
                                                                                   Logic: 0.191ns(10.933%), Route: 1.556ns(89.067%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.422       6.822         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.243       7.065 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.489       7.554         LinkMain/txclk   
 CLMS_627_1951/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[44]/opit_0_inv/CLK
 clock pessimism                                         0.116       7.670                          
 clock uncertainty                                      -0.050       7.620                          

 Recovery time                                          -0.214       7.406                          

 Data required time                                                  7.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.406                          
 Data arrival time                                                   3.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.340                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ/RS
Path Group  : o_p_clk2core_tx_0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.325
  Launch Clock Delay      :  1.140
  Clock Pessimism Removal :  -0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.422       0.422         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.243       0.665 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.475       1.140         LinkMain/txclk   
 CLMA_579_1885/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK

 CLMA_579_1885/Q0                  tco                   0.160       1.300 f       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/Q
                                   net (fanout=101)      0.260       1.560         LinkMain/PCS_10G/u2_tx_gearbox/rd_rst
 CLMA_591_1890/RS                                                          f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ/RS

 Data arrival time                                                   1.560         Logic Levels: 0  
                                                                                   Logic: 0.160ns(38.095%), Route: 0.260ns(61.905%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.495       0.495         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.544       1.325         LinkMain/txclk   
 CLMA_591_1890/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ/CLK
 clock pessimism                                        -0.116       1.209                          
 clock uncertainty                                       0.000       1.209                          

 Removal time                                           -0.063       1.146                          

 Data required time                                                  1.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.146                          
 Data arrival time                                                   1.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.414                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_inv/RS
Path Group  : o_p_clk2core_tx_0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.325
  Launch Clock Delay      :  1.140
  Clock Pessimism Removal :  -0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.422       0.422         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.243       0.665 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.475       1.140         LinkMain/txclk   
 CLMA_579_1885/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK

 CLMA_579_1885/Q0                  tco                   0.160       1.300 f       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/Q
                                   net (fanout=101)      0.260       1.560         LinkMain/PCS_10G/u2_tx_gearbox/rd_rst
 CLMS_591_1891/RS                                                          f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_inv/RS

 Data arrival time                                                   1.560         Logic Levels: 0  
                                                                                   Logic: 0.160ns(38.095%), Route: 0.260ns(61.905%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.495       0.495         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.544       1.325         LinkMain/txclk   
 CLMS_591_1891/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_inv/CLK
 clock pessimism                                        -0.116       1.209                          
 clock uncertainty                                       0.000       1.209                          

 Removal time                                           -0.063       1.146                          

 Data required time                                                  1.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.146                          
 Data arrival time                                                   1.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.414                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_inv/RS
Path Group  : o_p_clk2core_tx_0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.325
  Launch Clock Delay      :  1.140
  Clock Pessimism Removal :  -0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.422       0.422         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.243       0.665 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.475       1.140         LinkMain/txclk   
 CLMA_579_1885/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK

 CLMA_579_1885/Q0                  tco                   0.160       1.300 f       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/Q
                                   net (fanout=101)      0.260       1.560         LinkMain/PCS_10G/u2_tx_gearbox/rd_rst
 CLMS_591_1891/RS                                                          f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_inv/RS

 Data arrival time                                                   1.560         Logic Levels: 0  
                                                                                   Logic: 0.160ns(38.095%), Route: 0.260ns(61.905%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.495       0.495         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.544       1.325         LinkMain/txclk   
 CLMS_591_1891/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_inv/CLK
 clock pessimism                                        -0.116       1.209                          
 clock uncertainty                                       0.000       1.209                          

 Removal time                                           -0.063       1.146                          

 Data required time                                                  1.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.146                          
 Data arrival time                                                   1.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.414                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[1]/opit_0_inv/RS
Path Group  : o_p_clk2core_rx_0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.168
  Launch Clock Delay      :  1.306
  Clock Pessimism Removal :  0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.495       0.495         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.525       1.306         LinkMain/rxclk   
 CLMA_579_2004/CLK                                                         r       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK

 CLMA_579_2004/Q0                  tco                   0.191       1.497 r       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=246)      1.394       2.891         LinkMain/rxlane_done
 CLMA_657_1915/RSCO                td                    0.090       2.981 f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_h_d[0]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       2.981         ntR397           
 CLMA_657_1921/RSCO                td                    0.069       3.050 f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[63]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.050         ntR398           
 CLMA_657_1927/RSCO                td                    0.069       3.119 f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[58]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.119         ntR399           
 CLMA_657_1933/RSCO                td                    0.069       3.188 f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[55]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.188         ntR400           
 CLMA_657_1939/RSCO                td                    0.069       3.257 f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[50]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.257         ntR401           
 CLMA_657_1945/RSCO                td                    0.069       3.326 f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[47]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.326         ntR402           
 CLMA_657_1951/RSCO                td                    0.069       3.395 f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[45]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.395         ntR403           
 CLMA_657_1957/RSCO                td                    0.069       3.464 f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[41]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.464         ntR404           
 CLMA_657_1963/RSCO                td                    0.069       3.533 f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[39]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       3.533         ntR405           
 CLMA_657_1969/RSCI                                                        f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[1]/opit_0_inv/RS

 Data arrival time                                                   3.533         Logic Levels: 9  
                                                                                   Logic: 0.833ns(37.405%), Route: 1.394ns(62.595%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.422       6.822         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.243       7.065 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.503       7.568         LinkMain/rxclk   
 CLMA_657_1969/CLK                                                         r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[1]/opit_0_inv/CLK
 clock pessimism                                         0.116       7.684                          
 clock uncertainty                                      -0.050       7.634                          

 Recovery time                                          -0.127       7.507                          

 Data required time                                                  7.507                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.507                          
 Data arrival time                                                   3.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.974                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[32]/opit_0_inv/RS
Path Group  : o_p_clk2core_rx_0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.168
  Launch Clock Delay      :  1.306
  Clock Pessimism Removal :  0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.495       0.495         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.525       1.306         LinkMain/rxclk   
 CLMA_579_2004/CLK                                                         r       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK

 CLMA_579_2004/Q0                  tco                   0.191       1.497 r       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=246)      1.394       2.891         LinkMain/rxlane_done
 CLMA_657_1915/RSCO                td                    0.090       2.981 f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_h_d[0]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       2.981         ntR397           
 CLMA_657_1921/RSCO                td                    0.069       3.050 f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[63]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.050         ntR398           
 CLMA_657_1927/RSCO                td                    0.069       3.119 f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[58]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.119         ntR399           
 CLMA_657_1933/RSCO                td                    0.069       3.188 f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[55]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.188         ntR400           
 CLMA_657_1939/RSCO                td                    0.069       3.257 f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[50]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.257         ntR401           
 CLMA_657_1945/RSCO                td                    0.069       3.326 f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[47]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.326         ntR402           
 CLMA_657_1951/RSCO                td                    0.069       3.395 f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[45]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.395         ntR403           
 CLMA_657_1957/RSCO                td                    0.069       3.464 f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[41]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.464         ntR404           
 CLMA_657_1963/RSCO                td                    0.069       3.533 f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[39]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       3.533         ntR405           
 CLMA_657_1969/RSCI                                                        f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[32]/opit_0_inv/RS

 Data arrival time                                                   3.533         Logic Levels: 9  
                                                                                   Logic: 0.833ns(37.405%), Route: 1.394ns(62.595%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.422       6.822         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.243       7.065 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.503       7.568         LinkMain/rxclk   
 CLMA_657_1969/CLK                                                         r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[32]/opit_0_inv/CLK
 clock pessimism                                         0.116       7.684                          
 clock uncertainty                                      -0.050       7.634                          

 Recovery time                                          -0.127       7.507                          

 Data required time                                                  7.507                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.507                          
 Data arrival time                                                   3.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.974                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[33]/opit_0_inv/RS
Path Group  : o_p_clk2core_rx_0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.168
  Launch Clock Delay      :  1.306
  Clock Pessimism Removal :  0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.495       0.495         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.525       1.306         LinkMain/rxclk   
 CLMA_579_2004/CLK                                                         r       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK

 CLMA_579_2004/Q0                  tco                   0.191       1.497 r       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=246)      1.394       2.891         LinkMain/rxlane_done
 CLMA_657_1915/RSCO                td                    0.090       2.981 f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_h_d[0]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       2.981         ntR397           
 CLMA_657_1921/RSCO                td                    0.069       3.050 f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[63]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.050         ntR398           
 CLMA_657_1927/RSCO                td                    0.069       3.119 f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[58]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.119         ntR399           
 CLMA_657_1933/RSCO                td                    0.069       3.188 f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[55]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.188         ntR400           
 CLMA_657_1939/RSCO                td                    0.069       3.257 f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[50]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.257         ntR401           
 CLMA_657_1945/RSCO                td                    0.069       3.326 f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[47]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.326         ntR402           
 CLMA_657_1951/RSCO                td                    0.069       3.395 f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[45]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.395         ntR403           
 CLMA_657_1957/RSCO                td                    0.069       3.464 f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[41]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.464         ntR404           
 CLMA_657_1963/RSCO                td                    0.069       3.533 f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[39]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       3.533         ntR405           
 CLMA_657_1969/RSCI                                                        f       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[33]/opit_0_inv/RS

 Data arrival time                                                   3.533         Logic Levels: 9  
                                                                                   Logic: 0.833ns(37.405%), Route: 1.394ns(62.595%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.422       6.822         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.243       7.065 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.503       7.568         LinkMain/rxclk   
 CLMA_657_1969/CLK                                                         r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[33]/opit_0_inv/CLK
 clock pessimism                                         0.116       7.684                          
 clock uncertainty                                      -0.050       7.634                          

 Recovery time                                          -0.127       7.507                          

 Data required time                                                  7.507                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.507                          
 Data arrival time                                                   3.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.974                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u5_rx_decode/rxd_i[48]/opit_0_inv/RS
Path Group  : o_p_clk2core_rx_0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.321
  Launch Clock Delay      :  1.127
  Clock Pessimism Removal :  -0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.422       0.422         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.243       0.665 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.462       1.127         LinkMain/rxclk   
 CLMA_579_2004/CLK                                                         r       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK

 CLMA_579_2004/Q0                  tco                   0.160       1.287 f       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=246)      0.368       1.655         LinkMain/rxlane_done
 CLMA_609_1998/RS                                                          f       LinkMain/PCS_10G/u5_rx_decode/rxd_i[48]/opit_0_inv/RS

 Data arrival time                                                   1.655         Logic Levels: 0  
                                                                                   Logic: 0.160ns(30.303%), Route: 0.368ns(69.697%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.495       0.495         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.540       1.321         LinkMain/rxclk   
 CLMA_609_1998/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[48]/opit_0_inv/CLK
 clock pessimism                                        -0.116       1.205                          
 clock uncertainty                                       0.000       1.205                          

 Removal time                                           -0.063       1.142                          

 Data required time                                                  1.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.142                          
 Data arrival time                                                   1.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.513                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u5_rx_decode/rxd_i[49]/opit_0_inv/RS
Path Group  : o_p_clk2core_rx_0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.321
  Launch Clock Delay      :  1.127
  Clock Pessimism Removal :  -0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.422       0.422         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.243       0.665 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.462       1.127         LinkMain/rxclk   
 CLMA_579_2004/CLK                                                         r       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK

 CLMA_579_2004/Q0                  tco                   0.160       1.287 f       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=246)      0.368       1.655         LinkMain/rxlane_done
 CLMA_609_1998/RS                                                          f       LinkMain/PCS_10G/u5_rx_decode/rxd_i[49]/opit_0_inv/RS

 Data arrival time                                                   1.655         Logic Levels: 0  
                                                                                   Logic: 0.160ns(30.303%), Route: 0.368ns(69.697%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.495       0.495         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.540       1.321         LinkMain/rxclk   
 CLMA_609_1998/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[49]/opit_0_inv/CLK
 clock pessimism                                        -0.116       1.205                          
 clock uncertainty                                       0.000       1.205                          

 Removal time                                           -0.063       1.142                          

 Data required time                                                  1.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.142                          
 Data arrival time                                                   1.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.513                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]
Path Group  : o_p_clk2core_rx_0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.309
  Launch Clock Delay      :  1.127
  Clock Pessimism Removal :  -0.116

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.422       0.422         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.243       0.665 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.462       1.127         LinkMain/rxclk   
 CLMA_579_2004/CLK                                                         r       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK

 CLMA_579_2004/Q0                  tco                   0.160       1.287 f       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=246)      0.366       1.653         LinkMain/rxlane_done
 DRM_586_1956/RSTA[0]                                                      f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]

 Data arrival time                                                   1.653         Logic Levels: 0  
                                                                                   Logic: 0.160ns(30.418%), Route: 0.366ns(69.582%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.495       0.495         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.286       0.781 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.528       1.309         LinkMain/rxclk   
 DRM_586_1956/CLKA[0]                                                      r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                        -0.116       1.193                          
 clock uncertainty                                       0.000       1.193                          

 Removal time                                           -0.083       1.110                          

 Data required time                                                  1.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.110                          
 Data arrival time                                                   1.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.543                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/rx_data[54]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RS
Path Group  : usclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.108
  Launch Clock Delay      :  3.634
  Clock Pessimism Removal :  0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.778       1.778         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.208       1.986 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       2.825         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.286       3.111 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.523       3.634         _N23             
 CLMA_561_1914/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK

 CLMA_561_1914/Q0                  tco                   0.191       3.825 r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/Q
                                   net (fanout=62)       1.005       4.830         LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n
 CLMA_579_1980/RS                                                          r       LinkMain/PCS_10G/u6_rx_ctc/rx_data[54]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RS

 Data arrival time                                                   4.830         Logic Levels: 0  
                                                                                   Logic: 0.191ns(15.970%), Route: 1.005ns(84.030%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               6.400       6.400 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.512       7.912         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.154       8.066 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       8.807         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.243       9.050 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.458       9.508         _N23             
 CLMA_579_1980/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rx_data[54]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.461       9.969                          
 clock uncertainty                                      -0.050       9.919                          

 Recovery time                                          -0.214       9.705                          

 Data required time                                                  9.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.705                          
 Data arrival time                                                   4.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.875                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/rx_data[56]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RS
Path Group  : usclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.110
  Launch Clock Delay      :  3.634
  Clock Pessimism Removal :  0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.778       1.778         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.208       1.986 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       2.825         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.286       3.111 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.523       3.634         _N23             
 CLMA_561_1914/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK

 CLMA_561_1914/Q0                  tco                   0.191       3.825 r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/Q
                                   net (fanout=62)       0.962       4.787         LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n
 CLMA_579_1993/RS                                                          r       LinkMain/PCS_10G/u6_rx_ctc/rx_data[56]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RS

 Data arrival time                                                   4.787         Logic Levels: 0  
                                                                                   Logic: 0.191ns(16.565%), Route: 0.962ns(83.435%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               6.400       6.400 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.512       7.912         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.154       8.066 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       8.807         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.243       9.050 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.460       9.510         _N23             
 CLMA_579_1993/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rx_data[56]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.461       9.971                          
 clock uncertainty                                      -0.050       9.921                          

 Recovery time                                          -0.214       9.707                          

 Data required time                                                  9.707                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.707                          
 Data arrival time                                                   4.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.920                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/rx_data[58]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RS
Path Group  : usclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.110
  Launch Clock Delay      :  3.634
  Clock Pessimism Removal :  0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.778       1.778         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.208       1.986 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       2.825         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.286       3.111 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.523       3.634         _N23             
 CLMA_561_1914/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK

 CLMA_561_1914/Q0                  tco                   0.191       3.825 r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/Q
                                   net (fanout=62)       0.962       4.787         LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n
 CLMA_579_1993/RS                                                          r       LinkMain/PCS_10G/u6_rx_ctc/rx_data[58]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RS

 Data arrival time                                                   4.787         Logic Levels: 0  
                                                                                   Logic: 0.191ns(16.565%), Route: 0.962ns(83.435%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               6.400       6.400 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.512       7.912         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.154       8.066 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       8.807         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.243       9.050 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.460       9.510         _N23             
 CLMA_579_1993/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rx_data[58]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.461       9.971                          
 clock uncertainty                                      -0.050       9.921                          

 Recovery time                                          -0.214       9.707                          

 Data required time                                                  9.707                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.707                          
 Data arrival time                                                   4.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.920                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv/RS
Path Group  : usclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.634
  Launch Clock Delay      :  3.110
  Clock Pessimism Removal :  -0.504

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.512       1.512         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.154       1.666 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       2.407         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.243       2.650 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.460       3.110         _N23             
 CLMA_561_1914/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK

 CLMA_561_1914/Q0                  tco                   0.160       3.270 f       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/Q
                                   net (fanout=62)       0.143       3.413         LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n
 CLMA_561_1915/RS                                                          f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv/RS

 Data arrival time                                                   3.413         Logic Levels: 0  
                                                                                   Logic: 0.160ns(52.805%), Route: 0.143ns(47.195%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.778       1.778         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.208       1.986 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       2.825         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.286       3.111 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.523       3.634         _N23             
 CLMA_561_1915/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv/CLK
 clock pessimism                                        -0.504       3.130                          
 clock uncertainty                                       0.000       3.130                          

 Removal time                                           -0.063       3.067                          

 Data required time                                                  3.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.067                          
 Data arrival time                                                   3.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_inv/RS
Path Group  : usclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.633
  Launch Clock Delay      :  3.110
  Clock Pessimism Removal :  -0.504

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.512       1.512         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.154       1.666 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       2.407         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.243       2.650 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.460       3.110         _N23             
 CLMA_561_1914/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK

 CLMA_561_1914/Q0                  tco                   0.160       3.270 f       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/Q
                                   net (fanout=62)       0.213       3.483         LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n
 CLMA_561_1920/RS                                                          f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_inv/RS

 Data arrival time                                                   3.483         Logic Levels: 0  
                                                                                   Logic: 0.160ns(42.895%), Route: 0.213ns(57.105%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.778       1.778         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.208       1.986 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       2.825         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.286       3.111 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.522       3.633         _N23             
 CLMA_561_1920/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_inv/CLK
 clock pessimism                                        -0.504       3.129                          
 clock uncertainty                                       0.000       3.129                          

 Removal time                                           -0.063       3.066                          

 Data required time                                                  3.066                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.066                          
 Data arrival time                                                   3.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.417                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0_inv/RS
Path Group  : usclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.633
  Launch Clock Delay      :  3.110
  Clock Pessimism Removal :  -0.504

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.512       1.512         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.154       1.666 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       2.407         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.243       2.650 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.460       3.110         _N23             
 CLMA_561_1914/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK

 CLMA_561_1914/Q0                  tco                   0.160       3.270 f       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/Q
                                   net (fanout=62)       0.213       3.483         LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n
 CLMA_561_1920/RS                                                          f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0_inv/RS

 Data arrival time                                                   3.483         Logic Levels: 0  
                                                                                   Logic: 0.160ns(42.895%), Route: 0.213ns(57.105%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.778       1.778         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.208       1.986 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       2.825         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.286       3.111 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.522       3.633         _N23             
 CLMA_561_1920/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0_inv/CLK
 clock pessimism                                        -0.504       3.129                          
 clock uncertainty                                       0.000       3.129                          

 Removal time                                           -0.063       3.066                          

 Data required time                                                  3.066                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.066                          
 Data arrival time                                                   3.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.417                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/CLK
Endpoint    : LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[12]/opit_0/RS
Path Group  : clk_50
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.882
  Launch Clock Delay      :  4.546
  Clock Pessimism Removal :  0.605

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.914       1.003 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.003         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.112       1.115 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.532       1.647         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.069       1.716 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.962       2.678         clk_50           
 USCM_359_882/CLKOUT               td                    0.208       2.886 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       3.725         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.286       4.011 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.535       4.546         _N24             
 CLMA_597_2005/CLK                                                         r       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/CLK

 CLMA_597_2005/Q1                  tco                   0.191       4.737 r       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/Q
                                   net (fanout=65)       0.828       5.565         LinkMain/MAC_10G/apb_clk_rst
 CLMA_567_2028/RSCO                td                    0.092       5.657 r       LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[1]/opit_0/RSCO
                                   net (fanout=4)        0.000       5.657         ntR78            
 CLMA_567_2034/RSCO                td                    0.071       5.728 r       LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[3]/opit_0/RSCO
                                   net (fanout=3)        0.000       5.728         ntR79            
 CLMA_567_2040/RSCO                td                    0.071       5.799 r       LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[7]/opit_0/RSCO
                                   net (fanout=4)        0.000       5.799         ntR80            
 CLMA_567_2046/RSCO                td                    0.071       5.870 r       LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[3]/opit_0/RSCO
                                   net (fanout=4)        0.000       5.870         ntR81            
 CLMA_567_2052/RSCO                td                    0.071       5.941 r       LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[14]/opit_0/RSCO
                                   net (fanout=4)        0.000       5.941         ntR82            
 CLMA_567_2058/RSCO                td                    0.071       6.012 r       LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[11]/opit_0/RSCO
                                   net (fanout=2)        0.000       6.012         ntR83            
 CLMA_567_2064/RSCO                td                    0.071       6.083 r       LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[13]/opit_0/RSCO
                                   net (fanout=2)        0.000       6.083         ntR84            
 CLMA_567_2070/RSCO                td                    0.071       6.154 r       LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[9]/opit_0/RSCO
                                   net (fanout=3)        0.000       6.154         ntR85            
 CLMA_567_2076/RSCO                td                    0.071       6.225 r       LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[14]/opit_0/RSCO
                                   net (fanout=4)        0.000       6.225         ntR86            
 CLMA_567_2082/RSCO                td                    0.071       6.296 r       LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[10]/opit_0/RSCO
                                   net (fanout=2)        0.000       6.296         ntR87            
 CLMA_567_2088/RSCO                td                    0.071       6.367 r       LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[11]/opit_0/RSCO
                                   net (fanout=3)        0.000       6.367         ntR88            
 CLMA_567_2094/RSCO                td                    0.071       6.438 r       LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[11]/opit_0/RSCO
                                   net (fanout=3)        0.000       6.438         ntR89            
 CLMA_567_2100/RSCO                td                    0.071       6.509 r       LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[5]/opit_0/RSCO
                                   net (fanout=3)        0.000       6.509         ntR90            
 CLMA_567_2106/RSCO                td                    0.071       6.580 r       LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[13]/opit_0/RSCO
                                   net (fanout=4)        0.000       6.580         ntR91            
 CLMA_567_2112/RSCO                td                    0.071       6.651 r       LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[13]/opit_0/RSCO
                                   net (fanout=1)        0.000       6.651         ntR92            
 CLMA_567_2118/RSCI                                                        r       LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[12]/opit_0/RS

 Data arrival time                                                   6.651         Logic Levels: 15 
                                                                                   Logic: 1.277ns(60.665%), Route: 0.828ns(39.335%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                             20.000      20.000 r                        
 T26                                                     0.000      20.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089      20.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.781      20.870 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.870         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.097      20.967 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.452      21.419         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.033      21.452 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.816      22.268         clk_50           
 USCM_359_882/CLKOUT               td                    0.154      22.422 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741      23.163         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.243      23.406 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.476      23.882         _N24             
 CLMA_567_2118/CLK                                                         r       LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[12]/opit_0/CLK
 clock pessimism                                         0.605      24.487                          
 clock uncertainty                                      -0.050      24.437                          

 Recovery time                                          -0.214      24.223                          

 Data required time                                                 24.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.223                          
 Data arrival time                                                   6.651                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.572                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/CLK
Endpoint    : LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[5]/opit_0/RS
Path Group  : clk_50
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.881
  Launch Clock Delay      :  4.546
  Clock Pessimism Removal :  0.605

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.914       1.003 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.003         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.112       1.115 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.532       1.647         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.069       1.716 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.962       2.678         clk_50           
 USCM_359_882/CLKOUT               td                    0.208       2.886 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       3.725         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.286       4.011 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.535       4.546         _N24             
 CLMA_597_2005/CLK                                                         r       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/CLK

 CLMA_597_2005/Q1                  tco                   0.191       4.737 r       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/Q
                                   net (fanout=65)       0.828       5.565         LinkMain/MAC_10G/apb_clk_rst
 CLMA_567_2028/RSCO                td                    0.092       5.657 r       LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[1]/opit_0/RSCO
                                   net (fanout=4)        0.000       5.657         ntR78            
 CLMA_567_2034/RSCO                td                    0.071       5.728 r       LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[3]/opit_0/RSCO
                                   net (fanout=3)        0.000       5.728         ntR79            
 CLMA_567_2040/RSCO                td                    0.071       5.799 r       LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[7]/opit_0/RSCO
                                   net (fanout=4)        0.000       5.799         ntR80            
 CLMA_567_2046/RSCO                td                    0.071       5.870 r       LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[3]/opit_0/RSCO
                                   net (fanout=4)        0.000       5.870         ntR81            
 CLMA_567_2052/RSCO                td                    0.071       5.941 r       LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[14]/opit_0/RSCO
                                   net (fanout=4)        0.000       5.941         ntR82            
 CLMA_567_2058/RSCO                td                    0.071       6.012 r       LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[11]/opit_0/RSCO
                                   net (fanout=2)        0.000       6.012         ntR83            
 CLMA_567_2064/RSCO                td                    0.071       6.083 r       LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[13]/opit_0/RSCO
                                   net (fanout=2)        0.000       6.083         ntR84            
 CLMA_567_2070/RSCO                td                    0.071       6.154 r       LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[9]/opit_0/RSCO
                                   net (fanout=3)        0.000       6.154         ntR85            
 CLMA_567_2076/RSCO                td                    0.071       6.225 r       LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[14]/opit_0/RSCO
                                   net (fanout=4)        0.000       6.225         ntR86            
 CLMA_567_2082/RSCO                td                    0.071       6.296 r       LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[10]/opit_0/RSCO
                                   net (fanout=2)        0.000       6.296         ntR87            
 CLMA_567_2088/RSCO                td                    0.071       6.367 r       LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[11]/opit_0/RSCO
                                   net (fanout=3)        0.000       6.367         ntR88            
 CLMA_567_2094/RSCO                td                    0.071       6.438 r       LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[11]/opit_0/RSCO
                                   net (fanout=3)        0.000       6.438         ntR89            
 CLMA_567_2100/RSCO                td                    0.071       6.509 r       LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[5]/opit_0/RSCO
                                   net (fanout=3)        0.000       6.509         ntR90            
 CLMA_567_2106/RSCO                td                    0.071       6.580 r       LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[13]/opit_0/RSCO
                                   net (fanout=4)        0.000       6.580         ntR91            
 CLMA_567_2112/RSCI                                                        r       LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[5]/opit_0/RS

 Data arrival time                                                   6.580         Logic Levels: 14 
                                                                                   Logic: 1.206ns(59.292%), Route: 0.828ns(40.708%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                             20.000      20.000 r                        
 T26                                                     0.000      20.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089      20.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.781      20.870 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.870         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.097      20.967 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.452      21.419         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.033      21.452 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.816      22.268         clk_50           
 USCM_359_882/CLKOUT               td                    0.154      22.422 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741      23.163         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.243      23.406 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.475      23.881         _N24             
 CLMA_567_2112/CLK                                                         r       LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[5]/opit_0/CLK
 clock pessimism                                         0.605      24.486                          
 clock uncertainty                                      -0.050      24.436                          

 Recovery time                                          -0.214      24.222                          

 Data required time                                                 24.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.222                          
 Data arrival time                                                   6.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.642                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/CLK
Endpoint    : LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[7]/opit_0/RS
Path Group  : clk_50
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.881
  Launch Clock Delay      :  4.546
  Clock Pessimism Removal :  0.605

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.914       1.003 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.003         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.112       1.115 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.532       1.647         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.069       1.716 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.962       2.678         clk_50           
 USCM_359_882/CLKOUT               td                    0.208       2.886 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       3.725         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.286       4.011 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.535       4.546         _N24             
 CLMA_597_2005/CLK                                                         r       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/CLK

 CLMA_597_2005/Q1                  tco                   0.191       4.737 r       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/Q
                                   net (fanout=65)       0.828       5.565         LinkMain/MAC_10G/apb_clk_rst
 CLMA_567_2028/RSCO                td                    0.092       5.657 r       LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[1]/opit_0/RSCO
                                   net (fanout=4)        0.000       5.657         ntR78            
 CLMA_567_2034/RSCO                td                    0.071       5.728 r       LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[3]/opit_0/RSCO
                                   net (fanout=3)        0.000       5.728         ntR79            
 CLMA_567_2040/RSCO                td                    0.071       5.799 r       LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[7]/opit_0/RSCO
                                   net (fanout=4)        0.000       5.799         ntR80            
 CLMA_567_2046/RSCO                td                    0.071       5.870 r       LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[3]/opit_0/RSCO
                                   net (fanout=4)        0.000       5.870         ntR81            
 CLMA_567_2052/RSCO                td                    0.071       5.941 r       LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[14]/opit_0/RSCO
                                   net (fanout=4)        0.000       5.941         ntR82            
 CLMA_567_2058/RSCO                td                    0.071       6.012 r       LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[11]/opit_0/RSCO
                                   net (fanout=2)        0.000       6.012         ntR83            
 CLMA_567_2064/RSCO                td                    0.071       6.083 r       LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[13]/opit_0/RSCO
                                   net (fanout=2)        0.000       6.083         ntR84            
 CLMA_567_2070/RSCO                td                    0.071       6.154 r       LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[9]/opit_0/RSCO
                                   net (fanout=3)        0.000       6.154         ntR85            
 CLMA_567_2076/RSCO                td                    0.071       6.225 r       LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[14]/opit_0/RSCO
                                   net (fanout=4)        0.000       6.225         ntR86            
 CLMA_567_2082/RSCO                td                    0.071       6.296 r       LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[10]/opit_0/RSCO
                                   net (fanout=2)        0.000       6.296         ntR87            
 CLMA_567_2088/RSCO                td                    0.071       6.367 r       LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[11]/opit_0/RSCO
                                   net (fanout=3)        0.000       6.367         ntR88            
 CLMA_567_2094/RSCO                td                    0.071       6.438 r       LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[11]/opit_0/RSCO
                                   net (fanout=3)        0.000       6.438         ntR89            
 CLMA_567_2100/RSCO                td                    0.071       6.509 r       LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[5]/opit_0/RSCO
                                   net (fanout=3)        0.000       6.509         ntR90            
 CLMA_567_2106/RSCO                td                    0.071       6.580 r       LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[13]/opit_0/RSCO
                                   net (fanout=4)        0.000       6.580         ntR91            
 CLMA_567_2112/RSCI                                                        r       LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[7]/opit_0/RS

 Data arrival time                                                   6.580         Logic Levels: 14 
                                                                                   Logic: 1.206ns(59.292%), Route: 0.828ns(40.708%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                             20.000      20.000 r                        
 T26                                                     0.000      20.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089      20.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.781      20.870 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.870         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.097      20.967 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.452      21.419         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.033      21.452 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.816      22.268         clk_50           
 USCM_359_882/CLKOUT               td                    0.154      22.422 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741      23.163         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.243      23.406 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.475      23.881         _N24             
 CLMA_567_2112/CLK                                                         r       LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[7]/opit_0/CLK
 clock pessimism                                         0.605      24.486                          
 clock uncertainty                                      -0.050      24.436                          

 Recovery time                                          -0.214      24.222                          

 Data required time                                                 24.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.222                          
 Data arrival time                                                   6.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.642                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm/CLK
Endpoint    : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[2]/opit_0_inv/RS
Path Group  : clk_50
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.579
  Launch Clock Delay      :  3.909
  Clock Pessimism Removal :  -0.605

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.781       0.870 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.870         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.097       0.967 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.452       1.419         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.033       1.452 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.816       2.268         clk_50           
 USCM_359_882/CLKOUT               td                    0.154       2.422 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       3.163         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.243       3.406 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.503       3.909         _N24             
 CLMA_651_2010/CLK                                                         r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm/CLK

 CLMA_651_2010/Q0                  tco                   0.160       4.069 f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm/L6Q
                                   net (fanout=27)       0.211       4.280         LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn
 CLMA_657_2005/RS                                                          f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[2]/opit_0_inv/RS

 Data arrival time                                                   4.280         Logic Levels: 0  
                                                                                   Logic: 0.160ns(43.127%), Route: 0.211ns(56.873%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.914       1.003 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.003         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.112       1.115 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.532       1.647         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.069       1.716 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.962       2.678         clk_50           
 USCM_359_882/CLKOUT               td                    0.208       2.886 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       3.725         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.286       4.011 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.568       4.579         _N24             
 CLMA_657_2005/CLK                                                         r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[2]/opit_0_inv/CLK
 clock pessimism                                        -0.605       3.974                          
 clock uncertainty                                       0.000       3.974                          

 Removal time                                           -0.063       3.911                          

 Data required time                                                  3.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.911                          
 Data arrival time                                                   4.280                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.369                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm/CLK
Endpoint    : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[3]/opit_0_inv/RS
Path Group  : clk_50
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.579
  Launch Clock Delay      :  3.909
  Clock Pessimism Removal :  -0.605

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.781       0.870 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.870         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.097       0.967 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.452       1.419         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.033       1.452 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.816       2.268         clk_50           
 USCM_359_882/CLKOUT               td                    0.154       2.422 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       3.163         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.243       3.406 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.503       3.909         _N24             
 CLMA_651_2010/CLK                                                         r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm/CLK

 CLMA_651_2010/Q0                  tco                   0.160       4.069 f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm/L6Q
                                   net (fanout=27)       0.211       4.280         LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn
 CLMA_657_2005/RS                                                          f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[3]/opit_0_inv/RS

 Data arrival time                                                   4.280         Logic Levels: 0  
                                                                                   Logic: 0.160ns(43.127%), Route: 0.211ns(56.873%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.914       1.003 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.003         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.112       1.115 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.532       1.647         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.069       1.716 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.962       2.678         clk_50           
 USCM_359_882/CLKOUT               td                    0.208       2.886 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       3.725         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.286       4.011 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.568       4.579         _N24             
 CLMA_657_2005/CLK                                                         r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[3]/opit_0_inv/CLK
 clock pessimism                                        -0.605       3.974                          
 clock uncertainty                                       0.000       3.974                          

 Removal time                                           -0.063       3.911                          

 Data required time                                                  3.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.911                          
 Data arrival time                                                   4.280                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.369                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm/CLK
Endpoint    : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[4]/opit_0_inv/RS
Path Group  : clk_50
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.579
  Launch Clock Delay      :  3.909
  Clock Pessimism Removal :  -0.605

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.781       0.870 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.870         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.097       0.967 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.452       1.419         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.033       1.452 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.816       2.268         clk_50           
 USCM_359_882/CLKOUT               td                    0.154       2.422 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.741       3.163         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.243       3.406 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.503       3.909         _N24             
 CLMA_651_2010/CLK                                                         r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm/CLK

 CLMA_651_2010/Q0                  tco                   0.160       4.069 f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm/L6Q
                                   net (fanout=27)       0.211       4.280         LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn
 CLMA_657_2005/RS                                                          f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[4]/opit_0_inv/RS

 Data arrival time                                                   4.280         Logic Levels: 0  
                                                                                   Logic: 0.160ns(43.127%), Route: 0.211ns(56.873%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.914       1.003 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.003         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.112       1.115 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.532       1.647         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.069       1.716 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.962       2.678         clk_50           
 USCM_359_882/CLKOUT               td                    0.208       2.886 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       3.725         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.286       4.011 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.568       4.579         _N24             
 CLMA_657_2005/CLK                                                         r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[4]/opit_0_inv/CLK
 clock pessimism                                        -0.605       3.974                          
 clock uncertainty                                       0.000       3.974                          

 Removal time                                           -0.063       3.911                          

 Data required time                                                  3.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.911                          
 Data arrival time                                                   4.280                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.369                          
====================================================================================================

====================================================================================================

Startpoint  : uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : txd (port)
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.914       1.003 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.003         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.112       1.115 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.532       1.647         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.069       1.716 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.962       2.678         clk_50           
 USCM_359_882/CLKOUT               td                    0.208       2.886 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.839       3.725         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.286       4.011 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.523       4.534         _N24             
 CLMA_573_2010/CLK                                                         r       uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_573_2010/Q2                  tco                   0.191       4.725 r       uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1)        4.898       9.623         nt_txd           
 IOLHR_16_948/DO_P                 td                    0.654      10.277 r       txd_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000      10.277         txd_obuf/ntO     
 IOBS_0_948/PAD                    td                    3.043      13.320 r       txd_obuf/opit_0/O
                                   net (fanout=1)        0.057      13.377         txd              
 P22                                                                       r       txd (port)       

 Data arrival time                                                  13.377         Logic Levels: 2  
                                                                                   Logic: 3.888ns(43.967%), Route: 4.955ns(56.033%)
====================================================================================================

====================================================================================================

Startpoint  : fpga_rst_n (port)
Endpoint    : LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d0/opit_0_srl/RS
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R28                                                     0.000       0.000 r       fpga_rst_n (port)
                                   net (fanout=1)        0.104       0.104         fpga_rst_n       
 IOBD_0_786/DIN                    td                    0.914       1.018 r       fpga_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         fpga_rst_n_ibuf/ntD
 IOLHR_16_786/DI_TO_CLK            td                    0.112       1.130 r       fpga_rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=13)       5.372       6.502         nt_fpga_rst_n    
 CLMA_561_2010/Y1                  td                    0.070       6.572 r       LinkMain/MAC_10G/reset_pro_top/N2_3/gateop_perm/L6
                                   net (fanout=2)        0.465       7.037         LinkMain/MAC_10G/reset_pro_top/N2
 CLMA_555_2004/RS                                                          r       LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d0/opit_0_srl/RS

 Data arrival time                                                   7.037         Logic Levels: 3  
                                                                                   Logic: 1.096ns(15.575%), Route: 5.941ns(84.425%)
====================================================================================================

====================================================================================================

Startpoint  : fpga_rst_n (port)
Endpoint    : LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d2/opit_0/RS
Path Group  : (none)
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R28                                                     0.000       0.000 r       fpga_rst_n (port)
                                   net (fanout=1)        0.104       0.104         fpga_rst_n       
 IOBD_0_786/DIN                    td                    0.914       1.018 r       fpga_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         fpga_rst_n_ibuf/ntD
 IOLHR_16_786/DI_TO_CLK            td                    0.112       1.130 r       fpga_rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=13)       5.372       6.502         nt_fpga_rst_n    
 CLMA_561_2010/Y1                  td                    0.070       6.572 r       LinkMain/MAC_10G/reset_pro_top/N2_3/gateop_perm/L6
                                   net (fanout=2)        0.465       7.037         LinkMain/MAC_10G/reset_pro_top/N2
 CLMA_555_2004/RS                                                          r       LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d2/opit_0/RS

 Data arrival time                                                   7.037         Logic Levels: 3  
                                                                                   Logic: 1.096ns(15.575%), Route: 5.941ns(84.425%)
====================================================================================================

====================================================================================================

Startpoint  : rxd (port)
Endpoint    : uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_d[0]/opit_0_inv_srl/D
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P21                                                     0.000       0.000 f       rxd (port)       
                                   net (fanout=1)        0.056       0.056         rxd              
 IOBD_0_954/DIN                    td                    0.691       0.747 f       rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.747         rxd_ibuf/ntD     
 IOLHR_16_954/DI_TO_CLK            td                    0.097       0.844 f       rxd_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        3.533       4.377         nt_rxd           
 CLMA_549_1999/M1                                                          f       uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_d[0]/opit_0_inv_srl/D

 Data arrival time                                                   4.377         Logic Levels: 2  
                                                                                   Logic: 0.788ns(18.003%), Route: 3.589ns(81.997%)
====================================================================================================

====================================================================================================

Startpoint  : fpga_rst_n (port)
Endpoint    : uart_ctrl_inst/u_rstn_sync/rst_n_ff1/opit_0_srl/RS
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R28                                                     0.000       0.000 f       fpga_rst_n (port)
                                   net (fanout=1)        0.104       0.104         fpga_rst_n       
 IOBD_0_786/DIN                    td                    0.691       0.795 f       fpga_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.795         fpga_rst_n_ibuf/ntD
 IOLHR_16_786/DI_TO_CLK            td                    0.097       0.892 f       fpga_rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=13)       3.965       4.857         nt_fpga_rst_n    
 CLMA_537_2005/RS                                                          f       uart_ctrl_inst/u_rstn_sync/rst_n_ff1/opit_0_srl/RS

 Data arrival time                                                   4.857         Logic Levels: 2  
                                                                                   Logic: 0.788ns(16.224%), Route: 4.069ns(83.776%)
====================================================================================================

====================================================================================================

Startpoint  : fpga_rst_n (port)
Endpoint    : LinkMain/rst_debounce_inst/rise_cnt[4]/opit_0_inv_AQ_perm/RS
Path Group  : (none)
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R28                                                     0.000       0.000 f       fpga_rst_n (port)
                                   net (fanout=1)        0.104       0.104         fpga_rst_n       
 IOBD_0_786/DIN                    td                    0.691       0.795 f       fpga_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.795         fpga_rst_n_ibuf/ntD
 IOLHR_16_786/DI_TO_CLK            td                    0.097       0.892 f       fpga_rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=13)       4.042       4.934         nt_fpga_rst_n    
 CLMA_561_1993/RS                                                          f       LinkMain/rst_debounce_inst/rise_cnt[4]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   4.934         Logic Levels: 2  
                                                                                   Logic: 0.788ns(15.971%), Route: 4.146ns(84.029%)
====================================================================================================

{o_p_clk2core_tx_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.428       3.200           0.772           High Pulse Width  DRM_586_1926/CLKB[0]    LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 2.428       3.200           0.772           Low Pulse Width   DRM_586_1926/CLKB[0]    LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 3.000       3.200           0.200           High Pulse Width  CLMA_597_1902/CLK       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
====================================================================================================

{o_p_clk2core_rx_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.428       3.200           0.772           High Pulse Width  DRM_586_1956/CLKA[0]    LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 2.428       3.200           0.772           Low Pulse Width   DRM_586_1956/CLKA[0]    LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 3.000       3.200           0.200           High Pulse Width  CLMA_639_1998/CLK       LinkMain/PCS_10G/u3_rx_synchronization/loopback_d0/opit_0_inv_srl/CLK
====================================================================================================

{usclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.428       3.200           0.772           High Pulse Width  DRM_586_1926/CLKA[0]    LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 2.428       3.200           0.772           Low Pulse Width   DRM_586_1926/CLKA[0]    LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 2.428       3.200           0.772           High Pulse Width  DRM_586_1956/CLKB[0]    LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
====================================================================================================

{clk_50} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.800       10.000          0.200           High Pulse Width  CLMA_597_2005/CLK       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d0/opit_0_inv_srl/CLK
 9.800       10.000          0.200           Low Pulse Width   CLMA_597_2005/CLK       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d0/opit_0_inv_srl/CLK
 9.800       10.000          0.200           Low Pulse Width   CLMA_597_2005/CLK       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CIN
Path Group  : o_p_clk2core_tx_0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.754
  Launch Clock Delay      :  0.886
  Clock Pessimism Removal :  0.120

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.297       0.297         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.356       0.886         LinkMain/txclk   
 CLMS_603_1903/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/CLK

 CLMS_603_1903/Q1                  tco                   0.125       1.011 f       LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.195       1.206         LinkMain/PCS_10G/u2_tx_gearbox/rd_en
 CLMA_591_1890/CR0                 td                    0.131       1.337 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84_1/gateop_1_perm/L5
                                   net (fanout=1)        0.164       1.501         L5GND14          
 CLMA_591_1890/COUT                td                    0.118       1.619 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ/COUT
                                   net (fanout=1)        0.000       1.619         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2667
 CLMA_591_1896/Y3                  td                    0.140       1.759 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ/Y
                                   net (fanout=4)        0.172       1.931         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [7]
 CLMA_597_1902/CR1                 td                    0.169       2.100 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[9]/gateop_LUT6DL5_perm/L5
                                   net (fanout=1)        0.169       2.269         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [7]
 CLMA_597_1896/COUT                td                    0.131       2.400 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N170.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       2.400         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N170.co [6]
 CLMA_597_1902/CIN                                                         f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CIN

 Data arrival time                                                   2.400         Logic Levels: 5  
                                                                                   Logic: 0.814ns(53.765%), Route: 0.700ns(46.235%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.248       6.648         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.195       6.843 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.311       7.154         LinkMain/txclk   
 CLMA_597_1902/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
 clock pessimism                                         0.120       7.274                          
 clock uncertainty                                      -0.050       7.224                          

 Setup time                                             -0.052       7.172                          

 Data required time                                                  7.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.172                          
 Data arrival time                                                   2.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.772                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv/D
Path Group  : o_p_clk2core_tx_0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.754
  Launch Clock Delay      :  0.886
  Clock Pessimism Removal :  0.120

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.297       0.297         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.356       0.886         LinkMain/txclk   
 CLMS_603_1903/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/CLK

 CLMS_603_1903/Q1                  tco                   0.125       1.011 f       LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.195       1.206         LinkMain/PCS_10G/u2_tx_gearbox/rd_en
 CLMA_591_1890/CR0                 td                    0.131       1.337 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84_1/gateop_1_perm/L5
                                   net (fanout=1)        0.164       1.501         L5GND14          
 CLMA_591_1890/COUT                td                    0.118       1.619 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ/COUT
                                   net (fanout=1)        0.000       1.619         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2667
 CLMA_591_1896/Y3                  td                    0.140       1.759 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ/Y
                                   net (fanout=4)        0.113       1.872         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [7]
 CLMS_591_1903/CR0                 td                    0.185       2.057 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[6]/gateop_LUT6DL5_perm/L5
                                   net (fanout=1)        0.234       2.291         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [6]
 CLMA_597_1902/M0                                                          f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv/D

 Data arrival time                                                   2.291         Logic Levels: 4  
                                                                                   Logic: 0.699ns(49.751%), Route: 0.706ns(50.249%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.248       6.648         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.195       6.843 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.311       7.154         LinkMain/txclk   
 CLMA_597_1902/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv/CLK
 clock pessimism                                         0.120       7.274                          
 clock uncertainty                                      -0.050       7.224                          

 Setup time                                             -0.074       7.150                          

 Data required time                                                  7.150                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.150                          
 Data arrival time                                                   2.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.859                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_inv/D
Path Group  : o_p_clk2core_tx_0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.754
  Launch Clock Delay      :  0.886
  Clock Pessimism Removal :  0.120

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.297       0.297         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.356       0.886         LinkMain/txclk   
 CLMS_603_1903/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/CLK

 CLMS_603_1903/Q1                  tco                   0.125       1.011 f       LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.195       1.206         LinkMain/PCS_10G/u2_tx_gearbox/rd_en
 CLMA_591_1890/CR0                 td                    0.131       1.337 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84_1/gateop_1_perm/L5
                                   net (fanout=1)        0.164       1.501         L5GND14          
 CLMA_591_1890/COUT                td                    0.118       1.619 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ/COUT
                                   net (fanout=1)        0.000       1.619         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2667
 CLMA_591_1896/COUT                td                    0.056       1.675 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ/COUT
                                   net (fanout=1)        0.000       1.675         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2671
 CLMA_591_1902/Y1                  td                    0.087       1.762 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_AQ_perm/Y
                                   net (fanout=3)        0.122       1.884         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [9]
 CLMA_597_1908/Y2                  td                    0.100       1.984 f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N89_8/gateop_perm/L6
                                   net (fanout=1)        0.195       2.179         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [8]
 CLMA_597_1902/M2                                                          f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_inv/D

 Data arrival time                                                   2.179         Logic Levels: 5  
                                                                                   Logic: 0.617ns(47.718%), Route: 0.676ns(52.282%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.248       6.648         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.195       6.843 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.311       7.154         LinkMain/txclk   
 CLMA_597_1902/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_inv/CLK
 clock pessimism                                         0.120       7.274                          
 clock uncertainty                                      -0.050       7.224                          

 Setup time                                             -0.074       7.150                          

 Data required time                                                  7.150                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.150                          
 Data arrival time                                                   2.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.971                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[4]/opit_0_inv/CLK
Endpoint    : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TDATA[4]
Path Group  : o_p_clk2core_tx_0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.908
  Launch Clock Delay      :  0.765
  Clock Pessimism Removal :  -0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.248       0.248         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.195       0.443 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.322       0.765         LinkMain/txclk   
 CLMS_639_1927/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[4]/opit_0_inv/CLK

 CLMS_639_1927/Q2                  tco                   0.103       0.868 r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[4]/opit_0_inv/Q
                                   net (fanout=2)        0.147       1.015         LinkMain/tx_data_group_0 [4]
 HSSTHP_664_1836/TDATA_0[4]                                                r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TDATA[4]

 Data arrival time                                                   1.015         Logic Levels: 0  
                                                                                   Logic: 0.103ns(41.200%), Route: 0.147ns(58.800%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.297       0.297         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.378       0.908         LinkMain/txclk   
 HSSTHP_664_1836/TX0_CLK_FR_CORE                                           r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TX_CLK_FR_CORE
 clock pessimism                                        -0.087       0.821                          
 clock uncertainty                                       0.000       0.821                          

 Hold time                                               0.139       0.960                          

 Data required time                                                  0.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.960                          
 Data arrival time                                                   1.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.055                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[1]/opit_0_inv/CLK
Endpoint    : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TDATA[1]
Path Group  : o_p_clk2core_tx_0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.908
  Launch Clock Delay      :  0.769
  Clock Pessimism Removal :  -0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.248       0.248         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.195       0.443 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.326       0.769         LinkMain/txclk   
 CLMA_651_1926/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[1]/opit_0_inv/CLK

 CLMA_651_1926/Q0                  tco                   0.109       0.878 f       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[1]/opit_0_inv/Q
                                   net (fanout=2)        0.174       1.052         LinkMain/tx_data_group_0 [1]
 HSSTHP_664_1836/TDATA_0[1]                                                f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TDATA[1]

 Data arrival time                                                   1.052         Logic Levels: 0  
                                                                                   Logic: 0.109ns(38.516%), Route: 0.174ns(61.484%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.297       0.297         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.378       0.908         LinkMain/txclk   
 HSSTHP_664_1836/TX0_CLK_FR_CORE                                           r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TX_CLK_FR_CORE
 clock pessimism                                        -0.087       0.821                          
 clock uncertainty                                       0.000       0.821                          

 Hold time                                               0.139       0.960                          

 Data required time                                                  0.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.960                          
 Data arrival time                                                   1.052                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.092                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[0]/opit_0_inv/CLK
Endpoint    : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TDATA[0]
Path Group  : o_p_clk2core_tx_0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.908
  Launch Clock Delay      :  0.769
  Clock Pessimism Removal :  -0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.248       0.248         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.195       0.443 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.326       0.769         LinkMain/txclk   
 CLMA_651_1926/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[0]/opit_0_inv/CLK

 CLMA_651_1926/Q1                  tco                   0.109       0.878 f       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[0]/opit_0_inv/Q
                                   net (fanout=2)        0.177       1.055         LinkMain/tx_data_group_0 [0]
 HSSTHP_664_1836/TDATA_0[0]                                                f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TDATA[0]

 Data arrival time                                                   1.055         Logic Levels: 0  
                                                                                   Logic: 0.109ns(38.112%), Route: 0.177ns(61.888%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.297       0.297         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.378       0.908         LinkMain/txclk   
 HSSTHP_664_1836/TX0_CLK_FR_CORE                                           r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TX_CLK_FR_CORE
 clock pessimism                                        -0.087       0.821                          
 clock uncertainty                                       0.000       0.821                          

 Hold time                                               0.139       0.960                          

 Data required time                                                  0.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.960                          
 Data arrival time                                                   1.055                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.095                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u5_rx_decode/rxd_i[4]/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u5_rx_decode/rxd_o[3]/opit_0_inv_L6Q_perm/I2
Path Group  : o_p_clk2core_rx_0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.746
  Launch Clock Delay      :  0.886
  Clock Pessimism Removal :  0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.297       0.297         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.356       0.886         LinkMain/rxclk   
 CLMA_615_1927/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[4]/opit_0_inv/CLK

 CLMA_615_1927/Q2                  tco                   0.125       1.011 f       LinkMain/PCS_10G/u5_rx_decode/rxd_i[4]/opit_0_inv/Q
                                   net (fanout=13)       0.261       1.272         LinkMain/PCS_10G/u5_rx_decode/rxd_i [4]
 CLMA_609_1938/Y1                  td                    0.125       1.397 r       LinkMain/PCS_10G/u5_rx_decode/N138_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.115       1.512         LinkMain/PCS_10G/u5_rx_decode/_N15988
 CLMA_609_1944/Y1                  td                    0.066       1.578 f       LinkMain/PCS_10G/u5_rx_decode/N138_4/gateop_perm/L6
                                   net (fanout=14)       0.353       1.931         LinkMain/PCS_10G/u5_rx_decode/N138
 CLMA_597_1974/Y1                  td                    0.123       2.054 r       LinkMain/PCS_10G/u5_rx_decode/N547/gateop_perm/L6
                                   net (fanout=6)        0.188       2.242         LinkMain/PCS_10G/u5_rx_decode/N547
 CLMA_603_1956/CR1                 td                    0.131       2.373 f       LinkMain/PCS_10G/u5_rx_decode/N564/gateop_LUT6DL5_perm/L5
                                   net (fanout=6)        0.243       2.616         LinkMain/PCS_10G/u5_rx_decode/N580
 CLMA_597_1944/CR0                 td                    0.184       2.800 r       LinkMain/PCS_10G/u5_rx_decode/N232_7:0_4[4]/gateop_LUT6DL5_perm/L5
                                   net (fanout=1)        0.116       2.916         LinkMain/PCS_10G/u5_rx_decode/_N5184
 CLMA_597_1951/D2                                                          r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[3]/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                   2.916         Logic Levels: 5  
                                                                                   Logic: 0.754ns(37.143%), Route: 1.276ns(62.857%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.248       6.648         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.195       6.843 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.303       7.146         LinkMain/rxclk   
 CLMA_597_1951/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.087       7.233                          
 clock uncertainty                                      -0.050       7.183                          

 Setup time                                             -0.117       7.066                          

 Data required time                                                  7.066                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.066                          
 Data arrival time                                                   2.916                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.150                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u5_rx_decode/rxd_i[4]/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u5_rx_decode/rxd_o[4]/opit_0_inv_L6Q_perm/I5
Path Group  : o_p_clk2core_rx_0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.747
  Launch Clock Delay      :  0.886
  Clock Pessimism Removal :  0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.297       0.297         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.356       0.886         LinkMain/rxclk   
 CLMA_615_1927/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[4]/opit_0_inv/CLK

 CLMA_615_1927/Q2                  tco                   0.125       1.011 f       LinkMain/PCS_10G/u5_rx_decode/rxd_i[4]/opit_0_inv/Q
                                   net (fanout=13)       0.261       1.272         LinkMain/PCS_10G/u5_rx_decode/rxd_i [4]
 CLMA_609_1938/Y1                  td                    0.125       1.397 r       LinkMain/PCS_10G/u5_rx_decode/N138_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.115       1.512         LinkMain/PCS_10G/u5_rx_decode/_N15988
 CLMA_609_1944/Y1                  td                    0.066       1.578 f       LinkMain/PCS_10G/u5_rx_decode/N138_4/gateop_perm/L6
                                   net (fanout=14)       0.353       1.931         LinkMain/PCS_10G/u5_rx_decode/N138
 CLMA_597_1974/Y1                  td                    0.123       2.054 r       LinkMain/PCS_10G/u5_rx_decode/N547/gateop_perm/L6
                                   net (fanout=6)        0.188       2.242         LinkMain/PCS_10G/u5_rx_decode/N547
 CLMA_603_1956/CR1                 td                    0.131       2.373 f       LinkMain/PCS_10G/u5_rx_decode/N564/gateop_LUT6DL5_perm/L5
                                   net (fanout=6)        0.243       2.616         LinkMain/PCS_10G/u5_rx_decode/N580
 CLMA_597_1944/Y0                  td                    0.123       2.739 r       LinkMain/PCS_10G/u5_rx_decode/N232_7:0_4[4]/gateop_LUT6DL5_perm/L6
                                   net (fanout=1)        0.105       2.844         LinkMain/PCS_10G/u5_rx_decode/_N5185
 CLMA_597_1945/C5                                                          r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[4]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.844         Logic Levels: 5  
                                                                                   Logic: 0.693ns(35.393%), Route: 1.265ns(64.607%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.248       6.648         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.195       6.843 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.304       7.147         LinkMain/rxclk   
 CLMA_597_1945/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.087       7.234                          
 clock uncertainty                                      -0.050       7.184                          

 Setup time                                             -0.056       7.128                          

 Data required time                                                  7.128                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.128                          
 Data arrival time                                                   2.844                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.284                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u5_rx_decode/rxd_i[4]/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u5_rx_decode/rxd_o[1]/opit_0_inv_L6Q_perm/I2
Path Group  : o_p_clk2core_rx_0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.746
  Launch Clock Delay      :  0.886
  Clock Pessimism Removal :  0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.297       0.297         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.356       0.886         LinkMain/rxclk   
 CLMA_615_1927/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[4]/opit_0_inv/CLK

 CLMA_615_1927/Q2                  tco                   0.125       1.011 f       LinkMain/PCS_10G/u5_rx_decode/rxd_i[4]/opit_0_inv/Q
                                   net (fanout=13)       0.261       1.272         LinkMain/PCS_10G/u5_rx_decode/rxd_i [4]
 CLMA_609_1938/Y1                  td                    0.125       1.397 r       LinkMain/PCS_10G/u5_rx_decode/N138_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.115       1.512         LinkMain/PCS_10G/u5_rx_decode/_N15988
 CLMA_609_1944/Y1                  td                    0.066       1.578 f       LinkMain/PCS_10G/u5_rx_decode/N138_4/gateop_perm/L6
                                   net (fanout=14)       0.353       1.931         LinkMain/PCS_10G/u5_rx_decode/N138
 CLMA_597_1974/Y1                  td                    0.123       2.054 r       LinkMain/PCS_10G/u5_rx_decode/N547/gateop_perm/L6
                                   net (fanout=6)        0.188       2.242         LinkMain/PCS_10G/u5_rx_decode/N547
 CLMA_603_1956/CR1                 td                    0.131       2.373 f       LinkMain/PCS_10G/u5_rx_decode/N564/gateop_LUT6DL5_perm/L5
                                   net (fanout=6)        0.173       2.546         LinkMain/PCS_10G/u5_rx_decode/N580
 CLMS_591_1957/Y3                  td                    0.066       2.612 f       LinkMain/PCS_10G/u5_rx_decode/N232_7:0_4[1]/gateop_LUT6DL5_perm/L6
                                   net (fanout=1)        0.124       2.736         LinkMain/PCS_10G/u5_rx_decode/_N5182
 CLMA_597_1951/C2                                                          f       LinkMain/PCS_10G/u5_rx_decode/rxd_o[1]/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                   2.736         Logic Levels: 5  
                                                                                   Logic: 0.636ns(34.378%), Route: 1.214ns(65.622%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.248       6.648         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.195       6.843 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.303       7.146         LinkMain/rxclk   
 CLMA_597_1951/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.087       7.233                          
 clock uncertainty                                      -0.050       7.183                          

 Setup time                                             -0.113       7.070                          

 Data required time                                                  7.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.070                          
 Data arrival time                                                   2.736                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.334                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_AQ_perm/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADA0[13]
Path Group  : o_p_clk2core_rx_0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.870
  Launch Clock Delay      :  0.738
  Clock Pessimism Removal :  -0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.248       0.248         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.195       0.443 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.295       0.738         LinkMain/rxclk   
 CLMS_573_1945/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_AQ_perm/CLK

 CLMS_573_1945/Q0                  tco                   0.109       0.847 f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.134       0.981         LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [8]
 DRM_586_1956/ADA0[13]                                                     f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADA0[13]

 Data arrival time                                                   0.981         Logic Levels: 0  
                                                                                   Logic: 0.109ns(44.856%), Route: 0.134ns(55.144%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.297       0.297         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.340       0.870         LinkMain/rxclk   
 DRM_586_1956/CLKA[0]                                                      r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                        -0.087       0.783                          
 clock uncertainty                                       0.000       0.783                          

 Hold time                                               0.124       0.907                          

 Data required time                                                  0.907                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.907                          
 Data arrival time                                                   0.981                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.074                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u5_rx_decode/rxd_dec[63]/opit_0_inv_srl/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/DB1[9]
Path Group  : o_p_clk2core_rx_0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.870
  Launch Clock Delay      :  0.741
  Clock Pessimism Removal :  -0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.248       0.248         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.195       0.443 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.298       0.741         LinkMain/rxclk   
 CLMA_597_1974/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_dec[63]/opit_0_inv_srl/CLK

 CLMA_597_1974/CR2                 tco                   0.123       0.864 f       LinkMain/PCS_10G/u5_rx_decode/rxd_dec[63]/opit_0_inv_srl/CR0
                                   net (fanout=1)        0.106       0.970         LinkMain/PCS_10G/u6_rx_ctc/wr_data [63]
 DRM_586_1956/DB1[9]                                                       f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/DB1[9]

 Data arrival time                                                   0.970         Logic Levels: 0  
                                                                                   Logic: 0.123ns(53.712%), Route: 0.106ns(46.288%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.297       0.297         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.340       0.870         LinkMain/rxclk   
 DRM_586_1956/CLKA[0]                                                      r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                        -0.087       0.783                          
 clock uncertainty                                       0.000       0.783                          

 Hold time                                               0.091       0.874                          

 Data required time                                                  0.874                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.874                          
 Data arrival time                                                   0.970                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.096                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u5_rx_decode/rxd_o[44]/opit_0_inv_L6Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u5_rx_decode/rxd_dec[44]/opit_0_inv_srl/D
Path Group  : o_p_clk2core_rx_0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.872
  Launch Clock Delay      :  0.742
  Clock Pessimism Removal :  -0.120

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.248       0.248         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.195       0.443 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.299       0.742         LinkMain/rxclk   
 CLMS_603_1981/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[44]/opit_0_inv_L6Q_perm/CLK

 CLMS_603_1981/Q1                  tco                   0.103       0.845 r       LinkMain/PCS_10G/u5_rx_decode/rxd_o[44]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1)        0.040       0.885         LinkMain/PCS_10G/u5_rx_decode/rxd_o [44]
 CLMA_603_1980/M3                                                          r       LinkMain/PCS_10G/u5_rx_decode/rxd_dec[44]/opit_0_inv_srl/D

 Data arrival time                                                   0.885         Logic Levels: 0  
                                                                                   Logic: 0.103ns(72.028%), Route: 0.040ns(27.972%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.297       0.297         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.342       0.872         LinkMain/rxclk   
 CLMA_603_1980/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_dec[44]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.120       0.752                          
 clock uncertainty                                       0.000       0.752                          

 Hold time                                               0.026       0.778                          

 Data required time                                                  0.778                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.778                          
 Data arrival time                                                   0.885                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.107                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/rd_en/opit_0_inv_L6Q_perm/I5
Path Group  : usclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.001
  Launch Clock Delay      :  2.363
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.160       1.160         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.126       1.286 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       1.791         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.233       2.024 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.339       2.363         _N23             
 DRM_586_1956/CLKB[0]                                                      r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]

 DRM_586_1956/QA1[11]              tco                   0.650       3.013 r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/QA1[11]
                                   net (fanout=2)        0.437       3.450         LinkMain/PCS_10G/u6_rx_ctc/rd_data [47]
 CLMA_579_1980/Y1                  td                    0.123       3.573 r       LinkMain/PCS_10G/u6_rx_ctc/N42_11/LUT6_inst_perm/L6
                                   net (fanout=1)        0.116       3.689         LinkMain/PCS_10G/u6_rx_ctc/_N15711
 CLMA_579_1974/Y2                  td                    0.125       3.814 r       LinkMain/PCS_10G/u6_rx_ctc/N42_66/LUT6_inst_perm/L6
                                   net (fanout=1)        0.187       4.001         LinkMain/PCS_10G/u6_rx_ctc/_N15766
 CLMS_573_1957/C5                                                          r       LinkMain/PCS_10G/u6_rx_ctc/rd_en/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   4.001         Logic Levels: 2  
                                                                                   Logic: 0.898ns(54.823%), Route: 0.740ns(45.177%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               6.400       6.400 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        0.972       7.372         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.091       7.463 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       7.913         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.195       8.108 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.293       8.401         _N23             
 CLMS_573_1957/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rd_en/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.316       8.717                          
 clock uncertainty                                      -0.050       8.667                          

 Setup time                                             -0.056       8.611                          

 Data required time                                                  8.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.611                          
 Data arrival time                                                   4.001                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.610                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/rd_en/opit_0_inv_L6Q_perm/I4
Path Group  : usclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.001
  Launch Clock Delay      :  2.363
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.160       1.160         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.126       1.286 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       1.791         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.233       2.024 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.339       2.363         _N23             
 DRM_586_1956/CLKB[0]                                                      r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]

 DRM_586_1956/QA0[14]              tco                   0.632       2.995 f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/QA0[14]
                                   net (fanout=2)        0.366       3.361         LinkMain/PCS_10G/u6_rx_ctc/rd_data [14]
 CLMA_579_1957/Y0                  td                    0.125       3.486 r       LinkMain/PCS_10G/u6_rx_ctc/N42_41/LUT6_inst_perm/L6
                                   net (fanout=1)        0.103       3.589         LinkMain/PCS_10G/u6_rx_ctc/_N15741
 CLMA_579_1957/Y1                  td                    0.100       3.689 f       LinkMain/PCS_10G/u6_rx_ctc/N42_71/LUT6_inst_perm/L6
                                   net (fanout=1)        0.112       3.801         LinkMain/PCS_10G/u6_rx_ctc/_N15771
 CLMS_573_1957/C4                                                          f       LinkMain/PCS_10G/u6_rx_ctc/rd_en/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   3.801         Logic Levels: 2  
                                                                                   Logic: 0.857ns(59.597%), Route: 0.581ns(40.403%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               6.400       6.400 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        0.972       7.372         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.091       7.463 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       7.913         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.195       8.108 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.293       8.401         _N23             
 CLMS_573_1957/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rd_en/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.316       8.717                          
 clock uncertainty                                      -0.050       8.667                          

 Setup time                                             -0.079       8.588                          

 Data required time                                                  8.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.588                          
 Data arrival time                                                   3.801                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.787                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[2]/opit_0/CLK
Endpoint    : LinkMain/MAC_10G/xge_mac_alarm_detect/seq_cnt[1]/opit_0_L6Q_LUT6DQL5Q_perm/I4
Path Group  : usclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.990
  Launch Clock Delay      :  2.358
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.160       1.160         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.126       1.286 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       1.791         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.233       2.024 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.334       2.358         _N23             
 CLMA_567_1956/CLK                                                         r       LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[2]/opit_0/CLK

 CLMA_567_1956/Q2                  tco                   0.125       2.483 f       LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[2]/opit_0/Q
                                   net (fanout=3)        0.382       2.865         LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [2]
 CLMS_567_1957/COUT                td                    0.198       3.063 f       LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.063         LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [6]
 CLMS_567_1963/COUT                td                    0.056       3.119 f       LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_7/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.119         LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [14]
 CLMS_567_1969/COUT                td                    0.056       3.175 f       LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_11/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.175         LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [22]
 CLMS_567_1975/Y3                  td                    0.140       3.315 f       LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_15/gateop_perm/Y
                                   net (fanout=3)        0.112       3.427         LinkMain/MAC_10G/xge_mac_alarm_detect/nb1 [1]
 CLMS_555_1975/Y0                  td                    0.125       3.552 f       LinkMain/MAC_10G/xge_mac_alarm_detect/N249_4/gateop_perm/L6
                                   net (fanout=1)        0.166       3.718         LinkMain/MAC_10G/xge_mac_alarm_detect/_N2937
 CLMS_555_1981/A4                                                          f       LinkMain/MAC_10G/xge_mac_alarm_detect/seq_cnt[1]/opit_0_L6Q_LUT6DQL5Q_perm/I4

 Data arrival time                                                   3.718         Logic Levels: 5  
                                                                                   Logic: 0.700ns(51.471%), Route: 0.660ns(48.529%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               6.400       6.400 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        0.972       7.372         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.091       7.463 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       7.913         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.195       8.108 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.282       8.390         _N23             
 CLMS_555_1981/CLK                                                         r       LinkMain/MAC_10G/xge_mac_alarm_detect/seq_cnt[1]/opit_0_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.316       8.706                          
 clock uncertainty                                      -0.050       8.656                          

 Setup time                                             -0.078       8.578                          

 Data required time                                                  8.578                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.578                          
 Data arrival time                                                   3.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.860                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_AQ_perm/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADA0[13]
Path Group  : usclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.369
  Launch Clock Delay      :  2.015
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        0.972       0.972         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.091       1.063 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       1.513         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.195       1.708 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.307       2.015         _N23             
 CLMA_597_1926/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_AQ_perm/CLK

 CLMA_597_1926/Q0                  tco                   0.103       2.118 r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ/Q
                                   net (fanout=4)        0.111       2.229         LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/wr_addr [8]
 DRM_586_1926/ADA0[13]                                                     r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/ADA0[13]

 Data arrival time                                                   2.229         Logic Levels: 0  
                                                                                   Logic: 0.103ns(48.131%), Route: 0.111ns(51.869%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.160       1.160         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.126       1.286 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       1.791         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.233       2.024 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.345       2.369         _N23             
 DRM_586_1926/CLKA[0]                                                      r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                        -0.316       2.053                          
 clock uncertainty                                       0.000       2.053                          

 Hold time                                               0.124       2.177                          

 Data required time                                                  2.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.177                          
 Data arrival time                                                   2.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.052                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u1_tx_scramble/tx_scr[49]/opit_0_inv_srl/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/DA1[13]
Path Group  : usclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.369
  Launch Clock Delay      :  2.004
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        0.972       0.972         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.091       1.063 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       1.513         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.195       1.708 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.296       2.004         _N23             
 CLMA_579_1951/CLK                                                         r       LinkMain/PCS_10G/u1_tx_scramble/tx_scr[49]/opit_0_inv_srl/CLK

 CLMA_579_1951/CR3                 tco                   0.122       2.126 f       LinkMain/PCS_10G/u1_tx_scramble/tx_scr[49]/opit_0_inv_srl/CR0
                                   net (fanout=1)        0.078       2.204         LinkMain/PCS_10G/u2_tx_gearbox/wr_data [49]
 DRM_586_1926/DA1[13]                                                      f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/DA1[13]

 Data arrival time                                                   2.204         Logic Levels: 0  
                                                                                   Logic: 0.122ns(61.000%), Route: 0.078ns(39.000%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.160       1.160         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.126       1.286 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       1.791         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.233       2.024 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.345       2.369         _N23             
 DRM_586_1926/CLKA[0]                                                      r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                        -0.316       2.053                          
 clock uncertainty                                       0.000       2.053                          

 Hold time                                               0.086       2.139                          

 Data required time                                                  2.139                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.139                          
 Data arrival time                                                   2.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.065                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u1_tx_scramble/tx_scr[23]/opit_0_inv_srl/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/DB0[5]
Path Group  : usclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.369
  Launch Clock Delay      :  2.007
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        0.972       0.972         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.091       1.063 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       1.513         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.195       1.708 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.299       2.007         _N23             
 CLMA_579_1933/CLK                                                         r       LinkMain/PCS_10G/u1_tx_scramble/tx_scr[23]/opit_0_inv_srl/CLK

 CLMA_579_1933/CR2                 tco                   0.123       2.130 f       LinkMain/PCS_10G/u1_tx_scramble/tx_scr[23]/opit_0_inv_srl/CR0
                                   net (fanout=1)        0.078       2.208         LinkMain/PCS_10G/u2_tx_gearbox/wr_data [23]
 DRM_586_1926/DB0[5]                                                       f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/DB0[5]

 Data arrival time                                                   2.208         Logic Levels: 0  
                                                                                   Logic: 0.123ns(61.194%), Route: 0.078ns(38.806%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.160       1.160         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.126       1.286 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       1.791         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.233       2.024 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.345       2.369         _N23             
 DRM_586_1926/CLKA[0]                                                      r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                        -0.316       2.053                          
 clock uncertainty                                       0.000       2.053                          

 Hold time                                               0.086       2.139                          

 Data required time                                                  2.139                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.139                          
 Data arrival time                                                   2.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.069                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_CFG_CLK
Endpoint    : uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[10]/opit_0_inv_L6Q_perm/CE
Path Group  : clk_50
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.428
  Launch Clock Delay      :  2.902
  Clock Pessimism Removal :  0.400

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.521       0.610 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.610         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.697 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.358       1.055         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.063       1.118 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.541       1.659         clk_50           
 USCM_359_882/CLKOUT               td                    0.126       1.785 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       2.290         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.233       2.523 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.379       2.902         _N24             
 HSSTHP_664_1836/CFG_CLK_0                                                 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_CFG_CLK

 HSSTHP_664_1836/CFG_READY_0       tco                   0.387       3.289 f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_CFG_READY
                                   net (fanout=1)        0.564       3.853         LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_READY_0
 CLMA_651_2004/Y2                  td                    0.122       3.975 f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/U_APB_BRIDGE/N17_6/gateop_perm/L6
                                   net (fanout=1)        0.308       4.283         LinkMain/hsst_pready
 CLMA_609_2010/Y0                  td                    0.125       4.408 r       LinkMain/Reg_bridge/N27/gateop_perm/L6
                                   net (fanout=3)        0.178       4.586         apb_pready       
 CLMA_603_2016/Y1                  td                    0.125       4.711 f       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata_valid/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6
                                   net (fanout=27)       0.239       4.950         uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N41
 CLMA_573_2016/Y2                  td                    0.055       5.005 r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N210_1/LUT6_inst_perm/L6
                                   net (fanout=16)       0.318       5.323         uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N210
 CLMA_591_2022/CECO                td                    0.088       5.411 r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[0]/opit_0_inv_L6Q_perm/CECO
                                   net (fanout=4)        0.000       5.411         ntR72            
 CLMA_591_2028/CECO                td                    0.088       5.499 r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[9]/opit_0_inv_L6Q_perm/CECO
                                   net (fanout=4)        0.000       5.499         ntR73            
 CLMA_591_2034/CECI                                                        r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[10]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   5.499         Logic Levels: 6  
                                                                                   Logic: 0.990ns(38.121%), Route: 1.607ns(61.879%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                             20.000      20.000 r                        
 T26                                                     0.000      20.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089      20.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.445      20.534 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.534         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073      20.607 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.295      20.902         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.029      20.931 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.456      21.387         clk_50           
 USCM_359_882/CLKOUT               td                    0.091      21.478 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450      21.928         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.195      22.123 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.305      22.428         _N24             
 CLMA_591_2034/CLK                                                         r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[10]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.400      22.828                          
 clock uncertainty                                      -0.050      22.778                          

 Setup time                                             -0.116      22.662                          

 Data required time                                                 22.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.662                          
 Data arrival time                                                   5.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.163                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_CFG_CLK
Endpoint    : uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[12]/opit_0_inv_L6Q_perm/CE
Path Group  : clk_50
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.428
  Launch Clock Delay      :  2.902
  Clock Pessimism Removal :  0.400

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.521       0.610 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.610         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.697 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.358       1.055         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.063       1.118 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.541       1.659         clk_50           
 USCM_359_882/CLKOUT               td                    0.126       1.785 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       2.290         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.233       2.523 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.379       2.902         _N24             
 HSSTHP_664_1836/CFG_CLK_0                                                 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_CFG_CLK

 HSSTHP_664_1836/CFG_READY_0       tco                   0.387       3.289 f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_CFG_READY
                                   net (fanout=1)        0.564       3.853         LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_READY_0
 CLMA_651_2004/Y2                  td                    0.122       3.975 f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/U_APB_BRIDGE/N17_6/gateop_perm/L6
                                   net (fanout=1)        0.308       4.283         LinkMain/hsst_pready
 CLMA_609_2010/Y0                  td                    0.125       4.408 r       LinkMain/Reg_bridge/N27/gateop_perm/L6
                                   net (fanout=3)        0.178       4.586         apb_pready       
 CLMA_603_2016/Y1                  td                    0.125       4.711 f       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata_valid/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6
                                   net (fanout=27)       0.239       4.950         uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N41
 CLMA_573_2016/Y2                  td                    0.055       5.005 r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N210_1/LUT6_inst_perm/L6
                                   net (fanout=16)       0.318       5.323         uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N210
 CLMA_591_2022/CECO                td                    0.088       5.411 r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[0]/opit_0_inv_L6Q_perm/CECO
                                   net (fanout=4)        0.000       5.411         ntR72            
 CLMA_591_2028/CECO                td                    0.088       5.499 r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[9]/opit_0_inv_L6Q_perm/CECO
                                   net (fanout=4)        0.000       5.499         ntR73            
 CLMA_591_2034/CECI                                                        r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[12]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   5.499         Logic Levels: 6  
                                                                                   Logic: 0.990ns(38.121%), Route: 1.607ns(61.879%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                             20.000      20.000 r                        
 T26                                                     0.000      20.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089      20.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.445      20.534 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.534         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073      20.607 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.295      20.902         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.029      20.931 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.456      21.387         clk_50           
 USCM_359_882/CLKOUT               td                    0.091      21.478 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450      21.928         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.195      22.123 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.305      22.428         _N24             
 CLMA_591_2034/CLK                                                         r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[12]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.400      22.828                          
 clock uncertainty                                      -0.050      22.778                          

 Setup time                                             -0.116      22.662                          

 Data required time                                                 22.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.662                          
 Data arrival time                                                   5.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.163                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_CFG_CLK
Endpoint    : uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[13]/opit_0_inv_L6Q_perm/CE
Path Group  : clk_50
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.428
  Launch Clock Delay      :  2.902
  Clock Pessimism Removal :  0.400

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.521       0.610 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.610         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.697 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.358       1.055         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.063       1.118 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.541       1.659         clk_50           
 USCM_359_882/CLKOUT               td                    0.126       1.785 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       2.290         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.233       2.523 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.379       2.902         _N24             
 HSSTHP_664_1836/CFG_CLK_0                                                 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_CFG_CLK

 HSSTHP_664_1836/CFG_READY_0       tco                   0.387       3.289 f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_CFG_READY
                                   net (fanout=1)        0.564       3.853         LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_READY_0
 CLMA_651_2004/Y2                  td                    0.122       3.975 f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/U_APB_BRIDGE/N17_6/gateop_perm/L6
                                   net (fanout=1)        0.308       4.283         LinkMain/hsst_pready
 CLMA_609_2010/Y0                  td                    0.125       4.408 r       LinkMain/Reg_bridge/N27/gateop_perm/L6
                                   net (fanout=3)        0.178       4.586         apb_pready       
 CLMA_603_2016/Y1                  td                    0.125       4.711 f       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata_valid/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6
                                   net (fanout=27)       0.239       4.950         uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N41
 CLMA_573_2016/Y2                  td                    0.055       5.005 r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N210_1/LUT6_inst_perm/L6
                                   net (fanout=16)       0.318       5.323         uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N210
 CLMA_591_2022/CECO                td                    0.088       5.411 r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[0]/opit_0_inv_L6Q_perm/CECO
                                   net (fanout=4)        0.000       5.411         ntR72            
 CLMA_591_2028/CECO                td                    0.088       5.499 r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[9]/opit_0_inv_L6Q_perm/CECO
                                   net (fanout=4)        0.000       5.499         ntR73            
 CLMA_591_2034/CECI                                                        r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[13]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   5.499         Logic Levels: 6  
                                                                                   Logic: 0.990ns(38.121%), Route: 1.607ns(61.879%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                             20.000      20.000 r                        
 T26                                                     0.000      20.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089      20.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.445      20.534 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.534         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073      20.607 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.295      20.902         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.029      20.931 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.456      21.387         clk_50           
 USCM_359_882/CLKOUT               td                    0.091      21.478 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450      21.928         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.195      22.123 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.305      22.428         _N24             
 CLMA_591_2034/CLK                                                         r       uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[13]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.400      22.828                          
 clock uncertainty                                      -0.050      22.778                          

 Setup time                                             -0.116      22.662                          

 Data required time                                                 22.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.662                          
 Data arrival time                                                   5.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.163                          
====================================================================================================

====================================================================================================

Startpoint  : uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/CLK
Endpoint    : uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/ipm_distributed_sdpram_pgr_prefetch_fifo/mem_0_x2x4/ram32x2D/RADDR[3]
Path Group  : clk_50
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.860
  Launch Clock Delay      :  2.414
  Clock Pessimism Removal :  -0.400

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.445       0.534 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.534         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073       0.607 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.295       0.902         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.029       0.931 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.456       1.387         clk_50           
 USCM_359_882/CLKOUT               td                    0.091       1.478 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       1.928         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.195       2.123 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.291       2.414         _N24             
 CLMS_567_2005/CLK                                                         r       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/CLK

 CLMS_567_2005/Q1                  tco                   0.109       2.523 f       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.120       2.643         uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [3]
 CLMS_573_2011/D3                                                          f       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/ipm_distributed_sdpram_pgr_prefetch_fifo/mem_0_x2x4/ram32x2D/RADDR[3]

 Data arrival time                                                   2.643         Logic Levels: 0  
                                                                                   Logic: 0.109ns(47.598%), Route: 0.120ns(52.402%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.521       0.610 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.610         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.697 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.358       1.055         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.063       1.118 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.541       1.659         clk_50           
 USCM_359_882/CLKOUT               td                    0.126       1.785 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       2.290         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.233       2.523 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.337       2.860         _N24             
 CLMS_573_2011/CLK                                                         r       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/ipm_distributed_sdpram_pgr_prefetch_fifo/mem_0_x2x4/ram32x2D/CLK
 clock pessimism                                        -0.400       2.460                          
 clock uncertainty                                       0.000       2.460                          

 Hold time                                               0.161       2.621                          

 Data required time                                                  2.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.621                          
 Data arrival time                                                   2.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.022                          
====================================================================================================

====================================================================================================

Startpoint  : uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/CLK
Endpoint    : uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[1]/opit_0_inv_32X2SL6QL5Q/WADDR[3]
Path Group  : clk_50
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.860
  Launch Clock Delay      :  2.414
  Clock Pessimism Removal :  -0.400

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.445       0.534 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.534         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073       0.607 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.295       0.902         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.029       0.931 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.456       1.387         clk_50           
 USCM_359_882/CLKOUT               td                    0.091       1.478 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       1.928         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.195       2.123 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.291       2.414         _N24             
 CLMS_567_2005/CLK                                                         r       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/CLK

 CLMS_567_2005/Q1                  tco                   0.109       2.523 f       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.120       2.643         uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [3]
 CLMS_573_2011/D3                                                          f       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[1]/opit_0_inv_32X2SL6QL5Q/WADDR[3]

 Data arrival time                                                   2.643         Logic Levels: 0  
                                                                                   Logic: 0.109ns(47.598%), Route: 0.120ns(52.402%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.521       0.610 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.610         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.697 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.358       1.055         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.063       1.118 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.541       1.659         clk_50           
 USCM_359_882/CLKOUT               td                    0.126       1.785 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       2.290         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.233       2.523 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.337       2.860         _N24             
 CLMS_573_2011/CLK                                                         r       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[1]/opit_0_inv_32X2SL6QL5Q/CLK
 clock pessimism                                        -0.400       2.460                          
 clock uncertainty                                       0.000       2.460                          

 Hold time                                               0.161       2.621                          

 Data required time                                                  2.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.621                          
 Data arrival time                                                   2.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.022                          
====================================================================================================

====================================================================================================

Startpoint  : uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/CLK
Endpoint    : uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[3]/opit_0_inv_32X2SL6QL5Q/WADDR[3]
Path Group  : clk_50
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.860
  Launch Clock Delay      :  2.414
  Clock Pessimism Removal :  -0.400

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.445       0.534 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.534         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073       0.607 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.295       0.902         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.029       0.931 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.456       1.387         clk_50           
 USCM_359_882/CLKOUT               td                    0.091       1.478 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       1.928         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.195       2.123 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.291       2.414         _N24             
 CLMS_567_2005/CLK                                                         r       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/CLK

 CLMS_567_2005/Q1                  tco                   0.109       2.523 f       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.120       2.643         uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [3]
 CLMS_573_2011/D3                                                          f       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[3]/opit_0_inv_32X2SL6QL5Q/WADDR[3]

 Data arrival time                                                   2.643         Logic Levels: 0  
                                                                                   Logic: 0.109ns(47.598%), Route: 0.120ns(52.402%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.521       0.610 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.610         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.697 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.358       1.055         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.063       1.118 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.541       1.659         clk_50           
 USCM_359_882/CLKOUT               td                    0.126       1.785 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       2.290         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.233       2.523 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.337       2.860         _N24             
 CLMS_573_2011/CLK                                                         r       uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[3]/opit_0_inv_32X2SL6QL5Q/CLK
 clock pessimism                                        -0.400       2.460                          
 clock uncertainty                                       0.000       2.460                          

 Hold time                                               0.161       2.621                          

 Data required time                                                  2.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.621                          
 Data arrival time                                                   2.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.022                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[36]/opit_0_inv/RS
Path Group  : o_p_clk2core_tx_0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.756
  Launch Clock Delay      :  0.881
  Clock Pessimism Removal :  0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.297       0.297         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.351       0.881         LinkMain/txclk   
 CLMA_579_1885/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK

 CLMA_579_1885/Q0                  tco                   0.125       1.006 f       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/Q
                                   net (fanout=101)      0.868       1.874         LinkMain/PCS_10G/u2_tx_gearbox/rd_rst
 CLMS_627_1951/RS                                                          f       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[36]/opit_0_inv/RS

 Data arrival time                                                   1.874         Logic Levels: 0  
                                                                                   Logic: 0.125ns(12.588%), Route: 0.868ns(87.412%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.248       6.648         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.195       6.843 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.313       7.156         LinkMain/txclk   
 CLMS_627_1951/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[36]/opit_0_inv/CLK
 clock pessimism                                         0.087       7.243                          
 clock uncertainty                                      -0.050       7.193                          

 Recovery time                                          -0.072       7.121                          

 Data required time                                                  7.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.121                          
 Data arrival time                                                   1.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.247                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[37]/opit_0_inv/RS
Path Group  : o_p_clk2core_tx_0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.756
  Launch Clock Delay      :  0.881
  Clock Pessimism Removal :  0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.297       0.297         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.351       0.881         LinkMain/txclk   
 CLMA_579_1885/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK

 CLMA_579_1885/Q0                  tco                   0.125       1.006 f       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/Q
                                   net (fanout=101)      0.868       1.874         LinkMain/PCS_10G/u2_tx_gearbox/rd_rst
 CLMS_627_1951/RS                                                          f       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[37]/opit_0_inv/RS

 Data arrival time                                                   1.874         Logic Levels: 0  
                                                                                   Logic: 0.125ns(12.588%), Route: 0.868ns(87.412%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.248       6.648         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.195       6.843 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.313       7.156         LinkMain/txclk   
 CLMS_627_1951/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[37]/opit_0_inv/CLK
 clock pessimism                                         0.087       7.243                          
 clock uncertainty                                      -0.050       7.193                          

 Recovery time                                          -0.072       7.121                          

 Data required time                                                  7.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.121                          
 Data arrival time                                                   1.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.247                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[44]/opit_0_inv/RS
Path Group  : o_p_clk2core_tx_0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.756
  Launch Clock Delay      :  0.881
  Clock Pessimism Removal :  0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.297       0.297         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.351       0.881         LinkMain/txclk   
 CLMA_579_1885/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK

 CLMA_579_1885/Q0                  tco                   0.125       1.006 f       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/Q
                                   net (fanout=101)      0.868       1.874         LinkMain/PCS_10G/u2_tx_gearbox/rd_rst
 CLMS_627_1951/RS                                                          f       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[44]/opit_0_inv/RS

 Data arrival time                                                   1.874         Logic Levels: 0  
                                                                                   Logic: 0.125ns(12.588%), Route: 0.868ns(87.412%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.248       6.648         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.195       6.843 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.313       7.156         LinkMain/txclk   
 CLMS_627_1951/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[44]/opit_0_inv/CLK
 clock pessimism                                         0.087       7.243                          
 clock uncertainty                                      -0.050       7.193                          

 Recovery time                                          -0.072       7.121                          

 Data required time                                                  7.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.121                          
 Data arrival time                                                   1.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.247                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ/RS
Path Group  : o_p_clk2core_tx_0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.884
  Launch Clock Delay      :  0.751
  Clock Pessimism Removal :  -0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.248       0.248         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.195       0.443 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.308       0.751         LinkMain/txclk   
 CLMA_579_1885/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK

 CLMA_579_1885/Q0                  tco                   0.109       0.860 f       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/Q
                                   net (fanout=101)      0.146       1.006         LinkMain/PCS_10G/u2_tx_gearbox/rd_rst
 CLMA_591_1890/RS                                                          f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ/RS

 Data arrival time                                                   1.006         Logic Levels: 0  
                                                                                   Logic: 0.109ns(42.745%), Route: 0.146ns(57.255%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.297       0.297         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.354       0.884         LinkMain/txclk   
 CLMA_591_1890/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ/CLK
 clock pessimism                                        -0.087       0.797                          
 clock uncertainty                                       0.000       0.797                          

 Removal time                                           -0.038       0.759                          

 Data required time                                                  0.759                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.759                          
 Data arrival time                                                   1.006                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.247                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_inv/RS
Path Group  : o_p_clk2core_tx_0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.884
  Launch Clock Delay      :  0.751
  Clock Pessimism Removal :  -0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.248       0.248         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.195       0.443 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.308       0.751         LinkMain/txclk   
 CLMA_579_1885/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK

 CLMA_579_1885/Q0                  tco                   0.109       0.860 f       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/Q
                                   net (fanout=101)      0.146       1.006         LinkMain/PCS_10G/u2_tx_gearbox/rd_rst
 CLMS_591_1891/RS                                                          f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_inv/RS

 Data arrival time                                                   1.006         Logic Levels: 0  
                                                                                   Logic: 0.109ns(42.745%), Route: 0.146ns(57.255%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.297       0.297         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.354       0.884         LinkMain/txclk   
 CLMS_591_1891/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_inv/CLK
 clock pessimism                                        -0.087       0.797                          
 clock uncertainty                                       0.000       0.797                          

 Removal time                                           -0.038       0.759                          

 Data required time                                                  0.759                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.759                          
 Data arrival time                                                   1.006                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.247                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_inv/RS
Path Group  : o_p_clk2core_tx_0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.884
  Launch Clock Delay      :  0.751
  Clock Pessimism Removal :  -0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.248       0.248         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.195       0.443 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.308       0.751         LinkMain/txclk   
 CLMA_579_1885/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/CLK

 CLMA_579_1885/Q0                  tco                   0.109       0.860 f       LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv/Q
                                   net (fanout=101)      0.146       1.006         LinkMain/PCS_10G/u2_tx_gearbox/rd_rst
 CLMS_591_1891/RS                                                          f       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_inv/RS

 Data arrival time                                                   1.006         Logic Levels: 0  
                                                                                   Logic: 0.109ns(42.745%), Route: 0.146ns(57.255%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_tx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/TCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_TCLK2FABRIC
                                   net (fanout=1)        0.297       0.297         LinkMain/o_p_clk2core_tx_0
 HCKB_357_2017/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_tx/clkbufc_inst/CLKOUT
                                   net (fanout=153)      0.354       0.884         LinkMain/txclk   
 CLMS_591_1891/CLK                                                         r       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_inv/CLK
 clock pessimism                                        -0.087       0.797                          
 clock uncertainty                                       0.000       0.797                          

 Removal time                                           -0.038       0.759                          

 Data required time                                                  0.759                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.759                          
 Data arrival time                                                   1.006                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.247                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[1]/opit_0_inv/RS
Path Group  : o_p_clk2core_rx_0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.764
  Launch Clock Delay      :  0.868
  Clock Pessimism Removal :  0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.297       0.297         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.338       0.868         LinkMain/rxclk   
 CLMA_579_2004/CLK                                                         r       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK

 CLMA_579_2004/Q0                  tco                   0.125       0.993 f       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=246)      0.790       1.783         LinkMain/rxlane_done
 CLMA_657_1915/RSCO                td                    0.052       1.835 r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_h_d[0]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       1.835         ntR397           
 CLMA_657_1921/RSCO                td                    0.049       1.884 r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[63]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       1.884         ntR398           
 CLMA_657_1927/RSCO                td                    0.049       1.933 r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[58]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       1.933         ntR399           
 CLMA_657_1933/RSCO                td                    0.049       1.982 r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[55]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       1.982         ntR400           
 CLMA_657_1939/RSCO                td                    0.049       2.031 r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[50]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       2.031         ntR401           
 CLMA_657_1945/RSCO                td                    0.049       2.080 r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[47]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       2.080         ntR402           
 CLMA_657_1951/RSCO                td                    0.049       2.129 r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[45]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       2.129         ntR403           
 CLMA_657_1957/RSCO                td                    0.049       2.178 r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[41]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       2.178         ntR404           
 CLMA_657_1963/RSCO                td                    0.049       2.227 r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[39]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       2.227         ntR405           
 CLMA_657_1969/RSCI                                                        r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[1]/opit_0_inv/RS

 Data arrival time                                                   2.227         Logic Levels: 9  
                                                                                   Logic: 0.569ns(41.869%), Route: 0.790ns(58.131%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.248       6.648         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.195       6.843 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.321       7.164         LinkMain/rxclk   
 CLMA_657_1969/CLK                                                         r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[1]/opit_0_inv/CLK
 clock pessimism                                         0.087       7.251                          
 clock uncertainty                                      -0.050       7.201                          

 Recovery time                                          -0.116       7.085                          

 Data required time                                                  7.085                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.085                          
 Data arrival time                                                   2.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.858                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[32]/opit_0_inv/RS
Path Group  : o_p_clk2core_rx_0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.764
  Launch Clock Delay      :  0.868
  Clock Pessimism Removal :  0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.297       0.297         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.338       0.868         LinkMain/rxclk   
 CLMA_579_2004/CLK                                                         r       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK

 CLMA_579_2004/Q0                  tco                   0.125       0.993 f       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=246)      0.790       1.783         LinkMain/rxlane_done
 CLMA_657_1915/RSCO                td                    0.052       1.835 r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_h_d[0]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       1.835         ntR397           
 CLMA_657_1921/RSCO                td                    0.049       1.884 r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[63]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       1.884         ntR398           
 CLMA_657_1927/RSCO                td                    0.049       1.933 r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[58]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       1.933         ntR399           
 CLMA_657_1933/RSCO                td                    0.049       1.982 r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[55]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       1.982         ntR400           
 CLMA_657_1939/RSCO                td                    0.049       2.031 r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[50]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       2.031         ntR401           
 CLMA_657_1945/RSCO                td                    0.049       2.080 r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[47]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       2.080         ntR402           
 CLMA_657_1951/RSCO                td                    0.049       2.129 r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[45]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       2.129         ntR403           
 CLMA_657_1957/RSCO                td                    0.049       2.178 r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[41]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       2.178         ntR404           
 CLMA_657_1963/RSCO                td                    0.049       2.227 r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[39]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       2.227         ntR405           
 CLMA_657_1969/RSCI                                                        r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[32]/opit_0_inv/RS

 Data arrival time                                                   2.227         Logic Levels: 9  
                                                                                   Logic: 0.569ns(41.869%), Route: 0.790ns(58.131%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.248       6.648         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.195       6.843 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.321       7.164         LinkMain/rxclk   
 CLMA_657_1969/CLK                                                         r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[32]/opit_0_inv/CLK
 clock pessimism                                         0.087       7.251                          
 clock uncertainty                                      -0.050       7.201                          

 Recovery time                                          -0.116       7.085                          

 Data required time                                                  7.085                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.085                          
 Data arrival time                                                   2.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.858                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[33]/opit_0_inv/RS
Path Group  : o_p_clk2core_rx_0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.764
  Launch Clock Delay      :  0.868
  Clock Pessimism Removal :  0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.297       0.297         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.338       0.868         LinkMain/rxclk   
 CLMA_579_2004/CLK                                                         r       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK

 CLMA_579_2004/Q0                  tco                   0.125       0.993 f       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=246)      0.790       1.783         LinkMain/rxlane_done
 CLMA_657_1915/RSCO                td                    0.052       1.835 r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_h_d[0]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       1.835         ntR397           
 CLMA_657_1921/RSCO                td                    0.049       1.884 r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[63]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       1.884         ntR398           
 CLMA_657_1927/RSCO                td                    0.049       1.933 r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[58]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       1.933         ntR399           
 CLMA_657_1933/RSCO                td                    0.049       1.982 r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[55]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       1.982         ntR400           
 CLMA_657_1939/RSCO                td                    0.049       2.031 r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[50]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       2.031         ntR401           
 CLMA_657_1945/RSCO                td                    0.049       2.080 r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[47]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       2.080         ntR402           
 CLMA_657_1951/RSCO                td                    0.049       2.129 r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[45]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       2.129         ntR403           
 CLMA_657_1957/RSCO                td                    0.049       2.178 r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[41]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       2.178         ntR404           
 CLMA_657_1963/RSCO                td                    0.049       2.227 r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[39]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       2.227         ntR405           
 CLMA_657_1969/RSCI                                                        r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[33]/opit_0_inv/RS

 Data arrival time                                                   2.227         Logic Levels: 9  
                                                                                   Logic: 0.569ns(41.869%), Route: 0.790ns(58.131%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         6.400       6.400 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.248       6.648         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.195       6.843 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.321       7.164         LinkMain/rxclk   
 CLMA_657_1969/CLK                                                         r       LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[33]/opit_0_inv/CLK
 clock pessimism                                         0.087       7.251                          
 clock uncertainty                                      -0.050       7.201                          

 Recovery time                                          -0.116       7.085                          

 Data required time                                                  7.085                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.085                          
 Data arrival time                                                   2.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.858                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u5_rx_decode/rxd_i[48]/opit_0_inv/RS
Path Group  : o_p_clk2core_rx_0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.878
  Launch Clock Delay      :  0.738
  Clock Pessimism Removal :  -0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.248       0.248         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.195       0.443 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.295       0.738         LinkMain/rxclk   
 CLMA_579_2004/CLK                                                         r       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK

 CLMA_579_2004/Q0                  tco                   0.109       0.847 f       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=246)      0.216       1.063         LinkMain/rxlane_done
 CLMA_609_1998/RS                                                          f       LinkMain/PCS_10G/u5_rx_decode/rxd_i[48]/opit_0_inv/RS

 Data arrival time                                                   1.063         Logic Levels: 0  
                                                                                   Logic: 0.109ns(33.538%), Route: 0.216ns(66.462%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.297       0.297         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.348       0.878         LinkMain/rxclk   
 CLMA_609_1998/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[48]/opit_0_inv/CLK
 clock pessimism                                        -0.087       0.791                          
 clock uncertainty                                       0.000       0.791                          

 Removal time                                           -0.038       0.753                          

 Data required time                                                  0.753                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.753                          
 Data arrival time                                                   1.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.310                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u5_rx_decode/rxd_i[49]/opit_0_inv/RS
Path Group  : o_p_clk2core_rx_0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.878
  Launch Clock Delay      :  0.738
  Clock Pessimism Removal :  -0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.248       0.248         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.195       0.443 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.295       0.738         LinkMain/rxclk   
 CLMA_579_2004/CLK                                                         r       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK

 CLMA_579_2004/Q0                  tco                   0.109       0.847 f       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=246)      0.216       1.063         LinkMain/rxlane_done
 CLMA_609_1998/RS                                                          f       LinkMain/PCS_10G/u5_rx_decode/rxd_i[49]/opit_0_inv/RS

 Data arrival time                                                   1.063         Logic Levels: 0  
                                                                                   Logic: 0.109ns(33.538%), Route: 0.216ns(66.462%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.297       0.297         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.348       0.878         LinkMain/rxclk   
 CLMA_609_1998/CLK                                                         r       LinkMain/PCS_10G/u5_rx_decode/rxd_i[49]/opit_0_inv/CLK
 clock pessimism                                        -0.087       0.791                          
 clock uncertainty                                       0.000       0.791                          

 Removal time                                           -0.038       0.753                          

 Data required time                                                  0.753                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.753                          
 Data arrival time                                                   1.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.310                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]
Path Group  : o_p_clk2core_rx_0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.870
  Launch Clock Delay      :  0.738
  Clock Pessimism Removal :  -0.087

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.248       0.248         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.195       0.443 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.295       0.738         LinkMain/rxclk   
 CLMA_579_2004/CLK                                                         r       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/CLK

 CLMA_579_2004/Q0                  tco                   0.103       0.841 r       LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=246)      0.211       1.052         LinkMain/rxlane_done
 DRM_586_1956/RSTA[0]                                                      r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTA[0]

 Data arrival time                                                   1.052         Logic Levels: 0  
                                                                                   Logic: 0.103ns(32.803%), Route: 0.211ns(67.197%)
----------------------------------------------------------------------------------------------------

 Clock o_p_clk2core_rx_0 (rising edge)
                                                         0.000       0.000 r                        
 HSSTHP_664_1836/RCLK2FABRIC[0]                          0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane/P_RCLK2FABRIC
                                   net (fanout=1)        0.297       0.297         LinkMain/o_p_clk2core_rx_0
 HCKB_357_2016/CLKOUT              td                    0.233       0.530 r       LinkMain/CLKBUFX_rx/clkbufc_inst/CLKOUT
                                   net (fanout=631)      0.340       0.870         LinkMain/rxclk   
 DRM_586_1956/CLKA[0]                                                      r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                        -0.087       0.783                          
 clock uncertainty                                       0.000       0.783                          

 Removal time                                           -0.062       0.721                          

 Data required time                                                  0.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.721                          
 Data arrival time                                                   1.052                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/rx_data[54]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RS
Path Group  : usclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.999
  Launch Clock Delay      :  2.363
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.160       1.160         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.126       1.286 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       1.791         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.233       2.024 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.339       2.363         _N23             
 CLMA_561_1914/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK

 CLMA_561_1914/Q0                  tco                   0.119       2.482 r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/Q
                                   net (fanout=62)       0.528       3.010         LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n
 CLMA_579_1980/RS                                                          r       LinkMain/PCS_10G/u6_rx_ctc/rx_data[54]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RS

 Data arrival time                                                   3.010         Logic Levels: 0  
                                                                                   Logic: 0.119ns(18.393%), Route: 0.528ns(81.607%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               6.400       6.400 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        0.972       7.372         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.091       7.463 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       7.913         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.195       8.108 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.291       8.399         _N23             
 CLMA_579_1980/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rx_data[54]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.316       8.715                          
 clock uncertainty                                      -0.050       8.665                          

 Recovery time                                          -0.116       8.549                          

 Data required time                                                  8.549                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.549                          
 Data arrival time                                                   3.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.539                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTB[0]
Path Group  : usclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.004
  Launch Clock Delay      :  2.363
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.160       1.160         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.126       1.286 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       1.791         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.233       2.024 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.339       2.363         _N23             
 CLMA_561_1914/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK

 CLMA_561_1914/Q0                  tco                   0.125       2.488 f       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/Q
                                   net (fanout=62)       0.430       2.918         LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n
 DRM_586_1956/RSTB[0]                                                      f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/RSTB[0]

 Data arrival time                                                   2.918         Logic Levels: 0  
                                                                                   Logic: 0.125ns(22.523%), Route: 0.430ns(77.477%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               6.400       6.400 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        0.972       7.372         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.091       7.463 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       7.913         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.195       8.108 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.296       8.404         _N23             
 DRM_586_1956/CLKB[0]                                                      r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 clock pessimism                                         0.316       8.720                          
 clock uncertainty                                      -0.050       8.670                          

 Recovery time                                          -0.197       8.473                          

 Data required time                                                  8.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.473                          
 Data arrival time                                                   2.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.555                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/rx_data[56]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RS
Path Group  : usclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.001
  Launch Clock Delay      :  2.363
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.160       1.160         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.126       1.286 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       1.791         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.233       2.024 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.339       2.363         _N23             
 CLMA_561_1914/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK

 CLMA_561_1914/Q0                  tco                   0.119       2.482 r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/Q
                                   net (fanout=62)       0.492       2.974         LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n
 CLMA_579_1993/RS                                                          r       LinkMain/PCS_10G/u6_rx_ctc/rx_data[56]/opit_0_inv_L6Q_LUT6DQL5Q_perm/RS

 Data arrival time                                                   2.974         Logic Levels: 0  
                                                                                   Logic: 0.119ns(19.476%), Route: 0.492ns(80.524%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               6.400       6.400 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       6.400 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        0.972       7.372         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.091       7.463 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       7.913         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.195       8.108 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.293       8.401         _N23             
 CLMA_579_1993/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rx_data[56]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.316       8.717                          
 clock uncertainty                                      -0.050       8.667                          

 Recovery time                                          -0.116       8.551                          

 Data required time                                                  8.551                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.551                          
 Data arrival time                                                   2.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.577                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv/RS
Path Group  : usclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.363
  Launch Clock Delay      :  2.004
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        0.972       0.972         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.091       1.063 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       1.513         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.195       1.708 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.296       2.004         _N23             
 CLMA_561_1914/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK

 CLMA_561_1914/Q0                  tco                   0.109       2.113 f       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/Q
                                   net (fanout=62)       0.079       2.192         LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n
 CLMA_561_1915/RS                                                          f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv/RS

 Data arrival time                                                   2.192         Logic Levels: 0  
                                                                                   Logic: 0.109ns(57.979%), Route: 0.079ns(42.021%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.160       1.160         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.126       1.286 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       1.791         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.233       2.024 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.339       2.363         _N23             
 CLMA_561_1915/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv/CLK
 clock pessimism                                        -0.349       2.014                          
 clock uncertainty                                       0.000       2.014                          

 Removal time                                           -0.038       1.976                          

 Data required time                                                  1.976                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.976                          
 Data arrival time                                                   2.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.216                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_inv/RS
Path Group  : usclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.362
  Launch Clock Delay      :  2.004
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        0.972       0.972         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.091       1.063 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       1.513         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.195       1.708 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.296       2.004         _N23             
 CLMA_561_1914/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK

 CLMA_561_1914/Q0                  tco                   0.109       2.113 f       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/Q
                                   net (fanout=62)       0.117       2.230         LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n
 CLMA_561_1920/RS                                                          f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_inv/RS

 Data arrival time                                                   2.230         Logic Levels: 0  
                                                                                   Logic: 0.109ns(48.230%), Route: 0.117ns(51.770%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.160       1.160         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.126       1.286 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       1.791         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.233       2.024 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.338       2.362         _N23             
 CLMA_561_1920/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_inv/CLK
 clock pessimism                                        -0.349       2.013                          
 clock uncertainty                                       0.000       2.013                          

 Removal time                                           -0.038       1.975                          

 Data required time                                                  1.975                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.975                          
 Data arrival time                                                   2.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK
Endpoint    : LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0_inv/RS
Path Group  : usclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.362
  Launch Clock Delay      :  2.004
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        0.972       0.972         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.091       1.063 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       1.513         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.195       1.708 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.296       2.004         _N23             
 CLMA_561_1914/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/CLK

 CLMA_561_1914/Q0                  tco                   0.109       2.113 f       LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv/Q
                                   net (fanout=62)       0.117       2.230         LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n
 CLMA_561_1920/RS                                                          f       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0_inv/RS

 Data arrival time                                                   2.230         Logic Levels: 0  
                                                                                   Logic: 0.109ns(48.230%), Route: 0.117ns(51.770%)
----------------------------------------------------------------------------------------------------

 Clock usclk (rising edge)                               0.000       0.000 r                        
 HSSTHP_BUFDS_663_1856/PMA_REFCLK_TO_FABRIC
                                                         0.000       0.000 r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds/PMA_REFCLK_TO_FABRIC
                                   net (fanout=1)        1.160       1.160         LinkMain/o_p_refck2core_0
 USCM_359_930/CLKOUT               td                    0.126       1.286 r       LinkMain/CLKBUFG_u/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       1.791         LinkMain/o_usclk 
 HCKB_357_2021/CLKOUT              td                    0.233       2.024 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=359)      0.338       2.362         _N23             
 CLMA_561_1920/CLK                                                         r       LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0_inv/CLK
 clock pessimism                                        -0.349       2.013                          
 clock uncertainty                                       0.000       2.013                          

 Removal time                                           -0.038       1.975                          

 Data required time                                                  1.975                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.975                          
 Data arrival time                                                   2.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/CLK
Endpoint    : LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[12]/opit_0/RS
Path Group  : clk_50
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.434
  Launch Clock Delay      :  2.867
  Clock Pessimism Removal :  0.400

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.521       0.610 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.610         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.697 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.358       1.055         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.063       1.118 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.541       1.659         clk_50           
 USCM_359_882/CLKOUT               td                    0.126       1.785 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       2.290         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.233       2.523 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.344       2.867         _N24             
 CLMA_597_2005/CLK                                                         r       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/CLK

 CLMA_597_2005/Q1                  tco                   0.119       2.986 r       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/Q
                                   net (fanout=65)       0.417       3.403         LinkMain/MAC_10G/apb_clk_rst
 CLMA_567_2028/RSCO                td                    0.056       3.459 r       LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[1]/opit_0/RSCO
                                   net (fanout=4)        0.000       3.459         ntR78            
 CLMA_567_2034/RSCO                td                    0.049       3.508 r       LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[3]/opit_0/RSCO
                                   net (fanout=3)        0.000       3.508         ntR79            
 CLMA_567_2040/RSCO                td                    0.049       3.557 r       LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[7]/opit_0/RSCO
                                   net (fanout=4)        0.000       3.557         ntR80            
 CLMA_567_2046/RSCO                td                    0.049       3.606 r       LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[3]/opit_0/RSCO
                                   net (fanout=4)        0.000       3.606         ntR81            
 CLMA_567_2052/RSCO                td                    0.049       3.655 r       LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[14]/opit_0/RSCO
                                   net (fanout=4)        0.000       3.655         ntR82            
 CLMA_567_2058/RSCO                td                    0.049       3.704 r       LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[11]/opit_0/RSCO
                                   net (fanout=2)        0.000       3.704         ntR83            
 CLMA_567_2064/RSCO                td                    0.049       3.753 r       LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[13]/opit_0/RSCO
                                   net (fanout=2)        0.000       3.753         ntR84            
 CLMA_567_2070/RSCO                td                    0.049       3.802 r       LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[9]/opit_0/RSCO
                                   net (fanout=3)        0.000       3.802         ntR85            
 CLMA_567_2076/RSCO                td                    0.049       3.851 r       LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[14]/opit_0/RSCO
                                   net (fanout=4)        0.000       3.851         ntR86            
 CLMA_567_2082/RSCO                td                    0.049       3.900 r       LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[10]/opit_0/RSCO
                                   net (fanout=2)        0.000       3.900         ntR87            
 CLMA_567_2088/RSCO                td                    0.049       3.949 r       LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[11]/opit_0/RSCO
                                   net (fanout=3)        0.000       3.949         ntR88            
 CLMA_567_2094/RSCO                td                    0.049       3.998 r       LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[11]/opit_0/RSCO
                                   net (fanout=3)        0.000       3.998         ntR89            
 CLMA_567_2100/RSCO                td                    0.049       4.047 r       LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[5]/opit_0/RSCO
                                   net (fanout=3)        0.000       4.047         ntR90            
 CLMA_567_2106/RSCO                td                    0.049       4.096 r       LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[13]/opit_0/RSCO
                                   net (fanout=4)        0.000       4.096         ntR91            
 CLMA_567_2112/RSCO                td                    0.049       4.145 r       LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[13]/opit_0/RSCO
                                   net (fanout=1)        0.000       4.145         ntR92            
 CLMA_567_2118/RSCI                                                        r       LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[12]/opit_0/RS

 Data arrival time                                                   4.145         Logic Levels: 15 
                                                                                   Logic: 0.861ns(67.371%), Route: 0.417ns(32.629%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                             20.000      20.000 r                        
 T26                                                     0.000      20.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089      20.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.445      20.534 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.534         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073      20.607 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.295      20.902         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.029      20.931 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.456      21.387         clk_50           
 USCM_359_882/CLKOUT               td                    0.091      21.478 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450      21.928         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.195      22.123 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.311      22.434         _N24             
 CLMA_567_2118/CLK                                                         r       LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[12]/opit_0/CLK
 clock pessimism                                         0.400      22.834                          
 clock uncertainty                                      -0.050      22.784                          

 Recovery time                                          -0.116      22.668                          

 Data required time                                                 22.668                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.668                          
 Data arrival time                                                   4.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.523                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/CLK
Endpoint    : LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[12]/opit_0/RS
Path Group  : clk_50
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.431
  Launch Clock Delay      :  2.867
  Clock Pessimism Removal :  0.400

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.521       0.610 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.610         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.697 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.358       1.055         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.063       1.118 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.541       1.659         clk_50           
 USCM_359_882/CLKOUT               td                    0.126       1.785 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       2.290         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.233       2.523 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.344       2.867         _N24             
 CLMA_597_2005/CLK                                                         r       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/CLK

 CLMA_597_2005/Q1                  tco                   0.125       2.992 f       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/Q
                                   net (fanout=65)       0.376       3.368         LinkMain/MAC_10G/apb_clk_rst
 CLMA_561_2023/RSCO                td                    0.057       3.425 f       LinkMain/MAC_10G/xge_cfg_reg/cfg_tx_reset/opit_0/RSCO
                                   net (fanout=4)        0.000       3.425         ntR93            
 CLMA_561_2029/RSCO                td                    0.051       3.476 f       LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[7]/opit_0/RSCO
                                   net (fanout=2)        0.000       3.476         ntR94            
 CLMA_561_2035/RSCO                td                    0.051       3.527 f       LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[6]/opit_0/RSCO
                                   net (fanout=1)        0.000       3.527         ntR95            
 CLMA_561_2041/RSCO                td                    0.051       3.578 f       LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[7]/opit_0/RSCO
                                   net (fanout=4)        0.000       3.578         ntR96            
 CLMA_561_2047/RSCO                td                    0.051       3.629 f       LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[3]/opit_0/RSCO
                                   net (fanout=4)        0.000       3.629         ntR97            
 CLMA_561_2053/RSCO                td                    0.051       3.680 f       LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[15]/opit_0/RSCO
                                   net (fanout=3)        0.000       3.680         ntR98            
 CLMA_561_2059/RSCO                td                    0.051       3.731 f       LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[13]/opit_0/RSCO
                                   net (fanout=2)        0.000       3.731         ntR99            
 CLMA_561_2065/RSCO                td                    0.051       3.782 f       LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[13]/opit_0/RSCO
                                   net (fanout=3)        0.000       3.782         ntR100           
 CLMA_561_2071/RSCO                td                    0.051       3.833 f       LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[13]/opit_0/RSCO
                                   net (fanout=4)        0.000       3.833         ntR101           
 CLMA_561_2077/RSCO                td                    0.051       3.884 f       LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[15]/opit_0/RSCO
                                   net (fanout=3)        0.000       3.884         ntR102           
 CLMA_561_2083/RSCO                td                    0.051       3.935 f       LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[15]/opit_0/RSCO
                                   net (fanout=2)        0.000       3.935         ntR103           
 CLMA_561_2089/RSCO                td                    0.051       3.986 f       LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[15]/opit_0/RSCO
                                   net (fanout=3)        0.000       3.986         ntR104           
 CLMA_561_2095/RSCO                td                    0.051       4.037 f       LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[11]/opit_0/RSCO
                                   net (fanout=1)        0.000       4.037         ntR105           
 CLMA_561_2101/RSCO                td                    0.051       4.088 f       LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[6]/opit_0/RSCO
                                   net (fanout=3)        0.000       4.088         ntR106           
 CLMA_561_2107/RSCO                td                    0.051       4.139 f       LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[12]/opit_0/RSCO
                                   net (fanout=1)        0.000       4.139         ntR107           
 CLMA_561_2113/RSCI                                                        f       LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[12]/opit_0/RS

 Data arrival time                                                   4.139         Logic Levels: 15 
                                                                                   Logic: 0.896ns(70.440%), Route: 0.376ns(29.560%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                             20.000      20.000 r                        
 T26                                                     0.000      20.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089      20.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.445      20.534 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.534         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073      20.607 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.295      20.902         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.029      20.931 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.456      21.387         clk_50           
 USCM_359_882/CLKOUT               td                    0.091      21.478 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450      21.928         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.195      22.123 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.308      22.431         _N24             
 CLMA_561_2113/CLK                                                         r       LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[12]/opit_0/CLK
 clock pessimism                                         0.400      22.831                          
 clock uncertainty                                      -0.050      22.781                          

 Recovery time                                          -0.072      22.709                          

 Data required time                                                 22.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.709                          
 Data arrival time                                                   4.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.570                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/CLK
Endpoint    : LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[5]/opit_0/RS
Path Group  : clk_50
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.433
  Launch Clock Delay      :  2.867
  Clock Pessimism Removal :  0.400

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.521       0.610 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.610         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.697 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.358       1.055         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.063       1.118 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.541       1.659         clk_50           
 USCM_359_882/CLKOUT               td                    0.126       1.785 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       2.290         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.233       2.523 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.344       2.867         _N24             
 CLMA_597_2005/CLK                                                         r       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/CLK

 CLMA_597_2005/Q1                  tco                   0.119       2.986 r       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/Q
                                   net (fanout=65)       0.417       3.403         LinkMain/MAC_10G/apb_clk_rst
 CLMA_567_2028/RSCO                td                    0.056       3.459 r       LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[1]/opit_0/RSCO
                                   net (fanout=4)        0.000       3.459         ntR78            
 CLMA_567_2034/RSCO                td                    0.049       3.508 r       LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[3]/opit_0/RSCO
                                   net (fanout=3)        0.000       3.508         ntR79            
 CLMA_567_2040/RSCO                td                    0.049       3.557 r       LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[7]/opit_0/RSCO
                                   net (fanout=4)        0.000       3.557         ntR80            
 CLMA_567_2046/RSCO                td                    0.049       3.606 r       LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[3]/opit_0/RSCO
                                   net (fanout=4)        0.000       3.606         ntR81            
 CLMA_567_2052/RSCO                td                    0.049       3.655 r       LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[14]/opit_0/RSCO
                                   net (fanout=4)        0.000       3.655         ntR82            
 CLMA_567_2058/RSCO                td                    0.049       3.704 r       LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[11]/opit_0/RSCO
                                   net (fanout=2)        0.000       3.704         ntR83            
 CLMA_567_2064/RSCO                td                    0.049       3.753 r       LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[13]/opit_0/RSCO
                                   net (fanout=2)        0.000       3.753         ntR84            
 CLMA_567_2070/RSCO                td                    0.049       3.802 r       LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[9]/opit_0/RSCO
                                   net (fanout=3)        0.000       3.802         ntR85            
 CLMA_567_2076/RSCO                td                    0.049       3.851 r       LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[14]/opit_0/RSCO
                                   net (fanout=4)        0.000       3.851         ntR86            
 CLMA_567_2082/RSCO                td                    0.049       3.900 r       LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[10]/opit_0/RSCO
                                   net (fanout=2)        0.000       3.900         ntR87            
 CLMA_567_2088/RSCO                td                    0.049       3.949 r       LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[11]/opit_0/RSCO
                                   net (fanout=3)        0.000       3.949         ntR88            
 CLMA_567_2094/RSCO                td                    0.049       3.998 r       LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[11]/opit_0/RSCO
                                   net (fanout=3)        0.000       3.998         ntR89            
 CLMA_567_2100/RSCO                td                    0.049       4.047 r       LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[5]/opit_0/RSCO
                                   net (fanout=3)        0.000       4.047         ntR90            
 CLMA_567_2106/RSCO                td                    0.049       4.096 r       LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[13]/opit_0/RSCO
                                   net (fanout=4)        0.000       4.096         ntR91            
 CLMA_567_2112/RSCI                                                        r       LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[5]/opit_0/RS

 Data arrival time                                                   4.096         Logic Levels: 14 
                                                                                   Logic: 0.812ns(66.070%), Route: 0.417ns(33.930%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                             20.000      20.000 r                        
 T26                                                     0.000      20.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089      20.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.445      20.534 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.534         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073      20.607 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.295      20.902         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.029      20.931 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.456      21.387         clk_50           
 USCM_359_882/CLKOUT               td                    0.091      21.478 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450      21.928         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.195      22.123 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.310      22.433         _N24             
 CLMA_567_2112/CLK                                                         r       LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[5]/opit_0/CLK
 clock pessimism                                         0.400      22.833                          
 clock uncertainty                                      -0.050      22.783                          

 Recovery time                                          -0.116      22.667                          

 Data required time                                                 22.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.667                          
 Data arrival time                                                   4.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.571                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm/CLK
Endpoint    : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[2]/opit_0_inv/RS
Path Group  : clk_50
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.889
  Launch Clock Delay      :  2.445
  Clock Pessimism Removal :  -0.400

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.445       0.534 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.534         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073       0.607 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.295       0.902         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.029       0.931 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.456       1.387         clk_50           
 USCM_359_882/CLKOUT               td                    0.091       1.478 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       1.928         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.195       2.123 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.322       2.445         _N24             
 CLMA_651_2010/CLK                                                         r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm/CLK

 CLMA_651_2010/Q0                  tco                   0.109       2.554 f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm/L6Q
                                   net (fanout=27)       0.118       2.672         LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn
 CLMA_657_2005/RS                                                          f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[2]/opit_0_inv/RS

 Data arrival time                                                   2.672         Logic Levels: 0  
                                                                                   Logic: 0.109ns(48.018%), Route: 0.118ns(51.982%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.521       0.610 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.610         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.697 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.358       1.055         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.063       1.118 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.541       1.659         clk_50           
 USCM_359_882/CLKOUT               td                    0.126       1.785 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       2.290         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.233       2.523 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.366       2.889         _N24             
 CLMA_657_2005/CLK                                                         r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[2]/opit_0_inv/CLK
 clock pessimism                                        -0.400       2.489                          
 clock uncertainty                                       0.000       2.489                          

 Removal time                                           -0.038       2.451                          

 Data required time                                                  2.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.451                          
 Data arrival time                                                   2.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.221                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm/CLK
Endpoint    : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[3]/opit_0_inv/RS
Path Group  : clk_50
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.889
  Launch Clock Delay      :  2.445
  Clock Pessimism Removal :  -0.400

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.445       0.534 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.534         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073       0.607 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.295       0.902         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.029       0.931 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.456       1.387         clk_50           
 USCM_359_882/CLKOUT               td                    0.091       1.478 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       1.928         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.195       2.123 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.322       2.445         _N24             
 CLMA_651_2010/CLK                                                         r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm/CLK

 CLMA_651_2010/Q0                  tco                   0.109       2.554 f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm/L6Q
                                   net (fanout=27)       0.118       2.672         LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn
 CLMA_657_2005/RS                                                          f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[3]/opit_0_inv/RS

 Data arrival time                                                   2.672         Logic Levels: 0  
                                                                                   Logic: 0.109ns(48.018%), Route: 0.118ns(51.982%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.521       0.610 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.610         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.697 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.358       1.055         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.063       1.118 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.541       1.659         clk_50           
 USCM_359_882/CLKOUT               td                    0.126       1.785 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       2.290         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.233       2.523 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.366       2.889         _N24             
 CLMA_657_2005/CLK                                                         r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[3]/opit_0_inv/CLK
 clock pessimism                                        -0.400       2.489                          
 clock uncertainty                                       0.000       2.489                          

 Removal time                                           -0.038       2.451                          

 Data required time                                                  2.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.451                          
 Data arrival time                                                   2.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.221                          
====================================================================================================

====================================================================================================

Startpoint  : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm/CLK
Endpoint    : LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[4]/opit_0_inv/RS
Path Group  : clk_50
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.889
  Launch Clock Delay      :  2.445
  Clock Pessimism Removal :  -0.400

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.445       0.534 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.534         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.073       0.607 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.295       0.902         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.029       0.931 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.456       1.387         clk_50           
 USCM_359_882/CLKOUT               td                    0.091       1.478 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.450       1.928         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.195       2.123 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.322       2.445         _N24             
 CLMA_651_2010/CLK                                                         r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm/CLK

 CLMA_651_2010/Q0                  tco                   0.109       2.554 f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm/L6Q
                                   net (fanout=27)       0.118       2.672         LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn
 CLMA_657_2005/RS                                                          f       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[4]/opit_0_inv/RS

 Data arrival time                                                   2.672         Logic Levels: 0  
                                                                                   Logic: 0.109ns(48.018%), Route: 0.118ns(51.982%)
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.521       0.610 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.610         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.697 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.358       1.055         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.063       1.118 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.541       1.659         clk_50           
 USCM_359_882/CLKOUT               td                    0.126       1.785 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       2.290         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.233       2.523 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.366       2.889         _N24             
 CLMA_657_2005/CLK                                                         r       LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[4]/opit_0_inv/CLK
 clock pessimism                                        -0.400       2.489                          
 clock uncertainty                                       0.000       2.489                          

 Removal time                                           -0.038       2.451                          

 Data required time                                                  2.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.451                          
 Data arrival time                                                   2.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.221                          
====================================================================================================

====================================================================================================

Startpoint  : uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : txd (port)
Path Group  : (none)
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50 (rising edge)                              0.000       0.000 r                        
 T26                                                     0.000       0.000 r       i_clk_50 (port)  
                                   net (fanout=1)        0.089       0.089         i_clk_50         
 IOBD_0_774/DIN                    td                    0.521       0.610 r       i_clk_50_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.610         i_clk_50_ibuf/ntD
 IOLHR_16_774/DI_TO_CLK            td                    0.087       0.697 r       i_clk_50_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.358       1.055         nt_i_clk_50      
 GPLL_7_769/CLKOUT0                td                    0.063       1.118 r       Pll_50mhz/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.541       1.659         clk_50           
 USCM_359_882/CLKOUT               td                    0.126       1.785 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.505       2.290         ntclkbufg_0      
 HCKB_357_2020/CLKOUT              td                    0.233       2.523 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=982)      0.337       2.860         _N24             
 CLMA_573_2010/CLK                                                         r       uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_573_2010/Q2                  tco                   0.119       2.979 r       uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1)        2.561       5.540         nt_txd           
 IOLHR_16_948/DO_P                 td                    0.353       5.893 r       txd_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       5.893         txd_obuf/ntO     
 IOBS_0_948/PAD                    td                    2.370       8.263 r       txd_obuf/opit_0/O
                                   net (fanout=1)        0.057       8.320         txd              
 P22                                                                       r       txd (port)       

 Data arrival time                                                   8.320         Logic Levels: 2  
                                                                                   Logic: 2.842ns(52.051%), Route: 2.618ns(47.949%)
====================================================================================================

====================================================================================================

Startpoint  : fpga_rst_n (port)
Endpoint    : LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d0/opit_0_srl/RS
Path Group  : (none)
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R28                                                     0.000       0.000 f       fpga_rst_n (port)
                                   net (fanout=1)        0.104       0.104         fpga_rst_n       
 IOBD_0_786/DIN                    td                    0.515       0.619 f       fpga_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.619         fpga_rst_n_ibuf/ntD
 IOLHR_16_786/DI_TO_CLK            td                    0.087       0.706 f       fpga_rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=13)       2.796       3.502         nt_fpga_rst_n    
 CLMA_561_2010/Y1                  td                    0.040       3.542 r       LinkMain/MAC_10G/reset_pro_top/N2_3/gateop_perm/L6
                                   net (fanout=2)        0.223       3.765         LinkMain/MAC_10G/reset_pro_top/N2
 CLMA_555_2004/RS                                                          r       LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d0/opit_0_srl/RS

 Data arrival time                                                   3.765         Logic Levels: 3  
                                                                                   Logic: 0.642ns(17.052%), Route: 3.123ns(82.948%)
====================================================================================================

====================================================================================================

Startpoint  : fpga_rst_n (port)
Endpoint    : LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d2/opit_0/RS
Path Group  : (none)
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R28                                                     0.000       0.000 f       fpga_rst_n (port)
                                   net (fanout=1)        0.104       0.104         fpga_rst_n       
 IOBD_0_786/DIN                    td                    0.515       0.619 f       fpga_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.619         fpga_rst_n_ibuf/ntD
 IOLHR_16_786/DI_TO_CLK            td                    0.087       0.706 f       fpga_rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=13)       2.796       3.502         nt_fpga_rst_n    
 CLMA_561_2010/Y1                  td                    0.040       3.542 r       LinkMain/MAC_10G/reset_pro_top/N2_3/gateop_perm/L6
                                   net (fanout=2)        0.223       3.765         LinkMain/MAC_10G/reset_pro_top/N2
 CLMA_555_2004/RS                                                          r       LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d2/opit_0/RS

 Data arrival time                                                   3.765         Logic Levels: 3  
                                                                                   Logic: 0.642ns(17.052%), Route: 3.123ns(82.948%)
====================================================================================================

====================================================================================================

Startpoint  : rxd (port)
Endpoint    : uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_d[0]/opit_0_inv_srl/D
Path Group  : (none)
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P21                                                     0.000       0.000 f       rxd (port)       
                                   net (fanout=1)        0.056       0.056         rxd              
 IOBD_0_954/DIN                    td                    0.440       0.496 f       rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.496         rxd_ibuf/ntD     
 IOLHR_16_954/DI_TO_CLK            td                    0.073       0.569 f       rxd_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.941       2.510         nt_rxd           
 CLMA_549_1999/M1                                                          f       uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_d[0]/opit_0_inv_srl/D

 Data arrival time                                                   2.510         Logic Levels: 2  
                                                                                   Logic: 0.513ns(20.438%), Route: 1.997ns(79.562%)
====================================================================================================

====================================================================================================

Startpoint  : fpga_rst_n (port)
Endpoint    : uart_ctrl_inst/u_rstn_sync/rst_n_ff1/opit_0_srl/RS
Path Group  : (none)
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R28                                                     0.000       0.000 r       fpga_rst_n (port)
                                   net (fanout=1)        0.104       0.104         fpga_rst_n       
 IOBD_0_786/DIN                    td                    0.445       0.549 r       fpga_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         fpga_rst_n_ibuf/ntD
 IOLHR_16_786/DI_TO_CLK            td                    0.073       0.622 r       fpga_rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=13)       2.164       2.786         nt_fpga_rst_n    
 CLMA_537_2005/RS                                                          r       uart_ctrl_inst/u_rstn_sync/rst_n_ff1/opit_0_srl/RS

 Data arrival time                                                   2.786         Logic Levels: 2  
                                                                                   Logic: 0.518ns(18.593%), Route: 2.268ns(81.407%)
====================================================================================================

====================================================================================================

Startpoint  : fpga_rst_n (port)
Endpoint    : LinkMain/rst_debounce_inst/rise_cnt[4]/opit_0_inv_AQ_perm/RS
Path Group  : (none)
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R28                                                     0.000       0.000 f       fpga_rst_n (port)
                                   net (fanout=1)        0.104       0.104         fpga_rst_n       
 IOBD_0_786/DIN                    td                    0.440       0.544 f       fpga_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.544         fpga_rst_n_ibuf/ntD
 IOLHR_16_786/DI_TO_CLK            td                    0.073       0.617 f       fpga_rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=13)       2.206       2.823         nt_fpga_rst_n    
 CLMA_561_1993/RS                                                          f       LinkMain/rst_debounce_inst/rise_cnt[4]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   2.823         Logic Levels: 2  
                                                                                   Logic: 0.513ns(18.172%), Route: 2.310ns(81.828%)
====================================================================================================

{o_p_clk2core_tx_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.662       3.200           0.538           High Pulse Width  DRM_586_1926/CLKB[0]    LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 2.662       3.200           0.538           Low Pulse Width   DRM_586_1926/CLKB[0]    LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 3.000       3.200           0.200           High Pulse Width  CLMA_597_1902/CLK       LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
====================================================================================================

{o_p_clk2core_rx_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.662       3.200           0.538           High Pulse Width  DRM_586_1956/CLKA[0]    LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 2.662       3.200           0.538           Low Pulse Width   DRM_586_1956/CLKA[0]    LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 3.000       3.200           0.200           High Pulse Width  CLMA_639_1998/CLK       LinkMain/PCS_10G/u3_rx_synchronization/loopback_d0/opit_0_inv_srl/CLK
====================================================================================================

{usclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.662       3.200           0.538           High Pulse Width  DRM_586_1926/CLKA[0]    LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 2.662       3.200           0.538           Low Pulse Width   DRM_586_1926/CLKA[0]    LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 2.662       3.200           0.538           High Pulse Width  DRM_586_1956/CLKB[0]    LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
====================================================================================================

{clk_50} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.800       10.000          0.200           High Pulse Width  CLMA_597_2005/CLK       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d0/opit_0_inv_srl/CLK
 9.800       10.000          0.200           Low Pulse Width   CLMA_597_2005/CLK       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d0/opit_0_inv_srl/CLK
 9.800       10.000          0.200           Low Pulse Width   CLMA_597_2005/CLK       LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------+
| Type       | File Name                                                        
+--------------------------------------------------------------------------------+
| Input      | G:/Current_Pango/TenGigTest/place_route/Main_pnr.adf             
| Output     | G:/Current_Pango/TenGigTest/report_timing/Main_rtp.adf           
|            | G:/Current_Pango/TenGigTest/report_timing/Main_exception.rtr     
|            | G:/Current_Pango/TenGigTest/report_timing/Main.rtr               
|            | G:/Current_Pango/TenGigTest/report_timing/rtr.db                 
+--------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,873 MB
Total CPU time to report_timing completion : 0h:0m:1s
Process Total CPU time to report_timing completion : 0h:0m:2s
Total real time to report_timing completion : 0h:0m:9s
