{
  "module_name": "pinctrl-spear320.c",
  "hash_id": "f70374b945a1b8652c8ebeb66aae753b13512ccf877dcffac0ad83d26b4fd0e6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/spear/pinctrl-spear320.c",
  "human_readable_source": " \n\n#include <linux/err.h>\n#include <linux/init.h>\n#include <linux/mod_devicetable.h>\n#include <linux/platform_device.h>\n#include \"pinctrl-spear3xx.h\"\n\n#define DRIVER_NAME \"spear320-pinmux\"\n\n \n#define PMX_CONFIG_REG\t\t\t0x0C\n#define MODE_CONFIG_REG\t\t\t0x10\n#define MODE_EXT_CONFIG_REG\t\t0x18\n\n \n#define AUTO_NET_SMII_MODE\t(1 << 0)\n#define AUTO_NET_MII_MODE\t(1 << 1)\n#define AUTO_EXP_MODE\t\t(1 << 2)\n#define SMALL_PRINTERS_MODE\t(1 << 3)\n#define EXTENDED_MODE\t\t(1 << 4)\n\nstatic struct spear_pmx_mode pmx_mode_auto_net_smii = {\n\t.name = \"Automation Networking SMII mode\",\n\t.mode = AUTO_NET_SMII_MODE,\n\t.reg = MODE_CONFIG_REG,\n\t.mask = 0x00000007,\n\t.val = 0x0,\n};\n\nstatic struct spear_pmx_mode pmx_mode_auto_net_mii = {\n\t.name = \"Automation Networking MII mode\",\n\t.mode = AUTO_NET_MII_MODE,\n\t.reg = MODE_CONFIG_REG,\n\t.mask = 0x00000007,\n\t.val = 0x1,\n};\n\nstatic struct spear_pmx_mode pmx_mode_auto_exp = {\n\t.name = \"Automation Expanded mode\",\n\t.mode = AUTO_EXP_MODE,\n\t.reg = MODE_CONFIG_REG,\n\t.mask = 0x00000007,\n\t.val = 0x2,\n};\n\nstatic struct spear_pmx_mode pmx_mode_small_printers = {\n\t.name = \"Small Printers mode\",\n\t.mode = SMALL_PRINTERS_MODE,\n\t.reg = MODE_CONFIG_REG,\n\t.mask = 0x00000007,\n\t.val = 0x3,\n};\n\nstatic struct spear_pmx_mode pmx_mode_extended = {\n\t.name = \"extended mode\",\n\t.mode = EXTENDED_MODE,\n\t.reg = MODE_EXT_CONFIG_REG,\n\t.mask = 0x00000001,\n\t.val = 0x1,\n};\n\nstatic struct spear_pmx_mode *spear320_pmx_modes[] = {\n\t&pmx_mode_auto_net_smii,\n\t&pmx_mode_auto_net_mii,\n\t&pmx_mode_auto_exp,\n\t&pmx_mode_small_printers,\n\t&pmx_mode_extended,\n};\n\n \n#define EXT_CTRL_REG\t\t\t\t0x0018\n\t#define MII_MDIO_MASK\t\t\t(1 << 4)\n\t#define MII_MDIO_10_11_VAL\t\t0\n\t#define MII_MDIO_81_VAL\t\t\t(1 << 4)\n\t#define EMI_FSMC_DYNAMIC_MUX_MASK\t(1 << 5)\n\t#define MAC_MODE_MII\t\t\t0\n\t#define MAC_MODE_RMII\t\t\t1\n\t#define MAC_MODE_SMII\t\t\t2\n\t#define MAC_MODE_SS_SMII\t\t3\n\t#define MAC_MODE_MASK\t\t\t0x3\n\t#define MAC1_MODE_SHIFT\t\t\t16\n\t#define MAC2_MODE_SHIFT\t\t\t18\n\n#define IP_SEL_PAD_0_9_REG\t\t\t0x00A4\n\t#define PMX_PL_0_1_MASK\t\t\t(0x3F << 0)\n\t#define PMX_UART2_PL_0_1_VAL\t\t0x0\n\t#define PMX_I2C2_PL_0_1_VAL\t\t(0x4 | (0x4 << 3))\n\n\t#define PMX_PL_2_3_MASK\t\t\t(0x3F << 6)\n\t#define PMX_I2C2_PL_2_3_VAL\t\t0x0\n\t#define PMX_UART6_PL_2_3_VAL\t\t((0x1 << 6) | (0x1 << 9))\n\t#define PMX_UART1_ENH_PL_2_3_VAL\t((0x4 << 6) | (0x4 << 9))\n\n\t#define PMX_PL_4_5_MASK\t\t\t(0x3F << 12)\n\t#define PMX_UART5_PL_4_5_VAL\t\t((0x1 << 12) | (0x1 << 15))\n\t#define PMX_UART1_ENH_PL_4_5_VAL\t((0x4 << 12) | (0x4 << 15))\n\t#define PMX_PL_5_MASK\t\t\t(0x7 << 15)\n\t#define PMX_TOUCH_Y_PL_5_VAL\t\t0x0\n\n\t#define PMX_PL_6_7_MASK\t\t\t(0x3F << 18)\n\t#define PMX_PL_6_MASK\t\t\t(0x7 << 18)\n\t#define PMX_PL_7_MASK\t\t\t(0x7 << 21)\n\t#define PMX_UART4_PL_6_7_VAL\t\t((0x1 << 18) | (0x1 << 21))\n\t#define PMX_PWM_3_PL_6_VAL\t\t(0x2 << 18)\n\t#define PMX_PWM_2_PL_7_VAL\t\t(0x2 << 21)\n\t#define PMX_UART1_ENH_PL_6_7_VAL\t((0x4 << 18) | (0x4 << 21))\n\n\t#define PMX_PL_8_9_MASK\t\t\t(0x3F << 24)\n\t#define PMX_UART3_PL_8_9_VAL\t\t((0x1 << 24) | (0x1 << 27))\n\t#define PMX_PWM_0_1_PL_8_9_VAL\t\t((0x2 << 24) | (0x2 << 27))\n\t#define PMX_I2C1_PL_8_9_VAL\t\t((0x4 << 24) | (0x4 << 27))\n\n#define IP_SEL_PAD_10_19_REG\t\t\t0x00A8\n\t#define PMX_PL_10_11_MASK\t\t(0x3F << 0)\n\t#define PMX_SMII_PL_10_11_VAL\t\t0\n\t#define PMX_RMII_PL_10_11_VAL\t\t((0x4 << 0) | (0x4 << 3))\n\n\t#define PMX_PL_12_MASK\t\t\t(0x7 << 6)\n\t#define PMX_PWM3_PL_12_VAL\t\t0\n\t#define PMX_SDHCI_CD_PL_12_VAL\t\t(0x4 << 6)\n\n\t#define PMX_PL_13_14_MASK\t\t(0x3F << 9)\n\t#define PMX_PL_13_MASK\t\t\t(0x7 << 9)\n\t#define PMX_PL_14_MASK\t\t\t(0x7 << 12)\n\t#define PMX_SSP2_PL_13_14_15_16_VAL\t0\n\t#define PMX_UART4_PL_13_14_VAL\t\t((0x1 << 9) | (0x1 << 12))\n\t#define PMX_RMII_PL_13_14_VAL\t\t((0x4 << 9) | (0x4 << 12))\n\t#define PMX_PWM2_PL_13_VAL\t\t(0x2 << 9)\n\t#define PMX_PWM1_PL_14_VAL\t\t(0x2 << 12)\n\n\t#define PMX_PL_15_MASK\t\t\t(0x7 << 15)\n\t#define PMX_PWM0_PL_15_VAL\t\t(0x2 << 15)\n\t#define PMX_PL_15_16_MASK\t\t(0x3F << 15)\n\t#define PMX_UART3_PL_15_16_VAL\t\t((0x1 << 15) | (0x1 << 18))\n\t#define PMX_RMII_PL_15_16_VAL\t\t((0x4 << 15) | (0x4 << 18))\n\n\t#define PMX_PL_17_18_MASK\t\t(0x3F << 21)\n\t#define PMX_SSP1_PL_17_18_19_20_VAL\t0\n\t#define PMX_RMII_PL_17_18_VAL\t\t((0x4 << 21) | (0x4 << 24))\n\n\t#define PMX_PL_19_MASK\t\t\t(0x7 << 27)\n\t#define PMX_I2C2_PL_19_VAL\t\t(0x1 << 27)\n\t#define PMX_RMII_PL_19_VAL\t\t(0x4 << 27)\n\n#define IP_SEL_PAD_20_29_REG\t\t\t0x00AC\n\t#define PMX_PL_20_MASK\t\t\t(0x7 << 0)\n\t#define PMX_I2C2_PL_20_VAL\t\t(0x1 << 0)\n\t#define PMX_RMII_PL_20_VAL\t\t(0x4 << 0)\n\n\t#define PMX_PL_21_TO_27_MASK\t\t(0x1FFFFF << 3)\n\t#define PMX_SMII_PL_21_TO_27_VAL\t0\n\t#define PMX_RMII_PL_21_TO_27_VAL\t((0x4 << 3) | (0x4 << 6) | (0x4 << 9) | (0x4 << 12) | (0x4 << 15) | (0x4 << 18) | (0x4 << 21))\n\n\t#define PMX_PL_28_29_MASK\t\t(0x3F << 24)\n\t#define PMX_PL_28_MASK\t\t\t(0x7 << 24)\n\t#define PMX_PL_29_MASK\t\t\t(0x7 << 27)\n\t#define PMX_UART1_PL_28_29_VAL\t\t0\n\t#define PMX_PWM_3_PL_28_VAL\t\t(0x4 << 24)\n\t#define PMX_PWM_2_PL_29_VAL\t\t(0x4 << 27)\n\n#define IP_SEL_PAD_30_39_REG\t\t\t0x00B0\n\t#define PMX_PL_30_31_MASK\t\t(0x3F << 0)\n\t#define PMX_CAN1_PL_30_31_VAL\t\t(0)\n\t#define PMX_PL_30_MASK\t\t\t(0x7 << 0)\n\t#define PMX_PL_31_MASK\t\t\t(0x7 << 3)\n\t#define PMX_PWM1_EXT_PL_30_VAL\t\t(0x4 << 0)\n\t#define PMX_PWM0_EXT_PL_31_VAL\t\t(0x4 << 3)\n\t#define PMX_UART1_ENH_PL_31_VAL\t\t(0x3 << 3)\n\n\t#define PMX_PL_32_33_MASK\t\t(0x3F << 6)\n\t#define PMX_CAN0_PL_32_33_VAL\t\t0\n\t#define PMX_UART1_ENH_PL_32_33_VAL\t((0x3 << 6) | (0x3 << 9))\n\t#define PMX_SSP2_PL_32_33_VAL\t\t((0x4 << 6) | (0x4 << 9))\n\n\t#define PMX_PL_34_MASK\t\t\t(0x7 << 12)\n\t#define PMX_PWM2_PL_34_VAL\t\t0\n\t#define PMX_UART1_ENH_PL_34_VAL\t\t(0x2 << 12)\n\t#define PMX_SSP2_PL_34_VAL\t\t(0x4 << 12)\n\n\t#define PMX_PL_35_MASK\t\t\t(0x7 << 15)\n\t#define PMX_I2S_REF_CLK_PL_35_VAL\t0\n\t#define PMX_UART1_ENH_PL_35_VAL\t\t(0x2 << 15)\n\t#define PMX_SSP2_PL_35_VAL\t\t(0x4 << 15)\n\n\t#define PMX_PL_36_MASK\t\t\t(0x7 << 18)\n\t#define PMX_TOUCH_X_PL_36_VAL\t\t0\n\t#define PMX_UART1_ENH_PL_36_VAL\t\t(0x2 << 18)\n\t#define PMX_SSP1_PL_36_VAL\t\t(0x4 << 18)\n\n\t#define PMX_PL_37_38_MASK\t\t(0x3F << 21)\n\t#define PMX_PWM0_1_PL_37_38_VAL\t\t0\n\t#define PMX_UART5_PL_37_38_VAL\t\t((0x2 << 21) | (0x2 << 24))\n\t#define PMX_SSP1_PL_37_38_VAL\t\t((0x4 << 21) | (0x4 << 24))\n\n\t#define PMX_PL_39_MASK\t\t\t(0x7 << 27)\n\t#define PMX_I2S_PL_39_VAL\t\t0\n\t#define PMX_UART4_PL_39_VAL\t\t(0x2 << 27)\n\t#define PMX_SSP1_PL_39_VAL\t\t(0x4 << 27)\n\n#define IP_SEL_PAD_40_49_REG\t\t\t0x00B4\n\t#define PMX_PL_40_MASK\t\t\t(0x7 << 0)\n\t#define PMX_I2S_PL_40_VAL\t\t0\n\t#define PMX_UART4_PL_40_VAL\t\t(0x2 << 0)\n\t#define PMX_PWM3_PL_40_VAL\t\t(0x4 << 0)\n\n\t#define PMX_PL_41_42_MASK\t\t(0x3F << 3)\n\t#define PMX_PL_41_MASK\t\t\t(0x7 << 3)\n\t#define PMX_PL_42_MASK\t\t\t(0x7 << 6)\n\t#define PMX_I2S_PL_41_42_VAL\t\t0\n\t#define PMX_UART3_PL_41_42_VAL\t\t((0x2 << 3) | (0x2 << 6))\n\t#define PMX_PWM2_PL_41_VAL\t\t(0x4 << 3)\n\t#define PMX_PWM1_PL_42_VAL\t\t(0x4 << 6)\n\n\t#define PMX_PL_43_MASK\t\t\t(0x7 << 9)\n\t#define PMX_SDHCI_PL_43_VAL\t\t0\n\t#define PMX_UART1_ENH_PL_43_VAL\t\t(0x2 << 9)\n\t#define PMX_PWM0_PL_43_VAL\t\t(0x4 << 9)\n\n\t#define PMX_PL_44_45_MASK\t\t(0x3F << 12)\n\t#define PMX_SDHCI_PL_44_45_VAL\t0\n\t#define PMX_UART1_ENH_PL_44_45_VAL\t((0x2 << 12) | (0x2 << 15))\n\t#define PMX_SSP2_PL_44_45_VAL\t\t((0x4 << 12) | (0x4 << 15))\n\n\t#define PMX_PL_46_47_MASK\t\t(0x3F << 18)\n\t#define PMX_SDHCI_PL_46_47_VAL\t0\n\t#define PMX_FSMC_EMI_PL_46_47_VAL\t((0x2 << 18) | (0x2 << 21))\n\t#define PMX_SSP2_PL_46_47_VAL\t\t((0x4 << 18) | (0x4 << 21))\n\n\t#define PMX_PL_48_49_MASK\t\t(0x3F << 24)\n\t#define PMX_SDHCI_PL_48_49_VAL\t0\n\t#define PMX_FSMC_EMI_PL_48_49_VAL\t((0x2 << 24) | (0x2 << 27))\n\t#define PMX_SSP1_PL_48_49_VAL\t\t((0x4 << 24) | (0x4 << 27))\n\n#define IP_SEL_PAD_50_59_REG\t\t\t0x00B8\n\t#define PMX_PL_50_51_MASK\t\t(0x3F << 0)\n\t#define PMX_EMI_PL_50_51_VAL\t\t((0x2 << 0) | (0x2 << 3))\n\t#define PMX_SSP1_PL_50_51_VAL\t\t((0x4 << 0) | (0x4 << 3))\n\t#define PMX_PL_50_MASK\t\t\t(0x7 << 0)\n\t#define PMX_PL_51_MASK\t\t\t(0x7 << 3)\n\t#define PMX_SDHCI_PL_50_VAL\t\t0\n\t#define PMX_SDHCI_CD_PL_51_VAL\t\t0\n\n\t#define PMX_PL_52_53_MASK\t\t(0x3F << 6)\n\t#define PMX_FSMC_PL_52_53_VAL\t\t0\n\t#define PMX_EMI_PL_52_53_VAL\t\t((0x2 << 6) | (0x2 << 9))\n\t#define PMX_UART3_PL_52_53_VAL\t\t((0x4 << 6) | (0x4 << 9))\n\n\t#define PMX_PL_54_55_56_MASK\t\t(0x1FF << 12)\n\t#define PMX_FSMC_EMI_PL_54_55_56_VAL\t((0x2 << 12) | (0x2 << 15) | (0x2 << 18))\n\n\t#define PMX_PL_57_MASK\t\t\t(0x7 << 21)\n\t#define PMX_FSMC_PL_57_VAL\t\t0\n\t#define PMX_PWM3_PL_57_VAL\t\t(0x4 << 21)\n\n\t#define PMX_PL_58_59_MASK\t\t(0x3F << 24)\n\t#define PMX_PL_58_MASK\t\t\t(0x7 << 24)\n\t#define PMX_PL_59_MASK\t\t\t(0x7 << 27)\n\t#define PMX_FSMC_EMI_PL_58_59_VAL\t((0x2 << 24) | (0x2 << 27))\n\t#define PMX_PWM2_PL_58_VAL\t\t(0x4 << 24)\n\t#define PMX_PWM1_PL_59_VAL\t\t(0x4 << 27)\n\n#define IP_SEL_PAD_60_69_REG\t\t\t0x00BC\n\t#define PMX_PL_60_MASK\t\t\t(0x7 << 0)\n\t#define PMX_FSMC_PL_60_VAL\t\t0\n\t#define PMX_PWM0_PL_60_VAL\t\t(0x4 << 0)\n\n\t#define PMX_PL_61_TO_64_MASK\t\t(0xFFF << 3)\n\t#define PMX_FSMC_PL_61_TO_64_VAL\t((0x2 << 3) | (0x2 << 6) | (0x2 << 9) | (0x2 << 12))\n\t#define PMX_SSP2_PL_61_TO_64_VAL\t((0x4 << 3) | (0x4 << 6) | (0x4 << 9) | (0x4 << 12))\n\n\t#define PMX_PL_65_TO_68_MASK\t\t(0xFFF << 15)\n\t#define PMX_FSMC_PL_65_TO_68_VAL\t((0x2 << 15) | (0x2 << 18) | (0x2 << 21) | (0x2 << 24))\n\t#define PMX_SSP1_PL_65_TO_68_VAL\t((0x4 << 15) | (0x4 << 18) | (0x4 << 21) | (0x4 << 24))\n\n\t#define PMX_PL_69_MASK\t\t\t(0x7 << 27)\n\t#define PMX_CLCD_PL_69_VAL\t\t(0)\n\t#define PMX_EMI_PL_69_VAL\t\t(0x2 << 27)\n\t#define PMX_SPP_PL_69_VAL\t\t(0x3 << 27)\n\t#define PMX_UART5_PL_69_VAL\t\t(0x4 << 27)\n\n#define IP_SEL_PAD_70_79_REG\t\t\t0x00C0\n\t#define PMX_PL_70_MASK\t\t\t(0x7 << 0)\n\t#define PMX_CLCD_PL_70_VAL\t\t(0)\n\t#define PMX_FSMC_EMI_PL_70_VAL\t\t(0x2 << 0)\n\t#define PMX_SPP_PL_70_VAL\t\t(0x3 << 0)\n\t#define PMX_UART5_PL_70_VAL\t\t(0x4 << 0)\n\n\t#define PMX_PL_71_72_MASK\t\t(0x3F << 3)\n\t#define PMX_CLCD_PL_71_72_VAL\t\t(0)\n\t#define PMX_FSMC_EMI_PL_71_72_VAL\t((0x2 << 3) | (0x2 << 6))\n\t#define PMX_SPP_PL_71_72_VAL\t\t((0x3 << 3) | (0x3 << 6))\n\t#define PMX_UART4_PL_71_72_VAL\t\t((0x4 << 3) | (0x4 << 6))\n\n\t#define PMX_PL_73_MASK\t\t\t(0x7 << 9)\n\t#define PMX_CLCD_PL_73_VAL\t\t(0)\n\t#define PMX_FSMC_EMI_PL_73_VAL\t\t(0x2 << 9)\n\t#define PMX_SPP_PL_73_VAL\t\t(0x3 << 9)\n\t#define PMX_UART3_PL_73_VAL\t\t(0x4 << 9)\n\n\t#define PMX_PL_74_MASK\t\t\t(0x7 << 12)\n\t#define PMX_CLCD_PL_74_VAL\t\t(0)\n\t#define PMX_EMI_PL_74_VAL\t\t(0x2 << 12)\n\t#define PMX_SPP_PL_74_VAL\t\t(0x3 << 12)\n\t#define PMX_UART3_PL_74_VAL\t\t(0x4 << 12)\n\n\t#define PMX_PL_75_76_MASK\t\t(0x3F << 15)\n\t#define PMX_CLCD_PL_75_76_VAL\t\t(0)\n\t#define PMX_EMI_PL_75_76_VAL\t\t((0x2 << 15) | (0x2 << 18))\n\t#define PMX_SPP_PL_75_76_VAL\t\t((0x3 << 15) | (0x3 << 18))\n\t#define PMX_I2C2_PL_75_76_VAL\t\t((0x4 << 15) | (0x4 << 18))\n\n\t#define PMX_PL_77_78_79_MASK\t\t(0x1FF << 21)\n\t#define PMX_CLCD_PL_77_78_79_VAL\t(0)\n\t#define PMX_EMI_PL_77_78_79_VAL\t\t((0x2 << 21) | (0x2 << 24) | (0x2 << 27))\n\t#define PMX_SPP_PL_77_78_79_VAL\t\t((0x3 << 21) | (0x3 << 24) | (0x3 << 27))\n\t#define PMX_RS485_PL_77_78_79_VAL\t((0x4 << 21) | (0x4 << 24) | (0x4 << 27))\n\n#define IP_SEL_PAD_80_89_REG\t\t\t0x00C4\n\t#define PMX_PL_80_TO_85_MASK\t\t(0x3FFFF << 0)\n\t#define PMX_CLCD_PL_80_TO_85_VAL\t0\n\t#define PMX_MII2_PL_80_TO_85_VAL\t((0x1 << 0) | (0x1 << 3) | (0x1 << 6) | (0x1 << 9) | (0x1 << 12) | (0x1 << 15))\n\t#define PMX_EMI_PL_80_TO_85_VAL\t\t((0x2 << 0) | (0x2 << 3) | (0x2 << 6) | (0x2 << 9) | (0x2 << 12) | (0x2 << 15))\n\t#define PMX_SPP_PL_80_TO_85_VAL\t\t((0x3 << 0) | (0x3 << 3) | (0x3 << 6) | (0x3 << 9) | (0x3 << 12) | (0x3 << 15))\n\t#define PMX_UART1_ENH_PL_80_TO_85_VAL\t((0x4 << 0) | (0x4 << 3) | (0x4 << 6) | (0x4 << 9) | (0x4 << 12) | (0x4 << 15))\n\n\t#define PMX_PL_86_87_MASK\t\t(0x3F << 18)\n\t#define PMX_PL_86_MASK\t\t\t(0x7 << 18)\n\t#define PMX_PL_87_MASK\t\t\t(0x7 << 21)\n\t#define PMX_CLCD_PL_86_87_VAL\t\t0\n\t#define PMX_MII2_PL_86_87_VAL\t\t((0x1 << 18) | (0x1 << 21))\n\t#define PMX_EMI_PL_86_87_VAL\t\t((0x2 << 18) | (0x2 << 21))\n\t#define PMX_PWM3_PL_86_VAL\t\t(0x4 << 18)\n\t#define PMX_PWM2_PL_87_VAL\t\t(0x4 << 21)\n\n\t#define PMX_PL_88_89_MASK\t\t(0x3F << 24)\n\t#define PMX_CLCD_PL_88_89_VAL\t\t0\n\t#define PMX_MII2_PL_88_89_VAL\t\t((0x1 << 24) | (0x1 << 27))\n\t#define PMX_EMI_PL_88_89_VAL\t\t((0x2 << 24) | (0x2 << 27))\n\t#define PMX_UART6_PL_88_89_VAL\t\t((0x3 << 24) | (0x3 << 27))\n\t#define PMX_PWM0_1_PL_88_89_VAL\t\t((0x4 << 24) | (0x4 << 27))\n\n#define IP_SEL_PAD_90_99_REG\t\t\t0x00C8\n\t#define PMX_PL_90_91_MASK\t\t(0x3F << 0)\n\t#define PMX_CLCD_PL_90_91_VAL\t\t0\n\t#define PMX_MII2_PL_90_91_VAL\t\t((0x1 << 0) | (0x1 << 3))\n\t#define PMX_EMI1_PL_90_91_VAL\t\t((0x2 << 0) | (0x2 << 3))\n\t#define PMX_UART5_PL_90_91_VAL\t\t((0x3 << 0) | (0x3 << 3))\n\t#define PMX_SSP2_PL_90_91_VAL\t\t((0x4 << 0) | (0x4 << 3))\n\n\t#define PMX_PL_92_93_MASK\t\t(0x3F << 6)\n\t#define PMX_CLCD_PL_92_93_VAL\t\t0\n\t#define PMX_MII2_PL_92_93_VAL\t\t((0x1 << 6) | (0x1 << 9))\n\t#define PMX_EMI1_PL_92_93_VAL\t\t((0x2 << 6) | (0x2 << 9))\n\t#define PMX_UART4_PL_92_93_VAL\t\t((0x3 << 6) | (0x3 << 9))\n\t#define PMX_SSP2_PL_92_93_VAL\t\t((0x4 << 6) | (0x4 << 9))\n\n\t#define PMX_PL_94_95_MASK\t\t(0x3F << 12)\n\t#define PMX_CLCD_PL_94_95_VAL\t\t0\n\t#define PMX_MII2_PL_94_95_VAL\t\t((0x1 << 12) | (0x1 << 15))\n\t#define PMX_EMI1_PL_94_95_VAL\t\t((0x2 << 12) | (0x2 << 15))\n\t#define PMX_UART3_PL_94_95_VAL\t\t((0x3 << 12) | (0x3 << 15))\n\t#define PMX_SSP1_PL_94_95_VAL\t\t((0x4 << 12) | (0x4 << 15))\n\n\t#define PMX_PL_96_97_MASK\t\t(0x3F << 18)\n\t#define PMX_CLCD_PL_96_97_VAL\t\t0\n\t#define PMX_MII2_PL_96_97_VAL\t\t((0x1 << 18) | (0x1 << 21))\n\t#define PMX_EMI1_PL_96_97_VAL\t\t((0x2 << 18) | (0x2 << 21))\n\t#define PMX_I2C2_PL_96_97_VAL\t\t((0x3 << 18) | (0x3 << 21))\n\t#define PMX_SSP1_PL_96_97_VAL\t\t((0x4 << 18) | (0x4 << 21))\n\n\t#define PMX_PL_98_MASK\t\t\t(0x7 << 24)\n\t#define PMX_CLCD_PL_98_VAL\t\t0\n\t#define PMX_I2C1_PL_98_VAL\t\t(0x2 << 24)\n\t#define PMX_UART3_PL_98_VAL\t\t(0x4 << 24)\n\n\t#define PMX_PL_99_MASK\t\t\t(0x7 << 27)\n\t#define PMX_SDHCI_PL_99_VAL\t\t0\n\t#define PMX_I2C1_PL_99_VAL\t\t(0x2 << 27)\n\t#define PMX_UART3_PL_99_VAL\t\t(0x4 << 27)\n\n#define IP_SEL_MIX_PAD_REG\t\t\t0x00CC\n\t#define PMX_PL_100_101_MASK\t\t(0x3F << 0)\n\t#define PMX_SDHCI_PL_100_101_VAL\t0\n\t#define PMX_UART4_PL_100_101_VAL\t((0x4 << 0) | (0x4 << 3))\n\n\t#define PMX_SSP1_PORT_SEL_MASK\t\t(0x7 << 8)\n\t#define PMX_SSP1_PORT_94_TO_97_VAL\t0\n\t#define PMX_SSP1_PORT_65_TO_68_VAL\t(0x1 << 8)\n\t#define PMX_SSP1_PORT_48_TO_51_VAL\t(0x2 << 8)\n\t#define PMX_SSP1_PORT_36_TO_39_VAL\t(0x3 << 8)\n\t#define PMX_SSP1_PORT_17_TO_20_VAL\t(0x4 << 8)\n\n\t#define PMX_SSP2_PORT_SEL_MASK\t\t(0x7 << 11)\n\t#define PMX_SSP2_PORT_90_TO_93_VAL\t0\n\t#define PMX_SSP2_PORT_61_TO_64_VAL\t(0x1 << 11)\n\t#define PMX_SSP2_PORT_44_TO_47_VAL\t(0x2 << 11)\n\t#define PMX_SSP2_PORT_32_TO_35_VAL\t(0x3 << 11)\n\t#define PMX_SSP2_PORT_13_TO_16_VAL\t(0x4 << 11)\n\n\t#define PMX_UART1_ENH_PORT_SEL_MASK\t\t(0x3 << 14)\n\t#define PMX_UART1_ENH_PORT_81_TO_85_VAL\t\t0\n\t#define PMX_UART1_ENH_PORT_44_45_34_36_VAL\t(0x1 << 14)\n\t#define PMX_UART1_ENH_PORT_32_TO_34_36_VAL\t(0x2 << 14)\n\t#define PMX_UART1_ENH_PORT_3_TO_5_7_VAL\t\t(0x3 << 14)\n\n\t#define PMX_UART3_PORT_SEL_MASK\t\t(0x7 << 16)\n\t#define PMX_UART3_PORT_94_VAL\t\t0\n\t#define PMX_UART3_PORT_73_VAL\t\t(0x1 << 16)\n\t#define PMX_UART3_PORT_52_VAL\t\t(0x2 << 16)\n\t#define PMX_UART3_PORT_41_VAL\t\t(0x3 << 16)\n\t#define PMX_UART3_PORT_15_VAL\t\t(0x4 << 16)\n\t#define PMX_UART3_PORT_8_VAL\t\t(0x5 << 16)\n\t#define PMX_UART3_PORT_99_VAL\t\t(0x6 << 16)\n\n\t#define PMX_UART4_PORT_SEL_MASK\t\t(0x7 << 19)\n\t#define PMX_UART4_PORT_92_VAL\t\t0\n\t#define PMX_UART4_PORT_71_VAL\t\t(0x1 << 19)\n\t#define PMX_UART4_PORT_39_VAL\t\t(0x2 << 19)\n\t#define PMX_UART4_PORT_13_VAL\t\t(0x3 << 19)\n\t#define PMX_UART4_PORT_6_VAL\t\t(0x4 << 19)\n\t#define PMX_UART4_PORT_101_VAL\t\t(0x5 << 19)\n\n\t#define PMX_UART5_PORT_SEL_MASK\t\t(0x3 << 22)\n\t#define PMX_UART5_PORT_90_VAL\t\t0\n\t#define PMX_UART5_PORT_69_VAL\t\t(0x1 << 22)\n\t#define PMX_UART5_PORT_37_VAL\t\t(0x2 << 22)\n\t#define PMX_UART5_PORT_4_VAL\t\t(0x3 << 22)\n\n\t#define PMX_UART6_PORT_SEL_MASK\t\t(0x1 << 24)\n\t#define PMX_UART6_PORT_88_VAL\t\t0\n\t#define PMX_UART6_PORT_2_VAL\t\t(0x1 << 24)\n\n\t#define PMX_I2C1_PORT_SEL_MASK\t\t(0x1 << 25)\n\t#define PMX_I2C1_PORT_8_9_VAL\t\t0\n\t#define PMX_I2C1_PORT_98_99_VAL\t\t(0x1 << 25)\n\n\t#define PMX_I2C2_PORT_SEL_MASK\t\t(0x3 << 26)\n\t#define PMX_I2C2_PORT_96_97_VAL\t\t0\n\t#define PMX_I2C2_PORT_75_76_VAL\t\t(0x1 << 26)\n\t#define PMX_I2C2_PORT_19_20_VAL\t\t(0x2 << 26)\n\t#define PMX_I2C2_PORT_2_3_VAL\t\t(0x3 << 26)\n\t#define PMX_I2C2_PORT_0_1_VAL\t\t(0x4 << 26)\n\n\t#define PMX_SDHCI_CD_PORT_SEL_MASK\t(0x1 << 29)\n\t#define PMX_SDHCI_CD_PORT_12_VAL\t0\n\t#define PMX_SDHCI_CD_PORT_51_VAL\t(0x1 << 29)\n\n \nstatic const unsigned clcd_pins[] = { 69, 70, 71, 72, 73, 74, 75, 76, 77, 78,\n\t79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96,\n\t97 };\nstatic struct spear_muxreg clcd_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_60_69_REG,\n\t\t.mask = PMX_PL_69_MASK,\n\t\t.val = PMX_CLCD_PL_69_VAL,\n\t}, {\n\t\t.reg = IP_SEL_PAD_70_79_REG,\n\t\t.mask = PMX_PL_70_MASK | PMX_PL_71_72_MASK | PMX_PL_73_MASK |\n\t\t\tPMX_PL_74_MASK | PMX_PL_75_76_MASK |\n\t\t\tPMX_PL_77_78_79_MASK,\n\t\t.val = PMX_CLCD_PL_70_VAL | PMX_CLCD_PL_71_72_VAL |\n\t\t\tPMX_CLCD_PL_73_VAL | PMX_CLCD_PL_74_VAL |\n\t\t\tPMX_CLCD_PL_75_76_VAL | PMX_CLCD_PL_77_78_79_VAL,\n\t}, {\n\t\t.reg = IP_SEL_PAD_80_89_REG,\n\t\t.mask = PMX_PL_80_TO_85_MASK | PMX_PL_86_87_MASK |\n\t\t\tPMX_PL_88_89_MASK,\n\t\t.val = PMX_CLCD_PL_80_TO_85_VAL | PMX_CLCD_PL_86_87_VAL |\n\t\t\tPMX_CLCD_PL_88_89_VAL,\n\t}, {\n\t\t.reg = IP_SEL_PAD_90_99_REG,\n\t\t.mask = PMX_PL_90_91_MASK | PMX_PL_92_93_MASK |\n\t\t\tPMX_PL_94_95_MASK | PMX_PL_96_97_MASK | PMX_PL_98_MASK,\n\t\t.val = PMX_CLCD_PL_90_91_VAL | PMX_CLCD_PL_92_93_VAL |\n\t\t\tPMX_CLCD_PL_94_95_VAL | PMX_CLCD_PL_96_97_VAL |\n\t\t\tPMX_CLCD_PL_98_VAL,\n\t},\n};\n\nstatic struct spear_modemux clcd_modemux[] = {\n\t{\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = clcd_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(clcd_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup clcd_pingroup = {\n\t.name = \"clcd_grp\",\n\t.pins = clcd_pins,\n\t.npins = ARRAY_SIZE(clcd_pins),\n\t.modemuxs = clcd_modemux,\n\t.nmodemuxs = ARRAY_SIZE(clcd_modemux),\n};\n\nstatic const char *const clcd_grps[] = { \"clcd_grp\" };\nstatic struct spear_function clcd_function = {\n\t.name = \"clcd\",\n\t.groups = clcd_grps,\n\t.ngroups = ARRAY_SIZE(clcd_grps),\n};\n\n \nstatic const unsigned emi_pins[] = { 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56,\n\t57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74,\n\t75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92,\n\t93, 94, 95, 96, 97 };\nstatic struct spear_muxreg emi_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_TIMER_0_1_MASK | PMX_TIMER_2_3_MASK,\n\t\t.val = 0,\n\t},\n};\n\nstatic struct spear_muxreg emi_ext_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_40_49_REG,\n\t\t.mask = PMX_PL_46_47_MASK | PMX_PL_48_49_MASK,\n\t\t.val = PMX_FSMC_EMI_PL_46_47_VAL | PMX_FSMC_EMI_PL_48_49_VAL,\n\t}, {\n\t\t.reg = IP_SEL_PAD_50_59_REG,\n\t\t.mask = PMX_PL_50_51_MASK | PMX_PL_52_53_MASK |\n\t\t\tPMX_PL_54_55_56_MASK | PMX_PL_58_59_MASK,\n\t\t.val = PMX_EMI_PL_50_51_VAL | PMX_EMI_PL_52_53_VAL |\n\t\t\tPMX_FSMC_EMI_PL_54_55_56_VAL |\n\t\t\tPMX_FSMC_EMI_PL_58_59_VAL,\n\t}, {\n\t\t.reg = IP_SEL_PAD_60_69_REG,\n\t\t.mask = PMX_PL_69_MASK,\n\t\t.val = PMX_EMI_PL_69_VAL,\n\t}, {\n\t\t.reg = IP_SEL_PAD_70_79_REG,\n\t\t.mask = PMX_PL_70_MASK | PMX_PL_71_72_MASK | PMX_PL_73_MASK |\n\t\t\tPMX_PL_74_MASK | PMX_PL_75_76_MASK |\n\t\t\tPMX_PL_77_78_79_MASK,\n\t\t.val = PMX_FSMC_EMI_PL_70_VAL | PMX_FSMC_EMI_PL_71_72_VAL |\n\t\t\tPMX_FSMC_EMI_PL_73_VAL | PMX_EMI_PL_74_VAL |\n\t\t\tPMX_EMI_PL_75_76_VAL | PMX_EMI_PL_77_78_79_VAL,\n\t}, {\n\t\t.reg = IP_SEL_PAD_80_89_REG,\n\t\t.mask = PMX_PL_80_TO_85_MASK | PMX_PL_86_87_MASK |\n\t\t\tPMX_PL_88_89_MASK,\n\t\t.val = PMX_EMI_PL_80_TO_85_VAL | PMX_EMI_PL_86_87_VAL |\n\t\t\tPMX_EMI_PL_88_89_VAL,\n\t}, {\n\t\t.reg = IP_SEL_PAD_90_99_REG,\n\t\t.mask = PMX_PL_90_91_MASK | PMX_PL_92_93_MASK |\n\t\t\tPMX_PL_94_95_MASK | PMX_PL_96_97_MASK,\n\t\t.val = PMX_EMI1_PL_90_91_VAL | PMX_EMI1_PL_92_93_VAL |\n\t\t\tPMX_EMI1_PL_94_95_VAL | PMX_EMI1_PL_96_97_VAL,\n\t}, {\n\t\t.reg = EXT_CTRL_REG,\n\t\t.mask = EMI_FSMC_DYNAMIC_MUX_MASK,\n\t\t.val = EMI_FSMC_DYNAMIC_MUX_MASK,\n\t},\n};\n\nstatic struct spear_modemux emi_modemux[] = {\n\t{\n\t\t.modes = AUTO_EXP_MODE | EXTENDED_MODE,\n\t\t.muxregs = emi_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(emi_muxreg),\n\t}, {\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = emi_ext_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(emi_ext_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup emi_pingroup = {\n\t.name = \"emi_grp\",\n\t.pins = emi_pins,\n\t.npins = ARRAY_SIZE(emi_pins),\n\t.modemuxs = emi_modemux,\n\t.nmodemuxs = ARRAY_SIZE(emi_modemux),\n};\n\nstatic const char *const emi_grps[] = { \"emi_grp\" };\nstatic struct spear_function emi_function = {\n\t.name = \"emi\",\n\t.groups = emi_grps,\n\t.ngroups = ARRAY_SIZE(emi_grps),\n};\n\n \nstatic const unsigned fsmc_8bit_pins[] = { 52, 53, 54, 55, 56, 57, 58, 59, 60,\n\t61, 62, 63, 64, 65, 66, 67, 68 };\nstatic struct spear_muxreg fsmc_8bit_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_50_59_REG,\n\t\t.mask = PMX_PL_52_53_MASK | PMX_PL_54_55_56_MASK |\n\t\t\tPMX_PL_57_MASK | PMX_PL_58_59_MASK,\n\t\t.val = PMX_FSMC_PL_52_53_VAL | PMX_FSMC_EMI_PL_54_55_56_VAL |\n\t\t\tPMX_FSMC_PL_57_VAL | PMX_FSMC_EMI_PL_58_59_VAL,\n\t}, {\n\t\t.reg = IP_SEL_PAD_60_69_REG,\n\t\t.mask = PMX_PL_60_MASK | PMX_PL_61_TO_64_MASK |\n\t\t\tPMX_PL_65_TO_68_MASK,\n\t\t.val = PMX_FSMC_PL_60_VAL | PMX_FSMC_PL_61_TO_64_VAL |\n\t\t\tPMX_FSMC_PL_65_TO_68_VAL,\n\t}, {\n\t\t.reg = EXT_CTRL_REG,\n\t\t.mask = EMI_FSMC_DYNAMIC_MUX_MASK,\n\t\t.val = EMI_FSMC_DYNAMIC_MUX_MASK,\n\t},\n};\n\nstatic struct spear_modemux fsmc_8bit_modemux[] = {\n\t{\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = fsmc_8bit_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(fsmc_8bit_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup fsmc_8bit_pingroup = {\n\t.name = \"fsmc_8bit_grp\",\n\t.pins = fsmc_8bit_pins,\n\t.npins = ARRAY_SIZE(fsmc_8bit_pins),\n\t.modemuxs = fsmc_8bit_modemux,\n\t.nmodemuxs = ARRAY_SIZE(fsmc_8bit_modemux),\n};\n\nstatic const unsigned fsmc_16bit_pins[] = { 46, 47, 48, 49, 52, 53, 54, 55, 56,\n\t57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 70, 71, 72, 73 };\nstatic struct spear_muxreg fsmc_16bit_autoexp_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_TIMER_0_1_MASK | PMX_TIMER_2_3_MASK,\n\t\t.val = 0,\n\t},\n};\n\nstatic struct spear_muxreg fsmc_16bit_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_40_49_REG,\n\t\t.mask = PMX_PL_46_47_MASK | PMX_PL_48_49_MASK,\n\t\t.val = PMX_FSMC_EMI_PL_46_47_VAL | PMX_FSMC_EMI_PL_48_49_VAL,\n\t}, {\n\t\t.reg = IP_SEL_PAD_70_79_REG,\n\t\t.mask = PMX_PL_70_MASK | PMX_PL_71_72_MASK | PMX_PL_73_MASK,\n\t\t.val = PMX_FSMC_EMI_PL_70_VAL | PMX_FSMC_EMI_PL_71_72_VAL |\n\t\t\tPMX_FSMC_EMI_PL_73_VAL,\n\t}\n};\n\nstatic struct spear_modemux fsmc_16bit_modemux[] = {\n\t{\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = fsmc_8bit_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(fsmc_8bit_muxreg),\n\t}, {\n\t\t.modes = AUTO_EXP_MODE | EXTENDED_MODE,\n\t\t.muxregs = fsmc_16bit_autoexp_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(fsmc_16bit_autoexp_muxreg),\n\t}, {\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = fsmc_16bit_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(fsmc_16bit_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup fsmc_16bit_pingroup = {\n\t.name = \"fsmc_16bit_grp\",\n\t.pins = fsmc_16bit_pins,\n\t.npins = ARRAY_SIZE(fsmc_16bit_pins),\n\t.modemuxs = fsmc_16bit_modemux,\n\t.nmodemuxs = ARRAY_SIZE(fsmc_16bit_modemux),\n};\n\nstatic const char *const fsmc_grps[] = { \"fsmc_8bit_grp\", \"fsmc_16bit_grp\" };\nstatic struct spear_function fsmc_function = {\n\t.name = \"fsmc\",\n\t.groups = fsmc_grps,\n\t.ngroups = ARRAY_SIZE(fsmc_grps),\n};\n\n \nstatic const unsigned spp_pins[] = { 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79,\n\t80, 81, 82, 83, 84, 85 };\nstatic struct spear_muxreg spp_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_60_69_REG,\n\t\t.mask = PMX_PL_69_MASK,\n\t\t.val = PMX_SPP_PL_69_VAL,\n\t}, {\n\t\t.reg = IP_SEL_PAD_70_79_REG,\n\t\t.mask = PMX_PL_70_MASK | PMX_PL_71_72_MASK | PMX_PL_73_MASK |\n\t\t\tPMX_PL_74_MASK | PMX_PL_75_76_MASK |\n\t\t\tPMX_PL_77_78_79_MASK,\n\t\t.val = PMX_SPP_PL_70_VAL | PMX_SPP_PL_71_72_VAL |\n\t\t\tPMX_SPP_PL_73_VAL | PMX_SPP_PL_74_VAL |\n\t\t\tPMX_SPP_PL_75_76_VAL | PMX_SPP_PL_77_78_79_VAL,\n\t}, {\n\t\t.reg = IP_SEL_PAD_80_89_REG,\n\t\t.mask = PMX_PL_80_TO_85_MASK,\n\t\t.val = PMX_SPP_PL_80_TO_85_VAL,\n\t},\n};\n\nstatic struct spear_modemux spp_modemux[] = {\n\t{\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = spp_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(spp_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup spp_pingroup = {\n\t.name = \"spp_grp\",\n\t.pins = spp_pins,\n\t.npins = ARRAY_SIZE(spp_pins),\n\t.modemuxs = spp_modemux,\n\t.nmodemuxs = ARRAY_SIZE(spp_modemux),\n};\n\nstatic const char *const spp_grps[] = { \"spp_grp\" };\nstatic struct spear_function spp_function = {\n\t.name = \"spp\",\n\t.groups = spp_grps,\n\t.ngroups = ARRAY_SIZE(spp_grps),\n};\n\n \nstatic const unsigned sdhci_led_pins[] = { 34 };\nstatic struct spear_muxreg sdhci_led_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_SSP_CS_MASK,\n\t\t.val = 0,\n\t},\n};\n\nstatic struct spear_muxreg sdhci_led_ext_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_30_39_REG,\n\t\t.mask = PMX_PL_34_MASK,\n\t\t.val = PMX_PWM2_PL_34_VAL,\n\t},\n};\n\nstatic struct spear_modemux sdhci_led_modemux[] = {\n\t{\n\t\t.modes = AUTO_NET_SMII_MODE | AUTO_NET_MII_MODE | EXTENDED_MODE,\n\t\t.muxregs = sdhci_led_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(sdhci_led_muxreg),\n\t}, {\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = sdhci_led_ext_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(sdhci_led_ext_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup sdhci_led_pingroup = {\n\t.name = \"sdhci_led_grp\",\n\t.pins = sdhci_led_pins,\n\t.npins = ARRAY_SIZE(sdhci_led_pins),\n\t.modemuxs = sdhci_led_modemux,\n\t.nmodemuxs = ARRAY_SIZE(sdhci_led_modemux),\n};\n\nstatic const unsigned sdhci_cd_12_pins[] = { 12, 43, 44, 45, 46, 47, 48, 49,\n\t50};\nstatic const unsigned sdhci_cd_51_pins[] = { 43, 44, 45, 46, 47, 48, 49, 50, 51\n};\nstatic struct spear_muxreg sdhci_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_TIMER_0_1_MASK | PMX_TIMER_2_3_MASK,\n\t\t.val = 0,\n\t},\n};\n\nstatic struct spear_muxreg sdhci_ext_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_40_49_REG,\n\t\t.mask = PMX_PL_43_MASK | PMX_PL_44_45_MASK | PMX_PL_46_47_MASK |\n\t\t\tPMX_PL_48_49_MASK,\n\t\t.val = PMX_SDHCI_PL_43_VAL | PMX_SDHCI_PL_44_45_VAL |\n\t\t\tPMX_SDHCI_PL_46_47_VAL | PMX_SDHCI_PL_48_49_VAL,\n\t}, {\n\t\t.reg = IP_SEL_PAD_50_59_REG,\n\t\t.mask = PMX_PL_50_MASK,\n\t\t.val = PMX_SDHCI_PL_50_VAL,\n\t}, {\n\t\t.reg = IP_SEL_PAD_90_99_REG,\n\t\t.mask = PMX_PL_99_MASK,\n\t\t.val = PMX_SDHCI_PL_99_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_PL_100_101_MASK,\n\t\t.val = PMX_SDHCI_PL_100_101_VAL,\n\t},\n};\n\nstatic struct spear_muxreg sdhci_cd_12_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_MII_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = IP_SEL_PAD_10_19_REG,\n\t\t.mask = PMX_PL_12_MASK,\n\t\t.val = PMX_SDHCI_CD_PL_12_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_SDHCI_CD_PORT_SEL_MASK,\n\t\t.val = PMX_SDHCI_CD_PORT_12_VAL,\n\t},\n};\n\nstatic struct spear_muxreg sdhci_cd_51_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_50_59_REG,\n\t\t.mask = PMX_PL_51_MASK,\n\t\t.val = PMX_SDHCI_CD_PL_51_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_SDHCI_CD_PORT_SEL_MASK,\n\t\t.val = PMX_SDHCI_CD_PORT_51_VAL,\n\t},\n};\n\n#define pmx_sdhci_common_modemux\t\t\t\t\t\\\n\t{\t\t\t\t\t\t\t\t\\\n\t\t.modes = AUTO_NET_SMII_MODE | AUTO_NET_MII_MODE |\t\\\n\t\t\tSMALL_PRINTERS_MODE | EXTENDED_MODE,\t\t\\\n\t\t.muxregs = sdhci_muxreg,\t\t\t\t\\\n\t\t.nmuxregs = ARRAY_SIZE(sdhci_muxreg),\t\t\t\\\n\t}, {\t\t\t\t\t\t\t\t\\\n\t\t.modes = EXTENDED_MODE,\t\t\t\t\t\\\n\t\t.muxregs = sdhci_ext_muxreg,\t\t\t\t\\\n\t\t.nmuxregs = ARRAY_SIZE(sdhci_ext_muxreg),\t\t\\\n\t}\n\nstatic struct spear_modemux sdhci_modemux[][3] = {\n\t{\n\t\t \n\t\tpmx_sdhci_common_modemux,\n\t\t{\n\t\t\t.modes = EXTENDED_MODE,\n\t\t\t.muxregs = sdhci_cd_12_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(sdhci_cd_12_muxreg),\n\t\t},\n\t}, {\n\t\t \n\t\tpmx_sdhci_common_modemux,\n\t\t{\n\t\t\t.modes = EXTENDED_MODE,\n\t\t\t.muxregs = sdhci_cd_51_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(sdhci_cd_51_muxreg),\n\t\t},\n\t}\n};\n\nstatic struct spear_pingroup sdhci_pingroup[] = {\n\t{\n\t\t.name = \"sdhci_cd_12_grp\",\n\t\t.pins = sdhci_cd_12_pins,\n\t\t.npins = ARRAY_SIZE(sdhci_cd_12_pins),\n\t\t.modemuxs = sdhci_modemux[0],\n\t\t.nmodemuxs = ARRAY_SIZE(sdhci_modemux[0]),\n\t}, {\n\t\t.name = \"sdhci_cd_51_grp\",\n\t\t.pins = sdhci_cd_51_pins,\n\t\t.npins = ARRAY_SIZE(sdhci_cd_51_pins),\n\t\t.modemuxs = sdhci_modemux[1],\n\t\t.nmodemuxs = ARRAY_SIZE(sdhci_modemux[1]),\n\t},\n};\n\nstatic const char *const sdhci_grps[] = { \"sdhci_cd_12_grp\", \"sdhci_cd_51_grp\",\n\t\"sdhci_led_grp\" };\n\nstatic struct spear_function sdhci_function = {\n\t.name = \"sdhci\",\n\t.groups = sdhci_grps,\n\t.ngroups = ARRAY_SIZE(sdhci_grps),\n};\n\n \nstatic const unsigned i2s_pins[] = { 35, 39, 40, 41, 42 };\nstatic struct spear_muxreg i2s_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_SSP_CS_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_UART0_MODEM_MASK,\n\t\t.val = 0,\n\t},\n};\n\nstatic struct spear_muxreg i2s_ext_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_30_39_REG,\n\t\t.mask = PMX_PL_35_MASK | PMX_PL_39_MASK,\n\t\t.val = PMX_I2S_REF_CLK_PL_35_VAL | PMX_I2S_PL_39_VAL,\n\t}, {\n\t\t.reg = IP_SEL_PAD_40_49_REG,\n\t\t.mask = PMX_PL_40_MASK | PMX_PL_41_42_MASK,\n\t\t.val = PMX_I2S_PL_40_VAL | PMX_I2S_PL_41_42_VAL,\n\t},\n};\n\nstatic struct spear_modemux i2s_modemux[] = {\n\t{\n\t\t.modes = AUTO_NET_SMII_MODE | AUTO_NET_MII_MODE | EXTENDED_MODE,\n\t\t.muxregs = i2s_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(i2s_muxreg),\n\t}, {\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = i2s_ext_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(i2s_ext_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup i2s_pingroup = {\n\t.name = \"i2s_grp\",\n\t.pins = i2s_pins,\n\t.npins = ARRAY_SIZE(i2s_pins),\n\t.modemuxs = i2s_modemux,\n\t.nmodemuxs = ARRAY_SIZE(i2s_modemux),\n};\n\nstatic const char *const i2s_grps[] = { \"i2s_grp\" };\nstatic struct spear_function i2s_function = {\n\t.name = \"i2s\",\n\t.groups = i2s_grps,\n\t.ngroups = ARRAY_SIZE(i2s_grps),\n};\n\n \nstatic const unsigned uart1_pins[] = { 28, 29 };\nstatic struct spear_muxreg uart1_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_GPIO_PIN0_MASK | PMX_GPIO_PIN1_MASK,\n\t\t.val = 0,\n\t},\n};\n\nstatic struct spear_muxreg uart1_ext_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_20_29_REG,\n\t\t.mask = PMX_PL_28_29_MASK,\n\t\t.val = PMX_UART1_PL_28_29_VAL,\n\t},\n};\n\nstatic struct spear_modemux uart1_modemux[] = {\n\t{\n\t\t.modes = AUTO_NET_SMII_MODE | AUTO_NET_MII_MODE | AUTO_EXP_MODE\n\t\t\t| SMALL_PRINTERS_MODE | EXTENDED_MODE,\n\t\t.muxregs = uart1_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(uart1_muxreg),\n\t}, {\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = uart1_ext_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(uart1_ext_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup uart1_pingroup = {\n\t.name = \"uart1_grp\",\n\t.pins = uart1_pins,\n\t.npins = ARRAY_SIZE(uart1_pins),\n\t.modemuxs = uart1_modemux,\n\t.nmodemuxs = ARRAY_SIZE(uart1_modemux),\n};\n\nstatic const char *const uart1_grps[] = { \"uart1_grp\" };\nstatic struct spear_function uart1_function = {\n\t.name = \"uart1\",\n\t.groups = uart1_grps,\n\t.ngroups = ARRAY_SIZE(uart1_grps),\n};\n\n \nstatic const unsigned uart1_modem_2_to_7_pins[] = { 2, 3, 4, 5, 6, 7 };\nstatic const unsigned uart1_modem_31_to_36_pins[] = { 31, 32, 33, 34, 35, 36 };\nstatic const unsigned uart1_modem_34_to_45_pins[] = { 34, 35, 36, 43, 44, 45 };\nstatic const unsigned uart1_modem_80_to_85_pins[] = { 80, 81, 82, 83, 84, 85 };\n\nstatic struct spear_muxreg uart1_modem_ext_2_to_7_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_UART0_MASK | PMX_I2C_MASK | PMX_SSP_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = IP_SEL_PAD_0_9_REG,\n\t\t.mask = PMX_PL_2_3_MASK | PMX_PL_6_7_MASK,\n\t\t.val = PMX_UART1_ENH_PL_2_3_VAL | PMX_UART1_ENH_PL_4_5_VAL |\n\t\t\tPMX_UART1_ENH_PL_6_7_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_UART1_ENH_PORT_SEL_MASK,\n\t\t.val = PMX_UART1_ENH_PORT_3_TO_5_7_VAL,\n\t},\n};\n\nstatic struct spear_muxreg uart1_modem_31_to_36_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_GPIO_PIN3_MASK | PMX_GPIO_PIN4_MASK |\n\t\t\tPMX_GPIO_PIN5_MASK | PMX_SSP_CS_MASK,\n\t\t.val = 0,\n\t},\n};\n\nstatic struct spear_muxreg uart1_modem_ext_31_to_36_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_30_39_REG,\n\t\t.mask = PMX_PL_31_MASK | PMX_PL_32_33_MASK | PMX_PL_34_MASK |\n\t\t\tPMX_PL_35_MASK | PMX_PL_36_MASK,\n\t\t.val = PMX_UART1_ENH_PL_31_VAL | PMX_UART1_ENH_PL_32_33_VAL |\n\t\t\tPMX_UART1_ENH_PL_34_VAL | PMX_UART1_ENH_PL_35_VAL |\n\t\t\tPMX_UART1_ENH_PL_36_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_UART1_ENH_PORT_SEL_MASK,\n\t\t.val = PMX_UART1_ENH_PORT_32_TO_34_36_VAL,\n\t},\n};\n\nstatic struct spear_muxreg uart1_modem_34_to_45_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_TIMER_0_1_MASK | PMX_TIMER_2_3_MASK |\n\t\t\tPMX_SSP_CS_MASK,\n\t\t.val = 0,\n\t},\n};\n\nstatic struct spear_muxreg uart1_modem_ext_34_to_45_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_30_39_REG,\n\t\t.mask = PMX_PL_34_MASK | PMX_PL_35_MASK | PMX_PL_36_MASK,\n\t\t.val = PMX_UART1_ENH_PL_34_VAL | PMX_UART1_ENH_PL_35_VAL |\n\t\t\tPMX_UART1_ENH_PL_36_VAL,\n\t}, {\n\t\t.reg = IP_SEL_PAD_40_49_REG,\n\t\t.mask = PMX_PL_43_MASK | PMX_PL_44_45_MASK,\n\t\t.val = PMX_UART1_ENH_PL_43_VAL | PMX_UART1_ENH_PL_44_45_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_UART1_ENH_PORT_SEL_MASK,\n\t\t.val = PMX_UART1_ENH_PORT_44_45_34_36_VAL,\n\t},\n};\n\nstatic struct spear_muxreg uart1_modem_ext_80_to_85_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_80_89_REG,\n\t\t.mask = PMX_PL_80_TO_85_MASK,\n\t\t.val = PMX_UART1_ENH_PL_80_TO_85_VAL,\n\t}, {\n\t\t.reg = IP_SEL_PAD_40_49_REG,\n\t\t.mask = PMX_PL_43_MASK | PMX_PL_44_45_MASK,\n\t\t.val = PMX_UART1_ENH_PL_43_VAL | PMX_UART1_ENH_PL_44_45_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_UART1_ENH_PORT_SEL_MASK,\n\t\t.val = PMX_UART1_ENH_PORT_81_TO_85_VAL,\n\t},\n};\n\nstatic struct spear_modemux uart1_modem_2_to_7_modemux[] = {\n\t{\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = uart1_modem_ext_2_to_7_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(uart1_modem_ext_2_to_7_muxreg),\n\t},\n};\n\nstatic struct spear_modemux uart1_modem_31_to_36_modemux[] = {\n\t{\n\t\t.modes = SMALL_PRINTERS_MODE | EXTENDED_MODE,\n\t\t.muxregs = uart1_modem_31_to_36_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(uart1_modem_31_to_36_muxreg),\n\t}, {\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = uart1_modem_ext_31_to_36_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(uart1_modem_ext_31_to_36_muxreg),\n\t},\n};\n\nstatic struct spear_modemux uart1_modem_34_to_45_modemux[] = {\n\t{\n\t\t.modes = AUTO_EXP_MODE | EXTENDED_MODE,\n\t\t.muxregs = uart1_modem_34_to_45_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(uart1_modem_34_to_45_muxreg),\n\t}, {\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = uart1_modem_ext_34_to_45_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(uart1_modem_ext_34_to_45_muxreg),\n\t},\n};\n\nstatic struct spear_modemux uart1_modem_80_to_85_modemux[] = {\n\t{\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = uart1_modem_ext_80_to_85_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(uart1_modem_ext_80_to_85_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup uart1_modem_pingroup[] = {\n\t{\n\t\t.name = \"uart1_modem_2_to_7_grp\",\n\t\t.pins = uart1_modem_2_to_7_pins,\n\t\t.npins = ARRAY_SIZE(uart1_modem_2_to_7_pins),\n\t\t.modemuxs = uart1_modem_2_to_7_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(uart1_modem_2_to_7_modemux),\n\t}, {\n\t\t.name = \"uart1_modem_31_to_36_grp\",\n\t\t.pins = uart1_modem_31_to_36_pins,\n\t\t.npins = ARRAY_SIZE(uart1_modem_31_to_36_pins),\n\t\t.modemuxs = uart1_modem_31_to_36_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(uart1_modem_31_to_36_modemux),\n\t}, {\n\t\t.name = \"uart1_modem_34_to_45_grp\",\n\t\t.pins = uart1_modem_34_to_45_pins,\n\t\t.npins = ARRAY_SIZE(uart1_modem_34_to_45_pins),\n\t\t.modemuxs = uart1_modem_34_to_45_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(uart1_modem_34_to_45_modemux),\n\t}, {\n\t\t.name = \"uart1_modem_80_to_85_grp\",\n\t\t.pins = uart1_modem_80_to_85_pins,\n\t\t.npins = ARRAY_SIZE(uart1_modem_80_to_85_pins),\n\t\t.modemuxs = uart1_modem_80_to_85_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(uart1_modem_80_to_85_modemux),\n\t},\n};\n\nstatic const char *const uart1_modem_grps[] = { \"uart1_modem_2_to_7_grp\",\n\t\"uart1_modem_31_to_36_grp\", \"uart1_modem_34_to_45_grp\",\n\t\"uart1_modem_80_to_85_grp\" };\nstatic struct spear_function uart1_modem_function = {\n\t.name = \"uart1_modem\",\n\t.groups = uart1_modem_grps,\n\t.ngroups = ARRAY_SIZE(uart1_modem_grps),\n};\n\n \nstatic const unsigned uart2_pins[] = { 0, 1 };\nstatic struct spear_muxreg uart2_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_FIRDA_MASK,\n\t\t.val = 0,\n\t},\n};\n\nstatic struct spear_muxreg uart2_ext_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_0_9_REG,\n\t\t.mask = PMX_PL_0_1_MASK,\n\t\t.val = PMX_UART2_PL_0_1_VAL,\n\t},\n};\n\nstatic struct spear_modemux uart2_modemux[] = {\n\t{\n\t\t.modes = AUTO_NET_SMII_MODE | AUTO_NET_MII_MODE | AUTO_EXP_MODE\n\t\t\t| SMALL_PRINTERS_MODE | EXTENDED_MODE,\n\t\t.muxregs = uart2_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(uart2_muxreg),\n\t}, {\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = uart2_ext_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(uart2_ext_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup uart2_pingroup = {\n\t.name = \"uart2_grp\",\n\t.pins = uart2_pins,\n\t.npins = ARRAY_SIZE(uart2_pins),\n\t.modemuxs = uart2_modemux,\n\t.nmodemuxs = ARRAY_SIZE(uart2_modemux),\n};\n\nstatic const char *const uart2_grps[] = { \"uart2_grp\" };\nstatic struct spear_function uart2_function = {\n\t.name = \"uart2\",\n\t.groups = uart2_grps,\n\t.ngroups = ARRAY_SIZE(uart2_grps),\n};\n\n \nstatic const unsigned uart3_pins[][2] = { { 8, 9 }, { 15, 16 }, { 41, 42 },\n\t{ 52, 53 }, { 73, 74 }, { 94, 95 }, { 98, 99 } };\n\nstatic struct spear_muxreg uart3_ext_8_9_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_SSP_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = IP_SEL_PAD_0_9_REG,\n\t\t.mask = PMX_PL_8_9_MASK,\n\t\t.val = PMX_UART3_PL_8_9_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_UART3_PORT_SEL_MASK,\n\t\t.val = PMX_UART3_PORT_8_VAL,\n\t},\n};\n\nstatic struct spear_muxreg uart3_ext_15_16_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_MII_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = IP_SEL_PAD_10_19_REG,\n\t\t.mask = PMX_PL_15_16_MASK,\n\t\t.val = PMX_UART3_PL_15_16_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_UART3_PORT_SEL_MASK,\n\t\t.val = PMX_UART3_PORT_15_VAL,\n\t},\n};\n\nstatic struct spear_muxreg uart3_ext_41_42_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_UART0_MODEM_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = IP_SEL_PAD_40_49_REG,\n\t\t.mask = PMX_PL_41_42_MASK,\n\t\t.val = PMX_UART3_PL_41_42_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_UART3_PORT_SEL_MASK,\n\t\t.val = PMX_UART3_PORT_41_VAL,\n\t},\n};\n\nstatic struct spear_muxreg uart3_ext_52_53_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_50_59_REG,\n\t\t.mask = PMX_PL_52_53_MASK,\n\t\t.val = PMX_UART3_PL_52_53_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_UART3_PORT_SEL_MASK,\n\t\t.val = PMX_UART3_PORT_52_VAL,\n\t},\n};\n\nstatic struct spear_muxreg uart3_ext_73_74_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_70_79_REG,\n\t\t.mask = PMX_PL_73_MASK | PMX_PL_74_MASK,\n\t\t.val = PMX_UART3_PL_73_VAL | PMX_UART3_PL_74_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_UART3_PORT_SEL_MASK,\n\t\t.val = PMX_UART3_PORT_73_VAL,\n\t},\n};\n\nstatic struct spear_muxreg uart3_ext_94_95_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_90_99_REG,\n\t\t.mask = PMX_PL_94_95_MASK,\n\t\t.val = PMX_UART3_PL_94_95_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_UART3_PORT_SEL_MASK,\n\t\t.val = PMX_UART3_PORT_94_VAL,\n\t},\n};\n\nstatic struct spear_muxreg uart3_ext_98_99_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_90_99_REG,\n\t\t.mask = PMX_PL_98_MASK | PMX_PL_99_MASK,\n\t\t.val = PMX_UART3_PL_98_VAL | PMX_UART3_PL_99_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_UART3_PORT_SEL_MASK,\n\t\t.val = PMX_UART3_PORT_99_VAL,\n\t},\n};\n\nstatic struct spear_modemux uart3_modemux[][1] = {\n\t{\n\t\t \n\t\t{\n\t\t\t.modes = EXTENDED_MODE,\n\t\t\t.muxregs = uart3_ext_8_9_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(uart3_ext_8_9_muxreg),\n\t\t},\n\t}, {\n\t\t \n\t\t{\n\t\t\t.modes = EXTENDED_MODE,\n\t\t\t.muxregs = uart3_ext_15_16_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(uart3_ext_15_16_muxreg),\n\t\t},\n\t}, {\n\t\t \n\t\t{\n\t\t\t.modes = EXTENDED_MODE,\n\t\t\t.muxregs = uart3_ext_41_42_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(uart3_ext_41_42_muxreg),\n\t\t},\n\t}, {\n\t\t \n\t\t{\n\t\t\t.modes = EXTENDED_MODE,\n\t\t\t.muxregs = uart3_ext_52_53_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(uart3_ext_52_53_muxreg),\n\t\t},\n\t}, {\n\t\t \n\t\t{\n\t\t\t.modes = EXTENDED_MODE,\n\t\t\t.muxregs = uart3_ext_73_74_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(uart3_ext_73_74_muxreg),\n\t\t},\n\t}, {\n\t\t \n\t\t{\n\t\t\t.modes = EXTENDED_MODE,\n\t\t\t.muxregs = uart3_ext_94_95_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(uart3_ext_94_95_muxreg),\n\t\t},\n\t}, {\n\t\t \n\t\t{\n\t\t\t.modes = EXTENDED_MODE,\n\t\t\t.muxregs = uart3_ext_98_99_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(uart3_ext_98_99_muxreg),\n\t\t},\n\t},\n};\n\nstatic struct spear_pingroup uart3_pingroup[] = {\n\t{\n\t\t.name = \"uart3_8_9_grp\",\n\t\t.pins = uart3_pins[0],\n\t\t.npins = ARRAY_SIZE(uart3_pins[0]),\n\t\t.modemuxs = uart3_modemux[0],\n\t\t.nmodemuxs = ARRAY_SIZE(uart3_modemux[0]),\n\t}, {\n\t\t.name = \"uart3_15_16_grp\",\n\t\t.pins = uart3_pins[1],\n\t\t.npins = ARRAY_SIZE(uart3_pins[1]),\n\t\t.modemuxs = uart3_modemux[1],\n\t\t.nmodemuxs = ARRAY_SIZE(uart3_modemux[1]),\n\t}, {\n\t\t.name = \"uart3_41_42_grp\",\n\t\t.pins = uart3_pins[2],\n\t\t.npins = ARRAY_SIZE(uart3_pins[2]),\n\t\t.modemuxs = uart3_modemux[2],\n\t\t.nmodemuxs = ARRAY_SIZE(uart3_modemux[2]),\n\t}, {\n\t\t.name = \"uart3_52_53_grp\",\n\t\t.pins = uart3_pins[3],\n\t\t.npins = ARRAY_SIZE(uart3_pins[3]),\n\t\t.modemuxs = uart3_modemux[3],\n\t\t.nmodemuxs = ARRAY_SIZE(uart3_modemux[3]),\n\t}, {\n\t\t.name = \"uart3_73_74_grp\",\n\t\t.pins = uart3_pins[4],\n\t\t.npins = ARRAY_SIZE(uart3_pins[4]),\n\t\t.modemuxs = uart3_modemux[4],\n\t\t.nmodemuxs = ARRAY_SIZE(uart3_modemux[4]),\n\t}, {\n\t\t.name = \"uart3_94_95_grp\",\n\t\t.pins = uart3_pins[5],\n\t\t.npins = ARRAY_SIZE(uart3_pins[5]),\n\t\t.modemuxs = uart3_modemux[5],\n\t\t.nmodemuxs = ARRAY_SIZE(uart3_modemux[5]),\n\t}, {\n\t\t.name = \"uart3_98_99_grp\",\n\t\t.pins = uart3_pins[6],\n\t\t.npins = ARRAY_SIZE(uart3_pins[6]),\n\t\t.modemuxs = uart3_modemux[6],\n\t\t.nmodemuxs = ARRAY_SIZE(uart3_modemux[6]),\n\t},\n};\n\nstatic const char *const uart3_grps[] = { \"uart3_8_9_grp\", \"uart3_15_16_grp\",\n\t\"uart3_41_42_grp\", \"uart3_52_53_grp\", \"uart3_73_74_grp\",\n\t\"uart3_94_95_grp\", \"uart3_98_99_grp\" };\n\nstatic struct spear_function uart3_function = {\n\t.name = \"uart3\",\n\t.groups = uart3_grps,\n\t.ngroups = ARRAY_SIZE(uart3_grps),\n};\n\n \nstatic const unsigned uart4_pins[][2] = { { 6, 7 }, { 13, 14 }, { 39, 40 },\n\t{ 71, 72 }, { 92, 93 }, { 100, 101 } };\n\nstatic struct spear_muxreg uart4_ext_6_7_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_SSP_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = IP_SEL_PAD_0_9_REG,\n\t\t.mask = PMX_PL_6_7_MASK,\n\t\t.val = PMX_UART4_PL_6_7_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_UART4_PORT_SEL_MASK,\n\t\t.val = PMX_UART4_PORT_6_VAL,\n\t},\n};\n\nstatic struct spear_muxreg uart4_ext_13_14_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_MII_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = IP_SEL_PAD_10_19_REG,\n\t\t.mask = PMX_PL_13_14_MASK,\n\t\t.val = PMX_UART4_PL_13_14_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_UART4_PORT_SEL_MASK,\n\t\t.val = PMX_UART4_PORT_13_VAL,\n\t},\n};\n\nstatic struct spear_muxreg uart4_ext_39_40_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_UART0_MODEM_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = IP_SEL_PAD_30_39_REG,\n\t\t.mask = PMX_PL_39_MASK,\n\t\t.val = PMX_UART4_PL_39_VAL,\n\t}, {\n\t\t.reg = IP_SEL_PAD_40_49_REG,\n\t\t.mask = PMX_PL_40_MASK,\n\t\t.val = PMX_UART4_PL_40_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_UART4_PORT_SEL_MASK,\n\t\t.val = PMX_UART4_PORT_39_VAL,\n\t},\n};\n\nstatic struct spear_muxreg uart4_ext_71_72_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_70_79_REG,\n\t\t.mask = PMX_PL_71_72_MASK,\n\t\t.val = PMX_UART4_PL_71_72_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_UART4_PORT_SEL_MASK,\n\t\t.val = PMX_UART4_PORT_71_VAL,\n\t},\n};\n\nstatic struct spear_muxreg uart4_ext_92_93_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_90_99_REG,\n\t\t.mask = PMX_PL_92_93_MASK,\n\t\t.val = PMX_UART4_PL_92_93_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_UART4_PORT_SEL_MASK,\n\t\t.val = PMX_UART4_PORT_92_VAL,\n\t},\n};\n\nstatic struct spear_muxreg uart4_ext_100_101_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_PL_100_101_MASK |\n\t\t\tPMX_UART4_PORT_SEL_MASK,\n\t\t.val = PMX_UART4_PL_100_101_VAL |\n\t\t\tPMX_UART4_PORT_101_VAL,\n\t},\n};\n\nstatic struct spear_modemux uart4_modemux[][1] = {\n\t{\n\t\t \n\t\t{\n\t\t\t.modes = EXTENDED_MODE,\n\t\t\t.muxregs = uart4_ext_6_7_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(uart4_ext_6_7_muxreg),\n\t\t},\n\t}, {\n\t\t \n\t\t{\n\t\t\t.modes = EXTENDED_MODE,\n\t\t\t.muxregs = uart4_ext_13_14_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(uart4_ext_13_14_muxreg),\n\t\t},\n\t}, {\n\t\t \n\t\t{\n\t\t\t.modes = EXTENDED_MODE,\n\t\t\t.muxregs = uart4_ext_39_40_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(uart4_ext_39_40_muxreg),\n\t\t},\n\t}, {\n\t\t \n\t\t{\n\t\t\t.modes = EXTENDED_MODE,\n\t\t\t.muxregs = uart4_ext_71_72_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(uart4_ext_71_72_muxreg),\n\t\t},\n\t}, {\n\t\t \n\t\t{\n\t\t\t.modes = EXTENDED_MODE,\n\t\t\t.muxregs = uart4_ext_92_93_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(uart4_ext_92_93_muxreg),\n\t\t},\n\t}, {\n\t\t \n\t\t{\n\t\t\t.modes = EXTENDED_MODE,\n\t\t\t.muxregs = uart4_ext_100_101_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(uart4_ext_100_101_muxreg),\n\t\t},\n\t},\n};\n\nstatic struct spear_pingroup uart4_pingroup[] = {\n\t{\n\t\t.name = \"uart4_6_7_grp\",\n\t\t.pins = uart4_pins[0],\n\t\t.npins = ARRAY_SIZE(uart4_pins[0]),\n\t\t.modemuxs = uart4_modemux[0],\n\t\t.nmodemuxs = ARRAY_SIZE(uart4_modemux[0]),\n\t}, {\n\t\t.name = \"uart4_13_14_grp\",\n\t\t.pins = uart4_pins[1],\n\t\t.npins = ARRAY_SIZE(uart4_pins[1]),\n\t\t.modemuxs = uart4_modemux[1],\n\t\t.nmodemuxs = ARRAY_SIZE(uart4_modemux[1]),\n\t}, {\n\t\t.name = \"uart4_39_40_grp\",\n\t\t.pins = uart4_pins[2],\n\t\t.npins = ARRAY_SIZE(uart4_pins[2]),\n\t\t.modemuxs = uart4_modemux[2],\n\t\t.nmodemuxs = ARRAY_SIZE(uart4_modemux[2]),\n\t}, {\n\t\t.name = \"uart4_71_72_grp\",\n\t\t.pins = uart4_pins[3],\n\t\t.npins = ARRAY_SIZE(uart4_pins[3]),\n\t\t.modemuxs = uart4_modemux[3],\n\t\t.nmodemuxs = ARRAY_SIZE(uart4_modemux[3]),\n\t}, {\n\t\t.name = \"uart4_92_93_grp\",\n\t\t.pins = uart4_pins[4],\n\t\t.npins = ARRAY_SIZE(uart4_pins[4]),\n\t\t.modemuxs = uart4_modemux[4],\n\t\t.nmodemuxs = ARRAY_SIZE(uart4_modemux[4]),\n\t}, {\n\t\t.name = \"uart4_100_101_grp\",\n\t\t.pins = uart4_pins[5],\n\t\t.npins = ARRAY_SIZE(uart4_pins[5]),\n\t\t.modemuxs = uart4_modemux[5],\n\t\t.nmodemuxs = ARRAY_SIZE(uart4_modemux[5]),\n\t},\n};\n\nstatic const char *const uart4_grps[] = { \"uart4_6_7_grp\", \"uart4_13_14_grp\",\n\t\"uart4_39_40_grp\", \"uart4_71_72_grp\", \"uart4_92_93_grp\",\n\t\"uart4_100_101_grp\" };\n\nstatic struct spear_function uart4_function = {\n\t.name = \"uart4\",\n\t.groups = uart4_grps,\n\t.ngroups = ARRAY_SIZE(uart4_grps),\n};\n\n \nstatic const unsigned uart5_pins[][2] = { { 4, 5 }, { 37, 38 }, { 69, 70 },\n\t{ 90, 91 } };\n\nstatic struct spear_muxreg uart5_ext_4_5_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_I2C_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = IP_SEL_PAD_0_9_REG,\n\t\t.mask = PMX_PL_4_5_MASK,\n\t\t.val = PMX_UART5_PL_4_5_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_UART5_PORT_SEL_MASK,\n\t\t.val = PMX_UART5_PORT_4_VAL,\n\t},\n};\n\nstatic struct spear_muxreg uart5_ext_37_38_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_UART0_MODEM_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = IP_SEL_PAD_30_39_REG,\n\t\t.mask = PMX_PL_37_38_MASK,\n\t\t.val = PMX_UART5_PL_37_38_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_UART5_PORT_SEL_MASK,\n\t\t.val = PMX_UART5_PORT_37_VAL,\n\t},\n};\n\nstatic struct spear_muxreg uart5_ext_69_70_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_60_69_REG,\n\t\t.mask = PMX_PL_69_MASK,\n\t\t.val = PMX_UART5_PL_69_VAL,\n\t}, {\n\t\t.reg = IP_SEL_PAD_70_79_REG,\n\t\t.mask = PMX_PL_70_MASK,\n\t\t.val = PMX_UART5_PL_70_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_UART5_PORT_SEL_MASK,\n\t\t.val = PMX_UART5_PORT_69_VAL,\n\t},\n};\n\nstatic struct spear_muxreg uart5_ext_90_91_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_90_99_REG,\n\t\t.mask = PMX_PL_90_91_MASK,\n\t\t.val = PMX_UART5_PL_90_91_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_UART5_PORT_SEL_MASK,\n\t\t.val = PMX_UART5_PORT_90_VAL,\n\t},\n};\n\nstatic struct spear_modemux uart5_modemux[][1] = {\n\t{\n\t\t \n\t\t{\n\t\t\t.modes = EXTENDED_MODE,\n\t\t\t.muxregs = uart5_ext_4_5_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(uart5_ext_4_5_muxreg),\n\t\t},\n\t}, {\n\t\t \n\t\t{\n\t\t\t.modes = EXTENDED_MODE,\n\t\t\t.muxregs = uart5_ext_37_38_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(uart5_ext_37_38_muxreg),\n\t\t},\n\t}, {\n\t\t \n\t\t{\n\t\t\t.modes = EXTENDED_MODE,\n\t\t\t.muxregs = uart5_ext_69_70_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(uart5_ext_69_70_muxreg),\n\t\t},\n\t}, {\n\t\t \n\t\t{\n\t\t\t.modes = EXTENDED_MODE,\n\t\t\t.muxregs = uart5_ext_90_91_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(uart5_ext_90_91_muxreg),\n\t\t},\n\t},\n};\n\nstatic struct spear_pingroup uart5_pingroup[] = {\n\t{\n\t\t.name = \"uart5_4_5_grp\",\n\t\t.pins = uart5_pins[0],\n\t\t.npins = ARRAY_SIZE(uart5_pins[0]),\n\t\t.modemuxs = uart5_modemux[0],\n\t\t.nmodemuxs = ARRAY_SIZE(uart5_modemux[0]),\n\t}, {\n\t\t.name = \"uart5_37_38_grp\",\n\t\t.pins = uart5_pins[1],\n\t\t.npins = ARRAY_SIZE(uart5_pins[1]),\n\t\t.modemuxs = uart5_modemux[1],\n\t\t.nmodemuxs = ARRAY_SIZE(uart5_modemux[1]),\n\t}, {\n\t\t.name = \"uart5_69_70_grp\",\n\t\t.pins = uart5_pins[2],\n\t\t.npins = ARRAY_SIZE(uart5_pins[2]),\n\t\t.modemuxs = uart5_modemux[2],\n\t\t.nmodemuxs = ARRAY_SIZE(uart5_modemux[2]),\n\t}, {\n\t\t.name = \"uart5_90_91_grp\",\n\t\t.pins = uart5_pins[3],\n\t\t.npins = ARRAY_SIZE(uart5_pins[3]),\n\t\t.modemuxs = uart5_modemux[3],\n\t\t.nmodemuxs = ARRAY_SIZE(uart5_modemux[3]),\n\t},\n};\n\nstatic const char *const uart5_grps[] = { \"uart5_4_5_grp\", \"uart5_37_38_grp\",\n\t\"uart5_69_70_grp\", \"uart5_90_91_grp\" };\nstatic struct spear_function uart5_function = {\n\t.name = \"uart5\",\n\t.groups = uart5_grps,\n\t.ngroups = ARRAY_SIZE(uart5_grps),\n};\n\n \nstatic const unsigned uart6_pins[][2] = { { 2, 3 }, { 88, 89 } };\nstatic struct spear_muxreg uart6_ext_2_3_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_UART0_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = IP_SEL_PAD_0_9_REG,\n\t\t.mask = PMX_PL_2_3_MASK,\n\t\t.val = PMX_UART6_PL_2_3_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_UART6_PORT_SEL_MASK,\n\t\t.val = PMX_UART6_PORT_2_VAL,\n\t},\n};\n\nstatic struct spear_muxreg uart6_ext_88_89_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_80_89_REG,\n\t\t.mask = PMX_PL_88_89_MASK,\n\t\t.val = PMX_UART6_PL_88_89_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_UART6_PORT_SEL_MASK,\n\t\t.val = PMX_UART6_PORT_88_VAL,\n\t},\n};\n\nstatic struct spear_modemux uart6_modemux[][1] = {\n\t{\n\t\t \n\t\t{\n\t\t\t.modes = EXTENDED_MODE,\n\t\t\t.muxregs = uart6_ext_2_3_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(uart6_ext_2_3_muxreg),\n\t\t},\n\t}, {\n\t\t \n\t\t{\n\t\t\t.modes = EXTENDED_MODE,\n\t\t\t.muxregs = uart6_ext_88_89_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(uart6_ext_88_89_muxreg),\n\t\t},\n\t},\n};\n\nstatic struct spear_pingroup uart6_pingroup[] = {\n\t{\n\t\t.name = \"uart6_2_3_grp\",\n\t\t.pins = uart6_pins[0],\n\t\t.npins = ARRAY_SIZE(uart6_pins[0]),\n\t\t.modemuxs = uart6_modemux[0],\n\t\t.nmodemuxs = ARRAY_SIZE(uart6_modemux[0]),\n\t}, {\n\t\t.name = \"uart6_88_89_grp\",\n\t\t.pins = uart6_pins[1],\n\t\t.npins = ARRAY_SIZE(uart6_pins[1]),\n\t\t.modemuxs = uart6_modemux[1],\n\t\t.nmodemuxs = ARRAY_SIZE(uart6_modemux[1]),\n\t},\n};\n\nstatic const char *const uart6_grps[] = { \"uart6_2_3_grp\", \"uart6_88_89_grp\" };\nstatic struct spear_function uart6_function = {\n\t.name = \"uart6\",\n\t.groups = uart6_grps,\n\t.ngroups = ARRAY_SIZE(uart6_grps),\n};\n\n \nstatic const unsigned rs485_pins[] = { 77, 78, 79 };\nstatic struct spear_muxreg rs485_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_70_79_REG,\n\t\t.mask = PMX_PL_77_78_79_MASK,\n\t\t.val = PMX_RS485_PL_77_78_79_VAL,\n\t},\n};\n\nstatic struct spear_modemux rs485_modemux[] = {\n\t{\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = rs485_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(rs485_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup rs485_pingroup = {\n\t.name = \"rs485_grp\",\n\t.pins = rs485_pins,\n\t.npins = ARRAY_SIZE(rs485_pins),\n\t.modemuxs = rs485_modemux,\n\t.nmodemuxs = ARRAY_SIZE(rs485_modemux),\n};\n\nstatic const char *const rs485_grps[] = { \"rs485_grp\" };\nstatic struct spear_function rs485_function = {\n\t.name = \"rs485\",\n\t.groups = rs485_grps,\n\t.ngroups = ARRAY_SIZE(rs485_grps),\n};\n\n \nstatic const unsigned touchscreen_pins[] = { 5, 36 };\nstatic struct spear_muxreg touchscreen_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_I2C_MASK | PMX_SSP_CS_MASK,\n\t\t.val = 0,\n\t},\n};\n\nstatic struct spear_muxreg touchscreen_ext_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_0_9_REG,\n\t\t.mask = PMX_PL_5_MASK,\n\t\t.val = PMX_TOUCH_Y_PL_5_VAL,\n\t}, {\n\t\t.reg = IP_SEL_PAD_30_39_REG,\n\t\t.mask = PMX_PL_36_MASK,\n\t\t.val = PMX_TOUCH_X_PL_36_VAL,\n\t},\n};\n\nstatic struct spear_modemux touchscreen_modemux[] = {\n\t{\n\t\t.modes = AUTO_NET_SMII_MODE | EXTENDED_MODE,\n\t\t.muxregs = touchscreen_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(touchscreen_muxreg),\n\t}, {\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = touchscreen_ext_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(touchscreen_ext_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup touchscreen_pingroup = {\n\t.name = \"touchscreen_grp\",\n\t.pins = touchscreen_pins,\n\t.npins = ARRAY_SIZE(touchscreen_pins),\n\t.modemuxs = touchscreen_modemux,\n\t.nmodemuxs = ARRAY_SIZE(touchscreen_modemux),\n};\n\nstatic const char *const touchscreen_grps[] = { \"touchscreen_grp\" };\nstatic struct spear_function touchscreen_function = {\n\t.name = \"touchscreen\",\n\t.groups = touchscreen_grps,\n\t.ngroups = ARRAY_SIZE(touchscreen_grps),\n};\n\n \nstatic const unsigned can0_pins[] = { 32, 33 };\nstatic struct spear_muxreg can0_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_GPIO_PIN4_MASK | PMX_GPIO_PIN5_MASK,\n\t\t.val = 0,\n\t},\n};\n\nstatic struct spear_muxreg can0_ext_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_30_39_REG,\n\t\t.mask = PMX_PL_32_33_MASK,\n\t\t.val = PMX_CAN0_PL_32_33_VAL,\n\t},\n};\n\nstatic struct spear_modemux can0_modemux[] = {\n\t{\n\t\t.modes = AUTO_NET_SMII_MODE | AUTO_NET_MII_MODE | AUTO_EXP_MODE\n\t\t\t| EXTENDED_MODE,\n\t\t.muxregs = can0_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(can0_muxreg),\n\t}, {\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = can0_ext_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(can0_ext_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup can0_pingroup = {\n\t.name = \"can0_grp\",\n\t.pins = can0_pins,\n\t.npins = ARRAY_SIZE(can0_pins),\n\t.modemuxs = can0_modemux,\n\t.nmodemuxs = ARRAY_SIZE(can0_modemux),\n};\n\nstatic const char *const can0_grps[] = { \"can0_grp\" };\nstatic struct spear_function can0_function = {\n\t.name = \"can0\",\n\t.groups = can0_grps,\n\t.ngroups = ARRAY_SIZE(can0_grps),\n};\n\nstatic const unsigned can1_pins[] = { 30, 31 };\nstatic struct spear_muxreg can1_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_GPIO_PIN2_MASK | PMX_GPIO_PIN3_MASK,\n\t\t.val = 0,\n\t},\n};\n\nstatic struct spear_muxreg can1_ext_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_30_39_REG,\n\t\t.mask = PMX_PL_30_31_MASK,\n\t\t.val = PMX_CAN1_PL_30_31_VAL,\n\t},\n};\n\nstatic struct spear_modemux can1_modemux[] = {\n\t{\n\t\t.modes = AUTO_NET_SMII_MODE | AUTO_NET_MII_MODE | AUTO_EXP_MODE\n\t\t\t| EXTENDED_MODE,\n\t\t.muxregs = can1_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(can1_muxreg),\n\t}, {\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = can1_ext_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(can1_ext_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup can1_pingroup = {\n\t.name = \"can1_grp\",\n\t.pins = can1_pins,\n\t.npins = ARRAY_SIZE(can1_pins),\n\t.modemuxs = can1_modemux,\n\t.nmodemuxs = ARRAY_SIZE(can1_modemux),\n};\n\nstatic const char *const can1_grps[] = { \"can1_grp\" };\nstatic struct spear_function can1_function = {\n\t.name = \"can1\",\n\t.groups = can1_grps,\n\t.ngroups = ARRAY_SIZE(can1_grps),\n};\n\n \nstatic const unsigned pwm0_1_pins[][2] = { { 37, 38 }, { 14, 15 }, { 8, 9 },\n\t{ 30, 31 }, { 42, 43 }, { 59, 60 }, { 88, 89 } };\n\nstatic struct spear_muxreg pwm0_1_pin_8_9_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_SSP_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = IP_SEL_PAD_0_9_REG,\n\t\t.mask = PMX_PL_8_9_MASK,\n\t\t.val = PMX_PWM_0_1_PL_8_9_VAL,\n\t},\n};\n\nstatic struct spear_muxreg pwm0_1_autoexpsmallpri_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_MII_MASK,\n\t\t.val = 0,\n\t},\n};\n\nstatic struct spear_muxreg pwm0_1_pin_14_15_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_10_19_REG,\n\t\t.mask = PMX_PL_14_MASK | PMX_PL_15_MASK,\n\t\t.val = PMX_PWM1_PL_14_VAL | PMX_PWM0_PL_15_VAL,\n\t},\n};\n\nstatic struct spear_muxreg pwm0_1_pin_30_31_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_GPIO_PIN2_MASK | PMX_GPIO_PIN3_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = IP_SEL_PAD_30_39_REG,\n\t\t.mask = PMX_PL_30_MASK | PMX_PL_31_MASK,\n\t\t.val = PMX_PWM1_EXT_PL_30_VAL | PMX_PWM0_EXT_PL_31_VAL,\n\t},\n};\n\nstatic struct spear_muxreg pwm0_1_net_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_UART0_MODEM_MASK,\n\t\t.val = 0,\n\t},\n};\n\nstatic struct spear_muxreg pwm0_1_pin_37_38_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_30_39_REG,\n\t\t.mask = PMX_PL_37_38_MASK,\n\t\t.val = PMX_PWM0_1_PL_37_38_VAL,\n\t},\n};\n\nstatic struct spear_muxreg pwm0_1_pin_42_43_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_UART0_MODEM_MASK | PMX_TIMER_0_1_MASK ,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = IP_SEL_PAD_40_49_REG,\n\t\t.mask = PMX_PL_42_MASK | PMX_PL_43_MASK,\n\t\t.val = PMX_PWM1_PL_42_VAL |\n\t\t\tPMX_PWM0_PL_43_VAL,\n\t},\n};\n\nstatic struct spear_muxreg pwm0_1_pin_59_60_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_50_59_REG,\n\t\t.mask = PMX_PL_59_MASK,\n\t\t.val = PMX_PWM1_PL_59_VAL,\n\t}, {\n\t\t.reg = IP_SEL_PAD_60_69_REG,\n\t\t.mask = PMX_PL_60_MASK,\n\t\t.val = PMX_PWM0_PL_60_VAL,\n\t},\n};\n\nstatic struct spear_muxreg pwm0_1_pin_88_89_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_80_89_REG,\n\t\t.mask = PMX_PL_88_89_MASK,\n\t\t.val = PMX_PWM0_1_PL_88_89_VAL,\n\t},\n};\n\nstatic struct spear_modemux pwm0_1_pin_8_9_modemux[] = {\n\t{\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = pwm0_1_pin_8_9_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pwm0_1_pin_8_9_muxreg),\n\t},\n};\n\nstatic struct spear_modemux pwm0_1_pin_14_15_modemux[] = {\n\t{\n\t\t.modes = AUTO_EXP_MODE | SMALL_PRINTERS_MODE | EXTENDED_MODE,\n\t\t.muxregs = pwm0_1_autoexpsmallpri_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pwm0_1_autoexpsmallpri_muxreg),\n\t}, {\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = pwm0_1_pin_14_15_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pwm0_1_pin_14_15_muxreg),\n\t},\n};\n\nstatic struct spear_modemux pwm0_1_pin_30_31_modemux[] = {\n\t{\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = pwm0_1_pin_30_31_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pwm0_1_pin_30_31_muxreg),\n\t},\n};\n\nstatic struct spear_modemux pwm0_1_pin_37_38_modemux[] = {\n\t{\n\t\t.modes = AUTO_NET_SMII_MODE | AUTO_NET_MII_MODE | EXTENDED_MODE,\n\t\t.muxregs = pwm0_1_net_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pwm0_1_net_muxreg),\n\t}, {\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = pwm0_1_pin_37_38_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pwm0_1_pin_37_38_muxreg),\n\t},\n};\n\nstatic struct spear_modemux pwm0_1_pin_42_43_modemux[] = {\n\t{\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = pwm0_1_pin_42_43_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pwm0_1_pin_42_43_muxreg),\n\t},\n};\n\nstatic struct spear_modemux pwm0_1_pin_59_60_modemux[] = {\n\t{\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = pwm0_1_pin_59_60_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pwm0_1_pin_59_60_muxreg),\n\t},\n};\n\nstatic struct spear_modemux pwm0_1_pin_88_89_modemux[] = {\n\t{\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = pwm0_1_pin_88_89_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pwm0_1_pin_88_89_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup pwm0_1_pingroup[] = {\n\t{\n\t\t.name = \"pwm0_1_pin_8_9_grp\",\n\t\t.pins = pwm0_1_pins[0],\n\t\t.npins = ARRAY_SIZE(pwm0_1_pins[0]),\n\t\t.modemuxs = pwm0_1_pin_8_9_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(pwm0_1_pin_8_9_modemux),\n\t}, {\n\t\t.name = \"pwm0_1_pin_14_15_grp\",\n\t\t.pins = pwm0_1_pins[1],\n\t\t.npins = ARRAY_SIZE(pwm0_1_pins[1]),\n\t\t.modemuxs = pwm0_1_pin_14_15_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(pwm0_1_pin_14_15_modemux),\n\t}, {\n\t\t.name = \"pwm0_1_pin_30_31_grp\",\n\t\t.pins = pwm0_1_pins[2],\n\t\t.npins = ARRAY_SIZE(pwm0_1_pins[2]),\n\t\t.modemuxs = pwm0_1_pin_30_31_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(pwm0_1_pin_30_31_modemux),\n\t}, {\n\t\t.name = \"pwm0_1_pin_37_38_grp\",\n\t\t.pins = pwm0_1_pins[3],\n\t\t.npins = ARRAY_SIZE(pwm0_1_pins[3]),\n\t\t.modemuxs = pwm0_1_pin_37_38_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(pwm0_1_pin_37_38_modemux),\n\t}, {\n\t\t.name = \"pwm0_1_pin_42_43_grp\",\n\t\t.pins = pwm0_1_pins[4],\n\t\t.npins = ARRAY_SIZE(pwm0_1_pins[4]),\n\t\t.modemuxs = pwm0_1_pin_42_43_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(pwm0_1_pin_42_43_modemux),\n\t}, {\n\t\t.name = \"pwm0_1_pin_59_60_grp\",\n\t\t.pins = pwm0_1_pins[5],\n\t\t.npins = ARRAY_SIZE(pwm0_1_pins[5]),\n\t\t.modemuxs = pwm0_1_pin_59_60_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(pwm0_1_pin_59_60_modemux),\n\t}, {\n\t\t.name = \"pwm0_1_pin_88_89_grp\",\n\t\t.pins = pwm0_1_pins[6],\n\t\t.npins = ARRAY_SIZE(pwm0_1_pins[6]),\n\t\t.modemuxs = pwm0_1_pin_88_89_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(pwm0_1_pin_88_89_modemux),\n\t},\n};\n\nstatic const char *const pwm0_1_grps[] = { \"pwm0_1_pin_8_9_grp\",\n\t\"pwm0_1_pin_14_15_grp\", \"pwm0_1_pin_30_31_grp\", \"pwm0_1_pin_37_38_grp\",\n\t\"pwm0_1_pin_42_43_grp\", \"pwm0_1_pin_59_60_grp\", \"pwm0_1_pin_88_89_grp\"\n};\n\nstatic struct spear_function pwm0_1_function = {\n\t.name = \"pwm0_1\",\n\t.groups = pwm0_1_grps,\n\t.ngroups = ARRAY_SIZE(pwm0_1_grps),\n};\n\n \nstatic const unsigned pwm2_pins[][1] = { { 7 }, { 13 }, { 29 }, { 34 }, { 41 },\n\t{ 58 }, { 87 } };\nstatic struct spear_muxreg pwm2_net_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_SSP_CS_MASK,\n\t\t.val = 0,\n\t},\n};\n\nstatic struct spear_muxreg pwm2_pin_7_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_0_9_REG,\n\t\t.mask = PMX_PL_7_MASK,\n\t\t.val = PMX_PWM_2_PL_7_VAL,\n\t},\n};\n\nstatic struct spear_muxreg pwm2_autoexpsmallpri_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_MII_MASK,\n\t\t.val = 0,\n\t},\n};\n\nstatic struct spear_muxreg pwm2_pin_13_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_10_19_REG,\n\t\t.mask = PMX_PL_13_MASK,\n\t\t.val = PMX_PWM2_PL_13_VAL,\n\t},\n};\n\nstatic struct spear_muxreg pwm2_pin_29_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_GPIO_PIN1_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = IP_SEL_PAD_20_29_REG,\n\t\t.mask = PMX_PL_29_MASK,\n\t\t.val = PMX_PWM_2_PL_29_VAL,\n\t},\n};\n\nstatic struct spear_muxreg pwm2_pin_34_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_SSP_CS_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = MODE_CONFIG_REG,\n\t\t.mask = PMX_PWM_MASK,\n\t\t.val = PMX_PWM_MASK,\n\t}, {\n\t\t.reg = IP_SEL_PAD_30_39_REG,\n\t\t.mask = PMX_PL_34_MASK,\n\t\t.val = PMX_PWM2_PL_34_VAL,\n\t},\n};\n\nstatic struct spear_muxreg pwm2_pin_41_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_UART0_MODEM_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = IP_SEL_PAD_40_49_REG,\n\t\t.mask = PMX_PL_41_MASK,\n\t\t.val = PMX_PWM2_PL_41_VAL,\n\t},\n};\n\nstatic struct spear_muxreg pwm2_pin_58_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_50_59_REG,\n\t\t.mask = PMX_PL_58_MASK,\n\t\t.val = PMX_PWM2_PL_58_VAL,\n\t},\n};\n\nstatic struct spear_muxreg pwm2_pin_87_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_80_89_REG,\n\t\t.mask = PMX_PL_87_MASK,\n\t\t.val = PMX_PWM2_PL_87_VAL,\n\t},\n};\n\nstatic struct spear_modemux pwm2_pin_7_modemux[] = {\n\t{\n\t\t.modes = AUTO_NET_SMII_MODE | AUTO_NET_MII_MODE | EXTENDED_MODE,\n\t\t.muxregs = pwm2_net_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pwm2_net_muxreg),\n\t}, {\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = pwm2_pin_7_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pwm2_pin_7_muxreg),\n\t},\n};\nstatic struct spear_modemux pwm2_pin_13_modemux[] = {\n\t{\n\t\t.modes = AUTO_EXP_MODE | SMALL_PRINTERS_MODE | EXTENDED_MODE,\n\t\t.muxregs = pwm2_autoexpsmallpri_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pwm2_autoexpsmallpri_muxreg),\n\t}, {\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = pwm2_pin_13_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pwm2_pin_13_muxreg),\n\t},\n};\nstatic struct spear_modemux pwm2_pin_29_modemux[] = {\n\t{\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = pwm2_pin_29_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pwm2_pin_29_muxreg),\n\t},\n};\nstatic struct spear_modemux pwm2_pin_34_modemux[] = {\n\t{\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = pwm2_pin_34_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pwm2_pin_34_muxreg),\n\t},\n};\n\nstatic struct spear_modemux pwm2_pin_41_modemux[] = {\n\t{\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = pwm2_pin_41_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pwm2_pin_41_muxreg),\n\t},\n};\n\nstatic struct spear_modemux pwm2_pin_58_modemux[] = {\n\t{\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = pwm2_pin_58_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pwm2_pin_58_muxreg),\n\t},\n};\n\nstatic struct spear_modemux pwm2_pin_87_modemux[] = {\n\t{\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = pwm2_pin_87_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pwm2_pin_87_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup pwm2_pingroup[] = {\n\t{\n\t\t.name = \"pwm2_pin_7_grp\",\n\t\t.pins = pwm2_pins[0],\n\t\t.npins = ARRAY_SIZE(pwm2_pins[0]),\n\t\t.modemuxs = pwm2_pin_7_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(pwm2_pin_7_modemux),\n\t}, {\n\t\t.name = \"pwm2_pin_13_grp\",\n\t\t.pins = pwm2_pins[1],\n\t\t.npins = ARRAY_SIZE(pwm2_pins[1]),\n\t\t.modemuxs = pwm2_pin_13_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(pwm2_pin_13_modemux),\n\t}, {\n\t\t.name = \"pwm2_pin_29_grp\",\n\t\t.pins = pwm2_pins[2],\n\t\t.npins = ARRAY_SIZE(pwm2_pins[2]),\n\t\t.modemuxs = pwm2_pin_29_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(pwm2_pin_29_modemux),\n\t}, {\n\t\t.name = \"pwm2_pin_34_grp\",\n\t\t.pins = pwm2_pins[3],\n\t\t.npins = ARRAY_SIZE(pwm2_pins[3]),\n\t\t.modemuxs = pwm2_pin_34_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(pwm2_pin_34_modemux),\n\t}, {\n\t\t.name = \"pwm2_pin_41_grp\",\n\t\t.pins = pwm2_pins[4],\n\t\t.npins = ARRAY_SIZE(pwm2_pins[4]),\n\t\t.modemuxs = pwm2_pin_41_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(pwm2_pin_41_modemux),\n\t}, {\n\t\t.name = \"pwm2_pin_58_grp\",\n\t\t.pins = pwm2_pins[5],\n\t\t.npins = ARRAY_SIZE(pwm2_pins[5]),\n\t\t.modemuxs = pwm2_pin_58_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(pwm2_pin_58_modemux),\n\t}, {\n\t\t.name = \"pwm2_pin_87_grp\",\n\t\t.pins = pwm2_pins[6],\n\t\t.npins = ARRAY_SIZE(pwm2_pins[6]),\n\t\t.modemuxs = pwm2_pin_87_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(pwm2_pin_87_modemux),\n\t},\n};\n\nstatic const char *const pwm2_grps[] = { \"pwm2_pin_7_grp\", \"pwm2_pin_13_grp\",\n\t\"pwm2_pin_29_grp\", \"pwm2_pin_34_grp\", \"pwm2_pin_41_grp\",\n\t\"pwm2_pin_58_grp\", \"pwm2_pin_87_grp\" };\nstatic struct spear_function pwm2_function = {\n\t.name = \"pwm2\",\n\t.groups = pwm2_grps,\n\t.ngroups = ARRAY_SIZE(pwm2_grps),\n};\n\n \nstatic const unsigned pwm3_pins[][1] = { { 6 }, { 12 }, { 28 }, { 40 }, { 57 },\n\t{ 86 } };\nstatic struct spear_muxreg pwm3_pin_6_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_SSP_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = IP_SEL_PAD_0_9_REG,\n\t\t.mask = PMX_PL_6_MASK,\n\t\t.val = PMX_PWM_3_PL_6_VAL,\n\t},\n};\n\nstatic struct spear_muxreg pwm3_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_MII_MASK,\n\t\t.val = 0,\n\t},\n};\n\nstatic struct spear_muxreg pwm3_pin_12_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_10_19_REG,\n\t\t.mask = PMX_PL_12_MASK,\n\t\t.val = PMX_PWM3_PL_12_VAL,\n\t},\n};\n\nstatic struct spear_muxreg pwm3_pin_28_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_GPIO_PIN0_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = IP_SEL_PAD_20_29_REG,\n\t\t.mask = PMX_PL_28_MASK,\n\t\t.val = PMX_PWM_3_PL_28_VAL,\n\t},\n};\n\nstatic struct spear_muxreg pwm3_pin_40_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_UART0_MODEM_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = IP_SEL_PAD_40_49_REG,\n\t\t.mask = PMX_PL_40_MASK,\n\t\t.val = PMX_PWM3_PL_40_VAL,\n\t},\n};\n\nstatic struct spear_muxreg pwm3_pin_57_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_50_59_REG,\n\t\t.mask = PMX_PL_57_MASK,\n\t\t.val = PMX_PWM3_PL_57_VAL,\n\t},\n};\n\nstatic struct spear_muxreg pwm3_pin_86_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_80_89_REG,\n\t\t.mask = PMX_PL_86_MASK,\n\t\t.val = PMX_PWM3_PL_86_VAL,\n\t},\n};\n\nstatic struct spear_modemux pwm3_pin_6_modemux[] = {\n\t{\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = pwm3_pin_6_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pwm3_pin_6_muxreg),\n\t},\n};\n\nstatic struct spear_modemux pwm3_pin_12_modemux[] = {\n\t{\n\t\t.modes = AUTO_EXP_MODE | SMALL_PRINTERS_MODE |\n\t\t\tAUTO_NET_SMII_MODE | EXTENDED_MODE,\n\t\t.muxregs = pwm3_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pwm3_muxreg),\n\t}, {\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = pwm3_pin_12_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pwm3_pin_12_muxreg),\n\t},\n};\n\nstatic struct spear_modemux pwm3_pin_28_modemux[] = {\n\t{\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = pwm3_pin_28_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pwm3_pin_28_muxreg),\n\t},\n};\n\nstatic struct spear_modemux pwm3_pin_40_modemux[] = {\n\t{\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = pwm3_pin_40_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pwm3_pin_40_muxreg),\n\t},\n};\n\nstatic struct spear_modemux pwm3_pin_57_modemux[] = {\n\t{\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = pwm3_pin_57_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pwm3_pin_57_muxreg),\n\t},\n};\n\nstatic struct spear_modemux pwm3_pin_86_modemux[] = {\n\t{\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = pwm3_pin_86_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pwm3_pin_86_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup pwm3_pingroup[] = {\n\t{\n\t\t.name = \"pwm3_pin_6_grp\",\n\t\t.pins = pwm3_pins[0],\n\t\t.npins = ARRAY_SIZE(pwm3_pins[0]),\n\t\t.modemuxs = pwm3_pin_6_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(pwm3_pin_6_modemux),\n\t}, {\n\t\t.name = \"pwm3_pin_12_grp\",\n\t\t.pins = pwm3_pins[1],\n\t\t.npins = ARRAY_SIZE(pwm3_pins[1]),\n\t\t.modemuxs = pwm3_pin_12_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(pwm3_pin_12_modemux),\n\t}, {\n\t\t.name = \"pwm3_pin_28_grp\",\n\t\t.pins = pwm3_pins[2],\n\t\t.npins = ARRAY_SIZE(pwm3_pins[2]),\n\t\t.modemuxs = pwm3_pin_28_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(pwm3_pin_28_modemux),\n\t}, {\n\t\t.name = \"pwm3_pin_40_grp\",\n\t\t.pins = pwm3_pins[3],\n\t\t.npins = ARRAY_SIZE(pwm3_pins[3]),\n\t\t.modemuxs = pwm3_pin_40_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(pwm3_pin_40_modemux),\n\t}, {\n\t\t.name = \"pwm3_pin_57_grp\",\n\t\t.pins = pwm3_pins[4],\n\t\t.npins = ARRAY_SIZE(pwm3_pins[4]),\n\t\t.modemuxs = pwm3_pin_57_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(pwm3_pin_57_modemux),\n\t}, {\n\t\t.name = \"pwm3_pin_86_grp\",\n\t\t.pins = pwm3_pins[5],\n\t\t.npins = ARRAY_SIZE(pwm3_pins[5]),\n\t\t.modemuxs = pwm3_pin_86_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(pwm3_pin_86_modemux),\n\t},\n};\n\nstatic const char *const pwm3_grps[] = { \"pwm3_pin_6_grp\", \"pwm3_pin_12_grp\",\n\t\"pwm3_pin_28_grp\", \"pwm3_pin_40_grp\", \"pwm3_pin_57_grp\",\n\t\"pwm3_pin_86_grp\" };\nstatic struct spear_function pwm3_function = {\n\t.name = \"pwm3\",\n\t.groups = pwm3_grps,\n\t.ngroups = ARRAY_SIZE(pwm3_grps),\n};\n\n \nstatic const unsigned ssp1_pins[][2] = { { 17, 20 }, { 36, 39 }, { 48, 51 },\n\t{ 65, 68 }, { 94, 97 } };\nstatic struct spear_muxreg ssp1_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_MII_MASK,\n\t\t.val = 0,\n\t},\n};\n\nstatic struct spear_muxreg ssp1_ext_17_20_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_10_19_REG,\n\t\t.mask = PMX_PL_17_18_MASK | PMX_PL_19_MASK,\n\t\t.val = PMX_SSP1_PL_17_18_19_20_VAL,\n\t}, {\n\t\t.reg = IP_SEL_PAD_20_29_REG,\n\t\t.mask = PMX_PL_20_MASK,\n\t\t.val = PMX_SSP1_PL_17_18_19_20_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_SSP1_PORT_SEL_MASK,\n\t\t.val = PMX_SSP1_PORT_17_TO_20_VAL,\n\t},\n};\n\nstatic struct spear_muxreg ssp1_ext_36_39_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_UART0_MODEM_MASK | PMX_SSP_CS_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = IP_SEL_PAD_30_39_REG,\n\t\t.mask = PMX_PL_36_MASK | PMX_PL_37_38_MASK | PMX_PL_39_MASK,\n\t\t.val = PMX_SSP1_PL_36_VAL | PMX_SSP1_PL_37_38_VAL |\n\t\t\tPMX_SSP1_PL_39_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_SSP1_PORT_SEL_MASK,\n\t\t.val = PMX_SSP1_PORT_36_TO_39_VAL,\n\t},\n};\n\nstatic struct spear_muxreg ssp1_ext_48_51_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_TIMER_0_1_MASK | PMX_TIMER_2_3_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = IP_SEL_PAD_40_49_REG,\n\t\t.mask = PMX_PL_48_49_MASK,\n\t\t.val = PMX_SSP1_PL_48_49_VAL,\n\t}, {\n\t\t.reg = IP_SEL_PAD_50_59_REG,\n\t\t.mask = PMX_PL_50_51_MASK,\n\t\t.val = PMX_SSP1_PL_50_51_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_SSP1_PORT_SEL_MASK,\n\t\t.val = PMX_SSP1_PORT_48_TO_51_VAL,\n\t},\n};\n\nstatic struct spear_muxreg ssp1_ext_65_68_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_60_69_REG,\n\t\t.mask = PMX_PL_65_TO_68_MASK,\n\t\t.val = PMX_SSP1_PL_65_TO_68_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_SSP1_PORT_SEL_MASK,\n\t\t.val = PMX_SSP1_PORT_65_TO_68_VAL,\n\t},\n};\n\nstatic struct spear_muxreg ssp1_ext_94_97_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_90_99_REG,\n\t\t.mask = PMX_PL_94_95_MASK | PMX_PL_96_97_MASK,\n\t\t.val = PMX_SSP1_PL_94_95_VAL | PMX_SSP1_PL_96_97_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_SSP1_PORT_SEL_MASK,\n\t\t.val = PMX_SSP1_PORT_94_TO_97_VAL,\n\t},\n};\n\nstatic struct spear_modemux ssp1_17_20_modemux[] = {\n\t{\n\t\t.modes = SMALL_PRINTERS_MODE | AUTO_NET_SMII_MODE |\n\t\t\tEXTENDED_MODE,\n\t\t.muxregs = ssp1_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(ssp1_muxreg),\n\t}, {\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = ssp1_ext_17_20_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(ssp1_ext_17_20_muxreg),\n\t},\n};\n\nstatic struct spear_modemux ssp1_36_39_modemux[] = {\n\t{\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = ssp1_ext_36_39_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(ssp1_ext_36_39_muxreg),\n\t},\n};\n\nstatic struct spear_modemux ssp1_48_51_modemux[] = {\n\t{\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = ssp1_ext_48_51_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(ssp1_ext_48_51_muxreg),\n\t},\n};\nstatic struct spear_modemux ssp1_65_68_modemux[] = {\n\t{\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = ssp1_ext_65_68_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(ssp1_ext_65_68_muxreg),\n\t},\n};\n\nstatic struct spear_modemux ssp1_94_97_modemux[] = {\n\t{\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = ssp1_ext_94_97_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(ssp1_ext_94_97_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup ssp1_pingroup[] = {\n\t{\n\t\t.name = \"ssp1_17_20_grp\",\n\t\t.pins = ssp1_pins[0],\n\t\t.npins = ARRAY_SIZE(ssp1_pins[0]),\n\t\t.modemuxs = ssp1_17_20_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(ssp1_17_20_modemux),\n\t}, {\n\t\t.name = \"ssp1_36_39_grp\",\n\t\t.pins = ssp1_pins[1],\n\t\t.npins = ARRAY_SIZE(ssp1_pins[1]),\n\t\t.modemuxs = ssp1_36_39_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(ssp1_36_39_modemux),\n\t}, {\n\t\t.name = \"ssp1_48_51_grp\",\n\t\t.pins = ssp1_pins[2],\n\t\t.npins = ARRAY_SIZE(ssp1_pins[2]),\n\t\t.modemuxs = ssp1_48_51_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(ssp1_48_51_modemux),\n\t}, {\n\t\t.name = \"ssp1_65_68_grp\",\n\t\t.pins = ssp1_pins[3],\n\t\t.npins = ARRAY_SIZE(ssp1_pins[3]),\n\t\t.modemuxs = ssp1_65_68_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(ssp1_65_68_modemux),\n\t}, {\n\t\t.name = \"ssp1_94_97_grp\",\n\t\t.pins = ssp1_pins[4],\n\t\t.npins = ARRAY_SIZE(ssp1_pins[4]),\n\t\t.modemuxs = ssp1_94_97_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(ssp1_94_97_modemux),\n\t},\n};\n\nstatic const char *const ssp1_grps[] = { \"ssp1_17_20_grp\", \"ssp1_36_39_grp\",\n\t\"ssp1_48_51_grp\", \"ssp1_65_68_grp\", \"ssp1_94_97_grp\"\n};\nstatic struct spear_function ssp1_function = {\n\t.name = \"ssp1\",\n\t.groups = ssp1_grps,\n\t.ngroups = ARRAY_SIZE(ssp1_grps),\n};\n\n \nstatic const unsigned ssp2_pins[][2] = { { 13, 16 }, { 32, 35 }, { 44, 47 },\n\t{ 61, 64 }, { 90, 93 } };\nstatic struct spear_muxreg ssp2_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_MII_MASK,\n\t\t.val = 0,\n\t},\n};\n\nstatic struct spear_muxreg ssp2_ext_13_16_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_10_19_REG,\n\t\t.mask = PMX_PL_13_14_MASK | PMX_PL_15_16_MASK,\n\t\t.val = PMX_SSP2_PL_13_14_15_16_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_SSP2_PORT_SEL_MASK,\n\t\t.val = PMX_SSP2_PORT_13_TO_16_VAL,\n\t},\n};\n\nstatic struct spear_muxreg ssp2_ext_32_35_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_SSP_CS_MASK | PMX_GPIO_PIN4_MASK |\n\t\t\tPMX_GPIO_PIN5_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = IP_SEL_PAD_30_39_REG,\n\t\t.mask = PMX_PL_32_33_MASK | PMX_PL_34_MASK | PMX_PL_35_MASK,\n\t\t.val = PMX_SSP2_PL_32_33_VAL | PMX_SSP2_PL_34_VAL |\n\t\t\tPMX_SSP2_PL_35_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_SSP2_PORT_SEL_MASK,\n\t\t.val = PMX_SSP2_PORT_32_TO_35_VAL,\n\t},\n};\n\nstatic struct spear_muxreg ssp2_ext_44_47_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_TIMER_0_1_MASK | PMX_TIMER_2_3_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = IP_SEL_PAD_40_49_REG,\n\t\t.mask = PMX_PL_44_45_MASK | PMX_PL_46_47_MASK,\n\t\t.val = PMX_SSP2_PL_44_45_VAL | PMX_SSP2_PL_46_47_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_SSP2_PORT_SEL_MASK,\n\t\t.val = PMX_SSP2_PORT_44_TO_47_VAL,\n\t},\n};\n\nstatic struct spear_muxreg ssp2_ext_61_64_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_60_69_REG,\n\t\t.mask = PMX_PL_61_TO_64_MASK,\n\t\t.val = PMX_SSP2_PL_61_TO_64_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_SSP2_PORT_SEL_MASK,\n\t\t.val = PMX_SSP2_PORT_61_TO_64_VAL,\n\t},\n};\n\nstatic struct spear_muxreg ssp2_ext_90_93_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_90_99_REG,\n\t\t.mask = PMX_PL_90_91_MASK | PMX_PL_92_93_MASK,\n\t\t.val = PMX_SSP2_PL_90_91_VAL | PMX_SSP2_PL_92_93_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_SSP2_PORT_SEL_MASK,\n\t\t.val = PMX_SSP2_PORT_90_TO_93_VAL,\n\t},\n};\n\nstatic struct spear_modemux ssp2_13_16_modemux[] = {\n\t{\n\t\t.modes = AUTO_NET_SMII_MODE | EXTENDED_MODE,\n\t\t.muxregs = ssp2_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(ssp2_muxreg),\n\t}, {\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = ssp2_ext_13_16_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(ssp2_ext_13_16_muxreg),\n\t},\n};\n\nstatic struct spear_modemux ssp2_32_35_modemux[] = {\n\t{\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = ssp2_ext_32_35_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(ssp2_ext_32_35_muxreg),\n\t},\n};\n\nstatic struct spear_modemux ssp2_44_47_modemux[] = {\n\t{\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = ssp2_ext_44_47_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(ssp2_ext_44_47_muxreg),\n\t},\n};\n\nstatic struct spear_modemux ssp2_61_64_modemux[] = {\n\t{\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = ssp2_ext_61_64_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(ssp2_ext_61_64_muxreg),\n\t},\n};\n\nstatic struct spear_modemux ssp2_90_93_modemux[] = {\n\t{\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = ssp2_ext_90_93_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(ssp2_ext_90_93_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup ssp2_pingroup[] = {\n\t{\n\t\t.name = \"ssp2_13_16_grp\",\n\t\t.pins = ssp2_pins[0],\n\t\t.npins = ARRAY_SIZE(ssp2_pins[0]),\n\t\t.modemuxs = ssp2_13_16_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(ssp2_13_16_modemux),\n\t}, {\n\t\t.name = \"ssp2_32_35_grp\",\n\t\t.pins = ssp2_pins[1],\n\t\t.npins = ARRAY_SIZE(ssp2_pins[1]),\n\t\t.modemuxs = ssp2_32_35_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(ssp2_32_35_modemux),\n\t}, {\n\t\t.name = \"ssp2_44_47_grp\",\n\t\t.pins = ssp2_pins[2],\n\t\t.npins = ARRAY_SIZE(ssp2_pins[2]),\n\t\t.modemuxs = ssp2_44_47_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(ssp2_44_47_modemux),\n\t}, {\n\t\t.name = \"ssp2_61_64_grp\",\n\t\t.pins = ssp2_pins[3],\n\t\t.npins = ARRAY_SIZE(ssp2_pins[3]),\n\t\t.modemuxs = ssp2_61_64_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(ssp2_61_64_modemux),\n\t}, {\n\t\t.name = \"ssp2_90_93_grp\",\n\t\t.pins = ssp2_pins[4],\n\t\t.npins = ARRAY_SIZE(ssp2_pins[4]),\n\t\t.modemuxs = ssp2_90_93_modemux,\n\t\t.nmodemuxs = ARRAY_SIZE(ssp2_90_93_modemux),\n\t},\n};\n\nstatic const char *const ssp2_grps[] = { \"ssp2_13_16_grp\", \"ssp2_32_35_grp\",\n\t\"ssp2_44_47_grp\", \"ssp2_61_64_grp\", \"ssp2_90_93_grp\" };\nstatic struct spear_function ssp2_function = {\n\t.name = \"ssp2\",\n\t.groups = ssp2_grps,\n\t.ngroups = ARRAY_SIZE(ssp2_grps),\n};\n\n \nstatic const unsigned mii2_pins[] = { 80, 81, 82, 83, 84, 85, 86, 87, 88, 89,\n\t90, 91, 92, 93, 94, 95, 96, 97 };\nstatic struct spear_muxreg mii2_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_80_89_REG,\n\t\t.mask = PMX_PL_80_TO_85_MASK | PMX_PL_86_87_MASK |\n\t\t\tPMX_PL_88_89_MASK,\n\t\t.val = PMX_MII2_PL_80_TO_85_VAL | PMX_MII2_PL_86_87_VAL |\n\t\t\tPMX_MII2_PL_88_89_VAL,\n\t}, {\n\t\t.reg = IP_SEL_PAD_90_99_REG,\n\t\t.mask = PMX_PL_90_91_MASK | PMX_PL_92_93_MASK |\n\t\t\tPMX_PL_94_95_MASK | PMX_PL_96_97_MASK,\n\t\t.val = PMX_MII2_PL_90_91_VAL | PMX_MII2_PL_92_93_VAL |\n\t\t\tPMX_MII2_PL_94_95_VAL | PMX_MII2_PL_96_97_VAL,\n\t}, {\n\t\t.reg = EXT_CTRL_REG,\n\t\t.mask = (MAC_MODE_MASK << MAC2_MODE_SHIFT) |\n\t\t\t(MAC_MODE_MASK << MAC1_MODE_SHIFT) |\n\t\t\tMII_MDIO_MASK,\n\t\t.val = (MAC_MODE_MII << MAC2_MODE_SHIFT) |\n\t\t\t(MAC_MODE_MII << MAC1_MODE_SHIFT) |\n\t\t\tMII_MDIO_81_VAL,\n\t},\n};\n\nstatic struct spear_modemux mii2_modemux[] = {\n\t{\n\t\t.modes = EXTENDED_MODE,\n\t\t.muxregs = mii2_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(mii2_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup mii2_pingroup = {\n\t.name = \"mii2_grp\",\n\t.pins = mii2_pins,\n\t.npins = ARRAY_SIZE(mii2_pins),\n\t.modemuxs = mii2_modemux,\n\t.nmodemuxs = ARRAY_SIZE(mii2_modemux),\n};\n\nstatic const char *const mii2_grps[] = { \"mii2_grp\" };\nstatic struct spear_function mii2_function = {\n\t.name = \"mii2\",\n\t.groups = mii2_grps,\n\t.ngroups = ARRAY_SIZE(mii2_grps),\n};\n\n \nstatic const unsigned rmii0_1_pins[] = { 10, 11, 13, 14, 15, 16, 17, 18, 19, 20,\n\t21, 22, 23, 24, 25, 26, 27 };\nstatic const unsigned smii0_1_pins[] = { 10, 11, 21, 22, 23, 24, 25, 26, 27 };\nstatic struct spear_muxreg mii0_1_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_MII_MASK,\n\t\t.val = 0,\n\t},\n};\n\nstatic struct spear_muxreg smii0_1_ext_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_10_19_REG,\n\t\t.mask = PMX_PL_10_11_MASK,\n\t\t.val = PMX_SMII_PL_10_11_VAL,\n\t}, {\n\t\t.reg = IP_SEL_PAD_20_29_REG,\n\t\t.mask = PMX_PL_21_TO_27_MASK,\n\t\t.val = PMX_SMII_PL_21_TO_27_VAL,\n\t}, {\n\t\t.reg = EXT_CTRL_REG,\n\t\t.mask = (MAC_MODE_MASK << MAC2_MODE_SHIFT) |\n\t\t\t(MAC_MODE_MASK << MAC1_MODE_SHIFT) |\n\t\t\tMII_MDIO_MASK,\n\t\t.val = (MAC_MODE_SMII << MAC2_MODE_SHIFT)\n\t\t\t| (MAC_MODE_SMII << MAC1_MODE_SHIFT)\n\t\t\t| MII_MDIO_10_11_VAL,\n\t},\n};\n\nstatic struct spear_muxreg rmii0_1_ext_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_10_19_REG,\n\t\t.mask = PMX_PL_10_11_MASK | PMX_PL_13_14_MASK |\n\t\t\tPMX_PL_15_16_MASK | PMX_PL_17_18_MASK | PMX_PL_19_MASK,\n\t\t.val = PMX_RMII_PL_10_11_VAL | PMX_RMII_PL_13_14_VAL |\n\t\t\tPMX_RMII_PL_15_16_VAL | PMX_RMII_PL_17_18_VAL |\n\t\t\tPMX_RMII_PL_19_VAL,\n\t}, {\n\t\t.reg = IP_SEL_PAD_20_29_REG,\n\t\t.mask = PMX_PL_20_MASK | PMX_PL_21_TO_27_MASK,\n\t\t.val = PMX_RMII_PL_20_VAL | PMX_RMII_PL_21_TO_27_VAL,\n\t}, {\n\t\t.reg = EXT_CTRL_REG,\n\t\t.mask = (MAC_MODE_MASK << MAC2_MODE_SHIFT) |\n\t\t\t(MAC_MODE_MASK << MAC1_MODE_SHIFT) |\n\t\t\tMII_MDIO_MASK,\n\t\t.val = (MAC_MODE_RMII << MAC2_MODE_SHIFT)\n\t\t\t| (MAC_MODE_RMII << MAC1_MODE_SHIFT)\n\t\t\t| MII_MDIO_10_11_VAL,\n\t},\n};\n\nstatic struct spear_modemux mii0_1_modemux[][2] = {\n\t{\n\t\t \n\t\t{\n\t\t\t.modes = AUTO_NET_SMII_MODE | AUTO_EXP_MODE |\n\t\t\t\tSMALL_PRINTERS_MODE | EXTENDED_MODE,\n\t\t\t.muxregs = mii0_1_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(mii0_1_muxreg),\n\t\t}, {\n\t\t\t.modes = EXTENDED_MODE,\n\t\t\t.muxregs = smii0_1_ext_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(smii0_1_ext_muxreg),\n\t\t},\n\t}, {\n\t\t \n\t\t{\n\t\t\t.modes = AUTO_NET_SMII_MODE | AUTO_EXP_MODE |\n\t\t\t\tSMALL_PRINTERS_MODE | EXTENDED_MODE,\n\t\t\t.muxregs = mii0_1_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(mii0_1_muxreg),\n\t\t}, {\n\t\t\t.modes = EXTENDED_MODE,\n\t\t\t.muxregs = rmii0_1_ext_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(rmii0_1_ext_muxreg),\n\t\t},\n\t},\n};\n\nstatic struct spear_pingroup mii0_1_pingroup[] = {\n\t{\n\t\t.name = \"smii0_1_grp\",\n\t\t.pins = smii0_1_pins,\n\t\t.npins = ARRAY_SIZE(smii0_1_pins),\n\t\t.modemuxs = mii0_1_modemux[0],\n\t\t.nmodemuxs = ARRAY_SIZE(mii0_1_modemux[0]),\n\t}, {\n\t\t.name = \"rmii0_1_grp\",\n\t\t.pins = rmii0_1_pins,\n\t\t.npins = ARRAY_SIZE(rmii0_1_pins),\n\t\t.modemuxs = mii0_1_modemux[1],\n\t\t.nmodemuxs = ARRAY_SIZE(mii0_1_modemux[1]),\n\t},\n};\n\nstatic const char *const mii0_1_grps[] = { \"smii0_1_grp\", \"rmii0_1_grp\" };\nstatic struct spear_function mii0_1_function = {\n\t.name = \"mii0_1\",\n\t.groups = mii0_1_grps,\n\t.ngroups = ARRAY_SIZE(mii0_1_grps),\n};\n\n \nstatic const unsigned i2c1_pins[][2] = { { 8, 9 }, { 98, 99 } };\nstatic struct spear_muxreg i2c1_ext_8_9_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_SSP_CS_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = IP_SEL_PAD_0_9_REG,\n\t\t.mask = PMX_PL_8_9_MASK,\n\t\t.val = PMX_I2C1_PL_8_9_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_I2C1_PORT_SEL_MASK,\n\t\t.val = PMX_I2C1_PORT_8_9_VAL,\n\t},\n};\n\nstatic struct spear_muxreg i2c1_ext_98_99_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_90_99_REG,\n\t\t.mask = PMX_PL_98_MASK | PMX_PL_99_MASK,\n\t\t.val = PMX_I2C1_PL_98_VAL | PMX_I2C1_PL_99_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_I2C1_PORT_SEL_MASK,\n\t\t.val = PMX_I2C1_PORT_98_99_VAL,\n\t},\n};\n\nstatic struct spear_modemux i2c1_modemux[][1] = {\n\t{\n\t\t \n\t\t{\n\t\t\t.modes = EXTENDED_MODE,\n\t\t\t.muxregs = i2c1_ext_8_9_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(i2c1_ext_8_9_muxreg),\n\t\t},\n\t}, {\n\t\t \n\t\t{\n\t\t\t.modes = EXTENDED_MODE,\n\t\t\t.muxregs = i2c1_ext_98_99_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(i2c1_ext_98_99_muxreg),\n\t\t},\n\t},\n};\n\nstatic struct spear_pingroup i2c1_pingroup[] = {\n\t{\n\t\t.name = \"i2c1_8_9_grp\",\n\t\t.pins = i2c1_pins[0],\n\t\t.npins = ARRAY_SIZE(i2c1_pins[0]),\n\t\t.modemuxs = i2c1_modemux[0],\n\t\t.nmodemuxs = ARRAY_SIZE(i2c1_modemux[0]),\n\t}, {\n\t\t.name = \"i2c1_98_99_grp\",\n\t\t.pins = i2c1_pins[1],\n\t\t.npins = ARRAY_SIZE(i2c1_pins[1]),\n\t\t.modemuxs = i2c1_modemux[1],\n\t\t.nmodemuxs = ARRAY_SIZE(i2c1_modemux[1]),\n\t},\n};\n\nstatic const char *const i2c1_grps[] = { \"i2c1_8_9_grp\", \"i2c1_98_99_grp\" };\nstatic struct spear_function i2c1_function = {\n\t.name = \"i2c1\",\n\t.groups = i2c1_grps,\n\t.ngroups = ARRAY_SIZE(i2c1_grps),\n};\n\n \nstatic const unsigned i2c2_pins[][2] = { { 0, 1 }, { 2, 3 }, { 19, 20 },\n\t{ 75, 76 }, { 96, 97 } };\nstatic struct spear_muxreg i2c2_ext_0_1_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_FIRDA_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = IP_SEL_PAD_0_9_REG,\n\t\t.mask = PMX_PL_0_1_MASK,\n\t\t.val = PMX_I2C2_PL_0_1_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_I2C2_PORT_SEL_MASK,\n\t\t.val = PMX_I2C2_PORT_0_1_VAL,\n\t},\n};\n\nstatic struct spear_muxreg i2c2_ext_2_3_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_UART0_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = IP_SEL_PAD_0_9_REG,\n\t\t.mask = PMX_PL_2_3_MASK,\n\t\t.val = PMX_I2C2_PL_2_3_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_I2C2_PORT_SEL_MASK,\n\t\t.val = PMX_I2C2_PORT_2_3_VAL,\n\t},\n};\n\nstatic struct spear_muxreg i2c2_ext_19_20_muxreg[] = {\n\t{\n\t\t.reg = PMX_CONFIG_REG,\n\t\t.mask = PMX_MII_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = IP_SEL_PAD_10_19_REG,\n\t\t.mask = PMX_PL_19_MASK,\n\t\t.val = PMX_I2C2_PL_19_VAL,\n\t}, {\n\t\t.reg = IP_SEL_PAD_20_29_REG,\n\t\t.mask = PMX_PL_20_MASK,\n\t\t.val = PMX_I2C2_PL_20_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_I2C2_PORT_SEL_MASK,\n\t\t.val = PMX_I2C2_PORT_19_20_VAL,\n\t},\n};\n\nstatic struct spear_muxreg i2c2_ext_75_76_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_70_79_REG,\n\t\t.mask = PMX_PL_75_76_MASK,\n\t\t.val = PMX_I2C2_PL_75_76_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_I2C2_PORT_SEL_MASK,\n\t\t.val = PMX_I2C2_PORT_75_76_VAL,\n\t},\n};\n\nstatic struct spear_muxreg i2c2_ext_96_97_muxreg[] = {\n\t{\n\t\t.reg = IP_SEL_PAD_90_99_REG,\n\t\t.mask = PMX_PL_96_97_MASK,\n\t\t.val = PMX_I2C2_PL_96_97_VAL,\n\t}, {\n\t\t.reg = IP_SEL_MIX_PAD_REG,\n\t\t.mask = PMX_I2C2_PORT_SEL_MASK,\n\t\t.val = PMX_I2C2_PORT_96_97_VAL,\n\t},\n};\n\nstatic struct spear_modemux i2c2_modemux[][1] = {\n\t{\n\t\t \n\t\t{\n\t\t\t.modes = EXTENDED_MODE,\n\t\t\t.muxregs = i2c2_ext_0_1_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(i2c2_ext_0_1_muxreg),\n\t\t},\n\t}, {\n\t\t \n\t\t{\n\t\t\t.modes = EXTENDED_MODE,\n\t\t\t.muxregs = i2c2_ext_2_3_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(i2c2_ext_2_3_muxreg),\n\t\t},\n\t}, {\n\t\t \n\t\t{\n\t\t\t.modes = EXTENDED_MODE,\n\t\t\t.muxregs = i2c2_ext_19_20_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(i2c2_ext_19_20_muxreg),\n\t\t},\n\t}, {\n\t\t \n\t\t{\n\t\t\t.modes = EXTENDED_MODE,\n\t\t\t.muxregs = i2c2_ext_75_76_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(i2c2_ext_75_76_muxreg),\n\t\t},\n\t}, {\n\t\t \n\t\t{\n\t\t\t.modes = EXTENDED_MODE,\n\t\t\t.muxregs = i2c2_ext_96_97_muxreg,\n\t\t\t.nmuxregs = ARRAY_SIZE(i2c2_ext_96_97_muxreg),\n\t\t},\n\t},\n};\n\nstatic struct spear_pingroup i2c2_pingroup[] = {\n\t{\n\t\t.name = \"i2c2_0_1_grp\",\n\t\t.pins = i2c2_pins[0],\n\t\t.npins = ARRAY_SIZE(i2c2_pins[0]),\n\t\t.modemuxs = i2c2_modemux[0],\n\t\t.nmodemuxs = ARRAY_SIZE(i2c2_modemux[0]),\n\t}, {\n\t\t.name = \"i2c2_2_3_grp\",\n\t\t.pins = i2c2_pins[1],\n\t\t.npins = ARRAY_SIZE(i2c2_pins[1]),\n\t\t.modemuxs = i2c2_modemux[1],\n\t\t.nmodemuxs = ARRAY_SIZE(i2c2_modemux[1]),\n\t}, {\n\t\t.name = \"i2c2_19_20_grp\",\n\t\t.pins = i2c2_pins[2],\n\t\t.npins = ARRAY_SIZE(i2c2_pins[2]),\n\t\t.modemuxs = i2c2_modemux[2],\n\t\t.nmodemuxs = ARRAY_SIZE(i2c2_modemux[2]),\n\t}, {\n\t\t.name = \"i2c2_75_76_grp\",\n\t\t.pins = i2c2_pins[3],\n\t\t.npins = ARRAY_SIZE(i2c2_pins[3]),\n\t\t.modemuxs = i2c2_modemux[3],\n\t\t.nmodemuxs = ARRAY_SIZE(i2c2_modemux[3]),\n\t}, {\n\t\t.name = \"i2c2_96_97_grp\",\n\t\t.pins = i2c2_pins[4],\n\t\t.npins = ARRAY_SIZE(i2c2_pins[4]),\n\t\t.modemuxs = i2c2_modemux[4],\n\t\t.nmodemuxs = ARRAY_SIZE(i2c2_modemux[4]),\n\t},\n};\n\nstatic const char *const i2c2_grps[] = { \"i2c2_0_1_grp\", \"i2c2_2_3_grp\",\n\t\"i2c2_19_20_grp\", \"i2c2_75_76_grp\", \"i2c2_96_97_grp\" };\nstatic struct spear_function i2c2_function = {\n\t.name = \"i2c2\",\n\t.groups = i2c2_grps,\n\t.ngroups = ARRAY_SIZE(i2c2_grps),\n};\n\n \nstatic struct spear_pingroup *spear320_pingroups[] = {\n\tSPEAR3XX_COMMON_PINGROUPS,\n\t&clcd_pingroup,\n\t&emi_pingroup,\n\t&fsmc_8bit_pingroup,\n\t&fsmc_16bit_pingroup,\n\t&spp_pingroup,\n\t&sdhci_led_pingroup,\n\t&sdhci_pingroup[0],\n\t&sdhci_pingroup[1],\n\t&i2s_pingroup,\n\t&uart1_pingroup,\n\t&uart1_modem_pingroup[0],\n\t&uart1_modem_pingroup[1],\n\t&uart1_modem_pingroup[2],\n\t&uart1_modem_pingroup[3],\n\t&uart2_pingroup,\n\t&uart3_pingroup[0],\n\t&uart3_pingroup[1],\n\t&uart3_pingroup[2],\n\t&uart3_pingroup[3],\n\t&uart3_pingroup[4],\n\t&uart3_pingroup[5],\n\t&uart3_pingroup[6],\n\t&uart4_pingroup[0],\n\t&uart4_pingroup[1],\n\t&uart4_pingroup[2],\n\t&uart4_pingroup[3],\n\t&uart4_pingroup[4],\n\t&uart4_pingroup[5],\n\t&uart5_pingroup[0],\n\t&uart5_pingroup[1],\n\t&uart5_pingroup[2],\n\t&uart5_pingroup[3],\n\t&uart6_pingroup[0],\n\t&uart6_pingroup[1],\n\t&rs485_pingroup,\n\t&touchscreen_pingroup,\n\t&can0_pingroup,\n\t&can1_pingroup,\n\t&pwm0_1_pingroup[0],\n\t&pwm0_1_pingroup[1],\n\t&pwm0_1_pingroup[2],\n\t&pwm0_1_pingroup[3],\n\t&pwm0_1_pingroup[4],\n\t&pwm0_1_pingroup[5],\n\t&pwm0_1_pingroup[6],\n\t&pwm2_pingroup[0],\n\t&pwm2_pingroup[1],\n\t&pwm2_pingroup[2],\n\t&pwm2_pingroup[3],\n\t&pwm2_pingroup[4],\n\t&pwm2_pingroup[5],\n\t&pwm2_pingroup[6],\n\t&pwm3_pingroup[0],\n\t&pwm3_pingroup[1],\n\t&pwm3_pingroup[2],\n\t&pwm3_pingroup[3],\n\t&pwm3_pingroup[4],\n\t&pwm3_pingroup[5],\n\t&ssp1_pingroup[0],\n\t&ssp1_pingroup[1],\n\t&ssp1_pingroup[2],\n\t&ssp1_pingroup[3],\n\t&ssp1_pingroup[4],\n\t&ssp2_pingroup[0],\n\t&ssp2_pingroup[1],\n\t&ssp2_pingroup[2],\n\t&ssp2_pingroup[3],\n\t&ssp2_pingroup[4],\n\t&mii2_pingroup,\n\t&mii0_1_pingroup[0],\n\t&mii0_1_pingroup[1],\n\t&i2c1_pingroup[0],\n\t&i2c1_pingroup[1],\n\t&i2c2_pingroup[0],\n\t&i2c2_pingroup[1],\n\t&i2c2_pingroup[2],\n\t&i2c2_pingroup[3],\n\t&i2c2_pingroup[4],\n};\n\n \nstatic struct spear_function *spear320_functions[] = {\n\tSPEAR3XX_COMMON_FUNCTIONS,\n\t&clcd_function,\n\t&emi_function,\n\t&fsmc_function,\n\t&spp_function,\n\t&sdhci_function,\n\t&i2s_function,\n\t&uart1_function,\n\t&uart1_modem_function,\n\t&uart2_function,\n\t&uart3_function,\n\t&uart4_function,\n\t&uart5_function,\n\t&uart6_function,\n\t&rs485_function,\n\t&touchscreen_function,\n\t&can0_function,\n\t&can1_function,\n\t&pwm0_1_function,\n\t&pwm2_function,\n\t&pwm3_function,\n\t&ssp1_function,\n\t&ssp2_function,\n\t&mii2_function,\n\t&mii0_1_function,\n\t&i2c1_function,\n\t&i2c2_function,\n};\n\nstatic const struct of_device_id spear320_pinctrl_of_match[] = {\n\t{\n\t\t.compatible = \"st,spear320-pinmux\",\n\t},\n\t{},\n};\n\nstatic int spear320_pinctrl_probe(struct platform_device *pdev)\n{\n\tspear3xx_machdata.groups = spear320_pingroups;\n\tspear3xx_machdata.ngroups = ARRAY_SIZE(spear320_pingroups);\n\tspear3xx_machdata.functions = spear320_functions;\n\tspear3xx_machdata.nfunctions = ARRAY_SIZE(spear320_functions);\n\n\tspear3xx_machdata.modes_supported = true;\n\tspear3xx_machdata.pmx_modes = spear320_pmx_modes;\n\tspear3xx_machdata.npmx_modes = ARRAY_SIZE(spear320_pmx_modes);\n\n\tpmx_init_addr(&spear3xx_machdata, PMX_CONFIG_REG);\n\tpmx_init_gpio_pingroup_addr(spear3xx_machdata.gpio_pingroups,\n\t\t\tspear3xx_machdata.ngpio_pingroups, PMX_CONFIG_REG);\n\n\treturn spear_pinctrl_probe(pdev, &spear3xx_machdata);\n}\n\nstatic struct platform_driver spear320_pinctrl_driver = {\n\t.driver = {\n\t\t.name = DRIVER_NAME,\n\t\t.of_match_table = spear320_pinctrl_of_match,\n\t},\n\t.probe = spear320_pinctrl_probe,\n};\n\nstatic int __init spear320_pinctrl_init(void)\n{\n\treturn platform_driver_register(&spear320_pinctrl_driver);\n}\narch_initcall(spear320_pinctrl_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}