<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="sim/sc_fifo.v"
   type="VERILOG"
   library="sc_fifo"
   hasInlineConfiguration="true" />
 <topLevel name="sc_fifo.sc_fifo" />
 <deviceFamily name="stratix10" />
</simPackage>
