# compile vhdl design source files
vhdl axi_bram_ctrl_v4_0  "../../../../ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../../ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_bram_ctrl_funcs.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../../ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/coregen_comp_defs.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../../ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_lite_if.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../../ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/checkbit_handler_64.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../../ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/checkbit_handler.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../../ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/correct_one_bit_64.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../../ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/correct_one_bit.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../../ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/xor18.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../../ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/parity.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../../ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/ecc_gen.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../../ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/lite_ecc_reg.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../../ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_lite.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../../ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/sng_port_arb.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../../ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/ua_narrow.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../../ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/wrap_brst.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../../ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/rd_chnl.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../../ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/wr_chnl.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../../ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/full_axi.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../../ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_bram_ctrl_top.vhd"
vhdl axi_bram_ctrl_v4_0  "../../../../ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_bram_ctrl.vhd"
vhdl xil_defaultlib  "../../../../bd/bram32/ip/bram32_axi_bram_ctrl_0_0/sim/bram32_axi_bram_ctrl_0_0.vhd"
vhdl xil_defaultlib  "../../../../bd/bram64/ip/bram64_axi_bram_ctrl_0_1/sim/bram64_axi_bram_ctrl_0_1.vhd"
vhdl xil_defaultlib  "../../../p.srcs/sources_1/bd/bram32/ip/bram32_axi_bram_ctrl_0_1/sim/bram32_axi_bram_ctrl_0_1.vhd"
vhdl xil_defaultlib  "../../../p.srcs/sources_1/bd/bram64/ip/bram64_axi_bram_ctrl_0_0/sim/bram64_axi_bram_ctrl_0_0.vhd"
