Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,49923
design__instance__area,297663
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,331
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,2213
design__max_cap_violation__count__corner:nom_tt_025C_1v80,234
power__internal__total,0.013073456473648548
power__switching__total,0.006690152455121279
power__leakage__total,3.3630459483902087E-7
power__total,0.019763946533203125
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.25
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.25
timing__hold__ws__corner:nom_tt_025C_1v80,0.323074909303103
timing__setup__ws__corner:nom_tt_025C_1v80,8.410278933550819
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.323075
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,2338
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,2213
design__max_cap_violation__count__corner:nom_ss_100C_1v60,242
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.25
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.25
timing__hold__ws__corner:nom_ss_100C_1v60,0.9228569281082831
timing__setup__ws__corner:nom_ss_100C_1v60,2.622016455948181
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.922857
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,10
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,2213
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,228
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.25
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.25
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1096126553882067
timing__setup__ws__corner:nom_ff_n40C_1v95,10.810649570415842
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.109613
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,3296
design__max_fanout_violation__count,2213
design__max_cap_violation__count,317
clock__skew__worst_hold,-0.25
clock__skew__worst_setup,0.25
timing__hold__ws,0.10793544141747062
timing__setup__ws,2.1664395335331217
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107935
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 700.0 700.0
design__core__bbox,5.52 10.88 694.14 688.16
design__io,109
design__die__area,490000
design__core__area,466389
design__instance__count__stdcell,49923
design__instance__area__stdcell,297663
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.63823
design__instance__utilization__stdcell,0.63823
design__instance__count__class:inverter,4
design__instance__count__class:sequential_cell,4096
design__instance__count__class:multi_input_combinational_cell,11267
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,26327
design__instance__count__class:tap_cell,6651
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,107
design__io__hpwl,24615109
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,981270
design__violations,0
design__instance__count__class:timing_repair_buffer,6117
design__instance__count__class:clock_buffer,661
design__instance__count__class:clock_inverter,299
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,3265
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
design__instance__count__class:antenna_cell,20828
antenna_diodes_count,34
route__net,22083
route__net__special,2
route__drc_errors__iter:1,25488
route__wirelength__iter:1,1345911
route__drc_errors__iter:2,14835
route__wirelength__iter:2,1337609
route__drc_errors__iter:3,13991
route__wirelength__iter:3,1335906
route__drc_errors__iter:4,3110
route__wirelength__iter:4,1333868
route__drc_errors__iter:5,578
route__wirelength__iter:5,1333800
route__drc_errors__iter:6,192
route__wirelength__iter:6,1333739
route__drc_errors__iter:7,80
route__wirelength__iter:7,1333741
route__drc_errors__iter:8,72
route__wirelength__iter:8,1333719
route__drc_errors__iter:9,70
route__wirelength__iter:9,1333721
route__drc_errors__iter:10,70
route__wirelength__iter:10,1333721
route__drc_errors__iter:11,43
route__wirelength__iter:11,1333791
route__drc_errors__iter:12,43
route__wirelength__iter:12,1333790
route__drc_errors__iter:13,39
route__wirelength__iter:13,1333805
route__drc_errors__iter:14,3
route__wirelength__iter:14,1333749
route__drc_errors__iter:15,1
route__wirelength__iter:15,1333749
route__drc_errors__iter:16,0
route__wirelength__iter:16,1333764
route__drc_errors,0
route__wirelength,1333764
route__vias,224618
route__vias__singlecut,224618
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,2021.29
timing__unannotated_net__count__corner:nom_tt_025C_1v80,436
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,436
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,436
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,201
design__max_fanout_violation__count__corner:min_tt_025C_1v80,2213
design__max_cap_violation__count__corner:min_tt_025C_1v80,134
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.25
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.25
timing__hold__ws__corner:min_tt_025C_1v80,0.32027692515731027
timing__setup__ws__corner:min_tt_025C_1v80,8.678047859273455
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.320277
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,436
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,1565
design__max_fanout_violation__count__corner:min_ss_100C_1v60,2213
design__max_cap_violation__count__corner:min_ss_100C_1v60,139
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.25
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.25
timing__hold__ws__corner:min_ss_100C_1v60,0.9201857314354884
timing__setup__ws__corner:min_ss_100C_1v60,3.094728116920699
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.920186
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,436
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,8
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,2213
design__max_cap_violation__count__corner:min_ff_n40C_1v95,134
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.25
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.25
timing__hold__ws__corner:min_ff_n40C_1v95,0.10793544141747062
timing__setup__ws__corner:min_ff_n40C_1v95,11.002839839555005
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.107935
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,436
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,586
design__max_fanout_violation__count__corner:max_tt_025C_1v80,2213
design__max_cap_violation__count__corner:max_tt_025C_1v80,301
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.25
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.25
timing__hold__ws__corner:max_tt_025C_1v80,0.32681969167107333
timing__setup__ws__corner:max_tt_025C_1v80,8.135174542052418
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.326820
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,436
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,3296
design__max_fanout_violation__count__corner:max_ss_100C_1v60,2213
design__max_cap_violation__count__corner:max_ss_100C_1v60,317
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.25
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.25
timing__hold__ws__corner:max_ss_100C_1v60,0.9290510845824546
timing__setup__ws__corner:max_ss_100C_1v60,2.1664395335331217
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.929051
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,436
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,64
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,2213
design__max_cap_violation__count__corner:max_ff_n40C_1v95,299
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.25
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.25
timing__hold__ws__corner:max_ff_n40C_1v95,0.11153167594054489
timing__setup__ws__corner:max_ff_n40C_1v95,10.59684991971422
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.111532
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,436
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,436
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79965
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79992
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000348817
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000377956
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000879063
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000377956
design_powergrid__voltage__worst,0.000377956
design_powergrid__voltage__worst__net:vccd1,1.79965
design_powergrid__drop__worst,0.000377956
design_powergrid__drop__worst__net:vccd1,0.000348817
design_powergrid__voltage__worst__net:vssd1,0.000377956
design_powergrid__drop__worst__net:vssd1,0.000377956
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00008270000000000000441036096532343435683287680149078369140625
ir__drop__worst,0.000349000000000000026346980153135746149928309023380279541015625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
