`timescale 1ns/1ps
module decoder_4to16_tb;
	wire [15:0] o;
	reg [3:0] i;
	
	decoder_4to16 uut (.o(o), .i(i));
	
	initial begin
		while (1) begin
			#10 i = i + 1;
		end
	end
endmodule
