{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649051009858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649051009860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr  3 23:43:29 2022 " "Processing started: Sun Apr  3 23:43:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649051009860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649051009860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DUT -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off DUT -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649051009860 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649051009987 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649051009988 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "DUT.v(135) " "Verilog HDL error at DUT.v(135): constant value overflow" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 135 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1649051014081 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DUT.v 1 1 " "Using design file DUT.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649051014083 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1649051014083 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649051014083 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sys_clk2_en DUT.v(123) " "Verilog HDL Always Construct warning at DUT.v(123): variable \"sys_clk2_en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649051014090 "|DUT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "odd_out DUT.v(124) " "Verilog HDL Always Construct warning at DUT.v(124): variable \"odd_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649051014090 "|DUT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "acc DUT.v(124) " "Verilog HDL Always Construct warning at DUT.v(124): variable \"acc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649051014090 "|DUT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y DUT.v(122) " "Verilog HDL Always Construct warning at DUT.v(122): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 122 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649051014090 "|DUT"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Hsys DUT.v(127) " "Verilog HDL warning at DUT.v(127): initial value for variable Hsys should be constant" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 127 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1649051014090 "|DUT"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Hsys\[6\] 0 DUT.v(21) " "Net \"Hsys\[6\]\" at DUT.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649051014092 "|DUT"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Hsys\[4\] 0 DUT.v(21) " "Net \"Hsys\[4\]\" at DUT.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649051014092 "|DUT"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Hsys\[2\] 0 DUT.v(21) " "Net \"Hsys\[2\]\" at DUT.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649051014092 "|DUT"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Hsys\[0\] 0 DUT.v(21) " "Net \"Hsys\[0\]\" at DUT.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649051014092 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] DUT.v(122) " "Inferred latch for \"y\[0\]\" at DUT.v(122)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649051014095 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] DUT.v(122) " "Inferred latch for \"y\[1\]\" at DUT.v(122)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649051014095 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] DUT.v(122) " "Inferred latch for \"y\[2\]\" at DUT.v(122)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649051014095 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] DUT.v(122) " "Inferred latch for \"y\[3\]\" at DUT.v(122)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649051014095 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] DUT.v(122) " "Inferred latch for \"y\[4\]\" at DUT.v(122)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649051014095 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] DUT.v(122) " "Inferred latch for \"y\[5\]\" at DUT.v(122)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649051014095 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] DUT.v(122) " "Inferred latch for \"y\[6\]\" at DUT.v(122)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649051014095 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] DUT.v(122) " "Inferred latch for \"y\[7\]\" at DUT.v(122)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649051014095 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] DUT.v(122) " "Inferred latch for \"y\[8\]\" at DUT.v(122)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649051014095 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] DUT.v(122) " "Inferred latch for \"y\[9\]\" at DUT.v(122)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649051014095 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] DUT.v(122) " "Inferred latch for \"y\[10\]\" at DUT.v(122)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649051014095 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] DUT.v(122) " "Inferred latch for \"y\[11\]\" at DUT.v(122)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649051014095 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] DUT.v(122) " "Inferred latch for \"y\[12\]\" at DUT.v(122)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649051014095 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] DUT.v(122) " "Inferred latch for \"y\[13\]\" at DUT.v(122)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649051014095 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] DUT.v(122) " "Inferred latch for \"y\[14\]\" at DUT.v(122)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649051014095 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] DUT.v(122) " "Inferred latch for \"y\[15\]\" at DUT.v(122)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649051014095 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] DUT.v(122) " "Inferred latch for \"y\[16\]\" at DUT.v(122)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649051014095 "|DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] DUT.v(122) " "Inferred latch for \"y\[17\]\" at DUT.v(122)" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649051014095 "|DUT"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "DUT.v" "Mult0" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014407 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1649051014407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 102 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649051014492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649051014492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649051014492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649051014492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649051014492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649051014492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649051014492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649051014492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649051014492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649051014492 ""}  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 102 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649051014492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c6t " "Found entity 1: mult_c6t" {  } { { "db/mult_c6t.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/db/mult_c6t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649051014536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649051014536 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649051014765 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[17\] " "Logic cell \"mult_out\[17\]\"" {  } { { "DUT.v" "mult_out\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[18\] " "Logic cell \"mult_out\[18\]\"" {  } { { "DUT.v" "mult_out\[18\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[19\] " "Logic cell \"mult_out\[19\]\"" {  } { { "DUT.v" "mult_out\[19\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[20\] " "Logic cell \"mult_out\[20\]\"" {  } { { "DUT.v" "mult_out\[20\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[21\] " "Logic cell \"mult_out\[21\]\"" {  } { { "DUT.v" "mult_out\[21\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[22\] " "Logic cell \"mult_out\[22\]\"" {  } { { "DUT.v" "mult_out\[22\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[23\] " "Logic cell \"mult_out\[23\]\"" {  } { { "DUT.v" "mult_out\[23\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[24\] " "Logic cell \"mult_out\[24\]\"" {  } { { "DUT.v" "mult_out\[24\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[25\] " "Logic cell \"mult_out\[25\]\"" {  } { { "DUT.v" "mult_out\[25\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[26\] " "Logic cell \"mult_out\[26\]\"" {  } { { "DUT.v" "mult_out\[26\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[27\] " "Logic cell \"mult_out\[27\]\"" {  } { { "DUT.v" "mult_out\[27\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[28\] " "Logic cell \"mult_out\[28\]\"" {  } { { "DUT.v" "mult_out\[28\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[29\] " "Logic cell \"mult_out\[29\]\"" {  } { { "DUT.v" "mult_out\[29\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[30\] " "Logic cell \"mult_out\[30\]\"" {  } { { "DUT.v" "mult_out\[30\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[31\] " "Logic cell \"mult_out\[31\]\"" {  } { { "DUT.v" "mult_out\[31\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[32\] " "Logic cell \"mult_out\[32\]\"" {  } { { "DUT.v" "mult_out\[32\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[33\] " "Logic cell \"mult_out\[33\]\"" {  } { { "DUT.v" "mult_out\[33\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "mult_out\[34\] " "Logic cell \"mult_out\[34\]\"" {  } { { "DUT.v" "mult_out\[34\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[0\] " "Logic cell \"Hsys\[4\]\[0\]\"" {  } { { "DUT.v" "Hsys\[4\]\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[0\] " "Logic cell \"Hsys\[2\]\[0\]\"" {  } { { "DUT.v" "Hsys\[2\]\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[0\] " "Logic cell \"Hsys\[0\]\[0\]\"" {  } { { "DUT.v" "Hsys\[0\]\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[0\] " "Logic cell \"Hsys\[6\]\[0\]\"" {  } { { "DUT.v" "Hsys\[6\]\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[1\] " "Logic cell \"Hsys\[2\]\[1\]\"" {  } { { "DUT.v" "Hsys\[2\]\[1\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[1\] " "Logic cell \"Hsys\[4\]\[1\]\"" {  } { { "DUT.v" "Hsys\[4\]\[1\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[1\] " "Logic cell \"Hsys\[0\]\[1\]\"" {  } { { "DUT.v" "Hsys\[0\]\[1\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[1\] " "Logic cell \"Hsys\[6\]\[1\]\"" {  } { { "DUT.v" "Hsys\[6\]\[1\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[2\] " "Logic cell \"Hsys\[4\]\[2\]\"" {  } { { "DUT.v" "Hsys\[4\]\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[2\] " "Logic cell \"Hsys\[2\]\[2\]\"" {  } { { "DUT.v" "Hsys\[2\]\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[2\] " "Logic cell \"Hsys\[0\]\[2\]\"" {  } { { "DUT.v" "Hsys\[0\]\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[2\] " "Logic cell \"Hsys\[6\]\[2\]\"" {  } { { "DUT.v" "Hsys\[6\]\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[3\] " "Logic cell \"Hsys\[2\]\[3\]\"" {  } { { "DUT.v" "Hsys\[2\]\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[3\] " "Logic cell \"Hsys\[4\]\[3\]\"" {  } { { "DUT.v" "Hsys\[4\]\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[3\] " "Logic cell \"Hsys\[0\]\[3\]\"" {  } { { "DUT.v" "Hsys\[0\]\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[3\] " "Logic cell \"Hsys\[6\]\[3\]\"" {  } { { "DUT.v" "Hsys\[6\]\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[4\] " "Logic cell \"Hsys\[4\]\[4\]\"" {  } { { "DUT.v" "Hsys\[4\]\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[4\] " "Logic cell \"Hsys\[2\]\[4\]\"" {  } { { "DUT.v" "Hsys\[2\]\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[4\] " "Logic cell \"Hsys\[0\]\[4\]\"" {  } { { "DUT.v" "Hsys\[0\]\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[4\] " "Logic cell \"Hsys\[6\]\[4\]\"" {  } { { "DUT.v" "Hsys\[6\]\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[5\] " "Logic cell \"Hsys\[2\]\[5\]\"" {  } { { "DUT.v" "Hsys\[2\]\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[5\] " "Logic cell \"Hsys\[4\]\[5\]\"" {  } { { "DUT.v" "Hsys\[4\]\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[5\] " "Logic cell \"Hsys\[0\]\[5\]\"" {  } { { "DUT.v" "Hsys\[0\]\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[5\] " "Logic cell \"Hsys\[6\]\[5\]\"" {  } { { "DUT.v" "Hsys\[6\]\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[6\] " "Logic cell \"Hsys\[4\]\[6\]\"" {  } { { "DUT.v" "Hsys\[4\]\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[6\] " "Logic cell \"Hsys\[2\]\[6\]\"" {  } { { "DUT.v" "Hsys\[2\]\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[6\] " "Logic cell \"Hsys\[0\]\[6\]\"" {  } { { "DUT.v" "Hsys\[0\]\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[6\] " "Logic cell \"Hsys\[6\]\[6\]\"" {  } { { "DUT.v" "Hsys\[6\]\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[7\] " "Logic cell \"Hsys\[2\]\[7\]\"" {  } { { "DUT.v" "Hsys\[2\]\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[7\] " "Logic cell \"Hsys\[4\]\[7\]\"" {  } { { "DUT.v" "Hsys\[4\]\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[7\] " "Logic cell \"Hsys\[0\]\[7\]\"" {  } { { "DUT.v" "Hsys\[0\]\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[7\] " "Logic cell \"Hsys\[6\]\[7\]\"" {  } { { "DUT.v" "Hsys\[6\]\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[8\] " "Logic cell \"Hsys\[4\]\[8\]\"" {  } { { "DUT.v" "Hsys\[4\]\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[8\] " "Logic cell \"Hsys\[2\]\[8\]\"" {  } { { "DUT.v" "Hsys\[2\]\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[8\] " "Logic cell \"Hsys\[0\]\[8\]\"" {  } { { "DUT.v" "Hsys\[0\]\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[8\] " "Logic cell \"Hsys\[6\]\[8\]\"" {  } { { "DUT.v" "Hsys\[6\]\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[9\] " "Logic cell \"Hsys\[2\]\[9\]\"" {  } { { "DUT.v" "Hsys\[2\]\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[9\] " "Logic cell \"Hsys\[4\]\[9\]\"" {  } { { "DUT.v" "Hsys\[4\]\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[9\] " "Logic cell \"Hsys\[0\]\[9\]\"" {  } { { "DUT.v" "Hsys\[0\]\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[9\] " "Logic cell \"Hsys\[6\]\[9\]\"" {  } { { "DUT.v" "Hsys\[6\]\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[10\] " "Logic cell \"Hsys\[4\]\[10\]\"" {  } { { "DUT.v" "Hsys\[4\]\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[10\] " "Logic cell \"Hsys\[2\]\[10\]\"" {  } { { "DUT.v" "Hsys\[2\]\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[10\] " "Logic cell \"Hsys\[0\]\[10\]\"" {  } { { "DUT.v" "Hsys\[0\]\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[10\] " "Logic cell \"Hsys\[6\]\[10\]\"" {  } { { "DUT.v" "Hsys\[6\]\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[11\] " "Logic cell \"Hsys\[2\]\[11\]\"" {  } { { "DUT.v" "Hsys\[2\]\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[11\] " "Logic cell \"Hsys\[4\]\[11\]\"" {  } { { "DUT.v" "Hsys\[4\]\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[11\] " "Logic cell \"Hsys\[0\]\[11\]\"" {  } { { "DUT.v" "Hsys\[0\]\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[11\] " "Logic cell \"Hsys\[6\]\[11\]\"" {  } { { "DUT.v" "Hsys\[6\]\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[12\] " "Logic cell \"Hsys\[4\]\[12\]\"" {  } { { "DUT.v" "Hsys\[4\]\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[12\] " "Logic cell \"Hsys\[2\]\[12\]\"" {  } { { "DUT.v" "Hsys\[2\]\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[12\] " "Logic cell \"Hsys\[0\]\[12\]\"" {  } { { "DUT.v" "Hsys\[0\]\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[12\] " "Logic cell \"Hsys\[6\]\[12\]\"" {  } { { "DUT.v" "Hsys\[6\]\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[13\] " "Logic cell \"Hsys\[2\]\[13\]\"" {  } { { "DUT.v" "Hsys\[2\]\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[13\] " "Logic cell \"Hsys\[4\]\[13\]\"" {  } { { "DUT.v" "Hsys\[4\]\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[13\] " "Logic cell \"Hsys\[0\]\[13\]\"" {  } { { "DUT.v" "Hsys\[0\]\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[13\] " "Logic cell \"Hsys\[6\]\[13\]\"" {  } { { "DUT.v" "Hsys\[6\]\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[14\] " "Logic cell \"Hsys\[4\]\[14\]\"" {  } { { "DUT.v" "Hsys\[4\]\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[14\] " "Logic cell \"Hsys\[2\]\[14\]\"" {  } { { "DUT.v" "Hsys\[2\]\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[14\] " "Logic cell \"Hsys\[0\]\[14\]\"" {  } { { "DUT.v" "Hsys\[0\]\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[14\] " "Logic cell \"Hsys\[6\]\[14\]\"" {  } { { "DUT.v" "Hsys\[6\]\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[15\] " "Logic cell \"Hsys\[2\]\[15\]\"" {  } { { "DUT.v" "Hsys\[2\]\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[15\] " "Logic cell \"Hsys\[4\]\[15\]\"" {  } { { "DUT.v" "Hsys\[4\]\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[15\] " "Logic cell \"Hsys\[0\]\[15\]\"" {  } { { "DUT.v" "Hsys\[0\]\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[15\] " "Logic cell \"Hsys\[6\]\[15\]\"" {  } { { "DUT.v" "Hsys\[6\]\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[16\] " "Logic cell \"Hsys\[4\]\[16\]\"" {  } { { "DUT.v" "Hsys\[4\]\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[16\] " "Logic cell \"Hsys\[2\]\[16\]\"" {  } { { "DUT.v" "Hsys\[2\]\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[16\] " "Logic cell \"Hsys\[0\]\[16\]\"" {  } { { "DUT.v" "Hsys\[0\]\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[16\] " "Logic cell \"Hsys\[6\]\[16\]\"" {  } { { "DUT.v" "Hsys\[6\]\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[2\]\[17\] " "Logic cell \"Hsys\[2\]\[17\]\"" {  } { { "DUT.v" "Hsys\[2\]\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[4\]\[17\] " "Logic cell \"Hsys\[4\]\[17\]\"" {  } { { "DUT.v" "Hsys\[4\]\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[0\]\[17\] " "Logic cell \"Hsys\[0\]\[17\]\"" {  } { { "DUT.v" "Hsys\[0\]\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""} { "Info" "ISCL_SCL_CELL_NAME" "Hsys\[6\]\[17\] " "Logic cell \"Hsys\[6\]\[17\]\"" {  } { { "DUT.v" "Hsys\[6\]\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051014967 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1649051014967 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649051015153 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649051015153 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sam_clk_en " "No output dependent on input pin \"sam_clk_en\"" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051015289 "|DUT|sam_clk_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x_in\[0\] " "No output dependent on input pin \"x_in\[0\]\"" {  } { { "DUT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/4Deliverable/Timing_analysis/DUT.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649051015289 "|DUT|x_in[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1649051015289 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "642 " "Implemented 642 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649051015289 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649051015289 ""} { "Info" "ICUT_CUT_TM_LCELLS" "599 " "Implemented 599 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649051015289 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1649051015289 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649051015289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "759 " "Peak virtual memory: 759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649051015322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr  3 23:43:35 2022 " "Processing ended: Sun Apr  3 23:43:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649051015322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649051015322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649051015322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649051015322 ""}
