<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: atcspi200_reg</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_atcspi200_reg'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_atcspi200_reg')">atcspi200_reg</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.62</td>
<td class="s9 cl rt"><a href="mod1143.html#Line" > 92.73</a></td>
<td class="s8 cl rt"><a href="mod1143.html#Cond" > 87.50</a></td>
<td class="s7 cl rt"><a href="mod1143.html#Toggle" > 72.38</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1143.html#Branch" > 89.87</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/atcspi200/hdl/atcspi200_reg.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/atcspi200/hdl/atcspi200_reg.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1143.html#inst_tag_116093"  onclick="showContent('inst_tag_116093')">config_ss_tb.DUT.config_ss.qspi.u_spi_reg<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_atcspi200_reg'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1143.html" >atcspi200_reg</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>220</td><td>204</td><td>92.73</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>314</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>327</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>339</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>354</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>370</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>389</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>407</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>416</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>428</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>440</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>453</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>475</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>488</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>497</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>510</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>525</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>537</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>550</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>562</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>577</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>586</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>594</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>606</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>632</td><td>8</td><td>5</td><td>62.50</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>655</td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>683</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>691</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>701</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>711</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>723</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>733</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>747</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>757</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>827</td><td>21</td><td>21</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
313                     begin
314        1/1          	if (!regrstn) begin
315        1/1          		spi_rstn_d1_r &lt;= 1'b1;
316        1/1          		spi_rstn_d2_r &lt;= 1'b1;
317                     	end
318                     	else begin
319        1/1          		spi_rstn_d1_r &lt;= 1'b0;
320        1/1          		spi_rstn_d2_r &lt;= spi_rstn_d1_r;
321                     	end
322                     end
323                     assign pin_cfg_en = spi_rstn_d2_r;
324                     
325                     always @(negedge regrstn or posedge regclk)
326                     begin
327        1/1          	if (!regrstn)
328        1/1          		spi_mode_r &lt;= 2'b0;
329        1/1          	else if (pin_cfg_en)
330        1/1          		spi_mode_r &lt;= {spi_default_mode3, spi_default_mode3};
331        1/1          	else if (reg_spi_format_wr)
332        1/1          		spi_mode_r &lt;= reg_wdata[1:0];
                        MISSING_ELSE
333                     end
334                     assign spi_mode       = spi_mode_r;
335                     
336                     `ifdef ATCSPI200_SLAVE_SUPPORT
337                     	always @(negedge regrstn or posedge regclk)
338                     	begin
339        1/1          		if (!regrstn)
340        1/1          			spi_master_r &lt;= 1'b1;
341        1/1          		else if (pin_cfg_en)
342        1/1          			spi_master_r &lt;= ~spi_default_as_slave;
343        1/1          		else if (reg_spi_format_wr)
344        1/1          			spi_master_r &lt;= ~reg_wdata[2];
                        MISSING_ELSE
345                     	end
346                     	assign spi_master     = spi_master_r;
347                     `else
348                     	assign spi_master	= 1'b1;
349                     `endif
350                     
351                     
352                     always @(negedge regrstn or posedge regclk)
353                     begin
354        1/1          	if (!regrstn)
355        1/1          		reg_spi_format_r[12:3] &lt;= 10'b10_00111_1_0_0;
356        1/1          	else if (reg_spi_format_wr)
357        1/1          		reg_spi_format_r[12:3] &lt;= {reg_wdata[17:16], reg_wdata[12:7], reg_wdata[4:3]};
                        MISSING_ELSE
358                     end
359                     
360                     assign spi_addr_len   = reg_spi_format_r[12:11];
361                     assign spi_data_len   = reg_spi_format_r[10:6];
362                     assign spi_data_merge = reg_spi_format_r[5];
363                     assign spi_3line      = reg_spi_format_r[4];
364                     assign spi_lsb        = reg_spi_format_r[3];
365                     
366                     
367                     `ifdef ATCSPI200_DIRECT_IO_SUPPORT
368                     	always @(negedge regrstn or posedge regclk)
369                     	begin
370        1/1          		if (!regrstn)
371        1/1          			reg_reg_pio0_r[8:0] &lt;= 9'h001;
372        1/1          		else if (reg_reg_pio_wr)
373        1/1          			reg_reg_pio0_r[8:0] &lt;= {reg_wdata[24], reg_wdata[19:16], reg_wdata[11:8]};
                        MISSING_ELSE
374                     	end
375                     
376                     	assign pio_cs_out   = reg_reg_pio0_r[0];
377                     	assign pio_sclk_out = reg_reg_pio0_r[1];
378                     	assign pio_mosi_out = reg_reg_pio0_r[2];
379                     	assign pio_miso_out = reg_reg_pio0_r[3];
380                     	assign pio_cs_oe    = reg_reg_pio0_r[4];
381                     	assign pio_sclk_oe  = reg_reg_pio0_r[5];
382                     	assign pio_mosi_oe  = reg_reg_pio0_r[6];
383                     	assign pio_miso_oe  = reg_reg_pio0_r[7];
384                     	assign pio_enable   = reg_reg_pio0_r[8];
385                     
386                     	`ifdef ATCSPI200_QUADSPI_SUPPORT
387                     		always @(negedge regrstn or posedge regclk)
388                     		begin
389        1/1          			if (!regrstn)
390        1/1          				reg_reg_pio1_r[3:0] &lt;= 4'h3;
391        1/1          			else if (reg_reg_pio_wr)
392        1/1          				reg_reg_pio1_r[3:0] &lt;= {reg_wdata[21:20], reg_wdata[13:12]};
393                     			else
394        1/1          				reg_reg_pio1_r &lt;= reg_reg_pio1_r;
395                     		end
396                     
397                     		assign pio_wp_out   = reg_reg_pio1_r[0];
398                     		assign pio_hold_out = reg_reg_pio1_r[1];
399                     		assign pio_wp_oe    = reg_reg_pio1_r[2];
400                     		assign pio_hold_oe  = reg_reg_pio1_r[3];
401                     
402                     	`endif
403                     `endif
404                     
405                     always @(negedge regrstn or posedge regclk)
406                     begin
407        1/1          	if (!regrstn)
408        1/1          		reg_reg_tra_ctrl_r &lt;= 31'b0;
409        1/1          	else if (reg_reg_tra_ctrl_wr)
410        1/1          		reg_reg_tra_ctrl_r &lt;= reg_wdata[30:0];
                        MISSING_ELSE
411                     end
412                     
413                     `ifdef ATCSPI200_SLAVE_SUPPORT
414                     always @(negedge regrstn or posedge regclk)
415                     begin
416        1/1          	if (!regrstn)
417        1/1          		reg_slv_data_only_r &lt;= 1'b0;
418        1/1          	else if (reg_reg_tra_ctrl_wr)
419        1/1          		reg_slv_data_only_r &lt;= reg_wdata[31];
                        MISSING_ELSE
420                     end
421                     assign slv_data_only_regclk = reg_slv_data_only_r &amp; ~spi_master;
422                     `endif
423                     
424                     
425                     
426                     always @(negedge regrstn or posedge regclk)
427                     begin
428        1/1          	if (!regrstn)
429        1/1          		reg_reg_cmd_r &lt;= 8'h0;
430        1/1          	else if (reg_reg_cmd_wr)
431        1/1          		reg_reg_cmd_r &lt;= reg_wdata[7:0];
432                     	`ifdef ATCSPI200_SLAVE_SUPPORT
433        1/1          		else if (slave_cmd_wr_regclk)
434        1/1          			reg_reg_cmd_r &lt;= slave_cmd;
                        MISSING_ELSE
435                     	`endif
436                     end
437                     
438                     always @(negedge regrstn or posedge regclk)
439                     begin
440        1/1          	if (!regrstn)
441        1/1          		reg_req_r &lt;= 1'b0;
442        1/1          	else if ((reg_trans_end_regclk &amp;&amp; !reg_mem_idle_clr_sysclk) || spi_reset_regclk)
443        1/1          		reg_req_r &lt;= 1'b0;
444        1/1          	else if (reg_reg_cmd_wr &amp; spi_master)
445        1/1          		reg_req_r &lt;= 1'b1;
                        MISSING_ELSE
446                     end
447                     
448                     assign reg_opcode = reg_reg_cmd_r;
449                     assign reg_req_regclk = reg_req_r &amp; ~reg_mem_idle_clr_sysclk;
450                     
451                     always @(negedge regrstn or posedge regclk)
452                     begin
453        1/1          	if (!regrstn)
454        1/1          		reg_reg_addr_r &lt;= {`ATCSPI200_SPI_ADDR_WIDTH{1'b0}};
455        1/1          	else if (reg_reg_addr_wr)
456        1/1          		reg_reg_addr_r &lt;= reg_wdata[`ATCSPI200_SPI_ADDR_MSB:0];
                        MISSING_ELSE
457                     end
458                     
459                     `ifdef ATCSPI200_SPI_ADDR_WIDTH_24
460                     	assign reg_spi_addr = {8'b0, reg_reg_addr_r};
461                     `else
462                     	assign reg_spi_addr = reg_reg_addr_r;
463                     `endif
464                     
465                     assign reg_txf_wr_regclk = reg_reg_data_wr &amp; ~reg_txf_full;
466                     assign reg_rxf_rd_regclk = reg_reg_data_rd &amp; ~reg_rxf_empty;
467                     
468                     
469                     assign spi_reset_regclk = reg_reg_ctrl_wr &amp; reg_wdata[0];
470                     assign reg_rxf_clr_regclk = reg_reg_ctrl_wr &amp; reg_wdata[1];
471                     assign reg_txf_clr_regclk = reg_reg_ctrl_wr &amp; reg_wdata[2];
472                     
473                     always @(negedge regrstn or posedge regclk)
474                     begin
475        1/1          	if (!regrstn)
476        1/1          		reg_reg_ctrl_r[20:3] &lt;= 18'h0;
477        1/1          	else if (reg_reg_ctrl_wr)
478        1/1          		reg_reg_ctrl_r[20:3] &lt;= {reg_wdata[23:8], reg_wdata[4:3]};
                        MISSING_ELSE
479                     end
480                     
481                     assign txf_threshold = reg_reg_ctrl_r[20:13];
482                     assign rxf_threshold = reg_reg_ctrl_r[12: 5];
483                     assign reg_tx_dma_en = reg_reg_ctrl_r[4];
484                     assign reg_rx_dma_en = reg_reg_ctrl_r[3];
485                     
486                     always @(negedge regrstn or posedge regclk)
487                     begin
488        1/1          	if (!regrstn)
489        1/1          		reg_int_en_r &lt;= 6'b0;
490        1/1          	else if (reg_int_en_wr)
491        1/1          		reg_int_en_r &lt;= reg_wdata[5:0];
                        MISSING_ELSE
492                     end
493                     
494                     `ifdef ATCSPI200_SLAVE_SUPPORT
495                     always @(negedge regrstn or posedge regclk)
496                     begin
497        1/1          	if (!regrstn)
498        1/1          		slv_cmd_int_r &lt;= 1'b0;
499        1/1          	else if (reg_int_status_wr &amp; reg_wdata[5])
500        1/1          		slv_cmd_int_r &lt;= 1'b0;
501        1/1          	else if (reg_int_en[5] &amp; slave_cmd_wr_regclk)
502        1/1          		slv_cmd_int_r &lt;= 1'b1;
503        1/1          	else if (~reg_int_en[5])
504        1/1          		slv_cmd_int_r &lt;= 1'b0;
                        MISSING_ELSE
505                     end
506                     `endif
507                     
508                     always @(negedge regrstn or posedge regclk)
509                     begin
510        1/1          	if (!regrstn)
511        1/1          		spi_trans_end_int_r &lt;= 1'b0;
512        1/1          	else if (reg_int_status_wr &amp; reg_wdata[4])
513        1/1          		spi_trans_end_int_r &lt;= 1'b0;
514        1/1          	else if (reg_int_en[4] &amp; reg_trans_end_regclk)
515        1/1          		spi_trans_end_int_r &lt;= 1'b1;
516        1/1          	else if (~reg_int_en[4])
517        1/1          		spi_trans_end_int_r &lt;= 1'b0;
                        MISSING_ELSE
518                     end
519                     
520                     assign txf_threshold_trigger = (padded_reg_txf_entries &lt;= txf_threshold);
521                     assign rxf_threshold_trigger = (padded_reg_rxf_entries &gt;= rxf_threshold);
522                     
523                     always @(negedge regrstn or posedge regclk)
524                     begin
525        1/1          	if (!regrstn)
526        1/1          		txf_thres_int_r &lt;= 1'b0;
527        1/1          	else if ((reg_int_status_wr &amp; reg_wdata[3]))
528        1/1          		txf_thres_int_r &lt;= 1'b0;
529        1/1          	else if (reg_int_en[3] &amp; txf_threshold_trigger)
530        1/1          		txf_thres_int_r &lt;= 1'b1;
531        1/1          	else if (~reg_int_en[3])
532        1/1          		txf_thres_int_r &lt;= 1'b0;
                        MISSING_ELSE
533                     end
534                     
535                     always @(negedge regrstn or posedge regclk)
536                     begin
537        1/1          	if (!regrstn)
538        1/1          		rxf_thres_int_r &lt;= 1'b0;
539        1/1          	else if ((reg_int_status_wr &amp; reg_wdata[2]))
540        1/1          		rxf_thres_int_r &lt;= 1'b0;
541        1/1          	else if (reg_int_en[2] &amp; rxf_threshold_trigger)
542        1/1          		rxf_thres_int_r &lt;= 1'b1;
543        1/1          	else if (~reg_int_en[2])
544        1/1          		rxf_thres_int_r &lt;= 1'b0;
                        MISSING_ELSE
545                     end
546                     
547                     `ifdef ATCSPI200_SLAVE_SUPPORT
548                     always @(negedge regrstn or posedge regclk)
549                     begin
550        1/1          	if (!regrstn)
551        1/1          		txf_underrun_int_r &lt;= 1'b0;
552        1/1          	else if ((reg_int_status_wr &amp; reg_wdata[1]))
553        1/1          		txf_underrun_int_r &lt;= 1'b0;
554        1/1          	else if (reg_int_en[1] &amp; txf_underrun_regclk)
555        <font color = "red">0/1     ==>  		txf_underrun_int_r &lt;= 1'b1;</font>
556        1/1          	else if (~reg_int_en[1])
557        1/1          		txf_underrun_int_r &lt;= 1'b0;
                        MISSING_ELSE
558                     end
559                     
560                     always @(negedge regrstn or posedge regclk)
561                     begin
562        1/1          	if (!regrstn)
563        1/1          		rxf_overrun_int_r &lt;= 1'b0;
564        1/1          	else if ((reg_int_status_wr &amp; reg_wdata[0]))
565        1/1          		rxf_overrun_int_r &lt;= 1'b0;
566        1/1          	else if (reg_int_en[0] &amp; rxf_overrun_regclk)
567        <font color = "red">0/1     ==>  		rxf_overrun_int_r &lt;= 1'b1;</font>
568        1/1          	else if (~reg_int_en[0])
569        1/1          		rxf_overrun_int_r &lt;= 1'b0;
                        MISSING_ELSE
570                     end
571                     `endif
572                     
573                     assign spi_boot_intr = |reg_int_st;
574                     
575                     always @(negedge regrstn or posedge regclk)
576                     begin
577        1/1          	if (!regrstn)
578        1/1          		reg_spiif_timing_r[13:0] &lt;= {`ATCSPI200_CS2CLK_DEFAULT, `ATCSPI200_CSHT_DEFAULT, `ATCSPI200_SCLKDIV_DEFAULT};
579        1/1          	else if (reg_spi_interface_wr)
580        1/1          		reg_spiif_timing_r[13:0] &lt;= reg_wdata[13:0];
                        MISSING_ELSE
581                     end
582                     
583                     `ifdef ATCSPI200_MEM_SUPPORT
584                     	always @(negedge regrstn or posedge regclk)
585                     	begin
586        1/1          		if (!regrstn)
587        1/1          			reg_mem_cmd_r &lt;= `ATCSPI200_MEM_RDCMD_DEFAULT;
588        1/1          		else if (reg_mem_spi_wr)
589        1/1          			reg_mem_cmd_r &lt;= reg_wdata[3:0];
                        MISSING_ELSE
590                     	end
591                     
592                     	always @(negedge regrstn or posedge regclk)
593                     	begin
594        1/1          		if (!regrstn)
595        1/1          			reg_mem_cmd_chg_r &lt;= 1'b0;
596        1/1          		else if (reg_mem_spi_wr | reg_spi_interface_wr)
597        1/1          			reg_mem_cmd_chg_r &lt;= 1'b1;
598        1/1          		else if (mem_cmd_chg_window)
599        1/1          			reg_mem_cmd_chg_r &lt;= 1'b0;
                        MISSING_ELSE
600                     	end
601                     
602                     	assign mem_cmd_chg     = reg_mem_cmd_chg_r;
603                     
604                     	always @(negedge regrstn or posedge regclk)
605                     	begin
606        1/1          		if (!regrstn)
607        1/1          			mem_cmd_r &lt;= 4'h0;
608        1/1          		else if (mem_cmd_chg_window)
609        1/1          			mem_cmd_r &lt;= reg_mem_cmd_r;
                        MISSING_ELSE
610                     	end
611                     
612                     	parameter	CMD_READ	= 4'h0;
613                     	parameter	CMD_FAST_READ	= 4'h1;
614                     	parameter	CMD_DREAD	= 4'h2;
615                     	parameter	CMD_QREAD	= 4'h3;
616                     	parameter	CMD_2READ	= 4'h4;
617                     	parameter	CMD_4READ	= 4'h5;
618                     	parameter	CMD_READ4B	= 4'h8;
619                     	parameter	CMD_FAST_READ4B	= 4'h9;
620                     	parameter	CMD_DREAD4B	= 4'ha;
621                     	parameter	CMD_QREAD4B 	= 4'hb;
622                     	parameter	CMD_2READ4B	= 4'hc;
623                     	parameter	CMD_4READ4B	= 4'hd;
624                     
625                     	parameter	ADDR_3BYTE	= 2'b10;
626                     	parameter	ADDR_4BYTE	= 2'b11;
627                     
628                     	assign mem_write_trans_ctrl = {	1'b1,	1'b1,	1'b0,	4'h1,	2'h0,	1'b0,	9'h3,	1'b0,	2'h0,	9'h3};
629                     	assign mem_write_opcode = 8'h02;
630                     
631                     	always @(*) begin
632        1/1          		case (mem_cmd_r)
633                     			CMD_READ4B:
634        <font color = "red">0/1     ==>  				mem_read_trans_ctrl = {	1'b1,	1'b1,	1'b0,	4'h2,	2'h0,	1'b0,	9'h3,	1'b0,	2'h0,	9'h3};</font>
635                     			CMD_FAST_READ, CMD_FAST_READ4B:
636        1/1          				mem_read_trans_ctrl = {	1'b1,	1'b1,	1'b0,	4'h9,	2'h0,	1'b0,	9'h3,	1'b0,	2'h0,	9'h3};
637                     `ifdef ATCSPI200_QUADDUAL_SUPPORT
638                     			CMD_DREAD, CMD_DREAD4B:
639        1/1          				mem_read_trans_ctrl = {	1'b1,	1'b1,	1'b0,	4'h9,	2'h1,	1'b0,	9'h3,	1'b0,	2'h1,	9'h3};
640                     			CMD_2READ, CMD_2READ4B:
641        1/1          				mem_read_trans_ctrl = {	1'b1,	1'b1,	1'b1,	4'h2,	2'h1,	1'b1,	9'h3,	1'b0,	2'h0,	9'h3};
642                     	`ifdef ATCSPI200_QUADSPI_SUPPORT
643                     			CMD_QREAD, CMD_QREAD4B:
644        <font color = "red">0/1     ==>  				mem_read_trans_ctrl = {	1'b1,	1'b1,	1'b0,	4'h9,	2'h2,	1'b0,	9'h3,	1'b0,	2'h3,	9'h3};</font>
645                     			CMD_4READ, CMD_4READ4B:
646        <font color = "red">0/1     ==>  				mem_read_trans_ctrl = {	1'b1,	1'b1,	1'b1,	4'h9,	2'h2,	1'b1,	9'h3,	1'b0,	2'h1,	9'h3};</font>
647                     	`endif
648                     `endif
649                     			default:
650        1/1          				mem_read_trans_ctrl = {	1'b1,	1'b1,	1'b0,	4'h2,	2'h0,	1'b0,	9'h3,	1'b0,	2'h0,	9'h3};
651                     		endcase
652                     	end
653                     
654                     	always @(*) begin
655        1/1          		case (mem_cmd_r)
656        <font color = "red">0/1     ==>  			CMD_READ4B:	mem_read_opcode = 8'h13;</font>
657        1/1          			CMD_FAST_READ:	mem_read_opcode = 8'h0b;
658        <font color = "red">0/1     ==>  			CMD_FAST_READ4B:mem_read_opcode = 8'h0c;</font>
659                     `ifdef ATCSPI200_QUADDUAL_SUPPORT
660        1/1          			CMD_DREAD:	mem_read_opcode = 8'h3b;
661        <font color = "red">0/1     ==>  			CMD_DREAD4B:	mem_read_opcode = 8'h3c;</font>
662        1/1          			CMD_2READ:	mem_read_opcode = 8'hbb;
663        <font color = "red">0/1     ==>  			CMD_2READ4B:	mem_read_opcode = 8'hbc;</font>
664                     	`ifdef ATCSPI200_QUADSPI_SUPPORT
665        <font color = "red">0/1     ==>  			CMD_QREAD:	mem_read_opcode = 8'h6b;</font>
666        <font color = "red">0/1     ==>  			CMD_QREAD4B:	mem_read_opcode = 8'h6c;</font>
667        <font color = "red">0/1     ==>  			CMD_4READ:	mem_read_opcode = 8'heb;</font>
668        <font color = "red">0/1     ==>  			CMD_4READ4B:	mem_read_opcode = 8'hec;</font>
669                     	`endif
670                     `endif
671        1/1          			default:	mem_read_opcode = 8'h03;
672                     		endcase
673                     	end
674                     
675                     	assign mem_addr_len = mem_cmd_r[3] ? ADDR_4BYTE : ADDR_3BYTE;
676                     
677                     `endif
678                     
679                     
680                     `ifdef ATCSPI200_SLAVE_SUPPORT
681                     	always @(negedge regrstn or posedge regclk)
682                     	begin
683        1/1          		if (!regrstn)
684        1/1          			slave_status_r[15:0] &lt;= 16'h0;
685        1/1          		else if (reg_slave_status_wr)
686        1/1          			slave_status_r[15:0] &lt;= reg_wdata[15:0];
                        MISSING_ELSE
687                     	end
688                     
689                     	always @(negedge regrstn or posedge regclk)
690                     	begin
691        1/1          		if (!regrstn)
692        1/1          			slave_status_r[16] &lt;= 1'b0;
693        1/1          		else if (reg_trans_end_regclk | spi_master | spi_reset_regclk)
694        1/1          			slave_status_r[16] &lt;= 1'b0;
695        1/1          		else if (reg_slave_status_wr)
696        1/1          			slave_status_r[16] &lt;= reg_wdata[16];
                        MISSING_ELSE
697                     	end
698                     
699                     	always @(negedge regrstn or posedge regclk)
700                     	begin
701        1/1          		if (!regrstn)
702        1/1          			slave_overrun_r &lt;= 1'b0;
703        1/1           		else if (reg_trans_end_regclk | spi_master)
704        1/1          			slave_overrun_r &lt;= 1'b0;
705        1/1          		else if (rxf_overrun_regclk)
706        <font color = "red">0/1     ==>  			slave_overrun_r &lt;= 1'b1;</font>
                        MISSING_ELSE
707                     	end
708                     
709                     	always @(negedge regrstn or posedge regclk)
710                     	begin
711        1/1          		if (!regrstn)
712        1/1          			slave_status_r[17] &lt;= 1'b0;
713        1/1          		else if (spi_master)
714        1/1          			slave_status_r[17] &lt;= 1'b0;
715        1/1          		else if (reg_slave_status_wr &amp; reg_wdata[17])
716        1/1          			slave_status_r[17] &lt;= 1'b0;
717        1/1          		else if (reg_trans_end_regclk)
718        1/1          			slave_status_r[17] &lt;= slave_overrun_r | rxf_overrun_regclk;
                        MISSING_ELSE
719                     	end
720                     
721                     	always @(negedge regrstn or posedge regclk)
722                     	begin
723        1/1          		if (!regrstn)
724        1/1          			slave_underrun_r &lt;= 1'b0;
725        1/1          		else if (reg_trans_end_regclk | spi_master)
726        1/1          			slave_underrun_r &lt;= 1'b0;
727        1/1          		else if (txf_underrun_regclk)
728        <font color = "red">0/1     ==>  			slave_underrun_r &lt;= 1'b1;</font>
                        MISSING_ELSE
729                     	end
730                     
731                     	always @(negedge regrstn or posedge regclk)
732                     	begin
733        1/1          		if (!regrstn)
734        1/1          			slave_status_r[18] &lt;= 1'b0;
735        1/1          		else if (spi_master)
736        1/1          			slave_status_r[18] &lt;= 1'b0;
737        1/1          		else if (reg_slave_status_wr &amp; reg_wdata[18])
738        1/1          			slave_status_r[18] &lt;= 1'b0;
739        1/1          		else if (reg_trans_end_regclk)
740        1/1          			slave_status_r[18] &lt;= slave_underrun_r;
                        MISSING_ELSE
741                     	end
742                     
743                     	assign slave_status = {13'h0, slave_status_r};
744                     
745                     	always @(negedge regrstn or posedge regclk)
746                     	begin
747        1/1          		if (!regrstn)
748        1/1          			slave_rcnt_r &lt;= 10'h0;
749        1/1          		else if (spi_master | slave_cmd_wr_regclk)
750        1/1          			slave_rcnt_r &lt;= 10'h0;
751        1/1          		else if (slave_rcnt_inc_regclk)
752        1/1          			slave_rcnt_r &lt;= slave_rcnt_r + 10'h1;
                        MISSING_ELSE
753                     	end
754                     
755                     	always @(negedge regrstn or posedge regclk)
756                     	begin
757        1/1          		if (!regrstn)
758        1/1          			slave_wcnt_r &lt;= 10'h0;
759        1/1          		else if (spi_master | slave_cmd_wr_regclk)
760        1/1          			slave_wcnt_r &lt;= 10'h0;
761        1/1          		else if (slave_wcnt_inc_regclk)
762        <font color = "red">0/1     ==>  			slave_wcnt_r &lt;= slave_wcnt_r + 10'h1;</font>
                        MISSING_ELSE
763                     	end
764                     `endif
765                     
766                     
767                     `ifdef ATCSPI200_SLAVE_SUPPORT
768                     	assign slave_sup = 1'b1;
769                     `else
770                     	assign slave_sup = 1'b0;
771                     `endif
772                     
773                     `ifdef ATCSPI200_DIRECT_IO_SUPPORT
774                     	assign reg_pio_sup = 1'b1;
775                     `else
776                     	assign reg_pio_sup = 1'b0;
777                     `endif
778                     
779                     `ifdef ATCSPI200_QUADSPI_SUPPORT
780                     	assign quadspi_sup = 1'b1;
781                     `else
782                     	assign quadspi_sup = 1'b0;
783                     `endif
784                     
785                     `ifdef ATCSPI200_QUADDUAL_SUPPORT
786                     	assign dualspi_sup = 1'b1;
787                     `else
788                     	assign dualspi_sup = 1'b0;
789                     `endif
790                     
791                     `ifdef ATCSPI200_EILM_MEM_SUPPORT
792                     	assign eilm_mem_sup = 1'b1;
793                     `else
794                     	assign eilm_mem_sup = 1'b0;
795                     `endif
796                     
797                     `ifdef ATCSPI200_AHB_MEM_SUPPORT
798                     	assign ahb_mem_sup = 1'b1;
799                     `else
800                     	assign ahb_mem_sup = 1'b0;
801                     `endif
802                     
803                     assign txf_depth_inf = `ATCSPI200_TXFIFO_DEPTH_INF;
804                     assign rxf_depth_inf = `ATCSPI200_RXFIFO_DEPTH_INF;
805                     
806                     assign reg_txf_empty = reg_txf_entries == `ATCSPI200_TXFPTR_BITS'b0;
807                     parameter RX_FIFO_DEPTH = `ATCSPI200_RXFIFO_DEPTH;
808                     assign reg_rxf_full  = reg_rxf_entries == RX_FIFO_DEPTH[`ATCSPI200_RXFPTR_BITS-1:0];
809                     
810                     generate
811                     if (TXFPTR_BITS == 8) begin : padding_reg_txf_entries_0
812                     	assign padded_reg_txf_entries = reg_txf_entries;
813                     end
814                     else begin : padding_reg_txf_entries_1
815                     	assign padded_reg_txf_entries = {{(8-TXFPTR_BITS){1'b0}}, reg_txf_entries};
816                     end
817                     if (RXFPTR_BITS == 8) begin : padding_reg_rxf_entries_0
818                     	assign padded_reg_rxf_entries = reg_rxf_entries;
819                     end
820                     else begin : padding_reg_rxf_entries_1
821                     	assign padded_reg_rxf_entries = {{(8-RXFPTR_BITS){1'b0}}, reg_rxf_entries};
822                     end
823                     endgenerate
824                     
825                     always @(negedge regrstn or posedge regclk)
826                     begin
827        1/1          	if (!regrstn)
828        1/1          		reg_rdata_r &lt;= 32'h0;
829        1/1          	else if (reg_rd_a) begin
830        1/1          		case(reg_raddr)
831        1/1          			5'h00: reg_rdata_r &lt;= `ATCSPI200_PRODUCT_ID;
832        1/1          			5'h04: reg_rdata_r &lt;= {14'h0, reg_spi_format_r[12:11], 3'h0, reg_spi_format_r[10:5], 2'h0, reg_spi_format_r[4:3], ~spi_master, spi_mode_r};
833                     			`ifdef ATCSPI200_DIRECT_IO_SUPPORT
834                     				`ifdef ATCSPI200_QUADSPI_SUPPORT
835        1/1          					5'h05: reg_rdata_r &lt;= {7'h00, reg_reg_pio0_r[8], 2'h0, reg_reg_pio1_r[3:2], reg_reg_pio0_r[7:4], 2'h0, reg_reg_pio1_r[1:0], reg_reg_pio0_r[3:0], 2'h0, pio_hold_in, pio_wp_in, pio_miso_in, pio_mosi_in, pio_sclk_in, pio_cs_in};
836                     				`else
837                     					5'h05: reg_rdata_r &lt;= {7'h00, reg_reg_pio0_r[8], 4'h0, reg_reg_pio0_r[7:4], 4'h0, reg_reg_pio0_r[3:0], 4'h0, pio_miso_in, pio_mosi_in, pio_sclk_in, pio_cs_in};
838                     				`endif
839                     			`endif
840                     			`ifdef ATCSPI200_SLAVE_SUPPORT
841        1/1          			5'h08: reg_rdata_r &lt;= {reg_slv_data_only_r, reg_trans_ctrl};
842                     			`else
843                     			5'h08: reg_rdata_r &lt;= {1'b0, reg_trans_ctrl};
844                     			`endif
845        1/1          			5'h09: reg_rdata_r &lt;= {24'h0, reg_reg_cmd_r};
846        1/1          			5'h0a: reg_rdata_r &lt;= reg_spi_addr;
847        1/1          			5'h0b: reg_rdata_r &lt;= rxf_rd_data;
848        1/1          			5'h0c: reg_rdata_r &lt;= {8'h0, reg_reg_ctrl_r[20:5], 3'h0, reg_reg_ctrl_r[4:3], txf_clr_level, rxf_clr_level, spi_reset_sysclk};
849        1/1          			5'h0d: reg_rdata_r &lt;= {2'h0, padded_reg_txf_entries[7:6], 2'h0, padded_reg_rxf_entries[7:6], reg_txf_full, reg_txf_empty, padded_reg_txf_entries[5:0], reg_rxf_full, reg_rxf_empty, padded_reg_rxf_entries[5:0], 7'h0, reg_busy_status};
850        1/1          			5'h0e: reg_rdata_r &lt;= {26'h0, reg_int_en};
851        1/1          			5'h0f: reg_rdata_r &lt;= {26'h0, reg_int_st};
852        1/1          			5'h10: reg_rdata_r &lt;= {18'h0, reg_spiif_timing_r};
853                     			`ifdef ATCSPI200_MEM_SUPPORT
854        1/1          				5'h14: reg_rdata_r &lt;= {23'h0, reg_mem_cmd_chg_r, 4'h0, reg_mem_cmd_r};
855                     			`endif
856                     			`ifdef ATCSPI200_SLAVE_SUPPORT
857        1/1          				5'h18: reg_rdata_r &lt;= {13'h0, slave_status_r};
858        1/1          				5'h19: reg_rdata_r &lt;= {6'h0, slave_wcnt_r, 6'h0 ,slave_rcnt_r};
859                     			`endif
860        1/1          			5'h1f: reg_rdata_r &lt;= {17'h0, slave_sup, eilm_mem_sup, ahb_mem_sup, reg_pio_sup, 1'b0, quadspi_sup, dualspi_sup, txf_depth_inf, rxf_depth_inf};
861        1/1          			default: reg_rdata_r &lt;= 32'h0000;
862                     		endcase
863                     	end
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1143.html" >atcspi200_reg</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       442
 EXPRESSION ((reg_trans_end_regclk &amp;&amp; ((!reg_mem_idle_clr_sysclk))) || spi_reset_regclk)
             ---------------------------1--------------------------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       442
 SUB-EXPRESSION (reg_trans_end_regclk &amp;&amp; ((!reg_mem_idle_clr_sysclk)))
                 ----------1---------    --------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       675
 EXPRESSION (mem_cmd_r[3] ? ADDR_4BYTE : ADDR_3BYTE)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1143.html" >atcspi200_reg</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">80</td>
<td class="rt">51</td>
<td class="rt">63.75 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">800</td>
<td class="rt">579</td>
<td class="rt">72.38 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">400</td>
<td class="rt">290</td>
<td class="rt">72.50 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">400</td>
<td class="rt">289</td>
<td class="rt">72.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">80</td>
<td class="rt">51</td>
<td class="rt">63.75 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">800</td>
<td class="rt">579</td>
<td class="rt">72.38 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">400</td>
<td class="rt">290</td>
<td class="rt">72.50 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">400</td>
<td class="rt">289</td>
<td class="rt">72.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>regrstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>regclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg_rd_a</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg_wr_a</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg_raddr[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>reg_waddr[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_boot_intr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_default_mode3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_reset_regclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_reset_sysclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg_spiif_setting[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_cmd_chg_window</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mem_cmd_chg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_write_trans_ctrl[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_read_trans_ctrl[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_read_trans_ctrl[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_read_trans_ctrl[20:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_read_trans_ctrl[22:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_read_trans_ctrl[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_read_trans_ctrl[25:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_read_trans_ctrl[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_read_trans_ctrl[27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_read_trans_ctrl[28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_read_trans_ctrl[30:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_write_opcode[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_read_opcode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_read_opcode[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_read_opcode[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_read_opcode[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr_len[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr_len[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>reg_opcode[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>reg_spi_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_master</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_default_as_slave</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slave_cmd[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slave_cmd[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slave_cmd[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slave_cmd[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slave_cmd[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slave_cmd[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slave_cmd_wr_regclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slave_status[16:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slave_status[31:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>slave_rcnt_inc_regclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slave_wcnt_inc_regclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>txf_underrun_regclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxf_overrun_regclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv_data_only_regclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_mode[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>reg_addr_len[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_data_len[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_lsb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_3line</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>reg_trans_end_regclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg_busy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg_req_regclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>reg_trans_ctrl[30:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>reg_spi_tramode[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>reg_data_merge</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>reg_txf_data_num[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pio_sclk_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pio_miso_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pio_mosi_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pio_cs_in</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pio_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pio_sclk_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pio_miso_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pio_mosi_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pio_cs_out</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pio_sclk_oe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pio_miso_oe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pio_mosi_oe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pio_cs_oe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pio_wp_in</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pio_wp_out</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pio_wp_oe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pio_hold_in</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pio_hold_out</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pio_hold_oe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>reg_tx_dma_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>reg_rx_dma_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rxf_rd_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg_rxf_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg_txf_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg_txf_wr_regclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>reg_txf_clr_regclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>txf_clr_level</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg_rxf_rd_regclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>reg_rxf_clr_regclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rxf_clr_level</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg_txf_entries[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg_rxf_entries[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg_rxf_entries[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>txf_threshold_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rxf_threshold_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>reg_busy_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>reg_mem_idle_clr_sysclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1143.html" >atcspi200_reg</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">158</td>
<td class="rt">142</td>
<td class="rt">89.87 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">675</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">314</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">327</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">339</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">354</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">370</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">389</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">407</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">416</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">428</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">440</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">453</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">475</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">488</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">497</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">510</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">525</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">537</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">550</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">562</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">577</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">586</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">594</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">606</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">632</td>
<td class="rt">7</td>
<td class="rt">4</td>
<td class="rt">57.14 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">655</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">683</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">691</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">701</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">711</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">723</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">733</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">747</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">757</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">827</td>
<td class="rt">19</td>
<td class="rt">19</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
675        	assign mem_addr_len = mem_cmd_r[3] ? ADDR_4BYTE : ADDR_3BYTE;
           	                                   <font color = "green">-1-</font>  
           	                                   <font color = "green">==></font>  
           	                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
314        	if (!regrstn) begin
           	<font color = "green">-1-</font>  
315        		spi_rstn_d1_r <= 1'b1;
           <font color = "green">		==></font>
316        		spi_rstn_d2_r <= 1'b1;
317        	end
318        	else begin
319        		spi_rstn_d1_r <= 1'b0;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
327        	if (!regrstn)
           	<font color = "green">-1-</font>  
328        		spi_mode_r <= 2'b0;
           <font color = "green">		==></font>
329        	else if (pin_cfg_en)
           	     <font color = "green">-2-</font>  
330        		spi_mode_r <= {spi_default_mode3, spi_default_mode3};
           <font color = "green">		==></font>
331        	else if (reg_spi_format_wr)
           	     <font color = "green">-3-</font>  
332        		spi_mode_r <= reg_wdata[1:0];
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
339        		if (!regrstn)
           		<font color = "green">-1-</font>  
340        			spi_master_r <= 1'b1;
           <font color = "green">			==></font>
341        		else if (pin_cfg_en)
           		     <font color = "green">-2-</font>  
342        			spi_master_r <= ~spi_default_as_slave;
           <font color = "green">			==></font>
343        		else if (reg_spi_format_wr)
           		     <font color = "green">-3-</font>  
344        			spi_master_r <= ~reg_wdata[2];
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
354        	if (!regrstn)
           	<font color = "green">-1-</font>  
355        		reg_spi_format_r[12:3] <= 10'b10_00111_1_0_0;
           <font color = "green">		==></font>
356        	else if (reg_spi_format_wr)
           	     <font color = "green">-2-</font>  
357        		reg_spi_format_r[12:3] <= {reg_wdata[17:16], reg_wdata[12:7], reg_wdata[4:3]};
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
370        		if (!regrstn)
           		<font color = "green">-1-</font>  
371        			reg_reg_pio0_r[8:0] <= 9'h001;
           <font color = "green">			==></font>
372        		else if (reg_reg_pio_wr)
           		     <font color = "green">-2-</font>  
373        			reg_reg_pio0_r[8:0] <= {reg_wdata[24], reg_wdata[19:16], reg_wdata[11:8]};
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
389        			if (!regrstn)
           			<font color = "green">-1-</font>  
390        				reg_reg_pio1_r[3:0] <= 4'h3;
           <font color = "green">				==></font>
391        			else if (reg_reg_pio_wr)
           			     <font color = "green">-2-</font>  
392        				reg_reg_pio1_r[3:0] <= {reg_wdata[21:20], reg_wdata[13:12]};
           <font color = "green">				==></font>
393        			else
394        				reg_reg_pio1_r <= reg_reg_pio1_r;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
407        	if (!regrstn)
           	<font color = "green">-1-</font>  
408        		reg_reg_tra_ctrl_r <= 31'b0;
           <font color = "green">		==></font>
409        	else if (reg_reg_tra_ctrl_wr)
           	     <font color = "green">-2-</font>  
410        		reg_reg_tra_ctrl_r <= reg_wdata[30:0];
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
416        	if (!regrstn)
           	<font color = "green">-1-</font>  
417        		reg_slv_data_only_r <= 1'b0;
           <font color = "green">		==></font>
418        	else if (reg_reg_tra_ctrl_wr)
           	     <font color = "green">-2-</font>  
419        		reg_slv_data_only_r <= reg_wdata[31];
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
428        	if (!regrstn)
           	<font color = "green">-1-</font>  
429        		reg_reg_cmd_r <= 8'h0;
           <font color = "green">		==></font>
430        	else if (reg_reg_cmd_wr)
           	     <font color = "green">-2-</font>  
431        		reg_reg_cmd_r <= reg_wdata[7:0];
           <font color = "green">		==></font>
432        	`ifdef ATCSPI200_SLAVE_SUPPORT
433        		else if (slave_cmd_wr_regclk)
           		     <font color = "green">-3-</font>  
434        			reg_reg_cmd_r <= slave_cmd;
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
440        	if (!regrstn)
           	<font color = "green">-1-</font>  
441        		reg_req_r <= 1'b0;
           <font color = "green">		==></font>
442        	else if ((reg_trans_end_regclk && !reg_mem_idle_clr_sysclk) || spi_reset_regclk)
           	     <font color = "green">-2-</font>  
443        		reg_req_r <= 1'b0;
           <font color = "green">		==></font>
444        	else if (reg_reg_cmd_wr & spi_master)
           	     <font color = "green">-3-</font>  
445        		reg_req_r <= 1'b1;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
453        	if (!regrstn)
           	<font color = "green">-1-</font>  
454        		reg_reg_addr_r <= {`ATCSPI200_SPI_ADDR_WIDTH{1'b0}};
           <font color = "green">		==></font>
455        	else if (reg_reg_addr_wr)
           	     <font color = "green">-2-</font>  
456        		reg_reg_addr_r <= reg_wdata[`ATCSPI200_SPI_ADDR_MSB:0];
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
475        	if (!regrstn)
           	<font color = "green">-1-</font>  
476        		reg_reg_ctrl_r[20:3] <= 18'h0;
           <font color = "green">		==></font>
477        	else if (reg_reg_ctrl_wr)
           	     <font color = "green">-2-</font>  
478        		reg_reg_ctrl_r[20:3] <= {reg_wdata[23:8], reg_wdata[4:3]};
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
488        	if (!regrstn)
           	<font color = "green">-1-</font>  
489        		reg_int_en_r <= 6'b0;
           <font color = "green">		==></font>
490        	else if (reg_int_en_wr)
           	     <font color = "green">-2-</font>  
491        		reg_int_en_r <= reg_wdata[5:0];
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
497        	if (!regrstn)
           	<font color = "green">-1-</font>  
498        		slv_cmd_int_r <= 1'b0;
           <font color = "green">		==></font>
499        	else if (reg_int_status_wr & reg_wdata[5])
           	     <font color = "green">-2-</font>  
500        		slv_cmd_int_r <= 1'b0;
           <font color = "green">		==></font>
501        	else if (reg_int_en[5] & slave_cmd_wr_regclk)
           	     <font color = "green">-3-</font>  
502        		slv_cmd_int_r <= 1'b1;
           <font color = "green">		==></font>
503        	else if (~reg_int_en[5])
           	     <font color = "green">-4-</font>  
504        		slv_cmd_int_r <= 1'b0;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
510        	if (!regrstn)
           	<font color = "green">-1-</font>  
511        		spi_trans_end_int_r <= 1'b0;
           <font color = "green">		==></font>
512        	else if (reg_int_status_wr & reg_wdata[4])
           	     <font color = "green">-2-</font>  
513        		spi_trans_end_int_r <= 1'b0;
           <font color = "green">		==></font>
514        	else if (reg_int_en[4] & reg_trans_end_regclk)
           	     <font color = "green">-3-</font>  
515        		spi_trans_end_int_r <= 1'b1;
           <font color = "green">		==></font>
516        	else if (~reg_int_en[4])
           	     <font color = "green">-4-</font>  
517        		spi_trans_end_int_r <= 1'b0;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
525        	if (!regrstn)
           	<font color = "green">-1-</font>  
526        		txf_thres_int_r <= 1'b0;
           <font color = "green">		==></font>
527        	else if ((reg_int_status_wr & reg_wdata[3]))
           	     <font color = "green">-2-</font>  
528        		txf_thres_int_r <= 1'b0;
           <font color = "green">		==></font>
529        	else if (reg_int_en[3] & txf_threshold_trigger)
           	     <font color = "green">-3-</font>  
530        		txf_thres_int_r <= 1'b1;
           <font color = "green">		==></font>
531        	else if (~reg_int_en[3])
           	     <font color = "green">-4-</font>  
532        		txf_thres_int_r <= 1'b0;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
537        	if (!regrstn)
           	<font color = "green">-1-</font>  
538        		rxf_thres_int_r <= 1'b0;
           <font color = "green">		==></font>
539        	else if ((reg_int_status_wr & reg_wdata[2]))
           	     <font color = "green">-2-</font>  
540        		rxf_thres_int_r <= 1'b0;
           <font color = "green">		==></font>
541        	else if (reg_int_en[2] & rxf_threshold_trigger)
           	     <font color = "green">-3-</font>  
542        		rxf_thres_int_r <= 1'b1;
           <font color = "green">		==></font>
543        	else if (~reg_int_en[2])
           	     <font color = "green">-4-</font>  
544        		rxf_thres_int_r <= 1'b0;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
550        	if (!regrstn)
           	<font color = "green">-1-</font>  
551        		txf_underrun_int_r <= 1'b0;
           <font color = "green">		==></font>
552        	else if ((reg_int_status_wr & reg_wdata[1]))
           	     <font color = "green">-2-</font>  
553        		txf_underrun_int_r <= 1'b0;
           <font color = "green">		==></font>
554        	else if (reg_int_en[1] & txf_underrun_regclk)
           	     <font color = "red">-3-</font>  
555        		txf_underrun_int_r <= 1'b1;
           <font color = "red">		==></font>
556        	else if (~reg_int_en[1])
           	     <font color = "green">-4-</font>  
557        		txf_underrun_int_r <= 1'b0;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
562        	if (!regrstn)
           	<font color = "green">-1-</font>  
563        		rxf_overrun_int_r <= 1'b0;
           <font color = "green">		==></font>
564        	else if ((reg_int_status_wr & reg_wdata[0]))
           	     <font color = "green">-2-</font>  
565        		rxf_overrun_int_r <= 1'b0;
           <font color = "green">		==></font>
566        	else if (reg_int_en[0] & rxf_overrun_regclk)
           	     <font color = "red">-3-</font>  
567        		rxf_overrun_int_r <= 1'b1;
           <font color = "red">		==></font>
568        	else if (~reg_int_en[0])
           	     <font color = "green">-4-</font>  
569        		rxf_overrun_int_r <= 1'b0;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
577        	if (!regrstn)
           	<font color = "green">-1-</font>  
578        		reg_spiif_timing_r[13:0] <= {`ATCSPI200_CS2CLK_DEFAULT, `ATCSPI200_CSHT_DEFAULT, `ATCSPI200_SCLKDIV_DEFAULT};
           <font color = "green">		==></font>
579        	else if (reg_spi_interface_wr)
           	     <font color = "green">-2-</font>  
580        		reg_spiif_timing_r[13:0] <= reg_wdata[13:0];
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
586        		if (!regrstn)
           		<font color = "green">-1-</font>  
587        			reg_mem_cmd_r <= `ATCSPI200_MEM_RDCMD_DEFAULT;
           <font color = "green">			==></font>
588        		else if (reg_mem_spi_wr)
           		     <font color = "green">-2-</font>  
589        			reg_mem_cmd_r <= reg_wdata[3:0];
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
594        		if (!regrstn)
           		<font color = "green">-1-</font>  
595        			reg_mem_cmd_chg_r <= 1'b0;
           <font color = "green">			==></font>
596        		else if (reg_mem_spi_wr | reg_spi_interface_wr)
           		     <font color = "green">-2-</font>  
597        			reg_mem_cmd_chg_r <= 1'b1;
           <font color = "green">			==></font>
598        		else if (mem_cmd_chg_window)
           		     <font color = "green">-3-</font>  
599        			reg_mem_cmd_chg_r <= 1'b0;
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
606        		if (!regrstn)
           		<font color = "green">-1-</font>  
607        			mem_cmd_r <= 4'h0;
           <font color = "green">			==></font>
608        		else if (mem_cmd_chg_window)
           		     <font color = "green">-2-</font>  
609        			mem_cmd_r <= reg_mem_cmd_r;
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
632        		case (mem_cmd_r)
           		<font color = "red">-1-</font>  
633        			CMD_READ4B:
634        				mem_read_trans_ctrl = {	1'b1,	1'b1,	1'b0,	4'h2,	2'h0,	1'b0,	9'h3,	1'b0,	2'h0,	9'h3};
           <font color = "red">				==></font>
635        			CMD_FAST_READ, CMD_FAST_READ4B:
636        				mem_read_trans_ctrl = {	1'b1,	1'b1,	1'b0,	4'h9,	2'h0,	1'b0,	9'h3,	1'b0,	2'h0,	9'h3};
           <font color = "green">				==></font>
637        `ifdef ATCSPI200_QUADDUAL_SUPPORT
638        			CMD_DREAD, CMD_DREAD4B:
639        				mem_read_trans_ctrl = {	1'b1,	1'b1,	1'b0,	4'h9,	2'h1,	1'b0,	9'h3,	1'b0,	2'h1,	9'h3};
           <font color = "green">				==></font>
640        			CMD_2READ, CMD_2READ4B:
641        				mem_read_trans_ctrl = {	1'b1,	1'b1,	1'b1,	4'h2,	2'h1,	1'b1,	9'h3,	1'b0,	2'h0,	9'h3};
           <font color = "green">				==></font>
642        	`ifdef ATCSPI200_QUADSPI_SUPPORT
643        			CMD_QREAD, CMD_QREAD4B:
644        				mem_read_trans_ctrl = {	1'b1,	1'b1,	1'b0,	4'h9,	2'h2,	1'b0,	9'h3,	1'b0,	2'h3,	9'h3};
           <font color = "red">				==></font>
645        			CMD_4READ, CMD_4READ4B:
646        				mem_read_trans_ctrl = {	1'b1,	1'b1,	1'b1,	4'h9,	2'h2,	1'b1,	9'h3,	1'b0,	2'h1,	9'h3};
           <font color = "red">				==></font>
647        	`endif
648        `endif
649        			default:
650        				mem_read_trans_ctrl = {	1'b1,	1'b1,	1'b0,	4'h2,	2'h0,	1'b0,	9'h3,	1'b0,	2'h0,	9'h3};
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>CMD_READ4B </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>CMD_FAST_READ CMD_FAST_READ4B </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>CMD_DREAD CMD_DREAD4B </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>CMD_2READ CMD_2READ4B </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>CMD_QREAD CMD_QREAD4B </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>CMD_4READ CMD_4READ4B </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
655        		case (mem_cmd_r)
           		<font color = "red">-1-</font>  
656        			CMD_READ4B:	mem_read_opcode = 8'h13;
           <font color = "red">			==></font>
657        			CMD_FAST_READ:	mem_read_opcode = 8'h0b;
           <font color = "green">			==></font>
658        			CMD_FAST_READ4B:mem_read_opcode = 8'h0c;
           <font color = "red">			==></font>
659        `ifdef ATCSPI200_QUADDUAL_SUPPORT
660        			CMD_DREAD:	mem_read_opcode = 8'h3b;
           <font color = "green">			==></font>
661        			CMD_DREAD4B:	mem_read_opcode = 8'h3c;
           <font color = "red">			==></font>
662        			CMD_2READ:	mem_read_opcode = 8'hbb;
           <font color = "green">			==></font>
663        			CMD_2READ4B:	mem_read_opcode = 8'hbc;
           <font color = "red">			==></font>
664        	`ifdef ATCSPI200_QUADSPI_SUPPORT
665        			CMD_QREAD:	mem_read_opcode = 8'h6b;
           <font color = "red">			==></font>
666        			CMD_QREAD4B:	mem_read_opcode = 8'h6c;
           <font color = "red">			==></font>
667        			CMD_4READ:	mem_read_opcode = 8'heb;
           <font color = "red">			==></font>
668        			CMD_4READ4B:	mem_read_opcode = 8'hec;
           <font color = "red">			==></font>
669        	`endif
670        `endif
671        			default:	mem_read_opcode = 8'h03;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>CMD_READ4B </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>CMD_FAST_READ </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>CMD_FAST_READ4B </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>CMD_DREAD </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>CMD_DREAD4B </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>CMD_2READ </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>CMD_2READ4B </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>CMD_QREAD </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>CMD_QREAD4B </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>CMD_4READ </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>CMD_4READ4B </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
683        		if (!regrstn)
           		<font color = "green">-1-</font>  
684        			slave_status_r[15:0] <= 16'h0;
           <font color = "green">			==></font>
685        		else if (reg_slave_status_wr)
           		     <font color = "green">-2-</font>  
686        			slave_status_r[15:0] <= reg_wdata[15:0];
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
691        		if (!regrstn)
           		<font color = "green">-1-</font>  
692        			slave_status_r[16] <= 1'b0;
           <font color = "green">			==></font>
693        		else if (reg_trans_end_regclk | spi_master | spi_reset_regclk)
           		     <font color = "green">-2-</font>  
694        			slave_status_r[16] <= 1'b0;
           <font color = "green">			==></font>
695        		else if (reg_slave_status_wr)
           		     <font color = "green">-3-</font>  
696        			slave_status_r[16] <= reg_wdata[16];
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
701        		if (!regrstn)
           		<font color = "green">-1-</font>  
702        			slave_overrun_r <= 1'b0;
           <font color = "green">			==></font>
703         		else if (reg_trans_end_regclk | spi_master)
            		     <font color = "green">-2-</font>  
704        			slave_overrun_r <= 1'b0;
           <font color = "green">			==></font>
705        		else if (rxf_overrun_regclk)
           		     <font color = "red">-3-</font>  
706        			slave_overrun_r <= 1'b1;
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
711        		if (!regrstn)
           		<font color = "green">-1-</font>  
712        			slave_status_r[17] <= 1'b0;
           <font color = "green">			==></font>
713        		else if (spi_master)
           		     <font color = "green">-2-</font>  
714        			slave_status_r[17] <= 1'b0;
           <font color = "green">			==></font>
715        		else if (reg_slave_status_wr & reg_wdata[17])
           		     <font color = "green">-3-</font>  
716        			slave_status_r[17] <= 1'b0;
           <font color = "green">			==></font>
717        		else if (reg_trans_end_regclk)
           		     <font color = "green">-4-</font>  
718        			slave_status_r[17] <= slave_overrun_r | rxf_overrun_regclk;
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
723        		if (!regrstn)
           		<font color = "green">-1-</font>  
724        			slave_underrun_r <= 1'b0;
           <font color = "green">			==></font>
725        		else if (reg_trans_end_regclk | spi_master)
           		     <font color = "green">-2-</font>  
726        			slave_underrun_r <= 1'b0;
           <font color = "green">			==></font>
727        		else if (txf_underrun_regclk)
           		     <font color = "red">-3-</font>  
728        			slave_underrun_r <= 1'b1;
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
733        		if (!regrstn)
           		<font color = "green">-1-</font>  
734        			slave_status_r[18] <= 1'b0;
           <font color = "green">			==></font>
735        		else if (spi_master)
           		     <font color = "green">-2-</font>  
736        			slave_status_r[18] <= 1'b0;
           <font color = "green">			==></font>
737        		else if (reg_slave_status_wr & reg_wdata[18])
           		     <font color = "green">-3-</font>  
738        			slave_status_r[18] <= 1'b0;
           <font color = "green">			==></font>
739        		else if (reg_trans_end_regclk)
           		     <font color = "green">-4-</font>  
740        			slave_status_r[18] <= slave_underrun_r;
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
747        		if (!regrstn)
           		<font color = "green">-1-</font>  
748        			slave_rcnt_r <= 10'h0;
           <font color = "green">			==></font>
749        		else if (spi_master | slave_cmd_wr_regclk)
           		     <font color = "green">-2-</font>  
750        			slave_rcnt_r <= 10'h0;
           <font color = "green">			==></font>
751        		else if (slave_rcnt_inc_regclk)
           		     <font color = "green">-3-</font>  
752        			slave_rcnt_r <= slave_rcnt_r + 10'h1;
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
757        		if (!regrstn)
           		<font color = "green">-1-</font>  
758        			slave_wcnt_r <= 10'h0;
           <font color = "green">			==></font>
759        		else if (spi_master | slave_cmd_wr_regclk)
           		     <font color = "green">-2-</font>  
760        			slave_wcnt_r <= 10'h0;
           <font color = "green">			==></font>
761        		else if (slave_wcnt_inc_regclk)
           		     <font color = "red">-3-</font>  
762        			slave_wcnt_r <= slave_wcnt_r + 10'h1;
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
827        	if (!regrstn)
           	<font color = "green">-1-</font>  
828        		reg_rdata_r <= 32'h0;
           <font color = "green">		==></font>
829        	else if (reg_rd_a) begin
           	     <font color = "green">-2-</font>  
830        		case(reg_raddr)
           		<font color = "green">-3-</font>  
831        			5'h00: reg_rdata_r <= `ATCSPI200_PRODUCT_ID;
           <font color = "green">			==></font>
832        			5'h04: reg_rdata_r <= {14'h0, reg_spi_format_r[12:11], 3'h0, reg_spi_format_r[10:5], 2'h0, reg_spi_format_r[4:3], ~spi_master, spi_mode_r};
           <font color = "green">			==></font>
833        			`ifdef ATCSPI200_DIRECT_IO_SUPPORT
834        				`ifdef ATCSPI200_QUADSPI_SUPPORT
835        					5'h05: reg_rdata_r <= {7'h00, reg_reg_pio0_r[8], 2'h0, reg_reg_pio1_r[3:2], reg_reg_pio0_r[7:4], 2'h0, reg_reg_pio1_r[1:0], reg_reg_pio0_r[3:0], 2'h0, pio_hold_in, pio_wp_in, pio_miso_in, pio_mosi_in, pio_sclk_in, pio_cs_in};
           <font color = "green">					==></font>
836        				`else
837        					5'h05: reg_rdata_r <= {7'h00, reg_reg_pio0_r[8], 4'h0, reg_reg_pio0_r[7:4], 4'h0, reg_reg_pio0_r[3:0], 4'h0, pio_miso_in, pio_mosi_in, pio_sclk_in, pio_cs_in};
838        				`endif
839        			`endif
840        			`ifdef ATCSPI200_SLAVE_SUPPORT
841        			5'h08: reg_rdata_r <= {reg_slv_data_only_r, reg_trans_ctrl};
           <font color = "green">			==></font>
842        			`else
843        			5'h08: reg_rdata_r <= {1'b0, reg_trans_ctrl};
844        			`endif
845        			5'h09: reg_rdata_r <= {24'h0, reg_reg_cmd_r};
           <font color = "green">			==></font>
846        			5'h0a: reg_rdata_r <= reg_spi_addr;
           <font color = "green">			==></font>
847        			5'h0b: reg_rdata_r <= rxf_rd_data;
           <font color = "green">			==></font>
848        			5'h0c: reg_rdata_r <= {8'h0, reg_reg_ctrl_r[20:5], 3'h0, reg_reg_ctrl_r[4:3], txf_clr_level, rxf_clr_level, spi_reset_sysclk};
           <font color = "green">			==></font>
849        			5'h0d: reg_rdata_r <= {2'h0, padded_reg_txf_entries[7:6], 2'h0, padded_reg_rxf_entries[7:6], reg_txf_full, reg_txf_empty, padded_reg_txf_entries[5:0], reg_rxf_full, reg_rxf_empty, padded_reg_rxf_entries[5:0], 7'h0, reg_busy_status};
           <font color = "green">			==></font>
850        			5'h0e: reg_rdata_r <= {26'h0, reg_int_en};
           <font color = "green">			==></font>
851        			5'h0f: reg_rdata_r <= {26'h0, reg_int_st};
           <font color = "green">			==></font>
852        			5'h10: reg_rdata_r <= {18'h0, reg_spiif_timing_r};
           <font color = "green">			==></font>
853        			`ifdef ATCSPI200_MEM_SUPPORT
854        				5'h14: reg_rdata_r <= {23'h0, reg_mem_cmd_chg_r, 4'h0, reg_mem_cmd_r};
           <font color = "green">				==></font>
855        			`endif
856        			`ifdef ATCSPI200_SLAVE_SUPPORT
857        				5'h18: reg_rdata_r <= {13'h0, slave_status_r};
           <font color = "green">				==></font>
858        				5'h19: reg_rdata_r <= {6'h0, slave_wcnt_r, 6'h0 ,slave_rcnt_r};
           <font color = "green">				==></font>
859        			`endif
860        			5'h1f: reg_rdata_r <= {17'h0, slave_sup, eilm_mem_sup, ahb_mem_sup, reg_pio_sup, 1'b0, quadspi_sup, dualspi_sup, txf_depth_inf, rxf_depth_inf};
           <font color = "green">			==></font>
861        			default: reg_rdata_r <= 32'h0000;
           <font color = "green">			==></font>
862        		endcase
863        	end
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>5'h00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>5'h04 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>5'h05 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>5'h08 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>5'h09 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>5'h0a </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>5'h0b </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>5'h0c </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>5'h0d </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>5'h0e </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>5'h0f </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>5'h10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>5'h14 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>5'h18 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>5'h19 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>5'h1f </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>default</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="tag_atcspi200_reg">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
