# ClockDemo
This is actually a homework from my *Verilog HDL program designing* courses.
