==27777== Cachegrind, a cache and branch-prediction profiler
==27777== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27777== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27777== Command: ./mser .
==27777== 
--27777-- warning: L3 cache found, using its data for the LL simulation.
--27777-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27777-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LIP cache replacement will be used
==27777== 
==27777== Process terminating with default action of signal 15 (SIGTERM)
==27777==    at 0x10CB68: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27777==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27777== 
==27777== I   refs:      2,163,976,980
==27777== I1  misses:            1,206
==27777== LLi misses:            1,202
==27777== I1  miss rate:          0.00%
==27777== LLi miss rate:          0.00%
==27777== 
==27777== D   refs:        875,639,594  (592,343,347 rd   + 283,296,247 wr)
==27777== D1  misses:        2,466,811  (  1,183,346 rd   +   1,283,465 wr)
==27777== LLd misses:        2,003,024  (    779,034 rd   +   1,223,990 wr)
==27777== D1  miss rate:           0.3% (        0.2%     +         0.5%  )
==27777== LLd miss rate:           0.2% (        0.1%     +         0.4%  )
==27777== 
==27777== LL refs:           2,468,017  (  1,184,552 rd   +   1,283,465 wr)
==27777== LL misses:         2,004,226  (    780,236 rd   +   1,223,990 wr)
==27777== LL miss rate:            0.1% (        0.0%     +         0.4%  )
