$date
	Sat Oct 22 21:08:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#138558
b100 &
b100 %
1$
b100 !
1"
#138559
0"
#138562
b10 &
b10 %
#138566
b1 &
1#
b1 %
#138570
b0 &
b0 %
0#
0$
#1225101
b10110 !
1"
#1225102
b10110 &
b10110 %
1$
#1225103
0"
#1225106
b1011 &
b1011 %
#1225110
b100010 &
b100010 %
#1225114
b10001 &
b10001 %
#1225118
b110100 &
b110100 %
#1225122
b11010 &
b11010 %
#1225126
b1101 &
b1101 %
#1225130
b101000 &
b101000 %
#1225134
b10100 &
b10100 %
#1225138
b1010 &
b1010 %
#1225142
b101 &
b101 %
#1225146
b10000 &
b10000 %
#1225150
b1000 &
b1000 %
#1225154
b100 &
b100 %
#1225158
b10 &
b10 %
#1225162
b1 &
b1 %
1#
#1225166
b0 &
0#
b0 %
0$
#2159803
b10000 !
1"
#2159806
b10000 &
b10000 %
1$
#2159807
0"
#2159810
b1000 &
b1000 %
#2159814
b100 &
b100 %
#2159818
b10 &
b10 %
#2159822
b1 &
1#
b1 %
#2159826
b0 &
b0 %
0#
0$
#4500012
