/*
 * Copyright 2016-2023 NXP SPDX-License-Identifier: BSD-3-Clause
 *
 * Automatically generated by svd-gen-header.py from MIMXRT595S_cm33.xml
 */
#pragma once

#define RT500_FLEXCOMM0_BASE 0x40106000UL
#define RT500_FLEXCOMM1_BASE 0x40107000UL
#define RT500_FLEXCOMM2_BASE 0x40108000UL
#define RT500_FLEXCOMM3_BASE 0x40109000UL
#define RT500_FLEXCOMM4_BASE 0x40122000UL
#define RT500_FLEXCOMM5_BASE 0x40123000UL
#define RT500_FLEXCOMM6_BASE 0x40124000UL
#define RT500_FLEXCOMM7_BASE 0x40125000UL
#define RT500_FLEXCOMM14_BASE 0x40126000UL
#define RT500_FLEXCOMM15_BASE 0x40127000UL
#define RT500_FLEXCOMM16_BASE 0x40128000UL
#define RT500_FLEXCOMM8_BASE 0x40209000UL
#define RT500_FLEXCOMM9_BASE 0x4020A000UL
#define RT500_FLEXCOMM10_BASE 0x4020B000UL
#define RT500_FLEXCOMM11_BASE 0x4020C000UL
#define RT500_FLEXCOMM12_BASE 0x4020D000UL
#define RT500_FLEXCOMM13_BASE 0x4020E000UL

#define RT500_FLEXCOMM0_IRQn 0x14UL
#define RT500_FLEXCOMM1_IRQn 0x15UL
#define RT500_FLEXCOMM2_IRQn 0x16UL
#define RT500_FLEXCOMM3_IRQn 0x17UL
#define RT500_FLEXCOMM4_IRQn 0x18UL
#define RT500_FLEXCOMM5_IRQn 0x19UL
#define RT500_FLEXCOMM6_IRQn 0x43UL
#define RT500_FLEXCOMM7_IRQn 0x44UL
#define RT500_FLEXCOMM14_IRQn 0x20UL
#define RT500_FLEXCOMM15_IRQn 0x21UL
#define RT500_FLEXCOMM16_IRQn 0x66UL
#define RT500_FLEXCOMM8_IRQn 0x60UL
#define RT500_FLEXCOMM9_IRQn 0x61UL
#define RT500_FLEXCOMM10_IRQn 0x62UL
#define RT500_FLEXCOMM11_IRQn 0x63UL
#define RT500_FLEXCOMM12_IRQn 0x64UL
#define RT500_FLEXCOMM13_IRQn 0x65UL

#define RT500_CLKCTL0_BASE 0x40001000UL


#define RT500_CLKCTL1_BASE 0x40021000UL


#define RT500_FLEXSPI0_BASE 0x40134000UL

#define RT500_FLEXSPI0_FLEXSPI1_IRQn 0x42UL

#define RT500_FLEXSPI1_BASE 0x4013C000UL

#define RT500_FLEXSPI0_FLEXSPI1_IRQn 0x42UL

#define RT500_RSTCTL0_BASE 0x40000000UL


#define RT500_RSTCTL1_BASE 0x40020000UL


