m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vadd_sub_example
Z0 !s110 1763574160
!i10b 1
!s100 lWf;44T2QlIXR?K>Qk;oj3
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
Ila2aLUefYFzUMP?3^N7dg1
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/simulation
w1763135106
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/add_sub_example.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/add_sub_example.v
!i122 189
L0 2 51
Z4 OV;L;2020.1;71
r1
!s85 0
31
!s108 1763574159.000000
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/add_sub_example.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/add_sub_example.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vbinary_representation
R0
!i10b 1
!s100 79]4kg7hMQJdQ6<eOl^oU0
R1
I31CYLk`731_mSFfOfbR]]0
R2
R3
w1763054787
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/binary_representation.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/binary_representation.v
!i122 190
L0 1 18
R4
r1
!s85 0
31
Z7 !s108 1763574160.000000
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/binary_representation.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/binary_representation.v|
!i113 1
R5
R6
vdiv_example
R0
!i10b 1
!s100 5^NnSRY[O2:V4XGS>7e6X2
R1
IEIb6FiJ4SUeGW=5CH93W_2
R2
R3
w1763116355
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/div_example.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/div_example.v
!i122 191
Z8 L0 1 25
R4
r1
!s85 0
31
R7
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/div_example.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/div_example.v|
!i113 1
R5
R6
vdiv_q15q16
Z9 !s110 1763575193
!i10b 1
!s100 C710QFWLjk`Scb;zeYjPY2
R1
I^6k>Y1@n`hRo6RA@BDRMD0
R2
R3
w1763575182
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/div_q15q16.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/div_q15q16.v
!i122 211
L0 3 59
R4
r1
!s85 0
31
Z10 !s108 1763575193.000000
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/div_q15q16.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/div_q15q16.v|
!i113 1
R5
R6
vdivider
R0
!i10b 1
!s100 gfg?di[1GY4[h>hnT<ZHY2
R1
IDlaG^U^OG4_AI4Z;5[a@c1
R2
R3
w1763132195
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/divider.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/divider.v
!i122 193
L0 3 31
R4
r1
!s85 0
31
R7
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/divider.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/divider.v|
!i113 1
R5
R6
vDSP_mac_div
R0
!i10b 1
!s100 07Dkm3FK2X`BRhQSkeFWG2
R1
I_Ui10Q@okfH2_=DBQD9d`3
R2
R3
w1763135728
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/DSP_mac_div.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/DSP_mac_div.v
!i122 194
L0 4 17
R4
r1
!s85 0
31
R7
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/DSP_mac_div.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/DSP_mac_div.v|
!i113 1
R5
R6
n@d@s@p_mac_div
vDSP_modules
R9
!i10b 1
!s100 n^RcL`VT:4_DDh5QFbZ[93
R1
IZ:a_gXl3S::H?mh`E`egU3
R2
R3
w1763575009
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/DSP_modules.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/DSP_modules.v
!i122 213
L0 1 149
R4
r1
!s85 0
31
R10
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/DSP_modules.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/DSP_modules.v|
!i113 1
R5
R6
n@d@s@p_modules
vfixed_point_add_sub
R0
!i10b 1
!s100 8UU:VTf>>dK4kg`jN_0lK3
R1
I_jQFm_ToZ;bCV;KkRafb83
R2
R3
w1763131173
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/fixed_point_add_sub.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/fixed_point_add_sub.v
!i122 195
L0 1 32
R4
r1
!s85 0
31
R7
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/fixed_point_add_sub.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/fixed_point_add_sub.v|
!i113 1
R5
R6
vmult_booth_wooly
Z11 !s110 1763574161
!i10b 1
!s100 2gT@@VoX9cR:FKKV^k<NM3
R1
I55ZhQ2P9D?JG:bT7kEIEn0
R2
R3
w1763131575
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/mult_booth_wooly.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/mult_booth_wooly.v
!i122 196
R8
R4
r1
!s85 0
31
R7
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/mult_booth_wooly.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/mult_booth_wooly.v|
!i113 1
R5
R6
vmult_example
R11
!i10b 1
!s100 EWSoW^7aWn3m_2[P<Y1U20
R1
Ie6fQSM>gXOJ]d0JX?1cCI0
R2
R3
w1763134930
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/mult_example.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/mult_example.v
!i122 197
L0 1 21
R4
r1
!s85 0
31
Z12 !s108 1763574161.000000
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/mult_example.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/mult_example.v|
!i113 1
R5
R6
vmult_q15
R9
!i10b 1
!s100 7fi;AB;GV3[ZbANVoB]I_0
R1
IfZM_F^fnUjN5Q:<7B7IfB2
R2
R3
w1763574942
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/mult_q15.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/mult_q15.v
!i122 212
L0 4 30
R4
r1
!s85 0
31
R10
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/mult_q15.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/mult_q15.v|
!i113 1
R5
R6
vtb_DSP_modules
R11
!i10b 1
!s100 iWBF9C4fV9G?iZ3T@^3Ho2
R1
ITfBBkM?K;NbeBkKT0jiKP2
R2
R3
w1763059005
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/tb_DSP_modules.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/tb_DSP_modules.v
!i122 200
L0 3 65
R4
r1
!s85 0
31
R12
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/tb_DSP_modules.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/tb_DSP_modules.v|
!i113 1
R5
R6
ntb_@d@s@p_modules
