Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:15:34 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_utilization -file postRoute.utilization.rpt
| Design       : paj_raygentop_hierarchy_no_mem
| Device       : xcku035
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 1177 |     0 |    203128 |  0.57 |
|   LUT as Logic             | 1176 |     0 |    203128 |  0.57 |
|   LUT as Memory            |    1 |     0 |    112800 | <0.01 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |    1 |     0 |           |       |
| CLB Registers              | 1920 |     0 |    406256 |  0.47 |
|   Register as Flip Flop    | 1138 |     0 |    406256 |  0.28 |
|   Register as Latch        |  782 |     0 |    406256 |  0.19 |
| CARRY8                     |   43 |     0 |     30300 |  0.14 |
| F7 Muxes                   |    1 |     0 |    121200 | <0.01 |
| F8 Muxes                   |    0 |     0 |     60600 |  0.00 |
| F9 Muxes                   |    0 |     0 |     30300 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 782   |          Yes |           - |        Reset |
| 9     |          Yes |         Set |            - |
| 1129  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------------------------+-----------+-------+-----------+-------+
|                          Site Type                          |    Used   | Fixed | Available | Util% |
+-------------------------------------------------------------+-----------+-------+-----------+-------+
| CLB                                                         |       390 |     0 |     30300 |  1.28 |
|   CLBL                                                      |       173 |     0 |           |       |
|   CLBM                                                      |       217 |     0 |           |       |
| LUT as Logic                                                |      1176 |     0 |    203128 |  0.57 |
|   using O5 output only                                      |         5 |       |           |       |
|   using O6 output only                                      |      1091 |       |           |       |
|   using O5 and O6                                           |        80 |       |           |       |
| LUT as Memory                                               |         1 |     0 |    112800 | <0.01 |
|   LUT as Distributed RAM                                    |         0 |     0 |           |       |
|   LUT as Shift Register                                     |         1 |     0 |           |       |
|     using O5 output only                                    |         0 |       |           |       |
|     using O6 output only                                    |         1 |       |           |       |
|     using O5 and O6                                         |         0 |       |           |       |
| LUT Flip Flop Pairs                                         |      1860 |     0 |    203128 |  0.91 |
|   fully used LUT-FF pairs                                   |       536 |       |           |       |
|   LUT-FF pairs with unused LUT                              |       688 |       |           |       |
|   LUT-FF pairs with unused Flip Flop                        |       636 |       |           |       |
| Unique Control Sets                                         |        69 |       |           |       |
| Minimum number of registers lost to control set restriction | 120(Lost) |       |           |       |
+-------------------------------------------------------------+-----------+-------+-----------+-------+


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  0.5 |     0 |       540 |  0.09 |
|   RAMB36/FIFO*    |    0 |     0 |       540 |  0.00 |
|   RAMB18          |    1 |     0 |      1080 |  0.09 |
|     RAMB18E2 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    9 |     0 |      1700 |  0.52 |
|   DSP48E2 only |    9 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       520 |  0.00 |
| HPIOB            |    0 |     0 |       416 |  0.00 |
| HRIO             |    0 |     0 |       104 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        80 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       520 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |        40 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       240 |  0.00 |
| BUFG_GT_SYNC         |    0 |     0 |        55 |  0.00 |
| BUFG_GT              |    0 |     0 |       120 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    0 |     0 |        10 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         5 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |         5 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |         5 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |         5 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| BSCANE2   |    0 |     0 |         4 |  0.00 |
| EFUSE_USR |    0 |     0 |         1 |  0.00 |
+-----------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 1129 |            Register |
| LDCE     |  782 |            Register |
| LUT6     |  499 |                 CLB |
| LUT5     |  241 |                 CLB |
| LUT4     |  153 |                 CLB |
| LUT2     |  153 |                 CLB |
| LUT3     |  148 |                 CLB |
| LUT1     |   62 |                 CLB |
| CARRY8   |   43 |                 CLB |
| FDSE     |    9 |            Register |
| DSP48E2  |    9 |          Arithmetic |
| SRL16E   |    1 |                 CLB |
| RAMB18E2 |    1 |           Block Ram |
| MUXF7    |    1 |                 CLB |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


