-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity srcnn_fuse_9x9_1x1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    phase : IN STD_LOGIC_VECTOR (0 downto 0);
    h0 : IN STD_LOGIC_VECTOR (8 downto 0);
    w0 : IN STD_LOGIC_VECTOR (8 downto 0);
    s_f2_i_i_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
    s_f2_i_i_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
    s_f2_i_i_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
    s_f2_i_i_full_n : IN STD_LOGIC;
    s_f2_i_i_write : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    phase_c_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    phase_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    phase_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    phase_c_full_n : IN STD_LOGIC;
    phase_c_write : OUT STD_LOGIC;
    h0_c_din : OUT STD_LOGIC_VECTOR (8 downto 0);
    h0_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    h0_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    h0_c_full_n : IN STD_LOGIC;
    h0_c_write : OUT STD_LOGIC;
    w0_c_din : OUT STD_LOGIC_VECTOR (8 downto 0);
    w0_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    w0_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    w0_c_full_n : IN STD_LOGIC;
    w0_c_write : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_21 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_31 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_21 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_31 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_41 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_51 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_61 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of srcnn_fuse_9x9_1x1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (82 downto 0) := "00000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (82 downto 0) := "00000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (82 downto 0) := "00000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (82 downto 0) := "00000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (82 downto 0) := "00000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (82 downto 0) := "00000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (82 downto 0) := "00001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (82 downto 0) := "00010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (82 downto 0) := "00100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (82 downto 0) := "01000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state83 : STD_LOGIC_VECTOR (82 downto 0) := "10000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_52 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv10_3FE : STD_LOGIC_VECTOR (9 downto 0) := "1111111110";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv9_10 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv9_4 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv9_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv19_2AB : STD_LOGIC_VECTOR (18 downto 0) := "0000000001010101011";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv9_3 : STD_LOGIC_VECTOR (8 downto 0) := "000000011";
    constant ap_const_lv9_5 : STD_LOGIC_VECTOR (8 downto 0) := "000000101";
    constant ap_const_lv9_6 : STD_LOGIC_VECTOR (8 downto 0) := "000000110";
    constant ap_const_lv9_7 : STD_LOGIC_VECTOR (8 downto 0) := "000000111";
    constant ap_const_lv9_8 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_const_lv9_9 : STD_LOGIC_VECTOR (8 downto 0) := "000001001";
    constant ap_const_lv9_A : STD_LOGIC_VECTOR (8 downto 0) := "000001010";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal s_f2_i_i_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state83 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state83 : signal is "none";
    signal phase_c_blk_n : STD_LOGIC;
    signal h0_c_blk_n : STD_LOGIC;
    signal w0_c_blk_n : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal select_ln757_cast_fu_1084_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln757_cast_reg_2348 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln121_fu_1117_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln121_reg_2358 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal add_ln86_cast_fu_1513_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln86_cast_reg_2811 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2254_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal bound_reg_2816 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln86_4_fu_1529_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln86_4_reg_2824 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln88_fu_1538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln88_reg_2829 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln86_fu_1524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_fu_1543_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln86_reg_2834 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_fu_1551_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_reg_2839 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_9_reg_2852 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_1_fu_1604_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln86_1_reg_2862 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state72 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state72 : signal is "none";
    signal trunc_ln86_fu_1611_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln86_reg_2867 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_19_cast_reg_2872 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_smodpost_i_i_fu_1650_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_smodpost_i_i_reg_2877 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_20_cast_reg_2882 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_cast_reg_2887 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_cast_reg_2892 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_cast_reg_2897 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_cast_reg_2902 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_cast_reg_2907 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_26_cast_reg_2912 : STD_LOGIC_VECTOR (7 downto 0);
    signal udiv_ln_cast_reg_2917 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln103_1_fu_1863_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln103_1_reg_2925 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state73 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state73 : signal is "none";
    signal trunc_ln121_fu_1869_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln121_reg_2930 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln103_fu_1857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln121_1_fu_1889_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln121_1_reg_2935 : STD_LOGIC_VECTOR (10 downto 0);
    signal acc1_fu_1896_p66 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc1_reg_2940 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc1_3_fu_2065_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc1_3_reg_2975 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state78 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state78 : signal is "none";
    signal f2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_load_reg_2980 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state82 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state82 : signal is "none";
    signal f2_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_1_load_reg_2985 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_2_load_reg_2990 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_3_load_reg_2995 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_4_load_reg_3000 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_5_load_reg_3005 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_6_load_reg_3010 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_7_load_reg_3015 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_load_1_reg_3020 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_1_load_1_reg_3025 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_2_load_1_reg_3030 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_3_load_1_reg_3035 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_4_load_1_reg_3040 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_5_load_1_reg_3045 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_6_load_1_reg_3050 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_7_load_1_reg_3055 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc2_ce0 : STD_LOGIC;
    signal acc2_we0 : STD_LOGIC;
    signal acc2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc2_ce1 : STD_LOGIC;
    signal acc2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc2_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc2_1_ce0 : STD_LOGIC;
    signal acc2_1_we0 : STD_LOGIC;
    signal acc2_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc2_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc2_1_ce1 : STD_LOGIC;
    signal acc2_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc2_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc2_2_ce0 : STD_LOGIC;
    signal acc2_2_we0 : STD_LOGIC;
    signal acc2_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc2_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc2_2_ce1 : STD_LOGIC;
    signal acc2_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc2_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc2_3_ce0 : STD_LOGIC;
    signal acc2_3_we0 : STD_LOGIC;
    signal acc2_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc2_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc2_3_ce1 : STD_LOGIC;
    signal acc2_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc2_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc2_4_ce0 : STD_LOGIC;
    signal acc2_4_we0 : STD_LOGIC;
    signal acc2_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc2_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc2_4_ce1 : STD_LOGIC;
    signal acc2_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc2_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc2_5_ce0 : STD_LOGIC;
    signal acc2_5_we0 : STD_LOGIC;
    signal acc2_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc2_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc2_5_ce1 : STD_LOGIC;
    signal acc2_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc2_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc2_6_ce0 : STD_LOGIC;
    signal acc2_6_we0 : STD_LOGIC;
    signal acc2_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc2_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc2_6_ce1 : STD_LOGIC;
    signal acc2_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc2_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc2_7_ce0 : STD_LOGIC;
    signal acc2_7_we0 : STD_LOGIC;
    signal acc2_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc2_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc2_7_ce1 : STD_LOGIC;
    signal acc2_7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal f2_ce0 : STD_LOGIC;
    signal f2_we0 : STD_LOGIC;
    signal f2_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal f2_ce1 : STD_LOGIC;
    signal f2_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal f2_1_ce0 : STD_LOGIC;
    signal f2_1_we0 : STD_LOGIC;
    signal f2_1_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal f2_1_ce1 : STD_LOGIC;
    signal f2_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal f2_2_ce0 : STD_LOGIC;
    signal f2_2_we0 : STD_LOGIC;
    signal f2_2_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal f2_2_ce1 : STD_LOGIC;
    signal f2_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal f2_3_ce0 : STD_LOGIC;
    signal f2_3_we0 : STD_LOGIC;
    signal f2_3_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal f2_3_ce1 : STD_LOGIC;
    signal f2_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal f2_4_ce0 : STD_LOGIC;
    signal f2_4_we0 : STD_LOGIC;
    signal f2_4_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal f2_4_ce1 : STD_LOGIC;
    signal f2_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal f2_5_ce0 : STD_LOGIC;
    signal f2_5_we0 : STD_LOGIC;
    signal f2_5_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal f2_5_ce1 : STD_LOGIC;
    signal f2_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal f2_6_ce0 : STD_LOGIC;
    signal f2_6_we0 : STD_LOGIC;
    signal f2_6_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal f2_6_ce1 : STD_LOGIC;
    signal f2_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal f2_7_ce0 : STD_LOGIC;
    signal f2_7_we0 : STD_LOGIC;
    signal f2_7_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal f2_7_ce1 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_start : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_done : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_idle : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_ready : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_7_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_7_we0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_6_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_6_we0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_5_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_5_we0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_4_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_4_we0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_3_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_3_we0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_2_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_2_we0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_1_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_1_we0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_we0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_start : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_done : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_idle : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_ready : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_837_i_i_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_837_i_i_out_ap_vld : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_736_i_i_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_736_i_i_out_ap_vld : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_635_i_i_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_635_i_i_out_ap_vld : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_534_i_i_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_534_i_i_out_ap_vld : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_433_i_i_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_433_i_i_out_ap_vld : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_332_i_i_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_332_i_i_out_ap_vld : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_231_i_i_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_231_i_i_out_ap_vld : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_130_i_i_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_130_i_i_out_ap_vld : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add5129_i_i_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add5129_i_i_out_ap_vld : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3060_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3060_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3060_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3060_p_ce : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3064_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3064_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3064_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3064_p_ce : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3068_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3068_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3068_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3068_p_ce : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3072_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3072_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3072_p_ce : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3076_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3076_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3076_p_ce : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3080_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3080_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3080_p_ce : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_start : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_done : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_idle : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_ready : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_7_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_7_we0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_6_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_6_we0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_5_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_5_we0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_4_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_4_we0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_3_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_3_we0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_2_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_2_we0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_1_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_1_we0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_we0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_1_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_2_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_3_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_4_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_5_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_6_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_7_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_grp_fu_1015_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_grp_fu_1015_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_grp_fu_1015_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_grp_fu_1015_p_ce : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_start : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_done : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_idle : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_ready : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_acc1_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_acc1_2_out_ap_vld : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_grp_fu_3060_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_grp_fu_3060_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_grp_fu_3060_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_grp_fu_3060_p_ce : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_start : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_done : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_idle : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_ready : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_we0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_ce1 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_we0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_ce1 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_we0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_ce1 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_we0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_ce1 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_we0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_ce1 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_we0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_ce1 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_we0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_ce1 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_we0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_ce1 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0 : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3060_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3060_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3060_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3060_p_ce : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3064_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3064_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3064_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3064_p_ce : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3068_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3068_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3068_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3068_p_ce : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3072_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3072_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3072_p_ce : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3076_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3076_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3076_p_ce : STD_LOGIC;
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3080_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3080_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3080_p_ce : STD_LOGIC;
    signal c1_reg_857 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state79 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state79 : signal is "none";
    signal grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state74 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state74 : signal is "none";
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state80 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state80 : signal is "none";
    signal grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal ap_CS_fsm_state76 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state76 : signal is "none";
    signal grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_start_reg : STD_LOGIC := '0';
    signal x0_fu_396 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln88_fu_1966_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal y0_fu_400 : STD_LOGIC_VECTOR (9 downto 0);
    signal indvar_flatten_fu_404 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state77 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state77 : signal is "none";
    signal ap_CS_fsm_state81 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state81 : signal is "none";
    signal grp_fu_1015_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1015_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln754_fu_1020_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln753_fu_1034_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_1026_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln754_fu_1038_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln757_fu_1052_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln756_fu_1066_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_fu_1058_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln757_fu_1070_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln757_fu_1076_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln754_fu_1044_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln86_3_fu_1092_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln86_fu_1508_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten_cast_fu_1520_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_10_fu_1563_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_cast24_i_i_fu_1571_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_smodpre_i_i_fu_1579_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1589_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1589_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln86_2_fu_1598_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_cast22_i_i_fu_1615_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul26_fu_1624_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul26_fu_1624_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul26_fu_1624_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_1589_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_83_fu_1640_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_84_fu_1644_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_cast26_i_i_fu_1657_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul23_fu_1666_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul23_fu_1666_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul23_fu_1666_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_cast27_i_i_fu_1682_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul20_fu_1691_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul20_fu_1691_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul20_fu_1691_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_cast28_i_i_fu_1707_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul17_fu_1716_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul17_fu_1716_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul17_fu_1716_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_cast29_i_i_fu_1732_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul14_fu_1741_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul14_fu_1741_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul14_fu_1741_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_cast30_i_i_fu_1757_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul11_fu_1766_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul11_fu_1766_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul11_fu_1766_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_cast31_i_i_fu_1782_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul8_fu_1791_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul8_fu_1791_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul8_fu_1791_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_cast32_i_i_fu_1807_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul5_fu_1816_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul5_fu_1816_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul5_fu_1816_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln103_fu_1832_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln103_fu_1841_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln103_fu_1841_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln103_fu_1841_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_s_fu_1877_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln121_15_fu_1885_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln121_fu_1873_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal acc1_fu_1896_p65 : STD_LOGIC_VECTOR (5 downto 0);
    signal bitcast_ln127_fu_2024_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_2027_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln127_fu_2037_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln127_1_fu_2047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln127_fu_2041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln127_fu_2053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln127_fu_2059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln145_31_fu_2181_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_30_fu_2177_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_29_fu_2173_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_28_fu_2169_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_27_fu_2165_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_26_fu_2161_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_25_fu_2157_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_24_fu_2153_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_23_fu_2149_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_22_fu_2145_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_21_fu_2141_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_20_fu_2137_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_19_fu_2133_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_18_fu_2129_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_17_fu_2125_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_16_fu_2121_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_15_fu_2118_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_14_fu_2115_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_13_fu_2112_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_12_fu_2109_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_11_fu_2106_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_10_fu_2103_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_9_fu_2100_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_8_fu_2097_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_7_fu_2094_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_6_fu_2091_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_5_fu_2088_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_4_fu_2085_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_3_fu_2082_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_2_fu_2079_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_1_fu_2076_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln145_fu_2073_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2254_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2254_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_2254_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1015_ce : STD_LOGIC;
    signal grp_fu_1015_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1589_ap_start : STD_LOGIC;
    signal grp_fu_1589_ap_done : STD_LOGIC;
    signal grp_fu_1589_ce : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_fu_2254_ce : STD_LOGIC;
    signal grp_fu_3060_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3060_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3060_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3060_ce : STD_LOGIC;
    signal grp_fu_3064_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3064_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3064_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3064_ce : STD_LOGIC;
    signal grp_fu_3068_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3068_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3068_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3068_ce : STD_LOGIC;
    signal grp_fu_3072_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3072_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3072_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3072_ce : STD_LOGIC;
    signal grp_fu_3076_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3076_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3076_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3076_ce : STD_LOGIC;
    signal grp_fu_3080_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3080_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3080_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3080_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (82 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_ST_fsm_state78_blk : STD_LOGIC;
    signal ap_ST_fsm_state79_blk : STD_LOGIC;
    signal ap_ST_fsm_state80_blk : STD_LOGIC;
    signal ap_ST_fsm_state81_blk : STD_LOGIC;
    signal ap_ST_fsm_state82_blk : STD_LOGIC;
    signal ap_ST_fsm_state83_blk : STD_LOGIC;
    signal grp_fu_2254_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2254_p20 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul11_fu_1766_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul14_fu_1741_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul17_fu_1716_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul20_fu_1691_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul23_fu_1666_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul26_fu_1624_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul5_fu_1816_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul8_fu_1791_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln103_fu_1841_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component srcnn_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        acc2_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_7_ce0 : OUT STD_LOGIC;
        acc2_7_we0 : OUT STD_LOGIC;
        acc2_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc2_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_6_ce0 : OUT STD_LOGIC;
        acc2_6_we0 : OUT STD_LOGIC;
        acc2_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc2_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_5_ce0 : OUT STD_LOGIC;
        acc2_5_we0 : OUT STD_LOGIC;
        acc2_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc2_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_4_ce0 : OUT STD_LOGIC;
        acc2_4_we0 : OUT STD_LOGIC;
        acc2_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc2_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_3_ce0 : OUT STD_LOGIC;
        acc2_3_we0 : OUT STD_LOGIC;
        acc2_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc2_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_2_ce0 : OUT STD_LOGIC;
        acc2_2_we0 : OUT STD_LOGIC;
        acc2_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc2_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_1_ce0 : OUT STD_LOGIC;
        acc2_1_we0 : OUT STD_LOGIC;
        acc2_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_ce0 : OUT STD_LOGIC;
        acc2_we0 : OUT STD_LOGIC;
        acc2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16_s : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24_s : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_57 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_58 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17_s : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25_s : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_59 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10_s : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18_s : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26_s : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_60 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_62 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19_s : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27_s : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_61 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12_s : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20_s : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28_s : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_62 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13_s : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_63 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29_s : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_63 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14_s : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22_s : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30_s : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_64 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15_s : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23_s : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_fuse_9x9_1x1_Pipeline_Conv1_ky IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        add_ln121_1 : IN STD_LOGIC_VECTOR (10 downto 0);
        trunc_ln86_mid2 : IN STD_LOGIC_VECTOR (5 downto 0);
        select_ln121 : IN STD_LOGIC_VECTOR (2 downto 0);
        p_cast7_i_i : IN STD_LOGIC_VECTOR (7 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_cast8_i_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_cast9_i_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_cast10_i_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_cast11_i_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_cast12_i_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_cast13_i_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_cast14_i_i : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln103 : IN STD_LOGIC_VECTOR (7 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_smodpost_i_i : IN STD_LOGIC_VECTOR (1 downto 0);
        add51_837_i_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add51_837_i_i_out_ap_vld : OUT STD_LOGIC;
        add51_736_i_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add51_736_i_i_out_ap_vld : OUT STD_LOGIC;
        add51_635_i_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add51_635_i_i_out_ap_vld : OUT STD_LOGIC;
        add51_534_i_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add51_534_i_i_out_ap_vld : OUT STD_LOGIC;
        add51_433_i_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add51_433_i_i_out_ap_vld : OUT STD_LOGIC;
        add51_332_i_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add51_332_i_i_out_ap_vld : OUT STD_LOGIC;
        add51_231_i_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add51_231_i_i_out_ap_vld : OUT STD_LOGIC;
        add51_130_i_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add51_130_i_i_out_ap_vld : OUT STD_LOGIC;
        add5129_i_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add5129_i_i_out_ap_vld : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3060_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3060_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3060_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_3060_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3060_p_ce : OUT STD_LOGIC;
        grp_fu_3064_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3064_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3064_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_3064_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3064_p_ce : OUT STD_LOGIC;
        grp_fu_3068_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3068_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3068_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_3068_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3068_p_ce : OUT STD_LOGIC;
        grp_fu_3072_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3072_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3072_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3072_p_ce : OUT STD_LOGIC;
        grp_fu_3076_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3076_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3076_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3076_p_ce : OUT STD_LOGIC;
        grp_fu_3080_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3080_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3080_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3080_p_ce : OUT STD_LOGIC );
    end component;


    component srcnn_fuse_9x9_1x1_Pipeline_Conv2_ReLU IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        f2_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        f2_7_ce0 : OUT STD_LOGIC;
        f2_7_we0 : OUT STD_LOGIC;
        f2_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        f2_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        f2_6_ce0 : OUT STD_LOGIC;
        f2_6_we0 : OUT STD_LOGIC;
        f2_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        f2_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        f2_5_ce0 : OUT STD_LOGIC;
        f2_5_we0 : OUT STD_LOGIC;
        f2_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        f2_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        f2_4_ce0 : OUT STD_LOGIC;
        f2_4_we0 : OUT STD_LOGIC;
        f2_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        f2_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        f2_3_ce0 : OUT STD_LOGIC;
        f2_3_we0 : OUT STD_LOGIC;
        f2_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        f2_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        f2_2_ce0 : OUT STD_LOGIC;
        f2_2_we0 : OUT STD_LOGIC;
        f2_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        f2_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        f2_1_ce0 : OUT STD_LOGIC;
        f2_1_we0 : OUT STD_LOGIC;
        f2_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        f2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        f2_ce0 : OUT STD_LOGIC;
        f2_we0 : OUT STD_LOGIC;
        f2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_ce0 : OUT STD_LOGIC;
        acc2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        acc2_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_1_ce0 : OUT STD_LOGIC;
        acc2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        acc2_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_2_ce0 : OUT STD_LOGIC;
        acc2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        acc2_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_3_ce0 : OUT STD_LOGIC;
        acc2_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        acc2_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_4_ce0 : OUT STD_LOGIC;
        acc2_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        acc2_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_5_ce0 : OUT STD_LOGIC;
        acc2_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        acc2_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_6_ce0 : OUT STD_LOGIC;
        acc2_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        acc2_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_7_ce0 : OUT STD_LOGIC;
        acc2_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1015_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1015_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1015_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_1015_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1015_p_ce : OUT STD_LOGIC );
    end component;


    component srcnn_fuse_9x9_1x1_Pipeline_acc1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        acc1 : IN STD_LOGIC_VECTOR (31 downto 0);
        add5129_i_i_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        add51_130_i_i_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        add51_231_i_i_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        add51_332_i_i_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        add51_433_i_i_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        add51_534_i_i_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        add51_635_i_i_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        add51_736_i_i_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        add51_837_i_i_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        acc1_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc1_2_out_ap_vld : OUT STD_LOGIC;
        grp_fu_3060_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3060_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3060_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_3060_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3060_p_ce : OUT STD_LOGIC );
    end component;


    component srcnn_fuse_9x9_1x1_Pipeline_Conv2_dot32 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln103_1 : IN STD_LOGIC_VECTOR (5 downto 0);
        acc2_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_7_ce0 : OUT STD_LOGIC;
        acc2_7_we0 : OUT STD_LOGIC;
        acc2_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc2_7_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_7_ce1 : OUT STD_LOGIC;
        acc2_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        acc2_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_6_ce0 : OUT STD_LOGIC;
        acc2_6_we0 : OUT STD_LOGIC;
        acc2_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc2_6_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_6_ce1 : OUT STD_LOGIC;
        acc2_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        acc2_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_5_ce0 : OUT STD_LOGIC;
        acc2_5_we0 : OUT STD_LOGIC;
        acc2_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc2_5_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_5_ce1 : OUT STD_LOGIC;
        acc2_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        acc2_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_4_ce0 : OUT STD_LOGIC;
        acc2_4_we0 : OUT STD_LOGIC;
        acc2_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc2_4_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_4_ce1 : OUT STD_LOGIC;
        acc2_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        acc2_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_3_ce0 : OUT STD_LOGIC;
        acc2_3_we0 : OUT STD_LOGIC;
        acc2_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc2_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_3_ce1 : OUT STD_LOGIC;
        acc2_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        acc2_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_2_ce0 : OUT STD_LOGIC;
        acc2_2_we0 : OUT STD_LOGIC;
        acc2_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc2_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_2_ce1 : OUT STD_LOGIC;
        acc2_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        acc2_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_1_ce0 : OUT STD_LOGIC;
        acc2_1_we0 : OUT STD_LOGIC;
        acc2_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc2_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_1_ce1 : OUT STD_LOGIC;
        acc2_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        acc2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_ce0 : OUT STD_LOGIC;
        acc2_we0 : OUT STD_LOGIC;
        acc2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        acc2_ce1 : OUT STD_LOGIC;
        acc2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        acc1_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0 : OUT STD_LOGIC;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3060_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3060_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3060_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_3060_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3060_p_ce : OUT STD_LOGIC;
        grp_fu_3064_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3064_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3064_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_3064_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3064_p_ce : OUT STD_LOGIC;
        grp_fu_3068_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3068_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3068_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_3068_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3068_p_ce : OUT STD_LOGIC;
        grp_fu_3072_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3072_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3072_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3072_p_ce : OUT STD_LOGIC;
        grp_fu_3076_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3076_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3076_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3076_p_ce : OUT STD_LOGIC;
        grp_fu_3080_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3080_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3080_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3080_p_ce : OUT STD_LOGIC );
    end component;


    component srcnn_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component srcnn_urem_64s_3ns_2_68_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component srcnn_mul_9ns_11ns_19_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component srcnn_mux_64_6_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        din32_WIDTH : INTEGER;
        din33_WIDTH : INTEGER;
        din34_WIDTH : INTEGER;
        din35_WIDTH : INTEGER;
        din36_WIDTH : INTEGER;
        din37_WIDTH : INTEGER;
        din38_WIDTH : INTEGER;
        din39_WIDTH : INTEGER;
        din40_WIDTH : INTEGER;
        din41_WIDTH : INTEGER;
        din42_WIDTH : INTEGER;
        din43_WIDTH : INTEGER;
        din44_WIDTH : INTEGER;
        din45_WIDTH : INTEGER;
        din46_WIDTH : INTEGER;
        din47_WIDTH : INTEGER;
        din48_WIDTH : INTEGER;
        din49_WIDTH : INTEGER;
        din50_WIDTH : INTEGER;
        din51_WIDTH : INTEGER;
        din52_WIDTH : INTEGER;
        din53_WIDTH : INTEGER;
        din54_WIDTH : INTEGER;
        din55_WIDTH : INTEGER;
        din56_WIDTH : INTEGER;
        din57_WIDTH : INTEGER;
        din58_WIDTH : INTEGER;
        din59_WIDTH : INTEGER;
        din60_WIDTH : INTEGER;
        din61_WIDTH : INTEGER;
        din62_WIDTH : INTEGER;
        din63_WIDTH : INTEGER;
        din64_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (31 downto 0);
        din17 : IN STD_LOGIC_VECTOR (31 downto 0);
        din18 : IN STD_LOGIC_VECTOR (31 downto 0);
        din19 : IN STD_LOGIC_VECTOR (31 downto 0);
        din20 : IN STD_LOGIC_VECTOR (31 downto 0);
        din21 : IN STD_LOGIC_VECTOR (31 downto 0);
        din22 : IN STD_LOGIC_VECTOR (31 downto 0);
        din23 : IN STD_LOGIC_VECTOR (31 downto 0);
        din24 : IN STD_LOGIC_VECTOR (31 downto 0);
        din25 : IN STD_LOGIC_VECTOR (31 downto 0);
        din26 : IN STD_LOGIC_VECTOR (31 downto 0);
        din27 : IN STD_LOGIC_VECTOR (31 downto 0);
        din28 : IN STD_LOGIC_VECTOR (31 downto 0);
        din29 : IN STD_LOGIC_VECTOR (31 downto 0);
        din30 : IN STD_LOGIC_VECTOR (31 downto 0);
        din31 : IN STD_LOGIC_VECTOR (31 downto 0);
        din32 : IN STD_LOGIC_VECTOR (31 downto 0);
        din33 : IN STD_LOGIC_VECTOR (31 downto 0);
        din34 : IN STD_LOGIC_VECTOR (31 downto 0);
        din35 : IN STD_LOGIC_VECTOR (31 downto 0);
        din36 : IN STD_LOGIC_VECTOR (31 downto 0);
        din37 : IN STD_LOGIC_VECTOR (31 downto 0);
        din38 : IN STD_LOGIC_VECTOR (31 downto 0);
        din39 : IN STD_LOGIC_VECTOR (31 downto 0);
        din40 : IN STD_LOGIC_VECTOR (31 downto 0);
        din41 : IN STD_LOGIC_VECTOR (31 downto 0);
        din42 : IN STD_LOGIC_VECTOR (31 downto 0);
        din43 : IN STD_LOGIC_VECTOR (31 downto 0);
        din44 : IN STD_LOGIC_VECTOR (31 downto 0);
        din45 : IN STD_LOGIC_VECTOR (31 downto 0);
        din46 : IN STD_LOGIC_VECTOR (31 downto 0);
        din47 : IN STD_LOGIC_VECTOR (31 downto 0);
        din48 : IN STD_LOGIC_VECTOR (31 downto 0);
        din49 : IN STD_LOGIC_VECTOR (31 downto 0);
        din50 : IN STD_LOGIC_VECTOR (31 downto 0);
        din51 : IN STD_LOGIC_VECTOR (31 downto 0);
        din52 : IN STD_LOGIC_VECTOR (31 downto 0);
        din53 : IN STD_LOGIC_VECTOR (31 downto 0);
        din54 : IN STD_LOGIC_VECTOR (31 downto 0);
        din55 : IN STD_LOGIC_VECTOR (31 downto 0);
        din56 : IN STD_LOGIC_VECTOR (31 downto 0);
        din57 : IN STD_LOGIC_VECTOR (31 downto 0);
        din58 : IN STD_LOGIC_VECTOR (31 downto 0);
        din59 : IN STD_LOGIC_VECTOR (31 downto 0);
        din60 : IN STD_LOGIC_VECTOR (31 downto 0);
        din61 : IN STD_LOGIC_VECTOR (31 downto 0);
        din62 : IN STD_LOGIC_VECTOR (31 downto 0);
        din63 : IN STD_LOGIC_VECTOR (31 downto 0);
        din64 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_am_addmul_8ns_3ns_9ns_18_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component srcnn_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    acc2_U : component srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => acc2_address0,
        ce0 => acc2_ce0,
        we0 => acc2_we0,
        d0 => acc2_d0,
        q0 => acc2_q0,
        address1 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_address1,
        ce1 => acc2_ce1,
        q1 => acc2_q1);

    acc2_1_U : component srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => acc2_1_address0,
        ce0 => acc2_1_ce0,
        we0 => acc2_1_we0,
        d0 => acc2_1_d0,
        q0 => acc2_1_q0,
        address1 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_address1,
        ce1 => acc2_1_ce1,
        q1 => acc2_1_q1);

    acc2_2_U : component srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => acc2_2_address0,
        ce0 => acc2_2_ce0,
        we0 => acc2_2_we0,
        d0 => acc2_2_d0,
        q0 => acc2_2_q0,
        address1 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_address1,
        ce1 => acc2_2_ce1,
        q1 => acc2_2_q1);

    acc2_3_U : component srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => acc2_3_address0,
        ce0 => acc2_3_ce0,
        we0 => acc2_3_we0,
        d0 => acc2_3_d0,
        q0 => acc2_3_q0,
        address1 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_address1,
        ce1 => acc2_3_ce1,
        q1 => acc2_3_q1);

    acc2_4_U : component srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => acc2_4_address0,
        ce0 => acc2_4_ce0,
        we0 => acc2_4_we0,
        d0 => acc2_4_d0,
        q0 => acc2_4_q0,
        address1 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_address1,
        ce1 => acc2_4_ce1,
        q1 => acc2_4_q1);

    acc2_5_U : component srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => acc2_5_address0,
        ce0 => acc2_5_ce0,
        we0 => acc2_5_we0,
        d0 => acc2_5_d0,
        q0 => acc2_5_q0,
        address1 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_address1,
        ce1 => acc2_5_ce1,
        q1 => acc2_5_q1);

    acc2_6_U : component srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => acc2_6_address0,
        ce0 => acc2_6_ce0,
        we0 => acc2_6_we0,
        d0 => acc2_6_d0,
        q0 => acc2_6_q0,
        address1 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_address1,
        ce1 => acc2_6_ce1,
        q1 => acc2_6_q1);

    acc2_7_U : component srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => acc2_7_address0,
        ce0 => acc2_7_ce0,
        we0 => acc2_7_we0,
        d0 => acc2_7_d0,
        q0 => acc2_7_q0,
        address1 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_address1,
        ce1 => acc2_7_ce1,
        q1 => acc2_7_q1);

    f2_U : component srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => f2_address0,
        ce0 => f2_ce0,
        we0 => f2_we0,
        d0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_d0,
        q0 => f2_q0,
        address1 => f2_address1,
        ce1 => f2_ce1,
        q1 => f2_q1);

    f2_1_U : component srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => f2_1_address0,
        ce0 => f2_1_ce0,
        we0 => f2_1_we0,
        d0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_1_d0,
        q0 => f2_1_q0,
        address1 => f2_1_address1,
        ce1 => f2_1_ce1,
        q1 => f2_1_q1);

    f2_2_U : component srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => f2_2_address0,
        ce0 => f2_2_ce0,
        we0 => f2_2_we0,
        d0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_2_d0,
        q0 => f2_2_q0,
        address1 => f2_2_address1,
        ce1 => f2_2_ce1,
        q1 => f2_2_q1);

    f2_3_U : component srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => f2_3_address0,
        ce0 => f2_3_ce0,
        we0 => f2_3_we0,
        d0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_3_d0,
        q0 => f2_3_q0,
        address1 => f2_3_address1,
        ce1 => f2_3_ce1,
        q1 => f2_3_q1);

    f2_4_U : component srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => f2_4_address0,
        ce0 => f2_4_ce0,
        we0 => f2_4_we0,
        d0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_4_d0,
        q0 => f2_4_q0,
        address1 => f2_4_address1,
        ce1 => f2_4_ce1,
        q1 => f2_4_q1);

    f2_5_U : component srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => f2_5_address0,
        ce0 => f2_5_ce0,
        we0 => f2_5_we0,
        d0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_5_d0,
        q0 => f2_5_q0,
        address1 => f2_5_address1,
        ce1 => f2_5_ce1,
        q1 => f2_5_q1);

    f2_6_U : component srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => f2_6_address0,
        ce0 => f2_6_ce0,
        we0 => f2_6_we0,
        d0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_6_d0,
        q0 => f2_6_q0,
        address1 => f2_6_address1,
        ce1 => f2_6_ce1,
        q1 => f2_6_q1);

    f2_7_U : component srcnn_fuse_9x9_1x1_acc2_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => f2_7_address0,
        ce0 => f2_7_ce0,
        we0 => f2_7_we0,
        d0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_7_d0,
        q0 => f2_7_q0,
        address1 => f2_7_address1,
        ce1 => f2_7_ce1,
        q1 => f2_7_q1);

    grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868 : component srcnn_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_start,
        ap_done => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_done,
        ap_idle => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_idle,
        ap_ready => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_ready,
        acc2_7_address0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_7_address0,
        acc2_7_ce0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_7_ce0,
        acc2_7_we0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_7_we0,
        acc2_7_d0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_7_d0,
        acc2_6_address0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_6_address0,
        acc2_6_ce0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_6_ce0,
        acc2_6_we0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_6_we0,
        acc2_6_d0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_6_d0,
        acc2_5_address0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_5_address0,
        acc2_5_ce0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_5_ce0,
        acc2_5_we0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_5_we0,
        acc2_5_d0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_5_d0,
        acc2_4_address0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_4_address0,
        acc2_4_ce0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_4_ce0,
        acc2_4_we0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_4_we0,
        acc2_4_d0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_4_d0,
        acc2_3_address0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_3_address0,
        acc2_3_ce0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_3_ce0,
        acc2_3_we0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_3_we0,
        acc2_3_d0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_3_d0,
        acc2_2_address0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_2_address0,
        acc2_2_ce0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_2_ce0,
        acc2_2_we0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_2_we0,
        acc2_2_d0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_2_d0,
        acc2_1_address0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_1_address0,
        acc2_1_ce0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_1_ce0,
        acc2_1_we0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_1_we0,
        acc2_1_d0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_1_d0,
        acc2_address0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_address0,
        acc2_ce0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_ce0,
        acc2_we0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_we0,
        acc2_d0 => grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_d0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16_s => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24_s => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_57 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_58 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17_s => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25_s => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_59 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10_s => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18_s => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26_s => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_60 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_62 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_11,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19_s => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27_s => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_61 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12_s => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20_s => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28_s => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_62 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13_s => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_63 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_21,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29_s => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_63 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14_s => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22_s => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30_s => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_64 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15_s => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23_s => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_31);

    grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912 : component srcnn_fuse_9x9_1x1_Pipeline_Conv1_ky
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_start,
        ap_done => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_done,
        ap_idle => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_idle,
        ap_ready => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_ready,
        add_ln121_1 => add_ln121_1_reg_2935,
        trunc_ln86_mid2 => trunc_ln86_reg_2867,
        select_ln121 => select_ln121_reg_2358,
        p_cast7_i_i => tmp_19_cast_reg_2872,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_q0,
        p_cast8_i_i => tmp_20_cast_reg_2882,
        p_cast9_i_i => tmp_21_cast_reg_2887,
        p_cast10_i_i => tmp_22_cast_reg_2892,
        p_cast11_i_i => tmp_23_cast_reg_2897,
        p_cast12_i_i => tmp_24_cast_reg_2902,
        p_cast13_i_i => tmp_25_cast_reg_2907,
        p_cast14_i_i => tmp_26_cast_reg_2912,
        zext_ln103 => udiv_ln_cast_reg_2917,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_q0,
        p_smodpost_i_i => p_smodpost_i_i_reg_2877,
        add51_837_i_i_out => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_837_i_i_out,
        add51_837_i_i_out_ap_vld => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_837_i_i_out_ap_vld,
        add51_736_i_i_out => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_736_i_i_out,
        add51_736_i_i_out_ap_vld => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_736_i_i_out_ap_vld,
        add51_635_i_i_out => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_635_i_i_out,
        add51_635_i_i_out_ap_vld => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_635_i_i_out_ap_vld,
        add51_534_i_i_out => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_534_i_i_out,
        add51_534_i_i_out_ap_vld => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_534_i_i_out_ap_vld,
        add51_433_i_i_out => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_433_i_i_out,
        add51_433_i_i_out_ap_vld => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_433_i_i_out_ap_vld,
        add51_332_i_i_out => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_332_i_i_out,
        add51_332_i_i_out_ap_vld => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_332_i_i_out_ap_vld,
        add51_231_i_i_out => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_231_i_i_out,
        add51_231_i_i_out_ap_vld => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_231_i_i_out_ap_vld,
        add51_130_i_i_out => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_130_i_i_out,
        add51_130_i_i_out_ap_vld => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_130_i_i_out_ap_vld,
        add5129_i_i_out => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add5129_i_i_out,
        add5129_i_i_out_ap_vld => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add5129_i_i_out_ap_vld,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0,
        grp_fu_3060_p_din0 => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3060_p_din0,
        grp_fu_3060_p_din1 => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3060_p_din1,
        grp_fu_3060_p_opcode => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3060_p_opcode,
        grp_fu_3060_p_dout0 => grp_fu_3060_p2,
        grp_fu_3060_p_ce => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3060_p_ce,
        grp_fu_3064_p_din0 => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3064_p_din0,
        grp_fu_3064_p_din1 => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3064_p_din1,
        grp_fu_3064_p_opcode => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3064_p_opcode,
        grp_fu_3064_p_dout0 => grp_fu_3064_p2,
        grp_fu_3064_p_ce => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3064_p_ce,
        grp_fu_3068_p_din0 => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3068_p_din0,
        grp_fu_3068_p_din1 => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3068_p_din1,
        grp_fu_3068_p_opcode => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3068_p_opcode,
        grp_fu_3068_p_dout0 => grp_fu_3068_p2,
        grp_fu_3068_p_ce => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3068_p_ce,
        grp_fu_3072_p_din0 => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3072_p_din0,
        grp_fu_3072_p_din1 => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3072_p_din1,
        grp_fu_3072_p_dout0 => grp_fu_3072_p2,
        grp_fu_3072_p_ce => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3072_p_ce,
        grp_fu_3076_p_din0 => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3076_p_din0,
        grp_fu_3076_p_din1 => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3076_p_din1,
        grp_fu_3076_p_dout0 => grp_fu_3076_p2,
        grp_fu_3076_p_ce => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3076_p_ce,
        grp_fu_3080_p_din0 => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3080_p_din0,
        grp_fu_3080_p_din1 => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3080_p_din1,
        grp_fu_3080_p_dout0 => grp_fu_3080_p2,
        grp_fu_3080_p_ce => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3080_p_ce);

    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950 : component srcnn_fuse_9x9_1x1_Pipeline_Conv2_ReLU
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_start,
        ap_done => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_done,
        ap_idle => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_idle,
        ap_ready => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_ready,
        f2_7_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_7_address0,
        f2_7_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_7_ce0,
        f2_7_we0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_7_we0,
        f2_7_d0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_7_d0,
        f2_6_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_6_address0,
        f2_6_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_6_ce0,
        f2_6_we0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_6_we0,
        f2_6_d0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_6_d0,
        f2_5_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_5_address0,
        f2_5_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_5_ce0,
        f2_5_we0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_5_we0,
        f2_5_d0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_5_d0,
        f2_4_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_4_address0,
        f2_4_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_4_ce0,
        f2_4_we0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_4_we0,
        f2_4_d0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_4_d0,
        f2_3_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_3_address0,
        f2_3_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_3_ce0,
        f2_3_we0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_3_we0,
        f2_3_d0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_3_d0,
        f2_2_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_2_address0,
        f2_2_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_2_ce0,
        f2_2_we0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_2_we0,
        f2_2_d0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_2_d0,
        f2_1_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_1_address0,
        f2_1_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_1_ce0,
        f2_1_we0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_1_we0,
        f2_1_d0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_1_d0,
        f2_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_address0,
        f2_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_ce0,
        f2_we0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_we0,
        f2_d0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_d0,
        acc2_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_address0,
        acc2_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_ce0,
        acc2_q0 => acc2_q0,
        acc2_1_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_1_address0,
        acc2_1_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_1_ce0,
        acc2_1_q0 => acc2_1_q0,
        acc2_2_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_2_address0,
        acc2_2_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_2_ce0,
        acc2_2_q0 => acc2_2_q0,
        acc2_3_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_3_address0,
        acc2_3_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_3_ce0,
        acc2_3_q0 => acc2_3_q0,
        acc2_4_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_4_address0,
        acc2_4_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_4_ce0,
        acc2_4_q0 => acc2_4_q0,
        acc2_5_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_5_address0,
        acc2_5_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_5_ce0,
        acc2_5_q0 => acc2_5_q0,
        acc2_6_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_6_address0,
        acc2_6_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_6_ce0,
        acc2_6_q0 => acc2_6_q0,
        acc2_7_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_7_address0,
        acc2_7_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_7_ce0,
        acc2_7_q0 => acc2_7_q0,
        grp_fu_1015_p_din0 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_grp_fu_1015_p_din0,
        grp_fu_1015_p_din1 => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_grp_fu_1015_p_din1,
        grp_fu_1015_p_opcode => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_grp_fu_1015_p_opcode,
        grp_fu_1015_p_dout0 => grp_fu_1015_p2,
        grp_fu_1015_p_ce => grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_grp_fu_1015_p_ce);

    grp_fuse_9x9_1x1_Pipeline_acc1_fu_970 : component srcnn_fuse_9x9_1x1_Pipeline_acc1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_start,
        ap_done => grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_done,
        ap_idle => grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_idle,
        ap_ready => grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_ready,
        acc1 => acc1_reg_2940,
        add5129_i_i_reload => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add5129_i_i_out,
        add51_130_i_i_reload => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_130_i_i_out,
        add51_231_i_i_reload => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_231_i_i_out,
        add51_332_i_i_reload => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_332_i_i_out,
        add51_433_i_i_reload => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_433_i_i_out,
        add51_534_i_i_reload => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_534_i_i_out,
        add51_635_i_i_reload => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_635_i_i_out,
        add51_736_i_i_reload => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_736_i_i_out,
        add51_837_i_i_reload => grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_add51_837_i_i_out,
        acc1_2_out => grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_acc1_2_out,
        acc1_2_out_ap_vld => grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_acc1_2_out_ap_vld,
        grp_fu_3060_p_din0 => grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_grp_fu_3060_p_din0,
        grp_fu_3060_p_din1 => grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_grp_fu_3060_p_din1,
        grp_fu_3060_p_opcode => grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_grp_fu_3060_p_opcode,
        grp_fu_3060_p_dout0 => grp_fu_3060_p2,
        grp_fu_3060_p_ce => grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_grp_fu_3060_p_ce);

    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985 : component srcnn_fuse_9x9_1x1_Pipeline_Conv2_dot32
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_start,
        ap_done => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_done,
        ap_idle => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_idle,
        ap_ready => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_ready,
        zext_ln103_1 => trunc_ln121_reg_2930,
        acc2_7_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_address0,
        acc2_7_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_ce0,
        acc2_7_we0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_we0,
        acc2_7_d0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_d0,
        acc2_7_address1 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_address1,
        acc2_7_ce1 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_ce1,
        acc2_7_q1 => acc2_7_q1,
        acc2_6_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_address0,
        acc2_6_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_ce0,
        acc2_6_we0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_we0,
        acc2_6_d0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_d0,
        acc2_6_address1 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_address1,
        acc2_6_ce1 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_ce1,
        acc2_6_q1 => acc2_6_q1,
        acc2_5_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_address0,
        acc2_5_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_ce0,
        acc2_5_we0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_we0,
        acc2_5_d0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_d0,
        acc2_5_address1 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_address1,
        acc2_5_ce1 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_ce1,
        acc2_5_q1 => acc2_5_q1,
        acc2_4_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_address0,
        acc2_4_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_ce0,
        acc2_4_we0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_we0,
        acc2_4_d0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_d0,
        acc2_4_address1 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_address1,
        acc2_4_ce1 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_ce1,
        acc2_4_q1 => acc2_4_q1,
        acc2_3_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_address0,
        acc2_3_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_ce0,
        acc2_3_we0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_we0,
        acc2_3_d0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_d0,
        acc2_3_address1 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_address1,
        acc2_3_ce1 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_ce1,
        acc2_3_q1 => acc2_3_q1,
        acc2_2_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_address0,
        acc2_2_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_ce0,
        acc2_2_we0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_we0,
        acc2_2_d0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_d0,
        acc2_2_address1 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_address1,
        acc2_2_ce1 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_ce1,
        acc2_2_q1 => acc2_2_q1,
        acc2_1_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_address0,
        acc2_1_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_ce0,
        acc2_1_we0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_we0,
        acc2_1_d0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_d0,
        acc2_1_address1 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_address1,
        acc2_1_ce1 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_ce1,
        acc2_1_q1 => acc2_1_q1,
        acc2_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_address0,
        acc2_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_ce0,
        acc2_we0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_we0,
        acc2_d0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_d0,
        acc2_address1 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_address1,
        acc2_ce1 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_ce1,
        acc2_q1 => acc2_q1,
        acc1_1 => acc1_3_reg_2975,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0,
        grp_fu_3060_p_din0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3060_p_din0,
        grp_fu_3060_p_din1 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3060_p_din1,
        grp_fu_3060_p_opcode => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3060_p_opcode,
        grp_fu_3060_p_dout0 => grp_fu_3060_p2,
        grp_fu_3060_p_ce => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3060_p_ce,
        grp_fu_3064_p_din0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3064_p_din0,
        grp_fu_3064_p_din1 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3064_p_din1,
        grp_fu_3064_p_opcode => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3064_p_opcode,
        grp_fu_3064_p_dout0 => grp_fu_3064_p2,
        grp_fu_3064_p_ce => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3064_p_ce,
        grp_fu_3068_p_din0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3068_p_din0,
        grp_fu_3068_p_din1 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3068_p_din1,
        grp_fu_3068_p_opcode => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3068_p_opcode,
        grp_fu_3068_p_dout0 => grp_fu_3068_p2,
        grp_fu_3068_p_ce => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3068_p_ce,
        grp_fu_3072_p_din0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3072_p_din0,
        grp_fu_3072_p_din1 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3072_p_din1,
        grp_fu_3072_p_dout0 => grp_fu_3072_p2,
        grp_fu_3072_p_ce => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3072_p_ce,
        grp_fu_3076_p_din0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3076_p_din0,
        grp_fu_3076_p_din1 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3076_p_din1,
        grp_fu_3076_p_dout0 => grp_fu_3076_p2,
        grp_fu_3076_p_ce => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3076_p_ce,
        grp_fu_3080_p_din0 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3080_p_din0,
        grp_fu_3080_p_din1 => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3080_p_din1,
        grp_fu_3080_p_dout0 => grp_fu_3080_p2,
        grp_fu_3080_p_ce => grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3080_p_ce);

    fcmp_32ns_32ns_1_2_no_dsp_1_U421 : component srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1015_p0,
        din1 => grp_fu_1015_p1,
        ce => grp_fu_1015_ce,
        opcode => grp_fu_1015_opcode,
        dout => grp_fu_1015_p2);

    urem_64s_3ns_2_68_seq_1_U422 : component srcnn_urem_64s_3ns_2_68_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 68,
        din0_WIDTH => 64,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        start => grp_fu_1589_ap_start,
        done => grp_fu_1589_ap_done,
        din0 => grp_fu_1589_p0,
        din1 => grp_fu_1589_p1,
        ce => grp_fu_1589_ce,
        dout => grp_fu_1589_p2);

    mul_9ns_11ns_19_1_1_U423 : component srcnn_mul_9ns_11ns_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 11,
        dout_WIDTH => 19)
    port map (
        din0 => mul26_fu_1624_p0,
        din1 => mul26_fu_1624_p1,
        dout => mul26_fu_1624_p2);

    mul_9ns_11ns_19_1_1_U424 : component srcnn_mul_9ns_11ns_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 11,
        dout_WIDTH => 19)
    port map (
        din0 => mul23_fu_1666_p0,
        din1 => mul23_fu_1666_p1,
        dout => mul23_fu_1666_p2);

    mul_9ns_11ns_19_1_1_U425 : component srcnn_mul_9ns_11ns_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 11,
        dout_WIDTH => 19)
    port map (
        din0 => mul20_fu_1691_p0,
        din1 => mul20_fu_1691_p1,
        dout => mul20_fu_1691_p2);

    mul_9ns_11ns_19_1_1_U426 : component srcnn_mul_9ns_11ns_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 11,
        dout_WIDTH => 19)
    port map (
        din0 => mul17_fu_1716_p0,
        din1 => mul17_fu_1716_p1,
        dout => mul17_fu_1716_p2);

    mul_9ns_11ns_19_1_1_U427 : component srcnn_mul_9ns_11ns_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 11,
        dout_WIDTH => 19)
    port map (
        din0 => mul14_fu_1741_p0,
        din1 => mul14_fu_1741_p1,
        dout => mul14_fu_1741_p2);

    mul_9ns_11ns_19_1_1_U428 : component srcnn_mul_9ns_11ns_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 11,
        dout_WIDTH => 19)
    port map (
        din0 => mul11_fu_1766_p0,
        din1 => mul11_fu_1766_p1,
        dout => mul11_fu_1766_p2);

    mul_9ns_11ns_19_1_1_U429 : component srcnn_mul_9ns_11ns_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 11,
        dout_WIDTH => 19)
    port map (
        din0 => mul8_fu_1791_p0,
        din1 => mul8_fu_1791_p1,
        dout => mul8_fu_1791_p2);

    mul_9ns_11ns_19_1_1_U430 : component srcnn_mul_9ns_11ns_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 11,
        dout_WIDTH => 19)
    port map (
        din0 => mul5_fu_1816_p0,
        din1 => mul5_fu_1816_p1,
        dout => mul5_fu_1816_p2);

    mul_9ns_11ns_19_1_1_U431 : component srcnn_mul_9ns_11ns_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 11,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln103_fu_1841_p0,
        din1 => mul_ln103_fu_1841_p1,
        dout => mul_ln103_fu_1841_p2);

    mux_64_6_32_1_1_U432 : component srcnn_mux_64_6_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 32,
        din17_WIDTH => 32,
        din18_WIDTH => 32,
        din19_WIDTH => 32,
        din20_WIDTH => 32,
        din21_WIDTH => 32,
        din22_WIDTH => 32,
        din23_WIDTH => 32,
        din24_WIDTH => 32,
        din25_WIDTH => 32,
        din26_WIDTH => 32,
        din27_WIDTH => 32,
        din28_WIDTH => 32,
        din29_WIDTH => 32,
        din30_WIDTH => 32,
        din31_WIDTH => 32,
        din32_WIDTH => 32,
        din33_WIDTH => 32,
        din34_WIDTH => 32,
        din35_WIDTH => 32,
        din36_WIDTH => 32,
        din37_WIDTH => 32,
        din38_WIDTH => 32,
        din39_WIDTH => 32,
        din40_WIDTH => 32,
        din41_WIDTH => 32,
        din42_WIDTH => 32,
        din43_WIDTH => 32,
        din44_WIDTH => 32,
        din45_WIDTH => 32,
        din46_WIDTH => 32,
        din47_WIDTH => 32,
        din48_WIDTH => 32,
        din49_WIDTH => 32,
        din50_WIDTH => 32,
        din51_WIDTH => 32,
        din52_WIDTH => 32,
        din53_WIDTH => 32,
        din54_WIDTH => 32,
        din55_WIDTH => 32,
        din56_WIDTH => 32,
        din57_WIDTH => 32,
        din58_WIDTH => 32,
        din59_WIDTH => 32,
        din60_WIDTH => 32,
        din61_WIDTH => 32,
        din62_WIDTH => 32,
        din63_WIDTH => 32,
        din64_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34,
        din1 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33,
        din2 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32,
        din3 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31,
        din4 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30,
        din5 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29,
        din6 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28,
        din7 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27,
        din8 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26,
        din9 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25,
        din10 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10,
        din11 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_11,
        din12 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12,
        din13 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13,
        din14 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14,
        din15 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15,
        din16 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16,
        din17 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17,
        din18 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18,
        din19 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19,
        din20 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20,
        din21 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_21,
        din22 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22,
        din23 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23,
        din24 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24,
        din25 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25,
        din26 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26,
        din27 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27,
        din28 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28,
        din29 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29,
        din30 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30,
        din31 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_31,
        din32 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32,
        din33 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33,
        din34 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34,
        din35 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35,
        din36 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36,
        din37 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37,
        din38 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38,
        din39 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39,
        din40 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40,
        din41 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_41,
        din42 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42,
        din43 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43,
        din44 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44,
        din45 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45,
        din46 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46,
        din47 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47,
        din48 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48,
        din49 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49,
        din50 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50,
        din51 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_51,
        din52 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52,
        din53 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53,
        din54 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54,
        din55 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55,
        din56 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56,
        din57 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57,
        din58 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58,
        din59 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59,
        din60 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60,
        din61 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_61,
        din62 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62,
        din63 => p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63,
        din64 => acc1_fu_1896_p65,
        dout => acc1_fu_1896_p66);

    am_addmul_8ns_3ns_9ns_18_4_1_U433 : component srcnn_am_addmul_8ns_3ns_9ns_18_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        din2_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2254_p0,
        din1 => grp_fu_2254_p1,
        din2 => grp_fu_2254_p2,
        ce => grp_fu_2254_ce,
        dout => grp_fu_2254_p3);

    fadd_32ns_32ns_32_4_full_dsp_1_U434 : component srcnn_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3060_p0,
        din1 => grp_fu_3060_p1,
        ce => grp_fu_3060_ce,
        dout => grp_fu_3060_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U435 : component srcnn_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3064_p0,
        din1 => grp_fu_3064_p1,
        ce => grp_fu_3064_ce,
        dout => grp_fu_3064_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U436 : component srcnn_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3068_p0,
        din1 => grp_fu_3068_p1,
        ce => grp_fu_3068_ce,
        dout => grp_fu_3068_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U437 : component srcnn_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3072_p0,
        din1 => grp_fu_3072_p1,
        ce => grp_fu_3072_ce,
        dout => grp_fu_3072_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U438 : component srcnn_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3076_p0,
        din1 => grp_fu_3076_p1,
        ce => grp_fu_3076_ce,
        dout => grp_fu_3076_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U439 : component srcnn_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3080_p0,
        din1 => grp_fu_3080_p1,
        ce => grp_fu_3080_ce,
        dout => grp_fu_3080_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln86_fu_1524_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln103_fu_1857_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
                    grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_ready = ap_const_logic_1)) then 
                    grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln103_fu_1857_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
                    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_ready = ap_const_logic_1)) then 
                    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
                    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_ready = ap_const_logic_1)) then 
                    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln86_fu_1524_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_ready = ap_const_logic_1)) then 
                    grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
                    grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_ready = ap_const_logic_1)) then 
                    grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    c1_reg_857_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                c1_reg_857 <= add_ln103_1_reg_2925;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
                c1_reg_857 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_404_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (w0_c_full_n = ap_const_logic_0) or (h0_c_full_n = ap_const_logic_0) or (phase_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_fu_404 <= ap_const_lv17_0;
            elsif (((icmp_ln103_fu_1857_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
                indvar_flatten_fu_404 <= add_ln86_4_reg_2824;
            end if; 
        end if;
    end process;

    x0_fu_396_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (w0_c_full_n = ap_const_logic_0) or (h0_c_full_n = ap_const_logic_0) or (phase_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                x0_fu_396 <= ap_const_lv10_3FE;
            elsif (((icmp_ln103_fu_1857_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
                x0_fu_396 <= add_ln88_fu_1966_p2;
            end if; 
        end if;
    end process;

    y0_fu_400_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (w0_c_full_n = ap_const_logic_0) or (h0_c_full_n = ap_const_logic_0) or (phase_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                y0_fu_400 <= ap_const_lv10_3FE;
            elsif (((icmp_ln103_fu_1857_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
                y0_fu_400 <= select_ln86_1_reg_2862;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state78)) then
                acc1_3_reg_2975 <= acc1_3_fu_2065_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln103_fu_1857_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state73))) then
                acc1_reg_2940 <= acc1_fu_1896_p66;
                add_ln121_1_reg_2935 <= add_ln121_1_fu_1889_p2;
                trunc_ln121_reg_2930 <= trunc_ln121_fu_1869_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state73)) then
                add_ln103_1_reg_2925 <= add_ln103_1_fu_1863_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                add_ln86_4_reg_2824 <= add_ln86_4_fu_1529_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                    add_ln86_cast_reg_2811(8 downto 0) <= add_ln86_cast_fu_1513_p1(8 downto 0);
                bound_reg_2816 <= grp_fu_2254_p3;
                    select_ln121_reg_2358(2) <= select_ln121_fu_1117_p3(2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln86_fu_1524_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                empty_reg_2839 <= empty_fu_1551_p1;
                icmp_ln88_reg_2829 <= icmp_ln88_fu_1538_p2;
                select_ln86_reg_2834 <= select_ln86_fu_1543_p3;
                tmp_9_reg_2852 <= select_ln86_fu_1543_p3(9 downto 9);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state82)) then
                f2_1_load_1_reg_3025 <= f2_1_q0;
                f2_1_load_reg_2985 <= f2_1_q1;
                f2_2_load_1_reg_3030 <= f2_2_q0;
                f2_2_load_reg_2990 <= f2_2_q1;
                f2_3_load_1_reg_3035 <= f2_3_q0;
                f2_3_load_reg_2995 <= f2_3_q1;
                f2_4_load_1_reg_3040 <= f2_4_q0;
                f2_4_load_reg_3000 <= f2_4_q1;
                f2_5_load_1_reg_3045 <= f2_5_q0;
                f2_5_load_reg_3005 <= f2_5_q1;
                f2_6_load_1_reg_3050 <= f2_6_q0;
                f2_6_load_reg_3010 <= f2_6_q1;
                f2_7_load_1_reg_3055 <= f2_7_q0;
                f2_7_load_reg_3015 <= f2_7_q1;
                f2_load_1_reg_3020 <= f2_q0;
                f2_load_reg_2980 <= f2_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state72)) then
                p_smodpost_i_i_reg_2877 <= p_smodpost_i_i_fu_1650_p3;
                select_ln86_1_reg_2862 <= select_ln86_1_fu_1604_p3;
                tmp_19_cast_reg_2872 <= mul26_fu_1624_p2(18 downto 11);
                tmp_20_cast_reg_2882 <= mul23_fu_1666_p2(18 downto 11);
                tmp_21_cast_reg_2887 <= mul20_fu_1691_p2(18 downto 11);
                tmp_22_cast_reg_2892 <= mul17_fu_1716_p2(18 downto 11);
                tmp_23_cast_reg_2897 <= mul14_fu_1741_p2(18 downto 11);
                tmp_24_cast_reg_2902 <= mul11_fu_1766_p2(18 downto 11);
                tmp_25_cast_reg_2907 <= mul8_fu_1791_p2(18 downto 11);
                tmp_26_cast_reg_2912 <= mul5_fu_1816_p2(18 downto 11);
                trunc_ln86_reg_2867 <= trunc_ln86_fu_1611_p1;
                udiv_ln_cast_reg_2917 <= mul_ln103_fu_1841_p2(18 downto 11);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (w0_c_full_n = ap_const_logic_0) or (h0_c_full_n = ap_const_logic_0) or (phase_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    select_ln757_cast_reg_2348(7 downto 0) <= select_ln757_cast_fu_1084_p1(7 downto 0);
            end if;
        end if;
    end process;
    select_ln757_cast_reg_2348(8) <= '0';
    select_ln121_reg_2358(1 downto 0) <= "00";
    add_ln86_cast_reg_2811(9) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, s_f2_i_i_full_n, phase_c_full_n, h0_c_full_n, w0_c_full_n, ap_CS_fsm_state83, ap_CS_fsm_state5, icmp_ln86_fu_1524_p2, ap_CS_fsm_state73, icmp_ln103_fu_1857_p2, grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_done, grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_done, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_done, grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_done, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_done, ap_CS_fsm_state79, ap_CS_fsm_state6, ap_CS_fsm_state74, ap_CS_fsm_state80, ap_CS_fsm_state76)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (w0_c_full_n = ap_const_logic_0) or (h0_c_full_n = ap_const_logic_0) or (phase_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln86_fu_1524_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                if (((icmp_ln103_fu_1857_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state73))) then
                    ap_NS_fsm <= ap_ST_fsm_state80;
                else
                    ap_NS_fsm <= ap_ST_fsm_state74;
                end if;
            when ap_ST_fsm_state74 => 
                if (((grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state74))) then
                    ap_NS_fsm <= ap_ST_fsm_state75;
                else
                    ap_NS_fsm <= ap_ST_fsm_state74;
                end if;
            when ap_ST_fsm_state75 => 
                ap_NS_fsm <= ap_ST_fsm_state76;
            when ap_ST_fsm_state76 => 
                if (((grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state76))) then
                    ap_NS_fsm <= ap_ST_fsm_state77;
                else
                    ap_NS_fsm <= ap_ST_fsm_state76;
                end if;
            when ap_ST_fsm_state77 => 
                ap_NS_fsm <= ap_ST_fsm_state78;
            when ap_ST_fsm_state78 => 
                ap_NS_fsm <= ap_ST_fsm_state79;
            when ap_ST_fsm_state79 => 
                if (((grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state79))) then
                    ap_NS_fsm <= ap_ST_fsm_state73;
                else
                    ap_NS_fsm <= ap_ST_fsm_state79;
                end if;
            when ap_ST_fsm_state80 => 
                if (((grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state80))) then
                    ap_NS_fsm <= ap_ST_fsm_state81;
                else
                    ap_NS_fsm <= ap_ST_fsm_state80;
                end if;
            when ap_ST_fsm_state81 => 
                ap_NS_fsm <= ap_ST_fsm_state82;
            when ap_ST_fsm_state82 => 
                ap_NS_fsm <= ap_ST_fsm_state83;
            when ap_ST_fsm_state83 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state83) and (s_f2_i_i_full_n = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state83;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    acc1_3_fu_2065_p3 <= 
        ap_const_lv32_0 when (and_ln127_fu_2059_p2(0) = '1') else 
        grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_acc1_2_out;
    acc1_fu_1896_p65 <= c1_reg_857(6 - 1 downto 0);

    acc2_1_address0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_1_address0, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_1_address0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_address0, ap_CS_fsm_state79, ap_CS_fsm_state6, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_1_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            acc2_1_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_1_address0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_1_address0;
        else 
            acc2_1_address0 <= "XX";
        end if; 
    end process;


    acc2_1_ce0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_1_ce0, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_1_ce0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_ce0, ap_CS_fsm_state79, ap_CS_fsm_state6, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_1_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            acc2_1_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_1_ce0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_1_ce0;
        else 
            acc2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    acc2_1_ce1_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_ce1, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_1_ce1 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_ce1;
        else 
            acc2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    acc2_1_d0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_1_d0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_d0, ap_CS_fsm_state79, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_1_d0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_1_d0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_1_d0;
        else 
            acc2_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    acc2_1_we0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_1_we0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_we0, ap_CS_fsm_state79, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_1_we0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_1_we0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_1_we0;
        else 
            acc2_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    acc2_2_address0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_2_address0, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_2_address0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_address0, ap_CS_fsm_state79, ap_CS_fsm_state6, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_2_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            acc2_2_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_2_address0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_2_address0;
        else 
            acc2_2_address0 <= "XX";
        end if; 
    end process;


    acc2_2_ce0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_2_ce0, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_2_ce0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_ce0, ap_CS_fsm_state79, ap_CS_fsm_state6, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_2_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            acc2_2_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_2_ce0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_2_ce0;
        else 
            acc2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    acc2_2_ce1_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_ce1, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_2_ce1 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_ce1;
        else 
            acc2_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    acc2_2_d0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_2_d0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_d0, ap_CS_fsm_state79, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_2_d0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_2_d0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_2_d0;
        else 
            acc2_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    acc2_2_we0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_2_we0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_we0, ap_CS_fsm_state79, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_2_we0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_2_we0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_2_we0;
        else 
            acc2_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    acc2_3_address0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_3_address0, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_3_address0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_address0, ap_CS_fsm_state79, ap_CS_fsm_state6, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_3_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            acc2_3_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_3_address0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_3_address0;
        else 
            acc2_3_address0 <= "XX";
        end if; 
    end process;


    acc2_3_ce0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_3_ce0, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_3_ce0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_ce0, ap_CS_fsm_state79, ap_CS_fsm_state6, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_3_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            acc2_3_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_3_ce0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_3_ce0;
        else 
            acc2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    acc2_3_ce1_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_ce1, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_3_ce1 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_ce1;
        else 
            acc2_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    acc2_3_d0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_3_d0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_d0, ap_CS_fsm_state79, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_3_d0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_3_d0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_3_d0;
        else 
            acc2_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    acc2_3_we0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_3_we0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_we0, ap_CS_fsm_state79, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_3_we0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_3_we0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_3_we0;
        else 
            acc2_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    acc2_4_address0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_4_address0, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_4_address0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_address0, ap_CS_fsm_state79, ap_CS_fsm_state6, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_4_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            acc2_4_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_4_address0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_4_address0;
        else 
            acc2_4_address0 <= "XX";
        end if; 
    end process;


    acc2_4_ce0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_4_ce0, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_4_ce0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_ce0, ap_CS_fsm_state79, ap_CS_fsm_state6, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_4_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            acc2_4_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_4_ce0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_4_ce0;
        else 
            acc2_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    acc2_4_ce1_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_ce1, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_4_ce1 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_ce1;
        else 
            acc2_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    acc2_4_d0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_4_d0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_d0, ap_CS_fsm_state79, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_4_d0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_4_d0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_4_d0;
        else 
            acc2_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    acc2_4_we0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_4_we0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_we0, ap_CS_fsm_state79, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_4_we0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_4_we0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_4_we0;
        else 
            acc2_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    acc2_5_address0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_5_address0, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_5_address0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_address0, ap_CS_fsm_state79, ap_CS_fsm_state6, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_5_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            acc2_5_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_5_address0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_5_address0;
        else 
            acc2_5_address0 <= "XX";
        end if; 
    end process;


    acc2_5_ce0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_5_ce0, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_5_ce0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_ce0, ap_CS_fsm_state79, ap_CS_fsm_state6, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_5_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            acc2_5_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_5_ce0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_5_ce0;
        else 
            acc2_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    acc2_5_ce1_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_ce1, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_5_ce1 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_ce1;
        else 
            acc2_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    acc2_5_d0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_5_d0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_d0, ap_CS_fsm_state79, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_5_d0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_5_d0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_5_d0;
        else 
            acc2_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    acc2_5_we0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_5_we0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_we0, ap_CS_fsm_state79, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_5_we0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_5_we0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_5_we0;
        else 
            acc2_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    acc2_6_address0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_6_address0, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_6_address0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_address0, ap_CS_fsm_state79, ap_CS_fsm_state6, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_6_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            acc2_6_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_6_address0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_6_address0;
        else 
            acc2_6_address0 <= "XX";
        end if; 
    end process;


    acc2_6_ce0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_6_ce0, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_6_ce0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_ce0, ap_CS_fsm_state79, ap_CS_fsm_state6, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_6_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            acc2_6_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_6_ce0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_6_ce0;
        else 
            acc2_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    acc2_6_ce1_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_ce1, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_6_ce1 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_ce1;
        else 
            acc2_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    acc2_6_d0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_6_d0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_d0, ap_CS_fsm_state79, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_6_d0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_6_d0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_6_d0;
        else 
            acc2_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    acc2_6_we0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_6_we0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_we0, ap_CS_fsm_state79, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_6_we0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_6_we0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_6_we0;
        else 
            acc2_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    acc2_7_address0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_7_address0, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_7_address0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_address0, ap_CS_fsm_state79, ap_CS_fsm_state6, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_7_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            acc2_7_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_7_address0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_7_address0;
        else 
            acc2_7_address0 <= "XX";
        end if; 
    end process;


    acc2_7_ce0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_7_ce0, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_7_ce0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_ce0, ap_CS_fsm_state79, ap_CS_fsm_state6, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_7_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            acc2_7_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_7_ce0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_7_ce0;
        else 
            acc2_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    acc2_7_ce1_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_ce1, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_7_ce1 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_ce1;
        else 
            acc2_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    acc2_7_d0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_7_d0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_d0, ap_CS_fsm_state79, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_7_d0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_7_d0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_7_d0;
        else 
            acc2_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    acc2_7_we0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_7_we0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_we0, ap_CS_fsm_state79, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_7_we0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_7_we0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_7_we0;
        else 
            acc2_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    acc2_address0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_address0, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_address0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_address0, ap_CS_fsm_state79, ap_CS_fsm_state6, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            acc2_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_address0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_address0;
        else 
            acc2_address0 <= "XX";
        end if; 
    end process;


    acc2_ce0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_ce0, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_ce0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_ce0, ap_CS_fsm_state79, ap_CS_fsm_state6, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            acc2_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_acc2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_ce0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_ce0;
        else 
            acc2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    acc2_ce1_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_ce1, ap_CS_fsm_state79)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_ce1 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_ce1;
        else 
            acc2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    acc2_d0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_d0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_d0, ap_CS_fsm_state79, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_d0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_d0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_d0;
        else 
            acc2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    acc2_we0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_we0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_we0, ap_CS_fsm_state79, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            acc2_we0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_acc2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            acc2_we0 <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_acc2_we0;
        else 
            acc2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln103_1_fu_1863_p2 <= std_logic_vector(unsigned(c1_reg_857) + unsigned(ap_const_lv7_1));
    add_ln103_fu_1832_p2 <= std_logic_vector(unsigned(empty_reg_2839) + unsigned(ap_const_lv9_A));
    add_ln121_1_fu_1889_p2 <= std_logic_vector(unsigned(zext_ln121_15_fu_1885_p1) + unsigned(zext_ln121_fu_1873_p1));
    add_ln754_fu_1020_p2 <= std_logic_vector(unsigned(h0) + unsigned(ap_const_lv9_10));
    add_ln757_fu_1052_p2 <= std_logic_vector(unsigned(w0) + unsigned(ap_const_lv9_10));
    add_ln86_2_fu_1598_p2 <= std_logic_vector(unsigned(y0_fu_400) + unsigned(ap_const_lv10_1));
    add_ln86_3_fu_1092_p2 <= std_logic_vector(unsigned(select_ln757_cast_fu_1084_p1) + unsigned(ap_const_lv9_4));
    add_ln86_4_fu_1529_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_404) + unsigned(ap_const_lv17_1));
    add_ln86_cast_fu_1513_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln86_fu_1508_p2),10));
    add_ln86_fu_1508_p2 <= std_logic_vector(unsigned(select_ln757_cast_reg_2348) + unsigned(ap_const_lv9_2));
    add_ln88_fu_1966_p2 <= std_logic_vector(unsigned(select_ln86_reg_2834) + unsigned(ap_const_lv10_1));
    and_ln127_fu_2059_p2 <= (or_ln127_fu_2053_p2 and grp_fu_1015_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state72 <= ap_CS_fsm(71);
    ap_CS_fsm_state73 <= ap_CS_fsm(72);
    ap_CS_fsm_state74 <= ap_CS_fsm(73);
    ap_CS_fsm_state75 <= ap_CS_fsm(74);
    ap_CS_fsm_state76 <= ap_CS_fsm(75);
    ap_CS_fsm_state77 <= ap_CS_fsm(76);
    ap_CS_fsm_state78 <= ap_CS_fsm(77);
    ap_CS_fsm_state79 <= ap_CS_fsm(78);
    ap_CS_fsm_state80 <= ap_CS_fsm(79);
    ap_CS_fsm_state81 <= ap_CS_fsm(80);
    ap_CS_fsm_state82 <= ap_CS_fsm(81);
    ap_CS_fsm_state83 <= ap_CS_fsm(82);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg, phase_c_full_n, h0_c_full_n, w0_c_full_n)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (w0_c_full_n = ap_const_logic_0) or (h0_c_full_n = ap_const_logic_0) or (phase_c_full_n = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_fsm_state55_blk <= ap_const_logic_0;
    ap_ST_fsm_state56_blk <= ap_const_logic_0;
    ap_ST_fsm_state57_blk <= ap_const_logic_0;
    ap_ST_fsm_state58_blk <= ap_const_logic_0;
    ap_ST_fsm_state59_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;
    ap_ST_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_fsm_state65_blk <= ap_const_logic_0;
    ap_ST_fsm_state66_blk <= ap_const_logic_0;
    ap_ST_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_fsm_state69_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_done)
    begin
        if ((grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state70_blk <= ap_const_logic_0;
    ap_ST_fsm_state71_blk <= ap_const_logic_0;
    ap_ST_fsm_state72_blk <= ap_const_logic_0;
    ap_ST_fsm_state73_blk <= ap_const_logic_0;

    ap_ST_fsm_state74_blk_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_done)
    begin
        if ((grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state74_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state74_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state75_blk <= ap_const_logic_0;

    ap_ST_fsm_state76_blk_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_done)
    begin
        if ((grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state76_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state76_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state77_blk <= ap_const_logic_0;
    ap_ST_fsm_state78_blk <= ap_const_logic_0;

    ap_ST_fsm_state79_blk_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_done)
    begin
        if ((grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state79_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state79_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state80_blk_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_done)
    begin
        if ((grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state80_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state80_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state81_blk <= ap_const_logic_0;
    ap_ST_fsm_state82_blk <= ap_const_logic_0;

    ap_ST_fsm_state83_blk_assign_proc : process(s_f2_i_i_full_n)
    begin
        if ((s_f2_i_i_full_n = ap_const_logic_0)) then 
            ap_ST_fsm_state83_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state83_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, phase_c_full_n, h0_c_full_n, w0_c_full_n)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (w0_c_full_n = ap_const_logic_0) or (h0_c_full_n = ap_const_logic_0) or (phase_c_full_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state5, icmp_ln86_fu_1524_p2)
    begin
        if (((icmp_ln86_fu_1524_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5, icmp_ln86_fu_1524_p2)
    begin
        if (((icmp_ln86_fu_1524_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln127_fu_2024_p1 <= grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_acc1_2_out;
    bitcast_ln145_10_fu_2103_p1 <= f2_2_load_1_reg_3030;
    bitcast_ln145_11_fu_2106_p1 <= f2_3_load_1_reg_3035;
    bitcast_ln145_12_fu_2109_p1 <= f2_4_load_1_reg_3040;
    bitcast_ln145_13_fu_2112_p1 <= f2_5_load_1_reg_3045;
    bitcast_ln145_14_fu_2115_p1 <= f2_6_load_1_reg_3050;
    bitcast_ln145_15_fu_2118_p1 <= f2_7_load_1_reg_3055;
    bitcast_ln145_16_fu_2121_p1 <= f2_q1;
    bitcast_ln145_17_fu_2125_p1 <= f2_1_q1;
    bitcast_ln145_18_fu_2129_p1 <= f2_2_q1;
    bitcast_ln145_19_fu_2133_p1 <= f2_3_q1;
    bitcast_ln145_1_fu_2076_p1 <= f2_1_load_reg_2985;
    bitcast_ln145_20_fu_2137_p1 <= f2_4_q1;
    bitcast_ln145_21_fu_2141_p1 <= f2_5_q1;
    bitcast_ln145_22_fu_2145_p1 <= f2_6_q1;
    bitcast_ln145_23_fu_2149_p1 <= f2_7_q1;
    bitcast_ln145_24_fu_2153_p1 <= f2_q0;
    bitcast_ln145_25_fu_2157_p1 <= f2_1_q0;
    bitcast_ln145_26_fu_2161_p1 <= f2_2_q0;
    bitcast_ln145_27_fu_2165_p1 <= f2_3_q0;
    bitcast_ln145_28_fu_2169_p1 <= f2_4_q0;
    bitcast_ln145_29_fu_2173_p1 <= f2_5_q0;
    bitcast_ln145_2_fu_2079_p1 <= f2_2_load_reg_2990;
    bitcast_ln145_30_fu_2177_p1 <= f2_6_q0;
    bitcast_ln145_31_fu_2181_p1 <= f2_7_q0;
    bitcast_ln145_3_fu_2082_p1 <= f2_3_load_reg_2995;
    bitcast_ln145_4_fu_2085_p1 <= f2_4_load_reg_3000;
    bitcast_ln145_5_fu_2088_p1 <= f2_5_load_reg_3005;
    bitcast_ln145_6_fu_2091_p1 <= f2_6_load_reg_3010;
    bitcast_ln145_7_fu_2094_p1 <= f2_7_load_reg_3015;
    bitcast_ln145_8_fu_2097_p1 <= f2_load_1_reg_3020;
    bitcast_ln145_9_fu_2100_p1 <= f2_1_load_1_reg_3025;
    bitcast_ln145_fu_2073_p1 <= f2_load_reg_2980;
    empty_83_fu_1640_p1 <= grp_fu_1589_p2(2 - 1 downto 0);
    empty_84_fu_1644_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(empty_83_fu_1640_p1));
    empty_fu_1551_p1 <= select_ln86_fu_1543_p3(9 - 1 downto 0);

    f2_1_address0_assign_proc : process(ap_CS_fsm_state82, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_1_address0, ap_CS_fsm_state80, ap_CS_fsm_state81)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            f2_1_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            f2_1_address0 <= ap_const_lv64_1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            f2_1_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_1_address0;
        else 
            f2_1_address0 <= "XX";
        end if; 
    end process;


    f2_1_address1_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state81)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            f2_1_address1 <= ap_const_lv64_2(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            f2_1_address1 <= ap_const_lv64_0(2 - 1 downto 0);
        else 
            f2_1_address1 <= "XX";
        end if; 
    end process;


    f2_1_ce0_assign_proc : process(ap_CS_fsm_state82, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_1_ce0, ap_CS_fsm_state80, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state81))) then 
            f2_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            f2_1_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_1_ce0;
        else 
            f2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    f2_1_ce1_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state81))) then 
            f2_1_ce1 <= ap_const_logic_1;
        else 
            f2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    f2_1_we0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_1_we0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            f2_1_we0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_1_we0;
        else 
            f2_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    f2_2_address0_assign_proc : process(ap_CS_fsm_state82, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_2_address0, ap_CS_fsm_state80, ap_CS_fsm_state81)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            f2_2_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            f2_2_address0 <= ap_const_lv64_1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            f2_2_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_2_address0;
        else 
            f2_2_address0 <= "XX";
        end if; 
    end process;


    f2_2_address1_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state81)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            f2_2_address1 <= ap_const_lv64_2(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            f2_2_address1 <= ap_const_lv64_0(2 - 1 downto 0);
        else 
            f2_2_address1 <= "XX";
        end if; 
    end process;


    f2_2_ce0_assign_proc : process(ap_CS_fsm_state82, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_2_ce0, ap_CS_fsm_state80, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state81))) then 
            f2_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            f2_2_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_2_ce0;
        else 
            f2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    f2_2_ce1_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state81))) then 
            f2_2_ce1 <= ap_const_logic_1;
        else 
            f2_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    f2_2_we0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_2_we0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            f2_2_we0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_2_we0;
        else 
            f2_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    f2_3_address0_assign_proc : process(ap_CS_fsm_state82, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_3_address0, ap_CS_fsm_state80, ap_CS_fsm_state81)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            f2_3_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            f2_3_address0 <= ap_const_lv64_1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            f2_3_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_3_address0;
        else 
            f2_3_address0 <= "XX";
        end if; 
    end process;


    f2_3_address1_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state81)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            f2_3_address1 <= ap_const_lv64_2(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            f2_3_address1 <= ap_const_lv64_0(2 - 1 downto 0);
        else 
            f2_3_address1 <= "XX";
        end if; 
    end process;


    f2_3_ce0_assign_proc : process(ap_CS_fsm_state82, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_3_ce0, ap_CS_fsm_state80, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state81))) then 
            f2_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            f2_3_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_3_ce0;
        else 
            f2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    f2_3_ce1_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state81))) then 
            f2_3_ce1 <= ap_const_logic_1;
        else 
            f2_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    f2_3_we0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_3_we0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            f2_3_we0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_3_we0;
        else 
            f2_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    f2_4_address0_assign_proc : process(ap_CS_fsm_state82, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_4_address0, ap_CS_fsm_state80, ap_CS_fsm_state81)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            f2_4_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            f2_4_address0 <= ap_const_lv64_1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            f2_4_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_4_address0;
        else 
            f2_4_address0 <= "XX";
        end if; 
    end process;


    f2_4_address1_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state81)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            f2_4_address1 <= ap_const_lv64_2(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            f2_4_address1 <= ap_const_lv64_0(2 - 1 downto 0);
        else 
            f2_4_address1 <= "XX";
        end if; 
    end process;


    f2_4_ce0_assign_proc : process(ap_CS_fsm_state82, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_4_ce0, ap_CS_fsm_state80, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state81))) then 
            f2_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            f2_4_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_4_ce0;
        else 
            f2_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    f2_4_ce1_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state81))) then 
            f2_4_ce1 <= ap_const_logic_1;
        else 
            f2_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    f2_4_we0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_4_we0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            f2_4_we0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_4_we0;
        else 
            f2_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    f2_5_address0_assign_proc : process(ap_CS_fsm_state82, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_5_address0, ap_CS_fsm_state80, ap_CS_fsm_state81)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            f2_5_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            f2_5_address0 <= ap_const_lv64_1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            f2_5_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_5_address0;
        else 
            f2_5_address0 <= "XX";
        end if; 
    end process;


    f2_5_address1_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state81)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            f2_5_address1 <= ap_const_lv64_2(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            f2_5_address1 <= ap_const_lv64_0(2 - 1 downto 0);
        else 
            f2_5_address1 <= "XX";
        end if; 
    end process;


    f2_5_ce0_assign_proc : process(ap_CS_fsm_state82, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_5_ce0, ap_CS_fsm_state80, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state81))) then 
            f2_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            f2_5_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_5_ce0;
        else 
            f2_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    f2_5_ce1_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state81))) then 
            f2_5_ce1 <= ap_const_logic_1;
        else 
            f2_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    f2_5_we0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_5_we0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            f2_5_we0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_5_we0;
        else 
            f2_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    f2_6_address0_assign_proc : process(ap_CS_fsm_state82, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_6_address0, ap_CS_fsm_state80, ap_CS_fsm_state81)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            f2_6_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            f2_6_address0 <= ap_const_lv64_1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            f2_6_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_6_address0;
        else 
            f2_6_address0 <= "XX";
        end if; 
    end process;


    f2_6_address1_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state81)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            f2_6_address1 <= ap_const_lv64_2(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            f2_6_address1 <= ap_const_lv64_0(2 - 1 downto 0);
        else 
            f2_6_address1 <= "XX";
        end if; 
    end process;


    f2_6_ce0_assign_proc : process(ap_CS_fsm_state82, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_6_ce0, ap_CS_fsm_state80, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state81))) then 
            f2_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            f2_6_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_6_ce0;
        else 
            f2_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    f2_6_ce1_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state81))) then 
            f2_6_ce1 <= ap_const_logic_1;
        else 
            f2_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    f2_6_we0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_6_we0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            f2_6_we0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_6_we0;
        else 
            f2_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    f2_7_address0_assign_proc : process(ap_CS_fsm_state82, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_7_address0, ap_CS_fsm_state80, ap_CS_fsm_state81)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            f2_7_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            f2_7_address0 <= ap_const_lv64_1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            f2_7_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_7_address0;
        else 
            f2_7_address0 <= "XX";
        end if; 
    end process;


    f2_7_address1_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state81)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            f2_7_address1 <= ap_const_lv64_2(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            f2_7_address1 <= ap_const_lv64_0(2 - 1 downto 0);
        else 
            f2_7_address1 <= "XX";
        end if; 
    end process;


    f2_7_ce0_assign_proc : process(ap_CS_fsm_state82, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_7_ce0, ap_CS_fsm_state80, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state81))) then 
            f2_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            f2_7_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_7_ce0;
        else 
            f2_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    f2_7_ce1_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state81))) then 
            f2_7_ce1 <= ap_const_logic_1;
        else 
            f2_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    f2_7_we0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_7_we0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            f2_7_we0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_7_we0;
        else 
            f2_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    f2_address0_assign_proc : process(ap_CS_fsm_state82, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_address0, ap_CS_fsm_state80, ap_CS_fsm_state81)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            f2_address0 <= ap_const_lv64_3(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            f2_address0 <= ap_const_lv64_1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            f2_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_address0;
        else 
            f2_address0 <= "XX";
        end if; 
    end process;


    f2_address1_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state81)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            f2_address1 <= ap_const_lv64_2(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            f2_address1 <= ap_const_lv64_0(2 - 1 downto 0);
        else 
            f2_address1 <= "XX";
        end if; 
    end process;


    f2_ce0_assign_proc : process(ap_CS_fsm_state82, grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_ce0, ap_CS_fsm_state80, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state81))) then 
            f2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            f2_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_ce0;
        else 
            f2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    f2_ce1_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state81)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state81))) then 
            f2_ce1 <= ap_const_logic_1;
        else 
            f2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    f2_we0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_we0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            f2_we0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_f2_we0;
        else 
            f2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1015_ce_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_grp_fu_1015_p_ce, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            grp_fu_1015_ce <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_grp_fu_1015_p_ce;
        else 
            grp_fu_1015_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1015_opcode_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_grp_fu_1015_p_opcode, ap_CS_fsm_state80, ap_CS_fsm_state77)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            grp_fu_1015_opcode <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_grp_fu_1015_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            grp_fu_1015_opcode <= ap_const_lv5_4;
        else 
            grp_fu_1015_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_1015_p0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_grp_fu_1015_p_din0, grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_acc1_2_out, ap_CS_fsm_state80, ap_CS_fsm_state77)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            grp_fu_1015_p0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_grp_fu_1015_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            grp_fu_1015_p0 <= grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_acc1_2_out;
        else 
            grp_fu_1015_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1015_p1_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_grp_fu_1015_p_din1, ap_CS_fsm_state80, ap_CS_fsm_state77)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            grp_fu_1015_p1 <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_grp_fu_1015_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            grp_fu_1015_p1 <= ap_const_lv32_0;
        else 
            grp_fu_1015_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1589_ap_start_assign_proc : process(ap_CS_fsm_state5, icmp_ln86_fu_1524_p2)
    begin
        if (((icmp_ln86_fu_1524_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_1589_ap_start <= ap_const_logic_1;
        else 
            grp_fu_1589_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1589_ce_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state83, ap_CS_fsm_state4, ap_CS_fsm_state73, ap_CS_fsm_state78, ap_CS_fsm_state82, ap_CS_fsm_state79, ap_CS_fsm_state74, ap_CS_fsm_state80, ap_CS_fsm_state75, ap_CS_fsm_state76, ap_CS_fsm_state77, ap_CS_fsm_state81, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state78) or (ap_const_logic_1 = ap_CS_fsm_state73) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state77) or (ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state75) or (ap_const_logic_1 = ap_CS_fsm_state80) or (ap_const_logic_1 = ap_CS_fsm_state74) or (ap_const_logic_1 = ap_CS_fsm_state79))) then 
            grp_fu_1589_ce <= ap_const_logic_0;
        else 
            grp_fu_1589_ce <= ap_const_logic_1;
        end if; 
    end process;

        grp_fu_1589_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_smodpre_i_i_fu_1579_p2),64));

    grp_fu_1589_p1 <= ap_const_lv64_3(3 - 1 downto 0);

    grp_fu_2254_ce_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, phase_c_full_n, h0_c_full_n, w0_c_full_n, ap_CS_fsm_state4, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (w0_c_full_n = ap_const_logic_0) or (h0_c_full_n = ap_const_logic_0) or (phase_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            grp_fu_2254_ce <= ap_const_logic_1;
        else 
            grp_fu_2254_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2254_p0 <= grp_fu_2254_p00(8 - 1 downto 0);
    grp_fu_2254_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln754_fu_1044_p3),9));
    grp_fu_2254_p1 <= ap_const_lv9_4(3 - 1 downto 0);
    grp_fu_2254_p2 <= grp_fu_2254_p20(9 - 1 downto 0);
    grp_fu_2254_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln86_3_fu_1092_p2),18));

    grp_fu_3060_ce_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3060_p_ce, grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_grp_fu_3060_p_ce, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3060_p_ce, ap_CS_fsm_state79, ap_CS_fsm_state74, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            grp_fu_3060_ce <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3060_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            grp_fu_3060_ce <= grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_grp_fu_3060_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            grp_fu_3060_ce <= grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3060_p_ce;
        else 
            grp_fu_3060_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_3060_p0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3060_p_din0, grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_grp_fu_3060_p_din0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3060_p_din0, ap_CS_fsm_state79, ap_CS_fsm_state74, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            grp_fu_3060_p0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3060_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            grp_fu_3060_p0 <= grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_grp_fu_3060_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            grp_fu_3060_p0 <= grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3060_p_din0;
        else 
            grp_fu_3060_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3060_p1_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3060_p_din1, grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_grp_fu_3060_p_din1, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3060_p_din1, ap_CS_fsm_state79, ap_CS_fsm_state74, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            grp_fu_3060_p1 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3060_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            grp_fu_3060_p1 <= grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_grp_fu_3060_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            grp_fu_3060_p1 <= grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3060_p_din1;
        else 
            grp_fu_3060_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3064_ce_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3064_p_ce, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3064_p_ce, ap_CS_fsm_state79, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            grp_fu_3064_ce <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3064_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            grp_fu_3064_ce <= grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3064_p_ce;
        else 
            grp_fu_3064_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_3064_p0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3064_p_din0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3064_p_din0, ap_CS_fsm_state79, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            grp_fu_3064_p0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3064_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            grp_fu_3064_p0 <= grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3064_p_din0;
        else 
            grp_fu_3064_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3064_p1_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3064_p_din1, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3064_p_din1, ap_CS_fsm_state79, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            grp_fu_3064_p1 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3064_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            grp_fu_3064_p1 <= grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3064_p_din1;
        else 
            grp_fu_3064_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3068_ce_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3068_p_ce, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3068_p_ce, ap_CS_fsm_state79, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            grp_fu_3068_ce <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3068_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            grp_fu_3068_ce <= grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3068_p_ce;
        else 
            grp_fu_3068_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_3068_p0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3068_p_din0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3068_p_din0, ap_CS_fsm_state79, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            grp_fu_3068_p0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3068_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            grp_fu_3068_p0 <= grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3068_p_din0;
        else 
            grp_fu_3068_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3068_p1_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3068_p_din1, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3068_p_din1, ap_CS_fsm_state79, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            grp_fu_3068_p1 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3068_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            grp_fu_3068_p1 <= grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3068_p_din1;
        else 
            grp_fu_3068_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3072_ce_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3072_p_ce, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3072_p_ce, ap_CS_fsm_state79, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            grp_fu_3072_ce <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3072_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            grp_fu_3072_ce <= grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3072_p_ce;
        else 
            grp_fu_3072_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_3072_p0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3072_p_din0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3072_p_din0, ap_CS_fsm_state79, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            grp_fu_3072_p0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3072_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            grp_fu_3072_p0 <= grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3072_p_din0;
        else 
            grp_fu_3072_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3072_p1_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3072_p_din1, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3072_p_din1, ap_CS_fsm_state79, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            grp_fu_3072_p1 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3072_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            grp_fu_3072_p1 <= grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3072_p_din1;
        else 
            grp_fu_3072_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3076_ce_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3076_p_ce, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3076_p_ce, ap_CS_fsm_state79, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            grp_fu_3076_ce <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3076_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            grp_fu_3076_ce <= grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3076_p_ce;
        else 
            grp_fu_3076_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_3076_p0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3076_p_din0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3076_p_din0, ap_CS_fsm_state79, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            grp_fu_3076_p0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3076_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            grp_fu_3076_p0 <= grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3076_p_din0;
        else 
            grp_fu_3076_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3076_p1_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3076_p_din1, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3076_p_din1, ap_CS_fsm_state79, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            grp_fu_3076_p1 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3076_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            grp_fu_3076_p1 <= grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3076_p_din1;
        else 
            grp_fu_3076_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3080_ce_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3080_p_ce, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3080_p_ce, ap_CS_fsm_state79, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            grp_fu_3080_ce <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3080_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            grp_fu_3080_ce <= grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3080_p_ce;
        else 
            grp_fu_3080_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_3080_p0_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3080_p_din0, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3080_p_din0, ap_CS_fsm_state79, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            grp_fu_3080_p0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3080_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            grp_fu_3080_p0 <= grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3080_p_din0;
        else 
            grp_fu_3080_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3080_p1_assign_proc : process(grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3080_p_din1, grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3080_p_din1, ap_CS_fsm_state79, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            grp_fu_3080_p1 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_grp_fu_3080_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            grp_fu_3080_p1 <= grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_grp_fu_3080_p_din1;
        else 
            grp_fu_3080_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_start <= grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_ap_start_reg;
    grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_start <= grp_fuse_9x9_1x1_Pipeline_Conv2_ReLU_fu_950_ap_start_reg;
    grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_start <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_ap_start_reg;
    grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_start <= grp_fuse_9x9_1x1_Pipeline_VITIS_LOOP_95_1_fu_868_ap_start_reg;
    grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_start <= grp_fuse_9x9_1x1_Pipeline_acc1_fu_970_ap_start_reg;

    h0_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, h0_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            h0_c_blk_n <= h0_c_full_n;
        else 
            h0_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    h0_c_din <= h0;

    h0_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, phase_c_full_n, h0_c_full_n, w0_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (w0_c_full_n = ap_const_logic_0) or (h0_c_full_n = ap_const_logic_0) or (phase_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            h0_c_write <= ap_const_logic_1;
        else 
            h0_c_write <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln103_fu_1857_p2 <= "1" when (c1_reg_857 = ap_const_lv7_40) else "0";
    icmp_ln127_1_fu_2047_p2 <= "1" when (trunc_ln127_fu_2037_p1 = ap_const_lv23_0) else "0";
    icmp_ln127_fu_2041_p2 <= "0" when (tmp_16_fu_2027_p4 = ap_const_lv8_FF) else "1";
    icmp_ln86_fu_1524_p2 <= "1" when (indvar_flatten_cast_fu_1520_p1 = bound_reg_2816) else "0";
    icmp_ln88_fu_1538_p2 <= "1" when (x0_fu_396 = add_ln86_cast_reg_2811) else "0";
    indvar_flatten_cast_fu_1520_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(indvar_flatten_fu_404),18));
    mul11_fu_1766_p0 <= mul11_fu_1766_p00(9 - 1 downto 0);
    mul11_fu_1766_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast30_i_i_fu_1757_p2),19));
    mul11_fu_1766_p1 <= ap_const_lv19_2AB(11 - 1 downto 0);
    mul14_fu_1741_p0 <= mul14_fu_1741_p00(9 - 1 downto 0);
    mul14_fu_1741_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast29_i_i_fu_1732_p2),19));
    mul14_fu_1741_p1 <= ap_const_lv19_2AB(11 - 1 downto 0);
    mul17_fu_1716_p0 <= mul17_fu_1716_p00(9 - 1 downto 0);
    mul17_fu_1716_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast28_i_i_fu_1707_p2),19));
    mul17_fu_1716_p1 <= ap_const_lv19_2AB(11 - 1 downto 0);
    mul20_fu_1691_p0 <= mul20_fu_1691_p00(9 - 1 downto 0);
    mul20_fu_1691_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast27_i_i_fu_1682_p2),19));
    mul20_fu_1691_p1 <= ap_const_lv19_2AB(11 - 1 downto 0);
    mul23_fu_1666_p0 <= mul23_fu_1666_p00(9 - 1 downto 0);
    mul23_fu_1666_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast26_i_i_fu_1657_p2),19));
    mul23_fu_1666_p1 <= ap_const_lv19_2AB(11 - 1 downto 0);
    mul26_fu_1624_p0 <= mul26_fu_1624_p00(9 - 1 downto 0);
    mul26_fu_1624_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast22_i_i_fu_1615_p2),19));
    mul26_fu_1624_p1 <= ap_const_lv19_2AB(11 - 1 downto 0);
    mul5_fu_1816_p0 <= mul5_fu_1816_p00(9 - 1 downto 0);
    mul5_fu_1816_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast32_i_i_fu_1807_p2),19));
    mul5_fu_1816_p1 <= ap_const_lv19_2AB(11 - 1 downto 0);
    mul8_fu_1791_p0 <= mul8_fu_1791_p00(9 - 1 downto 0);
    mul8_fu_1791_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast31_i_i_fu_1782_p2),19));
    mul8_fu_1791_p1 <= ap_const_lv19_2AB(11 - 1 downto 0);
    mul_ln103_fu_1841_p0 <= mul_ln103_fu_1841_p00(9 - 1 downto 0);
    mul_ln103_fu_1841_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln103_fu_1832_p2),19));
    mul_ln103_fu_1841_p1 <= ap_const_lv19_2AB(11 - 1 downto 0);
    or_ln127_fu_2053_p2 <= (icmp_ln127_fu_2041_p2 or icmp_ln127_1_fu_2047_p2);
    p_cast22_i_i_fu_1615_p2 <= std_logic_vector(unsigned(empty_reg_2839) + unsigned(ap_const_lv9_2));
    p_cast24_i_i_fu_1571_p3 <= 
        ap_const_lv10_3FF when (tmp_10_fu_1563_p3(0) = '1') else 
        ap_const_lv10_0;
    p_cast26_i_i_fu_1657_p2 <= std_logic_vector(unsigned(empty_reg_2839) + unsigned(ap_const_lv9_3));
    p_cast27_i_i_fu_1682_p2 <= std_logic_vector(unsigned(empty_reg_2839) + unsigned(ap_const_lv9_4));
    p_cast28_i_i_fu_1707_p2 <= std_logic_vector(unsigned(empty_reg_2839) + unsigned(ap_const_lv9_5));
    p_cast29_i_i_fu_1732_p2 <= std_logic_vector(unsigned(empty_reg_2839) + unsigned(ap_const_lv9_6));
    p_cast30_i_i_fu_1757_p2 <= std_logic_vector(unsigned(empty_reg_2839) + unsigned(ap_const_lv9_7));
    p_cast31_i_i_fu_1782_p2 <= std_logic_vector(unsigned(empty_reg_2839) + unsigned(ap_const_lv9_8));
    p_cast32_i_i_fu_1807_p2 <= std_logic_vector(unsigned(empty_reg_2839) + unsigned(ap_const_lv9_9));
    p_smodpost_i_i_fu_1650_p3 <= 
        empty_84_fu_1644_p2 when (tmp_9_reg_2852(0) = '1') else 
        empty_83_fu_1640_p1;
    p_smodpre_i_i_fu_1579_p2 <= (select_ln86_fu_1543_p3 xor p_cast24_i_i_fu_1571_p3);

    phase_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, phase_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            phase_c_blk_n <= phase_c_full_n;
        else 
            phase_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    phase_c_din <= phase;

    phase_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, phase_c_full_n, h0_c_full_n, w0_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (w0_c_full_n = ap_const_logic_0) or (h0_c_full_n = ap_const_logic_0) or (phase_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            phase_c_write <= ap_const_logic_1;
        else 
            phase_c_write <= ap_const_logic_0;
        end if; 
    end process;


    s_f2_i_i_blk_n_assign_proc : process(s_f2_i_i_full_n, ap_CS_fsm_state83)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            s_f2_i_i_blk_n <= s_f2_i_i_full_n;
        else 
            s_f2_i_i_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    s_f2_i_i_din <= (((((((((((((((((((((((((((((((bitcast_ln145_31_fu_2181_p1 & bitcast_ln145_30_fu_2177_p1) & bitcast_ln145_29_fu_2173_p1) & bitcast_ln145_28_fu_2169_p1) & bitcast_ln145_27_fu_2165_p1) & bitcast_ln145_26_fu_2161_p1) & bitcast_ln145_25_fu_2157_p1) & bitcast_ln145_24_fu_2153_p1) & bitcast_ln145_23_fu_2149_p1) & bitcast_ln145_22_fu_2145_p1) & bitcast_ln145_21_fu_2141_p1) & bitcast_ln145_20_fu_2137_p1) & bitcast_ln145_19_fu_2133_p1) & bitcast_ln145_18_fu_2129_p1) & bitcast_ln145_17_fu_2125_p1) & bitcast_ln145_16_fu_2121_p1) & bitcast_ln145_15_fu_2118_p1) & bitcast_ln145_14_fu_2115_p1) & bitcast_ln145_13_fu_2112_p1) & bitcast_ln145_12_fu_2109_p1) & bitcast_ln145_11_fu_2106_p1) & bitcast_ln145_10_fu_2103_p1) & bitcast_ln145_9_fu_2100_p1) & bitcast_ln145_8_fu_2097_p1) & bitcast_ln145_7_fu_2094_p1) & bitcast_ln145_6_fu_2091_p1) & bitcast_ln145_5_fu_2088_p1) & bitcast_ln145_4_fu_2085_p1) & bitcast_ln145_3_fu_2082_p1) & bitcast_ln145_2_fu_2079_p1) & bitcast_ln145_1_fu_2076_p1) & bitcast_ln145_fu_2073_p1);

    s_f2_i_i_write_assign_proc : process(s_f2_i_i_full_n, ap_CS_fsm_state83)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state83) and (s_f2_i_i_full_n = ap_const_logic_1))) then 
            s_f2_i_i_write <= ap_const_logic_1;
        else 
            s_f2_i_i_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln121_fu_1117_p3 <= 
        ap_const_lv3_4 when (phase(0) = '1') else 
        ap_const_lv3_0;
    select_ln754_fu_1044_p3 <= 
        xor_ln754_fu_1038_p2 when (tmp_fu_1026_p3(0) = '1') else 
        ap_const_lv8_10;
    select_ln757_cast_fu_1084_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln757_fu_1076_p3),9));
    select_ln757_fu_1076_p3 <= 
        xor_ln757_fu_1070_p2 when (tmp_8_fu_1058_p3(0) = '1') else 
        ap_const_lv8_10;
    select_ln86_1_fu_1604_p3 <= 
        add_ln86_2_fu_1598_p2 when (icmp_ln88_reg_2829(0) = '1') else 
        y0_fu_400;
    select_ln86_fu_1543_p3 <= 
        ap_const_lv10_3FE when (icmp_ln88_fu_1538_p2(0) = '1') else 
        x0_fu_396;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv2_dot32_fu_985_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 <= grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0 <= grp_fuse_9x9_1x1_Pipeline_Conv1_ky_fu_912_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0;
    tmp_10_fu_1563_p3 <= select_ln86_fu_1543_p3(9 downto 9);
    tmp_16_fu_2027_p4 <= bitcast_ln127_fu_2024_p1(30 downto 23);
    tmp_8_fu_1058_p3 <= add_ln757_fu_1052_p2(8 downto 8);
    tmp_fu_1026_p3 <= add_ln754_fu_1020_p2(8 downto 8);
    tmp_s_fu_1877_p3 <= (c1_reg_857 & ap_const_lv3_0);
    trunc_ln121_fu_1869_p1 <= c1_reg_857(6 - 1 downto 0);
    trunc_ln127_fu_2037_p1 <= bitcast_ln127_fu_2024_p1(23 - 1 downto 0);
    trunc_ln753_fu_1034_p1 <= h0(8 - 1 downto 0);
    trunc_ln756_fu_1066_p1 <= w0(8 - 1 downto 0);
    trunc_ln86_fu_1611_p1 <= select_ln86_1_fu_1604_p3(6 - 1 downto 0);

    w0_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, w0_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            w0_c_blk_n <= w0_c_full_n;
        else 
            w0_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    w0_c_din <= w0;

    w0_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, phase_c_full_n, h0_c_full_n, w0_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (w0_c_full_n = ap_const_logic_0) or (h0_c_full_n = ap_const_logic_0) or (phase_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            w0_c_write <= ap_const_logic_1;
        else 
            w0_c_write <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln754_fu_1038_p2 <= (trunc_ln753_fu_1034_p1 xor ap_const_lv8_FF);
    xor_ln757_fu_1070_p2 <= (trunc_ln756_fu_1066_p1 xor ap_const_lv8_FF);
    zext_ln121_15_fu_1885_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1877_p3),11));
    zext_ln121_fu_1873_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c1_reg_857),11));
end behav;
