$date
	Sun Oct 23 05:15:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#643031
b1100 !
1"
#643034
b1100 &
b1100 %
1$
#643035
0"
#643038
b110 &
b110 %
#643042
b11 &
b11 %
#643046
b1010 &
b1010 %
#643050
b101 &
b101 %
#643054
b10000 &
b10000 %
#643058
b1000 &
b1000 %
#643062
b100 &
b100 %
#643066
b10 &
b10 %
#643070
b1 &
1#
b1 %
#643074
b0 &
b0 %
0#
0$
#1644069
b101 !
1"
#1644070
b101 &
b101 %
1$
#1644071
0"
#1644074
b10000 &
b10000 %
#1644078
b1000 &
b1000 %
#1644082
b100 &
b100 %
#1644086
b10 &
b10 %
#1644090
b1 &
b1 %
1#
#1644094
b0 &
0#
b0 %
0$
#2673326
b1011 &
b1011 %
1$
b1011 !
1"
#2673327
0"
#2673330
b100010 &
b100010 %
#2673334
b10001 &
b10001 %
#2673338
b110100 &
b110100 %
#2673342
b11010 &
b11010 %
#2673346
b1101 &
b1101 %
#2673350
b101000 &
b101000 %
#2673354
b10100 &
b10100 %
#2673358
b1010 &
b1010 %
#2673362
b101 &
b101 %
#2673366
b10000 &
b10000 %
#2673370
b1000 &
b1000 %
#2673374
b100 &
b100 %
#2673378
b10 &
b10 %
#2673382
b1 &
1#
b1 %
#2673386
b0 &
b0 %
0#
0$
#4500012
