#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000274c5d37650 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000274c5c8e9d0 .scope module, "dataproc_tb" "dataproc_tb" 3 3;
 .timescale -9 -12;
v00000274c5d42ee0_0 .var "clk", 0 0;
v00000274c5d43200_0 .var "reset_cnt", 5 0;
v00000274c5d432a0_0 .net "resetn", 0 0, L_00000274c5d42c60;  1 drivers
E_00000274c5d4a0e0 .event posedge, v00000274c5d13760_0;
L_00000274c5d42c60 .reduce/and v00000274c5d43200_0;
S_00000274c5c8eb60 .scope module, "uut" "data_proc" 3 14, 4 3 0, S_00000274c5c8e9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 2 "mode";
    .port_info 3 /INPUT 8 "in_data";
    .port_info 4 /INPUT 1 "in_valid";
    .port_info 5 /OUTPUT 1 "in_ready";
    .port_info 6 /OUTPUT 8 "out_data";
    .port_info 7 /OUTPUT 1 "out_valid";
    .port_info 8 /INPUT 1 "out_ready";
L_00000274c5d93920 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000274c5d372c0 .functor OR 1, L_00000274c5d43340, L_00000274c5d93920, C4<0>, C4<0>;
v00000274c5d13c00_0 .net *"_ivl_1", 0 0, L_00000274c5d43340;  1 drivers
v00000274c5d13760_0 .net "clk", 0 0, v00000274c5d42ee0_0;  1 drivers
L_00000274c5d93890 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000274c5d358d0_0 .net "in_data", 7 0, L_00000274c5d93890;  1 drivers
v00000274c5c8bcc0_0 .net "in_ready", 0 0, L_00000274c5d372c0;  1 drivers
L_00000274c5d938d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000274c5c8ecf0_0 .net "in_valid", 0 0, L_00000274c5d938d8;  1 drivers
L_00000274c5d93848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000274c5c8ed90_0 .net "mode", 1 0, L_00000274c5d93848;  1 drivers
v00000274c5c8a500_0 .var "out_data", 7 0;
v00000274c5d43160_0 .net "out_ready", 0 0, L_00000274c5d93920;  1 drivers
v00000274c5d43840_0 .var "out_valid", 0 0;
v00000274c5d42bc0_0 .net "rstn", 0 0, L_00000274c5d42c60;  alias, 1 drivers
E_00000274c5d49760/0 .event negedge, v00000274c5d42bc0_0;
E_00000274c5d49760/1 .event posedge, v00000274c5d13760_0;
E_00000274c5d49760 .event/or E_00000274c5d49760/0, E_00000274c5d49760/1;
L_00000274c5d43340 .reduce/nor v00000274c5d43840_0;
    .scope S_00000274c5c8eb60;
T_0 ;
    %wait E_00000274c5d49760;
    %load/vec4 v00000274c5d42bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000274c5d43840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000274c5c8a500_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000274c5c8ecf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v00000274c5c8bcc0_0;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000274c5c8ed90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %load/vec4 v00000274c5d358d0_0;
    %assign/vec4 v00000274c5c8a500_0, 0;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v00000274c5d358d0_0;
    %assign/vec4 v00000274c5c8a500_0, 0;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v00000274c5d358d0_0;
    %inv;
    %assign/vec4 v00000274c5c8a500_0, 0;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v00000274c5d358d0_0;
    %assign/vec4 v00000274c5c8a500_0, 0;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000274c5d43840_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000274c5d43160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000274c5d43840_0, 0;
T_0.10 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000274c5c8e9d0;
T_1 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000274c5d43200_0, 0, 6;
    %end;
    .thread T_1, $init;
    .scope S_00000274c5c8e9d0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v00000274c5d42ee0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %store/vec4 v00000274c5d42ee0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00000274c5c8e9d0;
T_3 ;
    %wait E_00000274c5d4a0e0;
    %load/vec4 v00000274c5d43200_0;
    %load/vec4 v00000274c5d432a0_0;
    %nor/r;
    %pad/u 6;
    %add;
    %assign/vec4 v00000274c5d43200_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_00000274c5c8e9d0;
T_4 ;
    %vpi_call/w 3 24 "$dumpfile", "dataproc.vcd" {0 0 0};
    %vpi_call/w 3 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000274c5c8e9d0 {0 0 0};
    %delay 1000000, 0;
    %vpi_call/w 3 27 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "dataproc_tb.v";
    "../data_prod_proc/data_proc.v";
