# pipelined-32bit-CPU  

![image info](./download/diagram.JPG)  
Pipelined 32bit CPU using VHDL  
Can be run in Vivado 2018.3  
Must manually map out the block diagram to connect components  
Can be used to run 21 MIPS assembly commands including JR, JUMP, LW, SW, etc.  
Tested with MARS program, tcl, and vhd files to comfirm its reliability  
