###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        18717   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        12207   # Number of read row buffer hits
num_read_cmds                  =        18717   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         6517   # Number of ACT commands
num_pre_cmds                   =         6501   # Number of PRE commands
num_ondemand_pres              =         2039   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2896977   # Cyles of rank active rank.0
rank_active_cycles.1           =      2195228   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7103023   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7804772   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        16982   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          222   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           26   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           24   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           21   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            8   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           12   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            8   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            9   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            3   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1402   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         5912   # Read request latency (cycles)
read_latency[40-59]            =         4423   # Read request latency (cycles)
read_latency[60-79]            =         2221   # Read request latency (cycles)
read_latency[80-99]            =          681   # Read request latency (cycles)
read_latency[100-119]          =          655   # Read request latency (cycles)
read_latency[120-139]          =          428   # Read request latency (cycles)
read_latency[140-159]          =          324   # Read request latency (cycles)
read_latency[160-179]          =          289   # Read request latency (cycles)
read_latency[180-199]          =          271   # Read request latency (cycles)
read_latency[200-]             =         3513   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.54669e+07   # Read energy
act_energy                     =  1.78305e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.40945e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.74629e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.80771e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.36982e+09   # Active standby energy rank.1
average_read_latency           =      151.147   # Average read request latency (cycles)
average_interarrival           =      534.232   # Average request interarrival latency (cycles)
total_energy                   =  1.11312e+10   # Total energy (pJ)
average_power                  =      1113.12   # Average power (mW)
average_bandwidth              =     0.159718   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        16488   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        11791   # Number of read row buffer hits
num_read_cmds                  =        16488   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4701   # Number of ACT commands
num_pre_cmds                   =         4683   # Number of PRE commands
num_ondemand_pres              =           58   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2397582   # Cyles of rank active rank.0
rank_active_cycles.1           =      2338568   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7602418   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7661432   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        14773   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          231   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           53   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           35   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           25   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            6   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           11   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            8   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           10   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            7   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1329   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         6387   # Read request latency (cycles)
read_latency[40-59]            =         4815   # Read request latency (cycles)
read_latency[60-79]            =         1334   # Read request latency (cycles)
read_latency[80-99]            =          677   # Read request latency (cycles)
read_latency[100-119]          =          375   # Read request latency (cycles)
read_latency[120-139]          =          308   # Read request latency (cycles)
read_latency[140-159]          =          293   # Read request latency (cycles)
read_latency[160-179]          =          258   # Read request latency (cycles)
read_latency[180-199]          =          231   # Read request latency (cycles)
read_latency[200-]             =         1810   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  6.64796e+07   # Read energy
act_energy                     =  1.28619e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.64916e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.67749e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.49609e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.45927e+09   # Active standby energy rank.1
average_read_latency           =      88.9054   # Average read request latency (cycles)
average_interarrival           =      606.454   # Average request interarrival latency (cycles)
total_energy                   =   1.1066e+10   # Total energy (pJ)
average_power                  =       1106.6   # Average power (mW)
average_bandwidth              =     0.140698   # Average bandwidth
