Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne06.ecn.purdue.edu, pid 6286
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/ferret/ft_x_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec ferret -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/ferret --router_map_file configs/topologies/paper_solutions/ft_x_noci.map --flat_vn_map_file configs/topologies/vn_maps/ft_x_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ft_x_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 3.0GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cc0f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cc17710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cc1f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cc29710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cc31710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cbbc710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cbc4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cbcd710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cbd6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cbdf710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cbe9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cbf1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cb7b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cb83710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cb8d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cb95710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cb9f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cba8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cbb1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cb3a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cb42710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cb4c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cb54710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cb5f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cb67710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cb72710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cafa710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cb03710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cb0c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cb16710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cb1f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cb27710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cb31710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cab9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cac2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cacb710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cad4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cade710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408cae7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408caf0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408ca79710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408ca83710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408ca8b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408ca94710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408ca9d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408caa6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408caae710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408ca39710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408ca42710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408ca4b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408ca54710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408ca5e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408ca66710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408ca70710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408c9f9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408ca02710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408ca0b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408ca14710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408ca1d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408ca25710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408ca2f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408ca37710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408c9c1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f408c9c9710>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c9d2400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c9d2e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c9da8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c9e5358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c9e5da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c9ed828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c9f72b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c9f7cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c97d780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c989208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c989c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c9906d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c99a160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c99aba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c9a0630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c9ac0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c9acb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c9b6588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c9b6fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c940a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c9474e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c947f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c94f9b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c959438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c959e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c961908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c96b390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c96bdd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c972860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c8fe2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c8fed30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c9067b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c910240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c910c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c916710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c923198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c923be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c92a668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c9330f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c933b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c8bd5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c8c6048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c8c6a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c8d0518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c8d0f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c8d99e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c8e1470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c8e1eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c8e8940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c8f33c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c8f3e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c87b898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c885320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c885d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c88b7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c897278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c897cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c8a0748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408d9560f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408d956ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c8af630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c8390b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c839b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f408c841588>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f408c841eb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f408c849128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f408c849358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f408c849588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f408c8497b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f408c8499e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f408c849c18>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f408c849e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f408c8560b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f408c8562e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f408c856518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f408c856748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f408c856978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f408c856ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f408c856dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f408c861048>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f408c808f28>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f408c812588>]
others(0)=[]
ingesting configs/topologies/nr_list/ft_x_noci_naive.nrl
ingesting configs/topologies/vn_maps/ft_x_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ft_x_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 51928923307500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 51975577308500 because a thread reached the max instruction count
