VERILOG_SOURCES += \
    ./rdl-rtl/*.sv \

CPUIF?=apb4-flat

include ../tests.mak
